







.version 5.0
.target sm_61
.address_size 64


.extern .func free
(
.param .b64 free_param_0
)
;
.extern .func (.param .b64 func_retval0) malloc
(
.param .b64 malloc_param_0
)
;
.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv120__si_class_type_infoE[8];
.global .align 1 .b8 _ZN75_INTERNAL_53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e06thrust6system6detail10sequential3seqE[1];
.shared .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE[24];
.global .align 1 .b8 _ZN75_INTERNAL_53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e06thrust6system4cuda6detail5bulk_4rootE[1];
.global .align 1 .b8 _ZN75_INTERNAL_53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e06thrust12placeholders2_1E[1];
.global .align 1 .b8 _ZN75_INTERNAL_53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e06thrust12placeholders2_2E[1];
.global .align 1 .b8 _ZN75_INTERNAL_53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e06thrust12placeholders2_3E[1];
.global .align 1 .b8 _ZN75_INTERNAL_53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e06thrust12placeholders2_4E[1];
.global .align 1 .b8 _ZN75_INTERNAL_53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e06thrust12placeholders2_5E[1];
.global .align 1 .b8 _ZN75_INTERNAL_53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e06thrust12placeholders2_6E[1];
.global .align 1 .b8 _ZN75_INTERNAL_53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e06thrust12placeholders2_7E[1];
.global .align 1 .b8 _ZN75_INTERNAL_53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e06thrust12placeholders2_8E[1];
.global .align 1 .b8 _ZN75_INTERNAL_53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e06thrust12placeholders2_9E[1];
.global .align 1 .b8 _ZN75_INTERNAL_53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e06thrust12placeholders3_10E[1];
.global .align 1 .b8 _ZN75_INTERNAL_53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e06thrust3seqE[1];
.global .align 8 .b8 _ZTVN3c105ErrorE[40];
.global .align 1 .b8 __T21[38] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 117, 110, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T22[36] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T23[30] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 104, 111, 114, 116, 93, 0};
.global .align 1 .b8 __T24[28] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 105, 110, 116, 93, 0};
.global .align 1 .b8 __T25[29] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 108, 111, 110, 103, 93, 0};
.extern .shared .align 4 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE[];
.extern .shared .align 1 .b8 _ZN6thrust6system4cuda6detail5bulk_7s_beginE[];
.shared .align 8 .u64 _ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_201319_33_non_const_s_result;

.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<39>;
.reg .f32 %f<44>;
.reg .b32 %r<24>;
.reg .b64 %rd<13>;


ld.param.u32 %r7, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r8, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r9, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r10, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r11, %ntid.x;
mov.u32 %r12, %ctaid.x;
mov.u32 %r13, %tid.x;
mad.lo.s32 %r23, %r11, %r12, %r13;
setp.ge.u32	%p1, %r23, %r10;
@%p1 bra BB0_8;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd7;

BB0_2:
mul.lo.s32 %r14, %r23, %r8;
mul.wide.u32 %rd8, %r14, 2;
add.s64 %rd4, %rd2, %rd8;
ld.global.u16 %rs28, [%rd4];

	{ cvt.f32.f16 %f5, %rs28;}


	setp.gt.f32	%p2, %f5, 0f00000000;
@%p2 bra BB0_4;
bra.uni BB0_3;

BB0_4:
ld.global.u16 %rs30, [%rd4];

	{ cvt.f32.f16 %f7, %rs30;}


	setp.lt.f32	%p3, %f7, 0f00800000;
mul.f32 %f8, %f7, 0f4B000000;
selp.f32	%f1, %f8, %f7, %p3;
selp.f32	%f9, 0fC1B80000, 0f00000000, %p3;
mov.b32 %r15, %f1;
add.s32 %r16, %r15, -1059760811;
and.b32 %r17, %r16, -8388608;
sub.s32 %r18, %r15, %r17;
mov.b32 %f10, %r18;
cvt.rn.f32.s32	%f11, %r17;
mov.f32 %f12, 0f34000000;
fma.rn.f32 %f13, %f11, %f12, %f9;
add.f32 %f14, %f10, 0fBF800000;
mov.f32 %f15, 0f3E1039F6;
mov.f32 %f16, 0fBE055027;
fma.rn.f32 %f17, %f16, %f14, %f15;
mov.f32 %f18, 0fBDF8CDCC;
fma.rn.f32 %f19, %f17, %f14, %f18;
mov.f32 %f20, 0f3E0F2955;
fma.rn.f32 %f21, %f19, %f14, %f20;
mov.f32 %f22, 0fBE2AD8B9;
fma.rn.f32 %f23, %f21, %f14, %f22;
mov.f32 %f24, 0f3E4CED0B;
fma.rn.f32 %f25, %f23, %f14, %f24;
mov.f32 %f26, 0fBE7FFF22;
fma.rn.f32 %f27, %f25, %f14, %f26;
mov.f32 %f28, 0f3EAAAA78;
fma.rn.f32 %f29, %f27, %f14, %f28;
mov.f32 %f30, 0fBF000000;
fma.rn.f32 %f31, %f29, %f14, %f30;
mul.f32 %f32, %f14, %f31;
fma.rn.f32 %f33, %f32, %f14, %f14;
mov.f32 %f34, 0f3F317218;
fma.rn.f32 %f43, %f13, %f34, %f33;
setp.lt.u32	%p4, %r15, 2139095040;
@%p4 bra BB0_6;

mov.f32 %f35, 0f7F800000;
fma.rn.f32 %f43, %f1, %f35, %f35;

BB0_6:
setp.eq.f32	%p5, %f1, 0f00000000;
selp.f32	%f36, 0fFF800000, %f43, %p5;

	{ cvt.rn.f16.f32 %rs31, %f36;}


	
	{ cvt.f32.f16 %f37, %rs31;}


	mul.lo.s32 %r19, %r23, %r7;
mul.wide.u32 %rd9, %r19, 2;
add.s64 %rd10, %rd1, %rd9;
ld.global.u16 %rs33, [%rd10];

	{ cvt.f32.f16 %f38, %rs33;}


	sub.f32 %f39, %f37, %f38;

	{ cvt.rn.f16.f32 %rs34, %f39;}


	ld.global.u16 %rs35, [%rd4];

	{ cvt.f32.f16 %f40, %rs35;}


	
	{ cvt.f32.f16 %f41, %rs34;}


	mul.f32 %f42, %f40, %f41;

	{ cvt.rn.f16.f32 %rs38, %f42;}


	bra.uni BB0_7;

BB0_3:
mov.f32 %f6, 0f00000000;

	{ cvt.rn.f16.f32 %rs38, %f6;}



BB0_7:
mul.lo.s32 %r20, %r23, %r9;
mul.wide.u32 %rd11, %r20, 2;
add.s64 %rd12, %rd3, %rd11;
st.global.u16 [%rd12], %rs38;
mov.u32 %r22, %nctaid.x;
mad.lo.s32 %r23, %r22, %r11, %r23;
setp.lt.u32	%p6, %r23, %r10;
@%p6 bra BB0_2;

BB0_8:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<31>;
.reg .f32 %f<44>;
.reg .b32 %r<49>;
.reg .b64 %rd<13>;


ld.param.u32 %r12, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r13, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r23, %r24}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r25, %r26}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r27, %r28}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r48, %r31, %r32, %r33;
setp.ge.u32	%p1, %r48, %r22;
@%p1 bra BB1_8;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd7;

BB1_2:
mul.hi.u32 %r10, %r48, %r25;
mul.lo.s32 %r34, %r48, %r13;
mul.wide.u32 %rd8, %r34, 2;
add.s64 %rd4, %rd2, %rd8;
ld.global.u16 %rs20, [%rd4];

	{ cvt.f32.f16 %f5, %rs20;}


	setp.gt.f32	%p2, %f5, 0f00000000;
@%p2 bra BB1_4;
bra.uni BB1_3;

BB1_4:
ld.global.u16 %rs22, [%rd4];

	{ cvt.f32.f16 %f7, %rs22;}


	setp.lt.f32	%p3, %f7, 0f00800000;
mul.f32 %f8, %f7, 0f4B000000;
selp.f32	%f1, %f8, %f7, %p3;
selp.f32	%f9, 0fC1B80000, 0f00000000, %p3;
mov.b32 %r35, %f1;
add.s32 %r36, %r35, -1059760811;
and.b32 %r37, %r36, -8388608;
sub.s32 %r38, %r35, %r37;
mov.b32 %f10, %r38;
cvt.rn.f32.s32	%f11, %r37;
mov.f32 %f12, 0f34000000;
fma.rn.f32 %f13, %f11, %f12, %f9;
add.f32 %f14, %f10, 0fBF800000;
mov.f32 %f15, 0f3E1039F6;
mov.f32 %f16, 0fBE055027;
fma.rn.f32 %f17, %f16, %f14, %f15;
mov.f32 %f18, 0fBDF8CDCC;
fma.rn.f32 %f19, %f17, %f14, %f18;
mov.f32 %f20, 0f3E0F2955;
fma.rn.f32 %f21, %f19, %f14, %f20;
mov.f32 %f22, 0fBE2AD8B9;
fma.rn.f32 %f23, %f21, %f14, %f22;
mov.f32 %f24, 0f3E4CED0B;
fma.rn.f32 %f25, %f23, %f14, %f24;
mov.f32 %f26, 0fBE7FFF22;
fma.rn.f32 %f27, %f25, %f14, %f26;
mov.f32 %f28, 0f3EAAAA78;
fma.rn.f32 %f29, %f27, %f14, %f28;
mov.f32 %f30, 0fBF000000;
fma.rn.f32 %f31, %f29, %f14, %f30;
mul.f32 %f32, %f14, %f31;
fma.rn.f32 %f33, %f32, %f14, %f14;
mov.f32 %f34, 0f3F317218;
fma.rn.f32 %f43, %f13, %f34, %f33;
setp.lt.u32	%p4, %r35, 2139095040;
@%p4 bra BB1_6;

mov.f32 %f35, 0f7F800000;
fma.rn.f32 %f43, %f1, %f35, %f35;

BB1_6:
setp.eq.f32	%p5, %f1, 0f00000000;
selp.f32	%f36, 0fFF800000, %f43, %p5;

	{ cvt.rn.f16.f32 %rs23, %f36;}


	
	{ cvt.f32.f16 %f37, %rs23;}


	mul.lo.s32 %r39, %r48, %r12;
mul.wide.u32 %rd9, %r39, 2;
add.s64 %rd10, %rd1, %rd9;
ld.global.u16 %rs25, [%rd10];

	{ cvt.f32.f16 %f38, %rs25;}


	sub.f32 %f39, %f37, %f38;

	{ cvt.rn.f16.f32 %rs26, %f39;}


	ld.global.u16 %rs27, [%rd4];

	{ cvt.f32.f16 %f40, %rs27;}


	
	{ cvt.f32.f16 %f41, %rs26;}


	mul.f32 %f42, %f40, %f41;

	{ cvt.rn.f16.f32 %rs30, %f42;}


	bra.uni BB1_7;

BB1_3:
mov.f32 %f6, 0f00000000;

	{ cvt.rn.f16.f32 %rs30, %f6;}



BB1_7:
add.s32 %r40, %r10, %r48;
shr.u32 %r41, %r40, %r26;
mul.lo.s32 %r42, %r41, %r28;
sub.s32 %r43, %r48, %r42;
mul.lo.s32 %r44, %r43, %r24;
mad.lo.s32 %r45, %r23, %r41, %r44;
mul.wide.u32 %rd11, %r45, 2;
add.s64 %rd12, %rd3, %rd11;
st.global.u16 [%rd12], %rs30;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r31, %r48;
setp.lt.u32	%p6, %r48, %r22;
@%p6 bra BB1_2;

BB1_8:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot2[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<23>;
.reg .f32 %f<44>;
.reg .b32 %r<52>;
.reg .b64 %rd<31>;


mov.u64 %rd30, __local_depot2;
cvta.local.u64 %SP, %rd30;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd3, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
cvta.to.global.u64 %rd2, %rd12;
mov.u32 %r41, 0;
mov.pred %p1, 0;
@%p1 bra BB2_2;

BB2_1:
mul.wide.s32 %rd14, %r41, 8;
add.s64 %rd15, %rd3, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r41, %r41, 1;
setp.lt.u32	%p2, %r41, 27;
@%p2 bra BB2_1;

BB2_2:
mov.u32 %r20, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r48, %r20, %r21, %r22;
setp.ge.u32	%p3, %r48, %r18;
@%p3 bra BB2_12;

cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r23, [%rd1+208];
add.s32 %r6, %r23, -1;
mul.wide.s32 %rd18, %r23, 4;
add.s64 %rd6, %rd1, %rd18;

BB2_4:
mov.u32 %r43, %r48;
mov.u32 %r7, %r43;
mov.u64 %rd29, %rd6;
mov.u32 %r50, 0;
mov.u32 %r51, %r50;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r42, %r6;
mov.u32 %r46, %r7;
mov.u32 %r47, %r7;
@%p4 bra BB2_6;

BB2_5:
mov.u32 %r9, %r47;
mov.u32 %r8, %r42;
ld.local.u32 %r26, [%rd29+4];
rem.u32 %r27, %r9, %r26;
ld.local.u32 %r28, [%rd29+104];
mad.lo.s32 %r51, %r28, %r27, %r51;
div.u32 %r12, %r9, %r26;
add.s64 %rd29, %rd29, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r42, %r13;
mov.u32 %r46, %r12;
mov.u32 %r47, %r12;
mov.u32 %r50, %r51;
@%p5 bra BB2_5;

BB2_6:
ld.local.u32 %r29, [%rd1+108];
mad.lo.s32 %r30, %r29, %r46, %r50;
ld.local.u64 %rd19, [%rd1];
mul.lo.s32 %r31, %r7, %r1;
mul.wide.u32 %rd20, %r31, 2;
add.s64 %rd21, %rd2, %rd20;
ld.global.u16 %rs12, [%rd21];

	{ cvt.f32.f16 %f5, %rs12;}


	setp.gt.f32	%p6, %f5, 0f00000000;
mul.wide.u32 %rd22, %r30, 2;
add.s64 %rd10, %rd19, %rd22;
@%p6 bra BB2_8;
bra.uni BB2_7;

BB2_8:
ld.global.u16 %rs14, [%rd21];

	{ cvt.f32.f16 %f7, %rs14;}


	setp.lt.f32	%p7, %f7, 0f00800000;
mul.f32 %f8, %f7, 0f4B000000;
selp.f32	%f1, %f8, %f7, %p7;
selp.f32	%f9, 0fC1B80000, 0f00000000, %p7;
mov.b32 %r33, %f1;
add.s32 %r34, %r33, -1059760811;
and.b32 %r35, %r34, -8388608;
sub.s32 %r36, %r33, %r35;
mov.b32 %f10, %r36;
cvt.rn.f32.s32	%f11, %r35;
mov.f32 %f12, 0f34000000;
fma.rn.f32 %f13, %f11, %f12, %f9;
add.f32 %f14, %f10, 0fBF800000;
mov.f32 %f15, 0f3E1039F6;
mov.f32 %f16, 0fBE055027;
fma.rn.f32 %f17, %f16, %f14, %f15;
mov.f32 %f18, 0fBDF8CDCC;
fma.rn.f32 %f19, %f17, %f14, %f18;
mov.f32 %f20, 0f3E0F2955;
fma.rn.f32 %f21, %f19, %f14, %f20;
mov.f32 %f22, 0fBE2AD8B9;
fma.rn.f32 %f23, %f21, %f14, %f22;
mov.f32 %f24, 0f3E4CED0B;
fma.rn.f32 %f25, %f23, %f14, %f24;
mov.f32 %f26, 0fBE7FFF22;
fma.rn.f32 %f27, %f25, %f14, %f26;
mov.f32 %f28, 0f3EAAAA78;
fma.rn.f32 %f29, %f27, %f14, %f28;
mov.f32 %f30, 0fBF000000;
fma.rn.f32 %f31, %f29, %f14, %f30;
mul.f32 %f32, %f14, %f31;
fma.rn.f32 %f33, %f32, %f14, %f14;
mov.f32 %f34, 0f3F317218;
fma.rn.f32 %f43, %f13, %f34, %f33;
setp.lt.u32	%p8, %r33, 2139095040;
@%p8 bra BB2_10;

mov.f32 %f35, 0f7F800000;
fma.rn.f32 %f43, %f1, %f35, %f35;

BB2_10:
setp.eq.f32	%p9, %f1, 0f00000000;
selp.f32	%f36, 0fFF800000, %f43, %p9;

	{ cvt.rn.f16.f32 %rs15, %f36;}


	
	{ cvt.f32.f16 %f37, %rs15;}


	mul.lo.s32 %r37, %r7, %r17;
mul.wide.u32 %rd25, %r37, 2;
add.s64 %rd26, %rd5, %rd25;
ld.global.u16 %rs17, [%rd26];

	{ cvt.f32.f16 %f38, %rs17;}


	sub.f32 %f39, %f37, %f38;

	{ cvt.rn.f16.f32 %rs18, %f39;}


	ld.global.u16 %rs19, [%rd21];

	{ cvt.f32.f16 %f40, %rs19;}


	
	{ cvt.f32.f16 %f41, %rs18;}


	mul.f32 %f42, %f40, %f41;

	{ cvt.rn.f16.f32 %rs22, %f42;}


	bra.uni BB2_11;

BB2_7:
mov.f32 %f6, 0f00000000;

	{ cvt.rn.f16.f32 %rs22, %f6;}



BB2_11:
st.u16 [%rd10], %rs22;
mov.u32 %r40, %nctaid.x;
mad.lo.s32 %r48, %r40, %r20, %r7;
setp.lt.u32	%p10, %r48, %r18;
@%p10 bra BB2_4;

BB2_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<31>;
.reg .f32 %f<44>;
.reg .b32 %r<49>;
.reg .b64 %rd<13>;


ld.param.u32 %r11, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r48, %r30, %r31, %r32;
setp.ge.u32	%p1, %r48, %r21;
@%p1 bra BB3_8;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd6;

BB3_2:
mul.hi.u32 %r33, %r48, %r24;
add.s32 %r34, %r33, %r48;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r48, %r36;
mul.lo.s32 %r38, %r37, %r23;
mad.lo.s32 %r39, %r22, %r35, %r38;
mul.wide.u32 %rd8, %r39, 2;
add.s64 %rd4, %rd3, %rd8;
ld.global.u16 %rs20, [%rd4];

	{ cvt.f32.f16 %f5, %rs20;}


	setp.gt.f32	%p2, %f5, 0f00000000;
@%p2 bra BB3_4;
bra.uni BB3_3;

BB3_4:
ld.global.u16 %rs22, [%rd4];

	{ cvt.f32.f16 %f7, %rs22;}


	setp.lt.f32	%p3, %f7, 0f00800000;
mul.f32 %f8, %f7, 0f4B000000;
selp.f32	%f1, %f8, %f7, %p3;
selp.f32	%f9, 0fC1B80000, 0f00000000, %p3;
mov.b32 %r40, %f1;
add.s32 %r41, %r40, -1059760811;
and.b32 %r42, %r41, -8388608;
sub.s32 %r43, %r40, %r42;
mov.b32 %f10, %r43;
cvt.rn.f32.s32	%f11, %r42;
mov.f32 %f12, 0f34000000;
fma.rn.f32 %f13, %f11, %f12, %f9;
add.f32 %f14, %f10, 0fBF800000;
mov.f32 %f15, 0f3E1039F6;
mov.f32 %f16, 0fBE055027;
fma.rn.f32 %f17, %f16, %f14, %f15;
mov.f32 %f18, 0fBDF8CDCC;
fma.rn.f32 %f19, %f17, %f14, %f18;
mov.f32 %f20, 0f3E0F2955;
fma.rn.f32 %f21, %f19, %f14, %f20;
mov.f32 %f22, 0fBE2AD8B9;
fma.rn.f32 %f23, %f21, %f14, %f22;
mov.f32 %f24, 0f3E4CED0B;
fma.rn.f32 %f25, %f23, %f14, %f24;
mov.f32 %f26, 0fBE7FFF22;
fma.rn.f32 %f27, %f25, %f14, %f26;
mov.f32 %f28, 0f3EAAAA78;
fma.rn.f32 %f29, %f27, %f14, %f28;
mov.f32 %f30, 0fBF000000;
fma.rn.f32 %f31, %f29, %f14, %f30;
mul.f32 %f32, %f14, %f31;
fma.rn.f32 %f33, %f32, %f14, %f14;
mov.f32 %f34, 0f3F317218;
fma.rn.f32 %f43, %f13, %f34, %f33;
setp.lt.u32	%p4, %r40, 2139095040;
@%p4 bra BB3_6;

mov.f32 %f35, 0f7F800000;
fma.rn.f32 %f43, %f1, %f35, %f35;

BB3_6:
setp.eq.f32	%p5, %f1, 0f00000000;
selp.f32	%f36, 0fFF800000, %f43, %p5;

	{ cvt.rn.f16.f32 %rs23, %f36;}


	
	{ cvt.f32.f16 %f37, %rs23;}


	mul.lo.s32 %r44, %r48, %r11;
mul.wide.u32 %rd9, %r44, 2;
add.s64 %rd10, %rd1, %rd9;
ld.global.u16 %rs25, [%rd10];

	{ cvt.f32.f16 %f38, %rs25;}


	sub.f32 %f39, %f37, %f38;

	{ cvt.rn.f16.f32 %rs26, %f39;}


	ld.global.u16 %rs27, [%rd4];

	{ cvt.f32.f16 %f40, %rs27;}


	
	{ cvt.f32.f16 %f41, %rs26;}


	mul.f32 %f42, %f40, %f41;

	{ cvt.rn.f16.f32 %rs30, %f42;}


	bra.uni BB3_7;

BB3_3:
mov.f32 %f6, 0f00000000;

	{ cvt.rn.f16.f32 %rs30, %f6;}



BB3_7:
mul.lo.s32 %r45, %r48, %r20;
mul.wide.u32 %rd11, %r45, 2;
add.s64 %rd12, %rd2, %rd11;
st.global.u16 [%rd12], %rs30;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r30, %r48;
setp.lt.u32	%p6, %r48, %r21;
@%p6 bra BB3_2;

BB3_8:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<23>;
.reg .f32 %f<44>;
.reg .b32 %r<74>;
.reg .b64 %rd<13>;


ld.param.u32 %r16, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r73, %r50, %r51, %r52;
setp.ge.u32	%p1, %r73, %r33;
@%p1 bra BB4_8;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd7;

BB4_2:
mul.hi.u32 %r53, %r73, %r36;
add.s32 %r54, %r53, %r73;
shr.u32 %r55, %r54, %r37;
mul.lo.s32 %r56, %r55, %r39;
sub.s32 %r57, %r73, %r56;
mul.lo.s32 %r58, %r57, %r35;
mad.lo.s32 %r59, %r34, %r55, %r58;
mul.hi.u32 %r14, %r73, %r44;
mul.wide.u32 %rd8, %r59, 2;
add.s64 %rd4, %rd2, %rd8;
ld.global.u16 %rs12, [%rd4];

	{ cvt.f32.f16 %f5, %rs12;}


	setp.gt.f32	%p2, %f5, 0f00000000;
@%p2 bra BB4_4;
bra.uni BB4_3;

BB4_4:
ld.global.u16 %rs14, [%rd4];

	{ cvt.f32.f16 %f7, %rs14;}


	setp.lt.f32	%p3, %f7, 0f00800000;
mul.f32 %f8, %f7, 0f4B000000;
selp.f32	%f1, %f8, %f7, %p3;
selp.f32	%f9, 0fC1B80000, 0f00000000, %p3;
mov.b32 %r60, %f1;
add.s32 %r61, %r60, -1059760811;
and.b32 %r62, %r61, -8388608;
sub.s32 %r63, %r60, %r62;
mov.b32 %f10, %r63;
cvt.rn.f32.s32	%f11, %r62;
mov.f32 %f12, 0f34000000;
fma.rn.f32 %f13, %f11, %f12, %f9;
add.f32 %f14, %f10, 0fBF800000;
mov.f32 %f15, 0f3E1039F6;
mov.f32 %f16, 0fBE055027;
fma.rn.f32 %f17, %f16, %f14, %f15;
mov.f32 %f18, 0fBDF8CDCC;
fma.rn.f32 %f19, %f17, %f14, %f18;
mov.f32 %f20, 0f3E0F2955;
fma.rn.f32 %f21, %f19, %f14, %f20;
mov.f32 %f22, 0fBE2AD8B9;
fma.rn.f32 %f23, %f21, %f14, %f22;
mov.f32 %f24, 0f3E4CED0B;
fma.rn.f32 %f25, %f23, %f14, %f24;
mov.f32 %f26, 0fBE7FFF22;
fma.rn.f32 %f27, %f25, %f14, %f26;
mov.f32 %f28, 0f3EAAAA78;
fma.rn.f32 %f29, %f27, %f14, %f28;
mov.f32 %f30, 0fBF000000;
fma.rn.f32 %f31, %f29, %f14, %f30;
mul.f32 %f32, %f14, %f31;
fma.rn.f32 %f33, %f32, %f14, %f14;
mov.f32 %f34, 0f3F317218;
fma.rn.f32 %f43, %f13, %f34, %f33;
setp.lt.u32	%p4, %r60, 2139095040;
@%p4 bra BB4_6;

mov.f32 %f35, 0f7F800000;
fma.rn.f32 %f43, %f1, %f35, %f35;

BB4_6:
setp.eq.f32	%p5, %f1, 0f00000000;
selp.f32	%f36, 0fFF800000, %f43, %p5;

	{ cvt.rn.f16.f32 %rs15, %f36;}


	
	{ cvt.f32.f16 %f37, %rs15;}


	mul.lo.s32 %r64, %r73, %r16;
mul.wide.u32 %rd9, %r64, 2;
add.s64 %rd10, %rd1, %rd9;
ld.global.u16 %rs17, [%rd10];

	{ cvt.f32.f16 %f38, %rs17;}


	sub.f32 %f39, %f37, %f38;

	{ cvt.rn.f16.f32 %rs18, %f39;}


	ld.global.u16 %rs19, [%rd4];

	{ cvt.f32.f16 %f40, %rs19;}


	
	{ cvt.f32.f16 %f41, %rs18;}


	mul.f32 %f42, %f40, %f41;

	{ cvt.rn.f16.f32 %rs22, %f42;}


	bra.uni BB4_7;

BB4_3:
mov.f32 %f6, 0f00000000;

	{ cvt.rn.f16.f32 %rs22, %f6;}



BB4_7:
add.s32 %r65, %r14, %r73;
shr.u32 %r66, %r65, %r45;
mul.lo.s32 %r67, %r66, %r47;
sub.s32 %r68, %r73, %r67;
mul.lo.s32 %r69, %r68, %r43;
mad.lo.s32 %r70, %r42, %r66, %r69;
mul.wide.u32 %rd11, %r70, 2;
add.s64 %rd12, %rd3, %rd11;
st.global.u16 [%rd12], %rs22;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r50, %r73;
setp.lt.u32	%p6, %r73, %r33;
@%p6 bra BB4_2;

BB4_8:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot5[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<23>;
.reg .f32 %f<44>;
.reg .b32 %r<76>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot5;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r65, 0;
mov.pred %p1, 0;
@%p1 bra BB5_2;

BB5_1:
mul.wide.s32 %rd15, %r65, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r65, %r65, 1;
setp.lt.u32	%p2, %r65, 27;
@%p2 bra BB5_1;

BB5_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r72, %r41, %r42, %r43;
setp.ge.u32	%p3, %r72, %r31;
@%p3 bra BB5_12;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd13;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd19, %r44, 4;
add.s64 %rd6, %rd1, %rd19;

BB5_4:
mov.u32 %r67, %r72;
mov.u32 %r11, %r67;
mov.u64 %rd25, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r74, 0;
mov.u32 %r75, %r74;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r66, %r10;
mov.u32 %r70, %r11;
mov.u32 %r71, %r11;
@%p4 bra BB5_6;

BB5_5:
mov.u32 %r14, %r71;
mov.u32 %r13, %r66;
ld.local.u32 %r47, [%rd25+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd25+104];
mad.lo.s32 %r75, %r49, %r48, %r75;
div.u32 %r17, %r14, %r47;
add.s64 %rd25, %rd25, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r66, %r18;
mov.u32 %r70, %r17;
mov.u32 %r71, %r17;
mov.u32 %r74, %r75;
@%p5 bra BB5_5;

BB5_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r70, %r74;
ld.local.u64 %rd20, [%rd1];
mul.wide.u32 %rd21, %r55, 2;
add.s64 %rd10, %rd5, %rd21;
ld.global.u16 %rs12, [%rd10];

	{ cvt.f32.f16 %f5, %rs12;}


	setp.gt.f32	%p6, %f5, 0f00000000;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd11, %rd20, %rd22;
@%p6 bra BB5_8;
bra.uni BB5_7;

BB5_8:
ld.global.u16 %rs14, [%rd10];

	{ cvt.f32.f16 %f7, %rs14;}


	setp.lt.f32	%p7, %f7, 0f00800000;
mul.f32 %f8, %f7, 0f4B000000;
selp.f32	%f1, %f8, %f7, %p7;
selp.f32	%f9, 0fC1B80000, 0f00000000, %p7;
mov.b32 %r58, %f1;
add.s32 %r59, %r58, -1059760811;
and.b32 %r60, %r59, -8388608;
sub.s32 %r61, %r58, %r60;
mov.b32 %f10, %r61;
cvt.rn.f32.s32	%f11, %r60;
mov.f32 %f12, 0f34000000;
fma.rn.f32 %f13, %f11, %f12, %f9;
add.f32 %f14, %f10, 0fBF800000;
mov.f32 %f15, 0f3E1039F6;
mov.f32 %f16, 0fBE055027;
fma.rn.f32 %f17, %f16, %f14, %f15;
mov.f32 %f18, 0fBDF8CDCC;
fma.rn.f32 %f19, %f17, %f14, %f18;
mov.f32 %f20, 0f3E0F2955;
fma.rn.f32 %f21, %f19, %f14, %f20;
mov.f32 %f22, 0fBE2AD8B9;
fma.rn.f32 %f23, %f21, %f14, %f22;
mov.f32 %f24, 0f3E4CED0B;
fma.rn.f32 %f25, %f23, %f14, %f24;
mov.f32 %f26, 0fBE7FFF22;
fma.rn.f32 %f27, %f25, %f14, %f26;
mov.f32 %f28, 0f3EAAAA78;
fma.rn.f32 %f29, %f27, %f14, %f28;
mov.f32 %f30, 0fBF000000;
fma.rn.f32 %f31, %f29, %f14, %f30;
mul.f32 %f32, %f14, %f31;
fma.rn.f32 %f33, %f32, %f14, %f14;
mov.f32 %f34, 0f3F317218;
fma.rn.f32 %f43, %f13, %f34, %f33;
setp.lt.u32	%p8, %r58, 2139095040;
@%p8 bra BB5_10;

mov.f32 %f35, 0f7F800000;
fma.rn.f32 %f43, %f1, %f35, %f35;

BB5_10:
setp.eq.f32	%p9, %f1, 0f00000000;
selp.f32	%f36, 0fFF800000, %f43, %p9;

	{ cvt.rn.f16.f32 %rs15, %f36;}


	
	{ cvt.f32.f16 %f37, %rs15;}


	mul.lo.s32 %r62, %r11, %r22;
mul.wide.u32 %rd23, %r62, 2;
add.s64 %rd24, %rd4, %rd23;
ld.global.u16 %rs17, [%rd24];

	{ cvt.f32.f16 %f38, %rs17;}


	sub.f32 %f39, %f37, %f38;

	{ cvt.rn.f16.f32 %rs18, %f39;}


	ld.global.u16 %rs19, [%rd10];

	{ cvt.f32.f16 %f40, %rs19;}


	
	{ cvt.f32.f16 %f41, %rs18;}


	mul.f32 %f42, %f40, %f41;

	{ cvt.rn.f16.f32 %rs22, %f42;}


	bra.uni BB5_11;

BB5_7:
mov.f32 %f6, 0f00000000;

	{ cvt.rn.f16.f32 %rs22, %f6;}



BB5_11:
st.u16 [%rd11], %rs22;
mov.u32 %r64, %nctaid.x;
mad.lo.s32 %r72, %r64, %r41, %r11;
setp.lt.u32	%p10, %r72, %r31;
@%p10 bra BB5_4;

BB5_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot6[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<31>;
.reg .f32 %f<44>;
.reg .b32 %r<51>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot6;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r40, 0;
mov.pred %p1, 0;
@%p1 bra BB6_2;

BB6_1:
mul.wide.s32 %rd14, %r40, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p2, %r40, 27;
@%p2 bra BB6_1;

BB6_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r47, %r21, %r22, %r23;
setp.ge.u32	%p3, %r47, %r19;
@%p3 bra BB6_12;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd18, %r24, 4;
add.s64 %rd6, %rd1, %rd18;

BB6_4:
mov.u32 %r42, %r47;
mov.u32 %r7, %r42;
mov.u64 %rd25, %rd6;
mov.u32 %r49, 0;
mov.u32 %r50, %r49;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r41, %r6;
mov.u32 %r45, %r7;
mov.u32 %r46, %r7;
@%p4 bra BB6_6;

BB6_5:
mov.u32 %r9, %r46;
mov.u32 %r8, %r41;
ld.local.u32 %r27, [%rd25+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd25+104];
mad.lo.s32 %r50, %r29, %r28, %r50;
div.u32 %r12, %r9, %r27;
add.s64 %rd25, %rd25, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r41, %r13;
mov.u32 %r45, %r12;
mov.u32 %r46, %r12;
mov.u32 %r49, %r50;
@%p5 bra BB6_5;

BB6_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r45, %r49;
ld.local.u64 %rd19, [%rd1];
mul.wide.u32 %rd20, %r31, 2;
add.s64 %rd10, %rd19, %rd20;
ld.u16 %rs20, [%rd10];

	{ cvt.f32.f16 %f5, %rs20;}


	setp.gt.f32	%p6, %f5, 0f00000000;
@%p6 bra BB6_8;
bra.uni BB6_7;

BB6_8:
ld.u16 %rs22, [%rd10];

	{ cvt.f32.f16 %f7, %rs22;}


	setp.lt.f32	%p7, %f7, 0f00800000;
mul.f32 %f8, %f7, 0f4B000000;
selp.f32	%f1, %f8, %f7, %p7;
selp.f32	%f9, 0fC1B80000, 0f00000000, %p7;
mov.b32 %r32, %f1;
add.s32 %r33, %r32, -1059760811;
and.b32 %r34, %r33, -8388608;
sub.s32 %r35, %r32, %r34;
mov.b32 %f10, %r35;
cvt.rn.f32.s32	%f11, %r34;
mov.f32 %f12, 0f34000000;
fma.rn.f32 %f13, %f11, %f12, %f9;
add.f32 %f14, %f10, 0fBF800000;
mov.f32 %f15, 0f3E1039F6;
mov.f32 %f16, 0fBE055027;
fma.rn.f32 %f17, %f16, %f14, %f15;
mov.f32 %f18, 0fBDF8CDCC;
fma.rn.f32 %f19, %f17, %f14, %f18;
mov.f32 %f20, 0f3E0F2955;
fma.rn.f32 %f21, %f19, %f14, %f20;
mov.f32 %f22, 0fBE2AD8B9;
fma.rn.f32 %f23, %f21, %f14, %f22;
mov.f32 %f24, 0f3E4CED0B;
fma.rn.f32 %f25, %f23, %f14, %f24;
mov.f32 %f26, 0fBE7FFF22;
fma.rn.f32 %f27, %f25, %f14, %f26;
mov.f32 %f28, 0f3EAAAA78;
fma.rn.f32 %f29, %f27, %f14, %f28;
mov.f32 %f30, 0fBF000000;
fma.rn.f32 %f31, %f29, %f14, %f30;
mul.f32 %f32, %f14, %f31;
fma.rn.f32 %f33, %f32, %f14, %f14;
mov.f32 %f34, 0f3F317218;
fma.rn.f32 %f43, %f13, %f34, %f33;
setp.lt.u32	%p8, %r32, 2139095040;
@%p8 bra BB6_10;

mov.f32 %f35, 0f7F800000;
fma.rn.f32 %f43, %f1, %f35, %f35;

BB6_10:
setp.eq.f32	%p9, %f1, 0f00000000;
selp.f32	%f36, 0fFF800000, %f43, %p9;

	{ cvt.rn.f16.f32 %rs23, %f36;}


	
	{ cvt.f32.f16 %f37, %rs23;}


	mul.lo.s32 %r36, %r7, %r17;
mul.wide.u32 %rd21, %r36, 2;
add.s64 %rd22, %rd4, %rd21;
ld.global.u16 %rs25, [%rd22];

	{ cvt.f32.f16 %f38, %rs25;}


	sub.f32 %f39, %f37, %f38;

	{ cvt.rn.f16.f32 %rs26, %f39;}


	ld.u16 %rs27, [%rd10];

	{ cvt.f32.f16 %f40, %rs27;}


	
	{ cvt.f32.f16 %f41, %rs26;}


	mul.f32 %f42, %f40, %f41;

	{ cvt.rn.f16.f32 %rs30, %f42;}


	bra.uni BB6_11;

BB6_7:
mov.f32 %f6, 0f00000000;

	{ cvt.rn.f16.f32 %rs30, %f6;}



BB6_11:
mul.lo.s32 %r37, %r7, %r18;
mul.wide.u32 %rd23, %r37, 2;
add.s64 %rd24, %rd5, %rd23;
st.global.u16 [%rd24], %rs30;
mov.u32 %r39, %nctaid.x;
mad.lo.s32 %r47, %r39, %r21, %r7;
setp.lt.u32	%p10, %r47, %r19;
@%p10 bra BB6_4;

BB6_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot7[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<23>;
.reg .f32 %f<44>;
.reg .b32 %r<74>;
.reg .b64 %rd<26>;


mov.u64 %rd25, __local_depot7;
cvta.local.u64 %SP, %rd25;
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r65, 0;
mov.pred %p1, 0;
@%p1 bra BB7_2;

BB7_1:
mul.wide.s32 %rd13, %r65, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r65, %r65, 1;
setp.lt.u32	%p2, %r65, 27;
@%p2 bra BB7_1;

BB7_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r72, %r42, %r43, %r44;
setp.ge.u32	%p3, %r72, %r32;
@%p3 bra BB7_13;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;

BB7_4:
mov.u32 %r67, %r72;
mov.u32 %r10, %r67;
ld.local.u32 %r11, [%rd1+208];
add.s32 %r66, %r11, -1;
mov.u32 %r73, 0;
setp.lt.s32	%p4, %r66, 1;
mov.u32 %r70, %r10;
@%p4 bra BB7_7;

mul.wide.s32 %rd17, %r11, 4;
add.s64 %rd24, %rd1, %rd17;
mov.u32 %r73, 0;
mov.u32 %r71, %r10;

BB7_6:
ld.local.u32 %r47, [%rd24+4];
rem.u32 %r48, %r71, %r47;
ld.local.u32 %r49, [%rd24+104];
mad.lo.s32 %r73, %r49, %r48, %r73;
div.u32 %r71, %r71, %r47;
add.s64 %rd24, %rd24, -4;
add.s32 %r66, %r66, -1;
setp.gt.s32	%p5, %r66, 0;
mov.u32 %r69, %r71;
mov.u32 %r70, %r69;
@%p5 bra BB7_6;

BB7_7:
mov.u32 %r19, %r70;
ld.local.u32 %r50, [%rd1+108];
mad.lo.s32 %r51, %r50, %r19, %r73;
mul.hi.u32 %r21, %r10, %r36;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r51, 2;
add.s64 %rd9, %rd18, %rd19;
ld.u16 %rs12, [%rd9];

	{ cvt.f32.f16 %f5, %rs12;}


	setp.gt.f32	%p6, %f5, 0f00000000;
@%p6 bra BB7_9;
bra.uni BB7_8;

BB7_9:
ld.u16 %rs14, [%rd9];

	{ cvt.f32.f16 %f7, %rs14;}


	setp.lt.f32	%p7, %f7, 0f00800000;
mul.f32 %f8, %f7, 0f4B000000;
selp.f32	%f1, %f8, %f7, %p7;
selp.f32	%f9, 0fC1B80000, 0f00000000, %p7;
mov.b32 %r52, %f1;
add.s32 %r53, %r52, -1059760811;
and.b32 %r54, %r53, -8388608;
sub.s32 %r55, %r52, %r54;
mov.b32 %f10, %r55;
cvt.rn.f32.s32	%f11, %r54;
mov.f32 %f12, 0f34000000;
fma.rn.f32 %f13, %f11, %f12, %f9;
add.f32 %f14, %f10, 0fBF800000;
mov.f32 %f15, 0f3E1039F6;
mov.f32 %f16, 0fBE055027;
fma.rn.f32 %f17, %f16, %f14, %f15;
mov.f32 %f18, 0fBDF8CDCC;
fma.rn.f32 %f19, %f17, %f14, %f18;
mov.f32 %f20, 0f3E0F2955;
fma.rn.f32 %f21, %f19, %f14, %f20;
mov.f32 %f22, 0fBE2AD8B9;
fma.rn.f32 %f23, %f21, %f14, %f22;
mov.f32 %f24, 0f3E4CED0B;
fma.rn.f32 %f25, %f23, %f14, %f24;
mov.f32 %f26, 0fBE7FFF22;
fma.rn.f32 %f27, %f25, %f14, %f26;
mov.f32 %f28, 0f3EAAAA78;
fma.rn.f32 %f29, %f27, %f14, %f28;
mov.f32 %f30, 0fBF000000;
fma.rn.f32 %f31, %f29, %f14, %f30;
mul.f32 %f32, %f14, %f31;
fma.rn.f32 %f33, %f32, %f14, %f14;
mov.f32 %f34, 0f3F317218;
fma.rn.f32 %f43, %f13, %f34, %f33;
setp.lt.u32	%p8, %r52, 2139095040;
@%p8 bra BB7_11;

mov.f32 %f35, 0f7F800000;
fma.rn.f32 %f43, %f1, %f35, %f35;

BB7_11:
setp.eq.f32	%p9, %f1, 0f00000000;
selp.f32	%f36, 0fFF800000, %f43, %p9;

	{ cvt.rn.f16.f32 %rs15, %f36;}


	
	{ cvt.f32.f16 %f37, %rs15;}


	mul.lo.s32 %r56, %r10, %r23;
mul.wide.u32 %rd20, %r56, 2;
add.s64 %rd21, %rd4, %rd20;
ld.global.u16 %rs17, [%rd21];

	{ cvt.f32.f16 %f38, %rs17;}


	sub.f32 %f39, %f37, %f38;

	{ cvt.rn.f16.f32 %rs18, %f39;}


	ld.u16 %rs19, [%rd9];

	{ cvt.f32.f16 %f40, %rs19;}


	
	{ cvt.f32.f16 %f41, %rs18;}


	mul.f32 %f42, %f40, %f41;

	{ cvt.rn.f16.f32 %rs22, %f42;}


	bra.uni BB7_12;

BB7_8:
mov.f32 %f6, 0f00000000;

	{ cvt.rn.f16.f32 %rs22, %f6;}



BB7_12:
add.s32 %r57, %r21, %r10;
shr.u32 %r58, %r57, %r37;
mul.lo.s32 %r59, %r58, %r39;
sub.s32 %r60, %r10, %r59;
mul.lo.s32 %r61, %r60, %r35;
mad.lo.s32 %r62, %r34, %r58, %r61;
mul.wide.u32 %rd22, %r62, 2;
add.s64 %rd23, %rd5, %rd22;
st.global.u16 [%rd23], %rs22;
mov.u32 %r64, %nctaid.x;
mad.lo.s32 %r72, %r64, %r42, %r10;
setp.lt.u32	%p10, %r72, %r32;
@%p10 bra BB7_4;

BB7_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot8[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<15>;
.reg .b16 %rs<23>;
.reg .f32 %f<44>;
.reg .b32 %r<80>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot8;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r58, 0;
mov.pred %p1, 0;
@%p1 bra BB8_2;

BB8_1:
mul.wide.s32 %rd22, %r58, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p2, %r58, 27;
@%p2 bra BB8_1;

BB8_2:
mov.u32 %r59, 0;
@%p1 bra BB8_4;

BB8_3:
mul.wide.s32 %rd26, %r59, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r59, %r59, 1;
setp.lt.u32	%p4, %r59, 27;
@%p4 bra BB8_3;

BB8_4:
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r72, %r33, %r34, %r35;
setp.ge.u32	%p5, %r72, %r30;
@%p5 bra BB8_17;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r36, [%rd2+208];
add.s32 %r7, %r36, -1;
mul.wide.s32 %rd30, %r36, 4;
add.s64 %rd9, %rd2, %rd30;

BB8_6:
mov.u32 %r62, %r72;
mov.u32 %r8, %r62;
mov.u64 %rd37, %rd9;
mov.u32 %r38, 0;
mov.u32 %r79, %r38;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r60, %r7;
mov.u32 %r70, %r8;
mov.u32 %r71, %r8;
mov.u32 %r78, %r38;
@%p6 bra BB8_8;

BB8_7:
mov.u32 %r10, %r71;
mov.u32 %r9, %r60;
ld.local.u32 %r39, [%rd37+4];
rem.u32 %r40, %r10, %r39;
ld.local.u32 %r41, [%rd37+104];
mad.lo.s32 %r79, %r41, %r40, %r79;
div.u32 %r13, %r10, %r39;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r60, %r14;
mov.u32 %r70, %r13;
mov.u32 %r71, %r13;
mov.u32 %r73, %r79;
mov.u32 %r78, %r73;
@%p7 bra BB8_7;

BB8_8:
mov.u32 %r16, %r78;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r17, %r43, %r70, %r16;
ld.local.u64 %rd13, [%rd2];
ld.local.u32 %r18, [%rd3+208];
add.s32 %r61, %r18, -1;
setp.lt.s32	%p8, %r61, 1;
mov.u32 %r68, %r8;
mov.u32 %r76, %r38;
@%p8 bra BB8_11;

mul.wide.s32 %rd31, %r18, 4;
add.s64 %rd38, %rd3, %rd31;
mov.u32 %r77, 0;
mov.u32 %r69, %r8;

BB8_10:
ld.local.u32 %r46, [%rd38+4];
rem.u32 %r47, %r69, %r46;
ld.local.u32 %r48, [%rd38+104];
mad.lo.s32 %r77, %r48, %r47, %r77;
div.u32 %r69, %r69, %r46;
add.s64 %rd38, %rd38, -4;
add.s32 %r61, %r61, -1;
setp.gt.s32	%p9, %r61, 0;
mov.u32 %r68, %r69;
mov.u32 %r76, %r77;
@%p9 bra BB8_10;

BB8_11:
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r68, %r76;
ld.local.u64 %rd32, [%rd3];
mul.wide.u32 %rd33, %r17, 2;
add.s64 %rd17, %rd13, %rd33;
ld.u16 %rs12, [%rd17];

	{ cvt.f32.f16 %f5, %rs12;}


	setp.gt.f32	%p10, %f5, 0f00000000;
mul.wide.u32 %rd34, %r50, 2;
add.s64 %rd18, %rd32, %rd34;
@%p10 bra BB8_13;
bra.uni BB8_12;

BB8_13:
ld.u16 %rs14, [%rd17];

	{ cvt.f32.f16 %f7, %rs14;}


	setp.lt.f32	%p11, %f7, 0f00800000;
mul.f32 %f8, %f7, 0f4B000000;
selp.f32	%f1, %f8, %f7, %p11;
selp.f32	%f9, 0fC1B80000, 0f00000000, %p11;
mov.b32 %r51, %f1;
add.s32 %r52, %r51, -1059760811;
and.b32 %r53, %r52, -8388608;
sub.s32 %r54, %r51, %r53;
mov.b32 %f10, %r54;
cvt.rn.f32.s32	%f11, %r53;
mov.f32 %f12, 0f34000000;
fma.rn.f32 %f13, %f11, %f12, %f9;
add.f32 %f14, %f10, 0fBF800000;
mov.f32 %f15, 0f3E1039F6;
mov.f32 %f16, 0fBE055027;
fma.rn.f32 %f17, %f16, %f14, %f15;
mov.f32 %f18, 0fBDF8CDCC;
fma.rn.f32 %f19, %f17, %f14, %f18;
mov.f32 %f20, 0f3E0F2955;
fma.rn.f32 %f21, %f19, %f14, %f20;
mov.f32 %f22, 0fBE2AD8B9;
fma.rn.f32 %f23, %f21, %f14, %f22;
mov.f32 %f24, 0f3E4CED0B;
fma.rn.f32 %f25, %f23, %f14, %f24;
mov.f32 %f26, 0fBE7FFF22;
fma.rn.f32 %f27, %f25, %f14, %f26;
mov.f32 %f28, 0f3EAAAA78;
fma.rn.f32 %f29, %f27, %f14, %f28;
mov.f32 %f30, 0fBF000000;
fma.rn.f32 %f31, %f29, %f14, %f30;
mul.f32 %f32, %f14, %f31;
fma.rn.f32 %f33, %f32, %f14, %f14;
mov.f32 %f34, 0f3F317218;
fma.rn.f32 %f43, %f13, %f34, %f33;
setp.lt.u32	%p12, %r51, 2139095040;
@%p12 bra BB8_15;

mov.f32 %f35, 0f7F800000;
fma.rn.f32 %f43, %f1, %f35, %f35;

BB8_15:
setp.eq.f32	%p13, %f1, 0f00000000;
selp.f32	%f36, 0fFF800000, %f43, %p13;

	{ cvt.rn.f16.f32 %rs15, %f36;}


	
	{ cvt.f32.f16 %f37, %rs15;}


	mul.lo.s32 %r55, %r8, %r29;
mul.wide.u32 %rd35, %r55, 2;
add.s64 %rd36, %rd8, %rd35;
ld.global.u16 %rs17, [%rd36];

	{ cvt.f32.f16 %f38, %rs17;}


	sub.f32 %f39, %f37, %f38;

	{ cvt.rn.f16.f32 %rs18, %f39;}


	ld.u16 %rs19, [%rd17];

	{ cvt.f32.f16 %f40, %rs19;}


	
	{ cvt.f32.f16 %f41, %rs18;}


	mul.f32 %f42, %f40, %f41;

	{ cvt.rn.f16.f32 %rs22, %f42;}


	bra.uni BB8_16;

BB8_12:
mov.f32 %f6, 0f00000000;

	{ cvt.rn.f16.f32 %rs22, %f6;}



BB8_16:
st.u16 [%rd18], %rs22;
mov.u32 %r57, %nctaid.x;
mad.lo.s32 %r72, %r57, %r33, %r8;
setp.lt.u32	%p14, %r72, %r30;
@%p14 bra BB8_6;

BB8_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<31>;
.reg .f32 %f<44>;
.reg .b32 %r<49>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r23, %r24}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r25, %r26}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r27, %r28}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r48, %r31, %r32, %r33;
setp.ge.u32	%p1, %r48, %r22;
@%p1 bra BB9_8;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd5;

BB9_2:
mul.lo.s32 %r34, %r48, %r20;
mul.wide.u32 %rd8, %r34, 2;
add.s64 %rd4, %rd1, %rd8;
ld.global.u16 %rs20, [%rd4];

	{ cvt.f32.f16 %f5, %rs20;}


	setp.gt.f32	%p2, %f5, 0f00000000;
@%p2 bra BB9_4;
bra.uni BB9_3;

BB9_4:
mul.hi.u32 %r10, %r48, %r25;
ld.global.u16 %rs22, [%rd4];

	{ cvt.f32.f16 %f7, %rs22;}


	setp.lt.f32	%p3, %f7, 0f00800000;
mul.f32 %f8, %f7, 0f4B000000;
selp.f32	%f1, %f8, %f7, %p3;
selp.f32	%f9, 0fC1B80000, 0f00000000, %p3;
mov.b32 %r35, %f1;
add.s32 %r36, %r35, -1059760811;
and.b32 %r37, %r36, -8388608;
sub.s32 %r38, %r35, %r37;
mov.b32 %f10, %r38;
cvt.rn.f32.s32	%f11, %r37;
mov.f32 %f12, 0f34000000;
fma.rn.f32 %f13, %f11, %f12, %f9;
add.f32 %f14, %f10, 0fBF800000;
mov.f32 %f15, 0f3E1039F6;
mov.f32 %f16, 0fBE055027;
fma.rn.f32 %f17, %f16, %f14, %f15;
mov.f32 %f18, 0fBDF8CDCC;
fma.rn.f32 %f19, %f17, %f14, %f18;
mov.f32 %f20, 0f3E0F2955;
fma.rn.f32 %f21, %f19, %f14, %f20;
mov.f32 %f22, 0fBE2AD8B9;
fma.rn.f32 %f23, %f21, %f14, %f22;
mov.f32 %f24, 0f3E4CED0B;
fma.rn.f32 %f25, %f23, %f14, %f24;
mov.f32 %f26, 0fBE7FFF22;
fma.rn.f32 %f27, %f25, %f14, %f26;
mov.f32 %f28, 0f3EAAAA78;
fma.rn.f32 %f29, %f27, %f14, %f28;
mov.f32 %f30, 0fBF000000;
fma.rn.f32 %f31, %f29, %f14, %f30;
mul.f32 %f32, %f14, %f31;
fma.rn.f32 %f33, %f32, %f14, %f14;
mov.f32 %f34, 0f3F317218;
fma.rn.f32 %f43, %f13, %f34, %f33;
setp.lt.u32	%p4, %r35, 2139095040;
@%p4 bra BB9_6;

mov.f32 %f35, 0f7F800000;
fma.rn.f32 %f43, %f1, %f35, %f35;

BB9_6:
add.s32 %r39, %r10, %r48;
shr.u32 %r40, %r39, %r26;
mul.lo.s32 %r41, %r40, %r28;
sub.s32 %r42, %r48, %r41;
mul.lo.s32 %r43, %r42, %r24;
mad.lo.s32 %r44, %r23, %r40, %r43;
setp.eq.f32	%p5, %f1, 0f00000000;
selp.f32	%f36, 0fFF800000, %f43, %p5;

	{ cvt.rn.f16.f32 %rs23, %f36;}


	
	{ cvt.f32.f16 %f37, %rs23;}


	mul.wide.u32 %rd9, %r44, 2;
add.s64 %rd10, %rd3, %rd9;
ld.global.u16 %rs25, [%rd10];

	{ cvt.f32.f16 %f38, %rs25;}


	sub.f32 %f39, %f37, %f38;

	{ cvt.rn.f16.f32 %rs26, %f39;}


	ld.global.u16 %rs27, [%rd4];

	{ cvt.f32.f16 %f40, %rs27;}


	
	{ cvt.f32.f16 %f41, %rs26;}


	mul.f32 %f42, %f40, %f41;

	{ cvt.rn.f16.f32 %rs30, %f42;}


	bra.uni BB9_7;

BB9_3:
mov.f32 %f6, 0f00000000;

	{ cvt.rn.f16.f32 %rs30, %f6;}



BB9_7:
mul.lo.s32 %r45, %r48, %r21;
mul.wide.u32 %rd11, %r45, 2;
add.s64 %rd12, %rd2, %rd11;
st.global.u16 [%rd12], %rs30;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r31, %r48;
setp.lt.u32	%p6, %r48, %r22;
@%p6 bra BB9_2;

BB9_8:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<23>;
.reg .f32 %f<44>;
.reg .b32 %r<74>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r25, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r34, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r51, %ntid.x;
mov.u32 %r52, %ctaid.x;
mov.u32 %r53, %tid.x;
mad.lo.s32 %r73, %r51, %r52, %r53;
setp.ge.u32	%p1, %r73, %r34;
@%p1 bra BB10_8;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd7;

BB10_2:
mul.hi.u32 %r14, %r73, %r45;
mul.lo.s32 %r54, %r73, %r25;
mul.wide.u32 %rd8, %r54, 2;
add.s64 %rd4, %rd1, %rd8;
ld.global.u16 %rs12, [%rd4];

	{ cvt.f32.f16 %f5, %rs12;}


	setp.gt.f32	%p2, %f5, 0f00000000;
@%p2 bra BB10_4;
bra.uni BB10_3;

BB10_4:
mul.hi.u32 %r15, %r73, %r37;
ld.global.u16 %rs14, [%rd4];

	{ cvt.f32.f16 %f7, %rs14;}


	setp.lt.f32	%p3, %f7, 0f00800000;
mul.f32 %f8, %f7, 0f4B000000;
selp.f32	%f1, %f8, %f7, %p3;
selp.f32	%f9, 0fC1B80000, 0f00000000, %p3;
mov.b32 %r55, %f1;
add.s32 %r56, %r55, -1059760811;
and.b32 %r57, %r56, -8388608;
sub.s32 %r58, %r55, %r57;
mov.b32 %f10, %r58;
cvt.rn.f32.s32	%f11, %r57;
mov.f32 %f12, 0f34000000;
fma.rn.f32 %f13, %f11, %f12, %f9;
add.f32 %f14, %f10, 0fBF800000;
mov.f32 %f15, 0f3E1039F6;
mov.f32 %f16, 0fBE055027;
fma.rn.f32 %f17, %f16, %f14, %f15;
mov.f32 %f18, 0fBDF8CDCC;
fma.rn.f32 %f19, %f17, %f14, %f18;
mov.f32 %f20, 0f3E0F2955;
fma.rn.f32 %f21, %f19, %f14, %f20;
mov.f32 %f22, 0fBE2AD8B9;
fma.rn.f32 %f23, %f21, %f14, %f22;
mov.f32 %f24, 0f3E4CED0B;
fma.rn.f32 %f25, %f23, %f14, %f24;
mov.f32 %f26, 0fBE7FFF22;
fma.rn.f32 %f27, %f25, %f14, %f26;
mov.f32 %f28, 0f3EAAAA78;
fma.rn.f32 %f29, %f27, %f14, %f28;
mov.f32 %f30, 0fBF000000;
fma.rn.f32 %f31, %f29, %f14, %f30;
mul.f32 %f32, %f14, %f31;
fma.rn.f32 %f33, %f32, %f14, %f14;
mov.f32 %f34, 0f3F317218;
fma.rn.f32 %f43, %f13, %f34, %f33;
setp.lt.u32	%p4, %r55, 2139095040;
@%p4 bra BB10_6;

mov.f32 %f35, 0f7F800000;
fma.rn.f32 %f43, %f1, %f35, %f35;

BB10_6:
add.s32 %r59, %r15, %r73;
shr.u32 %r60, %r59, %r38;
mul.lo.s32 %r61, %r60, %r40;
sub.s32 %r62, %r73, %r61;
mul.lo.s32 %r63, %r62, %r36;
mad.lo.s32 %r64, %r35, %r60, %r63;
setp.eq.f32	%p5, %f1, 0f00000000;
selp.f32	%f36, 0fFF800000, %f43, %p5;

	{ cvt.rn.f16.f32 %rs15, %f36;}


	
	{ cvt.f32.f16 %f37, %rs15;}


	mul.wide.u32 %rd9, %r64, 2;
add.s64 %rd10, %rd2, %rd9;
ld.global.u16 %rs17, [%rd10];

	{ cvt.f32.f16 %f38, %rs17;}


	sub.f32 %f39, %f37, %f38;

	{ cvt.rn.f16.f32 %rs18, %f39;}


	ld.global.u16 %rs19, [%rd4];

	{ cvt.f32.f16 %f40, %rs19;}


	
	{ cvt.f32.f16 %f41, %rs18;}


	mul.f32 %f42, %f40, %f41;

	{ cvt.rn.f16.f32 %rs22, %f42;}


	bra.uni BB10_7;

BB10_3:
mov.f32 %f6, 0f00000000;

	{ cvt.rn.f16.f32 %rs22, %f6;}



BB10_7:
add.s32 %r65, %r14, %r73;
shr.u32 %r66, %r65, %r46;
mul.lo.s32 %r67, %r66, %r48;
sub.s32 %r68, %r73, %r67;
mul.lo.s32 %r69, %r68, %r44;
mad.lo.s32 %r70, %r43, %r66, %r69;
mul.wide.u32 %rd11, %r70, 2;
add.s64 %rd12, %rd3, %rd11;
st.global.u16 [%rd12], %rs22;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r51, %r73;
setp.lt.u32	%p6, %r73, %r34;
@%p6 bra BB10_2;

BB10_8:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot11[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<15>;
.reg .f32 %f<44>;
.reg .b32 %r<77>;
.reg .b64 %rd<32>;


mov.u64 %rd31, __local_depot11;
cvta.local.u64 %SP, %rd31;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd3, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd13;
mov.u32 %r66, 0;
mov.pred %p1, 0;
@%p1 bra BB11_2;

BB11_1:
mul.wide.s32 %rd15, %r66, 8;
add.s64 %rd16, %rd3, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r66, %r66, 1;
setp.lt.u32	%p2, %r66, 27;
@%p2 bra BB11_1;

BB11_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r73, %r40, %r41, %r42;
setp.ge.u32	%p3, %r73, %r30;
@%p3 bra BB11_12;

cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
mul.wide.s32 %rd19, %r43, 4;
add.s64 %rd6, %rd1, %rd19;

BB11_4:
mov.u32 %r68, %r73;
mov.u32 %r11, %r68;
mov.u64 %rd30, %rd6;
mul.hi.u32 %r12, %r11, %r34;
mov.u32 %r75, 0;
mov.u32 %r76, %r75;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r67, %r10;
mov.u32 %r71, %r11;
mov.u32 %r72, %r11;
@%p4 bra BB11_6;

BB11_5:
mov.u32 %r14, %r72;
mov.u32 %r13, %r67;
ld.local.u32 %r46, [%rd30+4];
rem.u32 %r47, %r14, %r46;
ld.local.u32 %r48, [%rd30+104];
mad.lo.s32 %r76, %r48, %r47, %r76;
div.u32 %r17, %r14, %r46;
add.s64 %rd30, %rd30, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r67, %r18;
mov.u32 %r71, %r17;
mov.u32 %r72, %r17;
mov.u32 %r75, %r76;
@%p5 bra BB11_5;

BB11_6:
add.s32 %r49, %r12, %r11;
shr.u32 %r50, %r49, %r35;
mul.lo.s32 %r51, %r50, %r37;
sub.s32 %r52, %r11, %r51;
mul.lo.s32 %r53, %r52, %r33;
mad.lo.s32 %r54, %r32, %r50, %r53;
cvt.u64.u32	%rd10, %r54;
ld.local.u32 %r55, [%rd1+108];
mad.lo.s32 %r56, %r55, %r71, %r75;
ld.local.u64 %rd20, [%rd1];
mul.lo.s32 %r57, %r11, %r1;
mul.wide.u32 %rd21, %r57, 2;
add.s64 %rd22, %rd2, %rd21;
ld.global.u16 %rs4, [%rd22];

	{ cvt.f32.f16 %f5, %rs4;}


	setp.gt.f32	%p6, %f5, 0f00000000;
mul.wide.u32 %rd23, %r56, 2;
add.s64 %rd11, %rd20, %rd23;
@%p6 bra BB11_8;
bra.uni BB11_7;

BB11_8:
ld.global.u16 %rs6, [%rd22];

	{ cvt.f32.f16 %f7, %rs6;}


	setp.lt.f32	%p7, %f7, 0f00800000;
mul.f32 %f8, %f7, 0f4B000000;
selp.f32	%f1, %f8, %f7, %p7;
selp.f32	%f9, 0fC1B80000, 0f00000000, %p7;
mov.b32 %r59, %f1;
add.s32 %r60, %r59, -1059760811;
and.b32 %r61, %r60, -8388608;
sub.s32 %r62, %r59, %r61;
mov.b32 %f10, %r62;
cvt.rn.f32.s32	%f11, %r61;
mov.f32 %f12, 0f34000000;
fma.rn.f32 %f13, %f11, %f12, %f9;
add.f32 %f14, %f10, 0fBF800000;
mov.f32 %f15, 0f3E1039F6;
mov.f32 %f16, 0fBE055027;
fma.rn.f32 %f17, %f16, %f14, %f15;
mov.f32 %f18, 0fBDF8CDCC;
fma.rn.f32 %f19, %f17, %f14, %f18;
mov.f32 %f20, 0f3E0F2955;
fma.rn.f32 %f21, %f19, %f14, %f20;
mov.f32 %f22, 0fBE2AD8B9;
fma.rn.f32 %f23, %f21, %f14, %f22;
mov.f32 %f24, 0f3E4CED0B;
fma.rn.f32 %f25, %f23, %f14, %f24;
mov.f32 %f26, 0fBE7FFF22;
fma.rn.f32 %f27, %f25, %f14, %f26;
mov.f32 %f28, 0f3EAAAA78;
fma.rn.f32 %f29, %f27, %f14, %f28;
mov.f32 %f30, 0fBF000000;
fma.rn.f32 %f31, %f29, %f14, %f30;
mul.f32 %f32, %f14, %f31;
fma.rn.f32 %f33, %f32, %f14, %f14;
mov.f32 %f34, 0f3F317218;
fma.rn.f32 %f43, %f13, %f34, %f33;
setp.lt.u32	%p8, %r59, 2139095040;
@%p8 bra BB11_10;

mov.f32 %f35, 0f7F800000;
fma.rn.f32 %f43, %f1, %f35, %f35;

BB11_10:
setp.eq.f32	%p9, %f1, 0f00000000;
selp.f32	%f36, 0fFF800000, %f43, %p9;

	{ cvt.rn.f16.f32 %rs7, %f36;}


	
	{ cvt.f32.f16 %f37, %rs7;}


	shl.b64 %rd26, %rd10, 1;
add.s64 %rd27, %rd5, %rd26;
ld.global.u16 %rs9, [%rd27];

	{ cvt.f32.f16 %f38, %rs9;}


	sub.f32 %f39, %f37, %f38;

	{ cvt.rn.f16.f32 %rs10, %f39;}


	ld.global.u16 %rs11, [%rd22];

	{ cvt.f32.f16 %f40, %rs11;}


	
	{ cvt.f32.f16 %f41, %rs10;}


	mul.f32 %f42, %f40, %f41;

	{ cvt.rn.f16.f32 %rs14, %f42;}


	bra.uni BB11_11;

BB11_7:
mov.f32 %f6, 0f00000000;

	{ cvt.rn.f16.f32 %rs14, %f6;}



BB11_11:
st.u16 [%rd11], %rs14;
mov.u32 %r65, %nctaid.x;
mad.lo.s32 %r73, %r65, %r40, %r11;
setp.lt.u32	%p10, %r73, %r30;
@%p10 bra BB11_4;

BB11_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<23>;
.reg .f32 %f<44>;
.reg .b32 %r<74>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r73, %r50, %r51, %r52;
setp.ge.u32	%p1, %r73, %r33;
@%p1 bra BB12_8;

cvta.to.global.u64 %rd1, %rd7;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB12_2:
mul.hi.u32 %r53, %r73, %r44;
add.s32 %r54, %r53, %r73;
shr.u32 %r55, %r54, %r45;
mul.lo.s32 %r56, %r55, %r47;
sub.s32 %r57, %r73, %r56;
mul.lo.s32 %r58, %r57, %r43;
mad.lo.s32 %r59, %r42, %r55, %r58;
mul.wide.u32 %rd8, %r59, 2;
add.s64 %rd4, %rd3, %rd8;
ld.global.u16 %rs12, [%rd4];

	{ cvt.f32.f16 %f5, %rs12;}


	setp.gt.f32	%p2, %f5, 0f00000000;
@%p2 bra BB12_4;
bra.uni BB12_3;

BB12_4:
mul.hi.u32 %r14, %r73, %r36;
ld.global.u16 %rs14, [%rd4];

	{ cvt.f32.f16 %f7, %rs14;}


	setp.lt.f32	%p3, %f7, 0f00800000;
mul.f32 %f8, %f7, 0f4B000000;
selp.f32	%f1, %f8, %f7, %p3;
selp.f32	%f9, 0fC1B80000, 0f00000000, %p3;
mov.b32 %r60, %f1;
add.s32 %r61, %r60, -1059760811;
and.b32 %r62, %r61, -8388608;
sub.s32 %r63, %r60, %r62;
mov.b32 %f10, %r63;
cvt.rn.f32.s32	%f11, %r62;
mov.f32 %f12, 0f34000000;
fma.rn.f32 %f13, %f11, %f12, %f9;
add.f32 %f14, %f10, 0fBF800000;
mov.f32 %f15, 0f3E1039F6;
mov.f32 %f16, 0fBE055027;
fma.rn.f32 %f17, %f16, %f14, %f15;
mov.f32 %f18, 0fBDF8CDCC;
fma.rn.f32 %f19, %f17, %f14, %f18;
mov.f32 %f20, 0f3E0F2955;
fma.rn.f32 %f21, %f19, %f14, %f20;
mov.f32 %f22, 0fBE2AD8B9;
fma.rn.f32 %f23, %f21, %f14, %f22;
mov.f32 %f24, 0f3E4CED0B;
fma.rn.f32 %f25, %f23, %f14, %f24;
mov.f32 %f26, 0fBE7FFF22;
fma.rn.f32 %f27, %f25, %f14, %f26;
mov.f32 %f28, 0f3EAAAA78;
fma.rn.f32 %f29, %f27, %f14, %f28;
mov.f32 %f30, 0fBF000000;
fma.rn.f32 %f31, %f29, %f14, %f30;
mul.f32 %f32, %f14, %f31;
fma.rn.f32 %f33, %f32, %f14, %f14;
mov.f32 %f34, 0f3F317218;
fma.rn.f32 %f43, %f13, %f34, %f33;
setp.lt.u32	%p4, %r60, 2139095040;
@%p4 bra BB12_6;

mov.f32 %f35, 0f7F800000;
fma.rn.f32 %f43, %f1, %f35, %f35;

BB12_6:
add.s32 %r64, %r14, %r73;
shr.u32 %r65, %r64, %r37;
mul.lo.s32 %r66, %r65, %r39;
sub.s32 %r67, %r73, %r66;
mul.lo.s32 %r68, %r67, %r35;
mad.lo.s32 %r69, %r34, %r65, %r68;
setp.eq.f32	%p5, %f1, 0f00000000;
selp.f32	%f36, 0fFF800000, %f43, %p5;

	{ cvt.rn.f16.f32 %rs15, %f36;}


	
	{ cvt.f32.f16 %f37, %rs15;}


	mul.wide.u32 %rd9, %r69, 2;
add.s64 %rd10, %rd2, %rd9;
ld.global.u16 %rs17, [%rd10];

	{ cvt.f32.f16 %f38, %rs17;}


	sub.f32 %f39, %f37, %f38;

	{ cvt.rn.f16.f32 %rs18, %f39;}


	ld.global.u16 %rs19, [%rd4];

	{ cvt.f32.f16 %f40, %rs19;}


	
	{ cvt.f32.f16 %f41, %rs18;}


	mul.f32 %f42, %f40, %f41;

	{ cvt.rn.f16.f32 %rs22, %f42;}


	bra.uni BB12_7;

BB12_3:
mov.f32 %f6, 0f00000000;

	{ cvt.rn.f16.f32 %rs22, %f6;}



BB12_7:
mul.lo.s32 %r70, %r73, %r32;
mul.wide.u32 %rd11, %r70, 2;
add.s64 %rd12, %rd1, %rd11;
st.global.u16 [%rd12], %rs22;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r50, %r73;
setp.lt.u32	%p6, %r73, %r33;
@%p6 bra BB12_2;

BB12_8:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<15>;
.reg .f32 %f<44>;
.reg .b32 %r<99>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r66, %r67}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r45, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r70, %ntid.x;
mov.u32 %r71, %ctaid.x;
mov.u32 %r72, %tid.x;
mad.lo.s32 %r98, %r70, %r71, %r72;
setp.ge.u32	%p1, %r98, %r45;
@%p1 bra BB13_8;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd7;

BB13_2:
mul.hi.u32 %r73, %r98, %r56;
add.s32 %r74, %r73, %r98;
shr.u32 %r75, %r74, %r57;
mul.lo.s32 %r76, %r75, %r59;
sub.s32 %r77, %r98, %r76;
mul.lo.s32 %r78, %r77, %r55;
mad.lo.s32 %r79, %r54, %r75, %r78;
mul.hi.u32 %r18, %r98, %r64;
mul.wide.u32 %rd8, %r79, 2;
add.s64 %rd4, %rd2, %rd8;
ld.global.u16 %rs4, [%rd4];

	{ cvt.f32.f16 %f5, %rs4;}


	setp.gt.f32	%p2, %f5, 0f00000000;
@%p2 bra BB13_4;
bra.uni BB13_3;

BB13_4:
mul.hi.u32 %r19, %r98, %r48;
ld.global.u16 %rs6, [%rd4];

	{ cvt.f32.f16 %f7, %rs6;}


	setp.lt.f32	%p3, %f7, 0f00800000;
mul.f32 %f8, %f7, 0f4B000000;
selp.f32	%f1, %f8, %f7, %p3;
selp.f32	%f9, 0fC1B80000, 0f00000000, %p3;
mov.b32 %r80, %f1;
add.s32 %r81, %r80, -1059760811;
and.b32 %r82, %r81, -8388608;
sub.s32 %r83, %r80, %r82;
mov.b32 %f10, %r83;
cvt.rn.f32.s32	%f11, %r82;
mov.f32 %f12, 0f34000000;
fma.rn.f32 %f13, %f11, %f12, %f9;
add.f32 %f14, %f10, 0fBF800000;
mov.f32 %f15, 0f3E1039F6;
mov.f32 %f16, 0fBE055027;
fma.rn.f32 %f17, %f16, %f14, %f15;
mov.f32 %f18, 0fBDF8CDCC;
fma.rn.f32 %f19, %f17, %f14, %f18;
mov.f32 %f20, 0f3E0F2955;
fma.rn.f32 %f21, %f19, %f14, %f20;
mov.f32 %f22, 0fBE2AD8B9;
fma.rn.f32 %f23, %f21, %f14, %f22;
mov.f32 %f24, 0f3E4CED0B;
fma.rn.f32 %f25, %f23, %f14, %f24;
mov.f32 %f26, 0fBE7FFF22;
fma.rn.f32 %f27, %f25, %f14, %f26;
mov.f32 %f28, 0f3EAAAA78;
fma.rn.f32 %f29, %f27, %f14, %f28;
mov.f32 %f30, 0fBF000000;
fma.rn.f32 %f31, %f29, %f14, %f30;
mul.f32 %f32, %f14, %f31;
fma.rn.f32 %f33, %f32, %f14, %f14;
mov.f32 %f34, 0f3F317218;
fma.rn.f32 %f43, %f13, %f34, %f33;
setp.lt.u32	%p4, %r80, 2139095040;
@%p4 bra BB13_6;

mov.f32 %f35, 0f7F800000;
fma.rn.f32 %f43, %f1, %f35, %f35;

BB13_6:
add.s32 %r84, %r19, %r98;
shr.u32 %r85, %r84, %r49;
mul.lo.s32 %r86, %r85, %r51;
sub.s32 %r87, %r98, %r86;
mul.lo.s32 %r88, %r87, %r47;
mad.lo.s32 %r89, %r46, %r85, %r88;
setp.eq.f32	%p5, %f1, 0f00000000;
selp.f32	%f36, 0fFF800000, %f43, %p5;

	{ cvt.rn.f16.f32 %rs7, %f36;}


	
	{ cvt.f32.f16 %f37, %rs7;}


	mul.wide.u32 %rd9, %r89, 2;
add.s64 %rd10, %rd1, %rd9;
ld.global.u16 %rs9, [%rd10];

	{ cvt.f32.f16 %f38, %rs9;}


	sub.f32 %f39, %f37, %f38;

	{ cvt.rn.f16.f32 %rs10, %f39;}


	ld.global.u16 %rs11, [%rd4];

	{ cvt.f32.f16 %f40, %rs11;}


	
	{ cvt.f32.f16 %f41, %rs10;}


	mul.f32 %f42, %f40, %f41;

	{ cvt.rn.f16.f32 %rs14, %f42;}


	bra.uni BB13_7;

BB13_3:
mov.f32 %f6, 0f00000000;

	{ cvt.rn.f16.f32 %rs14, %f6;}



BB13_7:
add.s32 %r90, %r18, %r98;
shr.u32 %r91, %r90, %r65;
mul.lo.s32 %r92, %r91, %r67;
sub.s32 %r93, %r98, %r92;
mul.lo.s32 %r94, %r93, %r63;
mad.lo.s32 %r95, %r62, %r91, %r94;
mul.wide.u32 %rd11, %r95, 2;
add.s64 %rd12, %rd3, %rd11;
st.global.u16 [%rd12], %rs14;
mov.u32 %r97, %nctaid.x;
mad.lo.s32 %r98, %r97, %r70, %r98;
setp.lt.u32	%p6, %r98, %r45;
@%p6 bra BB13_2;

BB13_8:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot14[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<15>;
.reg .f32 %f<44>;
.reg .b32 %r<101>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot14;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r59, %r60}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r45, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd15, %SP, 0;
cvta.to.local.u64 %rd1, %rd15;
mov.u32 %r90, 0;
mov.pred %p1, 0;
@%p1 bra BB14_2;

BB14_1:
mul.wide.s32 %rd16, %r90, 8;
add.s64 %rd17, %rd2, %rd16;
ld.param.u64 %rd18, [%rd17];
add.s64 %rd19, %rd1, %rd16;
st.local.u64 [%rd19], %rd18;
add.s32 %r90, %r90, 1;
setp.lt.u32	%p2, %r90, 27;
@%p2 bra BB14_1;

BB14_2:
mov.u32 %r63, %ntid.x;
mov.u32 %r64, %ctaid.x;
mov.u32 %r65, %tid.x;
mad.lo.s32 %r97, %r63, %r64, %r65;
setp.ge.u32	%p3, %r97, %r45;
@%p3 bra BB14_12;

cvta.to.global.u64 %rd4, %rd13;
cvta.to.global.u64 %rd5, %rd14;
ld.local.u32 %r66, [%rd1+208];
add.s32 %r14, %r66, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd20, %r66, 4;
add.s64 %rd7, %rd1, %rd20;

BB14_4:
mov.u32 %r92, %r97;
mov.u32 %r16, %r92;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r49;
mul.hi.u32 %r18, %r16, %r57;
mov.u32 %r99, 0;
mov.u32 %r100, %r99;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r91, %r14;
mov.u32 %r95, %r16;
mov.u32 %r96, %r16;
@%p4 bra BB14_6;

BB14_5:
mov.u32 %r20, %r96;
mov.u32 %r19, %r91;
ld.local.u32 %r69, [%rd26+4];
rem.u32 %r70, %r20, %r69;
ld.local.u32 %r71, [%rd26+104];
mad.lo.s32 %r100, %r71, %r70, %r100;
div.u32 %r23, %r20, %r69;
add.s64 %rd26, %rd26, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p5, %r24, 0;
mov.u32 %r91, %r24;
mov.u32 %r95, %r23;
mov.u32 %r96, %r23;
mov.u32 %r99, %r100;
@%p5 bra BB14_5;

BB14_6:
add.s32 %r72, %r17, %r16;
shr.u32 %r73, %r72, %r50;
mul.lo.s32 %r74, %r73, %r52;
sub.s32 %r75, %r16, %r74;
mul.lo.s32 %r76, %r75, %r48;
mad.lo.s32 %r77, %r47, %r73, %r76;
add.s32 %r78, %r18, %r16;
shr.u32 %r79, %r78, %r58;
mul.lo.s32 %r80, %r79, %r60;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r56;
cvt.u64.u32	%rd11, %r77;
mad.lo.s32 %r83, %r55, %r79, %r82;
mad.lo.s32 %r27, %r15, %r95, %r99;
mul.wide.u32 %rd21, %r83, 2;
add.s64 %rd12, %rd5, %rd21;
ld.global.u16 %rs4, [%rd12];

	{ cvt.f32.f16 %f5, %rs4;}


	setp.gt.f32	%p6, %f5, 0f00000000;
@%p6 bra BB14_8;
bra.uni BB14_7;

BB14_8:
ld.global.u16 %rs6, [%rd12];

	{ cvt.f32.f16 %f7, %rs6;}


	setp.lt.f32	%p7, %f7, 0f00800000;
mul.f32 %f8, %f7, 0f4B000000;
selp.f32	%f1, %f8, %f7, %p7;
selp.f32	%f9, 0fC1B80000, 0f00000000, %p7;
mov.b32 %r84, %f1;
add.s32 %r85, %r84, -1059760811;
and.b32 %r86, %r85, -8388608;
sub.s32 %r87, %r84, %r86;
mov.b32 %f10, %r87;
cvt.rn.f32.s32	%f11, %r86;
mov.f32 %f12, 0f34000000;
fma.rn.f32 %f13, %f11, %f12, %f9;
add.f32 %f14, %f10, 0fBF800000;
mov.f32 %f15, 0f3E1039F6;
mov.f32 %f16, 0fBE055027;
fma.rn.f32 %f17, %f16, %f14, %f15;
mov.f32 %f18, 0fBDF8CDCC;
fma.rn.f32 %f19, %f17, %f14, %f18;
mov.f32 %f20, 0f3E0F2955;
fma.rn.f32 %f21, %f19, %f14, %f20;
mov.f32 %f22, 0fBE2AD8B9;
fma.rn.f32 %f23, %f21, %f14, %f22;
mov.f32 %f24, 0f3E4CED0B;
fma.rn.f32 %f25, %f23, %f14, %f24;
mov.f32 %f26, 0fBE7FFF22;
fma.rn.f32 %f27, %f25, %f14, %f26;
mov.f32 %f28, 0f3EAAAA78;
fma.rn.f32 %f29, %f27, %f14, %f28;
mov.f32 %f30, 0fBF000000;
fma.rn.f32 %f31, %f29, %f14, %f30;
mul.f32 %f32, %f14, %f31;
fma.rn.f32 %f33, %f32, %f14, %f14;
mov.f32 %f34, 0f3F317218;
fma.rn.f32 %f43, %f13, %f34, %f33;
setp.lt.u32	%p8, %r84, 2139095040;
@%p8 bra BB14_10;

mov.f32 %f35, 0f7F800000;
fma.rn.f32 %f43, %f1, %f35, %f35;

BB14_10:
setp.eq.f32	%p9, %f1, 0f00000000;
selp.f32	%f36, 0fFF800000, %f43, %p9;

	{ cvt.rn.f16.f32 %rs7, %f36;}


	
	{ cvt.f32.f16 %f37, %rs7;}


	shl.b64 %rd22, %rd11, 1;
add.s64 %rd23, %rd4, %rd22;
ld.global.u16 %rs9, [%rd23];

	{ cvt.f32.f16 %f38, %rs9;}


	sub.f32 %f39, %f37, %f38;

	{ cvt.rn.f16.f32 %rs10, %f39;}


	ld.global.u16 %rs11, [%rd12];

	{ cvt.f32.f16 %f40, %rs11;}


	
	{ cvt.f32.f16 %f41, %rs10;}


	mul.f32 %f42, %f40, %f41;

	{ cvt.rn.f16.f32 %rs14, %f42;}


	bra.uni BB14_11;

BB14_7:
mov.f32 %f6, 0f00000000;

	{ cvt.rn.f16.f32 %rs14, %f6;}



BB14_11:
mul.wide.u32 %rd24, %r27, 2;
add.s64 %rd25, %rd6, %rd24;
st.u16 [%rd25], %rs14;
mov.u32 %r89, %nctaid.x;
mad.lo.s32 %r97, %r89, %r63, %r16;
setp.lt.u32	%p10, %r97, %r45;
@%p10 bra BB14_4;

BB14_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot15[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<23>;
.reg .f32 %f<44>;
.reg .b32 %r<76>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot15;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r65, 0;
mov.pred %p1, 0;
@%p1 bra BB15_2;

BB15_1:
mul.wide.s32 %rd14, %r65, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r65, %r65, 1;
setp.lt.u32	%p2, %r65, 27;
@%p2 bra BB15_1;

BB15_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r72, %r41, %r42, %r43;
setp.ge.u32	%p3, %r72, %r31;
@%p3 bra BB15_12;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd18, %r44, 4;
add.s64 %rd6, %rd1, %rd18;

BB15_4:
mov.u32 %r67, %r72;
mov.u32 %r11, %r67;
mov.u64 %rd25, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r74, 0;
mov.u32 %r75, %r74;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r66, %r10;
mov.u32 %r70, %r11;
mov.u32 %r71, %r11;
@%p4 bra BB15_6;

BB15_5:
mov.u32 %r14, %r71;
mov.u32 %r13, %r66;
ld.local.u32 %r47, [%rd25+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd25+104];
mad.lo.s32 %r75, %r49, %r48, %r75;
div.u32 %r17, %r14, %r47;
add.s64 %rd25, %rd25, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r66, %r18;
mov.u32 %r70, %r17;
mov.u32 %r71, %r17;
mov.u32 %r74, %r75;
@%p5 bra BB15_5;

BB15_6:
ld.local.u32 %r50, [%rd1+108];
mad.lo.s32 %r51, %r50, %r70, %r74;
ld.local.u64 %rd19, [%rd1];
mul.wide.u32 %rd20, %r51, 2;
add.s64 %rd10, %rd19, %rd20;
ld.u16 %rs12, [%rd10];

	{ cvt.f32.f16 %f5, %rs12;}


	setp.gt.f32	%p6, %f5, 0f00000000;
@%p6 bra BB15_8;
bra.uni BB15_7;

BB15_8:
ld.u16 %rs14, [%rd10];

	{ cvt.f32.f16 %f7, %rs14;}


	setp.lt.f32	%p7, %f7, 0f00800000;
mul.f32 %f8, %f7, 0f4B000000;
selp.f32	%f1, %f8, %f7, %p7;
selp.f32	%f9, 0fC1B80000, 0f00000000, %p7;
mov.b32 %r52, %f1;
add.s32 %r53, %r52, -1059760811;
and.b32 %r54, %r53, -8388608;
sub.s32 %r55, %r52, %r54;
mov.b32 %f10, %r55;
cvt.rn.f32.s32	%f11, %r54;
mov.f32 %f12, 0f34000000;
fma.rn.f32 %f13, %f11, %f12, %f9;
add.f32 %f14, %f10, 0fBF800000;
mov.f32 %f15, 0f3E1039F6;
mov.f32 %f16, 0fBE055027;
fma.rn.f32 %f17, %f16, %f14, %f15;
mov.f32 %f18, 0fBDF8CDCC;
fma.rn.f32 %f19, %f17, %f14, %f18;
mov.f32 %f20, 0f3E0F2955;
fma.rn.f32 %f21, %f19, %f14, %f20;
mov.f32 %f22, 0fBE2AD8B9;
fma.rn.f32 %f23, %f21, %f14, %f22;
mov.f32 %f24, 0f3E4CED0B;
fma.rn.f32 %f25, %f23, %f14, %f24;
mov.f32 %f26, 0fBE7FFF22;
fma.rn.f32 %f27, %f25, %f14, %f26;
mov.f32 %f28, 0f3EAAAA78;
fma.rn.f32 %f29, %f27, %f14, %f28;
mov.f32 %f30, 0fBF000000;
fma.rn.f32 %f31, %f29, %f14, %f30;
mul.f32 %f32, %f14, %f31;
fma.rn.f32 %f33, %f32, %f14, %f14;
mov.f32 %f34, 0f3F317218;
fma.rn.f32 %f43, %f13, %f34, %f33;
setp.lt.u32	%p8, %r52, 2139095040;
@%p8 bra BB15_10;

mov.f32 %f35, 0f7F800000;
fma.rn.f32 %f43, %f1, %f35, %f35;

BB15_10:
add.s32 %r56, %r12, %r11;
shr.u32 %r57, %r56, %r36;
mul.lo.s32 %r58, %r57, %r38;
sub.s32 %r59, %r11, %r58;
mul.lo.s32 %r60, %r59, %r34;
mad.lo.s32 %r61, %r33, %r57, %r60;
setp.eq.f32	%p9, %f1, 0f00000000;
selp.f32	%f36, 0fFF800000, %f43, %p9;

	{ cvt.rn.f16.f32 %rs15, %f36;}


	
	{ cvt.f32.f16 %f37, %rs15;}


	mul.wide.u32 %rd21, %r61, 2;
add.s64 %rd22, %rd5, %rd21;
ld.global.u16 %rs17, [%rd22];

	{ cvt.f32.f16 %f38, %rs17;}


	sub.f32 %f39, %f37, %f38;

	{ cvt.rn.f16.f32 %rs18, %f39;}


	ld.u16 %rs19, [%rd10];

	{ cvt.f32.f16 %f40, %rs19;}


	
	{ cvt.f32.f16 %f41, %rs18;}


	mul.f32 %f42, %f40, %f41;

	{ cvt.rn.f16.f32 %rs22, %f42;}


	bra.uni BB15_11;

BB15_7:
mov.f32 %f6, 0f00000000;

	{ cvt.rn.f16.f32 %rs22, %f6;}



BB15_11:
mul.lo.s32 %r62, %r11, %r30;
mul.wide.u32 %rd23, %r62, 2;
add.s64 %rd24, %rd4, %rd23;
st.global.u16 [%rd24], %rs22;
mov.u32 %r64, %nctaid.x;
mad.lo.s32 %r72, %r64, %r41, %r11;
setp.lt.u32	%p10, %r72, %r31;
@%p10 bra BB15_4;

BB15_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot16[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<15>;
.reg .f32 %f<44>;
.reg .b32 %r<101>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot16;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r90, 0;
mov.pred %p1, 0;
@%p1 bra BB16_2;

BB16_1:
mul.wide.s32 %rd15, %r90, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r90, %r90, 1;
setp.lt.u32	%p2, %r90, 27;
@%p2 bra BB16_1;

BB16_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r97, %r62, %r63, %r64;
setp.ge.u32	%p3, %r97, %r44;
@%p3 bra BB16_12;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd13;
ld.local.u32 %r65, [%rd1+208];
add.s32 %r14, %r65, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd19, %r65, 4;
add.s64 %rd7, %rd1, %rd19;

BB16_4:
mov.u32 %r92, %r97;
mov.u32 %r16, %r92;
mov.u64 %rd25, %rd7;
mul.hi.u32 %r17, %r16, %r48;
mov.u32 %r99, 0;
mov.u32 %r100, %r99;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r91, %r14;
mov.u32 %r95, %r16;
mov.u32 %r96, %r16;
@%p4 bra BB16_6;

BB16_5:
mov.u32 %r19, %r96;
mov.u32 %r18, %r91;
ld.local.u32 %r68, [%rd25+4];
rem.u32 %r69, %r19, %r68;
ld.local.u32 %r70, [%rd25+104];
mad.lo.s32 %r100, %r70, %r69, %r100;
div.u32 %r22, %r19, %r68;
add.s64 %rd25, %rd25, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r91, %r23;
mov.u32 %r95, %r22;
mov.u32 %r96, %r22;
mov.u32 %r99, %r100;
@%p5 bra BB16_5;

BB16_6:
mad.lo.s32 %r71, %r15, %r95, %r99;
mul.hi.u32 %r26, %r16, %r56;
mul.wide.u32 %rd20, %r71, 2;
add.s64 %rd11, %rd6, %rd20;
ld.u16 %rs4, [%rd11];

	{ cvt.f32.f16 %f5, %rs4;}


	setp.gt.f32	%p6, %f5, 0f00000000;
@%p6 bra BB16_8;
bra.uni BB16_7;

BB16_8:
ld.u16 %rs6, [%rd11];

	{ cvt.f32.f16 %f7, %rs6;}


	setp.lt.f32	%p7, %f7, 0f00800000;
mul.f32 %f8, %f7, 0f4B000000;
selp.f32	%f1, %f8, %f7, %p7;
selp.f32	%f9, 0fC1B80000, 0f00000000, %p7;
mov.b32 %r72, %f1;
add.s32 %r73, %r72, -1059760811;
and.b32 %r74, %r73, -8388608;
sub.s32 %r75, %r72, %r74;
mov.b32 %f10, %r75;
cvt.rn.f32.s32	%f11, %r74;
mov.f32 %f12, 0f34000000;
fma.rn.f32 %f13, %f11, %f12, %f9;
add.f32 %f14, %f10, 0fBF800000;
mov.f32 %f15, 0f3E1039F6;
mov.f32 %f16, 0fBE055027;
fma.rn.f32 %f17, %f16, %f14, %f15;
mov.f32 %f18, 0fBDF8CDCC;
fma.rn.f32 %f19, %f17, %f14, %f18;
mov.f32 %f20, 0f3E0F2955;
fma.rn.f32 %f21, %f19, %f14, %f20;
mov.f32 %f22, 0fBE2AD8B9;
fma.rn.f32 %f23, %f21, %f14, %f22;
mov.f32 %f24, 0f3E4CED0B;
fma.rn.f32 %f25, %f23, %f14, %f24;
mov.f32 %f26, 0fBE7FFF22;
fma.rn.f32 %f27, %f25, %f14, %f26;
mov.f32 %f28, 0f3EAAAA78;
fma.rn.f32 %f29, %f27, %f14, %f28;
mov.f32 %f30, 0fBF000000;
fma.rn.f32 %f31, %f29, %f14, %f30;
mul.f32 %f32, %f14, %f31;
fma.rn.f32 %f33, %f32, %f14, %f14;
mov.f32 %f34, 0f3F317218;
fma.rn.f32 %f43, %f13, %f34, %f33;
setp.lt.u32	%p8, %r72, 2139095040;
@%p8 bra BB16_10;

mov.f32 %f35, 0f7F800000;
fma.rn.f32 %f43, %f1, %f35, %f35;

BB16_10:
add.s32 %r76, %r17, %r16;
shr.u32 %r77, %r76, %r49;
mul.lo.s32 %r78, %r77, %r51;
sub.s32 %r79, %r16, %r78;
mul.lo.s32 %r80, %r79, %r47;
mad.lo.s32 %r81, %r46, %r77, %r80;
setp.eq.f32	%p9, %f1, 0f00000000;
selp.f32	%f36, 0fFF800000, %f43, %p9;

	{ cvt.rn.f16.f32 %rs7, %f36;}


	
	{ cvt.f32.f16 %f37, %rs7;}


	mul.wide.u32 %rd21, %r81, 2;
add.s64 %rd22, %rd4, %rd21;
ld.global.u16 %rs9, [%rd22];

	{ cvt.f32.f16 %f38, %rs9;}


	sub.f32 %f39, %f37, %f38;

	{ cvt.rn.f16.f32 %rs10, %f39;}


	ld.u16 %rs11, [%rd11];

	{ cvt.f32.f16 %f40, %rs11;}


	
	{ cvt.f32.f16 %f41, %rs10;}


	mul.f32 %f42, %f40, %f41;

	{ cvt.rn.f16.f32 %rs14, %f42;}


	bra.uni BB16_11;

BB16_7:
mov.f32 %f6, 0f00000000;

	{ cvt.rn.f16.f32 %rs14, %f6;}



BB16_11:
add.s32 %r82, %r26, %r16;
shr.u32 %r83, %r82, %r57;
mul.lo.s32 %r84, %r83, %r59;
sub.s32 %r85, %r16, %r84;
mul.lo.s32 %r86, %r85, %r55;
mad.lo.s32 %r87, %r54, %r83, %r86;
mul.wide.u32 %rd23, %r87, 2;
add.s64 %rd24, %rd5, %rd23;
st.global.u16 [%rd24], %rs14;
mov.u32 %r89, %nctaid.x;
mad.lo.s32 %r97, %r89, %r62, %r16;
setp.lt.u32	%p10, %r97, %r44;
@%p10 bra BB16_4;

BB16_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot17[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<15>;
.reg .b16 %rs<15>;
.reg .f32 %f<44>;
.reg .b32 %r<104>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot17;
cvta.local.u64 %SP, %rd41;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd21, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd2, %rd22;
add.u64 %rd23, %SP, 0;
cvta.to.local.u64 %rd3, %rd23;
mov.u32 %r82, 0;
mov.pred %p1, 0;
@%p1 bra BB17_2;

BB17_1:
mul.wide.s32 %rd24, %r82, 8;
add.s64 %rd25, %rd4, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd2, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r82, %r82, 1;
setp.lt.u32	%p2, %r82, 27;
@%p2 bra BB17_1;

BB17_2:
mov.u32 %r83, 0;
@%p1 bra BB17_4;

BB17_3:
mul.wide.s32 %rd28, %r83, 8;
add.s64 %rd29, %rd1, %rd28;
ld.param.u64 %rd30, [%rd29];
add.s64 %rd31, %rd3, %rd28;
st.local.u64 [%rd31], %rd30;
add.s32 %r83, %r83, 1;
setp.lt.u32	%p4, %r83, 27;
@%p4 bra BB17_3;

BB17_4:
mov.u32 %r55, %ntid.x;
mov.u32 %r56, %ctaid.x;
mov.u32 %r57, %tid.x;
mad.lo.s32 %r96, %r55, %r56, %r57;
setp.ge.u32	%p5, %r96, %r44;
@%p5 bra BB17_16;

cvta.to.global.u64 %rd8, %rd21;
ld.local.u32 %r58, [%rd2+208];
add.s32 %r11, %r58, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r59, [%rd3+208];
add.s32 %r13, %r59, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd32, %r58, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r59, 4;
add.s64 %rd12, %rd3, %rd33;

BB17_6:
mov.u32 %r86, %r96;
mov.u32 %r15, %r86;
mov.u64 %rd39, %rd11;
mul.hi.u32 %r16, %r15, %r48;
mov.u32 %r61, 0;
mov.u32 %r103, %r61;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r84, %r11;
mov.u32 %r94, %r15;
mov.u32 %r95, %r15;
mov.u32 %r102, %r61;
@%p6 bra BB17_8;

BB17_7:
mov.u32 %r18, %r95;
mov.u32 %r17, %r84;
ld.local.u32 %r62, [%rd39+4];
rem.u32 %r63, %r18, %r62;
ld.local.u32 %r64, [%rd39+104];
mad.lo.s32 %r103, %r64, %r63, %r103;
div.u32 %r21, %r18, %r62;
add.s64 %rd39, %rd39, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r84, %r22;
mov.u32 %r94, %r21;
mov.u32 %r95, %r21;
mov.u32 %r97, %r103;
mov.u32 %r102, %r97;
@%p7 bra BB17_7;

BB17_8:
mov.u32 %r24, %r102;
add.s32 %r67, %r16, %r15;
shr.u32 %r68, %r67, %r49;
mul.lo.s32 %r69, %r68, %r51;
sub.s32 %r70, %r15, %r69;
mul.lo.s32 %r71, %r70, %r47;
mad.lo.s32 %r72, %r46, %r68, %r71;
cvt.u64.u32	%rd16, %r72;
mov.u64 %rd40, %rd12;
mad.lo.s32 %r25, %r12, %r94, %r24;
mov.u32 %r101, %r61;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r85, %r13;
mov.u32 %r93, %r15;
mov.u32 %r92, %r15;
mov.u32 %r100, %r61;
@%p8 bra BB17_10;

BB17_9:
mov.u32 %r26, %r85;
ld.local.u32 %r73, [%rd40+4];
rem.u32 %r74, %r93, %r73;
ld.local.u32 %r75, [%rd40+104];
mad.lo.s32 %r101, %r75, %r74, %r101;
div.u32 %r93, %r93, %r73;
add.s64 %rd40, %rd40, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r85, %r31;
mov.u32 %r92, %r93;
mov.u32 %r100, %r101;
@%p9 bra BB17_9;

BB17_10:
mad.lo.s32 %r34, %r14, %r92, %r100;
mul.wide.u32 %rd34, %r25, 2;
add.s64 %rd20, %rd9, %rd34;
ld.u16 %rs4, [%rd20];

	{ cvt.f32.f16 %f5, %rs4;}


	setp.gt.f32	%p10, %f5, 0f00000000;
@%p10 bra BB17_12;
bra.uni BB17_11;

BB17_12:
ld.u16 %rs6, [%rd20];

	{ cvt.f32.f16 %f7, %rs6;}


	setp.lt.f32	%p11, %f7, 0f00800000;
mul.f32 %f8, %f7, 0f4B000000;
selp.f32	%f1, %f8, %f7, %p11;
selp.f32	%f9, 0fC1B80000, 0f00000000, %p11;
mov.b32 %r76, %f1;
add.s32 %r77, %r76, -1059760811;
and.b32 %r78, %r77, -8388608;
sub.s32 %r79, %r76, %r78;
mov.b32 %f10, %r79;
cvt.rn.f32.s32	%f11, %r78;
mov.f32 %f12, 0f34000000;
fma.rn.f32 %f13, %f11, %f12, %f9;
add.f32 %f14, %f10, 0fBF800000;
mov.f32 %f15, 0f3E1039F6;
mov.f32 %f16, 0fBE055027;
fma.rn.f32 %f17, %f16, %f14, %f15;
mov.f32 %f18, 0fBDF8CDCC;
fma.rn.f32 %f19, %f17, %f14, %f18;
mov.f32 %f20, 0f3E0F2955;
fma.rn.f32 %f21, %f19, %f14, %f20;
mov.f32 %f22, 0fBE2AD8B9;
fma.rn.f32 %f23, %f21, %f14, %f22;
mov.f32 %f24, 0f3E4CED0B;
fma.rn.f32 %f25, %f23, %f14, %f24;
mov.f32 %f26, 0fBE7FFF22;
fma.rn.f32 %f27, %f25, %f14, %f26;
mov.f32 %f28, 0f3EAAAA78;
fma.rn.f32 %f29, %f27, %f14, %f28;
mov.f32 %f30, 0fBF000000;
fma.rn.f32 %f31, %f29, %f14, %f30;
mul.f32 %f32, %f14, %f31;
fma.rn.f32 %f33, %f32, %f14, %f14;
mov.f32 %f34, 0f3F317218;
fma.rn.f32 %f43, %f13, %f34, %f33;
setp.lt.u32	%p12, %r76, 2139095040;
@%p12 bra BB17_14;

mov.f32 %f35, 0f7F800000;
fma.rn.f32 %f43, %f1, %f35, %f35;

BB17_14:
setp.eq.f32	%p13, %f1, 0f00000000;
selp.f32	%f36, 0fFF800000, %f43, %p13;

	{ cvt.rn.f16.f32 %rs7, %f36;}


	
	{ cvt.f32.f16 %f37, %rs7;}


	shl.b64 %rd35, %rd16, 1;
add.s64 %rd36, %rd8, %rd35;
ld.global.u16 %rs9, [%rd36];

	{ cvt.f32.f16 %f38, %rs9;}


	sub.f32 %f39, %f37, %f38;

	{ cvt.rn.f16.f32 %rs10, %f39;}


	ld.u16 %rs11, [%rd20];

	{ cvt.f32.f16 %f40, %rs11;}


	
	{ cvt.f32.f16 %f41, %rs10;}


	mul.f32 %f42, %f40, %f41;

	{ cvt.rn.f16.f32 %rs14, %f42;}


	bra.uni BB17_15;

BB17_11:
mov.f32 %f6, 0f00000000;

	{ cvt.rn.f16.f32 %rs14, %f6;}



BB17_15:
mul.wide.u32 %rd37, %r34, 2;
add.s64 %rd38, %rd10, %rd37;
st.u16 [%rd38], %rs14;
mov.u32 %r81, %nctaid.x;
mad.lo.s32 %r96, %r81, %r55, %r15;
setp.lt.u32	%p14, %r96, %r44;
@%p14 bra BB17_6;

BB17_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot18[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<23>;
.reg .f32 %f<44>;
.reg .b32 %r<52>;
.reg .b64 %rd<31>;


mov.u64 %rd30, __local_depot18;
cvta.local.u64 %SP, %rd30;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd3, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
cvta.to.global.u64 %rd2, %rd12;
mov.u32 %r41, 0;
mov.pred %p1, 0;
@%p1 bra BB18_2;

BB18_1:
mul.wide.s32 %rd14, %r41, 8;
add.s64 %rd15, %rd3, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r41, %r41, 1;
setp.lt.u32	%p2, %r41, 27;
@%p2 bra BB18_1;

BB18_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r48, %r21, %r22, %r23;
setp.ge.u32	%p3, %r48, %r19;
@%p3 bra BB18_12;

cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd18, %r24, 4;
add.s64 %rd6, %rd1, %rd18;

BB18_4:
mov.u32 %r43, %r48;
mov.u32 %r7, %r43;
mov.u64 %rd29, %rd6;
mov.u32 %r50, 0;
mov.u32 %r51, %r50;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r42, %r6;
mov.u32 %r46, %r7;
mov.u32 %r47, %r7;
@%p4 bra BB18_6;

BB18_5:
mov.u32 %r9, %r47;
mov.u32 %r8, %r42;
ld.local.u32 %r27, [%rd29+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd29+104];
mad.lo.s32 %r51, %r29, %r28, %r51;
div.u32 %r12, %r9, %r27;
add.s64 %rd29, %rd29, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r42, %r13;
mov.u32 %r46, %r12;
mov.u32 %r47, %r12;
mov.u32 %r50, %r51;
@%p5 bra BB18_5;

BB18_6:
mul.lo.s32 %r30, %r7, %r1;
mul.wide.u32 %rd19, %r30, 2;
add.s64 %rd20, %rd2, %rd19;
ld.global.u16 %rs12, [%rd20];

	{ cvt.f32.f16 %f5, %rs12;}


	setp.gt.f32	%p6, %f5, 0f00000000;
@%p6 bra BB18_8;
bra.uni BB18_7;

BB18_8:
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r16, %r31, %r46, %r50;
ld.local.u64 %rd10, [%rd1];
ld.global.u16 %rs14, [%rd20];

	{ cvt.f32.f16 %f7, %rs14;}


	setp.lt.f32	%p7, %f7, 0f00800000;
mul.f32 %f8, %f7, 0f4B000000;
selp.f32	%f1, %f8, %f7, %p7;
selp.f32	%f9, 0fC1B80000, 0f00000000, %p7;
mov.b32 %r33, %f1;
add.s32 %r34, %r33, -1059760811;
and.b32 %r35, %r34, -8388608;
sub.s32 %r36, %r33, %r35;
mov.b32 %f10, %r36;
cvt.rn.f32.s32	%f11, %r35;
mov.f32 %f12, 0f34000000;
fma.rn.f32 %f13, %f11, %f12, %f9;
add.f32 %f14, %f10, 0fBF800000;
mov.f32 %f15, 0f3E1039F6;
mov.f32 %f16, 0fBE055027;
fma.rn.f32 %f17, %f16, %f14, %f15;
mov.f32 %f18, 0fBDF8CDCC;
fma.rn.f32 %f19, %f17, %f14, %f18;
mov.f32 %f20, 0f3E0F2955;
fma.rn.f32 %f21, %f19, %f14, %f20;
mov.f32 %f22, 0fBE2AD8B9;
fma.rn.f32 %f23, %f21, %f14, %f22;
mov.f32 %f24, 0f3E4CED0B;
fma.rn.f32 %f25, %f23, %f14, %f24;
mov.f32 %f26, 0fBE7FFF22;
fma.rn.f32 %f27, %f25, %f14, %f26;
mov.f32 %f28, 0f3EAAAA78;
fma.rn.f32 %f29, %f27, %f14, %f28;
mov.f32 %f30, 0fBF000000;
fma.rn.f32 %f31, %f29, %f14, %f30;
mul.f32 %f32, %f14, %f31;
fma.rn.f32 %f33, %f32, %f14, %f14;
mov.f32 %f34, 0f3F317218;
fma.rn.f32 %f43, %f13, %f34, %f33;
setp.lt.u32	%p8, %r33, 2139095040;
@%p8 bra BB18_10;

mov.f32 %f35, 0f7F800000;
fma.rn.f32 %f43, %f1, %f35, %f35;

BB18_10:
setp.eq.f32	%p9, %f1, 0f00000000;
selp.f32	%f36, 0fFF800000, %f43, %p9;

	{ cvt.rn.f16.f32 %rs15, %f36;}


	
	{ cvt.f32.f16 %f37, %rs15;}


	mul.wide.u32 %rd23, %r16, 2;
add.s64 %rd24, %rd10, %rd23;
ld.u16 %rs17, [%rd24];

	{ cvt.f32.f16 %f38, %rs17;}


	sub.f32 %f39, %f37, %f38;

	{ cvt.rn.f16.f32 %rs18, %f39;}


	ld.global.u16 %rs19, [%rd20];

	{ cvt.f32.f16 %f40, %rs19;}


	
	{ cvt.f32.f16 %f41, %rs18;}


	mul.f32 %f42, %f40, %f41;

	{ cvt.rn.f16.f32 %rs22, %f42;}


	bra.uni BB18_11;

BB18_7:
mov.f32 %f6, 0f00000000;

	{ cvt.rn.f16.f32 %rs22, %f6;}



BB18_11:
mul.lo.s32 %r38, %r7, %r18;
mul.wide.u32 %rd27, %r38, 2;
add.s64 %rd28, %rd5, %rd27;
st.global.u16 [%rd28], %rs22;
mov.u32 %r40, %nctaid.x;
mad.lo.s32 %r48, %r40, %r21, %r7;
setp.lt.u32	%p10, %r48, %r19;
@%p10 bra BB18_4;

BB18_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot19[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<15>;
.reg .f32 %f<44>;
.reg .b32 %r<75>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot19;
cvta.local.u64 %SP, %rd29;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd3, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
cvta.to.global.u64 %rd2, %rd11;
mov.u32 %r66, 0;
mov.pred %p1, 0;
@%p1 bra BB19_2;

BB19_1:
mul.wide.s32 %rd13, %r66, 8;
add.s64 %rd14, %rd3, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r66, %r66, 1;
setp.lt.u32	%p2, %r66, 27;
@%p2 bra BB19_1;

BB19_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r73, %r42, %r43, %r44;
setp.ge.u32	%p3, %r73, %r32;
@%p3 bra BB19_13;

cvta.to.global.u64 %rd5, %rd10;

BB19_4:
mov.u32 %r68, %r73;
mov.u32 %r10, %r68;
ld.local.u32 %r11, [%rd1+208];
add.s32 %r67, %r11, -1;
mov.u32 %r74, 0;
setp.lt.s32	%p4, %r67, 1;
mov.u32 %r71, %r10;
@%p4 bra BB19_7;

mul.wide.s32 %rd17, %r11, 4;
add.s64 %rd28, %rd1, %rd17;
mov.u32 %r74, 0;
mov.u32 %r72, %r10;

BB19_6:
ld.local.u32 %r47, [%rd28+4];
rem.u32 %r48, %r72, %r47;
ld.local.u32 %r49, [%rd28+104];
mad.lo.s32 %r74, %r49, %r48, %r74;
div.u32 %r72, %r72, %r47;
add.s64 %rd28, %rd28, -4;
add.s32 %r67, %r67, -1;
setp.gt.s32	%p5, %r67, 0;
mov.u32 %r70, %r72;
mov.u32 %r71, %r70;
@%p5 bra BB19_6;

BB19_7:
mov.u32 %r19, %r71;
mul.hi.u32 %r21, %r10, %r36;
mul.lo.s32 %r50, %r10, %r1;
mul.wide.u32 %rd18, %r50, 2;
add.s64 %rd19, %rd2, %rd18;
ld.global.u16 %rs4, [%rd19];

	{ cvt.f32.f16 %f5, %rs4;}


	setp.gt.f32	%p6, %f5, 0f00000000;
@%p6 bra BB19_9;
bra.uni BB19_8;

BB19_9:
ld.local.u32 %r51, [%rd1+108];
mad.lo.s32 %r22, %r51, %r19, %r74;
ld.local.u64 %rd9, [%rd1];
ld.global.u16 %rs6, [%rd19];

	{ cvt.f32.f16 %f7, %rs6;}


	setp.lt.f32	%p7, %f7, 0f00800000;
mul.f32 %f8, %f7, 0f4B000000;
selp.f32	%f1, %f8, %f7, %p7;
selp.f32	%f9, 0fC1B80000, 0f00000000, %p7;
mov.b32 %r53, %f1;
add.s32 %r54, %r53, -1059760811;
and.b32 %r55, %r54, -8388608;
sub.s32 %r56, %r53, %r55;
mov.b32 %f10, %r56;
cvt.rn.f32.s32	%f11, %r55;
mov.f32 %f12, 0f34000000;
fma.rn.f32 %f13, %f11, %f12, %f9;
add.f32 %f14, %f10, 0fBF800000;
mov.f32 %f15, 0f3E1039F6;
mov.f32 %f16, 0fBE055027;
fma.rn.f32 %f17, %f16, %f14, %f15;
mov.f32 %f18, 0fBDF8CDCC;
fma.rn.f32 %f19, %f17, %f14, %f18;
mov.f32 %f20, 0f3E0F2955;
fma.rn.f32 %f21, %f19, %f14, %f20;
mov.f32 %f22, 0fBE2AD8B9;
fma.rn.f32 %f23, %f21, %f14, %f22;
mov.f32 %f24, 0f3E4CED0B;
fma.rn.f32 %f25, %f23, %f14, %f24;
mov.f32 %f26, 0fBE7FFF22;
fma.rn.f32 %f27, %f25, %f14, %f26;
mov.f32 %f28, 0f3EAAAA78;
fma.rn.f32 %f29, %f27, %f14, %f28;
mov.f32 %f30, 0fBF000000;
fma.rn.f32 %f31, %f29, %f14, %f30;
mul.f32 %f32, %f14, %f31;
fma.rn.f32 %f33, %f32, %f14, %f14;
mov.f32 %f34, 0f3F317218;
fma.rn.f32 %f43, %f13, %f34, %f33;
setp.lt.u32	%p8, %r53, 2139095040;
@%p8 bra BB19_11;

mov.f32 %f35, 0f7F800000;
fma.rn.f32 %f43, %f1, %f35, %f35;

BB19_11:
setp.eq.f32	%p9, %f1, 0f00000000;
selp.f32	%f36, 0fFF800000, %f43, %p9;

	{ cvt.rn.f16.f32 %rs7, %f36;}


	
	{ cvt.f32.f16 %f37, %rs7;}


	mul.wide.u32 %rd22, %r22, 2;
add.s64 %rd23, %rd9, %rd22;
ld.u16 %rs9, [%rd23];

	{ cvt.f32.f16 %f38, %rs9;}


	sub.f32 %f39, %f37, %f38;

	{ cvt.rn.f16.f32 %rs10, %f39;}


	ld.global.u16 %rs11, [%rd19];

	{ cvt.f32.f16 %f40, %rs11;}


	
	{ cvt.f32.f16 %f41, %rs10;}


	mul.f32 %f42, %f40, %f41;

	{ cvt.rn.f16.f32 %rs14, %f42;}


	bra.uni BB19_12;

BB19_8:
mov.f32 %f6, 0f00000000;

	{ cvt.rn.f16.f32 %rs14, %f6;}



BB19_12:
add.s32 %r58, %r21, %r10;
shr.u32 %r59, %r58, %r37;
mul.lo.s32 %r60, %r59, %r39;
sub.s32 %r61, %r10, %r60;
mul.lo.s32 %r62, %r61, %r35;
mad.lo.s32 %r63, %r34, %r59, %r62;
mul.wide.u32 %rd26, %r63, 2;
add.s64 %rd27, %rd5, %rd26;
st.global.u16 [%rd27], %rs14;
mov.u32 %r65, %nctaid.x;
mad.lo.s32 %r73, %r65, %r42, %r10;
setp.lt.u32	%p10, %r73, %r32;
@%p10 bra BB19_4;

BB19_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot20[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<15>;
.reg .b16 %rs<23>;
.reg .f32 %f<44>;
.reg .b32 %r<79>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot20;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r57, 0;
mov.pred %p1, 0;
@%p1 bra BB20_2;

BB20_1:
mul.wide.s32 %rd22, %r57, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r57, %r57, 1;
setp.lt.u32	%p2, %r57, 27;
@%p2 bra BB20_1;

BB20_2:
mov.u32 %r58, 0;
@%p1 bra BB20_4;

BB20_3:
mul.wide.s32 %rd26, %r58, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p4, %r58, 27;
@%p4 bra BB20_3;

BB20_4:
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r71, %r33, %r34, %r35;
setp.ge.u32	%p5, %r71, %r30;
@%p5 bra BB20_17;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r36, [%rd2+208];
add.s32 %r7, %r36, -1;
mul.wide.s32 %rd30, %r36, 4;
add.s64 %rd9, %rd2, %rd30;

BB20_6:
mov.u32 %r61, %r71;
mov.u32 %r8, %r61;
mov.u64 %rd37, %rd9;
mov.u32 %r38, 0;
mov.u32 %r78, %r38;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r59, %r7;
mov.u32 %r69, %r8;
mov.u32 %r70, %r8;
mov.u32 %r77, %r38;
@%p6 bra BB20_8;

BB20_7:
mov.u32 %r10, %r70;
mov.u32 %r9, %r59;
ld.local.u32 %r39, [%rd37+4];
rem.u32 %r40, %r10, %r39;
ld.local.u32 %r41, [%rd37+104];
mad.lo.s32 %r78, %r41, %r40, %r78;
div.u32 %r13, %r10, %r39;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r59, %r14;
mov.u32 %r69, %r13;
mov.u32 %r70, %r13;
mov.u32 %r72, %r78;
mov.u32 %r77, %r72;
@%p7 bra BB20_7;

BB20_8:
mov.u32 %r16, %r77;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r17, %r43, %r69, %r16;
ld.local.u64 %rd13, [%rd2];
ld.local.u32 %r18, [%rd3+208];
add.s32 %r60, %r18, -1;
setp.lt.s32	%p8, %r60, 1;
mov.u32 %r67, %r8;
mov.u32 %r75, %r38;
@%p8 bra BB20_11;

mul.wide.s32 %rd31, %r18, 4;
add.s64 %rd38, %rd3, %rd31;
mov.u32 %r76, 0;
mov.u32 %r68, %r8;

BB20_10:
ld.local.u32 %r45, [%rd38+4];
rem.u32 %r46, %r68, %r45;
ld.local.u32 %r47, [%rd38+104];
mad.lo.s32 %r76, %r47, %r46, %r76;
div.u32 %r68, %r68, %r45;
add.s64 %rd38, %rd38, -4;
add.s32 %r60, %r60, -1;
setp.gt.s32	%p9, %r60, 0;
mov.u32 %r67, %r68;
mov.u32 %r75, %r76;
@%p9 bra BB20_10;

BB20_11:
mul.lo.s32 %r48, %r8, %r29;
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r67, %r75;
ld.local.u64 %rd32, [%rd3];
mul.wide.u32 %rd33, %r48, 2;
add.s64 %rd17, %rd8, %rd33;
ld.global.u16 %rs12, [%rd17];

	{ cvt.f32.f16 %f5, %rs12;}


	setp.gt.f32	%p10, %f5, 0f00000000;
mul.wide.u32 %rd34, %r50, 2;
add.s64 %rd18, %rd32, %rd34;
@%p10 bra BB20_13;
bra.uni BB20_12;

BB20_13:
ld.global.u16 %rs14, [%rd17];

	{ cvt.f32.f16 %f7, %rs14;}


	setp.lt.f32	%p11, %f7, 0f00800000;
mul.f32 %f8, %f7, 0f4B000000;
selp.f32	%f1, %f8, %f7, %p11;
selp.f32	%f9, 0fC1B80000, 0f00000000, %p11;
mov.b32 %r51, %f1;
add.s32 %r52, %r51, -1059760811;
and.b32 %r53, %r52, -8388608;
sub.s32 %r54, %r51, %r53;
mov.b32 %f10, %r54;
cvt.rn.f32.s32	%f11, %r53;
mov.f32 %f12, 0f34000000;
fma.rn.f32 %f13, %f11, %f12, %f9;
add.f32 %f14, %f10, 0fBF800000;
mov.f32 %f15, 0f3E1039F6;
mov.f32 %f16, 0fBE055027;
fma.rn.f32 %f17, %f16, %f14, %f15;
mov.f32 %f18, 0fBDF8CDCC;
fma.rn.f32 %f19, %f17, %f14, %f18;
mov.f32 %f20, 0f3E0F2955;
fma.rn.f32 %f21, %f19, %f14, %f20;
mov.f32 %f22, 0fBE2AD8B9;
fma.rn.f32 %f23, %f21, %f14, %f22;
mov.f32 %f24, 0f3E4CED0B;
fma.rn.f32 %f25, %f23, %f14, %f24;
mov.f32 %f26, 0fBE7FFF22;
fma.rn.f32 %f27, %f25, %f14, %f26;
mov.f32 %f28, 0f3EAAAA78;
fma.rn.f32 %f29, %f27, %f14, %f28;
mov.f32 %f30, 0fBF000000;
fma.rn.f32 %f31, %f29, %f14, %f30;
mul.f32 %f32, %f14, %f31;
fma.rn.f32 %f33, %f32, %f14, %f14;
mov.f32 %f34, 0f3F317218;
fma.rn.f32 %f43, %f13, %f34, %f33;
setp.lt.u32	%p12, %r51, 2139095040;
@%p12 bra BB20_15;

mov.f32 %f35, 0f7F800000;
fma.rn.f32 %f43, %f1, %f35, %f35;

BB20_15:
setp.eq.f32	%p13, %f1, 0f00000000;
selp.f32	%f36, 0fFF800000, %f43, %p13;

	{ cvt.rn.f16.f32 %rs15, %f36;}


	
	{ cvt.f32.f16 %f37, %rs15;}


	mul.wide.u32 %rd35, %r17, 2;
add.s64 %rd36, %rd13, %rd35;
ld.u16 %rs17, [%rd36];

	{ cvt.f32.f16 %f38, %rs17;}


	sub.f32 %f39, %f37, %f38;

	{ cvt.rn.f16.f32 %rs18, %f39;}


	ld.global.u16 %rs19, [%rd17];

	{ cvt.f32.f16 %f40, %rs19;}


	
	{ cvt.f32.f16 %f41, %rs18;}


	mul.f32 %f42, %f40, %f41;

	{ cvt.rn.f16.f32 %rs22, %f42;}


	bra.uni BB20_16;

BB20_12:
mov.f32 %f6, 0f00000000;

	{ cvt.rn.f16.f32 %rs22, %f6;}



BB20_16:
st.u16 [%rd18], %rs22;
mov.u32 %r56, %nctaid.x;
mad.lo.s32 %r71, %r56, %r33, %r8;
setp.lt.u32	%p14, %r71, %r30;
@%p14 bra BB20_6;

BB20_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot21[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<23>;
.reg .f32 %f<44>;
.reg .b32 %r<76>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot21;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r65, 0;
mov.pred %p1, 0;
@%p1 bra BB21_2;

BB21_1:
mul.wide.s32 %rd15, %r65, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r65, %r65, 1;
setp.lt.u32	%p2, %r65, 27;
@%p2 bra BB21_1;

BB21_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r72, %r41, %r42, %r43;
setp.ge.u32	%p3, %r72, %r31;
@%p3 bra BB21_12;

cvta.to.global.u64 %rd4, %rd13;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd19, %r44, 4;
add.s64 %rd6, %rd1, %rd19;

BB21_4:
mov.u32 %r67, %r72;
mov.u32 %r11, %r67;
mov.u64 %rd25, %rd6;
mov.u32 %r74, 0;
mov.u32 %r75, %r74;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r66, %r10;
mov.u32 %r70, %r11;
mov.u32 %r71, %r11;
@%p4 bra BB21_6;

BB21_5:
mov.u32 %r13, %r71;
mov.u32 %r12, %r66;
ld.local.u32 %r47, [%rd25+4];
rem.u32 %r48, %r13, %r47;
ld.local.u32 %r49, [%rd25+104];
mad.lo.s32 %r75, %r49, %r48, %r75;
div.u32 %r16, %r13, %r47;
add.s64 %rd25, %rd25, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r66, %r17;
mov.u32 %r70, %r16;
mov.u32 %r71, %r16;
mov.u32 %r74, %r75;
@%p5 bra BB21_5;

BB21_6:
mul.hi.u32 %r50, %r11, %r35;
add.s32 %r51, %r50, %r11;
shr.u32 %r52, %r51, %r36;
mul.lo.s32 %r53, %r52, %r38;
sub.s32 %r54, %r11, %r53;
mul.lo.s32 %r55, %r54, %r34;
mad.lo.s32 %r56, %r33, %r52, %r55;
mul.wide.u32 %rd20, %r56, 2;
add.s64 %rd10, %rd5, %rd20;
ld.global.u16 %rs12, [%rd10];

	{ cvt.f32.f16 %f5, %rs12;}


	setp.gt.f32	%p6, %f5, 0f00000000;
@%p6 bra BB21_8;
bra.uni BB21_7;

BB21_8:
ld.local.u32 %r57, [%rd1+108];
mad.lo.s32 %r20, %r57, %r70, %r74;
ld.local.u64 %rd11, [%rd1];
ld.global.u16 %rs14, [%rd10];

	{ cvt.f32.f16 %f7, %rs14;}


	setp.lt.f32	%p7, %f7, 0f00800000;
mul.f32 %f8, %f7, 0f4B000000;
selp.f32	%f1, %f8, %f7, %p7;
selp.f32	%f9, 0fC1B80000, 0f00000000, %p7;
mov.b32 %r58, %f1;
add.s32 %r59, %r58, -1059760811;
and.b32 %r60, %r59, -8388608;
sub.s32 %r61, %r58, %r60;
mov.b32 %f10, %r61;
cvt.rn.f32.s32	%f11, %r60;
mov.f32 %f12, 0f34000000;
fma.rn.f32 %f13, %f11, %f12, %f9;
add.f32 %f14, %f10, 0fBF800000;
mov.f32 %f15, 0f3E1039F6;
mov.f32 %f16, 0fBE055027;
fma.rn.f32 %f17, %f16, %f14, %f15;
mov.f32 %f18, 0fBDF8CDCC;
fma.rn.f32 %f19, %f17, %f14, %f18;
mov.f32 %f20, 0f3E0F2955;
fma.rn.f32 %f21, %f19, %f14, %f20;
mov.f32 %f22, 0fBE2AD8B9;
fma.rn.f32 %f23, %f21, %f14, %f22;
mov.f32 %f24, 0f3E4CED0B;
fma.rn.f32 %f25, %f23, %f14, %f24;
mov.f32 %f26, 0fBE7FFF22;
fma.rn.f32 %f27, %f25, %f14, %f26;
mov.f32 %f28, 0f3EAAAA78;
fma.rn.f32 %f29, %f27, %f14, %f28;
mov.f32 %f30, 0fBF000000;
fma.rn.f32 %f31, %f29, %f14, %f30;
mul.f32 %f32, %f14, %f31;
fma.rn.f32 %f33, %f32, %f14, %f14;
mov.f32 %f34, 0f3F317218;
fma.rn.f32 %f43, %f13, %f34, %f33;
setp.lt.u32	%p8, %r58, 2139095040;
@%p8 bra BB21_10;

mov.f32 %f35, 0f7F800000;
fma.rn.f32 %f43, %f1, %f35, %f35;

BB21_10:
setp.eq.f32	%p9, %f1, 0f00000000;
selp.f32	%f36, 0fFF800000, %f43, %p9;

	{ cvt.rn.f16.f32 %rs15, %f36;}


	
	{ cvt.f32.f16 %f37, %rs15;}


	mul.wide.u32 %rd21, %r20, 2;
add.s64 %rd22, %rd11, %rd21;
ld.u16 %rs17, [%rd22];

	{ cvt.f32.f16 %f38, %rs17;}


	sub.f32 %f39, %f37, %f38;

	{ cvt.rn.f16.f32 %rs18, %f39;}


	ld.global.u16 %rs19, [%rd10];

	{ cvt.f32.f16 %f40, %rs19;}


	
	{ cvt.f32.f16 %f41, %rs18;}


	mul.f32 %f42, %f40, %f41;

	{ cvt.rn.f16.f32 %rs22, %f42;}


	bra.uni BB21_11;

BB21_7:
mov.f32 %f6, 0f00000000;

	{ cvt.rn.f16.f32 %rs22, %f6;}



BB21_11:
mul.lo.s32 %r62, %r11, %r30;
mul.wide.u32 %rd23, %r62, 2;
add.s64 %rd24, %rd4, %rd23;
st.global.u16 [%rd24], %rs22;
mov.u32 %r64, %nctaid.x;
mad.lo.s32 %r72, %r64, %r41, %r11;
setp.lt.u32	%p10, %r72, %r31;
@%p10 bra BB21_4;

BB21_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot22[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<15>;
.reg .f32 %f<44>;
.reg .b32 %r<101>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot22;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r90, 0;
mov.pred %p1, 0;
@%p1 bra BB22_2;

BB22_1:
mul.wide.s32 %rd15, %r90, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r90, %r90, 1;
setp.lt.u32	%p2, %r90, 27;
@%p2 bra BB22_1;

BB22_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r97, %r62, %r63, %r64;
setp.ge.u32	%p3, %r97, %r44;
@%p3 bra BB22_12;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd13;
ld.local.u32 %r65, [%rd1+208];
add.s32 %r14, %r65, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd19, %r65, 4;
add.s64 %rd7, %rd1, %rd19;

BB22_4:
mov.u32 %r92, %r97;
mov.u32 %r16, %r92;
mov.u64 %rd25, %rd7;
mov.u32 %r99, 0;
mov.u32 %r100, %r99;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r91, %r14;
mov.u32 %r95, %r16;
mov.u32 %r96, %r16;
@%p4 bra BB22_6;

BB22_5:
mov.u32 %r18, %r96;
mov.u32 %r17, %r91;
ld.local.u32 %r68, [%rd25+4];
rem.u32 %r69, %r18, %r68;
ld.local.u32 %r70, [%rd25+104];
mad.lo.s32 %r100, %r70, %r69, %r100;
div.u32 %r21, %r18, %r68;
add.s64 %rd25, %rd25, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r91, %r22;
mov.u32 %r95, %r21;
mov.u32 %r96, %r21;
mov.u32 %r99, %r100;
@%p5 bra BB22_5;

BB22_6:
mad.lo.s32 %r25, %r15, %r95, %r99;
mul.hi.u32 %r71, %r16, %r48;
add.s32 %r72, %r71, %r16;
shr.u32 %r73, %r72, %r49;
mul.lo.s32 %r74, %r73, %r51;
sub.s32 %r75, %r16, %r74;
mul.lo.s32 %r76, %r75, %r47;
mad.lo.s32 %r77, %r46, %r73, %r76;
mul.hi.u32 %r26, %r16, %r56;
mul.wide.u32 %rd20, %r77, 2;
add.s64 %rd11, %rd4, %rd20;
ld.global.u16 %rs4, [%rd11];

	{ cvt.f32.f16 %f5, %rs4;}


	setp.gt.f32	%p6, %f5, 0f00000000;
@%p6 bra BB22_8;
bra.uni BB22_7;

BB22_8:
ld.global.u16 %rs6, [%rd11];

	{ cvt.f32.f16 %f7, %rs6;}


	setp.lt.f32	%p7, %f7, 0f00800000;
mul.f32 %f8, %f7, 0f4B000000;
selp.f32	%f1, %f8, %f7, %p7;
selp.f32	%f9, 0fC1B80000, 0f00000000, %p7;
mov.b32 %r78, %f1;
add.s32 %r79, %r78, -1059760811;
and.b32 %r80, %r79, -8388608;
sub.s32 %r81, %r78, %r80;
mov.b32 %f10, %r81;
cvt.rn.f32.s32	%f11, %r80;
mov.f32 %f12, 0f34000000;
fma.rn.f32 %f13, %f11, %f12, %f9;
add.f32 %f14, %f10, 0fBF800000;
mov.f32 %f15, 0f3E1039F6;
mov.f32 %f16, 0fBE055027;
fma.rn.f32 %f17, %f16, %f14, %f15;
mov.f32 %f18, 0fBDF8CDCC;
fma.rn.f32 %f19, %f17, %f14, %f18;
mov.f32 %f20, 0f3E0F2955;
fma.rn.f32 %f21, %f19, %f14, %f20;
mov.f32 %f22, 0fBE2AD8B9;
fma.rn.f32 %f23, %f21, %f14, %f22;
mov.f32 %f24, 0f3E4CED0B;
fma.rn.f32 %f25, %f23, %f14, %f24;
mov.f32 %f26, 0fBE7FFF22;
fma.rn.f32 %f27, %f25, %f14, %f26;
mov.f32 %f28, 0f3EAAAA78;
fma.rn.f32 %f29, %f27, %f14, %f28;
mov.f32 %f30, 0fBF000000;
fma.rn.f32 %f31, %f29, %f14, %f30;
mul.f32 %f32, %f14, %f31;
fma.rn.f32 %f33, %f32, %f14, %f14;
mov.f32 %f34, 0f3F317218;
fma.rn.f32 %f43, %f13, %f34, %f33;
setp.lt.u32	%p8, %r78, 2139095040;
@%p8 bra BB22_10;

mov.f32 %f35, 0f7F800000;
fma.rn.f32 %f43, %f1, %f35, %f35;

BB22_10:
setp.eq.f32	%p9, %f1, 0f00000000;
selp.f32	%f36, 0fFF800000, %f43, %p9;

	{ cvt.rn.f16.f32 %rs7, %f36;}


	
	{ cvt.f32.f16 %f37, %rs7;}


	mul.wide.u32 %rd21, %r25, 2;
add.s64 %rd22, %rd6, %rd21;
ld.u16 %rs9, [%rd22];

	{ cvt.f32.f16 %f38, %rs9;}


	sub.f32 %f39, %f37, %f38;

	{ cvt.rn.f16.f32 %rs10, %f39;}


	ld.global.u16 %rs11, [%rd11];

	{ cvt.f32.f16 %f40, %rs11;}


	
	{ cvt.f32.f16 %f41, %rs10;}


	mul.f32 %f42, %f40, %f41;

	{ cvt.rn.f16.f32 %rs14, %f42;}


	bra.uni BB22_11;

BB22_7:
mov.f32 %f6, 0f00000000;

	{ cvt.rn.f16.f32 %rs14, %f6;}



BB22_11:
add.s32 %r82, %r26, %r16;
shr.u32 %r83, %r82, %r57;
mul.lo.s32 %r84, %r83, %r59;
sub.s32 %r85, %r16, %r84;
mul.lo.s32 %r86, %r85, %r55;
mad.lo.s32 %r87, %r54, %r83, %r86;
mul.wide.u32 %rd23, %r87, 2;
add.s64 %rd24, %rd5, %rd23;
st.global.u16 [%rd24], %rs14;
mov.u32 %r89, %nctaid.x;
mad.lo.s32 %r97, %r89, %r62, %r16;
setp.lt.u32	%p10, %r97, %r44;
@%p10 bra BB22_4;

BB22_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot23[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<15>;
.reg .b16 %rs<15>;
.reg .f32 %f<44>;
.reg .b32 %r<104>;
.reg .b64 %rd<41>;


mov.u64 %rd40, __local_depot23;
cvta.local.u64 %SP, %rd40;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r82, 0;
mov.pred %p1, 0;
@%p1 bra BB23_2;

BB23_1:
mul.wide.s32 %rd23, %r82, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r82, %r82, 1;
setp.lt.u32	%p2, %r82, 27;
@%p2 bra BB23_1;

BB23_2:
mov.u32 %r83, 0;
@%p1 bra BB23_4;

BB23_3:
mul.wide.s32 %rd27, %r83, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r83, %r83, 1;
setp.lt.u32	%p4, %r83, 27;
@%p4 bra BB23_3;

BB23_4:
mov.u32 %r55, %ntid.x;
mov.u32 %r56, %ctaid.x;
mov.u32 %r57, %tid.x;
mad.lo.s32 %r96, %r55, %r56, %r57;
setp.ge.u32	%p5, %r96, %r44;
@%p5 bra BB23_16;

cvta.to.global.u64 %rd8, %rd20;
ld.local.u32 %r58, [%rd2+208];
add.s32 %r11, %r58, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r59, [%rd3+208];
add.s32 %r13, %r59, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd31, %r58, 4;
add.s64 %rd11, %rd2, %rd31;
mul.wide.s32 %rd32, %r59, 4;
add.s64 %rd12, %rd3, %rd32;

BB23_6:
mov.u32 %r86, %r96;
mov.u32 %r15, %r86;
mov.u64 %rd38, %rd11;
mov.u32 %r61, 0;
mov.u32 %r103, %r61;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r84, %r11;
mov.u32 %r94, %r15;
mov.u32 %r95, %r15;
mov.u32 %r102, %r61;
@%p6 bra BB23_8;

BB23_7:
mov.u32 %r17, %r95;
mov.u32 %r16, %r84;
ld.local.u32 %r62, [%rd38+4];
rem.u32 %r63, %r17, %r62;
ld.local.u32 %r64, [%rd38+104];
mad.lo.s32 %r103, %r64, %r63, %r103;
div.u32 %r20, %r17, %r62;
add.s64 %rd38, %rd38, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r84, %r21;
mov.u32 %r94, %r20;
mov.u32 %r95, %r20;
mov.u32 %r97, %r103;
mov.u32 %r102, %r97;
@%p7 bra BB23_7;

BB23_8:
mov.u32 %r23, %r102;
mov.u64 %rd39, %rd12;
mad.lo.s32 %r24, %r12, %r94, %r23;
mul.hi.u32 %r25, %r15, %r48;
mov.u32 %r101, %r61;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r85, %r13;
mov.u32 %r93, %r15;
mov.u32 %r92, %r15;
mov.u32 %r100, %r61;
@%p8 bra BB23_10;

BB23_9:
mov.u32 %r26, %r85;
ld.local.u32 %r67, [%rd39+4];
rem.u32 %r68, %r93, %r67;
ld.local.u32 %r69, [%rd39+104];
mad.lo.s32 %r101, %r69, %r68, %r101;
div.u32 %r93, %r93, %r67;
add.s64 %rd39, %rd39, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r85, %r31;
mov.u32 %r92, %r93;
mov.u32 %r100, %r101;
@%p9 bra BB23_9;

BB23_10:
add.s32 %r70, %r25, %r15;
shr.u32 %r71, %r70, %r49;
mul.lo.s32 %r72, %r71, %r51;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r47;
mad.lo.s32 %r75, %r46, %r71, %r74;
mad.lo.s32 %r34, %r14, %r92, %r100;
mul.wide.u32 %rd33, %r75, 2;
add.s64 %rd19, %rd8, %rd33;
ld.global.u16 %rs4, [%rd19];

	{ cvt.f32.f16 %f5, %rs4;}


	setp.gt.f32	%p10, %f5, 0f00000000;
@%p10 bra BB23_12;
bra.uni BB23_11;

BB23_12:
ld.global.u16 %rs6, [%rd19];

	{ cvt.f32.f16 %f7, %rs6;}


	setp.lt.f32	%p11, %f7, 0f00800000;
mul.f32 %f8, %f7, 0f4B000000;
selp.f32	%f1, %f8, %f7, %p11;
selp.f32	%f9, 0fC1B80000, 0f00000000, %p11;
mov.b32 %r76, %f1;
add.s32 %r77, %r76, -1059760811;
and.b32 %r78, %r77, -8388608;
sub.s32 %r79, %r76, %r78;
mov.b32 %f10, %r79;
cvt.rn.f32.s32	%f11, %r78;
mov.f32 %f12, 0f34000000;
fma.rn.f32 %f13, %f11, %f12, %f9;
add.f32 %f14, %f10, 0fBF800000;
mov.f32 %f15, 0f3E1039F6;
mov.f32 %f16, 0fBE055027;
fma.rn.f32 %f17, %f16, %f14, %f15;
mov.f32 %f18, 0fBDF8CDCC;
fma.rn.f32 %f19, %f17, %f14, %f18;
mov.f32 %f20, 0f3E0F2955;
fma.rn.f32 %f21, %f19, %f14, %f20;
mov.f32 %f22, 0fBE2AD8B9;
fma.rn.f32 %f23, %f21, %f14, %f22;
mov.f32 %f24, 0f3E4CED0B;
fma.rn.f32 %f25, %f23, %f14, %f24;
mov.f32 %f26, 0fBE7FFF22;
fma.rn.f32 %f27, %f25, %f14, %f26;
mov.f32 %f28, 0f3EAAAA78;
fma.rn.f32 %f29, %f27, %f14, %f28;
mov.f32 %f30, 0fBF000000;
fma.rn.f32 %f31, %f29, %f14, %f30;
mul.f32 %f32, %f14, %f31;
fma.rn.f32 %f33, %f32, %f14, %f14;
mov.f32 %f34, 0f3F317218;
fma.rn.f32 %f43, %f13, %f34, %f33;
setp.lt.u32	%p12, %r76, 2139095040;
@%p12 bra BB23_14;

mov.f32 %f35, 0f7F800000;
fma.rn.f32 %f43, %f1, %f35, %f35;

BB23_14:
setp.eq.f32	%p13, %f1, 0f00000000;
selp.f32	%f36, 0fFF800000, %f43, %p13;

	{ cvt.rn.f16.f32 %rs7, %f36;}


	
	{ cvt.f32.f16 %f37, %rs7;}


	mul.wide.u32 %rd34, %r24, 2;
add.s64 %rd35, %rd9, %rd34;
ld.u16 %rs9, [%rd35];

	{ cvt.f32.f16 %f38, %rs9;}


	sub.f32 %f39, %f37, %f38;

	{ cvt.rn.f16.f32 %rs10, %f39;}


	ld.global.u16 %rs11, [%rd19];

	{ cvt.f32.f16 %f40, %rs11;}


	
	{ cvt.f32.f16 %f41, %rs10;}


	mul.f32 %f42, %f40, %f41;

	{ cvt.rn.f16.f32 %rs14, %f42;}


	bra.uni BB23_15;

BB23_11:
mov.f32 %f6, 0f00000000;

	{ cvt.rn.f16.f32 %rs14, %f6;}



BB23_15:
mul.wide.u32 %rd36, %r34, 2;
add.s64 %rd37, %rd10, %rd36;
st.u16 [%rd37], %rs14;
mov.u32 %r81, %nctaid.x;
mad.lo.s32 %r96, %r81, %r55, %r15;
setp.lt.u32	%p14, %r96, %r44;
@%p14 bra BB23_6;

BB23_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot24[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<15>;
.reg .b16 %rs<23>;
.reg .f32 %f<44>;
.reg .b32 %r<79>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot24;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r57, 0;
mov.pred %p1, 0;
@%p1 bra BB24_2;

BB24_1:
mul.wide.s32 %rd21, %r57, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r57, %r57, 1;
setp.lt.u32	%p2, %r57, 27;
@%p2 bra BB24_1;

BB24_2:
mov.u32 %r58, 0;
@%p1 bra BB24_4;

BB24_3:
mul.wide.s32 %rd25, %r58, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p4, %r58, 27;
@%p4 bra BB24_3;

BB24_4:
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r71, %r33, %r34, %r35;
setp.ge.u32	%p5, %r71, %r30;
@%p5 bra BB24_17;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r36, [%rd2+208];
add.s32 %r7, %r36, -1;
mul.wide.s32 %rd29, %r36, 4;
add.s64 %rd9, %rd2, %rd29;

BB24_6:
mov.u32 %r61, %r71;
mov.u32 %r8, %r61;
mov.u64 %rd37, %rd9;
mov.u32 %r38, 0;
mov.u32 %r78, %r38;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r59, %r7;
mov.u32 %r69, %r8;
mov.u32 %r70, %r8;
mov.u32 %r77, %r38;
@%p6 bra BB24_8;

BB24_7:
mov.u32 %r10, %r70;
mov.u32 %r9, %r59;
ld.local.u32 %r39, [%rd37+4];
rem.u32 %r40, %r10, %r39;
ld.local.u32 %r41, [%rd37+104];
mad.lo.s32 %r78, %r41, %r40, %r78;
div.u32 %r13, %r10, %r39;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r59, %r14;
mov.u32 %r69, %r13;
mov.u32 %r70, %r13;
mov.u32 %r72, %r78;
mov.u32 %r77, %r72;
@%p7 bra BB24_7;

BB24_8:
mov.u32 %r16, %r77;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r17, %r43, %r69, %r16;
ld.local.u64 %rd13, [%rd2];
ld.local.u32 %r18, [%rd3+208];
add.s32 %r60, %r18, -1;
setp.lt.s32	%p8, %r60, 1;
mov.u32 %r67, %r8;
mov.u32 %r75, %r38;
@%p8 bra BB24_11;

mul.wide.s32 %rd30, %r18, 4;
add.s64 %rd38, %rd3, %rd30;
mov.u32 %r76, 0;
mov.u32 %r68, %r8;

BB24_10:
ld.local.u32 %r45, [%rd38+4];
rem.u32 %r46, %r68, %r45;
ld.local.u32 %r47, [%rd38+104];
mad.lo.s32 %r76, %r47, %r46, %r76;
div.u32 %r68, %r68, %r45;
add.s64 %rd38, %rd38, -4;
add.s32 %r60, %r60, -1;
setp.gt.s32	%p9, %r60, 0;
mov.u32 %r67, %r68;
mov.u32 %r75, %r76;
@%p9 bra BB24_10;

BB24_11:
ld.local.u32 %r48, [%rd3+108];
mad.lo.s32 %r49, %r48, %r67, %r75;
ld.local.u64 %rd31, [%rd3];
mul.wide.u32 %rd32, %r49, 2;
add.s64 %rd17, %rd31, %rd32;
ld.u16 %rs12, [%rd17];

	{ cvt.f32.f16 %f5, %rs12;}


	setp.gt.f32	%p10, %f5, 0f00000000;
@%p10 bra BB24_13;
bra.uni BB24_12;

BB24_13:
ld.u16 %rs14, [%rd17];

	{ cvt.f32.f16 %f7, %rs14;}


	setp.lt.f32	%p11, %f7, 0f00800000;
mul.f32 %f8, %f7, 0f4B000000;
selp.f32	%f1, %f8, %f7, %p11;
selp.f32	%f9, 0fC1B80000, 0f00000000, %p11;
mov.b32 %r50, %f1;
add.s32 %r51, %r50, -1059760811;
and.b32 %r52, %r51, -8388608;
sub.s32 %r53, %r50, %r52;
mov.b32 %f10, %r53;
cvt.rn.f32.s32	%f11, %r52;
mov.f32 %f12, 0f34000000;
fma.rn.f32 %f13, %f11, %f12, %f9;
add.f32 %f14, %f10, 0fBF800000;
mov.f32 %f15, 0f3E1039F6;
mov.f32 %f16, 0fBE055027;
fma.rn.f32 %f17, %f16, %f14, %f15;
mov.f32 %f18, 0fBDF8CDCC;
fma.rn.f32 %f19, %f17, %f14, %f18;
mov.f32 %f20, 0f3E0F2955;
fma.rn.f32 %f21, %f19, %f14, %f20;
mov.f32 %f22, 0fBE2AD8B9;
fma.rn.f32 %f23, %f21, %f14, %f22;
mov.f32 %f24, 0f3E4CED0B;
fma.rn.f32 %f25, %f23, %f14, %f24;
mov.f32 %f26, 0fBE7FFF22;
fma.rn.f32 %f27, %f25, %f14, %f26;
mov.f32 %f28, 0f3EAAAA78;
fma.rn.f32 %f29, %f27, %f14, %f28;
mov.f32 %f30, 0fBF000000;
fma.rn.f32 %f31, %f29, %f14, %f30;
mul.f32 %f32, %f14, %f31;
fma.rn.f32 %f33, %f32, %f14, %f14;
mov.f32 %f34, 0f3F317218;
fma.rn.f32 %f43, %f13, %f34, %f33;
setp.lt.u32	%p12, %r50, 2139095040;
@%p12 bra BB24_15;

mov.f32 %f35, 0f7F800000;
fma.rn.f32 %f43, %f1, %f35, %f35;

BB24_15:
setp.eq.f32	%p13, %f1, 0f00000000;
selp.f32	%f36, 0fFF800000, %f43, %p13;

	{ cvt.rn.f16.f32 %rs15, %f36;}


	
	{ cvt.f32.f16 %f37, %rs15;}


	mul.wide.u32 %rd33, %r17, 2;
add.s64 %rd34, %rd13, %rd33;
ld.u16 %rs17, [%rd34];

	{ cvt.f32.f16 %f38, %rs17;}


	sub.f32 %f39, %f37, %f38;

	{ cvt.rn.f16.f32 %rs18, %f39;}


	ld.u16 %rs19, [%rd17];

	{ cvt.f32.f16 %f40, %rs19;}


	
	{ cvt.f32.f16 %f41, %rs18;}


	mul.f32 %f42, %f40, %f41;

	{ cvt.rn.f16.f32 %rs22, %f42;}


	bra.uni BB24_16;

BB24_12:
mov.f32 %f6, 0f00000000;

	{ cvt.rn.f16.f32 %rs22, %f6;}



BB24_16:
mul.lo.s32 %r54, %r8, %r29;
mul.wide.u32 %rd35, %r54, 2;
add.s64 %rd36, %rd8, %rd35;
st.global.u16 [%rd36], %rs22;
mov.u32 %r56, %nctaid.x;
mad.lo.s32 %r71, %r56, %r33, %r8;
setp.lt.u32	%p14, %r71, %r30;
@%p14 bra BB24_6;

BB24_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot25[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<15>;
.reg .b16 %rs<15>;
.reg .f32 %f<44>;
.reg .b32 %r<104>;
.reg .b64 %rd<41>;


mov.u64 %rd40, __local_depot25;
cvta.local.u64 %SP, %rd40;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r82, 0;
mov.pred %p1, 0;
@%p1 bra BB25_2;

BB25_1:
mul.wide.s32 %rd23, %r82, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r82, %r82, 1;
setp.lt.u32	%p2, %r82, 27;
@%p2 bra BB25_1;

BB25_2:
mov.u32 %r83, 0;
@%p1 bra BB25_4;

BB25_3:
mul.wide.s32 %rd27, %r83, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r83, %r83, 1;
setp.lt.u32	%p4, %r83, 27;
@%p4 bra BB25_3;

BB25_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r96, %r54, %r55, %r56;
setp.ge.u32	%p5, %r96, %r43;
@%p5 bra BB25_16;

cvta.to.global.u64 %rd8, %rd20;
ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd31, %r57, 4;
add.s64 %rd11, %rd2, %rd31;
mul.wide.s32 %rd32, %r58, 4;
add.s64 %rd12, %rd3, %rd32;

BB25_6:
mov.u32 %r86, %r96;
mov.u32 %r15, %r86;
mov.u64 %rd38, %rd11;
mov.u32 %r60, 0;
mov.u32 %r103, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r84, %r11;
mov.u32 %r94, %r15;
mov.u32 %r95, %r15;
mov.u32 %r102, %r60;
@%p6 bra BB25_8;

BB25_7:
mov.u32 %r17, %r95;
mov.u32 %r16, %r84;
ld.local.u32 %r61, [%rd38+4];
rem.u32 %r62, %r17, %r61;
ld.local.u32 %r63, [%rd38+104];
mad.lo.s32 %r103, %r63, %r62, %r103;
div.u32 %r20, %r17, %r61;
add.s64 %rd38, %rd38, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r84, %r21;
mov.u32 %r94, %r20;
mov.u32 %r95, %r20;
mov.u32 %r97, %r103;
mov.u32 %r102, %r97;
@%p7 bra BB25_7;

BB25_8:
mov.u32 %r23, %r102;
mov.u64 %rd39, %rd12;
mad.lo.s32 %r24, %r12, %r94, %r23;
mov.u32 %r101, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r85, %r13;
mov.u32 %r93, %r15;
mov.u32 %r92, %r15;
mov.u32 %r100, %r60;
@%p8 bra BB25_10;

BB25_9:
mov.u32 %r25, %r85;
ld.local.u32 %r66, [%rd39+4];
rem.u32 %r67, %r93, %r66;
ld.local.u32 %r68, [%rd39+104];
mad.lo.s32 %r101, %r68, %r67, %r101;
div.u32 %r93, %r93, %r66;
add.s64 %rd39, %rd39, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r85, %r30;
mov.u32 %r92, %r93;
mov.u32 %r100, %r101;
@%p9 bra BB25_9;

BB25_10:
mad.lo.s32 %r69, %r14, %r92, %r100;
mul.hi.u32 %r33, %r15, %r47;
mul.wide.u32 %rd33, %r69, 2;
add.s64 %rd19, %rd10, %rd33;
ld.u16 %rs4, [%rd19];

	{ cvt.f32.f16 %f5, %rs4;}


	setp.gt.f32	%p10, %f5, 0f00000000;
@%p10 bra BB25_12;
bra.uni BB25_11;

BB25_12:
ld.u16 %rs6, [%rd19];

	{ cvt.f32.f16 %f7, %rs6;}


	setp.lt.f32	%p11, %f7, 0f00800000;
mul.f32 %f8, %f7, 0f4B000000;
selp.f32	%f1, %f8, %f7, %p11;
selp.f32	%f9, 0fC1B80000, 0f00000000, %p11;
mov.b32 %r70, %f1;
add.s32 %r71, %r70, -1059760811;
and.b32 %r72, %r71, -8388608;
sub.s32 %r73, %r70, %r72;
mov.b32 %f10, %r73;
cvt.rn.f32.s32	%f11, %r72;
mov.f32 %f12, 0f34000000;
fma.rn.f32 %f13, %f11, %f12, %f9;
add.f32 %f14, %f10, 0fBF800000;
mov.f32 %f15, 0f3E1039F6;
mov.f32 %f16, 0fBE055027;
fma.rn.f32 %f17, %f16, %f14, %f15;
mov.f32 %f18, 0fBDF8CDCC;
fma.rn.f32 %f19, %f17, %f14, %f18;
mov.f32 %f20, 0f3E0F2955;
fma.rn.f32 %f21, %f19, %f14, %f20;
mov.f32 %f22, 0fBE2AD8B9;
fma.rn.f32 %f23, %f21, %f14, %f22;
mov.f32 %f24, 0f3E4CED0B;
fma.rn.f32 %f25, %f23, %f14, %f24;
mov.f32 %f26, 0fBE7FFF22;
fma.rn.f32 %f27, %f25, %f14, %f26;
mov.f32 %f28, 0f3EAAAA78;
fma.rn.f32 %f29, %f27, %f14, %f28;
mov.f32 %f30, 0fBF000000;
fma.rn.f32 %f31, %f29, %f14, %f30;
mul.f32 %f32, %f14, %f31;
fma.rn.f32 %f33, %f32, %f14, %f14;
mov.f32 %f34, 0f3F317218;
fma.rn.f32 %f43, %f13, %f34, %f33;
setp.lt.u32	%p12, %r70, 2139095040;
@%p12 bra BB25_14;

mov.f32 %f35, 0f7F800000;
fma.rn.f32 %f43, %f1, %f35, %f35;

BB25_14:
setp.eq.f32	%p13, %f1, 0f00000000;
selp.f32	%f36, 0fFF800000, %f43, %p13;

	{ cvt.rn.f16.f32 %rs7, %f36;}


	
	{ cvt.f32.f16 %f37, %rs7;}


	mul.wide.u32 %rd34, %r24, 2;
add.s64 %rd35, %rd9, %rd34;
ld.u16 %rs9, [%rd35];

	{ cvt.f32.f16 %f38, %rs9;}


	sub.f32 %f39, %f37, %f38;

	{ cvt.rn.f16.f32 %rs10, %f39;}


	ld.u16 %rs11, [%rd19];

	{ cvt.f32.f16 %f40, %rs11;}


	
	{ cvt.f32.f16 %f41, %rs10;}


	mul.f32 %f42, %f40, %f41;

	{ cvt.rn.f16.f32 %rs14, %f42;}


	bra.uni BB25_15;

BB25_11:
mov.f32 %f6, 0f00000000;

	{ cvt.rn.f16.f32 %rs14, %f6;}



BB25_15:
add.s32 %r74, %r33, %r15;
shr.u32 %r75, %r74, %r48;
mul.lo.s32 %r76, %r75, %r50;
sub.s32 %r77, %r15, %r76;
mul.lo.s32 %r78, %r77, %r46;
mad.lo.s32 %r79, %r45, %r75, %r78;
mul.wide.u32 %rd36, %r79, 2;
add.s64 %rd37, %rd8, %rd36;
st.global.u16 [%rd37], %rs14;
mov.u32 %r81, %nctaid.x;
mad.lo.s32 %r96, %r81, %r54, %r15;
setp.lt.u32	%p14, %r96, %r43;
@%p14 bra BB25_6;

BB25_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot26[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<19>;
.reg .b16 %rs<15>;
.reg .f32 %f<44>;
.reg .b32 %r<107>;
.reg .b64 %rd<55>;


mov.u64 %rd54, __local_depot26;
cvta.local.u64 %SP, %rd54;
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd28, %SP, 216;
cvta.to.local.u64 %rd3, %rd28;
add.u64 %rd29, %SP, 432;
cvta.to.local.u64 %rd4, %rd29;
add.u64 %rd30, %SP, 0;
cvta.to.local.u64 %rd5, %rd30;
mov.u32 %r74, 0;
mov.pred %p1, 0;
@%p1 bra BB26_2;

BB26_1:
mul.wide.s32 %rd31, %r74, 8;
add.s64 %rd32, %rd6, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd3, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r74, %r74, 1;
setp.lt.u32	%p2, %r74, 27;
@%p2 bra BB26_1;

BB26_2:
mov.u32 %r75, 0;
@%p1 bra BB26_4;

BB26_3:
mul.wide.s32 %rd35, %r75, 8;
add.s64 %rd36, %rd1, %rd35;
ld.param.u64 %rd37, [%rd36];
add.s64 %rd38, %rd4, %rd35;
st.local.u64 [%rd38], %rd37;
add.s32 %r75, %r75, 1;
setp.lt.u32	%p4, %r75, 27;
@%p4 bra BB26_3;

BB26_4:
mov.u32 %r76, 0;
@%p1 bra BB26_6;

BB26_5:
mul.wide.s32 %rd39, %r76, 8;
add.s64 %rd40, %rd2, %rd39;
ld.param.u64 %rd41, [%rd40];
add.s64 %rd42, %rd5, %rd39;
st.local.u64 [%rd42], %rd41;
add.s32 %r76, %r76, 1;
setp.lt.u32	%p6, %r76, 27;
@%p6 bra BB26_5;

BB26_6:
mov.u32 %r47, %ntid.x;
mov.u32 %r48, %ctaid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r95, %r47, %r48, %r49;
setp.ge.u32	%p7, %r95, %r43;
@%p7 bra BB26_20;

ld.local.u32 %r50, [%rd3+208];
add.s32 %r8, %r50, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd12, [%rd3];
ld.local.u32 %r51, [%rd4+208];
add.s32 %r10, %r51, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd13, [%rd4];
ld.local.u32 %r52, [%rd5+208];
add.s32 %r12, %r52, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd14, [%rd5];
mul.wide.s32 %rd43, %r50, 4;
add.s64 %rd15, %rd3, %rd43;
mul.wide.s32 %rd44, %r51, 4;
add.s64 %rd16, %rd4, %rd44;
mul.wide.s32 %rd45, %r52, 4;
add.s64 %rd17, %rd5, %rd45;

BB26_8:
mov.u32 %r80, %r95;
mov.u32 %r14, %r80;
mov.u64 %rd51, %rd15;
mov.u32 %r54, 0;
mov.u32 %r106, %r54;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r77, %r8;
mov.u32 %r93, %r14;
mov.u32 %r94, %r14;
mov.u32 %r105, %r54;
@%p8 bra BB26_10;

BB26_9:
mov.u32 %r16, %r94;
mov.u32 %r15, %r77;
ld.local.u32 %r55, [%rd51+4];
rem.u32 %r56, %r16, %r55;
ld.local.u32 %r57, [%rd51+104];
mad.lo.s32 %r106, %r57, %r56, %r106;
div.u32 %r19, %r16, %r55;
add.s64 %rd51, %rd51, -4;
add.s32 %r20, %r15, -1;
setp.gt.s32	%p9, %r20, 0;
mov.u32 %r77, %r20;
mov.u32 %r93, %r19;
mov.u32 %r94, %r19;
mov.u32 %r96, %r106;
mov.u32 %r105, %r96;
@%p9 bra BB26_9;

BB26_10:
mov.u32 %r22, %r105;
mov.u64 %rd52, %rd16;
mad.lo.s32 %r23, %r9, %r93, %r22;
mov.u32 %r104, %r54;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r78, %r10;
mov.u32 %r92, %r14;
mov.u32 %r91, %r14;
mov.u32 %r103, %r54;
@%p10 bra BB26_12;

BB26_11:
mov.u32 %r24, %r78;
ld.local.u32 %r60, [%rd52+4];
rem.u32 %r61, %r92, %r60;
ld.local.u32 %r62, [%rd52+104];
mad.lo.s32 %r104, %r62, %r61, %r104;
div.u32 %r92, %r92, %r60;
add.s64 %rd52, %rd52, -4;
add.s32 %r29, %r24, -1;
setp.gt.s32	%p11, %r29, 0;
mov.u32 %r78, %r29;
mov.u32 %r91, %r92;
mov.u32 %r103, %r104;
@%p11 bra BB26_11;

BB26_12:
mov.u64 %rd53, %rd17;
mad.lo.s32 %r32, %r11, %r91, %r103;
mov.u32 %r102, %r54;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r79, %r12;
mov.u32 %r90, %r14;
mov.u32 %r89, %r14;
mov.u32 %r101, %r54;
@%p12 bra BB26_14;

BB26_13:
mov.u32 %r33, %r79;
ld.local.u32 %r65, [%rd53+4];
rem.u32 %r66, %r90, %r65;
ld.local.u32 %r67, [%rd53+104];
mad.lo.s32 %r102, %r67, %r66, %r102;
div.u32 %r90, %r90, %r65;
add.s64 %rd53, %rd53, -4;
add.s32 %r38, %r33, -1;
setp.gt.s32	%p13, %r38, 0;
mov.u32 %r79, %r38;
mov.u32 %r89, %r90;
mov.u32 %r101, %r102;
@%p13 bra BB26_13;

BB26_14:
mad.lo.s32 %r41, %r13, %r89, %r101;
mul.wide.u32 %rd46, %r32, 2;
add.s64 %rd27, %rd13, %rd46;
ld.u16 %rs4, [%rd27];

	{ cvt.f32.f16 %f5, %rs4;}


	setp.gt.f32	%p14, %f5, 0f00000000;
@%p14 bra BB26_16;
bra.uni BB26_15;

BB26_16:
ld.u16 %rs6, [%rd27];

	{ cvt.f32.f16 %f7, %rs6;}


	setp.lt.f32	%p15, %f7, 0f00800000;
mul.f32 %f8, %f7, 0f4B000000;
selp.f32	%f1, %f8, %f7, %p15;
selp.f32	%f9, 0fC1B80000, 0f00000000, %p15;
mov.b32 %r68, %f1;
add.s32 %r69, %r68, -1059760811;
and.b32 %r70, %r69, -8388608;
sub.s32 %r71, %r68, %r70;
mov.b32 %f10, %r71;
cvt.rn.f32.s32	%f11, %r70;
mov.f32 %f12, 0f34000000;
fma.rn.f32 %f13, %f11, %f12, %f9;
add.f32 %f14, %f10, 0fBF800000;
mov.f32 %f15, 0f3E1039F6;
mov.f32 %f16, 0fBE055027;
fma.rn.f32 %f17, %f16, %f14, %f15;
mov.f32 %f18, 0fBDF8CDCC;
fma.rn.f32 %f19, %f17, %f14, %f18;
mov.f32 %f20, 0f3E0F2955;
fma.rn.f32 %f21, %f19, %f14, %f20;
mov.f32 %f22, 0fBE2AD8B9;
fma.rn.f32 %f23, %f21, %f14, %f22;
mov.f32 %f24, 0f3E4CED0B;
fma.rn.f32 %f25, %f23, %f14, %f24;
mov.f32 %f26, 0fBE7FFF22;
fma.rn.f32 %f27, %f25, %f14, %f26;
mov.f32 %f28, 0f3EAAAA78;
fma.rn.f32 %f29, %f27, %f14, %f28;
mov.f32 %f30, 0fBF000000;
fma.rn.f32 %f31, %f29, %f14, %f30;
mul.f32 %f32, %f14, %f31;
fma.rn.f32 %f33, %f32, %f14, %f14;
mov.f32 %f34, 0f3F317218;
fma.rn.f32 %f43, %f13, %f34, %f33;
setp.lt.u32	%p16, %r68, 2139095040;
@%p16 bra BB26_18;

mov.f32 %f35, 0f7F800000;
fma.rn.f32 %f43, %f1, %f35, %f35;

BB26_18:
setp.eq.f32	%p17, %f1, 0f00000000;
selp.f32	%f36, 0fFF800000, %f43, %p17;

	{ cvt.rn.f16.f32 %rs7, %f36;}


	
	{ cvt.f32.f16 %f37, %rs7;}


	mul.wide.u32 %rd47, %r23, 2;
add.s64 %rd48, %rd12, %rd47;
ld.u16 %rs9, [%rd48];

	{ cvt.f32.f16 %f38, %rs9;}


	sub.f32 %f39, %f37, %f38;

	{ cvt.rn.f16.f32 %rs10, %f39;}


	ld.u16 %rs11, [%rd27];

	{ cvt.f32.f16 %f40, %rs11;}


	
	{ cvt.f32.f16 %f41, %rs10;}


	mul.f32 %f42, %f40, %f41;

	{ cvt.rn.f16.f32 %rs14, %f42;}


	bra.uni BB26_19;

BB26_15:
mov.f32 %f6, 0f00000000;

	{ cvt.rn.f16.f32 %rs14, %f6;}



BB26_19:
mul.wide.u32 %rd49, %r41, 2;
add.s64 %rd50, %rd14, %rd49;
st.u16 [%rd50], %rs14;
mov.u32 %r73, %nctaid.x;
mad.lo.s32 %r95, %r73, %r47, %r14;
setp.lt.u32	%p18, %r95, %r43;
@%p18 bra BB26_8;

BB26_20:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<15>;
.reg .f32 %f<44>;
.reg .b32 %r<10>;
.reg .b64 %rd<30>;


ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
mul.wide.u32 %rd18, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd19, %r3;
add.s64 %rd29, %rd18, %rd19;
setp.ge.u64	%p1, %rd29, %rd17;
@%p1 bra BB27_8;

cvta.to.global.u64 %rd2, %rd11;
cvta.to.global.u64 %rd4, %rd13;
cvta.to.global.u64 %rd6, %rd15;

BB27_2:
mul.lo.s64 %rd20, %rd29, %rd14;
shl.b64 %rd21, %rd20, 1;
add.s64 %rd9, %rd4, %rd21;
ld.global.u16 %rs4, [%rd9];

	{ cvt.f32.f16 %f5, %rs4;}


	setp.gt.f32	%p2, %f5, 0f00000000;
@%p2 bra BB27_4;
bra.uni BB27_3;

BB27_4:
ld.global.u16 %rs6, [%rd9];

	{ cvt.f32.f16 %f7, %rs6;}


	setp.lt.f32	%p3, %f7, 0f00800000;
mul.f32 %f8, %f7, 0f4B000000;
selp.f32	%f1, %f8, %f7, %p3;
selp.f32	%f9, 0fC1B80000, 0f00000000, %p3;
mov.b32 %r4, %f1;
add.s32 %r5, %r4, -1059760811;
and.b32 %r6, %r5, -8388608;
sub.s32 %r7, %r4, %r6;
mov.b32 %f10, %r7;
cvt.rn.f32.s32	%f11, %r6;
mov.f32 %f12, 0f34000000;
fma.rn.f32 %f13, %f11, %f12, %f9;
add.f32 %f14, %f10, 0fBF800000;
mov.f32 %f15, 0f3E1039F6;
mov.f32 %f16, 0fBE055027;
fma.rn.f32 %f17, %f16, %f14, %f15;
mov.f32 %f18, 0fBDF8CDCC;
fma.rn.f32 %f19, %f17, %f14, %f18;
mov.f32 %f20, 0f3E0F2955;
fma.rn.f32 %f21, %f19, %f14, %f20;
mov.f32 %f22, 0fBE2AD8B9;
fma.rn.f32 %f23, %f21, %f14, %f22;
mov.f32 %f24, 0f3E4CED0B;
fma.rn.f32 %f25, %f23, %f14, %f24;
mov.f32 %f26, 0fBE7FFF22;
fma.rn.f32 %f27, %f25, %f14, %f26;
mov.f32 %f28, 0f3EAAAA78;
fma.rn.f32 %f29, %f27, %f14, %f28;
mov.f32 %f30, 0fBF000000;
fma.rn.f32 %f31, %f29, %f14, %f30;
mul.f32 %f32, %f14, %f31;
fma.rn.f32 %f33, %f32, %f14, %f14;
mov.f32 %f34, 0f3F317218;
fma.rn.f32 %f43, %f13, %f34, %f33;
setp.lt.u32	%p4, %r4, 2139095040;
@%p4 bra BB27_6;

mov.f32 %f35, 0f7F800000;
fma.rn.f32 %f43, %f1, %f35, %f35;

BB27_6:
setp.eq.f32	%p5, %f1, 0f00000000;
selp.f32	%f36, 0fFF800000, %f43, %p5;

	{ cvt.rn.f16.f32 %rs7, %f36;}


	
	{ cvt.f32.f16 %f37, %rs7;}


	mul.lo.s64 %rd22, %rd29, %rd12;
shl.b64 %rd23, %rd22, 1;
add.s64 %rd24, %rd2, %rd23;
ld.global.u16 %rs9, [%rd24];

	{ cvt.f32.f16 %f38, %rs9;}


	sub.f32 %f39, %f37, %f38;

	{ cvt.rn.f16.f32 %rs10, %f39;}


	ld.global.u16 %rs11, [%rd9];

	{ cvt.f32.f16 %f40, %rs11;}


	
	{ cvt.f32.f16 %f41, %rs10;}


	mul.f32 %f42, %f40, %f41;

	{ cvt.rn.f16.f32 %rs14, %f42;}


	bra.uni BB27_7;

BB27_3:
mov.f32 %f6, 0f00000000;

	{ cvt.rn.f16.f32 %rs14, %f6;}



BB27_7:
mul.lo.s64 %rd25, %rd29, %rd16;
shl.b64 %rd26, %rd25, 1;
add.s64 %rd27, %rd6, %rd26;
st.global.u16 [%rd27], %rs14;
mov.u32 %r8, %nctaid.x;
mul.wide.u32 %rd28, %r8, %r2;
add.s64 %rd29, %rd28, %rd29;
setp.lt.u64	%p6, %rd29, %rd17;
@%p6 bra BB27_2;

BB27_8:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot28[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<22>;
.reg .b16 %rs<15>;
.reg .f32 %f<44>;
.reg .b32 %r<49>;
.reg .b64 %rd<161>;


mov.u64 %rd160, __local_depot28;
cvta.local.u64 %SP, %rd160;
ld.param.u64 %rd73, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd74, %SP, 416;
cvta.to.local.u64 %rd3, %rd74;
add.u64 %rd75, %SP, 832;
cvta.to.local.u64 %rd4, %rd75;
add.u64 %rd76, %SP, 0;
cvta.to.local.u64 %rd5, %rd76;
mov.u32 %r43, 0;
mov.pred %p1, 0;
@%p1 bra BB28_2;

BB28_1:
mul.wide.s32 %rd77, %r43, 8;
add.s64 %rd78, %rd6, %rd77;
ld.param.u64 %rd79, [%rd78];
add.s64 %rd80, %rd3, %rd77;
st.local.u64 [%rd80], %rd79;
add.s32 %r43, %r43, 1;
setp.lt.u32	%p2, %r43, 52;
@%p2 bra BB28_1;

BB28_2:
mov.u32 %r44, 0;
@%p1 bra BB28_4;

BB28_3:
mul.wide.s32 %rd81, %r44, 8;
add.s64 %rd82, %rd1, %rd81;
ld.param.u64 %rd83, [%rd82];
add.s64 %rd84, %rd4, %rd81;
st.local.u64 [%rd84], %rd83;
add.s32 %r44, %r44, 1;
setp.lt.u32	%p4, %r44, 52;
@%p4 bra BB28_3;

BB28_4:
mov.u32 %r45, 0;
@%p1 bra BB28_6;

BB28_5:
mul.wide.s32 %rd85, %r45, 8;
add.s64 %rd86, %rd2, %rd85;
ld.param.u64 %rd87, [%rd86];
add.s64 %rd88, %rd5, %rd85;
st.local.u64 [%rd88], %rd87;
add.s32 %r45, %r45, 1;
setp.lt.u32	%p6, %r45, 52;
@%p6 bra BB28_5;

BB28_6:
mov.u32 %r19, %ctaid.x;
mov.u32 %r20, %ntid.x;
mul.wide.u32 %rd89, %r20, %r19;
mov.u32 %r21, %tid.x;
cvt.u64.u32	%rd90, %r21;
add.s64 %rd148, %rd89, %rd90;
setp.ge.u64	%p7, %rd148, %rd73;
@%p7 bra BB28_29;

ld.local.u32 %r22, [%rd3+408];
add.s32 %r7, %r22, -1;
ld.local.u64 %rd13, [%rd3+208];
ld.local.u64 %rd14, [%rd3];
ld.local.u32 %r23, [%rd4+408];
add.s32 %r8, %r23, -1;
ld.local.u64 %rd15, [%rd4+208];
ld.local.u64 %rd16, [%rd4];
ld.local.u32 %r24, [%rd5+408];
add.s32 %r9, %r24, -1;
ld.local.u64 %rd17, [%rd5+208];
ld.local.u64 %rd18, [%rd5];
mul.wide.s32 %rd91, %r22, 8;
add.s64 %rd19, %rd3, %rd91;
mul.wide.s32 %rd92, %r23, 8;
add.s64 %rd20, %rd4, %rd92;
mul.wide.s32 %rd93, %r24, 8;
add.s64 %rd21, %rd5, %rd93;

BB28_8:
mov.u64 %rd127, %rd148;
mov.u64 %rd22, %rd127;
mov.u64 %rd121, %rd19;
mov.u64 %rd95, 0;
mov.u64 %rd159, %rd95;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r46, %r7;
mov.u64 %rd145, %rd22;
mov.u64 %rd146, %rd22;
mov.u64 %rd158, %rd95;
@%p8 bra BB28_13;

BB28_9:
mov.u64 %rd25, %rd146;
mov.u32 %r10, %r46;
ld.local.u64 %rd27, [%rd121];
or.b64 %rd96, %rd25, %rd27;
and.b64 %rd97, %rd96, -4294967296;
setp.eq.s64	%p9, %rd97, 0;
@%p9 bra BB28_11;
bra.uni BB28_10;

BB28_11:
cvt.u32.u64	%r25, %rd27;
cvt.u32.u64	%r26, %rd25;
div.u32 %r27, %r26, %r25;
rem.u32 %r28, %r26, %r25;
cvt.u64.u32	%rd147, %r27;
cvt.u64.u32	%rd122, %r28;
bra.uni BB28_12;

BB28_10:
div.u64 %rd147, %rd25, %rd27;
rem.u64 %rd122, %rd25, %rd27;

BB28_12:
mov.u64 %rd32, %rd147;
ld.local.u64 %rd98, [%rd121+200];
mul.lo.s64 %rd99, %rd98, %rd122;
add.s64 %rd159, %rd99, %rd159;
add.s64 %rd121, %rd121, -8;
add.s32 %r11, %r10, -1;
setp.gt.s32	%p10, %r11, 0;
mov.u32 %r46, %r11;
mov.u64 %rd145, %rd32;
mov.u64 %rd146, %rd32;
mov.u64 %rd149, %rd159;
mov.u64 %rd158, %rd149;
@%p10 bra BB28_9;

BB28_13:
mov.u64 %rd37, %rd158;
mov.u64 %rd123, %rd20;
mul.lo.s64 %rd102, %rd13, %rd145;
add.s64 %rd39, %rd102, %rd37;
mov.u64 %rd157, %rd95;
setp.lt.s32	%p11, %r8, 1;
mov.u32 %r47, %r8;
mov.u64 %rd143, %rd22;
mov.u64 %rd142, %rd22;
mov.u64 %rd156, %rd95;
@%p11 bra BB28_18;

BB28_14:
mov.u32 %r12, %r47;
ld.local.u64 %rd43, [%rd123];
or.b64 %rd103, %rd143, %rd43;
and.b64 %rd104, %rd103, -4294967296;
setp.eq.s64	%p12, %rd104, 0;
@%p12 bra BB28_16;
bra.uni BB28_15;

BB28_16:
cvt.u32.u64	%r29, %rd43;
cvt.u32.u64	%r30, %rd143;
div.u32 %r31, %r30, %r29;
rem.u32 %r32, %r30, %r29;
cvt.u64.u32	%rd144, %r31;
cvt.u64.u32	%rd124, %r32;
bra.uni BB28_17;

BB28_15:
div.u64 %rd144, %rd143, %rd43;
rem.u64 %rd124, %rd143, %rd43;

BB28_17:
mov.u64 %rd143, %rd144;
ld.local.u64 %rd105, [%rd123+200];
mul.lo.s64 %rd106, %rd105, %rd124;
add.s64 %rd157, %rd106, %rd157;
add.s64 %rd123, %rd123, -8;
add.s32 %r13, %r12, -1;
setp.gt.s32	%p13, %r13, 0;
mov.u32 %r47, %r13;
mov.u64 %rd142, %rd143;
mov.u64 %rd156, %rd157;
@%p13 bra BB28_14;

BB28_18:
mov.u64 %rd125, %rd21;
mul.lo.s64 %rd109, %rd15, %rd142;
add.s64 %rd55, %rd109, %rd156;
mov.u64 %rd155, %rd95;
setp.lt.s32	%p14, %r9, 1;
mov.u32 %r48, %r9;
mov.u64 %rd140, %rd22;
mov.u64 %rd139, %rd22;
mov.u64 %rd154, %rd95;
@%p14 bra BB28_23;

BB28_19:
mov.u32 %r14, %r48;
ld.local.u64 %rd59, [%rd125];
or.b64 %rd110, %rd140, %rd59;
and.b64 %rd111, %rd110, -4294967296;
setp.eq.s64	%p15, %rd111, 0;
@%p15 bra BB28_21;
bra.uni BB28_20;

BB28_21:
cvt.u32.u64	%r33, %rd59;
cvt.u32.u64	%r34, %rd140;
div.u32 %r35, %r34, %r33;
rem.u32 %r36, %r34, %r33;
cvt.u64.u32	%rd141, %r35;
cvt.u64.u32	%rd126, %r36;
bra.uni BB28_22;

BB28_20:
div.u64 %rd141, %rd140, %rd59;
rem.u64 %rd126, %rd140, %rd59;

BB28_22:
mov.u64 %rd140, %rd141;
ld.local.u64 %rd112, [%rd125+200];
mul.lo.s64 %rd113, %rd112, %rd126;
add.s64 %rd155, %rd113, %rd155;
add.s64 %rd125, %rd125, -8;
add.s32 %r15, %r14, -1;
setp.gt.s32	%p16, %r15, 0;
mov.u32 %r48, %r15;
mov.u64 %rd139, %rd140;
mov.u64 %rd154, %rd155;
@%p16 bra BB28_19;

BB28_23:
mul.lo.s64 %rd114, %rd17, %rd139;
add.s64 %rd70, %rd114, %rd154;
shl.b64 %rd115, %rd55, 1;
add.s64 %rd71, %rd16, %rd115;
ld.u16 %rs4, [%rd71];

	{ cvt.f32.f16 %f5, %rs4;}


	setp.gt.f32	%p17, %f5, 0f00000000;
@%p17 bra BB28_25;
bra.uni BB28_24;

BB28_25:
ld.u16 %rs6, [%rd71];

	{ cvt.f32.f16 %f7, %rs6;}


	setp.lt.f32	%p18, %f7, 0f00800000;
mul.f32 %f8, %f7, 0f4B000000;
selp.f32	%f1, %f8, %f7, %p18;
selp.f32	%f9, 0fC1B80000, 0f00000000, %p18;
mov.b32 %r37, %f1;
add.s32 %r38, %r37, -1059760811;
and.b32 %r39, %r38, -8388608;
sub.s32 %r40, %r37, %r39;
mov.b32 %f10, %r40;
cvt.rn.f32.s32	%f11, %r39;
mov.f32 %f12, 0f34000000;
fma.rn.f32 %f13, %f11, %f12, %f9;
add.f32 %f14, %f10, 0fBF800000;
mov.f32 %f15, 0f3E1039F6;
mov.f32 %f16, 0fBE055027;
fma.rn.f32 %f17, %f16, %f14, %f15;
mov.f32 %f18, 0fBDF8CDCC;
fma.rn.f32 %f19, %f17, %f14, %f18;
mov.f32 %f20, 0f3E0F2955;
fma.rn.f32 %f21, %f19, %f14, %f20;
mov.f32 %f22, 0fBE2AD8B9;
fma.rn.f32 %f23, %f21, %f14, %f22;
mov.f32 %f24, 0f3E4CED0B;
fma.rn.f32 %f25, %f23, %f14, %f24;
mov.f32 %f26, 0fBE7FFF22;
fma.rn.f32 %f27, %f25, %f14, %f26;
mov.f32 %f28, 0f3EAAAA78;
fma.rn.f32 %f29, %f27, %f14, %f28;
mov.f32 %f30, 0fBF000000;
fma.rn.f32 %f31, %f29, %f14, %f30;
mul.f32 %f32, %f14, %f31;
fma.rn.f32 %f33, %f32, %f14, %f14;
mov.f32 %f34, 0f3F317218;
fma.rn.f32 %f43, %f13, %f34, %f33;
setp.lt.u32	%p19, %r37, 2139095040;
@%p19 bra BB28_27;

mov.f32 %f35, 0f7F800000;
fma.rn.f32 %f43, %f1, %f35, %f35;

BB28_27:
setp.eq.f32	%p20, %f1, 0f00000000;
selp.f32	%f36, 0fFF800000, %f43, %p20;

	{ cvt.rn.f16.f32 %rs7, %f36;}


	
	{ cvt.f32.f16 %f37, %rs7;}


	shl.b64 %rd116, %rd39, 1;
add.s64 %rd117, %rd14, %rd116;
ld.u16 %rs9, [%rd117];

	{ cvt.f32.f16 %f38, %rs9;}


	sub.f32 %f39, %f37, %f38;

	{ cvt.rn.f16.f32 %rs10, %f39;}


	ld.u16 %rs11, [%rd71];

	{ cvt.f32.f16 %f40, %rs11;}


	
	{ cvt.f32.f16 %f41, %rs10;}


	mul.f32 %f42, %f40, %f41;

	{ cvt.rn.f16.f32 %rs14, %f42;}


	bra.uni BB28_28;

BB28_24:
mov.f32 %f6, 0f00000000;

	{ cvt.rn.f16.f32 %rs14, %f6;}



BB28_28:
shl.b64 %rd118, %rd70, 1;
add.s64 %rd119, %rd18, %rd118;
st.u16 [%rd119], %rs14;
mov.u32 %r41, %nctaid.x;
mul.wide.u32 %rd120, %r41, %r20;
add.s64 %rd148, %rd120, %rd22;
setp.lt.u64	%p21, %rd148, %rd73;
@%p21 bra BB28_8;

BB28_29:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<36>;
.reg .f32 %f<8>;
.reg .b32 %r<20>;
.reg .b64 %rd<13>;


ld.param.u32 %r9, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r10, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r11, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %tid.x;
mad.lo.s32 %r19, %r1, %r13, %r14;
setp.ge.u32	%p1, %r19, %r12;
@%p1 bra BB29_6;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd7;
mov.u32 %r15, %nctaid.x;
mul.lo.s32 %r6, %r15, %r1;

BB29_2:
mul.lo.s32 %r16, %r19, %r9;
mul.wide.u32 %rd8, %r16, 2;
add.s64 %rd4, %rd1, %rd8;
ld.global.u16 %rs28, [%rd4];

	{ cvt.f32.f16 %f1, %rs28;}


	setp.gt.f32	%p2, %f1, 0f00000000;
@%p2 bra BB29_4;
bra.uni BB29_3;

BB29_4:
mul.lo.s32 %r17, %r19, %r10;
ld.global.u16 %rs30, [%rd4];

	{ cvt.f32.f16 %f3, %rs30;}


	neg.f32 %f4, %f3;

	{ cvt.rn.f16.f32 %rs31, %f4;}


	
	{ cvt.f32.f16 %f5, %rs31;}


	mul.wide.u32 %rd9, %r17, 2;
add.s64 %rd10, %rd2, %rd9;
ld.global.u16 %rs33, [%rd10];

	{ cvt.f32.f16 %f6, %rs33;}


	mul.f32 %f7, %f5, %f6;

	{ cvt.rn.f16.f32 %rs35, %f7;}


	bra.uni BB29_5;

BB29_3:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs35, %f2;}



BB29_5:
mul.lo.s32 %r18, %r19, %r11;
mul.wide.u32 %rd11, %r18, 2;
add.s64 %rd12, %rd3, %rd11;
st.global.u16 [%rd12], %rs35;
add.s32 %r19, %r6, %r19;
setp.lt.u32	%p3, %r19, %r12;
@%p3 bra BB29_2;

BB29_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<28>;
.reg .f32 %f<8>;
.reg .b32 %r<45>;
.reg .b64 %rd<13>;


ld.param.u32 %r12, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r13, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r23, %r24}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r25, %r26}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r27, %r28}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r44, %r31, %r32, %r33;
setp.ge.u32	%p1, %r44, %r22;
@%p1 bra BB30_6;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd7;

BB30_2:
mul.hi.u32 %r10, %r44, %r25;
mul.lo.s32 %r34, %r44, %r12;
mul.wide.u32 %rd8, %r34, 2;
add.s64 %rd4, %rd1, %rd8;
ld.global.u16 %rs20, [%rd4];

	{ cvt.f32.f16 %f1, %rs20;}


	setp.gt.f32	%p2, %f1, 0f00000000;
@%p2 bra BB30_4;
bra.uni BB30_3;

BB30_4:
mul.lo.s32 %r35, %r44, %r13;
ld.global.u16 %rs22, [%rd4];

	{ cvt.f32.f16 %f3, %rs22;}


	neg.f32 %f4, %f3;

	{ cvt.rn.f16.f32 %rs23, %f4;}


	
	{ cvt.f32.f16 %f5, %rs23;}


	mul.wide.u32 %rd9, %r35, 2;
add.s64 %rd10, %rd2, %rd9;
ld.global.u16 %rs25, [%rd10];

	{ cvt.f32.f16 %f6, %rs25;}


	mul.f32 %f7, %f5, %f6;

	{ cvt.rn.f16.f32 %rs27, %f7;}


	bra.uni BB30_5;

BB30_3:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs27, %f2;}



BB30_5:
add.s32 %r36, %r10, %r44;
shr.u32 %r37, %r36, %r26;
mul.lo.s32 %r38, %r37, %r28;
sub.s32 %r39, %r44, %r38;
mul.lo.s32 %r40, %r39, %r24;
mad.lo.s32 %r41, %r23, %r37, %r40;
mul.wide.u32 %rd11, %r41, 2;
add.s64 %rd12, %rd3, %rd11;
st.global.u16 [%rd12], %rs27;
mov.u32 %r43, %nctaid.x;
mad.lo.s32 %r44, %r43, %r31, %r44;
setp.lt.u32	%p3, %r44, %r22;
@%p3 bra BB30_2;

BB30_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot31[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<28>;
.reg .f32 %f<8>;
.reg .b32 %r<47>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot31;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB31_2;

BB31_1:
mul.wide.s32 %rd15, %r36, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB31_1;

BB31_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r43, %r21, %r22, %r23;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB31_10;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd13;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd19, %r24, 4;
add.s64 %rd6, %rd1, %rd19;

BB31_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd25, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB31_6;

BB31_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r27, [%rd25+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd25+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r12, %r9, %r27;
add.s64 %rd25, %rd25, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB31_5;

BB31_6:
mul.lo.s32 %r30, %r7, %r17;
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r41, %r45;
ld.local.u64 %rd20, [%rd1];
mul.wide.u32 %rd21, %r30, 2;
add.s64 %rd10, %rd4, %rd21;
ld.global.u16 %rs20, [%rd10];

	{ cvt.f32.f16 %f1, %rs20;}


	setp.gt.f32	%p6, %f1, 0f00000000;
mul.wide.u32 %rd22, %r32, 2;
add.s64 %rd11, %rd20, %rd22;
@%p6 bra BB31_8;
bra.uni BB31_7;

BB31_8:
mul.lo.s32 %r33, %r7, %r18;
ld.global.u16 %rs22, [%rd10];

	{ cvt.f32.f16 %f3, %rs22;}


	neg.f32 %f4, %f3;

	{ cvt.rn.f16.f32 %rs23, %f4;}


	
	{ cvt.f32.f16 %f5, %rs23;}


	mul.wide.u32 %rd23, %r33, 2;
add.s64 %rd24, %rd5, %rd23;
ld.global.u16 %rs25, [%rd24];

	{ cvt.f32.f16 %f6, %rs25;}


	mul.f32 %f7, %f5, %f6;

	{ cvt.rn.f16.f32 %rs27, %f7;}


	bra.uni BB31_9;

BB31_7:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs27, %f2;}



BB31_9:
st.u16 [%rd11], %rs27;
mov.u32 %r35, %nctaid.x;
mad.lo.s32 %r43, %r35, %r21, %r7;
setp.lt.u32	%p7, %r43, %r19;
@%p7 bra BB31_4;

BB31_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<28>;
.reg .f32 %f<8>;
.reg .b32 %r<45>;
.reg .b64 %rd<13>;


ld.param.u32 %r11, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r44, %r30, %r31, %r32;
setp.ge.u32	%p1, %r44, %r21;
@%p1 bra BB32_6;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd6;

BB32_2:
mul.lo.s32 %r33, %r44, %r11;
mul.wide.u32 %rd8, %r33, 2;
add.s64 %rd4, %rd1, %rd8;
ld.global.u16 %rs20, [%rd4];

	{ cvt.f32.f16 %f1, %rs20;}


	setp.gt.f32	%p2, %f1, 0f00000000;
@%p2 bra BB32_4;
bra.uni BB32_3;

BB32_4:
mul.hi.u32 %r34, %r44, %r24;
add.s32 %r35, %r34, %r44;
shr.u32 %r36, %r35, %r25;
mul.lo.s32 %r37, %r36, %r27;
sub.s32 %r38, %r44, %r37;
mul.lo.s32 %r39, %r38, %r23;
mad.lo.s32 %r40, %r22, %r36, %r39;
ld.global.u16 %rs22, [%rd4];

	{ cvt.f32.f16 %f3, %rs22;}


	neg.f32 %f4, %f3;

	{ cvt.rn.f16.f32 %rs23, %f4;}


	
	{ cvt.f32.f16 %f5, %rs23;}


	mul.wide.u32 %rd9, %r40, 2;
add.s64 %rd10, %rd3, %rd9;
ld.global.u16 %rs25, [%rd10];

	{ cvt.f32.f16 %f6, %rs25;}


	mul.f32 %f7, %f5, %f6;

	{ cvt.rn.f16.f32 %rs27, %f7;}


	bra.uni BB32_5;

BB32_3:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs27, %f2;}



BB32_5:
mul.lo.s32 %r41, %r44, %r20;
mul.wide.u32 %rd11, %r41, 2;
add.s64 %rd12, %rd2, %rd11;
st.global.u16 [%rd12], %rs27;
mov.u32 %r43, %nctaid.x;
mad.lo.s32 %r44, %r43, %r30, %r44;
setp.lt.u32	%p3, %r44, %r21;
@%p3 bra BB32_2;

BB32_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<20>;
.reg .f32 %f<8>;
.reg .b32 %r<70>;
.reg .b64 %rd<13>;


ld.param.u32 %r16, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r69, %r50, %r51, %r52;
setp.ge.u32	%p1, %r69, %r33;
@%p1 bra BB33_6;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd7;

BB33_2:
mul.hi.u32 %r14, %r69, %r44;
mul.lo.s32 %r53, %r69, %r16;
mul.wide.u32 %rd8, %r53, 2;
add.s64 %rd4, %rd1, %rd8;
ld.global.u16 %rs12, [%rd4];

	{ cvt.f32.f16 %f1, %rs12;}


	setp.gt.f32	%p2, %f1, 0f00000000;
@%p2 bra BB33_4;
bra.uni BB33_3;

BB33_4:
mul.hi.u32 %r54, %r69, %r36;
add.s32 %r55, %r54, %r69;
shr.u32 %r56, %r55, %r37;
mul.lo.s32 %r57, %r56, %r39;
sub.s32 %r58, %r69, %r57;
mul.lo.s32 %r59, %r58, %r35;
mad.lo.s32 %r60, %r34, %r56, %r59;
ld.global.u16 %rs14, [%rd4];

	{ cvt.f32.f16 %f3, %rs14;}


	neg.f32 %f4, %f3;

	{ cvt.rn.f16.f32 %rs15, %f4;}


	
	{ cvt.f32.f16 %f5, %rs15;}


	mul.wide.u32 %rd9, %r60, 2;
add.s64 %rd10, %rd2, %rd9;
ld.global.u16 %rs17, [%rd10];

	{ cvt.f32.f16 %f6, %rs17;}


	mul.f32 %f7, %f5, %f6;

	{ cvt.rn.f16.f32 %rs19, %f7;}


	bra.uni BB33_5;

BB33_3:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs19, %f2;}



BB33_5:
add.s32 %r61, %r14, %r69;
shr.u32 %r62, %r61, %r45;
mul.lo.s32 %r63, %r62, %r47;
sub.s32 %r64, %r69, %r63;
mul.lo.s32 %r65, %r64, %r43;
mad.lo.s32 %r66, %r42, %r62, %r65;
mul.wide.u32 %rd11, %r66, 2;
add.s64 %rd12, %rd3, %rd11;
st.global.u16 [%rd12], %rs19;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r50, %r69;
setp.lt.u32	%p3, %r69, %r33;
@%p3 bra BB33_2;

BB33_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot34[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<20>;
.reg .f32 %f<8>;
.reg .b32 %r<73>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot34;
cvta.local.u64 %SP, %rd29;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd3, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd12;
mov.u32 %r62, 0;
mov.pred %p1, 0;
@%p1 bra BB34_2;

BB34_1:
mul.wide.s32 %rd15, %r62, 8;
add.s64 %rd16, %rd3, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r62, %r62, 1;
setp.lt.u32	%p2, %r62, 27;
@%p2 bra BB34_1;

BB34_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r69, %r41, %r42, %r43;
setp.ge.u32	%p3, %r69, %r31;
@%p3 bra BB34_10;

cvta.to.global.u64 %rd5, %rd13;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd19, %r44, 4;
add.s64 %rd6, %rd1, %rd19;

BB34_4:
mov.u32 %r64, %r69;
mov.u32 %r11, %r64;
mov.u64 %rd28, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r71, 0;
mov.u32 %r72, %r71;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r63, %r10;
mov.u32 %r67, %r11;
mov.u32 %r68, %r11;
@%p4 bra BB34_6;

BB34_5:
mov.u32 %r14, %r68;
mov.u32 %r13, %r63;
ld.local.u32 %r47, [%rd28+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd28+104];
mad.lo.s32 %r72, %r49, %r48, %r72;
div.u32 %r17, %r14, %r47;
add.s64 %rd28, %rd28, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r63, %r18;
mov.u32 %r67, %r17;
mov.u32 %r68, %r17;
mov.u32 %r71, %r72;
@%p5 bra BB34_5;

BB34_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
cvt.u64.u32	%rd10, %r55;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r67, %r71;
ld.local.u64 %rd20, [%rd1];
mul.lo.s32 %r58, %r11, %r22;
mul.wide.u32 %rd21, %r58, 2;
add.s64 %rd22, %rd2, %rd21;
ld.global.u16 %rs12, [%rd22];

	{ cvt.f32.f16 %f1, %rs12;}


	setp.gt.f32	%p6, %f1, 0f00000000;
mul.wide.u32 %rd23, %r57, 2;
add.s64 %rd11, %rd20, %rd23;
@%p6 bra BB34_8;
bra.uni BB34_7;

BB34_8:
ld.global.u16 %rs14, [%rd22];

	{ cvt.f32.f16 %f3, %rs14;}


	neg.f32 %f4, %f3;

	{ cvt.rn.f16.f32 %rs15, %f4;}


	
	{ cvt.f32.f16 %f5, %rs15;}


	shl.b64 %rd26, %rd10, 1;
add.s64 %rd27, %rd5, %rd26;
ld.global.u16 %rs17, [%rd27];

	{ cvt.f32.f16 %f6, %rs17;}


	mul.f32 %f7, %f5, %f6;

	{ cvt.rn.f16.f32 %rs19, %f7;}


	bra.uni BB34_9;

BB34_7:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs19, %f2;}



BB34_9:
st.u16 [%rd11], %rs19;
mov.u32 %r61, %nctaid.x;
mad.lo.s32 %r69, %r61, %r41, %r11;
setp.lt.u32	%p7, %r69, %r31;
@%p7 bra BB34_4;

BB34_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot35[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<28>;
.reg .f32 %f<8>;
.reg .b32 %r<48>;
.reg .b64 %rd<29>;


mov.u64 %rd28, __local_depot35;
cvta.local.u64 %SP, %rd28;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd3, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
cvta.to.global.u64 %rd2, %rd10;
mov.u32 %r37, 0;
mov.pred %p1, 0;
@%p1 bra BB35_2;

BB35_1:
mul.wide.s32 %rd13, %r37, 8;
add.s64 %rd14, %rd3, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r37, %r37, 1;
setp.lt.u32	%p2, %r37, 27;
@%p2 bra BB35_1;

BB35_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r44, %r21, %r22, %r23;
setp.ge.u32	%p3, %r44, %r19;
@%p3 bra BB35_10;

cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd17, %r24, 4;
add.s64 %rd6, %rd1, %rd17;

BB35_4:
mov.u32 %r39, %r44;
mov.u32 %r7, %r39;
mov.u64 %rd27, %rd6;
mov.u32 %r46, 0;
mov.u32 %r47, %r46;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r38, %r6;
mov.u32 %r42, %r7;
mov.u32 %r43, %r7;
@%p4 bra BB35_6;

BB35_5:
mov.u32 %r9, %r43;
mov.u32 %r8, %r38;
ld.local.u32 %r27, [%rd27+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd27+104];
mad.lo.s32 %r47, %r29, %r28, %r47;
div.u32 %r12, %r9, %r27;
add.s64 %rd27, %rd27, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r38, %r13;
mov.u32 %r42, %r12;
mov.u32 %r43, %r12;
mov.u32 %r46, %r47;
@%p5 bra BB35_5;

BB35_6:
mul.lo.s32 %r30, %r7, %r17;
mul.wide.u32 %rd18, %r30, 2;
add.s64 %rd19, %rd2, %rd18;
ld.global.u16 %rs20, [%rd19];

	{ cvt.f32.f16 %f1, %rs20;}


	setp.gt.f32	%p6, %f1, 0f00000000;
@%p6 bra BB35_8;
bra.uni BB35_7;

BB35_8:
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r42, %r46;
ld.local.u64 %rd20, [%rd1];
ld.global.u16 %rs22, [%rd19];

	{ cvt.f32.f16 %f3, %rs22;}


	neg.f32 %f4, %f3;

	{ cvt.rn.f16.f32 %rs23, %f4;}


	
	{ cvt.f32.f16 %f5, %rs23;}


	mul.wide.u32 %rd23, %r32, 2;
add.s64 %rd24, %rd20, %rd23;
ld.u16 %rs25, [%rd24];

	{ cvt.f32.f16 %f6, %rs25;}


	mul.f32 %f7, %f5, %f6;

	{ cvt.rn.f16.f32 %rs27, %f7;}


	bra.uni BB35_9;

BB35_7:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs27, %f2;}



BB35_9:
mul.lo.s32 %r34, %r7, %r18;
mul.wide.u32 %rd25, %r34, 2;
add.s64 %rd26, %rd5, %rd25;
st.global.u16 [%rd26], %rs27;
mov.u32 %r36, %nctaid.x;
mad.lo.s32 %r44, %r36, %r21, %r7;
setp.lt.u32	%p7, %r44, %r19;
@%p7 bra BB35_4;

BB35_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot36[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<20>;
.reg .f32 %f<8>;
.reg .b32 %r<71>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot36;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd3, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
cvta.to.global.u64 %rd2, %rd9;
mov.u32 %r62, 0;
mov.pred %p1, 0;
@%p1 bra BB36_2;

BB36_1:
mul.wide.s32 %rd12, %r62, 8;
add.s64 %rd13, %rd3, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r62, %r62, 1;
setp.lt.u32	%p2, %r62, 27;
@%p2 bra BB36_1;

BB36_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r69, %r42, %r43, %r44;
setp.ge.u32	%p3, %r69, %r32;
@%p3 bra BB36_11;

cvta.to.global.u64 %rd5, %rd10;

BB36_4:
mov.u32 %r64, %r69;
mov.u32 %r10, %r64;
ld.local.u32 %r11, [%rd1+208];
add.s32 %r63, %r11, -1;
mov.u32 %r70, 0;
setp.lt.s32	%p4, %r63, 1;
mov.u32 %r67, %r10;
@%p4 bra BB36_7;

mul.wide.s32 %rd16, %r11, 4;
add.s64 %rd26, %rd1, %rd16;
mov.u32 %r70, 0;
mov.u32 %r68, %r10;

BB36_6:
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r68, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r70, %r49, %r48, %r70;
div.u32 %r68, %r68, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r63, %r63, -1;
setp.gt.s32	%p5, %r63, 0;
mov.u32 %r66, %r68;
mov.u32 %r67, %r66;
@%p5 bra BB36_6;

BB36_7:
mov.u32 %r19, %r67;
mul.hi.u32 %r21, %r10, %r36;
mul.lo.s32 %r50, %r10, %r23;
mul.wide.u32 %rd17, %r50, 2;
add.s64 %rd18, %rd2, %rd17;
ld.global.u16 %rs12, [%rd18];

	{ cvt.f32.f16 %f1, %rs12;}


	setp.gt.f32	%p6, %f1, 0f00000000;
@%p6 bra BB36_9;
bra.uni BB36_8;

BB36_9:
ld.local.u32 %r51, [%rd1+108];
mad.lo.s32 %r52, %r51, %r19, %r70;
ld.local.u64 %rd19, [%rd1];
ld.global.u16 %rs14, [%rd18];

	{ cvt.f32.f16 %f3, %rs14;}


	neg.f32 %f4, %f3;

	{ cvt.rn.f16.f32 %rs15, %f4;}


	
	{ cvt.f32.f16 %f5, %rs15;}


	mul.wide.u32 %rd22, %r52, 2;
add.s64 %rd23, %rd19, %rd22;
ld.u16 %rs17, [%rd23];

	{ cvt.f32.f16 %f6, %rs17;}


	mul.f32 %f7, %f5, %f6;

	{ cvt.rn.f16.f32 %rs19, %f7;}


	bra.uni BB36_10;

BB36_8:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs19, %f2;}



BB36_10:
add.s32 %r54, %r21, %r10;
shr.u32 %r55, %r54, %r37;
mul.lo.s32 %r56, %r55, %r39;
sub.s32 %r57, %r10, %r56;
mul.lo.s32 %r58, %r57, %r35;
mad.lo.s32 %r59, %r34, %r55, %r58;
mul.wide.u32 %rd24, %r59, 2;
add.s64 %rd25, %rd5, %rd24;
st.global.u16 [%rd25], %rs19;
mov.u32 %r61, %nctaid.x;
mad.lo.s32 %r69, %r61, %r42, %r10;
setp.lt.u32	%p7, %r69, %r32;
@%p7 bra BB36_4;

BB36_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot37[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<20>;
.reg .f32 %f<8>;
.reg .b32 %r<77>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot37;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd5, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
cvta.to.global.u64 %rd4, %rd18;
mov.u32 %r55, 0;
mov.pred %p1, 0;
@%p1 bra BB37_2;

BB37_1:
mul.wide.s32 %rd21, %r55, 8;
add.s64 %rd22, %rd5, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p2, %r55, 27;
@%p2 bra BB37_1;

BB37_2:
mov.u32 %r56, 0;
@%p1 bra BB37_4;

BB37_3:
mul.wide.s32 %rd25, %r56, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r56, %r56, 1;
setp.lt.u32	%p4, %r56, 27;
@%p4 bra BB37_3;

BB37_4:
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r69, %r33, %r34, %r35;
setp.ge.u32	%p5, %r69, %r30;
@%p5 bra BB37_15;

ld.local.u32 %r36, [%rd2+208];
add.s32 %r7, %r36, -1;
mul.wide.s32 %rd29, %r36, 4;
add.s64 %rd9, %rd2, %rd29;

BB37_6:
mov.u32 %r59, %r69;
mov.u32 %r8, %r59;
mov.u64 %rd39, %rd9;
mov.u32 %r38, 0;
mov.u32 %r76, %r38;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r57, %r7;
mov.u32 %r67, %r8;
mov.u32 %r68, %r8;
mov.u32 %r75, %r38;
@%p6 bra BB37_8;

BB37_7:
mov.u32 %r10, %r68;
mov.u32 %r9, %r57;
ld.local.u32 %r39, [%rd39+4];
rem.u32 %r40, %r10, %r39;
ld.local.u32 %r41, [%rd39+104];
mad.lo.s32 %r76, %r41, %r40, %r76;
div.u32 %r13, %r10, %r39;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r57, %r14;
mov.u32 %r67, %r13;
mov.u32 %r68, %r13;
mov.u32 %r70, %r76;
mov.u32 %r75, %r70;
@%p7 bra BB37_7;

BB37_8:
mov.u32 %r16, %r75;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r17, %r43, %r67, %r16;
ld.local.u64 %rd13, [%rd2];
ld.local.u32 %r18, [%rd3+208];
add.s32 %r58, %r18, -1;
setp.lt.s32	%p8, %r58, 1;
mov.u32 %r65, %r8;
mov.u32 %r73, %r38;
@%p8 bra BB37_11;

mul.wide.s32 %rd30, %r18, 4;
add.s64 %rd40, %rd3, %rd30;
mov.u32 %r74, 0;
mov.u32 %r66, %r8;

BB37_10:
ld.local.u32 %r46, [%rd40+4];
rem.u32 %r47, %r66, %r46;
ld.local.u32 %r48, [%rd40+104];
mad.lo.s32 %r74, %r48, %r47, %r74;
div.u32 %r66, %r66, %r46;
add.s64 %rd40, %rd40, -4;
add.s32 %r58, %r58, -1;
setp.gt.s32	%p9, %r58, 0;
mov.u32 %r65, %r66;
mov.u32 %r73, %r74;
@%p9 bra BB37_10;

BB37_11:
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r65, %r73;
ld.local.u64 %rd31, [%rd3];
mul.lo.s32 %r51, %r8, %r29;
mul.wide.u32 %rd32, %r51, 2;
add.s64 %rd33, %rd4, %rd32;
ld.global.u16 %rs12, [%rd33];

	{ cvt.f32.f16 %f1, %rs12;}


	setp.gt.f32	%p10, %f1, 0f00000000;
mul.wide.u32 %rd34, %r50, 2;
add.s64 %rd17, %rd31, %rd34;
@%p10 bra BB37_13;
bra.uni BB37_12;

BB37_13:
ld.global.u16 %rs14, [%rd33];

	{ cvt.f32.f16 %f3, %rs14;}


	neg.f32 %f4, %f3;

	{ cvt.rn.f16.f32 %rs15, %f4;}


	
	{ cvt.f32.f16 %f5, %rs15;}


	mul.wide.u32 %rd37, %r17, 2;
add.s64 %rd38, %rd13, %rd37;
ld.u16 %rs17, [%rd38];

	{ cvt.f32.f16 %f6, %rs17;}


	mul.f32 %f7, %f5, %f6;

	{ cvt.rn.f16.f32 %rs19, %f7;}


	bra.uni BB37_14;

BB37_12:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs19, %f2;}



BB37_14:
st.u16 [%rd17], %rs19;
mov.u32 %r54, %nctaid.x;
mad.lo.s32 %r69, %r54, %r33, %r8;
setp.lt.u32	%p11, %r69, %r30;
@%p11 bra BB37_6;

BB37_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<28>;
.reg .f32 %f<8>;
.reg .b32 %r<45>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r44, %r30, %r31, %r32;
setp.ge.u32	%p1, %r44, %r21;
@%p1 bra BB38_6;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd5;

BB38_2:
mul.hi.u32 %r33, %r44, %r24;
add.s32 %r34, %r33, %r44;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r44, %r36;
mul.lo.s32 %r38, %r37, %r23;
mad.lo.s32 %r39, %r22, %r35, %r38;
mul.wide.u32 %rd8, %r39, 2;
add.s64 %rd4, %rd3, %rd8;
ld.global.u16 %rs20, [%rd4];

	{ cvt.f32.f16 %f1, %rs20;}


	setp.gt.f32	%p2, %f1, 0f00000000;
@%p2 bra BB38_4;
bra.uni BB38_3;

BB38_4:
mul.lo.s32 %r40, %r44, %r19;
ld.global.u16 %rs22, [%rd4];

	{ cvt.f32.f16 %f3, %rs22;}


	neg.f32 %f4, %f3;

	{ cvt.rn.f16.f32 %rs23, %f4;}


	
	{ cvt.f32.f16 %f5, %rs23;}


	mul.wide.u32 %rd9, %r40, 2;
add.s64 %rd10, %rd1, %rd9;
ld.global.u16 %rs25, [%rd10];

	{ cvt.f32.f16 %f6, %rs25;}


	mul.f32 %f7, %f5, %f6;

	{ cvt.rn.f16.f32 %rs27, %f7;}


	bra.uni BB38_5;

BB38_3:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs27, %f2;}



BB38_5:
mul.lo.s32 %r41, %r44, %r20;
mul.wide.u32 %rd11, %r41, 2;
add.s64 %rd12, %rd2, %rd11;
st.global.u16 [%rd12], %rs27;
mov.u32 %r43, %nctaid.x;
mad.lo.s32 %r44, %r43, %r30, %r44;
setp.lt.u32	%p3, %r44, %r21;
@%p3 bra BB38_2;

BB38_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<20>;
.reg .f32 %f<8>;
.reg .b32 %r<70>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r24, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r69, %r50, %r51, %r52;
setp.ge.u32	%p1, %r69, %r33;
@%p1 bra BB39_6;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd7;

BB39_2:
mul.hi.u32 %r53, %r69, %r36;
add.s32 %r54, %r53, %r69;
shr.u32 %r55, %r54, %r37;
mul.lo.s32 %r56, %r55, %r39;
sub.s32 %r57, %r69, %r56;
mul.lo.s32 %r58, %r57, %r35;
mad.lo.s32 %r59, %r34, %r55, %r58;
mul.hi.u32 %r14, %r69, %r44;
mul.wide.u32 %rd8, %r59, 2;
add.s64 %rd4, %rd2, %rd8;
ld.global.u16 %rs12, [%rd4];

	{ cvt.f32.f16 %f1, %rs12;}


	setp.gt.f32	%p2, %f1, 0f00000000;
@%p2 bra BB39_4;
bra.uni BB39_3;

BB39_4:
mul.lo.s32 %r60, %r69, %r24;
ld.global.u16 %rs14, [%rd4];

	{ cvt.f32.f16 %f3, %rs14;}


	neg.f32 %f4, %f3;

	{ cvt.rn.f16.f32 %rs15, %f4;}


	
	{ cvt.f32.f16 %f5, %rs15;}


	mul.wide.u32 %rd9, %r60, 2;
add.s64 %rd10, %rd1, %rd9;
ld.global.u16 %rs17, [%rd10];

	{ cvt.f32.f16 %f6, %rs17;}


	mul.f32 %f7, %f5, %f6;

	{ cvt.rn.f16.f32 %rs19, %f7;}


	bra.uni BB39_5;

BB39_3:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs19, %f2;}



BB39_5:
add.s32 %r61, %r14, %r69;
shr.u32 %r62, %r61, %r45;
mul.lo.s32 %r63, %r62, %r47;
sub.s32 %r64, %r69, %r63;
mul.lo.s32 %r65, %r64, %r43;
mad.lo.s32 %r66, %r42, %r62, %r65;
mul.wide.u32 %rd11, %r66, 2;
add.s64 %rd12, %rd3, %rd11;
st.global.u16 [%rd12], %rs19;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r50, %r69;
setp.lt.u32	%p3, %r69, %r33;
@%p3 bra BB39_2;

BB39_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot40[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<20>;
.reg .f32 %f<8>;
.reg .b32 %r<72>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot40;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB40_2;

BB40_1:
mul.wide.s32 %rd15, %r61, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB40_1;

BB40_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB40_10;

cvta.to.global.u64 %rd4, %rd13;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd19, %r44, 4;
add.s64 %rd6, %rd1, %rd19;

BB40_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd25, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB40_6;

BB40_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd25+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd25+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd25, %rd25, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB40_5;

BB40_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd20, [%rd1];
mul.wide.u32 %rd21, %r55, 2;
add.s64 %rd10, %rd5, %rd21;
ld.global.u16 %rs12, [%rd10];

	{ cvt.f32.f16 %f1, %rs12;}


	setp.gt.f32	%p6, %f1, 0f00000000;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd11, %rd20, %rd22;
@%p6 bra BB40_8;
bra.uni BB40_7;

BB40_8:
mul.lo.s32 %r58, %r11, %r30;
ld.global.u16 %rs14, [%rd10];

	{ cvt.f32.f16 %f3, %rs14;}


	neg.f32 %f4, %f3;

	{ cvt.rn.f16.f32 %rs15, %f4;}


	
	{ cvt.f32.f16 %f5, %rs15;}


	mul.wide.u32 %rd23, %r58, 2;
add.s64 %rd24, %rd4, %rd23;
ld.global.u16 %rs17, [%rd24];

	{ cvt.f32.f16 %f6, %rs17;}


	mul.f32 %f7, %f5, %f6;

	{ cvt.rn.f16.f32 %rs19, %f7;}


	bra.uni BB40_9;

BB40_7:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs19, %f2;}



BB40_9:
st.u16 [%rd11], %rs19;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p7, %r68, %r31;
@%p7 bra BB40_4;

BB40_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<20>;
.reg .f32 %f<8>;
.reg .b32 %r<70>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r69, %r49, %r50, %r51;
setp.ge.u32	%p1, %r69, %r32;
@%p1 bra BB41_6;

cvta.to.global.u64 %rd1, %rd7;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB41_2:
mul.hi.u32 %r52, %r69, %r35;
add.s32 %r53, %r52, %r69;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r69, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd8, %r58, 2;
add.s64 %rd4, %rd2, %rd8;
ld.global.u16 %rs12, [%rd4];

	{ cvt.f32.f16 %f1, %rs12;}


	setp.gt.f32	%p2, %f1, 0f00000000;
@%p2 bra BB41_4;
bra.uni BB41_3;

BB41_4:
mul.hi.u32 %r59, %r69, %r43;
add.s32 %r60, %r59, %r69;
shr.u32 %r61, %r60, %r44;
mul.lo.s32 %r62, %r61, %r46;
sub.s32 %r63, %r69, %r62;
mul.lo.s32 %r64, %r63, %r42;
mad.lo.s32 %r65, %r41, %r61, %r64;
ld.global.u16 %rs14, [%rd4];

	{ cvt.f32.f16 %f3, %rs14;}


	neg.f32 %f4, %f3;

	{ cvt.rn.f16.f32 %rs15, %f4;}


	
	{ cvt.f32.f16 %f5, %rs15;}


	mul.wide.u32 %rd9, %r65, 2;
add.s64 %rd10, %rd3, %rd9;
ld.global.u16 %rs17, [%rd10];

	{ cvt.f32.f16 %f6, %rs17;}


	mul.f32 %f7, %f5, %f6;

	{ cvt.rn.f16.f32 %rs19, %f7;}


	bra.uni BB41_5;

BB41_3:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs19, %f2;}



BB41_5:
mul.lo.s32 %r66, %r69, %r31;
mul.wide.u32 %rd11, %r66, 2;
add.s64 %rd12, %rd1, %rd11;
st.global.u16 [%rd12], %rs19;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r49, %r69;
setp.lt.u32	%p3, %r69, %r32;
@%p3 bra BB41_2;

BB41_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<12>;
.reg .f32 %f<8>;
.reg .b32 %r<95>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r61, %r62}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r63, %r64}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r65, %r66}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r69, %ntid.x;
mov.u32 %r70, %ctaid.x;
mov.u32 %r71, %tid.x;
mad.lo.s32 %r94, %r69, %r70, %r71;
setp.ge.u32	%p1, %r94, %r44;
@%p1 bra BB42_6;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd7;

BB42_2:
mul.hi.u32 %r72, %r94, %r47;
add.s32 %r73, %r72, %r94;
shr.u32 %r74, %r73, %r48;
mul.lo.s32 %r75, %r74, %r50;
sub.s32 %r76, %r94, %r75;
mul.lo.s32 %r77, %r76, %r46;
mad.lo.s32 %r78, %r45, %r74, %r77;
mul.hi.u32 %r18, %r94, %r63;
mul.wide.u32 %rd8, %r78, 2;
add.s64 %rd4, %rd1, %rd8;
ld.global.u16 %rs4, [%rd4];

	{ cvt.f32.f16 %f1, %rs4;}


	setp.gt.f32	%p2, %f1, 0f00000000;
@%p2 bra BB42_4;
bra.uni BB42_3;

BB42_4:
mul.hi.u32 %r79, %r94, %r55;
add.s32 %r80, %r79, %r94;
shr.u32 %r81, %r80, %r56;
mul.lo.s32 %r82, %r81, %r58;
sub.s32 %r83, %r94, %r82;
mul.lo.s32 %r84, %r83, %r54;
mad.lo.s32 %r85, %r53, %r81, %r84;
ld.global.u16 %rs6, [%rd4];

	{ cvt.f32.f16 %f3, %rs6;}


	neg.f32 %f4, %f3;

	{ cvt.rn.f16.f32 %rs7, %f4;}


	
	{ cvt.f32.f16 %f5, %rs7;}


	mul.wide.u32 %rd9, %r85, 2;
add.s64 %rd10, %rd2, %rd9;
ld.global.u16 %rs9, [%rd10];

	{ cvt.f32.f16 %f6, %rs9;}


	mul.f32 %f7, %f5, %f6;

	{ cvt.rn.f16.f32 %rs11, %f7;}


	bra.uni BB42_5;

BB42_3:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs11, %f2;}



BB42_5:
add.s32 %r86, %r18, %r94;
shr.u32 %r87, %r86, %r64;
mul.lo.s32 %r88, %r87, %r66;
sub.s32 %r89, %r94, %r88;
mul.lo.s32 %r90, %r89, %r62;
mad.lo.s32 %r91, %r61, %r87, %r90;
mul.wide.u32 %rd11, %r91, 2;
add.s64 %rd12, %rd3, %rd11;
st.global.u16 [%rd12], %rs11;
mov.u32 %r93, %nctaid.x;
mad.lo.s32 %r94, %r93, %r69, %r94;
setp.lt.u32	%p3, %r94, %r44;
@%p3 bra BB42_2;

BB42_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot43[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<12>;
.reg .f32 %f<8>;
.reg .b32 %r<97>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot43;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r59, %r60}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r45, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd15, %SP, 0;
cvta.to.local.u64 %rd1, %rd15;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB43_2;

BB43_1:
mul.wide.s32 %rd16, %r86, 8;
add.s64 %rd17, %rd2, %rd16;
ld.param.u64 %rd18, [%rd17];
add.s64 %rd19, %rd1, %rd16;
st.local.u64 [%rd19], %rd18;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB43_1;

BB43_2:
mov.u32 %r63, %ntid.x;
mov.u32 %r64, %ctaid.x;
mov.u32 %r65, %tid.x;
mad.lo.s32 %r93, %r63, %r64, %r65;
setp.ge.u32	%p3, %r93, %r45;
@%p3 bra BB43_10;

cvta.to.global.u64 %rd4, %rd13;
cvta.to.global.u64 %rd5, %rd14;
ld.local.u32 %r66, [%rd1+208];
add.s32 %r14, %r66, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd20, %r66, 4;
add.s64 %rd7, %rd1, %rd20;

BB43_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r49;
mul.hi.u32 %r18, %r16, %r57;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB43_6;

BB43_5:
mov.u32 %r20, %r92;
mov.u32 %r19, %r87;
ld.local.u32 %r69, [%rd26+4];
rem.u32 %r70, %r20, %r69;
ld.local.u32 %r71, [%rd26+104];
mad.lo.s32 %r96, %r71, %r70, %r96;
div.u32 %r23, %r20, %r69;
add.s64 %rd26, %rd26, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p5, %r24, 0;
mov.u32 %r87, %r24;
mov.u32 %r91, %r23;
mov.u32 %r92, %r23;
mov.u32 %r95, %r96;
@%p5 bra BB43_5;

BB43_6:
add.s32 %r72, %r17, %r16;
shr.u32 %r73, %r72, %r50;
mul.lo.s32 %r74, %r73, %r52;
sub.s32 %r75, %r16, %r74;
mul.lo.s32 %r76, %r75, %r48;
mad.lo.s32 %r77, %r47, %r73, %r76;
add.s32 %r78, %r18, %r16;
shr.u32 %r79, %r78, %r58;
mul.lo.s32 %r80, %r79, %r60;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r56;
mad.lo.s32 %r83, %r55, %r79, %r82;
cvt.u64.u32	%rd11, %r83;
mad.lo.s32 %r27, %r15, %r91, %r95;
mul.wide.u32 %rd21, %r77, 2;
add.s64 %rd12, %rd4, %rd21;
ld.global.u16 %rs4, [%rd12];

	{ cvt.f32.f16 %f1, %rs4;}


	setp.gt.f32	%p6, %f1, 0f00000000;
@%p6 bra BB43_8;
bra.uni BB43_7;

BB43_8:
ld.global.u16 %rs6, [%rd12];

	{ cvt.f32.f16 %f3, %rs6;}


	neg.f32 %f4, %f3;

	{ cvt.rn.f16.f32 %rs7, %f4;}


	
	{ cvt.f32.f16 %f5, %rs7;}


	shl.b64 %rd22, %rd11, 1;
add.s64 %rd23, %rd5, %rd22;
ld.global.u16 %rs9, [%rd23];

	{ cvt.f32.f16 %f6, %rs9;}


	mul.f32 %f7, %f5, %f6;

	{ cvt.rn.f16.f32 %rs11, %f7;}


	bra.uni BB43_9;

BB43_7:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs11, %f2;}



BB43_9:
mul.wide.u32 %rd24, %r27, 2;
add.s64 %rd25, %rd6, %rd24;
st.u16 [%rd25], %rs11;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r63, %r16;
setp.lt.u32	%p7, %r93, %r45;
@%p7 bra BB43_4;

BB43_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot44[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<20>;
.reg .f32 %f<8>;
.reg .b32 %r<72>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot44;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB44_2;

BB44_1:
mul.wide.s32 %rd14, %r61, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB44_1;

BB44_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB44_10;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd18, %r44, 4;
add.s64 %rd6, %rd1, %rd18;

BB44_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd25, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB44_6;

BB44_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd25+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd25+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd25, %rd25, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB44_5;

BB44_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd19, %r55, 2;
add.s64 %rd10, %rd5, %rd19;
ld.global.u16 %rs12, [%rd10];

	{ cvt.f32.f16 %f1, %rs12;}


	setp.gt.f32	%p6, %f1, 0f00000000;
@%p6 bra BB44_8;
bra.uni BB44_7;

BB44_8:
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd20, [%rd1];
ld.global.u16 %rs14, [%rd10];

	{ cvt.f32.f16 %f3, %rs14;}


	neg.f32 %f4, %f3;

	{ cvt.rn.f16.f32 %rs15, %f4;}


	
	{ cvt.f32.f16 %f5, %rs15;}


	mul.wide.u32 %rd21, %r57, 2;
add.s64 %rd22, %rd20, %rd21;
ld.u16 %rs17, [%rd22];

	{ cvt.f32.f16 %f6, %rs17;}


	mul.f32 %f7, %f5, %f6;

	{ cvt.rn.f16.f32 %rs19, %f7;}


	bra.uni BB44_9;

BB44_7:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs19, %f2;}



BB44_9:
mul.lo.s32 %r58, %r11, %r30;
mul.wide.u32 %rd23, %r58, 2;
add.s64 %rd24, %rd4, %rd23;
st.global.u16 [%rd24], %rs19;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p7, %r68, %r31;
@%p7 bra BB44_4;

BB44_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot45[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<12>;
.reg .f32 %f<8>;
.reg .b32 %r<97>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot45;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r59, %r60}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r45, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB45_2;

BB45_1:
mul.wide.s32 %rd15, %r86, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB45_1;

BB45_2:
mov.u32 %r63, %ntid.x;
mov.u32 %r64, %ctaid.x;
mov.u32 %r65, %tid.x;
mad.lo.s32 %r93, %r63, %r64, %r65;
setp.ge.u32	%p3, %r93, %r45;
@%p3 bra BB45_10;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd13;
ld.local.u32 %r66, [%rd1+208];
add.s32 %r14, %r66, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd19, %r66, 4;
add.s64 %rd7, %rd1, %rd19;

BB45_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd25, %rd7;
mul.hi.u32 %r17, %r16, %r49;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB45_6;

BB45_5:
mov.u32 %r19, %r92;
mov.u32 %r18, %r87;
ld.local.u32 %r69, [%rd25+4];
rem.u32 %r70, %r19, %r69;
ld.local.u32 %r71, [%rd25+104];
mad.lo.s32 %r96, %r71, %r70, %r96;
div.u32 %r22, %r19, %r69;
add.s64 %rd25, %rd25, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r87, %r23;
mov.u32 %r91, %r22;
mov.u32 %r92, %r22;
mov.u32 %r95, %r96;
@%p5 bra BB45_5;

BB45_6:
add.s32 %r72, %r17, %r16;
shr.u32 %r73, %r72, %r50;
mul.lo.s32 %r74, %r73, %r52;
sub.s32 %r75, %r16, %r74;
mul.lo.s32 %r76, %r75, %r48;
mad.lo.s32 %r77, %r47, %r73, %r76;
mad.lo.s32 %r26, %r15, %r91, %r95;
mul.hi.u32 %r27, %r16, %r57;
mul.wide.u32 %rd20, %r77, 2;
add.s64 %rd11, %rd4, %rd20;
ld.global.u16 %rs4, [%rd11];

	{ cvt.f32.f16 %f1, %rs4;}


	setp.gt.f32	%p6, %f1, 0f00000000;
@%p6 bra BB45_8;
bra.uni BB45_7;

BB45_8:
ld.global.u16 %rs6, [%rd11];

	{ cvt.f32.f16 %f3, %rs6;}


	neg.f32 %f4, %f3;

	{ cvt.rn.f16.f32 %rs7, %f4;}


	
	{ cvt.f32.f16 %f5, %rs7;}


	mul.wide.u32 %rd21, %r26, 2;
add.s64 %rd22, %rd6, %rd21;
ld.u16 %rs9, [%rd22];

	{ cvt.f32.f16 %f6, %rs9;}


	mul.f32 %f7, %f5, %f6;

	{ cvt.rn.f16.f32 %rs11, %f7;}


	bra.uni BB45_9;

BB45_7:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs11, %f2;}



BB45_9:
add.s32 %r78, %r27, %r16;
shr.u32 %r79, %r78, %r58;
mul.lo.s32 %r80, %r79, %r60;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r56;
mad.lo.s32 %r83, %r55, %r79, %r82;
mul.wide.u32 %rd23, %r83, 2;
add.s64 %rd24, %rd5, %rd23;
st.global.u16 [%rd24], %rs11;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r63, %r16;
setp.lt.u32	%p7, %r93, %r45;
@%p7 bra BB45_4;

BB45_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot46[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<12>;
.reg .f32 %f<8>;
.reg .b32 %r<100>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot46;
cvta.local.u64 %SP, %rd41;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd21, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd2, %rd22;
add.u64 %rd23, %SP, 0;
cvta.to.local.u64 %rd3, %rd23;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB46_2;

BB46_1:
mul.wide.s32 %rd24, %r78, 8;
add.s64 %rd25, %rd4, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd2, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB46_1;

BB46_2:
mov.u32 %r79, 0;
@%p1 bra BB46_4;

BB46_3:
mul.wide.s32 %rd28, %r79, 8;
add.s64 %rd29, %rd1, %rd28;
ld.param.u64 %rd30, [%rd29];
add.s64 %rd31, %rd3, %rd28;
st.local.u64 [%rd31], %rd30;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB46_3;

BB46_4:
mov.u32 %r55, %ntid.x;
mov.u32 %r56, %ctaid.x;
mov.u32 %r57, %tid.x;
mad.lo.s32 %r92, %r55, %r56, %r57;
setp.ge.u32	%p5, %r92, %r44;
@%p5 bra BB46_14;

cvta.to.global.u64 %rd8, %rd21;
ld.local.u32 %r58, [%rd2+208];
add.s32 %r11, %r58, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r59, [%rd3+208];
add.s32 %r13, %r59, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd32, %r58, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r59, 4;
add.s64 %rd12, %rd3, %rd33;

BB46_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd39, %rd11;
mul.hi.u32 %r16, %r15, %r48;
mov.u32 %r61, 0;
mov.u32 %r99, %r61;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r61;
@%p6 bra BB46_8;

BB46_7:
mov.u32 %r18, %r91;
mov.u32 %r17, %r80;
ld.local.u32 %r62, [%rd39+4];
rem.u32 %r63, %r18, %r62;
ld.local.u32 %r64, [%rd39+104];
mad.lo.s32 %r99, %r64, %r63, %r99;
div.u32 %r21, %r18, %r62;
add.s64 %rd39, %rd39, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r80, %r22;
mov.u32 %r90, %r21;
mov.u32 %r91, %r21;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB46_7;

BB46_8:
mov.u32 %r24, %r98;
add.s32 %r67, %r16, %r15;
shr.u32 %r68, %r67, %r49;
mul.lo.s32 %r69, %r68, %r51;
sub.s32 %r70, %r15, %r69;
mul.lo.s32 %r71, %r70, %r47;
mad.lo.s32 %r72, %r46, %r68, %r71;
cvt.u64.u32	%rd16, %r72;
mov.u64 %rd40, %rd12;
mad.lo.s32 %r25, %r12, %r90, %r24;
mov.u32 %r97, %r61;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r61;
@%p8 bra BB46_10;

BB46_9:
mov.u32 %r26, %r81;
ld.local.u32 %r73, [%rd40+4];
rem.u32 %r74, %r89, %r73;
ld.local.u32 %r75, [%rd40+104];
mad.lo.s32 %r97, %r75, %r74, %r97;
div.u32 %r89, %r89, %r73;
add.s64 %rd40, %rd40, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB46_9;

BB46_10:
mad.lo.s32 %r34, %r14, %r88, %r96;
shl.b64 %rd34, %rd16, 1;
add.s64 %rd20, %rd8, %rd34;
ld.global.u16 %rs4, [%rd20];

	{ cvt.f32.f16 %f1, %rs4;}


	setp.gt.f32	%p10, %f1, 0f00000000;
@%p10 bra BB46_12;
bra.uni BB46_11;

BB46_12:
ld.global.u16 %rs6, [%rd20];

	{ cvt.f32.f16 %f3, %rs6;}


	neg.f32 %f4, %f3;

	{ cvt.rn.f16.f32 %rs7, %f4;}


	
	{ cvt.f32.f16 %f5, %rs7;}


	mul.wide.u32 %rd35, %r25, 2;
add.s64 %rd36, %rd9, %rd35;
ld.u16 %rs9, [%rd36];

	{ cvt.f32.f16 %f6, %rs9;}


	mul.f32 %f7, %f5, %f6;

	{ cvt.rn.f16.f32 %rs11, %f7;}


	bra.uni BB46_13;

BB46_11:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs11, %f2;}



BB46_13:
mul.wide.u32 %rd37, %r34, 2;
add.s64 %rd38, %rd10, %rd37;
st.u16 [%rd38], %rs11;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r55, %r15;
setp.lt.u32	%p11, %r92, %r44;
@%p11 bra BB46_6;

BB46_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot47[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<28>;
.reg .f32 %f<8>;
.reg .b32 %r<47>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot47;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB47_2;

BB47_1:
mul.wide.s32 %rd14, %r36, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB47_1;

BB47_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r43, %r21, %r22, %r23;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB47_10;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd18, %r24, 4;
add.s64 %rd6, %rd1, %rd18;

BB47_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd25, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB47_6;

BB47_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r27, [%rd25+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd25+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r12, %r9, %r27;
add.s64 %rd25, %rd25, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB47_5;

BB47_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r41, %r45;
ld.local.u64 %rd19, [%rd1];
mul.wide.u32 %rd20, %r31, 2;
add.s64 %rd10, %rd19, %rd20;
ld.u16 %rs20, [%rd10];

	{ cvt.f32.f16 %f1, %rs20;}


	setp.gt.f32	%p6, %f1, 0f00000000;
@%p6 bra BB47_8;
bra.uni BB47_7;

BB47_8:
mul.lo.s32 %r32, %r7, %r17;
ld.u16 %rs22, [%rd10];

	{ cvt.f32.f16 %f3, %rs22;}


	neg.f32 %f4, %f3;

	{ cvt.rn.f16.f32 %rs23, %f4;}


	
	{ cvt.f32.f16 %f5, %rs23;}


	mul.wide.u32 %rd21, %r32, 2;
add.s64 %rd22, %rd4, %rd21;
ld.global.u16 %rs25, [%rd22];

	{ cvt.f32.f16 %f6, %rs25;}


	mul.f32 %f7, %f5, %f6;

	{ cvt.rn.f16.f32 %rs27, %f7;}


	bra.uni BB47_9;

BB47_7:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs27, %f2;}



BB47_9:
mul.lo.s32 %r33, %r7, %r18;
mul.wide.u32 %rd23, %r33, 2;
add.s64 %rd24, %rd5, %rd23;
st.global.u16 [%rd24], %rs27;
mov.u32 %r35, %nctaid.x;
mad.lo.s32 %r43, %r35, %r21, %r7;
setp.lt.u32	%p7, %r43, %r19;
@%p7 bra BB47_4;

BB47_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot48[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<20>;
.reg .f32 %f<8>;
.reg .b32 %r<70>;
.reg .b64 %rd<26>;


mov.u64 %rd25, __local_depot48;
cvta.local.u64 %SP, %rd25;
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB48_2;

BB48_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB48_1;

BB48_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r68, %r42, %r43, %r44;
setp.ge.u32	%p3, %r68, %r32;
@%p3 bra BB48_11;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;

BB48_4:
mov.u32 %r63, %r68;
mov.u32 %r10, %r63;
ld.local.u32 %r11, [%rd1+208];
add.s32 %r62, %r11, -1;
mov.u32 %r69, 0;
setp.lt.s32	%p4, %r62, 1;
mov.u32 %r66, %r10;
@%p4 bra BB48_7;

mul.wide.s32 %rd17, %r11, 4;
add.s64 %rd24, %rd1, %rd17;
mov.u32 %r69, 0;
mov.u32 %r67, %r10;

BB48_6:
ld.local.u32 %r47, [%rd24+4];
rem.u32 %r48, %r67, %r47;
ld.local.u32 %r49, [%rd24+104];
mad.lo.s32 %r69, %r49, %r48, %r69;
div.u32 %r67, %r67, %r47;
add.s64 %rd24, %rd24, -4;
add.s32 %r62, %r62, -1;
setp.gt.s32	%p5, %r62, 0;
mov.u32 %r65, %r67;
mov.u32 %r66, %r65;
@%p5 bra BB48_6;

BB48_7:
mov.u32 %r19, %r66;
ld.local.u32 %r50, [%rd1+108];
mad.lo.s32 %r51, %r50, %r19, %r69;
mul.hi.u32 %r21, %r10, %r36;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r51, 2;
add.s64 %rd9, %rd18, %rd19;
ld.u16 %rs12, [%rd9];

	{ cvt.f32.f16 %f1, %rs12;}


	setp.gt.f32	%p6, %f1, 0f00000000;
@%p6 bra BB48_9;
bra.uni BB48_8;

BB48_9:
mul.lo.s32 %r52, %r10, %r23;
ld.u16 %rs14, [%rd9];

	{ cvt.f32.f16 %f3, %rs14;}


	neg.f32 %f4, %f3;

	{ cvt.rn.f16.f32 %rs15, %f4;}


	
	{ cvt.f32.f16 %f5, %rs15;}


	mul.wide.u32 %rd20, %r52, 2;
add.s64 %rd21, %rd4, %rd20;
ld.global.u16 %rs17, [%rd21];

	{ cvt.f32.f16 %f6, %rs17;}


	mul.f32 %f7, %f5, %f6;

	{ cvt.rn.f16.f32 %rs19, %f7;}


	bra.uni BB48_10;

BB48_8:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs19, %f2;}



BB48_10:
add.s32 %r53, %r21, %r10;
shr.u32 %r54, %r53, %r37;
mul.lo.s32 %r55, %r54, %r39;
sub.s32 %r56, %r10, %r55;
mul.lo.s32 %r57, %r56, %r35;
mad.lo.s32 %r58, %r34, %r54, %r57;
mul.wide.u32 %rd22, %r58, 2;
add.s64 %rd23, %rd5, %rd22;
st.global.u16 [%rd23], %rs19;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r42, %r10;
setp.lt.u32	%p7, %r68, %r32;
@%p7 bra BB48_4;

BB48_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot49[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<20>;
.reg .f32 %f<8>;
.reg .b32 %r<76>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot49;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB49_2;

BB49_1:
mul.wide.s32 %rd22, %r54, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB49_1;

BB49_2:
mov.u32 %r55, 0;
@%p1 bra BB49_4;

BB49_3:
mul.wide.s32 %rd26, %r55, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB49_3;

BB49_4:
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r68, %r33, %r34, %r35;
setp.ge.u32	%p5, %r68, %r30;
@%p5 bra BB49_15;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r36, [%rd2+208];
add.s32 %r7, %r36, -1;
mul.wide.s32 %rd30, %r36, 4;
add.s64 %rd9, %rd2, %rd30;

BB49_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd37, %rd9;
mov.u32 %r38, 0;
mov.u32 %r75, %r38;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r38;
@%p6 bra BB49_8;

BB49_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r39, [%rd37+4];
rem.u32 %r40, %r10, %r39;
ld.local.u32 %r41, [%rd37+104];
mad.lo.s32 %r75, %r41, %r40, %r75;
div.u32 %r13, %r10, %r39;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB49_7;

BB49_8:
mov.u32 %r16, %r74;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r17, %r43, %r66, %r16;
ld.local.u64 %rd13, [%rd2];
ld.local.u32 %r18, [%rd3+208];
add.s32 %r57, %r18, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r38;
@%p8 bra BB49_11;

mul.wide.s32 %rd31, %r18, 4;
add.s64 %rd38, %rd3, %rd31;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB49_10:
ld.local.u32 %r46, [%rd38+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd38+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd38, %rd38, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB49_10;

BB49_11:
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r64, %r72;
ld.local.u64 %rd32, [%rd3];
mul.wide.u32 %rd33, %r17, 2;
add.s64 %rd17, %rd13, %rd33;
ld.u16 %rs12, [%rd17];

	{ cvt.f32.f16 %f1, %rs12;}


	setp.gt.f32	%p10, %f1, 0f00000000;
mul.wide.u32 %rd34, %r50, 2;
add.s64 %rd18, %rd32, %rd34;
@%p10 bra BB49_13;
bra.uni BB49_12;

BB49_13:
mul.lo.s32 %r51, %r8, %r29;
ld.u16 %rs14, [%rd17];

	{ cvt.f32.f16 %f3, %rs14;}


	neg.f32 %f4, %f3;

	{ cvt.rn.f16.f32 %rs15, %f4;}


	
	{ cvt.f32.f16 %f5, %rs15;}


	mul.wide.u32 %rd35, %r51, 2;
add.s64 %rd36, %rd8, %rd35;
ld.global.u16 %rs17, [%rd36];

	{ cvt.f32.f16 %f6, %rs17;}


	mul.f32 %f7, %f5, %f6;

	{ cvt.rn.f16.f32 %rs19, %f7;}


	bra.uni BB49_14;

BB49_12:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs19, %f2;}



BB49_14:
st.u16 [%rd18], %rs19;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r33, %r8;
setp.lt.u32	%p11, %r68, %r30;
@%p11 bra BB49_6;

BB49_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot50[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<20>;
.reg .f32 %f<8>;
.reg .b32 %r<72>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot50;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB50_2;

BB50_1:
mul.wide.s32 %rd14, %r61, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB50_1;

BB50_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB50_10;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
mul.wide.s32 %rd18, %r43, 4;
add.s64 %rd6, %rd1, %rd18;

BB50_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd25, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB50_6;

BB50_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd25+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd25+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd25, %rd25, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB50_5;

BB50_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd19, [%rd1];
mul.wide.u32 %rd20, %r50, 2;
add.s64 %rd10, %rd19, %rd20;
ld.u16 %rs12, [%rd10];

	{ cvt.f32.f16 %f1, %rs12;}


	setp.gt.f32	%p6, %f1, 0f00000000;
@%p6 bra BB50_8;
bra.uni BB50_7;

BB50_8:
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
ld.u16 %rs14, [%rd10];

	{ cvt.f32.f16 %f3, %rs14;}


	neg.f32 %f4, %f3;

	{ cvt.rn.f16.f32 %rs15, %f4;}


	
	{ cvt.f32.f16 %f5, %rs15;}


	mul.wide.u32 %rd21, %r57, 2;
add.s64 %rd22, %rd5, %rd21;
ld.global.u16 %rs17, [%rd22];

	{ cvt.f32.f16 %f6, %rs17;}


	mul.f32 %f7, %f5, %f6;

	{ cvt.rn.f16.f32 %rs19, %f7;}


	bra.uni BB50_9;

BB50_7:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs19, %f2;}



BB50_9:
mul.lo.s32 %r58, %r11, %r29;
mul.wide.u32 %rd23, %r58, 2;
add.s64 %rd24, %rd4, %rd23;
st.global.u16 [%rd24], %rs19;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p7, %r68, %r30;
@%p7 bra BB50_4;

BB50_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot51[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<12>;
.reg .f32 %f<8>;
.reg .b32 %r<97>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot51;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB51_2;

BB51_1:
mul.wide.s32 %rd15, %r86, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB51_1;

BB51_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r93, %r61, %r62, %r63;
setp.ge.u32	%p3, %r93, %r43;
@%p3 bra BB51_10;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd13;
ld.local.u32 %r64, [%rd1+208];
add.s32 %r14, %r64, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd19, %r64, 4;
add.s64 %rd7, %rd1, %rd19;

BB51_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd25, %rd7;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB51_6;

BB51_5:
mov.u32 %r18, %r92;
mov.u32 %r17, %r87;
ld.local.u32 %r67, [%rd25+4];
rem.u32 %r68, %r18, %r67;
ld.local.u32 %r69, [%rd25+104];
mad.lo.s32 %r96, %r69, %r68, %r96;
div.u32 %r21, %r18, %r67;
add.s64 %rd25, %rd25, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r87, %r22;
mov.u32 %r91, %r21;
mov.u32 %r92, %r21;
mov.u32 %r95, %r96;
@%p5 bra BB51_5;

BB51_6:
mad.lo.s32 %r70, %r15, %r91, %r95;
mul.hi.u32 %r25, %r16, %r55;
mul.wide.u32 %rd20, %r70, 2;
add.s64 %rd11, %rd6, %rd20;
ld.u16 %rs4, [%rd11];

	{ cvt.f32.f16 %f1, %rs4;}


	setp.gt.f32	%p6, %f1, 0f00000000;
@%p6 bra BB51_8;
bra.uni BB51_7;

BB51_8:
mul.hi.u32 %r71, %r16, %r47;
add.s32 %r72, %r71, %r16;
shr.u32 %r73, %r72, %r48;
mul.lo.s32 %r74, %r73, %r50;
sub.s32 %r75, %r16, %r74;
mul.lo.s32 %r76, %r75, %r46;
mad.lo.s32 %r77, %r45, %r73, %r76;
ld.u16 %rs6, [%rd11];

	{ cvt.f32.f16 %f3, %rs6;}


	neg.f32 %f4, %f3;

	{ cvt.rn.f16.f32 %rs7, %f4;}


	
	{ cvt.f32.f16 %f5, %rs7;}


	mul.wide.u32 %rd21, %r77, 2;
add.s64 %rd22, %rd4, %rd21;
ld.global.u16 %rs9, [%rd22];

	{ cvt.f32.f16 %f6, %rs9;}


	mul.f32 %f7, %f5, %f6;

	{ cvt.rn.f16.f32 %rs11, %f7;}


	bra.uni BB51_9;

BB51_7:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs11, %f2;}



BB51_9:
add.s32 %r78, %r25, %r16;
shr.u32 %r79, %r78, %r56;
mul.lo.s32 %r80, %r79, %r58;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r54;
mad.lo.s32 %r83, %r53, %r79, %r82;
mul.wide.u32 %rd23, %r83, 2;
add.s64 %rd24, %rd5, %rd23;
st.global.u16 [%rd24], %rs11;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r61, %r16;
setp.lt.u32	%p7, %r93, %r43;
@%p7 bra BB51_4;

BB51_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot52[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<12>;
.reg .f32 %f<8>;
.reg .b32 %r<100>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot52;
cvta.local.u64 %SP, %rd41;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd21, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd2, %rd22;
add.u64 %rd23, %SP, 0;
cvta.to.local.u64 %rd3, %rd23;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB52_2;

BB52_1:
mul.wide.s32 %rd24, %r78, 8;
add.s64 %rd25, %rd4, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd2, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB52_1;

BB52_2:
mov.u32 %r79, 0;
@%p1 bra BB52_4;

BB52_3:
mul.wide.s32 %rd28, %r79, 8;
add.s64 %rd29, %rd1, %rd28;
ld.param.u64 %rd30, [%rd29];
add.s64 %rd31, %rd3, %rd28;
st.local.u64 [%rd31], %rd30;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB52_3;

BB52_4:
mov.u32 %r55, %ntid.x;
mov.u32 %r56, %ctaid.x;
mov.u32 %r57, %tid.x;
mad.lo.s32 %r92, %r55, %r56, %r57;
setp.ge.u32	%p5, %r92, %r44;
@%p5 bra BB52_14;

cvta.to.global.u64 %rd8, %rd21;
ld.local.u32 %r58, [%rd2+208];
add.s32 %r11, %r58, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r59, [%rd3+208];
add.s32 %r13, %r59, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd32, %r58, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r59, 4;
add.s64 %rd12, %rd3, %rd33;

BB52_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd39, %rd11;
mov.u32 %r61, 0;
mov.u32 %r99, %r61;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r61;
@%p6 bra BB52_8;

BB52_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r62, [%rd39+4];
rem.u32 %r63, %r17, %r62;
ld.local.u32 %r64, [%rd39+104];
mad.lo.s32 %r99, %r64, %r63, %r99;
div.u32 %r20, %r17, %r62;
add.s64 %rd39, %rd39, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB52_7;

BB52_8:
mov.u32 %r23, %r98;
mov.u64 %rd40, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mul.hi.u32 %r25, %r15, %r48;
mov.u32 %r97, %r61;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r61;
@%p8 bra BB52_10;

BB52_9:
mov.u32 %r26, %r81;
ld.local.u32 %r67, [%rd40+4];
rem.u32 %r68, %r89, %r67;
ld.local.u32 %r69, [%rd40+104];
mad.lo.s32 %r97, %r69, %r68, %r97;
div.u32 %r89, %r89, %r67;
add.s64 %rd40, %rd40, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB52_9;

BB52_10:
add.s32 %r70, %r25, %r15;
shr.u32 %r71, %r70, %r49;
mul.lo.s32 %r72, %r71, %r51;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r47;
mad.lo.s32 %r75, %r46, %r71, %r74;
cvt.u64.u32	%rd19, %r75;
mad.lo.s32 %r34, %r14, %r88, %r96;
mul.wide.u32 %rd34, %r24, 2;
add.s64 %rd20, %rd9, %rd34;
ld.u16 %rs4, [%rd20];

	{ cvt.f32.f16 %f1, %rs4;}


	setp.gt.f32	%p10, %f1, 0f00000000;
@%p10 bra BB52_12;
bra.uni BB52_11;

BB52_12:
ld.u16 %rs6, [%rd20];

	{ cvt.f32.f16 %f3, %rs6;}


	neg.f32 %f4, %f3;

	{ cvt.rn.f16.f32 %rs7, %f4;}


	
	{ cvt.f32.f16 %f5, %rs7;}


	shl.b64 %rd35, %rd19, 1;
add.s64 %rd36, %rd8, %rd35;
ld.global.u16 %rs9, [%rd36];

	{ cvt.f32.f16 %f6, %rs9;}


	mul.f32 %f7, %f5, %f6;

	{ cvt.rn.f16.f32 %rs11, %f7;}


	bra.uni BB52_13;

BB52_11:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs11, %f2;}



BB52_13:
mul.wide.u32 %rd37, %r34, 2;
add.s64 %rd38, %rd10, %rd37;
st.u16 [%rd38], %rs11;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r55, %r15;
setp.lt.u32	%p11, %r92, %r44;
@%p11 bra BB52_6;

BB52_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot53[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<20>;
.reg .f32 %f<8>;
.reg .b32 %r<75>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot53;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r53, 0;
mov.pred %p1, 0;
@%p1 bra BB53_2;

BB53_1:
mul.wide.s32 %rd21, %r53, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r53, %r53, 1;
setp.lt.u32	%p2, %r53, 27;
@%p2 bra BB53_1;

BB53_2:
mov.u32 %r54, 0;
@%p1 bra BB53_4;

BB53_3:
mul.wide.s32 %rd25, %r54, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p4, %r54, 27;
@%p4 bra BB53_3;

BB53_4:
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r67, %r33, %r34, %r35;
setp.ge.u32	%p5, %r67, %r30;
@%p5 bra BB53_15;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r36, [%rd2+208];
add.s32 %r7, %r36, -1;
mul.wide.s32 %rd29, %r36, 4;
add.s64 %rd9, %rd2, %rd29;

BB53_6:
mov.u32 %r57, %r67;
mov.u32 %r8, %r57;
mov.u64 %rd37, %rd9;
mov.u32 %r38, 0;
mov.u32 %r74, %r38;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r55, %r7;
mov.u32 %r65, %r8;
mov.u32 %r66, %r8;
mov.u32 %r73, %r38;
@%p6 bra BB53_8;

BB53_7:
mov.u32 %r10, %r66;
mov.u32 %r9, %r55;
ld.local.u32 %r39, [%rd37+4];
rem.u32 %r40, %r10, %r39;
ld.local.u32 %r41, [%rd37+104];
mad.lo.s32 %r74, %r41, %r40, %r74;
div.u32 %r13, %r10, %r39;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r55, %r14;
mov.u32 %r65, %r13;
mov.u32 %r66, %r13;
mov.u32 %r68, %r74;
mov.u32 %r73, %r68;
@%p7 bra BB53_7;

BB53_8:
mov.u32 %r16, %r73;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r17, %r43, %r65, %r16;
ld.local.u64 %rd13, [%rd2];
ld.local.u32 %r18, [%rd3+208];
add.s32 %r56, %r18, -1;
setp.lt.s32	%p8, %r56, 1;
mov.u32 %r63, %r8;
mov.u32 %r71, %r38;
@%p8 bra BB53_11;

mul.wide.s32 %rd30, %r18, 4;
add.s64 %rd38, %rd3, %rd30;
mov.u32 %r72, 0;
mov.u32 %r64, %r8;

BB53_10:
ld.local.u32 %r45, [%rd38+4];
rem.u32 %r46, %r64, %r45;
ld.local.u32 %r47, [%rd38+104];
mad.lo.s32 %r72, %r47, %r46, %r72;
div.u32 %r64, %r64, %r45;
add.s64 %rd38, %rd38, -4;
add.s32 %r56, %r56, -1;
setp.gt.s32	%p9, %r56, 0;
mov.u32 %r63, %r64;
mov.u32 %r71, %r72;
@%p9 bra BB53_10;

BB53_11:
mul.wide.u32 %rd31, %r17, 2;
add.s64 %rd17, %rd13, %rd31;
ld.u16 %rs12, [%rd17];

	{ cvt.f32.f16 %f1, %rs12;}


	setp.gt.f32	%p10, %f1, 0f00000000;
@%p10 bra BB53_13;
bra.uni BB53_12;

BB53_13:
ld.local.u32 %r48, [%rd3+108];
mad.lo.s32 %r49, %r48, %r63, %r71;
ld.local.u64 %rd32, [%rd3];
ld.u16 %rs14, [%rd17];

	{ cvt.f32.f16 %f3, %rs14;}


	neg.f32 %f4, %f3;

	{ cvt.rn.f16.f32 %rs15, %f4;}


	
	{ cvt.f32.f16 %f5, %rs15;}


	mul.wide.u32 %rd33, %r49, 2;
add.s64 %rd34, %rd32, %rd33;
ld.u16 %rs17, [%rd34];

	{ cvt.f32.f16 %f6, %rs17;}


	mul.f32 %f7, %f5, %f6;

	{ cvt.rn.f16.f32 %rs19, %f7;}


	bra.uni BB53_14;

BB53_12:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs19, %f2;}



BB53_14:
mul.lo.s32 %r50, %r8, %r29;
mul.wide.u32 %rd35, %r50, 2;
add.s64 %rd36, %rd8, %rd35;
st.global.u16 [%rd36], %rs19;
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r67, %r52, %r33, %r8;
setp.lt.u32	%p11, %r67, %r30;
@%p11 bra BB53_6;

BB53_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot54[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<12>;
.reg .f32 %f<8>;
.reg .b32 %r<100>;
.reg .b64 %rd<41>;


mov.u64 %rd40, __local_depot54;
cvta.local.u64 %SP, %rd40;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB54_2;

BB54_1:
mul.wide.s32 %rd23, %r78, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB54_1;

BB54_2:
mov.u32 %r79, 0;
@%p1 bra BB54_4;

BB54_3:
mul.wide.s32 %rd27, %r79, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB54_3;

BB54_4:
mov.u32 %r55, %ntid.x;
mov.u32 %r56, %ctaid.x;
mov.u32 %r57, %tid.x;
mad.lo.s32 %r92, %r55, %r56, %r57;
setp.ge.u32	%p5, %r92, %r44;
@%p5 bra BB54_14;

cvta.to.global.u64 %rd8, %rd20;
ld.local.u32 %r58, [%rd2+208];
add.s32 %r11, %r58, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r59, [%rd3+208];
add.s32 %r13, %r59, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd31, %r58, 4;
add.s64 %rd11, %rd2, %rd31;
mul.wide.s32 %rd32, %r59, 4;
add.s64 %rd12, %rd3, %rd32;

BB54_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd38, %rd11;
mov.u32 %r61, 0;
mov.u32 %r99, %r61;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r61;
@%p6 bra BB54_8;

BB54_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r62, [%rd38+4];
rem.u32 %r63, %r17, %r62;
ld.local.u32 %r64, [%rd38+104];
mad.lo.s32 %r99, %r64, %r63, %r99;
div.u32 %r20, %r17, %r62;
add.s64 %rd38, %rd38, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB54_7;

BB54_8:
mov.u32 %r23, %r98;
mov.u64 %rd39, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mov.u32 %r97, %r61;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r61;
@%p8 bra BB54_10;

BB54_9:
mov.u32 %r25, %r81;
ld.local.u32 %r67, [%rd39+4];
rem.u32 %r68, %r89, %r67;
ld.local.u32 %r69, [%rd39+104];
mad.lo.s32 %r97, %r69, %r68, %r97;
div.u32 %r89, %r89, %r67;
add.s64 %rd39, %rd39, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r81, %r30;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB54_9;

BB54_10:
mad.lo.s32 %r33, %r14, %r88, %r96;
mul.hi.u32 %r34, %r15, %r48;
mul.wide.u32 %rd33, %r24, 2;
add.s64 %rd19, %rd9, %rd33;
ld.u16 %rs4, [%rd19];

	{ cvt.f32.f16 %f1, %rs4;}


	setp.gt.f32	%p10, %f1, 0f00000000;
@%p10 bra BB54_12;
bra.uni BB54_11;

BB54_12:
ld.u16 %rs6, [%rd19];

	{ cvt.f32.f16 %f3, %rs6;}


	neg.f32 %f4, %f3;

	{ cvt.rn.f16.f32 %rs7, %f4;}


	
	{ cvt.f32.f16 %f5, %rs7;}


	mul.wide.u32 %rd34, %r33, 2;
add.s64 %rd35, %rd10, %rd34;
ld.u16 %rs9, [%rd35];

	{ cvt.f32.f16 %f6, %rs9;}


	mul.f32 %f7, %f5, %f6;

	{ cvt.rn.f16.f32 %rs11, %f7;}


	bra.uni BB54_13;

BB54_11:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs11, %f2;}



BB54_13:
add.s32 %r70, %r34, %r15;
shr.u32 %r71, %r70, %r49;
mul.lo.s32 %r72, %r71, %r51;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r47;
mad.lo.s32 %r75, %r46, %r71, %r74;
mul.wide.u32 %rd36, %r75, 2;
add.s64 %rd37, %rd8, %rd36;
st.global.u16 [%rd37], %rs11;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r55, %r15;
setp.lt.u32	%p11, %r92, %r44;
@%p11 bra BB54_6;

BB54_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot55[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .b16 %rs<12>;
.reg .f32 %f<8>;
.reg .b32 %r<103>;
.reg .b64 %rd<56>;


mov.u64 %rd55, __local_depot55;
cvta.local.u64 %SP, %rd55;
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd29, %SP, 216;
cvta.to.local.u64 %rd3, %rd29;
add.u64 %rd30, %SP, 432;
cvta.to.local.u64 %rd4, %rd30;
add.u64 %rd31, %SP, 0;
cvta.to.local.u64 %rd5, %rd31;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB55_2;

BB55_1:
mul.wide.s32 %rd32, %r70, 8;
add.s64 %rd33, %rd6, %rd32;
ld.param.u64 %rd34, [%rd33];
add.s64 %rd35, %rd3, %rd32;
st.local.u64 [%rd35], %rd34;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB55_1;

BB55_2:
mov.u32 %r71, 0;
@%p1 bra BB55_4;

BB55_3:
mul.wide.s32 %rd36, %r71, 8;
add.s64 %rd37, %rd1, %rd36;
ld.param.u64 %rd38, [%rd37];
add.s64 %rd39, %rd4, %rd36;
st.local.u64 [%rd39], %rd38;
add.s32 %r71, %r71, 1;
setp.lt.u32	%p4, %r71, 27;
@%p4 bra BB55_3;

BB55_4:
mov.u32 %r72, 0;
@%p1 bra BB55_6;

BB55_5:
mul.wide.s32 %rd40, %r72, 8;
add.s64 %rd41, %rd2, %rd40;
ld.param.u64 %rd42, [%rd41];
add.s64 %rd43, %rd5, %rd40;
st.local.u64 [%rd43], %rd42;
add.s32 %r72, %r72, 1;
setp.lt.u32	%p6, %r72, 27;
@%p6 bra BB55_5;

BB55_6:
mov.u32 %r47, %ntid.x;
mov.u32 %r48, %ctaid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r91, %r47, %r48, %r49;
setp.ge.u32	%p7, %r91, %r43;
@%p7 bra BB55_18;

ld.local.u32 %r50, [%rd3+208];
add.s32 %r8, %r50, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd12, [%rd3];
ld.local.u32 %r51, [%rd4+208];
add.s32 %r10, %r51, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd13, [%rd4];
ld.local.u32 %r52, [%rd5+208];
add.s32 %r12, %r52, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd14, [%rd5];
mul.wide.s32 %rd44, %r50, 4;
add.s64 %rd15, %rd3, %rd44;
mul.wide.s32 %rd45, %r51, 4;
add.s64 %rd16, %rd4, %rd45;
mul.wide.s32 %rd46, %r52, 4;
add.s64 %rd17, %rd5, %rd46;

BB55_8:
mov.u32 %r76, %r91;
mov.u32 %r14, %r76;
mov.u64 %rd52, %rd15;
mov.u32 %r54, 0;
mov.u32 %r102, %r54;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r73, %r8;
mov.u32 %r89, %r14;
mov.u32 %r90, %r14;
mov.u32 %r101, %r54;
@%p8 bra BB55_10;

BB55_9:
mov.u32 %r16, %r90;
mov.u32 %r15, %r73;
ld.local.u32 %r55, [%rd52+4];
rem.u32 %r56, %r16, %r55;
ld.local.u32 %r57, [%rd52+104];
mad.lo.s32 %r102, %r57, %r56, %r102;
div.u32 %r19, %r16, %r55;
add.s64 %rd52, %rd52, -4;
add.s32 %r20, %r15, -1;
setp.gt.s32	%p9, %r20, 0;
mov.u32 %r73, %r20;
mov.u32 %r89, %r19;
mov.u32 %r90, %r19;
mov.u32 %r92, %r102;
mov.u32 %r101, %r92;
@%p9 bra BB55_9;

BB55_10:
mov.u32 %r22, %r101;
mov.u64 %rd53, %rd16;
mad.lo.s32 %r23, %r9, %r89, %r22;
mov.u32 %r100, %r54;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r74, %r10;
mov.u32 %r88, %r14;
mov.u32 %r87, %r14;
mov.u32 %r99, %r54;
@%p10 bra BB55_12;

BB55_11:
mov.u32 %r24, %r74;
ld.local.u32 %r60, [%rd53+4];
rem.u32 %r61, %r88, %r60;
ld.local.u32 %r62, [%rd53+104];
mad.lo.s32 %r100, %r62, %r61, %r100;
div.u32 %r88, %r88, %r60;
add.s64 %rd53, %rd53, -4;
add.s32 %r29, %r24, -1;
setp.gt.s32	%p11, %r29, 0;
mov.u32 %r74, %r29;
mov.u32 %r87, %r88;
mov.u32 %r99, %r100;
@%p11 bra BB55_11;

BB55_12:
cvt.u64.u32	%rd24, %r23;
mov.u64 %rd54, %rd17;
mad.lo.s32 %r32, %r11, %r87, %r99;
mov.u32 %r98, %r54;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r75, %r12;
mov.u32 %r86, %r14;
mov.u32 %r85, %r14;
mov.u32 %r97, %r54;
@%p12 bra BB55_14;

BB55_13:
mov.u32 %r33, %r75;
ld.local.u32 %r65, [%rd54+4];
rem.u32 %r66, %r86, %r65;
ld.local.u32 %r67, [%rd54+104];
mad.lo.s32 %r98, %r67, %r66, %r98;
div.u32 %r86, %r86, %r65;
add.s64 %rd54, %rd54, -4;
add.s32 %r38, %r33, -1;
setp.gt.s32	%p13, %r38, 0;
mov.u32 %r75, %r38;
mov.u32 %r85, %r86;
mov.u32 %r97, %r98;
@%p13 bra BB55_13;

BB55_14:
mad.lo.s32 %r41, %r13, %r85, %r97;
shl.b64 %rd47, %rd24, 1;
add.s64 %rd28, %rd12, %rd47;
ld.u16 %rs4, [%rd28];

	{ cvt.f32.f16 %f1, %rs4;}


	setp.gt.f32	%p14, %f1, 0f00000000;
@%p14 bra BB55_16;
bra.uni BB55_15;

BB55_16:
ld.u16 %rs6, [%rd28];

	{ cvt.f32.f16 %f3, %rs6;}


	neg.f32 %f4, %f3;

	{ cvt.rn.f16.f32 %rs7, %f4;}


	
	{ cvt.f32.f16 %f5, %rs7;}


	mul.wide.u32 %rd48, %r32, 2;
add.s64 %rd49, %rd13, %rd48;
ld.u16 %rs9, [%rd49];

	{ cvt.f32.f16 %f6, %rs9;}


	mul.f32 %f7, %f5, %f6;

	{ cvt.rn.f16.f32 %rs11, %f7;}


	bra.uni BB55_17;

BB55_15:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs11, %f2;}



BB55_17:
mul.wide.u32 %rd50, %r41, 2;
add.s64 %rd51, %rd14, %rd50;
st.u16 [%rd51], %rs11;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r91, %r69, %r47, %r14;
setp.lt.u32	%p15, %r91, %r43;
@%p15 bra BB55_8;

BB55_18:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<12>;
.reg .f32 %f<8>;
.reg .b32 %r<5>;
.reg .b64 %rd<32>;


ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd20, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd21, %r3;
add.s64 %rd31, %rd20, %rd21;
setp.ge.u64	%p1, %rd31, %rd19;
@%p1 bra BB56_6;

cvta.to.global.u64 %rd3, %rd13;
cvta.to.global.u64 %rd5, %rd15;
cvta.to.global.u64 %rd7, %rd17;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd22, %r4;
mul.lo.s64 %rd9, %rd22, %rd1;

BB56_2:
mul.lo.s64 %rd23, %rd31, %rd14;
shl.b64 %rd24, %rd23, 1;
add.s64 %rd11, %rd3, %rd24;
ld.global.u16 %rs4, [%rd11];

	{ cvt.f32.f16 %f1, %rs4;}


	setp.gt.f32	%p2, %f1, 0f00000000;
@%p2 bra BB56_4;
bra.uni BB56_3;

BB56_4:
ld.global.u16 %rs6, [%rd11];

	{ cvt.f32.f16 %f3, %rs6;}


	neg.f32 %f4, %f3;

	{ cvt.rn.f16.f32 %rs7, %f4;}


	
	{ cvt.f32.f16 %f5, %rs7;}


	mul.lo.s64 %rd25, %rd31, %rd16;
shl.b64 %rd26, %rd25, 1;
add.s64 %rd27, %rd5, %rd26;
ld.global.u16 %rs9, [%rd27];

	{ cvt.f32.f16 %f6, %rs9;}


	mul.f32 %f7, %f5, %f6;

	{ cvt.rn.f16.f32 %rs11, %f7;}


	bra.uni BB56_5;

BB56_3:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs11, %f2;}



BB56_5:
mul.lo.s64 %rd28, %rd31, %rd18;
shl.b64 %rd29, %rd28, 1;
add.s64 %rd30, %rd7, %rd29;
st.global.u16 [%rd30], %rs11;
add.s64 %rd31, %rd9, %rd31;
setp.lt.u64	%p3, %rd31, %rd19;
@%p3 bra BB56_2;

BB56_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot57[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<19>;
.reg .b16 %rs<12>;
.reg .f32 %f<8>;
.reg .b32 %r<45>;
.reg .b64 %rd<161>;


mov.u64 %rd160, __local_depot57;
cvta.local.u64 %SP, %rd160;
ld.param.u64 %rd73, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd74, %SP, 416;
cvta.to.local.u64 %rd3, %rd74;
add.u64 %rd75, %SP, 832;
cvta.to.local.u64 %rd4, %rd75;
add.u64 %rd76, %SP, 0;
cvta.to.local.u64 %rd5, %rd76;
mov.u32 %r39, 0;
mov.pred %p1, 0;
@%p1 bra BB57_2;

BB57_1:
mul.wide.s32 %rd77, %r39, 8;
add.s64 %rd78, %rd6, %rd77;
ld.param.u64 %rd79, [%rd78];
add.s64 %rd80, %rd3, %rd77;
st.local.u64 [%rd80], %rd79;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p2, %r39, 52;
@%p2 bra BB57_1;

BB57_2:
mov.u32 %r40, 0;
@%p1 bra BB57_4;

BB57_3:
mul.wide.s32 %rd81, %r40, 8;
add.s64 %rd82, %rd1, %rd81;
ld.param.u64 %rd83, [%rd82];
add.s64 %rd84, %rd4, %rd81;
st.local.u64 [%rd84], %rd83;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p4, %r40, 52;
@%p4 bra BB57_3;

BB57_4:
mov.u32 %r41, 0;
@%p1 bra BB57_6;

BB57_5:
mul.wide.s32 %rd85, %r41, 8;
add.s64 %rd86, %rd2, %rd85;
ld.param.u64 %rd87, [%rd86];
add.s64 %rd88, %rd5, %rd85;
st.local.u64 [%rd88], %rd87;
add.s32 %r41, %r41, 1;
setp.lt.u32	%p6, %r41, 52;
@%p6 bra BB57_5;

BB57_6:
mov.u32 %r19, %ctaid.x;
mov.u32 %r20, %ntid.x;
mul.wide.u32 %rd89, %r20, %r19;
mov.u32 %r21, %tid.x;
cvt.u64.u32	%rd90, %r21;
add.s64 %rd148, %rd89, %rd90;
setp.ge.u64	%p7, %rd148, %rd73;
@%p7 bra BB57_27;

ld.local.u32 %r22, [%rd3+408];
add.s32 %r7, %r22, -1;
ld.local.u64 %rd13, [%rd3+208];
ld.local.u64 %rd14, [%rd3];
ld.local.u32 %r23, [%rd4+408];
add.s32 %r8, %r23, -1;
ld.local.u64 %rd15, [%rd4+208];
ld.local.u64 %rd16, [%rd4];
ld.local.u32 %r24, [%rd5+408];
add.s32 %r9, %r24, -1;
ld.local.u64 %rd17, [%rd5+208];
ld.local.u64 %rd18, [%rd5];
mul.wide.s32 %rd91, %r22, 8;
add.s64 %rd19, %rd3, %rd91;
mul.wide.s32 %rd92, %r23, 8;
add.s64 %rd20, %rd4, %rd92;
mul.wide.s32 %rd93, %r24, 8;
add.s64 %rd21, %rd5, %rd93;

BB57_8:
mov.u64 %rd127, %rd148;
mov.u64 %rd22, %rd127;
mov.u64 %rd121, %rd19;
mov.u64 %rd95, 0;
mov.u64 %rd159, %rd95;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r42, %r7;
mov.u64 %rd145, %rd22;
mov.u64 %rd146, %rd22;
mov.u64 %rd158, %rd95;
@%p8 bra BB57_13;

BB57_9:
mov.u64 %rd25, %rd146;
mov.u32 %r10, %r42;
ld.local.u64 %rd27, [%rd121];
or.b64 %rd96, %rd25, %rd27;
and.b64 %rd97, %rd96, -4294967296;
setp.eq.s64	%p9, %rd97, 0;
@%p9 bra BB57_11;
bra.uni BB57_10;

BB57_11:
cvt.u32.u64	%r25, %rd27;
cvt.u32.u64	%r26, %rd25;
div.u32 %r27, %r26, %r25;
rem.u32 %r28, %r26, %r25;
cvt.u64.u32	%rd147, %r27;
cvt.u64.u32	%rd122, %r28;
bra.uni BB57_12;

BB57_10:
div.u64 %rd147, %rd25, %rd27;
rem.u64 %rd122, %rd25, %rd27;

BB57_12:
mov.u64 %rd32, %rd147;
ld.local.u64 %rd98, [%rd121+200];
mul.lo.s64 %rd99, %rd98, %rd122;
add.s64 %rd159, %rd99, %rd159;
add.s64 %rd121, %rd121, -8;
add.s32 %r11, %r10, -1;
setp.gt.s32	%p10, %r11, 0;
mov.u32 %r42, %r11;
mov.u64 %rd145, %rd32;
mov.u64 %rd146, %rd32;
mov.u64 %rd149, %rd159;
mov.u64 %rd158, %rd149;
@%p10 bra BB57_9;

BB57_13:
mov.u64 %rd37, %rd158;
mov.u64 %rd123, %rd20;
mul.lo.s64 %rd102, %rd13, %rd145;
add.s64 %rd39, %rd102, %rd37;
mov.u64 %rd157, %rd95;
setp.lt.s32	%p11, %r8, 1;
mov.u32 %r43, %r8;
mov.u64 %rd143, %rd22;
mov.u64 %rd142, %rd22;
mov.u64 %rd156, %rd95;
@%p11 bra BB57_18;

BB57_14:
mov.u32 %r12, %r43;
ld.local.u64 %rd43, [%rd123];
or.b64 %rd103, %rd143, %rd43;
and.b64 %rd104, %rd103, -4294967296;
setp.eq.s64	%p12, %rd104, 0;
@%p12 bra BB57_16;
bra.uni BB57_15;

BB57_16:
cvt.u32.u64	%r29, %rd43;
cvt.u32.u64	%r30, %rd143;
div.u32 %r31, %r30, %r29;
rem.u32 %r32, %r30, %r29;
cvt.u64.u32	%rd144, %r31;
cvt.u64.u32	%rd124, %r32;
bra.uni BB57_17;

BB57_15:
div.u64 %rd144, %rd143, %rd43;
rem.u64 %rd124, %rd143, %rd43;

BB57_17:
mov.u64 %rd143, %rd144;
ld.local.u64 %rd105, [%rd123+200];
mul.lo.s64 %rd106, %rd105, %rd124;
add.s64 %rd157, %rd106, %rd157;
add.s64 %rd123, %rd123, -8;
add.s32 %r13, %r12, -1;
setp.gt.s32	%p13, %r13, 0;
mov.u32 %r43, %r13;
mov.u64 %rd142, %rd143;
mov.u64 %rd156, %rd157;
@%p13 bra BB57_14;

BB57_18:
mov.u64 %rd125, %rd21;
mul.lo.s64 %rd109, %rd15, %rd142;
add.s64 %rd55, %rd109, %rd156;
mov.u64 %rd155, %rd95;
setp.lt.s32	%p14, %r9, 1;
mov.u32 %r44, %r9;
mov.u64 %rd140, %rd22;
mov.u64 %rd139, %rd22;
mov.u64 %rd154, %rd95;
@%p14 bra BB57_23;

BB57_19:
mov.u32 %r14, %r44;
ld.local.u64 %rd59, [%rd125];
or.b64 %rd110, %rd140, %rd59;
and.b64 %rd111, %rd110, -4294967296;
setp.eq.s64	%p15, %rd111, 0;
@%p15 bra BB57_21;
bra.uni BB57_20;

BB57_21:
cvt.u32.u64	%r33, %rd59;
cvt.u32.u64	%r34, %rd140;
div.u32 %r35, %r34, %r33;
rem.u32 %r36, %r34, %r33;
cvt.u64.u32	%rd141, %r35;
cvt.u64.u32	%rd126, %r36;
bra.uni BB57_22;

BB57_20:
div.u64 %rd141, %rd140, %rd59;
rem.u64 %rd126, %rd140, %rd59;

BB57_22:
mov.u64 %rd140, %rd141;
ld.local.u64 %rd112, [%rd125+200];
mul.lo.s64 %rd113, %rd112, %rd126;
add.s64 %rd155, %rd113, %rd155;
add.s64 %rd125, %rd125, -8;
add.s32 %r15, %r14, -1;
setp.gt.s32	%p16, %r15, 0;
mov.u32 %r44, %r15;
mov.u64 %rd139, %rd140;
mov.u64 %rd154, %rd155;
@%p16 bra BB57_19;

BB57_23:
mul.lo.s64 %rd114, %rd17, %rd139;
add.s64 %rd70, %rd114, %rd154;
shl.b64 %rd115, %rd39, 1;
add.s64 %rd71, %rd14, %rd115;
ld.u16 %rs4, [%rd71];

	{ cvt.f32.f16 %f1, %rs4;}


	setp.gt.f32	%p17, %f1, 0f00000000;
@%p17 bra BB57_25;
bra.uni BB57_24;

BB57_25:
ld.u16 %rs6, [%rd71];

	{ cvt.f32.f16 %f3, %rs6;}


	neg.f32 %f4, %f3;

	{ cvt.rn.f16.f32 %rs7, %f4;}


	
	{ cvt.f32.f16 %f5, %rs7;}


	shl.b64 %rd116, %rd55, 1;
add.s64 %rd117, %rd16, %rd116;
ld.u16 %rs9, [%rd117];

	{ cvt.f32.f16 %f6, %rs9;}


	mul.f32 %f7, %f5, %f6;

	{ cvt.rn.f16.f32 %rs11, %f7;}


	bra.uni BB57_26;

BB57_24:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs11, %f2;}



BB57_26:
shl.b64 %rd118, %rd70, 1;
add.s64 %rd119, %rd18, %rd118;
st.u16 [%rd119], %rs11;
mov.u32 %r37, %nctaid.x;
mul.wide.u32 %rd120, %r37, %r20;
add.s64 %rd148, %rd120, %rd22;
setp.lt.u64	%p18, %rd148, %rd73;
@%p18 bra BB57_8;

BB57_27:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<25>;
.reg .f32 %f<42>;
.reg .b32 %r<24>;
.reg .b64 %rd<13>;


ld.param.u32 %r7, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r8, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r9, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r10, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r11, %ntid.x;
mov.u32 %r12, %ctaid.x;
mov.u32 %r13, %tid.x;
mad.lo.s32 %r23, %r11, %r12, %r13;
setp.ge.u32	%p1, %r23, %r10;
@%p1 bra BB58_7;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB58_2:
mul.lo.s32 %r14, %r23, %r8;
mul.wide.u32 %rd7, %r14, 4;
add.s64 %rd8, %rd2, %rd7;
ld.global.f32 %f1, [%rd8];
mov.f32 %f41, 0f00000000;
setp.leu.f32	%p2, %f1, 0f00000000;
@%p2 bra BB58_6;

setp.lt.f32	%p3, %f1, 0f00800000;
mul.f32 %f9, %f1, 0f4B000000;
selp.f32	%f2, %f9, %f1, %p3;
selp.f32	%f10, 0fC1B80000, 0f00000000, %p3;
mov.b32 %r15, %f2;
add.s32 %r16, %r15, -1059760811;
and.b32 %r17, %r16, -8388608;
sub.s32 %r18, %r15, %r17;
mov.b32 %f11, %r18;
cvt.rn.f32.s32	%f12, %r17;
mov.f32 %f13, 0f34000000;
fma.rn.f32 %f14, %f12, %f13, %f10;
add.f32 %f15, %f11, 0fBF800000;
mov.f32 %f16, 0f3E1039F6;
mov.f32 %f17, 0fBE055027;
fma.rn.f32 %f18, %f17, %f15, %f16;
mov.f32 %f19, 0fBDF8CDCC;
fma.rn.f32 %f20, %f18, %f15, %f19;
mov.f32 %f21, 0f3E0F2955;
fma.rn.f32 %f22, %f20, %f15, %f21;
mov.f32 %f23, 0fBE2AD8B9;
fma.rn.f32 %f24, %f22, %f15, %f23;
mov.f32 %f25, 0f3E4CED0B;
fma.rn.f32 %f26, %f24, %f15, %f25;
mov.f32 %f27, 0fBE7FFF22;
fma.rn.f32 %f28, %f26, %f15, %f27;
mov.f32 %f29, 0f3EAAAA78;
fma.rn.f32 %f30, %f28, %f15, %f29;
mov.f32 %f31, 0fBF000000;
fma.rn.f32 %f32, %f30, %f15, %f31;
mul.f32 %f33, %f15, %f32;
fma.rn.f32 %f34, %f33, %f15, %f15;
mov.f32 %f35, 0f3F317218;
fma.rn.f32 %f40, %f14, %f35, %f34;
setp.lt.u32	%p4, %r15, 2139095040;
@%p4 bra BB58_5;

mov.f32 %f36, 0f7F800000;
fma.rn.f32 %f40, %f2, %f36, %f36;

BB58_5:
setp.eq.f32	%p5, %f2, 0f00000000;
selp.f32	%f37, 0fFF800000, %f40, %p5;
mul.lo.s32 %r19, %r23, %r7;
mul.wide.u32 %rd9, %r19, 4;
add.s64 %rd10, %rd1, %rd9;
ld.global.f32 %f38, [%rd10];
sub.f32 %f39, %f37, %f38;
mul.f32 %f41, %f1, %f39;

BB58_6:
mul.lo.s32 %r20, %r23, %r9;
mul.wide.u32 %rd11, %r20, 4;
add.s64 %rd12, %rd3, %rd11;
st.global.f32 [%rd12], %f41;
mov.u32 %r22, %nctaid.x;
mad.lo.s32 %r23, %r22, %r11, %r23;
setp.lt.u32	%p6, %r23, %r10;
@%p6 bra BB58_2;

BB58_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<17>;
.reg .f32 %f<42>;
.reg .b32 %r<49>;
.reg .b64 %rd<13>;


ld.param.u32 %r12, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r13, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r23, %r24}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r25, %r26}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r27, %r28}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r48, %r31, %r32, %r33;
setp.ge.u32	%p1, %r48, %r22;
@%p1 bra BB59_7;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB59_2:
mul.lo.s32 %r34, %r48, %r13;
mul.wide.u32 %rd7, %r34, 4;
add.s64 %rd8, %rd2, %rd7;
mul.hi.u32 %r10, %r48, %r25;
ld.global.f32 %f1, [%rd8];
mov.f32 %f41, 0f00000000;
setp.leu.f32	%p2, %f1, 0f00000000;
@%p2 bra BB59_6;

setp.lt.f32	%p3, %f1, 0f00800000;
mul.f32 %f9, %f1, 0f4B000000;
selp.f32	%f2, %f9, %f1, %p3;
selp.f32	%f10, 0fC1B80000, 0f00000000, %p3;
mov.b32 %r35, %f2;
add.s32 %r36, %r35, -1059760811;
and.b32 %r37, %r36, -8388608;
sub.s32 %r38, %r35, %r37;
mov.b32 %f11, %r38;
cvt.rn.f32.s32	%f12, %r37;
mov.f32 %f13, 0f34000000;
fma.rn.f32 %f14, %f12, %f13, %f10;
add.f32 %f15, %f11, 0fBF800000;
mov.f32 %f16, 0f3E1039F6;
mov.f32 %f17, 0fBE055027;
fma.rn.f32 %f18, %f17, %f15, %f16;
mov.f32 %f19, 0fBDF8CDCC;
fma.rn.f32 %f20, %f18, %f15, %f19;
mov.f32 %f21, 0f3E0F2955;
fma.rn.f32 %f22, %f20, %f15, %f21;
mov.f32 %f23, 0fBE2AD8B9;
fma.rn.f32 %f24, %f22, %f15, %f23;
mov.f32 %f25, 0f3E4CED0B;
fma.rn.f32 %f26, %f24, %f15, %f25;
mov.f32 %f27, 0fBE7FFF22;
fma.rn.f32 %f28, %f26, %f15, %f27;
mov.f32 %f29, 0f3EAAAA78;
fma.rn.f32 %f30, %f28, %f15, %f29;
mov.f32 %f31, 0fBF000000;
fma.rn.f32 %f32, %f30, %f15, %f31;
mul.f32 %f33, %f15, %f32;
fma.rn.f32 %f34, %f33, %f15, %f15;
mov.f32 %f35, 0f3F317218;
fma.rn.f32 %f40, %f14, %f35, %f34;
setp.lt.u32	%p4, %r35, 2139095040;
@%p4 bra BB59_5;

mov.f32 %f36, 0f7F800000;
fma.rn.f32 %f40, %f2, %f36, %f36;

BB59_5:
setp.eq.f32	%p5, %f2, 0f00000000;
selp.f32	%f37, 0fFF800000, %f40, %p5;
mul.lo.s32 %r39, %r48, %r12;
mul.wide.u32 %rd9, %r39, 4;
add.s64 %rd10, %rd1, %rd9;
ld.global.f32 %f38, [%rd10];
sub.f32 %f39, %f37, %f38;
mul.f32 %f41, %f1, %f39;

BB59_6:
add.s32 %r40, %r10, %r48;
shr.u32 %r41, %r40, %r26;
mul.lo.s32 %r42, %r41, %r28;
sub.s32 %r43, %r48, %r42;
mul.lo.s32 %r44, %r43, %r24;
mad.lo.s32 %r45, %r23, %r41, %r44;
mul.wide.u32 %rd11, %r45, 4;
add.s64 %rd12, %rd3, %rd11;
st.global.f32 [%rd12], %f41;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r31, %r48;
setp.lt.u32	%p6, %r48, %r22;
@%p6 bra BB59_2;

BB59_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot60[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<17>;
.reg .f32 %f<42>;
.reg .b32 %r<51>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot60;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r40, 0;
mov.pred %p1, 0;
@%p1 bra BB60_2;

BB60_1:
mul.wide.s32 %rd14, %r40, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p2, %r40, 27;
@%p2 bra BB60_1;

BB60_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r47, %r21, %r22, %r23;
setp.ge.u32	%p3, %r47, %r19;
@%p3 bra BB60_11;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd18, %r24, 4;
add.s64 %rd6, %rd1, %rd18;

BB60_4:
mov.u32 %r42, %r47;
mov.u32 %r7, %r42;
mov.u64 %rd26, %rd6;
mov.u32 %r49, 0;
mov.u32 %r50, %r49;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r41, %r6;
mov.u32 %r45, %r7;
mov.u32 %r46, %r7;
@%p4 bra BB60_6;

BB60_5:
mov.u32 %r9, %r46;
mov.u32 %r8, %r41;
ld.local.u32 %r27, [%rd26+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd26+104];
mad.lo.s32 %r50, %r29, %r28, %r50;
div.u32 %r12, %r9, %r27;
add.s64 %rd26, %rd26, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r41, %r13;
mov.u32 %r45, %r12;
mov.u32 %r46, %r12;
mov.u32 %r49, %r50;
@%p5 bra BB60_5;

BB60_6:
mul.lo.s32 %r30, %r7, %r18;
mul.wide.u32 %rd19, %r30, 4;
add.s64 %rd20, %rd5, %rd19;
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r45, %r49;
ld.local.u64 %rd21, [%rd1];
cvta.to.global.u64 %rd22, %rd21;
mul.wide.u32 %rd23, %r32, 4;
add.s64 %rd10, %rd22, %rd23;
ld.global.f32 %f1, [%rd20];
mov.f32 %f41, 0f00000000;
setp.leu.f32	%p6, %f1, 0f00000000;
@%p6 bra BB60_10;

setp.lt.f32	%p7, %f1, 0f00800000;
mul.f32 %f9, %f1, 0f4B000000;
selp.f32	%f2, %f9, %f1, %p7;
selp.f32	%f10, 0fC1B80000, 0f00000000, %p7;
mov.b32 %r33, %f2;
add.s32 %r34, %r33, -1059760811;
and.b32 %r35, %r34, -8388608;
sub.s32 %r36, %r33, %r35;
mov.b32 %f11, %r36;
cvt.rn.f32.s32	%f12, %r35;
mov.f32 %f13, 0f34000000;
fma.rn.f32 %f14, %f12, %f13, %f10;
add.f32 %f15, %f11, 0fBF800000;
mov.f32 %f16, 0f3E1039F6;
mov.f32 %f17, 0fBE055027;
fma.rn.f32 %f18, %f17, %f15, %f16;
mov.f32 %f19, 0fBDF8CDCC;
fma.rn.f32 %f20, %f18, %f15, %f19;
mov.f32 %f21, 0f3E0F2955;
fma.rn.f32 %f22, %f20, %f15, %f21;
mov.f32 %f23, 0fBE2AD8B9;
fma.rn.f32 %f24, %f22, %f15, %f23;
mov.f32 %f25, 0f3E4CED0B;
fma.rn.f32 %f26, %f24, %f15, %f25;
mov.f32 %f27, 0fBE7FFF22;
fma.rn.f32 %f28, %f26, %f15, %f27;
mov.f32 %f29, 0f3EAAAA78;
fma.rn.f32 %f30, %f28, %f15, %f29;
mov.f32 %f31, 0fBF000000;
fma.rn.f32 %f32, %f30, %f15, %f31;
mul.f32 %f33, %f15, %f32;
fma.rn.f32 %f34, %f33, %f15, %f15;
mov.f32 %f35, 0f3F317218;
fma.rn.f32 %f40, %f14, %f35, %f34;
setp.lt.u32	%p8, %r33, 2139095040;
@%p8 bra BB60_9;

mov.f32 %f36, 0f7F800000;
fma.rn.f32 %f40, %f2, %f36, %f36;

BB60_9:
setp.eq.f32	%p9, %f2, 0f00000000;
selp.f32	%f37, 0fFF800000, %f40, %p9;
mul.lo.s32 %r37, %r7, %r17;
mul.wide.u32 %rd24, %r37, 4;
add.s64 %rd25, %rd4, %rd24;
ld.global.f32 %f38, [%rd25];
sub.f32 %f39, %f37, %f38;
mul.f32 %f41, %f1, %f39;

BB60_10:
st.global.f32 [%rd10], %f41;
mov.u32 %r39, %nctaid.x;
mad.lo.s32 %r47, %r39, %r21, %r7;
setp.lt.u32	%p10, %r47, %r19;
@%p10 bra BB60_4;

BB60_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<17>;
.reg .f32 %f<42>;
.reg .b32 %r<49>;
.reg .b64 %rd<13>;


ld.param.u32 %r11, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r48, %r30, %r31, %r32;
setp.ge.u32	%p1, %r48, %r21;
@%p1 bra BB61_7;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd5;

BB61_2:
mul.hi.u32 %r33, %r48, %r24;
add.s32 %r34, %r33, %r48;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r48, %r36;
mul.lo.s32 %r38, %r37, %r23;
mad.lo.s32 %r39, %r22, %r35, %r38;
mul.wide.u32 %rd7, %r39, 4;
add.s64 %rd8, %rd3, %rd7;
ld.global.f32 %f1, [%rd8];
mov.f32 %f41, 0f00000000;
setp.leu.f32	%p2, %f1, 0f00000000;
@%p2 bra BB61_6;

setp.lt.f32	%p3, %f1, 0f00800000;
mul.f32 %f9, %f1, 0f4B000000;
selp.f32	%f2, %f9, %f1, %p3;
selp.f32	%f10, 0fC1B80000, 0f00000000, %p3;
mov.b32 %r40, %f2;
add.s32 %r41, %r40, -1059760811;
and.b32 %r42, %r41, -8388608;
sub.s32 %r43, %r40, %r42;
mov.b32 %f11, %r43;
cvt.rn.f32.s32	%f12, %r42;
mov.f32 %f13, 0f34000000;
fma.rn.f32 %f14, %f12, %f13, %f10;
add.f32 %f15, %f11, 0fBF800000;
mov.f32 %f16, 0f3E1039F6;
mov.f32 %f17, 0fBE055027;
fma.rn.f32 %f18, %f17, %f15, %f16;
mov.f32 %f19, 0fBDF8CDCC;
fma.rn.f32 %f20, %f18, %f15, %f19;
mov.f32 %f21, 0f3E0F2955;
fma.rn.f32 %f22, %f20, %f15, %f21;
mov.f32 %f23, 0fBE2AD8B9;
fma.rn.f32 %f24, %f22, %f15, %f23;
mov.f32 %f25, 0f3E4CED0B;
fma.rn.f32 %f26, %f24, %f15, %f25;
mov.f32 %f27, 0fBE7FFF22;
fma.rn.f32 %f28, %f26, %f15, %f27;
mov.f32 %f29, 0f3EAAAA78;
fma.rn.f32 %f30, %f28, %f15, %f29;
mov.f32 %f31, 0fBF000000;
fma.rn.f32 %f32, %f30, %f15, %f31;
mul.f32 %f33, %f15, %f32;
fma.rn.f32 %f34, %f33, %f15, %f15;
mov.f32 %f35, 0f3F317218;
fma.rn.f32 %f40, %f14, %f35, %f34;
setp.lt.u32	%p4, %r40, 2139095040;
@%p4 bra BB61_5;

mov.f32 %f36, 0f7F800000;
fma.rn.f32 %f40, %f2, %f36, %f36;

BB61_5:
setp.eq.f32	%p5, %f2, 0f00000000;
selp.f32	%f37, 0fFF800000, %f40, %p5;
mul.lo.s32 %r44, %r48, %r11;
mul.wide.u32 %rd9, %r44, 4;
add.s64 %rd10, %rd1, %rd9;
ld.global.f32 %f38, [%rd10];
sub.f32 %f39, %f37, %f38;
mul.f32 %f41, %f1, %f39;

BB61_6:
mul.lo.s32 %r45, %r48, %r20;
mul.wide.u32 %rd11, %r45, 4;
add.s64 %rd12, %rd2, %rd11;
st.global.f32 [%rd12], %f41;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r30, %r48;
setp.lt.u32	%p6, %r48, %r21;
@%p6 bra BB61_2;

BB61_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .f32 %f<42>;
.reg .b32 %r<74>;
.reg .b64 %rd<13>;


ld.param.u32 %r16, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r73, %r50, %r51, %r52;
setp.ge.u32	%p1, %r73, %r33;
@%p1 bra BB62_7;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB62_2:
mul.hi.u32 %r53, %r73, %r36;
add.s32 %r54, %r53, %r73;
shr.u32 %r55, %r54, %r37;
mul.lo.s32 %r56, %r55, %r39;
sub.s32 %r57, %r73, %r56;
mul.lo.s32 %r58, %r57, %r35;
mad.lo.s32 %r59, %r34, %r55, %r58;
mul.wide.u32 %rd7, %r59, 4;
add.s64 %rd8, %rd2, %rd7;
mul.hi.u32 %r14, %r73, %r44;
ld.global.f32 %f1, [%rd8];
mov.f32 %f41, 0f00000000;
setp.leu.f32	%p2, %f1, 0f00000000;
@%p2 bra BB62_6;

setp.lt.f32	%p3, %f1, 0f00800000;
mul.f32 %f9, %f1, 0f4B000000;
selp.f32	%f2, %f9, %f1, %p3;
selp.f32	%f10, 0fC1B80000, 0f00000000, %p3;
mov.b32 %r60, %f2;
add.s32 %r61, %r60, -1059760811;
and.b32 %r62, %r61, -8388608;
sub.s32 %r63, %r60, %r62;
mov.b32 %f11, %r63;
cvt.rn.f32.s32	%f12, %r62;
mov.f32 %f13, 0f34000000;
fma.rn.f32 %f14, %f12, %f13, %f10;
add.f32 %f15, %f11, 0fBF800000;
mov.f32 %f16, 0f3E1039F6;
mov.f32 %f17, 0fBE055027;
fma.rn.f32 %f18, %f17, %f15, %f16;
mov.f32 %f19, 0fBDF8CDCC;
fma.rn.f32 %f20, %f18, %f15, %f19;
mov.f32 %f21, 0f3E0F2955;
fma.rn.f32 %f22, %f20, %f15, %f21;
mov.f32 %f23, 0fBE2AD8B9;
fma.rn.f32 %f24, %f22, %f15, %f23;
mov.f32 %f25, 0f3E4CED0B;
fma.rn.f32 %f26, %f24, %f15, %f25;
mov.f32 %f27, 0fBE7FFF22;
fma.rn.f32 %f28, %f26, %f15, %f27;
mov.f32 %f29, 0f3EAAAA78;
fma.rn.f32 %f30, %f28, %f15, %f29;
mov.f32 %f31, 0fBF000000;
fma.rn.f32 %f32, %f30, %f15, %f31;
mul.f32 %f33, %f15, %f32;
fma.rn.f32 %f34, %f33, %f15, %f15;
mov.f32 %f35, 0f3F317218;
fma.rn.f32 %f40, %f14, %f35, %f34;
setp.lt.u32	%p4, %r60, 2139095040;
@%p4 bra BB62_5;

mov.f32 %f36, 0f7F800000;
fma.rn.f32 %f40, %f2, %f36, %f36;

BB62_5:
setp.eq.f32	%p5, %f2, 0f00000000;
selp.f32	%f37, 0fFF800000, %f40, %p5;
mul.lo.s32 %r64, %r73, %r16;
mul.wide.u32 %rd9, %r64, 4;
add.s64 %rd10, %rd1, %rd9;
ld.global.f32 %f38, [%rd10];
sub.f32 %f39, %f37, %f38;
mul.f32 %f41, %f1, %f39;

BB62_6:
add.s32 %r65, %r14, %r73;
shr.u32 %r66, %r65, %r45;
mul.lo.s32 %r67, %r66, %r47;
sub.s32 %r68, %r73, %r67;
mul.lo.s32 %r69, %r68, %r43;
mad.lo.s32 %r70, %r42, %r66, %r69;
mul.wide.u32 %rd11, %r70, 4;
add.s64 %rd12, %rd3, %rd11;
st.global.f32 [%rd12], %f41;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r50, %r73;
setp.lt.u32	%p6, %r73, %r33;
@%p6 bra BB62_2;

BB62_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot63[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<9>;
.reg .f32 %f<42>;
.reg .b32 %r<76>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot63;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r65, 0;
mov.pred %p1, 0;
@%p1 bra BB63_2;

BB63_1:
mul.wide.s32 %rd14, %r65, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r65, %r65, 1;
setp.lt.u32	%p2, %r65, 27;
@%p2 bra BB63_1;

BB63_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r72, %r41, %r42, %r43;
setp.ge.u32	%p3, %r72, %r31;
@%p3 bra BB63_11;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd18, %r44, 4;
add.s64 %rd6, %rd1, %rd18;

BB63_4:
mov.u32 %r67, %r72;
mov.u32 %r11, %r67;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r74, 0;
mov.u32 %r75, %r74;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r66, %r10;
mov.u32 %r70, %r11;
mov.u32 %r71, %r11;
@%p4 bra BB63_6;

BB63_5:
mov.u32 %r14, %r71;
mov.u32 %r13, %r66;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r75, %r49, %r48, %r75;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r66, %r18;
mov.u32 %r70, %r17;
mov.u32 %r71, %r17;
mov.u32 %r74, %r75;
@%p5 bra BB63_5;

BB63_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd19, %r55, 4;
add.s64 %rd20, %rd5, %rd19;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r70, %r74;
ld.local.u64 %rd21, [%rd1];
cvta.to.global.u64 %rd22, %rd21;
mul.wide.u32 %rd23, %r57, 4;
add.s64 %rd10, %rd22, %rd23;
ld.global.f32 %f1, [%rd20];
mov.f32 %f41, 0f00000000;
setp.leu.f32	%p6, %f1, 0f00000000;
@%p6 bra BB63_10;

setp.lt.f32	%p7, %f1, 0f00800000;
mul.f32 %f9, %f1, 0f4B000000;
selp.f32	%f2, %f9, %f1, %p7;
selp.f32	%f10, 0fC1B80000, 0f00000000, %p7;
mov.b32 %r58, %f2;
add.s32 %r59, %r58, -1059760811;
and.b32 %r60, %r59, -8388608;
sub.s32 %r61, %r58, %r60;
mov.b32 %f11, %r61;
cvt.rn.f32.s32	%f12, %r60;
mov.f32 %f13, 0f34000000;
fma.rn.f32 %f14, %f12, %f13, %f10;
add.f32 %f15, %f11, 0fBF800000;
mov.f32 %f16, 0f3E1039F6;
mov.f32 %f17, 0fBE055027;
fma.rn.f32 %f18, %f17, %f15, %f16;
mov.f32 %f19, 0fBDF8CDCC;
fma.rn.f32 %f20, %f18, %f15, %f19;
mov.f32 %f21, 0f3E0F2955;
fma.rn.f32 %f22, %f20, %f15, %f21;
mov.f32 %f23, 0fBE2AD8B9;
fma.rn.f32 %f24, %f22, %f15, %f23;
mov.f32 %f25, 0f3E4CED0B;
fma.rn.f32 %f26, %f24, %f15, %f25;
mov.f32 %f27, 0fBE7FFF22;
fma.rn.f32 %f28, %f26, %f15, %f27;
mov.f32 %f29, 0f3EAAAA78;
fma.rn.f32 %f30, %f28, %f15, %f29;
mov.f32 %f31, 0fBF000000;
fma.rn.f32 %f32, %f30, %f15, %f31;
mul.f32 %f33, %f15, %f32;
fma.rn.f32 %f34, %f33, %f15, %f15;
mov.f32 %f35, 0f3F317218;
fma.rn.f32 %f40, %f14, %f35, %f34;
setp.lt.u32	%p8, %r58, 2139095040;
@%p8 bra BB63_9;

mov.f32 %f36, 0f7F800000;
fma.rn.f32 %f40, %f2, %f36, %f36;

BB63_9:
setp.eq.f32	%p9, %f2, 0f00000000;
selp.f32	%f37, 0fFF800000, %f40, %p9;
mul.lo.s32 %r62, %r11, %r22;
mul.wide.u32 %rd24, %r62, 4;
add.s64 %rd25, %rd4, %rd24;
ld.global.f32 %f38, [%rd25];
sub.f32 %f39, %f37, %f38;
mul.f32 %f41, %f1, %f39;

BB63_10:
st.global.f32 [%rd10], %f41;
mov.u32 %r64, %nctaid.x;
mad.lo.s32 %r72, %r64, %r41, %r11;
setp.lt.u32	%p10, %r72, %r31;
@%p10 bra BB63_4;

BB63_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot64[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<17>;
.reg .f32 %f<42>;
.reg .b32 %r<51>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot64;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r40, 0;
mov.pred %p1, 0;
@%p1 bra BB64_2;

BB64_1:
mul.wide.s32 %rd13, %r40, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p2, %r40, 27;
@%p2 bra BB64_1;

BB64_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r47, %r21, %r22, %r23;
setp.ge.u32	%p3, %r47, %r19;
@%p3 bra BB64_11;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd17, %r24, 4;
add.s64 %rd6, %rd1, %rd17;

BB64_4:
mov.u32 %r42, %r47;
mov.u32 %r7, %r42;
mov.u64 %rd26, %rd6;
mov.u32 %r49, 0;
mov.u32 %r50, %r49;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r41, %r6;
mov.u32 %r45, %r7;
mov.u32 %r46, %r7;
@%p4 bra BB64_6;

BB64_5:
mov.u32 %r9, %r46;
mov.u32 %r8, %r41;
ld.local.u32 %r27, [%rd26+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd26+104];
mad.lo.s32 %r50, %r29, %r28, %r50;
div.u32 %r12, %r9, %r27;
add.s64 %rd26, %rd26, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r41, %r13;
mov.u32 %r45, %r12;
mov.u32 %r46, %r12;
mov.u32 %r49, %r50;
@%p5 bra BB64_5;

BB64_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r45, %r49;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r31, 4;
add.s64 %rd21, %rd19, %rd20;
ld.global.f32 %f1, [%rd21];
mov.f32 %f41, 0f00000000;
setp.leu.f32	%p6, %f1, 0f00000000;
@%p6 bra BB64_10;

setp.lt.f32	%p7, %f1, 0f00800000;
mul.f32 %f9, %f1, 0f4B000000;
selp.f32	%f2, %f9, %f1, %p7;
selp.f32	%f10, 0fC1B80000, 0f00000000, %p7;
mov.b32 %r32, %f2;
add.s32 %r33, %r32, -1059760811;
and.b32 %r34, %r33, -8388608;
sub.s32 %r35, %r32, %r34;
mov.b32 %f11, %r35;
cvt.rn.f32.s32	%f12, %r34;
mov.f32 %f13, 0f34000000;
fma.rn.f32 %f14, %f12, %f13, %f10;
add.f32 %f15, %f11, 0fBF800000;
mov.f32 %f16, 0f3E1039F6;
mov.f32 %f17, 0fBE055027;
fma.rn.f32 %f18, %f17, %f15, %f16;
mov.f32 %f19, 0fBDF8CDCC;
fma.rn.f32 %f20, %f18, %f15, %f19;
mov.f32 %f21, 0f3E0F2955;
fma.rn.f32 %f22, %f20, %f15, %f21;
mov.f32 %f23, 0fBE2AD8B9;
fma.rn.f32 %f24, %f22, %f15, %f23;
mov.f32 %f25, 0f3E4CED0B;
fma.rn.f32 %f26, %f24, %f15, %f25;
mov.f32 %f27, 0fBE7FFF22;
fma.rn.f32 %f28, %f26, %f15, %f27;
mov.f32 %f29, 0f3EAAAA78;
fma.rn.f32 %f30, %f28, %f15, %f29;
mov.f32 %f31, 0fBF000000;
fma.rn.f32 %f32, %f30, %f15, %f31;
mul.f32 %f33, %f15, %f32;
fma.rn.f32 %f34, %f33, %f15, %f15;
mov.f32 %f35, 0f3F317218;
fma.rn.f32 %f40, %f14, %f35, %f34;
setp.lt.u32	%p8, %r32, 2139095040;
@%p8 bra BB64_9;

mov.f32 %f36, 0f7F800000;
fma.rn.f32 %f40, %f2, %f36, %f36;

BB64_9:
setp.eq.f32	%p9, %f2, 0f00000000;
selp.f32	%f37, 0fFF800000, %f40, %p9;
mul.lo.s32 %r36, %r7, %r17;
mul.wide.u32 %rd22, %r36, 4;
add.s64 %rd23, %rd4, %rd22;
ld.global.f32 %f38, [%rd23];
sub.f32 %f39, %f37, %f38;
mul.f32 %f41, %f1, %f39;

BB64_10:
mul.lo.s32 %r37, %r7, %r18;
mul.wide.u32 %rd24, %r37, 4;
add.s64 %rd25, %rd5, %rd24;
st.global.f32 [%rd25], %f41;
mov.u32 %r39, %nctaid.x;
mad.lo.s32 %r47, %r39, %r21, %r7;
setp.lt.u32	%p10, %r47, %r19;
@%p10 bra BB64_4;

BB64_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot65[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<9>;
.reg .f32 %f<42>;
.reg .b32 %r<76>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot65;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r65, 0;
mov.pred %p1, 0;
@%p1 bra BB65_2;

BB65_1:
mul.wide.s32 %rd13, %r65, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r65, %r65, 1;
setp.lt.u32	%p2, %r65, 27;
@%p2 bra BB65_1;

BB65_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r72, %r41, %r42, %r43;
setp.ge.u32	%p3, %r72, %r31;
@%p3 bra BB65_11;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB65_4:
mov.u32 %r67, %r72;
mov.u32 %r11, %r67;
mov.u64 %rd26, %rd6;
mov.u32 %r74, 0;
mov.u32 %r75, %r74;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r66, %r10;
mov.u32 %r70, %r11;
mov.u32 %r71, %r11;
@%p4 bra BB65_6;

BB65_5:
mov.u32 %r13, %r71;
mov.u32 %r12, %r66;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r13, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r75, %r49, %r48, %r75;
div.u32 %r16, %r13, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r66, %r17;
mov.u32 %r70, %r16;
mov.u32 %r71, %r16;
mov.u32 %r74, %r75;
@%p5 bra BB65_5;

BB65_6:
ld.local.u32 %r50, [%rd1+108];
mad.lo.s32 %r51, %r50, %r70, %r74;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r51, 4;
add.s64 %rd21, %rd19, %rd20;
mul.hi.u32 %r20, %r11, %r35;
ld.global.f32 %f1, [%rd21];
mov.f32 %f41, 0f00000000;
setp.leu.f32	%p6, %f1, 0f00000000;
@%p6 bra BB65_10;

setp.lt.f32	%p7, %f1, 0f00800000;
mul.f32 %f9, %f1, 0f4B000000;
selp.f32	%f2, %f9, %f1, %p7;
selp.f32	%f10, 0fC1B80000, 0f00000000, %p7;
mov.b32 %r52, %f2;
add.s32 %r53, %r52, -1059760811;
and.b32 %r54, %r53, -8388608;
sub.s32 %r55, %r52, %r54;
mov.b32 %f11, %r55;
cvt.rn.f32.s32	%f12, %r54;
mov.f32 %f13, 0f34000000;
fma.rn.f32 %f14, %f12, %f13, %f10;
add.f32 %f15, %f11, 0fBF800000;
mov.f32 %f16, 0f3E1039F6;
mov.f32 %f17, 0fBE055027;
fma.rn.f32 %f18, %f17, %f15, %f16;
mov.f32 %f19, 0fBDF8CDCC;
fma.rn.f32 %f20, %f18, %f15, %f19;
mov.f32 %f21, 0f3E0F2955;
fma.rn.f32 %f22, %f20, %f15, %f21;
mov.f32 %f23, 0fBE2AD8B9;
fma.rn.f32 %f24, %f22, %f15, %f23;
mov.f32 %f25, 0f3E4CED0B;
fma.rn.f32 %f26, %f24, %f15, %f25;
mov.f32 %f27, 0fBE7FFF22;
fma.rn.f32 %f28, %f26, %f15, %f27;
mov.f32 %f29, 0f3EAAAA78;
fma.rn.f32 %f30, %f28, %f15, %f29;
mov.f32 %f31, 0fBF000000;
fma.rn.f32 %f32, %f30, %f15, %f31;
mul.f32 %f33, %f15, %f32;
fma.rn.f32 %f34, %f33, %f15, %f15;
mov.f32 %f35, 0f3F317218;
fma.rn.f32 %f40, %f14, %f35, %f34;
setp.lt.u32	%p8, %r52, 2139095040;
@%p8 bra BB65_9;

mov.f32 %f36, 0f7F800000;
fma.rn.f32 %f40, %f2, %f36, %f36;

BB65_9:
setp.eq.f32	%p9, %f2, 0f00000000;
selp.f32	%f37, 0fFF800000, %f40, %p9;
mul.lo.s32 %r56, %r11, %r22;
mul.wide.u32 %rd22, %r56, 4;
add.s64 %rd23, %rd4, %rd22;
ld.global.f32 %f38, [%rd23];
sub.f32 %f39, %f37, %f38;
mul.f32 %f41, %f1, %f39;

BB65_10:
add.s32 %r57, %r20, %r11;
shr.u32 %r58, %r57, %r36;
mul.lo.s32 %r59, %r58, %r38;
sub.s32 %r60, %r11, %r59;
mul.lo.s32 %r61, %r60, %r34;
mad.lo.s32 %r62, %r33, %r58, %r61;
mul.wide.u32 %rd24, %r62, 4;
add.s64 %rd25, %rd5, %rd24;
st.global.f32 [%rd25], %f41;
mov.u32 %r64, %nctaid.x;
mad.lo.s32 %r72, %r64, %r41, %r11;
setp.lt.u32	%p10, %r72, %r31;
@%p10 bra BB65_4;

BB65_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot66[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<15>;
.reg .b16 %rs<9>;
.reg .f32 %f<42>;
.reg .b32 %r<79>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot66;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r57, 0;
mov.pred %p1, 0;
@%p1 bra BB66_2;

BB66_1:
mul.wide.s32 %rd21, %r57, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r57, %r57, 1;
setp.lt.u32	%p2, %r57, 27;
@%p2 bra BB66_1;

BB66_2:
mov.u32 %r58, 0;
@%p1 bra BB66_4;

BB66_3:
mul.wide.s32 %rd25, %r58, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p4, %r58, 27;
@%p4 bra BB66_3;

BB66_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r71, %r32, %r33, %r34;
setp.ge.u32	%p5, %r71, %r29;
@%p5 bra BB66_16;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd29, %r35, 4;
add.s64 %rd9, %rd2, %rd29;

BB66_6:
mov.u32 %r61, %r71;
mov.u32 %r8, %r61;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r78, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r59, %r7;
mov.u32 %r69, %r8;
mov.u32 %r70, %r8;
mov.u32 %r77, %r37;
@%p6 bra BB66_8;

BB66_7:
mov.u32 %r10, %r70;
mov.u32 %r9, %r59;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r78, %r40, %r39, %r78;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r59, %r14;
mov.u32 %r69, %r13;
mov.u32 %r70, %r13;
mov.u32 %r72, %r78;
mov.u32 %r77, %r72;
@%p7 bra BB66_7;

BB66_8:
mov.u32 %r16, %r77;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r69, %r16;
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd31, %rd30;
mul.wide.u32 %rd32, %r43, 4;
add.s64 %rd13, %rd31, %rd32;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r60, %r17, -1;
setp.lt.s32	%p8, %r60, 1;
mov.u32 %r67, %r8;
mov.u32 %r75, %r37;
@%p8 bra BB66_11;

mul.wide.s32 %rd33, %r17, 4;
add.s64 %rd40, %rd3, %rd33;
mov.u32 %r76, 0;
mov.u32 %r68, %r8;

BB66_10:
ld.local.u32 %r45, [%rd40+4];
rem.u32 %r46, %r68, %r45;
ld.local.u32 %r47, [%rd40+104];
mad.lo.s32 %r76, %r47, %r46, %r76;
div.u32 %r68, %r68, %r45;
add.s64 %rd40, %rd40, -4;
add.s32 %r60, %r60, -1;
setp.gt.s32	%p9, %r60, 0;
mov.u32 %r67, %r68;
mov.u32 %r75, %r76;
@%p9 bra BB66_10;

BB66_11:
ld.local.u32 %r48, [%rd3+108];
mad.lo.s32 %r49, %r48, %r67, %r75;
ld.local.u64 %rd34, [%rd3];
cvta.to.global.u64 %rd35, %rd34;
mul.wide.u32 %rd36, %r49, 4;
add.s64 %rd17, %rd35, %rd36;
ld.global.f32 %f1, [%rd13];
mov.f32 %f41, 0f00000000;
setp.leu.f32	%p10, %f1, 0f00000000;
@%p10 bra BB66_15;

setp.lt.f32	%p11, %f1, 0f00800000;
mul.f32 %f9, %f1, 0f4B000000;
selp.f32	%f2, %f9, %f1, %p11;
selp.f32	%f10, 0fC1B80000, 0f00000000, %p11;
mov.b32 %r50, %f2;
add.s32 %r51, %r50, -1059760811;
and.b32 %r52, %r51, -8388608;
sub.s32 %r53, %r50, %r52;
mov.b32 %f11, %r53;
cvt.rn.f32.s32	%f12, %r52;
mov.f32 %f13, 0f34000000;
fma.rn.f32 %f14, %f12, %f13, %f10;
add.f32 %f15, %f11, 0fBF800000;
mov.f32 %f16, 0f3E1039F6;
mov.f32 %f17, 0fBE055027;
fma.rn.f32 %f18, %f17, %f15, %f16;
mov.f32 %f19, 0fBDF8CDCC;
fma.rn.f32 %f20, %f18, %f15, %f19;
mov.f32 %f21, 0f3E0F2955;
fma.rn.f32 %f22, %f20, %f15, %f21;
mov.f32 %f23, 0fBE2AD8B9;
fma.rn.f32 %f24, %f22, %f15, %f23;
mov.f32 %f25, 0f3E4CED0B;
fma.rn.f32 %f26, %f24, %f15, %f25;
mov.f32 %f27, 0fBE7FFF22;
fma.rn.f32 %f28, %f26, %f15, %f27;
mov.f32 %f29, 0f3EAAAA78;
fma.rn.f32 %f30, %f28, %f15, %f29;
mov.f32 %f31, 0fBF000000;
fma.rn.f32 %f32, %f30, %f15, %f31;
mul.f32 %f33, %f15, %f32;
fma.rn.f32 %f34, %f33, %f15, %f15;
mov.f32 %f35, 0f3F317218;
fma.rn.f32 %f40, %f14, %f35, %f34;
setp.lt.u32	%p12, %r50, 2139095040;
@%p12 bra BB66_14;

mov.f32 %f36, 0f7F800000;
fma.rn.f32 %f40, %f2, %f36, %f36;

BB66_14:
setp.eq.f32	%p13, %f2, 0f00000000;
selp.f32	%f37, 0fFF800000, %f40, %p13;
mul.lo.s32 %r54, %r8, %r28;
mul.wide.u32 %rd37, %r54, 4;
add.s64 %rd38, %rd8, %rd37;
ld.global.f32 %f38, [%rd38];
sub.f32 %f39, %f37, %f38;
mul.f32 %f41, %f1, %f39;

BB66_15:
st.global.f32 [%rd17], %f41;
mov.u32 %r56, %nctaid.x;
mad.lo.s32 %r71, %r56, %r32, %r8;
setp.lt.u32	%p14, %r71, %r29;
@%p14 bra BB66_6;

BB66_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<17>;
.reg .f32 %f<42>;
.reg .b32 %r<49>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r23, %r24}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r25, %r26}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r27, %r28}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r48, %r31, %r32, %r33;
setp.ge.u32	%p1, %r48, %r22;
@%p1 bra BB67_7;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd4;

BB67_2:
mul.lo.s32 %r34, %r48, %r20;
mul.wide.u32 %rd7, %r34, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f1, [%rd8];
mov.f32 %f41, 0f00000000;
setp.leu.f32	%p2, %f1, 0f00000000;
@%p2 bra BB67_6;

mul.hi.u32 %r10, %r48, %r25;
setp.lt.f32	%p3, %f1, 0f00800000;
mul.f32 %f9, %f1, 0f4B000000;
selp.f32	%f2, %f9, %f1, %p3;
selp.f32	%f10, 0fC1B80000, 0f00000000, %p3;
mov.b32 %r35, %f2;
add.s32 %r36, %r35, -1059760811;
and.b32 %r37, %r36, -8388608;
sub.s32 %r38, %r35, %r37;
mov.b32 %f11, %r38;
cvt.rn.f32.s32	%f12, %r37;
mov.f32 %f13, 0f34000000;
fma.rn.f32 %f14, %f12, %f13, %f10;
add.f32 %f15, %f11, 0fBF800000;
mov.f32 %f16, 0f3E1039F6;
mov.f32 %f17, 0fBE055027;
fma.rn.f32 %f18, %f17, %f15, %f16;
mov.f32 %f19, 0fBDF8CDCC;
fma.rn.f32 %f20, %f18, %f15, %f19;
mov.f32 %f21, 0f3E0F2955;
fma.rn.f32 %f22, %f20, %f15, %f21;
mov.f32 %f23, 0fBE2AD8B9;
fma.rn.f32 %f24, %f22, %f15, %f23;
mov.f32 %f25, 0f3E4CED0B;
fma.rn.f32 %f26, %f24, %f15, %f25;
mov.f32 %f27, 0fBE7FFF22;
fma.rn.f32 %f28, %f26, %f15, %f27;
mov.f32 %f29, 0f3EAAAA78;
fma.rn.f32 %f30, %f28, %f15, %f29;
mov.f32 %f31, 0fBF000000;
fma.rn.f32 %f32, %f30, %f15, %f31;
mul.f32 %f33, %f15, %f32;
fma.rn.f32 %f34, %f33, %f15, %f15;
mov.f32 %f35, 0f3F317218;
fma.rn.f32 %f40, %f14, %f35, %f34;
setp.lt.u32	%p4, %r35, 2139095040;
@%p4 bra BB67_5;

mov.f32 %f36, 0f7F800000;
fma.rn.f32 %f40, %f2, %f36, %f36;

BB67_5:
add.s32 %r39, %r10, %r48;
shr.u32 %r40, %r39, %r26;
mul.lo.s32 %r41, %r40, %r28;
sub.s32 %r42, %r48, %r41;
mul.lo.s32 %r43, %r42, %r24;
mad.lo.s32 %r44, %r23, %r40, %r43;
mul.wide.u32 %rd9, %r44, 4;
add.s64 %rd10, %rd3, %rd9;
setp.eq.f32	%p5, %f2, 0f00000000;
selp.f32	%f37, 0fFF800000, %f40, %p5;
ld.global.f32 %f38, [%rd10];
sub.f32 %f39, %f37, %f38;
mul.f32 %f41, %f1, %f39;

BB67_6:
mul.lo.s32 %r45, %r48, %r21;
mul.wide.u32 %rd11, %r45, 4;
add.s64 %rd12, %rd2, %rd11;
st.global.f32 [%rd12], %f41;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r31, %r48;
setp.lt.u32	%p6, %r48, %r22;
@%p6 bra BB67_2;

BB67_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .f32 %f<42>;
.reg .b32 %r<74>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r25, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r34, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r51, %ntid.x;
mov.u32 %r52, %ctaid.x;
mov.u32 %r53, %tid.x;
mad.lo.s32 %r73, %r51, %r52, %r53;
setp.ge.u32	%p1, %r73, %r34;
@%p1 bra BB68_7;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd6;

BB68_2:
mul.lo.s32 %r54, %r73, %r25;
mul.wide.u32 %rd7, %r54, 4;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r14, %r73, %r45;
ld.global.f32 %f1, [%rd8];
mov.f32 %f41, 0f00000000;
setp.leu.f32	%p2, %f1, 0f00000000;
@%p2 bra BB68_6;

mul.hi.u32 %r15, %r73, %r37;
setp.lt.f32	%p3, %f1, 0f00800000;
mul.f32 %f9, %f1, 0f4B000000;
selp.f32	%f2, %f9, %f1, %p3;
selp.f32	%f10, 0fC1B80000, 0f00000000, %p3;
mov.b32 %r55, %f2;
add.s32 %r56, %r55, -1059760811;
and.b32 %r57, %r56, -8388608;
sub.s32 %r58, %r55, %r57;
mov.b32 %f11, %r58;
cvt.rn.f32.s32	%f12, %r57;
mov.f32 %f13, 0f34000000;
fma.rn.f32 %f14, %f12, %f13, %f10;
add.f32 %f15, %f11, 0fBF800000;
mov.f32 %f16, 0f3E1039F6;
mov.f32 %f17, 0fBE055027;
fma.rn.f32 %f18, %f17, %f15, %f16;
mov.f32 %f19, 0fBDF8CDCC;
fma.rn.f32 %f20, %f18, %f15, %f19;
mov.f32 %f21, 0f3E0F2955;
fma.rn.f32 %f22, %f20, %f15, %f21;
mov.f32 %f23, 0fBE2AD8B9;
fma.rn.f32 %f24, %f22, %f15, %f23;
mov.f32 %f25, 0f3E4CED0B;
fma.rn.f32 %f26, %f24, %f15, %f25;
mov.f32 %f27, 0fBE7FFF22;
fma.rn.f32 %f28, %f26, %f15, %f27;
mov.f32 %f29, 0f3EAAAA78;
fma.rn.f32 %f30, %f28, %f15, %f29;
mov.f32 %f31, 0fBF000000;
fma.rn.f32 %f32, %f30, %f15, %f31;
mul.f32 %f33, %f15, %f32;
fma.rn.f32 %f34, %f33, %f15, %f15;
mov.f32 %f35, 0f3F317218;
fma.rn.f32 %f40, %f14, %f35, %f34;
setp.lt.u32	%p4, %r55, 2139095040;
@%p4 bra BB68_5;

mov.f32 %f36, 0f7F800000;
fma.rn.f32 %f40, %f2, %f36, %f36;

BB68_5:
add.s32 %r59, %r15, %r73;
shr.u32 %r60, %r59, %r38;
mul.lo.s32 %r61, %r60, %r40;
sub.s32 %r62, %r73, %r61;
mul.lo.s32 %r63, %r62, %r36;
mad.lo.s32 %r64, %r35, %r60, %r63;
mul.wide.u32 %rd9, %r64, 4;
add.s64 %rd10, %rd2, %rd9;
setp.eq.f32	%p5, %f2, 0f00000000;
selp.f32	%f37, 0fFF800000, %f40, %p5;
ld.global.f32 %f38, [%rd10];
sub.f32 %f39, %f37, %f38;
mul.f32 %f41, %f1, %f39;

BB68_6:
add.s32 %r65, %r14, %r73;
shr.u32 %r66, %r65, %r46;
mul.lo.s32 %r67, %r66, %r48;
sub.s32 %r68, %r73, %r67;
mul.lo.s32 %r69, %r68, %r44;
mad.lo.s32 %r70, %r43, %r66, %r69;
mul.wide.u32 %rd11, %r70, 4;
add.s64 %rd12, %rd3, %rd11;
st.global.f32 [%rd12], %f41;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r51, %r73;
setp.lt.u32	%p6, %r73, %r34;
@%p6 bra BB68_2;

BB68_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot69[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<9>;
.reg .f32 %f<42>;
.reg .b32 %r<76>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot69;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r65, 0;
mov.pred %p1, 0;
@%p1 bra BB69_2;

BB69_1:
mul.wide.s32 %rd15, %r65, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r65, %r65, 1;
setp.lt.u32	%p2, %r65, 27;
@%p2 bra BB69_1;

BB69_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r72, %r41, %r42, %r43;
setp.ge.u32	%p3, %r72, %r31;
@%p3 bra BB69_11;

cvta.to.global.u64 %rd4, %rd13;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd19, %r44, 4;
add.s64 %rd6, %rd1, %rd19;

BB69_4:
mov.u32 %r67, %r72;
mov.u32 %r11, %r67;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r74, 0;
mov.u32 %r75, %r74;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r66, %r10;
mov.u32 %r70, %r11;
mov.u32 %r71, %r11;
@%p4 bra BB69_6;

BB69_5:
mov.u32 %r14, %r71;
mov.u32 %r13, %r66;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r75, %r49, %r48, %r75;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r66, %r18;
mov.u32 %r70, %r17;
mov.u32 %r71, %r17;
mov.u32 %r74, %r75;
@%p5 bra BB69_5;

BB69_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd20, %r55, 4;
add.s64 %rd10, %rd5, %rd20;
mul.lo.s32 %r56, %r11, %r30;
mul.wide.u32 %rd21, %r56, 4;
add.s64 %rd22, %rd4, %rd21;
ld.local.u32 %r57, [%rd1+108];
mad.lo.s32 %r58, %r57, %r70, %r74;
ld.local.u64 %rd23, [%rd1];
cvta.to.global.u64 %rd24, %rd23;
mul.wide.u32 %rd25, %r58, 4;
add.s64 %rd11, %rd24, %rd25;
ld.global.f32 %f1, [%rd22];
mov.f32 %f41, 0f00000000;
setp.leu.f32	%p6, %f1, 0f00000000;
@%p6 bra BB69_10;

setp.lt.f32	%p7, %f1, 0f00800000;
mul.f32 %f9, %f1, 0f4B000000;
selp.f32	%f2, %f9, %f1, %p7;
selp.f32	%f10, 0fC1B80000, 0f00000000, %p7;
mov.b32 %r59, %f2;
add.s32 %r60, %r59, -1059760811;
and.b32 %r61, %r60, -8388608;
sub.s32 %r62, %r59, %r61;
mov.b32 %f11, %r62;
cvt.rn.f32.s32	%f12, %r61;
mov.f32 %f13, 0f34000000;
fma.rn.f32 %f14, %f12, %f13, %f10;
add.f32 %f15, %f11, 0fBF800000;
mov.f32 %f16, 0f3E1039F6;
mov.f32 %f17, 0fBE055027;
fma.rn.f32 %f18, %f17, %f15, %f16;
mov.f32 %f19, 0fBDF8CDCC;
fma.rn.f32 %f20, %f18, %f15, %f19;
mov.f32 %f21, 0f3E0F2955;
fma.rn.f32 %f22, %f20, %f15, %f21;
mov.f32 %f23, 0fBE2AD8B9;
fma.rn.f32 %f24, %f22, %f15, %f23;
mov.f32 %f25, 0f3E4CED0B;
fma.rn.f32 %f26, %f24, %f15, %f25;
mov.f32 %f27, 0fBE7FFF22;
fma.rn.f32 %f28, %f26, %f15, %f27;
mov.f32 %f29, 0f3EAAAA78;
fma.rn.f32 %f30, %f28, %f15, %f29;
mov.f32 %f31, 0fBF000000;
fma.rn.f32 %f32, %f30, %f15, %f31;
mul.f32 %f33, %f15, %f32;
fma.rn.f32 %f34, %f33, %f15, %f15;
mov.f32 %f35, 0f3F317218;
fma.rn.f32 %f40, %f14, %f35, %f34;
setp.lt.u32	%p8, %r59, 2139095040;
@%p8 bra BB69_9;

mov.f32 %f36, 0f7F800000;
fma.rn.f32 %f40, %f2, %f36, %f36;

BB69_9:
setp.eq.f32	%p9, %f2, 0f00000000;
selp.f32	%f37, 0fFF800000, %f40, %p9;
ld.global.f32 %f38, [%rd10];
sub.f32 %f39, %f37, %f38;
mul.f32 %f41, %f1, %f39;

BB69_10:
st.global.f32 [%rd11], %f41;
mov.u32 %r64, %nctaid.x;
mad.lo.s32 %r72, %r64, %r41, %r11;
setp.lt.u32	%p10, %r72, %r31;
@%p10 bra BB69_4;

BB69_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .f32 %f<42>;
.reg .b32 %r<74>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r73, %r50, %r51, %r52;
setp.ge.u32	%p1, %r73, %r33;
@%p1 bra BB70_7;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;

BB70_2:
mul.hi.u32 %r53, %r73, %r44;
add.s32 %r54, %r53, %r73;
shr.u32 %r55, %r54, %r45;
mul.lo.s32 %r56, %r55, %r47;
sub.s32 %r57, %r73, %r56;
mul.lo.s32 %r58, %r57, %r43;
mad.lo.s32 %r59, %r42, %r55, %r58;
mul.wide.u32 %rd7, %r59, 4;
add.s64 %rd8, %rd3, %rd7;
ld.global.f32 %f1, [%rd8];
mov.f32 %f41, 0f00000000;
setp.leu.f32	%p2, %f1, 0f00000000;
@%p2 bra BB70_6;

mul.hi.u32 %r14, %r73, %r36;
setp.lt.f32	%p3, %f1, 0f00800000;
mul.f32 %f9, %f1, 0f4B000000;
selp.f32	%f2, %f9, %f1, %p3;
selp.f32	%f10, 0fC1B80000, 0f00000000, %p3;
mov.b32 %r60, %f2;
add.s32 %r61, %r60, -1059760811;
and.b32 %r62, %r61, -8388608;
sub.s32 %r63, %r60, %r62;
mov.b32 %f11, %r63;
cvt.rn.f32.s32	%f12, %r62;
mov.f32 %f13, 0f34000000;
fma.rn.f32 %f14, %f12, %f13, %f10;
add.f32 %f15, %f11, 0fBF800000;
mov.f32 %f16, 0f3E1039F6;
mov.f32 %f17, 0fBE055027;
fma.rn.f32 %f18, %f17, %f15, %f16;
mov.f32 %f19, 0fBDF8CDCC;
fma.rn.f32 %f20, %f18, %f15, %f19;
mov.f32 %f21, 0f3E0F2955;
fma.rn.f32 %f22, %f20, %f15, %f21;
mov.f32 %f23, 0fBE2AD8B9;
fma.rn.f32 %f24, %f22, %f15, %f23;
mov.f32 %f25, 0f3E4CED0B;
fma.rn.f32 %f26, %f24, %f15, %f25;
mov.f32 %f27, 0fBE7FFF22;
fma.rn.f32 %f28, %f26, %f15, %f27;
mov.f32 %f29, 0f3EAAAA78;
fma.rn.f32 %f30, %f28, %f15, %f29;
mov.f32 %f31, 0fBF000000;
fma.rn.f32 %f32, %f30, %f15, %f31;
mul.f32 %f33, %f15, %f32;
fma.rn.f32 %f34, %f33, %f15, %f15;
mov.f32 %f35, 0f3F317218;
fma.rn.f32 %f40, %f14, %f35, %f34;
setp.lt.u32	%p4, %r60, 2139095040;
@%p4 bra BB70_5;

mov.f32 %f36, 0f7F800000;
fma.rn.f32 %f40, %f2, %f36, %f36;

BB70_5:
add.s32 %r64, %r14, %r73;
shr.u32 %r65, %r64, %r37;
mul.lo.s32 %r66, %r65, %r39;
sub.s32 %r67, %r73, %r66;
mul.lo.s32 %r68, %r67, %r35;
mad.lo.s32 %r69, %r34, %r65, %r68;
mul.wide.u32 %rd9, %r69, 4;
add.s64 %rd10, %rd2, %rd9;
setp.eq.f32	%p5, %f2, 0f00000000;
selp.f32	%f37, 0fFF800000, %f40, %p5;
ld.global.f32 %f38, [%rd10];
sub.f32 %f39, %f37, %f38;
mul.f32 %f41, %f1, %f39;

BB70_6:
mul.lo.s32 %r70, %r73, %r32;
mul.wide.u32 %rd11, %r70, 4;
add.s64 %rd12, %rd1, %rd11;
st.global.f32 [%rd12], %f41;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r50, %r73;
setp.lt.u32	%p6, %r73, %r33;
@%p6 bra BB70_2;

BB70_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<7>;
.reg .f32 %f<42>;
.reg .b32 %r<99>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r66, %r67}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r45, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r70, %ntid.x;
mov.u32 %r71, %ctaid.x;
mov.u32 %r72, %tid.x;
mad.lo.s32 %r98, %r70, %r71, %r72;
setp.ge.u32	%p1, %r98, %r45;
@%p1 bra BB71_7;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB71_2:
mul.hi.u32 %r73, %r98, %r56;
add.s32 %r74, %r73, %r98;
shr.u32 %r75, %r74, %r57;
mul.lo.s32 %r76, %r75, %r59;
sub.s32 %r77, %r98, %r76;
mul.lo.s32 %r78, %r77, %r55;
mad.lo.s32 %r79, %r54, %r75, %r78;
mul.wide.u32 %rd7, %r79, 4;
add.s64 %rd8, %rd2, %rd7;
mul.hi.u32 %r18, %r98, %r64;
ld.global.f32 %f1, [%rd8];
mov.f32 %f41, 0f00000000;
setp.leu.f32	%p2, %f1, 0f00000000;
@%p2 bra BB71_6;

mul.hi.u32 %r19, %r98, %r48;
setp.lt.f32	%p3, %f1, 0f00800000;
mul.f32 %f9, %f1, 0f4B000000;
selp.f32	%f2, %f9, %f1, %p3;
selp.f32	%f10, 0fC1B80000, 0f00000000, %p3;
mov.b32 %r80, %f2;
add.s32 %r81, %r80, -1059760811;
and.b32 %r82, %r81, -8388608;
sub.s32 %r83, %r80, %r82;
mov.b32 %f11, %r83;
cvt.rn.f32.s32	%f12, %r82;
mov.f32 %f13, 0f34000000;
fma.rn.f32 %f14, %f12, %f13, %f10;
add.f32 %f15, %f11, 0fBF800000;
mov.f32 %f16, 0f3E1039F6;
mov.f32 %f17, 0fBE055027;
fma.rn.f32 %f18, %f17, %f15, %f16;
mov.f32 %f19, 0fBDF8CDCC;
fma.rn.f32 %f20, %f18, %f15, %f19;
mov.f32 %f21, 0f3E0F2955;
fma.rn.f32 %f22, %f20, %f15, %f21;
mov.f32 %f23, 0fBE2AD8B9;
fma.rn.f32 %f24, %f22, %f15, %f23;
mov.f32 %f25, 0f3E4CED0B;
fma.rn.f32 %f26, %f24, %f15, %f25;
mov.f32 %f27, 0fBE7FFF22;
fma.rn.f32 %f28, %f26, %f15, %f27;
mov.f32 %f29, 0f3EAAAA78;
fma.rn.f32 %f30, %f28, %f15, %f29;
mov.f32 %f31, 0fBF000000;
fma.rn.f32 %f32, %f30, %f15, %f31;
mul.f32 %f33, %f15, %f32;
fma.rn.f32 %f34, %f33, %f15, %f15;
mov.f32 %f35, 0f3F317218;
fma.rn.f32 %f40, %f14, %f35, %f34;
setp.lt.u32	%p4, %r80, 2139095040;
@%p4 bra BB71_5;

mov.f32 %f36, 0f7F800000;
fma.rn.f32 %f40, %f2, %f36, %f36;

BB71_5:
add.s32 %r84, %r19, %r98;
shr.u32 %r85, %r84, %r49;
mul.lo.s32 %r86, %r85, %r51;
sub.s32 %r87, %r98, %r86;
mul.lo.s32 %r88, %r87, %r47;
mad.lo.s32 %r89, %r46, %r85, %r88;
mul.wide.u32 %rd9, %r89, 4;
add.s64 %rd10, %rd1, %rd9;
setp.eq.f32	%p5, %f2, 0f00000000;
selp.f32	%f37, 0fFF800000, %f40, %p5;
ld.global.f32 %f38, [%rd10];
sub.f32 %f39, %f37, %f38;
mul.f32 %f41, %f1, %f39;

BB71_6:
add.s32 %r90, %r18, %r98;
shr.u32 %r91, %r90, %r65;
mul.lo.s32 %r92, %r91, %r67;
sub.s32 %r93, %r98, %r92;
mul.lo.s32 %r94, %r93, %r63;
mad.lo.s32 %r95, %r62, %r91, %r94;
mul.wide.u32 %rd11, %r95, 4;
add.s64 %rd12, %rd3, %rd11;
st.global.f32 [%rd12], %f41;
mov.u32 %r97, %nctaid.x;
mad.lo.s32 %r98, %r97, %r70, %r98;
setp.lt.u32	%p6, %r98, %r45;
@%p6 bra BB71_2;

BB71_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot72[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .f32 %f<42>;
.reg .b32 %r<101>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot72;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r59, %r60}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r45, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r90, 0;
mov.pred %p1, 0;
@%p1 bra BB72_2;

BB72_1:
mul.wide.s32 %rd15, %r90, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r90, %r90, 1;
setp.lt.u32	%p2, %r90, 27;
@%p2 bra BB72_1;

BB72_2:
mov.u32 %r63, %ntid.x;
mov.u32 %r64, %ctaid.x;
mov.u32 %r65, %tid.x;
mad.lo.s32 %r97, %r63, %r64, %r65;
setp.ge.u32	%p3, %r97, %r45;
@%p3 bra BB72_11;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd13;
ld.local.u32 %r66, [%rd1+208];
add.s32 %r14, %r66, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd19, [%rd1];
cvta.to.global.u64 %rd6, %rd19;
mul.wide.s32 %rd20, %r66, 4;
add.s64 %rd7, %rd1, %rd20;

BB72_4:
mov.u32 %r92, %r97;
mov.u32 %r16, %r92;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r49;
mul.hi.u32 %r18, %r16, %r57;
mov.u32 %r99, 0;
mov.u32 %r100, %r99;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r91, %r14;
mov.u32 %r95, %r16;
mov.u32 %r96, %r16;
@%p4 bra BB72_6;

BB72_5:
mov.u32 %r20, %r96;
mov.u32 %r19, %r91;
ld.local.u32 %r69, [%rd26+4];
rem.u32 %r70, %r20, %r69;
ld.local.u32 %r71, [%rd26+104];
mad.lo.s32 %r100, %r71, %r70, %r100;
div.u32 %r23, %r20, %r69;
add.s64 %rd26, %rd26, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p5, %r24, 0;
mov.u32 %r91, %r24;
mov.u32 %r95, %r23;
mov.u32 %r96, %r23;
mov.u32 %r99, %r100;
@%p5 bra BB72_5;

BB72_6:
add.s32 %r72, %r17, %r16;
shr.u32 %r73, %r72, %r50;
mul.lo.s32 %r74, %r73, %r52;
sub.s32 %r75, %r16, %r74;
mul.lo.s32 %r76, %r75, %r48;
mad.lo.s32 %r77, %r47, %r73, %r76;
mul.wide.u32 %rd21, %r77, 4;
add.s64 %rd11, %rd4, %rd21;
add.s32 %r78, %r18, %r16;
shr.u32 %r79, %r78, %r58;
mul.lo.s32 %r80, %r79, %r60;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r56;
mad.lo.s32 %r83, %r55, %r79, %r82;
mul.wide.u32 %rd22, %r83, 4;
add.s64 %rd23, %rd5, %rd22;
mad.lo.s32 %r27, %r15, %r95, %r99;
ld.global.f32 %f1, [%rd23];
mov.f32 %f41, 0f00000000;
setp.leu.f32	%p6, %f1, 0f00000000;
@%p6 bra BB72_10;

setp.lt.f32	%p7, %f1, 0f00800000;
mul.f32 %f9, %f1, 0f4B000000;
selp.f32	%f2, %f9, %f1, %p7;
selp.f32	%f10, 0fC1B80000, 0f00000000, %p7;
mov.b32 %r84, %f2;
add.s32 %r85, %r84, -1059760811;
and.b32 %r86, %r85, -8388608;
sub.s32 %r87, %r84, %r86;
mov.b32 %f11, %r87;
cvt.rn.f32.s32	%f12, %r86;
mov.f32 %f13, 0f34000000;
fma.rn.f32 %f14, %f12, %f13, %f10;
add.f32 %f15, %f11, 0fBF800000;
mov.f32 %f16, 0f3E1039F6;
mov.f32 %f17, 0fBE055027;
fma.rn.f32 %f18, %f17, %f15, %f16;
mov.f32 %f19, 0fBDF8CDCC;
fma.rn.f32 %f20, %f18, %f15, %f19;
mov.f32 %f21, 0f3E0F2955;
fma.rn.f32 %f22, %f20, %f15, %f21;
mov.f32 %f23, 0fBE2AD8B9;
fma.rn.f32 %f24, %f22, %f15, %f23;
mov.f32 %f25, 0f3E4CED0B;
fma.rn.f32 %f26, %f24, %f15, %f25;
mov.f32 %f27, 0fBE7FFF22;
fma.rn.f32 %f28, %f26, %f15, %f27;
mov.f32 %f29, 0f3EAAAA78;
fma.rn.f32 %f30, %f28, %f15, %f29;
mov.f32 %f31, 0fBF000000;
fma.rn.f32 %f32, %f30, %f15, %f31;
mul.f32 %f33, %f15, %f32;
fma.rn.f32 %f34, %f33, %f15, %f15;
mov.f32 %f35, 0f3F317218;
fma.rn.f32 %f40, %f14, %f35, %f34;
setp.lt.u32	%p8, %r84, 2139095040;
@%p8 bra BB72_9;

mov.f32 %f36, 0f7F800000;
fma.rn.f32 %f40, %f2, %f36, %f36;

BB72_9:
setp.eq.f32	%p9, %f2, 0f00000000;
selp.f32	%f37, 0fFF800000, %f40, %p9;
ld.global.f32 %f38, [%rd11];
sub.f32 %f39, %f37, %f38;
mul.f32 %f41, %f1, %f39;

BB72_10:
mul.wide.u32 %rd24, %r27, 4;
add.s64 %rd25, %rd6, %rd24;
st.global.f32 [%rd25], %f41;
mov.u32 %r89, %nctaid.x;
mad.lo.s32 %r97, %r89, %r63, %r16;
setp.lt.u32	%p10, %r97, %r45;
@%p10 bra BB72_4;

BB72_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot73[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<9>;
.reg .f32 %f<42>;
.reg .b32 %r<76>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot73;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r65, 0;
mov.pred %p1, 0;
@%p1 bra BB73_2;

BB73_1:
mul.wide.s32 %rd13, %r65, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r65, %r65, 1;
setp.lt.u32	%p2, %r65, 27;
@%p2 bra BB73_1;

BB73_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r72, %r41, %r42, %r43;
setp.ge.u32	%p3, %r72, %r31;
@%p3 bra BB73_11;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB73_4:
mov.u32 %r67, %r72;
mov.u32 %r11, %r67;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r74, 0;
mov.u32 %r75, %r74;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r66, %r10;
mov.u32 %r70, %r11;
mov.u32 %r71, %r11;
@%p4 bra BB73_6;

BB73_5:
mov.u32 %r14, %r71;
mov.u32 %r13, %r66;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r75, %r49, %r48, %r75;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r66, %r18;
mov.u32 %r70, %r17;
mov.u32 %r71, %r17;
mov.u32 %r74, %r75;
@%p5 bra BB73_5;

BB73_6:
ld.local.u32 %r50, [%rd1+108];
mad.lo.s32 %r51, %r50, %r70, %r74;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r51, 4;
add.s64 %rd21, %rd19, %rd20;
ld.global.f32 %f1, [%rd21];
mov.f32 %f41, 0f00000000;
setp.leu.f32	%p6, %f1, 0f00000000;
@%p6 bra BB73_10;

setp.lt.f32	%p7, %f1, 0f00800000;
mul.f32 %f9, %f1, 0f4B000000;
selp.f32	%f2, %f9, %f1, %p7;
selp.f32	%f10, 0fC1B80000, 0f00000000, %p7;
mov.b32 %r52, %f2;
add.s32 %r53, %r52, -1059760811;
and.b32 %r54, %r53, -8388608;
sub.s32 %r55, %r52, %r54;
mov.b32 %f11, %r55;
cvt.rn.f32.s32	%f12, %r54;
mov.f32 %f13, 0f34000000;
fma.rn.f32 %f14, %f12, %f13, %f10;
add.f32 %f15, %f11, 0fBF800000;
mov.f32 %f16, 0f3E1039F6;
mov.f32 %f17, 0fBE055027;
fma.rn.f32 %f18, %f17, %f15, %f16;
mov.f32 %f19, 0fBDF8CDCC;
fma.rn.f32 %f20, %f18, %f15, %f19;
mov.f32 %f21, 0f3E0F2955;
fma.rn.f32 %f22, %f20, %f15, %f21;
mov.f32 %f23, 0fBE2AD8B9;
fma.rn.f32 %f24, %f22, %f15, %f23;
mov.f32 %f25, 0f3E4CED0B;
fma.rn.f32 %f26, %f24, %f15, %f25;
mov.f32 %f27, 0fBE7FFF22;
fma.rn.f32 %f28, %f26, %f15, %f27;
mov.f32 %f29, 0f3EAAAA78;
fma.rn.f32 %f30, %f28, %f15, %f29;
mov.f32 %f31, 0fBF000000;
fma.rn.f32 %f32, %f30, %f15, %f31;
mul.f32 %f33, %f15, %f32;
fma.rn.f32 %f34, %f33, %f15, %f15;
mov.f32 %f35, 0f3F317218;
fma.rn.f32 %f40, %f14, %f35, %f34;
setp.lt.u32	%p8, %r52, 2139095040;
@%p8 bra BB73_9;

mov.f32 %f36, 0f7F800000;
fma.rn.f32 %f40, %f2, %f36, %f36;

BB73_9:
add.s32 %r56, %r12, %r11;
shr.u32 %r57, %r56, %r36;
mul.lo.s32 %r58, %r57, %r38;
sub.s32 %r59, %r11, %r58;
mul.lo.s32 %r60, %r59, %r34;
mad.lo.s32 %r61, %r33, %r57, %r60;
mul.wide.u32 %rd22, %r61, 4;
add.s64 %rd23, %rd5, %rd22;
setp.eq.f32	%p9, %f2, 0f00000000;
selp.f32	%f37, 0fFF800000, %f40, %p9;
ld.global.f32 %f38, [%rd23];
sub.f32 %f39, %f37, %f38;
mul.f32 %f41, %f1, %f39;

BB73_10:
mul.lo.s32 %r62, %r11, %r30;
mul.wide.u32 %rd24, %r62, 4;
add.s64 %rd25, %rd4, %rd24;
st.global.f32 [%rd25], %f41;
mov.u32 %r64, %nctaid.x;
mad.lo.s32 %r72, %r64, %r41, %r11;
setp.lt.u32	%p10, %r72, %r31;
@%p10 bra BB73_4;

BB73_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot74[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .f32 %f<42>;
.reg .b32 %r<101>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot74;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r90, 0;
mov.pred %p1, 0;
@%p1 bra BB74_2;

BB74_1:
mul.wide.s32 %rd14, %r90, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r90, %r90, 1;
setp.lt.u32	%p2, %r90, 27;
@%p2 bra BB74_1;

BB74_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r97, %r62, %r63, %r64;
setp.ge.u32	%p3, %r97, %r44;
@%p3 bra BB74_11;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r65, [%rd1+208];
add.s32 %r14, %r65, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd5, %rd18;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r65, 4;
add.s64 %rd7, %rd1, %rd19;

BB74_4:
mov.u32 %r92, %r97;
mov.u32 %r16, %r92;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r48;
mov.u32 %r99, 0;
mov.u32 %r100, %r99;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r91, %r14;
mov.u32 %r95, %r16;
mov.u32 %r96, %r16;
@%p4 bra BB74_6;

BB74_5:
mov.u32 %r19, %r96;
mov.u32 %r18, %r91;
ld.local.u32 %r68, [%rd26+4];
rem.u32 %r69, %r19, %r68;
ld.local.u32 %r70, [%rd26+104];
mad.lo.s32 %r100, %r70, %r69, %r100;
div.u32 %r22, %r19, %r68;
add.s64 %rd26, %rd26, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r91, %r23;
mov.u32 %r95, %r22;
mov.u32 %r96, %r22;
mov.u32 %r99, %r100;
@%p5 bra BB74_5;

BB74_6:
mad.lo.s32 %r71, %r15, %r95, %r99;
mul.wide.u32 %rd20, %r71, 4;
add.s64 %rd21, %rd5, %rd20;
mul.hi.u32 %r26, %r16, %r56;
ld.global.f32 %f1, [%rd21];
mov.f32 %f41, 0f00000000;
setp.leu.f32	%p6, %f1, 0f00000000;
@%p6 bra BB74_10;

setp.lt.f32	%p7, %f1, 0f00800000;
mul.f32 %f9, %f1, 0f4B000000;
selp.f32	%f2, %f9, %f1, %p7;
selp.f32	%f10, 0fC1B80000, 0f00000000, %p7;
mov.b32 %r72, %f2;
add.s32 %r73, %r72, -1059760811;
and.b32 %r74, %r73, -8388608;
sub.s32 %r75, %r72, %r74;
mov.b32 %f11, %r75;
cvt.rn.f32.s32	%f12, %r74;
mov.f32 %f13, 0f34000000;
fma.rn.f32 %f14, %f12, %f13, %f10;
add.f32 %f15, %f11, 0fBF800000;
mov.f32 %f16, 0f3E1039F6;
mov.f32 %f17, 0fBE055027;
fma.rn.f32 %f18, %f17, %f15, %f16;
mov.f32 %f19, 0fBDF8CDCC;
fma.rn.f32 %f20, %f18, %f15, %f19;
mov.f32 %f21, 0f3E0F2955;
fma.rn.f32 %f22, %f20, %f15, %f21;
mov.f32 %f23, 0fBE2AD8B9;
fma.rn.f32 %f24, %f22, %f15, %f23;
mov.f32 %f25, 0f3E4CED0B;
fma.rn.f32 %f26, %f24, %f15, %f25;
mov.f32 %f27, 0fBE7FFF22;
fma.rn.f32 %f28, %f26, %f15, %f27;
mov.f32 %f29, 0f3EAAAA78;
fma.rn.f32 %f30, %f28, %f15, %f29;
mov.f32 %f31, 0fBF000000;
fma.rn.f32 %f32, %f30, %f15, %f31;
mul.f32 %f33, %f15, %f32;
fma.rn.f32 %f34, %f33, %f15, %f15;
mov.f32 %f35, 0f3F317218;
fma.rn.f32 %f40, %f14, %f35, %f34;
setp.lt.u32	%p8, %r72, 2139095040;
@%p8 bra BB74_9;

mov.f32 %f36, 0f7F800000;
fma.rn.f32 %f40, %f2, %f36, %f36;

BB74_9:
add.s32 %r76, %r17, %r16;
shr.u32 %r77, %r76, %r49;
mul.lo.s32 %r78, %r77, %r51;
sub.s32 %r79, %r16, %r78;
mul.lo.s32 %r80, %r79, %r47;
mad.lo.s32 %r81, %r46, %r77, %r80;
mul.wide.u32 %rd22, %r81, 4;
add.s64 %rd23, %rd4, %rd22;
setp.eq.f32	%p9, %f2, 0f00000000;
selp.f32	%f37, 0fFF800000, %f40, %p9;
ld.global.f32 %f38, [%rd23];
sub.f32 %f39, %f37, %f38;
mul.f32 %f41, %f1, %f39;

BB74_10:
add.s32 %r82, %r26, %r16;
shr.u32 %r83, %r82, %r57;
mul.lo.s32 %r84, %r83, %r59;
sub.s32 %r85, %r16, %r84;
mul.lo.s32 %r86, %r85, %r55;
mad.lo.s32 %r87, %r54, %r83, %r86;
mul.wide.u32 %rd24, %r87, 4;
add.s64 %rd25, %rd6, %rd24;
st.global.f32 [%rd25], %f41;
mov.u32 %r89, %nctaid.x;
mad.lo.s32 %r97, %r89, %r62, %r16;
setp.lt.u32	%p10, %r97, %r44;
@%p10 bra BB74_4;

BB74_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot75[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<15>;
.reg .f32 %f<42>;
.reg .b32 %r<104>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot75;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r82, 0;
mov.pred %p1, 0;
@%p1 bra BB75_2;

BB75_1:
mul.wide.s32 %rd23, %r82, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r82, %r82, 1;
setp.lt.u32	%p2, %r82, 27;
@%p2 bra BB75_1;

BB75_2:
mov.u32 %r83, 0;
@%p1 bra BB75_4;

BB75_3:
mul.wide.s32 %rd27, %r83, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r83, %r83, 1;
setp.lt.u32	%p4, %r83, 27;
@%p4 bra BB75_3;

BB75_4:
mov.u32 %r55, %ntid.x;
mov.u32 %r56, %ctaid.x;
mov.u32 %r57, %tid.x;
mad.lo.s32 %r96, %r55, %r56, %r57;
setp.ge.u32	%p5, %r96, %r44;
@%p5 bra BB75_15;

cvta.to.global.u64 %rd8, %rd20;
ld.local.u32 %r58, [%rd2+208];
add.s32 %r11, %r58, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd9, %rd31;
ld.local.u32 %r59, [%rd3+208];
add.s32 %r13, %r59, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd32, [%rd3];
cvta.to.global.u64 %rd10, %rd32;
mul.wide.s32 %rd33, %r58, 4;
add.s64 %rd11, %rd2, %rd33;
mul.wide.s32 %rd34, %r59, 4;
add.s64 %rd12, %rd3, %rd34;

BB75_6:
mov.u32 %r86, %r96;
mov.u32 %r15, %r86;
mov.u64 %rd40, %rd11;
mul.hi.u32 %r16, %r15, %r48;
mov.u32 %r61, 0;
mov.u32 %r103, %r61;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r84, %r11;
mov.u32 %r94, %r15;
mov.u32 %r95, %r15;
mov.u32 %r102, %r61;
@%p6 bra BB75_8;

BB75_7:
mov.u32 %r18, %r95;
mov.u32 %r17, %r84;
ld.local.u32 %r62, [%rd40+4];
rem.u32 %r63, %r18, %r62;
ld.local.u32 %r64, [%rd40+104];
mad.lo.s32 %r103, %r64, %r63, %r103;
div.u32 %r21, %r18, %r62;
add.s64 %rd40, %rd40, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r84, %r22;
mov.u32 %r94, %r21;
mov.u32 %r95, %r21;
mov.u32 %r97, %r103;
mov.u32 %r102, %r97;
@%p7 bra BB75_7;

BB75_8:
mov.u32 %r24, %r102;
add.s32 %r67, %r16, %r15;
shr.u32 %r68, %r67, %r49;
mul.lo.s32 %r69, %r68, %r51;
sub.s32 %r70, %r15, %r69;
mul.lo.s32 %r71, %r70, %r47;
mad.lo.s32 %r72, %r46, %r68, %r71;
mul.wide.u32 %rd35, %r72, 4;
add.s64 %rd16, %rd8, %rd35;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r25, %r12, %r94, %r24;
mov.u32 %r101, %r61;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r85, %r13;
mov.u32 %r93, %r15;
mov.u32 %r92, %r15;
mov.u32 %r100, %r61;
@%p8 bra BB75_10;

BB75_9:
mov.u32 %r26, %r85;
ld.local.u32 %r73, [%rd41+4];
rem.u32 %r74, %r93, %r73;
ld.local.u32 %r75, [%rd41+104];
mad.lo.s32 %r101, %r75, %r74, %r101;
div.u32 %r93, %r93, %r73;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r85, %r31;
mov.u32 %r92, %r93;
mov.u32 %r100, %r101;
@%p9 bra BB75_9;

BB75_10:
mul.wide.u32 %rd36, %r25, 4;
add.s64 %rd37, %rd9, %rd36;
mad.lo.s32 %r34, %r14, %r92, %r100;
ld.global.f32 %f1, [%rd37];
mov.f32 %f41, 0f00000000;
setp.leu.f32	%p10, %f1, 0f00000000;
@%p10 bra BB75_14;

setp.lt.f32	%p11, %f1, 0f00800000;
mul.f32 %f9, %f1, 0f4B000000;
selp.f32	%f2, %f9, %f1, %p11;
selp.f32	%f10, 0fC1B80000, 0f00000000, %p11;
mov.b32 %r76, %f2;
add.s32 %r77, %r76, -1059760811;
and.b32 %r78, %r77, -8388608;
sub.s32 %r79, %r76, %r78;
mov.b32 %f11, %r79;
cvt.rn.f32.s32	%f12, %r78;
mov.f32 %f13, 0f34000000;
fma.rn.f32 %f14, %f12, %f13, %f10;
add.f32 %f15, %f11, 0fBF800000;
mov.f32 %f16, 0f3E1039F6;
mov.f32 %f17, 0fBE055027;
fma.rn.f32 %f18, %f17, %f15, %f16;
mov.f32 %f19, 0fBDF8CDCC;
fma.rn.f32 %f20, %f18, %f15, %f19;
mov.f32 %f21, 0f3E0F2955;
fma.rn.f32 %f22, %f20, %f15, %f21;
mov.f32 %f23, 0fBE2AD8B9;
fma.rn.f32 %f24, %f22, %f15, %f23;
mov.f32 %f25, 0f3E4CED0B;
fma.rn.f32 %f26, %f24, %f15, %f25;
mov.f32 %f27, 0fBE7FFF22;
fma.rn.f32 %f28, %f26, %f15, %f27;
mov.f32 %f29, 0f3EAAAA78;
fma.rn.f32 %f30, %f28, %f15, %f29;
mov.f32 %f31, 0fBF000000;
fma.rn.f32 %f32, %f30, %f15, %f31;
mul.f32 %f33, %f15, %f32;
fma.rn.f32 %f34, %f33, %f15, %f15;
mov.f32 %f35, 0f3F317218;
fma.rn.f32 %f40, %f14, %f35, %f34;
setp.lt.u32	%p12, %r76, 2139095040;
@%p12 bra BB75_13;

mov.f32 %f36, 0f7F800000;
fma.rn.f32 %f40, %f2, %f36, %f36;

BB75_13:
setp.eq.f32	%p13, %f2, 0f00000000;
selp.f32	%f37, 0fFF800000, %f40, %p13;
ld.global.f32 %f38, [%rd16];
sub.f32 %f39, %f37, %f38;
mul.f32 %f41, %f1, %f39;

BB75_14:
mul.wide.u32 %rd38, %r34, 4;
add.s64 %rd39, %rd10, %rd38;
st.global.f32 [%rd39], %f41;
mov.u32 %r81, %nctaid.x;
mad.lo.s32 %r96, %r81, %r55, %r15;
setp.lt.u32	%p14, %r96, %r44;
@%p14 bra BB75_6;

BB75_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot76[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<17>;
.reg .f32 %f<42>;
.reg .b32 %r<51>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot76;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r40, 0;
mov.pred %p1, 0;
@%p1 bra BB76_2;

BB76_1:
mul.wide.s32 %rd14, %r40, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p2, %r40, 27;
@%p2 bra BB76_1;

BB76_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r47, %r21, %r22, %r23;
setp.ge.u32	%p3, %r47, %r19;
@%p3 bra BB76_11;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd18, %r24, 4;
add.s64 %rd6, %rd1, %rd18;

BB76_4:
mov.u32 %r42, %r47;
mov.u32 %r7, %r42;
mov.u64 %rd26, %rd6;
mov.u32 %r49, 0;
mov.u32 %r50, %r49;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r41, %r6;
mov.u32 %r45, %r7;
mov.u32 %r46, %r7;
@%p4 bra BB76_6;

BB76_5:
mov.u32 %r9, %r46;
mov.u32 %r8, %r41;
ld.local.u32 %r27, [%rd26+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd26+104];
mad.lo.s32 %r50, %r29, %r28, %r50;
div.u32 %r12, %r9, %r27;
add.s64 %rd26, %rd26, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r41, %r13;
mov.u32 %r45, %r12;
mov.u32 %r46, %r12;
mov.u32 %r49, %r50;
@%p5 bra BB76_5;

BB76_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r45, %r49;
ld.local.u64 %rd19, [%rd1];
cvta.to.global.u64 %rd20, %rd19;
mul.wide.u32 %rd21, %r31, 4;
add.s64 %rd10, %rd20, %rd21;
mul.lo.s32 %r32, %r7, %r17;
mul.wide.u32 %rd22, %r32, 4;
add.s64 %rd23, %rd4, %rd22;
ld.global.f32 %f1, [%rd23];
mov.f32 %f41, 0f00000000;
setp.leu.f32	%p6, %f1, 0f00000000;
@%p6 bra BB76_10;

setp.lt.f32	%p7, %f1, 0f00800000;
mul.f32 %f9, %f1, 0f4B000000;
selp.f32	%f2, %f9, %f1, %p7;
selp.f32	%f10, 0fC1B80000, 0f00000000, %p7;
mov.b32 %r33, %f2;
add.s32 %r34, %r33, -1059760811;
and.b32 %r35, %r34, -8388608;
sub.s32 %r36, %r33, %r35;
mov.b32 %f11, %r36;
cvt.rn.f32.s32	%f12, %r35;
mov.f32 %f13, 0f34000000;
fma.rn.f32 %f14, %f12, %f13, %f10;
add.f32 %f15, %f11, 0fBF800000;
mov.f32 %f16, 0f3E1039F6;
mov.f32 %f17, 0fBE055027;
fma.rn.f32 %f18, %f17, %f15, %f16;
mov.f32 %f19, 0fBDF8CDCC;
fma.rn.f32 %f20, %f18, %f15, %f19;
mov.f32 %f21, 0f3E0F2955;
fma.rn.f32 %f22, %f20, %f15, %f21;
mov.f32 %f23, 0fBE2AD8B9;
fma.rn.f32 %f24, %f22, %f15, %f23;
mov.f32 %f25, 0f3E4CED0B;
fma.rn.f32 %f26, %f24, %f15, %f25;
mov.f32 %f27, 0fBE7FFF22;
fma.rn.f32 %f28, %f26, %f15, %f27;
mov.f32 %f29, 0f3EAAAA78;
fma.rn.f32 %f30, %f28, %f15, %f29;
mov.f32 %f31, 0fBF000000;
fma.rn.f32 %f32, %f30, %f15, %f31;
mul.f32 %f33, %f15, %f32;
fma.rn.f32 %f34, %f33, %f15, %f15;
mov.f32 %f35, 0f3F317218;
fma.rn.f32 %f40, %f14, %f35, %f34;
setp.lt.u32	%p8, %r33, 2139095040;
@%p8 bra BB76_9;

mov.f32 %f36, 0f7F800000;
fma.rn.f32 %f40, %f2, %f36, %f36;

BB76_9:
setp.eq.f32	%p9, %f2, 0f00000000;
selp.f32	%f37, 0fFF800000, %f40, %p9;
ld.global.f32 %f38, [%rd10];
sub.f32 %f39, %f37, %f38;
mul.f32 %f41, %f1, %f39;

BB76_10:
mul.lo.s32 %r37, %r7, %r18;
mul.wide.u32 %rd24, %r37, 4;
add.s64 %rd25, %rd5, %rd24;
st.global.f32 [%rd25], %f41;
mov.u32 %r39, %nctaid.x;
mad.lo.s32 %r47, %r39, %r21, %r7;
setp.lt.u32	%p10, %r47, %r19;
@%p10 bra BB76_4;

BB76_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot77[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<9>;
.reg .f32 %f<42>;
.reg .b32 %r<76>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot77;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r65, 0;
mov.pred %p1, 0;
@%p1 bra BB77_2;

BB77_1:
mul.wide.s32 %rd14, %r65, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r65, %r65, 1;
setp.lt.u32	%p2, %r65, 27;
@%p2 bra BB77_1;

BB77_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r72, %r41, %r42, %r43;
setp.ge.u32	%p3, %r72, %r31;
@%p3 bra BB77_11;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
cvta.to.global.u64 %rd5, %rd12;
mul.wide.s32 %rd18, %r44, 4;
add.s64 %rd6, %rd1, %rd18;

BB77_4:
mov.u32 %r67, %r72;
mov.u32 %r11, %r67;
mov.u64 %rd26, %rd6;
mov.u32 %r74, 0;
mov.u32 %r75, %r74;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r66, %r10;
mov.u32 %r70, %r11;
mov.u32 %r71, %r11;
@%p4 bra BB77_6;

BB77_5:
mov.u32 %r13, %r71;
mov.u32 %r12, %r66;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r13, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r75, %r49, %r48, %r75;
div.u32 %r16, %r13, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r66, %r17;
mov.u32 %r70, %r16;
mov.u32 %r71, %r16;
mov.u32 %r74, %r75;
@%p5 bra BB77_5;

BB77_6:
ld.local.u32 %r50, [%rd1+108];
mad.lo.s32 %r51, %r50, %r70, %r74;
ld.local.u64 %rd19, [%rd1];
cvta.to.global.u64 %rd20, %rd19;
mul.wide.u32 %rd21, %r51, 4;
add.s64 %rd10, %rd20, %rd21;
mul.lo.s32 %r52, %r11, %r22;
mul.wide.u32 %rd22, %r52, 4;
add.s64 %rd23, %rd4, %rd22;
mul.hi.u32 %r20, %r11, %r35;
ld.global.f32 %f1, [%rd23];
mov.f32 %f41, 0f00000000;
setp.leu.f32	%p6, %f1, 0f00000000;
@%p6 bra BB77_10;

setp.lt.f32	%p7, %f1, 0f00800000;
mul.f32 %f9, %f1, 0f4B000000;
selp.f32	%f2, %f9, %f1, %p7;
selp.f32	%f10, 0fC1B80000, 0f00000000, %p7;
mov.b32 %r53, %f2;
add.s32 %r54, %r53, -1059760811;
and.b32 %r55, %r54, -8388608;
sub.s32 %r56, %r53, %r55;
mov.b32 %f11, %r56;
cvt.rn.f32.s32	%f12, %r55;
mov.f32 %f13, 0f34000000;
fma.rn.f32 %f14, %f12, %f13, %f10;
add.f32 %f15, %f11, 0fBF800000;
mov.f32 %f16, 0f3E1039F6;
mov.f32 %f17, 0fBE055027;
fma.rn.f32 %f18, %f17, %f15, %f16;
mov.f32 %f19, 0fBDF8CDCC;
fma.rn.f32 %f20, %f18, %f15, %f19;
mov.f32 %f21, 0f3E0F2955;
fma.rn.f32 %f22, %f20, %f15, %f21;
mov.f32 %f23, 0fBE2AD8B9;
fma.rn.f32 %f24, %f22, %f15, %f23;
mov.f32 %f25, 0f3E4CED0B;
fma.rn.f32 %f26, %f24, %f15, %f25;
mov.f32 %f27, 0fBE7FFF22;
fma.rn.f32 %f28, %f26, %f15, %f27;
mov.f32 %f29, 0f3EAAAA78;
fma.rn.f32 %f30, %f28, %f15, %f29;
mov.f32 %f31, 0fBF000000;
fma.rn.f32 %f32, %f30, %f15, %f31;
mul.f32 %f33, %f15, %f32;
fma.rn.f32 %f34, %f33, %f15, %f15;
mov.f32 %f35, 0f3F317218;
fma.rn.f32 %f40, %f14, %f35, %f34;
setp.lt.u32	%p8, %r53, 2139095040;
@%p8 bra BB77_9;

mov.f32 %f36, 0f7F800000;
fma.rn.f32 %f40, %f2, %f36, %f36;

BB77_9:
setp.eq.f32	%p9, %f2, 0f00000000;
selp.f32	%f37, 0fFF800000, %f40, %p9;
ld.global.f32 %f38, [%rd10];
sub.f32 %f39, %f37, %f38;
mul.f32 %f41, %f1, %f39;

BB77_10:
add.s32 %r57, %r20, %r11;
shr.u32 %r58, %r57, %r36;
mul.lo.s32 %r59, %r58, %r38;
sub.s32 %r60, %r11, %r59;
mul.lo.s32 %r61, %r60, %r34;
mad.lo.s32 %r62, %r33, %r58, %r61;
mul.wide.u32 %rd24, %r62, 4;
add.s64 %rd25, %rd5, %rd24;
st.global.f32 [%rd25], %f41;
mov.u32 %r64, %nctaid.x;
mad.lo.s32 %r72, %r64, %r41, %r11;
setp.lt.u32	%p10, %r72, %r31;
@%p10 bra BB77_4;

BB77_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot78[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<15>;
.reg .b16 %rs<9>;
.reg .f32 %f<42>;
.reg .b32 %r<79>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot78;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r57, 0;
mov.pred %p1, 0;
@%p1 bra BB78_2;

BB78_1:
mul.wide.s32 %rd21, %r57, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r57, %r57, 1;
setp.lt.u32	%p2, %r57, 27;
@%p2 bra BB78_1;

BB78_2:
mov.u32 %r58, 0;
@%p1 bra BB78_4;

BB78_3:
mul.wide.s32 %rd25, %r58, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p4, %r58, 27;
@%p4 bra BB78_3;

BB78_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r71, %r32, %r33, %r34;
setp.ge.u32	%p5, %r71, %r29;
@%p5 bra BB78_16;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd29, %r35, 4;
add.s64 %rd9, %rd2, %rd29;

BB78_6:
mov.u32 %r61, %r71;
mov.u32 %r8, %r61;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r78, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r59, %r7;
mov.u32 %r69, %r8;
mov.u32 %r70, %r8;
mov.u32 %r77, %r37;
@%p6 bra BB78_8;

BB78_7:
mov.u32 %r10, %r70;
mov.u32 %r9, %r59;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r78, %r40, %r39, %r78;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r59, %r14;
mov.u32 %r69, %r13;
mov.u32 %r70, %r13;
mov.u32 %r72, %r78;
mov.u32 %r77, %r72;
@%p7 bra BB78_7;

BB78_8:
mov.u32 %r16, %r77;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r69, %r16;
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd31, %rd30;
mul.wide.u32 %rd32, %r43, 4;
add.s64 %rd13, %rd31, %rd32;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r60, %r17, -1;
setp.lt.s32	%p8, %r60, 1;
mov.u32 %r67, %r8;
mov.u32 %r75, %r37;
@%p8 bra BB78_11;

mul.wide.s32 %rd33, %r17, 4;
add.s64 %rd40, %rd3, %rd33;
mov.u32 %r76, 0;
mov.u32 %r68, %r8;

BB78_10:
ld.local.u32 %r45, [%rd40+4];
rem.u32 %r46, %r68, %r45;
ld.local.u32 %r47, [%rd40+104];
mad.lo.s32 %r76, %r47, %r46, %r76;
div.u32 %r68, %r68, %r45;
add.s64 %rd40, %rd40, -4;
add.s32 %r60, %r60, -1;
setp.gt.s32	%p9, %r60, 0;
mov.u32 %r67, %r68;
mov.u32 %r75, %r76;
@%p9 bra BB78_10;

BB78_11:
mul.lo.s32 %r48, %r8, %r28;
mul.wide.u32 %rd34, %r48, 4;
add.s64 %rd35, %rd8, %rd34;
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r67, %r75;
ld.local.u64 %rd36, [%rd3];
cvta.to.global.u64 %rd37, %rd36;
mul.wide.u32 %rd38, %r50, 4;
add.s64 %rd17, %rd37, %rd38;
ld.global.f32 %f1, [%rd35];
mov.f32 %f41, 0f00000000;
setp.leu.f32	%p10, %f1, 0f00000000;
@%p10 bra BB78_15;

setp.lt.f32	%p11, %f1, 0f00800000;
mul.f32 %f9, %f1, 0f4B000000;
selp.f32	%f2, %f9, %f1, %p11;
selp.f32	%f10, 0fC1B80000, 0f00000000, %p11;
mov.b32 %r51, %f2;
add.s32 %r52, %r51, -1059760811;
and.b32 %r53, %r52, -8388608;
sub.s32 %r54, %r51, %r53;
mov.b32 %f11, %r54;
cvt.rn.f32.s32	%f12, %r53;
mov.f32 %f13, 0f34000000;
fma.rn.f32 %f14, %f12, %f13, %f10;
add.f32 %f15, %f11, 0fBF800000;
mov.f32 %f16, 0f3E1039F6;
mov.f32 %f17, 0fBE055027;
fma.rn.f32 %f18, %f17, %f15, %f16;
mov.f32 %f19, 0fBDF8CDCC;
fma.rn.f32 %f20, %f18, %f15, %f19;
mov.f32 %f21, 0f3E0F2955;
fma.rn.f32 %f22, %f20, %f15, %f21;
mov.f32 %f23, 0fBE2AD8B9;
fma.rn.f32 %f24, %f22, %f15, %f23;
mov.f32 %f25, 0f3E4CED0B;
fma.rn.f32 %f26, %f24, %f15, %f25;
mov.f32 %f27, 0fBE7FFF22;
fma.rn.f32 %f28, %f26, %f15, %f27;
mov.f32 %f29, 0f3EAAAA78;
fma.rn.f32 %f30, %f28, %f15, %f29;
mov.f32 %f31, 0fBF000000;
fma.rn.f32 %f32, %f30, %f15, %f31;
mul.f32 %f33, %f15, %f32;
fma.rn.f32 %f34, %f33, %f15, %f15;
mov.f32 %f35, 0f3F317218;
fma.rn.f32 %f40, %f14, %f35, %f34;
setp.lt.u32	%p12, %r51, 2139095040;
@%p12 bra BB78_14;

mov.f32 %f36, 0f7F800000;
fma.rn.f32 %f40, %f2, %f36, %f36;

BB78_14:
setp.eq.f32	%p13, %f2, 0f00000000;
selp.f32	%f37, 0fFF800000, %f40, %p13;
ld.global.f32 %f38, [%rd13];
sub.f32 %f39, %f37, %f38;
mul.f32 %f41, %f1, %f39;

BB78_15:
st.global.f32 [%rd17], %f41;
mov.u32 %r56, %nctaid.x;
mad.lo.s32 %r71, %r56, %r32, %r8;
setp.lt.u32	%p14, %r71, %r29;
@%p14 bra BB78_6;

BB78_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot79[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<9>;
.reg .f32 %f<42>;
.reg .b32 %r<76>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot79;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r65, 0;
mov.pred %p1, 0;
@%p1 bra BB79_2;

BB79_1:
mul.wide.s32 %rd14, %r65, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r65, %r65, 1;
setp.lt.u32	%p2, %r65, 27;
@%p2 bra BB79_1;

BB79_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r72, %r40, %r41, %r42;
setp.ge.u32	%p3, %r72, %r30;
@%p3 bra BB79_11;

cvta.to.global.u64 %rd4, %rd12;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd18, %r43, 4;
add.s64 %rd6, %rd1, %rd18;

BB79_4:
mov.u32 %r67, %r72;
mov.u32 %r11, %r67;
mov.u64 %rd26, %rd6;
mov.u32 %r74, 0;
mov.u32 %r75, %r74;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r66, %r10;
mov.u32 %r70, %r11;
mov.u32 %r71, %r11;
@%p4 bra BB79_6;

BB79_5:
mov.u32 %r13, %r71;
mov.u32 %r12, %r66;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r75, %r48, %r47, %r75;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r66, %r17;
mov.u32 %r70, %r16;
mov.u32 %r71, %r16;
mov.u32 %r74, %r75;
@%p5 bra BB79_5;

BB79_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r70, %r74;
ld.local.u64 %rd19, [%rd1];
cvta.to.global.u64 %rd20, %rd19;
mul.wide.u32 %rd21, %r50, 4;
add.s64 %rd10, %rd20, %rd21;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd22, %r57, 4;
add.s64 %rd23, %rd5, %rd22;
ld.global.f32 %f1, [%rd23];
mov.f32 %f41, 0f00000000;
setp.leu.f32	%p6, %f1, 0f00000000;
@%p6 bra BB79_10;

setp.lt.f32	%p7, %f1, 0f00800000;
mul.f32 %f9, %f1, 0f4B000000;
selp.f32	%f2, %f9, %f1, %p7;
selp.f32	%f10, 0fC1B80000, 0f00000000, %p7;
mov.b32 %r58, %f2;
add.s32 %r59, %r58, -1059760811;
and.b32 %r60, %r59, -8388608;
sub.s32 %r61, %r58, %r60;
mov.b32 %f11, %r61;
cvt.rn.f32.s32	%f12, %r60;
mov.f32 %f13, 0f34000000;
fma.rn.f32 %f14, %f12, %f13, %f10;
add.f32 %f15, %f11, 0fBF800000;
mov.f32 %f16, 0f3E1039F6;
mov.f32 %f17, 0fBE055027;
fma.rn.f32 %f18, %f17, %f15, %f16;
mov.f32 %f19, 0fBDF8CDCC;
fma.rn.f32 %f20, %f18, %f15, %f19;
mov.f32 %f21, 0f3E0F2955;
fma.rn.f32 %f22, %f20, %f15, %f21;
mov.f32 %f23, 0fBE2AD8B9;
fma.rn.f32 %f24, %f22, %f15, %f23;
mov.f32 %f25, 0f3E4CED0B;
fma.rn.f32 %f26, %f24, %f15, %f25;
mov.f32 %f27, 0fBE7FFF22;
fma.rn.f32 %f28, %f26, %f15, %f27;
mov.f32 %f29, 0f3EAAAA78;
fma.rn.f32 %f30, %f28, %f15, %f29;
mov.f32 %f31, 0fBF000000;
fma.rn.f32 %f32, %f30, %f15, %f31;
mul.f32 %f33, %f15, %f32;
fma.rn.f32 %f34, %f33, %f15, %f15;
mov.f32 %f35, 0f3F317218;
fma.rn.f32 %f40, %f14, %f35, %f34;
setp.lt.u32	%p8, %r58, 2139095040;
@%p8 bra BB79_9;

mov.f32 %f36, 0f7F800000;
fma.rn.f32 %f40, %f2, %f36, %f36;

BB79_9:
setp.eq.f32	%p9, %f2, 0f00000000;
selp.f32	%f37, 0fFF800000, %f40, %p9;
ld.global.f32 %f38, [%rd10];
sub.f32 %f39, %f37, %f38;
mul.f32 %f41, %f1, %f39;

BB79_10:
mul.lo.s32 %r62, %r11, %r29;
mul.wide.u32 %rd24, %r62, 4;
add.s64 %rd25, %rd4, %rd24;
st.global.f32 [%rd25], %f41;
mov.u32 %r64, %nctaid.x;
mad.lo.s32 %r72, %r64, %r40, %r11;
setp.lt.u32	%p10, %r72, %r30;
@%p10 bra BB79_4;

BB79_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot80[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .f32 %f<42>;
.reg .b32 %r<101>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot80;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r90, 0;
mov.pred %p1, 0;
@%p1 bra BB80_2;

BB80_1:
mul.wide.s32 %rd14, %r90, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r90, %r90, 1;
setp.lt.u32	%p2, %r90, 27;
@%p2 bra BB80_1;

BB80_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r97, %r62, %r63, %r64;
setp.ge.u32	%p3, %r97, %r44;
@%p3 bra BB80_11;

ld.local.u32 %r65, [%rd1+208];
add.s32 %r14, %r65, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd4, %rd18;
cvta.to.global.u64 %rd5, %rd11;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r65, 4;
add.s64 %rd7, %rd1, %rd19;

BB80_4:
mov.u32 %r92, %r97;
mov.u32 %r16, %r92;
mov.u64 %rd26, %rd7;
mov.u32 %r99, 0;
mov.u32 %r100, %r99;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r91, %r14;
mov.u32 %r95, %r16;
mov.u32 %r96, %r16;
@%p4 bra BB80_6;

BB80_5:
mov.u32 %r18, %r96;
mov.u32 %r17, %r91;
ld.local.u32 %r68, [%rd26+4];
rem.u32 %r69, %r18, %r68;
ld.local.u32 %r70, [%rd26+104];
mad.lo.s32 %r100, %r70, %r69, %r100;
div.u32 %r21, %r18, %r68;
add.s64 %rd26, %rd26, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r91, %r22;
mov.u32 %r95, %r21;
mov.u32 %r96, %r21;
mov.u32 %r99, %r100;
@%p5 bra BB80_5;

BB80_6:
mad.lo.s32 %r25, %r15, %r95, %r99;
mul.hi.u32 %r71, %r16, %r48;
add.s32 %r72, %r71, %r16;
shr.u32 %r73, %r72, %r49;
mul.lo.s32 %r74, %r73, %r51;
sub.s32 %r75, %r16, %r74;
mul.lo.s32 %r76, %r75, %r47;
mad.lo.s32 %r77, %r46, %r73, %r76;
mul.wide.u32 %rd20, %r77, 4;
add.s64 %rd21, %rd5, %rd20;
mul.hi.u32 %r26, %r16, %r56;
ld.global.f32 %f1, [%rd21];
mov.f32 %f41, 0f00000000;
setp.leu.f32	%p6, %f1, 0f00000000;
@%p6 bra BB80_10;

setp.lt.f32	%p7, %f1, 0f00800000;
mul.f32 %f9, %f1, 0f4B000000;
selp.f32	%f2, %f9, %f1, %p7;
selp.f32	%f10, 0fC1B80000, 0f00000000, %p7;
mov.b32 %r78, %f2;
add.s32 %r79, %r78, -1059760811;
and.b32 %r80, %r79, -8388608;
sub.s32 %r81, %r78, %r80;
mov.b32 %f11, %r81;
cvt.rn.f32.s32	%f12, %r80;
mov.f32 %f13, 0f34000000;
fma.rn.f32 %f14, %f12, %f13, %f10;
add.f32 %f15, %f11, 0fBF800000;
mov.f32 %f16, 0f3E1039F6;
mov.f32 %f17, 0fBE055027;
fma.rn.f32 %f18, %f17, %f15, %f16;
mov.f32 %f19, 0fBDF8CDCC;
fma.rn.f32 %f20, %f18, %f15, %f19;
mov.f32 %f21, 0f3E0F2955;
fma.rn.f32 %f22, %f20, %f15, %f21;
mov.f32 %f23, 0fBE2AD8B9;
fma.rn.f32 %f24, %f22, %f15, %f23;
mov.f32 %f25, 0f3E4CED0B;
fma.rn.f32 %f26, %f24, %f15, %f25;
mov.f32 %f27, 0fBE7FFF22;
fma.rn.f32 %f28, %f26, %f15, %f27;
mov.f32 %f29, 0f3EAAAA78;
fma.rn.f32 %f30, %f28, %f15, %f29;
mov.f32 %f31, 0fBF000000;
fma.rn.f32 %f32, %f30, %f15, %f31;
mul.f32 %f33, %f15, %f32;
fma.rn.f32 %f34, %f33, %f15, %f15;
mov.f32 %f35, 0f3F317218;
fma.rn.f32 %f40, %f14, %f35, %f34;
setp.lt.u32	%p8, %r78, 2139095040;
@%p8 bra BB80_9;

mov.f32 %f36, 0f7F800000;
fma.rn.f32 %f40, %f2, %f36, %f36;

BB80_9:
mul.wide.u32 %rd22, %r25, 4;
add.s64 %rd23, %rd4, %rd22;
setp.eq.f32	%p9, %f2, 0f00000000;
selp.f32	%f37, 0fFF800000, %f40, %p9;
ld.global.f32 %f38, [%rd23];
sub.f32 %f39, %f37, %f38;
mul.f32 %f41, %f1, %f39;

BB80_10:
add.s32 %r82, %r26, %r16;
shr.u32 %r83, %r82, %r57;
mul.lo.s32 %r84, %r83, %r59;
sub.s32 %r85, %r16, %r84;
mul.lo.s32 %r86, %r85, %r55;
mad.lo.s32 %r87, %r54, %r83, %r86;
mul.wide.u32 %rd24, %r87, 4;
add.s64 %rd25, %rd6, %rd24;
st.global.f32 [%rd25], %f41;
mov.u32 %r89, %nctaid.x;
mad.lo.s32 %r97, %r89, %r62, %r16;
setp.lt.u32	%p10, %r97, %r44;
@%p10 bra BB80_4;

BB80_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot81[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<15>;
.reg .f32 %f<42>;
.reg .b32 %r<104>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot81;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r82, 0;
mov.pred %p1, 0;
@%p1 bra BB81_2;

BB81_1:
mul.wide.s32 %rd23, %r82, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r82, %r82, 1;
setp.lt.u32	%p2, %r82, 27;
@%p2 bra BB81_1;

BB81_2:
mov.u32 %r83, 0;
@%p1 bra BB81_4;

BB81_3:
mul.wide.s32 %rd27, %r83, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r83, %r83, 1;
setp.lt.u32	%p4, %r83, 27;
@%p4 bra BB81_3;

BB81_4:
mov.u32 %r55, %ntid.x;
mov.u32 %r56, %ctaid.x;
mov.u32 %r57, %tid.x;
mad.lo.s32 %r96, %r55, %r56, %r57;
setp.ge.u32	%p5, %r96, %r44;
@%p5 bra BB81_15;

ld.local.u32 %r58, [%rd2+208];
add.s32 %r11, %r58, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd8, %rd31;
cvta.to.global.u64 %rd9, %rd20;
ld.local.u32 %r59, [%rd3+208];
add.s32 %r13, %r59, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd32, [%rd3];
cvta.to.global.u64 %rd10, %rd32;
mul.wide.s32 %rd33, %r58, 4;
add.s64 %rd11, %rd2, %rd33;
mul.wide.s32 %rd34, %r59, 4;
add.s64 %rd12, %rd3, %rd34;

BB81_6:
mov.u32 %r86, %r96;
mov.u32 %r15, %r86;
mov.u64 %rd40, %rd11;
mov.u32 %r61, 0;
mov.u32 %r103, %r61;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r84, %r11;
mov.u32 %r94, %r15;
mov.u32 %r95, %r15;
mov.u32 %r102, %r61;
@%p6 bra BB81_8;

BB81_7:
mov.u32 %r17, %r95;
mov.u32 %r16, %r84;
ld.local.u32 %r62, [%rd40+4];
rem.u32 %r63, %r17, %r62;
ld.local.u32 %r64, [%rd40+104];
mad.lo.s32 %r103, %r64, %r63, %r103;
div.u32 %r20, %r17, %r62;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r84, %r21;
mov.u32 %r94, %r20;
mov.u32 %r95, %r20;
mov.u32 %r97, %r103;
mov.u32 %r102, %r97;
@%p7 bra BB81_7;

BB81_8:
mov.u32 %r23, %r102;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r94, %r23;
mul.hi.u32 %r25, %r15, %r48;
mov.u32 %r101, %r61;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r85, %r13;
mov.u32 %r93, %r15;
mov.u32 %r92, %r15;
mov.u32 %r100, %r61;
@%p8 bra BB81_10;

BB81_9:
mov.u32 %r26, %r85;
ld.local.u32 %r67, [%rd41+4];
rem.u32 %r68, %r93, %r67;
ld.local.u32 %r69, [%rd41+104];
mad.lo.s32 %r101, %r69, %r68, %r101;
div.u32 %r93, %r93, %r67;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r85, %r31;
mov.u32 %r92, %r93;
mov.u32 %r100, %r101;
@%p9 bra BB81_9;

BB81_10:
mul.wide.u32 %rd35, %r24, 4;
add.s64 %rd19, %rd8, %rd35;
add.s32 %r70, %r25, %r15;
shr.u32 %r71, %r70, %r49;
mul.lo.s32 %r72, %r71, %r51;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r47;
mad.lo.s32 %r75, %r46, %r71, %r74;
mul.wide.u32 %rd36, %r75, 4;
add.s64 %rd37, %rd9, %rd36;
mad.lo.s32 %r34, %r14, %r92, %r100;
ld.global.f32 %f1, [%rd37];
mov.f32 %f41, 0f00000000;
setp.leu.f32	%p10, %f1, 0f00000000;
@%p10 bra BB81_14;

setp.lt.f32	%p11, %f1, 0f00800000;
mul.f32 %f9, %f1, 0f4B000000;
selp.f32	%f2, %f9, %f1, %p11;
selp.f32	%f10, 0fC1B80000, 0f00000000, %p11;
mov.b32 %r76, %f2;
add.s32 %r77, %r76, -1059760811;
and.b32 %r78, %r77, -8388608;
sub.s32 %r79, %r76, %r78;
mov.b32 %f11, %r79;
cvt.rn.f32.s32	%f12, %r78;
mov.f32 %f13, 0f34000000;
fma.rn.f32 %f14, %f12, %f13, %f10;
add.f32 %f15, %f11, 0fBF800000;
mov.f32 %f16, 0f3E1039F6;
mov.f32 %f17, 0fBE055027;
fma.rn.f32 %f18, %f17, %f15, %f16;
mov.f32 %f19, 0fBDF8CDCC;
fma.rn.f32 %f20, %f18, %f15, %f19;
mov.f32 %f21, 0f3E0F2955;
fma.rn.f32 %f22, %f20, %f15, %f21;
mov.f32 %f23, 0fBE2AD8B9;
fma.rn.f32 %f24, %f22, %f15, %f23;
mov.f32 %f25, 0f3E4CED0B;
fma.rn.f32 %f26, %f24, %f15, %f25;
mov.f32 %f27, 0fBE7FFF22;
fma.rn.f32 %f28, %f26, %f15, %f27;
mov.f32 %f29, 0f3EAAAA78;
fma.rn.f32 %f30, %f28, %f15, %f29;
mov.f32 %f31, 0fBF000000;
fma.rn.f32 %f32, %f30, %f15, %f31;
mul.f32 %f33, %f15, %f32;
fma.rn.f32 %f34, %f33, %f15, %f15;
mov.f32 %f35, 0f3F317218;
fma.rn.f32 %f40, %f14, %f35, %f34;
setp.lt.u32	%p12, %r76, 2139095040;
@%p12 bra BB81_13;

mov.f32 %f36, 0f7F800000;
fma.rn.f32 %f40, %f2, %f36, %f36;

BB81_13:
setp.eq.f32	%p13, %f2, 0f00000000;
selp.f32	%f37, 0fFF800000, %f40, %p13;
ld.global.f32 %f38, [%rd19];
sub.f32 %f39, %f37, %f38;
mul.f32 %f41, %f1, %f39;

BB81_14:
mul.wide.u32 %rd38, %r34, 4;
add.s64 %rd39, %rd10, %rd38;
st.global.f32 [%rd39], %f41;
mov.u32 %r81, %nctaid.x;
mad.lo.s32 %r96, %r81, %r55, %r15;
setp.lt.u32	%p14, %r96, %r44;
@%p14 bra BB81_6;

BB81_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot82[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<15>;
.reg .b16 %rs<9>;
.reg .f32 %f<42>;
.reg .b32 %r<79>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot82;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r57, 0;
mov.pred %p1, 0;
@%p1 bra BB82_2;

BB82_1:
mul.wide.s32 %rd20, %r57, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r57, %r57, 1;
setp.lt.u32	%p2, %r57, 27;
@%p2 bra BB82_1;

BB82_2:
mov.u32 %r58, 0;
@%p1 bra BB82_4;

BB82_3:
mul.wide.s32 %rd24, %r58, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p4, %r58, 27;
@%p4 bra BB82_3;

BB82_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r71, %r32, %r33, %r34;
setp.ge.u32	%p5, %r71, %r29;
@%p5 bra BB82_16;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd28, %r35, 4;
add.s64 %rd9, %rd2, %rd28;

BB82_6:
mov.u32 %r61, %r71;
mov.u32 %r8, %r61;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r78, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r59, %r7;
mov.u32 %r69, %r8;
mov.u32 %r70, %r8;
mov.u32 %r77, %r37;
@%p6 bra BB82_8;

BB82_7:
mov.u32 %r10, %r70;
mov.u32 %r9, %r59;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r78, %r40, %r39, %r78;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r59, %r14;
mov.u32 %r69, %r13;
mov.u32 %r70, %r13;
mov.u32 %r72, %r78;
mov.u32 %r77, %r72;
@%p7 bra BB82_7;

BB82_8:
mov.u32 %r16, %r77;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r69, %r16;
ld.local.u64 %rd29, [%rd2];
cvta.to.global.u64 %rd30, %rd29;
mul.wide.u32 %rd31, %r43, 4;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r60, %r17, -1;
setp.lt.s32	%p8, %r60, 1;
mov.u32 %r67, %r8;
mov.u32 %r75, %r37;
@%p8 bra BB82_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd40, %rd3, %rd32;
mov.u32 %r76, 0;
mov.u32 %r68, %r8;

BB82_10:
ld.local.u32 %r45, [%rd40+4];
rem.u32 %r46, %r68, %r45;
ld.local.u32 %r47, [%rd40+104];
mad.lo.s32 %r76, %r47, %r46, %r76;
div.u32 %r68, %r68, %r45;
add.s64 %rd40, %rd40, -4;
add.s32 %r60, %r60, -1;
setp.gt.s32	%p9, %r60, 0;
mov.u32 %r67, %r68;
mov.u32 %r75, %r76;
@%p9 bra BB82_10;

BB82_11:
ld.local.u32 %r48, [%rd3+108];
mad.lo.s32 %r49, %r48, %r67, %r75;
ld.local.u64 %rd33, [%rd3];
cvta.to.global.u64 %rd34, %rd33;
mul.wide.u32 %rd35, %r49, 4;
add.s64 %rd36, %rd34, %rd35;
ld.global.f32 %f1, [%rd36];
mov.f32 %f41, 0f00000000;
setp.leu.f32	%p10, %f1, 0f00000000;
@%p10 bra BB82_15;

setp.lt.f32	%p11, %f1, 0f00800000;
mul.f32 %f9, %f1, 0f4B000000;
selp.f32	%f2, %f9, %f1, %p11;
selp.f32	%f10, 0fC1B80000, 0f00000000, %p11;
mov.b32 %r50, %f2;
add.s32 %r51, %r50, -1059760811;
and.b32 %r52, %r51, -8388608;
sub.s32 %r53, %r50, %r52;
mov.b32 %f11, %r53;
cvt.rn.f32.s32	%f12, %r52;
mov.f32 %f13, 0f34000000;
fma.rn.f32 %f14, %f12, %f13, %f10;
add.f32 %f15, %f11, 0fBF800000;
mov.f32 %f16, 0f3E1039F6;
mov.f32 %f17, 0fBE055027;
fma.rn.f32 %f18, %f17, %f15, %f16;
mov.f32 %f19, 0fBDF8CDCC;
fma.rn.f32 %f20, %f18, %f15, %f19;
mov.f32 %f21, 0f3E0F2955;
fma.rn.f32 %f22, %f20, %f15, %f21;
mov.f32 %f23, 0fBE2AD8B9;
fma.rn.f32 %f24, %f22, %f15, %f23;
mov.f32 %f25, 0f3E4CED0B;
fma.rn.f32 %f26, %f24, %f15, %f25;
mov.f32 %f27, 0fBE7FFF22;
fma.rn.f32 %f28, %f26, %f15, %f27;
mov.f32 %f29, 0f3EAAAA78;
fma.rn.f32 %f30, %f28, %f15, %f29;
mov.f32 %f31, 0fBF000000;
fma.rn.f32 %f32, %f30, %f15, %f31;
mul.f32 %f33, %f15, %f32;
fma.rn.f32 %f34, %f33, %f15, %f15;
mov.f32 %f35, 0f3F317218;
fma.rn.f32 %f40, %f14, %f35, %f34;
setp.lt.u32	%p12, %r50, 2139095040;
@%p12 bra BB82_14;

mov.f32 %f36, 0f7F800000;
fma.rn.f32 %f40, %f2, %f36, %f36;

BB82_14:
setp.eq.f32	%p13, %f2, 0f00000000;
selp.f32	%f37, 0fFF800000, %f40, %p13;
ld.global.f32 %f38, [%rd13];
sub.f32 %f39, %f37, %f38;
mul.f32 %f41, %f1, %f39;

BB82_15:
mul.lo.s32 %r54, %r8, %r28;
mul.wide.u32 %rd37, %r54, 4;
add.s64 %rd38, %rd8, %rd37;
st.global.f32 [%rd38], %f41;
mov.u32 %r56, %nctaid.x;
mad.lo.s32 %r71, %r56, %r32, %r8;
setp.lt.u32	%p14, %r71, %r29;
@%p14 bra BB82_6;

BB82_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot83[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<15>;
.reg .f32 %f<42>;
.reg .b32 %r<104>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot83;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r82, 0;
mov.pred %p1, 0;
@%p1 bra BB83_2;

BB83_1:
mul.wide.s32 %rd22, %r82, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r82, %r82, 1;
setp.lt.u32	%p2, %r82, 27;
@%p2 bra BB83_1;

BB83_2:
mov.u32 %r83, 0;
@%p1 bra BB83_4;

BB83_3:
mul.wide.s32 %rd26, %r83, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r83, %r83, 1;
setp.lt.u32	%p4, %r83, 27;
@%p4 bra BB83_3;

BB83_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r96, %r54, %r55, %r56;
setp.ge.u32	%p5, %r96, %r43;
@%p5 bra BB83_15;

ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd8, %rd30;
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd31, [%rd3];
cvta.to.global.u64 %rd9, %rd31;
cvta.to.global.u64 %rd10, %rd19;
mul.wide.s32 %rd32, %r57, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r58, 4;
add.s64 %rd12, %rd3, %rd33;

BB83_6:
mov.u32 %r86, %r96;
mov.u32 %r15, %r86;
mov.u64 %rd40, %rd11;
mov.u32 %r60, 0;
mov.u32 %r103, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r84, %r11;
mov.u32 %r94, %r15;
mov.u32 %r95, %r15;
mov.u32 %r102, %r60;
@%p6 bra BB83_8;

BB83_7:
mov.u32 %r17, %r95;
mov.u32 %r16, %r84;
ld.local.u32 %r61, [%rd40+4];
rem.u32 %r62, %r17, %r61;
ld.local.u32 %r63, [%rd40+104];
mad.lo.s32 %r103, %r63, %r62, %r103;
div.u32 %r20, %r17, %r61;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r84, %r21;
mov.u32 %r94, %r20;
mov.u32 %r95, %r20;
mov.u32 %r97, %r103;
mov.u32 %r102, %r97;
@%p7 bra BB83_7;

BB83_8:
mov.u32 %r23, %r102;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r94, %r23;
mov.u32 %r101, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r85, %r13;
mov.u32 %r93, %r15;
mov.u32 %r92, %r15;
mov.u32 %r100, %r60;
@%p8 bra BB83_10;

BB83_9:
mov.u32 %r25, %r85;
ld.local.u32 %r66, [%rd41+4];
rem.u32 %r67, %r93, %r66;
ld.local.u32 %r68, [%rd41+104];
mad.lo.s32 %r101, %r68, %r67, %r101;
div.u32 %r93, %r93, %r66;
add.s64 %rd41, %rd41, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r85, %r30;
mov.u32 %r92, %r93;
mov.u32 %r100, %r101;
@%p9 bra BB83_9;

BB83_10:
mad.lo.s32 %r69, %r14, %r92, %r100;
mul.wide.u32 %rd34, %r69, 4;
add.s64 %rd35, %rd9, %rd34;
mul.hi.u32 %r33, %r15, %r47;
ld.global.f32 %f1, [%rd35];
mov.f32 %f41, 0f00000000;
setp.leu.f32	%p10, %f1, 0f00000000;
@%p10 bra BB83_14;

setp.lt.f32	%p11, %f1, 0f00800000;
mul.f32 %f9, %f1, 0f4B000000;
selp.f32	%f2, %f9, %f1, %p11;
selp.f32	%f10, 0fC1B80000, 0f00000000, %p11;
mov.b32 %r70, %f2;
add.s32 %r71, %r70, -1059760811;
and.b32 %r72, %r71, -8388608;
sub.s32 %r73, %r70, %r72;
mov.b32 %f11, %r73;
cvt.rn.f32.s32	%f12, %r72;
mov.f32 %f13, 0f34000000;
fma.rn.f32 %f14, %f12, %f13, %f10;
add.f32 %f15, %f11, 0fBF800000;
mov.f32 %f16, 0f3E1039F6;
mov.f32 %f17, 0fBE055027;
fma.rn.f32 %f18, %f17, %f15, %f16;
mov.f32 %f19, 0fBDF8CDCC;
fma.rn.f32 %f20, %f18, %f15, %f19;
mov.f32 %f21, 0f3E0F2955;
fma.rn.f32 %f22, %f20, %f15, %f21;
mov.f32 %f23, 0fBE2AD8B9;
fma.rn.f32 %f24, %f22, %f15, %f23;
mov.f32 %f25, 0f3E4CED0B;
fma.rn.f32 %f26, %f24, %f15, %f25;
mov.f32 %f27, 0fBE7FFF22;
fma.rn.f32 %f28, %f26, %f15, %f27;
mov.f32 %f29, 0f3EAAAA78;
fma.rn.f32 %f30, %f28, %f15, %f29;
mov.f32 %f31, 0fBF000000;
fma.rn.f32 %f32, %f30, %f15, %f31;
mul.f32 %f33, %f15, %f32;
fma.rn.f32 %f34, %f33, %f15, %f15;
mov.f32 %f35, 0f3F317218;
fma.rn.f32 %f40, %f14, %f35, %f34;
setp.lt.u32	%p12, %r70, 2139095040;
@%p12 bra BB83_13;

mov.f32 %f36, 0f7F800000;
fma.rn.f32 %f40, %f2, %f36, %f36;

BB83_13:
mul.wide.u32 %rd36, %r24, 4;
add.s64 %rd37, %rd8, %rd36;
setp.eq.f32	%p13, %f2, 0f00000000;
selp.f32	%f37, 0fFF800000, %f40, %p13;
ld.global.f32 %f38, [%rd37];
sub.f32 %f39, %f37, %f38;
mul.f32 %f41, %f1, %f39;

BB83_14:
add.s32 %r74, %r33, %r15;
shr.u32 %r75, %r74, %r48;
mul.lo.s32 %r76, %r75, %r50;
sub.s32 %r77, %r15, %r76;
mul.lo.s32 %r78, %r77, %r46;
mad.lo.s32 %r79, %r45, %r75, %r78;
mul.wide.u32 %rd38, %r79, 4;
add.s64 %rd39, %rd10, %rd38;
st.global.f32 [%rd39], %f41;
mov.u32 %r81, %nctaid.x;
mad.lo.s32 %r96, %r81, %r54, %r15;
setp.lt.u32	%p14, %r96, %r43;
@%p14 bra BB83_6;

BB83_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot84[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<19>;
.reg .f32 %f<42>;
.reg .b32 %r<107>;
.reg .b64 %rd<58>;


mov.u64 %rd57, __local_depot84;
cvta.local.u64 %SP, %rd57;
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd28, %SP, 216;
cvta.to.local.u64 %rd3, %rd28;
add.u64 %rd29, %SP, 432;
cvta.to.local.u64 %rd4, %rd29;
add.u64 %rd30, %SP, 0;
cvta.to.local.u64 %rd5, %rd30;
mov.u32 %r74, 0;
mov.pred %p1, 0;
@%p1 bra BB84_2;

BB84_1:
mul.wide.s32 %rd31, %r74, 8;
add.s64 %rd32, %rd6, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd3, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r74, %r74, 1;
setp.lt.u32	%p2, %r74, 27;
@%p2 bra BB84_1;

BB84_2:
mov.u32 %r75, 0;
@%p1 bra BB84_4;

BB84_3:
mul.wide.s32 %rd35, %r75, 8;
add.s64 %rd36, %rd1, %rd35;
ld.param.u64 %rd37, [%rd36];
add.s64 %rd38, %rd4, %rd35;
st.local.u64 [%rd38], %rd37;
add.s32 %r75, %r75, 1;
setp.lt.u32	%p4, %r75, 27;
@%p4 bra BB84_3;

BB84_4:
mov.u32 %r76, 0;
@%p1 bra BB84_6;

BB84_5:
mul.wide.s32 %rd39, %r76, 8;
add.s64 %rd40, %rd2, %rd39;
ld.param.u64 %rd41, [%rd40];
add.s64 %rd42, %rd5, %rd39;
st.local.u64 [%rd42], %rd41;
add.s32 %r76, %r76, 1;
setp.lt.u32	%p6, %r76, 27;
@%p6 bra BB84_5;

BB84_6:
mov.u32 %r47, %ntid.x;
mov.u32 %r48, %ctaid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r95, %r47, %r48, %r49;
setp.ge.u32	%p7, %r95, %r43;
@%p7 bra BB84_19;

ld.local.u32 %r50, [%rd3+208];
add.s32 %r8, %r50, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd43, [%rd3];
cvta.to.global.u64 %rd12, %rd43;
ld.local.u32 %r51, [%rd4+208];
add.s32 %r10, %r51, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd44, [%rd4];
cvta.to.global.u64 %rd13, %rd44;
ld.local.u32 %r52, [%rd5+208];
add.s32 %r12, %r52, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd45, [%rd5];
cvta.to.global.u64 %rd14, %rd45;
mul.wide.s32 %rd46, %r50, 4;
add.s64 %rd15, %rd3, %rd46;
mul.wide.s32 %rd47, %r51, 4;
add.s64 %rd16, %rd4, %rd47;
mul.wide.s32 %rd48, %r52, 4;
add.s64 %rd17, %rd5, %rd48;

BB84_8:
mov.u32 %r80, %r95;
mov.u32 %r14, %r80;
mov.u64 %rd54, %rd15;
mov.u32 %r54, 0;
mov.u32 %r106, %r54;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r77, %r8;
mov.u32 %r93, %r14;
mov.u32 %r94, %r14;
mov.u32 %r105, %r54;
@%p8 bra BB84_10;

BB84_9:
mov.u32 %r16, %r94;
mov.u32 %r15, %r77;
ld.local.u32 %r55, [%rd54+4];
rem.u32 %r56, %r16, %r55;
ld.local.u32 %r57, [%rd54+104];
mad.lo.s32 %r106, %r57, %r56, %r106;
div.u32 %r19, %r16, %r55;
add.s64 %rd54, %rd54, -4;
add.s32 %r20, %r15, -1;
setp.gt.s32	%p9, %r20, 0;
mov.u32 %r77, %r20;
mov.u32 %r93, %r19;
mov.u32 %r94, %r19;
mov.u32 %r96, %r106;
mov.u32 %r105, %r96;
@%p9 bra BB84_9;

BB84_10:
mov.u32 %r22, %r105;
mov.u64 %rd55, %rd16;
mad.lo.s32 %r23, %r9, %r93, %r22;
mov.u32 %r104, %r54;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r78, %r10;
mov.u32 %r92, %r14;
mov.u32 %r91, %r14;
mov.u32 %r103, %r54;
@%p10 bra BB84_12;

BB84_11:
mov.u32 %r24, %r78;
ld.local.u32 %r60, [%rd55+4];
rem.u32 %r61, %r92, %r60;
ld.local.u32 %r62, [%rd55+104];
mad.lo.s32 %r104, %r62, %r61, %r104;
div.u32 %r92, %r92, %r60;
add.s64 %rd55, %rd55, -4;
add.s32 %r29, %r24, -1;
setp.gt.s32	%p11, %r29, 0;
mov.u32 %r78, %r29;
mov.u32 %r91, %r92;
mov.u32 %r103, %r104;
@%p11 bra BB84_11;

BB84_12:
mul.wide.u32 %rd49, %r23, 4;
add.s64 %rd24, %rd12, %rd49;
mov.u64 %rd56, %rd17;
mad.lo.s32 %r32, %r11, %r91, %r103;
mov.u32 %r102, %r54;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r79, %r12;
mov.u32 %r90, %r14;
mov.u32 %r89, %r14;
mov.u32 %r101, %r54;
@%p12 bra BB84_14;

BB84_13:
mov.u32 %r33, %r79;
ld.local.u32 %r65, [%rd56+4];
rem.u32 %r66, %r90, %r65;
ld.local.u32 %r67, [%rd56+104];
mad.lo.s32 %r102, %r67, %r66, %r102;
div.u32 %r90, %r90, %r65;
add.s64 %rd56, %rd56, -4;
add.s32 %r38, %r33, -1;
setp.gt.s32	%p13, %r38, 0;
mov.u32 %r79, %r38;
mov.u32 %r89, %r90;
mov.u32 %r101, %r102;
@%p13 bra BB84_13;

BB84_14:
mul.wide.u32 %rd50, %r32, 4;
add.s64 %rd51, %rd13, %rd50;
mad.lo.s32 %r41, %r13, %r89, %r101;
ld.global.f32 %f1, [%rd51];
mov.f32 %f41, 0f00000000;
setp.leu.f32	%p14, %f1, 0f00000000;
@%p14 bra BB84_18;

setp.lt.f32	%p15, %f1, 0f00800000;
mul.f32 %f9, %f1, 0f4B000000;
selp.f32	%f2, %f9, %f1, %p15;
selp.f32	%f10, 0fC1B80000, 0f00000000, %p15;
mov.b32 %r68, %f2;
add.s32 %r69, %r68, -1059760811;
and.b32 %r70, %r69, -8388608;
sub.s32 %r71, %r68, %r70;
mov.b32 %f11, %r71;
cvt.rn.f32.s32	%f12, %r70;
mov.f32 %f13, 0f34000000;
fma.rn.f32 %f14, %f12, %f13, %f10;
add.f32 %f15, %f11, 0fBF800000;
mov.f32 %f16, 0f3E1039F6;
mov.f32 %f17, 0fBE055027;
fma.rn.f32 %f18, %f17, %f15, %f16;
mov.f32 %f19, 0fBDF8CDCC;
fma.rn.f32 %f20, %f18, %f15, %f19;
mov.f32 %f21, 0f3E0F2955;
fma.rn.f32 %f22, %f20, %f15, %f21;
mov.f32 %f23, 0fBE2AD8B9;
fma.rn.f32 %f24, %f22, %f15, %f23;
mov.f32 %f25, 0f3E4CED0B;
fma.rn.f32 %f26, %f24, %f15, %f25;
mov.f32 %f27, 0fBE7FFF22;
fma.rn.f32 %f28, %f26, %f15, %f27;
mov.f32 %f29, 0f3EAAAA78;
fma.rn.f32 %f30, %f28, %f15, %f29;
mov.f32 %f31, 0fBF000000;
fma.rn.f32 %f32, %f30, %f15, %f31;
mul.f32 %f33, %f15, %f32;
fma.rn.f32 %f34, %f33, %f15, %f15;
mov.f32 %f35, 0f3F317218;
fma.rn.f32 %f40, %f14, %f35, %f34;
setp.lt.u32	%p16, %r68, 2139095040;
@%p16 bra BB84_17;

mov.f32 %f36, 0f7F800000;
fma.rn.f32 %f40, %f2, %f36, %f36;

BB84_17:
setp.eq.f32	%p17, %f2, 0f00000000;
selp.f32	%f37, 0fFF800000, %f40, %p17;
ld.global.f32 %f38, [%rd24];
sub.f32 %f39, %f37, %f38;
mul.f32 %f41, %f1, %f39;

BB84_18:
mul.wide.u32 %rd52, %r41, 4;
add.s64 %rd53, %rd14, %rd52;
st.global.f32 [%rd53], %f41;
mov.u32 %r73, %nctaid.x;
mad.lo.s32 %r95, %r73, %r47, %r14;
setp.lt.u32	%p18, %r95, %r43;
@%p18 bra BB84_8;

BB84_19:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<7>;
.reg .f32 %f<42>;
.reg .b32 %r<10>;
.reg .b64 %rd<30>;


ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
mul.wide.u32 %rd17, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd18, %r3;
add.s64 %rd29, %rd17, %rd18;
setp.ge.u64	%p1, %rd29, %rd16;
@%p1 bra BB85_7;

cvta.to.global.u64 %rd2, %rd10;
cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd6, %rd14;

BB85_2:
mul.lo.s64 %rd19, %rd29, %rd13;
shl.b64 %rd20, %rd19, 2;
add.s64 %rd21, %rd4, %rd20;
ld.global.f32 %f1, [%rd21];
mov.f32 %f41, 0f00000000;
setp.leu.f32	%p2, %f1, 0f00000000;
@%p2 bra BB85_6;

setp.lt.f32	%p3, %f1, 0f00800000;
mul.f32 %f9, %f1, 0f4B000000;
selp.f32	%f2, %f9, %f1, %p3;
selp.f32	%f10, 0fC1B80000, 0f00000000, %p3;
mov.b32 %r4, %f2;
add.s32 %r5, %r4, -1059760811;
and.b32 %r6, %r5, -8388608;
sub.s32 %r7, %r4, %r6;
mov.b32 %f11, %r7;
cvt.rn.f32.s32	%f12, %r6;
mov.f32 %f13, 0f34000000;
fma.rn.f32 %f14, %f12, %f13, %f10;
add.f32 %f15, %f11, 0fBF800000;
mov.f32 %f16, 0f3E1039F6;
mov.f32 %f17, 0fBE055027;
fma.rn.f32 %f18, %f17, %f15, %f16;
mov.f32 %f19, 0fBDF8CDCC;
fma.rn.f32 %f20, %f18, %f15, %f19;
mov.f32 %f21, 0f3E0F2955;
fma.rn.f32 %f22, %f20, %f15, %f21;
mov.f32 %f23, 0fBE2AD8B9;
fma.rn.f32 %f24, %f22, %f15, %f23;
mov.f32 %f25, 0f3E4CED0B;
fma.rn.f32 %f26, %f24, %f15, %f25;
mov.f32 %f27, 0fBE7FFF22;
fma.rn.f32 %f28, %f26, %f15, %f27;
mov.f32 %f29, 0f3EAAAA78;
fma.rn.f32 %f30, %f28, %f15, %f29;
mov.f32 %f31, 0fBF000000;
fma.rn.f32 %f32, %f30, %f15, %f31;
mul.f32 %f33, %f15, %f32;
fma.rn.f32 %f34, %f33, %f15, %f15;
mov.f32 %f35, 0f3F317218;
fma.rn.f32 %f40, %f14, %f35, %f34;
setp.lt.u32	%p4, %r4, 2139095040;
@%p4 bra BB85_5;

mov.f32 %f36, 0f7F800000;
fma.rn.f32 %f40, %f2, %f36, %f36;

BB85_5:
setp.eq.f32	%p5, %f2, 0f00000000;
selp.f32	%f37, 0fFF800000, %f40, %p5;
mul.lo.s64 %rd22, %rd29, %rd11;
shl.b64 %rd23, %rd22, 2;
add.s64 %rd24, %rd2, %rd23;
ld.global.f32 %f38, [%rd24];
sub.f32 %f39, %f37, %f38;
mul.f32 %f41, %f1, %f39;

BB85_6:
mul.lo.s64 %rd25, %rd29, %rd15;
shl.b64 %rd26, %rd25, 2;
add.s64 %rd27, %rd6, %rd26;
st.global.f32 [%rd27], %f41;
mov.u32 %r8, %nctaid.x;
mul.wide.u32 %rd28, %r8, %r2;
add.s64 %rd29, %rd28, %rd29;
setp.lt.u64	%p6, %rd29, %rd16;
@%p6 bra BB85_2;

BB85_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot86[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<22>;
.reg .f32 %f<42>;
.reg .b32 %r<49>;
.reg .b64 %rd<164>;


mov.u64 %rd163, __local_depot86;
cvta.local.u64 %SP, %rd163;
ld.param.u64 %rd73, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd74, %SP, 416;
cvta.to.local.u64 %rd3, %rd74;
add.u64 %rd75, %SP, 832;
cvta.to.local.u64 %rd4, %rd75;
add.u64 %rd76, %SP, 0;
cvta.to.local.u64 %rd5, %rd76;
mov.u32 %r43, 0;
mov.pred %p1, 0;
@%p1 bra BB86_2;

BB86_1:
mul.wide.s32 %rd77, %r43, 8;
add.s64 %rd78, %rd6, %rd77;
ld.param.u64 %rd79, [%rd78];
add.s64 %rd80, %rd3, %rd77;
st.local.u64 [%rd80], %rd79;
add.s32 %r43, %r43, 1;
setp.lt.u32	%p2, %r43, 52;
@%p2 bra BB86_1;

BB86_2:
mov.u32 %r44, 0;
@%p1 bra BB86_4;

BB86_3:
mul.wide.s32 %rd81, %r44, 8;
add.s64 %rd82, %rd1, %rd81;
ld.param.u64 %rd83, [%rd82];
add.s64 %rd84, %rd4, %rd81;
st.local.u64 [%rd84], %rd83;
add.s32 %r44, %r44, 1;
setp.lt.u32	%p4, %r44, 52;
@%p4 bra BB86_3;

BB86_4:
mov.u32 %r45, 0;
@%p1 bra BB86_6;

BB86_5:
mul.wide.s32 %rd85, %r45, 8;
add.s64 %rd86, %rd2, %rd85;
ld.param.u64 %rd87, [%rd86];
add.s64 %rd88, %rd5, %rd85;
st.local.u64 [%rd88], %rd87;
add.s32 %r45, %r45, 1;
setp.lt.u32	%p6, %r45, 52;
@%p6 bra BB86_5;

BB86_6:
mov.u32 %r19, %ctaid.x;
mov.u32 %r20, %ntid.x;
mul.wide.u32 %rd89, %r20, %r19;
mov.u32 %r21, %tid.x;
cvt.u64.u32	%rd90, %r21;
add.s64 %rd151, %rd89, %rd90;
setp.ge.u64	%p7, %rd151, %rd73;
@%p7 bra BB86_28;

ld.local.u32 %r22, [%rd3+408];
add.s32 %r7, %r22, -1;
ld.local.u64 %rd13, [%rd3+208];
ld.local.u64 %rd91, [%rd3];
cvta.to.global.u64 %rd14, %rd91;
ld.local.u32 %r23, [%rd4+408];
add.s32 %r8, %r23, -1;
ld.local.u64 %rd15, [%rd4+208];
ld.local.u64 %rd92, [%rd4];
cvta.to.global.u64 %rd16, %rd92;
ld.local.u32 %r24, [%rd5+408];
add.s32 %r9, %r24, -1;
ld.local.u64 %rd17, [%rd5+208];
ld.local.u64 %rd93, [%rd5];
cvta.to.global.u64 %rd18, %rd93;
mul.wide.s32 %rd94, %r22, 8;
add.s64 %rd19, %rd3, %rd94;
mul.wide.s32 %rd95, %r23, 8;
add.s64 %rd20, %rd4, %rd95;
mul.wide.s32 %rd96, %r24, 8;
add.s64 %rd21, %rd5, %rd96;

BB86_8:
mov.u64 %rd130, %rd151;
mov.u64 %rd22, %rd130;
mov.u64 %rd124, %rd19;
mov.u64 %rd98, 0;
mov.u64 %rd162, %rd98;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r46, %r7;
mov.u64 %rd148, %rd22;
mov.u64 %rd149, %rd22;
mov.u64 %rd161, %rd98;
@%p8 bra BB86_13;

BB86_9:
mov.u64 %rd25, %rd149;
mov.u32 %r10, %r46;
ld.local.u64 %rd27, [%rd124];
or.b64 %rd99, %rd25, %rd27;
and.b64 %rd100, %rd99, -4294967296;
setp.eq.s64	%p9, %rd100, 0;
@%p9 bra BB86_11;
bra.uni BB86_10;

BB86_11:
cvt.u32.u64	%r25, %rd27;
cvt.u32.u64	%r26, %rd25;
div.u32 %r27, %r26, %r25;
rem.u32 %r28, %r26, %r25;
cvt.u64.u32	%rd150, %r27;
cvt.u64.u32	%rd125, %r28;
bra.uni BB86_12;

BB86_10:
div.u64 %rd150, %rd25, %rd27;
rem.u64 %rd125, %rd25, %rd27;

BB86_12:
mov.u64 %rd32, %rd150;
ld.local.u64 %rd101, [%rd124+200];
mul.lo.s64 %rd102, %rd101, %rd125;
add.s64 %rd162, %rd102, %rd162;
add.s64 %rd124, %rd124, -8;
add.s32 %r11, %r10, -1;
setp.gt.s32	%p10, %r11, 0;
mov.u32 %r46, %r11;
mov.u64 %rd148, %rd32;
mov.u64 %rd149, %rd32;
mov.u64 %rd152, %rd162;
mov.u64 %rd161, %rd152;
@%p10 bra BB86_9;

BB86_13:
mov.u64 %rd37, %rd161;
mov.u64 %rd126, %rd20;
mul.lo.s64 %rd105, %rd13, %rd148;
add.s64 %rd39, %rd105, %rd37;
mov.u64 %rd160, %rd98;
setp.lt.s32	%p11, %r8, 1;
mov.u32 %r47, %r8;
mov.u64 %rd146, %rd22;
mov.u64 %rd145, %rd22;
mov.u64 %rd159, %rd98;
@%p11 bra BB86_18;

BB86_14:
mov.u32 %r12, %r47;
ld.local.u64 %rd43, [%rd126];
or.b64 %rd106, %rd146, %rd43;
and.b64 %rd107, %rd106, -4294967296;
setp.eq.s64	%p12, %rd107, 0;
@%p12 bra BB86_16;
bra.uni BB86_15;

BB86_16:
cvt.u32.u64	%r29, %rd43;
cvt.u32.u64	%r30, %rd146;
div.u32 %r31, %r30, %r29;
rem.u32 %r32, %r30, %r29;
cvt.u64.u32	%rd147, %r31;
cvt.u64.u32	%rd127, %r32;
bra.uni BB86_17;

BB86_15:
div.u64 %rd147, %rd146, %rd43;
rem.u64 %rd127, %rd146, %rd43;

BB86_17:
mov.u64 %rd146, %rd147;
ld.local.u64 %rd108, [%rd126+200];
mul.lo.s64 %rd109, %rd108, %rd127;
add.s64 %rd160, %rd109, %rd160;
add.s64 %rd126, %rd126, -8;
add.s32 %r13, %r12, -1;
setp.gt.s32	%p13, %r13, 0;
mov.u32 %r47, %r13;
mov.u64 %rd145, %rd146;
mov.u64 %rd159, %rd160;
@%p13 bra BB86_14;

BB86_18:
shl.b64 %rd112, %rd39, 2;
add.s64 %rd54, %rd14, %rd112;
mov.u64 %rd128, %rd21;
mul.lo.s64 %rd113, %rd15, %rd145;
add.s64 %rd56, %rd113, %rd159;
mov.u64 %rd158, %rd98;
setp.lt.s32	%p14, %r9, 1;
mov.u32 %r48, %r9;
mov.u64 %rd143, %rd22;
mov.u64 %rd142, %rd22;
mov.u64 %rd157, %rd98;
@%p14 bra BB86_23;

BB86_19:
mov.u32 %r14, %r48;
ld.local.u64 %rd60, [%rd128];
or.b64 %rd114, %rd143, %rd60;
and.b64 %rd115, %rd114, -4294967296;
setp.eq.s64	%p15, %rd115, 0;
@%p15 bra BB86_21;
bra.uni BB86_20;

BB86_21:
cvt.u32.u64	%r33, %rd60;
cvt.u32.u64	%r34, %rd143;
div.u32 %r35, %r34, %r33;
rem.u32 %r36, %r34, %r33;
cvt.u64.u32	%rd144, %r35;
cvt.u64.u32	%rd129, %r36;
bra.uni BB86_22;

BB86_20:
div.u64 %rd144, %rd143, %rd60;
rem.u64 %rd129, %rd143, %rd60;

BB86_22:
mov.u64 %rd143, %rd144;
ld.local.u64 %rd116, [%rd128+200];
mul.lo.s64 %rd117, %rd116, %rd129;
add.s64 %rd158, %rd117, %rd158;
add.s64 %rd128, %rd128, -8;
add.s32 %r15, %r14, -1;
setp.gt.s32	%p16, %r15, 0;
mov.u32 %r48, %r15;
mov.u64 %rd142, %rd143;
mov.u64 %rd157, %rd158;
@%p16 bra BB86_19;

BB86_23:
shl.b64 %rd118, %rd56, 2;
add.s64 %rd119, %rd16, %rd118;
mul.lo.s64 %rd120, %rd17, %rd142;
add.s64 %rd71, %rd120, %rd157;
ld.global.f32 %f1, [%rd119];
mov.f32 %f41, 0f00000000;
setp.leu.f32	%p17, %f1, 0f00000000;
@%p17 bra BB86_27;

setp.lt.f32	%p18, %f1, 0f00800000;
mul.f32 %f9, %f1, 0f4B000000;
selp.f32	%f2, %f9, %f1, %p18;
selp.f32	%f10, 0fC1B80000, 0f00000000, %p18;
mov.b32 %r37, %f2;
add.s32 %r38, %r37, -1059760811;
and.b32 %r39, %r38, -8388608;
sub.s32 %r40, %r37, %r39;
mov.b32 %f11, %r40;
cvt.rn.f32.s32	%f12, %r39;
mov.f32 %f13, 0f34000000;
fma.rn.f32 %f14, %f12, %f13, %f10;
add.f32 %f15, %f11, 0fBF800000;
mov.f32 %f16, 0f3E1039F6;
mov.f32 %f17, 0fBE055027;
fma.rn.f32 %f18, %f17, %f15, %f16;
mov.f32 %f19, 0fBDF8CDCC;
fma.rn.f32 %f20, %f18, %f15, %f19;
mov.f32 %f21, 0f3E0F2955;
fma.rn.f32 %f22, %f20, %f15, %f21;
mov.f32 %f23, 0fBE2AD8B9;
fma.rn.f32 %f24, %f22, %f15, %f23;
mov.f32 %f25, 0f3E4CED0B;
fma.rn.f32 %f26, %f24, %f15, %f25;
mov.f32 %f27, 0fBE7FFF22;
fma.rn.f32 %f28, %f26, %f15, %f27;
mov.f32 %f29, 0f3EAAAA78;
fma.rn.f32 %f30, %f28, %f15, %f29;
mov.f32 %f31, 0fBF000000;
fma.rn.f32 %f32, %f30, %f15, %f31;
mul.f32 %f33, %f15, %f32;
fma.rn.f32 %f34, %f33, %f15, %f15;
mov.f32 %f35, 0f3F317218;
fma.rn.f32 %f40, %f14, %f35, %f34;
setp.lt.u32	%p19, %r37, 2139095040;
@%p19 bra BB86_26;

mov.f32 %f36, 0f7F800000;
fma.rn.f32 %f40, %f2, %f36, %f36;

BB86_26:
setp.eq.f32	%p20, %f2, 0f00000000;
selp.f32	%f37, 0fFF800000, %f40, %p20;
ld.global.f32 %f38, [%rd54];
sub.f32 %f39, %f37, %f38;
mul.f32 %f41, %f1, %f39;

BB86_27:
shl.b64 %rd121, %rd71, 2;
add.s64 %rd122, %rd18, %rd121;
st.global.f32 [%rd122], %f41;
mov.u32 %r41, %nctaid.x;
mul.wide.u32 %rd123, %r41, %r20;
add.s64 %rd151, %rd123, %rd22;
setp.lt.u64	%p21, %rd151, %rd73;
@%p21 bra BB86_8;

BB86_28:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<25>;
.reg .f32 %f<8>;
.reg .b32 %r<20>;
.reg .b64 %rd<13>;


ld.param.u32 %r9, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r10, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r11, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %tid.x;
mad.lo.s32 %r19, %r1, %r13, %r14;
setp.ge.u32	%p1, %r19, %r12;
@%p1 bra BB87_5;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;
mov.u32 %r15, %nctaid.x;
mul.lo.s32 %r6, %r15, %r1;

BB87_2:
mul.lo.s32 %r16, %r19, %r9;
mul.wide.u32 %rd7, %r16, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f1, [%rd8];
mov.f32 %f7, 0f00000000;
setp.leu.f32	%p2, %f1, 0f00000000;
@%p2 bra BB87_4;

mul.lo.s32 %r17, %r19, %r10;
mul.wide.u32 %rd9, %r17, 4;
add.s64 %rd10, %rd2, %rd9;
ld.global.f32 %f5, [%rd10];
mul.f32 %f6, %f1, %f5;
neg.f32 %f7, %f6;

BB87_4:
mul.lo.s32 %r18, %r19, %r11;
mul.wide.u32 %rd11, %r18, 4;
add.s64 %rd12, %rd3, %rd11;
st.global.f32 [%rd12], %f7;
add.s32 %r19, %r6, %r19;
setp.lt.u32	%p3, %r19, %r12;
@%p3 bra BB87_2;

BB87_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<17>;
.reg .f32 %f<8>;
.reg .b32 %r<45>;
.reg .b64 %rd<13>;


ld.param.u32 %r12, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r13, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r23, %r24}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r25, %r26}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r27, %r28}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r44, %r31, %r32, %r33;
setp.ge.u32	%p1, %r44, %r22;
@%p1 bra BB88_5;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB88_2:
mul.lo.s32 %r34, %r44, %r12;
mul.wide.u32 %rd7, %r34, 4;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r10, %r44, %r25;
ld.global.f32 %f1, [%rd8];
mov.f32 %f7, 0f00000000;
setp.leu.f32	%p2, %f1, 0f00000000;
@%p2 bra BB88_4;

mul.lo.s32 %r35, %r44, %r13;
mul.wide.u32 %rd9, %r35, 4;
add.s64 %rd10, %rd2, %rd9;
ld.global.f32 %f5, [%rd10];
mul.f32 %f6, %f1, %f5;
neg.f32 %f7, %f6;

BB88_4:
add.s32 %r36, %r10, %r44;
shr.u32 %r37, %r36, %r26;
mul.lo.s32 %r38, %r37, %r28;
sub.s32 %r39, %r44, %r38;
mul.lo.s32 %r40, %r39, %r24;
mad.lo.s32 %r41, %r23, %r37, %r40;
mul.wide.u32 %rd11, %r41, 4;
add.s64 %rd12, %rd3, %rd11;
st.global.f32 [%rd12], %f7;
mov.u32 %r43, %nctaid.x;
mad.lo.s32 %r44, %r43, %r31, %r44;
setp.lt.u32	%p3, %r44, %r22;
@%p3 bra BB88_2;

BB88_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot89[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<17>;
.reg .f32 %f<8>;
.reg .b32 %r<47>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot89;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB89_2;

BB89_1:
mul.wide.s32 %rd14, %r36, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB89_1;

BB89_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r43, %r21, %r22, %r23;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB89_9;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd18, %r24, 4;
add.s64 %rd6, %rd1, %rd18;

BB89_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd26, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB89_6;

BB89_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r27, [%rd26+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd26+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r12, %r9, %r27;
add.s64 %rd26, %rd26, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB89_5;

BB89_6:
mul.lo.s32 %r30, %r7, %r17;
mul.wide.u32 %rd19, %r30, 4;
add.s64 %rd20, %rd4, %rd19;
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r41, %r45;
ld.local.u64 %rd21, [%rd1];
cvta.to.global.u64 %rd22, %rd21;
mul.wide.u32 %rd23, %r32, 4;
add.s64 %rd10, %rd22, %rd23;
ld.global.f32 %f1, [%rd20];
mov.f32 %f7, 0f00000000;
setp.leu.f32	%p6, %f1, 0f00000000;
@%p6 bra BB89_8;

mul.lo.s32 %r33, %r7, %r18;
mul.wide.u32 %rd24, %r33, 4;
add.s64 %rd25, %rd5, %rd24;
ld.global.f32 %f5, [%rd25];
mul.f32 %f6, %f1, %f5;
neg.f32 %f7, %f6;

BB89_8:
st.global.f32 [%rd10], %f7;
mov.u32 %r35, %nctaid.x;
mad.lo.s32 %r43, %r35, %r21, %r7;
setp.lt.u32	%p7, %r43, %r19;
@%p7 bra BB89_4;

BB89_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<17>;
.reg .f32 %f<8>;
.reg .b32 %r<45>;
.reg .b64 %rd<13>;


ld.param.u32 %r11, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r44, %r30, %r31, %r32;
setp.ge.u32	%p1, %r44, %r21;
@%p1 bra BB90_5;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd5;

BB90_2:
mul.lo.s32 %r33, %r44, %r11;
mul.wide.u32 %rd7, %r33, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f1, [%rd8];
mov.f32 %f7, 0f00000000;
setp.leu.f32	%p2, %f1, 0f00000000;
@%p2 bra BB90_4;

mul.hi.u32 %r34, %r44, %r24;
add.s32 %r35, %r34, %r44;
shr.u32 %r36, %r35, %r25;
mul.lo.s32 %r37, %r36, %r27;
sub.s32 %r38, %r44, %r37;
mul.lo.s32 %r39, %r38, %r23;
mad.lo.s32 %r40, %r22, %r36, %r39;
mul.wide.u32 %rd9, %r40, 4;
add.s64 %rd10, %rd3, %rd9;
ld.global.f32 %f5, [%rd10];
mul.f32 %f6, %f1, %f5;
neg.f32 %f7, %f6;

BB90_4:
mul.lo.s32 %r41, %r44, %r20;
mul.wide.u32 %rd11, %r41, 4;
add.s64 %rd12, %rd2, %rd11;
st.global.f32 [%rd12], %f7;
mov.u32 %r43, %nctaid.x;
mad.lo.s32 %r44, %r43, %r30, %r44;
setp.lt.u32	%p3, %r44, %r21;
@%p3 bra BB90_2;

BB90_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<9>;
.reg .f32 %f<8>;
.reg .b32 %r<70>;
.reg .b64 %rd<13>;


ld.param.u32 %r16, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r69, %r50, %r51, %r52;
setp.ge.u32	%p1, %r69, %r33;
@%p1 bra BB91_5;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB91_2:
mul.lo.s32 %r53, %r69, %r16;
mul.wide.u32 %rd7, %r53, 4;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r14, %r69, %r44;
ld.global.f32 %f1, [%rd8];
mov.f32 %f7, 0f00000000;
setp.leu.f32	%p2, %f1, 0f00000000;
@%p2 bra BB91_4;

mul.hi.u32 %r54, %r69, %r36;
add.s32 %r55, %r54, %r69;
shr.u32 %r56, %r55, %r37;
mul.lo.s32 %r57, %r56, %r39;
sub.s32 %r58, %r69, %r57;
mul.lo.s32 %r59, %r58, %r35;
mad.lo.s32 %r60, %r34, %r56, %r59;
mul.wide.u32 %rd9, %r60, 4;
add.s64 %rd10, %rd2, %rd9;
ld.global.f32 %f5, [%rd10];
mul.f32 %f6, %f1, %f5;
neg.f32 %f7, %f6;

BB91_4:
add.s32 %r61, %r14, %r69;
shr.u32 %r62, %r61, %r45;
mul.lo.s32 %r63, %r62, %r47;
sub.s32 %r64, %r69, %r63;
mul.lo.s32 %r65, %r64, %r43;
mad.lo.s32 %r66, %r42, %r62, %r65;
mul.wide.u32 %rd11, %r66, 4;
add.s64 %rd12, %rd3, %rd11;
st.global.f32 [%rd12], %f7;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r50, %r69;
setp.lt.u32	%p3, %r69, %r33;
@%p3 bra BB91_2;

BB91_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot92[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<9>;
.reg .f32 %f<8>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot92;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB92_2;

BB92_1:
mul.wide.s32 %rd15, %r61, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB92_1;

BB92_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB92_9;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd13;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd19, %r44, 4;
add.s64 %rd6, %rd1, %rd19;

BB92_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB92_6;

BB92_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB92_5;

BB92_6:
mul.lo.s32 %r50, %r11, %r22;
mul.wide.u32 %rd20, %r50, 4;
add.s64 %rd21, %rd4, %rd20;
add.s32 %r51, %r12, %r11;
shr.u32 %r52, %r51, %r36;
mul.lo.s32 %r53, %r52, %r38;
sub.s32 %r54, %r11, %r53;
mul.lo.s32 %r55, %r54, %r34;
mad.lo.s32 %r56, %r33, %r52, %r55;
mul.wide.u32 %rd22, %r56, 4;
add.s64 %rd10, %rd5, %rd22;
ld.local.u32 %r57, [%rd1+108];
mad.lo.s32 %r58, %r57, %r66, %r70;
ld.local.u64 %rd23, [%rd1];
cvta.to.global.u64 %rd24, %rd23;
mul.wide.u32 %rd25, %r58, 4;
add.s64 %rd11, %rd24, %rd25;
ld.global.f32 %f1, [%rd21];
mov.f32 %f7, 0f00000000;
setp.leu.f32	%p6, %f1, 0f00000000;
@%p6 bra BB92_8;

ld.global.f32 %f5, [%rd10];
mul.f32 %f6, %f1, %f5;
neg.f32 %f7, %f6;

BB92_8:
st.global.f32 [%rd11], %f7;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p7, %r68, %r31;
@%p7 bra BB92_4;

BB92_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot93[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<17>;
.reg .f32 %f<8>;
.reg .b32 %r<47>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot93;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB93_2;

BB93_1:
mul.wide.s32 %rd14, %r36, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB93_1;

BB93_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r43, %r21, %r22, %r23;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB93_9;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd18, %r24, 4;
add.s64 %rd6, %rd1, %rd18;

BB93_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd26, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB93_6;

BB93_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r27, [%rd26+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd26+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r12, %r9, %r27;
add.s64 %rd26, %rd26, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB93_5;

BB93_6:
mul.lo.s32 %r30, %r7, %r17;
mul.wide.u32 %rd19, %r30, 4;
add.s64 %rd20, %rd4, %rd19;
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r41, %r45;
ld.local.u64 %rd21, [%rd1];
cvta.to.global.u64 %rd22, %rd21;
mul.wide.u32 %rd23, %r32, 4;
add.s64 %rd10, %rd22, %rd23;
ld.global.f32 %f1, [%rd20];
mov.f32 %f7, 0f00000000;
setp.leu.f32	%p6, %f1, 0f00000000;
@%p6 bra BB93_8;

ld.global.f32 %f5, [%rd10];
mul.f32 %f6, %f1, %f5;
neg.f32 %f7, %f6;

BB93_8:
mul.lo.s32 %r33, %r7, %r18;
mul.wide.u32 %rd24, %r33, 4;
add.s64 %rd25, %rd5, %rd24;
st.global.f32 [%rd25], %f7;
mov.u32 %r35, %nctaid.x;
mad.lo.s32 %r43, %r35, %r21, %r7;
setp.lt.u32	%p7, %r43, %r19;
@%p7 bra BB93_4;

BB93_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot94[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<9>;
.reg .f32 %f<8>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot94;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB94_2;

BB94_1:
mul.wide.s32 %rd14, %r61, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB94_1;

BB94_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB94_9;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
cvta.to.global.u64 %rd5, %rd12;
mul.wide.s32 %rd18, %r44, 4;
add.s64 %rd6, %rd1, %rd18;

BB94_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB94_6;

BB94_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r13, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r16, %r13, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB94_5;

BB94_6:
mul.lo.s32 %r50, %r11, %r22;
mul.wide.u32 %rd19, %r50, 4;
add.s64 %rd20, %rd4, %rd19;
ld.local.u32 %r51, [%rd1+108];
mad.lo.s32 %r52, %r51, %r66, %r70;
ld.local.u64 %rd21, [%rd1];
cvta.to.global.u64 %rd22, %rd21;
mul.wide.u32 %rd23, %r52, 4;
add.s64 %rd10, %rd22, %rd23;
mul.hi.u32 %r20, %r11, %r35;
ld.global.f32 %f1, [%rd20];
mov.f32 %f7, 0f00000000;
setp.leu.f32	%p6, %f1, 0f00000000;
@%p6 bra BB94_8;

ld.global.f32 %f5, [%rd10];
mul.f32 %f6, %f1, %f5;
neg.f32 %f7, %f6;

BB94_8:
add.s32 %r53, %r20, %r11;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r11, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd24, %r58, 4;
add.s64 %rd25, %rd5, %rd24;
st.global.f32 [%rd25], %f7;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p7, %r68, %r31;
@%p7 bra BB94_4;

BB94_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot95[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<9>;
.reg .f32 %f<8>;
.reg .b32 %r<76>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot95;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB95_2;

BB95_1:
mul.wide.s32 %rd22, %r54, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB95_1;

BB95_2:
mov.u32 %r55, 0;
@%p1 bra BB95_4;

BB95_3:
mul.wide.s32 %rd26, %r55, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB95_3;

BB95_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB95_14;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd30, %r35, 4;
add.s64 %rd9, %rd2, %rd30;

BB95_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r75, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r37;
@%p6 bra BB95_8;

BB95_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r75, %r40, %r39, %r75;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB95_7;

BB95_8:
mov.u32 %r16, %r74;
mul.lo.s32 %r42, %r8, %r28;
mul.wide.u32 %rd31, %r42, 4;
add.s64 %rd13, %rd8, %rd31;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r44, %r43, %r66, %r16;
ld.local.u64 %rd32, [%rd2];
cvta.to.global.u64 %rd33, %rd32;
mul.wide.u32 %rd34, %r44, 4;
add.s64 %rd14, %rd33, %rd34;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r57, %r17, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r37;
@%p8 bra BB95_11;

mul.wide.s32 %rd35, %r17, 4;
add.s64 %rd40, %rd3, %rd35;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB95_10:
ld.local.u32 %r47, [%rd40+4];
rem.u32 %r48, %r65, %r47;
ld.local.u32 %r49, [%rd40+104];
mad.lo.s32 %r73, %r49, %r48, %r73;
div.u32 %r65, %r65, %r47;
add.s64 %rd40, %rd40, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB95_10;

BB95_11:
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r64, %r72;
ld.local.u64 %rd36, [%rd3];
cvta.to.global.u64 %rd37, %rd36;
mul.wide.u32 %rd38, %r51, 4;
add.s64 %rd18, %rd37, %rd38;
ld.global.f32 %f1, [%rd13];
mov.f32 %f7, 0f00000000;
setp.leu.f32	%p10, %f1, 0f00000000;
@%p10 bra BB95_13;

ld.global.f32 %f5, [%rd14];
mul.f32 %f6, %f1, %f5;
neg.f32 %f7, %f6;

BB95_13:
st.global.f32 [%rd18], %f7;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r32, %r8;
setp.lt.u32	%p11, %r68, %r29;
@%p11 bra BB95_6;

BB95_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<17>;
.reg .f32 %f<8>;
.reg .b32 %r<45>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r44, %r30, %r31, %r32;
setp.ge.u32	%p1, %r44, %r21;
@%p1 bra BB96_5;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd4;

BB96_2:
mul.hi.u32 %r33, %r44, %r24;
add.s32 %r34, %r33, %r44;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r44, %r36;
mul.lo.s32 %r38, %r37, %r23;
mad.lo.s32 %r39, %r22, %r35, %r38;
mul.wide.u32 %rd7, %r39, 4;
add.s64 %rd8, %rd3, %rd7;
ld.global.f32 %f1, [%rd8];
mov.f32 %f7, 0f00000000;
setp.leu.f32	%p2, %f1, 0f00000000;
@%p2 bra BB96_4;

mul.lo.s32 %r40, %r44, %r19;
mul.wide.u32 %rd9, %r40, 4;
add.s64 %rd10, %rd1, %rd9;
ld.global.f32 %f5, [%rd10];
mul.f32 %f6, %f1, %f5;
neg.f32 %f7, %f6;

BB96_4:
mul.lo.s32 %r41, %r44, %r20;
mul.wide.u32 %rd11, %r41, 4;
add.s64 %rd12, %rd2, %rd11;
st.global.f32 [%rd12], %f7;
mov.u32 %r43, %nctaid.x;
mad.lo.s32 %r44, %r43, %r30, %r44;
setp.lt.u32	%p3, %r44, %r21;
@%p3 bra BB96_2;

BB96_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<9>;
.reg .f32 %f<8>;
.reg .b32 %r<70>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r24, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r69, %r50, %r51, %r52;
setp.ge.u32	%p1, %r69, %r33;
@%p1 bra BB97_5;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd6;

BB97_2:
mul.hi.u32 %r53, %r69, %r36;
add.s32 %r54, %r53, %r69;
shr.u32 %r55, %r54, %r37;
mul.lo.s32 %r56, %r55, %r39;
sub.s32 %r57, %r69, %r56;
mul.lo.s32 %r58, %r57, %r35;
mad.lo.s32 %r59, %r34, %r55, %r58;
mul.wide.u32 %rd7, %r59, 4;
add.s64 %rd8, %rd2, %rd7;
mul.hi.u32 %r14, %r69, %r44;
ld.global.f32 %f1, [%rd8];
mov.f32 %f7, 0f00000000;
setp.leu.f32	%p2, %f1, 0f00000000;
@%p2 bra BB97_4;

mul.lo.s32 %r60, %r69, %r24;
mul.wide.u32 %rd9, %r60, 4;
add.s64 %rd10, %rd1, %rd9;
ld.global.f32 %f5, [%rd10];
mul.f32 %f6, %f1, %f5;
neg.f32 %f7, %f6;

BB97_4:
add.s32 %r61, %r14, %r69;
shr.u32 %r62, %r61, %r45;
mul.lo.s32 %r63, %r62, %r47;
sub.s32 %r64, %r69, %r63;
mul.lo.s32 %r65, %r64, %r43;
mad.lo.s32 %r66, %r42, %r62, %r65;
mul.wide.u32 %rd11, %r66, 4;
add.s64 %rd12, %rd3, %rd11;
st.global.f32 [%rd12], %f7;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r50, %r69;
setp.lt.u32	%p3, %r69, %r33;
@%p3 bra BB97_2;

BB97_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot98[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<9>;
.reg .f32 %f<8>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot98;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB98_2;

BB98_1:
mul.wide.s32 %rd14, %r61, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB98_1;

BB98_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB98_9;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd18, %r44, 4;
add.s64 %rd6, %rd1, %rd18;

BB98_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB98_6;

BB98_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB98_5;

BB98_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd19, %r55, 4;
add.s64 %rd20, %rd5, %rd19;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd21, [%rd1];
cvta.to.global.u64 %rd22, %rd21;
mul.wide.u32 %rd23, %r57, 4;
add.s64 %rd10, %rd22, %rd23;
ld.global.f32 %f1, [%rd20];
mov.f32 %f7, 0f00000000;
setp.leu.f32	%p6, %f1, 0f00000000;
@%p6 bra BB98_8;

mul.lo.s32 %r58, %r11, %r30;
mul.wide.u32 %rd24, %r58, 4;
add.s64 %rd25, %rd4, %rd24;
ld.global.f32 %f5, [%rd25];
mul.f32 %f6, %f1, %f5;
neg.f32 %f7, %f6;

BB98_8:
st.global.f32 [%rd10], %f7;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p7, %r68, %r31;
@%p7 bra BB98_4;

BB98_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<9>;
.reg .f32 %f<8>;
.reg .b32 %r<70>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r69, %r49, %r50, %r51;
setp.ge.u32	%p1, %r69, %r32;
@%p1 bra BB99_5;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;

BB99_2:
mul.hi.u32 %r52, %r69, %r35;
add.s32 %r53, %r52, %r69;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r69, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd7, %r58, 4;
add.s64 %rd8, %rd2, %rd7;
ld.global.f32 %f1, [%rd8];
mov.f32 %f7, 0f00000000;
setp.leu.f32	%p2, %f1, 0f00000000;
@%p2 bra BB99_4;

mul.hi.u32 %r59, %r69, %r43;
add.s32 %r60, %r59, %r69;
shr.u32 %r61, %r60, %r44;
mul.lo.s32 %r62, %r61, %r46;
sub.s32 %r63, %r69, %r62;
mul.lo.s32 %r64, %r63, %r42;
mad.lo.s32 %r65, %r41, %r61, %r64;
mul.wide.u32 %rd9, %r65, 4;
add.s64 %rd10, %rd3, %rd9;
ld.global.f32 %f5, [%rd10];
mul.f32 %f6, %f1, %f5;
neg.f32 %f7, %f6;

BB99_4:
mul.lo.s32 %r66, %r69, %r31;
mul.wide.u32 %rd11, %r66, 4;
add.s64 %rd12, %rd1, %rd11;
st.global.f32 [%rd12], %f7;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r49, %r69;
setp.lt.u32	%p3, %r69, %r32;
@%p3 bra BB99_2;

BB99_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .f32 %f<8>;
.reg .b32 %r<95>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r61, %r62}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r63, %r64}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r65, %r66}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r69, %ntid.x;
mov.u32 %r70, %ctaid.x;
mov.u32 %r71, %tid.x;
mad.lo.s32 %r94, %r69, %r70, %r71;
setp.ge.u32	%p1, %r94, %r44;
@%p1 bra BB100_5;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB100_2:
mul.hi.u32 %r72, %r94, %r47;
add.s32 %r73, %r72, %r94;
shr.u32 %r74, %r73, %r48;
mul.lo.s32 %r75, %r74, %r50;
sub.s32 %r76, %r94, %r75;
mul.lo.s32 %r77, %r76, %r46;
mad.lo.s32 %r78, %r45, %r74, %r77;
mul.wide.u32 %rd7, %r78, 4;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r18, %r94, %r63;
ld.global.f32 %f1, [%rd8];
mov.f32 %f7, 0f00000000;
setp.leu.f32	%p2, %f1, 0f00000000;
@%p2 bra BB100_4;

mul.hi.u32 %r79, %r94, %r55;
add.s32 %r80, %r79, %r94;
shr.u32 %r81, %r80, %r56;
mul.lo.s32 %r82, %r81, %r58;
sub.s32 %r83, %r94, %r82;
mul.lo.s32 %r84, %r83, %r54;
mad.lo.s32 %r85, %r53, %r81, %r84;
mul.wide.u32 %rd9, %r85, 4;
add.s64 %rd10, %rd2, %rd9;
ld.global.f32 %f5, [%rd10];
mul.f32 %f6, %f1, %f5;
neg.f32 %f7, %f6;

BB100_4:
add.s32 %r86, %r18, %r94;
shr.u32 %r87, %r86, %r64;
mul.lo.s32 %r88, %r87, %r66;
sub.s32 %r89, %r94, %r88;
mul.lo.s32 %r90, %r89, %r62;
mad.lo.s32 %r91, %r61, %r87, %r90;
mul.wide.u32 %rd11, %r91, 4;
add.s64 %rd12, %rd3, %rd11;
st.global.f32 [%rd12], %f7;
mov.u32 %r93, %nctaid.x;
mad.lo.s32 %r94, %r93, %r69, %r94;
setp.lt.u32	%p3, %r94, %r44;
@%p3 bra BB100_2;

BB100_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot101[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .f32 %f<8>;
.reg .b32 %r<97>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot101;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r59, %r60}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r45, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB101_2;

BB101_1:
mul.wide.s32 %rd15, %r86, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB101_1;

BB101_2:
mov.u32 %r63, %ntid.x;
mov.u32 %r64, %ctaid.x;
mov.u32 %r65, %tid.x;
mad.lo.s32 %r93, %r63, %r64, %r65;
setp.ge.u32	%p3, %r93, %r45;
@%p3 bra BB101_9;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd13;
ld.local.u32 %r66, [%rd1+208];
add.s32 %r14, %r66, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd19, [%rd1];
cvta.to.global.u64 %rd6, %rd19;
mul.wide.s32 %rd20, %r66, 4;
add.s64 %rd7, %rd1, %rd20;

BB101_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r49;
mul.hi.u32 %r18, %r16, %r57;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB101_6;

BB101_5:
mov.u32 %r20, %r92;
mov.u32 %r19, %r87;
ld.local.u32 %r69, [%rd26+4];
rem.u32 %r70, %r20, %r69;
ld.local.u32 %r71, [%rd26+104];
mad.lo.s32 %r96, %r71, %r70, %r96;
div.u32 %r23, %r20, %r69;
add.s64 %rd26, %rd26, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p5, %r24, 0;
mov.u32 %r87, %r24;
mov.u32 %r91, %r23;
mov.u32 %r92, %r23;
mov.u32 %r95, %r96;
@%p5 bra BB101_5;

BB101_6:
add.s32 %r72, %r17, %r16;
shr.u32 %r73, %r72, %r50;
mul.lo.s32 %r74, %r73, %r52;
sub.s32 %r75, %r16, %r74;
mul.lo.s32 %r76, %r75, %r48;
mad.lo.s32 %r77, %r47, %r73, %r76;
mul.wide.u32 %rd21, %r77, 4;
add.s64 %rd22, %rd4, %rd21;
add.s32 %r78, %r18, %r16;
shr.u32 %r79, %r78, %r58;
mul.lo.s32 %r80, %r79, %r60;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r56;
mad.lo.s32 %r83, %r55, %r79, %r82;
mul.wide.u32 %rd23, %r83, 4;
add.s64 %rd11, %rd5, %rd23;
mad.lo.s32 %r27, %r15, %r91, %r95;
ld.global.f32 %f1, [%rd22];
mov.f32 %f7, 0f00000000;
setp.leu.f32	%p6, %f1, 0f00000000;
@%p6 bra BB101_8;

ld.global.f32 %f5, [%rd11];
mul.f32 %f6, %f1, %f5;
neg.f32 %f7, %f6;

BB101_8:
mul.wide.u32 %rd24, %r27, 4;
add.s64 %rd25, %rd6, %rd24;
st.global.f32 [%rd25], %f7;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r63, %r16;
setp.lt.u32	%p7, %r93, %r45;
@%p7 bra BB101_4;

BB101_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot102[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<9>;
.reg .f32 %f<8>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot102;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB102_2;

BB102_1:
mul.wide.s32 %rd14, %r61, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB102_1;

BB102_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB102_9;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd18, %r44, 4;
add.s64 %rd6, %rd1, %rd18;

BB102_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB102_6;

BB102_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB102_5;

BB102_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd19, %r55, 4;
add.s64 %rd20, %rd5, %rd19;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd21, [%rd1];
cvta.to.global.u64 %rd22, %rd21;
mul.wide.u32 %rd23, %r57, 4;
add.s64 %rd10, %rd22, %rd23;
ld.global.f32 %f1, [%rd20];
mov.f32 %f7, 0f00000000;
setp.leu.f32	%p6, %f1, 0f00000000;
@%p6 bra BB102_8;

ld.global.f32 %f5, [%rd10];
mul.f32 %f6, %f1, %f5;
neg.f32 %f7, %f6;

BB102_8:
mul.lo.s32 %r58, %r11, %r30;
mul.wide.u32 %rd24, %r58, 4;
add.s64 %rd25, %rd4, %rd24;
st.global.f32 [%rd25], %f7;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p7, %r68, %r31;
@%p7 bra BB102_4;

BB102_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot103[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .f32 %f<8>;
.reg .b32 %r<97>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot103;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r59, %r60}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r45, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB103_2;

BB103_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB103_1;

BB103_2:
mov.u32 %r63, %ntid.x;
mov.u32 %r64, %ctaid.x;
mov.u32 %r65, %tid.x;
mad.lo.s32 %r93, %r63, %r64, %r65;
setp.ge.u32	%p3, %r93, %r45;
@%p3 bra BB103_9;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r66, [%rd1+208];
add.s32 %r14, %r66, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd5, %rd18;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r66, 4;
add.s64 %rd7, %rd1, %rd19;

BB103_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r49;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB103_6;

BB103_5:
mov.u32 %r19, %r92;
mov.u32 %r18, %r87;
ld.local.u32 %r69, [%rd26+4];
rem.u32 %r70, %r19, %r69;
ld.local.u32 %r71, [%rd26+104];
mad.lo.s32 %r96, %r71, %r70, %r96;
div.u32 %r22, %r19, %r69;
add.s64 %rd26, %rd26, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r87, %r23;
mov.u32 %r91, %r22;
mov.u32 %r92, %r22;
mov.u32 %r95, %r96;
@%p5 bra BB103_5;

BB103_6:
add.s32 %r72, %r17, %r16;
shr.u32 %r73, %r72, %r50;
mul.lo.s32 %r74, %r73, %r52;
sub.s32 %r75, %r16, %r74;
mul.lo.s32 %r76, %r75, %r48;
mad.lo.s32 %r77, %r47, %r73, %r76;
mul.wide.u32 %rd20, %r77, 4;
add.s64 %rd21, %rd4, %rd20;
mad.lo.s32 %r26, %r15, %r91, %r95;
mul.hi.u32 %r27, %r16, %r57;
ld.global.f32 %f1, [%rd21];
mov.f32 %f7, 0f00000000;
setp.leu.f32	%p6, %f1, 0f00000000;
@%p6 bra BB103_8;

mul.wide.u32 %rd22, %r26, 4;
add.s64 %rd23, %rd5, %rd22;
ld.global.f32 %f5, [%rd23];
mul.f32 %f6, %f1, %f5;
neg.f32 %f7, %f6;

BB103_8:
add.s32 %r78, %r27, %r16;
shr.u32 %r79, %r78, %r58;
mul.lo.s32 %r80, %r79, %r60;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r56;
mad.lo.s32 %r83, %r55, %r79, %r82;
mul.wide.u32 %rd24, %r83, 4;
add.s64 %rd25, %rd6, %rd24;
st.global.f32 [%rd25], %f7;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r63, %r16;
setp.lt.u32	%p7, %r93, %r45;
@%p7 bra BB103_4;

BB103_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot104[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .f32 %f<8>;
.reg .b32 %r<100>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot104;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd21, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd2, %rd22;
add.u64 %rd23, %SP, 0;
cvta.to.local.u64 %rd3, %rd23;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB104_2;

BB104_1:
mul.wide.s32 %rd24, %r78, 8;
add.s64 %rd25, %rd4, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd2, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB104_1;

BB104_2:
mov.u32 %r79, 0;
@%p1 bra BB104_4;

BB104_3:
mul.wide.s32 %rd28, %r79, 8;
add.s64 %rd29, %rd1, %rd28;
ld.param.u64 %rd30, [%rd29];
add.s64 %rd31, %rd3, %rd28;
st.local.u64 [%rd31], %rd30;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB104_3;

BB104_4:
mov.u32 %r55, %ntid.x;
mov.u32 %r56, %ctaid.x;
mov.u32 %r57, %tid.x;
mad.lo.s32 %r92, %r55, %r56, %r57;
setp.ge.u32	%p5, %r92, %r44;
@%p5 bra BB104_13;

cvta.to.global.u64 %rd8, %rd21;
ld.local.u32 %r58, [%rd2+208];
add.s32 %r11, %r58, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd32, [%rd2];
cvta.to.global.u64 %rd9, %rd32;
ld.local.u32 %r59, [%rd3+208];
add.s32 %r13, %r59, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd33, [%rd3];
cvta.to.global.u64 %rd10, %rd33;
mul.wide.s32 %rd34, %r58, 4;
add.s64 %rd11, %rd2, %rd34;
mul.wide.s32 %rd35, %r59, 4;
add.s64 %rd12, %rd3, %rd35;

BB104_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd40, %rd11;
mul.hi.u32 %r16, %r15, %r48;
mov.u32 %r61, 0;
mov.u32 %r99, %r61;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r61;
@%p6 bra BB104_8;

BB104_7:
mov.u32 %r18, %r91;
mov.u32 %r17, %r80;
ld.local.u32 %r62, [%rd40+4];
rem.u32 %r63, %r18, %r62;
ld.local.u32 %r64, [%rd40+104];
mad.lo.s32 %r99, %r64, %r63, %r99;
div.u32 %r21, %r18, %r62;
add.s64 %rd40, %rd40, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r80, %r22;
mov.u32 %r90, %r21;
mov.u32 %r91, %r21;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB104_7;

BB104_8:
mov.u32 %r24, %r98;
add.s32 %r67, %r16, %r15;
shr.u32 %r68, %r67, %r49;
mul.lo.s32 %r69, %r68, %r51;
sub.s32 %r70, %r15, %r69;
mul.lo.s32 %r71, %r70, %r47;
mad.lo.s32 %r72, %r46, %r68, %r71;
mul.wide.u32 %rd36, %r72, 4;
add.s64 %rd16, %rd8, %rd36;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r25, %r12, %r90, %r24;
mov.u32 %r97, %r61;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r61;
@%p8 bra BB104_10;

BB104_9:
mov.u32 %r26, %r81;
ld.local.u32 %r73, [%rd41+4];
rem.u32 %r74, %r89, %r73;
ld.local.u32 %r75, [%rd41+104];
mad.lo.s32 %r97, %r75, %r74, %r97;
div.u32 %r89, %r89, %r73;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB104_9;

BB104_10:
mul.wide.u32 %rd37, %r25, 4;
add.s64 %rd20, %rd9, %rd37;
mad.lo.s32 %r34, %r14, %r88, %r96;
ld.global.f32 %f1, [%rd16];
mov.f32 %f7, 0f00000000;
setp.leu.f32	%p10, %f1, 0f00000000;
@%p10 bra BB104_12;

ld.global.f32 %f5, [%rd20];
mul.f32 %f6, %f1, %f5;
neg.f32 %f7, %f6;

BB104_12:
mul.wide.u32 %rd38, %r34, 4;
add.s64 %rd39, %rd10, %rd38;
st.global.f32 [%rd39], %f7;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r55, %r15;
setp.lt.u32	%p11, %r92, %r44;
@%p11 bra BB104_6;

BB104_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot105[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<17>;
.reg .f32 %f<8>;
.reg .b32 %r<47>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot105;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB105_2;

BB105_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB105_1;

BB105_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r43, %r21, %r22, %r23;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB105_9;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd17, %r24, 4;
add.s64 %rd6, %rd1, %rd17;

BB105_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd26, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB105_6;

BB105_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r27, [%rd26+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd26+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r12, %r9, %r27;
add.s64 %rd26, %rd26, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB105_5;

BB105_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r41, %r45;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r31, 4;
add.s64 %rd21, %rd19, %rd20;
ld.global.f32 %f1, [%rd21];
mov.f32 %f7, 0f00000000;
setp.leu.f32	%p6, %f1, 0f00000000;
@%p6 bra BB105_8;

mul.lo.s32 %r32, %r7, %r17;
mul.wide.u32 %rd22, %r32, 4;
add.s64 %rd23, %rd4, %rd22;
ld.global.f32 %f5, [%rd23];
mul.f32 %f6, %f1, %f5;
neg.f32 %f7, %f6;

BB105_8:
mul.lo.s32 %r33, %r7, %r18;
mul.wide.u32 %rd24, %r33, 4;
add.s64 %rd25, %rd5, %rd24;
st.global.f32 [%rd25], %f7;
mov.u32 %r35, %nctaid.x;
mad.lo.s32 %r43, %r35, %r21, %r7;
setp.lt.u32	%p7, %r43, %r19;
@%p7 bra BB105_4;

BB105_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot106[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<9>;
.reg .f32 %f<8>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot106;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB106_2;

BB106_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB106_1;

BB106_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB106_9;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB106_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB106_6;

BB106_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r13, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r16, %r13, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB106_5;

BB106_6:
ld.local.u32 %r50, [%rd1+108];
mad.lo.s32 %r51, %r50, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r51, 4;
add.s64 %rd21, %rd19, %rd20;
mul.hi.u32 %r20, %r11, %r35;
ld.global.f32 %f1, [%rd21];
mov.f32 %f7, 0f00000000;
setp.leu.f32	%p6, %f1, 0f00000000;
@%p6 bra BB106_8;

mul.lo.s32 %r52, %r11, %r22;
mul.wide.u32 %rd22, %r52, 4;
add.s64 %rd23, %rd4, %rd22;
ld.global.f32 %f5, [%rd23];
mul.f32 %f6, %f1, %f5;
neg.f32 %f7, %f6;

BB106_8:
add.s32 %r53, %r20, %r11;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r11, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd24, %r58, 4;
add.s64 %rd25, %rd5, %rd24;
st.global.f32 [%rd25], %f7;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p7, %r68, %r31;
@%p7 bra BB106_4;

BB106_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot107[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<9>;
.reg .f32 %f<8>;
.reg .b32 %r<76>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot107;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB107_2;

BB107_1:
mul.wide.s32 %rd21, %r54, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB107_1;

BB107_2:
mov.u32 %r55, 0;
@%p1 bra BB107_4;

BB107_3:
mul.wide.s32 %rd25, %r55, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB107_3;

BB107_4:
mov.u32 %r5, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r68, %r5, %r34, %r35;
setp.ge.u32	%p5, %r68, %r31;
@%p5 bra BB107_14;

cvta.to.global.u64 %rd8, %rd18;
mov.u32 %r36, %nctaid.x;
mul.lo.s32 %r8, %r36, %r5;
ld.local.u32 %r37, [%rd2+208];
add.s32 %r9, %r37, -1;
mul.wide.s32 %rd29, %r37, 4;
add.s64 %rd9, %rd2, %rd29;

BB107_6:
mov.u32 %r58, %r68;
mov.u32 %r10, %r58;
mov.u64 %rd39, %rd9;
mov.u32 %r39, 0;
mov.u32 %r75, %r39;
setp.lt.s32	%p6, %r9, 1;
mov.u32 %r56, %r9;
mov.u32 %r66, %r10;
mov.u32 %r67, %r10;
mov.u32 %r74, %r39;
@%p6 bra BB107_8;

BB107_7:
mov.u32 %r12, %r67;
mov.u32 %r11, %r56;
ld.local.u32 %r40, [%rd39+4];
rem.u32 %r41, %r12, %r40;
ld.local.u32 %r42, [%rd39+104];
mad.lo.s32 %r75, %r42, %r41, %r75;
div.u32 %r15, %r12, %r40;
add.s64 %rd39, %rd39, -4;
add.s32 %r16, %r11, -1;
setp.gt.s32	%p7, %r16, 0;
mov.u32 %r56, %r16;
mov.u32 %r66, %r15;
mov.u32 %r67, %r15;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB107_7;

BB107_8:
mov.u32 %r18, %r74;
ld.local.u32 %r44, [%rd2+108];
mad.lo.s32 %r45, %r44, %r66, %r18;
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd31, %rd30;
mul.wide.u32 %rd32, %r45, 4;
add.s64 %rd13, %rd31, %rd32;
ld.local.u32 %r19, [%rd3+208];
add.s32 %r57, %r19, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r10;
mov.u32 %r72, %r39;
@%p8 bra BB107_11;

mul.wide.s32 %rd33, %r19, 4;
add.s64 %rd40, %rd3, %rd33;
mov.u32 %r73, 0;
mov.u32 %r65, %r10;

BB107_10:
ld.local.u32 %r48, [%rd40+4];
rem.u32 %r49, %r65, %r48;
ld.local.u32 %r50, [%rd40+104];
mad.lo.s32 %r73, %r50, %r49, %r73;
div.u32 %r65, %r65, %r48;
add.s64 %rd40, %rd40, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB107_10;

BB107_11:
ld.local.u32 %r51, [%rd3+108];
mad.lo.s32 %r52, %r51, %r64, %r72;
ld.local.u64 %rd34, [%rd3];
cvta.to.global.u64 %rd35, %rd34;
mul.wide.u32 %rd36, %r52, 4;
add.s64 %rd17, %rd35, %rd36;
ld.global.f32 %f1, [%rd13];
mov.f32 %f7, 0f00000000;
setp.leu.f32	%p10, %f1, 0f00000000;
@%p10 bra BB107_13;

mul.lo.s32 %r53, %r10, %r30;
mul.wide.u32 %rd37, %r53, 4;
add.s64 %rd38, %rd8, %rd37;
ld.global.f32 %f5, [%rd38];
mul.f32 %f6, %f1, %f5;
neg.f32 %f7, %f6;

BB107_13:
st.global.f32 [%rd17], %f7;
add.s32 %r68, %r8, %r10;
setp.lt.u32	%p11, %r68, %r31;
@%p11 bra BB107_6;

BB107_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot108[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<9>;
.reg .f32 %f<8>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot108;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB108_2;

BB108_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB108_1;

BB108_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB108_9;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd10;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB108_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB108_6;

BB108_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB108_5;

BB108_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r50, 4;
add.s64 %rd21, %rd19, %rd20;
ld.global.f32 %f1, [%rd21];
mov.f32 %f7, 0f00000000;
setp.leu.f32	%p6, %f1, 0f00000000;
@%p6 bra BB108_8;

mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd22, %r57, 4;
add.s64 %rd23, %rd5, %rd22;
ld.global.f32 %f5, [%rd23];
mul.f32 %f6, %f1, %f5;
neg.f32 %f7, %f6;

BB108_8:
mul.lo.s32 %r58, %r11, %r29;
mul.wide.u32 %rd24, %r58, 4;
add.s64 %rd25, %rd4, %rd24;
st.global.f32 [%rd25], %f7;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p7, %r68, %r30;
@%p7 bra BB108_4;

BB108_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot109[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .f32 %f<8>;
.reg .b32 %r<97>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot109;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB109_2;

BB109_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB109_1;

BB109_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r93, %r61, %r62, %r63;
setp.ge.u32	%p3, %r93, %r43;
@%p3 bra BB109_9;

ld.local.u32 %r64, [%rd1+208];
add.s32 %r14, %r64, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd4, %rd18;
cvta.to.global.u64 %rd5, %rd11;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r64, 4;
add.s64 %rd7, %rd1, %rd19;

BB109_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd26, %rd7;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB109_6;

BB109_5:
mov.u32 %r18, %r92;
mov.u32 %r17, %r87;
ld.local.u32 %r67, [%rd26+4];
rem.u32 %r68, %r18, %r67;
ld.local.u32 %r69, [%rd26+104];
mad.lo.s32 %r96, %r69, %r68, %r96;
div.u32 %r21, %r18, %r67;
add.s64 %rd26, %rd26, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r87, %r22;
mov.u32 %r91, %r21;
mov.u32 %r92, %r21;
mov.u32 %r95, %r96;
@%p5 bra BB109_5;

BB109_6:
mad.lo.s32 %r70, %r15, %r91, %r95;
mul.wide.u32 %rd20, %r70, 4;
add.s64 %rd21, %rd4, %rd20;
mul.hi.u32 %r25, %r16, %r55;
ld.global.f32 %f1, [%rd21];
mov.f32 %f7, 0f00000000;
setp.leu.f32	%p6, %f1, 0f00000000;
@%p6 bra BB109_8;

mul.hi.u32 %r71, %r16, %r47;
add.s32 %r72, %r71, %r16;
shr.u32 %r73, %r72, %r48;
mul.lo.s32 %r74, %r73, %r50;
sub.s32 %r75, %r16, %r74;
mul.lo.s32 %r76, %r75, %r46;
mad.lo.s32 %r77, %r45, %r73, %r76;
mul.wide.u32 %rd22, %r77, 4;
add.s64 %rd23, %rd5, %rd22;
ld.global.f32 %f5, [%rd23];
mul.f32 %f6, %f1, %f5;
neg.f32 %f7, %f6;

BB109_8:
add.s32 %r78, %r25, %r16;
shr.u32 %r79, %r78, %r56;
mul.lo.s32 %r80, %r79, %r58;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r54;
mad.lo.s32 %r83, %r53, %r79, %r82;
mul.wide.u32 %rd24, %r83, 4;
add.s64 %rd25, %rd6, %rd24;
st.global.f32 [%rd25], %f7;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r61, %r16;
setp.lt.u32	%p7, %r93, %r43;
@%p7 bra BB109_4;

BB109_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot110[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .f32 %f<8>;
.reg .b32 %r<100>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot110;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB110_2;

BB110_1:
mul.wide.s32 %rd23, %r78, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB110_1;

BB110_2:
mov.u32 %r79, 0;
@%p1 bra BB110_4;

BB110_3:
mul.wide.s32 %rd27, %r79, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB110_3;

BB110_4:
mov.u32 %r55, %ntid.x;
mov.u32 %r56, %ctaid.x;
mov.u32 %r57, %tid.x;
mad.lo.s32 %r92, %r55, %r56, %r57;
setp.ge.u32	%p5, %r92, %r44;
@%p5 bra BB110_13;

ld.local.u32 %r58, [%rd2+208];
add.s32 %r11, %r58, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd8, %rd31;
cvta.to.global.u64 %rd9, %rd20;
ld.local.u32 %r59, [%rd3+208];
add.s32 %r13, %r59, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd32, [%rd3];
cvta.to.global.u64 %rd10, %rd32;
mul.wide.s32 %rd33, %r58, 4;
add.s64 %rd11, %rd2, %rd33;
mul.wide.s32 %rd34, %r59, 4;
add.s64 %rd12, %rd3, %rd34;

BB110_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd40, %rd11;
mov.u32 %r61, 0;
mov.u32 %r99, %r61;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r61;
@%p6 bra BB110_8;

BB110_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r62, [%rd40+4];
rem.u32 %r63, %r17, %r62;
ld.local.u32 %r64, [%rd40+104];
mad.lo.s32 %r99, %r64, %r63, %r99;
div.u32 %r20, %r17, %r62;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB110_7;

BB110_8:
mov.u32 %r23, %r98;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mul.hi.u32 %r25, %r15, %r48;
mov.u32 %r97, %r61;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r61;
@%p8 bra BB110_10;

BB110_9:
mov.u32 %r26, %r81;
ld.local.u32 %r67, [%rd41+4];
rem.u32 %r68, %r89, %r67;
ld.local.u32 %r69, [%rd41+104];
mad.lo.s32 %r97, %r69, %r68, %r97;
div.u32 %r89, %r89, %r67;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB110_9;

BB110_10:
mul.wide.u32 %rd35, %r24, 4;
add.s64 %rd36, %rd8, %rd35;
add.s32 %r70, %r25, %r15;
shr.u32 %r71, %r70, %r49;
mul.lo.s32 %r72, %r71, %r51;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r47;
mad.lo.s32 %r75, %r46, %r71, %r74;
mul.wide.u32 %rd37, %r75, 4;
add.s64 %rd19, %rd9, %rd37;
mad.lo.s32 %r34, %r14, %r88, %r96;
ld.global.f32 %f1, [%rd36];
mov.f32 %f7, 0f00000000;
setp.leu.f32	%p10, %f1, 0f00000000;
@%p10 bra BB110_12;

ld.global.f32 %f5, [%rd19];
mul.f32 %f6, %f1, %f5;
neg.f32 %f7, %f6;

BB110_12:
mul.wide.u32 %rd38, %r34, 4;
add.s64 %rd39, %rd10, %rd38;
st.global.f32 [%rd39], %f7;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r55, %r15;
setp.lt.u32	%p11, %r92, %r44;
@%p11 bra BB110_6;

BB110_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot111[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<9>;
.reg .f32 %f<8>;
.reg .b32 %r<75>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot111;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r53, 0;
mov.pred %p1, 0;
@%p1 bra BB111_2;

BB111_1:
mul.wide.s32 %rd21, %r53, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r53, %r53, 1;
setp.lt.u32	%p2, %r53, 27;
@%p2 bra BB111_1;

BB111_2:
mov.u32 %r54, 0;
@%p1 bra BB111_4;

BB111_3:
mul.wide.s32 %rd25, %r54, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p4, %r54, 27;
@%p4 bra BB111_3;

BB111_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r67, %r32, %r33, %r34;
setp.ge.u32	%p5, %r67, %r29;
@%p5 bra BB111_14;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd29, %r35, 4;
add.s64 %rd9, %rd2, %rd29;

BB111_6:
mov.u32 %r57, %r67;
mov.u32 %r8, %r57;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r74, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r55, %r7;
mov.u32 %r65, %r8;
mov.u32 %r66, %r8;
mov.u32 %r73, %r37;
@%p6 bra BB111_8;

BB111_7:
mov.u32 %r10, %r66;
mov.u32 %r9, %r55;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r74, %r40, %r39, %r74;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r55, %r14;
mov.u32 %r65, %r13;
mov.u32 %r66, %r13;
mov.u32 %r68, %r74;
mov.u32 %r73, %r68;
@%p7 bra BB111_7;

BB111_8:
mov.u32 %r16, %r73;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r65, %r16;
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd31, %rd30;
mul.wide.u32 %rd32, %r43, 4;
add.s64 %rd13, %rd31, %rd32;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r56, %r17, -1;
setp.lt.s32	%p8, %r56, 1;
mov.u32 %r63, %r8;
mov.u32 %r71, %r37;
@%p8 bra BB111_11;

mul.wide.s32 %rd33, %r17, 4;
add.s64 %rd40, %rd3, %rd33;
mov.u32 %r72, 0;
mov.u32 %r64, %r8;

BB111_10:
ld.local.u32 %r45, [%rd40+4];
rem.u32 %r46, %r64, %r45;
ld.local.u32 %r47, [%rd40+104];
mad.lo.s32 %r72, %r47, %r46, %r72;
div.u32 %r64, %r64, %r45;
add.s64 %rd40, %rd40, -4;
add.s32 %r56, %r56, -1;
setp.gt.s32	%p9, %r56, 0;
mov.u32 %r63, %r64;
mov.u32 %r71, %r72;
@%p9 bra BB111_10;

BB111_11:
ld.local.u32 %r48, [%rd3+108];
mad.lo.s32 %r49, %r48, %r63, %r71;
ld.local.u64 %rd34, [%rd3];
cvta.to.global.u64 %rd35, %rd34;
mul.wide.u32 %rd36, %r49, 4;
add.s64 %rd17, %rd35, %rd36;
ld.global.f32 %f1, [%rd13];
mov.f32 %f7, 0f00000000;
setp.leu.f32	%p10, %f1, 0f00000000;
@%p10 bra BB111_13;

ld.global.f32 %f5, [%rd17];
mul.f32 %f6, %f1, %f5;
neg.f32 %f7, %f6;

BB111_13:
mul.lo.s32 %r50, %r8, %r28;
mul.wide.u32 %rd37, %r50, 4;
add.s64 %rd38, %rd8, %rd37;
st.global.f32 [%rd38], %f7;
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r67, %r52, %r32, %r8;
setp.lt.u32	%p11, %r67, %r29;
@%p11 bra BB111_6;

BB111_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot112[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .f32 %f<8>;
.reg .b32 %r<100>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot112;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB112_2;

BB112_1:
mul.wide.s32 %rd22, %r78, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB112_1;

BB112_2:
mov.u32 %r79, 0;
@%p1 bra BB112_4;

BB112_3:
mul.wide.s32 %rd26, %r79, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB112_3;

BB112_4:
mov.u32 %r55, %ntid.x;
mov.u32 %r56, %ctaid.x;
mov.u32 %r57, %tid.x;
mad.lo.s32 %r92, %r55, %r56, %r57;
setp.ge.u32	%p5, %r92, %r44;
@%p5 bra BB112_13;

ld.local.u32 %r58, [%rd2+208];
add.s32 %r11, %r58, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd8, %rd30;
ld.local.u32 %r59, [%rd3+208];
add.s32 %r13, %r59, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd31, [%rd3];
cvta.to.global.u64 %rd9, %rd31;
cvta.to.global.u64 %rd10, %rd19;
mul.wide.s32 %rd32, %r58, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r59, 4;
add.s64 %rd12, %rd3, %rd33;

BB112_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd40, %rd11;
mov.u32 %r61, 0;
mov.u32 %r99, %r61;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r61;
@%p6 bra BB112_8;

BB112_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r62, [%rd40+4];
rem.u32 %r63, %r17, %r62;
ld.local.u32 %r64, [%rd40+104];
mad.lo.s32 %r99, %r64, %r63, %r99;
div.u32 %r20, %r17, %r62;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB112_7;

BB112_8:
mov.u32 %r23, %r98;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mov.u32 %r97, %r61;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r61;
@%p8 bra BB112_10;

BB112_9:
mov.u32 %r25, %r81;
ld.local.u32 %r67, [%rd41+4];
rem.u32 %r68, %r89, %r67;
ld.local.u32 %r69, [%rd41+104];
mad.lo.s32 %r97, %r69, %r68, %r97;
div.u32 %r89, %r89, %r67;
add.s64 %rd41, %rd41, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r81, %r30;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB112_9;

BB112_10:
mul.wide.u32 %rd34, %r24, 4;
add.s64 %rd35, %rd8, %rd34;
mad.lo.s32 %r33, %r14, %r88, %r96;
mul.hi.u32 %r34, %r15, %r48;
ld.global.f32 %f1, [%rd35];
mov.f32 %f7, 0f00000000;
setp.leu.f32	%p10, %f1, 0f00000000;
@%p10 bra BB112_12;

mul.wide.u32 %rd36, %r33, 4;
add.s64 %rd37, %rd9, %rd36;
ld.global.f32 %f5, [%rd37];
mul.f32 %f6, %f1, %f5;
neg.f32 %f7, %f6;

BB112_12:
add.s32 %r70, %r34, %r15;
shr.u32 %r71, %r70, %r49;
mul.lo.s32 %r72, %r71, %r51;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r47;
mad.lo.s32 %r75, %r46, %r71, %r74;
mul.wide.u32 %rd38, %r75, 4;
add.s64 %rd39, %rd10, %rd38;
st.global.f32 [%rd39], %f7;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r55, %r15;
setp.lt.u32	%p11, %r92, %r44;
@%p11 bra BB112_6;

BB112_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot113[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .f32 %f<8>;
.reg .b32 %r<103>;
.reg .b64 %rd<58>;


mov.u64 %rd57, __local_depot113;
cvta.local.u64 %SP, %rd57;
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd29, %SP, 216;
cvta.to.local.u64 %rd3, %rd29;
add.u64 %rd30, %SP, 432;
cvta.to.local.u64 %rd4, %rd30;
add.u64 %rd31, %SP, 0;
cvta.to.local.u64 %rd5, %rd31;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB113_2;

BB113_1:
mul.wide.s32 %rd32, %r70, 8;
add.s64 %rd33, %rd6, %rd32;
ld.param.u64 %rd34, [%rd33];
add.s64 %rd35, %rd3, %rd32;
st.local.u64 [%rd35], %rd34;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB113_1;

BB113_2:
mov.u32 %r71, 0;
@%p1 bra BB113_4;

BB113_3:
mul.wide.s32 %rd36, %r71, 8;
add.s64 %rd37, %rd1, %rd36;
ld.param.u64 %rd38, [%rd37];
add.s64 %rd39, %rd4, %rd36;
st.local.u64 [%rd39], %rd38;
add.s32 %r71, %r71, 1;
setp.lt.u32	%p4, %r71, 27;
@%p4 bra BB113_3;

BB113_4:
mov.u32 %r72, 0;
@%p1 bra BB113_6;

BB113_5:
mul.wide.s32 %rd40, %r72, 8;
add.s64 %rd41, %rd2, %rd40;
ld.param.u64 %rd42, [%rd41];
add.s64 %rd43, %rd5, %rd40;
st.local.u64 [%rd43], %rd42;
add.s32 %r72, %r72, 1;
setp.lt.u32	%p6, %r72, 27;
@%p6 bra BB113_5;

BB113_6:
mov.u32 %r47, %ntid.x;
mov.u32 %r48, %ctaid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r91, %r47, %r48, %r49;
setp.ge.u32	%p7, %r91, %r43;
@%p7 bra BB113_17;

ld.local.u32 %r50, [%rd3+208];
add.s32 %r8, %r50, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd44, [%rd3];
cvta.to.global.u64 %rd12, %rd44;
ld.local.u32 %r51, [%rd4+208];
add.s32 %r10, %r51, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd45, [%rd4];
cvta.to.global.u64 %rd13, %rd45;
ld.local.u32 %r52, [%rd5+208];
add.s32 %r12, %r52, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd46, [%rd5];
cvta.to.global.u64 %rd14, %rd46;
mul.wide.s32 %rd47, %r50, 4;
add.s64 %rd15, %rd3, %rd47;
mul.wide.s32 %rd48, %r51, 4;
add.s64 %rd16, %rd4, %rd48;
mul.wide.s32 %rd49, %r52, 4;
add.s64 %rd17, %rd5, %rd49;

BB113_8:
mov.u32 %r76, %r91;
mov.u32 %r14, %r76;
mov.u64 %rd54, %rd15;
mov.u32 %r54, 0;
mov.u32 %r102, %r54;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r73, %r8;
mov.u32 %r89, %r14;
mov.u32 %r90, %r14;
mov.u32 %r101, %r54;
@%p8 bra BB113_10;

BB113_9:
mov.u32 %r16, %r90;
mov.u32 %r15, %r73;
ld.local.u32 %r55, [%rd54+4];
rem.u32 %r56, %r16, %r55;
ld.local.u32 %r57, [%rd54+104];
mad.lo.s32 %r102, %r57, %r56, %r102;
div.u32 %r19, %r16, %r55;
add.s64 %rd54, %rd54, -4;
add.s32 %r20, %r15, -1;
setp.gt.s32	%p9, %r20, 0;
mov.u32 %r73, %r20;
mov.u32 %r89, %r19;
mov.u32 %r90, %r19;
mov.u32 %r92, %r102;
mov.u32 %r101, %r92;
@%p9 bra BB113_9;

BB113_10:
mov.u32 %r22, %r101;
mov.u64 %rd55, %rd16;
mad.lo.s32 %r23, %r9, %r89, %r22;
mov.u32 %r100, %r54;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r74, %r10;
mov.u32 %r88, %r14;
mov.u32 %r87, %r14;
mov.u32 %r99, %r54;
@%p10 bra BB113_12;

BB113_11:
mov.u32 %r24, %r74;
ld.local.u32 %r60, [%rd55+4];
rem.u32 %r61, %r88, %r60;
ld.local.u32 %r62, [%rd55+104];
mad.lo.s32 %r100, %r62, %r61, %r100;
div.u32 %r88, %r88, %r60;
add.s64 %rd55, %rd55, -4;
add.s32 %r29, %r24, -1;
setp.gt.s32	%p11, %r29, 0;
mov.u32 %r74, %r29;
mov.u32 %r87, %r88;
mov.u32 %r99, %r100;
@%p11 bra BB113_11;

BB113_12:
mul.wide.u32 %rd50, %r23, 4;
add.s64 %rd24, %rd12, %rd50;
mov.u64 %rd56, %rd17;
mad.lo.s32 %r32, %r11, %r87, %r99;
mov.u32 %r98, %r54;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r75, %r12;
mov.u32 %r86, %r14;
mov.u32 %r85, %r14;
mov.u32 %r97, %r54;
@%p12 bra BB113_14;

BB113_13:
mov.u32 %r33, %r75;
ld.local.u32 %r65, [%rd56+4];
rem.u32 %r66, %r86, %r65;
ld.local.u32 %r67, [%rd56+104];
mad.lo.s32 %r98, %r67, %r66, %r98;
div.u32 %r86, %r86, %r65;
add.s64 %rd56, %rd56, -4;
add.s32 %r38, %r33, -1;
setp.gt.s32	%p13, %r38, 0;
mov.u32 %r75, %r38;
mov.u32 %r85, %r86;
mov.u32 %r97, %r98;
@%p13 bra BB113_13;

BB113_14:
mul.wide.u32 %rd51, %r32, 4;
add.s64 %rd28, %rd13, %rd51;
mad.lo.s32 %r41, %r13, %r85, %r97;
ld.global.f32 %f1, [%rd24];
mov.f32 %f7, 0f00000000;
setp.leu.f32	%p14, %f1, 0f00000000;
@%p14 bra BB113_16;

ld.global.f32 %f5, [%rd28];
mul.f32 %f6, %f1, %f5;
neg.f32 %f7, %f6;

BB113_16:
mul.wide.u32 %rd52, %r41, 4;
add.s64 %rd53, %rd14, %rd52;
st.global.f32 [%rd53], %f7;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r91, %r69, %r47, %r14;
setp.lt.u32	%p15, %r91, %r43;
@%p15 bra BB113_8;

BB113_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .f32 %f<8>;
.reg .b32 %r<5>;
.reg .b64 %rd<32>;


ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd19, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd20, %r3;
add.s64 %rd31, %rd19, %rd20;
setp.ge.u64	%p1, %rd31, %rd18;
@%p1 bra BB114_5;

cvta.to.global.u64 %rd3, %rd12;
cvta.to.global.u64 %rd5, %rd14;
cvta.to.global.u64 %rd7, %rd16;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd21, %r4;
mul.lo.s64 %rd9, %rd21, %rd1;

BB114_2:
mul.lo.s64 %rd22, %rd31, %rd13;
shl.b64 %rd23, %rd22, 2;
add.s64 %rd24, %rd3, %rd23;
ld.global.f32 %f1, [%rd24];
mov.f32 %f7, 0f00000000;
setp.leu.f32	%p2, %f1, 0f00000000;
@%p2 bra BB114_4;

mul.lo.s64 %rd25, %rd31, %rd15;
shl.b64 %rd26, %rd25, 2;
add.s64 %rd27, %rd5, %rd26;
ld.global.f32 %f5, [%rd27];
mul.f32 %f6, %f1, %f5;
neg.f32 %f7, %f6;

BB114_4:
mul.lo.s64 %rd28, %rd31, %rd17;
shl.b64 %rd29, %rd28, 2;
add.s64 %rd30, %rd7, %rd29;
st.global.f32 [%rd30], %f7;
add.s64 %rd31, %rd9, %rd31;
setp.lt.u64	%p3, %rd31, %rd18;
@%p3 bra BB114_2;

BB114_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot115[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<19>;
.reg .f32 %f<8>;
.reg .b32 %r<45>;
.reg .b64 %rd<164>;


mov.u64 %rd163, __local_depot115;
cvta.local.u64 %SP, %rd163;
ld.param.u64 %rd74, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd75, %SP, 416;
cvta.to.local.u64 %rd3, %rd75;
add.u64 %rd76, %SP, 832;
cvta.to.local.u64 %rd4, %rd76;
add.u64 %rd77, %SP, 0;
cvta.to.local.u64 %rd5, %rd77;
mov.u32 %r39, 0;
mov.pred %p1, 0;
@%p1 bra BB115_2;

BB115_1:
mul.wide.s32 %rd78, %r39, 8;
add.s64 %rd79, %rd6, %rd78;
ld.param.u64 %rd80, [%rd79];
add.s64 %rd81, %rd3, %rd78;
st.local.u64 [%rd81], %rd80;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p2, %r39, 52;
@%p2 bra BB115_1;

BB115_2:
mov.u32 %r40, 0;
@%p1 bra BB115_4;

BB115_3:
mul.wide.s32 %rd82, %r40, 8;
add.s64 %rd83, %rd1, %rd82;
ld.param.u64 %rd84, [%rd83];
add.s64 %rd85, %rd4, %rd82;
st.local.u64 [%rd85], %rd84;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p4, %r40, 52;
@%p4 bra BB115_3;

BB115_4:
mov.u32 %r41, 0;
@%p1 bra BB115_6;

BB115_5:
mul.wide.s32 %rd86, %r41, 8;
add.s64 %rd87, %rd2, %rd86;
ld.param.u64 %rd88, [%rd87];
add.s64 %rd89, %rd5, %rd86;
st.local.u64 [%rd89], %rd88;
add.s32 %r41, %r41, 1;
setp.lt.u32	%p6, %r41, 52;
@%p6 bra BB115_5;

BB115_6:
mov.u32 %r19, %ctaid.x;
mov.u32 %r20, %ntid.x;
mul.wide.u32 %rd90, %r20, %r19;
mov.u32 %r21, %tid.x;
cvt.u64.u32	%rd91, %r21;
add.s64 %rd151, %rd90, %rd91;
setp.ge.u64	%p7, %rd151, %rd74;
@%p7 bra BB115_26;

ld.local.u32 %r22, [%rd3+408];
add.s32 %r7, %r22, -1;
ld.local.u64 %rd13, [%rd3+208];
ld.local.u64 %rd92, [%rd3];
cvta.to.global.u64 %rd14, %rd92;
ld.local.u32 %r23, [%rd4+408];
add.s32 %r8, %r23, -1;
ld.local.u64 %rd15, [%rd4+208];
ld.local.u64 %rd93, [%rd4];
cvta.to.global.u64 %rd16, %rd93;
ld.local.u32 %r24, [%rd5+408];
add.s32 %r9, %r24, -1;
ld.local.u64 %rd17, [%rd5+208];
ld.local.u64 %rd94, [%rd5];
cvta.to.global.u64 %rd18, %rd94;
mul.wide.s32 %rd95, %r22, 8;
add.s64 %rd19, %rd3, %rd95;
mul.wide.s32 %rd96, %r23, 8;
add.s64 %rd20, %rd4, %rd96;
mul.wide.s32 %rd97, %r24, 8;
add.s64 %rd21, %rd5, %rd97;

BB115_8:
mov.u64 %rd130, %rd151;
mov.u64 %rd22, %rd130;
mov.u64 %rd124, %rd19;
mov.u64 %rd99, 0;
mov.u64 %rd162, %rd99;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r42, %r7;
mov.u64 %rd148, %rd22;
mov.u64 %rd149, %rd22;
mov.u64 %rd161, %rd99;
@%p8 bra BB115_13;

BB115_9:
mov.u64 %rd25, %rd149;
mov.u32 %r10, %r42;
ld.local.u64 %rd27, [%rd124];
or.b64 %rd100, %rd25, %rd27;
and.b64 %rd101, %rd100, -4294967296;
setp.eq.s64	%p9, %rd101, 0;
@%p9 bra BB115_11;
bra.uni BB115_10;

BB115_11:
cvt.u32.u64	%r25, %rd27;
cvt.u32.u64	%r26, %rd25;
div.u32 %r27, %r26, %r25;
rem.u32 %r28, %r26, %r25;
cvt.u64.u32	%rd150, %r27;
cvt.u64.u32	%rd125, %r28;
bra.uni BB115_12;

BB115_10:
div.u64 %rd150, %rd25, %rd27;
rem.u64 %rd125, %rd25, %rd27;

BB115_12:
mov.u64 %rd32, %rd150;
ld.local.u64 %rd102, [%rd124+200];
mul.lo.s64 %rd103, %rd102, %rd125;
add.s64 %rd162, %rd103, %rd162;
add.s64 %rd124, %rd124, -8;
add.s32 %r11, %r10, -1;
setp.gt.s32	%p10, %r11, 0;
mov.u32 %r42, %r11;
mov.u64 %rd148, %rd32;
mov.u64 %rd149, %rd32;
mov.u64 %rd152, %rd162;
mov.u64 %rd161, %rd152;
@%p10 bra BB115_9;

BB115_13:
mov.u64 %rd37, %rd161;
mov.u64 %rd126, %rd20;
mul.lo.s64 %rd106, %rd13, %rd148;
add.s64 %rd39, %rd106, %rd37;
mov.u64 %rd160, %rd99;
setp.lt.s32	%p11, %r8, 1;
mov.u32 %r43, %r8;
mov.u64 %rd146, %rd22;
mov.u64 %rd145, %rd22;
mov.u64 %rd159, %rd99;
@%p11 bra BB115_18;

BB115_14:
mov.u32 %r12, %r43;
ld.local.u64 %rd43, [%rd126];
or.b64 %rd107, %rd146, %rd43;
and.b64 %rd108, %rd107, -4294967296;
setp.eq.s64	%p12, %rd108, 0;
@%p12 bra BB115_16;
bra.uni BB115_15;

BB115_16:
cvt.u32.u64	%r29, %rd43;
cvt.u32.u64	%r30, %rd146;
div.u32 %r31, %r30, %r29;
rem.u32 %r32, %r30, %r29;
cvt.u64.u32	%rd147, %r31;
cvt.u64.u32	%rd127, %r32;
bra.uni BB115_17;

BB115_15:
div.u64 %rd147, %rd146, %rd43;
rem.u64 %rd127, %rd146, %rd43;

BB115_17:
mov.u64 %rd146, %rd147;
ld.local.u64 %rd109, [%rd126+200];
mul.lo.s64 %rd110, %rd109, %rd127;
add.s64 %rd160, %rd110, %rd160;
add.s64 %rd126, %rd126, -8;
add.s32 %r13, %r12, -1;
setp.gt.s32	%p13, %r13, 0;
mov.u32 %r43, %r13;
mov.u64 %rd145, %rd146;
mov.u64 %rd159, %rd160;
@%p13 bra BB115_14;

BB115_18:
shl.b64 %rd113, %rd39, 2;
add.s64 %rd54, %rd14, %rd113;
mov.u64 %rd128, %rd21;
mul.lo.s64 %rd114, %rd15, %rd145;
add.s64 %rd56, %rd114, %rd159;
mov.u64 %rd158, %rd99;
setp.lt.s32	%p14, %r9, 1;
mov.u32 %r44, %r9;
mov.u64 %rd143, %rd22;
mov.u64 %rd142, %rd22;
mov.u64 %rd157, %rd99;
@%p14 bra BB115_23;

BB115_19:
mov.u32 %r14, %r44;
ld.local.u64 %rd60, [%rd128];
or.b64 %rd115, %rd143, %rd60;
and.b64 %rd116, %rd115, -4294967296;
setp.eq.s64	%p15, %rd116, 0;
@%p15 bra BB115_21;
bra.uni BB115_20;

BB115_21:
cvt.u32.u64	%r33, %rd60;
cvt.u32.u64	%r34, %rd143;
div.u32 %r35, %r34, %r33;
rem.u32 %r36, %r34, %r33;
cvt.u64.u32	%rd144, %r35;
cvt.u64.u32	%rd129, %r36;
bra.uni BB115_22;

BB115_20:
div.u64 %rd144, %rd143, %rd60;
rem.u64 %rd129, %rd143, %rd60;

BB115_22:
mov.u64 %rd143, %rd144;
ld.local.u64 %rd117, [%rd128+200];
mul.lo.s64 %rd118, %rd117, %rd129;
add.s64 %rd158, %rd118, %rd158;
add.s64 %rd128, %rd128, -8;
add.s32 %r15, %r14, -1;
setp.gt.s32	%p16, %r15, 0;
mov.u32 %r44, %r15;
mov.u64 %rd142, %rd143;
mov.u64 %rd157, %rd158;
@%p16 bra BB115_19;

BB115_23:
shl.b64 %rd119, %rd56, 2;
add.s64 %rd71, %rd16, %rd119;
mul.lo.s64 %rd120, %rd17, %rd142;
add.s64 %rd72, %rd120, %rd157;
ld.global.f32 %f1, [%rd54];
mov.f32 %f7, 0f00000000;
setp.leu.f32	%p17, %f1, 0f00000000;
@%p17 bra BB115_25;

ld.global.f32 %f5, [%rd71];
mul.f32 %f6, %f1, %f5;
neg.f32 %f7, %f6;

BB115_25:
shl.b64 %rd121, %rd72, 2;
add.s64 %rd122, %rd18, %rd121;
st.global.f32 [%rd122], %f7;
mov.u32 %r37, %nctaid.x;
mul.wide.u32 %rd123, %r37, %r20;
add.s64 %rd151, %rd123, %rd22;
setp.lt.u64	%p18, %rd151, %rd74;
@%p18 bra BB115_8;

BB115_26:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<25>;
.reg .f32 %f<2>;
.reg .b32 %r<47>;
.reg .f64 %fd<65>;
.reg .b64 %rd<13>;


ld.param.u32 %r17, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r42, %r21, %r22, %r23;
setp.ge.u32	%p1, %r42, %r20;
@%p1 bra BB116_12;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB116_2:
mul.lo.s32 %r24, %r42, %r18;
mul.wide.u32 %rd7, %r24, 8;
add.s64 %rd8, %rd2, %rd7;
ld.global.f64 %fd1, [%rd8];
mov.f64 %fd64, 0d0000000000000000;
setp.leu.f64	%p2, %fd1, 0d0000000000000000;
@%p2 bra BB116_11;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r43}, %fd1;
}
{
.reg .b32 %temp; 
mov.b64 {%r44, %temp}, %fd1;
}
mov.u32 %r45, -1023;
setp.gt.s32	%p3, %r43, 1048575;
mov.f64 %fd61, %fd1;
@%p3 bra BB116_5;

mul.f64 %fd2, %fd1, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r43}, %fd2;
}
{
.reg .b32 %temp; 
mov.b64 {%r44, %temp}, %fd2;
}
mov.u32 %r45, -1077;
mov.f64 %fd61, %fd2;

BB116_5:
mov.f64 %fd3, %fd61;
add.s32 %r27, %r43, -1;
setp.lt.u32	%p4, %r27, 2146435071;
@%p4 bra BB116_7;
bra.uni BB116_6;

BB116_7:
shr.u32 %r29, %r43, 20;
add.s32 %r46, %r45, %r29;
and.b32 %r30, %r43, -2146435073;
or.b32 %r31, %r30, 1072693248;
mov.b64 %fd62, {%r44, %r31};
setp.lt.s32	%p6, %r31, 1073127583;
@%p6 bra BB116_9;

{
.reg .b32 %temp; 
mov.b64 {%r32, %temp}, %fd62;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r33}, %fd62;
}
add.s32 %r34, %r33, -1048576;
mov.b64 %fd62, {%r32, %r34};
add.s32 %r46, %r46, 1;

BB116_9:
add.f64 %fd16, %fd62, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd15,%fd16;

	neg.f64 %fd17, %fd16;
mov.f64 %fd18, 0d3FF0000000000000;
fma.rn.f64 %fd19, %fd17, %fd15, %fd18;
fma.rn.f64 %fd20, %fd19, %fd19, %fd19;
fma.rn.f64 %fd21, %fd20, %fd15, %fd15;
add.f64 %fd22, %fd62, 0dBFF0000000000000;
mul.f64 %fd23, %fd22, %fd21;
fma.rn.f64 %fd24, %fd22, %fd21, %fd23;
mul.f64 %fd25, %fd24, %fd24;
mov.f64 %fd26, 0d3ED0EE258B7A8B04;
mov.f64 %fd27, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd28, %fd27, %fd25, %fd26;
mov.f64 %fd29, 0d3EF3B2669F02676F;
fma.rn.f64 %fd30, %fd28, %fd25, %fd29;
mov.f64 %fd31, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd32, %fd30, %fd25, %fd31;
mov.f64 %fd33, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd34, %fd32, %fd25, %fd33;
mov.f64 %fd35, 0d3F624924923BE72D;
fma.rn.f64 %fd36, %fd34, %fd25, %fd35;
mov.f64 %fd37, 0d3F8999999999A3C4;
fma.rn.f64 %fd38, %fd36, %fd25, %fd37;
mov.f64 %fd39, 0d3FB5555555555554;
fma.rn.f64 %fd40, %fd38, %fd25, %fd39;
sub.f64 %fd41, %fd22, %fd24;
add.f64 %fd42, %fd41, %fd41;
neg.f64 %fd43, %fd24;
fma.rn.f64 %fd44, %fd43, %fd22, %fd42;
mul.f64 %fd45, %fd21, %fd44;
mul.f64 %fd46, %fd25, %fd40;
fma.rn.f64 %fd47, %fd46, %fd24, %fd45;
xor.b32 %r35, %r46, -2147483648;
mov.u32 %r36, 1127219200;
mov.b64 %fd48, {%r35, %r36};
mov.u32 %r37, -2147483648;
mov.b64 %fd49, {%r37, %r36};
sub.f64 %fd50, %fd48, %fd49;
mov.f64 %fd51, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd52, %fd50, %fd51, %fd24;
neg.f64 %fd53, %fd50;
fma.rn.f64 %fd54, %fd53, %fd51, %fd52;
sub.f64 %fd55, %fd54, %fd24;
sub.f64 %fd56, %fd47, %fd55;
mov.f64 %fd57, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd58, %fd50, %fd57, %fd56;
add.f64 %fd63, %fd52, %fd58;
bra.uni BB116_10;

BB116_6:
mov.f64 %fd13, 0d7FF0000000000000;
fma.rn.f64 %fd14, %fd3, %fd13, %fd13;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r28}, %fd3;
}
mov.b32 %f1, %r28;
setp.eq.f32	%p5, %f1, 0f00000000;
selp.f64	%fd63, 0dFFF0000000000000, %fd14, %p5;

BB116_10:
mul.lo.s32 %r38, %r42, %r17;
mul.wide.u32 %rd9, %r38, 8;
add.s64 %rd10, %rd1, %rd9;
ld.global.f64 %fd59, [%rd10];
sub.f64 %fd60, %fd63, %fd59;
mul.f64 %fd64, %fd1, %fd60;

BB116_11:
mul.lo.s32 %r39, %r42, %r19;
mul.wide.u32 %rd11, %r39, 8;
add.s64 %rd12, %rd3, %rd11;
st.global.f64 [%rd12], %fd64;
mov.u32 %r41, %nctaid.x;
mad.lo.s32 %r42, %r41, %r21, %r42;
setp.lt.u32	%p7, %r42, %r20;
@%p7 bra BB116_2;

BB116_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<17>;
.reg .f32 %f<2>;
.reg .b32 %r<72>;
.reg .f64 %fd<65>;
.reg .b64 %rd<13>;


ld.param.u32 %r22, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r67, %r41, %r42, %r43;
setp.ge.u32	%p1, %r67, %r32;
@%p1 bra BB117_12;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB117_2:
mul.lo.s32 %r44, %r67, %r23;
mul.wide.u32 %rd7, %r44, 8;
add.s64 %rd8, %rd2, %rd7;
mul.hi.u32 %r10, %r67, %r35;
ld.global.f64 %fd1, [%rd8];
mov.f64 %fd64, 0d0000000000000000;
setp.leu.f64	%p2, %fd1, 0d0000000000000000;
@%p2 bra BB117_11;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r68}, %fd1;
}
{
.reg .b32 %temp; 
mov.b64 {%r69, %temp}, %fd1;
}
mov.u32 %r70, -1023;
setp.gt.s32	%p3, %r68, 1048575;
mov.f64 %fd61, %fd1;
@%p3 bra BB117_5;

mul.f64 %fd2, %fd1, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r68}, %fd2;
}
{
.reg .b32 %temp; 
mov.b64 {%r69, %temp}, %fd2;
}
mov.u32 %r70, -1077;
mov.f64 %fd61, %fd2;

BB117_5:
mov.f64 %fd3, %fd61;
add.s32 %r47, %r68, -1;
setp.lt.u32	%p4, %r47, 2146435071;
@%p4 bra BB117_7;
bra.uni BB117_6;

BB117_7:
shr.u32 %r49, %r68, 20;
add.s32 %r71, %r70, %r49;
and.b32 %r50, %r68, -2146435073;
or.b32 %r51, %r50, 1072693248;
mov.b64 %fd62, {%r69, %r51};
setp.lt.s32	%p6, %r51, 1073127583;
@%p6 bra BB117_9;

{
.reg .b32 %temp; 
mov.b64 {%r52, %temp}, %fd62;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r53}, %fd62;
}
add.s32 %r54, %r53, -1048576;
mov.b64 %fd62, {%r52, %r54};
add.s32 %r71, %r71, 1;

BB117_9:
add.f64 %fd16, %fd62, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd15,%fd16;

	neg.f64 %fd17, %fd16;
mov.f64 %fd18, 0d3FF0000000000000;
fma.rn.f64 %fd19, %fd17, %fd15, %fd18;
fma.rn.f64 %fd20, %fd19, %fd19, %fd19;
fma.rn.f64 %fd21, %fd20, %fd15, %fd15;
add.f64 %fd22, %fd62, 0dBFF0000000000000;
mul.f64 %fd23, %fd22, %fd21;
fma.rn.f64 %fd24, %fd22, %fd21, %fd23;
mul.f64 %fd25, %fd24, %fd24;
mov.f64 %fd26, 0d3ED0EE258B7A8B04;
mov.f64 %fd27, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd28, %fd27, %fd25, %fd26;
mov.f64 %fd29, 0d3EF3B2669F02676F;
fma.rn.f64 %fd30, %fd28, %fd25, %fd29;
mov.f64 %fd31, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd32, %fd30, %fd25, %fd31;
mov.f64 %fd33, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd34, %fd32, %fd25, %fd33;
mov.f64 %fd35, 0d3F624924923BE72D;
fma.rn.f64 %fd36, %fd34, %fd25, %fd35;
mov.f64 %fd37, 0d3F8999999999A3C4;
fma.rn.f64 %fd38, %fd36, %fd25, %fd37;
mov.f64 %fd39, 0d3FB5555555555554;
fma.rn.f64 %fd40, %fd38, %fd25, %fd39;
sub.f64 %fd41, %fd22, %fd24;
add.f64 %fd42, %fd41, %fd41;
neg.f64 %fd43, %fd24;
fma.rn.f64 %fd44, %fd43, %fd22, %fd42;
mul.f64 %fd45, %fd21, %fd44;
mul.f64 %fd46, %fd25, %fd40;
fma.rn.f64 %fd47, %fd46, %fd24, %fd45;
xor.b32 %r55, %r71, -2147483648;
mov.u32 %r56, 1127219200;
mov.b64 %fd48, {%r55, %r56};
mov.u32 %r57, -2147483648;
mov.b64 %fd49, {%r57, %r56};
sub.f64 %fd50, %fd48, %fd49;
mov.f64 %fd51, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd52, %fd50, %fd51, %fd24;
neg.f64 %fd53, %fd50;
fma.rn.f64 %fd54, %fd53, %fd51, %fd52;
sub.f64 %fd55, %fd54, %fd24;
sub.f64 %fd56, %fd47, %fd55;
mov.f64 %fd57, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd58, %fd50, %fd57, %fd56;
add.f64 %fd63, %fd52, %fd58;
bra.uni BB117_10;

BB117_6:
mov.f64 %fd13, 0d7FF0000000000000;
fma.rn.f64 %fd14, %fd3, %fd13, %fd13;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r48}, %fd3;
}
mov.b32 %f1, %r48;
setp.eq.f32	%p5, %f1, 0f00000000;
selp.f64	%fd63, 0dFFF0000000000000, %fd14, %p5;

BB117_10:
mul.lo.s32 %r58, %r67, %r22;
mul.wide.u32 %rd9, %r58, 8;
add.s64 %rd10, %rd1, %rd9;
ld.global.f64 %fd59, [%rd10];
sub.f64 %fd60, %fd63, %fd59;
mul.f64 %fd64, %fd1, %fd60;

BB117_11:
add.s32 %r59, %r10, %r67;
shr.u32 %r60, %r59, %r36;
mul.lo.s32 %r61, %r60, %r38;
sub.s32 %r62, %r67, %r61;
mul.lo.s32 %r63, %r62, %r34;
mad.lo.s32 %r64, %r33, %r60, %r63;
mul.wide.u32 %rd11, %r64, 8;
add.s64 %rd12, %rd3, %rd11;
st.global.f64 [%rd12], %fd64;
mov.u32 %r66, %nctaid.x;
mad.lo.s32 %r67, %r66, %r41, %r67;
setp.lt.u32	%p7, %r67, %r32;
@%p7 bra BB117_2;

BB117_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot118[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<17>;
.reg .f32 %f<2>;
.reg .b32 %r<74>;
.reg .f64 %fd<65>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot118;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r27, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r59, 0;
mov.pred %p1, 0;
@%p1 bra BB118_2;

BB118_1:
mul.wide.s32 %rd14, %r59, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r59, %r59, 1;
setp.lt.u32	%p2, %r59, 27;
@%p2 bra BB118_1;

BB118_2:
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r66, %r31, %r32, %r33;
setp.ge.u32	%p3, %r66, %r29;
@%p3 bra BB118_16;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r34, [%rd1+208];
add.s32 %r6, %r34, -1;
mul.wide.s32 %rd18, %r34, 4;
add.s64 %rd6, %rd1, %rd18;

BB118_4:
mov.u32 %r61, %r66;
mov.u32 %r7, %r61;
mov.u64 %rd25, %rd6;
mov.u32 %r68, 0;
mov.u32 %r69, %r68;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r60, %r6;
mov.u32 %r64, %r7;
mov.u32 %r65, %r7;
@%p4 bra BB118_6;

BB118_5:
mov.u32 %r9, %r65;
mov.u32 %r8, %r60;
ld.local.u32 %r37, [%rd25+4];
rem.u32 %r38, %r9, %r37;
ld.local.u32 %r39, [%rd25+104];
mad.lo.s32 %r69, %r39, %r38, %r69;
div.u32 %r12, %r9, %r37;
add.s64 %rd25, %rd25, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r60, %r13;
mov.u32 %r64, %r12;
mov.u32 %r65, %r12;
mov.u32 %r68, %r69;
@%p5 bra BB118_5;

BB118_6:
mul.lo.s32 %r40, %r7, %r28;
mul.wide.u32 %rd19, %r40, 8;
add.s64 %rd20, %rd5, %rd19;
ld.local.u32 %r41, [%rd1+108];
mad.lo.s32 %r42, %r41, %r64, %r68;
ld.local.u64 %rd21, [%rd1];
mul.wide.u32 %rd22, %r42, 8;
add.s64 %rd10, %rd21, %rd22;
ld.global.f64 %fd1, [%rd20];
mov.f64 %fd64, 0d0000000000000000;
setp.leu.f64	%p6, %fd1, 0d0000000000000000;
@%p6 bra BB118_15;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r70}, %fd1;
}
{
.reg .b32 %temp; 
mov.b64 {%r71, %temp}, %fd1;
}
mov.u32 %r72, -1023;
setp.gt.s32	%p7, %r70, 1048575;
mov.f64 %fd61, %fd1;
@%p7 bra BB118_9;

mul.f64 %fd2, %fd1, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r70}, %fd2;
}
{
.reg .b32 %temp; 
mov.b64 {%r71, %temp}, %fd2;
}
mov.u32 %r72, -1077;
mov.f64 %fd61, %fd2;

BB118_9:
mov.f64 %fd3, %fd61;
add.s32 %r45, %r70, -1;
setp.lt.u32	%p8, %r45, 2146435071;
@%p8 bra BB118_11;
bra.uni BB118_10;

BB118_11:
shr.u32 %r47, %r70, 20;
add.s32 %r73, %r72, %r47;
and.b32 %r48, %r70, -2146435073;
or.b32 %r49, %r48, 1072693248;
mov.b64 %fd62, {%r71, %r49};
setp.lt.s32	%p10, %r49, 1073127583;
@%p10 bra BB118_13;

{
.reg .b32 %temp; 
mov.b64 {%r50, %temp}, %fd62;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r51}, %fd62;
}
add.s32 %r52, %r51, -1048576;
mov.b64 %fd62, {%r50, %r52};
add.s32 %r73, %r73, 1;

BB118_13:
add.f64 %fd16, %fd62, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd15,%fd16;

	neg.f64 %fd17, %fd16;
mov.f64 %fd18, 0d3FF0000000000000;
fma.rn.f64 %fd19, %fd17, %fd15, %fd18;
fma.rn.f64 %fd20, %fd19, %fd19, %fd19;
fma.rn.f64 %fd21, %fd20, %fd15, %fd15;
add.f64 %fd22, %fd62, 0dBFF0000000000000;
mul.f64 %fd23, %fd22, %fd21;
fma.rn.f64 %fd24, %fd22, %fd21, %fd23;
mul.f64 %fd25, %fd24, %fd24;
mov.f64 %fd26, 0d3ED0EE258B7A8B04;
mov.f64 %fd27, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd28, %fd27, %fd25, %fd26;
mov.f64 %fd29, 0d3EF3B2669F02676F;
fma.rn.f64 %fd30, %fd28, %fd25, %fd29;
mov.f64 %fd31, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd32, %fd30, %fd25, %fd31;
mov.f64 %fd33, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd34, %fd32, %fd25, %fd33;
mov.f64 %fd35, 0d3F624924923BE72D;
fma.rn.f64 %fd36, %fd34, %fd25, %fd35;
mov.f64 %fd37, 0d3F8999999999A3C4;
fma.rn.f64 %fd38, %fd36, %fd25, %fd37;
mov.f64 %fd39, 0d3FB5555555555554;
fma.rn.f64 %fd40, %fd38, %fd25, %fd39;
sub.f64 %fd41, %fd22, %fd24;
add.f64 %fd42, %fd41, %fd41;
neg.f64 %fd43, %fd24;
fma.rn.f64 %fd44, %fd43, %fd22, %fd42;
mul.f64 %fd45, %fd21, %fd44;
mul.f64 %fd46, %fd25, %fd40;
fma.rn.f64 %fd47, %fd46, %fd24, %fd45;
xor.b32 %r53, %r73, -2147483648;
mov.u32 %r54, 1127219200;
mov.b64 %fd48, {%r53, %r54};
mov.u32 %r55, -2147483648;
mov.b64 %fd49, {%r55, %r54};
sub.f64 %fd50, %fd48, %fd49;
mov.f64 %fd51, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd52, %fd50, %fd51, %fd24;
neg.f64 %fd53, %fd50;
fma.rn.f64 %fd54, %fd53, %fd51, %fd52;
sub.f64 %fd55, %fd54, %fd24;
sub.f64 %fd56, %fd47, %fd55;
mov.f64 %fd57, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd58, %fd50, %fd57, %fd56;
add.f64 %fd63, %fd52, %fd58;
bra.uni BB118_14;

BB118_10:
mov.f64 %fd13, 0d7FF0000000000000;
fma.rn.f64 %fd14, %fd3, %fd13, %fd13;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r46}, %fd3;
}
mov.b32 %f1, %r46;
setp.eq.f32	%p9, %f1, 0f00000000;
selp.f64	%fd63, 0dFFF0000000000000, %fd14, %p9;

BB118_14:
mul.lo.s32 %r56, %r7, %r27;
mul.wide.u32 %rd23, %r56, 8;
add.s64 %rd24, %rd4, %rd23;
ld.global.f64 %fd59, [%rd24];
sub.f64 %fd60, %fd63, %fd59;
mul.f64 %fd64, %fd1, %fd60;

BB118_15:
st.f64 [%rd10], %fd64;
mov.u32 %r58, %nctaid.x;
mad.lo.s32 %r66, %r58, %r31, %r7;
setp.lt.u32	%p11, %r66, %r29;
@%p11 bra BB118_4;

BB118_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<17>;
.reg .f32 %f<2>;
.reg .b32 %r<72>;
.reg .f64 %fd<65>;
.reg .b64 %rd<13>;


ld.param.u32 %r21, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r67, %r40, %r41, %r42;
setp.ge.u32	%p1, %r67, %r31;
@%p1 bra BB119_12;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd5;

BB119_2:
mul.hi.u32 %r43, %r67, %r34;
add.s32 %r44, %r43, %r67;
shr.u32 %r45, %r44, %r35;
mul.lo.s32 %r46, %r45, %r37;
sub.s32 %r47, %r67, %r46;
mul.lo.s32 %r48, %r47, %r33;
mad.lo.s32 %r49, %r32, %r45, %r48;
mul.wide.u32 %rd7, %r49, 8;
add.s64 %rd8, %rd3, %rd7;
ld.global.f64 %fd1, [%rd8];
mov.f64 %fd64, 0d0000000000000000;
setp.leu.f64	%p2, %fd1, 0d0000000000000000;
@%p2 bra BB119_11;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r68}, %fd1;
}
{
.reg .b32 %temp; 
mov.b64 {%r69, %temp}, %fd1;
}
mov.u32 %r70, -1023;
setp.gt.s32	%p3, %r68, 1048575;
mov.f64 %fd61, %fd1;
@%p3 bra BB119_5;

mul.f64 %fd2, %fd1, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r68}, %fd2;
}
{
.reg .b32 %temp; 
mov.b64 {%r69, %temp}, %fd2;
}
mov.u32 %r70, -1077;
mov.f64 %fd61, %fd2;

BB119_5:
mov.f64 %fd3, %fd61;
add.s32 %r52, %r68, -1;
setp.lt.u32	%p4, %r52, 2146435071;
@%p4 bra BB119_7;
bra.uni BB119_6;

BB119_7:
shr.u32 %r54, %r68, 20;
add.s32 %r71, %r70, %r54;
and.b32 %r55, %r68, -2146435073;
or.b32 %r56, %r55, 1072693248;
mov.b64 %fd62, {%r69, %r56};
setp.lt.s32	%p6, %r56, 1073127583;
@%p6 bra BB119_9;

{
.reg .b32 %temp; 
mov.b64 {%r57, %temp}, %fd62;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r58}, %fd62;
}
add.s32 %r59, %r58, -1048576;
mov.b64 %fd62, {%r57, %r59};
add.s32 %r71, %r71, 1;

BB119_9:
add.f64 %fd16, %fd62, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd15,%fd16;

	neg.f64 %fd17, %fd16;
mov.f64 %fd18, 0d3FF0000000000000;
fma.rn.f64 %fd19, %fd17, %fd15, %fd18;
fma.rn.f64 %fd20, %fd19, %fd19, %fd19;
fma.rn.f64 %fd21, %fd20, %fd15, %fd15;
add.f64 %fd22, %fd62, 0dBFF0000000000000;
mul.f64 %fd23, %fd22, %fd21;
fma.rn.f64 %fd24, %fd22, %fd21, %fd23;
mul.f64 %fd25, %fd24, %fd24;
mov.f64 %fd26, 0d3ED0EE258B7A8B04;
mov.f64 %fd27, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd28, %fd27, %fd25, %fd26;
mov.f64 %fd29, 0d3EF3B2669F02676F;
fma.rn.f64 %fd30, %fd28, %fd25, %fd29;
mov.f64 %fd31, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd32, %fd30, %fd25, %fd31;
mov.f64 %fd33, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd34, %fd32, %fd25, %fd33;
mov.f64 %fd35, 0d3F624924923BE72D;
fma.rn.f64 %fd36, %fd34, %fd25, %fd35;
mov.f64 %fd37, 0d3F8999999999A3C4;
fma.rn.f64 %fd38, %fd36, %fd25, %fd37;
mov.f64 %fd39, 0d3FB5555555555554;
fma.rn.f64 %fd40, %fd38, %fd25, %fd39;
sub.f64 %fd41, %fd22, %fd24;
add.f64 %fd42, %fd41, %fd41;
neg.f64 %fd43, %fd24;
fma.rn.f64 %fd44, %fd43, %fd22, %fd42;
mul.f64 %fd45, %fd21, %fd44;
mul.f64 %fd46, %fd25, %fd40;
fma.rn.f64 %fd47, %fd46, %fd24, %fd45;
xor.b32 %r60, %r71, -2147483648;
mov.u32 %r61, 1127219200;
mov.b64 %fd48, {%r60, %r61};
mov.u32 %r62, -2147483648;
mov.b64 %fd49, {%r62, %r61};
sub.f64 %fd50, %fd48, %fd49;
mov.f64 %fd51, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd52, %fd50, %fd51, %fd24;
neg.f64 %fd53, %fd50;
fma.rn.f64 %fd54, %fd53, %fd51, %fd52;
sub.f64 %fd55, %fd54, %fd24;
sub.f64 %fd56, %fd47, %fd55;
mov.f64 %fd57, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd58, %fd50, %fd57, %fd56;
add.f64 %fd63, %fd52, %fd58;
bra.uni BB119_10;

BB119_6:
mov.f64 %fd13, 0d7FF0000000000000;
fma.rn.f64 %fd14, %fd3, %fd13, %fd13;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r53}, %fd3;
}
mov.b32 %f1, %r53;
setp.eq.f32	%p5, %f1, 0f00000000;
selp.f64	%fd63, 0dFFF0000000000000, %fd14, %p5;

BB119_10:
mul.lo.s32 %r63, %r67, %r21;
mul.wide.u32 %rd9, %r63, 8;
add.s64 %rd10, %rd1, %rd9;
ld.global.f64 %fd59, [%rd10];
sub.f64 %fd60, %fd63, %fd59;
mul.f64 %fd64, %fd1, %fd60;

BB119_11:
mul.lo.s32 %r64, %r67, %r30;
mul.wide.u32 %rd11, %r64, 8;
add.s64 %rd12, %rd2, %rd11;
st.global.f64 [%rd12], %fd64;
mov.u32 %r66, %nctaid.x;
mad.lo.s32 %r67, %r66, %r40, %r67;
setp.lt.u32	%p7, %r67, %r31;
@%p7 bra BB119_2;

BB119_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<9>;
.reg .f32 %f<2>;
.reg .b32 %r<97>;
.reg .f64 %fd<65>;
.reg .b64 %rd<13>;


ld.param.u32 %r26, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r60, %ntid.x;
mov.u32 %r61, %ctaid.x;
mov.u32 %r62, %tid.x;
mad.lo.s32 %r92, %r60, %r61, %r62;
setp.ge.u32	%p1, %r92, %r43;
@%p1 bra BB120_12;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB120_2:
mul.hi.u32 %r63, %r92, %r46;
add.s32 %r64, %r63, %r92;
shr.u32 %r65, %r64, %r47;
mul.lo.s32 %r66, %r65, %r49;
sub.s32 %r67, %r92, %r66;
mul.lo.s32 %r68, %r67, %r45;
mad.lo.s32 %r69, %r44, %r65, %r68;
mul.wide.u32 %rd7, %r69, 8;
add.s64 %rd8, %rd2, %rd7;
mul.hi.u32 %r14, %r92, %r54;
ld.global.f64 %fd1, [%rd8];
mov.f64 %fd64, 0d0000000000000000;
setp.leu.f64	%p2, %fd1, 0d0000000000000000;
@%p2 bra BB120_11;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r93}, %fd1;
}
{
.reg .b32 %temp; 
mov.b64 {%r94, %temp}, %fd1;
}
mov.u32 %r95, -1023;
setp.gt.s32	%p3, %r93, 1048575;
mov.f64 %fd61, %fd1;
@%p3 bra BB120_5;

mul.f64 %fd2, %fd1, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r93}, %fd2;
}
{
.reg .b32 %temp; 
mov.b64 {%r94, %temp}, %fd2;
}
mov.u32 %r95, -1077;
mov.f64 %fd61, %fd2;

BB120_5:
mov.f64 %fd3, %fd61;
add.s32 %r72, %r93, -1;
setp.lt.u32	%p4, %r72, 2146435071;
@%p4 bra BB120_7;
bra.uni BB120_6;

BB120_7:
shr.u32 %r74, %r93, 20;
add.s32 %r96, %r95, %r74;
and.b32 %r75, %r93, -2146435073;
or.b32 %r76, %r75, 1072693248;
mov.b64 %fd62, {%r94, %r76};
setp.lt.s32	%p6, %r76, 1073127583;
@%p6 bra BB120_9;

{
.reg .b32 %temp; 
mov.b64 {%r77, %temp}, %fd62;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r78}, %fd62;
}
add.s32 %r79, %r78, -1048576;
mov.b64 %fd62, {%r77, %r79};
add.s32 %r96, %r96, 1;

BB120_9:
add.f64 %fd16, %fd62, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd15,%fd16;

	neg.f64 %fd17, %fd16;
mov.f64 %fd18, 0d3FF0000000000000;
fma.rn.f64 %fd19, %fd17, %fd15, %fd18;
fma.rn.f64 %fd20, %fd19, %fd19, %fd19;
fma.rn.f64 %fd21, %fd20, %fd15, %fd15;
add.f64 %fd22, %fd62, 0dBFF0000000000000;
mul.f64 %fd23, %fd22, %fd21;
fma.rn.f64 %fd24, %fd22, %fd21, %fd23;
mul.f64 %fd25, %fd24, %fd24;
mov.f64 %fd26, 0d3ED0EE258B7A8B04;
mov.f64 %fd27, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd28, %fd27, %fd25, %fd26;
mov.f64 %fd29, 0d3EF3B2669F02676F;
fma.rn.f64 %fd30, %fd28, %fd25, %fd29;
mov.f64 %fd31, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd32, %fd30, %fd25, %fd31;
mov.f64 %fd33, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd34, %fd32, %fd25, %fd33;
mov.f64 %fd35, 0d3F624924923BE72D;
fma.rn.f64 %fd36, %fd34, %fd25, %fd35;
mov.f64 %fd37, 0d3F8999999999A3C4;
fma.rn.f64 %fd38, %fd36, %fd25, %fd37;
mov.f64 %fd39, 0d3FB5555555555554;
fma.rn.f64 %fd40, %fd38, %fd25, %fd39;
sub.f64 %fd41, %fd22, %fd24;
add.f64 %fd42, %fd41, %fd41;
neg.f64 %fd43, %fd24;
fma.rn.f64 %fd44, %fd43, %fd22, %fd42;
mul.f64 %fd45, %fd21, %fd44;
mul.f64 %fd46, %fd25, %fd40;
fma.rn.f64 %fd47, %fd46, %fd24, %fd45;
xor.b32 %r80, %r96, -2147483648;
mov.u32 %r81, 1127219200;
mov.b64 %fd48, {%r80, %r81};
mov.u32 %r82, -2147483648;
mov.b64 %fd49, {%r82, %r81};
sub.f64 %fd50, %fd48, %fd49;
mov.f64 %fd51, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd52, %fd50, %fd51, %fd24;
neg.f64 %fd53, %fd50;
fma.rn.f64 %fd54, %fd53, %fd51, %fd52;
sub.f64 %fd55, %fd54, %fd24;
sub.f64 %fd56, %fd47, %fd55;
mov.f64 %fd57, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd58, %fd50, %fd57, %fd56;
add.f64 %fd63, %fd52, %fd58;
bra.uni BB120_10;

BB120_6:
mov.f64 %fd13, 0d7FF0000000000000;
fma.rn.f64 %fd14, %fd3, %fd13, %fd13;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r73}, %fd3;
}
mov.b32 %f1, %r73;
setp.eq.f32	%p5, %f1, 0f00000000;
selp.f64	%fd63, 0dFFF0000000000000, %fd14, %p5;

BB120_10:
mul.lo.s32 %r83, %r92, %r26;
mul.wide.u32 %rd9, %r83, 8;
add.s64 %rd10, %rd1, %rd9;
ld.global.f64 %fd59, [%rd10];
sub.f64 %fd60, %fd63, %fd59;
mul.f64 %fd64, %fd1, %fd60;

BB120_11:
add.s32 %r84, %r14, %r92;
shr.u32 %r85, %r84, %r55;
mul.lo.s32 %r86, %r85, %r57;
sub.s32 %r87, %r92, %r86;
mul.lo.s32 %r88, %r87, %r53;
mad.lo.s32 %r89, %r52, %r85, %r88;
mul.wide.u32 %rd11, %r89, 8;
add.s64 %rd12, %rd3, %rd11;
st.global.f64 [%rd12], %fd64;
mov.u32 %r91, %nctaid.x;
mad.lo.s32 %r92, %r91, %r60, %r92;
setp.lt.u32	%p7, %r92, %r43;
@%p7 bra BB120_2;

BB120_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot121[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<9>;
.reg .f32 %f<2>;
.reg .b32 %r<99>;
.reg .f64 %fd<65>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot121;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r41, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r84, 0;
mov.pred %p1, 0;
@%p1 bra BB121_2;

BB121_1:
mul.wide.s32 %rd14, %r84, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r84, %r84, 1;
setp.lt.u32	%p2, %r84, 27;
@%p2 bra BB121_1;

BB121_2:
mov.u32 %r51, %ntid.x;
mov.u32 %r52, %ctaid.x;
mov.u32 %r53, %tid.x;
mad.lo.s32 %r91, %r51, %r52, %r53;
setp.ge.u32	%p3, %r91, %r41;
@%p3 bra BB121_16;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r54, [%rd1+208];
add.s32 %r10, %r54, -1;
mul.wide.s32 %rd18, %r54, 4;
add.s64 %rd6, %rd1, %rd18;

BB121_4:
mov.u32 %r86, %r91;
mov.u32 %r11, %r86;
mov.u64 %rd25, %rd6;
mul.hi.u32 %r12, %r11, %r45;
mov.u32 %r93, 0;
mov.u32 %r94, %r93;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r85, %r10;
mov.u32 %r89, %r11;
mov.u32 %r90, %r11;
@%p4 bra BB121_6;

BB121_5:
mov.u32 %r14, %r90;
mov.u32 %r13, %r85;
ld.local.u32 %r57, [%rd25+4];
rem.u32 %r58, %r14, %r57;
ld.local.u32 %r59, [%rd25+104];
mad.lo.s32 %r94, %r59, %r58, %r94;
div.u32 %r17, %r14, %r57;
add.s64 %rd25, %rd25, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r85, %r18;
mov.u32 %r89, %r17;
mov.u32 %r90, %r17;
mov.u32 %r93, %r94;
@%p5 bra BB121_5;

BB121_6:
add.s32 %r60, %r12, %r11;
shr.u32 %r61, %r60, %r46;
mul.lo.s32 %r62, %r61, %r48;
sub.s32 %r63, %r11, %r62;
mul.lo.s32 %r64, %r63, %r44;
mad.lo.s32 %r65, %r43, %r61, %r64;
mul.wide.u32 %rd19, %r65, 8;
add.s64 %rd20, %rd5, %rd19;
ld.local.u32 %r66, [%rd1+108];
mad.lo.s32 %r67, %r66, %r89, %r93;
ld.local.u64 %rd21, [%rd1];
mul.wide.u32 %rd22, %r67, 8;
add.s64 %rd10, %rd21, %rd22;
ld.global.f64 %fd1, [%rd20];
mov.f64 %fd64, 0d0000000000000000;
setp.leu.f64	%p6, %fd1, 0d0000000000000000;
@%p6 bra BB121_15;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r95}, %fd1;
}
{
.reg .b32 %temp; 
mov.b64 {%r96, %temp}, %fd1;
}
mov.u32 %r97, -1023;
setp.gt.s32	%p7, %r95, 1048575;
mov.f64 %fd61, %fd1;
@%p7 bra BB121_9;

mul.f64 %fd2, %fd1, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r95}, %fd2;
}
{
.reg .b32 %temp; 
mov.b64 {%r96, %temp}, %fd2;
}
mov.u32 %r97, -1077;
mov.f64 %fd61, %fd2;

BB121_9:
mov.f64 %fd3, %fd61;
add.s32 %r70, %r95, -1;
setp.lt.u32	%p8, %r70, 2146435071;
@%p8 bra BB121_11;
bra.uni BB121_10;

BB121_11:
shr.u32 %r72, %r95, 20;
add.s32 %r98, %r97, %r72;
and.b32 %r73, %r95, -2146435073;
or.b32 %r74, %r73, 1072693248;
mov.b64 %fd62, {%r96, %r74};
setp.lt.s32	%p10, %r74, 1073127583;
@%p10 bra BB121_13;

{
.reg .b32 %temp; 
mov.b64 {%r75, %temp}, %fd62;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r76}, %fd62;
}
add.s32 %r77, %r76, -1048576;
mov.b64 %fd62, {%r75, %r77};
add.s32 %r98, %r98, 1;

BB121_13:
add.f64 %fd16, %fd62, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd15,%fd16;

	neg.f64 %fd17, %fd16;
mov.f64 %fd18, 0d3FF0000000000000;
fma.rn.f64 %fd19, %fd17, %fd15, %fd18;
fma.rn.f64 %fd20, %fd19, %fd19, %fd19;
fma.rn.f64 %fd21, %fd20, %fd15, %fd15;
add.f64 %fd22, %fd62, 0dBFF0000000000000;
mul.f64 %fd23, %fd22, %fd21;
fma.rn.f64 %fd24, %fd22, %fd21, %fd23;
mul.f64 %fd25, %fd24, %fd24;
mov.f64 %fd26, 0d3ED0EE258B7A8B04;
mov.f64 %fd27, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd28, %fd27, %fd25, %fd26;
mov.f64 %fd29, 0d3EF3B2669F02676F;
fma.rn.f64 %fd30, %fd28, %fd25, %fd29;
mov.f64 %fd31, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd32, %fd30, %fd25, %fd31;
mov.f64 %fd33, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd34, %fd32, %fd25, %fd33;
mov.f64 %fd35, 0d3F624924923BE72D;
fma.rn.f64 %fd36, %fd34, %fd25, %fd35;
mov.f64 %fd37, 0d3F8999999999A3C4;
fma.rn.f64 %fd38, %fd36, %fd25, %fd37;
mov.f64 %fd39, 0d3FB5555555555554;
fma.rn.f64 %fd40, %fd38, %fd25, %fd39;
sub.f64 %fd41, %fd22, %fd24;
add.f64 %fd42, %fd41, %fd41;
neg.f64 %fd43, %fd24;
fma.rn.f64 %fd44, %fd43, %fd22, %fd42;
mul.f64 %fd45, %fd21, %fd44;
mul.f64 %fd46, %fd25, %fd40;
fma.rn.f64 %fd47, %fd46, %fd24, %fd45;
xor.b32 %r78, %r98, -2147483648;
mov.u32 %r79, 1127219200;
mov.b64 %fd48, {%r78, %r79};
mov.u32 %r80, -2147483648;
mov.b64 %fd49, {%r80, %r79};
sub.f64 %fd50, %fd48, %fd49;
mov.f64 %fd51, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd52, %fd50, %fd51, %fd24;
neg.f64 %fd53, %fd50;
fma.rn.f64 %fd54, %fd53, %fd51, %fd52;
sub.f64 %fd55, %fd54, %fd24;
sub.f64 %fd56, %fd47, %fd55;
mov.f64 %fd57, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd58, %fd50, %fd57, %fd56;
add.f64 %fd63, %fd52, %fd58;
bra.uni BB121_14;

BB121_10:
mov.f64 %fd13, 0d7FF0000000000000;
fma.rn.f64 %fd14, %fd3, %fd13, %fd13;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r71}, %fd3;
}
mov.b32 %f1, %r71;
setp.eq.f32	%p9, %f1, 0f00000000;
selp.f64	%fd63, 0dFFF0000000000000, %fd14, %p9;

BB121_14:
mul.lo.s32 %r81, %r11, %r32;
mul.wide.u32 %rd23, %r81, 8;
add.s64 %rd24, %rd4, %rd23;
ld.global.f64 %fd59, [%rd24];
sub.f64 %fd60, %fd63, %fd59;
mul.f64 %fd64, %fd1, %fd60;

BB121_15:
st.f64 [%rd10], %fd64;
mov.u32 %r83, %nctaid.x;
mad.lo.s32 %r91, %r83, %r51, %r11;
setp.lt.u32	%p11, %r91, %r41;
@%p11 bra BB121_4;

BB121_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot122[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<17>;
.reg .f32 %f<2>;
.reg .b32 %r<74>;
.reg .f64 %fd<65>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot122;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r27, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r59, 0;
mov.pred %p1, 0;
@%p1 bra BB122_2;

BB122_1:
mul.wide.s32 %rd13, %r59, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r59, %r59, 1;
setp.lt.u32	%p2, %r59, 27;
@%p2 bra BB122_1;

BB122_2:
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r66, %r31, %r32, %r33;
setp.ge.u32	%p3, %r66, %r29;
@%p3 bra BB122_16;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r34, [%rd1+208];
add.s32 %r6, %r34, -1;
mul.wide.s32 %rd17, %r34, 4;
add.s64 %rd6, %rd1, %rd17;

BB122_4:
mov.u32 %r61, %r66;
mov.u32 %r7, %r61;
mov.u64 %rd25, %rd6;
mov.u32 %r68, 0;
mov.u32 %r69, %r68;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r60, %r6;
mov.u32 %r64, %r7;
mov.u32 %r65, %r7;
@%p4 bra BB122_6;

BB122_5:
mov.u32 %r9, %r65;
mov.u32 %r8, %r60;
ld.local.u32 %r37, [%rd25+4];
rem.u32 %r38, %r9, %r37;
ld.local.u32 %r39, [%rd25+104];
mad.lo.s32 %r69, %r39, %r38, %r69;
div.u32 %r12, %r9, %r37;
add.s64 %rd25, %rd25, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r60, %r13;
mov.u32 %r64, %r12;
mov.u32 %r65, %r12;
mov.u32 %r68, %r69;
@%p5 bra BB122_5;

BB122_6:
ld.local.u32 %r40, [%rd1+108];
mad.lo.s32 %r41, %r40, %r64, %r68;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r41, 8;
add.s64 %rd20, %rd18, %rd19;
ld.f64 %fd1, [%rd20];
mov.f64 %fd64, 0d0000000000000000;
setp.leu.f64	%p6, %fd1, 0d0000000000000000;
@%p6 bra BB122_15;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r70}, %fd1;
}
{
.reg .b32 %temp; 
mov.b64 {%r71, %temp}, %fd1;
}
mov.u32 %r72, -1023;
setp.gt.s32	%p7, %r70, 1048575;
mov.f64 %fd61, %fd1;
@%p7 bra BB122_9;

mul.f64 %fd2, %fd1, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r70}, %fd2;
}
{
.reg .b32 %temp; 
mov.b64 {%r71, %temp}, %fd2;
}
mov.u32 %r72, -1077;
mov.f64 %fd61, %fd2;

BB122_9:
mov.f64 %fd3, %fd61;
add.s32 %r44, %r70, -1;
setp.lt.u32	%p8, %r44, 2146435071;
@%p8 bra BB122_11;
bra.uni BB122_10;

BB122_11:
shr.u32 %r46, %r70, 20;
add.s32 %r73, %r72, %r46;
and.b32 %r47, %r70, -2146435073;
or.b32 %r48, %r47, 1072693248;
mov.b64 %fd62, {%r71, %r48};
setp.lt.s32	%p10, %r48, 1073127583;
@%p10 bra BB122_13;

{
.reg .b32 %temp; 
mov.b64 {%r49, %temp}, %fd62;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r50}, %fd62;
}
add.s32 %r51, %r50, -1048576;
mov.b64 %fd62, {%r49, %r51};
add.s32 %r73, %r73, 1;

BB122_13:
add.f64 %fd16, %fd62, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd15,%fd16;

	neg.f64 %fd17, %fd16;
mov.f64 %fd18, 0d3FF0000000000000;
fma.rn.f64 %fd19, %fd17, %fd15, %fd18;
fma.rn.f64 %fd20, %fd19, %fd19, %fd19;
fma.rn.f64 %fd21, %fd20, %fd15, %fd15;
add.f64 %fd22, %fd62, 0dBFF0000000000000;
mul.f64 %fd23, %fd22, %fd21;
fma.rn.f64 %fd24, %fd22, %fd21, %fd23;
mul.f64 %fd25, %fd24, %fd24;
mov.f64 %fd26, 0d3ED0EE258B7A8B04;
mov.f64 %fd27, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd28, %fd27, %fd25, %fd26;
mov.f64 %fd29, 0d3EF3B2669F02676F;
fma.rn.f64 %fd30, %fd28, %fd25, %fd29;
mov.f64 %fd31, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd32, %fd30, %fd25, %fd31;
mov.f64 %fd33, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd34, %fd32, %fd25, %fd33;
mov.f64 %fd35, 0d3F624924923BE72D;
fma.rn.f64 %fd36, %fd34, %fd25, %fd35;
mov.f64 %fd37, 0d3F8999999999A3C4;
fma.rn.f64 %fd38, %fd36, %fd25, %fd37;
mov.f64 %fd39, 0d3FB5555555555554;
fma.rn.f64 %fd40, %fd38, %fd25, %fd39;
sub.f64 %fd41, %fd22, %fd24;
add.f64 %fd42, %fd41, %fd41;
neg.f64 %fd43, %fd24;
fma.rn.f64 %fd44, %fd43, %fd22, %fd42;
mul.f64 %fd45, %fd21, %fd44;
mul.f64 %fd46, %fd25, %fd40;
fma.rn.f64 %fd47, %fd46, %fd24, %fd45;
xor.b32 %r52, %r73, -2147483648;
mov.u32 %r53, 1127219200;
mov.b64 %fd48, {%r52, %r53};
mov.u32 %r54, -2147483648;
mov.b64 %fd49, {%r54, %r53};
sub.f64 %fd50, %fd48, %fd49;
mov.f64 %fd51, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd52, %fd50, %fd51, %fd24;
neg.f64 %fd53, %fd50;
fma.rn.f64 %fd54, %fd53, %fd51, %fd52;
sub.f64 %fd55, %fd54, %fd24;
sub.f64 %fd56, %fd47, %fd55;
mov.f64 %fd57, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd58, %fd50, %fd57, %fd56;
add.f64 %fd63, %fd52, %fd58;
bra.uni BB122_14;

BB122_10:
mov.f64 %fd13, 0d7FF0000000000000;
fma.rn.f64 %fd14, %fd3, %fd13, %fd13;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r45}, %fd3;
}
mov.b32 %f1, %r45;
setp.eq.f32	%p9, %f1, 0f00000000;
selp.f64	%fd63, 0dFFF0000000000000, %fd14, %p9;

BB122_14:
mul.lo.s32 %r55, %r7, %r27;
mul.wide.u32 %rd21, %r55, 8;
add.s64 %rd22, %rd4, %rd21;
ld.global.f64 %fd59, [%rd22];
sub.f64 %fd60, %fd63, %fd59;
mul.f64 %fd64, %fd1, %fd60;

BB122_15:
mul.lo.s32 %r56, %r7, %r28;
mul.wide.u32 %rd23, %r56, 8;
add.s64 %rd24, %rd5, %rd23;
st.global.f64 [%rd24], %fd64;
mov.u32 %r58, %nctaid.x;
mad.lo.s32 %r66, %r58, %r31, %r7;
setp.lt.u32	%p11, %r66, %r29;
@%p11 bra BB122_4;

BB122_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot123[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<9>;
.reg .f32 %f<2>;
.reg .b32 %r<97>;
.reg .f64 %fd<65>;
.reg .b64 %rd<26>;


mov.u64 %rd25, __local_depot123;
cvta.local.u64 %SP, %rd25;
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r84, 0;
mov.pred %p1, 0;
@%p1 bra BB123_2;

BB123_1:
mul.wide.s32 %rd12, %r84, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r84, %r84, 1;
setp.lt.u32	%p2, %r84, 27;
@%p2 bra BB123_1;

BB123_2:
mov.u32 %r52, %ntid.x;
mov.u32 %r53, %ctaid.x;
mov.u32 %r54, %tid.x;
mad.lo.s32 %r91, %r52, %r53, %r54;
setp.ge.u32	%p3, %r91, %r42;
@%p3 bra BB123_17;

cvta.to.global.u64 %rd4, %rd9;
cvta.to.global.u64 %rd5, %rd10;

BB123_4:
mov.u32 %r86, %r91;
mov.u32 %r10, %r86;
ld.local.u32 %r11, [%rd1+208];
add.s32 %r85, %r11, -1;
mov.u32 %r92, 0;
setp.lt.s32	%p4, %r85, 1;
mov.u32 %r89, %r10;
@%p4 bra BB123_7;

mul.wide.s32 %rd16, %r11, 4;
add.s64 %rd24, %rd1, %rd16;
mov.u32 %r92, 0;
mov.u32 %r90, %r10;

BB123_6:
ld.local.u32 %r57, [%rd24+4];
rem.u32 %r58, %r90, %r57;
ld.local.u32 %r59, [%rd24+104];
mad.lo.s32 %r92, %r59, %r58, %r92;
div.u32 %r90, %r90, %r57;
add.s64 %rd24, %rd24, -4;
add.s32 %r85, %r85, -1;
setp.gt.s32	%p5, %r85, 0;
mov.u32 %r88, %r90;
mov.u32 %r89, %r88;
@%p5 bra BB123_6;

BB123_7:
mov.u32 %r19, %r89;
ld.local.u32 %r60, [%rd1+108];
mad.lo.s32 %r61, %r60, %r19, %r92;
ld.local.u64 %rd17, [%rd1];
mul.wide.u32 %rd18, %r61, 8;
add.s64 %rd19, %rd17, %rd18;
mul.hi.u32 %r21, %r10, %r46;
ld.f64 %fd1, [%rd19];
mov.f64 %fd64, 0d0000000000000000;
setp.leu.f64	%p6, %fd1, 0d0000000000000000;
@%p6 bra BB123_16;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r93}, %fd1;
}
{
.reg .b32 %temp; 
mov.b64 {%r94, %temp}, %fd1;
}
mov.u32 %r95, -1023;
setp.gt.s32	%p7, %r93, 1048575;
mov.f64 %fd61, %fd1;
@%p7 bra BB123_10;

mul.f64 %fd2, %fd1, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r93}, %fd2;
}
{
.reg .b32 %temp; 
mov.b64 {%r94, %temp}, %fd2;
}
mov.u32 %r95, -1077;
mov.f64 %fd61, %fd2;

BB123_10:
mov.f64 %fd3, %fd61;
add.s32 %r64, %r93, -1;
setp.lt.u32	%p8, %r64, 2146435071;
@%p8 bra BB123_12;
bra.uni BB123_11;

BB123_12:
shr.u32 %r66, %r93, 20;
add.s32 %r96, %r95, %r66;
and.b32 %r67, %r93, -2146435073;
or.b32 %r68, %r67, 1072693248;
mov.b64 %fd62, {%r94, %r68};
setp.lt.s32	%p10, %r68, 1073127583;
@%p10 bra BB123_14;

{
.reg .b32 %temp; 
mov.b64 {%r69, %temp}, %fd62;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r70}, %fd62;
}
add.s32 %r71, %r70, -1048576;
mov.b64 %fd62, {%r69, %r71};
add.s32 %r96, %r96, 1;

BB123_14:
add.f64 %fd16, %fd62, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd15,%fd16;

	neg.f64 %fd17, %fd16;
mov.f64 %fd18, 0d3FF0000000000000;
fma.rn.f64 %fd19, %fd17, %fd15, %fd18;
fma.rn.f64 %fd20, %fd19, %fd19, %fd19;
fma.rn.f64 %fd21, %fd20, %fd15, %fd15;
add.f64 %fd22, %fd62, 0dBFF0000000000000;
mul.f64 %fd23, %fd22, %fd21;
fma.rn.f64 %fd24, %fd22, %fd21, %fd23;
mul.f64 %fd25, %fd24, %fd24;
mov.f64 %fd26, 0d3ED0EE258B7A8B04;
mov.f64 %fd27, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd28, %fd27, %fd25, %fd26;
mov.f64 %fd29, 0d3EF3B2669F02676F;
fma.rn.f64 %fd30, %fd28, %fd25, %fd29;
mov.f64 %fd31, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd32, %fd30, %fd25, %fd31;
mov.f64 %fd33, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd34, %fd32, %fd25, %fd33;
mov.f64 %fd35, 0d3F624924923BE72D;
fma.rn.f64 %fd36, %fd34, %fd25, %fd35;
mov.f64 %fd37, 0d3F8999999999A3C4;
fma.rn.f64 %fd38, %fd36, %fd25, %fd37;
mov.f64 %fd39, 0d3FB5555555555554;
fma.rn.f64 %fd40, %fd38, %fd25, %fd39;
sub.f64 %fd41, %fd22, %fd24;
add.f64 %fd42, %fd41, %fd41;
neg.f64 %fd43, %fd24;
fma.rn.f64 %fd44, %fd43, %fd22, %fd42;
mul.f64 %fd45, %fd21, %fd44;
mul.f64 %fd46, %fd25, %fd40;
fma.rn.f64 %fd47, %fd46, %fd24, %fd45;
xor.b32 %r72, %r96, -2147483648;
mov.u32 %r73, 1127219200;
mov.b64 %fd48, {%r72, %r73};
mov.u32 %r74, -2147483648;
mov.b64 %fd49, {%r74, %r73};
sub.f64 %fd50, %fd48, %fd49;
mov.f64 %fd51, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd52, %fd50, %fd51, %fd24;
neg.f64 %fd53, %fd50;
fma.rn.f64 %fd54, %fd53, %fd51, %fd52;
sub.f64 %fd55, %fd54, %fd24;
sub.f64 %fd56, %fd47, %fd55;
mov.f64 %fd57, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd58, %fd50, %fd57, %fd56;
add.f64 %fd63, %fd52, %fd58;
bra.uni BB123_15;

BB123_11:
mov.f64 %fd13, 0d7FF0000000000000;
fma.rn.f64 %fd14, %fd3, %fd13, %fd13;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r65}, %fd3;
}
mov.b32 %f1, %r65;
setp.eq.f32	%p9, %f1, 0f00000000;
selp.f64	%fd63, 0dFFF0000000000000, %fd14, %p9;

BB123_15:
mul.lo.s32 %r75, %r10, %r33;
mul.wide.u32 %rd20, %r75, 8;
add.s64 %rd21, %rd4, %rd20;
ld.global.f64 %fd59, [%rd21];
sub.f64 %fd60, %fd63, %fd59;
mul.f64 %fd64, %fd1, %fd60;

BB123_16:
add.s32 %r76, %r21, %r10;
shr.u32 %r77, %r76, %r47;
mul.lo.s32 %r78, %r77, %r49;
sub.s32 %r79, %r10, %r78;
mul.lo.s32 %r80, %r79, %r45;
mad.lo.s32 %r81, %r44, %r77, %r80;
mul.wide.u32 %rd22, %r81, 8;
add.s64 %rd23, %rd5, %rd22;
st.global.f64 [%rd23], %fd64;
mov.u32 %r83, %nctaid.x;
mad.lo.s32 %r91, %r83, %r52, %r10;
setp.lt.u32	%p11, %r91, %r42;
@%p11 bra BB123_4;

BB123_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot124[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .b16 %rs<9>;
.reg .f32 %f<2>;
.reg .b32 %r<102>;
.reg .f64 %fd<65>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot124;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r38, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r39, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r76, 0;
mov.pred %p1, 0;
@%p1 bra BB124_2;

BB124_1:
mul.wide.s32 %rd21, %r76, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r76, %r76, 1;
setp.lt.u32	%p2, %r76, 27;
@%p2 bra BB124_1;

BB124_2:
mov.u32 %r77, 0;
@%p1 bra BB124_4;

BB124_3:
mul.wide.s32 %rd25, %r77, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r77, %r77, 1;
setp.lt.u32	%p4, %r77, 27;
@%p4 bra BB124_3;

BB124_4:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r90, %r42, %r43, %r44;
setp.ge.u32	%p5, %r90, %r39;
@%p5 bra BB124_21;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r45, [%rd2+208];
add.s32 %r7, %r45, -1;
mul.wide.s32 %rd29, %r45, 4;
add.s64 %rd9, %rd2, %rd29;

BB124_6:
mov.u32 %r80, %r90;
mov.u32 %r8, %r80;
mov.u64 %rd37, %rd9;
mov.u32 %r47, 0;
mov.u32 %r97, %r47;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r78, %r7;
mov.u32 %r88, %r8;
mov.u32 %r89, %r8;
mov.u32 %r96, %r47;
@%p6 bra BB124_8;

BB124_7:
mov.u32 %r10, %r89;
mov.u32 %r9, %r78;
ld.local.u32 %r48, [%rd37+4];
rem.u32 %r49, %r10, %r48;
ld.local.u32 %r50, [%rd37+104];
mad.lo.s32 %r97, %r50, %r49, %r97;
div.u32 %r13, %r10, %r48;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r78, %r14;
mov.u32 %r88, %r13;
mov.u32 %r89, %r13;
mov.u32 %r91, %r97;
mov.u32 %r96, %r91;
@%p7 bra BB124_7;

BB124_8:
mov.u32 %r16, %r96;
ld.local.u32 %r52, [%rd2+108];
mad.lo.s32 %r53, %r52, %r88, %r16;
ld.local.u64 %rd30, [%rd2];
mul.wide.u32 %rd31, %r53, 8;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r79, %r17, -1;
setp.lt.s32	%p8, %r79, 1;
mov.u32 %r86, %r8;
mov.u32 %r94, %r47;
@%p8 bra BB124_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd38, %rd3, %rd32;
mov.u32 %r95, 0;
mov.u32 %r87, %r8;

BB124_10:
ld.local.u32 %r55, [%rd38+4];
rem.u32 %r56, %r87, %r55;
ld.local.u32 %r57, [%rd38+104];
mad.lo.s32 %r95, %r57, %r56, %r95;
div.u32 %r87, %r87, %r55;
add.s64 %rd38, %rd38, -4;
add.s32 %r79, %r79, -1;
setp.gt.s32	%p9, %r79, 0;
mov.u32 %r86, %r87;
mov.u32 %r94, %r95;
@%p9 bra BB124_10;

BB124_11:
ld.local.u32 %r58, [%rd3+108];
mad.lo.s32 %r59, %r58, %r86, %r94;
ld.local.u64 %rd33, [%rd3];
mul.wide.u32 %rd34, %r59, 8;
add.s64 %rd17, %rd33, %rd34;
ld.f64 %fd1, [%rd13];
mov.f64 %fd64, 0d0000000000000000;
setp.leu.f64	%p10, %fd1, 0d0000000000000000;
@%p10 bra BB124_20;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r98}, %fd1;
}
{
.reg .b32 %temp; 
mov.b64 {%r99, %temp}, %fd1;
}
mov.u32 %r100, -1023;
setp.gt.s32	%p11, %r98, 1048575;
mov.f64 %fd61, %fd1;
@%p11 bra BB124_14;

mul.f64 %fd2, %fd1, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r98}, %fd2;
}
{
.reg .b32 %temp; 
mov.b64 {%r99, %temp}, %fd2;
}
mov.u32 %r100, -1077;
mov.f64 %fd61, %fd2;

BB124_14:
mov.f64 %fd3, %fd61;
add.s32 %r62, %r98, -1;
setp.lt.u32	%p12, %r62, 2146435071;
@%p12 bra BB124_16;
bra.uni BB124_15;

BB124_16:
shr.u32 %r64, %r98, 20;
add.s32 %r101, %r100, %r64;
and.b32 %r65, %r98, -2146435073;
or.b32 %r66, %r65, 1072693248;
mov.b64 %fd62, {%r99, %r66};
setp.lt.s32	%p14, %r66, 1073127583;
@%p14 bra BB124_18;

{
.reg .b32 %temp; 
mov.b64 {%r67, %temp}, %fd62;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r68}, %fd62;
}
add.s32 %r69, %r68, -1048576;
mov.b64 %fd62, {%r67, %r69};
add.s32 %r101, %r101, 1;

BB124_18:
add.f64 %fd16, %fd62, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd15,%fd16;

	neg.f64 %fd17, %fd16;
mov.f64 %fd18, 0d3FF0000000000000;
fma.rn.f64 %fd19, %fd17, %fd15, %fd18;
fma.rn.f64 %fd20, %fd19, %fd19, %fd19;
fma.rn.f64 %fd21, %fd20, %fd15, %fd15;
add.f64 %fd22, %fd62, 0dBFF0000000000000;
mul.f64 %fd23, %fd22, %fd21;
fma.rn.f64 %fd24, %fd22, %fd21, %fd23;
mul.f64 %fd25, %fd24, %fd24;
mov.f64 %fd26, 0d3ED0EE258B7A8B04;
mov.f64 %fd27, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd28, %fd27, %fd25, %fd26;
mov.f64 %fd29, 0d3EF3B2669F02676F;
fma.rn.f64 %fd30, %fd28, %fd25, %fd29;
mov.f64 %fd31, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd32, %fd30, %fd25, %fd31;
mov.f64 %fd33, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd34, %fd32, %fd25, %fd33;
mov.f64 %fd35, 0d3F624924923BE72D;
fma.rn.f64 %fd36, %fd34, %fd25, %fd35;
mov.f64 %fd37, 0d3F8999999999A3C4;
fma.rn.f64 %fd38, %fd36, %fd25, %fd37;
mov.f64 %fd39, 0d3FB5555555555554;
fma.rn.f64 %fd40, %fd38, %fd25, %fd39;
sub.f64 %fd41, %fd22, %fd24;
add.f64 %fd42, %fd41, %fd41;
neg.f64 %fd43, %fd24;
fma.rn.f64 %fd44, %fd43, %fd22, %fd42;
mul.f64 %fd45, %fd21, %fd44;
mul.f64 %fd46, %fd25, %fd40;
fma.rn.f64 %fd47, %fd46, %fd24, %fd45;
xor.b32 %r70, %r101, -2147483648;
mov.u32 %r71, 1127219200;
mov.b64 %fd48, {%r70, %r71};
mov.u32 %r72, -2147483648;
mov.b64 %fd49, {%r72, %r71};
sub.f64 %fd50, %fd48, %fd49;
mov.f64 %fd51, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd52, %fd50, %fd51, %fd24;
neg.f64 %fd53, %fd50;
fma.rn.f64 %fd54, %fd53, %fd51, %fd52;
sub.f64 %fd55, %fd54, %fd24;
sub.f64 %fd56, %fd47, %fd55;
mov.f64 %fd57, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd58, %fd50, %fd57, %fd56;
add.f64 %fd63, %fd52, %fd58;
bra.uni BB124_19;

BB124_15:
mov.f64 %fd13, 0d7FF0000000000000;
fma.rn.f64 %fd14, %fd3, %fd13, %fd13;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r63}, %fd3;
}
mov.b32 %f1, %r63;
setp.eq.f32	%p13, %f1, 0f00000000;
selp.f64	%fd63, 0dFFF0000000000000, %fd14, %p13;

BB124_19:
mul.lo.s32 %r73, %r8, %r38;
mul.wide.u32 %rd35, %r73, 8;
add.s64 %rd36, %rd8, %rd35;
ld.global.f64 %fd59, [%rd36];
sub.f64 %fd60, %fd63, %fd59;
mul.f64 %fd64, %fd1, %fd60;

BB124_20:
st.f64 [%rd17], %fd64;
mov.u32 %r75, %nctaid.x;
mad.lo.s32 %r90, %r75, %r42, %r8;
setp.lt.u32	%p15, %r90, %r39;
@%p15 bra BB124_6;

BB124_21:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<17>;
.reg .f32 %f<2>;
.reg .b32 %r<72>;
.reg .f64 %fd<65>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r67, %r41, %r42, %r43;
setp.ge.u32	%p1, %r67, %r32;
@%p1 bra BB125_12;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd4;

BB125_2:
mul.lo.s32 %r44, %r67, %r30;
mul.wide.u32 %rd7, %r44, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd1, [%rd8];
mov.f64 %fd64, 0d0000000000000000;
setp.leu.f64	%p2, %fd1, 0d0000000000000000;
@%p2 bra BB125_11;

mul.hi.u32 %r10, %r67, %r35;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r68}, %fd1;
}
{
.reg .b32 %temp; 
mov.b64 {%r69, %temp}, %fd1;
}
mov.u32 %r70, -1023;
setp.gt.s32	%p3, %r68, 1048575;
mov.f64 %fd61, %fd1;
@%p3 bra BB125_5;

mul.f64 %fd2, %fd1, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r68}, %fd2;
}
{
.reg .b32 %temp; 
mov.b64 {%r69, %temp}, %fd2;
}
mov.u32 %r70, -1077;
mov.f64 %fd61, %fd2;

BB125_5:
mov.f64 %fd3, %fd61;
add.s32 %r47, %r68, -1;
setp.lt.u32	%p4, %r47, 2146435071;
@%p4 bra BB125_7;
bra.uni BB125_6;

BB125_7:
shr.u32 %r49, %r68, 20;
add.s32 %r71, %r70, %r49;
and.b32 %r50, %r68, -2146435073;
or.b32 %r51, %r50, 1072693248;
mov.b64 %fd62, {%r69, %r51};
setp.lt.s32	%p6, %r51, 1073127583;
@%p6 bra BB125_9;

{
.reg .b32 %temp; 
mov.b64 {%r52, %temp}, %fd62;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r53}, %fd62;
}
add.s32 %r54, %r53, -1048576;
mov.b64 %fd62, {%r52, %r54};
add.s32 %r71, %r71, 1;

BB125_9:
add.f64 %fd16, %fd62, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd15,%fd16;

	neg.f64 %fd17, %fd16;
mov.f64 %fd18, 0d3FF0000000000000;
fma.rn.f64 %fd19, %fd17, %fd15, %fd18;
fma.rn.f64 %fd20, %fd19, %fd19, %fd19;
fma.rn.f64 %fd21, %fd20, %fd15, %fd15;
add.f64 %fd22, %fd62, 0dBFF0000000000000;
mul.f64 %fd23, %fd22, %fd21;
fma.rn.f64 %fd24, %fd22, %fd21, %fd23;
mul.f64 %fd25, %fd24, %fd24;
mov.f64 %fd26, 0d3ED0EE258B7A8B04;
mov.f64 %fd27, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd28, %fd27, %fd25, %fd26;
mov.f64 %fd29, 0d3EF3B2669F02676F;
fma.rn.f64 %fd30, %fd28, %fd25, %fd29;
mov.f64 %fd31, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd32, %fd30, %fd25, %fd31;
mov.f64 %fd33, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd34, %fd32, %fd25, %fd33;
mov.f64 %fd35, 0d3F624924923BE72D;
fma.rn.f64 %fd36, %fd34, %fd25, %fd35;
mov.f64 %fd37, 0d3F8999999999A3C4;
fma.rn.f64 %fd38, %fd36, %fd25, %fd37;
mov.f64 %fd39, 0d3FB5555555555554;
fma.rn.f64 %fd40, %fd38, %fd25, %fd39;
sub.f64 %fd41, %fd22, %fd24;
add.f64 %fd42, %fd41, %fd41;
neg.f64 %fd43, %fd24;
fma.rn.f64 %fd44, %fd43, %fd22, %fd42;
mul.f64 %fd45, %fd21, %fd44;
mul.f64 %fd46, %fd25, %fd40;
fma.rn.f64 %fd47, %fd46, %fd24, %fd45;
xor.b32 %r55, %r71, -2147483648;
mov.u32 %r56, 1127219200;
mov.b64 %fd48, {%r55, %r56};
mov.u32 %r57, -2147483648;
mov.b64 %fd49, {%r57, %r56};
sub.f64 %fd50, %fd48, %fd49;
mov.f64 %fd51, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd52, %fd50, %fd51, %fd24;
neg.f64 %fd53, %fd50;
fma.rn.f64 %fd54, %fd53, %fd51, %fd52;
sub.f64 %fd55, %fd54, %fd24;
sub.f64 %fd56, %fd47, %fd55;
mov.f64 %fd57, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd58, %fd50, %fd57, %fd56;
add.f64 %fd63, %fd52, %fd58;
bra.uni BB125_10;

BB125_6:
mov.f64 %fd13, 0d7FF0000000000000;
fma.rn.f64 %fd14, %fd3, %fd13, %fd13;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r48}, %fd3;
}
mov.b32 %f1, %r48;
setp.eq.f32	%p5, %f1, 0f00000000;
selp.f64	%fd63, 0dFFF0000000000000, %fd14, %p5;

BB125_10:
add.s32 %r58, %r10, %r67;
shr.u32 %r59, %r58, %r36;
mul.lo.s32 %r60, %r59, %r38;
sub.s32 %r61, %r67, %r60;
mul.lo.s32 %r62, %r61, %r34;
mad.lo.s32 %r63, %r33, %r59, %r62;
mul.wide.u32 %rd9, %r63, 8;
add.s64 %rd10, %rd3, %rd9;
ld.global.f64 %fd59, [%rd10];
sub.f64 %fd60, %fd63, %fd59;
mul.f64 %fd64, %fd1, %fd60;

BB125_11:
mul.lo.s32 %r64, %r67, %r31;
mul.wide.u32 %rd11, %r64, 8;
add.s64 %rd12, %rd2, %rd11;
st.global.f64 [%rd12], %fd64;
mov.u32 %r66, %nctaid.x;
mad.lo.s32 %r67, %r66, %r41, %r67;
setp.lt.u32	%p7, %r67, %r32;
@%p7 bra BB125_2;

BB125_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<9>;
.reg .f32 %f<2>;
.reg .b32 %r<97>;
.reg .f64 %fd<65>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r35, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r92, %r61, %r62, %r63;
setp.ge.u32	%p1, %r92, %r44;
@%p1 bra BB126_12;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd6;

BB126_2:
mul.lo.s32 %r64, %r92, %r35;
mul.wide.u32 %rd7, %r64, 8;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r14, %r92, %r55;
ld.global.f64 %fd1, [%rd8];
mov.f64 %fd64, 0d0000000000000000;
setp.leu.f64	%p2, %fd1, 0d0000000000000000;
@%p2 bra BB126_11;

mul.hi.u32 %r15, %r92, %r47;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r93}, %fd1;
}
{
.reg .b32 %temp; 
mov.b64 {%r94, %temp}, %fd1;
}
mov.u32 %r95, -1023;
setp.gt.s32	%p3, %r93, 1048575;
mov.f64 %fd61, %fd1;
@%p3 bra BB126_5;

mul.f64 %fd2, %fd1, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r93}, %fd2;
}
{
.reg .b32 %temp; 
mov.b64 {%r94, %temp}, %fd2;
}
mov.u32 %r95, -1077;
mov.f64 %fd61, %fd2;

BB126_5:
mov.f64 %fd3, %fd61;
add.s32 %r67, %r93, -1;
setp.lt.u32	%p4, %r67, 2146435071;
@%p4 bra BB126_7;
bra.uni BB126_6;

BB126_7:
shr.u32 %r69, %r93, 20;
add.s32 %r96, %r95, %r69;
and.b32 %r70, %r93, -2146435073;
or.b32 %r71, %r70, 1072693248;
mov.b64 %fd62, {%r94, %r71};
setp.lt.s32	%p6, %r71, 1073127583;
@%p6 bra BB126_9;

{
.reg .b32 %temp; 
mov.b64 {%r72, %temp}, %fd62;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r73}, %fd62;
}
add.s32 %r74, %r73, -1048576;
mov.b64 %fd62, {%r72, %r74};
add.s32 %r96, %r96, 1;

BB126_9:
add.f64 %fd16, %fd62, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd15,%fd16;

	neg.f64 %fd17, %fd16;
mov.f64 %fd18, 0d3FF0000000000000;
fma.rn.f64 %fd19, %fd17, %fd15, %fd18;
fma.rn.f64 %fd20, %fd19, %fd19, %fd19;
fma.rn.f64 %fd21, %fd20, %fd15, %fd15;
add.f64 %fd22, %fd62, 0dBFF0000000000000;
mul.f64 %fd23, %fd22, %fd21;
fma.rn.f64 %fd24, %fd22, %fd21, %fd23;
mul.f64 %fd25, %fd24, %fd24;
mov.f64 %fd26, 0d3ED0EE258B7A8B04;
mov.f64 %fd27, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd28, %fd27, %fd25, %fd26;
mov.f64 %fd29, 0d3EF3B2669F02676F;
fma.rn.f64 %fd30, %fd28, %fd25, %fd29;
mov.f64 %fd31, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd32, %fd30, %fd25, %fd31;
mov.f64 %fd33, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd34, %fd32, %fd25, %fd33;
mov.f64 %fd35, 0d3F624924923BE72D;
fma.rn.f64 %fd36, %fd34, %fd25, %fd35;
mov.f64 %fd37, 0d3F8999999999A3C4;
fma.rn.f64 %fd38, %fd36, %fd25, %fd37;
mov.f64 %fd39, 0d3FB5555555555554;
fma.rn.f64 %fd40, %fd38, %fd25, %fd39;
sub.f64 %fd41, %fd22, %fd24;
add.f64 %fd42, %fd41, %fd41;
neg.f64 %fd43, %fd24;
fma.rn.f64 %fd44, %fd43, %fd22, %fd42;
mul.f64 %fd45, %fd21, %fd44;
mul.f64 %fd46, %fd25, %fd40;
fma.rn.f64 %fd47, %fd46, %fd24, %fd45;
xor.b32 %r75, %r96, -2147483648;
mov.u32 %r76, 1127219200;
mov.b64 %fd48, {%r75, %r76};
mov.u32 %r77, -2147483648;
mov.b64 %fd49, {%r77, %r76};
sub.f64 %fd50, %fd48, %fd49;
mov.f64 %fd51, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd52, %fd50, %fd51, %fd24;
neg.f64 %fd53, %fd50;
fma.rn.f64 %fd54, %fd53, %fd51, %fd52;
sub.f64 %fd55, %fd54, %fd24;
sub.f64 %fd56, %fd47, %fd55;
mov.f64 %fd57, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd58, %fd50, %fd57, %fd56;
add.f64 %fd63, %fd52, %fd58;
bra.uni BB126_10;

BB126_6:
mov.f64 %fd13, 0d7FF0000000000000;
fma.rn.f64 %fd14, %fd3, %fd13, %fd13;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r68}, %fd3;
}
mov.b32 %f1, %r68;
setp.eq.f32	%p5, %f1, 0f00000000;
selp.f64	%fd63, 0dFFF0000000000000, %fd14, %p5;

BB126_10:
add.s32 %r78, %r15, %r92;
shr.u32 %r79, %r78, %r48;
mul.lo.s32 %r80, %r79, %r50;
sub.s32 %r81, %r92, %r80;
mul.lo.s32 %r82, %r81, %r46;
mad.lo.s32 %r83, %r45, %r79, %r82;
mul.wide.u32 %rd9, %r83, 8;
add.s64 %rd10, %rd2, %rd9;
ld.global.f64 %fd59, [%rd10];
sub.f64 %fd60, %fd63, %fd59;
mul.f64 %fd64, %fd1, %fd60;

BB126_11:
add.s32 %r84, %r14, %r92;
shr.u32 %r85, %r84, %r56;
mul.lo.s32 %r86, %r85, %r58;
sub.s32 %r87, %r92, %r86;
mul.lo.s32 %r88, %r87, %r54;
mad.lo.s32 %r89, %r53, %r85, %r88;
mul.wide.u32 %rd11, %r89, 8;
add.s64 %rd12, %rd3, %rd11;
st.global.f64 [%rd12], %fd64;
mov.u32 %r91, %nctaid.x;
mad.lo.s32 %r92, %r91, %r61, %r92;
setp.lt.u32	%p7, %r92, %r44;
@%p7 bra BB126_2;

BB126_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot127[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<9>;
.reg .f32 %f<2>;
.reg .b32 %r<99>;
.reg .f64 %fd<65>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot127;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r40, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r41, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r84, 0;
mov.pred %p1, 0;
@%p1 bra BB127_2;

BB127_1:
mul.wide.s32 %rd15, %r84, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r84, %r84, 1;
setp.lt.u32	%p2, %r84, 27;
@%p2 bra BB127_1;

BB127_2:
mov.u32 %r51, %ntid.x;
mov.u32 %r52, %ctaid.x;
mov.u32 %r53, %tid.x;
mad.lo.s32 %r91, %r51, %r52, %r53;
setp.ge.u32	%p3, %r91, %r41;
@%p3 bra BB127_16;

cvta.to.global.u64 %rd4, %rd13;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r54, [%rd1+208];
add.s32 %r10, %r54, -1;
mul.wide.s32 %rd19, %r54, 4;
add.s64 %rd6, %rd1, %rd19;

BB127_4:
mov.u32 %r86, %r91;
mov.u32 %r11, %r86;
mov.u64 %rd25, %rd6;
mul.hi.u32 %r12, %r11, %r45;
mov.u32 %r93, 0;
mov.u32 %r94, %r93;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r85, %r10;
mov.u32 %r89, %r11;
mov.u32 %r90, %r11;
@%p4 bra BB127_6;

BB127_5:
mov.u32 %r14, %r90;
mov.u32 %r13, %r85;
ld.local.u32 %r57, [%rd25+4];
rem.u32 %r58, %r14, %r57;
ld.local.u32 %r59, [%rd25+104];
mad.lo.s32 %r94, %r59, %r58, %r94;
div.u32 %r17, %r14, %r57;
add.s64 %rd25, %rd25, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r85, %r18;
mov.u32 %r89, %r17;
mov.u32 %r90, %r17;
mov.u32 %r93, %r94;
@%p5 bra BB127_5;

BB127_6:
add.s32 %r60, %r12, %r11;
shr.u32 %r61, %r60, %r46;
mul.lo.s32 %r62, %r61, %r48;
sub.s32 %r63, %r11, %r62;
mul.lo.s32 %r64, %r63, %r44;
mad.lo.s32 %r65, %r43, %r61, %r64;
mul.wide.u32 %rd20, %r65, 8;
add.s64 %rd10, %rd5, %rd20;
mul.lo.s32 %r66, %r11, %r40;
mul.wide.u32 %rd21, %r66, 8;
add.s64 %rd22, %rd4, %rd21;
ld.local.u32 %r67, [%rd1+108];
mad.lo.s32 %r68, %r67, %r89, %r93;
ld.local.u64 %rd23, [%rd1];
mul.wide.u32 %rd24, %r68, 8;
add.s64 %rd11, %rd23, %rd24;
ld.global.f64 %fd1, [%rd22];
mov.f64 %fd64, 0d0000000000000000;
setp.leu.f64	%p6, %fd1, 0d0000000000000000;
@%p6 bra BB127_15;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r95}, %fd1;
}
{
.reg .b32 %temp; 
mov.b64 {%r96, %temp}, %fd1;
}
mov.u32 %r97, -1023;
setp.gt.s32	%p7, %r95, 1048575;
mov.f64 %fd61, %fd1;
@%p7 bra BB127_9;

mul.f64 %fd2, %fd1, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r95}, %fd2;
}
{
.reg .b32 %temp; 
mov.b64 {%r96, %temp}, %fd2;
}
mov.u32 %r97, -1077;
mov.f64 %fd61, %fd2;

BB127_9:
mov.f64 %fd3, %fd61;
add.s32 %r71, %r95, -1;
setp.lt.u32	%p8, %r71, 2146435071;
@%p8 bra BB127_11;
bra.uni BB127_10;

BB127_11:
shr.u32 %r73, %r95, 20;
add.s32 %r98, %r97, %r73;
and.b32 %r74, %r95, -2146435073;
or.b32 %r75, %r74, 1072693248;
mov.b64 %fd62, {%r96, %r75};
setp.lt.s32	%p10, %r75, 1073127583;
@%p10 bra BB127_13;

{
.reg .b32 %temp; 
mov.b64 {%r76, %temp}, %fd62;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r77}, %fd62;
}
add.s32 %r78, %r77, -1048576;
mov.b64 %fd62, {%r76, %r78};
add.s32 %r98, %r98, 1;

BB127_13:
add.f64 %fd16, %fd62, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd15,%fd16;

	neg.f64 %fd17, %fd16;
mov.f64 %fd18, 0d3FF0000000000000;
fma.rn.f64 %fd19, %fd17, %fd15, %fd18;
fma.rn.f64 %fd20, %fd19, %fd19, %fd19;
fma.rn.f64 %fd21, %fd20, %fd15, %fd15;
add.f64 %fd22, %fd62, 0dBFF0000000000000;
mul.f64 %fd23, %fd22, %fd21;
fma.rn.f64 %fd24, %fd22, %fd21, %fd23;
mul.f64 %fd25, %fd24, %fd24;
mov.f64 %fd26, 0d3ED0EE258B7A8B04;
mov.f64 %fd27, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd28, %fd27, %fd25, %fd26;
mov.f64 %fd29, 0d3EF3B2669F02676F;
fma.rn.f64 %fd30, %fd28, %fd25, %fd29;
mov.f64 %fd31, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd32, %fd30, %fd25, %fd31;
mov.f64 %fd33, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd34, %fd32, %fd25, %fd33;
mov.f64 %fd35, 0d3F624924923BE72D;
fma.rn.f64 %fd36, %fd34, %fd25, %fd35;
mov.f64 %fd37, 0d3F8999999999A3C4;
fma.rn.f64 %fd38, %fd36, %fd25, %fd37;
mov.f64 %fd39, 0d3FB5555555555554;
fma.rn.f64 %fd40, %fd38, %fd25, %fd39;
sub.f64 %fd41, %fd22, %fd24;
add.f64 %fd42, %fd41, %fd41;
neg.f64 %fd43, %fd24;
fma.rn.f64 %fd44, %fd43, %fd22, %fd42;
mul.f64 %fd45, %fd21, %fd44;
mul.f64 %fd46, %fd25, %fd40;
fma.rn.f64 %fd47, %fd46, %fd24, %fd45;
xor.b32 %r79, %r98, -2147483648;
mov.u32 %r80, 1127219200;
mov.b64 %fd48, {%r79, %r80};
mov.u32 %r81, -2147483648;
mov.b64 %fd49, {%r81, %r80};
sub.f64 %fd50, %fd48, %fd49;
mov.f64 %fd51, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd52, %fd50, %fd51, %fd24;
neg.f64 %fd53, %fd50;
fma.rn.f64 %fd54, %fd53, %fd51, %fd52;
sub.f64 %fd55, %fd54, %fd24;
sub.f64 %fd56, %fd47, %fd55;
mov.f64 %fd57, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd58, %fd50, %fd57, %fd56;
add.f64 %fd63, %fd52, %fd58;
bra.uni BB127_14;

BB127_10:
mov.f64 %fd13, 0d7FF0000000000000;
fma.rn.f64 %fd14, %fd3, %fd13, %fd13;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r72}, %fd3;
}
mov.b32 %f1, %r72;
setp.eq.f32	%p9, %f1, 0f00000000;
selp.f64	%fd63, 0dFFF0000000000000, %fd14, %p9;

BB127_14:
ld.global.f64 %fd59, [%rd10];
sub.f64 %fd60, %fd63, %fd59;
mul.f64 %fd64, %fd1, %fd60;

BB127_15:
st.f64 [%rd11], %fd64;
mov.u32 %r83, %nctaid.x;
mad.lo.s32 %r91, %r83, %r51, %r11;
setp.lt.u32	%p11, %r91, %r41;
@%p11 bra BB127_4;

BB127_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<9>;
.reg .f32 %f<2>;
.reg .b32 %r<97>;
.reg .f64 %fd<65>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r60, %ntid.x;
mov.u32 %r61, %ctaid.x;
mov.u32 %r62, %tid.x;
mad.lo.s32 %r92, %r60, %r61, %r62;
setp.ge.u32	%p1, %r92, %r43;
@%p1 bra BB128_12;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;

BB128_2:
mul.hi.u32 %r63, %r92, %r54;
add.s32 %r64, %r63, %r92;
shr.u32 %r65, %r64, %r55;
mul.lo.s32 %r66, %r65, %r57;
sub.s32 %r67, %r92, %r66;
mul.lo.s32 %r68, %r67, %r53;
mad.lo.s32 %r69, %r52, %r65, %r68;
mul.wide.u32 %rd7, %r69, 8;
add.s64 %rd8, %rd3, %rd7;
ld.global.f64 %fd1, [%rd8];
mov.f64 %fd64, 0d0000000000000000;
setp.leu.f64	%p2, %fd1, 0d0000000000000000;
@%p2 bra BB128_11;

mul.hi.u32 %r14, %r92, %r46;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r93}, %fd1;
}
{
.reg .b32 %temp; 
mov.b64 {%r94, %temp}, %fd1;
}
mov.u32 %r95, -1023;
setp.gt.s32	%p3, %r93, 1048575;
mov.f64 %fd61, %fd1;
@%p3 bra BB128_5;

mul.f64 %fd2, %fd1, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r93}, %fd2;
}
{
.reg .b32 %temp; 
mov.b64 {%r94, %temp}, %fd2;
}
mov.u32 %r95, -1077;
mov.f64 %fd61, %fd2;

BB128_5:
mov.f64 %fd3, %fd61;
add.s32 %r72, %r93, -1;
setp.lt.u32	%p4, %r72, 2146435071;
@%p4 bra BB128_7;
bra.uni BB128_6;

BB128_7:
shr.u32 %r74, %r93, 20;
add.s32 %r96, %r95, %r74;
and.b32 %r75, %r93, -2146435073;
or.b32 %r76, %r75, 1072693248;
mov.b64 %fd62, {%r94, %r76};
setp.lt.s32	%p6, %r76, 1073127583;
@%p6 bra BB128_9;

{
.reg .b32 %temp; 
mov.b64 {%r77, %temp}, %fd62;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r78}, %fd62;
}
add.s32 %r79, %r78, -1048576;
mov.b64 %fd62, {%r77, %r79};
add.s32 %r96, %r96, 1;

BB128_9:
add.f64 %fd16, %fd62, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd15,%fd16;

	neg.f64 %fd17, %fd16;
mov.f64 %fd18, 0d3FF0000000000000;
fma.rn.f64 %fd19, %fd17, %fd15, %fd18;
fma.rn.f64 %fd20, %fd19, %fd19, %fd19;
fma.rn.f64 %fd21, %fd20, %fd15, %fd15;
add.f64 %fd22, %fd62, 0dBFF0000000000000;
mul.f64 %fd23, %fd22, %fd21;
fma.rn.f64 %fd24, %fd22, %fd21, %fd23;
mul.f64 %fd25, %fd24, %fd24;
mov.f64 %fd26, 0d3ED0EE258B7A8B04;
mov.f64 %fd27, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd28, %fd27, %fd25, %fd26;
mov.f64 %fd29, 0d3EF3B2669F02676F;
fma.rn.f64 %fd30, %fd28, %fd25, %fd29;
mov.f64 %fd31, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd32, %fd30, %fd25, %fd31;
mov.f64 %fd33, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd34, %fd32, %fd25, %fd33;
mov.f64 %fd35, 0d3F624924923BE72D;
fma.rn.f64 %fd36, %fd34, %fd25, %fd35;
mov.f64 %fd37, 0d3F8999999999A3C4;
fma.rn.f64 %fd38, %fd36, %fd25, %fd37;
mov.f64 %fd39, 0d3FB5555555555554;
fma.rn.f64 %fd40, %fd38, %fd25, %fd39;
sub.f64 %fd41, %fd22, %fd24;
add.f64 %fd42, %fd41, %fd41;
neg.f64 %fd43, %fd24;
fma.rn.f64 %fd44, %fd43, %fd22, %fd42;
mul.f64 %fd45, %fd21, %fd44;
mul.f64 %fd46, %fd25, %fd40;
fma.rn.f64 %fd47, %fd46, %fd24, %fd45;
xor.b32 %r80, %r96, -2147483648;
mov.u32 %r81, 1127219200;
mov.b64 %fd48, {%r80, %r81};
mov.u32 %r82, -2147483648;
mov.b64 %fd49, {%r82, %r81};
sub.f64 %fd50, %fd48, %fd49;
mov.f64 %fd51, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd52, %fd50, %fd51, %fd24;
neg.f64 %fd53, %fd50;
fma.rn.f64 %fd54, %fd53, %fd51, %fd52;
sub.f64 %fd55, %fd54, %fd24;
sub.f64 %fd56, %fd47, %fd55;
mov.f64 %fd57, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd58, %fd50, %fd57, %fd56;
add.f64 %fd63, %fd52, %fd58;
bra.uni BB128_10;

BB128_6:
mov.f64 %fd13, 0d7FF0000000000000;
fma.rn.f64 %fd14, %fd3, %fd13, %fd13;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r73}, %fd3;
}
mov.b32 %f1, %r73;
setp.eq.f32	%p5, %f1, 0f00000000;
selp.f64	%fd63, 0dFFF0000000000000, %fd14, %p5;

BB128_10:
add.s32 %r83, %r14, %r92;
shr.u32 %r84, %r83, %r47;
mul.lo.s32 %r85, %r84, %r49;
sub.s32 %r86, %r92, %r85;
mul.lo.s32 %r87, %r86, %r45;
mad.lo.s32 %r88, %r44, %r84, %r87;
mul.wide.u32 %rd9, %r88, 8;
add.s64 %rd10, %rd2, %rd9;
ld.global.f64 %fd59, [%rd10];
sub.f64 %fd60, %fd63, %fd59;
mul.f64 %fd64, %fd1, %fd60;

BB128_11:
mul.lo.s32 %r89, %r92, %r42;
mul.wide.u32 %rd11, %r89, 8;
add.s64 %rd12, %rd1, %rd11;
st.global.f64 [%rd12], %fd64;
mov.u32 %r91, %nctaid.x;
mad.lo.s32 %r92, %r91, %r60, %r92;
setp.lt.u32	%p7, %r92, %r43;
@%p7 bra BB128_2;

BB128_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .f32 %f<2>;
.reg .b32 %r<126>;
.reg .f64 %fd<65>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r66, %r67}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r68, %r69}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r72, %r73}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r74, %r75}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r76, %r77}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r55, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r80, %ntid.x;
mov.u32 %r81, %ctaid.x;
mov.u32 %r82, %tid.x;
mad.lo.s32 %r121, %r80, %r81, %r82;
setp.ge.u32	%p1, %r121, %r55;
@%p1 bra BB129_12;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB129_2:
mul.hi.u32 %r83, %r121, %r66;
add.s32 %r84, %r83, %r121;
shr.u32 %r85, %r84, %r67;
mul.lo.s32 %r86, %r85, %r69;
sub.s32 %r87, %r121, %r86;
mul.lo.s32 %r88, %r87, %r65;
mad.lo.s32 %r89, %r64, %r85, %r88;
mul.wide.u32 %rd7, %r89, 8;
add.s64 %rd8, %rd2, %rd7;
ld.global.f64 %fd1, [%rd8];
mov.f64 %fd64, 0d0000000000000000;
setp.leu.f64	%p2, %fd1, 0d0000000000000000;
@%p2 bra BB129_11;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r122}, %fd1;
}
{
.reg .b32 %temp; 
mov.b64 {%r123, %temp}, %fd1;
}
mov.u32 %r124, -1023;
setp.gt.s32	%p3, %r122, 1048575;
mov.f64 %fd61, %fd1;
@%p3 bra BB129_5;

mul.f64 %fd2, %fd1, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r122}, %fd2;
}
{
.reg .b32 %temp; 
mov.b64 {%r123, %temp}, %fd2;
}
mov.u32 %r124, -1077;
mov.f64 %fd61, %fd2;

BB129_5:
mov.f64 %fd3, %fd61;
add.s32 %r92, %r122, -1;
setp.lt.u32	%p4, %r92, 2146435071;
@%p4 bra BB129_7;
bra.uni BB129_6;

BB129_7:
shr.u32 %r94, %r122, 20;
add.s32 %r125, %r124, %r94;
and.b32 %r95, %r122, -2146435073;
or.b32 %r96, %r95, 1072693248;
mov.b64 %fd62, {%r123, %r96};
setp.lt.s32	%p6, %r96, 1073127583;
@%p6 bra BB129_9;

{
.reg .b32 %temp; 
mov.b64 {%r97, %temp}, %fd62;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r98}, %fd62;
}
add.s32 %r99, %r98, -1048576;
mov.b64 %fd62, {%r97, %r99};
add.s32 %r125, %r125, 1;

BB129_9:
add.f64 %fd16, %fd62, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd15,%fd16;

	neg.f64 %fd17, %fd16;
mov.f64 %fd18, 0d3FF0000000000000;
fma.rn.f64 %fd19, %fd17, %fd15, %fd18;
fma.rn.f64 %fd20, %fd19, %fd19, %fd19;
fma.rn.f64 %fd21, %fd20, %fd15, %fd15;
add.f64 %fd22, %fd62, 0dBFF0000000000000;
mul.f64 %fd23, %fd22, %fd21;
fma.rn.f64 %fd24, %fd22, %fd21, %fd23;
mul.f64 %fd25, %fd24, %fd24;
mov.f64 %fd26, 0d3ED0EE258B7A8B04;
mov.f64 %fd27, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd28, %fd27, %fd25, %fd26;
mov.f64 %fd29, 0d3EF3B2669F02676F;
fma.rn.f64 %fd30, %fd28, %fd25, %fd29;
mov.f64 %fd31, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd32, %fd30, %fd25, %fd31;
mov.f64 %fd33, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd34, %fd32, %fd25, %fd33;
mov.f64 %fd35, 0d3F624924923BE72D;
fma.rn.f64 %fd36, %fd34, %fd25, %fd35;
mov.f64 %fd37, 0d3F8999999999A3C4;
fma.rn.f64 %fd38, %fd36, %fd25, %fd37;
mov.f64 %fd39, 0d3FB5555555555554;
fma.rn.f64 %fd40, %fd38, %fd25, %fd39;
sub.f64 %fd41, %fd22, %fd24;
add.f64 %fd42, %fd41, %fd41;
neg.f64 %fd43, %fd24;
fma.rn.f64 %fd44, %fd43, %fd22, %fd42;
mul.f64 %fd45, %fd21, %fd44;
mul.f64 %fd46, %fd25, %fd40;
fma.rn.f64 %fd47, %fd46, %fd24, %fd45;
xor.b32 %r100, %r125, -2147483648;
mov.u32 %r101, 1127219200;
mov.b64 %fd48, {%r100, %r101};
mov.u32 %r102, -2147483648;
mov.b64 %fd49, {%r102, %r101};
sub.f64 %fd50, %fd48, %fd49;
mov.f64 %fd51, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd52, %fd50, %fd51, %fd24;
neg.f64 %fd53, %fd50;
fma.rn.f64 %fd54, %fd53, %fd51, %fd52;
sub.f64 %fd55, %fd54, %fd24;
sub.f64 %fd56, %fd47, %fd55;
mov.f64 %fd57, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd58, %fd50, %fd57, %fd56;
add.f64 %fd63, %fd52, %fd58;
bra.uni BB129_10;

BB129_6:
mov.f64 %fd13, 0d7FF0000000000000;
fma.rn.f64 %fd14, %fd3, %fd13, %fd13;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r93}, %fd3;
}
mov.b32 %f1, %r93;
setp.eq.f32	%p5, %f1, 0f00000000;
selp.f64	%fd63, 0dFFF0000000000000, %fd14, %p5;

BB129_10:
mul.hi.u32 %r117, %r121, %r58;
add.s32 %r103, %r117, %r121;
shr.u32 %r104, %r103, %r59;
mul.lo.s32 %r105, %r104, %r61;
sub.s32 %r106, %r121, %r105;
mul.lo.s32 %r107, %r106, %r57;
mad.lo.s32 %r108, %r56, %r104, %r107;
mul.wide.u32 %rd9, %r108, 8;
add.s64 %rd10, %rd1, %rd9;
ld.global.f64 %fd59, [%rd10];
sub.f64 %fd60, %fd63, %fd59;
mul.f64 %fd64, %fd1, %fd60;

BB129_11:
ld.param.u32 %r120, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r119, %ntid.x;
mul.hi.u32 %r118, %r121, %r74;
add.s32 %r109, %r118, %r121;
shr.u32 %r110, %r109, %r75;
mul.lo.s32 %r111, %r110, %r77;
sub.s32 %r112, %r121, %r111;
mul.lo.s32 %r113, %r112, %r73;
mad.lo.s32 %r114, %r72, %r110, %r113;
mul.wide.u32 %rd11, %r114, 8;
add.s64 %rd12, %rd3, %rd11;
st.global.f64 [%rd12], %fd64;
mov.u32 %r116, %nctaid.x;
mad.lo.s32 %r121, %r116, %r119, %r121;
setp.lt.u32	%p7, %r121, %r120;
@%p7 bra BB129_2;

BB129_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot130[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .f32 %f<2>;
.reg .b32 %r<126>;
.reg .f64 %fd<65>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot130;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r59, %r60}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r61, %r62}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r65, %r66}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r67, %r68}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r69, %r70}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r55, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r111, 0;
mov.pred %p1, 0;
@%p1 bra BB130_2;

BB130_1:
mul.wide.s32 %rd15, %r111, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r111, %r111, 1;
setp.lt.u32	%p2, %r111, 27;
@%p2 bra BB130_1;

BB130_2:
mov.u32 %r73, %ntid.x;
mov.u32 %r74, %ctaid.x;
mov.u32 %r75, %tid.x;
mad.lo.s32 %r118, %r73, %r74, %r75;
setp.ge.u32	%p3, %r118, %r55;
@%p3 bra BB130_16;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd13;
ld.local.u32 %r76, [%rd1+208];
add.s32 %r14, %r76, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd19, %r76, 4;
add.s64 %rd7, %rd1, %rd19;

BB130_4:
mov.u32 %r113, %r118;
mov.u32 %r16, %r113;
mov.u64 %rd25, %rd7;
mul.hi.u32 %r17, %r16, %r59;
mul.hi.u32 %r18, %r16, %r67;
mov.u32 %r120, 0;
mov.u32 %r121, %r120;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r112, %r14;
mov.u32 %r116, %r16;
mov.u32 %r117, %r16;
@%p4 bra BB130_6;

BB130_5:
mov.u32 %r20, %r117;
mov.u32 %r19, %r112;
ld.local.u32 %r79, [%rd25+4];
rem.u32 %r80, %r20, %r79;
ld.local.u32 %r81, [%rd25+104];
mad.lo.s32 %r121, %r81, %r80, %r121;
div.u32 %r23, %r20, %r79;
add.s64 %rd25, %rd25, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p5, %r24, 0;
mov.u32 %r112, %r24;
mov.u32 %r116, %r23;
mov.u32 %r117, %r23;
mov.u32 %r120, %r121;
@%p5 bra BB130_5;

BB130_6:
add.s32 %r82, %r17, %r16;
shr.u32 %r83, %r82, %r60;
mul.lo.s32 %r84, %r83, %r62;
sub.s32 %r85, %r16, %r84;
mul.lo.s32 %r86, %r85, %r58;
mad.lo.s32 %r87, %r57, %r83, %r86;
mul.wide.u32 %rd20, %r87, 8;
add.s64 %rd11, %rd4, %rd20;
add.s32 %r88, %r18, %r16;
shr.u32 %r89, %r88, %r68;
mul.lo.s32 %r90, %r89, %r70;
sub.s32 %r91, %r16, %r90;
mul.lo.s32 %r92, %r91, %r66;
mad.lo.s32 %r93, %r65, %r89, %r92;
mul.wide.u32 %rd21, %r93, 8;
add.s64 %rd22, %rd5, %rd21;
mad.lo.s32 %r27, %r15, %r116, %r120;
ld.global.f64 %fd1, [%rd22];
mov.f64 %fd64, 0d0000000000000000;
setp.leu.f64	%p6, %fd1, 0d0000000000000000;
@%p6 bra BB130_15;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r122}, %fd1;
}
{
.reg .b32 %temp; 
mov.b64 {%r123, %temp}, %fd1;
}
mov.u32 %r124, -1023;
setp.gt.s32	%p7, %r122, 1048575;
mov.f64 %fd61, %fd1;
@%p7 bra BB130_9;

mul.f64 %fd2, %fd1, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r122}, %fd2;
}
{
.reg .b32 %temp; 
mov.b64 {%r123, %temp}, %fd2;
}
mov.u32 %r124, -1077;
mov.f64 %fd61, %fd2;

BB130_9:
mov.f64 %fd3, %fd61;
add.s32 %r96, %r122, -1;
setp.lt.u32	%p8, %r96, 2146435071;
@%p8 bra BB130_11;
bra.uni BB130_10;

BB130_11:
shr.u32 %r98, %r122, 20;
add.s32 %r125, %r124, %r98;
and.b32 %r99, %r122, -2146435073;
or.b32 %r100, %r99, 1072693248;
mov.b64 %fd62, {%r123, %r100};
setp.lt.s32	%p10, %r100, 1073127583;
@%p10 bra BB130_13;

{
.reg .b32 %temp; 
mov.b64 {%r101, %temp}, %fd62;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r102}, %fd62;
}
add.s32 %r103, %r102, -1048576;
mov.b64 %fd62, {%r101, %r103};
add.s32 %r125, %r125, 1;

BB130_13:
add.f64 %fd16, %fd62, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd15,%fd16;

	neg.f64 %fd17, %fd16;
mov.f64 %fd18, 0d3FF0000000000000;
fma.rn.f64 %fd19, %fd17, %fd15, %fd18;
fma.rn.f64 %fd20, %fd19, %fd19, %fd19;
fma.rn.f64 %fd21, %fd20, %fd15, %fd15;
add.f64 %fd22, %fd62, 0dBFF0000000000000;
mul.f64 %fd23, %fd22, %fd21;
fma.rn.f64 %fd24, %fd22, %fd21, %fd23;
mul.f64 %fd25, %fd24, %fd24;
mov.f64 %fd26, 0d3ED0EE258B7A8B04;
mov.f64 %fd27, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd28, %fd27, %fd25, %fd26;
mov.f64 %fd29, 0d3EF3B2669F02676F;
fma.rn.f64 %fd30, %fd28, %fd25, %fd29;
mov.f64 %fd31, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd32, %fd30, %fd25, %fd31;
mov.f64 %fd33, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd34, %fd32, %fd25, %fd33;
mov.f64 %fd35, 0d3F624924923BE72D;
fma.rn.f64 %fd36, %fd34, %fd25, %fd35;
mov.f64 %fd37, 0d3F8999999999A3C4;
fma.rn.f64 %fd38, %fd36, %fd25, %fd37;
mov.f64 %fd39, 0d3FB5555555555554;
fma.rn.f64 %fd40, %fd38, %fd25, %fd39;
sub.f64 %fd41, %fd22, %fd24;
add.f64 %fd42, %fd41, %fd41;
neg.f64 %fd43, %fd24;
fma.rn.f64 %fd44, %fd43, %fd22, %fd42;
mul.f64 %fd45, %fd21, %fd44;
mul.f64 %fd46, %fd25, %fd40;
fma.rn.f64 %fd47, %fd46, %fd24, %fd45;
xor.b32 %r104, %r125, -2147483648;
mov.u32 %r105, 1127219200;
mov.b64 %fd48, {%r104, %r105};
mov.u32 %r106, -2147483648;
mov.b64 %fd49, {%r106, %r105};
sub.f64 %fd50, %fd48, %fd49;
mov.f64 %fd51, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd52, %fd50, %fd51, %fd24;
neg.f64 %fd53, %fd50;
fma.rn.f64 %fd54, %fd53, %fd51, %fd52;
sub.f64 %fd55, %fd54, %fd24;
sub.f64 %fd56, %fd47, %fd55;
mov.f64 %fd57, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd58, %fd50, %fd57, %fd56;
add.f64 %fd63, %fd52, %fd58;
bra.uni BB130_14;

BB130_10:
mov.f64 %fd13, 0d7FF0000000000000;
fma.rn.f64 %fd14, %fd3, %fd13, %fd13;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r97}, %fd3;
}
mov.b32 %f1, %r97;
setp.eq.f32	%p9, %f1, 0f00000000;
selp.f64	%fd63, 0dFFF0000000000000, %fd14, %p9;

BB130_14:
ld.global.f64 %fd59, [%rd11];
sub.f64 %fd60, %fd63, %fd59;
mul.f64 %fd64, %fd1, %fd60;

BB130_15:
mov.u32 %r110, %ntid.x;
ld.param.u32 %r109, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mul.wide.u32 %rd23, %r27, 8;
add.s64 %rd24, %rd6, %rd23;
st.f64 [%rd24], %fd64;
mov.u32 %r108, %nctaid.x;
mad.lo.s32 %r118, %r108, %r110, %r16;
setp.lt.u32	%p11, %r118, %r109;
@%p11 bra BB130_4;

BB130_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot131[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<9>;
.reg .f32 %f<2>;
.reg .b32 %r<99>;
.reg .f64 %fd<65>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot131;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r40, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r41, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r84, 0;
mov.pred %p1, 0;
@%p1 bra BB131_2;

BB131_1:
mul.wide.s32 %rd13, %r84, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r84, %r84, 1;
setp.lt.u32	%p2, %r84, 27;
@%p2 bra BB131_1;

BB131_2:
mov.u32 %r51, %ntid.x;
mov.u32 %r52, %ctaid.x;
mov.u32 %r53, %tid.x;
mad.lo.s32 %r91, %r51, %r52, %r53;
setp.ge.u32	%p3, %r91, %r41;
@%p3 bra BB131_16;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r54, [%rd1+208];
add.s32 %r10, %r54, -1;
mul.wide.s32 %rd17, %r54, 4;
add.s64 %rd6, %rd1, %rd17;

BB131_4:
mov.u32 %r86, %r91;
mov.u32 %r11, %r86;
mov.u64 %rd25, %rd6;
mul.hi.u32 %r12, %r11, %r45;
mov.u32 %r93, 0;
mov.u32 %r94, %r93;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r85, %r10;
mov.u32 %r89, %r11;
mov.u32 %r90, %r11;
@%p4 bra BB131_6;

BB131_5:
mov.u32 %r14, %r90;
mov.u32 %r13, %r85;
ld.local.u32 %r57, [%rd25+4];
rem.u32 %r58, %r14, %r57;
ld.local.u32 %r59, [%rd25+104];
mad.lo.s32 %r94, %r59, %r58, %r94;
div.u32 %r17, %r14, %r57;
add.s64 %rd25, %rd25, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r85, %r18;
mov.u32 %r89, %r17;
mov.u32 %r90, %r17;
mov.u32 %r93, %r94;
@%p5 bra BB131_5;

BB131_6:
ld.local.u32 %r60, [%rd1+108];
mad.lo.s32 %r61, %r60, %r89, %r93;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r61, 8;
add.s64 %rd20, %rd18, %rd19;
ld.f64 %fd1, [%rd20];
mov.f64 %fd64, 0d0000000000000000;
setp.leu.f64	%p6, %fd1, 0d0000000000000000;
@%p6 bra BB131_15;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r95}, %fd1;
}
{
.reg .b32 %temp; 
mov.b64 {%r96, %temp}, %fd1;
}
mov.u32 %r97, -1023;
setp.gt.s32	%p7, %r95, 1048575;
mov.f64 %fd61, %fd1;
@%p7 bra BB131_9;

mul.f64 %fd2, %fd1, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r95}, %fd2;
}
{
.reg .b32 %temp; 
mov.b64 {%r96, %temp}, %fd2;
}
mov.u32 %r97, -1077;
mov.f64 %fd61, %fd2;

BB131_9:
mov.f64 %fd3, %fd61;
add.s32 %r64, %r95, -1;
setp.lt.u32	%p8, %r64, 2146435071;
@%p8 bra BB131_11;
bra.uni BB131_10;

BB131_11:
shr.u32 %r66, %r95, 20;
add.s32 %r98, %r97, %r66;
and.b32 %r67, %r95, -2146435073;
or.b32 %r68, %r67, 1072693248;
mov.b64 %fd62, {%r96, %r68};
setp.lt.s32	%p10, %r68, 1073127583;
@%p10 bra BB131_13;

{
.reg .b32 %temp; 
mov.b64 {%r69, %temp}, %fd62;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r70}, %fd62;
}
add.s32 %r71, %r70, -1048576;
mov.b64 %fd62, {%r69, %r71};
add.s32 %r98, %r98, 1;

BB131_13:
add.f64 %fd16, %fd62, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd15,%fd16;

	neg.f64 %fd17, %fd16;
mov.f64 %fd18, 0d3FF0000000000000;
fma.rn.f64 %fd19, %fd17, %fd15, %fd18;
fma.rn.f64 %fd20, %fd19, %fd19, %fd19;
fma.rn.f64 %fd21, %fd20, %fd15, %fd15;
add.f64 %fd22, %fd62, 0dBFF0000000000000;
mul.f64 %fd23, %fd22, %fd21;
fma.rn.f64 %fd24, %fd22, %fd21, %fd23;
mul.f64 %fd25, %fd24, %fd24;
mov.f64 %fd26, 0d3ED0EE258B7A8B04;
mov.f64 %fd27, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd28, %fd27, %fd25, %fd26;
mov.f64 %fd29, 0d3EF3B2669F02676F;
fma.rn.f64 %fd30, %fd28, %fd25, %fd29;
mov.f64 %fd31, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd32, %fd30, %fd25, %fd31;
mov.f64 %fd33, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd34, %fd32, %fd25, %fd33;
mov.f64 %fd35, 0d3F624924923BE72D;
fma.rn.f64 %fd36, %fd34, %fd25, %fd35;
mov.f64 %fd37, 0d3F8999999999A3C4;
fma.rn.f64 %fd38, %fd36, %fd25, %fd37;
mov.f64 %fd39, 0d3FB5555555555554;
fma.rn.f64 %fd40, %fd38, %fd25, %fd39;
sub.f64 %fd41, %fd22, %fd24;
add.f64 %fd42, %fd41, %fd41;
neg.f64 %fd43, %fd24;
fma.rn.f64 %fd44, %fd43, %fd22, %fd42;
mul.f64 %fd45, %fd21, %fd44;
mul.f64 %fd46, %fd25, %fd40;
fma.rn.f64 %fd47, %fd46, %fd24, %fd45;
xor.b32 %r72, %r98, -2147483648;
mov.u32 %r73, 1127219200;
mov.b64 %fd48, {%r72, %r73};
mov.u32 %r74, -2147483648;
mov.b64 %fd49, {%r74, %r73};
sub.f64 %fd50, %fd48, %fd49;
mov.f64 %fd51, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd52, %fd50, %fd51, %fd24;
neg.f64 %fd53, %fd50;
fma.rn.f64 %fd54, %fd53, %fd51, %fd52;
sub.f64 %fd55, %fd54, %fd24;
sub.f64 %fd56, %fd47, %fd55;
mov.f64 %fd57, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd58, %fd50, %fd57, %fd56;
add.f64 %fd63, %fd52, %fd58;
bra.uni BB131_14;

BB131_10:
mov.f64 %fd13, 0d7FF0000000000000;
fma.rn.f64 %fd14, %fd3, %fd13, %fd13;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r65}, %fd3;
}
mov.b32 %f1, %r65;
setp.eq.f32	%p9, %f1, 0f00000000;
selp.f64	%fd63, 0dFFF0000000000000, %fd14, %p9;

BB131_14:
add.s32 %r75, %r12, %r11;
shr.u32 %r76, %r75, %r46;
mul.lo.s32 %r77, %r76, %r48;
sub.s32 %r78, %r11, %r77;
mul.lo.s32 %r79, %r78, %r44;
mad.lo.s32 %r80, %r43, %r76, %r79;
mul.wide.u32 %rd21, %r80, 8;
add.s64 %rd22, %rd5, %rd21;
ld.global.f64 %fd59, [%rd22];
sub.f64 %fd60, %fd63, %fd59;
mul.f64 %fd64, %fd1, %fd60;

BB131_15:
mul.lo.s32 %r81, %r11, %r40;
mul.wide.u32 %rd23, %r81, 8;
add.s64 %rd24, %rd4, %rd23;
st.global.f64 [%rd24], %fd64;
mov.u32 %r83, %nctaid.x;
mad.lo.s32 %r91, %r83, %r51, %r11;
setp.lt.u32	%p11, %r91, %r41;
@%p11 bra BB131_4;

BB131_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot132[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .f32 %f<2>;
.reg .b32 %r<127>;
.reg .f64 %fd<65>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot132;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r66, %r67}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r68, %r69}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r54, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r112, 0;
mov.pred %p1, 0;
@%p1 bra BB132_2;

BB132_1:
mul.wide.s32 %rd14, %r112, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r112, %r112, 1;
setp.lt.u32	%p2, %r112, 27;
@%p2 bra BB132_1;

BB132_2:
mov.u32 %r72, %ntid.x;
mov.u32 %r73, %ctaid.x;
mov.u32 %r74, %tid.x;
mad.lo.s32 %r119, %r72, %r73, %r74;
setp.ge.u32	%p3, %r119, %r54;
@%p3 bra BB132_16;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r75, [%rd1+208];
add.s32 %r14, %r75, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd18, %r75, 4;
add.s64 %rd7, %rd1, %rd18;

BB132_4:
mov.u32 %r114, %r119;
mov.u32 %r16, %r114;
mov.u64 %rd25, %rd7;
mov.u32 %r121, 0;
mov.u32 %r122, %r121;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r113, %r14;
mov.u32 %r117, %r16;
mov.u32 %r118, %r16;
@%p4 bra BB132_6;

BB132_5:
mov.u32 %r19, %r118;
mov.u32 %r18, %r113;
ld.local.u32 %r78, [%rd25+4];
rem.u32 %r79, %r19, %r78;
ld.local.u32 %r80, [%rd25+104];
mad.lo.s32 %r122, %r80, %r79, %r122;
div.u32 %r22, %r19, %r78;
add.s64 %rd25, %rd25, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r113, %r23;
mov.u32 %r117, %r22;
mov.u32 %r118, %r22;
mov.u32 %r121, %r122;
@%p5 bra BB132_5;

BB132_6:
mad.lo.s32 %r81, %r15, %r117, %r121;
mul.wide.u32 %rd19, %r81, 8;
add.s64 %rd20, %rd6, %rd19;
ld.f64 %fd1, [%rd20];
mov.f64 %fd64, 0d0000000000000000;
setp.leu.f64	%p6, %fd1, 0d0000000000000000;
@%p6 bra BB132_15;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r123}, %fd1;
}
{
.reg .b32 %temp; 
mov.b64 {%r124, %temp}, %fd1;
}
mov.u32 %r125, -1023;
setp.gt.s32	%p7, %r123, 1048575;
mov.f64 %fd61, %fd1;
@%p7 bra BB132_9;

mul.f64 %fd2, %fd1, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r123}, %fd2;
}
{
.reg .b32 %temp; 
mov.b64 {%r124, %temp}, %fd2;
}
mov.u32 %r125, -1077;
mov.f64 %fd61, %fd2;

BB132_9:
mov.f64 %fd3, %fd61;
add.s32 %r84, %r123, -1;
setp.lt.u32	%p8, %r84, 2146435071;
@%p8 bra BB132_11;
bra.uni BB132_10;

BB132_11:
shr.u32 %r86, %r123, 20;
add.s32 %r126, %r125, %r86;
and.b32 %r87, %r123, -2146435073;
or.b32 %r88, %r87, 1072693248;
mov.b64 %fd62, {%r124, %r88};
setp.lt.s32	%p10, %r88, 1073127583;
@%p10 bra BB132_13;

{
.reg .b32 %temp; 
mov.b64 {%r89, %temp}, %fd62;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r90}, %fd62;
}
add.s32 %r91, %r90, -1048576;
mov.b64 %fd62, {%r89, %r91};
add.s32 %r126, %r126, 1;

BB132_13:
add.f64 %fd16, %fd62, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd15,%fd16;

	neg.f64 %fd17, %fd16;
mov.f64 %fd18, 0d3FF0000000000000;
fma.rn.f64 %fd19, %fd17, %fd15, %fd18;
fma.rn.f64 %fd20, %fd19, %fd19, %fd19;
fma.rn.f64 %fd21, %fd20, %fd15, %fd15;
add.f64 %fd22, %fd62, 0dBFF0000000000000;
mul.f64 %fd23, %fd22, %fd21;
fma.rn.f64 %fd24, %fd22, %fd21, %fd23;
mul.f64 %fd25, %fd24, %fd24;
mov.f64 %fd26, 0d3ED0EE258B7A8B04;
mov.f64 %fd27, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd28, %fd27, %fd25, %fd26;
mov.f64 %fd29, 0d3EF3B2669F02676F;
fma.rn.f64 %fd30, %fd28, %fd25, %fd29;
mov.f64 %fd31, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd32, %fd30, %fd25, %fd31;
mov.f64 %fd33, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd34, %fd32, %fd25, %fd33;
mov.f64 %fd35, 0d3F624924923BE72D;
fma.rn.f64 %fd36, %fd34, %fd25, %fd35;
mov.f64 %fd37, 0d3F8999999999A3C4;
fma.rn.f64 %fd38, %fd36, %fd25, %fd37;
mov.f64 %fd39, 0d3FB5555555555554;
fma.rn.f64 %fd40, %fd38, %fd25, %fd39;
sub.f64 %fd41, %fd22, %fd24;
add.f64 %fd42, %fd41, %fd41;
neg.f64 %fd43, %fd24;
fma.rn.f64 %fd44, %fd43, %fd22, %fd42;
mul.f64 %fd45, %fd21, %fd44;
mul.f64 %fd46, %fd25, %fd40;
fma.rn.f64 %fd47, %fd46, %fd24, %fd45;
xor.b32 %r92, %r126, -2147483648;
mov.u32 %r93, 1127219200;
mov.b64 %fd48, {%r92, %r93};
mov.u32 %r94, -2147483648;
mov.b64 %fd49, {%r94, %r93};
sub.f64 %fd50, %fd48, %fd49;
mov.f64 %fd51, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd52, %fd50, %fd51, %fd24;
neg.f64 %fd53, %fd50;
fma.rn.f64 %fd54, %fd53, %fd51, %fd52;
sub.f64 %fd55, %fd54, %fd24;
sub.f64 %fd56, %fd47, %fd55;
mov.f64 %fd57, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd58, %fd50, %fd57, %fd56;
add.f64 %fd63, %fd52, %fd58;
bra.uni BB132_14;

BB132_10:
mov.f64 %fd13, 0d7FF0000000000000;
fma.rn.f64 %fd14, %fd3, %fd13, %fd13;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r85}, %fd3;
}
mov.b32 %f1, %r85;
setp.eq.f32	%p9, %f1, 0f00000000;
selp.f64	%fd63, 0dFFF0000000000000, %fd14, %p9;

BB132_14:
mul.hi.u32 %r109, %r16, %r58;
add.s32 %r95, %r109, %r16;
shr.u32 %r96, %r95, %r59;
mul.lo.s32 %r97, %r96, %r61;
sub.s32 %r98, %r16, %r97;
mul.lo.s32 %r99, %r98, %r57;
mad.lo.s32 %r100, %r56, %r96, %r99;
mul.wide.u32 %rd21, %r100, 8;
add.s64 %rd22, %rd4, %rd21;
ld.global.f64 %fd59, [%rd22];
sub.f64 %fd60, %fd63, %fd59;
mul.f64 %fd64, %fd1, %fd60;

BB132_15:
mul.hi.u32 %r111, %r16, %r66;
ld.param.u32 %r110, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
add.s32 %r101, %r111, %r16;
shr.u32 %r102, %r101, %r67;
mul.lo.s32 %r103, %r102, %r69;
sub.s32 %r104, %r16, %r103;
mul.lo.s32 %r105, %r104, %r65;
mad.lo.s32 %r106, %r64, %r102, %r105;
mul.wide.u32 %rd23, %r106, 8;
add.s64 %rd24, %rd5, %rd23;
st.global.f64 [%rd24], %fd64;
mov.u32 %r108, %nctaid.x;
mad.lo.s32 %r119, %r108, %r72, %r16;
setp.lt.u32	%p11, %r119, %r110;
@%p11 bra BB132_4;

BB132_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot133[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .f32 %f<2>;
.reg .b32 %r<128>;
.reg .f64 %fd<65>;
.reg .b64 %rd<41>;


mov.u64 %rd40, __local_depot133;
cvta.local.u64 %SP, %rd40;
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r54, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r102, 0;
mov.pred %p1, 0;
@%p1 bra BB133_2;

BB133_1:
mul.wide.s32 %rd23, %r102, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r102, %r102, 1;
setp.lt.u32	%p2, %r102, 27;
@%p2 bra BB133_1;

BB133_2:
mov.u32 %r103, 0;
@%p1 bra BB133_4;

BB133_3:
mul.wide.s32 %rd27, %r103, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r103, %r103, 1;
setp.lt.u32	%p4, %r103, 27;
@%p4 bra BB133_3;

BB133_4:
mov.u32 %r65, %ntid.x;
mov.u32 %r66, %ctaid.x;
mov.u32 %r67, %tid.x;
mad.lo.s32 %r116, %r65, %r66, %r67;
setp.ge.u32	%p5, %r116, %r54;
@%p5 bra BB133_20;

cvta.to.global.u64 %rd8, %rd20;
ld.local.u32 %r68, [%rd2+208];
add.s32 %r11, %r68, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r69, [%rd3+208];
add.s32 %r13, %r69, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd31, %r68, 4;
add.s64 %rd11, %rd2, %rd31;
mul.wide.s32 %rd32, %r69, 4;
add.s64 %rd12, %rd3, %rd32;

BB133_6:
mov.u32 %r106, %r116;
mov.u32 %r15, %r106;
mov.u64 %rd38, %rd11;
mul.hi.u32 %r16, %r15, %r58;
mov.u32 %r71, 0;
mov.u32 %r123, %r71;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r104, %r11;
mov.u32 %r114, %r15;
mov.u32 %r115, %r15;
mov.u32 %r122, %r71;
@%p6 bra BB133_8;

BB133_7:
mov.u32 %r18, %r115;
mov.u32 %r17, %r104;
ld.local.u32 %r72, [%rd38+4];
rem.u32 %r73, %r18, %r72;
ld.local.u32 %r74, [%rd38+104];
mad.lo.s32 %r123, %r74, %r73, %r123;
div.u32 %r21, %r18, %r72;
add.s64 %rd38, %rd38, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r104, %r22;
mov.u32 %r114, %r21;
mov.u32 %r115, %r21;
mov.u32 %r117, %r123;
mov.u32 %r122, %r117;
@%p7 bra BB133_7;

BB133_8:
mov.u32 %r24, %r122;
add.s32 %r77, %r16, %r15;
shr.u32 %r78, %r77, %r59;
mul.lo.s32 %r79, %r78, %r61;
sub.s32 %r80, %r15, %r79;
mul.lo.s32 %r81, %r80, %r57;
mad.lo.s32 %r82, %r56, %r78, %r81;
mul.wide.u32 %rd33, %r82, 8;
add.s64 %rd16, %rd8, %rd33;
mov.u64 %rd39, %rd12;
mad.lo.s32 %r25, %r12, %r114, %r24;
mov.u32 %r121, %r71;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r105, %r13;
mov.u32 %r113, %r15;
mov.u32 %r112, %r15;
mov.u32 %r120, %r71;
@%p8 bra BB133_10;

BB133_9:
mov.u32 %r26, %r105;
ld.local.u32 %r83, [%rd39+4];
rem.u32 %r84, %r113, %r83;
ld.local.u32 %r85, [%rd39+104];
mad.lo.s32 %r121, %r85, %r84, %r121;
div.u32 %r113, %r113, %r83;
add.s64 %rd39, %rd39, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r105, %r31;
mov.u32 %r112, %r113;
mov.u32 %r120, %r121;
@%p9 bra BB133_9;

BB133_10:
mul.wide.u32 %rd34, %r25, 8;
add.s64 %rd35, %rd9, %rd34;
mad.lo.s32 %r34, %r14, %r112, %r120;
ld.f64 %fd1, [%rd35];
mov.f64 %fd64, 0d0000000000000000;
setp.leu.f64	%p10, %fd1, 0d0000000000000000;
@%p10 bra BB133_19;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r124}, %fd1;
}
{
.reg .b32 %temp; 
mov.b64 {%r125, %temp}, %fd1;
}
mov.u32 %r126, -1023;
setp.gt.s32	%p11, %r124, 1048575;
mov.f64 %fd61, %fd1;
@%p11 bra BB133_13;

mul.f64 %fd2, %fd1, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r124}, %fd2;
}
{
.reg .b32 %temp; 
mov.b64 {%r125, %temp}, %fd2;
}
mov.u32 %r126, -1077;
mov.f64 %fd61, %fd2;

BB133_13:
mov.f64 %fd3, %fd61;
add.s32 %r88, %r124, -1;
setp.lt.u32	%p12, %r88, 2146435071;
@%p12 bra BB133_15;
bra.uni BB133_14;

BB133_15:
shr.u32 %r90, %r124, 20;
add.s32 %r127, %r126, %r90;
and.b32 %r91, %r124, -2146435073;
or.b32 %r92, %r91, 1072693248;
mov.b64 %fd62, {%r125, %r92};
setp.lt.s32	%p14, %r92, 1073127583;
@%p14 bra BB133_17;

{
.reg .b32 %temp; 
mov.b64 {%r93, %temp}, %fd62;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r94}, %fd62;
}
add.s32 %r95, %r94, -1048576;
mov.b64 %fd62, {%r93, %r95};
add.s32 %r127, %r127, 1;

BB133_17:
add.f64 %fd16, %fd62, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd15,%fd16;

	neg.f64 %fd17, %fd16;
mov.f64 %fd18, 0d3FF0000000000000;
fma.rn.f64 %fd19, %fd17, %fd15, %fd18;
fma.rn.f64 %fd20, %fd19, %fd19, %fd19;
fma.rn.f64 %fd21, %fd20, %fd15, %fd15;
add.f64 %fd22, %fd62, 0dBFF0000000000000;
mul.f64 %fd23, %fd22, %fd21;
fma.rn.f64 %fd24, %fd22, %fd21, %fd23;
mul.f64 %fd25, %fd24, %fd24;
mov.f64 %fd26, 0d3ED0EE258B7A8B04;
mov.f64 %fd27, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd28, %fd27, %fd25, %fd26;
mov.f64 %fd29, 0d3EF3B2669F02676F;
fma.rn.f64 %fd30, %fd28, %fd25, %fd29;
mov.f64 %fd31, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd32, %fd30, %fd25, %fd31;
mov.f64 %fd33, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd34, %fd32, %fd25, %fd33;
mov.f64 %fd35, 0d3F624924923BE72D;
fma.rn.f64 %fd36, %fd34, %fd25, %fd35;
mov.f64 %fd37, 0d3F8999999999A3C4;
fma.rn.f64 %fd38, %fd36, %fd25, %fd37;
mov.f64 %fd39, 0d3FB5555555555554;
fma.rn.f64 %fd40, %fd38, %fd25, %fd39;
sub.f64 %fd41, %fd22, %fd24;
add.f64 %fd42, %fd41, %fd41;
neg.f64 %fd43, %fd24;
fma.rn.f64 %fd44, %fd43, %fd22, %fd42;
mul.f64 %fd45, %fd21, %fd44;
mul.f64 %fd46, %fd25, %fd40;
fma.rn.f64 %fd47, %fd46, %fd24, %fd45;
xor.b32 %r96, %r127, -2147483648;
mov.u32 %r97, 1127219200;
mov.b64 %fd48, {%r96, %r97};
mov.u32 %r98, -2147483648;
mov.b64 %fd49, {%r98, %r97};
sub.f64 %fd50, %fd48, %fd49;
mov.f64 %fd51, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd52, %fd50, %fd51, %fd24;
neg.f64 %fd53, %fd50;
fma.rn.f64 %fd54, %fd53, %fd51, %fd52;
sub.f64 %fd55, %fd54, %fd24;
sub.f64 %fd56, %fd47, %fd55;
mov.f64 %fd57, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd58, %fd50, %fd57, %fd56;
add.f64 %fd63, %fd52, %fd58;
bra.uni BB133_18;

BB133_14:
mov.f64 %fd13, 0d7FF0000000000000;
fma.rn.f64 %fd14, %fd3, %fd13, %fd13;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r89}, %fd3;
}
mov.b32 %f1, %r89;
setp.eq.f32	%p13, %f1, 0f00000000;
selp.f64	%fd63, 0dFFF0000000000000, %fd14, %p13;

BB133_18:
ld.global.f64 %fd59, [%rd16];
sub.f64 %fd60, %fd63, %fd59;
mul.f64 %fd64, %fd1, %fd60;

BB133_19:
ld.param.u32 %r101, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mul.wide.u32 %rd36, %r34, 8;
add.s64 %rd37, %rd10, %rd36;
st.f64 [%rd37], %fd64;
mov.u32 %r100, %nctaid.x;
mad.lo.s32 %r116, %r100, %r65, %r15;
setp.lt.u32	%p15, %r116, %r101;
@%p15 bra BB133_6;

BB133_20:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot134[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<17>;
.reg .f32 %f<2>;
.reg .b32 %r<74>;
.reg .f64 %fd<65>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot134;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r27, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r59, 0;
mov.pred %p1, 0;
@%p1 bra BB134_2;

BB134_1:
mul.wide.s32 %rd14, %r59, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r59, %r59, 1;
setp.lt.u32	%p2, %r59, 27;
@%p2 bra BB134_1;

BB134_2:
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r66, %r31, %r32, %r33;
setp.ge.u32	%p3, %r66, %r29;
@%p3 bra BB134_16;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r34, [%rd1+208];
add.s32 %r6, %r34, -1;
mul.wide.s32 %rd18, %r34, 4;
add.s64 %rd6, %rd1, %rd18;

BB134_4:
mov.u32 %r61, %r66;
mov.u32 %r7, %r61;
mov.u64 %rd25, %rd6;
mov.u32 %r68, 0;
mov.u32 %r69, %r68;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r60, %r6;
mov.u32 %r64, %r7;
mov.u32 %r65, %r7;
@%p4 bra BB134_6;

BB134_5:
mov.u32 %r9, %r65;
mov.u32 %r8, %r60;
ld.local.u32 %r37, [%rd25+4];
rem.u32 %r38, %r9, %r37;
ld.local.u32 %r39, [%rd25+104];
mad.lo.s32 %r69, %r39, %r38, %r69;
div.u32 %r12, %r9, %r37;
add.s64 %rd25, %rd25, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r60, %r13;
mov.u32 %r64, %r12;
mov.u32 %r65, %r12;
mov.u32 %r68, %r69;
@%p5 bra BB134_5;

BB134_6:
ld.local.u32 %r40, [%rd1+108];
mad.lo.s32 %r41, %r40, %r64, %r68;
ld.local.u64 %rd19, [%rd1];
mul.wide.u32 %rd20, %r41, 8;
add.s64 %rd10, %rd19, %rd20;
mul.lo.s32 %r42, %r7, %r27;
mul.wide.u32 %rd21, %r42, 8;
add.s64 %rd22, %rd4, %rd21;
ld.global.f64 %fd1, [%rd22];
mov.f64 %fd64, 0d0000000000000000;
setp.leu.f64	%p6, %fd1, 0d0000000000000000;
@%p6 bra BB134_15;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r70}, %fd1;
}
{
.reg .b32 %temp; 
mov.b64 {%r71, %temp}, %fd1;
}
mov.u32 %r72, -1023;
setp.gt.s32	%p7, %r70, 1048575;
mov.f64 %fd61, %fd1;
@%p7 bra BB134_9;

mul.f64 %fd2, %fd1, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r70}, %fd2;
}
{
.reg .b32 %temp; 
mov.b64 {%r71, %temp}, %fd2;
}
mov.u32 %r72, -1077;
mov.f64 %fd61, %fd2;

BB134_9:
mov.f64 %fd3, %fd61;
add.s32 %r45, %r70, -1;
setp.lt.u32	%p8, %r45, 2146435071;
@%p8 bra BB134_11;
bra.uni BB134_10;

BB134_11:
shr.u32 %r47, %r70, 20;
add.s32 %r73, %r72, %r47;
and.b32 %r48, %r70, -2146435073;
or.b32 %r49, %r48, 1072693248;
mov.b64 %fd62, {%r71, %r49};
setp.lt.s32	%p10, %r49, 1073127583;
@%p10 bra BB134_13;

{
.reg .b32 %temp; 
mov.b64 {%r50, %temp}, %fd62;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r51}, %fd62;
}
add.s32 %r52, %r51, -1048576;
mov.b64 %fd62, {%r50, %r52};
add.s32 %r73, %r73, 1;

BB134_13:
add.f64 %fd16, %fd62, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd15,%fd16;

	neg.f64 %fd17, %fd16;
mov.f64 %fd18, 0d3FF0000000000000;
fma.rn.f64 %fd19, %fd17, %fd15, %fd18;
fma.rn.f64 %fd20, %fd19, %fd19, %fd19;
fma.rn.f64 %fd21, %fd20, %fd15, %fd15;
add.f64 %fd22, %fd62, 0dBFF0000000000000;
mul.f64 %fd23, %fd22, %fd21;
fma.rn.f64 %fd24, %fd22, %fd21, %fd23;
mul.f64 %fd25, %fd24, %fd24;
mov.f64 %fd26, 0d3ED0EE258B7A8B04;
mov.f64 %fd27, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd28, %fd27, %fd25, %fd26;
mov.f64 %fd29, 0d3EF3B2669F02676F;
fma.rn.f64 %fd30, %fd28, %fd25, %fd29;
mov.f64 %fd31, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd32, %fd30, %fd25, %fd31;
mov.f64 %fd33, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd34, %fd32, %fd25, %fd33;
mov.f64 %fd35, 0d3F624924923BE72D;
fma.rn.f64 %fd36, %fd34, %fd25, %fd35;
mov.f64 %fd37, 0d3F8999999999A3C4;
fma.rn.f64 %fd38, %fd36, %fd25, %fd37;
mov.f64 %fd39, 0d3FB5555555555554;
fma.rn.f64 %fd40, %fd38, %fd25, %fd39;
sub.f64 %fd41, %fd22, %fd24;
add.f64 %fd42, %fd41, %fd41;
neg.f64 %fd43, %fd24;
fma.rn.f64 %fd44, %fd43, %fd22, %fd42;
mul.f64 %fd45, %fd21, %fd44;
mul.f64 %fd46, %fd25, %fd40;
fma.rn.f64 %fd47, %fd46, %fd24, %fd45;
xor.b32 %r53, %r73, -2147483648;
mov.u32 %r54, 1127219200;
mov.b64 %fd48, {%r53, %r54};
mov.u32 %r55, -2147483648;
mov.b64 %fd49, {%r55, %r54};
sub.f64 %fd50, %fd48, %fd49;
mov.f64 %fd51, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd52, %fd50, %fd51, %fd24;
neg.f64 %fd53, %fd50;
fma.rn.f64 %fd54, %fd53, %fd51, %fd52;
sub.f64 %fd55, %fd54, %fd24;
sub.f64 %fd56, %fd47, %fd55;
mov.f64 %fd57, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd58, %fd50, %fd57, %fd56;
add.f64 %fd63, %fd52, %fd58;
bra.uni BB134_14;

BB134_10:
mov.f64 %fd13, 0d7FF0000000000000;
fma.rn.f64 %fd14, %fd3, %fd13, %fd13;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r46}, %fd3;
}
mov.b32 %f1, %r46;
setp.eq.f32	%p9, %f1, 0f00000000;
selp.f64	%fd63, 0dFFF0000000000000, %fd14, %p9;

BB134_14:
ld.f64 %fd59, [%rd10];
sub.f64 %fd60, %fd63, %fd59;
mul.f64 %fd64, %fd1, %fd60;

BB134_15:
mul.lo.s32 %r56, %r7, %r28;
mul.wide.u32 %rd23, %r56, 8;
add.s64 %rd24, %rd5, %rd23;
st.global.f64 [%rd24], %fd64;
mov.u32 %r58, %nctaid.x;
mad.lo.s32 %r66, %r58, %r31, %r7;
setp.lt.u32	%p11, %r66, %r29;
@%p11 bra BB134_4;

BB134_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot135[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<9>;
.reg .f32 %f<2>;
.reg .b32 %r<97>;
.reg .f64 %fd<65>;
.reg .b64 %rd<26>;


mov.u64 %rd25, __local_depot135;
cvta.local.u64 %SP, %rd25;
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r84, 0;
mov.pred %p1, 0;
@%p1 bra BB135_2;

BB135_1:
mul.wide.s32 %rd13, %r84, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r84, %r84, 1;
setp.lt.u32	%p2, %r84, 27;
@%p2 bra BB135_1;

BB135_2:
mov.u32 %r52, %ntid.x;
mov.u32 %r53, %ctaid.x;
mov.u32 %r54, %tid.x;
mad.lo.s32 %r91, %r52, %r53, %r54;
setp.ge.u32	%p3, %r91, %r42;
@%p3 bra BB135_17;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;

BB135_4:
mov.u32 %r86, %r91;
mov.u32 %r10, %r86;
ld.local.u32 %r11, [%rd1+208];
add.s32 %r85, %r11, -1;
mov.u32 %r92, 0;
setp.lt.s32	%p4, %r85, 1;
mov.u32 %r89, %r10;
@%p4 bra BB135_7;

mul.wide.s32 %rd17, %r11, 4;
add.s64 %rd24, %rd1, %rd17;
mov.u32 %r92, 0;
mov.u32 %r90, %r10;

BB135_6:
ld.local.u32 %r57, [%rd24+4];
rem.u32 %r58, %r90, %r57;
ld.local.u32 %r59, [%rd24+104];
mad.lo.s32 %r92, %r59, %r58, %r92;
div.u32 %r90, %r90, %r57;
add.s64 %rd24, %rd24, -4;
add.s32 %r85, %r85, -1;
setp.gt.s32	%p5, %r85, 0;
mov.u32 %r88, %r90;
mov.u32 %r89, %r88;
@%p5 bra BB135_6;

BB135_7:
mov.u32 %r19, %r89;
ld.local.u32 %r60, [%rd1+108];
mad.lo.s32 %r61, %r60, %r19, %r92;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r61, 8;
add.s64 %rd9, %rd18, %rd19;
mul.lo.s32 %r62, %r10, %r33;
mul.wide.u32 %rd20, %r62, 8;
add.s64 %rd21, %rd4, %rd20;
mul.hi.u32 %r21, %r10, %r46;
ld.global.f64 %fd1, [%rd21];
mov.f64 %fd64, 0d0000000000000000;
setp.leu.f64	%p6, %fd1, 0d0000000000000000;
@%p6 bra BB135_16;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r93}, %fd1;
}
{
.reg .b32 %temp; 
mov.b64 {%r94, %temp}, %fd1;
}
mov.u32 %r95, -1023;
setp.gt.s32	%p7, %r93, 1048575;
mov.f64 %fd61, %fd1;
@%p7 bra BB135_10;

mul.f64 %fd2, %fd1, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r93}, %fd2;
}
{
.reg .b32 %temp; 
mov.b64 {%r94, %temp}, %fd2;
}
mov.u32 %r95, -1077;
mov.f64 %fd61, %fd2;

BB135_10:
mov.f64 %fd3, %fd61;
add.s32 %r65, %r93, -1;
setp.lt.u32	%p8, %r65, 2146435071;
@%p8 bra BB135_12;
bra.uni BB135_11;

BB135_12:
shr.u32 %r67, %r93, 20;
add.s32 %r96, %r95, %r67;
and.b32 %r68, %r93, -2146435073;
or.b32 %r69, %r68, 1072693248;
mov.b64 %fd62, {%r94, %r69};
setp.lt.s32	%p10, %r69, 1073127583;
@%p10 bra BB135_14;

{
.reg .b32 %temp; 
mov.b64 {%r70, %temp}, %fd62;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r71}, %fd62;
}
add.s32 %r72, %r71, -1048576;
mov.b64 %fd62, {%r70, %r72};
add.s32 %r96, %r96, 1;

BB135_14:
add.f64 %fd16, %fd62, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd15,%fd16;

	neg.f64 %fd17, %fd16;
mov.f64 %fd18, 0d3FF0000000000000;
fma.rn.f64 %fd19, %fd17, %fd15, %fd18;
fma.rn.f64 %fd20, %fd19, %fd19, %fd19;
fma.rn.f64 %fd21, %fd20, %fd15, %fd15;
add.f64 %fd22, %fd62, 0dBFF0000000000000;
mul.f64 %fd23, %fd22, %fd21;
fma.rn.f64 %fd24, %fd22, %fd21, %fd23;
mul.f64 %fd25, %fd24, %fd24;
mov.f64 %fd26, 0d3ED0EE258B7A8B04;
mov.f64 %fd27, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd28, %fd27, %fd25, %fd26;
mov.f64 %fd29, 0d3EF3B2669F02676F;
fma.rn.f64 %fd30, %fd28, %fd25, %fd29;
mov.f64 %fd31, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd32, %fd30, %fd25, %fd31;
mov.f64 %fd33, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd34, %fd32, %fd25, %fd33;
mov.f64 %fd35, 0d3F624924923BE72D;
fma.rn.f64 %fd36, %fd34, %fd25, %fd35;
mov.f64 %fd37, 0d3F8999999999A3C4;
fma.rn.f64 %fd38, %fd36, %fd25, %fd37;
mov.f64 %fd39, 0d3FB5555555555554;
fma.rn.f64 %fd40, %fd38, %fd25, %fd39;
sub.f64 %fd41, %fd22, %fd24;
add.f64 %fd42, %fd41, %fd41;
neg.f64 %fd43, %fd24;
fma.rn.f64 %fd44, %fd43, %fd22, %fd42;
mul.f64 %fd45, %fd21, %fd44;
mul.f64 %fd46, %fd25, %fd40;
fma.rn.f64 %fd47, %fd46, %fd24, %fd45;
xor.b32 %r73, %r96, -2147483648;
mov.u32 %r74, 1127219200;
mov.b64 %fd48, {%r73, %r74};
mov.u32 %r75, -2147483648;
mov.b64 %fd49, {%r75, %r74};
sub.f64 %fd50, %fd48, %fd49;
mov.f64 %fd51, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd52, %fd50, %fd51, %fd24;
neg.f64 %fd53, %fd50;
fma.rn.f64 %fd54, %fd53, %fd51, %fd52;
sub.f64 %fd55, %fd54, %fd24;
sub.f64 %fd56, %fd47, %fd55;
mov.f64 %fd57, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd58, %fd50, %fd57, %fd56;
add.f64 %fd63, %fd52, %fd58;
bra.uni BB135_15;

BB135_11:
mov.f64 %fd13, 0d7FF0000000000000;
fma.rn.f64 %fd14, %fd3, %fd13, %fd13;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r66}, %fd3;
}
mov.b32 %f1, %r66;
setp.eq.f32	%p9, %f1, 0f00000000;
selp.f64	%fd63, 0dFFF0000000000000, %fd14, %p9;

BB135_15:
ld.f64 %fd59, [%rd9];
sub.f64 %fd60, %fd63, %fd59;
mul.f64 %fd64, %fd1, %fd60;

BB135_16:
add.s32 %r76, %r21, %r10;
shr.u32 %r77, %r76, %r47;
mul.lo.s32 %r78, %r77, %r49;
sub.s32 %r79, %r10, %r78;
mul.lo.s32 %r80, %r79, %r45;
mad.lo.s32 %r81, %r44, %r77, %r80;
mul.wide.u32 %rd22, %r81, 8;
add.s64 %rd23, %rd5, %rd22;
st.global.f64 [%rd23], %fd64;
mov.u32 %r83, %nctaid.x;
mad.lo.s32 %r91, %r83, %r52, %r10;
setp.lt.u32	%p11, %r91, %r42;
@%p11 bra BB135_4;

BB135_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot136[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .b16 %rs<9>;
.reg .f32 %f<2>;
.reg .b32 %r<102>;
.reg .f64 %fd<65>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot136;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r38, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r39, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r76, 0;
mov.pred %p1, 0;
@%p1 bra BB136_2;

BB136_1:
mul.wide.s32 %rd21, %r76, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r76, %r76, 1;
setp.lt.u32	%p2, %r76, 27;
@%p2 bra BB136_1;

BB136_2:
mov.u32 %r77, 0;
@%p1 bra BB136_4;

BB136_3:
mul.wide.s32 %rd25, %r77, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r77, %r77, 1;
setp.lt.u32	%p4, %r77, 27;
@%p4 bra BB136_3;

BB136_4:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r90, %r42, %r43, %r44;
setp.ge.u32	%p5, %r90, %r39;
@%p5 bra BB136_21;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r45, [%rd2+208];
add.s32 %r7, %r45, -1;
mul.wide.s32 %rd29, %r45, 4;
add.s64 %rd9, %rd2, %rd29;

BB136_6:
mov.u32 %r80, %r90;
mov.u32 %r8, %r80;
mov.u64 %rd37, %rd9;
mov.u32 %r47, 0;
mov.u32 %r97, %r47;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r78, %r7;
mov.u32 %r88, %r8;
mov.u32 %r89, %r8;
mov.u32 %r96, %r47;
@%p6 bra BB136_8;

BB136_7:
mov.u32 %r10, %r89;
mov.u32 %r9, %r78;
ld.local.u32 %r48, [%rd37+4];
rem.u32 %r49, %r10, %r48;
ld.local.u32 %r50, [%rd37+104];
mad.lo.s32 %r97, %r50, %r49, %r97;
div.u32 %r13, %r10, %r48;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r78, %r14;
mov.u32 %r88, %r13;
mov.u32 %r89, %r13;
mov.u32 %r91, %r97;
mov.u32 %r96, %r91;
@%p7 bra BB136_7;

BB136_8:
mov.u32 %r16, %r96;
ld.local.u32 %r52, [%rd2+108];
mad.lo.s32 %r53, %r52, %r88, %r16;
ld.local.u64 %rd30, [%rd2];
mul.wide.u32 %rd31, %r53, 8;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r79, %r17, -1;
setp.lt.s32	%p8, %r79, 1;
mov.u32 %r86, %r8;
mov.u32 %r94, %r47;
@%p8 bra BB136_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd38, %rd3, %rd32;
mov.u32 %r95, 0;
mov.u32 %r87, %r8;

BB136_10:
ld.local.u32 %r55, [%rd38+4];
rem.u32 %r56, %r87, %r55;
ld.local.u32 %r57, [%rd38+104];
mad.lo.s32 %r95, %r57, %r56, %r95;
div.u32 %r87, %r87, %r55;
add.s64 %rd38, %rd38, -4;
add.s32 %r79, %r79, -1;
setp.gt.s32	%p9, %r79, 0;
mov.u32 %r86, %r87;
mov.u32 %r94, %r95;
@%p9 bra BB136_10;

BB136_11:
mul.lo.s32 %r58, %r8, %r38;
mul.wide.u32 %rd33, %r58, 8;
add.s64 %rd34, %rd8, %rd33;
ld.local.u32 %r59, [%rd3+108];
mad.lo.s32 %r60, %r59, %r86, %r94;
ld.local.u64 %rd35, [%rd3];
mul.wide.u32 %rd36, %r60, 8;
add.s64 %rd17, %rd35, %rd36;
ld.global.f64 %fd1, [%rd34];
mov.f64 %fd64, 0d0000000000000000;
setp.leu.f64	%p10, %fd1, 0d0000000000000000;
@%p10 bra BB136_20;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r98}, %fd1;
}
{
.reg .b32 %temp; 
mov.b64 {%r99, %temp}, %fd1;
}
mov.u32 %r100, -1023;
setp.gt.s32	%p11, %r98, 1048575;
mov.f64 %fd61, %fd1;
@%p11 bra BB136_14;

mul.f64 %fd2, %fd1, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r98}, %fd2;
}
{
.reg .b32 %temp; 
mov.b64 {%r99, %temp}, %fd2;
}
mov.u32 %r100, -1077;
mov.f64 %fd61, %fd2;

BB136_14:
mov.f64 %fd3, %fd61;
add.s32 %r63, %r98, -1;
setp.lt.u32	%p12, %r63, 2146435071;
@%p12 bra BB136_16;
bra.uni BB136_15;

BB136_16:
shr.u32 %r65, %r98, 20;
add.s32 %r101, %r100, %r65;
and.b32 %r66, %r98, -2146435073;
or.b32 %r67, %r66, 1072693248;
mov.b64 %fd62, {%r99, %r67};
setp.lt.s32	%p14, %r67, 1073127583;
@%p14 bra BB136_18;

{
.reg .b32 %temp; 
mov.b64 {%r68, %temp}, %fd62;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r69}, %fd62;
}
add.s32 %r70, %r69, -1048576;
mov.b64 %fd62, {%r68, %r70};
add.s32 %r101, %r101, 1;

BB136_18:
add.f64 %fd16, %fd62, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd15,%fd16;

	neg.f64 %fd17, %fd16;
mov.f64 %fd18, 0d3FF0000000000000;
fma.rn.f64 %fd19, %fd17, %fd15, %fd18;
fma.rn.f64 %fd20, %fd19, %fd19, %fd19;
fma.rn.f64 %fd21, %fd20, %fd15, %fd15;
add.f64 %fd22, %fd62, 0dBFF0000000000000;
mul.f64 %fd23, %fd22, %fd21;
fma.rn.f64 %fd24, %fd22, %fd21, %fd23;
mul.f64 %fd25, %fd24, %fd24;
mov.f64 %fd26, 0d3ED0EE258B7A8B04;
mov.f64 %fd27, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd28, %fd27, %fd25, %fd26;
mov.f64 %fd29, 0d3EF3B2669F02676F;
fma.rn.f64 %fd30, %fd28, %fd25, %fd29;
mov.f64 %fd31, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd32, %fd30, %fd25, %fd31;
mov.f64 %fd33, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd34, %fd32, %fd25, %fd33;
mov.f64 %fd35, 0d3F624924923BE72D;
fma.rn.f64 %fd36, %fd34, %fd25, %fd35;
mov.f64 %fd37, 0d3F8999999999A3C4;
fma.rn.f64 %fd38, %fd36, %fd25, %fd37;
mov.f64 %fd39, 0d3FB5555555555554;
fma.rn.f64 %fd40, %fd38, %fd25, %fd39;
sub.f64 %fd41, %fd22, %fd24;
add.f64 %fd42, %fd41, %fd41;
neg.f64 %fd43, %fd24;
fma.rn.f64 %fd44, %fd43, %fd22, %fd42;
mul.f64 %fd45, %fd21, %fd44;
mul.f64 %fd46, %fd25, %fd40;
fma.rn.f64 %fd47, %fd46, %fd24, %fd45;
xor.b32 %r71, %r101, -2147483648;
mov.u32 %r72, 1127219200;
mov.b64 %fd48, {%r71, %r72};
mov.u32 %r73, -2147483648;
mov.b64 %fd49, {%r73, %r72};
sub.f64 %fd50, %fd48, %fd49;
mov.f64 %fd51, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd52, %fd50, %fd51, %fd24;
neg.f64 %fd53, %fd50;
fma.rn.f64 %fd54, %fd53, %fd51, %fd52;
sub.f64 %fd55, %fd54, %fd24;
sub.f64 %fd56, %fd47, %fd55;
mov.f64 %fd57, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd58, %fd50, %fd57, %fd56;
add.f64 %fd63, %fd52, %fd58;
bra.uni BB136_19;

BB136_15:
mov.f64 %fd13, 0d7FF0000000000000;
fma.rn.f64 %fd14, %fd3, %fd13, %fd13;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r64}, %fd3;
}
mov.b32 %f1, %r64;
setp.eq.f32	%p13, %f1, 0f00000000;
selp.f64	%fd63, 0dFFF0000000000000, %fd14, %p13;

BB136_19:
ld.f64 %fd59, [%rd13];
sub.f64 %fd60, %fd63, %fd59;
mul.f64 %fd64, %fd1, %fd60;

BB136_20:
st.f64 [%rd17], %fd64;
mov.u32 %r75, %nctaid.x;
mad.lo.s32 %r90, %r75, %r42, %r8;
setp.lt.u32	%p15, %r90, %r39;
@%p15 bra BB136_6;

BB136_21:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot137[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<9>;
.reg .f32 %f<2>;
.reg .b32 %r<99>;
.reg .f64 %fd<65>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot137;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r39, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r40, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r84, 0;
mov.pred %p1, 0;
@%p1 bra BB137_2;

BB137_1:
mul.wide.s32 %rd14, %r84, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r84, %r84, 1;
setp.lt.u32	%p2, %r84, 27;
@%p2 bra BB137_1;

BB137_2:
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r91, %r50, %r51, %r52;
setp.ge.u32	%p3, %r91, %r40;
@%p3 bra BB137_16;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r53, [%rd1+208];
add.s32 %r10, %r53, -1;
mul.wide.s32 %rd18, %r53, 4;
add.s64 %rd6, %rd1, %rd18;

BB137_4:
mov.u32 %r86, %r91;
mov.u32 %r11, %r86;
mov.u64 %rd25, %rd6;
mov.u32 %r93, 0;
mov.u32 %r94, %r93;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r85, %r10;
mov.u32 %r89, %r11;
mov.u32 %r90, %r11;
@%p4 bra BB137_6;

BB137_5:
mov.u32 %r13, %r90;
mov.u32 %r12, %r85;
ld.local.u32 %r56, [%rd25+4];
rem.u32 %r57, %r13, %r56;
ld.local.u32 %r58, [%rd25+104];
mad.lo.s32 %r94, %r58, %r57, %r94;
div.u32 %r16, %r13, %r56;
add.s64 %rd25, %rd25, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r85, %r17;
mov.u32 %r89, %r16;
mov.u32 %r90, %r16;
mov.u32 %r93, %r94;
@%p5 bra BB137_5;

BB137_6:
ld.local.u32 %r59, [%rd1+108];
mad.lo.s32 %r60, %r59, %r89, %r93;
ld.local.u64 %rd19, [%rd1];
mul.wide.u32 %rd20, %r60, 8;
add.s64 %rd10, %rd19, %rd20;
mul.hi.u32 %r61, %r11, %r44;
add.s32 %r62, %r61, %r11;
shr.u32 %r63, %r62, %r45;
mul.lo.s32 %r64, %r63, %r47;
sub.s32 %r65, %r11, %r64;
mul.lo.s32 %r66, %r65, %r43;
mad.lo.s32 %r67, %r42, %r63, %r66;
mul.wide.u32 %rd21, %r67, 8;
add.s64 %rd22, %rd5, %rd21;
ld.global.f64 %fd1, [%rd22];
mov.f64 %fd64, 0d0000000000000000;
setp.leu.f64	%p6, %fd1, 0d0000000000000000;
@%p6 bra BB137_15;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r95}, %fd1;
}
{
.reg .b32 %temp; 
mov.b64 {%r96, %temp}, %fd1;
}
mov.u32 %r97, -1023;
setp.gt.s32	%p7, %r95, 1048575;
mov.f64 %fd61, %fd1;
@%p7 bra BB137_9;

mul.f64 %fd2, %fd1, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r95}, %fd2;
}
{
.reg .b32 %temp; 
mov.b64 {%r96, %temp}, %fd2;
}
mov.u32 %r97, -1077;
mov.f64 %fd61, %fd2;

BB137_9:
mov.f64 %fd3, %fd61;
add.s32 %r70, %r95, -1;
setp.lt.u32	%p8, %r70, 2146435071;
@%p8 bra BB137_11;
bra.uni BB137_10;

BB137_11:
shr.u32 %r72, %r95, 20;
add.s32 %r98, %r97, %r72;
and.b32 %r73, %r95, -2146435073;
or.b32 %r74, %r73, 1072693248;
mov.b64 %fd62, {%r96, %r74};
setp.lt.s32	%p10, %r74, 1073127583;
@%p10 bra BB137_13;

{
.reg .b32 %temp; 
mov.b64 {%r75, %temp}, %fd62;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r76}, %fd62;
}
add.s32 %r77, %r76, -1048576;
mov.b64 %fd62, {%r75, %r77};
add.s32 %r98, %r98, 1;

BB137_13:
add.f64 %fd16, %fd62, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd15,%fd16;

	neg.f64 %fd17, %fd16;
mov.f64 %fd18, 0d3FF0000000000000;
fma.rn.f64 %fd19, %fd17, %fd15, %fd18;
fma.rn.f64 %fd20, %fd19, %fd19, %fd19;
fma.rn.f64 %fd21, %fd20, %fd15, %fd15;
add.f64 %fd22, %fd62, 0dBFF0000000000000;
mul.f64 %fd23, %fd22, %fd21;
fma.rn.f64 %fd24, %fd22, %fd21, %fd23;
mul.f64 %fd25, %fd24, %fd24;
mov.f64 %fd26, 0d3ED0EE258B7A8B04;
mov.f64 %fd27, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd28, %fd27, %fd25, %fd26;
mov.f64 %fd29, 0d3EF3B2669F02676F;
fma.rn.f64 %fd30, %fd28, %fd25, %fd29;
mov.f64 %fd31, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd32, %fd30, %fd25, %fd31;
mov.f64 %fd33, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd34, %fd32, %fd25, %fd33;
mov.f64 %fd35, 0d3F624924923BE72D;
fma.rn.f64 %fd36, %fd34, %fd25, %fd35;
mov.f64 %fd37, 0d3F8999999999A3C4;
fma.rn.f64 %fd38, %fd36, %fd25, %fd37;
mov.f64 %fd39, 0d3FB5555555555554;
fma.rn.f64 %fd40, %fd38, %fd25, %fd39;
sub.f64 %fd41, %fd22, %fd24;
add.f64 %fd42, %fd41, %fd41;
neg.f64 %fd43, %fd24;
fma.rn.f64 %fd44, %fd43, %fd22, %fd42;
mul.f64 %fd45, %fd21, %fd44;
mul.f64 %fd46, %fd25, %fd40;
fma.rn.f64 %fd47, %fd46, %fd24, %fd45;
xor.b32 %r78, %r98, -2147483648;
mov.u32 %r79, 1127219200;
mov.b64 %fd48, {%r78, %r79};
mov.u32 %r80, -2147483648;
mov.b64 %fd49, {%r80, %r79};
sub.f64 %fd50, %fd48, %fd49;
mov.f64 %fd51, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd52, %fd50, %fd51, %fd24;
neg.f64 %fd53, %fd50;
fma.rn.f64 %fd54, %fd53, %fd51, %fd52;
sub.f64 %fd55, %fd54, %fd24;
sub.f64 %fd56, %fd47, %fd55;
mov.f64 %fd57, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd58, %fd50, %fd57, %fd56;
add.f64 %fd63, %fd52, %fd58;
bra.uni BB137_14;

BB137_10:
mov.f64 %fd13, 0d7FF0000000000000;
fma.rn.f64 %fd14, %fd3, %fd13, %fd13;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r71}, %fd3;
}
mov.b32 %f1, %r71;
setp.eq.f32	%p9, %f1, 0f00000000;
selp.f64	%fd63, 0dFFF0000000000000, %fd14, %p9;

BB137_14:
ld.f64 %fd59, [%rd10];
sub.f64 %fd60, %fd63, %fd59;
mul.f64 %fd64, %fd1, %fd60;

BB137_15:
mul.lo.s32 %r81, %r11, %r39;
mul.wide.u32 %rd23, %r81, 8;
add.s64 %rd24, %rd4, %rd23;
st.global.f64 [%rd24], %fd64;
mov.u32 %r83, %nctaid.x;
mad.lo.s32 %r91, %r83, %r50, %r11;
setp.lt.u32	%p11, %r91, %r40;
@%p11 bra BB137_4;

BB137_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot138[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .f32 %f<2>;
.reg .b32 %r<127>;
.reg .f64 %fd<65>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot138;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r66, %r67}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r68, %r69}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r54, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r112, 0;
mov.pred %p1, 0;
@%p1 bra BB138_2;

BB138_1:
mul.wide.s32 %rd14, %r112, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r112, %r112, 1;
setp.lt.u32	%p2, %r112, 27;
@%p2 bra BB138_1;

BB138_2:
mov.u32 %r72, %ntid.x;
mov.u32 %r73, %ctaid.x;
mov.u32 %r74, %tid.x;
mad.lo.s32 %r119, %r72, %r73, %r74;
setp.ge.u32	%p3, %r119, %r54;
@%p3 bra BB138_16;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r75, [%rd1+208];
add.s32 %r14, %r75, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd18, %r75, 4;
add.s64 %rd7, %rd1, %rd18;

BB138_4:
mov.u32 %r114, %r119;
mov.u32 %r16, %r114;
mov.u64 %rd25, %rd7;
mov.u32 %r121, 0;
mov.u32 %r122, %r121;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r113, %r14;
mov.u32 %r117, %r16;
mov.u32 %r118, %r16;
@%p4 bra BB138_6;

BB138_5:
mov.u32 %r18, %r118;
mov.u32 %r17, %r113;
ld.local.u32 %r78, [%rd25+4];
rem.u32 %r79, %r18, %r78;
ld.local.u32 %r80, [%rd25+104];
mad.lo.s32 %r122, %r80, %r79, %r122;
div.u32 %r21, %r18, %r78;
add.s64 %rd25, %rd25, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r113, %r22;
mov.u32 %r117, %r21;
mov.u32 %r118, %r21;
mov.u32 %r121, %r122;
@%p5 bra BB138_5;

BB138_6:
mad.lo.s32 %r25, %r15, %r117, %r121;
mul.hi.u32 %r81, %r16, %r58;
add.s32 %r82, %r81, %r16;
shr.u32 %r83, %r82, %r59;
mul.lo.s32 %r84, %r83, %r61;
sub.s32 %r85, %r16, %r84;
mul.lo.s32 %r86, %r85, %r57;
mad.lo.s32 %r87, %r56, %r83, %r86;
mul.wide.u32 %rd19, %r87, 8;
add.s64 %rd20, %rd4, %rd19;
ld.global.f64 %fd1, [%rd20];
mov.f64 %fd64, 0d0000000000000000;
setp.leu.f64	%p6, %fd1, 0d0000000000000000;
@%p6 bra BB138_15;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r123}, %fd1;
}
{
.reg .b32 %temp; 
mov.b64 {%r124, %temp}, %fd1;
}
mov.u32 %r125, -1023;
setp.gt.s32	%p7, %r123, 1048575;
mov.f64 %fd61, %fd1;
@%p7 bra BB138_9;

mul.f64 %fd2, %fd1, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r123}, %fd2;
}
{
.reg .b32 %temp; 
mov.b64 {%r124, %temp}, %fd2;
}
mov.u32 %r125, -1077;
mov.f64 %fd61, %fd2;

BB138_9:
mov.f64 %fd3, %fd61;
add.s32 %r90, %r123, -1;
setp.lt.u32	%p8, %r90, 2146435071;
@%p8 bra BB138_11;
bra.uni BB138_10;

BB138_11:
shr.u32 %r92, %r123, 20;
add.s32 %r126, %r125, %r92;
and.b32 %r93, %r123, -2146435073;
or.b32 %r94, %r93, 1072693248;
mov.b64 %fd62, {%r124, %r94};
setp.lt.s32	%p10, %r94, 1073127583;
@%p10 bra BB138_13;

{
.reg .b32 %temp; 
mov.b64 {%r95, %temp}, %fd62;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r96}, %fd62;
}
add.s32 %r97, %r96, -1048576;
mov.b64 %fd62, {%r95, %r97};
add.s32 %r126, %r126, 1;

BB138_13:
add.f64 %fd16, %fd62, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd15,%fd16;

	neg.f64 %fd17, %fd16;
mov.f64 %fd18, 0d3FF0000000000000;
fma.rn.f64 %fd19, %fd17, %fd15, %fd18;
fma.rn.f64 %fd20, %fd19, %fd19, %fd19;
fma.rn.f64 %fd21, %fd20, %fd15, %fd15;
add.f64 %fd22, %fd62, 0dBFF0000000000000;
mul.f64 %fd23, %fd22, %fd21;
fma.rn.f64 %fd24, %fd22, %fd21, %fd23;
mul.f64 %fd25, %fd24, %fd24;
mov.f64 %fd26, 0d3ED0EE258B7A8B04;
mov.f64 %fd27, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd28, %fd27, %fd25, %fd26;
mov.f64 %fd29, 0d3EF3B2669F02676F;
fma.rn.f64 %fd30, %fd28, %fd25, %fd29;
mov.f64 %fd31, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd32, %fd30, %fd25, %fd31;
mov.f64 %fd33, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd34, %fd32, %fd25, %fd33;
mov.f64 %fd35, 0d3F624924923BE72D;
fma.rn.f64 %fd36, %fd34, %fd25, %fd35;
mov.f64 %fd37, 0d3F8999999999A3C4;
fma.rn.f64 %fd38, %fd36, %fd25, %fd37;
mov.f64 %fd39, 0d3FB5555555555554;
fma.rn.f64 %fd40, %fd38, %fd25, %fd39;
sub.f64 %fd41, %fd22, %fd24;
add.f64 %fd42, %fd41, %fd41;
neg.f64 %fd43, %fd24;
fma.rn.f64 %fd44, %fd43, %fd22, %fd42;
mul.f64 %fd45, %fd21, %fd44;
mul.f64 %fd46, %fd25, %fd40;
fma.rn.f64 %fd47, %fd46, %fd24, %fd45;
xor.b32 %r98, %r126, -2147483648;
mov.u32 %r99, 1127219200;
mov.b64 %fd48, {%r98, %r99};
mov.u32 %r100, -2147483648;
mov.b64 %fd49, {%r100, %r99};
sub.f64 %fd50, %fd48, %fd49;
mov.f64 %fd51, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd52, %fd50, %fd51, %fd24;
neg.f64 %fd53, %fd50;
fma.rn.f64 %fd54, %fd53, %fd51, %fd52;
sub.f64 %fd55, %fd54, %fd24;
sub.f64 %fd56, %fd47, %fd55;
mov.f64 %fd57, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd58, %fd50, %fd57, %fd56;
add.f64 %fd63, %fd52, %fd58;
bra.uni BB138_14;

BB138_10:
mov.f64 %fd13, 0d7FF0000000000000;
fma.rn.f64 %fd14, %fd3, %fd13, %fd13;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r91}, %fd3;
}
mov.b32 %f1, %r91;
setp.eq.f32	%p9, %f1, 0f00000000;
selp.f64	%fd63, 0dFFF0000000000000, %fd14, %p9;

BB138_14:
mul.wide.u32 %rd21, %r25, 8;
add.s64 %rd22, %rd6, %rd21;
ld.f64 %fd59, [%rd22];
sub.f64 %fd60, %fd63, %fd59;
mul.f64 %fd64, %fd1, %fd60;

BB138_15:
mov.u32 %r111, %ntid.x;
mul.hi.u32 %r110, %r16, %r66;
ld.param.u32 %r109, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
add.s32 %r101, %r110, %r16;
shr.u32 %r102, %r101, %r67;
mul.lo.s32 %r103, %r102, %r69;
sub.s32 %r104, %r16, %r103;
mul.lo.s32 %r105, %r104, %r65;
mad.lo.s32 %r106, %r64, %r102, %r105;
mul.wide.u32 %rd23, %r106, 8;
add.s64 %rd24, %rd5, %rd23;
st.global.f64 [%rd24], %fd64;
mov.u32 %r108, %nctaid.x;
mad.lo.s32 %r119, %r108, %r111, %r16;
setp.lt.u32	%p11, %r119, %r109;
@%p11 bra BB138_4;

BB138_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot139[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .f32 %f<2>;
.reg .b32 %r<128>;
.reg .f64 %fd<65>;
.reg .b64 %rd<41>;


mov.u64 %rd40, __local_depot139;
cvta.local.u64 %SP, %rd40;
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r54, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r102, 0;
mov.pred %p1, 0;
@%p1 bra BB139_2;

BB139_1:
mul.wide.s32 %rd23, %r102, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r102, %r102, 1;
setp.lt.u32	%p2, %r102, 27;
@%p2 bra BB139_1;

BB139_2:
mov.u32 %r103, 0;
@%p1 bra BB139_4;

BB139_3:
mul.wide.s32 %rd27, %r103, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r103, %r103, 1;
setp.lt.u32	%p4, %r103, 27;
@%p4 bra BB139_3;

BB139_4:
mov.u32 %r65, %ntid.x;
mov.u32 %r66, %ctaid.x;
mov.u32 %r67, %tid.x;
mad.lo.s32 %r116, %r65, %r66, %r67;
setp.ge.u32	%p5, %r116, %r54;
@%p5 bra BB139_20;

cvta.to.global.u64 %rd8, %rd20;
ld.local.u32 %r68, [%rd2+208];
add.s32 %r11, %r68, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r69, [%rd3+208];
add.s32 %r13, %r69, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd31, %r68, 4;
add.s64 %rd11, %rd2, %rd31;
mul.wide.s32 %rd32, %r69, 4;
add.s64 %rd12, %rd3, %rd32;

BB139_6:
mov.u32 %r106, %r116;
mov.u32 %r15, %r106;
mov.u64 %rd38, %rd11;
mov.u32 %r71, 0;
mov.u32 %r123, %r71;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r104, %r11;
mov.u32 %r114, %r15;
mov.u32 %r115, %r15;
mov.u32 %r122, %r71;
@%p6 bra BB139_8;

BB139_7:
mov.u32 %r17, %r115;
mov.u32 %r16, %r104;
ld.local.u32 %r72, [%rd38+4];
rem.u32 %r73, %r17, %r72;
ld.local.u32 %r74, [%rd38+104];
mad.lo.s32 %r123, %r74, %r73, %r123;
div.u32 %r20, %r17, %r72;
add.s64 %rd38, %rd38, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r104, %r21;
mov.u32 %r114, %r20;
mov.u32 %r115, %r20;
mov.u32 %r117, %r123;
mov.u32 %r122, %r117;
@%p7 bra BB139_7;

BB139_8:
mov.u32 %r23, %r122;
mov.u64 %rd39, %rd12;
mad.lo.s32 %r24, %r12, %r114, %r23;
mul.hi.u32 %r25, %r15, %r58;
mov.u32 %r121, %r71;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r105, %r13;
mov.u32 %r113, %r15;
mov.u32 %r112, %r15;
mov.u32 %r120, %r71;
@%p8 bra BB139_10;

BB139_9:
mov.u32 %r26, %r105;
ld.local.u32 %r77, [%rd39+4];
rem.u32 %r78, %r113, %r77;
ld.local.u32 %r79, [%rd39+104];
mad.lo.s32 %r121, %r79, %r78, %r121;
div.u32 %r113, %r113, %r77;
add.s64 %rd39, %rd39, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r105, %r31;
mov.u32 %r112, %r113;
mov.u32 %r120, %r121;
@%p9 bra BB139_9;

BB139_10:
mul.wide.u32 %rd33, %r24, 8;
add.s64 %rd19, %rd9, %rd33;
add.s32 %r80, %r25, %r15;
shr.u32 %r81, %r80, %r59;
mul.lo.s32 %r82, %r81, %r61;
sub.s32 %r83, %r15, %r82;
mul.lo.s32 %r84, %r83, %r57;
mad.lo.s32 %r85, %r56, %r81, %r84;
mul.wide.u32 %rd34, %r85, 8;
add.s64 %rd35, %rd8, %rd34;
mad.lo.s32 %r34, %r14, %r112, %r120;
ld.global.f64 %fd1, [%rd35];
mov.f64 %fd64, 0d0000000000000000;
setp.leu.f64	%p10, %fd1, 0d0000000000000000;
@%p10 bra BB139_19;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r124}, %fd1;
}
{
.reg .b32 %temp; 
mov.b64 {%r125, %temp}, %fd1;
}
mov.u32 %r126, -1023;
setp.gt.s32	%p11, %r124, 1048575;
mov.f64 %fd61, %fd1;
@%p11 bra BB139_13;

mul.f64 %fd2, %fd1, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r124}, %fd2;
}
{
.reg .b32 %temp; 
mov.b64 {%r125, %temp}, %fd2;
}
mov.u32 %r126, -1077;
mov.f64 %fd61, %fd2;

BB139_13:
mov.f64 %fd3, %fd61;
add.s32 %r88, %r124, -1;
setp.lt.u32	%p12, %r88, 2146435071;
@%p12 bra BB139_15;
bra.uni BB139_14;

BB139_15:
shr.u32 %r90, %r124, 20;
add.s32 %r127, %r126, %r90;
and.b32 %r91, %r124, -2146435073;
or.b32 %r92, %r91, 1072693248;
mov.b64 %fd62, {%r125, %r92};
setp.lt.s32	%p14, %r92, 1073127583;
@%p14 bra BB139_17;

{
.reg .b32 %temp; 
mov.b64 {%r93, %temp}, %fd62;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r94}, %fd62;
}
add.s32 %r95, %r94, -1048576;
mov.b64 %fd62, {%r93, %r95};
add.s32 %r127, %r127, 1;

BB139_17:
add.f64 %fd16, %fd62, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd15,%fd16;

	neg.f64 %fd17, %fd16;
mov.f64 %fd18, 0d3FF0000000000000;
fma.rn.f64 %fd19, %fd17, %fd15, %fd18;
fma.rn.f64 %fd20, %fd19, %fd19, %fd19;
fma.rn.f64 %fd21, %fd20, %fd15, %fd15;
add.f64 %fd22, %fd62, 0dBFF0000000000000;
mul.f64 %fd23, %fd22, %fd21;
fma.rn.f64 %fd24, %fd22, %fd21, %fd23;
mul.f64 %fd25, %fd24, %fd24;
mov.f64 %fd26, 0d3ED0EE258B7A8B04;
mov.f64 %fd27, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd28, %fd27, %fd25, %fd26;
mov.f64 %fd29, 0d3EF3B2669F02676F;
fma.rn.f64 %fd30, %fd28, %fd25, %fd29;
mov.f64 %fd31, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd32, %fd30, %fd25, %fd31;
mov.f64 %fd33, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd34, %fd32, %fd25, %fd33;
mov.f64 %fd35, 0d3F624924923BE72D;
fma.rn.f64 %fd36, %fd34, %fd25, %fd35;
mov.f64 %fd37, 0d3F8999999999A3C4;
fma.rn.f64 %fd38, %fd36, %fd25, %fd37;
mov.f64 %fd39, 0d3FB5555555555554;
fma.rn.f64 %fd40, %fd38, %fd25, %fd39;
sub.f64 %fd41, %fd22, %fd24;
add.f64 %fd42, %fd41, %fd41;
neg.f64 %fd43, %fd24;
fma.rn.f64 %fd44, %fd43, %fd22, %fd42;
mul.f64 %fd45, %fd21, %fd44;
mul.f64 %fd46, %fd25, %fd40;
fma.rn.f64 %fd47, %fd46, %fd24, %fd45;
xor.b32 %r96, %r127, -2147483648;
mov.u32 %r97, 1127219200;
mov.b64 %fd48, {%r96, %r97};
mov.u32 %r98, -2147483648;
mov.b64 %fd49, {%r98, %r97};
sub.f64 %fd50, %fd48, %fd49;
mov.f64 %fd51, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd52, %fd50, %fd51, %fd24;
neg.f64 %fd53, %fd50;
fma.rn.f64 %fd54, %fd53, %fd51, %fd52;
sub.f64 %fd55, %fd54, %fd24;
sub.f64 %fd56, %fd47, %fd55;
mov.f64 %fd57, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd58, %fd50, %fd57, %fd56;
add.f64 %fd63, %fd52, %fd58;
bra.uni BB139_18;

BB139_14:
mov.f64 %fd13, 0d7FF0000000000000;
fma.rn.f64 %fd14, %fd3, %fd13, %fd13;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r89}, %fd3;
}
mov.b32 %f1, %r89;
setp.eq.f32	%p13, %f1, 0f00000000;
selp.f64	%fd63, 0dFFF0000000000000, %fd14, %p13;

BB139_18:
ld.f64 %fd59, [%rd19];
sub.f64 %fd60, %fd63, %fd59;
mul.f64 %fd64, %fd1, %fd60;

BB139_19:
ld.param.u32 %r101, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mul.wide.u32 %rd36, %r34, 8;
add.s64 %rd37, %rd10, %rd36;
st.f64 [%rd37], %fd64;
mov.u32 %r100, %nctaid.x;
mad.lo.s32 %r116, %r100, %r65, %r15;
setp.lt.u32	%p15, %r116, %r101;
@%p15 bra BB139_6;

BB139_20:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot140[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .b16 %rs<9>;
.reg .f32 %f<2>;
.reg .b32 %r<102>;
.reg .f64 %fd<65>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot140;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r38, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r39, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r76, 0;
mov.pred %p1, 0;
@%p1 bra BB140_2;

BB140_1:
mul.wide.s32 %rd20, %r76, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r76, %r76, 1;
setp.lt.u32	%p2, %r76, 27;
@%p2 bra BB140_1;

BB140_2:
mov.u32 %r77, 0;
@%p1 bra BB140_4;

BB140_3:
mul.wide.s32 %rd24, %r77, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r77, %r77, 1;
setp.lt.u32	%p4, %r77, 27;
@%p4 bra BB140_3;

BB140_4:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r90, %r42, %r43, %r44;
setp.ge.u32	%p5, %r90, %r39;
@%p5 bra BB140_21;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r45, [%rd2+208];
add.s32 %r7, %r45, -1;
mul.wide.s32 %rd28, %r45, 4;
add.s64 %rd9, %rd2, %rd28;

BB140_6:
mov.u32 %r80, %r90;
mov.u32 %r8, %r80;
mov.u64 %rd37, %rd9;
mov.u32 %r47, 0;
mov.u32 %r97, %r47;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r78, %r7;
mov.u32 %r88, %r8;
mov.u32 %r89, %r8;
mov.u32 %r96, %r47;
@%p6 bra BB140_8;

BB140_7:
mov.u32 %r10, %r89;
mov.u32 %r9, %r78;
ld.local.u32 %r48, [%rd37+4];
rem.u32 %r49, %r10, %r48;
ld.local.u32 %r50, [%rd37+104];
mad.lo.s32 %r97, %r50, %r49, %r97;
div.u32 %r13, %r10, %r48;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r78, %r14;
mov.u32 %r88, %r13;
mov.u32 %r89, %r13;
mov.u32 %r91, %r97;
mov.u32 %r96, %r91;
@%p7 bra BB140_7;

BB140_8:
mov.u32 %r16, %r96;
ld.local.u32 %r52, [%rd2+108];
mad.lo.s32 %r53, %r52, %r88, %r16;
ld.local.u64 %rd29, [%rd2];
mul.wide.u32 %rd30, %r53, 8;
add.s64 %rd13, %rd29, %rd30;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r79, %r17, -1;
setp.lt.s32	%p8, %r79, 1;
mov.u32 %r86, %r8;
mov.u32 %r94, %r47;
@%p8 bra BB140_11;

mul.wide.s32 %rd31, %r17, 4;
add.s64 %rd38, %rd3, %rd31;
mov.u32 %r95, 0;
mov.u32 %r87, %r8;

BB140_10:
ld.local.u32 %r55, [%rd38+4];
rem.u32 %r56, %r87, %r55;
ld.local.u32 %r57, [%rd38+104];
mad.lo.s32 %r95, %r57, %r56, %r95;
div.u32 %r87, %r87, %r55;
add.s64 %rd38, %rd38, -4;
add.s32 %r79, %r79, -1;
setp.gt.s32	%p9, %r79, 0;
mov.u32 %r86, %r87;
mov.u32 %r94, %r95;
@%p9 bra BB140_10;

BB140_11:
ld.local.u32 %r58, [%rd3+108];
mad.lo.s32 %r59, %r58, %r86, %r94;
ld.local.u64 %rd32, [%rd3];
mul.wide.u32 %rd33, %r59, 8;
add.s64 %rd34, %rd32, %rd33;
ld.f64 %fd1, [%rd34];
mov.f64 %fd64, 0d0000000000000000;
setp.leu.f64	%p10, %fd1, 0d0000000000000000;
@%p10 bra BB140_20;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r98}, %fd1;
}
{
.reg .b32 %temp; 
mov.b64 {%r99, %temp}, %fd1;
}
mov.u32 %r100, -1023;
setp.gt.s32	%p11, %r98, 1048575;
mov.f64 %fd61, %fd1;
@%p11 bra BB140_14;

mul.f64 %fd2, %fd1, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r98}, %fd2;
}
{
.reg .b32 %temp; 
mov.b64 {%r99, %temp}, %fd2;
}
mov.u32 %r100, -1077;
mov.f64 %fd61, %fd2;

BB140_14:
mov.f64 %fd3, %fd61;
add.s32 %r62, %r98, -1;
setp.lt.u32	%p12, %r62, 2146435071;
@%p12 bra BB140_16;
bra.uni BB140_15;

BB140_16:
shr.u32 %r64, %r98, 20;
add.s32 %r101, %r100, %r64;
and.b32 %r65, %r98, -2146435073;
or.b32 %r66, %r65, 1072693248;
mov.b64 %fd62, {%r99, %r66};
setp.lt.s32	%p14, %r66, 1073127583;
@%p14 bra BB140_18;

{
.reg .b32 %temp; 
mov.b64 {%r67, %temp}, %fd62;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r68}, %fd62;
}
add.s32 %r69, %r68, -1048576;
mov.b64 %fd62, {%r67, %r69};
add.s32 %r101, %r101, 1;

BB140_18:
add.f64 %fd16, %fd62, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd15,%fd16;

	neg.f64 %fd17, %fd16;
mov.f64 %fd18, 0d3FF0000000000000;
fma.rn.f64 %fd19, %fd17, %fd15, %fd18;
fma.rn.f64 %fd20, %fd19, %fd19, %fd19;
fma.rn.f64 %fd21, %fd20, %fd15, %fd15;
add.f64 %fd22, %fd62, 0dBFF0000000000000;
mul.f64 %fd23, %fd22, %fd21;
fma.rn.f64 %fd24, %fd22, %fd21, %fd23;
mul.f64 %fd25, %fd24, %fd24;
mov.f64 %fd26, 0d3ED0EE258B7A8B04;
mov.f64 %fd27, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd28, %fd27, %fd25, %fd26;
mov.f64 %fd29, 0d3EF3B2669F02676F;
fma.rn.f64 %fd30, %fd28, %fd25, %fd29;
mov.f64 %fd31, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd32, %fd30, %fd25, %fd31;
mov.f64 %fd33, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd34, %fd32, %fd25, %fd33;
mov.f64 %fd35, 0d3F624924923BE72D;
fma.rn.f64 %fd36, %fd34, %fd25, %fd35;
mov.f64 %fd37, 0d3F8999999999A3C4;
fma.rn.f64 %fd38, %fd36, %fd25, %fd37;
mov.f64 %fd39, 0d3FB5555555555554;
fma.rn.f64 %fd40, %fd38, %fd25, %fd39;
sub.f64 %fd41, %fd22, %fd24;
add.f64 %fd42, %fd41, %fd41;
neg.f64 %fd43, %fd24;
fma.rn.f64 %fd44, %fd43, %fd22, %fd42;
mul.f64 %fd45, %fd21, %fd44;
mul.f64 %fd46, %fd25, %fd40;
fma.rn.f64 %fd47, %fd46, %fd24, %fd45;
xor.b32 %r70, %r101, -2147483648;
mov.u32 %r71, 1127219200;
mov.b64 %fd48, {%r70, %r71};
mov.u32 %r72, -2147483648;
mov.b64 %fd49, {%r72, %r71};
sub.f64 %fd50, %fd48, %fd49;
mov.f64 %fd51, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd52, %fd50, %fd51, %fd24;
neg.f64 %fd53, %fd50;
fma.rn.f64 %fd54, %fd53, %fd51, %fd52;
sub.f64 %fd55, %fd54, %fd24;
sub.f64 %fd56, %fd47, %fd55;
mov.f64 %fd57, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd58, %fd50, %fd57, %fd56;
add.f64 %fd63, %fd52, %fd58;
bra.uni BB140_19;

BB140_15:
mov.f64 %fd13, 0d7FF0000000000000;
fma.rn.f64 %fd14, %fd3, %fd13, %fd13;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r63}, %fd3;
}
mov.b32 %f1, %r63;
setp.eq.f32	%p13, %f1, 0f00000000;
selp.f64	%fd63, 0dFFF0000000000000, %fd14, %p13;

BB140_19:
ld.f64 %fd59, [%rd13];
sub.f64 %fd60, %fd63, %fd59;
mul.f64 %fd64, %fd1, %fd60;

BB140_20:
mul.lo.s32 %r73, %r8, %r38;
mul.wide.u32 %rd35, %r73, 8;
add.s64 %rd36, %rd8, %rd35;
st.global.f64 [%rd36], %fd64;
mov.u32 %r75, %nctaid.x;
mad.lo.s32 %r90, %r75, %r42, %r8;
setp.lt.u32	%p15, %r90, %r39;
@%p15 bra BB140_6;

BB140_21:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot141[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .f32 %f<2>;
.reg .b32 %r<129>;
.reg .f64 %fd<65>;
.reg .b64 %rd<41>;


mov.u64 %rd40, __local_depot141;
cvta.local.u64 %SP, %rd40;
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r59, %r60}, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r53, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r103, 0;
mov.pred %p1, 0;
@%p1 bra BB141_2;

BB141_1:
mul.wide.s32 %rd22, %r103, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r103, %r103, 1;
setp.lt.u32	%p2, %r103, 27;
@%p2 bra BB141_1;

BB141_2:
mov.u32 %r104, 0;
@%p1 bra BB141_4;

BB141_3:
mul.wide.s32 %rd26, %r104, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r104, %r104, 1;
setp.lt.u32	%p4, %r104, 27;
@%p4 bra BB141_3;

BB141_4:
mov.u32 %r64, %ntid.x;
mov.u32 %r65, %ctaid.x;
mov.u32 %r66, %tid.x;
mad.lo.s32 %r117, %r64, %r65, %r66;
setp.ge.u32	%p5, %r117, %r53;
@%p5 bra BB141_20;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r67, [%rd2+208];
add.s32 %r11, %r67, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r68, [%rd3+208];
add.s32 %r13, %r68, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd30, %r67, 4;
add.s64 %rd11, %rd2, %rd30;
mul.wide.s32 %rd31, %r68, 4;
add.s64 %rd12, %rd3, %rd31;

BB141_6:
mov.u32 %r107, %r117;
mov.u32 %r15, %r107;
mov.u64 %rd38, %rd11;
mov.u32 %r70, 0;
mov.u32 %r124, %r70;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r105, %r11;
mov.u32 %r115, %r15;
mov.u32 %r116, %r15;
mov.u32 %r123, %r70;
@%p6 bra BB141_8;

BB141_7:
mov.u32 %r17, %r116;
mov.u32 %r16, %r105;
ld.local.u32 %r71, [%rd38+4];
rem.u32 %r72, %r17, %r71;
ld.local.u32 %r73, [%rd38+104];
mad.lo.s32 %r124, %r73, %r72, %r124;
div.u32 %r20, %r17, %r71;
add.s64 %rd38, %rd38, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r105, %r21;
mov.u32 %r115, %r20;
mov.u32 %r116, %r20;
mov.u32 %r118, %r124;
mov.u32 %r123, %r118;
@%p7 bra BB141_7;

BB141_8:
mov.u32 %r23, %r123;
mov.u64 %rd39, %rd12;
mad.lo.s32 %r24, %r12, %r115, %r23;
mov.u32 %r122, %r70;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r106, %r13;
mov.u32 %r114, %r15;
mov.u32 %r113, %r15;
mov.u32 %r121, %r70;
@%p8 bra BB141_10;

BB141_9:
mov.u32 %r25, %r106;
ld.local.u32 %r76, [%rd39+4];
rem.u32 %r77, %r114, %r76;
ld.local.u32 %r78, [%rd39+104];
mad.lo.s32 %r122, %r78, %r77, %r122;
div.u32 %r114, %r114, %r76;
add.s64 %rd39, %rd39, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r106, %r30;
mov.u32 %r113, %r114;
mov.u32 %r121, %r122;
@%p9 bra BB141_9;

BB141_10:
mad.lo.s32 %r79, %r14, %r113, %r121;
mul.wide.u32 %rd32, %r79, 8;
add.s64 %rd33, %rd10, %rd32;
ld.f64 %fd1, [%rd33];
mov.f64 %fd64, 0d0000000000000000;
setp.leu.f64	%p10, %fd1, 0d0000000000000000;
@%p10 bra BB141_19;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r125}, %fd1;
}
{
.reg .b32 %temp; 
mov.b64 {%r126, %temp}, %fd1;
}
mov.u32 %r127, -1023;
setp.gt.s32	%p11, %r125, 1048575;
mov.f64 %fd61, %fd1;
@%p11 bra BB141_13;

mul.f64 %fd2, %fd1, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r125}, %fd2;
}
{
.reg .b32 %temp; 
mov.b64 {%r126, %temp}, %fd2;
}
mov.u32 %r127, -1077;
mov.f64 %fd61, %fd2;

BB141_13:
mov.f64 %fd3, %fd61;
add.s32 %r82, %r125, -1;
setp.lt.u32	%p12, %r82, 2146435071;
@%p12 bra BB141_15;
bra.uni BB141_14;

BB141_15:
shr.u32 %r84, %r125, 20;
add.s32 %r128, %r127, %r84;
and.b32 %r85, %r125, -2146435073;
or.b32 %r86, %r85, 1072693248;
mov.b64 %fd62, {%r126, %r86};
setp.lt.s32	%p14, %r86, 1073127583;
@%p14 bra BB141_17;

{
.reg .b32 %temp; 
mov.b64 {%r87, %temp}, %fd62;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r88}, %fd62;
}
add.s32 %r89, %r88, -1048576;
mov.b64 %fd62, {%r87, %r89};
add.s32 %r128, %r128, 1;

BB141_17:
add.f64 %fd16, %fd62, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd15,%fd16;

	neg.f64 %fd17, %fd16;
mov.f64 %fd18, 0d3FF0000000000000;
fma.rn.f64 %fd19, %fd17, %fd15, %fd18;
fma.rn.f64 %fd20, %fd19, %fd19, %fd19;
fma.rn.f64 %fd21, %fd20, %fd15, %fd15;
add.f64 %fd22, %fd62, 0dBFF0000000000000;
mul.f64 %fd23, %fd22, %fd21;
fma.rn.f64 %fd24, %fd22, %fd21, %fd23;
mul.f64 %fd25, %fd24, %fd24;
mov.f64 %fd26, 0d3ED0EE258B7A8B04;
mov.f64 %fd27, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd28, %fd27, %fd25, %fd26;
mov.f64 %fd29, 0d3EF3B2669F02676F;
fma.rn.f64 %fd30, %fd28, %fd25, %fd29;
mov.f64 %fd31, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd32, %fd30, %fd25, %fd31;
mov.f64 %fd33, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd34, %fd32, %fd25, %fd33;
mov.f64 %fd35, 0d3F624924923BE72D;
fma.rn.f64 %fd36, %fd34, %fd25, %fd35;
mov.f64 %fd37, 0d3F8999999999A3C4;
fma.rn.f64 %fd38, %fd36, %fd25, %fd37;
mov.f64 %fd39, 0d3FB5555555555554;
fma.rn.f64 %fd40, %fd38, %fd25, %fd39;
sub.f64 %fd41, %fd22, %fd24;
add.f64 %fd42, %fd41, %fd41;
neg.f64 %fd43, %fd24;
fma.rn.f64 %fd44, %fd43, %fd22, %fd42;
mul.f64 %fd45, %fd21, %fd44;
mul.f64 %fd46, %fd25, %fd40;
fma.rn.f64 %fd47, %fd46, %fd24, %fd45;
xor.b32 %r90, %r128, -2147483648;
mov.u32 %r91, 1127219200;
mov.b64 %fd48, {%r90, %r91};
mov.u32 %r92, -2147483648;
mov.b64 %fd49, {%r92, %r91};
sub.f64 %fd50, %fd48, %fd49;
mov.f64 %fd51, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd52, %fd50, %fd51, %fd24;
neg.f64 %fd53, %fd50;
fma.rn.f64 %fd54, %fd53, %fd51, %fd52;
sub.f64 %fd55, %fd54, %fd24;
sub.f64 %fd56, %fd47, %fd55;
mov.f64 %fd57, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd58, %fd50, %fd57, %fd56;
add.f64 %fd63, %fd52, %fd58;
bra.uni BB141_18;

BB141_14:
mov.f64 %fd13, 0d7FF0000000000000;
fma.rn.f64 %fd14, %fd3, %fd13, %fd13;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r83}, %fd3;
}
mov.b32 %f1, %r83;
setp.eq.f32	%p13, %f1, 0f00000000;
selp.f64	%fd63, 0dFFF0000000000000, %fd14, %p13;

BB141_18:
mul.wide.u32 %rd34, %r24, 8;
add.s64 %rd35, %rd9, %rd34;
ld.f64 %fd59, [%rd35];
sub.f64 %fd60, %fd63, %fd59;
mul.f64 %fd64, %fd1, %fd60;

BB141_19:
mul.hi.u32 %r102, %r15, %r57;
ld.param.u32 %r101, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
add.s32 %r93, %r102, %r15;
shr.u32 %r94, %r93, %r58;
mul.lo.s32 %r95, %r94, %r60;
sub.s32 %r96, %r15, %r95;
mul.lo.s32 %r97, %r96, %r56;
mad.lo.s32 %r98, %r55, %r94, %r97;
mul.wide.u32 %rd36, %r98, 8;
add.s64 %rd37, %rd8, %rd36;
st.global.f64 [%rd37], %fd64;
mov.u32 %r100, %nctaid.x;
mad.lo.s32 %r117, %r100, %r64, %r15;
setp.lt.u32	%p15, %r117, %r101;
@%p15 bra BB141_6;

BB141_20:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot142[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .f32 %f<2>;
.reg .b32 %r<131>;
.reg .f64 %fd<65>;
.reg .b64 %rd<55>;


mov.u64 %rd54, __local_depot142;
cvta.local.u64 %SP, %rd54;
ld.param.u32 %r53, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd28, %SP, 216;
cvta.to.local.u64 %rd3, %rd28;
add.u64 %rd29, %SP, 432;
cvta.to.local.u64 %rd4, %rd29;
add.u64 %rd30, %SP, 0;
cvta.to.local.u64 %rd5, %rd30;
mov.u32 %r94, 0;
mov.pred %p1, 0;
@%p1 bra BB142_2;

BB142_1:
mul.wide.s32 %rd31, %r94, 8;
add.s64 %rd32, %rd6, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd3, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r94, %r94, 1;
setp.lt.u32	%p2, %r94, 27;
@%p2 bra BB142_1;

BB142_2:
mov.u32 %r95, 0;
@%p1 bra BB142_4;

BB142_3:
mul.wide.s32 %rd35, %r95, 8;
add.s64 %rd36, %rd1, %rd35;
ld.param.u64 %rd37, [%rd36];
add.s64 %rd38, %rd4, %rd35;
st.local.u64 [%rd38], %rd37;
add.s32 %r95, %r95, 1;
setp.lt.u32	%p4, %r95, 27;
@%p4 bra BB142_3;

BB142_4:
mov.u32 %r96, 0;
@%p1 bra BB142_6;

BB142_5:
mul.wide.s32 %rd39, %r96, 8;
add.s64 %rd40, %rd2, %rd39;
ld.param.u64 %rd41, [%rd40];
add.s64 %rd42, %rd5, %rd39;
st.local.u64 [%rd42], %rd41;
add.s32 %r96, %r96, 1;
setp.lt.u32	%p6, %r96, 27;
@%p6 bra BB142_5;

BB142_6:
mov.u32 %r57, %ntid.x;
mov.u32 %r58, %ctaid.x;
mov.u32 %r59, %tid.x;
mad.lo.s32 %r115, %r57, %r58, %r59;
setp.ge.u32	%p7, %r115, %r53;
@%p7 bra BB142_24;

ld.local.u32 %r60, [%rd3+208];
add.s32 %r8, %r60, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd12, [%rd3];
ld.local.u32 %r61, [%rd4+208];
add.s32 %r10, %r61, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd13, [%rd4];
ld.local.u32 %r62, [%rd5+208];
add.s32 %r12, %r62, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd14, [%rd5];
mul.wide.s32 %rd43, %r60, 4;
add.s64 %rd15, %rd3, %rd43;
mul.wide.s32 %rd44, %r61, 4;
add.s64 %rd16, %rd4, %rd44;
mul.wide.s32 %rd45, %r62, 4;
add.s64 %rd17, %rd5, %rd45;

BB142_8:
mov.u32 %r100, %r115;
mov.u32 %r14, %r100;
mov.u64 %rd51, %rd15;
mov.u32 %r64, 0;
mov.u32 %r126, %r64;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r97, %r8;
mov.u32 %r113, %r14;
mov.u32 %r114, %r14;
mov.u32 %r125, %r64;
@%p8 bra BB142_10;

BB142_9:
mov.u32 %r16, %r114;
mov.u32 %r15, %r97;
ld.local.u32 %r65, [%rd51+4];
rem.u32 %r66, %r16, %r65;
ld.local.u32 %r67, [%rd51+104];
mad.lo.s32 %r126, %r67, %r66, %r126;
div.u32 %r19, %r16, %r65;
add.s64 %rd51, %rd51, -4;
add.s32 %r20, %r15, -1;
setp.gt.s32	%p9, %r20, 0;
mov.u32 %r97, %r20;
mov.u32 %r113, %r19;
mov.u32 %r114, %r19;
mov.u32 %r116, %r126;
mov.u32 %r125, %r116;
@%p9 bra BB142_9;

BB142_10:
mov.u32 %r22, %r125;
mov.u64 %rd52, %rd16;
mad.lo.s32 %r23, %r9, %r113, %r22;
mov.u32 %r124, %r64;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r98, %r10;
mov.u32 %r112, %r14;
mov.u32 %r111, %r14;
mov.u32 %r123, %r64;
@%p10 bra BB142_12;

BB142_11:
mov.u32 %r24, %r98;
ld.local.u32 %r70, [%rd52+4];
rem.u32 %r71, %r112, %r70;
ld.local.u32 %r72, [%rd52+104];
mad.lo.s32 %r124, %r72, %r71, %r124;
div.u32 %r112, %r112, %r70;
add.s64 %rd52, %rd52, -4;
add.s32 %r29, %r24, -1;
setp.gt.s32	%p11, %r29, 0;
mov.u32 %r98, %r29;
mov.u32 %r111, %r112;
mov.u32 %r123, %r124;
@%p11 bra BB142_11;

BB142_12:
mul.wide.u32 %rd46, %r23, 8;
add.s64 %rd24, %rd12, %rd46;
mov.u64 %rd53, %rd17;
mad.lo.s32 %r32, %r11, %r111, %r123;
mov.u32 %r122, %r64;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r99, %r12;
mov.u32 %r110, %r14;
mov.u32 %r109, %r14;
mov.u32 %r121, %r64;
@%p12 bra BB142_14;

BB142_13:
mov.u32 %r33, %r99;
ld.local.u32 %r75, [%rd53+4];
rem.u32 %r76, %r110, %r75;
ld.local.u32 %r77, [%rd53+104];
mad.lo.s32 %r122, %r77, %r76, %r122;
div.u32 %r110, %r110, %r75;
add.s64 %rd53, %rd53, -4;
add.s32 %r38, %r33, -1;
setp.gt.s32	%p13, %r38, 0;
mov.u32 %r99, %r38;
mov.u32 %r109, %r110;
mov.u32 %r121, %r122;
@%p13 bra BB142_13;

BB142_14:
mul.wide.u32 %rd47, %r32, 8;
add.s64 %rd48, %rd13, %rd47;
mad.lo.s32 %r41, %r13, %r109, %r121;
ld.f64 %fd1, [%rd48];
mov.f64 %fd64, 0d0000000000000000;
setp.leu.f64	%p14, %fd1, 0d0000000000000000;
@%p14 bra BB142_23;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r127}, %fd1;
}
{
.reg .b32 %temp; 
mov.b64 {%r128, %temp}, %fd1;
}
mov.u32 %r129, -1023;
setp.gt.s32	%p15, %r127, 1048575;
mov.f64 %fd61, %fd1;
@%p15 bra BB142_17;

mul.f64 %fd2, %fd1, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r127}, %fd2;
}
{
.reg .b32 %temp; 
mov.b64 {%r128, %temp}, %fd2;
}
mov.u32 %r129, -1077;
mov.f64 %fd61, %fd2;

BB142_17:
mov.f64 %fd3, %fd61;
add.s32 %r80, %r127, -1;
setp.lt.u32	%p16, %r80, 2146435071;
@%p16 bra BB142_19;
bra.uni BB142_18;

BB142_19:
shr.u32 %r82, %r127, 20;
add.s32 %r130, %r129, %r82;
and.b32 %r83, %r127, -2146435073;
or.b32 %r84, %r83, 1072693248;
mov.b64 %fd62, {%r128, %r84};
setp.lt.s32	%p18, %r84, 1073127583;
@%p18 bra BB142_21;

{
.reg .b32 %temp; 
mov.b64 {%r85, %temp}, %fd62;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r86}, %fd62;
}
add.s32 %r87, %r86, -1048576;
mov.b64 %fd62, {%r85, %r87};
add.s32 %r130, %r130, 1;

BB142_21:
add.f64 %fd16, %fd62, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd15,%fd16;

	neg.f64 %fd17, %fd16;
mov.f64 %fd18, 0d3FF0000000000000;
fma.rn.f64 %fd19, %fd17, %fd15, %fd18;
fma.rn.f64 %fd20, %fd19, %fd19, %fd19;
fma.rn.f64 %fd21, %fd20, %fd15, %fd15;
add.f64 %fd22, %fd62, 0dBFF0000000000000;
mul.f64 %fd23, %fd22, %fd21;
fma.rn.f64 %fd24, %fd22, %fd21, %fd23;
mul.f64 %fd25, %fd24, %fd24;
mov.f64 %fd26, 0d3ED0EE258B7A8B04;
mov.f64 %fd27, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd28, %fd27, %fd25, %fd26;
mov.f64 %fd29, 0d3EF3B2669F02676F;
fma.rn.f64 %fd30, %fd28, %fd25, %fd29;
mov.f64 %fd31, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd32, %fd30, %fd25, %fd31;
mov.f64 %fd33, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd34, %fd32, %fd25, %fd33;
mov.f64 %fd35, 0d3F624924923BE72D;
fma.rn.f64 %fd36, %fd34, %fd25, %fd35;
mov.f64 %fd37, 0d3F8999999999A3C4;
fma.rn.f64 %fd38, %fd36, %fd25, %fd37;
mov.f64 %fd39, 0d3FB5555555555554;
fma.rn.f64 %fd40, %fd38, %fd25, %fd39;
sub.f64 %fd41, %fd22, %fd24;
add.f64 %fd42, %fd41, %fd41;
neg.f64 %fd43, %fd24;
fma.rn.f64 %fd44, %fd43, %fd22, %fd42;
mul.f64 %fd45, %fd21, %fd44;
mul.f64 %fd46, %fd25, %fd40;
fma.rn.f64 %fd47, %fd46, %fd24, %fd45;
xor.b32 %r88, %r130, -2147483648;
mov.u32 %r89, 1127219200;
mov.b64 %fd48, {%r88, %r89};
mov.u32 %r90, -2147483648;
mov.b64 %fd49, {%r90, %r89};
sub.f64 %fd50, %fd48, %fd49;
mov.f64 %fd51, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd52, %fd50, %fd51, %fd24;
neg.f64 %fd53, %fd50;
fma.rn.f64 %fd54, %fd53, %fd51, %fd52;
sub.f64 %fd55, %fd54, %fd24;
sub.f64 %fd56, %fd47, %fd55;
mov.f64 %fd57, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd58, %fd50, %fd57, %fd56;
add.f64 %fd63, %fd52, %fd58;
bra.uni BB142_22;

BB142_18:
mov.f64 %fd13, 0d7FF0000000000000;
fma.rn.f64 %fd14, %fd3, %fd13, %fd13;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r81}, %fd3;
}
mov.b32 %f1, %r81;
setp.eq.f32	%p17, %f1, 0f00000000;
selp.f64	%fd63, 0dFFF0000000000000, %fd14, %p17;

BB142_22:
ld.f64 %fd59, [%rd24];
sub.f64 %fd60, %fd63, %fd59;
mul.f64 %fd64, %fd1, %fd60;

BB142_23:
ld.param.u32 %r93, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mul.wide.u32 %rd49, %r41, 8;
add.s64 %rd50, %rd14, %rd49;
st.f64 [%rd50], %fd64;
mov.u32 %r92, %nctaid.x;
mad.lo.s32 %r115, %r92, %r57, %r14;
setp.lt.u32	%p19, %r115, %r93;
@%p19 bra BB142_8;

BB142_24:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .f32 %f<2>;
.reg .b32 %r<33>;
.reg .f64 %fd<65>;
.reg .b64 %rd<30>;


ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %ntid.x;
mul.wide.u32 %rd17, %r12, %r11;
mov.u32 %r13, %tid.x;
cvt.u64.u32	%rd18, %r13;
add.s64 %rd29, %rd17, %rd18;
setp.ge.u64	%p1, %rd29, %rd16;
@%p1 bra BB143_12;

cvta.to.global.u64 %rd2, %rd10;
cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd6, %rd14;

BB143_2:
mul.lo.s64 %rd19, %rd29, %rd13;
shl.b64 %rd20, %rd19, 3;
add.s64 %rd21, %rd4, %rd20;
ld.global.f64 %fd1, [%rd21];
mov.f64 %fd64, 0d0000000000000000;
setp.leu.f64	%p2, %fd1, 0d0000000000000000;
@%p2 bra BB143_11;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r29}, %fd1;
}
{
.reg .b32 %temp; 
mov.b64 {%r30, %temp}, %fd1;
}
mov.u32 %r31, -1023;
setp.gt.s32	%p3, %r29, 1048575;
mov.f64 %fd61, %fd1;
@%p3 bra BB143_5;

mul.f64 %fd2, %fd1, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r29}, %fd2;
}
{
.reg .b32 %temp; 
mov.b64 {%r30, %temp}, %fd2;
}
mov.u32 %r31, -1077;
mov.f64 %fd61, %fd2;

BB143_5:
mov.f64 %fd3, %fd61;
add.s32 %r16, %r29, -1;
setp.lt.u32	%p4, %r16, 2146435071;
@%p4 bra BB143_7;
bra.uni BB143_6;

BB143_7:
shr.u32 %r18, %r29, 20;
add.s32 %r32, %r31, %r18;
and.b32 %r19, %r29, -2146435073;
or.b32 %r20, %r19, 1072693248;
mov.b64 %fd62, {%r30, %r20};
setp.lt.s32	%p6, %r20, 1073127583;
@%p6 bra BB143_9;

{
.reg .b32 %temp; 
mov.b64 {%r21, %temp}, %fd62;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r22}, %fd62;
}
add.s32 %r23, %r22, -1048576;
mov.b64 %fd62, {%r21, %r23};
add.s32 %r32, %r32, 1;

BB143_9:
add.f64 %fd16, %fd62, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd15,%fd16;

	neg.f64 %fd17, %fd16;
mov.f64 %fd18, 0d3FF0000000000000;
fma.rn.f64 %fd19, %fd17, %fd15, %fd18;
fma.rn.f64 %fd20, %fd19, %fd19, %fd19;
fma.rn.f64 %fd21, %fd20, %fd15, %fd15;
add.f64 %fd22, %fd62, 0dBFF0000000000000;
mul.f64 %fd23, %fd22, %fd21;
fma.rn.f64 %fd24, %fd22, %fd21, %fd23;
mul.f64 %fd25, %fd24, %fd24;
mov.f64 %fd26, 0d3ED0EE258B7A8B04;
mov.f64 %fd27, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd28, %fd27, %fd25, %fd26;
mov.f64 %fd29, 0d3EF3B2669F02676F;
fma.rn.f64 %fd30, %fd28, %fd25, %fd29;
mov.f64 %fd31, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd32, %fd30, %fd25, %fd31;
mov.f64 %fd33, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd34, %fd32, %fd25, %fd33;
mov.f64 %fd35, 0d3F624924923BE72D;
fma.rn.f64 %fd36, %fd34, %fd25, %fd35;
mov.f64 %fd37, 0d3F8999999999A3C4;
fma.rn.f64 %fd38, %fd36, %fd25, %fd37;
mov.f64 %fd39, 0d3FB5555555555554;
fma.rn.f64 %fd40, %fd38, %fd25, %fd39;
sub.f64 %fd41, %fd22, %fd24;
add.f64 %fd42, %fd41, %fd41;
neg.f64 %fd43, %fd24;
fma.rn.f64 %fd44, %fd43, %fd22, %fd42;
mul.f64 %fd45, %fd21, %fd44;
mul.f64 %fd46, %fd25, %fd40;
fma.rn.f64 %fd47, %fd46, %fd24, %fd45;
xor.b32 %r24, %r32, -2147483648;
mov.u32 %r25, 1127219200;
mov.b64 %fd48, {%r24, %r25};
mov.u32 %r26, -2147483648;
mov.b64 %fd49, {%r26, %r25};
sub.f64 %fd50, %fd48, %fd49;
mov.f64 %fd51, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd52, %fd50, %fd51, %fd24;
neg.f64 %fd53, %fd50;
fma.rn.f64 %fd54, %fd53, %fd51, %fd52;
sub.f64 %fd55, %fd54, %fd24;
sub.f64 %fd56, %fd47, %fd55;
mov.f64 %fd57, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd58, %fd50, %fd57, %fd56;
add.f64 %fd63, %fd52, %fd58;
bra.uni BB143_10;

BB143_6:
mov.f64 %fd13, 0d7FF0000000000000;
fma.rn.f64 %fd14, %fd3, %fd13, %fd13;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r17}, %fd3;
}
mov.b32 %f1, %r17;
setp.eq.f32	%p5, %f1, 0f00000000;
selp.f64	%fd63, 0dFFF0000000000000, %fd14, %p5;

BB143_10:
mul.lo.s64 %rd22, %rd29, %rd11;
shl.b64 %rd23, %rd22, 3;
add.s64 %rd24, %rd2, %rd23;
ld.global.f64 %fd59, [%rd24];
sub.f64 %fd60, %fd63, %fd59;
mul.f64 %fd64, %fd1, %fd60;

BB143_11:
mul.lo.s64 %rd25, %rd29, %rd15;
shl.b64 %rd26, %rd25, 3;
add.s64 %rd27, %rd6, %rd26;
st.global.f64 [%rd27], %fd64;
mov.u32 %r27, %nctaid.x;
mul.wide.u32 %rd28, %r27, %r12;
add.s64 %rd29, %rd28, %rd29;
setp.lt.u64	%p7, %rd29, %rd16;
@%p7 bra BB143_2;

BB143_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot144[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<23>;
.reg .f32 %f<2>;
.reg .b32 %r<76>;
.reg .f64 %fd<65>;
.reg .b64 %rd<162>;


mov.u64 %rd161, __local_depot144;
cvta.local.u64 %SP, %rd161;
ld.param.u64 %rd73, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd74, %SP, 416;
cvta.to.local.u64 %rd3, %rd74;
add.u64 %rd75, %SP, 832;
cvta.to.local.u64 %rd4, %rd75;
add.u64 %rd76, %SP, 0;
cvta.to.local.u64 %rd5, %rd76;
mov.u32 %r66, 0;
mov.pred %p1, 0;
@%p1 bra BB144_2;

BB144_1:
mul.wide.s32 %rd77, %r66, 8;
add.s64 %rd78, %rd6, %rd77;
ld.param.u64 %rd79, [%rd78];
add.s64 %rd80, %rd3, %rd77;
st.local.u64 [%rd80], %rd79;
add.s32 %r66, %r66, 1;
setp.lt.u32	%p2, %r66, 52;
@%p2 bra BB144_1;

BB144_2:
mov.u32 %r67, 0;
@%p1 bra BB144_4;

BB144_3:
mul.wide.s32 %rd81, %r67, 8;
add.s64 %rd82, %rd1, %rd81;
ld.param.u64 %rd83, [%rd82];
add.s64 %rd84, %rd4, %rd81;
st.local.u64 [%rd84], %rd83;
add.s32 %r67, %r67, 1;
setp.lt.u32	%p4, %r67, 52;
@%p4 bra BB144_3;

BB144_4:
mov.u32 %r68, 0;
@%p1 bra BB144_6;

BB144_5:
mul.wide.s32 %rd85, %r68, 8;
add.s64 %rd86, %rd2, %rd85;
ld.param.u64 %rd87, [%rd86];
add.s64 %rd88, %rd5, %rd85;
st.local.u64 [%rd88], %rd87;
add.s32 %r68, %r68, 1;
setp.lt.u32	%p6, %r68, 52;
@%p6 bra BB144_5;

BB144_6:
mov.u32 %r29, %ctaid.x;
mov.u32 %r30, %ntid.x;
mul.wide.u32 %rd89, %r30, %r29;
mov.u32 %r31, %tid.x;
cvt.u64.u32	%rd90, %r31;
add.s64 %rd149, %rd89, %rd90;
setp.ge.u64	%p7, %rd149, %rd73;
@%p7 bra BB144_33;

ld.local.u32 %r32, [%rd3+408];
ld.local.u64 %rd13, [%rd3+208];
ld.local.u64 %rd14, [%rd3];
ld.local.u32 %r33, [%rd4+408];
ld.local.u64 %rd15, [%rd4+208];
ld.local.u64 %rd16, [%rd4];
ld.local.u32 %r34, [%rd5+408];
ld.local.u64 %rd17, [%rd5+208];
ld.local.u64 %rd18, [%rd5];
mul.wide.s32 %rd91, %r32, 8;
add.s64 %rd19, %rd3, %rd91;
mul.wide.s32 %rd92, %r33, 8;
add.s64 %rd20, %rd4, %rd92;
mul.wide.s32 %rd93, %r34, 8;
add.s64 %rd21, %rd5, %rd93;

BB144_8:
mov.u64 %rd128, %rd149;
mov.u64 %rd22, %rd128;
add.s32 %r69, %r32, -1;
mov.u64 %rd122, %rd19;
mov.u64 %rd95, 0;
mov.u64 %rd160, %rd95;
setp.lt.s32	%p8, %r69, 1;
mov.u64 %rd146, %rd22;
mov.u64 %rd147, %rd22;
mov.u64 %rd159, %rd95;
@%p8 bra BB144_13;

BB144_9:
mov.u64 %rd25, %rd147;
ld.local.u64 %rd27, [%rd122];
or.b64 %rd96, %rd25, %rd27;
and.b64 %rd97, %rd96, -4294967296;
setp.eq.s64	%p9, %rd97, 0;
@%p9 bra BB144_11;
bra.uni BB144_10;

BB144_11:
cvt.u32.u64	%r35, %rd27;
cvt.u32.u64	%r36, %rd25;
div.u32 %r37, %r36, %r35;
rem.u32 %r38, %r36, %r35;
cvt.u64.u32	%rd148, %r37;
cvt.u64.u32	%rd123, %r38;
bra.uni BB144_12;

BB144_10:
div.u64 %rd148, %rd25, %rd27;
rem.u64 %rd123, %rd25, %rd27;

BB144_12:
mov.u64 %rd32, %rd148;
ld.local.u64 %rd98, [%rd122+200];
mul.lo.s64 %rd99, %rd98, %rd123;
add.s64 %rd160, %rd99, %rd160;
add.s64 %rd122, %rd122, -8;
add.s32 %r69, %r69, -1;
setp.gt.s32	%p10, %r69, 0;
mov.u64 %rd146, %rd32;
mov.u64 %rd147, %rd32;
mov.u64 %rd150, %rd160;
mov.u64 %rd159, %rd150;
@%p10 bra BB144_9;

BB144_13:
mov.u64 %rd37, %rd159;
add.s32 %r70, %r33, -1;
mov.u64 %rd124, %rd20;
mul.lo.s64 %rd102, %rd13, %rd146;
add.s64 %rd39, %rd102, %rd37;
mov.u64 %rd158, %rd95;
setp.lt.s32	%p11, %r70, 1;
mov.u64 %rd144, %rd22;
mov.u64 %rd143, %rd22;
mov.u64 %rd157, %rd95;
@%p11 bra BB144_18;

BB144_14:
ld.local.u64 %rd43, [%rd124];
or.b64 %rd103, %rd144, %rd43;
and.b64 %rd104, %rd103, -4294967296;
setp.eq.s64	%p12, %rd104, 0;
@%p12 bra BB144_16;
bra.uni BB144_15;

BB144_16:
cvt.u32.u64	%r39, %rd43;
cvt.u32.u64	%r40, %rd144;
div.u32 %r41, %r40, %r39;
rem.u32 %r42, %r40, %r39;
cvt.u64.u32	%rd145, %r41;
cvt.u64.u32	%rd125, %r42;
bra.uni BB144_17;

BB144_15:
div.u64 %rd145, %rd144, %rd43;
rem.u64 %rd125, %rd144, %rd43;

BB144_17:
mov.u64 %rd144, %rd145;
ld.local.u64 %rd105, [%rd124+200];
mul.lo.s64 %rd106, %rd105, %rd125;
add.s64 %rd158, %rd106, %rd158;
add.s64 %rd124, %rd124, -8;
add.s32 %r70, %r70, -1;
setp.gt.s32	%p13, %r70, 0;
mov.u64 %rd143, %rd144;
mov.u64 %rd157, %rd158;
@%p13 bra BB144_14;

BB144_18:
add.s32 %r71, %r34, -1;
shl.b64 %rd109, %rd39, 3;
add.s64 %rd54, %rd14, %rd109;
mov.u64 %rd126, %rd21;
mul.lo.s64 %rd110, %rd15, %rd143;
add.s64 %rd56, %rd110, %rd157;
mov.u64 %rd156, %rd95;
setp.lt.s32	%p14, %r71, 1;
mov.u64 %rd141, %rd22;
mov.u64 %rd140, %rd22;
mov.u64 %rd155, %rd95;
@%p14 bra BB144_23;

BB144_19:
ld.local.u64 %rd60, [%rd126];
or.b64 %rd111, %rd141, %rd60;
and.b64 %rd112, %rd111, -4294967296;
setp.eq.s64	%p15, %rd112, 0;
@%p15 bra BB144_21;
bra.uni BB144_20;

BB144_21:
cvt.u32.u64	%r43, %rd60;
cvt.u32.u64	%r44, %rd141;
div.u32 %r45, %r44, %r43;
rem.u32 %r46, %r44, %r43;
cvt.u64.u32	%rd142, %r45;
cvt.u64.u32	%rd127, %r46;
bra.uni BB144_22;

BB144_20:
div.u64 %rd142, %rd141, %rd60;
rem.u64 %rd127, %rd141, %rd60;

BB144_22:
mov.u64 %rd141, %rd142;
ld.local.u64 %rd113, [%rd126+200];
mul.lo.s64 %rd114, %rd113, %rd127;
add.s64 %rd156, %rd114, %rd156;
add.s64 %rd126, %rd126, -8;
add.s32 %r71, %r71, -1;
setp.gt.s32	%p16, %r71, 0;
mov.u64 %rd140, %rd141;
mov.u64 %rd155, %rd156;
@%p16 bra BB144_19;

BB144_23:
shl.b64 %rd115, %rd56, 3;
add.s64 %rd116, %rd16, %rd115;
mul.lo.s64 %rd117, %rd17, %rd140;
add.s64 %rd71, %rd117, %rd155;
ld.f64 %fd1, [%rd116];
mov.f64 %fd64, 0d0000000000000000;
setp.leu.f64	%p17, %fd1, 0d0000000000000000;
@%p17 bra BB144_32;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r72}, %fd1;
}
{
.reg .b32 %temp; 
mov.b64 {%r73, %temp}, %fd1;
}
mov.u32 %r74, -1023;
setp.gt.s32	%p18, %r72, 1048575;
mov.f64 %fd61, %fd1;
@%p18 bra BB144_26;

mul.f64 %fd2, %fd1, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r72}, %fd2;
}
{
.reg .b32 %temp; 
mov.b64 {%r73, %temp}, %fd2;
}
mov.u32 %r74, -1077;
mov.f64 %fd61, %fd2;

BB144_26:
mov.f64 %fd3, %fd61;
add.s32 %r49, %r72, -1;
setp.lt.u32	%p19, %r49, 2146435071;
@%p19 bra BB144_28;
bra.uni BB144_27;

BB144_28:
shr.u32 %r51, %r72, 20;
add.s32 %r75, %r74, %r51;
and.b32 %r52, %r72, -2146435073;
or.b32 %r53, %r52, 1072693248;
mov.b64 %fd62, {%r73, %r53};
setp.lt.s32	%p21, %r53, 1073127583;
@%p21 bra BB144_30;

{
.reg .b32 %temp; 
mov.b64 {%r54, %temp}, %fd62;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r55}, %fd62;
}
add.s32 %r56, %r55, -1048576;
mov.b64 %fd62, {%r54, %r56};
add.s32 %r75, %r75, 1;

BB144_30:
add.f64 %fd16, %fd62, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd15,%fd16;

	neg.f64 %fd17, %fd16;
mov.f64 %fd18, 0d3FF0000000000000;
fma.rn.f64 %fd19, %fd17, %fd15, %fd18;
fma.rn.f64 %fd20, %fd19, %fd19, %fd19;
fma.rn.f64 %fd21, %fd20, %fd15, %fd15;
add.f64 %fd22, %fd62, 0dBFF0000000000000;
mul.f64 %fd23, %fd22, %fd21;
fma.rn.f64 %fd24, %fd22, %fd21, %fd23;
mul.f64 %fd25, %fd24, %fd24;
mov.f64 %fd26, 0d3ED0EE258B7A8B04;
mov.f64 %fd27, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd28, %fd27, %fd25, %fd26;
mov.f64 %fd29, 0d3EF3B2669F02676F;
fma.rn.f64 %fd30, %fd28, %fd25, %fd29;
mov.f64 %fd31, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd32, %fd30, %fd25, %fd31;
mov.f64 %fd33, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd34, %fd32, %fd25, %fd33;
mov.f64 %fd35, 0d3F624924923BE72D;
fma.rn.f64 %fd36, %fd34, %fd25, %fd35;
mov.f64 %fd37, 0d3F8999999999A3C4;
fma.rn.f64 %fd38, %fd36, %fd25, %fd37;
mov.f64 %fd39, 0d3FB5555555555554;
fma.rn.f64 %fd40, %fd38, %fd25, %fd39;
sub.f64 %fd41, %fd22, %fd24;
add.f64 %fd42, %fd41, %fd41;
neg.f64 %fd43, %fd24;
fma.rn.f64 %fd44, %fd43, %fd22, %fd42;
mul.f64 %fd45, %fd21, %fd44;
mul.f64 %fd46, %fd25, %fd40;
fma.rn.f64 %fd47, %fd46, %fd24, %fd45;
xor.b32 %r57, %r75, -2147483648;
mov.u32 %r58, 1127219200;
mov.b64 %fd48, {%r57, %r58};
mov.u32 %r59, -2147483648;
mov.b64 %fd49, {%r59, %r58};
sub.f64 %fd50, %fd48, %fd49;
mov.f64 %fd51, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd52, %fd50, %fd51, %fd24;
neg.f64 %fd53, %fd50;
fma.rn.f64 %fd54, %fd53, %fd51, %fd52;
sub.f64 %fd55, %fd54, %fd24;
sub.f64 %fd56, %fd47, %fd55;
mov.f64 %fd57, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd58, %fd50, %fd57, %fd56;
add.f64 %fd63, %fd52, %fd58;
bra.uni BB144_31;

BB144_27:
mov.f64 %fd13, 0d7FF0000000000000;
fma.rn.f64 %fd14, %fd3, %fd13, %fd13;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r50}, %fd3;
}
mov.b32 %f1, %r50;
setp.eq.f32	%p20, %f1, 0f00000000;
selp.f64	%fd63, 0dFFF0000000000000, %fd14, %p20;

BB144_31:
ld.f64 %fd59, [%rd54];
sub.f64 %fd60, %fd63, %fd59;
mul.f64 %fd64, %fd1, %fd60;

BB144_32:
mov.u32 %r62, %ntid.x;
ld.param.u64 %rd121, [_Z21kernelPointwiseApply3I33kl_updateOutput_no_reduce_functorIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
shl.b64 %rd118, %rd71, 3;
add.s64 %rd119, %rd18, %rd118;
st.f64 [%rd119], %fd64;
mov.u32 %r60, %nctaid.x;
mul.wide.u32 %rd120, %r60, %r62;
add.s64 %rd149, %rd120, %rd22;
setp.lt.u64	%p22, %rd149, %rd121;
@%p22 bra BB144_8;

BB144_33:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<25>;
.reg .b32 %r<20>;
.reg .f64 %fd<8>;
.reg .b64 %rd<13>;


ld.param.u32 %r9, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r10, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r11, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %tid.x;
mad.lo.s32 %r19, %r1, %r13, %r14;
setp.ge.u32	%p1, %r19, %r12;
@%p1 bra BB145_5;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;
mov.u32 %r15, %nctaid.x;
mul.lo.s32 %r6, %r15, %r1;

BB145_2:
mul.lo.s32 %r16, %r19, %r9;
mul.wide.u32 %rd7, %r16, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd1, [%rd8];
mov.f64 %fd7, 0d0000000000000000;
setp.leu.f64	%p2, %fd1, 0d0000000000000000;
@%p2 bra BB145_4;

mul.lo.s32 %r17, %r19, %r10;
mul.wide.u32 %rd9, %r17, 8;
add.s64 %rd10, %rd2, %rd9;
ld.global.f64 %fd5, [%rd10];
mul.f64 %fd6, %fd1, %fd5;
neg.f64 %fd7, %fd6;

BB145_4:
mul.lo.s32 %r18, %r19, %r11;
mul.wide.u32 %rd11, %r18, 8;
add.s64 %rd12, %rd3, %rd11;
st.global.f64 [%rd12], %fd7;
add.s32 %r19, %r6, %r19;
setp.lt.u32	%p3, %r19, %r12;
@%p3 bra BB145_2;

BB145_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<17>;
.reg .b32 %r<45>;
.reg .f64 %fd<8>;
.reg .b64 %rd<13>;


ld.param.u32 %r12, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r13, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r23, %r24}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r25, %r26}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r27, %r28}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r44, %r31, %r32, %r33;
setp.ge.u32	%p1, %r44, %r22;
@%p1 bra BB146_5;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB146_2:
mul.lo.s32 %r34, %r44, %r12;
mul.wide.u32 %rd7, %r34, 8;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r10, %r44, %r25;
ld.global.f64 %fd1, [%rd8];
mov.f64 %fd7, 0d0000000000000000;
setp.leu.f64	%p2, %fd1, 0d0000000000000000;
@%p2 bra BB146_4;

mul.lo.s32 %r35, %r44, %r13;
mul.wide.u32 %rd9, %r35, 8;
add.s64 %rd10, %rd2, %rd9;
ld.global.f64 %fd5, [%rd10];
mul.f64 %fd6, %fd1, %fd5;
neg.f64 %fd7, %fd6;

BB146_4:
add.s32 %r36, %r10, %r44;
shr.u32 %r37, %r36, %r26;
mul.lo.s32 %r38, %r37, %r28;
sub.s32 %r39, %r44, %r38;
mul.lo.s32 %r40, %r39, %r24;
mad.lo.s32 %r41, %r23, %r37, %r40;
mul.wide.u32 %rd11, %r41, 8;
add.s64 %rd12, %rd3, %rd11;
st.global.f64 [%rd12], %fd7;
mov.u32 %r43, %nctaid.x;
mad.lo.s32 %r44, %r43, %r31, %r44;
setp.lt.u32	%p3, %r44, %r22;
@%p3 bra BB146_2;

BB146_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot147[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<17>;
.reg .b32 %r<47>;
.reg .f64 %fd<8>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot147;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB147_2;

BB147_1:
mul.wide.s32 %rd14, %r36, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB147_1;

BB147_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r43, %r21, %r22, %r23;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB147_9;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd18, %r24, 4;
add.s64 %rd6, %rd1, %rd18;

BB147_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd26, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB147_6;

BB147_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r27, [%rd26+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd26+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r12, %r9, %r27;
add.s64 %rd26, %rd26, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB147_5;

BB147_6:
mul.lo.s32 %r30, %r7, %r17;
mul.wide.u32 %rd19, %r30, 8;
add.s64 %rd20, %rd4, %rd19;
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r41, %r45;
ld.local.u64 %rd21, [%rd1];
cvta.to.global.u64 %rd22, %rd21;
mul.wide.u32 %rd23, %r32, 8;
add.s64 %rd10, %rd22, %rd23;
ld.global.f64 %fd1, [%rd20];
mov.f64 %fd7, 0d0000000000000000;
setp.leu.f64	%p6, %fd1, 0d0000000000000000;
@%p6 bra BB147_8;

mul.lo.s32 %r33, %r7, %r18;
mul.wide.u32 %rd24, %r33, 8;
add.s64 %rd25, %rd5, %rd24;
ld.global.f64 %fd5, [%rd25];
mul.f64 %fd6, %fd1, %fd5;
neg.f64 %fd7, %fd6;

BB147_8:
st.global.f64 [%rd10], %fd7;
mov.u32 %r35, %nctaid.x;
mad.lo.s32 %r43, %r35, %r21, %r7;
setp.lt.u32	%p7, %r43, %r19;
@%p7 bra BB147_4;

BB147_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<17>;
.reg .b32 %r<45>;
.reg .f64 %fd<8>;
.reg .b64 %rd<13>;


ld.param.u32 %r11, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r44, %r30, %r31, %r32;
setp.ge.u32	%p1, %r44, %r21;
@%p1 bra BB148_5;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd5;

BB148_2:
mul.lo.s32 %r33, %r44, %r11;
mul.wide.u32 %rd7, %r33, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd1, [%rd8];
mov.f64 %fd7, 0d0000000000000000;
setp.leu.f64	%p2, %fd1, 0d0000000000000000;
@%p2 bra BB148_4;

mul.hi.u32 %r34, %r44, %r24;
add.s32 %r35, %r34, %r44;
shr.u32 %r36, %r35, %r25;
mul.lo.s32 %r37, %r36, %r27;
sub.s32 %r38, %r44, %r37;
mul.lo.s32 %r39, %r38, %r23;
mad.lo.s32 %r40, %r22, %r36, %r39;
mul.wide.u32 %rd9, %r40, 8;
add.s64 %rd10, %rd3, %rd9;
ld.global.f64 %fd5, [%rd10];
mul.f64 %fd6, %fd1, %fd5;
neg.f64 %fd7, %fd6;

BB148_4:
mul.lo.s32 %r41, %r44, %r20;
mul.wide.u32 %rd11, %r41, 8;
add.s64 %rd12, %rd2, %rd11;
st.global.f64 [%rd12], %fd7;
mov.u32 %r43, %nctaid.x;
mad.lo.s32 %r44, %r43, %r30, %r44;
setp.lt.u32	%p3, %r44, %r21;
@%p3 bra BB148_2;

BB148_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<9>;
.reg .b32 %r<70>;
.reg .f64 %fd<8>;
.reg .b64 %rd<13>;


ld.param.u32 %r16, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r69, %r50, %r51, %r52;
setp.ge.u32	%p1, %r69, %r33;
@%p1 bra BB149_5;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB149_2:
mul.lo.s32 %r53, %r69, %r16;
mul.wide.u32 %rd7, %r53, 8;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r14, %r69, %r44;
ld.global.f64 %fd1, [%rd8];
mov.f64 %fd7, 0d0000000000000000;
setp.leu.f64	%p2, %fd1, 0d0000000000000000;
@%p2 bra BB149_4;

mul.hi.u32 %r54, %r69, %r36;
add.s32 %r55, %r54, %r69;
shr.u32 %r56, %r55, %r37;
mul.lo.s32 %r57, %r56, %r39;
sub.s32 %r58, %r69, %r57;
mul.lo.s32 %r59, %r58, %r35;
mad.lo.s32 %r60, %r34, %r56, %r59;
mul.wide.u32 %rd9, %r60, 8;
add.s64 %rd10, %rd2, %rd9;
ld.global.f64 %fd5, [%rd10];
mul.f64 %fd6, %fd1, %fd5;
neg.f64 %fd7, %fd6;

BB149_4:
add.s32 %r61, %r14, %r69;
shr.u32 %r62, %r61, %r45;
mul.lo.s32 %r63, %r62, %r47;
sub.s32 %r64, %r69, %r63;
mul.lo.s32 %r65, %r64, %r43;
mad.lo.s32 %r66, %r42, %r62, %r65;
mul.wide.u32 %rd11, %r66, 8;
add.s64 %rd12, %rd3, %rd11;
st.global.f64 [%rd12], %fd7;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r50, %r69;
setp.lt.u32	%p3, %r69, %r33;
@%p3 bra BB149_2;

BB149_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot150[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<9>;
.reg .b32 %r<72>;
.reg .f64 %fd<8>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot150;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB150_2;

BB150_1:
mul.wide.s32 %rd15, %r61, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB150_1;

BB150_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB150_9;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd13;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd19, %r44, 4;
add.s64 %rd6, %rd1, %rd19;

BB150_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB150_6;

BB150_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB150_5;

BB150_6:
mul.lo.s32 %r50, %r11, %r22;
mul.wide.u32 %rd20, %r50, 8;
add.s64 %rd21, %rd4, %rd20;
add.s32 %r51, %r12, %r11;
shr.u32 %r52, %r51, %r36;
mul.lo.s32 %r53, %r52, %r38;
sub.s32 %r54, %r11, %r53;
mul.lo.s32 %r55, %r54, %r34;
mad.lo.s32 %r56, %r33, %r52, %r55;
mul.wide.u32 %rd22, %r56, 8;
add.s64 %rd10, %rd5, %rd22;
ld.local.u32 %r57, [%rd1+108];
mad.lo.s32 %r58, %r57, %r66, %r70;
ld.local.u64 %rd23, [%rd1];
cvta.to.global.u64 %rd24, %rd23;
mul.wide.u32 %rd25, %r58, 8;
add.s64 %rd11, %rd24, %rd25;
ld.global.f64 %fd1, [%rd21];
mov.f64 %fd7, 0d0000000000000000;
setp.leu.f64	%p6, %fd1, 0d0000000000000000;
@%p6 bra BB150_8;

ld.global.f64 %fd5, [%rd10];
mul.f64 %fd6, %fd1, %fd5;
neg.f64 %fd7, %fd6;

BB150_8:
st.global.f64 [%rd11], %fd7;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p7, %r68, %r31;
@%p7 bra BB150_4;

BB150_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot151[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<17>;
.reg .b32 %r<47>;
.reg .f64 %fd<8>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot151;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB151_2;

BB151_1:
mul.wide.s32 %rd14, %r36, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB151_1;

BB151_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r43, %r21, %r22, %r23;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB151_9;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd18, %r24, 4;
add.s64 %rd6, %rd1, %rd18;

BB151_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd26, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB151_6;

BB151_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r27, [%rd26+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd26+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r12, %r9, %r27;
add.s64 %rd26, %rd26, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB151_5;

BB151_6:
mul.lo.s32 %r30, %r7, %r17;
mul.wide.u32 %rd19, %r30, 8;
add.s64 %rd20, %rd4, %rd19;
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r41, %r45;
ld.local.u64 %rd21, [%rd1];
cvta.to.global.u64 %rd22, %rd21;
mul.wide.u32 %rd23, %r32, 8;
add.s64 %rd10, %rd22, %rd23;
ld.global.f64 %fd1, [%rd20];
mov.f64 %fd7, 0d0000000000000000;
setp.leu.f64	%p6, %fd1, 0d0000000000000000;
@%p6 bra BB151_8;

ld.global.f64 %fd5, [%rd10];
mul.f64 %fd6, %fd1, %fd5;
neg.f64 %fd7, %fd6;

BB151_8:
mul.lo.s32 %r33, %r7, %r18;
mul.wide.u32 %rd24, %r33, 8;
add.s64 %rd25, %rd5, %rd24;
st.global.f64 [%rd25], %fd7;
mov.u32 %r35, %nctaid.x;
mad.lo.s32 %r43, %r35, %r21, %r7;
setp.lt.u32	%p7, %r43, %r19;
@%p7 bra BB151_4;

BB151_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot152[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<9>;
.reg .b32 %r<72>;
.reg .f64 %fd<8>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot152;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB152_2;

BB152_1:
mul.wide.s32 %rd14, %r61, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB152_1;

BB152_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB152_9;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
cvta.to.global.u64 %rd5, %rd12;
mul.wide.s32 %rd18, %r44, 4;
add.s64 %rd6, %rd1, %rd18;

BB152_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB152_6;

BB152_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r13, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r16, %r13, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB152_5;

BB152_6:
mul.lo.s32 %r50, %r11, %r22;
mul.wide.u32 %rd19, %r50, 8;
add.s64 %rd20, %rd4, %rd19;
ld.local.u32 %r51, [%rd1+108];
mad.lo.s32 %r52, %r51, %r66, %r70;
ld.local.u64 %rd21, [%rd1];
cvta.to.global.u64 %rd22, %rd21;
mul.wide.u32 %rd23, %r52, 8;
add.s64 %rd10, %rd22, %rd23;
mul.hi.u32 %r20, %r11, %r35;
ld.global.f64 %fd1, [%rd20];
mov.f64 %fd7, 0d0000000000000000;
setp.leu.f64	%p6, %fd1, 0d0000000000000000;
@%p6 bra BB152_8;

ld.global.f64 %fd5, [%rd10];
mul.f64 %fd6, %fd1, %fd5;
neg.f64 %fd7, %fd6;

BB152_8:
add.s32 %r53, %r20, %r11;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r11, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd24, %r58, 8;
add.s64 %rd25, %rd5, %rd24;
st.global.f64 [%rd25], %fd7;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p7, %r68, %r31;
@%p7 bra BB152_4;

BB152_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot153[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<9>;
.reg .b32 %r<76>;
.reg .f64 %fd<8>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot153;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB153_2;

BB153_1:
mul.wide.s32 %rd22, %r54, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB153_1;

BB153_2:
mov.u32 %r55, 0;
@%p1 bra BB153_4;

BB153_3:
mul.wide.s32 %rd26, %r55, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB153_3;

BB153_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB153_14;

cvta.to.global.u64 %rd8, %rd19;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd30, %r35, 4;
add.s64 %rd9, %rd2, %rd30;

BB153_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r75, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r37;
@%p6 bra BB153_8;

BB153_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r75, %r40, %r39, %r75;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB153_7;

BB153_8:
mov.u32 %r16, %r74;
mul.lo.s32 %r42, %r8, %r28;
mul.wide.u32 %rd31, %r42, 8;
add.s64 %rd13, %rd8, %rd31;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r44, %r43, %r66, %r16;
ld.local.u64 %rd32, [%rd2];
cvta.to.global.u64 %rd33, %rd32;
mul.wide.u32 %rd34, %r44, 8;
add.s64 %rd14, %rd33, %rd34;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r57, %r17, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r37;
@%p8 bra BB153_11;

mul.wide.s32 %rd35, %r17, 4;
add.s64 %rd40, %rd3, %rd35;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB153_10:
ld.local.u32 %r47, [%rd40+4];
rem.u32 %r48, %r65, %r47;
ld.local.u32 %r49, [%rd40+104];
mad.lo.s32 %r73, %r49, %r48, %r73;
div.u32 %r65, %r65, %r47;
add.s64 %rd40, %rd40, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB153_10;

BB153_11:
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r64, %r72;
ld.local.u64 %rd36, [%rd3];
cvta.to.global.u64 %rd37, %rd36;
mul.wide.u32 %rd38, %r51, 8;
add.s64 %rd18, %rd37, %rd38;
ld.global.f64 %fd1, [%rd13];
mov.f64 %fd7, 0d0000000000000000;
setp.leu.f64	%p10, %fd1, 0d0000000000000000;
@%p10 bra BB153_13;

ld.global.f64 %fd5, [%rd14];
mul.f64 %fd6, %fd1, %fd5;
neg.f64 %fd7, %fd6;

BB153_13:
st.global.f64 [%rd18], %fd7;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r32, %r8;
setp.lt.u32	%p11, %r68, %r29;
@%p11 bra BB153_6;

BB153_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<17>;
.reg .b32 %r<45>;
.reg .f64 %fd<8>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r44, %r30, %r31, %r32;
setp.ge.u32	%p1, %r44, %r21;
@%p1 bra BB154_5;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd4;

BB154_2:
mul.hi.u32 %r33, %r44, %r24;
add.s32 %r34, %r33, %r44;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r44, %r36;
mul.lo.s32 %r38, %r37, %r23;
mad.lo.s32 %r39, %r22, %r35, %r38;
mul.wide.u32 %rd7, %r39, 8;
add.s64 %rd8, %rd3, %rd7;
ld.global.f64 %fd1, [%rd8];
mov.f64 %fd7, 0d0000000000000000;
setp.leu.f64	%p2, %fd1, 0d0000000000000000;
@%p2 bra BB154_4;

mul.lo.s32 %r40, %r44, %r19;
mul.wide.u32 %rd9, %r40, 8;
add.s64 %rd10, %rd1, %rd9;
ld.global.f64 %fd5, [%rd10];
mul.f64 %fd6, %fd1, %fd5;
neg.f64 %fd7, %fd6;

BB154_4:
mul.lo.s32 %r41, %r44, %r20;
mul.wide.u32 %rd11, %r41, 8;
add.s64 %rd12, %rd2, %rd11;
st.global.f64 [%rd12], %fd7;
mov.u32 %r43, %nctaid.x;
mad.lo.s32 %r44, %r43, %r30, %r44;
setp.lt.u32	%p3, %r44, %r21;
@%p3 bra BB154_2;

BB154_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<9>;
.reg .b32 %r<70>;
.reg .f64 %fd<8>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r24, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r69, %r50, %r51, %r52;
setp.ge.u32	%p1, %r69, %r33;
@%p1 bra BB155_5;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd6;

BB155_2:
mul.hi.u32 %r53, %r69, %r36;
add.s32 %r54, %r53, %r69;
shr.u32 %r55, %r54, %r37;
mul.lo.s32 %r56, %r55, %r39;
sub.s32 %r57, %r69, %r56;
mul.lo.s32 %r58, %r57, %r35;
mad.lo.s32 %r59, %r34, %r55, %r58;
mul.wide.u32 %rd7, %r59, 8;
add.s64 %rd8, %rd2, %rd7;
mul.hi.u32 %r14, %r69, %r44;
ld.global.f64 %fd1, [%rd8];
mov.f64 %fd7, 0d0000000000000000;
setp.leu.f64	%p2, %fd1, 0d0000000000000000;
@%p2 bra BB155_4;

mul.lo.s32 %r60, %r69, %r24;
mul.wide.u32 %rd9, %r60, 8;
add.s64 %rd10, %rd1, %rd9;
ld.global.f64 %fd5, [%rd10];
mul.f64 %fd6, %fd1, %fd5;
neg.f64 %fd7, %fd6;

BB155_4:
add.s32 %r61, %r14, %r69;
shr.u32 %r62, %r61, %r45;
mul.lo.s32 %r63, %r62, %r47;
sub.s32 %r64, %r69, %r63;
mul.lo.s32 %r65, %r64, %r43;
mad.lo.s32 %r66, %r42, %r62, %r65;
mul.wide.u32 %rd11, %r66, 8;
add.s64 %rd12, %rd3, %rd11;
st.global.f64 [%rd12], %fd7;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r50, %r69;
setp.lt.u32	%p3, %r69, %r33;
@%p3 bra BB155_2;

BB155_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot156[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<9>;
.reg .b32 %r<72>;
.reg .f64 %fd<8>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot156;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB156_2;

BB156_1:
mul.wide.s32 %rd14, %r61, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB156_1;

BB156_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB156_9;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd18, %r44, 4;
add.s64 %rd6, %rd1, %rd18;

BB156_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB156_6;

BB156_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB156_5;

BB156_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd19, %r55, 8;
add.s64 %rd20, %rd5, %rd19;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd21, [%rd1];
cvta.to.global.u64 %rd22, %rd21;
mul.wide.u32 %rd23, %r57, 8;
add.s64 %rd10, %rd22, %rd23;
ld.global.f64 %fd1, [%rd20];
mov.f64 %fd7, 0d0000000000000000;
setp.leu.f64	%p6, %fd1, 0d0000000000000000;
@%p6 bra BB156_8;

mul.lo.s32 %r58, %r11, %r30;
mul.wide.u32 %rd24, %r58, 8;
add.s64 %rd25, %rd4, %rd24;
ld.global.f64 %fd5, [%rd25];
mul.f64 %fd6, %fd1, %fd5;
neg.f64 %fd7, %fd6;

BB156_8:
st.global.f64 [%rd10], %fd7;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p7, %r68, %r31;
@%p7 bra BB156_4;

BB156_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<9>;
.reg .b32 %r<70>;
.reg .f64 %fd<8>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r69, %r49, %r50, %r51;
setp.ge.u32	%p1, %r69, %r32;
@%p1 bra BB157_5;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;

BB157_2:
mul.hi.u32 %r52, %r69, %r35;
add.s32 %r53, %r52, %r69;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r69, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd7, %r58, 8;
add.s64 %rd8, %rd2, %rd7;
ld.global.f64 %fd1, [%rd8];
mov.f64 %fd7, 0d0000000000000000;
setp.leu.f64	%p2, %fd1, 0d0000000000000000;
@%p2 bra BB157_4;

mul.hi.u32 %r59, %r69, %r43;
add.s32 %r60, %r59, %r69;
shr.u32 %r61, %r60, %r44;
mul.lo.s32 %r62, %r61, %r46;
sub.s32 %r63, %r69, %r62;
mul.lo.s32 %r64, %r63, %r42;
mad.lo.s32 %r65, %r41, %r61, %r64;
mul.wide.u32 %rd9, %r65, 8;
add.s64 %rd10, %rd3, %rd9;
ld.global.f64 %fd5, [%rd10];
mul.f64 %fd6, %fd1, %fd5;
neg.f64 %fd7, %fd6;

BB157_4:
mul.lo.s32 %r66, %r69, %r31;
mul.wide.u32 %rd11, %r66, 8;
add.s64 %rd12, %rd1, %rd11;
st.global.f64 [%rd12], %fd7;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r49, %r69;
setp.lt.u32	%p3, %r69, %r32;
@%p3 bra BB157_2;

BB157_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b32 %r<95>;
.reg .f64 %fd<8>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r61, %r62}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r63, %r64}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r65, %r66}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r69, %ntid.x;
mov.u32 %r70, %ctaid.x;
mov.u32 %r71, %tid.x;
mad.lo.s32 %r94, %r69, %r70, %r71;
setp.ge.u32	%p1, %r94, %r44;
@%p1 bra BB158_5;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB158_2:
mul.hi.u32 %r72, %r94, %r47;
add.s32 %r73, %r72, %r94;
shr.u32 %r74, %r73, %r48;
mul.lo.s32 %r75, %r74, %r50;
sub.s32 %r76, %r94, %r75;
mul.lo.s32 %r77, %r76, %r46;
mad.lo.s32 %r78, %r45, %r74, %r77;
mul.wide.u32 %rd7, %r78, 8;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r18, %r94, %r63;
ld.global.f64 %fd1, [%rd8];
mov.f64 %fd7, 0d0000000000000000;
setp.leu.f64	%p2, %fd1, 0d0000000000000000;
@%p2 bra BB158_4;

mul.hi.u32 %r79, %r94, %r55;
add.s32 %r80, %r79, %r94;
shr.u32 %r81, %r80, %r56;
mul.lo.s32 %r82, %r81, %r58;
sub.s32 %r83, %r94, %r82;
mul.lo.s32 %r84, %r83, %r54;
mad.lo.s32 %r85, %r53, %r81, %r84;
mul.wide.u32 %rd9, %r85, 8;
add.s64 %rd10, %rd2, %rd9;
ld.global.f64 %fd5, [%rd10];
mul.f64 %fd6, %fd1, %fd5;
neg.f64 %fd7, %fd6;

BB158_4:
add.s32 %r86, %r18, %r94;
shr.u32 %r87, %r86, %r64;
mul.lo.s32 %r88, %r87, %r66;
sub.s32 %r89, %r94, %r88;
mul.lo.s32 %r90, %r89, %r62;
mad.lo.s32 %r91, %r61, %r87, %r90;
mul.wide.u32 %rd11, %r91, 8;
add.s64 %rd12, %rd3, %rd11;
st.global.f64 [%rd12], %fd7;
mov.u32 %r93, %nctaid.x;
mad.lo.s32 %r94, %r93, %r69, %r94;
setp.lt.u32	%p3, %r94, %r44;
@%p3 bra BB158_2;

BB158_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot159[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b32 %r<97>;
.reg .f64 %fd<8>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot159;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r59, %r60}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r45, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB159_2;

BB159_1:
mul.wide.s32 %rd15, %r86, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB159_1;

BB159_2:
mov.u32 %r63, %ntid.x;
mov.u32 %r64, %ctaid.x;
mov.u32 %r65, %tid.x;
mad.lo.s32 %r93, %r63, %r64, %r65;
setp.ge.u32	%p3, %r93, %r45;
@%p3 bra BB159_9;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd13;
ld.local.u32 %r66, [%rd1+208];
add.s32 %r14, %r66, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd19, [%rd1];
cvta.to.global.u64 %rd6, %rd19;
mul.wide.s32 %rd20, %r66, 4;
add.s64 %rd7, %rd1, %rd20;

BB159_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r49;
mul.hi.u32 %r18, %r16, %r57;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB159_6;

BB159_5:
mov.u32 %r20, %r92;
mov.u32 %r19, %r87;
ld.local.u32 %r69, [%rd26+4];
rem.u32 %r70, %r20, %r69;
ld.local.u32 %r71, [%rd26+104];
mad.lo.s32 %r96, %r71, %r70, %r96;
div.u32 %r23, %r20, %r69;
add.s64 %rd26, %rd26, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p5, %r24, 0;
mov.u32 %r87, %r24;
mov.u32 %r91, %r23;
mov.u32 %r92, %r23;
mov.u32 %r95, %r96;
@%p5 bra BB159_5;

BB159_6:
add.s32 %r72, %r17, %r16;
shr.u32 %r73, %r72, %r50;
mul.lo.s32 %r74, %r73, %r52;
sub.s32 %r75, %r16, %r74;
mul.lo.s32 %r76, %r75, %r48;
mad.lo.s32 %r77, %r47, %r73, %r76;
mul.wide.u32 %rd21, %r77, 8;
add.s64 %rd22, %rd4, %rd21;
add.s32 %r78, %r18, %r16;
shr.u32 %r79, %r78, %r58;
mul.lo.s32 %r80, %r79, %r60;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r56;
mad.lo.s32 %r83, %r55, %r79, %r82;
mul.wide.u32 %rd23, %r83, 8;
add.s64 %rd11, %rd5, %rd23;
mad.lo.s32 %r27, %r15, %r91, %r95;
ld.global.f64 %fd1, [%rd22];
mov.f64 %fd7, 0d0000000000000000;
setp.leu.f64	%p6, %fd1, 0d0000000000000000;
@%p6 bra BB159_8;

ld.global.f64 %fd5, [%rd11];
mul.f64 %fd6, %fd1, %fd5;
neg.f64 %fd7, %fd6;

BB159_8:
mul.wide.u32 %rd24, %r27, 8;
add.s64 %rd25, %rd6, %rd24;
st.global.f64 [%rd25], %fd7;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r63, %r16;
setp.lt.u32	%p7, %r93, %r45;
@%p7 bra BB159_4;

BB159_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot160[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<9>;
.reg .b32 %r<72>;
.reg .f64 %fd<8>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot160;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB160_2;

BB160_1:
mul.wide.s32 %rd14, %r61, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB160_1;

BB160_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB160_9;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd18, %r44, 4;
add.s64 %rd6, %rd1, %rd18;

BB160_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB160_6;

BB160_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB160_5;

BB160_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd19, %r55, 8;
add.s64 %rd20, %rd5, %rd19;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd21, [%rd1];
cvta.to.global.u64 %rd22, %rd21;
mul.wide.u32 %rd23, %r57, 8;
add.s64 %rd10, %rd22, %rd23;
ld.global.f64 %fd1, [%rd20];
mov.f64 %fd7, 0d0000000000000000;
setp.leu.f64	%p6, %fd1, 0d0000000000000000;
@%p6 bra BB160_8;

ld.global.f64 %fd5, [%rd10];
mul.f64 %fd6, %fd1, %fd5;
neg.f64 %fd7, %fd6;

BB160_8:
mul.lo.s32 %r58, %r11, %r30;
mul.wide.u32 %rd24, %r58, 8;
add.s64 %rd25, %rd4, %rd24;
st.global.f64 [%rd25], %fd7;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p7, %r68, %r31;
@%p7 bra BB160_4;

BB160_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot161[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b32 %r<97>;
.reg .f64 %fd<8>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot161;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r59, %r60}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r45, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB161_2;

BB161_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB161_1;

BB161_2:
mov.u32 %r63, %ntid.x;
mov.u32 %r64, %ctaid.x;
mov.u32 %r65, %tid.x;
mad.lo.s32 %r93, %r63, %r64, %r65;
setp.ge.u32	%p3, %r93, %r45;
@%p3 bra BB161_9;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r66, [%rd1+208];
add.s32 %r14, %r66, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd5, %rd18;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r66, 4;
add.s64 %rd7, %rd1, %rd19;

BB161_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r49;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB161_6;

BB161_5:
mov.u32 %r19, %r92;
mov.u32 %r18, %r87;
ld.local.u32 %r69, [%rd26+4];
rem.u32 %r70, %r19, %r69;
ld.local.u32 %r71, [%rd26+104];
mad.lo.s32 %r96, %r71, %r70, %r96;
div.u32 %r22, %r19, %r69;
add.s64 %rd26, %rd26, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r87, %r23;
mov.u32 %r91, %r22;
mov.u32 %r92, %r22;
mov.u32 %r95, %r96;
@%p5 bra BB161_5;

BB161_6:
add.s32 %r72, %r17, %r16;
shr.u32 %r73, %r72, %r50;
mul.lo.s32 %r74, %r73, %r52;
sub.s32 %r75, %r16, %r74;
mul.lo.s32 %r76, %r75, %r48;
mad.lo.s32 %r77, %r47, %r73, %r76;
mul.wide.u32 %rd20, %r77, 8;
add.s64 %rd21, %rd4, %rd20;
mad.lo.s32 %r26, %r15, %r91, %r95;
mul.hi.u32 %r27, %r16, %r57;
ld.global.f64 %fd1, [%rd21];
mov.f64 %fd7, 0d0000000000000000;
setp.leu.f64	%p6, %fd1, 0d0000000000000000;
@%p6 bra BB161_8;

mul.wide.u32 %rd22, %r26, 8;
add.s64 %rd23, %rd5, %rd22;
ld.global.f64 %fd5, [%rd23];
mul.f64 %fd6, %fd1, %fd5;
neg.f64 %fd7, %fd6;

BB161_8:
add.s32 %r78, %r27, %r16;
shr.u32 %r79, %r78, %r58;
mul.lo.s32 %r80, %r79, %r60;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r56;
mad.lo.s32 %r83, %r55, %r79, %r82;
mul.wide.u32 %rd24, %r83, 8;
add.s64 %rd25, %rd6, %rd24;
st.global.f64 [%rd25], %fd7;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r63, %r16;
setp.lt.u32	%p7, %r93, %r45;
@%p7 bra BB161_4;

BB161_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot162[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b32 %r<100>;
.reg .f64 %fd<8>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot162;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd21, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd2, %rd22;
add.u64 %rd23, %SP, 0;
cvta.to.local.u64 %rd3, %rd23;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB162_2;

BB162_1:
mul.wide.s32 %rd24, %r78, 8;
add.s64 %rd25, %rd4, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd2, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB162_1;

BB162_2:
mov.u32 %r79, 0;
@%p1 bra BB162_4;

BB162_3:
mul.wide.s32 %rd28, %r79, 8;
add.s64 %rd29, %rd1, %rd28;
ld.param.u64 %rd30, [%rd29];
add.s64 %rd31, %rd3, %rd28;
st.local.u64 [%rd31], %rd30;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB162_3;

BB162_4:
mov.u32 %r55, %ntid.x;
mov.u32 %r56, %ctaid.x;
mov.u32 %r57, %tid.x;
mad.lo.s32 %r92, %r55, %r56, %r57;
setp.ge.u32	%p5, %r92, %r44;
@%p5 bra BB162_13;

cvta.to.global.u64 %rd8, %rd21;
ld.local.u32 %r58, [%rd2+208];
add.s32 %r11, %r58, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd32, [%rd2];
cvta.to.global.u64 %rd9, %rd32;
ld.local.u32 %r59, [%rd3+208];
add.s32 %r13, %r59, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd33, [%rd3];
cvta.to.global.u64 %rd10, %rd33;
mul.wide.s32 %rd34, %r58, 4;
add.s64 %rd11, %rd2, %rd34;
mul.wide.s32 %rd35, %r59, 4;
add.s64 %rd12, %rd3, %rd35;

BB162_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd40, %rd11;
mul.hi.u32 %r16, %r15, %r48;
mov.u32 %r61, 0;
mov.u32 %r99, %r61;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r61;
@%p6 bra BB162_8;

BB162_7:
mov.u32 %r18, %r91;
mov.u32 %r17, %r80;
ld.local.u32 %r62, [%rd40+4];
rem.u32 %r63, %r18, %r62;
ld.local.u32 %r64, [%rd40+104];
mad.lo.s32 %r99, %r64, %r63, %r99;
div.u32 %r21, %r18, %r62;
add.s64 %rd40, %rd40, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r80, %r22;
mov.u32 %r90, %r21;
mov.u32 %r91, %r21;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB162_7;

BB162_8:
mov.u32 %r24, %r98;
add.s32 %r67, %r16, %r15;
shr.u32 %r68, %r67, %r49;
mul.lo.s32 %r69, %r68, %r51;
sub.s32 %r70, %r15, %r69;
mul.lo.s32 %r71, %r70, %r47;
mad.lo.s32 %r72, %r46, %r68, %r71;
mul.wide.u32 %rd36, %r72, 8;
add.s64 %rd16, %rd8, %rd36;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r25, %r12, %r90, %r24;
mov.u32 %r97, %r61;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r61;
@%p8 bra BB162_10;

BB162_9:
mov.u32 %r26, %r81;
ld.local.u32 %r73, [%rd41+4];
rem.u32 %r74, %r89, %r73;
ld.local.u32 %r75, [%rd41+104];
mad.lo.s32 %r97, %r75, %r74, %r97;
div.u32 %r89, %r89, %r73;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB162_9;

BB162_10:
mul.wide.u32 %rd37, %r25, 8;
add.s64 %rd20, %rd9, %rd37;
mad.lo.s32 %r34, %r14, %r88, %r96;
ld.global.f64 %fd1, [%rd16];
mov.f64 %fd7, 0d0000000000000000;
setp.leu.f64	%p10, %fd1, 0d0000000000000000;
@%p10 bra BB162_12;

ld.global.f64 %fd5, [%rd20];
mul.f64 %fd6, %fd1, %fd5;
neg.f64 %fd7, %fd6;

BB162_12:
mul.wide.u32 %rd38, %r34, 8;
add.s64 %rd39, %rd10, %rd38;
st.global.f64 [%rd39], %fd7;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r55, %r15;
setp.lt.u32	%p11, %r92, %r44;
@%p11 bra BB162_6;

BB162_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot163[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<17>;
.reg .b32 %r<47>;
.reg .f64 %fd<8>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot163;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB163_2;

BB163_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB163_1;

BB163_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r43, %r21, %r22, %r23;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB163_9;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd17, %r24, 4;
add.s64 %rd6, %rd1, %rd17;

BB163_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd26, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB163_6;

BB163_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r27, [%rd26+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd26+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r12, %r9, %r27;
add.s64 %rd26, %rd26, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB163_5;

BB163_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r41, %r45;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r31, 8;
add.s64 %rd21, %rd19, %rd20;
ld.global.f64 %fd1, [%rd21];
mov.f64 %fd7, 0d0000000000000000;
setp.leu.f64	%p6, %fd1, 0d0000000000000000;
@%p6 bra BB163_8;

mul.lo.s32 %r32, %r7, %r17;
mul.wide.u32 %rd22, %r32, 8;
add.s64 %rd23, %rd4, %rd22;
ld.global.f64 %fd5, [%rd23];
mul.f64 %fd6, %fd1, %fd5;
neg.f64 %fd7, %fd6;

BB163_8:
mul.lo.s32 %r33, %r7, %r18;
mul.wide.u32 %rd24, %r33, 8;
add.s64 %rd25, %rd5, %rd24;
st.global.f64 [%rd25], %fd7;
mov.u32 %r35, %nctaid.x;
mad.lo.s32 %r43, %r35, %r21, %r7;
setp.lt.u32	%p7, %r43, %r19;
@%p7 bra BB163_4;

BB163_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot164[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<9>;
.reg .b32 %r<72>;
.reg .f64 %fd<8>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot164;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB164_2;

BB164_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB164_1;

BB164_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB164_9;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB164_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB164_6;

BB164_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r13, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r16, %r13, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB164_5;

BB164_6:
ld.local.u32 %r50, [%rd1+108];
mad.lo.s32 %r51, %r50, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r51, 8;
add.s64 %rd21, %rd19, %rd20;
mul.hi.u32 %r20, %r11, %r35;
ld.global.f64 %fd1, [%rd21];
mov.f64 %fd7, 0d0000000000000000;
setp.leu.f64	%p6, %fd1, 0d0000000000000000;
@%p6 bra BB164_8;

mul.lo.s32 %r52, %r11, %r22;
mul.wide.u32 %rd22, %r52, 8;
add.s64 %rd23, %rd4, %rd22;
ld.global.f64 %fd5, [%rd23];
mul.f64 %fd6, %fd1, %fd5;
neg.f64 %fd7, %fd6;

BB164_8:
add.s32 %r53, %r20, %r11;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r11, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd24, %r58, 8;
add.s64 %rd25, %rd5, %rd24;
st.global.f64 [%rd25], %fd7;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p7, %r68, %r31;
@%p7 bra BB164_4;

BB164_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot165[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<9>;
.reg .b32 %r<76>;
.reg .f64 %fd<8>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot165;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB165_2;

BB165_1:
mul.wide.s32 %rd21, %r54, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB165_1;

BB165_2:
mov.u32 %r55, 0;
@%p1 bra BB165_4;

BB165_3:
mul.wide.s32 %rd25, %r55, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB165_3;

BB165_4:
mov.u32 %r5, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r68, %r5, %r34, %r35;
setp.ge.u32	%p5, %r68, %r31;
@%p5 bra BB165_14;

cvta.to.global.u64 %rd8, %rd18;
mov.u32 %r36, %nctaid.x;
mul.lo.s32 %r8, %r36, %r5;
ld.local.u32 %r37, [%rd2+208];
add.s32 %r9, %r37, -1;
mul.wide.s32 %rd29, %r37, 4;
add.s64 %rd9, %rd2, %rd29;

BB165_6:
mov.u32 %r58, %r68;
mov.u32 %r10, %r58;
mov.u64 %rd39, %rd9;
mov.u32 %r39, 0;
mov.u32 %r75, %r39;
setp.lt.s32	%p6, %r9, 1;
mov.u32 %r56, %r9;
mov.u32 %r66, %r10;
mov.u32 %r67, %r10;
mov.u32 %r74, %r39;
@%p6 bra BB165_8;

BB165_7:
mov.u32 %r12, %r67;
mov.u32 %r11, %r56;
ld.local.u32 %r40, [%rd39+4];
rem.u32 %r41, %r12, %r40;
ld.local.u32 %r42, [%rd39+104];
mad.lo.s32 %r75, %r42, %r41, %r75;
div.u32 %r15, %r12, %r40;
add.s64 %rd39, %rd39, -4;
add.s32 %r16, %r11, -1;
setp.gt.s32	%p7, %r16, 0;
mov.u32 %r56, %r16;
mov.u32 %r66, %r15;
mov.u32 %r67, %r15;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB165_7;

BB165_8:
mov.u32 %r18, %r74;
ld.local.u32 %r44, [%rd2+108];
mad.lo.s32 %r45, %r44, %r66, %r18;
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd31, %rd30;
mul.wide.u32 %rd32, %r45, 8;
add.s64 %rd13, %rd31, %rd32;
ld.local.u32 %r19, [%rd3+208];
add.s32 %r57, %r19, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r10;
mov.u32 %r72, %r39;
@%p8 bra BB165_11;

mul.wide.s32 %rd33, %r19, 4;
add.s64 %rd40, %rd3, %rd33;
mov.u32 %r73, 0;
mov.u32 %r65, %r10;

BB165_10:
ld.local.u32 %r48, [%rd40+4];
rem.u32 %r49, %r65, %r48;
ld.local.u32 %r50, [%rd40+104];
mad.lo.s32 %r73, %r50, %r49, %r73;
div.u32 %r65, %r65, %r48;
add.s64 %rd40, %rd40, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB165_10;

BB165_11:
ld.local.u32 %r51, [%rd3+108];
mad.lo.s32 %r52, %r51, %r64, %r72;
ld.local.u64 %rd34, [%rd3];
cvta.to.global.u64 %rd35, %rd34;
mul.wide.u32 %rd36, %r52, 8;
add.s64 %rd17, %rd35, %rd36;
ld.global.f64 %fd1, [%rd13];
mov.f64 %fd7, 0d0000000000000000;
setp.leu.f64	%p10, %fd1, 0d0000000000000000;
@%p10 bra BB165_13;

mul.lo.s32 %r53, %r10, %r30;
mul.wide.u32 %rd37, %r53, 8;
add.s64 %rd38, %rd8, %rd37;
ld.global.f64 %fd5, [%rd38];
mul.f64 %fd6, %fd1, %fd5;
neg.f64 %fd7, %fd6;

BB165_13:
st.global.f64 [%rd17], %fd7;
add.s32 %r68, %r8, %r10;
setp.lt.u32	%p11, %r68, %r31;
@%p11 bra BB165_6;

BB165_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot166[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<9>;
.reg .b32 %r<72>;
.reg .f64 %fd<8>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot166;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB166_2;

BB166_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB166_1;

BB166_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB166_9;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd10;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB166_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB166_6;

BB166_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB166_5;

BB166_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r50, 8;
add.s64 %rd21, %rd19, %rd20;
ld.global.f64 %fd1, [%rd21];
mov.f64 %fd7, 0d0000000000000000;
setp.leu.f64	%p6, %fd1, 0d0000000000000000;
@%p6 bra BB166_8;

mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd22, %r57, 8;
add.s64 %rd23, %rd5, %rd22;
ld.global.f64 %fd5, [%rd23];
mul.f64 %fd6, %fd1, %fd5;
neg.f64 %fd7, %fd6;

BB166_8:
mul.lo.s32 %r58, %r11, %r29;
mul.wide.u32 %rd24, %r58, 8;
add.s64 %rd25, %rd4, %rd24;
st.global.f64 [%rd25], %fd7;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p7, %r68, %r30;
@%p7 bra BB166_4;

BB166_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot167[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b32 %r<97>;
.reg .f64 %fd<8>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot167;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB167_2;

BB167_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB167_1;

BB167_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r93, %r61, %r62, %r63;
setp.ge.u32	%p3, %r93, %r43;
@%p3 bra BB167_9;

ld.local.u32 %r64, [%rd1+208];
add.s32 %r14, %r64, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd4, %rd18;
cvta.to.global.u64 %rd5, %rd11;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r64, 4;
add.s64 %rd7, %rd1, %rd19;

BB167_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd26, %rd7;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB167_6;

BB167_5:
mov.u32 %r18, %r92;
mov.u32 %r17, %r87;
ld.local.u32 %r67, [%rd26+4];
rem.u32 %r68, %r18, %r67;
ld.local.u32 %r69, [%rd26+104];
mad.lo.s32 %r96, %r69, %r68, %r96;
div.u32 %r21, %r18, %r67;
add.s64 %rd26, %rd26, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r87, %r22;
mov.u32 %r91, %r21;
mov.u32 %r92, %r21;
mov.u32 %r95, %r96;
@%p5 bra BB167_5;

BB167_6:
mad.lo.s32 %r70, %r15, %r91, %r95;
mul.wide.u32 %rd20, %r70, 8;
add.s64 %rd21, %rd4, %rd20;
mul.hi.u32 %r25, %r16, %r55;
ld.global.f64 %fd1, [%rd21];
mov.f64 %fd7, 0d0000000000000000;
setp.leu.f64	%p6, %fd1, 0d0000000000000000;
@%p6 bra BB167_8;

mul.hi.u32 %r71, %r16, %r47;
add.s32 %r72, %r71, %r16;
shr.u32 %r73, %r72, %r48;
mul.lo.s32 %r74, %r73, %r50;
sub.s32 %r75, %r16, %r74;
mul.lo.s32 %r76, %r75, %r46;
mad.lo.s32 %r77, %r45, %r73, %r76;
mul.wide.u32 %rd22, %r77, 8;
add.s64 %rd23, %rd5, %rd22;
ld.global.f64 %fd5, [%rd23];
mul.f64 %fd6, %fd1, %fd5;
neg.f64 %fd7, %fd6;

BB167_8:
add.s32 %r78, %r25, %r16;
shr.u32 %r79, %r78, %r56;
mul.lo.s32 %r80, %r79, %r58;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r54;
mad.lo.s32 %r83, %r53, %r79, %r82;
mul.wide.u32 %rd24, %r83, 8;
add.s64 %rd25, %rd6, %rd24;
st.global.f64 [%rd25], %fd7;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r61, %r16;
setp.lt.u32	%p7, %r93, %r43;
@%p7 bra BB167_4;

BB167_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot168[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b32 %r<100>;
.reg .f64 %fd<8>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot168;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB168_2;

BB168_1:
mul.wide.s32 %rd23, %r78, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB168_1;

BB168_2:
mov.u32 %r79, 0;
@%p1 bra BB168_4;

BB168_3:
mul.wide.s32 %rd27, %r79, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB168_3;

BB168_4:
mov.u32 %r55, %ntid.x;
mov.u32 %r56, %ctaid.x;
mov.u32 %r57, %tid.x;
mad.lo.s32 %r92, %r55, %r56, %r57;
setp.ge.u32	%p5, %r92, %r44;
@%p5 bra BB168_13;

ld.local.u32 %r58, [%rd2+208];
add.s32 %r11, %r58, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd8, %rd31;
cvta.to.global.u64 %rd9, %rd20;
ld.local.u32 %r59, [%rd3+208];
add.s32 %r13, %r59, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd32, [%rd3];
cvta.to.global.u64 %rd10, %rd32;
mul.wide.s32 %rd33, %r58, 4;
add.s64 %rd11, %rd2, %rd33;
mul.wide.s32 %rd34, %r59, 4;
add.s64 %rd12, %rd3, %rd34;

BB168_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd40, %rd11;
mov.u32 %r61, 0;
mov.u32 %r99, %r61;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r61;
@%p6 bra BB168_8;

BB168_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r62, [%rd40+4];
rem.u32 %r63, %r17, %r62;
ld.local.u32 %r64, [%rd40+104];
mad.lo.s32 %r99, %r64, %r63, %r99;
div.u32 %r20, %r17, %r62;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB168_7;

BB168_8:
mov.u32 %r23, %r98;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mul.hi.u32 %r25, %r15, %r48;
mov.u32 %r97, %r61;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r61;
@%p8 bra BB168_10;

BB168_9:
mov.u32 %r26, %r81;
ld.local.u32 %r67, [%rd41+4];
rem.u32 %r68, %r89, %r67;
ld.local.u32 %r69, [%rd41+104];
mad.lo.s32 %r97, %r69, %r68, %r97;
div.u32 %r89, %r89, %r67;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB168_9;

BB168_10:
mul.wide.u32 %rd35, %r24, 8;
add.s64 %rd36, %rd8, %rd35;
add.s32 %r70, %r25, %r15;
shr.u32 %r71, %r70, %r49;
mul.lo.s32 %r72, %r71, %r51;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r47;
mad.lo.s32 %r75, %r46, %r71, %r74;
mul.wide.u32 %rd37, %r75, 8;
add.s64 %rd19, %rd9, %rd37;
mad.lo.s32 %r34, %r14, %r88, %r96;
ld.global.f64 %fd1, [%rd36];
mov.f64 %fd7, 0d0000000000000000;
setp.leu.f64	%p10, %fd1, 0d0000000000000000;
@%p10 bra BB168_12;

ld.global.f64 %fd5, [%rd19];
mul.f64 %fd6, %fd1, %fd5;
neg.f64 %fd7, %fd6;

BB168_12:
mul.wide.u32 %rd38, %r34, 8;
add.s64 %rd39, %rd10, %rd38;
st.global.f64 [%rd39], %fd7;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r55, %r15;
setp.lt.u32	%p11, %r92, %r44;
@%p11 bra BB168_6;

BB168_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot169[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<9>;
.reg .b32 %r<75>;
.reg .f64 %fd<8>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot169;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r53, 0;
mov.pred %p1, 0;
@%p1 bra BB169_2;

BB169_1:
mul.wide.s32 %rd21, %r53, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r53, %r53, 1;
setp.lt.u32	%p2, %r53, 27;
@%p2 bra BB169_1;

BB169_2:
mov.u32 %r54, 0;
@%p1 bra BB169_4;

BB169_3:
mul.wide.s32 %rd25, %r54, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p4, %r54, 27;
@%p4 bra BB169_3;

BB169_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r67, %r32, %r33, %r34;
setp.ge.u32	%p5, %r67, %r29;
@%p5 bra BB169_14;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd29, %r35, 4;
add.s64 %rd9, %rd2, %rd29;

BB169_6:
mov.u32 %r57, %r67;
mov.u32 %r8, %r57;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r74, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r55, %r7;
mov.u32 %r65, %r8;
mov.u32 %r66, %r8;
mov.u32 %r73, %r37;
@%p6 bra BB169_8;

BB169_7:
mov.u32 %r10, %r66;
mov.u32 %r9, %r55;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r74, %r40, %r39, %r74;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r55, %r14;
mov.u32 %r65, %r13;
mov.u32 %r66, %r13;
mov.u32 %r68, %r74;
mov.u32 %r73, %r68;
@%p7 bra BB169_7;

BB169_8:
mov.u32 %r16, %r73;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r65, %r16;
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd31, %rd30;
mul.wide.u32 %rd32, %r43, 8;
add.s64 %rd13, %rd31, %rd32;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r56, %r17, -1;
setp.lt.s32	%p8, %r56, 1;
mov.u32 %r63, %r8;
mov.u32 %r71, %r37;
@%p8 bra BB169_11;

mul.wide.s32 %rd33, %r17, 4;
add.s64 %rd40, %rd3, %rd33;
mov.u32 %r72, 0;
mov.u32 %r64, %r8;

BB169_10:
ld.local.u32 %r45, [%rd40+4];
rem.u32 %r46, %r64, %r45;
ld.local.u32 %r47, [%rd40+104];
mad.lo.s32 %r72, %r47, %r46, %r72;
div.u32 %r64, %r64, %r45;
add.s64 %rd40, %rd40, -4;
add.s32 %r56, %r56, -1;
setp.gt.s32	%p9, %r56, 0;
mov.u32 %r63, %r64;
mov.u32 %r71, %r72;
@%p9 bra BB169_10;

BB169_11:
ld.local.u32 %r48, [%rd3+108];
mad.lo.s32 %r49, %r48, %r63, %r71;
ld.local.u64 %rd34, [%rd3];
cvta.to.global.u64 %rd35, %rd34;
mul.wide.u32 %rd36, %r49, 8;
add.s64 %rd17, %rd35, %rd36;
ld.global.f64 %fd1, [%rd13];
mov.f64 %fd7, 0d0000000000000000;
setp.leu.f64	%p10, %fd1, 0d0000000000000000;
@%p10 bra BB169_13;

ld.global.f64 %fd5, [%rd17];
mul.f64 %fd6, %fd1, %fd5;
neg.f64 %fd7, %fd6;

BB169_13:
mul.lo.s32 %r50, %r8, %r28;
mul.wide.u32 %rd37, %r50, 8;
add.s64 %rd38, %rd8, %rd37;
st.global.f64 [%rd38], %fd7;
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r67, %r52, %r32, %r8;
setp.lt.u32	%p11, %r67, %r29;
@%p11 bra BB169_6;

BB169_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot170[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b32 %r<100>;
.reg .f64 %fd<8>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot170;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB170_2;

BB170_1:
mul.wide.s32 %rd22, %r78, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB170_1;

BB170_2:
mov.u32 %r79, 0;
@%p1 bra BB170_4;

BB170_3:
mul.wide.s32 %rd26, %r79, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB170_3;

BB170_4:
mov.u32 %r55, %ntid.x;
mov.u32 %r56, %ctaid.x;
mov.u32 %r57, %tid.x;
mad.lo.s32 %r92, %r55, %r56, %r57;
setp.ge.u32	%p5, %r92, %r44;
@%p5 bra BB170_13;

ld.local.u32 %r58, [%rd2+208];
add.s32 %r11, %r58, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd8, %rd30;
ld.local.u32 %r59, [%rd3+208];
add.s32 %r13, %r59, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd31, [%rd3];
cvta.to.global.u64 %rd9, %rd31;
cvta.to.global.u64 %rd10, %rd19;
mul.wide.s32 %rd32, %r58, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r59, 4;
add.s64 %rd12, %rd3, %rd33;

BB170_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd40, %rd11;
mov.u32 %r61, 0;
mov.u32 %r99, %r61;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r61;
@%p6 bra BB170_8;

BB170_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r62, [%rd40+4];
rem.u32 %r63, %r17, %r62;
ld.local.u32 %r64, [%rd40+104];
mad.lo.s32 %r99, %r64, %r63, %r99;
div.u32 %r20, %r17, %r62;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB170_7;

BB170_8:
mov.u32 %r23, %r98;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mov.u32 %r97, %r61;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r61;
@%p8 bra BB170_10;

BB170_9:
mov.u32 %r25, %r81;
ld.local.u32 %r67, [%rd41+4];
rem.u32 %r68, %r89, %r67;
ld.local.u32 %r69, [%rd41+104];
mad.lo.s32 %r97, %r69, %r68, %r97;
div.u32 %r89, %r89, %r67;
add.s64 %rd41, %rd41, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r81, %r30;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB170_9;

BB170_10:
mul.wide.u32 %rd34, %r24, 8;
add.s64 %rd35, %rd8, %rd34;
mad.lo.s32 %r33, %r14, %r88, %r96;
mul.hi.u32 %r34, %r15, %r48;
ld.global.f64 %fd1, [%rd35];
mov.f64 %fd7, 0d0000000000000000;
setp.leu.f64	%p10, %fd1, 0d0000000000000000;
@%p10 bra BB170_12;

mul.wide.u32 %rd36, %r33, 8;
add.s64 %rd37, %rd9, %rd36;
ld.global.f64 %fd5, [%rd37];
mul.f64 %fd6, %fd1, %fd5;
neg.f64 %fd7, %fd6;

BB170_12:
add.s32 %r70, %r34, %r15;
shr.u32 %r71, %r70, %r49;
mul.lo.s32 %r72, %r71, %r51;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r47;
mad.lo.s32 %r75, %r46, %r71, %r74;
mul.wide.u32 %rd38, %r75, 8;
add.s64 %rd39, %rd10, %rd38;
st.global.f64 [%rd39], %fd7;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r55, %r15;
setp.lt.u32	%p11, %r92, %r44;
@%p11 bra BB170_6;

BB170_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot171[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .b32 %r<103>;
.reg .f64 %fd<8>;
.reg .b64 %rd<58>;


mov.u64 %rd57, __local_depot171;
cvta.local.u64 %SP, %rd57;
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd29, %SP, 216;
cvta.to.local.u64 %rd3, %rd29;
add.u64 %rd30, %SP, 432;
cvta.to.local.u64 %rd4, %rd30;
add.u64 %rd31, %SP, 0;
cvta.to.local.u64 %rd5, %rd31;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB171_2;

BB171_1:
mul.wide.s32 %rd32, %r70, 8;
add.s64 %rd33, %rd6, %rd32;
ld.param.u64 %rd34, [%rd33];
add.s64 %rd35, %rd3, %rd32;
st.local.u64 [%rd35], %rd34;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB171_1;

BB171_2:
mov.u32 %r71, 0;
@%p1 bra BB171_4;

BB171_3:
mul.wide.s32 %rd36, %r71, 8;
add.s64 %rd37, %rd1, %rd36;
ld.param.u64 %rd38, [%rd37];
add.s64 %rd39, %rd4, %rd36;
st.local.u64 [%rd39], %rd38;
add.s32 %r71, %r71, 1;
setp.lt.u32	%p4, %r71, 27;
@%p4 bra BB171_3;

BB171_4:
mov.u32 %r72, 0;
@%p1 bra BB171_6;

BB171_5:
mul.wide.s32 %rd40, %r72, 8;
add.s64 %rd41, %rd2, %rd40;
ld.param.u64 %rd42, [%rd41];
add.s64 %rd43, %rd5, %rd40;
st.local.u64 [%rd43], %rd42;
add.s32 %r72, %r72, 1;
setp.lt.u32	%p6, %r72, 27;
@%p6 bra BB171_5;

BB171_6:
mov.u32 %r47, %ntid.x;
mov.u32 %r48, %ctaid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r91, %r47, %r48, %r49;
setp.ge.u32	%p7, %r91, %r43;
@%p7 bra BB171_17;

ld.local.u32 %r50, [%rd3+208];
add.s32 %r8, %r50, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd44, [%rd3];
cvta.to.global.u64 %rd12, %rd44;
ld.local.u32 %r51, [%rd4+208];
add.s32 %r10, %r51, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd45, [%rd4];
cvta.to.global.u64 %rd13, %rd45;
ld.local.u32 %r52, [%rd5+208];
add.s32 %r12, %r52, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd46, [%rd5];
cvta.to.global.u64 %rd14, %rd46;
mul.wide.s32 %rd47, %r50, 4;
add.s64 %rd15, %rd3, %rd47;
mul.wide.s32 %rd48, %r51, 4;
add.s64 %rd16, %rd4, %rd48;
mul.wide.s32 %rd49, %r52, 4;
add.s64 %rd17, %rd5, %rd49;

BB171_8:
mov.u32 %r76, %r91;
mov.u32 %r14, %r76;
mov.u64 %rd54, %rd15;
mov.u32 %r54, 0;
mov.u32 %r102, %r54;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r73, %r8;
mov.u32 %r89, %r14;
mov.u32 %r90, %r14;
mov.u32 %r101, %r54;
@%p8 bra BB171_10;

BB171_9:
mov.u32 %r16, %r90;
mov.u32 %r15, %r73;
ld.local.u32 %r55, [%rd54+4];
rem.u32 %r56, %r16, %r55;
ld.local.u32 %r57, [%rd54+104];
mad.lo.s32 %r102, %r57, %r56, %r102;
div.u32 %r19, %r16, %r55;
add.s64 %rd54, %rd54, -4;
add.s32 %r20, %r15, -1;
setp.gt.s32	%p9, %r20, 0;
mov.u32 %r73, %r20;
mov.u32 %r89, %r19;
mov.u32 %r90, %r19;
mov.u32 %r92, %r102;
mov.u32 %r101, %r92;
@%p9 bra BB171_9;

BB171_10:
mov.u32 %r22, %r101;
mov.u64 %rd55, %rd16;
mad.lo.s32 %r23, %r9, %r89, %r22;
mov.u32 %r100, %r54;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r74, %r10;
mov.u32 %r88, %r14;
mov.u32 %r87, %r14;
mov.u32 %r99, %r54;
@%p10 bra BB171_12;

BB171_11:
mov.u32 %r24, %r74;
ld.local.u32 %r60, [%rd55+4];
rem.u32 %r61, %r88, %r60;
ld.local.u32 %r62, [%rd55+104];
mad.lo.s32 %r100, %r62, %r61, %r100;
div.u32 %r88, %r88, %r60;
add.s64 %rd55, %rd55, -4;
add.s32 %r29, %r24, -1;
setp.gt.s32	%p11, %r29, 0;
mov.u32 %r74, %r29;
mov.u32 %r87, %r88;
mov.u32 %r99, %r100;
@%p11 bra BB171_11;

BB171_12:
mul.wide.u32 %rd50, %r23, 8;
add.s64 %rd24, %rd12, %rd50;
mov.u64 %rd56, %rd17;
mad.lo.s32 %r32, %r11, %r87, %r99;
mov.u32 %r98, %r54;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r75, %r12;
mov.u32 %r86, %r14;
mov.u32 %r85, %r14;
mov.u32 %r97, %r54;
@%p12 bra BB171_14;

BB171_13:
mov.u32 %r33, %r75;
ld.local.u32 %r65, [%rd56+4];
rem.u32 %r66, %r86, %r65;
ld.local.u32 %r67, [%rd56+104];
mad.lo.s32 %r98, %r67, %r66, %r98;
div.u32 %r86, %r86, %r65;
add.s64 %rd56, %rd56, -4;
add.s32 %r38, %r33, -1;
setp.gt.s32	%p13, %r38, 0;
mov.u32 %r75, %r38;
mov.u32 %r85, %r86;
mov.u32 %r97, %r98;
@%p13 bra BB171_13;

BB171_14:
mul.wide.u32 %rd51, %r32, 8;
add.s64 %rd28, %rd13, %rd51;
mad.lo.s32 %r41, %r13, %r85, %r97;
ld.global.f64 %fd1, [%rd24];
mov.f64 %fd7, 0d0000000000000000;
setp.leu.f64	%p14, %fd1, 0d0000000000000000;
@%p14 bra BB171_16;

ld.global.f64 %fd5, [%rd28];
mul.f64 %fd6, %fd1, %fd5;
neg.f64 %fd7, %fd6;

BB171_16:
mul.wide.u32 %rd52, %r41, 8;
add.s64 %rd53, %rd14, %rd52;
st.global.f64 [%rd53], %fd7;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r91, %r69, %r47, %r14;
setp.lt.u32	%p15, %r91, %r43;
@%p15 bra BB171_8;

BB171_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b32 %r<5>;
.reg .f64 %fd<8>;
.reg .b64 %rd<32>;


ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd19, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd20, %r3;
add.s64 %rd31, %rd19, %rd20;
setp.ge.u64	%p1, %rd31, %rd18;
@%p1 bra BB172_5;

cvta.to.global.u64 %rd3, %rd12;
cvta.to.global.u64 %rd5, %rd14;
cvta.to.global.u64 %rd7, %rd16;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd21, %r4;
mul.lo.s64 %rd9, %rd21, %rd1;

BB172_2:
mul.lo.s64 %rd22, %rd31, %rd13;
shl.b64 %rd23, %rd22, 3;
add.s64 %rd24, %rd3, %rd23;
ld.global.f64 %fd1, [%rd24];
mov.f64 %fd7, 0d0000000000000000;
setp.leu.f64	%p2, %fd1, 0d0000000000000000;
@%p2 bra BB172_4;

mul.lo.s64 %rd25, %rd31, %rd15;
shl.b64 %rd26, %rd25, 3;
add.s64 %rd27, %rd5, %rd26;
ld.global.f64 %fd5, [%rd27];
mul.f64 %fd6, %fd1, %fd5;
neg.f64 %fd7, %fd6;

BB172_4:
mul.lo.s64 %rd28, %rd31, %rd17;
shl.b64 %rd29, %rd28, 3;
add.s64 %rd30, %rd7, %rd29;
st.global.f64 [%rd30], %fd7;
add.s64 %rd31, %rd9, %rd31;
setp.lt.u64	%p3, %rd31, %rd18;
@%p3 bra BB172_2;

BB172_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot173[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<19>;
.reg .b32 %r<45>;
.reg .f64 %fd<8>;
.reg .b64 %rd<164>;


mov.u64 %rd163, __local_depot173;
cvta.local.u64 %SP, %rd163;
ld.param.u64 %rd74, [_Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I36kl_updateGradInput_no_reduce_functorIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd75, %SP, 416;
cvta.to.local.u64 %rd3, %rd75;
add.u64 %rd76, %SP, 832;
cvta.to.local.u64 %rd4, %rd76;
add.u64 %rd77, %SP, 0;
cvta.to.local.u64 %rd5, %rd77;
mov.u32 %r39, 0;
mov.pred %p1, 0;
@%p1 bra BB173_2;

BB173_1:
mul.wide.s32 %rd78, %r39, 8;
add.s64 %rd79, %rd6, %rd78;
ld.param.u64 %rd80, [%rd79];
add.s64 %rd81, %rd3, %rd78;
st.local.u64 [%rd81], %rd80;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p2, %r39, 52;
@%p2 bra BB173_1;

BB173_2:
mov.u32 %r40, 0;
@%p1 bra BB173_4;

BB173_3:
mul.wide.s32 %rd82, %r40, 8;
add.s64 %rd83, %rd1, %rd82;
ld.param.u64 %rd84, [%rd83];
add.s64 %rd85, %rd4, %rd82;
st.local.u64 [%rd85], %rd84;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p4, %r40, 52;
@%p4 bra BB173_3;

BB173_4:
mov.u32 %r41, 0;
@%p1 bra BB173_6;

BB173_5:
mul.wide.s32 %rd86, %r41, 8;
add.s64 %rd87, %rd2, %rd86;
ld.param.u64 %rd88, [%rd87];
add.s64 %rd89, %rd5, %rd86;
st.local.u64 [%rd89], %rd88;
add.s32 %r41, %r41, 1;
setp.lt.u32	%p6, %r41, 52;
@%p6 bra BB173_5;

BB173_6:
mov.u32 %r19, %ctaid.x;
mov.u32 %r20, %ntid.x;
mul.wide.u32 %rd90, %r20, %r19;
mov.u32 %r21, %tid.x;
cvt.u64.u32	%rd91, %r21;
add.s64 %rd151, %rd90, %rd91;
setp.ge.u64	%p7, %rd151, %rd74;
@%p7 bra BB173_26;

ld.local.u32 %r22, [%rd3+408];
add.s32 %r7, %r22, -1;
ld.local.u64 %rd13, [%rd3+208];
ld.local.u64 %rd92, [%rd3];
cvta.to.global.u64 %rd14, %rd92;
ld.local.u32 %r23, [%rd4+408];
add.s32 %r8, %r23, -1;
ld.local.u64 %rd15, [%rd4+208];
ld.local.u64 %rd93, [%rd4];
cvta.to.global.u64 %rd16, %rd93;
ld.local.u32 %r24, [%rd5+408];
add.s32 %r9, %r24, -1;
ld.local.u64 %rd17, [%rd5+208];
ld.local.u64 %rd94, [%rd5];
cvta.to.global.u64 %rd18, %rd94;
mul.wide.s32 %rd95, %r22, 8;
add.s64 %rd19, %rd3, %rd95;
mul.wide.s32 %rd96, %r23, 8;
add.s64 %rd20, %rd4, %rd96;
mul.wide.s32 %rd97, %r24, 8;
add.s64 %rd21, %rd5, %rd97;

BB173_8:
mov.u64 %rd130, %rd151;
mov.u64 %rd22, %rd130;
mov.u64 %rd124, %rd19;
mov.u64 %rd99, 0;
mov.u64 %rd162, %rd99;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r42, %r7;
mov.u64 %rd148, %rd22;
mov.u64 %rd149, %rd22;
mov.u64 %rd161, %rd99;
@%p8 bra BB173_13;

BB173_9:
mov.u64 %rd25, %rd149;
mov.u32 %r10, %r42;
ld.local.u64 %rd27, [%rd124];
or.b64 %rd100, %rd25, %rd27;
and.b64 %rd101, %rd100, -4294967296;
setp.eq.s64	%p9, %rd101, 0;
@%p9 bra BB173_11;
bra.uni BB173_10;

BB173_11:
cvt.u32.u64	%r25, %rd27;
cvt.u32.u64	%r26, %rd25;
div.u32 %r27, %r26, %r25;
rem.u32 %r28, %r26, %r25;
cvt.u64.u32	%rd150, %r27;
cvt.u64.u32	%rd125, %r28;
bra.uni BB173_12;

BB173_10:
div.u64 %rd150, %rd25, %rd27;
rem.u64 %rd125, %rd25, %rd27;

BB173_12:
mov.u64 %rd32, %rd150;
ld.local.u64 %rd102, [%rd124+200];
mul.lo.s64 %rd103, %rd102, %rd125;
add.s64 %rd162, %rd103, %rd162;
add.s64 %rd124, %rd124, -8;
add.s32 %r11, %r10, -1;
setp.gt.s32	%p10, %r11, 0;
mov.u32 %r42, %r11;
mov.u64 %rd148, %rd32;
mov.u64 %rd149, %rd32;
mov.u64 %rd152, %rd162;
mov.u64 %rd161, %rd152;
@%p10 bra BB173_9;

BB173_13:
mov.u64 %rd37, %rd161;
mov.u64 %rd126, %rd20;
mul.lo.s64 %rd106, %rd13, %rd148;
add.s64 %rd39, %rd106, %rd37;
mov.u64 %rd160, %rd99;
setp.lt.s32	%p11, %r8, 1;
mov.u32 %r43, %r8;
mov.u64 %rd146, %rd22;
mov.u64 %rd145, %rd22;
mov.u64 %rd159, %rd99;
@%p11 bra BB173_18;

BB173_14:
mov.u32 %r12, %r43;
ld.local.u64 %rd43, [%rd126];
or.b64 %rd107, %rd146, %rd43;
and.b64 %rd108, %rd107, -4294967296;
setp.eq.s64	%p12, %rd108, 0;
@%p12 bra BB173_16;
bra.uni BB173_15;

BB173_16:
cvt.u32.u64	%r29, %rd43;
cvt.u32.u64	%r30, %rd146;
div.u32 %r31, %r30, %r29;
rem.u32 %r32, %r30, %r29;
cvt.u64.u32	%rd147, %r31;
cvt.u64.u32	%rd127, %r32;
bra.uni BB173_17;

BB173_15:
div.u64 %rd147, %rd146, %rd43;
rem.u64 %rd127, %rd146, %rd43;

BB173_17:
mov.u64 %rd146, %rd147;
ld.local.u64 %rd109, [%rd126+200];
mul.lo.s64 %rd110, %rd109, %rd127;
add.s64 %rd160, %rd110, %rd160;
add.s64 %rd126, %rd126, -8;
add.s32 %r13, %r12, -1;
setp.gt.s32	%p13, %r13, 0;
mov.u32 %r43, %r13;
mov.u64 %rd145, %rd146;
mov.u64 %rd159, %rd160;
@%p13 bra BB173_14;

BB173_18:
shl.b64 %rd113, %rd39, 3;
add.s64 %rd54, %rd14, %rd113;
mov.u64 %rd128, %rd21;
mul.lo.s64 %rd114, %rd15, %rd145;
add.s64 %rd56, %rd114, %rd159;
mov.u64 %rd158, %rd99;
setp.lt.s32	%p14, %r9, 1;
mov.u32 %r44, %r9;
mov.u64 %rd143, %rd22;
mov.u64 %rd142, %rd22;
mov.u64 %rd157, %rd99;
@%p14 bra BB173_23;

BB173_19:
mov.u32 %r14, %r44;
ld.local.u64 %rd60, [%rd128];
or.b64 %rd115, %rd143, %rd60;
and.b64 %rd116, %rd115, -4294967296;
setp.eq.s64	%p15, %rd116, 0;
@%p15 bra BB173_21;
bra.uni BB173_20;

BB173_21:
cvt.u32.u64	%r33, %rd60;
cvt.u32.u64	%r34, %rd143;
div.u32 %r35, %r34, %r33;
rem.u32 %r36, %r34, %r33;
cvt.u64.u32	%rd144, %r35;
cvt.u64.u32	%rd129, %r36;
bra.uni BB173_22;

BB173_20:
div.u64 %rd144, %rd143, %rd60;
rem.u64 %rd129, %rd143, %rd60;

BB173_22:
mov.u64 %rd143, %rd144;
ld.local.u64 %rd117, [%rd128+200];
mul.lo.s64 %rd118, %rd117, %rd129;
add.s64 %rd158, %rd118, %rd158;
add.s64 %rd128, %rd128, -8;
add.s32 %r15, %r14, -1;
setp.gt.s32	%p16, %r15, 0;
mov.u32 %r44, %r15;
mov.u64 %rd142, %rd143;
mov.u64 %rd157, %rd158;
@%p16 bra BB173_19;

BB173_23:
shl.b64 %rd119, %rd56, 3;
add.s64 %rd71, %rd16, %rd119;
mul.lo.s64 %rd120, %rd17, %rd142;
add.s64 %rd72, %rd120, %rd157;
ld.global.f64 %fd1, [%rd54];
mov.f64 %fd7, 0d0000000000000000;
setp.leu.f64	%p17, %fd1, 0d0000000000000000;
@%p17 bra BB173_25;

ld.global.f64 %fd5, [%rd71];
mul.f64 %fd6, %fd1, %fd5;
neg.f64 %fd7, %fd6;

BB173_25:
shl.b64 %rd121, %rd72, 3;
add.s64 %rd122, %rd18, %rd121;
st.global.f64 [%rd122], %fd7;
mov.u32 %r37, %nctaid.x;
mul.wide.u32 %rd123, %r37, %r20;
add.s64 %rd151, %rd123, %rd22;
setp.lt.u64	%p18, %rd151, %rd74;
@%p18 bra BB173_8;

BB173_26:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf10kl_functorIN3c104HalfEfEEENS_12zip_iteratorINSG_INS_10device_ptrISO_EEST_NS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESX_SX_EEEEfNS_4plusIfEESU_SU_SU_SU_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf10kl_functorIN3c104HalfEfEEENS_12zip_iteratorINSG_INS_10device_ptrISO_EEST_NS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESX_SX_EEEEfNS_4plusIfEESU_SU_SU_SU_EEEEEEEEvT0__param_0[120]
)
.maxntid 128, 1, 1
{
.reg .pred %p<126>;
.reg .b16 %rs<116>;
.reg .f32 %f<772>;
.reg .b32 %r<135>;
.reg .b64 %rd<204>;


ld.param.v2.u32 {%r34, %r35}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf10kl_functorIN3c104HalfEfEEENS_12zip_iteratorINSG_INS_10device_ptrISO_EEST_NS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESX_SX_EEEEfNS_4plusIfEESU_SU_SU_SU_EEEEEEEEvT0__param_0+112];
ld.param.v2.u32 {%r36, %r37}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf10kl_functorIN3c104HalfEfEEENS_12zip_iteratorINSG_INS_10device_ptrISO_EEST_NS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESX_SX_EEEEfNS_4plusIfEESU_SU_SU_SU_EEEEEEEEvT0__param_0+104];
ld.param.f32 %f132, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf10kl_functorIN3c104HalfEfEEENS_12zip_iteratorINSG_INS_10device_ptrISO_EEST_NS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESX_SX_EEEEfNS_4plusIfEESU_SU_SU_SU_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd73, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf10kl_functorIN3c104HalfEfEEENS_12zip_iteratorINSG_INS_10device_ptrISO_EEST_NS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESX_SX_EEEEfNS_4plusIfEESU_SU_SU_SU_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd72, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf10kl_functorIN3c104HalfEfEEENS_12zip_iteratorINSG_INS_10device_ptrISO_EEST_NS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESX_SX_EEEEfNS_4plusIfEESU_SU_SU_SU_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd71, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf10kl_functorIN3c104HalfEfEEENS_12zip_iteratorINSG_INS_10device_ptrISO_EEST_NS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESX_SX_EEEEfNS_4plusIfEESU_SU_SU_SU_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd70, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf10kl_functorIN3c104HalfEfEEENS_12zip_iteratorINSG_INS_10device_ptrISO_EEST_NS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESX_SX_EEEEfNS_4plusIfEESU_SU_SU_SU_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd68, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf10kl_functorIN3c104HalfEfEEENS_12zip_iteratorINSG_INS_10device_ptrISO_EEST_NS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESX_SX_EEEEfNS_4plusIfEESU_SU_SU_SU_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd66, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf10kl_functorIN3c104HalfEfEEENS_12zip_iteratorINSG_INS_10device_ptrISO_EEST_NS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESX_SX_EEEEfNS_4plusIfEESU_SU_SU_SU_EEEEEEEEvT0__param_0+16];
ld.param.u64 %rd67, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf10kl_functorIN3c104HalfEfEEENS_12zip_iteratorINSG_INS_10device_ptrISO_EEST_NS_9null_typeESU_SU_SU_SU_SU_SU_SU_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESX_SX_EEEEfNS_4plusIfEESU_SU_SU_SU_EEEEEEEEvT0__param_0+24];
cvta.to.global.u64 %rd1, %rd67;
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %tid.x;
setp.ne.s32	%p5, %r2, 0;
mov.u64 %rd74, _ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE;
cvta.shared.u64 %rd75, %rd74;
setp.eq.s64	%p6, %rd75, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB174_2;

cvt.s64.s32	%rd76, %r36;
mov.u32 %r40, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE], %r40;
mov.u64 %rd77, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd78, %rd77;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8], %rd78;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+16], %rd76;

BB174_2:
mov.f32 %f771, %f132;
add.s32 %r4, %r1, %r35;
bar.sync 0;
cvt.s64.s32	%rd7, %r4;
mul.lo.s64 %rd79, %rd7, %rd70;
min.s64 %rd8, %rd72, %rd7;
add.s64 %rd9, %rd8, %rd79;
setp.lt.s64	%p8, %rd7, %rd72;
selp.u64	%rd80, 1, 0, %p8;
add.s64 %rd81, %rd80, %rd70;
add.s64 %rd82, %rd81, %rd9;
mul.lo.s64 %rd83, %rd82, %rd71;
min.s64 %rd10, %rd83, %rd68;
setp.eq.s32	%p9, %r4, 0;
mov.u64 %rd184, %rd10;
@%p9 bra BB174_7;

cvta.to.global.u64 %rd84, %rd66;
add.s64 %rd11, %rd10, -1;
shl.b64 %rd85, %rd10, 1;
add.s64 %rd86, %rd85, -2;
add.s64 %rd87, %rd84, %rd86;
ld.global.u16 %rs1, [%rd87];
add.s64 %rd88, %rd1, %rd86;
ld.global.u16 %rs48, [%rd88];

	{ cvt.f32.f16 %f133, %rs48;}


	
	{ cvt.f32.f16 %f134, %rs48;}


	mov.f32 %f771, 0f00000000;
setp.leu.f32	%p10, %f134, 0f00000000;
mov.u64 %rd184, %rd11;
@%p10 bra BB174_7;

setp.lt.f32	%p11, %f133, 0f00800000;
mul.f32 %f136, %f133, 0f4B000000;
selp.f32	%f3, %f136, %f133, %p11;
selp.f32	%f137, 0fC1B80000, 0f00000000, %p11;
mov.b32 %r41, %f3;
add.s32 %r42, %r41, -1059760811;
and.b32 %r43, %r42, -8388608;
sub.s32 %r44, %r41, %r43;
mov.b32 %f138, %r44;
cvt.rn.f32.s32	%f139, %r43;
mov.f32 %f140, 0f34000000;
fma.rn.f32 %f141, %f139, %f140, %f137;
add.f32 %f142, %f138, 0fBF800000;
mov.f32 %f143, 0f3E1039F6;
mov.f32 %f144, 0fBE055027;
fma.rn.f32 %f145, %f144, %f142, %f143;
mov.f32 %f146, 0fBDF8CDCC;
fma.rn.f32 %f147, %f145, %f142, %f146;
mov.f32 %f148, 0f3E0F2955;
fma.rn.f32 %f149, %f147, %f142, %f148;
mov.f32 %f150, 0fBE2AD8B9;
fma.rn.f32 %f151, %f149, %f142, %f150;
mov.f32 %f152, 0f3E4CED0B;
fma.rn.f32 %f153, %f151, %f142, %f152;
mov.f32 %f154, 0fBE7FFF22;
fma.rn.f32 %f155, %f153, %f142, %f154;
mov.f32 %f156, 0f3EAAAA78;
fma.rn.f32 %f157, %f155, %f142, %f156;
mov.f32 %f158, 0fBF000000;
fma.rn.f32 %f159, %f157, %f142, %f158;
mul.f32 %f160, %f142, %f159;
fma.rn.f32 %f161, %f160, %f142, %f142;
mov.f32 %f162, 0f3F317218;
fma.rn.f32 %f673, %f141, %f162, %f161;
setp.lt.u32	%p12, %r41, 2139095040;
@%p12 bra BB174_6;

mov.f32 %f163, 0f7F800000;
fma.rn.f32 %f673, %f3, %f163, %f163;

BB174_6:
setp.eq.f32	%p13, %f3, 0f00000000;
selp.f32	%f165, 0fFF800000, %f673, %p13;

	{ cvt.f32.f16 %f164, %rs1;}


	sub.f32 %f166, %f165, %f164;
mul.f32 %f771, %f133, %f166;
mov.u64 %rd184, %rd11;

BB174_7:
cvta.to.global.u64 %rd89, %rd73;
mul.lo.s64 %rd90, %rd9, %rd71;
shl.b64 %rd91, %rd90, 1;
add.s64 %rd92, %rd66, %rd91;
shl.b64 %rd93, %rd7, 2;
add.s64 %rd13, %rd89, %rd93;
shl.b64 %rd94, %rd184, 1;
add.s64 %rd14, %rd66, %rd94;
sub.s64 %rd95, %rd92, %rd14;
shr.u64 %rd96, %rd95, 1;
neg.s64 %rd97, %rd96;
cvt.u32.u64	%r5, %rd97;
mov.u16 %rs114, 0;
setp.lt.s32	%p14, %r5, 1;
@%p14 bra BB174_84;

add.s32 %r46, %r35, %r1;
cvt.s64.s32	%rd98, %r46;
mul.lo.s64 %rd99, %rd70, %rd98;
add.s64 %rd100, %rd8, %rd99;
mul.lo.s64 %rd101, %rd71, %rd100;
shl.b64 %rd185, %rd101, 1;
mul.wide.s32 %rd102, %r2, 2;
add.s64 %rd16, %rd1, %rd102;
mov.u16 %rs113, 0;
mov.u32 %r132, 0;

BB174_9:
mov.f32 %f756, %f755;
mov.f32 %f751, %f754;
mov.f32 %f747, %f750;
mov.f32 %f743, %f746;
mov.f32 %f739, %f742;
mov.f32 %f735, %f738;
mov.f32 %f732, %f734;
add.s64 %rd103, %rd66, %rd185;
sub.s64 %rd104, %rd103, %rd14;
shr.u64 %rd105, %rd104, 1;
neg.s64 %rd106, %rd105;
cvt.u32.u64	%r47, %rd106;
setp.lt.s32	%p15, %r47, 896;
mov.u32 %r48, 896;
min.s32 %r7, %r47, %r48;
cvta.to.global.u64 %rd107, %rd66;
add.s64 %rd109, %rd107, %rd102;
add.s64 %rd18, %rd109, %rd185;
add.s64 %rd19, %rd16, %rd185;
@%p15 bra BB174_38;
bra.uni BB174_10;

BB174_38:
mov.u32 %r133, 0;
setp.ge.s32	%p44, %r2, %r7;
@%p44 bra BB174_43;

ld.global.u16 %rs10, [%rd18];
ld.global.u16 %rs74, [%rd19];

	{ cvt.f32.f16 %f407, %rs74;}


	
	{ cvt.f32.f16 %f408, %rs74;}


	mov.u32 %r133, 1;
mov.f32 %f732, 0f00000000;
setp.leu.f32	%p45, %f408, 0f00000000;
@%p45 bra BB174_43;

setp.lt.f32	%p46, %f407, 0f00800000;
mul.f32 %f410, %f407, 0f4B000000;
selp.f32	%f66, %f410, %f407, %p46;
selp.f32	%f411, 0fC1B80000, 0f00000000, %p46;
mov.b32 %r83, %f66;
add.s32 %r84, %r83, -1059760811;
and.b32 %r85, %r84, -8388608;
sub.s32 %r86, %r83, %r85;
mov.b32 %f412, %r86;
cvt.rn.f32.s32	%f413, %r85;
mov.f32 %f414, 0f34000000;
fma.rn.f32 %f415, %f413, %f414, %f411;
add.f32 %f416, %f412, 0fBF800000;
mov.f32 %f417, 0f3E1039F6;
mov.f32 %f418, 0fBE055027;
fma.rn.f32 %f419, %f418, %f416, %f417;
mov.f32 %f420, 0fBDF8CDCC;
fma.rn.f32 %f421, %f419, %f416, %f420;
mov.f32 %f422, 0f3E0F2955;
fma.rn.f32 %f423, %f421, %f416, %f422;
mov.f32 %f424, 0fBE2AD8B9;
fma.rn.f32 %f425, %f423, %f416, %f424;
mov.f32 %f426, 0f3E4CED0B;
fma.rn.f32 %f427, %f425, %f416, %f426;
mov.f32 %f428, 0fBE7FFF22;
fma.rn.f32 %f429, %f427, %f416, %f428;
mov.f32 %f430, 0f3EAAAA78;
fma.rn.f32 %f431, %f429, %f416, %f430;
mov.f32 %f432, 0fBF000000;
fma.rn.f32 %f433, %f431, %f416, %f432;
mul.f32 %f434, %f416, %f433;
fma.rn.f32 %f435, %f434, %f416, %f416;
mov.f32 %f436, 0f3F317218;
fma.rn.f32 %f681, %f415, %f436, %f435;
setp.lt.u32	%p47, %r83, 2139095040;
@%p47 bra BB174_42;

mov.f32 %f437, 0f7F800000;
fma.rn.f32 %f681, %f66, %f437, %f437;

BB174_42:
setp.eq.f32	%p48, %f66, 0f00000000;
selp.f32	%f439, 0fFF800000, %f681, %p48;

	{ cvt.f32.f16 %f438, %rs10;}


	sub.f32 %f440, %f439, %f438;
mul.f32 %f732, %f407, %f440;

BB174_43:
mov.f32 %f733, %f732;
add.s32 %r89, %r2, 128;
setp.ge.s32	%p49, %r89, %r7;
@%p49 bra BB174_49;

ld.global.u16 %rs11, [%rd18+256];
ld.global.u16 %rs77, [%rd19+256];

	{ cvt.f32.f16 %f441, %rs77;}


	
	{ cvt.f32.f16 %f442, %rs77;}


	mov.f32 %f737, 0f00000000;
setp.leu.f32	%p50, %f442, 0f00000000;
@%p50 bra BB174_48;

setp.lt.f32	%p51, %f441, 0f00800000;
mul.f32 %f444, %f441, 0f4B000000;
selp.f32	%f73, %f444, %f441, %p51;
selp.f32	%f445, 0fC1B80000, 0f00000000, %p51;
mov.b32 %r90, %f73;
add.s32 %r91, %r90, -1059760811;
and.b32 %r92, %r91, -8388608;
sub.s32 %r93, %r90, %r92;
mov.b32 %f446, %r93;
cvt.rn.f32.s32	%f447, %r92;
mov.f32 %f448, 0f34000000;
fma.rn.f32 %f449, %f447, %f448, %f445;
add.f32 %f450, %f446, 0fBF800000;
mov.f32 %f451, 0f3E1039F6;
mov.f32 %f452, 0fBE055027;
fma.rn.f32 %f453, %f452, %f450, %f451;
mov.f32 %f454, 0fBDF8CDCC;
fma.rn.f32 %f455, %f453, %f450, %f454;
mov.f32 %f456, 0f3E0F2955;
fma.rn.f32 %f457, %f455, %f450, %f456;
mov.f32 %f458, 0fBE2AD8B9;
fma.rn.f32 %f459, %f457, %f450, %f458;
mov.f32 %f460, 0f3E4CED0B;
fma.rn.f32 %f461, %f459, %f450, %f460;
mov.f32 %f462, 0fBE7FFF22;
fma.rn.f32 %f463, %f461, %f450, %f462;
mov.f32 %f464, 0f3EAAAA78;
fma.rn.f32 %f465, %f463, %f450, %f464;
mov.f32 %f466, 0fBF000000;
fma.rn.f32 %f467, %f465, %f450, %f466;
mul.f32 %f468, %f450, %f467;
fma.rn.f32 %f469, %f468, %f450, %f450;
mov.f32 %f470, 0f3F317218;
fma.rn.f32 %f764, %f449, %f470, %f469;
setp.lt.u32	%p52, %r90, 2139095040;
@%p52 bra BB174_47;

mov.f32 %f471, 0f7F800000;
fma.rn.f32 %f764, %f73, %f471, %f471;

BB174_47:
setp.eq.f32	%p53, %f73, 0f00000000;
selp.f32	%f473, 0fFF800000, %f764, %p53;

	{ cvt.f32.f16 %f472, %rs11;}


	sub.f32 %f474, %f473, %f472;
mul.f32 %f737, %f441, %f474;

BB174_48:
mov.f32 %f735, %f737;
add.s32 %r133, %r133, 1;

BB174_49:
mov.f32 %f736, %f735;
add.s32 %r95, %r2, 256;
setp.ge.s32	%p54, %r95, %r7;
@%p54 bra BB174_55;

ld.global.u16 %rs12, [%rd18+512];
ld.global.u16 %rs80, [%rd19+512];

	{ cvt.f32.f16 %f475, %rs80;}


	
	{ cvt.f32.f16 %f476, %rs80;}


	mov.f32 %f741, 0f00000000;
setp.leu.f32	%p55, %f476, 0f00000000;
@%p55 bra BB174_54;

setp.lt.f32	%p56, %f475, 0f00800000;
mul.f32 %f478, %f475, 0f4B000000;
selp.f32	%f81, %f478, %f475, %p56;
selp.f32	%f479, 0fC1B80000, 0f00000000, %p56;
mov.b32 %r96, %f81;
add.s32 %r97, %r96, -1059760811;
and.b32 %r98, %r97, -8388608;
sub.s32 %r99, %r96, %r98;
mov.b32 %f480, %r99;
cvt.rn.f32.s32	%f481, %r98;
mov.f32 %f482, 0f34000000;
fma.rn.f32 %f483, %f481, %f482, %f479;
add.f32 %f484, %f480, 0fBF800000;
mov.f32 %f485, 0f3E1039F6;
mov.f32 %f486, 0fBE055027;
fma.rn.f32 %f487, %f486, %f484, %f485;
mov.f32 %f488, 0fBDF8CDCC;
fma.rn.f32 %f489, %f487, %f484, %f488;
mov.f32 %f490, 0f3E0F2955;
fma.rn.f32 %f491, %f489, %f484, %f490;
mov.f32 %f492, 0fBE2AD8B9;
fma.rn.f32 %f493, %f491, %f484, %f492;
mov.f32 %f494, 0f3E4CED0B;
fma.rn.f32 %f495, %f493, %f484, %f494;
mov.f32 %f496, 0fBE7FFF22;
fma.rn.f32 %f497, %f495, %f484, %f496;
mov.f32 %f498, 0f3EAAAA78;
fma.rn.f32 %f499, %f497, %f484, %f498;
mov.f32 %f500, 0fBF000000;
fma.rn.f32 %f501, %f499, %f484, %f500;
mul.f32 %f502, %f484, %f501;
fma.rn.f32 %f503, %f502, %f484, %f484;
mov.f32 %f504, 0f3F317218;
fma.rn.f32 %f765, %f483, %f504, %f503;
setp.lt.u32	%p57, %r96, 2139095040;
@%p57 bra BB174_53;

mov.f32 %f505, 0f7F800000;
fma.rn.f32 %f765, %f81, %f505, %f505;

BB174_53:
setp.eq.f32	%p58, %f81, 0f00000000;
selp.f32	%f507, 0fFF800000, %f765, %p58;

	{ cvt.f32.f16 %f506, %rs12;}


	sub.f32 %f508, %f507, %f506;
mul.f32 %f741, %f475, %f508;

BB174_54:
mov.f32 %f739, %f741;
add.s32 %r133, %r133, 1;

BB174_55:
mov.f32 %f740, %f739;
add.s32 %r101, %r2, 384;
setp.ge.s32	%p59, %r101, %r7;
@%p59 bra BB174_61;

ld.global.u16 %rs13, [%rd18+768];
ld.global.u16 %rs83, [%rd19+768];

	{ cvt.f32.f16 %f509, %rs83;}


	
	{ cvt.f32.f16 %f510, %rs83;}


	mov.f32 %f745, 0f00000000;
setp.leu.f32	%p60, %f510, 0f00000000;
@%p60 bra BB174_60;

setp.lt.f32	%p61, %f509, 0f00800000;
mul.f32 %f512, %f509, 0f4B000000;
selp.f32	%f89, %f512, %f509, %p61;
selp.f32	%f513, 0fC1B80000, 0f00000000, %p61;
mov.b32 %r102, %f89;
add.s32 %r103, %r102, -1059760811;
and.b32 %r104, %r103, -8388608;
sub.s32 %r105, %r102, %r104;
mov.b32 %f514, %r105;
cvt.rn.f32.s32	%f515, %r104;
mov.f32 %f516, 0f34000000;
fma.rn.f32 %f517, %f515, %f516, %f513;
add.f32 %f518, %f514, 0fBF800000;
mov.f32 %f519, 0f3E1039F6;
mov.f32 %f520, 0fBE055027;
fma.rn.f32 %f521, %f520, %f518, %f519;
mov.f32 %f522, 0fBDF8CDCC;
fma.rn.f32 %f523, %f521, %f518, %f522;
mov.f32 %f524, 0f3E0F2955;
fma.rn.f32 %f525, %f523, %f518, %f524;
mov.f32 %f526, 0fBE2AD8B9;
fma.rn.f32 %f527, %f525, %f518, %f526;
mov.f32 %f528, 0f3E4CED0B;
fma.rn.f32 %f529, %f527, %f518, %f528;
mov.f32 %f530, 0fBE7FFF22;
fma.rn.f32 %f531, %f529, %f518, %f530;
mov.f32 %f532, 0f3EAAAA78;
fma.rn.f32 %f533, %f531, %f518, %f532;
mov.f32 %f534, 0fBF000000;
fma.rn.f32 %f535, %f533, %f518, %f534;
mul.f32 %f536, %f518, %f535;
fma.rn.f32 %f537, %f536, %f518, %f518;
mov.f32 %f538, 0f3F317218;
fma.rn.f32 %f766, %f517, %f538, %f537;
setp.lt.u32	%p62, %r102, 2139095040;
@%p62 bra BB174_59;

mov.f32 %f539, 0f7F800000;
fma.rn.f32 %f766, %f89, %f539, %f539;

BB174_59:
setp.eq.f32	%p63, %f89, 0f00000000;
selp.f32	%f541, 0fFF800000, %f766, %p63;

	{ cvt.f32.f16 %f540, %rs13;}


	sub.f32 %f542, %f541, %f540;
mul.f32 %f745, %f509, %f542;

BB174_60:
mov.f32 %f743, %f745;
add.s32 %r133, %r133, 1;

BB174_61:
mov.f32 %f744, %f743;
add.s32 %r107, %r2, 512;
setp.ge.s32	%p64, %r107, %r7;
@%p64 bra BB174_67;

ld.global.u16 %rs14, [%rd18+1024];
ld.global.u16 %rs86, [%rd19+1024];

	{ cvt.f32.f16 %f543, %rs86;}


	
	{ cvt.f32.f16 %f544, %rs86;}


	mov.f32 %f749, 0f00000000;
setp.leu.f32	%p65, %f544, 0f00000000;
@%p65 bra BB174_66;

setp.lt.f32	%p66, %f543, 0f00800000;
mul.f32 %f546, %f543, 0f4B000000;
selp.f32	%f97, %f546, %f543, %p66;
selp.f32	%f547, 0fC1B80000, 0f00000000, %p66;
mov.b32 %r108, %f97;
add.s32 %r109, %r108, -1059760811;
and.b32 %r110, %r109, -8388608;
sub.s32 %r111, %r108, %r110;
mov.b32 %f548, %r111;
cvt.rn.f32.s32	%f549, %r110;
mov.f32 %f550, 0f34000000;
fma.rn.f32 %f551, %f549, %f550, %f547;
add.f32 %f552, %f548, 0fBF800000;
mov.f32 %f553, 0f3E1039F6;
mov.f32 %f554, 0fBE055027;
fma.rn.f32 %f555, %f554, %f552, %f553;
mov.f32 %f556, 0fBDF8CDCC;
fma.rn.f32 %f557, %f555, %f552, %f556;
mov.f32 %f558, 0f3E0F2955;
fma.rn.f32 %f559, %f557, %f552, %f558;
mov.f32 %f560, 0fBE2AD8B9;
fma.rn.f32 %f561, %f559, %f552, %f560;
mov.f32 %f562, 0f3E4CED0B;
fma.rn.f32 %f563, %f561, %f552, %f562;
mov.f32 %f564, 0fBE7FFF22;
fma.rn.f32 %f565, %f563, %f552, %f564;
mov.f32 %f566, 0f3EAAAA78;
fma.rn.f32 %f567, %f565, %f552, %f566;
mov.f32 %f568, 0fBF000000;
fma.rn.f32 %f569, %f567, %f552, %f568;
mul.f32 %f570, %f552, %f569;
fma.rn.f32 %f571, %f570, %f552, %f552;
mov.f32 %f572, 0f3F317218;
fma.rn.f32 %f767, %f551, %f572, %f571;
setp.lt.u32	%p67, %r108, 2139095040;
@%p67 bra BB174_65;

mov.f32 %f573, 0f7F800000;
fma.rn.f32 %f767, %f97, %f573, %f573;

BB174_65:
setp.eq.f32	%p68, %f97, 0f00000000;
selp.f32	%f575, 0fFF800000, %f767, %p68;

	{ cvt.f32.f16 %f574, %rs14;}


	sub.f32 %f576, %f575, %f574;
mul.f32 %f749, %f543, %f576;

BB174_66:
mov.f32 %f747, %f749;
add.s32 %r133, %r133, 1;

BB174_67:
mov.f32 %f748, %f747;
add.s32 %r113, %r2, 640;
setp.ge.s32	%p69, %r113, %r7;
@%p69 bra BB174_73;

ld.global.u16 %rs15, [%rd18+1280];
ld.global.u16 %rs89, [%rd19+1280];

	{ cvt.f32.f16 %f577, %rs89;}


	
	{ cvt.f32.f16 %f578, %rs89;}


	mov.f32 %f753, 0f00000000;
setp.leu.f32	%p70, %f578, 0f00000000;
@%p70 bra BB174_72;

setp.lt.f32	%p71, %f577, 0f00800000;
mul.f32 %f580, %f577, 0f4B000000;
selp.f32	%f105, %f580, %f577, %p71;
selp.f32	%f581, 0fC1B80000, 0f00000000, %p71;
mov.b32 %r114, %f105;
add.s32 %r115, %r114, -1059760811;
and.b32 %r116, %r115, -8388608;
sub.s32 %r117, %r114, %r116;
mov.b32 %f582, %r117;
cvt.rn.f32.s32	%f583, %r116;
mov.f32 %f584, 0f34000000;
fma.rn.f32 %f585, %f583, %f584, %f581;
add.f32 %f586, %f582, 0fBF800000;
mov.f32 %f587, 0f3E1039F6;
mov.f32 %f588, 0fBE055027;
fma.rn.f32 %f589, %f588, %f586, %f587;
mov.f32 %f590, 0fBDF8CDCC;
fma.rn.f32 %f591, %f589, %f586, %f590;
mov.f32 %f592, 0f3E0F2955;
fma.rn.f32 %f593, %f591, %f586, %f592;
mov.f32 %f594, 0fBE2AD8B9;
fma.rn.f32 %f595, %f593, %f586, %f594;
mov.f32 %f596, 0f3E4CED0B;
fma.rn.f32 %f597, %f595, %f586, %f596;
mov.f32 %f598, 0fBE7FFF22;
fma.rn.f32 %f599, %f597, %f586, %f598;
mov.f32 %f600, 0f3EAAAA78;
fma.rn.f32 %f601, %f599, %f586, %f600;
mov.f32 %f602, 0fBF000000;
fma.rn.f32 %f603, %f601, %f586, %f602;
mul.f32 %f604, %f586, %f603;
fma.rn.f32 %f605, %f604, %f586, %f586;
mov.f32 %f606, 0f3F317218;
fma.rn.f32 %f768, %f585, %f606, %f605;
setp.lt.u32	%p72, %r114, 2139095040;
@%p72 bra BB174_71;

mov.f32 %f607, 0f7F800000;
fma.rn.f32 %f768, %f105, %f607, %f607;

BB174_71:
setp.eq.f32	%p73, %f105, 0f00000000;
selp.f32	%f609, 0fFF800000, %f768, %p73;

	{ cvt.f32.f16 %f608, %rs15;}


	sub.f32 %f610, %f609, %f608;
mul.f32 %f753, %f577, %f610;

BB174_72:
mov.f32 %f751, %f753;
add.s32 %r133, %r133, 1;

BB174_73:
mov.f32 %f752, %f751;
add.s32 %r119, %r2, 768;
setp.ge.s32	%p74, %r119, %r7;
@%p74 bra BB174_80;

ld.global.u16 %rs16, [%rd18+1536];
ld.global.u16 %rs92, [%rd19+1536];

	{ cvt.f32.f16 %f611, %rs92;}


	
	{ cvt.f32.f16 %f612, %rs92;}


	mov.f32 %f757, 0f00000000;
setp.leu.f32	%p75, %f612, 0f00000000;
@%p75 bra BB174_78;

setp.lt.f32	%p76, %f611, 0f00800000;
mul.f32 %f614, %f611, 0f4B000000;
selp.f32	%f113, %f614, %f611, %p76;
selp.f32	%f615, 0fC1B80000, 0f00000000, %p76;
mov.b32 %r120, %f113;
add.s32 %r121, %r120, -1059760811;
and.b32 %r122, %r121, -8388608;
sub.s32 %r123, %r120, %r122;
mov.b32 %f616, %r123;
cvt.rn.f32.s32	%f617, %r122;
mov.f32 %f618, 0f34000000;
fma.rn.f32 %f619, %f617, %f618, %f615;
add.f32 %f620, %f616, 0fBF800000;
mov.f32 %f621, 0f3E1039F6;
mov.f32 %f622, 0fBE055027;
fma.rn.f32 %f623, %f622, %f620, %f621;
mov.f32 %f624, 0fBDF8CDCC;
fma.rn.f32 %f625, %f623, %f620, %f624;
mov.f32 %f626, 0f3E0F2955;
fma.rn.f32 %f627, %f625, %f620, %f626;
mov.f32 %f628, 0fBE2AD8B9;
fma.rn.f32 %f629, %f627, %f620, %f628;
mov.f32 %f630, 0f3E4CED0B;
fma.rn.f32 %f631, %f629, %f620, %f630;
mov.f32 %f632, 0fBE7FFF22;
fma.rn.f32 %f633, %f631, %f620, %f632;
mov.f32 %f634, 0f3EAAAA78;
fma.rn.f32 %f635, %f633, %f620, %f634;
mov.f32 %f636, 0fBF000000;
fma.rn.f32 %f637, %f635, %f620, %f636;
mul.f32 %f638, %f620, %f637;
fma.rn.f32 %f639, %f638, %f620, %f620;
mov.f32 %f640, 0f3F317218;
fma.rn.f32 %f769, %f619, %f640, %f639;
setp.lt.u32	%p77, %r120, 2139095040;
@%p77 bra BB174_77;

mov.f32 %f641, 0f7F800000;
fma.rn.f32 %f769, %f113, %f641, %f641;

BB174_77:
setp.eq.f32	%p78, %f113, 0f00000000;
selp.f32	%f643, 0fFF800000, %f769, %p78;

	{ cvt.f32.f16 %f642, %rs16;}


	sub.f32 %f644, %f643, %f642;
mul.f32 %f757, %f611, %f644;

BB174_78:
mov.f32 %f756, %f757;
add.s32 %r133, %r133, 1;
bra.uni BB174_79;

BB174_10:
ld.global.u16 %rs3, [%rd18];
ld.global.u16 %rs53, [%rd19];

	{ cvt.f32.f16 %f169, %rs53;}


	
	{ cvt.f32.f16 %f170, %rs53;}


	mov.f32 %f171, 0f00000000;
setp.leu.f32	%p16, %f170, 0f00000000;
mov.f32 %f763, %f171;
@%p16 bra BB174_14;

setp.lt.f32	%p17, %f169, 0f00800000;
mul.f32 %f172, %f169, 0f4B000000;
selp.f32	%f18, %f172, %f169, %p17;
selp.f32	%f173, 0fC1B80000, 0f00000000, %p17;
mov.b32 %r50, %f18;
add.s32 %r51, %r50, -1059760811;
and.b32 %r52, %r51, -8388608;
sub.s32 %r53, %r50, %r52;
mov.b32 %f174, %r53;
cvt.rn.f32.s32	%f175, %r52;
mov.f32 %f176, 0f34000000;
fma.rn.f32 %f177, %f175, %f176, %f173;
add.f32 %f178, %f174, 0fBF800000;
mov.f32 %f179, 0f3E1039F6;
mov.f32 %f180, 0fBE055027;
fma.rn.f32 %f181, %f180, %f178, %f179;
mov.f32 %f182, 0fBDF8CDCC;
fma.rn.f32 %f183, %f181, %f178, %f182;
mov.f32 %f184, 0f3E0F2955;
fma.rn.f32 %f185, %f183, %f178, %f184;
mov.f32 %f186, 0fBE2AD8B9;
fma.rn.f32 %f187, %f185, %f178, %f186;
mov.f32 %f188, 0f3E4CED0B;
fma.rn.f32 %f189, %f187, %f178, %f188;
mov.f32 %f190, 0fBE7FFF22;
fma.rn.f32 %f191, %f189, %f178, %f190;
mov.f32 %f192, 0f3EAAAA78;
fma.rn.f32 %f193, %f191, %f178, %f192;
mov.f32 %f194, 0fBF000000;
fma.rn.f32 %f195, %f193, %f178, %f194;
mul.f32 %f196, %f178, %f195;
fma.rn.f32 %f197, %f196, %f178, %f178;
mov.f32 %f198, 0f3F317218;
fma.rn.f32 %f674, %f177, %f198, %f197;
setp.lt.u32	%p18, %r50, 2139095040;
@%p18 bra BB174_13;

mov.f32 %f199, 0f7F800000;
fma.rn.f32 %f674, %f18, %f199, %f199;

BB174_13:
setp.eq.f32	%p19, %f18, 0f00000000;
selp.f32	%f201, 0fFF800000, %f674, %p19;

	{ cvt.f32.f16 %f200, %rs3;}


	sub.f32 %f202, %f201, %f200;
mul.f32 %f22, %f169, %f202;
mov.f32 %f763, %f22;

BB174_14:
mov.f32 %f688, %f763;
mov.f32 %f733, %f688;
ld.global.u16 %rs4, [%rd18+256];
ld.global.u16 %rs56, [%rd19+256];

	{ cvt.f32.f16 %f203, %rs56;}


	
	{ cvt.f32.f16 %f204, %rs56;}


	setp.leu.f32	%p20, %f204, 0f00000000;
mov.f32 %f762, %f171;
@%p20 bra BB174_18;

setp.lt.f32	%p21, %f203, 0f00800000;
mul.f32 %f206, %f203, 0f4B000000;
selp.f32	%f25, %f206, %f203, %p21;
selp.f32	%f207, 0fC1B80000, 0f00000000, %p21;
mov.b32 %r54, %f25;
add.s32 %r55, %r54, -1059760811;
and.b32 %r56, %r55, -8388608;
sub.s32 %r57, %r54, %r56;
mov.b32 %f208, %r57;
cvt.rn.f32.s32	%f209, %r56;
mov.f32 %f210, 0f34000000;
fma.rn.f32 %f211, %f209, %f210, %f207;
add.f32 %f212, %f208, 0fBF800000;
mov.f32 %f213, 0f3E1039F6;
mov.f32 %f214, 0fBE055027;
fma.rn.f32 %f215, %f214, %f212, %f213;
mov.f32 %f216, 0fBDF8CDCC;
fma.rn.f32 %f217, %f215, %f212, %f216;
mov.f32 %f218, 0f3E0F2955;
fma.rn.f32 %f219, %f217, %f212, %f218;
mov.f32 %f220, 0fBE2AD8B9;
fma.rn.f32 %f221, %f219, %f212, %f220;
mov.f32 %f222, 0f3E4CED0B;
fma.rn.f32 %f223, %f221, %f212, %f222;
mov.f32 %f224, 0fBE7FFF22;
fma.rn.f32 %f225, %f223, %f212, %f224;
mov.f32 %f226, 0f3EAAAA78;
fma.rn.f32 %f227, %f225, %f212, %f226;
mov.f32 %f228, 0fBF000000;
fma.rn.f32 %f229, %f227, %f212, %f228;
mul.f32 %f230, %f212, %f229;
fma.rn.f32 %f231, %f230, %f212, %f212;
mov.f32 %f232, 0f3F317218;
fma.rn.f32 %f675, %f211, %f232, %f231;
setp.lt.u32	%p22, %r54, 2139095040;
@%p22 bra BB174_17;

mov.f32 %f233, 0f7F800000;
fma.rn.f32 %f675, %f25, %f233, %f233;

BB174_17:
setp.eq.f32	%p23, %f25, 0f00000000;
selp.f32	%f235, 0fFF800000, %f675, %p23;

	{ cvt.f32.f16 %f234, %rs4;}


	sub.f32 %f236, %f235, %f234;
mul.f32 %f762, %f203, %f236;

BB174_18:
mov.f32 %f736, %f762;
ld.global.u16 %rs5, [%rd18+512];
ld.global.u16 %rs59, [%rd19+512];

	{ cvt.f32.f16 %f237, %rs59;}


	
	{ cvt.f32.f16 %f238, %rs59;}


	setp.leu.f32	%p24, %f238, 0f00000000;
mov.f32 %f761, %f171;
@%p24 bra BB174_22;

setp.lt.f32	%p25, %f237, 0f00800000;
mul.f32 %f240, %f237, 0f4B000000;
selp.f32	%f32, %f240, %f237, %p25;
selp.f32	%f241, 0fC1B80000, 0f00000000, %p25;
mov.b32 %r58, %f32;
add.s32 %r59, %r58, -1059760811;
and.b32 %r60, %r59, -8388608;
sub.s32 %r61, %r58, %r60;
mov.b32 %f242, %r61;
cvt.rn.f32.s32	%f243, %r60;
mov.f32 %f244, 0f34000000;
fma.rn.f32 %f245, %f243, %f244, %f241;
add.f32 %f246, %f242, 0fBF800000;
mov.f32 %f247, 0f3E1039F6;
mov.f32 %f248, 0fBE055027;
fma.rn.f32 %f249, %f248, %f246, %f247;
mov.f32 %f250, 0fBDF8CDCC;
fma.rn.f32 %f251, %f249, %f246, %f250;
mov.f32 %f252, 0f3E0F2955;
fma.rn.f32 %f253, %f251, %f246, %f252;
mov.f32 %f254, 0fBE2AD8B9;
fma.rn.f32 %f255, %f253, %f246, %f254;
mov.f32 %f256, 0f3E4CED0B;
fma.rn.f32 %f257, %f255, %f246, %f256;
mov.f32 %f258, 0fBE7FFF22;
fma.rn.f32 %f259, %f257, %f246, %f258;
mov.f32 %f260, 0f3EAAAA78;
fma.rn.f32 %f261, %f259, %f246, %f260;
mov.f32 %f262, 0fBF000000;
fma.rn.f32 %f263, %f261, %f246, %f262;
mul.f32 %f264, %f246, %f263;
fma.rn.f32 %f265, %f264, %f246, %f246;
mov.f32 %f266, 0f3F317218;
fma.rn.f32 %f676, %f245, %f266, %f265;
setp.lt.u32	%p26, %r58, 2139095040;
@%p26 bra BB174_21;

mov.f32 %f267, 0f7F800000;
fma.rn.f32 %f676, %f32, %f267, %f267;

BB174_21:
setp.eq.f32	%p27, %f32, 0f00000000;
selp.f32	%f269, 0fFF800000, %f676, %p27;

	{ cvt.f32.f16 %f268, %rs5;}


	sub.f32 %f270, %f269, %f268;
mul.f32 %f761, %f237, %f270;

BB174_22:
mov.f32 %f740, %f761;
ld.global.u16 %rs6, [%rd18+768];
ld.global.u16 %rs62, [%rd19+768];

	{ cvt.f32.f16 %f271, %rs62;}


	
	{ cvt.f32.f16 %f272, %rs62;}


	setp.leu.f32	%p28, %f272, 0f00000000;
mov.f32 %f760, %f171;
@%p28 bra BB174_26;

setp.lt.f32	%p29, %f271, 0f00800000;
mul.f32 %f274, %f271, 0f4B000000;
selp.f32	%f39, %f274, %f271, %p29;
selp.f32	%f275, 0fC1B80000, 0f00000000, %p29;
mov.b32 %r62, %f39;
add.s32 %r63, %r62, -1059760811;
and.b32 %r64, %r63, -8388608;
sub.s32 %r65, %r62, %r64;
mov.b32 %f276, %r65;
cvt.rn.f32.s32	%f277, %r64;
mov.f32 %f278, 0f34000000;
fma.rn.f32 %f279, %f277, %f278, %f275;
add.f32 %f280, %f276, 0fBF800000;
mov.f32 %f281, 0f3E1039F6;
mov.f32 %f282, 0fBE055027;
fma.rn.f32 %f283, %f282, %f280, %f281;
mov.f32 %f284, 0fBDF8CDCC;
fma.rn.f32 %f285, %f283, %f280, %f284;
mov.f32 %f286, 0f3E0F2955;
fma.rn.f32 %f287, %f285, %f280, %f286;
mov.f32 %f288, 0fBE2AD8B9;
fma.rn.f32 %f289, %f287, %f280, %f288;
mov.f32 %f290, 0f3E4CED0B;
fma.rn.f32 %f291, %f289, %f280, %f290;
mov.f32 %f292, 0fBE7FFF22;
fma.rn.f32 %f293, %f291, %f280, %f292;
mov.f32 %f294, 0f3EAAAA78;
fma.rn.f32 %f295, %f293, %f280, %f294;
mov.f32 %f296, 0fBF000000;
fma.rn.f32 %f297, %f295, %f280, %f296;
mul.f32 %f298, %f280, %f297;
fma.rn.f32 %f299, %f298, %f280, %f280;
mov.f32 %f300, 0f3F317218;
fma.rn.f32 %f677, %f279, %f300, %f299;
setp.lt.u32	%p30, %r62, 2139095040;
@%p30 bra BB174_25;

mov.f32 %f301, 0f7F800000;
fma.rn.f32 %f677, %f39, %f301, %f301;

BB174_25:
setp.eq.f32	%p31, %f39, 0f00000000;
selp.f32	%f303, 0fFF800000, %f677, %p31;

	{ cvt.f32.f16 %f302, %rs6;}


	sub.f32 %f304, %f303, %f302;
mul.f32 %f760, %f271, %f304;

BB174_26:
mov.f32 %f744, %f760;
ld.global.u16 %rs7, [%rd18+1024];
ld.global.u16 %rs65, [%rd19+1024];

	{ cvt.f32.f16 %f305, %rs65;}


	
	{ cvt.f32.f16 %f306, %rs65;}


	setp.leu.f32	%p32, %f306, 0f00000000;
mov.f32 %f759, %f171;
@%p32 bra BB174_30;

setp.lt.f32	%p33, %f305, 0f00800000;
mul.f32 %f308, %f305, 0f4B000000;
selp.f32	%f46, %f308, %f305, %p33;
selp.f32	%f309, 0fC1B80000, 0f00000000, %p33;
mov.b32 %r66, %f46;
add.s32 %r67, %r66, -1059760811;
and.b32 %r68, %r67, -8388608;
sub.s32 %r69, %r66, %r68;
mov.b32 %f310, %r69;
cvt.rn.f32.s32	%f311, %r68;
mov.f32 %f312, 0f34000000;
fma.rn.f32 %f313, %f311, %f312, %f309;
add.f32 %f314, %f310, 0fBF800000;
mov.f32 %f315, 0f3E1039F6;
mov.f32 %f316, 0fBE055027;
fma.rn.f32 %f317, %f316, %f314, %f315;
mov.f32 %f318, 0fBDF8CDCC;
fma.rn.f32 %f319, %f317, %f314, %f318;
mov.f32 %f320, 0f3E0F2955;
fma.rn.f32 %f321, %f319, %f314, %f320;
mov.f32 %f322, 0fBE2AD8B9;
fma.rn.f32 %f323, %f321, %f314, %f322;
mov.f32 %f324, 0f3E4CED0B;
fma.rn.f32 %f325, %f323, %f314, %f324;
mov.f32 %f326, 0fBE7FFF22;
fma.rn.f32 %f327, %f325, %f314, %f326;
mov.f32 %f328, 0f3EAAAA78;
fma.rn.f32 %f329, %f327, %f314, %f328;
mov.f32 %f330, 0fBF000000;
fma.rn.f32 %f331, %f329, %f314, %f330;
mul.f32 %f332, %f314, %f331;
fma.rn.f32 %f333, %f332, %f314, %f314;
mov.f32 %f334, 0f3F317218;
fma.rn.f32 %f678, %f313, %f334, %f333;
setp.lt.u32	%p34, %r66, 2139095040;
@%p34 bra BB174_29;

mov.f32 %f335, 0f7F800000;
fma.rn.f32 %f678, %f46, %f335, %f335;

BB174_29:
setp.eq.f32	%p35, %f46, 0f00000000;
selp.f32	%f337, 0fFF800000, %f678, %p35;

	{ cvt.f32.f16 %f336, %rs7;}


	sub.f32 %f338, %f337, %f336;
mul.f32 %f759, %f305, %f338;

BB174_30:
mov.f32 %f748, %f759;
ld.global.u16 %rs8, [%rd18+1280];
ld.global.u16 %rs68, [%rd19+1280];

	{ cvt.f32.f16 %f339, %rs68;}


	
	{ cvt.f32.f16 %f340, %rs68;}


	setp.leu.f32	%p36, %f340, 0f00000000;
mov.f32 %f758, %f171;
@%p36 bra BB174_34;

setp.lt.f32	%p37, %f339, 0f00800000;
mul.f32 %f342, %f339, 0f4B000000;
selp.f32	%f53, %f342, %f339, %p37;
selp.f32	%f343, 0fC1B80000, 0f00000000, %p37;
mov.b32 %r70, %f53;
add.s32 %r71, %r70, -1059760811;
and.b32 %r72, %r71, -8388608;
sub.s32 %r73, %r70, %r72;
mov.b32 %f344, %r73;
cvt.rn.f32.s32	%f345, %r72;
mov.f32 %f346, 0f34000000;
fma.rn.f32 %f347, %f345, %f346, %f343;
add.f32 %f348, %f344, 0fBF800000;
mov.f32 %f349, 0f3E1039F6;
mov.f32 %f350, 0fBE055027;
fma.rn.f32 %f351, %f350, %f348, %f349;
mov.f32 %f352, 0fBDF8CDCC;
fma.rn.f32 %f353, %f351, %f348, %f352;
mov.f32 %f354, 0f3E0F2955;
fma.rn.f32 %f355, %f353, %f348, %f354;
mov.f32 %f356, 0fBE2AD8B9;
fma.rn.f32 %f357, %f355, %f348, %f356;
mov.f32 %f358, 0f3E4CED0B;
fma.rn.f32 %f359, %f357, %f348, %f358;
mov.f32 %f360, 0fBE7FFF22;
fma.rn.f32 %f361, %f359, %f348, %f360;
mov.f32 %f362, 0f3EAAAA78;
fma.rn.f32 %f363, %f361, %f348, %f362;
mov.f32 %f364, 0fBF000000;
fma.rn.f32 %f365, %f363, %f348, %f364;
mul.f32 %f366, %f348, %f365;
fma.rn.f32 %f367, %f366, %f348, %f348;
mov.f32 %f368, 0f3F317218;
fma.rn.f32 %f679, %f347, %f368, %f367;
setp.lt.u32	%p38, %r70, 2139095040;
@%p38 bra BB174_33;

mov.f32 %f369, 0f7F800000;
fma.rn.f32 %f679, %f53, %f369, %f369;

BB174_33:
setp.eq.f32	%p39, %f53, 0f00000000;
selp.f32	%f371, 0fFF800000, %f679, %p39;

	{ cvt.f32.f16 %f370, %rs8;}


	sub.f32 %f372, %f371, %f370;
mul.f32 %f758, %f339, %f372;

BB174_34:
mov.f32 %f752, %f758;
ld.global.u16 %rs9, [%rd18+1536];
ld.global.u16 %rs71, [%rd19+1536];

	{ cvt.f32.f16 %f373, %rs71;}


	
	{ cvt.f32.f16 %f374, %rs71;}


	mov.u32 %r133, 7;
setp.leu.f32	%p40, %f374, 0f00000000;
mov.f32 %f756, %f171;
@%p40 bra BB174_80;

setp.lt.f32	%p41, %f373, 0f00800000;
mul.f32 %f376, %f373, 0f4B000000;
selp.f32	%f60, %f376, %f373, %p41;
selp.f32	%f377, 0fC1B80000, 0f00000000, %p41;
mov.b32 %r75, %f60;
add.s32 %r76, %r75, -1059760811;
and.b32 %r77, %r76, -8388608;
sub.s32 %r78, %r75, %r77;
mov.b32 %f378, %r78;
cvt.rn.f32.s32	%f379, %r77;
mov.f32 %f380, 0f34000000;
fma.rn.f32 %f381, %f379, %f380, %f377;
add.f32 %f382, %f378, 0fBF800000;
mov.f32 %f383, 0f3E1039F6;
mov.f32 %f384, 0fBE055027;
fma.rn.f32 %f385, %f384, %f382, %f383;
mov.f32 %f386, 0fBDF8CDCC;
fma.rn.f32 %f387, %f385, %f382, %f386;
mov.f32 %f388, 0f3E0F2955;
fma.rn.f32 %f389, %f387, %f382, %f388;
mov.f32 %f390, 0fBE2AD8B9;
fma.rn.f32 %f391, %f389, %f382, %f390;
mov.f32 %f392, 0f3E4CED0B;
fma.rn.f32 %f393, %f391, %f382, %f392;
mov.f32 %f394, 0fBE7FFF22;
fma.rn.f32 %f395, %f393, %f382, %f394;
mov.f32 %f396, 0f3EAAAA78;
fma.rn.f32 %f397, %f395, %f382, %f396;
mov.f32 %f398, 0fBF000000;
fma.rn.f32 %f399, %f397, %f382, %f398;
mul.f32 %f400, %f382, %f399;
fma.rn.f32 %f401, %f400, %f382, %f382;
mov.f32 %f402, 0f3F317218;
fma.rn.f32 %f680, %f381, %f402, %f401;
setp.lt.u32	%p42, %r75, 2139095040;
@%p42 bra BB174_37;

mov.f32 %f403, 0f7F800000;
fma.rn.f32 %f680, %f60, %f403, %f403;

BB174_37:
setp.eq.f32	%p43, %f60, 0f00000000;
selp.f32	%f405, 0fFF800000, %f680, %p43;

	{ cvt.f32.f16 %f404, %rs9;}


	sub.f32 %f406, %f405, %f404;
mul.f32 %f756, %f373, %f406;

BB174_79:

BB174_80:
mov.f32 %f755, %f756;
mov.f32 %f754, %f752;
mov.f32 %f750, %f748;
mov.f32 %f746, %f744;
mov.f32 %f742, %f740;
mov.f32 %f738, %f736;
mov.f32 %f734, %f733;
and.b16 %rs95, %rs113, 255;
setp.eq.s16	%p79, %rs95, 0;
@%p79 bra BB174_82;
bra.uni BB174_81;

BB174_82:
mul.wide.u32 %rd110, %r133, 4;
add.s64 %rd111, %rd110, 17179869180;
shr.u64 %rd112, %rd111, 2;
cvt.u32.u64	%r124, %rd112;
setp.gt.s32	%p87, %r124, 0;
add.f32 %f658, %f734, %f738;
selp.f32	%f659, %f658, %f734, %p87;
setp.gt.s32	%p88, %r124, 1;
add.f32 %f660, %f659, %f742;
selp.f32	%f661, %f660, %f659, %p88;
setp.gt.s32	%p89, %r124, 2;
add.f32 %f662, %f661, %f746;
selp.f32	%f663, %f662, %f661, %p89;
setp.gt.s32	%p90, %r124, 3;
add.f32 %f664, %f663, %f750;
selp.f32	%f665, %f664, %f663, %p90;
setp.gt.s32	%p91, %r124, 4;
add.f32 %f666, %f665, %f754;
selp.f32	%f667, %f666, %f665, %p91;
setp.gt.s32	%p92, %r124, 5;
add.f32 %f668, %f667, %f755;
selp.f32	%f770, %f668, %f667, %p92;
bra.uni BB174_83;

BB174_81:
setp.gt.s32	%p80, %r133, 0;
add.f32 %f645, %f770, %f734;
selp.f32	%f646, %f645, %f770, %p80;
add.f32 %f647, %f646, %f738;
setp.gt.s32	%p81, %r133, 1;
selp.f32	%f648, %f647, %f646, %p81;
add.f32 %f649, %f648, %f742;
setp.gt.s32	%p82, %r133, 2;
selp.f32	%f650, %f649, %f648, %p82;
add.f32 %f651, %f650, %f746;
setp.gt.s32	%p83, %r133, 3;
selp.f32	%f652, %f651, %f650, %p83;
add.f32 %f653, %f652, %f750;
setp.gt.s32	%p84, %r133, 4;
selp.f32	%f654, %f653, %f652, %p84;
add.f32 %f655, %f654, %f754;
setp.gt.s32	%p85, %r133, 5;
selp.f32	%f656, %f655, %f654, %p85;
add.f32 %f657, %f656, %f755;
setp.gt.s32	%p86, %r133, 6;
selp.f32	%f770, %f657, %f656, %p86;

BB174_83:
add.s64 %rd185, %rd185, 1792;
add.s32 %r132, %r132, 896;
setp.lt.s32	%p93, %r132, %r5;
mov.u16 %rs114, 1;
mov.u16 %rs113, %rs114;
@%p93 bra BB174_9;

BB174_84:
bar.sync 0;
@%p5 bra BB174_105;

ld.shared.u64 %rd21, [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8];
mov.u64 %rd191, %rd21;
mov.u64 %rd186, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd193, %rd186;
setp.eq.s64	%p95, %rd21, %rd193;
@%p95 bra BB174_89;

mov.u64 %rd192, %rd191;

BB174_87:
mov.u64 %rd188, %rd193;
mov.u64 %rd191, %rd192;
mov.u64 %rd192, %rd188;
ld.shared.u8 %rs98, [%rd186];
and.b16 %rs99, %rs98, 1;
setp.eq.b16	%p96, %rs99, 1;
not.pred %p97, %p96;
ld.shared.u64 %rd26, [%rd186];
setp.lt.u64	%p98, %rd26, 1024;
or.pred %p99, %p97, %p98;
@!%p99 bra BB174_89;
bra.uni BB174_88;

BB174_88:
shr.u64 %rd115, %rd26, 1;
add.s64 %rd116, %rd186, %rd115;
add.s64 %rd186, %rd116, 16;
add.s64 %rd117, %rd192, %rd115;
add.s64 %rd193, %rd117, 16;
setp.ne.s64	%p100, %rd193, %rd21;
mov.u64 %rd191, %rd192;
@%p100 bra BB174_87;

BB174_89:
setp.eq.s64	%p102, %rd191, %rd21;
mov.pred %p125, 0;
@%p102 bra BB174_91;

ld.u64 %rd119, [%rd191];
shr.u64 %rd120, %rd119, 1;
add.s64 %rd121, %rd191, %rd120;
add.s64 %rd197, %rd121, 16;
setp.ne.s64	%p125, %rd197, %rd21;

BB174_91:
@%p125 bra BB174_97;
bra.uni BB174_92;

BB174_97:
ld.u64 %rd37, [%rd197];
and.b64 %rd136, %rd37, -32;
setp.eq.s64	%p106, %rd136, 1024;
cvt.u16.u64	%rs115, %rd37;
@%p106 bra BB174_100;

add.s64 %rd38, %rd197, 16;
ld.u64 %rd137, [%rd197+528];
and.b64 %rd138, %rd137, 1;
add.s64 %rd139, %rd37, -1056;
and.b64 %rd140, %rd139, -2;
or.b64 %rd141, %rd138, %rd140;
st.u64 [%rd197+528], %rd141;
st.u64 [%rd197+536], %rd197;
cvt.u16.u64	%rs101, %rd139;
or.b16 %rs102, %rs101, 1;
and.b64 %rd142, %rd37, 1;
or.b64 %rd143, %rd142, 1024;
st.u64 [%rd197], %rd143;
st.u8 [%rd197+528], %rs102;
ld.u64 %rd144, [%rd197+528];
shr.u64 %rd39, %rd144, 1;
add.s64 %rd145, %rd39, %rd38;
add.s64 %rd146, %rd145, 528;
ld.shared.u64 %rd147, [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8];
setp.eq.s64	%p107, %rd146, %rd147;
cvt.u16.u64	%rs103, %rd37;
and.b16 %rs115, %rs103, 1;
@%p107 bra BB174_100;

add.s64 %rd148, %rd38, 512;
st.u64 [%rd145+536], %rd148;
ld.u8 %rs115, [%rd197];

BB174_100:
and.b16 %rs104, %rs115, 254;
st.u8 [%rd197], %rs104;
bra.uni BB174_101;

BB174_92:
mov.u64 %rd123, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd124, %rd123;
sub.s64 %rd125, %rd21, %rd124;
add.s64 %rd126, %rd125, 528;
ld.shared.u64 %rd127, [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+16];
setp.gt.u64	%p103, %rd126, %rd127;
mov.u64 %rd195, -1;
mov.u64 %rd196, %rd21;
@%p103 bra BB174_94;

add.s64 %rd32, %rd21, 528;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8], %rd32;
mov.u64 %rd195, %rd32;
mov.u64 %rd196, %rd32;

BB174_94:
mov.u64 %rd33, %rd196;
setp.eq.s64	%p104, %rd195, -1;
@%p104 bra BB174_96;

mov.u64 %rd128, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd129, %rd128;
sub.s64 %rd130, %rd21, %rd129;
add.s64 %rd131, %rd128, %rd130;
ld.shared.u64 %rd132, [%rd131];
and.b64 %rd133, %rd132, 1;
or.b64 %rd134, %rd133, 1024;
st.shared.u64 [%rd131], %rd134;
st.shared.u64 [%rd131+8], %rd191;
mov.u16 %rs100, 0;
st.shared.u8 [%rd131], %rs100;

BB174_96:
mov.u64 %rd197, %rd21;
setp.eq.s64	%p105, %rd21, %rd33;
mov.u64 %rd198, 0;
@%p105 bra BB174_102;

BB174_101:
add.s64 %rd198, %rd197, 16;

BB174_102:
mov.u64 %rd199, %rd198;
setp.ne.s64	%p108, %rd198, 0;
@%p108 bra BB174_104;

mov.u64 %rd150, 512;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd150;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd199, [retval0+0];


	}

BB174_104:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_201319_33_non_const_s_result], %rd199;

BB174_105:
bar.sync 0;
ld.shared.u64 %rd46, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_201319_33_non_const_s_result];
mul.wide.s32 %rd151, %r2, 4;
add.s64 %rd47, %rd46, %rd151;
setp.eq.s16	%p109, %rs114, 0;
@%p109 bra BB174_107;

st.f32 [%rd47], %f770;

BB174_107:
bar.sync 0;
mov.u32 %r126, 128;
min.s32 %r23, %r5, %r126;
setp.lt.s32	%p110, %r23, 2;
@%p110 bra BB174_112;

not.b32 %r24, %r2;
mov.u32 %r134, %r23;

BB174_109:
mov.u32 %r25, %r134;
shr.s32 %r26, %r25, 1;
setp.ge.s32	%p111, %r2, %r26;
@%p111 bra BB174_111;

add.s32 %r128, %r25, %r24;
mul.wide.s32 %rd152, %r128, 4;
add.s64 %rd153, %rd46, %rd152;
ld.f32 %f669, [%rd153];
ld.f32 %f670, [%rd47];
add.f32 %f671, %f670, %f669;
st.f32 [%rd47], %f671;

BB174_111:
bar.sync 0;
sub.s32 %r27, %r25, %r26;
setp.gt.s32	%p112, %r27, 1;
mov.u32 %r134, %r27;
@%p112 bra BB174_109;

BB174_112:
bar.sync 0;
setp.lt.s32	%p113, %r23, 1;
@%p113 bra BB174_114;

ld.f32 %f672, [%rd46];
add.f32 %f771, %f771, %f672;

BB174_114:
setp.eq.s32	%p3, %r2, 0;
bar.sync 0;
@!%p3 bra BB174_130;
bra.uni BB174_115;

BB174_115:

	{ 
.reg .pred p; 
isspacep.shared p, %rd46; 
selp.u32 %r130, 1, 0, p; 
} 


	setp.eq.s32	%p114, %r130, 0;
@%p114 bra BB174_129;

mov.u64 %rd155, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd156, %rd155;
sub.s64 %rd48, %rd46, %rd156;
setp.eq.s64	%p115, %rd46, 0;
@%p115 bra BB174_130;

add.s64 %rd157, %rd48, -16;
add.s64 %rd159, %rd155, %rd157;
add.s64 %rd50, %rd156, %rd157;
ld.shared.u8 %rs105, [%rd159];
or.b16 %rs106, %rs105, 1;
st.shared.u8 [%rd159], %rs106;
ld.shared.u64 %rd51, [%rd159+8];
setp.eq.s64	%p116, %rd51, 0;
mov.u64 %rd203, %rd50;
@%p116 bra BB174_123;

mov.u64 %rd52, %rd50;
ld.u8 %rs107, [%rd51];
and.b16 %rs108, %rs107, 1;
setp.eq.b16	%p117, %rs108, 1;
mov.u64 %rd203, %rd52;
@!%p117 bra BB174_123;
bra.uni BB174_119;

BB174_119:
ld.u64 %rd54, [%rd51];
shr.u64 %rd55, %rd54, 1;
add.s64 %rd56, %rd51, 16;
add.s64 %rd57, %rd56, %rd55;
ld.shared.u64 %rd161, [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8];
setp.eq.s64	%p118, %rd57, %rd161;
mov.u64 %rd203, %rd51;
@%p118 bra BB174_123;

ld.u8 %rs109, [%rd57];
and.b16 %rs110, %rs109, 1;
setp.eq.b16	%p119, %rs110, 1;
mov.u64 %rd200, %rd51;
mov.u64 %rd203, %rd200;
@!%p119 bra BB174_123;
bra.uni BB174_121;

BB174_121:
ld.u64 %rd162, [%rd57];
shr.u64 %rd163, %rd162, 1;
add.s64 %rd164, %rd163, %rd55;
add.s64 %rd165, %rd164, 16;
shl.b64 %rd166, %rd165, 1;
and.b64 %rd167, %rd54, 1;
or.b64 %rd168, %rd166, %rd167;
st.u64 [%rd51], %rd168;
and.b64 %rd58, %rd165, 9223372036854775807;
add.s64 %rd169, %rd56, %rd58;
ld.shared.u64 %rd170, [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8];
setp.eq.s64	%p120, %rd169, %rd170;
mov.u64 %rd201, %rd51;
mov.u64 %rd203, %rd201;
@%p120 bra BB174_123;

add.s64 %rd171, %rd58, %rd56;
st.u64 [%rd171+8], %rd51;
mov.u64 %rd203, %rd51;

BB174_123:
ld.u64 %rd61, [%rd203];
shr.u64 %rd62, %rd61, 1;
add.s64 %rd63, %rd203, 16;
add.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd172, [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8];
setp.eq.s64	%p121, %rd64, %rd172;
@%p121 bra BB174_127;

ld.u8 %rs111, [%rd64];
and.b16 %rs112, %rs111, 1;
setp.eq.b16	%p122, %rs112, 1;
@!%p122 bra BB174_130;
bra.uni BB174_125;

BB174_125:
ld.u64 %rd173, [%rd64];
shr.u64 %rd174, %rd173, 1;
add.s64 %rd175, %rd174, %rd62;
add.s64 %rd176, %rd175, 16;
shl.b64 %rd177, %rd176, 1;
and.b64 %rd178, %rd61, 1;
or.b64 %rd179, %rd177, %rd178;
st.u64 [%rd203], %rd179;
and.b64 %rd65, %rd176, 9223372036854775807;
add.s64 %rd180, %rd63, %rd65;
ld.shared.u64 %rd181, [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8];
setp.eq.s64	%p123, %rd180, %rd181;
@%p123 bra BB174_130;

add.s64 %rd182, %rd65, %rd63;
st.u64 [%rd182+8], %rd203;
bra.uni BB174_130;

BB174_129:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd46;
call.uni 
free, 
(
param0
);


	}

BB174_130:
bar.sync 0;
@!%p3 bra BB174_132;
bra.uni BB174_131;

BB174_131:
st.global.f32 [%rd13], %f771;

BB174_132:
ret;

BB174_127:
setp.lt.u64	%p124, %rd64, %rd203;
@%p124 bra BB174_130;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8], %rd203;
bra.uni BB174_130;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB175_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+16], %rd12;

BB175_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB175_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 2;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 1;

BB175_4:
ld.global.u16 %rs12, [%rd20];
st.global.u16 [%rd19], %rs12;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB175_4;

BB175_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<13>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEEPSM_NS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityISM_EEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB176_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+16], %rd19;

BB176_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 2;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB176_4;

BB176_3:
ld.global.u16 %rs12, [%rd26];
st.global.u16 [%rd25], %rs12;
shl.b64 %rd23, %rd4, 1;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB176_3;

BB176_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB177_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+16], %rd12;

BB177_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB177_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB177_4:
ld.global.f32 %f1, [%rd20];
st.global.f32 [%rd19], %f1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB177_4;

BB177_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKfNS_7pointerIfNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIfEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB178_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+16], %rd19;

BB178_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB178_4;

BB178_3:
ld.global.f32 %f1, [%rd26];
st.global.f32 [%rd25], %f1;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB178_3;

BB178_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIfNS2_3tagENS_11use_defaultESN_EEEESP_SP_NS_4plusIfEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIfNS2_3tagENS_11use_defaultESN_EEEESP_SP_NS_4plusIfEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0[72]
)
.maxntid 128, 1, 1
{
.reg .pred %p<64>;
.reg .b16 %rs<48>;
.reg .f32 %f<82>;
.reg .b32 %r<68>;
.reg .b64 %rd<163>;


ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIfNS2_3tagENS_11use_defaultESN_EEEESP_SP_NS_4plusIfEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd57, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIfNS2_3tagENS_11use_defaultESN_EEEESP_SP_NS_4plusIfEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd56, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIfNS2_3tagENS_11use_defaultESN_EEEESP_SP_NS_4plusIfEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd55, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIfNS2_3tagENS_11use_defaultESN_EEEESP_SP_NS_4plusIfEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p5, %r1, 0;
mov.u64 %rd58, _ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE;
cvta.shared.u64 %rd59, %rd58;
setp.eq.s64	%p6, %rd59, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB179_2;

cvt.s64.s32	%rd60, %r33;
mov.u32 %r37, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE], %r37;
mov.u64 %rd61, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd62, %rd61;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8], %rd62;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+16], %rd60;

BB179_2:
mov.u64 %rd144, %rd55;
cvta.to.global.u64 %rd3, %rd56;
bar.sync 0;
ld.global.f32 %f81, [%rd3+-4];
add.s64 %rd4, %rd56, -4;
sub.s64 %rd63, %rd4, %rd55;
shr.u64 %rd64, %rd63, 2;
cvt.u32.u64	%r2, %rd64;
mov.u16 %rs46, 0;
setp.lt.s32	%p8, %r2, 1;
@%p8 bra BB179_24;

cvta.to.global.u64 %rd65, %rd55;
mul.wide.s32 %rd66, %r1, 4;
add.s64 %rd143, %rd65, %rd66;
mov.u16 %rs45, 0;
mov.u32 %r65, 0;

BB179_4:
sub.s64 %rd67, %rd4, %rd144;
shr.u64 %rd68, %rd67, 2;
cvt.u32.u64	%r39, %rd68;
setp.lt.s32	%p9, %r39, 896;
mov.u32 %r40, 896;
min.s32 %r4, %r39, %r40;
@%p9 bra BB179_6;
bra.uni BB179_5;

BB179_6:
mov.u32 %r66, 0;
setp.ge.s32	%p10, %r1, %r4;
@%p10 bra BB179_8;

ld.global.f32 %f74, [%rd143];
mov.u32 %r66, 1;

BB179_8:
add.s32 %r46, %r1, 128;
setp.ge.s32	%p11, %r46, %r4;
@%p11 bra BB179_10;

ld.global.f32 %f75, [%rd143+512];
add.s32 %r66, %r66, 1;

BB179_10:
add.s32 %r48, %r1, 256;
setp.ge.s32	%p12, %r48, %r4;
@%p12 bra BB179_12;

ld.global.f32 %f76, [%rd143+1024];
add.s32 %r66, %r66, 1;

BB179_12:
add.s32 %r50, %r1, 384;
setp.ge.s32	%p13, %r50, %r4;
@%p13 bra BB179_14;

ld.global.f32 %f77, [%rd143+1536];
add.s32 %r66, %r66, 1;

BB179_14:
add.s32 %r52, %r1, 512;
setp.ge.s32	%p14, %r52, %r4;
@%p14 bra BB179_16;

ld.global.f32 %f78, [%rd143+2048];
add.s32 %r66, %r66, 1;

BB179_16:
add.s32 %r54, %r1, 640;
setp.ge.s32	%p15, %r54, %r4;
@%p15 bra BB179_18;

ld.global.f32 %f79, [%rd143+2560];
add.s32 %r66, %r66, 1;

BB179_18:
add.s32 %r56, %r1, 768;
setp.ge.s32	%p16, %r56, %r4;
@%p16 bra BB179_20;

ld.global.f32 %f73, [%rd143+3072];
add.s32 %r66, %r66, 1;
bra.uni BB179_20;

BB179_5:
ld.global.f32 %f74, [%rd143];
ld.global.f32 %f75, [%rd143+512];
ld.global.f32 %f76, [%rd143+1024];
ld.global.f32 %f77, [%rd143+1536];
ld.global.f32 %f78, [%rd143+2048];
ld.global.f32 %f79, [%rd143+2560];
ld.global.f32 %f73, [%rd143+3072];
mov.u32 %r66, 7;

BB179_20:
and.b16 %rs27, %rs45, 255;
setp.eq.s16	%p17, %rs27, 0;
@%p17 bra BB179_22;
bra.uni BB179_21;

BB179_22:
mul.wide.u32 %rd69, %r66, 4;
add.s64 %rd70, %rd69, 17179869180;
shr.u64 %rd71, %rd70, 2;
cvt.u32.u64	%r57, %rd71;
setp.gt.s32	%p25, %r57, 0;
add.f32 %f58, %f74, %f75;
selp.f32	%f59, %f58, %f74, %p25;
setp.gt.s32	%p26, %r57, 1;
add.f32 %f60, %f59, %f76;
selp.f32	%f61, %f60, %f59, %p26;
setp.gt.s32	%p27, %r57, 2;
add.f32 %f62, %f61, %f77;
selp.f32	%f63, %f62, %f61, %p27;
setp.gt.s32	%p28, %r57, 3;
add.f32 %f64, %f63, %f78;
selp.f32	%f65, %f64, %f63, %p28;
setp.gt.s32	%p29, %r57, 4;
add.f32 %f66, %f65, %f79;
selp.f32	%f67, %f66, %f65, %p29;
setp.gt.s32	%p30, %r57, 5;
add.f32 %f68, %f67, %f73;
selp.f32	%f80, %f68, %f67, %p30;
bra.uni BB179_23;

BB179_21:
setp.gt.s32	%p18, %r66, 0;
add.f32 %f45, %f80, %f74;
selp.f32	%f46, %f45, %f80, %p18;
add.f32 %f47, %f46, %f75;
setp.gt.s32	%p19, %r66, 1;
selp.f32	%f48, %f47, %f46, %p19;
add.f32 %f49, %f48, %f76;
setp.gt.s32	%p20, %r66, 2;
selp.f32	%f50, %f49, %f48, %p20;
add.f32 %f51, %f50, %f77;
setp.gt.s32	%p21, %r66, 3;
selp.f32	%f52, %f51, %f50, %p21;
add.f32 %f53, %f52, %f78;
setp.gt.s32	%p22, %r66, 4;
selp.f32	%f54, %f53, %f52, %p22;
add.f32 %f55, %f54, %f79;
setp.gt.s32	%p23, %r66, 5;
selp.f32	%f56, %f55, %f54, %p23;
add.f32 %f57, %f56, %f73;
setp.gt.s32	%p24, %r66, 6;
selp.f32	%f80, %f57, %f56, %p24;

BB179_23:
add.s64 %rd144, %rd144, 3584;
add.s64 %rd143, %rd143, 3584;
add.s32 %r65, %r65, 896;
setp.lt.s32	%p31, %r65, %r2;
mov.u16 %rs46, 1;
mov.u16 %rs45, %rs46;
@%p31 bra BB179_4;

BB179_24:
bar.sync 0;
@%p5 bra BB179_45;

ld.shared.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8];
mov.u64 %rd150, %rd10;
mov.u64 %rd145, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd152, %rd145;
setp.eq.s64	%p33, %rd10, %rd152;
@%p33 bra BB179_29;

mov.u64 %rd151, %rd150;

BB179_27:
mov.u64 %rd147, %rd152;
mov.u64 %rd150, %rd151;
mov.u64 %rd151, %rd147;
ld.shared.u8 %rs30, [%rd145];
and.b16 %rs31, %rs30, 1;
setp.eq.b16	%p34, %rs31, 1;
not.pred %p35, %p34;
ld.shared.u64 %rd15, [%rd145];
setp.lt.u64	%p36, %rd15, 1024;
or.pred %p37, %p35, %p36;
@!%p37 bra BB179_29;
bra.uni BB179_28;

BB179_28:
shr.u64 %rd74, %rd15, 1;
add.s64 %rd75, %rd145, %rd74;
add.s64 %rd145, %rd75, 16;
add.s64 %rd76, %rd151, %rd74;
add.s64 %rd152, %rd76, 16;
setp.ne.s64	%p38, %rd152, %rd10;
mov.u64 %rd150, %rd151;
@%p38 bra BB179_27;

BB179_29:
setp.eq.s64	%p40, %rd150, %rd10;
mov.pred %p63, 0;
@%p40 bra BB179_31;

ld.u64 %rd78, [%rd150];
shr.u64 %rd79, %rd78, 1;
add.s64 %rd80, %rd150, %rd79;
add.s64 %rd156, %rd80, 16;
setp.ne.s64	%p63, %rd156, %rd10;

BB179_31:
@%p63 bra BB179_37;
bra.uni BB179_32;

BB179_37:
ld.u64 %rd26, [%rd156];
and.b64 %rd95, %rd26, -32;
setp.eq.s64	%p44, %rd95, 1024;
cvt.u16.u64	%rs47, %rd26;
@%p44 bra BB179_40;

add.s64 %rd27, %rd156, 16;
ld.u64 %rd96, [%rd156+528];
and.b64 %rd97, %rd96, 1;
add.s64 %rd98, %rd26, -1056;
and.b64 %rd99, %rd98, -2;
or.b64 %rd100, %rd97, %rd99;
st.u64 [%rd156+528], %rd100;
st.u64 [%rd156+536], %rd156;
cvt.u16.u64	%rs33, %rd98;
or.b16 %rs34, %rs33, 1;
and.b64 %rd101, %rd26, 1;
or.b64 %rd102, %rd101, 1024;
st.u64 [%rd156], %rd102;
st.u8 [%rd156+528], %rs34;
ld.u64 %rd103, [%rd156+528];
shr.u64 %rd28, %rd103, 1;
add.s64 %rd104, %rd28, %rd27;
add.s64 %rd105, %rd104, 528;
ld.shared.u64 %rd106, [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8];
setp.eq.s64	%p45, %rd105, %rd106;
cvt.u16.u64	%rs35, %rd26;
and.b16 %rs47, %rs35, 1;
@%p45 bra BB179_40;

add.s64 %rd107, %rd27, 512;
st.u64 [%rd104+536], %rd107;
ld.u8 %rs47, [%rd156];

BB179_40:
and.b16 %rs36, %rs47, 254;
st.u8 [%rd156], %rs36;
bra.uni BB179_41;

BB179_32:
mov.u64 %rd82, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd83, %rd82;
sub.s64 %rd84, %rd10, %rd83;
add.s64 %rd85, %rd84, 528;
ld.shared.u64 %rd86, [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+16];
setp.gt.u64	%p41, %rd85, %rd86;
mov.u64 %rd154, -1;
mov.u64 %rd155, %rd10;
@%p41 bra BB179_34;

add.s64 %rd21, %rd10, 528;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8], %rd21;
mov.u64 %rd154, %rd21;
mov.u64 %rd155, %rd21;

BB179_34:
mov.u64 %rd22, %rd155;
setp.eq.s64	%p42, %rd154, -1;
@%p42 bra BB179_36;

mov.u64 %rd87, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd88, %rd87;
sub.s64 %rd89, %rd10, %rd88;
add.s64 %rd90, %rd87, %rd89;
ld.shared.u64 %rd91, [%rd90];
and.b64 %rd92, %rd91, 1;
or.b64 %rd93, %rd92, 1024;
st.shared.u64 [%rd90], %rd93;
st.shared.u64 [%rd90+8], %rd150;
mov.u16 %rs32, 0;
st.shared.u8 [%rd90], %rs32;

BB179_36:
mov.u64 %rd156, %rd10;
setp.eq.s64	%p43, %rd10, %rd22;
mov.u64 %rd157, 0;
@%p43 bra BB179_42;

BB179_41:
add.s64 %rd157, %rd156, 16;

BB179_42:
mov.u64 %rd158, %rd157;
setp.ne.s64	%p46, %rd157, 0;
@%p46 bra BB179_44;

mov.u64 %rd109, 512;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd109;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd158, [retval0+0];


	}

BB179_44:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_201319_33_non_const_s_result], %rd158;

BB179_45:
bar.sync 0;
ld.shared.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_201319_33_non_const_s_result];
mul.wide.s32 %rd110, %r1, 4;
add.s64 %rd36, %rd35, %rd110;
setp.eq.s16	%p47, %rs46, 0;
@%p47 bra BB179_47;

st.f32 [%rd36], %f80;

BB179_47:
bar.sync 0;
mov.u32 %r59, 128;
min.s32 %r20, %r2, %r59;
setp.lt.s32	%p48, %r20, 2;
@%p48 bra BB179_52;

not.b32 %r21, %r1;
mov.u32 %r67, %r20;

BB179_49:
mov.u32 %r22, %r67;
shr.s32 %r23, %r22, 1;
setp.ge.s32	%p49, %r1, %r23;
@%p49 bra BB179_51;

add.s32 %r61, %r22, %r21;
mul.wide.s32 %rd111, %r61, 4;
add.s64 %rd112, %rd35, %rd111;
ld.f32 %f69, [%rd112];
ld.f32 %f70, [%rd36];
add.f32 %f71, %f70, %f69;
st.f32 [%rd36], %f71;

BB179_51:
bar.sync 0;
sub.s32 %r24, %r22, %r23;
setp.gt.s32	%p50, %r24, 1;
mov.u32 %r67, %r24;
@%p50 bra BB179_49;

BB179_52:
bar.sync 0;
setp.lt.s32	%p51, %r20, 1;
@%p51 bra BB179_54;

ld.f32 %f72, [%rd35];
add.f32 %f81, %f81, %f72;

BB179_54:
setp.eq.s32	%p3, %r1, 0;
bar.sync 0;
@!%p3 bra BB179_70;
bra.uni BB179_55;

BB179_55:

	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r63, 1, 0, p; 
} 


	setp.eq.s32	%p52, %r63, 0;
@%p52 bra BB179_69;

mov.u64 %rd114, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd115, %rd114;
sub.s64 %rd37, %rd35, %rd115;
setp.eq.s64	%p53, %rd35, 0;
@%p53 bra BB179_70;

add.s64 %rd116, %rd37, -16;
add.s64 %rd118, %rd114, %rd116;
add.s64 %rd39, %rd115, %rd116;
ld.shared.u8 %rs37, [%rd118];
or.b16 %rs38, %rs37, 1;
st.shared.u8 [%rd118], %rs38;
ld.shared.u64 %rd40, [%rd118+8];
setp.eq.s64	%p54, %rd40, 0;
mov.u64 %rd162, %rd39;
@%p54 bra BB179_63;

mov.u64 %rd41, %rd39;
ld.u8 %rs39, [%rd40];
and.b16 %rs40, %rs39, 1;
setp.eq.b16	%p55, %rs40, 1;
mov.u64 %rd162, %rd41;
@!%p55 bra BB179_63;
bra.uni BB179_59;

BB179_59:
ld.u64 %rd43, [%rd40];
shr.u64 %rd44, %rd43, 1;
add.s64 %rd45, %rd40, 16;
add.s64 %rd46, %rd45, %rd44;
ld.shared.u64 %rd120, [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8];
setp.eq.s64	%p56, %rd46, %rd120;
mov.u64 %rd162, %rd40;
@%p56 bra BB179_63;

ld.u8 %rs41, [%rd46];
and.b16 %rs42, %rs41, 1;
setp.eq.b16	%p57, %rs42, 1;
mov.u64 %rd159, %rd40;
mov.u64 %rd162, %rd159;
@!%p57 bra BB179_63;
bra.uni BB179_61;

BB179_61:
ld.u64 %rd121, [%rd46];
shr.u64 %rd122, %rd121, 1;
add.s64 %rd123, %rd122, %rd44;
add.s64 %rd124, %rd123, 16;
shl.b64 %rd125, %rd124, 1;
and.b64 %rd126, %rd43, 1;
or.b64 %rd127, %rd125, %rd126;
st.u64 [%rd40], %rd127;
and.b64 %rd47, %rd124, 9223372036854775807;
add.s64 %rd128, %rd45, %rd47;
ld.shared.u64 %rd129, [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8];
setp.eq.s64	%p58, %rd128, %rd129;
mov.u64 %rd160, %rd40;
mov.u64 %rd162, %rd160;
@%p58 bra BB179_63;

add.s64 %rd130, %rd47, %rd45;
st.u64 [%rd130+8], %rd40;
mov.u64 %rd162, %rd40;

BB179_63:
ld.u64 %rd50, [%rd162];
shr.u64 %rd51, %rd50, 1;
add.s64 %rd52, %rd162, 16;
add.s64 %rd53, %rd52, %rd51;
ld.shared.u64 %rd131, [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8];
setp.eq.s64	%p59, %rd53, %rd131;
@%p59 bra BB179_67;

ld.u8 %rs43, [%rd53];
and.b16 %rs44, %rs43, 1;
setp.eq.b16	%p60, %rs44, 1;
@!%p60 bra BB179_70;
bra.uni BB179_65;

BB179_65:
ld.u64 %rd132, [%rd53];
shr.u64 %rd133, %rd132, 1;
add.s64 %rd134, %rd133, %rd51;
add.s64 %rd135, %rd134, 16;
shl.b64 %rd136, %rd135, 1;
and.b64 %rd137, %rd50, 1;
or.b64 %rd138, %rd136, %rd137;
st.u64 [%rd162], %rd138;
and.b64 %rd54, %rd135, 9223372036854775807;
add.s64 %rd139, %rd52, %rd54;
ld.shared.u64 %rd140, [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8];
setp.eq.s64	%p61, %rd139, %rd140;
@%p61 bra BB179_70;

add.s64 %rd141, %rd54, %rd52;
st.u64 [%rd141+8], %rd162;
bra.uni BB179_70;

BB179_69:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd35;
call.uni 
free, 
(
param0
);


	}

BB179_70:
bar.sync 0;
@!%p3 bra BB179_72;
bra.uni BB179_71;

BB179_71:
cvta.to.global.u64 %rd142, %rd57;
st.global.f32 [%rd142], %f81;

BB179_72:
ret;

BB179_67:
setp.lt.u64	%p62, %rd53, %rd162;
@%p62 bra BB179_70;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8], %rd162;
bra.uni BB179_70;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB180_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+16], %rd12;

BB180_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB180_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB180_4:
ld.global.f32 %f1, [%rd20];
st.global.f32 [%rd19], %f1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB180_4;

BB180_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIfNS2_3tagENS_11use_defaultESM_EEPfNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIfEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB181_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+16], %rd19;

BB181_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB181_4;

BB181_3:
ld.global.f32 %f1, [%rd26];
st.global.f32 [%rd25], %f1;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB181_3;

BB181_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI26kl_updateGradInput_functorISM_EEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI26kl_updateGradInput_functorISM_EEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<31>;
.reg .f32 %f<11>;
.reg .b32 %r<27>;
.reg .b64 %rd<23>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI26kl_updateGradInput_functorISM_EEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI26kl_updateGradInput_functorISM_EEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+56];
ld.param.v2.u16 {%rs14, %rs15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI26kl_updateGradInput_functorISM_EEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI26kl_updateGradInput_functorISM_EEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+72];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI26kl_updateGradInput_functorISM_EEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+44];
ld.param.u64 %rd11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI26kl_updateGradInput_functorISM_EEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI26kl_updateGradInput_functorISM_EEEvEEjSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd12, _ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE;
cvta.shared.u64 %rd13, %rd12;
setp.eq.s64	%p2, %rd13, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB182_2;

cvt.s64.s32	%rd14, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE], %r24;
mov.u64 %rd15, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd16, %rd15;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8], %rd16;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+16], %rd14;

BB182_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB182_8;

cvta.to.global.u64 %rd17, %rd10;
cvta.to.global.u64 %rd18, %rd11;
mul.wide.u32 %rd19, %r26, 2;
add.s64 %rd22, %rd17, %rd19;
add.s64 %rd21, %rd18, %rd19;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd20, %rd3, 1;

BB182_4:
ld.global.u16 %rs20, [%rd22];

	{ cvt.f32.f16 %f1, %rs20;}


	setp.gt.f32	%p5, %f1, 0f00000000;
@%p5 bra BB182_6;
bra.uni BB182_5;

BB182_6:
ld.global.u16 %rs22, [%rd22];

	{ cvt.f32.f16 %f3, %rs22;}


	neg.f32 %f4, %f3;

	{ cvt.rn.f16.f32 %rs23, %f4;}


	
	{ cvt.f32.f16 %f5, %rs14;}


	
	{ cvt.f32.f16 %f6, %rs23;}


	mul.f32 %f7, %f5, %f6;

	{ cvt.rn.f16.f32 %rs26, %f7;}


	
	{ cvt.f32.f16 %f8, %rs26;}


	
	{ cvt.f32.f16 %f9, %rs15;}


	mul.f32 %f10, %f8, %f9;

	{ cvt.rn.f16.f32 %rs30, %f10;}


	bra.uni BB182_7;

BB182_5:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs30, %f2;}



BB182_7:
st.global.u16 [%rd21], %rs30;
add.s64 %rd22, %rd22, %rd20;
add.s64 %rd21, %rd21, %rd20;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p6, %r26, %r10;
@%p6 bra BB182_4;

BB182_8:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI26kl_updateGradInput_functorISM_EEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI26kl_updateGradInput_functorISM_EEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<31>;
.reg .f32 %f<11>;
.reg .b32 %r<22>;
.reg .b64 %rd<29>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI26kl_updateGradInput_functorISM_EEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI26kl_updateGradInput_functorISM_EEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+64];
ld.param.v2.u16 {%rs14, %rs15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI26kl_updateGradInput_functorISM_EEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+40];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI26kl_updateGradInput_functorISM_EEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd18, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI26kl_updateGradInput_functorISM_EEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+48];
ld.param.u64 %rd17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI26kl_updateGradInput_functorISM_EEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIN3c104HalfEEESN_SN_NS_9null_typeESO_SO_SO_SO_SO_SO_EEEENS_6detail16wrapped_functionINSR_24binary_transform_functorI26kl_updateGradInput_functorISM_EEEvEElSO_SO_SO_SO_SO_SO_EEEEEEEEvT0__param_0+24];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd19, _ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE;
cvta.shared.u64 %rd20, %rd19;
setp.eq.s64	%p2, %rd20, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB183_2;

cvt.s64.s32	%rd21, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE], %r18;
mov.u64 %rd22, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd23, %rd22;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8], %rd23;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+16], %rd21;

BB183_2:
cvta.to.global.u64 %rd1, %rd16;
cvta.to.global.u64 %rd2, %rd17;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd26, %r21;
mul.wide.s32 %rd24, %r21, 2;
add.s64 %rd28, %rd1, %rd24;
add.s64 %rd27, %rd2, %rd24;
setp.ge.s64	%p4, %rd26, %rd18;
@%p4 bra BB183_7;

BB183_3:
ld.global.u16 %rs20, [%rd28];

	{ cvt.f32.f16 %f1, %rs20;}


	setp.gt.f32	%p5, %f1, 0f00000000;
@%p5 bra BB183_5;
bra.uni BB183_4;

BB183_5:
ld.global.u16 %rs22, [%rd28];

	{ cvt.f32.f16 %f3, %rs22;}


	neg.f32 %f4, %f3;

	{ cvt.rn.f16.f32 %rs23, %f4;}


	
	{ cvt.f32.f16 %f5, %rs14;}


	
	{ cvt.f32.f16 %f6, %rs23;}


	mul.f32 %f7, %f5, %f6;

	{ cvt.rn.f16.f32 %rs26, %f7;}


	
	{ cvt.f32.f16 %f8, %rs26;}


	
	{ cvt.f32.f16 %f9, %rs15;}


	mul.f32 %f10, %f8, %f9;

	{ cvt.rn.f16.f32 %rs30, %f10;}


	bra.uni BB183_6;

BB183_4:
mov.f32 %f2, 0f00000000;

	{ cvt.rn.f16.f32 %rs30, %f2;}



BB183_6:
st.global.u16 [%rd27], %rs30;
shl.b64 %rd25, %rd4, 1;
add.s64 %rd28, %rd28, %rd25;
add.s64 %rd27, %rd27, %rd25;
add.s64 %rd26, %rd26, %rd4;
setp.lt.s64	%p6, %rd26, %rd18;
@%p6 bra BB183_3;

BB183_7:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf10kl_functorIffEEENS_12zip_iteratorINSG_INS_10device_ptrIfEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESV_SV_EEEEfNS_4plusIfEESS_SS_SS_SS_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf10kl_functorIffEEENS_12zip_iteratorINSG_INS_10device_ptrIfEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESV_SV_EEEEfNS_4plusIfEESS_SS_SS_SS_EEEEEEEEvT0__param_0[120]
)
.maxntid 128, 1, 1
{
.reg .pred %p<126>;
.reg .b16 %rs<56>;
.reg .f32 %f<742>;
.reg .b32 %r<135>;
.reg .b64 %rd<204>;


ld.param.v2.u32 {%r34, %r35}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf10kl_functorIffEEENS_12zip_iteratorINSG_INS_10device_ptrIfEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESV_SV_EEEEfNS_4plusIfEESS_SS_SS_SS_EEEEEEEEvT0__param_0+112];
ld.param.v2.u32 {%r36, %r37}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf10kl_functorIffEEENS_12zip_iteratorINSG_INS_10device_ptrIfEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESV_SV_EEEEfNS_4plusIfEESS_SS_SS_SS_EEEEEEEEvT0__param_0+104];
ld.param.f32 %f147, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf10kl_functorIffEEENS_12zip_iteratorINSG_INS_10device_ptrIfEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESV_SV_EEEEfNS_4plusIfEESS_SS_SS_SS_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd73, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf10kl_functorIffEEENS_12zip_iteratorINSG_INS_10device_ptrIfEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESV_SV_EEEEfNS_4plusIfEESS_SS_SS_SS_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd72, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf10kl_functorIffEEENS_12zip_iteratorINSG_INS_10device_ptrIfEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESV_SV_EEEEfNS_4plusIfEESS_SS_SS_SS_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd71, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf10kl_functorIffEEENS_12zip_iteratorINSG_INS_10device_ptrIfEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESV_SV_EEEEfNS_4plusIfEESS_SS_SS_SS_EEEEEEEEvT0__param_0+64];
ld.param.u64 %rd70, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf10kl_functorIffEEENS_12zip_iteratorINSG_INS_10device_ptrIfEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESV_SV_EEEEfNS_4plusIfEESS_SS_SS_SS_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd68, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf10kl_functorIffEEENS_12zip_iteratorINSG_INS_10device_ptrIfEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESV_SV_EEEEfNS_4plusIfEESS_SS_SS_SS_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd66, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf10kl_functorIffEEENS_12zip_iteratorINSG_INS_10device_ptrIfEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESV_SV_EEEEfNS_4plusIfEESS_SS_SS_SS_EEEEEEEEvT0__param_0+16];
ld.param.u64 %rd67, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opIf10kl_functorIffEEENS_12zip_iteratorINSG_INS_10device_ptrIfEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEfNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIfNS2_3tagESV_SV_EEEEfNS_4plusIfEESS_SS_SS_SS_EEEEEEEEvT0__param_0+24];
cvta.to.global.u64 %rd1, %rd67;
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %tid.x;
setp.ne.s32	%p5, %r2, 0;
mov.u64 %rd74, _ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE;
cvta.shared.u64 %rd75, %rd74;
setp.eq.s64	%p6, %rd75, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB184_2;

cvt.s64.s32	%rd76, %r36;
mov.u32 %r40, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE], %r40;
mov.u64 %rd77, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd78, %rd77;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8], %rd78;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+16], %rd76;

BB184_2:
mov.f32 %f741, %f147;
add.s32 %r4, %r1, %r35;
bar.sync 0;
cvt.s64.s32	%rd7, %r4;
mul.lo.s64 %rd79, %rd7, %rd70;
min.s64 %rd8, %rd72, %rd7;
add.s64 %rd9, %rd8, %rd79;
setp.lt.s64	%p8, %rd7, %rd72;
selp.u64	%rd80, 1, 0, %p8;
add.s64 %rd81, %rd80, %rd70;
add.s64 %rd82, %rd81, %rd9;
mul.lo.s64 %rd83, %rd82, %rd71;
min.s64 %rd10, %rd83, %rd68;
setp.eq.s32	%p9, %r4, 0;
mov.u64 %rd184, %rd10;
@%p9 bra BB184_7;

add.s64 %rd11, %rd10, -1;
shl.b64 %rd84, %rd10, 2;
add.s64 %rd85, %rd84, %rd1;
ld.global.f32 %f2, [%rd85+-4];
mov.f32 %f741, 0f00000000;
setp.leu.f32	%p10, %f2, 0f00000000;
mov.u64 %rd184, %rd11;
@%p10 bra BB184_7;

cvta.to.global.u64 %rd86, %rd66;
shl.b64 %rd87, %rd11, 2;
add.s64 %rd88, %rd86, %rd87;
ld.global.f32 %f3, [%rd88];
setp.lt.f32	%p11, %f2, 0f00800000;
mul.f32 %f149, %f2, 0f4B000000;
selp.f32	%f4, %f149, %f2, %p11;
selp.f32	%f150, 0fC1B80000, 0f00000000, %p11;
mov.b32 %r41, %f4;
add.s32 %r42, %r41, -1059760811;
and.b32 %r43, %r42, -8388608;
sub.s32 %r44, %r41, %r43;
mov.b32 %f151, %r44;
cvt.rn.f32.s32	%f152, %r43;
mov.f32 %f153, 0f34000000;
fma.rn.f32 %f154, %f152, %f153, %f150;
add.f32 %f155, %f151, 0fBF800000;
mov.f32 %f156, 0f3E1039F6;
mov.f32 %f157, 0fBE055027;
fma.rn.f32 %f158, %f157, %f155, %f156;
mov.f32 %f159, 0fBDF8CDCC;
fma.rn.f32 %f160, %f158, %f155, %f159;
mov.f32 %f161, 0f3E0F2955;
fma.rn.f32 %f162, %f160, %f155, %f161;
mov.f32 %f163, 0fBE2AD8B9;
fma.rn.f32 %f164, %f162, %f155, %f163;
mov.f32 %f165, 0f3E4CED0B;
fma.rn.f32 %f166, %f164, %f155, %f165;
mov.f32 %f167, 0fBE7FFF22;
fma.rn.f32 %f168, %f166, %f155, %f167;
mov.f32 %f169, 0f3EAAAA78;
fma.rn.f32 %f170, %f168, %f155, %f169;
mov.f32 %f171, 0fBF000000;
fma.rn.f32 %f172, %f170, %f155, %f171;
mul.f32 %f173, %f155, %f172;
fma.rn.f32 %f174, %f173, %f155, %f155;
mov.f32 %f175, 0f3F317218;
fma.rn.f32 %f643, %f154, %f175, %f174;
setp.lt.u32	%p12, %r41, 2139095040;
@%p12 bra BB184_6;

mov.f32 %f176, 0f7F800000;
fma.rn.f32 %f643, %f4, %f176, %f176;

BB184_6:
setp.eq.f32	%p13, %f4, 0f00000000;
selp.f32	%f177, 0fFF800000, %f643, %p13;
sub.f32 %f178, %f177, %f3;
mul.f32 %f741, %f2, %f178;
mov.u64 %rd184, %rd11;

BB184_7:
cvta.to.global.u64 %rd89, %rd73;
mul.lo.s64 %rd90, %rd9, %rd71;
shl.b64 %rd91, %rd90, 2;
add.s64 %rd92, %rd66, %rd91;
shl.b64 %rd93, %rd7, 2;
add.s64 %rd13, %rd89, %rd93;
shl.b64 %rd94, %rd184, 2;
add.s64 %rd14, %rd66, %rd94;
sub.s64 %rd95, %rd92, %rd14;
shr.u64 %rd96, %rd95, 2;
neg.s64 %rd97, %rd96;
cvt.u32.u64	%r5, %rd97;
mov.u16 %rs54, 0;
setp.lt.s32	%p14, %r5, 1;
@%p14 bra BB184_84;

add.s32 %r46, %r35, %r1;
cvt.s64.s32	%rd98, %r46;
mul.lo.s64 %rd99, %rd70, %rd98;
add.s64 %rd100, %rd8, %rd99;
mul.lo.s64 %rd101, %rd71, %rd100;
shl.b64 %rd185, %rd101, 2;
mul.wide.s32 %rd102, %r2, 4;
add.s64 %rd16, %rd1, %rd102;
mov.u16 %rs53, 0;
mov.u32 %r132, 0;

BB184_9:
mov.f32 %f726, %f725;
mov.f32 %f721, %f724;
mov.f32 %f717, %f720;
mov.f32 %f713, %f716;
mov.f32 %f709, %f712;
mov.f32 %f705, %f708;
mov.f32 %f702, %f704;
cvta.to.global.u64 %rd103, %rd66;
add.s64 %rd105, %rd103, %rd102;
add.s64 %rd106, %rd66, %rd185;
sub.s64 %rd107, %rd106, %rd14;
shr.u64 %rd108, %rd107, 2;
neg.s64 %rd109, %rd108;
cvt.u32.u64	%r48, %rd109;
setp.lt.s32	%p15, %r48, 896;
mov.u32 %r49, 896;
min.s32 %r7, %r48, %r49;
add.s64 %rd18, %rd105, %rd185;
add.s64 %rd19, %rd16, %rd185;
@%p15 bra BB184_38;
bra.uni BB184_10;

BB184_38:
mov.u32 %r133, 0;
setp.ge.s32	%p44, %r2, %r7;
@%p44 bra BB184_43;

ld.global.f32 %f73, [%rd19];
mov.u32 %r133, 1;
mov.f32 %f702, 0f00000000;
setp.leu.f32	%p45, %f73, 0f00000000;
@%p45 bra BB184_43;

ld.global.f32 %f74, [%rd18];
setp.lt.f32	%p46, %f73, 0f00800000;
mul.f32 %f399, %f73, 0f4B000000;
selp.f32	%f75, %f399, %f73, %p46;
selp.f32	%f400, 0fC1B80000, 0f00000000, %p46;
mov.b32 %r83, %f75;
add.s32 %r84, %r83, -1059760811;
and.b32 %r85, %r84, -8388608;
sub.s32 %r86, %r83, %r85;
mov.b32 %f401, %r86;
cvt.rn.f32.s32	%f402, %r85;
mov.f32 %f403, 0f34000000;
fma.rn.f32 %f404, %f402, %f403, %f400;
add.f32 %f405, %f401, 0fBF800000;
mov.f32 %f406, 0f3E1039F6;
mov.f32 %f407, 0fBE055027;
fma.rn.f32 %f408, %f407, %f405, %f406;
mov.f32 %f409, 0fBDF8CDCC;
fma.rn.f32 %f410, %f408, %f405, %f409;
mov.f32 %f411, 0f3E0F2955;
fma.rn.f32 %f412, %f410, %f405, %f411;
mov.f32 %f413, 0fBE2AD8B9;
fma.rn.f32 %f414, %f412, %f405, %f413;
mov.f32 %f415, 0f3E4CED0B;
fma.rn.f32 %f416, %f414, %f405, %f415;
mov.f32 %f417, 0fBE7FFF22;
fma.rn.f32 %f418, %f416, %f405, %f417;
mov.f32 %f419, 0f3EAAAA78;
fma.rn.f32 %f420, %f418, %f405, %f419;
mov.f32 %f421, 0fBF000000;
fma.rn.f32 %f422, %f420, %f405, %f421;
mul.f32 %f423, %f405, %f422;
fma.rn.f32 %f424, %f423, %f405, %f405;
mov.f32 %f425, 0f3F317218;
fma.rn.f32 %f651, %f404, %f425, %f424;
setp.lt.u32	%p47, %r83, 2139095040;
@%p47 bra BB184_42;

mov.f32 %f426, 0f7F800000;
fma.rn.f32 %f651, %f75, %f426, %f426;

BB184_42:
setp.eq.f32	%p48, %f75, 0f00000000;
selp.f32	%f427, 0fFF800000, %f651, %p48;
sub.f32 %f428, %f427, %f74;
mul.f32 %f702, %f73, %f428;

BB184_43:
mov.f32 %f703, %f702;
add.s32 %r89, %r2, 128;
setp.ge.s32	%p49, %r89, %r7;
@%p49 bra BB184_49;

ld.global.f32 %f81, [%rd19+512];
mov.f32 %f707, 0f00000000;
setp.leu.f32	%p50, %f81, 0f00000000;
@%p50 bra BB184_48;

ld.global.f32 %f82, [%rd18+512];
setp.lt.f32	%p51, %f81, 0f00800000;
mul.f32 %f430, %f81, 0f4B000000;
selp.f32	%f83, %f430, %f81, %p51;
selp.f32	%f431, 0fC1B80000, 0f00000000, %p51;
mov.b32 %r90, %f83;
add.s32 %r91, %r90, -1059760811;
and.b32 %r92, %r91, -8388608;
sub.s32 %r93, %r90, %r92;
mov.b32 %f432, %r93;
cvt.rn.f32.s32	%f433, %r92;
mov.f32 %f434, 0f34000000;
fma.rn.f32 %f435, %f433, %f434, %f431;
add.f32 %f436, %f432, 0fBF800000;
mov.f32 %f437, 0f3E1039F6;
mov.f32 %f438, 0fBE055027;
fma.rn.f32 %f439, %f438, %f436, %f437;
mov.f32 %f440, 0fBDF8CDCC;
fma.rn.f32 %f441, %f439, %f436, %f440;
mov.f32 %f442, 0f3E0F2955;
fma.rn.f32 %f443, %f441, %f436, %f442;
mov.f32 %f444, 0fBE2AD8B9;
fma.rn.f32 %f445, %f443, %f436, %f444;
mov.f32 %f446, 0f3E4CED0B;
fma.rn.f32 %f447, %f445, %f436, %f446;
mov.f32 %f448, 0fBE7FFF22;
fma.rn.f32 %f449, %f447, %f436, %f448;
mov.f32 %f450, 0f3EAAAA78;
fma.rn.f32 %f451, %f449, %f436, %f450;
mov.f32 %f452, 0fBF000000;
fma.rn.f32 %f453, %f451, %f436, %f452;
mul.f32 %f454, %f436, %f453;
fma.rn.f32 %f455, %f454, %f436, %f436;
mov.f32 %f456, 0f3F317218;
fma.rn.f32 %f734, %f435, %f456, %f455;
setp.lt.u32	%p52, %r90, 2139095040;
@%p52 bra BB184_47;

mov.f32 %f457, 0f7F800000;
fma.rn.f32 %f734, %f83, %f457, %f457;

BB184_47:
setp.eq.f32	%p53, %f83, 0f00000000;
selp.f32	%f458, 0fFF800000, %f734, %p53;
sub.f32 %f459, %f458, %f82;
mul.f32 %f707, %f81, %f459;

BB184_48:
mov.f32 %f705, %f707;
add.s32 %r133, %r133, 1;

BB184_49:
mov.f32 %f706, %f705;
add.s32 %r95, %r2, 256;
setp.ge.s32	%p54, %r95, %r7;
@%p54 bra BB184_55;

ld.global.f32 %f90, [%rd19+1024];
mov.f32 %f711, 0f00000000;
setp.leu.f32	%p55, %f90, 0f00000000;
@%p55 bra BB184_54;

ld.global.f32 %f91, [%rd18+1024];
setp.lt.f32	%p56, %f90, 0f00800000;
mul.f32 %f461, %f90, 0f4B000000;
selp.f32	%f92, %f461, %f90, %p56;
selp.f32	%f462, 0fC1B80000, 0f00000000, %p56;
mov.b32 %r96, %f92;
add.s32 %r97, %r96, -1059760811;
and.b32 %r98, %r97, -8388608;
sub.s32 %r99, %r96, %r98;
mov.b32 %f463, %r99;
cvt.rn.f32.s32	%f464, %r98;
mov.f32 %f465, 0f34000000;
fma.rn.f32 %f466, %f464, %f465, %f462;
add.f32 %f467, %f463, 0fBF800000;
mov.f32 %f468, 0f3E1039F6;
mov.f32 %f469, 0fBE055027;
fma.rn.f32 %f470, %f469, %f467, %f468;
mov.f32 %f471, 0fBDF8CDCC;
fma.rn.f32 %f472, %f470, %f467, %f471;
mov.f32 %f473, 0f3E0F2955;
fma.rn.f32 %f474, %f472, %f467, %f473;
mov.f32 %f475, 0fBE2AD8B9;
fma.rn.f32 %f476, %f474, %f467, %f475;
mov.f32 %f477, 0f3E4CED0B;
fma.rn.f32 %f478, %f476, %f467, %f477;
mov.f32 %f479, 0fBE7FFF22;
fma.rn.f32 %f480, %f478, %f467, %f479;
mov.f32 %f481, 0f3EAAAA78;
fma.rn.f32 %f482, %f480, %f467, %f481;
mov.f32 %f483, 0fBF000000;
fma.rn.f32 %f484, %f482, %f467, %f483;
mul.f32 %f485, %f467, %f484;
fma.rn.f32 %f486, %f485, %f467, %f467;
mov.f32 %f487, 0f3F317218;
fma.rn.f32 %f735, %f466, %f487, %f486;
setp.lt.u32	%p57, %r96, 2139095040;
@%p57 bra BB184_53;

mov.f32 %f488, 0f7F800000;
fma.rn.f32 %f735, %f92, %f488, %f488;

BB184_53:
setp.eq.f32	%p58, %f92, 0f00000000;
selp.f32	%f489, 0fFF800000, %f735, %p58;
sub.f32 %f490, %f489, %f91;
mul.f32 %f711, %f90, %f490;

BB184_54:
mov.f32 %f709, %f711;
add.s32 %r133, %r133, 1;

BB184_55:
mov.f32 %f710, %f709;
add.s32 %r101, %r2, 384;
setp.ge.s32	%p59, %r101, %r7;
@%p59 bra BB184_61;

ld.global.f32 %f99, [%rd19+1536];
mov.f32 %f715, 0f00000000;
setp.leu.f32	%p60, %f99, 0f00000000;
@%p60 bra BB184_60;

ld.global.f32 %f100, [%rd18+1536];
setp.lt.f32	%p61, %f99, 0f00800000;
mul.f32 %f492, %f99, 0f4B000000;
selp.f32	%f101, %f492, %f99, %p61;
selp.f32	%f493, 0fC1B80000, 0f00000000, %p61;
mov.b32 %r102, %f101;
add.s32 %r103, %r102, -1059760811;
and.b32 %r104, %r103, -8388608;
sub.s32 %r105, %r102, %r104;
mov.b32 %f494, %r105;
cvt.rn.f32.s32	%f495, %r104;
mov.f32 %f496, 0f34000000;
fma.rn.f32 %f497, %f495, %f496, %f493;
add.f32 %f498, %f494, 0fBF800000;
mov.f32 %f499, 0f3E1039F6;
mov.f32 %f500, 0fBE055027;
fma.rn.f32 %f501, %f500, %f498, %f499;
mov.f32 %f502, 0fBDF8CDCC;
fma.rn.f32 %f503, %f501, %f498, %f502;
mov.f32 %f504, 0f3E0F2955;
fma.rn.f32 %f505, %f503, %f498, %f504;
mov.f32 %f506, 0fBE2AD8B9;
fma.rn.f32 %f507, %f505, %f498, %f506;
mov.f32 %f508, 0f3E4CED0B;
fma.rn.f32 %f509, %f507, %f498, %f508;
mov.f32 %f510, 0fBE7FFF22;
fma.rn.f32 %f511, %f509, %f498, %f510;
mov.f32 %f512, 0f3EAAAA78;
fma.rn.f32 %f513, %f511, %f498, %f512;
mov.f32 %f514, 0fBF000000;
fma.rn.f32 %f515, %f513, %f498, %f514;
mul.f32 %f516, %f498, %f515;
fma.rn.f32 %f517, %f516, %f498, %f498;
mov.f32 %f518, 0f3F317218;
fma.rn.f32 %f736, %f497, %f518, %f517;
setp.lt.u32	%p62, %r102, 2139095040;
@%p62 bra BB184_59;

mov.f32 %f519, 0f7F800000;
fma.rn.f32 %f736, %f101, %f519, %f519;

BB184_59:
setp.eq.f32	%p63, %f101, 0f00000000;
selp.f32	%f520, 0fFF800000, %f736, %p63;
sub.f32 %f521, %f520, %f100;
mul.f32 %f715, %f99, %f521;

BB184_60:
mov.f32 %f713, %f715;
add.s32 %r133, %r133, 1;

BB184_61:
mov.f32 %f714, %f713;
add.s32 %r107, %r2, 512;
setp.ge.s32	%p64, %r107, %r7;
@%p64 bra BB184_67;

ld.global.f32 %f108, [%rd19+2048];
mov.f32 %f719, 0f00000000;
setp.leu.f32	%p65, %f108, 0f00000000;
@%p65 bra BB184_66;

ld.global.f32 %f109, [%rd18+2048];
setp.lt.f32	%p66, %f108, 0f00800000;
mul.f32 %f523, %f108, 0f4B000000;
selp.f32	%f110, %f523, %f108, %p66;
selp.f32	%f524, 0fC1B80000, 0f00000000, %p66;
mov.b32 %r108, %f110;
add.s32 %r109, %r108, -1059760811;
and.b32 %r110, %r109, -8388608;
sub.s32 %r111, %r108, %r110;
mov.b32 %f525, %r111;
cvt.rn.f32.s32	%f526, %r110;
mov.f32 %f527, 0f34000000;
fma.rn.f32 %f528, %f526, %f527, %f524;
add.f32 %f529, %f525, 0fBF800000;
mov.f32 %f530, 0f3E1039F6;
mov.f32 %f531, 0fBE055027;
fma.rn.f32 %f532, %f531, %f529, %f530;
mov.f32 %f533, 0fBDF8CDCC;
fma.rn.f32 %f534, %f532, %f529, %f533;
mov.f32 %f535, 0f3E0F2955;
fma.rn.f32 %f536, %f534, %f529, %f535;
mov.f32 %f537, 0fBE2AD8B9;
fma.rn.f32 %f538, %f536, %f529, %f537;
mov.f32 %f539, 0f3E4CED0B;
fma.rn.f32 %f540, %f538, %f529, %f539;
mov.f32 %f541, 0fBE7FFF22;
fma.rn.f32 %f542, %f540, %f529, %f541;
mov.f32 %f543, 0f3EAAAA78;
fma.rn.f32 %f544, %f542, %f529, %f543;
mov.f32 %f545, 0fBF000000;
fma.rn.f32 %f546, %f544, %f529, %f545;
mul.f32 %f547, %f529, %f546;
fma.rn.f32 %f548, %f547, %f529, %f529;
mov.f32 %f549, 0f3F317218;
fma.rn.f32 %f737, %f528, %f549, %f548;
setp.lt.u32	%p67, %r108, 2139095040;
@%p67 bra BB184_65;

mov.f32 %f550, 0f7F800000;
fma.rn.f32 %f737, %f110, %f550, %f550;

BB184_65:
setp.eq.f32	%p68, %f110, 0f00000000;
selp.f32	%f551, 0fFF800000, %f737, %p68;
sub.f32 %f552, %f551, %f109;
mul.f32 %f719, %f108, %f552;

BB184_66:
mov.f32 %f717, %f719;
add.s32 %r133, %r133, 1;

BB184_67:
mov.f32 %f718, %f717;
add.s32 %r113, %r2, 640;
setp.ge.s32	%p69, %r113, %r7;
@%p69 bra BB184_73;

ld.global.f32 %f117, [%rd19+2560];
mov.f32 %f723, 0f00000000;
setp.leu.f32	%p70, %f117, 0f00000000;
@%p70 bra BB184_72;

ld.global.f32 %f118, [%rd18+2560];
setp.lt.f32	%p71, %f117, 0f00800000;
mul.f32 %f554, %f117, 0f4B000000;
selp.f32	%f119, %f554, %f117, %p71;
selp.f32	%f555, 0fC1B80000, 0f00000000, %p71;
mov.b32 %r114, %f119;
add.s32 %r115, %r114, -1059760811;
and.b32 %r116, %r115, -8388608;
sub.s32 %r117, %r114, %r116;
mov.b32 %f556, %r117;
cvt.rn.f32.s32	%f557, %r116;
mov.f32 %f558, 0f34000000;
fma.rn.f32 %f559, %f557, %f558, %f555;
add.f32 %f560, %f556, 0fBF800000;
mov.f32 %f561, 0f3E1039F6;
mov.f32 %f562, 0fBE055027;
fma.rn.f32 %f563, %f562, %f560, %f561;
mov.f32 %f564, 0fBDF8CDCC;
fma.rn.f32 %f565, %f563, %f560, %f564;
mov.f32 %f566, 0f3E0F2955;
fma.rn.f32 %f567, %f565, %f560, %f566;
mov.f32 %f568, 0fBE2AD8B9;
fma.rn.f32 %f569, %f567, %f560, %f568;
mov.f32 %f570, 0f3E4CED0B;
fma.rn.f32 %f571, %f569, %f560, %f570;
mov.f32 %f572, 0fBE7FFF22;
fma.rn.f32 %f573, %f571, %f560, %f572;
mov.f32 %f574, 0f3EAAAA78;
fma.rn.f32 %f575, %f573, %f560, %f574;
mov.f32 %f576, 0fBF000000;
fma.rn.f32 %f577, %f575, %f560, %f576;
mul.f32 %f578, %f560, %f577;
fma.rn.f32 %f579, %f578, %f560, %f560;
mov.f32 %f580, 0f3F317218;
fma.rn.f32 %f738, %f559, %f580, %f579;
setp.lt.u32	%p72, %r114, 2139095040;
@%p72 bra BB184_71;

mov.f32 %f581, 0f7F800000;
fma.rn.f32 %f738, %f119, %f581, %f581;

BB184_71:
setp.eq.f32	%p73, %f119, 0f00000000;
selp.f32	%f582, 0fFF800000, %f738, %p73;
sub.f32 %f583, %f582, %f118;
mul.f32 %f723, %f117, %f583;

BB184_72:
mov.f32 %f721, %f723;
add.s32 %r133, %r133, 1;

BB184_73:
mov.f32 %f722, %f721;
add.s32 %r119, %r2, 768;
setp.ge.s32	%p74, %r119, %r7;
@%p74 bra BB184_80;

ld.global.f32 %f126, [%rd19+3072];
mov.f32 %f727, 0f00000000;
setp.leu.f32	%p75, %f126, 0f00000000;
@%p75 bra BB184_78;

ld.global.f32 %f127, [%rd18+3072];
setp.lt.f32	%p76, %f126, 0f00800000;
mul.f32 %f585, %f126, 0f4B000000;
selp.f32	%f128, %f585, %f126, %p76;
selp.f32	%f586, 0fC1B80000, 0f00000000, %p76;
mov.b32 %r120, %f128;
add.s32 %r121, %r120, -1059760811;
and.b32 %r122, %r121, -8388608;
sub.s32 %r123, %r120, %r122;
mov.b32 %f587, %r123;
cvt.rn.f32.s32	%f588, %r122;
mov.f32 %f589, 0f34000000;
fma.rn.f32 %f590, %f588, %f589, %f586;
add.f32 %f591, %f587, 0fBF800000;
mov.f32 %f592, 0f3E1039F6;
mov.f32 %f593, 0fBE055027;
fma.rn.f32 %f594, %f593, %f591, %f592;
mov.f32 %f595, 0fBDF8CDCC;
fma.rn.f32 %f596, %f594, %f591, %f595;
mov.f32 %f597, 0f3E0F2955;
fma.rn.f32 %f598, %f596, %f591, %f597;
mov.f32 %f599, 0fBE2AD8B9;
fma.rn.f32 %f600, %f598, %f591, %f599;
mov.f32 %f601, 0f3E4CED0B;
fma.rn.f32 %f602, %f600, %f591, %f601;
mov.f32 %f603, 0fBE7FFF22;
fma.rn.f32 %f604, %f602, %f591, %f603;
mov.f32 %f605, 0f3EAAAA78;
fma.rn.f32 %f606, %f604, %f591, %f605;
mov.f32 %f607, 0fBF000000;
fma.rn.f32 %f608, %f606, %f591, %f607;
mul.f32 %f609, %f591, %f608;
fma.rn.f32 %f610, %f609, %f591, %f591;
mov.f32 %f611, 0f3F317218;
fma.rn.f32 %f739, %f590, %f611, %f610;
setp.lt.u32	%p77, %r120, 2139095040;
@%p77 bra BB184_77;

mov.f32 %f612, 0f7F800000;
fma.rn.f32 %f739, %f128, %f612, %f612;

BB184_77:
setp.eq.f32	%p78, %f128, 0f00000000;
selp.f32	%f613, 0fFF800000, %f739, %p78;
sub.f32 %f614, %f613, %f127;
mul.f32 %f727, %f126, %f614;

BB184_78:
mov.f32 %f726, %f727;
add.s32 %r133, %r133, 1;
bra.uni BB184_79;

BB184_10:
ld.global.f32 %f18, [%rd19];
mov.f32 %f181, 0f00000000;
setp.leu.f32	%p16, %f18, 0f00000000;
mov.f32 %f733, %f181;
@%p16 bra BB184_14;

ld.global.f32 %f19, [%rd18];
setp.lt.f32	%p17, %f18, 0f00800000;
mul.f32 %f182, %f18, 0f4B000000;
selp.f32	%f20, %f182, %f18, %p17;
selp.f32	%f183, 0fC1B80000, 0f00000000, %p17;
mov.b32 %r50, %f20;
add.s32 %r51, %r50, -1059760811;
and.b32 %r52, %r51, -8388608;
sub.s32 %r53, %r50, %r52;
mov.b32 %f184, %r53;
cvt.rn.f32.s32	%f185, %r52;
mov.f32 %f186, 0f34000000;
fma.rn.f32 %f187, %f185, %f186, %f183;
add.f32 %f188, %f184, 0fBF800000;
mov.f32 %f189, 0f3E1039F6;
mov.f32 %f190, 0fBE055027;
fma.rn.f32 %f191, %f190, %f188, %f189;
mov.f32 %f192, 0fBDF8CDCC;
fma.rn.f32 %f193, %f191, %f188, %f192;
mov.f32 %f194, 0f3E0F2955;
fma.rn.f32 %f195, %f193, %f188, %f194;
mov.f32 %f196, 0fBE2AD8B9;
fma.rn.f32 %f197, %f195, %f188, %f196;
mov.f32 %f198, 0f3E4CED0B;
fma.rn.f32 %f199, %f197, %f188, %f198;
mov.f32 %f200, 0fBE7FFF22;
fma.rn.f32 %f201, %f199, %f188, %f200;
mov.f32 %f202, 0f3EAAAA78;
fma.rn.f32 %f203, %f201, %f188, %f202;
mov.f32 %f204, 0fBF000000;
fma.rn.f32 %f205, %f203, %f188, %f204;
mul.f32 %f206, %f188, %f205;
fma.rn.f32 %f207, %f206, %f188, %f188;
mov.f32 %f208, 0f3F317218;
fma.rn.f32 %f644, %f187, %f208, %f207;
setp.lt.u32	%p18, %r50, 2139095040;
@%p18 bra BB184_13;

mov.f32 %f209, 0f7F800000;
fma.rn.f32 %f644, %f20, %f209, %f209;

BB184_13:
setp.eq.f32	%p19, %f20, 0f00000000;
selp.f32	%f210, 0fFF800000, %f644, %p19;
sub.f32 %f211, %f210, %f19;
mul.f32 %f24, %f18, %f211;
mov.f32 %f733, %f24;

BB184_14:
mov.f32 %f658, %f733;
mov.f32 %f703, %f658;
ld.global.f32 %f26, [%rd19+512];
setp.leu.f32	%p20, %f26, 0f00000000;
mov.f32 %f732, %f181;
@%p20 bra BB184_18;

ld.global.f32 %f27, [%rd18+512];
setp.lt.f32	%p21, %f26, 0f00800000;
mul.f32 %f213, %f26, 0f4B000000;
selp.f32	%f28, %f213, %f26, %p21;
selp.f32	%f214, 0fC1B80000, 0f00000000, %p21;
mov.b32 %r54, %f28;
add.s32 %r55, %r54, -1059760811;
and.b32 %r56, %r55, -8388608;
sub.s32 %r57, %r54, %r56;
mov.b32 %f215, %r57;
cvt.rn.f32.s32	%f216, %r56;
mov.f32 %f217, 0f34000000;
fma.rn.f32 %f218, %f216, %f217, %f214;
add.f32 %f219, %f215, 0fBF800000;
mov.f32 %f220, 0f3E1039F6;
mov.f32 %f221, 0fBE055027;
fma.rn.f32 %f222, %f221, %f219, %f220;
mov.f32 %f223, 0fBDF8CDCC;
fma.rn.f32 %f224, %f222, %f219, %f223;
mov.f32 %f225, 0f3E0F2955;
fma.rn.f32 %f226, %f224, %f219, %f225;
mov.f32 %f227, 0fBE2AD8B9;
fma.rn.f32 %f228, %f226, %f219, %f227;
mov.f32 %f229, 0f3E4CED0B;
fma.rn.f32 %f230, %f228, %f219, %f229;
mov.f32 %f231, 0fBE7FFF22;
fma.rn.f32 %f232, %f230, %f219, %f231;
mov.f32 %f233, 0f3EAAAA78;
fma.rn.f32 %f234, %f232, %f219, %f233;
mov.f32 %f235, 0fBF000000;
fma.rn.f32 %f236, %f234, %f219, %f235;
mul.f32 %f237, %f219, %f236;
fma.rn.f32 %f238, %f237, %f219, %f219;
mov.f32 %f239, 0f3F317218;
fma.rn.f32 %f645, %f218, %f239, %f238;
setp.lt.u32	%p22, %r54, 2139095040;
@%p22 bra BB184_17;

mov.f32 %f240, 0f7F800000;
fma.rn.f32 %f645, %f28, %f240, %f240;

BB184_17:
setp.eq.f32	%p23, %f28, 0f00000000;
selp.f32	%f241, 0fFF800000, %f645, %p23;
sub.f32 %f242, %f241, %f27;
mul.f32 %f732, %f26, %f242;

BB184_18:
mov.f32 %f706, %f732;
ld.global.f32 %f34, [%rd19+1024];
setp.leu.f32	%p24, %f34, 0f00000000;
mov.f32 %f731, %f181;
@%p24 bra BB184_22;

ld.global.f32 %f35, [%rd18+1024];
setp.lt.f32	%p25, %f34, 0f00800000;
mul.f32 %f244, %f34, 0f4B000000;
selp.f32	%f36, %f244, %f34, %p25;
selp.f32	%f245, 0fC1B80000, 0f00000000, %p25;
mov.b32 %r58, %f36;
add.s32 %r59, %r58, -1059760811;
and.b32 %r60, %r59, -8388608;
sub.s32 %r61, %r58, %r60;
mov.b32 %f246, %r61;
cvt.rn.f32.s32	%f247, %r60;
mov.f32 %f248, 0f34000000;
fma.rn.f32 %f249, %f247, %f248, %f245;
add.f32 %f250, %f246, 0fBF800000;
mov.f32 %f251, 0f3E1039F6;
mov.f32 %f252, 0fBE055027;
fma.rn.f32 %f253, %f252, %f250, %f251;
mov.f32 %f254, 0fBDF8CDCC;
fma.rn.f32 %f255, %f253, %f250, %f254;
mov.f32 %f256, 0f3E0F2955;
fma.rn.f32 %f257, %f255, %f250, %f256;
mov.f32 %f258, 0fBE2AD8B9;
fma.rn.f32 %f259, %f257, %f250, %f258;
mov.f32 %f260, 0f3E4CED0B;
fma.rn.f32 %f261, %f259, %f250, %f260;
mov.f32 %f262, 0fBE7FFF22;
fma.rn.f32 %f263, %f261, %f250, %f262;
mov.f32 %f264, 0f3EAAAA78;
fma.rn.f32 %f265, %f263, %f250, %f264;
mov.f32 %f266, 0fBF000000;
fma.rn.f32 %f267, %f265, %f250, %f266;
mul.f32 %f268, %f250, %f267;
fma.rn.f32 %f269, %f268, %f250, %f250;
mov.f32 %f270, 0f3F317218;
fma.rn.f32 %f646, %f249, %f270, %f269;
setp.lt.u32	%p26, %r58, 2139095040;
@%p26 bra BB184_21;

mov.f32 %f271, 0f7F800000;
fma.rn.f32 %f646, %f36, %f271, %f271;

BB184_21:
setp.eq.f32	%p27, %f36, 0f00000000;
selp.f32	%f272, 0fFF800000, %f646, %p27;
sub.f32 %f273, %f272, %f35;
mul.f32 %f731, %f34, %f273;

BB184_22:
mov.f32 %f710, %f731;
ld.global.f32 %f42, [%rd19+1536];
setp.leu.f32	%p28, %f42, 0f00000000;
mov.f32 %f730, %f181;
@%p28 bra BB184_26;

ld.global.f32 %f43, [%rd18+1536];
setp.lt.f32	%p29, %f42, 0f00800000;
mul.f32 %f275, %f42, 0f4B000000;
selp.f32	%f44, %f275, %f42, %p29;
selp.f32	%f276, 0fC1B80000, 0f00000000, %p29;
mov.b32 %r62, %f44;
add.s32 %r63, %r62, -1059760811;
and.b32 %r64, %r63, -8388608;
sub.s32 %r65, %r62, %r64;
mov.b32 %f277, %r65;
cvt.rn.f32.s32	%f278, %r64;
mov.f32 %f279, 0f34000000;
fma.rn.f32 %f280, %f278, %f279, %f276;
add.f32 %f281, %f277, 0fBF800000;
mov.f32 %f282, 0f3E1039F6;
mov.f32 %f283, 0fBE055027;
fma.rn.f32 %f284, %f283, %f281, %f282;
mov.f32 %f285, 0fBDF8CDCC;
fma.rn.f32 %f286, %f284, %f281, %f285;
mov.f32 %f287, 0f3E0F2955;
fma.rn.f32 %f288, %f286, %f281, %f287;
mov.f32 %f289, 0fBE2AD8B9;
fma.rn.f32 %f290, %f288, %f281, %f289;
mov.f32 %f291, 0f3E4CED0B;
fma.rn.f32 %f292, %f290, %f281, %f291;
mov.f32 %f293, 0fBE7FFF22;
fma.rn.f32 %f294, %f292, %f281, %f293;
mov.f32 %f295, 0f3EAAAA78;
fma.rn.f32 %f296, %f294, %f281, %f295;
mov.f32 %f297, 0fBF000000;
fma.rn.f32 %f298, %f296, %f281, %f297;
mul.f32 %f299, %f281, %f298;
fma.rn.f32 %f300, %f299, %f281, %f281;
mov.f32 %f301, 0f3F317218;
fma.rn.f32 %f647, %f280, %f301, %f300;
setp.lt.u32	%p30, %r62, 2139095040;
@%p30 bra BB184_25;

mov.f32 %f302, 0f7F800000;
fma.rn.f32 %f647, %f44, %f302, %f302;

BB184_25:
setp.eq.f32	%p31, %f44, 0f00000000;
selp.f32	%f303, 0fFF800000, %f647, %p31;
sub.f32 %f304, %f303, %f43;
mul.f32 %f730, %f42, %f304;

BB184_26:
mov.f32 %f714, %f730;
ld.global.f32 %f50, [%rd19+2048];
setp.leu.f32	%p32, %f50, 0f00000000;
mov.f32 %f729, %f181;
@%p32 bra BB184_30;

ld.global.f32 %f51, [%rd18+2048];
setp.lt.f32	%p33, %f50, 0f00800000;
mul.f32 %f306, %f50, 0f4B000000;
selp.f32	%f52, %f306, %f50, %p33;
selp.f32	%f307, 0fC1B80000, 0f00000000, %p33;
mov.b32 %r66, %f52;
add.s32 %r67, %r66, -1059760811;
and.b32 %r68, %r67, -8388608;
sub.s32 %r69, %r66, %r68;
mov.b32 %f308, %r69;
cvt.rn.f32.s32	%f309, %r68;
mov.f32 %f310, 0f34000000;
fma.rn.f32 %f311, %f309, %f310, %f307;
add.f32 %f312, %f308, 0fBF800000;
mov.f32 %f313, 0f3E1039F6;
mov.f32 %f314, 0fBE055027;
fma.rn.f32 %f315, %f314, %f312, %f313;
mov.f32 %f316, 0fBDF8CDCC;
fma.rn.f32 %f317, %f315, %f312, %f316;
mov.f32 %f318, 0f3E0F2955;
fma.rn.f32 %f319, %f317, %f312, %f318;
mov.f32 %f320, 0fBE2AD8B9;
fma.rn.f32 %f321, %f319, %f312, %f320;
mov.f32 %f322, 0f3E4CED0B;
fma.rn.f32 %f323, %f321, %f312, %f322;
mov.f32 %f324, 0fBE7FFF22;
fma.rn.f32 %f325, %f323, %f312, %f324;
mov.f32 %f326, 0f3EAAAA78;
fma.rn.f32 %f327, %f325, %f312, %f326;
mov.f32 %f328, 0fBF000000;
fma.rn.f32 %f329, %f327, %f312, %f328;
mul.f32 %f330, %f312, %f329;
fma.rn.f32 %f331, %f330, %f312, %f312;
mov.f32 %f332, 0f3F317218;
fma.rn.f32 %f648, %f311, %f332, %f331;
setp.lt.u32	%p34, %r66, 2139095040;
@%p34 bra BB184_29;

mov.f32 %f333, 0f7F800000;
fma.rn.f32 %f648, %f52, %f333, %f333;

BB184_29:
setp.eq.f32	%p35, %f52, 0f00000000;
selp.f32	%f334, 0fFF800000, %f648, %p35;
sub.f32 %f335, %f334, %f51;
mul.f32 %f729, %f50, %f335;

BB184_30:
mov.f32 %f718, %f729;
ld.global.f32 %f58, [%rd19+2560];
setp.leu.f32	%p36, %f58, 0f00000000;
mov.f32 %f728, %f181;
@%p36 bra BB184_34;

ld.global.f32 %f59, [%rd18+2560];
setp.lt.f32	%p37, %f58, 0f00800000;
mul.f32 %f337, %f58, 0f4B000000;
selp.f32	%f60, %f337, %f58, %p37;
selp.f32	%f338, 0fC1B80000, 0f00000000, %p37;
mov.b32 %r70, %f60;
add.s32 %r71, %r70, -1059760811;
and.b32 %r72, %r71, -8388608;
sub.s32 %r73, %r70, %r72;
mov.b32 %f339, %r73;
cvt.rn.f32.s32	%f340, %r72;
mov.f32 %f341, 0f34000000;
fma.rn.f32 %f342, %f340, %f341, %f338;
add.f32 %f343, %f339, 0fBF800000;
mov.f32 %f344, 0f3E1039F6;
mov.f32 %f345, 0fBE055027;
fma.rn.f32 %f346, %f345, %f343, %f344;
mov.f32 %f347, 0fBDF8CDCC;
fma.rn.f32 %f348, %f346, %f343, %f347;
mov.f32 %f349, 0f3E0F2955;
fma.rn.f32 %f350, %f348, %f343, %f349;
mov.f32 %f351, 0fBE2AD8B9;
fma.rn.f32 %f352, %f350, %f343, %f351;
mov.f32 %f353, 0f3E4CED0B;
fma.rn.f32 %f354, %f352, %f343, %f353;
mov.f32 %f355, 0fBE7FFF22;
fma.rn.f32 %f356, %f354, %f343, %f355;
mov.f32 %f357, 0f3EAAAA78;
fma.rn.f32 %f358, %f356, %f343, %f357;
mov.f32 %f359, 0fBF000000;
fma.rn.f32 %f360, %f358, %f343, %f359;
mul.f32 %f361, %f343, %f360;
fma.rn.f32 %f362, %f361, %f343, %f343;
mov.f32 %f363, 0f3F317218;
fma.rn.f32 %f649, %f342, %f363, %f362;
setp.lt.u32	%p38, %r70, 2139095040;
@%p38 bra BB184_33;

mov.f32 %f364, 0f7F800000;
fma.rn.f32 %f649, %f60, %f364, %f364;

BB184_33:
setp.eq.f32	%p39, %f60, 0f00000000;
selp.f32	%f365, 0fFF800000, %f649, %p39;
sub.f32 %f366, %f365, %f59;
mul.f32 %f728, %f58, %f366;

BB184_34:
mov.f32 %f722, %f728;
ld.global.f32 %f66, [%rd19+3072];
mov.u32 %r133, 7;
setp.leu.f32	%p40, %f66, 0f00000000;
mov.f32 %f726, %f181;
@%p40 bra BB184_80;

ld.global.f32 %f67, [%rd18+3072];
setp.lt.f32	%p41, %f66, 0f00800000;
mul.f32 %f368, %f66, 0f4B000000;
selp.f32	%f68, %f368, %f66, %p41;
selp.f32	%f369, 0fC1B80000, 0f00000000, %p41;
mov.b32 %r75, %f68;
add.s32 %r76, %r75, -1059760811;
and.b32 %r77, %r76, -8388608;
sub.s32 %r78, %r75, %r77;
mov.b32 %f370, %r78;
cvt.rn.f32.s32	%f371, %r77;
mov.f32 %f372, 0f34000000;
fma.rn.f32 %f373, %f371, %f372, %f369;
add.f32 %f374, %f370, 0fBF800000;
mov.f32 %f375, 0f3E1039F6;
mov.f32 %f376, 0fBE055027;
fma.rn.f32 %f377, %f376, %f374, %f375;
mov.f32 %f378, 0fBDF8CDCC;
fma.rn.f32 %f379, %f377, %f374, %f378;
mov.f32 %f380, 0f3E0F2955;
fma.rn.f32 %f381, %f379, %f374, %f380;
mov.f32 %f382, 0fBE2AD8B9;
fma.rn.f32 %f383, %f381, %f374, %f382;
mov.f32 %f384, 0f3E4CED0B;
fma.rn.f32 %f385, %f383, %f374, %f384;
mov.f32 %f386, 0fBE7FFF22;
fma.rn.f32 %f387, %f385, %f374, %f386;
mov.f32 %f388, 0f3EAAAA78;
fma.rn.f32 %f389, %f387, %f374, %f388;
mov.f32 %f390, 0fBF000000;
fma.rn.f32 %f391, %f389, %f374, %f390;
mul.f32 %f392, %f374, %f391;
fma.rn.f32 %f393, %f392, %f374, %f374;
mov.f32 %f394, 0f3F317218;
fma.rn.f32 %f650, %f373, %f394, %f393;
setp.lt.u32	%p42, %r75, 2139095040;
@%p42 bra BB184_37;

mov.f32 %f395, 0f7F800000;
fma.rn.f32 %f650, %f68, %f395, %f395;

BB184_37:
setp.eq.f32	%p43, %f68, 0f00000000;
selp.f32	%f396, 0fFF800000, %f650, %p43;
sub.f32 %f397, %f396, %f67;
mul.f32 %f726, %f66, %f397;

BB184_79:

BB184_80:
mov.f32 %f725, %f726;
mov.f32 %f724, %f722;
mov.f32 %f720, %f718;
mov.f32 %f716, %f714;
mov.f32 %f712, %f710;
mov.f32 %f708, %f706;
mov.f32 %f704, %f703;
and.b16 %rs35, %rs53, 255;
setp.eq.s16	%p79, %rs35, 0;
@%p79 bra BB184_82;
bra.uni BB184_81;

BB184_82:
mul.wide.u32 %rd110, %r133, 4;
add.s64 %rd111, %rd110, 17179869180;
shr.u64 %rd112, %rd111, 2;
cvt.u32.u64	%r124, %rd112;
setp.gt.s32	%p87, %r124, 0;
add.f32 %f628, %f704, %f708;
selp.f32	%f629, %f628, %f704, %p87;
setp.gt.s32	%p88, %r124, 1;
add.f32 %f630, %f629, %f712;
selp.f32	%f631, %f630, %f629, %p88;
setp.gt.s32	%p89, %r124, 2;
add.f32 %f632, %f631, %f716;
selp.f32	%f633, %f632, %f631, %p89;
setp.gt.s32	%p90, %r124, 3;
add.f32 %f634, %f633, %f720;
selp.f32	%f635, %f634, %f633, %p90;
setp.gt.s32	%p91, %r124, 4;
add.f32 %f636, %f635, %f724;
selp.f32	%f637, %f636, %f635, %p91;
setp.gt.s32	%p92, %r124, 5;
add.f32 %f638, %f637, %f725;
selp.f32	%f740, %f638, %f637, %p92;
bra.uni BB184_83;

BB184_81:
setp.gt.s32	%p80, %r133, 0;
add.f32 %f615, %f740, %f704;
selp.f32	%f616, %f615, %f740, %p80;
add.f32 %f617, %f616, %f708;
setp.gt.s32	%p81, %r133, 1;
selp.f32	%f618, %f617, %f616, %p81;
add.f32 %f619, %f618, %f712;
setp.gt.s32	%p82, %r133, 2;
selp.f32	%f620, %f619, %f618, %p82;
add.f32 %f621, %f620, %f716;
setp.gt.s32	%p83, %r133, 3;
selp.f32	%f622, %f621, %f620, %p83;
add.f32 %f623, %f622, %f720;
setp.gt.s32	%p84, %r133, 4;
selp.f32	%f624, %f623, %f622, %p84;
add.f32 %f625, %f624, %f724;
setp.gt.s32	%p85, %r133, 5;
selp.f32	%f626, %f625, %f624, %p85;
add.f32 %f627, %f626, %f725;
setp.gt.s32	%p86, %r133, 6;
selp.f32	%f740, %f627, %f626, %p86;

BB184_83:
add.s64 %rd185, %rd185, 3584;
add.s32 %r132, %r132, 896;
setp.lt.s32	%p93, %r132, %r5;
mov.u16 %rs54, 1;
mov.u16 %rs53, %rs54;
@%p93 bra BB184_9;

BB184_84:
bar.sync 0;
@%p5 bra BB184_105;

ld.shared.u64 %rd21, [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8];
mov.u64 %rd191, %rd21;
mov.u64 %rd186, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd193, %rd186;
setp.eq.s64	%p95, %rd21, %rd193;
@%p95 bra BB184_89;

mov.u64 %rd192, %rd191;

BB184_87:
mov.u64 %rd188, %rd193;
mov.u64 %rd191, %rd192;
mov.u64 %rd192, %rd188;
ld.shared.u8 %rs38, [%rd186];
and.b16 %rs39, %rs38, 1;
setp.eq.b16	%p96, %rs39, 1;
not.pred %p97, %p96;
ld.shared.u64 %rd26, [%rd186];
setp.lt.u64	%p98, %rd26, 1024;
or.pred %p99, %p97, %p98;
@!%p99 bra BB184_89;
bra.uni BB184_88;

BB184_88:
shr.u64 %rd115, %rd26, 1;
add.s64 %rd116, %rd186, %rd115;
add.s64 %rd186, %rd116, 16;
add.s64 %rd117, %rd192, %rd115;
add.s64 %rd193, %rd117, 16;
setp.ne.s64	%p100, %rd193, %rd21;
mov.u64 %rd191, %rd192;
@%p100 bra BB184_87;

BB184_89:
setp.eq.s64	%p102, %rd191, %rd21;
mov.pred %p125, 0;
@%p102 bra BB184_91;

ld.u64 %rd119, [%rd191];
shr.u64 %rd120, %rd119, 1;
add.s64 %rd121, %rd191, %rd120;
add.s64 %rd197, %rd121, 16;
setp.ne.s64	%p125, %rd197, %rd21;

BB184_91:
@%p125 bra BB184_97;
bra.uni BB184_92;

BB184_97:
ld.u64 %rd37, [%rd197];
and.b64 %rd136, %rd37, -32;
setp.eq.s64	%p106, %rd136, 1024;
cvt.u16.u64	%rs55, %rd37;
@%p106 bra BB184_100;

add.s64 %rd38, %rd197, 16;
ld.u64 %rd137, [%rd197+528];
and.b64 %rd138, %rd137, 1;
add.s64 %rd139, %rd37, -1056;
and.b64 %rd140, %rd139, -2;
or.b64 %rd141, %rd138, %rd140;
st.u64 [%rd197+528], %rd141;
st.u64 [%rd197+536], %rd197;
cvt.u16.u64	%rs41, %rd139;
or.b16 %rs42, %rs41, 1;
and.b64 %rd142, %rd37, 1;
or.b64 %rd143, %rd142, 1024;
st.u64 [%rd197], %rd143;
st.u8 [%rd197+528], %rs42;
ld.u64 %rd144, [%rd197+528];
shr.u64 %rd39, %rd144, 1;
add.s64 %rd145, %rd39, %rd38;
add.s64 %rd146, %rd145, 528;
ld.shared.u64 %rd147, [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8];
setp.eq.s64	%p107, %rd146, %rd147;
cvt.u16.u64	%rs43, %rd37;
and.b16 %rs55, %rs43, 1;
@%p107 bra BB184_100;

add.s64 %rd148, %rd38, 512;
st.u64 [%rd145+536], %rd148;
ld.u8 %rs55, [%rd197];

BB184_100:
and.b16 %rs44, %rs55, 254;
st.u8 [%rd197], %rs44;
bra.uni BB184_101;

BB184_92:
mov.u64 %rd123, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd124, %rd123;
sub.s64 %rd125, %rd21, %rd124;
add.s64 %rd126, %rd125, 528;
ld.shared.u64 %rd127, [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+16];
setp.gt.u64	%p103, %rd126, %rd127;
mov.u64 %rd195, -1;
mov.u64 %rd196, %rd21;
@%p103 bra BB184_94;

add.s64 %rd32, %rd21, 528;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8], %rd32;
mov.u64 %rd195, %rd32;
mov.u64 %rd196, %rd32;

BB184_94:
mov.u64 %rd33, %rd196;
setp.eq.s64	%p104, %rd195, -1;
@%p104 bra BB184_96;

mov.u64 %rd128, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd129, %rd128;
sub.s64 %rd130, %rd21, %rd129;
add.s64 %rd131, %rd128, %rd130;
ld.shared.u64 %rd132, [%rd131];
and.b64 %rd133, %rd132, 1;
or.b64 %rd134, %rd133, 1024;
st.shared.u64 [%rd131], %rd134;
st.shared.u64 [%rd131+8], %rd191;
mov.u16 %rs40, 0;
st.shared.u8 [%rd131], %rs40;

BB184_96:
mov.u64 %rd197, %rd21;
setp.eq.s64	%p105, %rd21, %rd33;
mov.u64 %rd198, 0;
@%p105 bra BB184_102;

BB184_101:
add.s64 %rd198, %rd197, 16;

BB184_102:
mov.u64 %rd199, %rd198;
setp.ne.s64	%p108, %rd198, 0;
@%p108 bra BB184_104;

mov.u64 %rd150, 512;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd150;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd199, [retval0+0];


	}

BB184_104:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_201319_33_non_const_s_result], %rd199;

BB184_105:
bar.sync 0;
ld.shared.u64 %rd46, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_201319_33_non_const_s_result];
mul.wide.s32 %rd151, %r2, 4;
add.s64 %rd47, %rd46, %rd151;
setp.eq.s16	%p109, %rs54, 0;
@%p109 bra BB184_107;

st.f32 [%rd47], %f740;

BB184_107:
bar.sync 0;
mov.u32 %r126, 128;
min.s32 %r23, %r5, %r126;
setp.lt.s32	%p110, %r23, 2;
@%p110 bra BB184_112;

not.b32 %r24, %r2;
mov.u32 %r134, %r23;

BB184_109:
mov.u32 %r25, %r134;
shr.s32 %r26, %r25, 1;
setp.ge.s32	%p111, %r2, %r26;
@%p111 bra BB184_111;

add.s32 %r128, %r25, %r24;
mul.wide.s32 %rd152, %r128, 4;
add.s64 %rd153, %rd46, %rd152;
ld.f32 %f639, [%rd153];
ld.f32 %f640, [%rd47];
add.f32 %f641, %f640, %f639;
st.f32 [%rd47], %f641;

BB184_111:
bar.sync 0;
sub.s32 %r27, %r25, %r26;
setp.gt.s32	%p112, %r27, 1;
mov.u32 %r134, %r27;
@%p112 bra BB184_109;

BB184_112:
bar.sync 0;
setp.lt.s32	%p113, %r23, 1;
@%p113 bra BB184_114;

ld.f32 %f642, [%rd46];
add.f32 %f741, %f741, %f642;

BB184_114:
setp.eq.s32	%p3, %r2, 0;
bar.sync 0;
@!%p3 bra BB184_130;
bra.uni BB184_115;

BB184_115:

	{ 
.reg .pred p; 
isspacep.shared p, %rd46; 
selp.u32 %r130, 1, 0, p; 
} 


	setp.eq.s32	%p114, %r130, 0;
@%p114 bra BB184_129;

mov.u64 %rd155, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd156, %rd155;
sub.s64 %rd48, %rd46, %rd156;
setp.eq.s64	%p115, %rd46, 0;
@%p115 bra BB184_130;

add.s64 %rd157, %rd48, -16;
add.s64 %rd159, %rd155, %rd157;
add.s64 %rd50, %rd156, %rd157;
ld.shared.u8 %rs45, [%rd159];
or.b16 %rs46, %rs45, 1;
st.shared.u8 [%rd159], %rs46;
ld.shared.u64 %rd51, [%rd159+8];
setp.eq.s64	%p116, %rd51, 0;
mov.u64 %rd203, %rd50;
@%p116 bra BB184_123;

mov.u64 %rd52, %rd50;
ld.u8 %rs47, [%rd51];
and.b16 %rs48, %rs47, 1;
setp.eq.b16	%p117, %rs48, 1;
mov.u64 %rd203, %rd52;
@!%p117 bra BB184_123;
bra.uni BB184_119;

BB184_119:
ld.u64 %rd54, [%rd51];
shr.u64 %rd55, %rd54, 1;
add.s64 %rd56, %rd51, 16;
add.s64 %rd57, %rd56, %rd55;
ld.shared.u64 %rd161, [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8];
setp.eq.s64	%p118, %rd57, %rd161;
mov.u64 %rd203, %rd51;
@%p118 bra BB184_123;

ld.u8 %rs49, [%rd57];
and.b16 %rs50, %rs49, 1;
setp.eq.b16	%p119, %rs50, 1;
mov.u64 %rd200, %rd51;
mov.u64 %rd203, %rd200;
@!%p119 bra BB184_123;
bra.uni BB184_121;

BB184_121:
ld.u64 %rd162, [%rd57];
shr.u64 %rd163, %rd162, 1;
add.s64 %rd164, %rd163, %rd55;
add.s64 %rd165, %rd164, 16;
shl.b64 %rd166, %rd165, 1;
and.b64 %rd167, %rd54, 1;
or.b64 %rd168, %rd166, %rd167;
st.u64 [%rd51], %rd168;
and.b64 %rd58, %rd165, 9223372036854775807;
add.s64 %rd169, %rd56, %rd58;
ld.shared.u64 %rd170, [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8];
setp.eq.s64	%p120, %rd169, %rd170;
mov.u64 %rd201, %rd51;
mov.u64 %rd203, %rd201;
@%p120 bra BB184_123;

add.s64 %rd171, %rd58, %rd56;
st.u64 [%rd171+8], %rd51;
mov.u64 %rd203, %rd51;

BB184_123:
ld.u64 %rd61, [%rd203];
shr.u64 %rd62, %rd61, 1;
add.s64 %rd63, %rd203, 16;
add.s64 %rd64, %rd63, %rd62;
ld.shared.u64 %rd172, [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8];
setp.eq.s64	%p121, %rd64, %rd172;
@%p121 bra BB184_127;

ld.u8 %rs51, [%rd64];
and.b16 %rs52, %rs51, 1;
setp.eq.b16	%p122, %rs52, 1;
@!%p122 bra BB184_130;
bra.uni BB184_125;

BB184_125:
ld.u64 %rd173, [%rd64];
shr.u64 %rd174, %rd173, 1;
add.s64 %rd175, %rd174, %rd62;
add.s64 %rd176, %rd175, 16;
shl.b64 %rd177, %rd176, 1;
and.b64 %rd178, %rd61, 1;
or.b64 %rd179, %rd177, %rd178;
st.u64 [%rd203], %rd179;
and.b64 %rd65, %rd176, 9223372036854775807;
add.s64 %rd180, %rd63, %rd65;
ld.shared.u64 %rd181, [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8];
setp.eq.s64	%p123, %rd180, %rd181;
@%p123 bra BB184_130;

add.s64 %rd182, %rd65, %rd63;
st.u64 [%rd182+8], %rd203;
bra.uni BB184_130;

BB184_129:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd46;
call.uni 
free, 
(
param0
);


	}

BB184_130:
bar.sync 0;
@!%p3 bra BB184_132;
bra.uni BB184_131;

BB184_131:
st.global.f32 [%rd13], %f741;

BB184_132:
ret;

BB184_127:
setp.lt.u64	%p124, %rd64, %rd203;
@%p124 bra BB184_130;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8], %rd203;
bra.uni BB184_130;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<27>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB185_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+16], %rd12;

BB185_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB185_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 4;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 2;

BB185_4:
ld.global.f32 %f1, [%rd20];
st.global.f32 [%rd19], %f1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB185_4;

BB185_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .f32 %f<2>;
.reg .b32 %r<22>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEEPfNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIfEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB186_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+16], %rd19;

BB186_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 4;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB186_4;

BB186_3:
ld.global.f32 %f1, [%rd26];
st.global.f32 [%rd25], %f1;
shl.b64 %rd23, %rd4, 2;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB186_3;

BB186_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIfEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIfEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<19>;
.reg .f32 %f<10>;
.reg .b32 %r<27>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIfEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIfEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIfEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+80];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIfEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.f32 %f4, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIfEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+44];
ld.param.f32 %f3, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIfEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIfEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIfEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd11, _ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE;
cvta.shared.u64 %rd12, %rd11;
setp.eq.s64	%p2, %rd12, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB187_2;

cvt.s64.s32	%rd13, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE], %r24;
mov.u64 %rd14, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd15, %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8], %rd15;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+16], %rd13;

BB187_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB187_5;

cvta.to.global.u64 %rd16, %rd9;
cvta.to.global.u64 %rd17, %rd10;
mul.wide.u32 %rd18, %r26, 4;
add.s64 %rd21, %rd16, %rd18;
add.s64 %rd20, %rd17, %rd18;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 2;

BB187_4:
ld.global.f32 %f5, [%rd21];
setp.gt.f32	%p5, %f5, 0f00000000;
mul.f32 %f6, %f3, %f5;
mul.f32 %f7, %f4, %f6;
neg.f32 %f8, %f7;
selp.f32	%f9, %f8, 0f00000000, %p5;
st.global.f32 [%rd20], %f9;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p6, %r26, %r10;
@%p6 bra BB187_4;

BB187_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIfEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIfEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[88]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<11>;
.reg .f32 %f<10>;
.reg .b32 %r<22>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIfEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIfEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIfEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+80];
ld.param.u64 %rd17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIfEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.f32 %f4, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIfEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+44];
ld.param.f32 %f3, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIfEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIfEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIfEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIfEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd18, _ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE;
cvta.shared.u64 %rd19, %rd18;
setp.eq.s64	%p2, %rd19, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB188_2;

cvt.s64.s32	%rd20, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE], %r18;
mov.u64 %rd21, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd22, %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8], %rd22;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+16], %rd20;

BB188_2:
cvta.to.global.u64 %rd1, %rd15;
cvta.to.global.u64 %rd2, %rd16;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd23, %r21, 4;
add.s64 %rd27, %rd1, %rd23;
add.s64 %rd26, %rd2, %rd23;
setp.ge.s64	%p4, %rd25, %rd17;
@%p4 bra BB188_4;

BB188_3:
ld.global.f32 %f5, [%rd27];
setp.gt.f32	%p5, %f5, 0f00000000;
mul.f32 %f6, %f3, %f5;
mul.f32 %f7, %f4, %f6;
neg.f32 %f8, %f7;
selp.f32	%f9, %f8, 0f00000000, %p5;
st.global.f32 [%rd26], %f9;
shl.b64 %rd24, %rd4, 2;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p6, %rd25, %rd17;
@%p6 bra BB188_3;

BB188_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opId10kl_functorIddEEENS_12zip_iteratorINSG_INS_10device_ptrIdEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEdNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIdNS2_3tagESV_SV_EEEEdNS_4plusIdEESS_SS_SS_SS_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opId10kl_functorIddEEENS_12zip_iteratorINSG_INS_10device_ptrIdEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEdNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIdNS2_3tagESV_SV_EEEEdNS_4plusIdEESS_SS_SS_SS_EEEEEEEEvT0__param_0[128]
)
.maxntid 128, 1, 1
{
.reg .pred %p<142>;
.reg .b16 %rs<30>;
.reg .f32 %f<16>;
.reg .b32 %r<475>;
.reg .f64 %fd<1086>;
.reg .b64 %rd<220>;


mov.u64 %rd1, _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opId10kl_functorIddEEENS_12zip_iteratorINSG_INS_10device_ptrIdEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEdNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIdNS2_3tagESV_SV_EEEEdNS_4plusIdEESS_SS_SS_SS_EEEEEEEEvT0__param_0;
ld.param.u64 %rd80, [%rd1+24];
cvta.to.global.u64 %rd2, %rd80;
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %tid.x;
setp.ne.s32	%p5, %r2, 0;
mov.u64 %rd81, _ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE;
cvta.shared.u64 %rd82, %rd81;
setp.eq.s64	%p6, %rd82, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB189_2;

ld.param.s32 %rd83, [%rd1+112];
mov.u32 %r178, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE], %r178;
mov.u64 %rd84, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd85, %rd84;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8], %rd85;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+16], %rd83;

BB189_2:
ld.param.u64 %rd3, [%rd1+16];
ld.param.u64 %rd4, [%rd1+40];
ld.param.u64 %rd5, [%rd1+56];
ld.param.u64 %rd6, [%rd1+64];
ld.param.u64 %rd7, [%rd1+72];
ld.param.f64 %fd1085, [%rd1+88];
ld.param.u32 %r3, [%rd1+124];
add.s32 %r4, %r1, %r3;
bar.sync 0;
cvt.s64.s32	%rd8, %r4;
mul.lo.s64 %rd86, %rd8, %rd5;
min.s64 %rd9, %rd7, %rd8;
add.s64 %rd10, %rd9, %rd86;
setp.lt.s64	%p8, %rd8, %rd7;
selp.u64	%rd87, 1, 0, %p8;
add.s64 %rd88, %rd87, %rd5;
add.s64 %rd89, %rd88, %rd10;
mul.lo.s64 %rd90, %rd89, %rd6;
min.s64 %rd11, %rd90, %rd4;
setp.eq.s32	%p9, %r4, 0;
mov.u64 %rd200, %rd11;
@%p9 bra BB189_12;

cvta.to.global.u64 %rd91, %rd3;
add.s64 %rd12, %rd11, -1;
shl.b64 %rd92, %rd11, 3;
add.s64 %rd93, %rd92, -8;
add.s64 %rd13, %rd91, %rd93;
add.s64 %rd94, %rd2, %rd93;
ld.global.f64 %fd2, [%rd94];
mov.f64 %fd1085, 0d0000000000000000;
setp.leu.f64	%p10, %fd2, 0d0000000000000000;
mov.u64 %rd200, %rd12;
@%p10 bra BB189_12;

ld.global.f64 %fd3, [%rd13];
{
.reg .b32 %temp; 
mov.b64 {%temp, %r412}, %fd2;
}
{
.reg .b32 %temp; 
mov.b64 {%r413, %temp}, %fd2;
}
mov.u32 %r414, -1023;
setp.gt.s32	%p11, %r412, 1048575;
mov.f64 %fd957, %fd2;
@%p11 bra BB189_6;

mul.f64 %fd4, %fd2, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r412}, %fd4;
}
{
.reg .b32 %temp; 
mov.b64 {%r413, %temp}, %fd4;
}
mov.u32 %r414, -1077;
mov.f64 %fd957, %fd4;

BB189_6:
mov.f64 %fd5, %fd957;
add.s32 %r181, %r412, -1;
setp.lt.u32	%p12, %r181, 2146435071;
@%p12 bra BB189_8;
bra.uni BB189_7;

BB189_8:
shr.u32 %r183, %r412, 20;
add.s32 %r415, %r414, %r183;
and.b32 %r184, %r412, -2146435073;
or.b32 %r185, %r184, 1072693248;
mov.b64 %fd958, {%r413, %r185};
setp.lt.s32	%p14, %r185, 1073127583;
@%p14 bra BB189_10;

{
.reg .b32 %temp; 
mov.b64 {%r186, %temp}, %fd958;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r187}, %fd958;
}
add.s32 %r188, %r187, -1048576;
mov.b64 %fd958, {%r186, %r188};
add.s32 %r415, %r415, 1;

BB189_10:
add.f64 %fd211, %fd958, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd210,%fd211;

	neg.f64 %fd212, %fd211;
mov.f64 %fd213, 0d3FF0000000000000;
fma.rn.f64 %fd214, %fd212, %fd210, %fd213;
fma.rn.f64 %fd215, %fd214, %fd214, %fd214;
fma.rn.f64 %fd216, %fd215, %fd210, %fd210;
add.f64 %fd217, %fd958, 0dBFF0000000000000;
mul.f64 %fd218, %fd217, %fd216;
fma.rn.f64 %fd219, %fd217, %fd216, %fd218;
mul.f64 %fd220, %fd219, %fd219;
mov.f64 %fd221, 0d3ED0EE258B7A8B04;
mov.f64 %fd222, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd223, %fd222, %fd220, %fd221;
mov.f64 %fd224, 0d3EF3B2669F02676F;
fma.rn.f64 %fd225, %fd223, %fd220, %fd224;
mov.f64 %fd226, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd227, %fd225, %fd220, %fd226;
mov.f64 %fd228, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd229, %fd227, %fd220, %fd228;
mov.f64 %fd230, 0d3F624924923BE72D;
fma.rn.f64 %fd231, %fd229, %fd220, %fd230;
mov.f64 %fd232, 0d3F8999999999A3C4;
fma.rn.f64 %fd233, %fd231, %fd220, %fd232;
mov.f64 %fd234, 0d3FB5555555555554;
fma.rn.f64 %fd235, %fd233, %fd220, %fd234;
sub.f64 %fd236, %fd217, %fd219;
add.f64 %fd237, %fd236, %fd236;
neg.f64 %fd238, %fd219;
fma.rn.f64 %fd239, %fd238, %fd217, %fd237;
mul.f64 %fd240, %fd216, %fd239;
mul.f64 %fd241, %fd220, %fd235;
fma.rn.f64 %fd242, %fd241, %fd219, %fd240;
xor.b32 %r189, %r415, -2147483648;
mov.u32 %r190, 1127219200;
mov.b64 %fd243, {%r189, %r190};
mov.u32 %r191, -2147483648;
mov.b64 %fd244, {%r191, %r190};
sub.f64 %fd245, %fd243, %fd244;
mov.f64 %fd246, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd247, %fd245, %fd246, %fd219;
neg.f64 %fd248, %fd245;
fma.rn.f64 %fd249, %fd248, %fd246, %fd247;
sub.f64 %fd250, %fd249, %fd219;
sub.f64 %fd251, %fd242, %fd250;
mov.f64 %fd252, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd253, %fd245, %fd252, %fd251;
add.f64 %fd959, %fd247, %fd253;
bra.uni BB189_11;

BB189_7:
mov.f64 %fd208, 0d7FF0000000000000;
fma.rn.f64 %fd209, %fd5, %fd208, %fd208;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r182}, %fd5;
}
mov.b32 %f1, %r182;
setp.eq.f32	%p13, %f1, 0f00000000;
selp.f64	%fd959, 0dFFF0000000000000, %fd209, %p13;

BB189_11:
sub.f64 %fd254, %fd959, %fd3;
mul.f64 %fd1085, %fd2, %fd254;
mov.u64 %rd200, %rd12;

BB189_12:
mul.lo.s64 %rd97, %rd10, %rd6;
shl.b64 %rd98, %rd97, 3;
add.s64 %rd99, %rd3, %rd98;
shl.b64 %rd101, %rd200, 3;
add.s64 %rd16, %rd3, %rd101;
sub.s64 %rd102, %rd99, %rd16;
shr.u64 %rd103, %rd102, 3;
neg.s64 %rd104, %rd103;
cvt.u32.u64	%r15, %rd104;
mov.u16 %rs28, 0;
setp.lt.s32	%p15, %r15, 1;
@%p15 bra BB189_159;

mov.u64 %rd198, _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opId10kl_functorIddEEENS_12zip_iteratorINSG_INS_10device_ptrIdEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEdNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIdNS2_3tagESV_SV_EEEEdNS_4plusIdEESS_SS_SS_SS_EEEEEEEEvT0__param_0;
ld.param.u32 %r411, [%rd198+124];
ld.param.u64 %rd197, [%rd198+56];
mov.u32 %r410, %ctaid.x;
add.s32 %r193, %r411, %r410;
cvt.s64.s32	%rd105, %r193;
mul.lo.s64 %rd106, %rd197, %rd105;
add.s64 %rd107, %rd9, %rd106;
mul.lo.s64 %rd108, %rd6, %rd107;
shl.b64 %rd201, %rd108, 3;
mul.wide.s32 %rd109, %r2, 8;
add.s64 %rd18, %rd2, %rd109;
mov.u16 %rs27, 0;
mov.u32 %r416, 0;

BB189_14:
mov.f64 %fd1058, %fd1057;
mov.f64 %fd1053, %fd1056;
mov.f64 %fd1049, %fd1052;
mov.f64 %fd1045, %fd1048;
mov.f64 %fd1041, %fd1044;
mov.f64 %fd1037, %fd1040;
mov.f64 %fd1034, %fd1036;
cvta.to.global.u64 %rd110, %rd3;
add.s64 %rd112, %rd110, %rd109;
add.s64 %rd113, %rd3, %rd201;
sub.s64 %rd114, %rd113, %rd16;
shr.u64 %rd115, %rd114, 3;
neg.s64 %rd116, %rd115;
cvt.u32.u64	%r195, %rd116;
setp.lt.s32	%p16, %r195, 896;
mov.u32 %r196, 896;
min.s32 %r17, %r195, %r196;
add.s64 %rd20, %rd112, %rd201;
add.s64 %rd21, %rd18, %rd201;
@%p16 bra BB189_78;
bra.uni BB189_15;

BB189_78:
mov.u32 %r473, 0;
setp.ge.s32	%p52, %r2, %r17;
@%p52 bra BB189_88;

ld.global.f64 %fd105, [%rd21];
mov.u32 %r473, 1;
mov.f64 %fd1034, 0d0000000000000000;
setp.leu.f64	%p53, %fd105, 0d0000000000000000;
@%p53 bra BB189_88;

ld.global.f64 %fd106, [%rd20];
{
.reg .b32 %temp; 
mov.b64 {%temp, %r445}, %fd105;
}
{
.reg .b32 %temp; 
mov.b64 {%r446, %temp}, %fd105;
}
mov.u32 %r447, -1023;
setp.gt.s32	%p54, %r445, 1048575;
mov.f64 %fd981, %fd105;
@%p54 bra BB189_82;

mul.f64 %fd107, %fd105, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r445}, %fd107;
}
{
.reg .b32 %temp; 
mov.b64 {%r446, %temp}, %fd107;
}
mov.u32 %r447, -1077;
mov.f64 %fd981, %fd107;

BB189_82:
mov.f64 %fd108, %fd981;
add.s32 %r295, %r445, -1;
setp.lt.u32	%p55, %r295, 2146435071;
@%p55 bra BB189_84;
bra.uni BB189_83;

BB189_84:
shr.u32 %r297, %r445, 20;
add.s32 %r448, %r447, %r297;
and.b32 %r298, %r445, -2146435073;
or.b32 %r299, %r298, 1072693248;
mov.b64 %fd982, {%r446, %r299};
setp.lt.s32	%p57, %r299, 1073127583;
@%p57 bra BB189_86;

{
.reg .b32 %temp; 
mov.b64 {%r300, %temp}, %fd982;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r301}, %fd982;
}
add.s32 %r302, %r301, -1048576;
mov.b64 %fd982, {%r300, %r302};
add.s32 %r448, %r448, 1;

BB189_86:
add.f64 %fd597, %fd982, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd596,%fd597;

	neg.f64 %fd598, %fd597;
mov.f64 %fd599, 0d3FF0000000000000;
fma.rn.f64 %fd600, %fd598, %fd596, %fd599;
fma.rn.f64 %fd601, %fd600, %fd600, %fd600;
fma.rn.f64 %fd602, %fd601, %fd596, %fd596;
add.f64 %fd603, %fd982, 0dBFF0000000000000;
mul.f64 %fd604, %fd603, %fd602;
fma.rn.f64 %fd605, %fd603, %fd602, %fd604;
mul.f64 %fd606, %fd605, %fd605;
mov.f64 %fd607, 0d3ED0EE258B7A8B04;
mov.f64 %fd608, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd609, %fd608, %fd606, %fd607;
mov.f64 %fd610, 0d3EF3B2669F02676F;
fma.rn.f64 %fd611, %fd609, %fd606, %fd610;
mov.f64 %fd612, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd613, %fd611, %fd606, %fd612;
mov.f64 %fd614, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd615, %fd613, %fd606, %fd614;
mov.f64 %fd616, 0d3F624924923BE72D;
fma.rn.f64 %fd617, %fd615, %fd606, %fd616;
mov.f64 %fd618, 0d3F8999999999A3C4;
fma.rn.f64 %fd619, %fd617, %fd606, %fd618;
mov.f64 %fd620, 0d3FB5555555555554;
fma.rn.f64 %fd621, %fd619, %fd606, %fd620;
sub.f64 %fd622, %fd603, %fd605;
add.f64 %fd623, %fd622, %fd622;
neg.f64 %fd624, %fd605;
fma.rn.f64 %fd625, %fd624, %fd603, %fd623;
mul.f64 %fd626, %fd602, %fd625;
mul.f64 %fd627, %fd606, %fd621;
fma.rn.f64 %fd628, %fd627, %fd605, %fd626;
xor.b32 %r303, %r448, -2147483648;
mov.u32 %r304, 1127219200;
mov.b64 %fd629, {%r303, %r304};
mov.u32 %r305, -2147483648;
mov.b64 %fd630, {%r305, %r304};
sub.f64 %fd631, %fd629, %fd630;
mov.f64 %fd632, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd633, %fd631, %fd632, %fd605;
neg.f64 %fd634, %fd631;
fma.rn.f64 %fd635, %fd634, %fd632, %fd633;
sub.f64 %fd636, %fd635, %fd605;
sub.f64 %fd637, %fd628, %fd636;
mov.f64 %fd638, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd639, %fd631, %fd638, %fd637;
add.f64 %fd983, %fd633, %fd639;
bra.uni BB189_87;

BB189_15:
ld.global.f64 %fd22, [%rd21];
mov.f64 %fd257, 0d0000000000000000;
setp.leu.f64	%p17, %fd22, 0d0000000000000000;
mov.f64 %fd1065, %fd257;
@%p17 bra BB189_24;

ld.global.f64 %fd23, [%rd20];
{
.reg .b32 %temp; 
mov.b64 {%temp, %r417}, %fd22;
}
{
.reg .b32 %temp; 
mov.b64 {%r418, %temp}, %fd22;
}
mov.u32 %r419, -1023;
setp.gt.s32	%p18, %r417, 1048575;
mov.f64 %fd960, %fd22;
@%p18 bra BB189_18;

mul.f64 %fd24, %fd22, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r417}, %fd24;
}
{
.reg .b32 %temp; 
mov.b64 {%r418, %temp}, %fd24;
}
mov.u32 %r419, -1077;
mov.f64 %fd960, %fd24;

BB189_18:
mov.f64 %fd25, %fd960;
add.s32 %r199, %r417, -1;
setp.lt.u32	%p19, %r199, 2146435071;
@%p19 bra BB189_20;
bra.uni BB189_19;

BB189_20:
shr.u32 %r201, %r417, 20;
add.s32 %r420, %r419, %r201;
and.b32 %r202, %r417, -2146435073;
or.b32 %r203, %r202, 1072693248;
mov.b64 %fd961, {%r418, %r203};
setp.lt.s32	%p21, %r203, 1073127583;
@%p21 bra BB189_22;

{
.reg .b32 %temp; 
mov.b64 {%r204, %temp}, %fd961;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r205}, %fd961;
}
add.s32 %r206, %r205, -1048576;
mov.b64 %fd961, {%r204, %r206};
add.s32 %r420, %r420, 1;

BB189_22:
add.f64 %fd261, %fd961, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd260,%fd261;

	neg.f64 %fd262, %fd261;
mov.f64 %fd263, 0d3FF0000000000000;
fma.rn.f64 %fd264, %fd262, %fd260, %fd263;
fma.rn.f64 %fd265, %fd264, %fd264, %fd264;
fma.rn.f64 %fd266, %fd265, %fd260, %fd260;
add.f64 %fd267, %fd961, 0dBFF0000000000000;
mul.f64 %fd268, %fd267, %fd266;
fma.rn.f64 %fd269, %fd267, %fd266, %fd268;
mul.f64 %fd270, %fd269, %fd269;
mov.f64 %fd271, 0d3ED0EE258B7A8B04;
mov.f64 %fd272, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd273, %fd272, %fd270, %fd271;
mov.f64 %fd274, 0d3EF3B2669F02676F;
fma.rn.f64 %fd275, %fd273, %fd270, %fd274;
mov.f64 %fd276, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd277, %fd275, %fd270, %fd276;
mov.f64 %fd278, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd279, %fd277, %fd270, %fd278;
mov.f64 %fd280, 0d3F624924923BE72D;
fma.rn.f64 %fd281, %fd279, %fd270, %fd280;
mov.f64 %fd282, 0d3F8999999999A3C4;
fma.rn.f64 %fd283, %fd281, %fd270, %fd282;
mov.f64 %fd284, 0d3FB5555555555554;
fma.rn.f64 %fd285, %fd283, %fd270, %fd284;
sub.f64 %fd286, %fd267, %fd269;
add.f64 %fd287, %fd286, %fd286;
neg.f64 %fd288, %fd269;
fma.rn.f64 %fd289, %fd288, %fd267, %fd287;
mul.f64 %fd290, %fd266, %fd289;
mul.f64 %fd291, %fd270, %fd285;
fma.rn.f64 %fd292, %fd291, %fd269, %fd290;
xor.b32 %r207, %r420, -2147483648;
mov.u32 %r208, 1127219200;
mov.b64 %fd293, {%r207, %r208};
mov.u32 %r209, -2147483648;
mov.b64 %fd294, {%r209, %r208};
sub.f64 %fd295, %fd293, %fd294;
mov.f64 %fd296, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd297, %fd295, %fd296, %fd269;
neg.f64 %fd298, %fd295;
fma.rn.f64 %fd299, %fd298, %fd296, %fd297;
sub.f64 %fd300, %fd299, %fd269;
sub.f64 %fd301, %fd292, %fd300;
mov.f64 %fd302, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd303, %fd295, %fd302, %fd301;
add.f64 %fd962, %fd297, %fd303;
bra.uni BB189_23;

BB189_19:
mov.f64 %fd258, 0d7FF0000000000000;
fma.rn.f64 %fd259, %fd25, %fd258, %fd258;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r200}, %fd25;
}
mov.b32 %f2, %r200;
setp.eq.f32	%p20, %f2, 0f00000000;
selp.f64	%fd962, 0dFFF0000000000000, %fd259, %p20;

BB189_23:
sub.f64 %fd304, %fd962, %fd23;
mul.f64 %fd32, %fd22, %fd304;
mov.f64 %fd1065, %fd32;

BB189_24:
mov.f64 %fd990, %fd1065;
mov.f64 %fd1035, %fd990;
add.s64 %rd22, %rd20, 1024;
ld.global.f64 %fd34, [%rd21+1024];
setp.leu.f64	%p22, %fd34, 0d0000000000000000;
mov.f64 %fd1064, %fd257;
@%p22 bra BB189_33;

ld.global.f64 %fd35, [%rd22];
{
.reg .b32 %temp; 
mov.b64 {%temp, %r421}, %fd34;
}
{
.reg .b32 %temp; 
mov.b64 {%r422, %temp}, %fd34;
}
mov.u32 %r423, -1023;
setp.gt.s32	%p23, %r421, 1048575;
mov.f64 %fd963, %fd34;
@%p23 bra BB189_27;

mul.f64 %fd36, %fd34, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r421}, %fd36;
}
{
.reg .b32 %temp; 
mov.b64 {%r422, %temp}, %fd36;
}
mov.u32 %r423, -1077;
mov.f64 %fd963, %fd36;

BB189_27:
mov.f64 %fd37, %fd963;
add.s32 %r212, %r421, -1;
setp.lt.u32	%p24, %r212, 2146435071;
@%p24 bra BB189_29;
bra.uni BB189_28;

BB189_29:
shr.u32 %r214, %r421, 20;
add.s32 %r424, %r423, %r214;
and.b32 %r215, %r421, -2146435073;
or.b32 %r216, %r215, 1072693248;
mov.b64 %fd964, {%r422, %r216};
setp.lt.s32	%p26, %r216, 1073127583;
@%p26 bra BB189_31;

{
.reg .b32 %temp; 
mov.b64 {%r217, %temp}, %fd964;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r218}, %fd964;
}
add.s32 %r219, %r218, -1048576;
mov.b64 %fd964, {%r217, %r219};
add.s32 %r424, %r424, 1;

BB189_31:
add.f64 %fd309, %fd964, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd308,%fd309;

	neg.f64 %fd310, %fd309;
mov.f64 %fd311, 0d3FF0000000000000;
fma.rn.f64 %fd312, %fd310, %fd308, %fd311;
fma.rn.f64 %fd313, %fd312, %fd312, %fd312;
fma.rn.f64 %fd314, %fd313, %fd308, %fd308;
add.f64 %fd315, %fd964, 0dBFF0000000000000;
mul.f64 %fd316, %fd315, %fd314;
fma.rn.f64 %fd317, %fd315, %fd314, %fd316;
mul.f64 %fd318, %fd317, %fd317;
mov.f64 %fd319, 0d3ED0EE258B7A8B04;
mov.f64 %fd320, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd321, %fd320, %fd318, %fd319;
mov.f64 %fd322, 0d3EF3B2669F02676F;
fma.rn.f64 %fd323, %fd321, %fd318, %fd322;
mov.f64 %fd324, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd325, %fd323, %fd318, %fd324;
mov.f64 %fd326, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd327, %fd325, %fd318, %fd326;
mov.f64 %fd328, 0d3F624924923BE72D;
fma.rn.f64 %fd329, %fd327, %fd318, %fd328;
mov.f64 %fd330, 0d3F8999999999A3C4;
fma.rn.f64 %fd331, %fd329, %fd318, %fd330;
mov.f64 %fd332, 0d3FB5555555555554;
fma.rn.f64 %fd333, %fd331, %fd318, %fd332;
sub.f64 %fd334, %fd315, %fd317;
add.f64 %fd335, %fd334, %fd334;
neg.f64 %fd336, %fd317;
fma.rn.f64 %fd337, %fd336, %fd315, %fd335;
mul.f64 %fd338, %fd314, %fd337;
mul.f64 %fd339, %fd318, %fd333;
fma.rn.f64 %fd340, %fd339, %fd317, %fd338;
xor.b32 %r220, %r424, -2147483648;
mov.u32 %r221, 1127219200;
mov.b64 %fd341, {%r220, %r221};
mov.u32 %r222, -2147483648;
mov.b64 %fd342, {%r222, %r221};
sub.f64 %fd343, %fd341, %fd342;
mov.f64 %fd344, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd345, %fd343, %fd344, %fd317;
neg.f64 %fd346, %fd343;
fma.rn.f64 %fd347, %fd346, %fd344, %fd345;
sub.f64 %fd348, %fd347, %fd317;
sub.f64 %fd349, %fd340, %fd348;
mov.f64 %fd350, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd351, %fd343, %fd350, %fd349;
add.f64 %fd965, %fd345, %fd351;
bra.uni BB189_32;

BB189_28:
mov.f64 %fd306, 0d7FF0000000000000;
fma.rn.f64 %fd307, %fd37, %fd306, %fd306;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r213}, %fd37;
}
mov.b32 %f3, %r213;
setp.eq.f32	%p25, %f3, 0f00000000;
selp.f64	%fd965, 0dFFF0000000000000, %fd307, %p25;

BB189_32:
sub.f64 %fd352, %fd965, %fd35;
mul.f64 %fd1064, %fd34, %fd352;

BB189_33:
mov.f64 %fd1038, %fd1064;
add.s64 %rd23, %rd20, 2048;
ld.global.f64 %fd46, [%rd21+2048];
setp.leu.f64	%p27, %fd46, 0d0000000000000000;
mov.f64 %fd1063, %fd257;
@%p27 bra BB189_42;

ld.global.f64 %fd47, [%rd23];
{
.reg .b32 %temp; 
mov.b64 {%temp, %r425}, %fd46;
}
{
.reg .b32 %temp; 
mov.b64 {%r426, %temp}, %fd46;
}
mov.u32 %r427, -1023;
setp.gt.s32	%p28, %r425, 1048575;
mov.f64 %fd966, %fd46;
@%p28 bra BB189_36;

mul.f64 %fd48, %fd46, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r425}, %fd48;
}
{
.reg .b32 %temp; 
mov.b64 {%r426, %temp}, %fd48;
}
mov.u32 %r427, -1077;
mov.f64 %fd966, %fd48;

BB189_36:
mov.f64 %fd49, %fd966;
add.s32 %r225, %r425, -1;
setp.lt.u32	%p29, %r225, 2146435071;
@%p29 bra BB189_38;
bra.uni BB189_37;

BB189_38:
shr.u32 %r227, %r425, 20;
add.s32 %r428, %r427, %r227;
and.b32 %r228, %r425, -2146435073;
or.b32 %r229, %r228, 1072693248;
mov.b64 %fd967, {%r426, %r229};
setp.lt.s32	%p31, %r229, 1073127583;
@%p31 bra BB189_40;

{
.reg .b32 %temp; 
mov.b64 {%r230, %temp}, %fd967;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r231}, %fd967;
}
add.s32 %r232, %r231, -1048576;
mov.b64 %fd967, {%r230, %r232};
add.s32 %r428, %r428, 1;

BB189_40:
add.f64 %fd357, %fd967, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd356,%fd357;

	neg.f64 %fd358, %fd357;
mov.f64 %fd359, 0d3FF0000000000000;
fma.rn.f64 %fd360, %fd358, %fd356, %fd359;
fma.rn.f64 %fd361, %fd360, %fd360, %fd360;
fma.rn.f64 %fd362, %fd361, %fd356, %fd356;
add.f64 %fd363, %fd967, 0dBFF0000000000000;
mul.f64 %fd364, %fd363, %fd362;
fma.rn.f64 %fd365, %fd363, %fd362, %fd364;
mul.f64 %fd366, %fd365, %fd365;
mov.f64 %fd367, 0d3ED0EE258B7A8B04;
mov.f64 %fd368, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd369, %fd368, %fd366, %fd367;
mov.f64 %fd370, 0d3EF3B2669F02676F;
fma.rn.f64 %fd371, %fd369, %fd366, %fd370;
mov.f64 %fd372, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd373, %fd371, %fd366, %fd372;
mov.f64 %fd374, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd375, %fd373, %fd366, %fd374;
mov.f64 %fd376, 0d3F624924923BE72D;
fma.rn.f64 %fd377, %fd375, %fd366, %fd376;
mov.f64 %fd378, 0d3F8999999999A3C4;
fma.rn.f64 %fd379, %fd377, %fd366, %fd378;
mov.f64 %fd380, 0d3FB5555555555554;
fma.rn.f64 %fd381, %fd379, %fd366, %fd380;
sub.f64 %fd382, %fd363, %fd365;
add.f64 %fd383, %fd382, %fd382;
neg.f64 %fd384, %fd365;
fma.rn.f64 %fd385, %fd384, %fd363, %fd383;
mul.f64 %fd386, %fd362, %fd385;
mul.f64 %fd387, %fd366, %fd381;
fma.rn.f64 %fd388, %fd387, %fd365, %fd386;
xor.b32 %r233, %r428, -2147483648;
mov.u32 %r234, 1127219200;
mov.b64 %fd389, {%r233, %r234};
mov.u32 %r235, -2147483648;
mov.b64 %fd390, {%r235, %r234};
sub.f64 %fd391, %fd389, %fd390;
mov.f64 %fd392, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd393, %fd391, %fd392, %fd365;
neg.f64 %fd394, %fd391;
fma.rn.f64 %fd395, %fd394, %fd392, %fd393;
sub.f64 %fd396, %fd395, %fd365;
sub.f64 %fd397, %fd388, %fd396;
mov.f64 %fd398, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd399, %fd391, %fd398, %fd397;
add.f64 %fd968, %fd393, %fd399;
bra.uni BB189_41;

BB189_37:
mov.f64 %fd354, 0d7FF0000000000000;
fma.rn.f64 %fd355, %fd49, %fd354, %fd354;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r226}, %fd49;
}
mov.b32 %f4, %r226;
setp.eq.f32	%p30, %f4, 0f00000000;
selp.f64	%fd968, 0dFFF0000000000000, %fd355, %p30;

BB189_41:
sub.f64 %fd400, %fd968, %fd47;
mul.f64 %fd1063, %fd46, %fd400;

BB189_42:
mov.f64 %fd1042, %fd1063;
add.s64 %rd24, %rd20, 3072;
ld.global.f64 %fd58, [%rd21+3072];
setp.leu.f64	%p32, %fd58, 0d0000000000000000;
mov.f64 %fd1062, %fd257;
@%p32 bra BB189_51;

ld.global.f64 %fd59, [%rd24];
{
.reg .b32 %temp; 
mov.b64 {%temp, %r429}, %fd58;
}
{
.reg .b32 %temp; 
mov.b64 {%r430, %temp}, %fd58;
}
mov.u32 %r431, -1023;
setp.gt.s32	%p33, %r429, 1048575;
mov.f64 %fd969, %fd58;
@%p33 bra BB189_45;

mul.f64 %fd60, %fd58, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r429}, %fd60;
}
{
.reg .b32 %temp; 
mov.b64 {%r430, %temp}, %fd60;
}
mov.u32 %r431, -1077;
mov.f64 %fd969, %fd60;

BB189_45:
mov.f64 %fd61, %fd969;
add.s32 %r238, %r429, -1;
setp.lt.u32	%p34, %r238, 2146435071;
@%p34 bra BB189_47;
bra.uni BB189_46;

BB189_47:
shr.u32 %r240, %r429, 20;
add.s32 %r432, %r431, %r240;
and.b32 %r241, %r429, -2146435073;
or.b32 %r242, %r241, 1072693248;
mov.b64 %fd970, {%r430, %r242};
setp.lt.s32	%p36, %r242, 1073127583;
@%p36 bra BB189_49;

{
.reg .b32 %temp; 
mov.b64 {%r243, %temp}, %fd970;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r244}, %fd970;
}
add.s32 %r245, %r244, -1048576;
mov.b64 %fd970, {%r243, %r245};
add.s32 %r432, %r432, 1;

BB189_49:
add.f64 %fd405, %fd970, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd404,%fd405;

	neg.f64 %fd406, %fd405;
mov.f64 %fd407, 0d3FF0000000000000;
fma.rn.f64 %fd408, %fd406, %fd404, %fd407;
fma.rn.f64 %fd409, %fd408, %fd408, %fd408;
fma.rn.f64 %fd410, %fd409, %fd404, %fd404;
add.f64 %fd411, %fd970, 0dBFF0000000000000;
mul.f64 %fd412, %fd411, %fd410;
fma.rn.f64 %fd413, %fd411, %fd410, %fd412;
mul.f64 %fd414, %fd413, %fd413;
mov.f64 %fd415, 0d3ED0EE258B7A8B04;
mov.f64 %fd416, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd417, %fd416, %fd414, %fd415;
mov.f64 %fd418, 0d3EF3B2669F02676F;
fma.rn.f64 %fd419, %fd417, %fd414, %fd418;
mov.f64 %fd420, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd421, %fd419, %fd414, %fd420;
mov.f64 %fd422, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd423, %fd421, %fd414, %fd422;
mov.f64 %fd424, 0d3F624924923BE72D;
fma.rn.f64 %fd425, %fd423, %fd414, %fd424;
mov.f64 %fd426, 0d3F8999999999A3C4;
fma.rn.f64 %fd427, %fd425, %fd414, %fd426;
mov.f64 %fd428, 0d3FB5555555555554;
fma.rn.f64 %fd429, %fd427, %fd414, %fd428;
sub.f64 %fd430, %fd411, %fd413;
add.f64 %fd431, %fd430, %fd430;
neg.f64 %fd432, %fd413;
fma.rn.f64 %fd433, %fd432, %fd411, %fd431;
mul.f64 %fd434, %fd410, %fd433;
mul.f64 %fd435, %fd414, %fd429;
fma.rn.f64 %fd436, %fd435, %fd413, %fd434;
xor.b32 %r246, %r432, -2147483648;
mov.u32 %r247, 1127219200;
mov.b64 %fd437, {%r246, %r247};
mov.u32 %r248, -2147483648;
mov.b64 %fd438, {%r248, %r247};
sub.f64 %fd439, %fd437, %fd438;
mov.f64 %fd440, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd441, %fd439, %fd440, %fd413;
neg.f64 %fd442, %fd439;
fma.rn.f64 %fd443, %fd442, %fd440, %fd441;
sub.f64 %fd444, %fd443, %fd413;
sub.f64 %fd445, %fd436, %fd444;
mov.f64 %fd446, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd447, %fd439, %fd446, %fd445;
add.f64 %fd971, %fd441, %fd447;
bra.uni BB189_50;

BB189_46:
mov.f64 %fd402, 0d7FF0000000000000;
fma.rn.f64 %fd403, %fd61, %fd402, %fd402;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r239}, %fd61;
}
mov.b32 %f5, %r239;
setp.eq.f32	%p35, %f5, 0f00000000;
selp.f64	%fd971, 0dFFF0000000000000, %fd403, %p35;

BB189_50:
sub.f64 %fd448, %fd971, %fd59;
mul.f64 %fd1062, %fd58, %fd448;

BB189_51:
mov.f64 %fd1046, %fd1062;
add.s64 %rd25, %rd20, 4096;
ld.global.f64 %fd70, [%rd21+4096];
setp.leu.f64	%p37, %fd70, 0d0000000000000000;
mov.f64 %fd1061, %fd257;
@%p37 bra BB189_60;

ld.global.f64 %fd71, [%rd25];
{
.reg .b32 %temp; 
mov.b64 {%temp, %r433}, %fd70;
}
{
.reg .b32 %temp; 
mov.b64 {%r434, %temp}, %fd70;
}
mov.u32 %r435, -1023;
setp.gt.s32	%p38, %r433, 1048575;
mov.f64 %fd972, %fd70;
@%p38 bra BB189_54;

mul.f64 %fd72, %fd70, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r433}, %fd72;
}
{
.reg .b32 %temp; 
mov.b64 {%r434, %temp}, %fd72;
}
mov.u32 %r435, -1077;
mov.f64 %fd972, %fd72;

BB189_54:
mov.f64 %fd73, %fd972;
add.s32 %r251, %r433, -1;
setp.lt.u32	%p39, %r251, 2146435071;
@%p39 bra BB189_56;
bra.uni BB189_55;

BB189_56:
shr.u32 %r253, %r433, 20;
add.s32 %r436, %r435, %r253;
and.b32 %r254, %r433, -2146435073;
or.b32 %r255, %r254, 1072693248;
mov.b64 %fd973, {%r434, %r255};
setp.lt.s32	%p41, %r255, 1073127583;
@%p41 bra BB189_58;

{
.reg .b32 %temp; 
mov.b64 {%r256, %temp}, %fd973;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r257}, %fd973;
}
add.s32 %r258, %r257, -1048576;
mov.b64 %fd973, {%r256, %r258};
add.s32 %r436, %r436, 1;

BB189_58:
add.f64 %fd453, %fd973, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd452,%fd453;

	neg.f64 %fd454, %fd453;
mov.f64 %fd455, 0d3FF0000000000000;
fma.rn.f64 %fd456, %fd454, %fd452, %fd455;
fma.rn.f64 %fd457, %fd456, %fd456, %fd456;
fma.rn.f64 %fd458, %fd457, %fd452, %fd452;
add.f64 %fd459, %fd973, 0dBFF0000000000000;
mul.f64 %fd460, %fd459, %fd458;
fma.rn.f64 %fd461, %fd459, %fd458, %fd460;
mul.f64 %fd462, %fd461, %fd461;
mov.f64 %fd463, 0d3ED0EE258B7A8B04;
mov.f64 %fd464, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd465, %fd464, %fd462, %fd463;
mov.f64 %fd466, 0d3EF3B2669F02676F;
fma.rn.f64 %fd467, %fd465, %fd462, %fd466;
mov.f64 %fd468, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd469, %fd467, %fd462, %fd468;
mov.f64 %fd470, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd471, %fd469, %fd462, %fd470;
mov.f64 %fd472, 0d3F624924923BE72D;
fma.rn.f64 %fd473, %fd471, %fd462, %fd472;
mov.f64 %fd474, 0d3F8999999999A3C4;
fma.rn.f64 %fd475, %fd473, %fd462, %fd474;
mov.f64 %fd476, 0d3FB5555555555554;
fma.rn.f64 %fd477, %fd475, %fd462, %fd476;
sub.f64 %fd478, %fd459, %fd461;
add.f64 %fd479, %fd478, %fd478;
neg.f64 %fd480, %fd461;
fma.rn.f64 %fd481, %fd480, %fd459, %fd479;
mul.f64 %fd482, %fd458, %fd481;
mul.f64 %fd483, %fd462, %fd477;
fma.rn.f64 %fd484, %fd483, %fd461, %fd482;
xor.b32 %r259, %r436, -2147483648;
mov.u32 %r260, 1127219200;
mov.b64 %fd485, {%r259, %r260};
mov.u32 %r261, -2147483648;
mov.b64 %fd486, {%r261, %r260};
sub.f64 %fd487, %fd485, %fd486;
mov.f64 %fd488, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd489, %fd487, %fd488, %fd461;
neg.f64 %fd490, %fd487;
fma.rn.f64 %fd491, %fd490, %fd488, %fd489;
sub.f64 %fd492, %fd491, %fd461;
sub.f64 %fd493, %fd484, %fd492;
mov.f64 %fd494, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd495, %fd487, %fd494, %fd493;
add.f64 %fd974, %fd489, %fd495;
bra.uni BB189_59;

BB189_55:
mov.f64 %fd450, 0d7FF0000000000000;
fma.rn.f64 %fd451, %fd73, %fd450, %fd450;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r252}, %fd73;
}
mov.b32 %f6, %r252;
setp.eq.f32	%p40, %f6, 0f00000000;
selp.f64	%fd974, 0dFFF0000000000000, %fd451, %p40;

BB189_59:
sub.f64 %fd496, %fd974, %fd71;
mul.f64 %fd1061, %fd70, %fd496;

BB189_60:
mov.f64 %fd1050, %fd1061;
add.s64 %rd26, %rd20, 5120;
ld.global.f64 %fd82, [%rd21+5120];
setp.leu.f64	%p42, %fd82, 0d0000000000000000;
mov.f64 %fd1060, %fd257;
@%p42 bra BB189_69;

ld.global.f64 %fd83, [%rd26];
{
.reg .b32 %temp; 
mov.b64 {%temp, %r437}, %fd82;
}
{
.reg .b32 %temp; 
mov.b64 {%r438, %temp}, %fd82;
}
mov.u32 %r439, -1023;
setp.gt.s32	%p43, %r437, 1048575;
mov.f64 %fd975, %fd82;
@%p43 bra BB189_63;

mul.f64 %fd84, %fd82, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r437}, %fd84;
}
{
.reg .b32 %temp; 
mov.b64 {%r438, %temp}, %fd84;
}
mov.u32 %r439, -1077;
mov.f64 %fd975, %fd84;

BB189_63:
mov.f64 %fd85, %fd975;
add.s32 %r264, %r437, -1;
setp.lt.u32	%p44, %r264, 2146435071;
@%p44 bra BB189_65;
bra.uni BB189_64;

BB189_65:
shr.u32 %r266, %r437, 20;
add.s32 %r440, %r439, %r266;
and.b32 %r267, %r437, -2146435073;
or.b32 %r268, %r267, 1072693248;
mov.b64 %fd976, {%r438, %r268};
setp.lt.s32	%p46, %r268, 1073127583;
@%p46 bra BB189_67;

{
.reg .b32 %temp; 
mov.b64 {%r269, %temp}, %fd976;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r270}, %fd976;
}
add.s32 %r271, %r270, -1048576;
mov.b64 %fd976, {%r269, %r271};
add.s32 %r440, %r440, 1;

BB189_67:
add.f64 %fd501, %fd976, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd500,%fd501;

	neg.f64 %fd502, %fd501;
mov.f64 %fd503, 0d3FF0000000000000;
fma.rn.f64 %fd504, %fd502, %fd500, %fd503;
fma.rn.f64 %fd505, %fd504, %fd504, %fd504;
fma.rn.f64 %fd506, %fd505, %fd500, %fd500;
add.f64 %fd507, %fd976, 0dBFF0000000000000;
mul.f64 %fd508, %fd507, %fd506;
fma.rn.f64 %fd509, %fd507, %fd506, %fd508;
mul.f64 %fd510, %fd509, %fd509;
mov.f64 %fd511, 0d3ED0EE258B7A8B04;
mov.f64 %fd512, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd513, %fd512, %fd510, %fd511;
mov.f64 %fd514, 0d3EF3B2669F02676F;
fma.rn.f64 %fd515, %fd513, %fd510, %fd514;
mov.f64 %fd516, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd517, %fd515, %fd510, %fd516;
mov.f64 %fd518, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd519, %fd517, %fd510, %fd518;
mov.f64 %fd520, 0d3F624924923BE72D;
fma.rn.f64 %fd521, %fd519, %fd510, %fd520;
mov.f64 %fd522, 0d3F8999999999A3C4;
fma.rn.f64 %fd523, %fd521, %fd510, %fd522;
mov.f64 %fd524, 0d3FB5555555555554;
fma.rn.f64 %fd525, %fd523, %fd510, %fd524;
sub.f64 %fd526, %fd507, %fd509;
add.f64 %fd527, %fd526, %fd526;
neg.f64 %fd528, %fd509;
fma.rn.f64 %fd529, %fd528, %fd507, %fd527;
mul.f64 %fd530, %fd506, %fd529;
mul.f64 %fd531, %fd510, %fd525;
fma.rn.f64 %fd532, %fd531, %fd509, %fd530;
xor.b32 %r272, %r440, -2147483648;
mov.u32 %r273, 1127219200;
mov.b64 %fd533, {%r272, %r273};
mov.u32 %r274, -2147483648;
mov.b64 %fd534, {%r274, %r273};
sub.f64 %fd535, %fd533, %fd534;
mov.f64 %fd536, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd537, %fd535, %fd536, %fd509;
neg.f64 %fd538, %fd535;
fma.rn.f64 %fd539, %fd538, %fd536, %fd537;
sub.f64 %fd540, %fd539, %fd509;
sub.f64 %fd541, %fd532, %fd540;
mov.f64 %fd542, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd543, %fd535, %fd542, %fd541;
add.f64 %fd977, %fd537, %fd543;
bra.uni BB189_68;

BB189_64:
mov.f64 %fd498, 0d7FF0000000000000;
fma.rn.f64 %fd499, %fd85, %fd498, %fd498;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r265}, %fd85;
}
mov.b32 %f7, %r265;
setp.eq.f32	%p45, %f7, 0f00000000;
selp.f64	%fd977, 0dFFF0000000000000, %fd499, %p45;

BB189_68:
sub.f64 %fd544, %fd977, %fd83;
mul.f64 %fd1060, %fd82, %fd544;

BB189_69:
mov.f64 %fd1054, %fd1060;
add.s64 %rd27, %rd20, 6144;
ld.global.f64 %fd94, [%rd21+6144];
mov.u32 %r473, 7;
setp.leu.f64	%p47, %fd94, 0d0000000000000000;
mov.f64 %fd1058, %fd257;
@%p47 bra BB189_155;

ld.global.f64 %fd95, [%rd27];
{
.reg .b32 %temp; 
mov.b64 {%temp, %r441}, %fd94;
}
{
.reg .b32 %temp; 
mov.b64 {%r442, %temp}, %fd94;
}
mov.u32 %r443, -1023;
setp.gt.s32	%p48, %r441, 1048575;
mov.f64 %fd978, %fd94;
@%p48 bra BB189_72;

mul.f64 %fd96, %fd94, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r441}, %fd96;
}
{
.reg .b32 %temp; 
mov.b64 {%r442, %temp}, %fd96;
}
mov.u32 %r443, -1077;
mov.f64 %fd978, %fd96;

BB189_72:
mov.f64 %fd97, %fd978;
add.s32 %r278, %r441, -1;
setp.lt.u32	%p49, %r278, 2146435071;
@%p49 bra BB189_74;
bra.uni BB189_73;

BB189_74:
shr.u32 %r280, %r441, 20;
add.s32 %r444, %r443, %r280;
and.b32 %r281, %r441, -2146435073;
or.b32 %r282, %r281, 1072693248;
mov.b64 %fd979, {%r442, %r282};
setp.lt.s32	%p51, %r282, 1073127583;
@%p51 bra BB189_76;

{
.reg .b32 %temp; 
mov.b64 {%r283, %temp}, %fd979;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r284}, %fd979;
}
add.s32 %r285, %r284, -1048576;
mov.b64 %fd979, {%r283, %r285};
add.s32 %r444, %r444, 1;

BB189_76:
add.f64 %fd549, %fd979, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd548,%fd549;

	neg.f64 %fd550, %fd549;
mov.f64 %fd551, 0d3FF0000000000000;
fma.rn.f64 %fd552, %fd550, %fd548, %fd551;
fma.rn.f64 %fd553, %fd552, %fd552, %fd552;
fma.rn.f64 %fd554, %fd553, %fd548, %fd548;
add.f64 %fd555, %fd979, 0dBFF0000000000000;
mul.f64 %fd556, %fd555, %fd554;
fma.rn.f64 %fd557, %fd555, %fd554, %fd556;
mul.f64 %fd558, %fd557, %fd557;
mov.f64 %fd559, 0d3ED0EE258B7A8B04;
mov.f64 %fd560, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd561, %fd560, %fd558, %fd559;
mov.f64 %fd562, 0d3EF3B2669F02676F;
fma.rn.f64 %fd563, %fd561, %fd558, %fd562;
mov.f64 %fd564, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd565, %fd563, %fd558, %fd564;
mov.f64 %fd566, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd567, %fd565, %fd558, %fd566;
mov.f64 %fd568, 0d3F624924923BE72D;
fma.rn.f64 %fd569, %fd567, %fd558, %fd568;
mov.f64 %fd570, 0d3F8999999999A3C4;
fma.rn.f64 %fd571, %fd569, %fd558, %fd570;
mov.f64 %fd572, 0d3FB5555555555554;
fma.rn.f64 %fd573, %fd571, %fd558, %fd572;
sub.f64 %fd574, %fd555, %fd557;
add.f64 %fd575, %fd574, %fd574;
neg.f64 %fd576, %fd557;
fma.rn.f64 %fd577, %fd576, %fd555, %fd575;
mul.f64 %fd578, %fd554, %fd577;
mul.f64 %fd579, %fd558, %fd573;
fma.rn.f64 %fd580, %fd579, %fd557, %fd578;
xor.b32 %r286, %r444, -2147483648;
mov.u32 %r287, 1127219200;
mov.b64 %fd581, {%r286, %r287};
mov.u32 %r288, -2147483648;
mov.b64 %fd582, {%r288, %r287};
sub.f64 %fd583, %fd581, %fd582;
mov.f64 %fd584, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd585, %fd583, %fd584, %fd557;
neg.f64 %fd586, %fd583;
fma.rn.f64 %fd587, %fd586, %fd584, %fd585;
sub.f64 %fd588, %fd587, %fd557;
sub.f64 %fd589, %fd580, %fd588;
mov.f64 %fd590, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd591, %fd583, %fd590, %fd589;
add.f64 %fd980, %fd585, %fd591;
bra.uni BB189_77;

BB189_73:
mov.f64 %fd546, 0d7FF0000000000000;
fma.rn.f64 %fd547, %fd97, %fd546, %fd546;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r279}, %fd97;
}
mov.b32 %f8, %r279;
setp.eq.f32	%p50, %f8, 0f00000000;
selp.f64	%fd980, 0dFFF0000000000000, %fd547, %p50;

BB189_77:
mov.u32 %r473, 7;
sub.f64 %fd592, %fd980, %fd95;
mul.f64 %fd1058, %fd94, %fd592;
bra.uni BB189_154;

BB189_83:
mov.f64 %fd594, 0d7FF0000000000000;
fma.rn.f64 %fd595, %fd108, %fd594, %fd594;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r296}, %fd108;
}
mov.b32 %f9, %r296;
setp.eq.f32	%p56, %f9, 0f00000000;
selp.f64	%fd983, 0dFFF0000000000000, %fd595, %p56;

BB189_87:
mov.u32 %r473, 1;
sub.f64 %fd640, %fd983, %fd106;
mul.f64 %fd1034, %fd105, %fd640;

BB189_88:
mov.f64 %fd1035, %fd1034;
add.s32 %r308, %r2, 128;
setp.ge.s32	%p58, %r308, %r17;
@%p58 bra BB189_99;

add.s64 %rd28, %rd20, 1024;
ld.global.f64 %fd117, [%rd21+1024];
mov.f64 %fd1039, 0d0000000000000000;
setp.leu.f64	%p59, %fd117, 0d0000000000000000;
@%p59 bra BB189_98;

ld.global.f64 %fd118, [%rd28];
{
.reg .b32 %temp; 
mov.b64 {%temp, %r449}, %fd117;
}
{
.reg .b32 %temp; 
mov.b64 {%r450, %temp}, %fd117;
}
mov.u32 %r451, -1023;
setp.gt.s32	%p60, %r449, 1048575;
mov.f64 %fd1066, %fd117;
@%p60 bra BB189_92;

mul.f64 %fd119, %fd117, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r449}, %fd119;
}
{
.reg .b32 %temp; 
mov.b64 {%r450, %temp}, %fd119;
}
mov.u32 %r451, -1077;
mov.f64 %fd1066, %fd119;

BB189_92:
mov.f64 %fd120, %fd1066;
add.s32 %r311, %r449, -1;
setp.lt.u32	%p61, %r311, 2146435071;
@%p61 bra BB189_94;
bra.uni BB189_93;

BB189_94:
shr.u32 %r313, %r449, 20;
add.s32 %r452, %r451, %r313;
and.b32 %r314, %r449, -2146435073;
or.b32 %r315, %r314, 1072693248;
mov.b64 %fd1067, {%r450, %r315};
setp.lt.s32	%p63, %r315, 1073127583;
@%p63 bra BB189_96;

{
.reg .b32 %temp; 
mov.b64 {%r316, %temp}, %fd1067;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r317}, %fd1067;
}
add.s32 %r318, %r317, -1048576;
mov.b64 %fd1067, {%r316, %r318};
add.s32 %r452, %r452, 1;

BB189_96:
add.f64 %fd645, %fd1067, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd644,%fd645;

	neg.f64 %fd646, %fd645;
mov.f64 %fd647, 0d3FF0000000000000;
fma.rn.f64 %fd648, %fd646, %fd644, %fd647;
fma.rn.f64 %fd649, %fd648, %fd648, %fd648;
fma.rn.f64 %fd650, %fd649, %fd644, %fd644;
add.f64 %fd651, %fd1067, 0dBFF0000000000000;
mul.f64 %fd652, %fd651, %fd650;
fma.rn.f64 %fd653, %fd651, %fd650, %fd652;
mul.f64 %fd654, %fd653, %fd653;
mov.f64 %fd655, 0d3ED0EE258B7A8B04;
mov.f64 %fd656, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd657, %fd656, %fd654, %fd655;
mov.f64 %fd658, 0d3EF3B2669F02676F;
fma.rn.f64 %fd659, %fd657, %fd654, %fd658;
mov.f64 %fd660, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd661, %fd659, %fd654, %fd660;
mov.f64 %fd662, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd663, %fd661, %fd654, %fd662;
mov.f64 %fd664, 0d3F624924923BE72D;
fma.rn.f64 %fd665, %fd663, %fd654, %fd664;
mov.f64 %fd666, 0d3F8999999999A3C4;
fma.rn.f64 %fd667, %fd665, %fd654, %fd666;
mov.f64 %fd668, 0d3FB5555555555554;
fma.rn.f64 %fd669, %fd667, %fd654, %fd668;
sub.f64 %fd670, %fd651, %fd653;
add.f64 %fd671, %fd670, %fd670;
neg.f64 %fd672, %fd653;
fma.rn.f64 %fd673, %fd672, %fd651, %fd671;
mul.f64 %fd674, %fd650, %fd673;
mul.f64 %fd675, %fd654, %fd669;
fma.rn.f64 %fd676, %fd675, %fd653, %fd674;
xor.b32 %r319, %r452, -2147483648;
mov.u32 %r320, 1127219200;
mov.b64 %fd677, {%r319, %r320};
mov.u32 %r321, -2147483648;
mov.b64 %fd678, {%r321, %r320};
sub.f64 %fd679, %fd677, %fd678;
mov.f64 %fd680, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd681, %fd679, %fd680, %fd653;
neg.f64 %fd682, %fd679;
fma.rn.f64 %fd683, %fd682, %fd680, %fd681;
sub.f64 %fd684, %fd683, %fd653;
sub.f64 %fd685, %fd676, %fd684;
mov.f64 %fd686, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd687, %fd679, %fd686, %fd685;
add.f64 %fd1068, %fd681, %fd687;
bra.uni BB189_97;

BB189_93:
mov.f64 %fd642, 0d7FF0000000000000;
fma.rn.f64 %fd643, %fd120, %fd642, %fd642;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r312}, %fd120;
}
mov.b32 %f10, %r312;
setp.eq.f32	%p62, %f10, 0f00000000;
selp.f64	%fd1068, 0dFFF0000000000000, %fd643, %p62;

BB189_97:
sub.f64 %fd688, %fd1068, %fd118;
mul.f64 %fd1039, %fd117, %fd688;

BB189_98:
mov.f64 %fd1037, %fd1039;
add.s32 %r473, %r473, 1;

BB189_99:
mov.f64 %fd1038, %fd1037;
add.s32 %r323, %r2, 256;
setp.ge.s32	%p64, %r323, %r17;
@%p64 bra BB189_110;

add.s64 %rd29, %rd20, 2048;
ld.global.f64 %fd130, [%rd21+2048];
mov.f64 %fd1043, 0d0000000000000000;
setp.leu.f64	%p65, %fd130, 0d0000000000000000;
@%p65 bra BB189_109;

ld.global.f64 %fd131, [%rd29];
{
.reg .b32 %temp; 
mov.b64 {%temp, %r453}, %fd130;
}
{
.reg .b32 %temp; 
mov.b64 {%r454, %temp}, %fd130;
}
mov.u32 %r455, -1023;
setp.gt.s32	%p66, %r453, 1048575;
mov.f64 %fd1069, %fd130;
@%p66 bra BB189_103;

mul.f64 %fd132, %fd130, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r453}, %fd132;
}
{
.reg .b32 %temp; 
mov.b64 {%r454, %temp}, %fd132;
}
mov.u32 %r455, -1077;
mov.f64 %fd1069, %fd132;

BB189_103:
mov.f64 %fd133, %fd1069;
add.s32 %r326, %r453, -1;
setp.lt.u32	%p67, %r326, 2146435071;
@%p67 bra BB189_105;
bra.uni BB189_104;

BB189_105:
shr.u32 %r328, %r453, 20;
add.s32 %r456, %r455, %r328;
and.b32 %r329, %r453, -2146435073;
or.b32 %r330, %r329, 1072693248;
mov.b64 %fd1070, {%r454, %r330};
setp.lt.s32	%p69, %r330, 1073127583;
@%p69 bra BB189_107;

{
.reg .b32 %temp; 
mov.b64 {%r331, %temp}, %fd1070;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r332}, %fd1070;
}
add.s32 %r333, %r332, -1048576;
mov.b64 %fd1070, {%r331, %r333};
add.s32 %r456, %r456, 1;

BB189_107:
add.f64 %fd693, %fd1070, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd692,%fd693;

	neg.f64 %fd694, %fd693;
mov.f64 %fd695, 0d3FF0000000000000;
fma.rn.f64 %fd696, %fd694, %fd692, %fd695;
fma.rn.f64 %fd697, %fd696, %fd696, %fd696;
fma.rn.f64 %fd698, %fd697, %fd692, %fd692;
add.f64 %fd699, %fd1070, 0dBFF0000000000000;
mul.f64 %fd700, %fd699, %fd698;
fma.rn.f64 %fd701, %fd699, %fd698, %fd700;
mul.f64 %fd702, %fd701, %fd701;
mov.f64 %fd703, 0d3ED0EE258B7A8B04;
mov.f64 %fd704, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd705, %fd704, %fd702, %fd703;
mov.f64 %fd706, 0d3EF3B2669F02676F;
fma.rn.f64 %fd707, %fd705, %fd702, %fd706;
mov.f64 %fd708, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd709, %fd707, %fd702, %fd708;
mov.f64 %fd710, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd711, %fd709, %fd702, %fd710;
mov.f64 %fd712, 0d3F624924923BE72D;
fma.rn.f64 %fd713, %fd711, %fd702, %fd712;
mov.f64 %fd714, 0d3F8999999999A3C4;
fma.rn.f64 %fd715, %fd713, %fd702, %fd714;
mov.f64 %fd716, 0d3FB5555555555554;
fma.rn.f64 %fd717, %fd715, %fd702, %fd716;
sub.f64 %fd718, %fd699, %fd701;
add.f64 %fd719, %fd718, %fd718;
neg.f64 %fd720, %fd701;
fma.rn.f64 %fd721, %fd720, %fd699, %fd719;
mul.f64 %fd722, %fd698, %fd721;
mul.f64 %fd723, %fd702, %fd717;
fma.rn.f64 %fd724, %fd723, %fd701, %fd722;
xor.b32 %r334, %r456, -2147483648;
mov.u32 %r335, 1127219200;
mov.b64 %fd725, {%r334, %r335};
mov.u32 %r336, -2147483648;
mov.b64 %fd726, {%r336, %r335};
sub.f64 %fd727, %fd725, %fd726;
mov.f64 %fd728, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd729, %fd727, %fd728, %fd701;
neg.f64 %fd730, %fd727;
fma.rn.f64 %fd731, %fd730, %fd728, %fd729;
sub.f64 %fd732, %fd731, %fd701;
sub.f64 %fd733, %fd724, %fd732;
mov.f64 %fd734, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd735, %fd727, %fd734, %fd733;
add.f64 %fd1071, %fd729, %fd735;
bra.uni BB189_108;

BB189_104:
mov.f64 %fd690, 0d7FF0000000000000;
fma.rn.f64 %fd691, %fd133, %fd690, %fd690;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r327}, %fd133;
}
mov.b32 %f11, %r327;
setp.eq.f32	%p68, %f11, 0f00000000;
selp.f64	%fd1071, 0dFFF0000000000000, %fd691, %p68;

BB189_108:
sub.f64 %fd736, %fd1071, %fd131;
mul.f64 %fd1043, %fd130, %fd736;

BB189_109:
mov.f64 %fd1041, %fd1043;
add.s32 %r473, %r473, 1;

BB189_110:
mov.f64 %fd1042, %fd1041;
add.s32 %r338, %r2, 384;
setp.ge.s32	%p70, %r338, %r17;
@%p70 bra BB189_121;

add.s64 %rd30, %rd20, 3072;
ld.global.f64 %fd143, [%rd21+3072];
mov.f64 %fd1047, 0d0000000000000000;
setp.leu.f64	%p71, %fd143, 0d0000000000000000;
@%p71 bra BB189_120;

ld.global.f64 %fd144, [%rd30];
{
.reg .b32 %temp; 
mov.b64 {%temp, %r457}, %fd143;
}
{
.reg .b32 %temp; 
mov.b64 {%r458, %temp}, %fd143;
}
mov.u32 %r459, -1023;
setp.gt.s32	%p72, %r457, 1048575;
mov.f64 %fd1072, %fd143;
@%p72 bra BB189_114;

mul.f64 %fd145, %fd143, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r457}, %fd145;
}
{
.reg .b32 %temp; 
mov.b64 {%r458, %temp}, %fd145;
}
mov.u32 %r459, -1077;
mov.f64 %fd1072, %fd145;

BB189_114:
mov.f64 %fd146, %fd1072;
add.s32 %r341, %r457, -1;
setp.lt.u32	%p73, %r341, 2146435071;
@%p73 bra BB189_116;
bra.uni BB189_115;

BB189_116:
shr.u32 %r343, %r457, 20;
add.s32 %r460, %r459, %r343;
and.b32 %r344, %r457, -2146435073;
or.b32 %r345, %r344, 1072693248;
mov.b64 %fd1073, {%r458, %r345};
setp.lt.s32	%p75, %r345, 1073127583;
@%p75 bra BB189_118;

{
.reg .b32 %temp; 
mov.b64 {%r346, %temp}, %fd1073;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r347}, %fd1073;
}
add.s32 %r348, %r347, -1048576;
mov.b64 %fd1073, {%r346, %r348};
add.s32 %r460, %r460, 1;

BB189_118:
add.f64 %fd741, %fd1073, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd740,%fd741;

	neg.f64 %fd742, %fd741;
mov.f64 %fd743, 0d3FF0000000000000;
fma.rn.f64 %fd744, %fd742, %fd740, %fd743;
fma.rn.f64 %fd745, %fd744, %fd744, %fd744;
fma.rn.f64 %fd746, %fd745, %fd740, %fd740;
add.f64 %fd747, %fd1073, 0dBFF0000000000000;
mul.f64 %fd748, %fd747, %fd746;
fma.rn.f64 %fd749, %fd747, %fd746, %fd748;
mul.f64 %fd750, %fd749, %fd749;
mov.f64 %fd751, 0d3ED0EE258B7A8B04;
mov.f64 %fd752, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd753, %fd752, %fd750, %fd751;
mov.f64 %fd754, 0d3EF3B2669F02676F;
fma.rn.f64 %fd755, %fd753, %fd750, %fd754;
mov.f64 %fd756, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd757, %fd755, %fd750, %fd756;
mov.f64 %fd758, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd759, %fd757, %fd750, %fd758;
mov.f64 %fd760, 0d3F624924923BE72D;
fma.rn.f64 %fd761, %fd759, %fd750, %fd760;
mov.f64 %fd762, 0d3F8999999999A3C4;
fma.rn.f64 %fd763, %fd761, %fd750, %fd762;
mov.f64 %fd764, 0d3FB5555555555554;
fma.rn.f64 %fd765, %fd763, %fd750, %fd764;
sub.f64 %fd766, %fd747, %fd749;
add.f64 %fd767, %fd766, %fd766;
neg.f64 %fd768, %fd749;
fma.rn.f64 %fd769, %fd768, %fd747, %fd767;
mul.f64 %fd770, %fd746, %fd769;
mul.f64 %fd771, %fd750, %fd765;
fma.rn.f64 %fd772, %fd771, %fd749, %fd770;
xor.b32 %r349, %r460, -2147483648;
mov.u32 %r350, 1127219200;
mov.b64 %fd773, {%r349, %r350};
mov.u32 %r351, -2147483648;
mov.b64 %fd774, {%r351, %r350};
sub.f64 %fd775, %fd773, %fd774;
mov.f64 %fd776, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd777, %fd775, %fd776, %fd749;
neg.f64 %fd778, %fd775;
fma.rn.f64 %fd779, %fd778, %fd776, %fd777;
sub.f64 %fd780, %fd779, %fd749;
sub.f64 %fd781, %fd772, %fd780;
mov.f64 %fd782, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd783, %fd775, %fd782, %fd781;
add.f64 %fd1074, %fd777, %fd783;
bra.uni BB189_119;

BB189_115:
mov.f64 %fd738, 0d7FF0000000000000;
fma.rn.f64 %fd739, %fd146, %fd738, %fd738;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r342}, %fd146;
}
mov.b32 %f12, %r342;
setp.eq.f32	%p74, %f12, 0f00000000;
selp.f64	%fd1074, 0dFFF0000000000000, %fd739, %p74;

BB189_119:
sub.f64 %fd784, %fd1074, %fd144;
mul.f64 %fd1047, %fd143, %fd784;

BB189_120:
mov.f64 %fd1045, %fd1047;
add.s32 %r473, %r473, 1;

BB189_121:
mov.f64 %fd1046, %fd1045;
add.s32 %r353, %r2, 512;
setp.ge.s32	%p76, %r353, %r17;
@%p76 bra BB189_132;

add.s64 %rd31, %rd20, 4096;
ld.global.f64 %fd156, [%rd21+4096];
mov.f64 %fd1051, 0d0000000000000000;
setp.leu.f64	%p77, %fd156, 0d0000000000000000;
@%p77 bra BB189_131;

ld.global.f64 %fd157, [%rd31];
{
.reg .b32 %temp; 
mov.b64 {%temp, %r461}, %fd156;
}
{
.reg .b32 %temp; 
mov.b64 {%r462, %temp}, %fd156;
}
mov.u32 %r463, -1023;
setp.gt.s32	%p78, %r461, 1048575;
mov.f64 %fd1075, %fd156;
@%p78 bra BB189_125;

mul.f64 %fd158, %fd156, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r461}, %fd158;
}
{
.reg .b32 %temp; 
mov.b64 {%r462, %temp}, %fd158;
}
mov.u32 %r463, -1077;
mov.f64 %fd1075, %fd158;

BB189_125:
mov.f64 %fd159, %fd1075;
add.s32 %r356, %r461, -1;
setp.lt.u32	%p79, %r356, 2146435071;
@%p79 bra BB189_127;
bra.uni BB189_126;

BB189_127:
shr.u32 %r358, %r461, 20;
add.s32 %r464, %r463, %r358;
and.b32 %r359, %r461, -2146435073;
or.b32 %r360, %r359, 1072693248;
mov.b64 %fd1076, {%r462, %r360};
setp.lt.s32	%p81, %r360, 1073127583;
@%p81 bra BB189_129;

{
.reg .b32 %temp; 
mov.b64 {%r361, %temp}, %fd1076;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r362}, %fd1076;
}
add.s32 %r363, %r362, -1048576;
mov.b64 %fd1076, {%r361, %r363};
add.s32 %r464, %r464, 1;

BB189_129:
add.f64 %fd789, %fd1076, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd788,%fd789;

	neg.f64 %fd790, %fd789;
mov.f64 %fd791, 0d3FF0000000000000;
fma.rn.f64 %fd792, %fd790, %fd788, %fd791;
fma.rn.f64 %fd793, %fd792, %fd792, %fd792;
fma.rn.f64 %fd794, %fd793, %fd788, %fd788;
add.f64 %fd795, %fd1076, 0dBFF0000000000000;
mul.f64 %fd796, %fd795, %fd794;
fma.rn.f64 %fd797, %fd795, %fd794, %fd796;
mul.f64 %fd798, %fd797, %fd797;
mov.f64 %fd799, 0d3ED0EE258B7A8B04;
mov.f64 %fd800, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd801, %fd800, %fd798, %fd799;
mov.f64 %fd802, 0d3EF3B2669F02676F;
fma.rn.f64 %fd803, %fd801, %fd798, %fd802;
mov.f64 %fd804, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd805, %fd803, %fd798, %fd804;
mov.f64 %fd806, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd807, %fd805, %fd798, %fd806;
mov.f64 %fd808, 0d3F624924923BE72D;
fma.rn.f64 %fd809, %fd807, %fd798, %fd808;
mov.f64 %fd810, 0d3F8999999999A3C4;
fma.rn.f64 %fd811, %fd809, %fd798, %fd810;
mov.f64 %fd812, 0d3FB5555555555554;
fma.rn.f64 %fd813, %fd811, %fd798, %fd812;
sub.f64 %fd814, %fd795, %fd797;
add.f64 %fd815, %fd814, %fd814;
neg.f64 %fd816, %fd797;
fma.rn.f64 %fd817, %fd816, %fd795, %fd815;
mul.f64 %fd818, %fd794, %fd817;
mul.f64 %fd819, %fd798, %fd813;
fma.rn.f64 %fd820, %fd819, %fd797, %fd818;
xor.b32 %r364, %r464, -2147483648;
mov.u32 %r365, 1127219200;
mov.b64 %fd821, {%r364, %r365};
mov.u32 %r366, -2147483648;
mov.b64 %fd822, {%r366, %r365};
sub.f64 %fd823, %fd821, %fd822;
mov.f64 %fd824, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd825, %fd823, %fd824, %fd797;
neg.f64 %fd826, %fd823;
fma.rn.f64 %fd827, %fd826, %fd824, %fd825;
sub.f64 %fd828, %fd827, %fd797;
sub.f64 %fd829, %fd820, %fd828;
mov.f64 %fd830, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd831, %fd823, %fd830, %fd829;
add.f64 %fd1077, %fd825, %fd831;
bra.uni BB189_130;

BB189_126:
mov.f64 %fd786, 0d7FF0000000000000;
fma.rn.f64 %fd787, %fd159, %fd786, %fd786;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r357}, %fd159;
}
mov.b32 %f13, %r357;
setp.eq.f32	%p80, %f13, 0f00000000;
selp.f64	%fd1077, 0dFFF0000000000000, %fd787, %p80;

BB189_130:
sub.f64 %fd832, %fd1077, %fd157;
mul.f64 %fd1051, %fd156, %fd832;

BB189_131:
mov.f64 %fd1049, %fd1051;
add.s32 %r473, %r473, 1;

BB189_132:
mov.f64 %fd1050, %fd1049;
add.s32 %r368, %r2, 640;
setp.ge.s32	%p82, %r368, %r17;
@%p82 bra BB189_143;

add.s64 %rd32, %rd20, 5120;
ld.global.f64 %fd169, [%rd21+5120];
mov.f64 %fd1055, 0d0000000000000000;
setp.leu.f64	%p83, %fd169, 0d0000000000000000;
@%p83 bra BB189_142;

ld.global.f64 %fd170, [%rd32];
{
.reg .b32 %temp; 
mov.b64 {%temp, %r465}, %fd169;
}
{
.reg .b32 %temp; 
mov.b64 {%r466, %temp}, %fd169;
}
mov.u32 %r467, -1023;
setp.gt.s32	%p84, %r465, 1048575;
mov.f64 %fd1078, %fd169;
@%p84 bra BB189_136;

mul.f64 %fd171, %fd169, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r465}, %fd171;
}
{
.reg .b32 %temp; 
mov.b64 {%r466, %temp}, %fd171;
}
mov.u32 %r467, -1077;
mov.f64 %fd1078, %fd171;

BB189_136:
mov.f64 %fd172, %fd1078;
add.s32 %r371, %r465, -1;
setp.lt.u32	%p85, %r371, 2146435071;
@%p85 bra BB189_138;
bra.uni BB189_137;

BB189_138:
shr.u32 %r373, %r465, 20;
add.s32 %r468, %r467, %r373;
and.b32 %r374, %r465, -2146435073;
or.b32 %r375, %r374, 1072693248;
mov.b64 %fd1079, {%r466, %r375};
setp.lt.s32	%p87, %r375, 1073127583;
@%p87 bra BB189_140;

{
.reg .b32 %temp; 
mov.b64 {%r376, %temp}, %fd1079;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r377}, %fd1079;
}
add.s32 %r378, %r377, -1048576;
mov.b64 %fd1079, {%r376, %r378};
add.s32 %r468, %r468, 1;

BB189_140:
add.f64 %fd837, %fd1079, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd836,%fd837;

	neg.f64 %fd838, %fd837;
mov.f64 %fd839, 0d3FF0000000000000;
fma.rn.f64 %fd840, %fd838, %fd836, %fd839;
fma.rn.f64 %fd841, %fd840, %fd840, %fd840;
fma.rn.f64 %fd842, %fd841, %fd836, %fd836;
add.f64 %fd843, %fd1079, 0dBFF0000000000000;
mul.f64 %fd844, %fd843, %fd842;
fma.rn.f64 %fd845, %fd843, %fd842, %fd844;
mul.f64 %fd846, %fd845, %fd845;
mov.f64 %fd847, 0d3ED0EE258B7A8B04;
mov.f64 %fd848, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd849, %fd848, %fd846, %fd847;
mov.f64 %fd850, 0d3EF3B2669F02676F;
fma.rn.f64 %fd851, %fd849, %fd846, %fd850;
mov.f64 %fd852, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd853, %fd851, %fd846, %fd852;
mov.f64 %fd854, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd855, %fd853, %fd846, %fd854;
mov.f64 %fd856, 0d3F624924923BE72D;
fma.rn.f64 %fd857, %fd855, %fd846, %fd856;
mov.f64 %fd858, 0d3F8999999999A3C4;
fma.rn.f64 %fd859, %fd857, %fd846, %fd858;
mov.f64 %fd860, 0d3FB5555555555554;
fma.rn.f64 %fd861, %fd859, %fd846, %fd860;
sub.f64 %fd862, %fd843, %fd845;
add.f64 %fd863, %fd862, %fd862;
neg.f64 %fd864, %fd845;
fma.rn.f64 %fd865, %fd864, %fd843, %fd863;
mul.f64 %fd866, %fd842, %fd865;
mul.f64 %fd867, %fd846, %fd861;
fma.rn.f64 %fd868, %fd867, %fd845, %fd866;
xor.b32 %r379, %r468, -2147483648;
mov.u32 %r380, 1127219200;
mov.b64 %fd869, {%r379, %r380};
mov.u32 %r381, -2147483648;
mov.b64 %fd870, {%r381, %r380};
sub.f64 %fd871, %fd869, %fd870;
mov.f64 %fd872, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd873, %fd871, %fd872, %fd845;
neg.f64 %fd874, %fd871;
fma.rn.f64 %fd875, %fd874, %fd872, %fd873;
sub.f64 %fd876, %fd875, %fd845;
sub.f64 %fd877, %fd868, %fd876;
mov.f64 %fd878, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd879, %fd871, %fd878, %fd877;
add.f64 %fd1080, %fd873, %fd879;
bra.uni BB189_141;

BB189_137:
mov.f64 %fd834, 0d7FF0000000000000;
fma.rn.f64 %fd835, %fd172, %fd834, %fd834;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r372}, %fd172;
}
mov.b32 %f14, %r372;
setp.eq.f32	%p86, %f14, 0f00000000;
selp.f64	%fd1080, 0dFFF0000000000000, %fd835, %p86;

BB189_141:
sub.f64 %fd880, %fd1080, %fd170;
mul.f64 %fd1055, %fd169, %fd880;

BB189_142:
mov.f64 %fd1053, %fd1055;
add.s32 %r473, %r473, 1;

BB189_143:
mov.f64 %fd1054, %fd1053;
add.s32 %r383, %r2, 768;
setp.ge.s32	%p88, %r383, %r17;
@%p88 bra BB189_155;

add.s64 %rd33, %rd20, 6144;
ld.global.f64 %fd182, [%rd21+6144];
mov.f64 %fd1059, 0d0000000000000000;
setp.leu.f64	%p89, %fd182, 0d0000000000000000;
@%p89 bra BB189_153;

ld.global.f64 %fd183, [%rd33];
{
.reg .b32 %temp; 
mov.b64 {%temp, %r469}, %fd182;
}
{
.reg .b32 %temp; 
mov.b64 {%r470, %temp}, %fd182;
}
mov.u32 %r471, -1023;
setp.gt.s32	%p90, %r469, 1048575;
mov.f64 %fd1081, %fd182;
@%p90 bra BB189_147;

mul.f64 %fd184, %fd182, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r469}, %fd184;
}
{
.reg .b32 %temp; 
mov.b64 {%r470, %temp}, %fd184;
}
mov.u32 %r471, -1077;
mov.f64 %fd1081, %fd184;

BB189_147:
mov.f64 %fd185, %fd1081;
add.s32 %r386, %r469, -1;
setp.lt.u32	%p91, %r386, 2146435071;
@%p91 bra BB189_149;
bra.uni BB189_148;

BB189_149:
shr.u32 %r388, %r469, 20;
add.s32 %r472, %r471, %r388;
and.b32 %r389, %r469, -2146435073;
or.b32 %r390, %r389, 1072693248;
mov.b64 %fd1082, {%r470, %r390};
setp.lt.s32	%p93, %r390, 1073127583;
@%p93 bra BB189_151;

{
.reg .b32 %temp; 
mov.b64 {%r391, %temp}, %fd1082;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r392}, %fd1082;
}
add.s32 %r393, %r392, -1048576;
mov.b64 %fd1082, {%r391, %r393};
add.s32 %r472, %r472, 1;

BB189_151:
add.f64 %fd885, %fd1082, 0d3FF0000000000000;

	rcp.approx.ftz.f64 %fd884,%fd885;

	neg.f64 %fd886, %fd885;
mov.f64 %fd887, 0d3FF0000000000000;
fma.rn.f64 %fd888, %fd886, %fd884, %fd887;
fma.rn.f64 %fd889, %fd888, %fd888, %fd888;
fma.rn.f64 %fd890, %fd889, %fd884, %fd884;
add.f64 %fd891, %fd1082, 0dBFF0000000000000;
mul.f64 %fd892, %fd891, %fd890;
fma.rn.f64 %fd893, %fd891, %fd890, %fd892;
mul.f64 %fd894, %fd893, %fd893;
mov.f64 %fd895, 0d3ED0EE258B7A8B04;
mov.f64 %fd896, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd897, %fd896, %fd894, %fd895;
mov.f64 %fd898, 0d3EF3B2669F02676F;
fma.rn.f64 %fd899, %fd897, %fd894, %fd898;
mov.f64 %fd900, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd901, %fd899, %fd894, %fd900;
mov.f64 %fd902, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd903, %fd901, %fd894, %fd902;
mov.f64 %fd904, 0d3F624924923BE72D;
fma.rn.f64 %fd905, %fd903, %fd894, %fd904;
mov.f64 %fd906, 0d3F8999999999A3C4;
fma.rn.f64 %fd907, %fd905, %fd894, %fd906;
mov.f64 %fd908, 0d3FB5555555555554;
fma.rn.f64 %fd909, %fd907, %fd894, %fd908;
sub.f64 %fd910, %fd891, %fd893;
add.f64 %fd911, %fd910, %fd910;
neg.f64 %fd912, %fd893;
fma.rn.f64 %fd913, %fd912, %fd891, %fd911;
mul.f64 %fd914, %fd890, %fd913;
mul.f64 %fd915, %fd894, %fd909;
fma.rn.f64 %fd916, %fd915, %fd893, %fd914;
xor.b32 %r394, %r472, -2147483648;
mov.u32 %r395, 1127219200;
mov.b64 %fd917, {%r394, %r395};
mov.u32 %r396, -2147483648;
mov.b64 %fd918, {%r396, %r395};
sub.f64 %fd919, %fd917, %fd918;
mov.f64 %fd920, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd921, %fd919, %fd920, %fd893;
neg.f64 %fd922, %fd919;
fma.rn.f64 %fd923, %fd922, %fd920, %fd921;
sub.f64 %fd924, %fd923, %fd893;
sub.f64 %fd925, %fd916, %fd924;
mov.f64 %fd926, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd927, %fd919, %fd926, %fd925;
add.f64 %fd1083, %fd921, %fd927;
bra.uni BB189_152;

BB189_148:
mov.f64 %fd882, 0d7FF0000000000000;
fma.rn.f64 %fd883, %fd185, %fd882, %fd882;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r387}, %fd185;
}
mov.b32 %f15, %r387;
setp.eq.f32	%p92, %f15, 0f00000000;
selp.f64	%fd1083, 0dFFF0000000000000, %fd883, %p92;

BB189_152:
sub.f64 %fd928, %fd1083, %fd183;
mul.f64 %fd1059, %fd182, %fd928;

BB189_153:
mov.f64 %fd1058, %fd1059;
add.s32 %r473, %r473, 1;

BB189_154:

BB189_155:
mov.f64 %fd1057, %fd1058;
mov.f64 %fd1056, %fd1054;
mov.f64 %fd1052, %fd1050;
mov.f64 %fd1048, %fd1046;
mov.f64 %fd1044, %fd1042;
mov.f64 %fd1040, %fd1038;
mov.f64 %fd1036, %fd1035;
and.b16 %rs9, %rs27, 255;
setp.eq.s16	%p94, %rs9, 0;
@%p94 bra BB189_157;
bra.uni BB189_156;

BB189_157:
mul.wide.u32 %rd117, %r473, 8;
add.s64 %rd118, %rd117, 34359738360;
shr.u64 %rd119, %rd118, 3;
cvt.u32.u64	%r397, %rd119;
setp.gt.s32	%p102, %r397, 0;
add.f64 %fd942, %fd1036, %fd1040;
selp.f64	%fd943, %fd942, %fd1036, %p102;
setp.gt.s32	%p103, %r397, 1;
add.f64 %fd944, %fd943, %fd1044;
selp.f64	%fd945, %fd944, %fd943, %p103;
setp.gt.s32	%p104, %r397, 2;
add.f64 %fd946, %fd945, %fd1048;
selp.f64	%fd947, %fd946, %fd945, %p104;
setp.gt.s32	%p105, %r397, 3;
add.f64 %fd948, %fd947, %fd1052;
selp.f64	%fd949, %fd948, %fd947, %p105;
setp.gt.s32	%p106, %r397, 4;
add.f64 %fd950, %fd949, %fd1056;
selp.f64	%fd951, %fd950, %fd949, %p106;
setp.gt.s32	%p107, %r397, 5;
add.f64 %fd952, %fd951, %fd1057;
selp.f64	%fd1084, %fd952, %fd951, %p107;
bra.uni BB189_158;

BB189_156:
setp.gt.s32	%p95, %r473, 0;
add.f64 %fd929, %fd1084, %fd1036;
selp.f64	%fd930, %fd929, %fd1084, %p95;
add.f64 %fd931, %fd930, %fd1040;
setp.gt.s32	%p96, %r473, 1;
selp.f64	%fd932, %fd931, %fd930, %p96;
add.f64 %fd933, %fd932, %fd1044;
setp.gt.s32	%p97, %r473, 2;
selp.f64	%fd934, %fd933, %fd932, %p97;
add.f64 %fd935, %fd934, %fd1048;
setp.gt.s32	%p98, %r473, 3;
selp.f64	%fd936, %fd935, %fd934, %p98;
add.f64 %fd937, %fd936, %fd1052;
setp.gt.s32	%p99, %r473, 4;
selp.f64	%fd938, %fd937, %fd936, %p99;
add.f64 %fd939, %fd938, %fd1056;
setp.gt.s32	%p100, %r473, 5;
selp.f64	%fd940, %fd939, %fd938, %p100;
add.f64 %fd941, %fd940, %fd1057;
setp.gt.s32	%p101, %r473, 6;
selp.f64	%fd1084, %fd941, %fd940, %p101;

BB189_158:
add.s64 %rd201, %rd201, 7168;
add.s32 %r416, %r416, 896;
setp.lt.s32	%p108, %r416, %r15;
mov.u16 %rs28, 1;
mov.u16 %rs27, %rs28;
@%p108 bra BB189_14;

BB189_159:
bar.sync 0;
setp.ne.s32	%p140, %r2, 0;
@%p140 bra BB189_180;

ld.shared.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8];
mov.u64 %rd207, %rd35;
mov.u64 %rd202, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd209, %rd202;
setp.eq.s64	%p110, %rd35, %rd209;
@%p110 bra BB189_164;

mov.u64 %rd208, %rd207;

BB189_162:
mov.u64 %rd204, %rd209;
mov.u64 %rd207, %rd208;
mov.u64 %rd208, %rd204;
ld.shared.u8 %rs12, [%rd202];
and.b16 %rs13, %rs12, 1;
setp.eq.b16	%p111, %rs13, 1;
not.pred %p112, %p111;
ld.shared.u64 %rd40, [%rd202];
setp.lt.u64	%p113, %rd40, 2048;
or.pred %p114, %p112, %p113;
@!%p114 bra BB189_164;
bra.uni BB189_163;

BB189_163:
shr.u64 %rd122, %rd40, 1;
add.s64 %rd123, %rd202, %rd122;
add.s64 %rd202, %rd123, 16;
add.s64 %rd124, %rd208, %rd122;
add.s64 %rd209, %rd124, 16;
setp.ne.s64	%p115, %rd209, %rd35;
mov.u64 %rd207, %rd208;
@%p115 bra BB189_162;

BB189_164:
setp.eq.s64	%p117, %rd207, %rd35;
mov.pred %p141, 0;
@%p117 bra BB189_166;

ld.u64 %rd126, [%rd207];
shr.u64 %rd127, %rd126, 1;
add.s64 %rd128, %rd207, %rd127;
add.s64 %rd213, %rd128, 16;
setp.ne.s64	%p141, %rd213, %rd35;

BB189_166:
@%p141 bra BB189_172;
bra.uni BB189_167;

BB189_172:
ld.u64 %rd51, [%rd213];
and.b64 %rd143, %rd51, -32;
setp.eq.s64	%p121, %rd143, 2048;
cvt.u16.u64	%rs29, %rd51;
@%p121 bra BB189_175;

add.s64 %rd52, %rd213, 16;
ld.u64 %rd144, [%rd213+1040];
and.b64 %rd145, %rd144, 1;
add.s64 %rd146, %rd51, -2080;
and.b64 %rd147, %rd146, -2;
or.b64 %rd148, %rd145, %rd147;
st.u64 [%rd213+1040], %rd148;
st.u64 [%rd213+1048], %rd213;
cvt.u16.u64	%rs15, %rd146;
or.b16 %rs16, %rs15, 1;
and.b64 %rd149, %rd51, 1;
or.b64 %rd150, %rd149, 2048;
st.u64 [%rd213], %rd150;
st.u8 [%rd213+1040], %rs16;
ld.u64 %rd151, [%rd213+1040];
shr.u64 %rd53, %rd151, 1;
add.s64 %rd152, %rd53, %rd52;
add.s64 %rd153, %rd152, 1040;
ld.shared.u64 %rd154, [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8];
setp.eq.s64	%p122, %rd153, %rd154;
cvt.u16.u64	%rs17, %rd51;
and.b16 %rs29, %rs17, 1;
@%p122 bra BB189_175;

add.s64 %rd155, %rd52, 1024;
st.u64 [%rd152+1048], %rd155;
ld.u8 %rs29, [%rd213];

BB189_175:
and.b16 %rs18, %rs29, 254;
st.u8 [%rd213], %rs18;
bra.uni BB189_176;

BB189_167:
mov.u64 %rd130, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd131, %rd130;
sub.s64 %rd132, %rd35, %rd131;
add.s64 %rd133, %rd132, 1040;
ld.shared.u64 %rd134, [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+16];
setp.gt.u64	%p118, %rd133, %rd134;
mov.u64 %rd211, -1;
mov.u64 %rd212, %rd35;
@%p118 bra BB189_169;

add.s64 %rd46, %rd35, 1040;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8], %rd46;
mov.u64 %rd211, %rd46;
mov.u64 %rd212, %rd46;

BB189_169:
mov.u64 %rd47, %rd212;
setp.eq.s64	%p119, %rd211, -1;
@%p119 bra BB189_171;

mov.u64 %rd135, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd136, %rd135;
sub.s64 %rd137, %rd35, %rd136;
add.s64 %rd138, %rd135, %rd137;
ld.shared.u64 %rd139, [%rd138];
and.b64 %rd140, %rd139, 1;
or.b64 %rd141, %rd140, 2048;
st.shared.u64 [%rd138], %rd141;
st.shared.u64 [%rd138+8], %rd207;
mov.u16 %rs14, 0;
st.shared.u8 [%rd138], %rs14;

BB189_171:
mov.u64 %rd213, %rd35;
setp.eq.s64	%p120, %rd35, %rd47;
mov.u64 %rd214, 0;
@%p120 bra BB189_177;

BB189_176:
add.s64 %rd214, %rd213, 16;

BB189_177:
mov.u64 %rd215, %rd214;
setp.ne.s64	%p123, %rd214, 0;
@%p123 bra BB189_179;

mov.u64 %rd157, 1024;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd157;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd215, [retval0+0];


	}

BB189_179:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_201319_33_non_const_s_result], %rd215;

BB189_180:
bar.sync 0;
ld.shared.u64 %rd60, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_201319_33_non_const_s_result];
mul.wide.s32 %rd158, %r2, 8;
add.s64 %rd61, %rd60, %rd158;
setp.eq.s16	%p124, %rs28, 0;
@%p124 bra BB189_182;

st.f64 [%rd61], %fd1084;

BB189_182:
bar.sync 0;
mov.u32 %r399, 128;
min.s32 %r173, %r15, %r399;
setp.lt.s32	%p125, %r173, 2;
@%p125 bra BB189_187;

not.b32 %r174, %r2;
mov.u32 %r474, %r173;

BB189_184:
mov.u32 %r175, %r474;
shr.s32 %r176, %r175, 1;
setp.ge.s32	%p126, %r2, %r176;
@%p126 bra BB189_186;

add.s32 %r401, %r175, %r174;
mul.wide.s32 %rd159, %r401, 8;
add.s64 %rd160, %rd60, %rd159;
ld.f64 %fd953, [%rd160];
ld.f64 %fd954, [%rd61];
add.f64 %fd955, %fd954, %fd953;
st.f64 [%rd61], %fd955;

BB189_186:
bar.sync 0;
sub.s32 %r177, %r175, %r176;
setp.gt.s32	%p127, %r177, 1;
mov.u32 %r474, %r177;
@%p127 bra BB189_184;

BB189_187:
bar.sync 0;
setp.lt.s32	%p128, %r173, 1;
@%p128 bra BB189_189;

ld.f64 %fd956, [%rd60];
add.f64 %fd1085, %fd1085, %fd956;

BB189_189:
setp.eq.s32	%p3, %r2, 0;
bar.sync 0;
@!%p3 bra BB189_205;
bra.uni BB189_190;

BB189_190:

	{ 
.reg .pred p; 
isspacep.shared p, %rd60; 
selp.u32 %r403, 1, 0, p; 
} 


	setp.eq.s32	%p129, %r403, 0;
@%p129 bra BB189_204;

mov.u64 %rd162, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd163, %rd162;
sub.s64 %rd62, %rd60, %rd163;
setp.eq.s64	%p130, %rd60, 0;
@%p130 bra BB189_205;

add.s64 %rd164, %rd62, -16;
add.s64 %rd166, %rd162, %rd164;
add.s64 %rd64, %rd163, %rd164;
ld.shared.u8 %rs19, [%rd166];
or.b16 %rs20, %rs19, 1;
st.shared.u8 [%rd166], %rs20;
ld.shared.u64 %rd65, [%rd166+8];
setp.eq.s64	%p131, %rd65, 0;
mov.u64 %rd219, %rd64;
@%p131 bra BB189_198;

mov.u64 %rd66, %rd64;
ld.u8 %rs21, [%rd65];
and.b16 %rs22, %rs21, 1;
setp.eq.b16	%p132, %rs22, 1;
mov.u64 %rd219, %rd66;
@!%p132 bra BB189_198;
bra.uni BB189_194;

BB189_194:
ld.u64 %rd68, [%rd65];
shr.u64 %rd69, %rd68, 1;
add.s64 %rd70, %rd65, 16;
add.s64 %rd71, %rd70, %rd69;
ld.shared.u64 %rd168, [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8];
setp.eq.s64	%p133, %rd71, %rd168;
mov.u64 %rd219, %rd65;
@%p133 bra BB189_198;

ld.u8 %rs23, [%rd71];
and.b16 %rs24, %rs23, 1;
setp.eq.b16	%p134, %rs24, 1;
mov.u64 %rd216, %rd65;
mov.u64 %rd219, %rd216;
@!%p134 bra BB189_198;
bra.uni BB189_196;

BB189_196:
ld.u64 %rd169, [%rd71];
shr.u64 %rd170, %rd169, 1;
add.s64 %rd171, %rd170, %rd69;
add.s64 %rd172, %rd171, 16;
shl.b64 %rd173, %rd172, 1;
and.b64 %rd174, %rd68, 1;
or.b64 %rd175, %rd173, %rd174;
st.u64 [%rd65], %rd175;
and.b64 %rd72, %rd172, 9223372036854775807;
add.s64 %rd176, %rd70, %rd72;
ld.shared.u64 %rd177, [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8];
setp.eq.s64	%p135, %rd176, %rd177;
mov.u64 %rd217, %rd65;
mov.u64 %rd219, %rd217;
@%p135 bra BB189_198;

add.s64 %rd178, %rd72, %rd70;
st.u64 [%rd178+8], %rd65;
mov.u64 %rd219, %rd65;

BB189_198:
ld.u64 %rd75, [%rd219];
shr.u64 %rd76, %rd75, 1;
add.s64 %rd77, %rd219, 16;
add.s64 %rd78, %rd77, %rd76;
ld.shared.u64 %rd179, [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8];
setp.eq.s64	%p136, %rd78, %rd179;
@%p136 bra BB189_202;

ld.u8 %rs25, [%rd78];
and.b16 %rs26, %rs25, 1;
setp.eq.b16	%p137, %rs26, 1;
@!%p137 bra BB189_205;
bra.uni BB189_200;

BB189_200:
ld.u64 %rd180, [%rd78];
shr.u64 %rd181, %rd180, 1;
add.s64 %rd182, %rd181, %rd76;
add.s64 %rd183, %rd182, 16;
shl.b64 %rd184, %rd183, 1;
and.b64 %rd185, %rd75, 1;
or.b64 %rd186, %rd184, %rd185;
st.u64 [%rd219], %rd186;
and.b64 %rd79, %rd183, 9223372036854775807;
add.s64 %rd187, %rd77, %rd79;
ld.shared.u64 %rd188, [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8];
setp.eq.s64	%p138, %rd187, %rd188;
@%p138 bra BB189_205;

add.s64 %rd189, %rd79, %rd77;
st.u64 [%rd189+8], %rd219;
bra.uni BB189_205;

BB189_204:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd60;
call.uni 
free, 
(
param0
);


	}

BB189_205:
bar.sync 0;
@!%p3 bra BB189_207;
bra.uni BB189_206;

BB189_206:
mov.u64 %rd195, _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_18transform_iteratorINS_6detail16zipped_binary_opId10kl_functorIddEEENS_12zip_iteratorINSG_INS_10device_ptrIdEESR_NS_9null_typeESS_SS_SS_SS_SS_SS_SS_EEEEdNS_11use_defaultEEENS2_21aligned_decompositionIlEENSK_15normal_iteratorINS_7pointerIdNS2_3tagESV_SV_EEEEdNS_4plusIdEESS_SS_SS_SS_EEEEEEEEvT0__param_0;
ld.param.u64 %rd194, [%rd195+80];
ld.param.u32 %r408, [%rd195+124];
mov.u32 %r407, %ctaid.x;
add.s32 %r406, %r407, %r408;
cvt.s64.s32	%rd193, %r406;
shl.b64 %rd192, %rd193, 3;
cvta.to.global.u64 %rd191, %rd194;
add.s64 %rd190, %rd191, %rd192;
st.global.f64 [%rd190], %fd1085;

BB189_207:
ret;

BB189_202:
setp.lt.u64	%p139, %rd78, %rd219;
@%p139 bra BB189_205;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8], %rd219;
bra.uni BB189_205;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .f64 %fd<2>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEEjSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB190_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+16], %rd12;

BB190_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB190_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 3;

BB190_4:
ld.global.f64 %fd1, [%rd20];
st.global.f64 [%rd19], %fd1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB190_4;

BB190_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .f64 %fd<2>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEEPdNS_9null_typeESN_SN_SN_SN_SN_SN_SN_EEEENS_6detail16wrapped_functionINSQ_23unary_transform_functorINS_8identityIdEEEEvEElSN_SN_SN_SN_SN_SN_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB191_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+16], %rd19;

BB191_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB191_4;

BB191_3:
ld.global.f64 %fd1, [%rd26];
st.global.f64 [%rd25], %fd1;
shl.b64 %rd23, %rd4, 3;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB191_3;

BB191_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .f64 %fd<2>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEEjSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB192_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+16], %rd12;

BB192_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB192_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 3;

BB192_4:
ld.global.f64 %fd1, [%rd20];
st.global.f64 [%rd19], %fd1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB192_4;

BB192_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .f64 %fd<2>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_IPKdNS_7pointerIdNS2_3tagENS_11use_defaultESO_EENS_9null_typeESQ_SQ_SQ_SQ_SQ_SQ_SQ_EEEENS_6detail16wrapped_functionINST_23unary_transform_functorINS_8identityIdEEEEvEElSQ_SQ_SQ_SQ_SQ_SQ_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB193_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+16], %rd19;

BB193_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB193_4;

BB193_3:
ld.global.f64 %fd1, [%rd26];
st.global.f64 [%rd25], %fd1;
shl.b64 %rd23, %rd4, 3;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB193_3;

BB193_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIdNS2_3tagENS_11use_defaultESN_EEEESP_SP_NS_4plusIdEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIdNS2_3tagENS_11use_defaultESN_EEEESP_SP_NS_4plusIdEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0[72]
)
.maxntid 128, 1, 1
{
.reg .pred %p<64>;
.reg .b16 %rs<48>;
.reg .b32 %r<68>;
.reg .f64 %fd<82>;
.reg .b64 %rd<164>;


ld.param.v2.u32 {%r33, %r34}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIdNS2_3tagENS_11use_defaultESN_EEEESP_SP_NS_4plusIdEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+56];
ld.param.u64 %rd56, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIdNS2_3tagENS_11use_defaultESN_EEEESP_SP_NS_4plusIdEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd55, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIdNS2_3tagENS_11use_defaultESN_EEEESP_SP_NS_4plusIdEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p5, %r1, 0;
mov.u64 %rd58, _ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE;
cvta.shared.u64 %rd59, %rd58;
setp.eq.s64	%p6, %rd59, 0;
or.pred %p7, %p5, %p6;
@%p7 bra BB194_2;

cvt.s64.s32	%rd60, %r33;
mov.u32 %r37, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE], %r37;
mov.u64 %rd61, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd62, %rd61;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8], %rd62;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+16], %rd60;

BB194_2:
mov.u64 %rd145, %rd55;
cvta.to.global.u64 %rd3, %rd56;
bar.sync 0;
ld.global.f64 %fd81, [%rd3+-8];
add.s64 %rd4, %rd56, -8;
sub.s64 %rd63, %rd4, %rd55;
shr.u64 %rd64, %rd63, 3;
cvt.u32.u64	%r2, %rd64;
mov.u16 %rs46, 0;
setp.lt.s32	%p8, %r2, 1;
@%p8 bra BB194_24;

cvta.to.global.u64 %rd65, %rd55;
mul.wide.s32 %rd66, %r1, 8;
add.s64 %rd144, %rd65, %rd66;
mov.u16 %rs45, 0;
mov.u32 %r65, 0;

BB194_4:
sub.s64 %rd67, %rd4, %rd145;
shr.u64 %rd68, %rd67, 3;
cvt.u32.u64	%r39, %rd68;
setp.lt.s32	%p9, %r39, 896;
mov.u32 %r40, 896;
min.s32 %r4, %r39, %r40;
@%p9 bra BB194_6;
bra.uni BB194_5;

BB194_6:
mov.u32 %r66, 0;
setp.ge.s32	%p10, %r1, %r4;
@%p10 bra BB194_8;

ld.global.f64 %fd74, [%rd144];
mov.u32 %r66, 1;

BB194_8:
add.s32 %r46, %r1, 128;
setp.ge.s32	%p11, %r46, %r4;
@%p11 bra BB194_10;

ld.global.f64 %fd75, [%rd144+1024];
add.s32 %r66, %r66, 1;

BB194_10:
add.s32 %r48, %r1, 256;
setp.ge.s32	%p12, %r48, %r4;
@%p12 bra BB194_12;

ld.global.f64 %fd76, [%rd144+2048];
add.s32 %r66, %r66, 1;

BB194_12:
add.s32 %r50, %r1, 384;
setp.ge.s32	%p13, %r50, %r4;
@%p13 bra BB194_14;

ld.global.f64 %fd77, [%rd144+3072];
add.s32 %r66, %r66, 1;

BB194_14:
add.s32 %r52, %r1, 512;
setp.ge.s32	%p14, %r52, %r4;
@%p14 bra BB194_16;

ld.global.f64 %fd78, [%rd144+4096];
add.s32 %r66, %r66, 1;

BB194_16:
add.s32 %r54, %r1, 640;
setp.ge.s32	%p15, %r54, %r4;
@%p15 bra BB194_18;

ld.global.f64 %fd79, [%rd144+5120];
add.s32 %r66, %r66, 1;

BB194_18:
add.s32 %r56, %r1, 768;
setp.ge.s32	%p16, %r56, %r4;
@%p16 bra BB194_20;

ld.global.f64 %fd73, [%rd144+6144];
add.s32 %r66, %r66, 1;
bra.uni BB194_20;

BB194_5:
ld.global.f64 %fd74, [%rd144];
ld.global.f64 %fd75, [%rd144+1024];
ld.global.f64 %fd76, [%rd144+2048];
ld.global.f64 %fd77, [%rd144+3072];
ld.global.f64 %fd78, [%rd144+4096];
ld.global.f64 %fd79, [%rd144+5120];
ld.global.f64 %fd73, [%rd144+6144];
mov.u32 %r66, 7;

BB194_20:
and.b16 %rs27, %rs45, 255;
setp.eq.s16	%p17, %rs27, 0;
@%p17 bra BB194_22;
bra.uni BB194_21;

BB194_22:
mul.wide.u32 %rd69, %r66, 8;
add.s64 %rd70, %rd69, 34359738360;
shr.u64 %rd71, %rd70, 3;
cvt.u32.u64	%r57, %rd71;
setp.gt.s32	%p25, %r57, 0;
add.f64 %fd58, %fd74, %fd75;
selp.f64	%fd59, %fd58, %fd74, %p25;
setp.gt.s32	%p26, %r57, 1;
add.f64 %fd60, %fd59, %fd76;
selp.f64	%fd61, %fd60, %fd59, %p26;
setp.gt.s32	%p27, %r57, 2;
add.f64 %fd62, %fd61, %fd77;
selp.f64	%fd63, %fd62, %fd61, %p27;
setp.gt.s32	%p28, %r57, 3;
add.f64 %fd64, %fd63, %fd78;
selp.f64	%fd65, %fd64, %fd63, %p28;
setp.gt.s32	%p29, %r57, 4;
add.f64 %fd66, %fd65, %fd79;
selp.f64	%fd67, %fd66, %fd65, %p29;
setp.gt.s32	%p30, %r57, 5;
add.f64 %fd68, %fd67, %fd73;
selp.f64	%fd80, %fd68, %fd67, %p30;
bra.uni BB194_23;

BB194_21:
setp.gt.s32	%p18, %r66, 0;
add.f64 %fd45, %fd80, %fd74;
selp.f64	%fd46, %fd45, %fd80, %p18;
add.f64 %fd47, %fd46, %fd75;
setp.gt.s32	%p19, %r66, 1;
selp.f64	%fd48, %fd47, %fd46, %p19;
add.f64 %fd49, %fd48, %fd76;
setp.gt.s32	%p20, %r66, 2;
selp.f64	%fd50, %fd49, %fd48, %p20;
add.f64 %fd51, %fd50, %fd77;
setp.gt.s32	%p21, %r66, 3;
selp.f64	%fd52, %fd51, %fd50, %p21;
add.f64 %fd53, %fd52, %fd78;
setp.gt.s32	%p22, %r66, 4;
selp.f64	%fd54, %fd53, %fd52, %p22;
add.f64 %fd55, %fd54, %fd79;
setp.gt.s32	%p23, %r66, 5;
selp.f64	%fd56, %fd55, %fd54, %p23;
add.f64 %fd57, %fd56, %fd73;
setp.gt.s32	%p24, %r66, 6;
selp.f64	%fd80, %fd57, %fd56, %p24;

BB194_23:
add.s64 %rd145, %rd145, 7168;
add.s64 %rd144, %rd144, 7168;
add.s32 %r65, %r65, 896;
setp.lt.s32	%p31, %r65, %r2;
mov.u16 %rs46, 1;
mov.u16 %rs45, %rs46;
@%p31 bra BB194_4;

BB194_24:
bar.sync 0;
@%p5 bra BB194_45;

ld.shared.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8];
mov.u64 %rd151, %rd10;
mov.u64 %rd146, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd153, %rd146;
setp.eq.s64	%p33, %rd10, %rd153;
@%p33 bra BB194_29;

mov.u64 %rd152, %rd151;

BB194_27:
mov.u64 %rd148, %rd153;
mov.u64 %rd151, %rd152;
mov.u64 %rd152, %rd148;
ld.shared.u8 %rs30, [%rd146];
and.b16 %rs31, %rs30, 1;
setp.eq.b16	%p34, %rs31, 1;
not.pred %p35, %p34;
ld.shared.u64 %rd15, [%rd146];
setp.lt.u64	%p36, %rd15, 2048;
or.pred %p37, %p35, %p36;
@!%p37 bra BB194_29;
bra.uni BB194_28;

BB194_28:
shr.u64 %rd74, %rd15, 1;
add.s64 %rd75, %rd146, %rd74;
add.s64 %rd146, %rd75, 16;
add.s64 %rd76, %rd152, %rd74;
add.s64 %rd153, %rd76, 16;
setp.ne.s64	%p38, %rd153, %rd10;
mov.u64 %rd151, %rd152;
@%p38 bra BB194_27;

BB194_29:
setp.eq.s64	%p40, %rd151, %rd10;
mov.pred %p63, 0;
@%p40 bra BB194_31;

ld.u64 %rd78, [%rd151];
shr.u64 %rd79, %rd78, 1;
add.s64 %rd80, %rd151, %rd79;
add.s64 %rd157, %rd80, 16;
setp.ne.s64	%p63, %rd157, %rd10;

BB194_31:
@%p63 bra BB194_37;
bra.uni BB194_32;

BB194_37:
ld.u64 %rd26, [%rd157];
and.b64 %rd95, %rd26, -32;
setp.eq.s64	%p44, %rd95, 2048;
cvt.u16.u64	%rs47, %rd26;
@%p44 bra BB194_40;

add.s64 %rd27, %rd157, 16;
ld.u64 %rd96, [%rd157+1040];
and.b64 %rd97, %rd96, 1;
add.s64 %rd98, %rd26, -2080;
and.b64 %rd99, %rd98, -2;
or.b64 %rd100, %rd97, %rd99;
st.u64 [%rd157+1040], %rd100;
st.u64 [%rd157+1048], %rd157;
cvt.u16.u64	%rs33, %rd98;
or.b16 %rs34, %rs33, 1;
and.b64 %rd101, %rd26, 1;
or.b64 %rd102, %rd101, 2048;
st.u64 [%rd157], %rd102;
st.u8 [%rd157+1040], %rs34;
ld.u64 %rd103, [%rd157+1040];
shr.u64 %rd28, %rd103, 1;
add.s64 %rd104, %rd28, %rd27;
add.s64 %rd105, %rd104, 1040;
ld.shared.u64 %rd106, [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8];
setp.eq.s64	%p45, %rd105, %rd106;
cvt.u16.u64	%rs35, %rd26;
and.b16 %rs47, %rs35, 1;
@%p45 bra BB194_40;

add.s64 %rd107, %rd27, 1024;
st.u64 [%rd104+1048], %rd107;
ld.u8 %rs47, [%rd157];

BB194_40:
and.b16 %rs36, %rs47, 254;
st.u8 [%rd157], %rs36;
bra.uni BB194_41;

BB194_32:
mov.u64 %rd82, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd83, %rd82;
sub.s64 %rd84, %rd10, %rd83;
add.s64 %rd85, %rd84, 1040;
ld.shared.u64 %rd86, [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+16];
setp.gt.u64	%p41, %rd85, %rd86;
mov.u64 %rd155, -1;
mov.u64 %rd156, %rd10;
@%p41 bra BB194_34;

add.s64 %rd21, %rd10, 1040;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8], %rd21;
mov.u64 %rd155, %rd21;
mov.u64 %rd156, %rd21;

BB194_34:
mov.u64 %rd22, %rd156;
setp.eq.s64	%p42, %rd155, -1;
@%p42 bra BB194_36;

mov.u64 %rd87, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd88, %rd87;
sub.s64 %rd89, %rd10, %rd88;
add.s64 %rd90, %rd87, %rd89;
ld.shared.u64 %rd91, [%rd90];
and.b64 %rd92, %rd91, 1;
or.b64 %rd93, %rd92, 2048;
st.shared.u64 [%rd90], %rd93;
st.shared.u64 [%rd90+8], %rd151;
mov.u16 %rs32, 0;
st.shared.u8 [%rd90], %rs32;

BB194_36:
mov.u64 %rd157, %rd10;
setp.eq.s64	%p43, %rd10, %rd22;
mov.u64 %rd158, 0;
@%p43 bra BB194_42;

BB194_41:
add.s64 %rd158, %rd157, 16;

BB194_42:
mov.u64 %rd159, %rd158;
setp.ne.s64	%p46, %rd158, 0;
@%p46 bra BB194_44;

mov.u64 %rd109, 1024;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd109;
.param .b64 retval0;
call.uni (retval0), 
malloc, 
(
param0
);
ld.param.b64	%rd159, [retval0+0];


	}

BB194_44:
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_201319_33_non_const_s_result], %rd159;

BB194_45:
bar.sync 0;
ld.shared.u64 %rd35, [_ZN6thrust6system4cuda6detail5bulk_6mallocINS3_16concurrent_groupINS3_5agentILm7EEELm128EEEEEPvRT_m$__cuda_local_var_201319_33_non_const_s_result];
mul.wide.s32 %rd110, %r1, 8;
add.s64 %rd36, %rd35, %rd110;
setp.eq.s16	%p47, %rs46, 0;
@%p47 bra BB194_47;

st.f64 [%rd36], %fd80;

BB194_47:
bar.sync 0;
mov.u32 %r59, 128;
min.s32 %r20, %r2, %r59;
setp.lt.s32	%p48, %r20, 2;
@%p48 bra BB194_52;

not.b32 %r21, %r1;
mov.u32 %r67, %r20;

BB194_49:
mov.u32 %r22, %r67;
shr.s32 %r23, %r22, 1;
setp.ge.s32	%p49, %r1, %r23;
@%p49 bra BB194_51;

add.s32 %r61, %r22, %r21;
mul.wide.s32 %rd111, %r61, 8;
add.s64 %rd112, %rd35, %rd111;
ld.f64 %fd69, [%rd112];
ld.f64 %fd70, [%rd36];
add.f64 %fd71, %fd70, %fd69;
st.f64 [%rd36], %fd71;

BB194_51:
bar.sync 0;
sub.s32 %r24, %r22, %r23;
setp.gt.s32	%p50, %r24, 1;
mov.u32 %r67, %r24;
@%p50 bra BB194_49;

BB194_52:
bar.sync 0;
setp.lt.s32	%p51, %r20, 1;
@%p51 bra BB194_54;

ld.f64 %fd72, [%rd35];
add.f64 %fd81, %fd81, %fd72;

BB194_54:
setp.eq.s32	%p3, %r1, 0;
bar.sync 0;
@!%p3 bra BB194_70;
bra.uni BB194_55;

BB194_55:

	{ 
.reg .pred p; 
isspacep.shared p, %rd35; 
selp.u32 %r63, 1, 0, p; 
} 


	setp.eq.s32	%p52, %r63, 0;
@%p52 bra BB194_69;

mov.u64 %rd114, _ZN6thrust6system4cuda6detail5bulk_7s_beginE;
cvta.shared.u64 %rd115, %rd114;
sub.s64 %rd37, %rd35, %rd115;
setp.eq.s64	%p53, %rd35, 0;
@%p53 bra BB194_70;

add.s64 %rd116, %rd37, -16;
add.s64 %rd118, %rd114, %rd116;
add.s64 %rd39, %rd115, %rd116;
ld.shared.u8 %rs37, [%rd118];
or.b16 %rs38, %rs37, 1;
st.shared.u8 [%rd118], %rs38;
ld.shared.u64 %rd40, [%rd118+8];
setp.eq.s64	%p54, %rd40, 0;
mov.u64 %rd163, %rd39;
@%p54 bra BB194_63;

mov.u64 %rd41, %rd39;
ld.u8 %rs39, [%rd40];
and.b16 %rs40, %rs39, 1;
setp.eq.b16	%p55, %rs40, 1;
mov.u64 %rd163, %rd41;
@!%p55 bra BB194_63;
bra.uni BB194_59;

BB194_59:
ld.u64 %rd43, [%rd40];
shr.u64 %rd44, %rd43, 1;
add.s64 %rd45, %rd40, 16;
add.s64 %rd46, %rd45, %rd44;
ld.shared.u64 %rd120, [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8];
setp.eq.s64	%p56, %rd46, %rd120;
mov.u64 %rd163, %rd40;
@%p56 bra BB194_63;

ld.u8 %rs41, [%rd46];
and.b16 %rs42, %rs41, 1;
setp.eq.b16	%p57, %rs42, 1;
mov.u64 %rd160, %rd40;
mov.u64 %rd163, %rd160;
@!%p57 bra BB194_63;
bra.uni BB194_61;

BB194_61:
ld.u64 %rd121, [%rd46];
shr.u64 %rd122, %rd121, 1;
add.s64 %rd123, %rd122, %rd44;
add.s64 %rd124, %rd123, 16;
shl.b64 %rd125, %rd124, 1;
and.b64 %rd126, %rd43, 1;
or.b64 %rd127, %rd125, %rd126;
st.u64 [%rd40], %rd127;
and.b64 %rd47, %rd124, 9223372036854775807;
add.s64 %rd128, %rd45, %rd47;
ld.shared.u64 %rd129, [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8];
setp.eq.s64	%p58, %rd128, %rd129;
mov.u64 %rd161, %rd40;
mov.u64 %rd163, %rd161;
@%p58 bra BB194_63;

add.s64 %rd130, %rd47, %rd45;
st.u64 [%rd130+8], %rd40;
mov.u64 %rd163, %rd40;

BB194_63:
ld.u64 %rd50, [%rd163];
shr.u64 %rd51, %rd50, 1;
add.s64 %rd52, %rd163, 16;
add.s64 %rd53, %rd52, %rd51;
ld.shared.u64 %rd131, [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8];
setp.eq.s64	%p59, %rd53, %rd131;
@%p59 bra BB194_67;

ld.u8 %rs43, [%rd53];
and.b16 %rs44, %rs43, 1;
setp.eq.b16	%p60, %rs44, 1;
@!%p60 bra BB194_70;
bra.uni BB194_65;

BB194_65:
ld.u64 %rd132, [%rd53];
shr.u64 %rd133, %rd132, 1;
add.s64 %rd134, %rd133, %rd51;
add.s64 %rd135, %rd134, 16;
shl.b64 %rd136, %rd135, 1;
and.b64 %rd137, %rd50, 1;
or.b64 %rd138, %rd136, %rd137;
st.u64 [%rd163], %rd138;
and.b64 %rd54, %rd135, 9223372036854775807;
add.s64 %rd139, %rd52, %rd54;
ld.shared.u64 %rd140, [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8];
setp.eq.s64	%p61, %rd139, %rd140;
@%p61 bra BB194_70;

add.s64 %rd141, %rd54, %rd52;
st.u64 [%rd141+8], %rd163;
bra.uni BB194_70;

BB194_69:

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd35;
call.uni 
free, 
(
param0
);


	}

BB194_70:
bar.sync 0;
@!%p3 bra BB194_72;
bra.uni BB194_71;

BB194_71:
ld.param.u64 %rd143, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj128ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm7EEELm128EEELm0EEENS4_7closureINS2_13reduce_detail17reduce_partitionsENS_5tupleINS4_6cursorILj1EEENS_6detail15normal_iteratorINS_7pointerIdNS2_3tagENS_11use_defaultESN_EEEESP_SP_NS_4plusIdEENS_9null_typeESS_SS_SS_SS_EEEEEEEEvT0__param_0+32];
cvta.to.global.u64 %rd142, %rd143;
st.global.f64 [%rd142], %fd81;

BB194_72:
ret;

BB194_67:
setp.lt.u64	%p62, %rd53, %rd163;
@%p62 bra BB194_70;

st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8], %rd163;
bra.uni BB194_70;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[72]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<27>;
.reg .f64 %fd<2>;
.reg .b64 %rd<21>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+48];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+36];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd8, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEEjSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd10, _ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE;
cvta.shared.u64 %rd11, %rd10;
setp.eq.s64	%p2, %rd11, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB195_2;

cvt.s64.s32	%rd12, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE], %r24;
mov.u64 %rd13, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd14, %rd13;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8], %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+16], %rd12;

BB195_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB195_5;

cvta.to.global.u64 %rd15, %rd8;
cvta.to.global.u64 %rd16, %rd9;
mul.wide.u32 %rd17, %r26, 8;
add.s64 %rd20, %rd15, %rd17;
add.s64 %rd19, %rd16, %rd17;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd18, %rd3, 3;

BB195_4:
ld.global.f64 %fd1, [%rd20];
st.global.f64 [%rd19], %fd1;
add.s64 %rd20, %rd20, %rd18;
add.s64 %rd19, %rd19, %rd18;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p5, %r26, %r10;
@%p5 bra BB195_4;

BB195_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0[80]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<12>;
.reg .b32 %r<22>;
.reg .f64 %fd<2>;
.reg .b64 %rd<27>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+64];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+56];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+72];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+24];
ld.param.u64 %rd14, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_7pointerIdNS2_3tagENS_11use_defaultESM_EEPdNS_9null_typeESP_SP_SP_SP_SP_SP_SP_EEEENS_6detail16wrapped_functionINSS_23unary_transform_functorINS_8identityIdEEEEvEElSP_SP_SP_SP_SP_SP_EEEEEEEEvT0__param_0+16];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd17, _ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE;
cvta.shared.u64 %rd18, %rd17;
setp.eq.s64	%p2, %rd18, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB196_2;

cvt.s64.s32	%rd19, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE], %r18;
mov.u64 %rd20, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd21, %rd20;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8], %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+16], %rd19;

BB196_2:
cvta.to.global.u64 %rd1, %rd14;
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd24, %r21;
mul.wide.s32 %rd22, %r21, 8;
add.s64 %rd26, %rd1, %rd22;
add.s64 %rd25, %rd2, %rd22;
setp.ge.s64	%p4, %rd24, %rd16;
@%p4 bra BB196_4;

BB196_3:
ld.global.f64 %fd1, [%rd26];
st.global.f64 [%rd25], %fd1;
shl.b64 %rd23, %rd4, 3;
add.s64 %rd26, %rd26, %rd23;
add.s64 %rd25, %rd25, %rd23;
add.s64 %rd24, %rd24, %rd4;
setp.lt.s64	%p5, %rd24, %rd16;
@%p5 bra BB196_3;

BB196_4:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIdEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIdEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[96]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<19>;
.reg .b32 %r<27>;
.reg .f64 %fd<10>;
.reg .b64 %rd<22>;


ld.param.v2.u32 {%r18, %r19}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIdEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r20, %r21}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIdEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
ld.param.u32 %r17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIdEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+88];
ld.param.u32 %r10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIdEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.f64 %fd4, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIdEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.f64 %fd3, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIdEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd10, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIdEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd9, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIdEEEvEEjSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd11, _ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE;
cvta.shared.u64 %rd12, %rd11;
setp.eq.s64	%p2, %rd12, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB197_2;

cvt.s64.s32	%rd13, %r21;
mov.u32 %r24, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE], %r24;
mov.u64 %rd14, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd15, %rd14;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8], %rd15;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+16], %rd13;

BB197_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r25, %ctaid.x;
add.s32 %r5, %r25, %r17;
bar.sync 0;
mul.lo.s32 %r6, %r4, %r18;
mad.lo.s32 %r26, %r5, %r4, %r1;
setp.ge.u32	%p4, %r26, %r10;
@%p4 bra BB197_5;

cvta.to.global.u64 %rd16, %rd9;
cvta.to.global.u64 %rd17, %rd10;
mul.wide.u32 %rd18, %r26, 8;
add.s64 %rd21, %rd16, %rd18;
add.s64 %rd20, %rd17, %rd18;
cvt.u64.u32	%rd3, %r6;
shl.b64 %rd19, %rd3, 3;

BB197_4:
ld.global.f64 %fd5, [%rd21];
setp.gt.f64	%p5, %fd5, 0d0000000000000000;
mul.f64 %fd6, %fd3, %fd5;
mul.f64 %fd7, %fd4, %fd6;
neg.f64 %fd8, %fd7;
selp.f64	%fd9, %fd8, 0d0000000000000000, %p5;
st.global.f64 [%rd20], %fd9;
add.s64 %rd21, %rd21, %rd19;
add.s64 %rd20, %rd20, %rd19;
add.s32 %r26, %r26, %r6;
setp.lt.u32	%p6, %r26, %r10;
@%p6 bra BB197_4;

BB197_5:
ret;
}


.visible .entry _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIdEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0_(
.param .align 8 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIdEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0[96]
)
{
.reg .pred %p<7>;
.reg .b16 %rs<11>;
.reg .b32 %r<22>;
.reg .f64 %fd<10>;
.reg .b64 %rd<28>;


ld.param.v2.u32 {%r12, %r13}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIdEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+80];
ld.param.v2.u32 {%r14, %r15}, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIdEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+72];
ld.param.u32 %r11, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIdEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+88];
ld.param.u64 %rd17, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIdEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+56];
ld.param.f64 %fd4, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIdEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+48];
ld.param.f64 %fd3, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIdEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+40];
ld.param.u64 %rd16, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIdEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+32];
ld.param.u64 %rd15, [_ZN6thrust6system4cuda6detail5bulk_6detail15launch_by_valueILj0ENS4_9cuda_taskINS3_14parallel_groupINS3_16concurrent_groupINS3_5agentILm1EEELm0EEELm0EEENS4_7closureINS2_17for_each_n_detail15for_each_kernelENS_5tupleINS4_6cursorILj0EEENS_12zip_iteratorINSG_INS_10device_ptrIdEESL_SL_NS_9null_typeESM_SM_SM_SM_SM_SM_EEEENS_6detail16wrapped_functionINSP_24binary_transform_functorI26kl_updateGradInput_functorIdEEEvEElSM_SM_SM_SM_SM_SM_EEEEEEEEvT0__param_0+24];
mov.u32 %r1, %tid.x;
setp.ne.s32	%p1, %r1, 0;
mov.u64 %rd18, _ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE;
cvta.shared.u64 %rd19, %rd18;
setp.eq.s64	%p2, %rd19, 0;
or.pred %p3, %p1, %p2;
@%p3 bra BB198_2;

cvt.s64.s32	%rd20, %r15;
mov.u32 %r18, 0;
st.shared.u32 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE], %r18;
mov.u64 %rd21, _ZN6thrust6system4cuda6detail5bulk_6detail20s_data_segment_beginE;
cvta.shared.u64 %rd22, %rd21;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+8], %rd22;
st.shared.u64 [_ZN6thrust6system4cuda6detail5bulk_6detail77_GLOBAL__N__53_tmpxft_00004443_00000000_7_DistKLDivCriterion_cpp1_ii_f9cba8e019s_on_chip_allocatorE+16], %rd20;

BB198_2:
cvta.to.global.u64 %rd1, %rd15;
cvta.to.global.u64 %rd2, %rd16;
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
add.s32 %r4, %r19, %r11;
bar.sync 0;
mul.lo.s32 %r20, %r3, %r12;
cvt.s64.s32	%rd4, %r20;
mad.lo.s32 %r21, %r4, %r3, %r1;
cvt.s64.s32	%rd25, %r21;
mul.wide.s32 %rd23, %r21, 8;
add.s64 %rd27, %rd1, %rd23;
add.s64 %rd26, %rd2, %rd23;
setp.ge.s64	%p4, %rd25, %rd17;
@%p4 bra BB198_4;

BB198_3:
ld.global.f64 %fd5, [%rd27];
setp.gt.f64	%p5, %fd5, 0d0000000000000000;
mul.f64 %fd6, %fd3, %fd5;
mul.f64 %fd7, %fd4, %fd6;
neg.f64 %fd8, %fd7;
selp.f64	%fd9, %fd8, 0d0000000000000000, %p5;
st.global.f64 [%rd26], %fd9;
shl.b64 %rd24, %rd4, 3;
add.s64 %rd27, %rd27, %rd24;
add.s64 %rd26, %rd26, %rd24;
add.s64 %rd25, %rd25, %rd4;
setp.lt.s64	%p6, %rd25, %rd17;
@%p6 bra BB198_3;

BB198_4:
ret;
}


