Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov 24 10:51:39 2023
| Host         : CTRL-ALT-DEL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.167        0.000                      0                  316        0.190        0.000                      0                  316        3.000        0.000                       0                   167  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_pix_VGA_Clock   {0.000 19.841}     39.683          25.200          
  clkfbout_VGA_Clock  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_pix_VGA_Clock        33.167        0.000                      0                  316        0.190        0.000                      0                  316       19.341        0.000                       0                   163  
  clkfbout_VGA_Clock                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100m }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_pix_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_pix_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_pix_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_pix_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_pix_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_pix_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pix_VGA_Clock
  To Clock:  clk_pix_VGA_Clock

Setup :            0  Failing Endpoints,  Worst Slack       33.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.167ns  (required time - arrival time)
  Source:                 m1/deb_up/ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            m1/DenialY_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_VGA_Clock rise@39.683ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 2.184ns (33.893%)  route 4.260ns (66.107%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.194 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.562    -0.950    m1/deb_up/CLK
    SLICE_X13Y34         FDRE                                         r  m1/deb_up/ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.531 f  m1/deb_up/ctr_q_reg[8]/Q
                         net (fo=2, routed)           1.141     0.610    m1/deb_up/ctr_q_reg_n_0_[8]
    SLICE_X13Y34         LUT4 (Prop_lut4_I2_O)        0.325     0.935 r  m1/deb_up/ctr_q[19]_i_7/O
                         net (fo=1, routed)           0.816     1.751    m1/deb_up/ctr_q[19]_i_7_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I3_O)        0.326     2.077 f  m1/deb_up/ctr_q[19]_i_3/O
                         net (fo=21, routed)          1.188     3.265    m1/deb_up/ctr_q[19]_i_3_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I5_O)        0.124     3.389 r  m1/deb_up/DenialY[8]_i_3/O
                         net (fo=2, routed)           1.115     4.504    m1/deb_up/DenialY[8]_i_3_n_0
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.124     4.628 r  m1/deb_up/DenialY[4]_i_6/O
                         net (fo=1, routed)           0.000     4.628    m1/deb_up/DenialY[4]_i_6_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.160 r  m1/deb_up/DenialY_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.160    m1/deb_up/DenialY_reg[4]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.494 r  m1/deb_up/DenialY_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.000     5.494    m1/deb_up_n_3
    SLICE_X4Y31          FDRE                                         r  m1/DenialY_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.232    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.507    38.194    m1/CLK
    SLICE_X4Y31          FDRE                                         r  m1/DenialY_reg[6]/C
                         clock pessimism              0.564    38.758    
                         clock uncertainty           -0.159    38.599    
    SLICE_X4Y31          FDRE (Setup_fdre_C_D)        0.062    38.661    m1/DenialY_reg[6]
  -------------------------------------------------------------------
                         required time                         38.661    
                         arrival time                          -5.494    
  -------------------------------------------------------------------
                         slack                                 33.167    

Slack (MET) :             33.188ns  (required time - arrival time)
  Source:                 m1/deb_up/ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            m1/DenialY_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_VGA_Clock rise@39.683ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        6.423ns  (logic 2.163ns (33.677%)  route 4.260ns (66.323%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.194 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.562    -0.950    m1/deb_up/CLK
    SLICE_X13Y34         FDRE                                         r  m1/deb_up/ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.531 f  m1/deb_up/ctr_q_reg[8]/Q
                         net (fo=2, routed)           1.141     0.610    m1/deb_up/ctr_q_reg_n_0_[8]
    SLICE_X13Y34         LUT4 (Prop_lut4_I2_O)        0.325     0.935 r  m1/deb_up/ctr_q[19]_i_7/O
                         net (fo=1, routed)           0.816     1.751    m1/deb_up/ctr_q[19]_i_7_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I3_O)        0.326     2.077 f  m1/deb_up/ctr_q[19]_i_3/O
                         net (fo=21, routed)          1.188     3.265    m1/deb_up/ctr_q[19]_i_3_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I5_O)        0.124     3.389 r  m1/deb_up/DenialY[8]_i_3/O
                         net (fo=2, routed)           1.115     4.504    m1/deb_up/DenialY[8]_i_3_n_0
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.124     4.628 r  m1/deb_up/DenialY[4]_i_6/O
                         net (fo=1, routed)           0.000     4.628    m1/deb_up/DenialY[4]_i_6_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.160 r  m1/deb_up/DenialY_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.160    m1/deb_up/DenialY_reg[4]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.473 r  m1/deb_up/DenialY_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.000     5.473    m1/deb_up_n_1
    SLICE_X4Y31          FDSE                                         r  m1/DenialY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.232    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.507    38.194    m1/CLK
    SLICE_X4Y31          FDSE                                         r  m1/DenialY_reg[8]/C
                         clock pessimism              0.564    38.758    
                         clock uncertainty           -0.159    38.599    
    SLICE_X4Y31          FDSE (Setup_fdse_C_D)        0.062    38.661    m1/DenialY_reg[8]
  -------------------------------------------------------------------
                         required time                         38.661    
                         arrival time                          -5.473    
  -------------------------------------------------------------------
                         slack                                 33.188    

Slack (MET) :             33.262ns  (required time - arrival time)
  Source:                 m1/deb_up/ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            m1/DenialY_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_VGA_Clock rise@39.683ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        6.349ns  (logic 2.089ns (32.904%)  route 4.260ns (67.096%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.194 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.562    -0.950    m1/deb_up/CLK
    SLICE_X13Y34         FDRE                                         r  m1/deb_up/ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.531 f  m1/deb_up/ctr_q_reg[8]/Q
                         net (fo=2, routed)           1.141     0.610    m1/deb_up/ctr_q_reg_n_0_[8]
    SLICE_X13Y34         LUT4 (Prop_lut4_I2_O)        0.325     0.935 r  m1/deb_up/ctr_q[19]_i_7/O
                         net (fo=1, routed)           0.816     1.751    m1/deb_up/ctr_q[19]_i_7_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I3_O)        0.326     2.077 f  m1/deb_up/ctr_q[19]_i_3/O
                         net (fo=21, routed)          1.188     3.265    m1/deb_up/ctr_q[19]_i_3_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I5_O)        0.124     3.389 r  m1/deb_up/DenialY[8]_i_3/O
                         net (fo=2, routed)           1.115     4.504    m1/deb_up/DenialY[8]_i_3_n_0
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.124     4.628 r  m1/deb_up/DenialY[4]_i_6/O
                         net (fo=1, routed)           0.000     4.628    m1/deb_up/DenialY[4]_i_6_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.160 r  m1/deb_up/DenialY_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.160    m1/deb_up/DenialY_reg[4]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.399 r  m1/deb_up/DenialY_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.000     5.399    m1/deb_up_n_2
    SLICE_X4Y31          FDRE                                         r  m1/DenialY_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.232    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.507    38.194    m1/CLK
    SLICE_X4Y31          FDRE                                         r  m1/DenialY_reg[7]/C
                         clock pessimism              0.564    38.758    
                         clock uncertainty           -0.159    38.599    
    SLICE_X4Y31          FDRE (Setup_fdre_C_D)        0.062    38.661    m1/DenialY_reg[7]
  -------------------------------------------------------------------
                         required time                         38.661    
                         arrival time                          -5.399    
  -------------------------------------------------------------------
                         slack                                 33.262    

Slack (MET) :             33.278ns  (required time - arrival time)
  Source:                 m1/deb_up/ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            m1/DenialY_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_VGA_Clock rise@39.683ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        6.333ns  (logic 2.073ns (32.734%)  route 4.260ns (67.266%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.194 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.562    -0.950    m1/deb_up/CLK
    SLICE_X13Y34         FDRE                                         r  m1/deb_up/ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.531 f  m1/deb_up/ctr_q_reg[8]/Q
                         net (fo=2, routed)           1.141     0.610    m1/deb_up/ctr_q_reg_n_0_[8]
    SLICE_X13Y34         LUT4 (Prop_lut4_I2_O)        0.325     0.935 r  m1/deb_up/ctr_q[19]_i_7/O
                         net (fo=1, routed)           0.816     1.751    m1/deb_up/ctr_q[19]_i_7_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I3_O)        0.326     2.077 f  m1/deb_up/ctr_q[19]_i_3/O
                         net (fo=21, routed)          1.188     3.265    m1/deb_up/ctr_q[19]_i_3_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I5_O)        0.124     3.389 r  m1/deb_up/DenialY[8]_i_3/O
                         net (fo=2, routed)           1.115     4.504    m1/deb_up/DenialY[8]_i_3_n_0
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.124     4.628 r  m1/deb_up/DenialY[4]_i_6/O
                         net (fo=1, routed)           0.000     4.628    m1/deb_up/DenialY[4]_i_6_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.160 r  m1/deb_up/DenialY_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.160    m1/deb_up/DenialY_reg[4]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.383 r  m1/deb_up/DenialY_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.000     5.383    m1/deb_up_n_4
    SLICE_X4Y31          FDSE                                         r  m1/DenialY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.232    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.507    38.194    m1/CLK
    SLICE_X4Y31          FDSE                                         r  m1/DenialY_reg[5]/C
                         clock pessimism              0.564    38.758    
                         clock uncertainty           -0.159    38.599    
    SLICE_X4Y31          FDSE (Setup_fdse_C_D)        0.062    38.661    m1/DenialY_reg[5]
  -------------------------------------------------------------------
                         required time                         38.661    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                 33.278    

Slack (MET) :             33.426ns  (required time - arrival time)
  Source:                 m1/deb_up/ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            m1/DenialY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_VGA_Clock rise@39.683ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        6.184ns  (logic 1.924ns (31.113%)  route 4.260ns (68.887%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.193 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.562    -0.950    m1/deb_up/CLK
    SLICE_X13Y34         FDRE                                         r  m1/deb_up/ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.531 f  m1/deb_up/ctr_q_reg[8]/Q
                         net (fo=2, routed)           1.141     0.610    m1/deb_up/ctr_q_reg_n_0_[8]
    SLICE_X13Y34         LUT4 (Prop_lut4_I2_O)        0.325     0.935 r  m1/deb_up/ctr_q[19]_i_7/O
                         net (fo=1, routed)           0.816     1.751    m1/deb_up/ctr_q[19]_i_7_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I3_O)        0.326     2.077 f  m1/deb_up/ctr_q[19]_i_3/O
                         net (fo=21, routed)          1.188     3.265    m1/deb_up/ctr_q[19]_i_3_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I5_O)        0.124     3.389 r  m1/deb_up/DenialY[8]_i_3/O
                         net (fo=2, routed)           1.115     4.504    m1/deb_up/DenialY[8]_i_3_n_0
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.124     4.628 r  m1/deb_up/DenialY[4]_i_6/O
                         net (fo=1, routed)           0.000     4.628    m1/deb_up/DenialY[4]_i_6_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.234 r  m1/deb_up/DenialY_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.234    m1/deb_up_n_5
    SLICE_X4Y30          FDRE                                         r  m1/DenialY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.232    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.506    38.193    m1/CLK
    SLICE_X4Y30          FDRE                                         r  m1/DenialY_reg[4]/C
                         clock pessimism              0.564    38.757    
                         clock uncertainty           -0.159    38.598    
    SLICE_X4Y30          FDRE (Setup_fdre_C_D)        0.062    38.660    m1/DenialY_reg[4]
  -------------------------------------------------------------------
                         required time                         38.660    
                         arrival time                          -5.234    
  -------------------------------------------------------------------
                         slack                                 33.426    

Slack (MET) :             33.485ns  (required time - arrival time)
  Source:                 m1/deb_up/ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            m1/DenialY_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_VGA_Clock rise@39.683ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        6.125ns  (logic 1.865ns (30.450%)  route 4.260ns (69.550%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.193 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.562    -0.950    m1/deb_up/CLK
    SLICE_X13Y34         FDRE                                         r  m1/deb_up/ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.419    -0.531 f  m1/deb_up/ctr_q_reg[8]/Q
                         net (fo=2, routed)           1.141     0.610    m1/deb_up/ctr_q_reg_n_0_[8]
    SLICE_X13Y34         LUT4 (Prop_lut4_I2_O)        0.325     0.935 r  m1/deb_up/ctr_q[19]_i_7/O
                         net (fo=1, routed)           0.816     1.751    m1/deb_up/ctr_q[19]_i_7_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I3_O)        0.326     2.077 f  m1/deb_up/ctr_q[19]_i_3/O
                         net (fo=21, routed)          1.188     3.265    m1/deb_up/ctr_q[19]_i_3_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I5_O)        0.124     3.389 r  m1/deb_up/DenialY[8]_i_3/O
                         net (fo=2, routed)           1.115     4.504    m1/deb_up/DenialY[8]_i_3_n_0
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.124     4.628 r  m1/deb_up/DenialY[4]_i_6/O
                         net (fo=1, routed)           0.000     4.628    m1/deb_up/DenialY[4]_i_6_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.175 r  m1/deb_up/DenialY_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.175    m1/deb_up_n_6
    SLICE_X4Y30          FDSE                                         r  m1/DenialY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.232    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.506    38.193    m1/CLK
    SLICE_X4Y30          FDSE                                         r  m1/DenialY_reg[3]/C
                         clock pessimism              0.564    38.757    
                         clock uncertainty           -0.159    38.598    
    SLICE_X4Y30          FDSE (Setup_fdse_C_D)        0.062    38.660    m1/DenialY_reg[3]
  -------------------------------------------------------------------
                         required time                         38.660    
                         arrival time                          -5.175    
  -------------------------------------------------------------------
                         slack                                 33.485    

Slack (MET) :             33.485ns  (required time - arrival time)
  Source:                 m1/deb_rst/ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            m1/DenialY_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_VGA_Clock rise@39.683ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 1.376ns (24.669%)  route 4.202ns (75.331%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.193 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.631    -0.881    m1/deb_rst/CLK
    SLICE_X6Y37          FDRE                                         r  m1/deb_rst/ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.478    -0.403 r  m1/deb_rst/ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.945     0.542    m1/deb_rst/ctr_q_reg_n_0_[8]
    SLICE_X4Y39          LUT4 (Prop_lut4_I2_O)        0.324     0.866 f  m1/deb_rst/ctr_q[19]_i_6__3/O
                         net (fo=1, routed)           0.723     1.590    m1/deb_rst/ctr_q[19]_i_6__3_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I4_O)        0.326     1.916 f  m1/deb_rst/ctr_q[19]_i_5__3/O
                         net (fo=1, routed)           0.570     2.486    m1/deb_rst/ctr_q[19]_i_5__3_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I5_O)        0.124     2.610 r  m1/deb_rst/ctr_q[19]_i_3__3/O
                         net (fo=21, routed)          1.153     3.763    m1/deb_rst/ctr_q[19]_i_3__3_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I0_O)        0.124     3.887 r  m1/deb_rst/DenialX[9]_i_1/O
                         net (fo=19, routed)          0.810     4.697    m1/DenialX0
    SLICE_X4Y30          FDRE                                         r  m1/DenialY_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.232    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.506    38.193    m1/CLK
    SLICE_X4Y30          FDRE                                         r  m1/DenialY_reg[1]/C
                         clock pessimism              0.577    38.770    
                         clock uncertainty           -0.159    38.611    
    SLICE_X4Y30          FDRE (Setup_fdre_C_R)       -0.429    38.182    m1/DenialY_reg[1]
  -------------------------------------------------------------------
                         required time                         38.182    
                         arrival time                          -4.697    
  -------------------------------------------------------------------
                         slack                                 33.485    

Slack (MET) :             33.485ns  (required time - arrival time)
  Source:                 m1/deb_rst/ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            m1/DenialY_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_VGA_Clock rise@39.683ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 1.376ns (24.669%)  route 4.202ns (75.331%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.193 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.631    -0.881    m1/deb_rst/CLK
    SLICE_X6Y37          FDRE                                         r  m1/deb_rst/ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.478    -0.403 r  m1/deb_rst/ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.945     0.542    m1/deb_rst/ctr_q_reg_n_0_[8]
    SLICE_X4Y39          LUT4 (Prop_lut4_I2_O)        0.324     0.866 f  m1/deb_rst/ctr_q[19]_i_6__3/O
                         net (fo=1, routed)           0.723     1.590    m1/deb_rst/ctr_q[19]_i_6__3_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I4_O)        0.326     1.916 f  m1/deb_rst/ctr_q[19]_i_5__3/O
                         net (fo=1, routed)           0.570     2.486    m1/deb_rst/ctr_q[19]_i_5__3_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I5_O)        0.124     2.610 r  m1/deb_rst/ctr_q[19]_i_3__3/O
                         net (fo=21, routed)          1.153     3.763    m1/deb_rst/ctr_q[19]_i_3__3_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I0_O)        0.124     3.887 r  m1/deb_rst/DenialX[9]_i_1/O
                         net (fo=19, routed)          0.810     4.697    m1/DenialX0
    SLICE_X4Y30          FDSE                                         r  m1/DenialY_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.232    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.506    38.193    m1/CLK
    SLICE_X4Y30          FDSE                                         r  m1/DenialY_reg[2]/C
                         clock pessimism              0.577    38.770    
                         clock uncertainty           -0.159    38.611    
    SLICE_X4Y30          FDSE (Setup_fdse_C_S)       -0.429    38.182    m1/DenialY_reg[2]
  -------------------------------------------------------------------
                         required time                         38.182    
                         arrival time                          -4.697    
  -------------------------------------------------------------------
                         slack                                 33.485    

Slack (MET) :             33.485ns  (required time - arrival time)
  Source:                 m1/deb_rst/ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            m1/DenialY_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_VGA_Clock rise@39.683ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 1.376ns (24.669%)  route 4.202ns (75.331%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.193 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.631    -0.881    m1/deb_rst/CLK
    SLICE_X6Y37          FDRE                                         r  m1/deb_rst/ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.478    -0.403 r  m1/deb_rst/ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.945     0.542    m1/deb_rst/ctr_q_reg_n_0_[8]
    SLICE_X4Y39          LUT4 (Prop_lut4_I2_O)        0.324     0.866 f  m1/deb_rst/ctr_q[19]_i_6__3/O
                         net (fo=1, routed)           0.723     1.590    m1/deb_rst/ctr_q[19]_i_6__3_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I4_O)        0.326     1.916 f  m1/deb_rst/ctr_q[19]_i_5__3/O
                         net (fo=1, routed)           0.570     2.486    m1/deb_rst/ctr_q[19]_i_5__3_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I5_O)        0.124     2.610 r  m1/deb_rst/ctr_q[19]_i_3__3/O
                         net (fo=21, routed)          1.153     3.763    m1/deb_rst/ctr_q[19]_i_3__3_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I0_O)        0.124     3.887 r  m1/deb_rst/DenialX[9]_i_1/O
                         net (fo=19, routed)          0.810     4.697    m1/DenialX0
    SLICE_X4Y30          FDSE                                         r  m1/DenialY_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.232    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.506    38.193    m1/CLK
    SLICE_X4Y30          FDSE                                         r  m1/DenialY_reg[3]/C
                         clock pessimism              0.577    38.770    
                         clock uncertainty           -0.159    38.611    
    SLICE_X4Y30          FDSE (Setup_fdse_C_S)       -0.429    38.182    m1/DenialY_reg[3]
  -------------------------------------------------------------------
                         required time                         38.182    
                         arrival time                          -4.697    
  -------------------------------------------------------------------
                         slack                                 33.485    

Slack (MET) :             33.485ns  (required time - arrival time)
  Source:                 m1/deb_rst/ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            m1/DenialY_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_pix_VGA_Clock rise@39.683ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 1.376ns (24.669%)  route 4.202ns (75.331%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.193 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.631    -0.881    m1/deb_rst/CLK
    SLICE_X6Y37          FDRE                                         r  m1/deb_rst/ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.478    -0.403 r  m1/deb_rst/ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.945     0.542    m1/deb_rst/ctr_q_reg_n_0_[8]
    SLICE_X4Y39          LUT4 (Prop_lut4_I2_O)        0.324     0.866 f  m1/deb_rst/ctr_q[19]_i_6__3/O
                         net (fo=1, routed)           0.723     1.590    m1/deb_rst/ctr_q[19]_i_6__3_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I4_O)        0.326     1.916 f  m1/deb_rst/ctr_q[19]_i_5__3/O
                         net (fo=1, routed)           0.570     2.486    m1/deb_rst/ctr_q[19]_i_5__3_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I5_O)        0.124     2.610 r  m1/deb_rst/ctr_q[19]_i_3__3/O
                         net (fo=21, routed)          1.153     3.763    m1/deb_rst/ctr_q[19]_i_3__3_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I0_O)        0.124     3.887 r  m1/deb_rst/DenialX[9]_i_1/O
                         net (fo=19, routed)          0.810     4.697    m1/DenialX0
    SLICE_X4Y30          FDRE                                         r  m1/DenialY_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk_100m (IN)
                         net (fo=0)                   0.000    39.683    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.232    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         1.506    38.193    m1/CLK
    SLICE_X4Y30          FDRE                                         r  m1/DenialY_reg[4]/C
                         clock pessimism              0.577    38.770    
                         clock uncertainty           -0.159    38.611    
    SLICE_X4Y30          FDRE (Setup_fdre_C_R)       -0.429    38.182    m1/DenialY_reg[4]
  -------------------------------------------------------------------
                         required time                         38.182    
                         arrival time                          -4.697    
  -------------------------------------------------------------------
                         slack                                 33.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 display_inst/sy_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            display_inst/sy_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_VGA_Clock rise@0.000ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.565%)  route 0.137ns (42.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.591    -0.590    display_inst/CLK
    SLICE_X3Y34          FDRE                                         r  display_inst/sy_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  display_inst/sy_reg[6]/Q
                         net (fo=18, routed)          0.137    -0.312    display_inst/Q[6]
    SLICE_X2Y34          LUT6 (Prop_lut6_I5_O)        0.045    -0.267 r  display_inst/sy[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    display_inst/sy[8]_i_1_n_0
    SLICE_X2Y34          FDRE                                         r  display_inst/sy_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.860    -0.830    display_inst/CLK
    SLICE_X2Y34          FDRE                                         r  display_inst/sy_reg[8]/C
                         clock pessimism              0.252    -0.577    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.120    -0.457    display_inst/sy_reg[8]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 display_inst/sx_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            display_inst/sx_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_VGA_Clock rise@0.000ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.193%)  route 0.151ns (44.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.592    -0.589    display_inst/CLK
    SLICE_X0Y37          FDRE                                         r  display_inst/sx_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  display_inst/sx_reg[8]/Q
                         net (fo=15, routed)          0.151    -0.297    display_inst/sx_reg[9]_0[8]
    SLICE_X2Y37          LUT5 (Prop_lut5_I3_O)        0.045    -0.252 r  display_inst/sx[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.252    display_inst/sx[9]
    SLICE_X2Y37          FDRE                                         r  display_inst/sx_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.862    -0.828    display_inst/CLK
    SLICE_X2Y37          FDRE                                         r  display_inst/sx_reg[9]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.120    -0.454    display_inst/sx_reg[9]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 display_inst/sx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            display_inst/sx_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_VGA_Clock rise@0.000ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.965%)  route 0.159ns (46.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.592    -0.589    display_inst/CLK
    SLICE_X3Y37          FDRE                                         r  display_inst/sx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  display_inst/sx_reg[5]/Q
                         net (fo=17, routed)          0.159    -0.290    display_inst/sx_reg[9]_0[5]
    SLICE_X0Y37          LUT6 (Prop_lut6_I2_O)        0.045    -0.245 r  display_inst/sx[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    display_inst/sx[8]
    SLICE_X0Y37          FDRE                                         r  display_inst/sx_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.862    -0.828    display_inst/CLK
    SLICE_X0Y37          FDRE                                         r  display_inst/sx_reg[8]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.091    -0.483    display_inst/sx_reg[8]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 m1/deb_rst/sync_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            m1/deb_rst/sync_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_VGA_Clock rise@0.000ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.589    -0.592    m1/deb_rst/CLK
    SLICE_X5Y35          FDRE                                         r  m1/deb_rst/sync_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  m1/deb_rst/sync_q_reg[0]/Q
                         net (fo=1, routed)           0.170    -0.281    m1/deb_rst/sync_d__3[1]
    SLICE_X5Y35          FDRE                                         r  m1/deb_rst/sync_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.859    -0.831    m1/deb_rst/CLK
    SLICE_X5Y35          FDRE                                         r  m1/deb_rst/sync_q_reg[1]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X5Y35          FDRE (Hold_fdre_C_D)         0.066    -0.526    m1/deb_rst/sync_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 display_inst/sx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            display_inst/sx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_VGA_Clock rise@0.000ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.212ns (52.170%)  route 0.194ns (47.830%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.591    -0.590    display_inst/CLK
    SLICE_X2Y35          FDRE                                         r  display_inst/sx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  display_inst/sx_reg[3]/Q
                         net (fo=15, routed)          0.194    -0.232    display_inst/sx_reg[9]_0[3]
    SLICE_X2Y36          LUT5 (Prop_lut5_I3_O)        0.048    -0.184 r  display_inst/sx[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    display_inst/sx[6]
    SLICE_X2Y36          FDRE                                         r  display_inst/sx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.861    -0.829    display_inst/CLK
    SLICE_X2Y36          FDRE                                         r  display_inst/sx_reg[6]/C
                         clock pessimism              0.253    -0.575    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.133    -0.442    display_inst/sx_reg[6]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 display_inst/sy_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            display_inst/sy_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_VGA_Clock rise@0.000ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.395%)  route 0.169ns (47.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.591    -0.590    display_inst/CLK
    SLICE_X3Y34          FDRE                                         r  display_inst/sy_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  display_inst/sy_reg[4]/Q
                         net (fo=18, routed)          0.169    -0.280    display_inst/Q[4]
    SLICE_X3Y34          LUT5 (Prop_lut5_I3_O)        0.045    -0.235 r  display_inst/sy[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    display_inst/sy[7]_i_1_n_0
    SLICE_X3Y34          FDRE                                         r  display_inst/sy_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.860    -0.830    display_inst/CLK
    SLICE_X3Y34          FDRE                                         r  display_inst/sy_reg[7]/C
                         clock pessimism              0.239    -0.590    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.092    -0.498    display_inst/sy_reg[7]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 display_inst/sx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            display_inst/sx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_VGA_Clock rise@0.000ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.189ns (42.566%)  route 0.255ns (57.434%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.589    -0.592    display_inst/CLK
    SLICE_X4Y35          FDRE                                         r  display_inst/sx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  display_inst/sx_reg[1]/Q
                         net (fo=13, routed)          0.255    -0.196    display_inst/sx_reg[9]_0[1]
    SLICE_X2Y35          LUT5 (Prop_lut5_I2_O)        0.048    -0.148 r  display_inst/sx[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    display_inst/sx[4]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  display_inst/sx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.861    -0.829    display_inst/CLK
    SLICE_X2Y35          FDRE                                         r  display_inst/sx_reg[4]/C
                         clock pessimism              0.274    -0.554    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.131    -0.423    display_inst/sx_reg[4]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 m1/DenialY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            m1/DenialY_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_VGA_Clock rise@0.000ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.586    -0.595    m1/CLK
    SLICE_X5Y31          FDRE                                         r  m1/DenialY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  m1/DenialY_reg[0]/Q
                         net (fo=9, routed)           0.180    -0.274    m1/Q[0]
    SLICE_X5Y31          LUT1 (Prop_lut1_I0_O)        0.045    -0.229 r  m1/DenialY[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    m1/DenialY[0]_i_1_n_0
    SLICE_X5Y31          FDRE                                         r  m1/DenialY_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.855    -0.835    m1/CLK
    SLICE_X5Y31          FDRE                                         r  m1/DenialY_reg[0]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X5Y31          FDRE (Hold_fdre_C_D)         0.091    -0.504    m1/DenialY_reg[0]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 m1/deb_right/sync_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            m1/deb_right/sync_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_VGA_Clock rise@0.000ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.582    -0.599    m1/deb_right/CLK
    SLICE_X2Y25          FDRE                                         r  m1/deb_right/sync_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  m1/deb_right/sync_q_reg[0]/Q
                         net (fo=1, routed)           0.176    -0.259    m1/deb_right/sync_d[1]
    SLICE_X2Y25          FDRE                                         r  m1/deb_right/sync_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.850    -0.840    m1/deb_right/CLK
    SLICE_X2Y25          FDRE                                         r  m1/deb_right/sync_q_reg[1]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.063    -0.536    m1/deb_right/sync_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 m1/deb_down/sync_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            m1/deb_down/sync_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pix_VGA_Clock  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_pix_VGA_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pix_VGA_Clock rise@0.000ns - clk_pix_VGA_Clock rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.582    -0.599    m1/deb_down/CLK
    SLICE_X2Y25          FDRE                                         r  m1/deb_down/sync_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  m1/deb_down/sync_q_reg[0]/Q
                         net (fo=1, routed)           0.170    -0.265    m1/deb_down/sync_d__2[1]
    SLICE_X2Y25          FDRE                                         r  m1/deb_down/sync_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pix_VGA_Clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100m (IN)
                         net (fo=0)                   0.000     0.000    clk_100m
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100m_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clock_pix_inst/inst/clk_100m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_pix_inst/inst/clk_pix_VGA_Clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_pix_inst/inst/clkout1_buf/O
                         net (fo=161, routed)         0.850    -0.840    m1/deb_down/CLK
    SLICE_X2Y25          FDRE                                         r  m1/deb_down/sync_q_reg[1]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.052    -0.547    m1/deb_down/sync_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pix_VGA_Clock
Waveform(ns):       { 0.000 19.841 }
Period(ns):         39.683
Sources:            { clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.683      37.527     BUFGCTRL_X0Y0    clock_pix_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.683      38.434     MMCME2_ADV_X1Y0  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X0Y33      display_inst/sy_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X0Y33      display_inst/sy_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X2Y33      display_inst/sy_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X0Y34      display_inst/sy_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X3Y34      display_inst/sy_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X3Y34      display_inst/sy_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X3Y34      display_inst/sy_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.683      38.683     SLICE_X3Y34      display_inst/sy_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.683      173.677    MMCME2_ADV_X1Y0  clock_pix_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y33      display_inst/sy_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y33      display_inst/sy_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X2Y33      display_inst/sy_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y29      m1/deb_down/ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X8Y33      m1/deb_left/ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X8Y33      m1/deb_left/ctr_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X8Y33      m1/deb_left/ctr_q_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X6Y29      m1/deb_right/ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X6Y31      m1/deb_right/ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X6Y31      m1/deb_right/ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X0Y29      m1/deb_down/ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X1Y30      m1/deb_down/ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X8Y33      m1/deb_left/ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X8Y33      m1/deb_left/ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X8Y33      m1/deb_left/ctr_q_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X8Y30      m1/deb_left/ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X8Y30      m1/deb_left/ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X8Y30      m1/deb_left/ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X10Y31     m1/deb_left/ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X10Y31     m1/deb_left/ctr_q_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_VGA_Clock
  To Clock:  clkfbout_VGA_Clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_VGA_Clock
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock_pix_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clock_pix_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock_pix_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock_pix_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clock_pix_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock_pix_inst/inst/mmcm_adv_inst/CLKFBOUT



