MIG: 08:30:22 : Running customizer.xit
MIG: 08:30:22 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 08:30:22 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/foxtrot024/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-2460-foxtrot024-PC/coregen/MIPSfpga_system_mig_7series_0_0
MIG: 08:30:22 : synp_flow:  -- synthesis_mode: Other
MIG: 08:30:22 : outputDirectory: c:/Users/foxtrot024/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-2460-foxtrot024-PC/coregen/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 08:30:22 : vivado_mode: xpg_bd
MIG: 08:30:22 :  locked false  
MIG: 08:30:22 : HDL Language: Verilog
MIG: 08:30:22 : compInfo: false
MIG: 08:30:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 08:30:22 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 08:30:22 : I am in catch area
MIG: 08:30:22 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/foxtrot024/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-2460-foxtrot024-PC/coregen/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/foxtrot024/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-2460-foxtrot024-PC/coregen/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 08:39:33 : Prasad before: xmlPropertyPrj -- .prj
MIG: 08:39:33 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 08:39:33 : XML_INPUT_FILE: c:/Users/foxtrot024/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-2460-foxtrot024-PC/coregen/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 08:39:33 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 08:39:33 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 08:39:33 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 08:39:33 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 08:39:33 : Sending back 0
MIG: 08:39:35 : xml_input_file: mig_a.prj
MIG: 08:39:35 : Absolute path of xml_input_file: c:/workspace/Peripheral_course_2017/MIPSfpga_axi4/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 08:39:35 : xml_input_file: mig_a.prj
MIG: 08:39:35 : Absolute path of xml_input_file: c:/workspace/Peripheral_course_2017/MIPSfpga_axi4/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 08:39:35 : In updateAllModelParams
MIG: 08:39:35 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 08:39:35 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 08:39:35 : XGUI hdlLanguage: Verilog
MIG: 08:39:35 : xgui vivado_mode: xpg_bd
MIG: 08:39:35 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 08:39:35 : Reading C:/workspace/Peripheral_course_2017/MIPSfpga_axi4/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/MIPSfpga_system_mig_7series_0_0_mig.v ...
MIG: 08:39:36 : 1
MIG: 08:39:36 : Inside fn mem: DDR2
MIG: 08:39:36 : Inside fn detect_uiclk: 81247969
MIG: 08:39:36 : cntrl:  memtype: DDR2
MIG: 08:39:36 : 1200
MIG: 08:39:36 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 08:39:36 : DDR2
MIG: 08:39:36 : 1
MIG: 08:39:36 : 81247969
MIG: 08:39:36 : 
MIG: 08:39:36 :  polarity_value: 1
MIG: 08:39:36 : 
MIG: 08:39:36 : 
MIG: 08:39:36 : cntrl:  memtype: DDR2
MIG: 08:39:36 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 08:39:36 : 
MIG: 08:39:36 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 08:39:36 : 
MIG: 08:39:36 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 08:39:36 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 08:39:36 : 
MIG: 08:39:36 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 08:39:36 : 
MIG: 08:39:36 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 08:39:36 : 
MIG: 08:39:36 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 08:39:36 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 08:39:36 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 08:39:36 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 08:39:36 : 2
MIG: 08:39:36 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 08:39:36 : 16
MIG: 08:39:36 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 08:39:36 : 2
MIG: 08:39:36 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 08:39:36 : 
MIG: 08:39:36 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 08:39:36 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 08:39:36 : 
MIG: 08:39:36 :  Valid Param: ECC ==> OFF
MIG: 08:39:36 : 16
MIG: 08:39:36 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 08:39:36 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 08:39:36 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 08:39:36 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 08:39:36 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 08:39:36 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 08:39:36 : 
MIG: 08:39:36 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 08:39:36 : 13
MIG: 08:39:36 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 08:39:36 : 27
MIG: 08:39:36 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 08:39:36 : 
MIG: 08:39:36 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 08:39:36 : 
MIG: 08:39:36 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 08:39:36 : 
MIG: 08:39:36 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 08:39:36 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 08:39:36 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 08:39:36 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 08:39:36 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 08:39:36 :  Invalid Param: DDR2_AL ==> "0"
MIG: 08:39:36 :  Invalid Param: DDR2_nAL ==> 0
MIG: 08:39:36 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 08:39:36 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 08:39:36 :  Invalid Param: DDR2_CL ==> 5
MIG: 08:39:36 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 08:39:36 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 08:39:36 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 08:39:36 : 
MIG: 08:39:36 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 08:39:36 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 08:39:36 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 08:39:36 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 08:39:36 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 08:39:36 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 08:39:36 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 08:39:36 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 08:39:36 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 08:39:36 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 08:39:36 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 08:39:36 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 08:39:36 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 08:39:36 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 08:39:36 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 08:39:36 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 08:39:36 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 08:39:36 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 08:39:36 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 08:39:36 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 08:39:36 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 08:39:36 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 08:39:36 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 08:39:36 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 08:39:36 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 08:39:36 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 08:39:36 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 08:39:36 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 08:39:36 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 08:39:36 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 08:39:36 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 08:39:36 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 08:39:36 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 08:39:36 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 08:39:36 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 08:39:36 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 08:39:36 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 08:39:36 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 08:39:36 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 08:39:36 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 08:39:36 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 08:39:36 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 08:39:36 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 08:39:36 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 08:39:36 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 08:39:36 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 08:39:36 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 08:39:36 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 08:39:36 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 08:39:36 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 08:39:36 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 08:39:36 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 08:39:36 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 08:39:36 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 08:39:36 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 08:39:36 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 08:39:36 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 08:39:36 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 08:39:36 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 08:39:36 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 08:39:36 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 08:39:36 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 08:39:36 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 08:39:36 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 08:39:36 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 08:39:36 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 08:39:36 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 08:39:36 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 08:39:36 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 08:39:36 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 08:39:36 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 08:39:36 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 08:39:36 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 08:39:36 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 08:39:36 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 08:39:36 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 08:39:36 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 08:39:36 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 08:39:36 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 08:39:36 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 08:39:36 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 08:39:36 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 08:39:36 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 08:39:36 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 08:39:36 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 08:39:36 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 08:39:36 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "MIPSFPGA_SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 08:39:36 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 08:39:36 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 08:39:36 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 08:39:36 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 08:39:36 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 08:39:36 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 08:39:36 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 08:39:36 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 08:39:36 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 08:39:36 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 08:39:36 : 4
MIG: 08:39:36 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 08:39:36 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 08:39:36 : 
MIG: 08:39:36 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 08:39:36 : 
MIG: 08:39:36 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 08:39:36 : 134217728
MIG: 08:39:36 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 08:39:36 : 
MIG: 08:39:36 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 08:39:36 : 64
MIG: 08:39:36 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 08:39:36 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 08:39:36 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 08:39:36 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 08:39:36 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 08:39:36 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 08:39:36 : 
MIG: 08:39:36 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 08:39:36 : 
MIG: 08:39:36 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 08:39:36 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 08:39:36 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 08:39:36 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 08:39:36 : 
MIG: 08:39:36 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 08:39:36 : 
MIG: 08:39:36 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 08:39:36 : NOBUF
MIG: 08:39:36 : NONE
MIG: 08:39:36 : 
MIG: 08:39:36 : Same Interface
MIG: 09:13:36 : Running synthesis.xit
MIG: 09:13:36 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 09:13:36 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 09:13:36 : Running vlog_synth_rpr.xit
MIG: 09:13:37 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 09:13:37 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 09:13:37 : Running simulation.xit
MIG: 09:13:37 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 09:13:37 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 09:13:37 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:13:37 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 09:13:37 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 09:13:38 : Running implementation.xit
MIG: 09:13:38 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 09:13:38 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 09:00:18 : xml_input_file: mig_a.prj
MIG: 09:00:18 : Absolute path of xml_input_file: c:/workspace/Peripheral_course_2017/MIPSfpga_CustomIP/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 09:00:18 : xml_input_file: mig_a.prj
MIG: 09:00:18 : Absolute path of xml_input_file: c:/workspace/Peripheral_course_2017/MIPSfpga_CustomIP/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 09:01:03 : ################# RUNNING MIG BATCH ###################
MIG: 09:01:03 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/workspace/Peripheral_course_2017/MIPSfpga_CustomIP/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 09:01:03 : synp_flow:  -- synthesis_mode: Other
MIG: 09:01:03 : outputDirectory: c:/workspace/Peripheral_course_2017/MIPSfpga_CustomIP/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 09:01:03 : vivado_mode: xpg_bd
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 1
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 : isPortInterface: 0
MIG: 09:01:03 :  locked false  
MIG: 09:01:03 : HDL Language: Verilog
MIG: 09:01:03 : compInfo: false
MIG: 09:01:03 : Vivado Options xc7a100t csg324 -1
MIG: 09:01:03 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:01:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 09:01:03 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 09:01:03 : I am in catch area
MIG: 09:01:03 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/workspace/Peripheral_course_2017/MIPSfpga_CustomIP/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/workspace/Peripheral_course_2017/MIPSfpga_CustomIP/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 09:01:14 : XML_INPUT_FILE: c:/workspace/Peripheral_course_2017/MIPSfpga_CustomIP/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 09:01:14 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 09:01:14 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 09:01:14 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 09:01:14 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 09:01:14 : Running synthesis.xit
MIG: 09:01:14 : ################# RUNNING MIG BATCH ###################
MIG: 09:01:14 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/workspace/Peripheral_course_2017/MIPSfpga_CustomIP/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 09:01:14 : synp_flow:  -- synthesis_mode: Other
MIG: 09:01:14 : outputDirectory: c:/workspace/Peripheral_course_2017/MIPSfpga_CustomIP/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 09:01:14 : vivado_mode: xpg_bd
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 1
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 : isPortInterface: 0
MIG: 09:01:14 :  locked false  
MIG: 09:01:14 : HDL Language: Verilog
MIG: 09:01:14 : compInfo: false
MIG: 09:01:14 : Vivado Options xc7a100t csg324 -1
MIG: 09:01:14 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:01:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 09:01:14 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 09:01:14 : I am in catch area
MIG: 09:01:14 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/workspace/Peripheral_course_2017/MIPSfpga_CustomIP/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/workspace/Peripheral_course_2017/MIPSfpga_CustomIP/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 09:01:23 : XML_INPUT_FILE: c:/workspace/Peripheral_course_2017/MIPSfpga_CustomIP/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 09:01:23 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 09:01:23 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 09:01:23 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 09:01:23 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 09:01:23 : Running vlog_synth_rpr.xit
MIG: 09:01:24 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 09:01:24 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 09:01:24 : Running simulation.xit
MIG: 09:01:24 : ################# RUNNING MIG BATCH ###################
MIG: 09:01:24 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/workspace/Peripheral_course_2017/MIPSfpga_CustomIP/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 09:01:24 : synp_flow:  -- synthesis_mode: Other
MIG: 09:01:24 : outputDirectory: c:/workspace/Peripheral_course_2017/MIPSfpga_CustomIP/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 09:01:24 : vivado_mode: xpg_bd
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 1
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 : isPortInterface: 0
MIG: 09:01:24 :  locked false  
MIG: 09:01:24 : HDL Language: Verilog
MIG: 09:01:24 : compInfo: false
MIG: 09:01:24 : Vivado Options xc7a100t csg324 -1
MIG: 09:01:24 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:01:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 09:01:24 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 09:01:24 : I am in catch area
MIG: 09:01:24 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/workspace/Peripheral_course_2017/MIPSfpga_CustomIP/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/workspace/Peripheral_course_2017/MIPSfpga_CustomIP/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 09:01:33 : XML_INPUT_FILE: c:/workspace/Peripheral_course_2017/MIPSfpga_CustomIP/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 09:01:33 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 09:01:33 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 09:01:33 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 09:01:33 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 09:01:34 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:01:34 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 09:01:34 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 09:01:34 : Running implementation.xit
MIG: 09:01:34 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 09:01:34 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 11:15:25 : xml_input_file: mig_a.prj
MIG: 11:15:25 : Absolute path of xml_input_file: c:/workspace/Peripheral_course_2017/MIPSfpga_interrupt/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 11:15:25 : xml_input_file: mig_a.prj
MIG: 11:15:25 : Absolute path of xml_input_file: c:/workspace/Peripheral_course_2017/MIPSfpga_interrupt/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 11:16:08 : ################# RUNNING MIG BATCH ###################
MIG: 11:16:09 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/workspace/Peripheral_course_2017/MIPSfpga_interrupt/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 11:16:09 : synp_flow:  -- synthesis_mode: Other
MIG: 11:16:09 : outputDirectory: c:/workspace/Peripheral_course_2017/MIPSfpga_interrupt/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 11:16:09 : vivado_mode: xpg_bd
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 1
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 : isPortInterface: 0
MIG: 11:16:09 :  locked false  
MIG: 11:16:09 : HDL Language: Verilog
MIG: 11:16:09 : compInfo: false
MIG: 11:16:09 : Vivado Options xc7a100t csg324 -1
MIG: 11:16:09 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:16:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 11:16:09 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 11:16:09 : I am in catch area
MIG: 11:16:09 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/workspace/Peripheral_course_2017/MIPSfpga_interrupt/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/workspace/Peripheral_course_2017/MIPSfpga_interrupt/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:16:20 : XML_INPUT_FILE: c:/workspace/Peripheral_course_2017/MIPSfpga_interrupt/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 11:16:20 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 11:16:20 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 11:16:20 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 11:16:20 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:16:20 : Running synthesis.xit
MIG: 11:16:20 : ################# RUNNING MIG BATCH ###################
MIG: 11:16:20 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/workspace/Peripheral_course_2017/MIPSfpga_interrupt/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 11:16:20 : synp_flow:  -- synthesis_mode: Other
MIG: 11:16:20 : outputDirectory: c:/workspace/Peripheral_course_2017/MIPSfpga_interrupt/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 11:16:20 : vivado_mode: xpg_bd
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 1
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 : isPortInterface: 0
MIG: 11:16:20 :  locked false  
MIG: 11:16:20 : HDL Language: Verilog
MIG: 11:16:20 : compInfo: false
MIG: 11:16:20 : Vivado Options xc7a100t csg324 -1
MIG: 11:16:20 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:16:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 11:16:20 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 11:16:20 : I am in catch area
MIG: 11:16:20 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/workspace/Peripheral_course_2017/MIPSfpga_interrupt/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/workspace/Peripheral_course_2017/MIPSfpga_interrupt/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:16:29 : XML_INPUT_FILE: c:/workspace/Peripheral_course_2017/MIPSfpga_interrupt/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 11:16:30 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 11:16:30 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 11:16:30 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 11:16:30 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:16:30 : Running vlog_synth_rpr.xit
MIG: 11:16:30 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 11:16:30 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 11:16:31 : Running simulation.xit
MIG: 11:16:31 : ################# RUNNING MIG BATCH ###################
MIG: 11:16:31 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/workspace/Peripheral_course_2017/MIPSfpga_interrupt/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 11:16:31 : synp_flow:  -- synthesis_mode: Other
MIG: 11:16:31 : outputDirectory: c:/workspace/Peripheral_course_2017/MIPSfpga_interrupt/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 11:16:31 : vivado_mode: xpg_bd
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 1
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 : isPortInterface: 0
MIG: 11:16:31 :  locked false  
MIG: 11:16:31 : HDL Language: Verilog
MIG: 11:16:31 : compInfo: false
MIG: 11:16:31 : Vivado Options xc7a100t csg324 -1
MIG: 11:16:31 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:16:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 11:16:31 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 11:16:31 : I am in catch area
MIG: 11:16:31 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/workspace/Peripheral_course_2017/MIPSfpga_interrupt/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/workspace/Peripheral_course_2017/MIPSfpga_interrupt/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:16:40 : XML_INPUT_FILE: c:/workspace/Peripheral_course_2017/MIPSfpga_interrupt/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 11:16:40 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 11:16:40 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 11:16:40 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 11:16:40 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:16:41 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:16:41 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 11:16:41 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 11:16:41 : Running implementation.xit
MIG: 11:16:41 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 11:16:41 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 16:15:14 : xml_input_file: mig_a.prj
MIG: 16:15:14 : Absolute path of xml_input_file: c:/workspace/Peripheral_course_2017/MIPSfpga_IntEIC/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 16:15:14 : xml_input_file: mig_a.prj
MIG: 16:15:14 : Absolute path of xml_input_file: c:/workspace/Peripheral_course_2017/MIPSfpga_IntEIC/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 16:15:47 : ################# RUNNING MIG BATCH ###################
MIG: 16:15:47 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/workspace/Peripheral_course_2017/MIPSfpga_IntEIC/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 16:15:47 : synp_flow:  -- synthesis_mode: Other
MIG: 16:15:47 : outputDirectory: c:/workspace/Peripheral_course_2017/MIPSfpga_IntEIC/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 16:15:47 : vivado_mode: xpg_bd
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 1
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 : isPortInterface: 0
MIG: 16:15:47 :  locked false  
MIG: 16:15:47 : HDL Language: Verilog
MIG: 16:15:47 : compInfo: false
MIG: 16:15:47 : Vivado Options xc7a100t csg324 -1
MIG: 16:15:47 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:15:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 16:15:47 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 16:15:47 : I am in catch area
MIG: 16:15:47 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/workspace/Peripheral_course_2017/MIPSfpga_IntEIC/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/workspace/Peripheral_course_2017/MIPSfpga_IntEIC/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 16:15:57 : XML_INPUT_FILE: c:/workspace/Peripheral_course_2017/MIPSfpga_IntEIC/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 16:15:57 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 16:15:57 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 16:15:58 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 16:15:58 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 16:15:58 : Running synthesis.xit
MIG: 16:15:58 : ################# RUNNING MIG BATCH ###################
MIG: 16:15:58 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/workspace/Peripheral_course_2017/MIPSfpga_IntEIC/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 16:15:58 : synp_flow:  -- synthesis_mode: Other
MIG: 16:15:58 : outputDirectory: c:/workspace/Peripheral_course_2017/MIPSfpga_IntEIC/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 16:15:58 : vivado_mode: xpg_bd
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 1
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 : isPortInterface: 0
MIG: 16:15:58 :  locked false  
MIG: 16:15:58 : HDL Language: Verilog
MIG: 16:15:58 : compInfo: false
MIG: 16:15:58 : Vivado Options xc7a100t csg324 -1
MIG: 16:15:58 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:15:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 16:15:58 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 16:15:58 : I am in catch area
MIG: 16:15:58 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/workspace/Peripheral_course_2017/MIPSfpga_IntEIC/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/workspace/Peripheral_course_2017/MIPSfpga_IntEIC/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 16:16:07 : XML_INPUT_FILE: c:/workspace/Peripheral_course_2017/MIPSfpga_IntEIC/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 16:16:07 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 16:16:07 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 16:16:07 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 16:16:07 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 16:16:07 : Running vlog_synth_rpr.xit
MIG: 16:16:08 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 16:16:08 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 16:16:08 : Running simulation.xit
MIG: 16:16:08 : ################# RUNNING MIG BATCH ###################
MIG: 16:16:08 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/workspace/Peripheral_course_2017/MIPSfpga_IntEIC/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 16:16:08 : synp_flow:  -- synthesis_mode: Other
MIG: 16:16:08 : outputDirectory: c:/workspace/Peripheral_course_2017/MIPSfpga_IntEIC/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 16:16:08 : vivado_mode: xpg_bd
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 1
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 : isPortInterface: 0
MIG: 16:16:08 :  locked false  
MIG: 16:16:08 : HDL Language: Verilog
MIG: 16:16:08 : compInfo: false
MIG: 16:16:08 : Vivado Options xc7a100t csg324 -1
MIG: 16:16:08 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:16:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 16:16:08 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 16:16:08 : I am in catch area
MIG: 16:16:08 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/workspace/Peripheral_course_2017/MIPSfpga_IntEIC/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/workspace/Peripheral_course_2017/MIPSfpga_IntEIC/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 16:16:18 : XML_INPUT_FILE: c:/workspace/Peripheral_course_2017/MIPSfpga_IntEIC/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 16:16:18 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 16:16:18 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 16:16:18 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 16:16:18 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 16:16:18 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:16:18 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 16:16:18 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 16:16:18 : Running implementation.xit
MIG: 16:16:18 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 16:16:18 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 09:17:38 : xml_input_file: mig_a.prj
MIG: 09:17:38 : Absolute path of xml_input_file: c:/workspace/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 09:17:38 : xml_input_file: mig_a.prj
MIG: 09:17:38 : Absolute path of xml_input_file: c:/workspace/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 09:18:14 : ################# RUNNING MIG BATCH ###################
MIG: 09:18:14 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/workspace/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 09:18:14 : synp_flow:  -- synthesis_mode: Other
MIG: 09:18:14 : outputDirectory: c:/workspace/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 09:18:14 : vivado_mode: xpg_bd
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:14 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 1
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 : isPortInterface: 0
MIG: 09:18:15 :  locked false  
MIG: 09:18:15 : HDL Language: Verilog
MIG: 09:18:15 : compInfo: false
MIG: 09:18:15 : Vivado Options xc7a100t csg324 -1
MIG: 09:18:15 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:18:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 09:18:15 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 09:18:15 : I am in catch area
MIG: 09:18:15 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/workspace/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/workspace/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 09:18:25 : XML_INPUT_FILE: c:/workspace/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 09:18:25 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 09:18:25 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 09:18:25 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 09:18:25 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 09:18:26 : Running synthesis.xit
MIG: 09:18:26 : ################# RUNNING MIG BATCH ###################
MIG: 09:18:26 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/workspace/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 09:18:26 : synp_flow:  -- synthesis_mode: Other
MIG: 09:18:26 : outputDirectory: c:/workspace/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 09:18:26 : vivado_mode: xpg_bd
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 1
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 : isPortInterface: 0
MIG: 09:18:26 :  locked false  
MIG: 09:18:27 : HDL Language: Verilog
MIG: 09:18:27 : compInfo: false
MIG: 09:18:27 : Vivado Options xc7a100t csg324 -1
MIG: 09:18:27 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:18:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 09:18:27 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 09:18:27 : I am in catch area
MIG: 09:18:27 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/workspace/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/workspace/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 09:18:36 : XML_INPUT_FILE: c:/workspace/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 09:18:36 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 09:18:36 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 09:18:36 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 09:18:36 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 09:18:37 : Running vlog_synth_rpr.xit
MIG: 09:18:37 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 09:18:37 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 09:18:38 : Running simulation.xit
MIG: 09:18:38 : ################# RUNNING MIG BATCH ###################
MIG: 09:18:38 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/workspace/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 09:18:38 : synp_flow:  -- synthesis_mode: Other
MIG: 09:18:38 : outputDirectory: c:/workspace/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 09:18:38 : vivado_mode: xpg_bd
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 1
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 : isPortInterface: 0
MIG: 09:18:38 :  locked false  
MIG: 09:18:38 : HDL Language: Verilog
MIG: 09:18:38 : compInfo: false
MIG: 09:18:38 : Vivado Options xc7a100t csg324 -1
MIG: 09:18:38 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:18:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 09:18:38 : xilinx_path: C:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 09:18:38 : I am in catch area
MIG: 09:18:38 : Running C:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/workspace/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/workspace/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 09:18:47 : XML_INPUT_FILE: c:/workspace/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 09:18:47 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 09:18:47 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 09:18:48 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 09:18:48 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 09:18:48 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:18:48 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 09:18:48 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 09:18:49 : Running implementation.xit
MIG: 09:18:49 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 09:18:49 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 16:10:05 : xml_input_file: mig_a.prj
MIG: 16:10:05 : Absolute path of xml_input_file: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 16:10:05 : xml_input_file: mig_a.prj
MIG: 16:10:05 : Absolute path of xml_input_file: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 16:10:05 : In updateAllModelParams
MIG: 16:10:05 : ################# RUNNING MIG BATCH ###################
MIG: 16:10:05 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: e:/vivado/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 16:10:05 : synp_flow:  -- synthesis_mode: Other
MIG: 16:10:05 : outputDirectory: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 16:10:05 : vivado_mode: xpg_bd
MIG: 16:10:05 : isPortInterface: 0
MIG: 16:10:05 : isPortInterface: 0
MIG: 16:10:05 : isPortInterface: 0
MIG: 16:10:05 : isPortInterface: 0
MIG: 16:10:05 : isPortInterface: 0
MIG: 16:10:05 : isPortInterface: 0
MIG: 16:10:05 : isPortInterface: 0
MIG: 16:10:05 : isPortInterface: 0
MIG: 16:10:05 : isPortInterface: 0
MIG: 16:10:05 : isPortInterface: 0
MIG: 16:10:05 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 1
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 : isPortInterface: 0
MIG: 16:10:06 :  locked false  
MIG: 16:10:06 : HDL Language: Verilog
MIG: 16:10:06 : compInfo: true
MIG: 16:10:06 : Vivado Options xc7a100t csg324 -1
MIG: 16:10:06 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:10:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 16:10:06 : xilinx_path: E:/vivado/Vivado/2015.2/ids_lite/ISE
MIG: 16:10:06 : I am in catch area
MIG: 16:10:06 : Running E:/vivado/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 16:10:53 : XML_INPUT_FILE: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 16:10:53 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 16:10:53 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 16:10:53 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 16:10:53 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 16:10:53 : XGUI hdlLanguage: Verilog
MIG: 16:10:53 : xgui vivado_mode: xpg_bd
MIG: 16:10:53 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:10:53 : Reading D:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/MIPSfpga_system_mig_7series_0_0_mig.v ...
MIG: 16:10:56 : 1
MIG: 16:10:56 : Inside fn mem: DDR2
MIG: 16:10:56 : Inside fn detect_uiclk: 81247969
MIG: 16:10:56 : cntrl:  memtype: DDR2
MIG: 16:10:56 : 1200
MIG: 16:10:56 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 16:10:56 : DDR2
MIG: 16:10:56 : 1
MIG: 16:10:56 : 81247969
MIG: 16:10:56 : 
MIG: 16:10:56 :  polarity_value: 1
MIG: 16:10:56 : 
MIG: 16:10:56 : 
MIG: 16:10:56 : cntrl:  memtype: DDR2
MIG: 16:10:56 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 16:10:56 : 
MIG: 16:10:56 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 16:10:56 : 
MIG: 16:10:56 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 16:10:56 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 16:10:56 : 
MIG: 16:10:56 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 16:10:56 : 
MIG: 16:10:56 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 16:10:56 : 
MIG: 16:10:56 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 16:10:56 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:10:56 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 16:10:56 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 16:10:56 : 2
MIG: 16:10:56 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 16:10:56 : 16
MIG: 16:10:56 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 16:10:56 : 2
MIG: 16:10:56 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 16:10:56 : 
MIG: 16:10:56 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 16:10:56 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 16:10:56 : 
MIG: 16:10:56 :  Valid Param: ECC ==> OFF
MIG: 16:10:56 : 16
MIG: 16:10:56 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 16:10:56 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:10:56 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:10:56 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:10:56 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 16:10:56 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 16:10:56 : 
MIG: 16:10:56 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 16:10:56 : 13
MIG: 16:10:56 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 16:10:56 : 27
MIG: 16:10:56 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 16:10:56 : 
MIG: 16:10:56 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 16:10:56 : 
MIG: 16:10:56 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 16:10:56 : 
MIG: 16:10:56 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 16:10:56 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 16:10:56 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 16:10:56 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 16:10:56 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 16:10:56 :  Invalid Param: DDR2_AL ==> "0"
MIG: 16:10:56 :  Invalid Param: DDR2_nAL ==> 0
MIG: 16:10:56 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 16:10:56 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 16:10:56 :  Invalid Param: DDR2_CL ==> 5
MIG: 16:10:56 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 16:10:56 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 16:10:56 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 16:10:56 : 
MIG: 16:10:56 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 16:10:56 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 16:10:56 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 16:10:56 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 16:10:56 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 16:10:56 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 16:10:56 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 16:10:56 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 16:10:56 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 16:10:56 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 16:10:56 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 16:10:56 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:10:56 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 16:10:56 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 16:10:56 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 16:10:56 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 16:10:56 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 16:10:56 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 16:10:56 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 16:10:56 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 16:10:56 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 16:10:56 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 16:10:56 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 16:10:56 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 16:10:56 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 16:10:56 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:10:56 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 16:10:56 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:10:56 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 16:10:56 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 16:10:56 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:10:56 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:10:56 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 16:10:56 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 16:10:56 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 16:10:56 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 16:10:56 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 16:10:56 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 16:10:56 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 16:10:56 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 16:10:56 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 16:10:56 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 16:10:56 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 16:10:56 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 16:10:56 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:10:56 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 16:10:56 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 16:10:56 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 16:10:56 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 16:10:56 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 16:10:56 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 16:10:56 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 16:10:56 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 16:10:56 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 16:10:56 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:10:56 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:10:56 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:10:56 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:10:56 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:10:56 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:10:56 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:10:56 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:10:56 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:10:56 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:10:56 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:10:56 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:10:56 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:10:56 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:10:56 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:10:56 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:10:56 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 16:10:56 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:10:56 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:10:56 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:10:56 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:10:56 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:10:56 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 16:10:56 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 16:10:56 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 16:10:56 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 16:10:56 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 16:10:56 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 16:10:56 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:10:56 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 16:10:56 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 16:10:56 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 16:10:56 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "MIPSFPGA_SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 16:10:56 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 16:10:56 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:10:56 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 16:10:56 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:10:56 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 16:10:56 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 16:10:56 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 16:10:57 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 16:10:57 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:10:57 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 16:10:57 : 4
MIG: 16:10:57 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 16:10:57 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:10:57 : 
MIG: 16:10:57 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:10:57 : 
MIG: 16:10:57 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 16:10:57 : 134217728
MIG: 16:10:57 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 16:10:57 : 
MIG: 16:10:57 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 16:10:57 : 64
MIG: 16:10:57 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 16:10:57 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 16:10:57 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 16:10:57 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:10:57 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:10:57 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:10:57 : 
MIG: 16:10:57 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:10:57 : 
MIG: 16:10:57 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:10:57 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:10:57 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:10:57 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:10:57 : 
MIG: 16:10:57 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 16:10:57 : 
MIG: 16:10:57 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:10:57 : NOBUF
MIG: 16:10:57 : NONE
MIG: 16:10:57 : 
MIG: 16:10:57 : Same Interface
MIG: 16:13:15 : Running synthesis.xit
MIG: 16:13:16 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 16:13:16 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 16:13:17 : Running vlog_synth_rpr.xit
MIG: 16:13:17 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 16:13:17 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 16:13:18 : Running implementation.xit
MIG: 16:13:19 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 16:13:19 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 21:06:49 : Running synthesis.xit
MIG: 21:06:50 : ################# RUNNING MIG BATCH ###################
MIG: 21:06:50 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: e:/vivado/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 21:06:50 : synp_flow:  -- synthesis_mode: Other
MIG: 21:06:50 : outputDirectory: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 21:06:50 : vivado_mode: xpg_bd
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 1
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 : isPortInterface: 0
MIG: 21:06:50 :  locked false  
MIG: 21:06:50 : HDL Language: Verilog
MIG: 21:06:50 : compInfo: false
MIG: 21:06:50 : Vivado Options xc7a100t csg324 -1
MIG: 21:06:50 : 1: xc7a100t 2: csg324 3: -1
MIG: 21:06:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 21:06:50 : xilinx_path: E:/vivado/Vivado/2015.2/ids_lite/ISE
MIG: 21:06:50 : I am in catch area
MIG: 21:06:50 : Running E:/vivado/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 21:07:36 : XML_INPUT_FILE: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 21:07:36 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 21:07:36 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 21:07:36 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 21:07:36 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 21:07:37 : Running vlog_synth_rpr.xit
MIG: 21:07:38 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 21:07:38 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 21:07:39 : Running implementation.xit
MIG: 21:07:39 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 21:07:39 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 08:23:36 : Running synthesis.xit
MIG: 08:23:36 : ################# RUNNING MIG BATCH ###################
MIG: 08:23:36 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: e:/vivado/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 08:23:36 : synp_flow:  -- synthesis_mode: Other
MIG: 08:23:36 : outputDirectory: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 08:23:36 : vivado_mode: xpg_bd
MIG: 08:23:36 : isPortInterface: 0
MIG: 08:23:36 : isPortInterface: 0
MIG: 08:23:36 : isPortInterface: 0
MIG: 08:23:36 : isPortInterface: 0
MIG: 08:23:36 : isPortInterface: 0
MIG: 08:23:36 : isPortInterface: 0
MIG: 08:23:36 : isPortInterface: 0
MIG: 08:23:36 : isPortInterface: 0
MIG: 08:23:36 : isPortInterface: 0
MIG: 08:23:36 : isPortInterface: 0
MIG: 08:23:36 : isPortInterface: 0
MIG: 08:23:36 : isPortInterface: 0
MIG: 08:23:36 : isPortInterface: 0
MIG: 08:23:36 : isPortInterface: 0
MIG: 08:23:36 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 1
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 : isPortInterface: 0
MIG: 08:23:37 :  locked false  
MIG: 08:23:37 : HDL Language: Verilog
MIG: 08:23:37 : compInfo: false
MIG: 08:23:37 : Vivado Options xc7a100t csg324 -1
MIG: 08:23:37 : 1: xc7a100t 2: csg324 3: -1
MIG: 08:23:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 08:23:37 : xilinx_path: E:/vivado/Vivado/2015.2/ids_lite/ISE
MIG: 08:23:37 : I am in catch area
MIG: 08:23:37 : Running E:/vivado/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 08:24:23 : XML_INPUT_FILE: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 08:24:23 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 08:24:23 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 08:24:23 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 08:24:23 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 08:24:25 : Running vlog_synth_rpr.xit
MIG: 08:24:25 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 08:24:25 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 08:24:26 : Running implementation.xit
MIG: 08:24:27 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 08:24:27 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 09:29:27 : xml_input_file: mig_a.prj
MIG: 09:29:27 : Absolute path of xml_input_file: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 09:29:27 : xml_input_file: mig_a.prj
MIG: 09:29:27 : Absolute path of xml_input_file: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 09:30:14 : Running synthesis.xit
MIG: 09:30:14 : ################# RUNNING MIG BATCH ###################
MIG: 09:30:14 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: e:/vivado/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 09:30:14 : synp_flow:  -- synthesis_mode: Other
MIG: 09:30:14 : outputDirectory: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 09:30:14 : vivado_mode: xpg_bd
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:14 : isPortInterface: 0
MIG: 09:30:15 : isPortInterface: 0
MIG: 09:30:15 : isPortInterface: 1
MIG: 09:30:15 : isPortInterface: 0
MIG: 09:30:15 : isPortInterface: 0
MIG: 09:30:15 : isPortInterface: 0
MIG: 09:30:15 : isPortInterface: 0
MIG: 09:30:15 : isPortInterface: 0
MIG: 09:30:15 : isPortInterface: 0
MIG: 09:30:15 : isPortInterface: 0
MIG: 09:30:15 : isPortInterface: 0
MIG: 09:30:15 : isPortInterface: 0
MIG: 09:30:15 : isPortInterface: 0
MIG: 09:30:15 :  locked false  
MIG: 09:30:15 : HDL Language: Verilog
MIG: 09:30:15 : compInfo: false
MIG: 09:30:15 : Vivado Options xc7a100t csg324 -1
MIG: 09:30:15 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:30:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 09:30:15 : xilinx_path: E:/vivado/Vivado/2015.2/ids_lite/ISE
MIG: 09:30:15 : I am in catch area
MIG: 09:30:15 : Running E:/vivado/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 09:30:55 : XML_INPUT_FILE: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 09:30:55 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 09:30:55 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 09:30:55 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 09:30:55 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 09:30:56 : Running vlog_synth_rpr.xit
MIG: 09:30:57 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 09:30:57 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 09:30:58 : Running implementation.xit
MIG: 09:30:58 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 09:30:58 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 16:18:51 : xml_input_file: mig_a.prj
MIG: 16:18:51 : Absolute path of xml_input_file: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 16:18:51 : xml_input_file: mig_a.prj
MIG: 16:18:51 : Absolute path of xml_input_file: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 16:19:30 : Running synthesis.xit
MIG: 16:19:30 : ################# RUNNING MIG BATCH ###################
MIG: 16:19:30 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: e:/vivado/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 16:19:30 : synp_flow:  -- synthesis_mode: Other
MIG: 16:19:30 : outputDirectory: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 16:19:30 : vivado_mode: xpg_bd
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 1
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 : isPortInterface: 0
MIG: 16:19:30 :  locked false  
MIG: 16:19:30 : HDL Language: Verilog
MIG: 16:19:30 : compInfo: false
MIG: 16:19:30 : Vivado Options xc7a100t csg324 -1
MIG: 16:19:30 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:19:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 16:19:30 : xilinx_path: E:/vivado/Vivado/2015.2/ids_lite/ISE
MIG: 16:19:30 : I am in catch area
MIG: 16:19:30 : Running E:/vivado/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 16:19:56 : XML_INPUT_FILE: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 16:19:56 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 16:19:56 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 16:19:56 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 16:19:56 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 16:19:57 : Running vlog_synth_rpr.xit
MIG: 16:19:57 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 16:19:57 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 16:19:58 : Running implementation.xit
MIG: 16:19:58 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 16:19:58 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 17:15:24 : xml_input_file: mig_a.prj
MIG: 17:15:24 : Absolute path of xml_input_file: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 17:15:24 : xml_input_file: mig_a.prj
MIG: 17:15:24 : Absolute path of xml_input_file: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 17:17:08 : Running synthesis.xit
MIG: 17:17:08 : ################# RUNNING MIG BATCH ###################
MIG: 17:17:08 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: e:/vivado/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 17:17:08 : synp_flow:  -- synthesis_mode: Other
MIG: 17:17:08 : outputDirectory: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 17:17:08 : vivado_mode: xpg_bd
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:08 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 1
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 : isPortInterface: 0
MIG: 17:17:09 :  locked false  
MIG: 17:17:09 : HDL Language: Verilog
MIG: 17:17:09 : compInfo: false
MIG: 17:17:09 : Vivado Options xc7a100t csg324 -1
MIG: 17:17:09 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:17:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 17:17:09 : xilinx_path: E:/vivado/Vivado/2015.2/ids_lite/ISE
MIG: 17:17:09 : I am in catch area
MIG: 17:17:09 : Running E:/vivado/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 17:17:35 : XML_INPUT_FILE: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 17:17:35 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 17:17:35 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 17:17:35 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 17:17:35 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 17:17:36 : Running vlog_synth_rpr.xit
MIG: 17:17:36 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 17:17:36 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 17:17:37 : Running implementation.xit
MIG: 17:17:37 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 17:17:37 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 17:21:31 : Running synthesis.xit
MIG: 17:21:32 : ################# RUNNING MIG BATCH ###################
MIG: 17:21:32 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: e:/vivado/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 17:21:32 : synp_flow:  -- synthesis_mode: Other
MIG: 17:21:32 : outputDirectory: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 17:21:32 : vivado_mode: xpg_bd
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 1
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 : isPortInterface: 0
MIG: 17:21:32 :  locked false  
MIG: 17:21:32 : HDL Language: Verilog
MIG: 17:21:32 : compInfo: false
MIG: 17:21:32 : Vivado Options xc7a100t csg324 -1
MIG: 17:21:32 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:21:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 17:21:32 : xilinx_path: E:/vivado/Vivado/2015.2/ids_lite/ISE
MIG: 17:21:32 : I am in catch area
MIG: 17:21:32 : Running E:/vivado/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 17:21:58 : XML_INPUT_FILE: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 17:21:58 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 17:21:58 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 17:21:58 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 17:21:58 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 17:21:59 : Running vlog_synth_rpr.xit
MIG: 17:21:59 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 17:21:59 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 17:22:00 : Running implementation.xit
MIG: 17:22:00 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 17:22:00 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 17:24:58 : Running synthesis.xit
MIG: 17:24:58 : ################# RUNNING MIG BATCH ###################
MIG: 17:24:58 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: e:/vivado/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 17:24:58 : synp_flow:  -- synthesis_mode: Other
MIG: 17:24:58 : outputDirectory: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 17:24:58 : vivado_mode: xpg_bd
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:58 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 1
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 : isPortInterface: 0
MIG: 17:24:59 :  locked false  
MIG: 17:24:59 : HDL Language: Verilog
MIG: 17:24:59 : compInfo: false
MIG: 17:24:59 : Vivado Options xc7a100t csg324 -1
MIG: 17:24:59 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:24:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 17:24:59 : xilinx_path: E:/vivado/Vivado/2015.2/ids_lite/ISE
MIG: 17:24:59 : I am in catch area
MIG: 17:24:59 : Running E:/vivado/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 17:25:18 : XML_INPUT_FILE: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 17:25:18 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 17:25:18 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 17:25:18 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 17:25:18 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 17:25:19 : Running vlog_synth_rpr.xit
MIG: 17:25:19 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 17:25:19 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 17:25:19 : Running simulation.xit
MIG: 17:25:20 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 17:25:20 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 17:25:20 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:25:21 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 17:25:21 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 17:25:21 : Running implementation.xit
MIG: 17:25:21 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 17:25:21 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 17:39:42 : Running synthesis.xit
MIG: 17:39:42 : ################# RUNNING MIG BATCH ###################
MIG: 17:39:42 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: e:/vivado/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 17:39:42 : synp_flow:  -- synthesis_mode: Other
MIG: 17:39:42 : outputDirectory: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 17:39:42 : vivado_mode: xpg_bd
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 1
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:42 : isPortInterface: 0
MIG: 17:39:43 : isPortInterface: 0
MIG: 17:39:43 : isPortInterface: 0
MIG: 17:39:43 : isPortInterface: 0
MIG: 17:39:43 : isPortInterface: 0
MIG: 17:39:43 :  locked false  
MIG: 17:39:43 : HDL Language: Verilog
MIG: 17:39:43 : compInfo: false
MIG: 17:39:43 : Vivado Options xc7a100t csg324 -1
MIG: 17:39:43 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:39:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 17:39:43 : xilinx_path: E:/vivado/Vivado/2015.2/ids_lite/ISE
MIG: 17:39:43 : I am in catch area
MIG: 17:39:43 : Running E:/vivado/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 17:40:08 : XML_INPUT_FILE: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 17:40:08 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 17:40:08 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 17:40:08 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 17:40:08 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 17:40:08 : Running vlog_synth_rpr.xit
MIG: 17:40:09 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 17:40:09 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 17:40:09 : Running implementation.xit
MIG: 17:40:09 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 17:40:09 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 17:49:20 : Running synthesis.xit
MIG: 17:49:20 : ################# RUNNING MIG BATCH ###################
MIG: 17:49:20 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: e:/vivado/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 17:49:20 : synp_flow:  -- synthesis_mode: Other
MIG: 17:49:20 : outputDirectory: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 17:49:20 : vivado_mode: xpg_bd
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 1
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 : isPortInterface: 0
MIG: 17:49:20 :  locked false  
MIG: 17:49:20 : HDL Language: Verilog
MIG: 17:49:20 : compInfo: false
MIG: 17:49:20 : Vivado Options xc7a100t csg324 -1
MIG: 17:49:20 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:49:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 17:49:20 : xilinx_path: E:/vivado/Vivado/2015.2/ids_lite/ISE
MIG: 17:49:20 : I am in catch area
MIG: 17:49:20 : Running E:/vivado/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 17:49:43 : XML_INPUT_FILE: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 17:49:43 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 17:49:43 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 17:49:43 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 17:49:43 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 17:49:44 : Running vlog_synth_rpr.xit
MIG: 17:49:44 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 17:49:44 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 17:49:45 : Running simulation.xit
MIG: 17:49:45 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 17:49:45 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 17:49:46 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:49:46 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 17:49:46 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 17:49:46 : Running implementation.xit
MIG: 17:49:47 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 17:49:47 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 18:38:14 : Running synthesis.xit
MIG: 18:38:14 : ################# RUNNING MIG BATCH ###################
MIG: 18:38:14 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: e:/vivado/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 18:38:14 : synp_flow:  -- synthesis_mode: Other
MIG: 18:38:14 : outputDirectory: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 18:38:14 : vivado_mode: xpg_bd
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:14 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 1
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 : isPortInterface: 0
MIG: 18:38:15 :  locked false  
MIG: 18:38:15 : HDL Language: Verilog
MIG: 18:38:15 : compInfo: false
MIG: 18:38:15 : Vivado Options xc7a100t csg324 -1
MIG: 18:38:15 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:38:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 18:38:15 : xilinx_path: E:/vivado/Vivado/2015.2/ids_lite/ISE
MIG: 18:38:15 : I am in catch area
MIG: 18:38:15 : Running E:/vivado/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:38:44 : XML_INPUT_FILE: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 18:38:44 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 18:38:44 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 18:38:45 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 18:38:45 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:38:45 : Running vlog_synth_rpr.xit
MIG: 18:38:46 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 18:38:46 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 18:38:46 : Running implementation.xit
MIG: 18:38:47 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 18:38:47 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 08:37:48 : xml_input_file: mig_a.prj
MIG: 08:37:49 : Absolute path of xml_input_file: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 08:37:49 : xml_input_file: mig_a.prj
MIG: 08:37:49 : Absolute path of xml_input_file: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 08:38:24 : Running synthesis.xit
MIG: 08:38:25 : ################# RUNNING MIG BATCH ###################
MIG: 08:38:25 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: e:/vivado/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 08:38:25 : synp_flow:  -- synthesis_mode: Other
MIG: 08:38:25 : outputDirectory: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 08:38:25 : vivado_mode: xpg_bd
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 1
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 : isPortInterface: 0
MIG: 08:38:25 :  locked false  
MIG: 08:38:25 : HDL Language: Verilog
MIG: 08:38:25 : compInfo: false
MIG: 08:38:25 : Vivado Options xc7a100t csg324 -1
MIG: 08:38:25 : 1: xc7a100t 2: csg324 3: -1
MIG: 08:38:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 08:38:25 : xilinx_path: E:/vivado/Vivado/2015.2/ids_lite/ISE
MIG: 08:38:25 : I am in catch area
MIG: 08:38:25 : Running E:/vivado/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 08:38:49 : XML_INPUT_FILE: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 08:38:49 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 08:38:49 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 08:38:49 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 08:38:49 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 08:38:50 : Running vlog_synth_rpr.xit
MIG: 08:38:50 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 08:38:50 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 08:38:50 : Running implementation.xit
MIG: 08:38:51 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 08:38:51 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 09:40:13 : xml_input_file: mig_a.prj
MIG: 09:40:13 : Absolute path of xml_input_file: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 09:40:13 : xml_input_file: mig_a.prj
MIG: 09:40:13 : Absolute path of xml_input_file: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 09:40:46 : Running synthesis.xit
MIG: 09:40:47 : ################# RUNNING MIG BATCH ###################
MIG: 09:40:47 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: e:/vivado/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 09:40:47 : synp_flow:  -- synthesis_mode: Other
MIG: 09:40:47 : outputDirectory: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 09:40:47 : vivado_mode: xpg_bd
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 1
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 : isPortInterface: 0
MIG: 09:40:47 :  locked false  
MIG: 09:40:47 : HDL Language: Verilog
MIG: 09:40:47 : compInfo: false
MIG: 09:40:47 : Vivado Options xc7a100t csg324 -1
MIG: 09:40:47 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:40:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 09:40:47 : xilinx_path: E:/vivado/Vivado/2015.2/ids_lite/ISE
MIG: 09:40:47 : I am in catch area
MIG: 09:40:47 : Running E:/vivado/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 09:41:10 : XML_INPUT_FILE: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 09:41:10 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 09:41:10 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 09:41:10 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 09:41:10 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 09:41:11 : Running vlog_synth_rpr.xit
MIG: 09:41:11 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 09:41:11 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 09:41:12 : Running implementation.xit
MIG: 09:41:12 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 09:41:12 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 10:48:56 : Running synthesis.xit
MIG: 10:48:56 : ################# RUNNING MIG BATCH ###################
MIG: 10:48:56 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: e:/vivado/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 10:48:56 : synp_flow:  -- synthesis_mode: Other
MIG: 10:48:56 : outputDirectory: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 10:48:56 : vivado_mode: xpg_bd
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:56 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 1
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 : isPortInterface: 0
MIG: 10:48:57 :  locked false  
MIG: 10:48:57 : HDL Language: Verilog
MIG: 10:48:57 : compInfo: false
MIG: 10:48:57 : Vivado Options xc7a100t csg324 -1
MIG: 10:48:57 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:48:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 10:48:57 : xilinx_path: E:/vivado/Vivado/2015.2/ids_lite/ISE
MIG: 10:48:57 : I am in catch area
MIG: 10:48:57 : Running E:/vivado/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 10:49:21 : XML_INPUT_FILE: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 10:49:21 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 10:49:21 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 10:49:21 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 10:49:21 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 10:49:22 : Running vlog_synth_rpr.xit
MIG: 10:49:22 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 10:49:22 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 10:49:23 : Running implementation.xit
MIG: 10:49:23 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 10:49:23 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 11:43:56 : xml_input_file: mig_a.prj
MIG: 11:43:56 : Absolute path of xml_input_file: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 11:43:56 : xml_input_file: mig_a.prj
MIG: 11:43:56 : Absolute path of xml_input_file: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 08:22:38 : Running synthesis.xit
MIG: 08:22:39 : ################# RUNNING MIG BATCH ###################
MIG: 08:22:39 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: e:/vivado/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 08:22:39 : synp_flow:  -- synthesis_mode: Other
MIG: 08:22:39 : outputDirectory: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 08:22:39 : vivado_mode: xpg_bd
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 1
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 : isPortInterface: 0
MIG: 08:22:39 :  locked false  
MIG: 08:22:39 : HDL Language: Verilog
MIG: 08:22:39 : compInfo: false
MIG: 08:22:39 : Vivado Options xc7a100t csg324 -1
MIG: 08:22:39 : 1: xc7a100t 2: csg324 3: -1
MIG: 08:22:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 08:22:39 : xilinx_path: E:/vivado/Vivado/2015.2/ids_lite/ISE
MIG: 08:22:39 : I am in catch area
MIG: 08:22:39 : Running E:/vivado/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 08:23:25 : XML_INPUT_FILE: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 08:23:25 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 08:23:25 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 08:23:26 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 08:23:26 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 08:23:27 : Running vlog_synth_rpr.xit
MIG: 08:23:28 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 08:23:28 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 08:23:29 : Running implementation.xit
MIG: 08:23:29 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 08:23:29 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 08:41:13 : xml_input_file: mig_a.prj
MIG: 08:41:14 : Absolute path of xml_input_file: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 08:41:14 : xml_input_file: mig_a.prj
MIG: 08:41:14 : Absolute path of xml_input_file: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 09:21:02 : Running simulation.xit
MIG: 09:21:03 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 09:21:03 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 09:21:04 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:21:05 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 09:21:05 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 09:34:00 : xml_input_file: mig_a.prj
MIG: 09:34:00 : Absolute path of xml_input_file: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 09:34:00 : xml_input_file: mig_a.prj
MIG: 09:34:00 : Absolute path of xml_input_file: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 09:35:21 : ################# RUNNING MIG BATCH ###################
MIG: 09:35:21 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: e:/vivado/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 09:35:21 : synp_flow:  -- synthesis_mode: Other
MIG: 09:35:21 : outputDirectory: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 09:35:21 : vivado_mode: xpg_bd
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 1
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 : isPortInterface: 0
MIG: 09:35:21 :  locked false  
MIG: 09:35:21 : HDL Language: Verilog
MIG: 09:35:21 : compInfo: false
MIG: 09:35:21 : Vivado Options xc7a100t csg324 -1
MIG: 09:35:21 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:35:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 09:35:21 : xilinx_path: E:/vivado/Vivado/2015.2/ids_lite/ISE
MIG: 09:35:21 : I am in catch area
MIG: 09:35:21 : Running E:/vivado/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 09:35:41 : XML_INPUT_FILE: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 09:35:41 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 09:35:41 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 09:35:41 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 09:35:41 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 09:35:41 : Running synthesis.xit
MIG: 09:35:41 : ################# RUNNING MIG BATCH ###################
MIG: 09:35:41 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: e:/vivado/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 09:35:41 : synp_flow:  -- synthesis_mode: Other
MIG: 09:35:41 : outputDirectory: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 09:35:41 : vivado_mode: xpg_bd
MIG: 09:35:41 : isPortInterface: 0
MIG: 09:35:41 : isPortInterface: 0
MIG: 09:35:41 : isPortInterface: 0
MIG: 09:35:41 : isPortInterface: 0
MIG: 09:35:41 : isPortInterface: 0
MIG: 09:35:41 : isPortInterface: 0
MIG: 09:35:41 : isPortInterface: 0
MIG: 09:35:41 : isPortInterface: 0
MIG: 09:35:41 : isPortInterface: 0
MIG: 09:35:41 : isPortInterface: 0
MIG: 09:35:41 : isPortInterface: 0
MIG: 09:35:41 : isPortInterface: 0
MIG: 09:35:41 : isPortInterface: 0
MIG: 09:35:41 : isPortInterface: 0
MIG: 09:35:41 : isPortInterface: 0
MIG: 09:35:41 : isPortInterface: 0
MIG: 09:35:41 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 1
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 : isPortInterface: 0
MIG: 09:35:42 :  locked false  
MIG: 09:35:42 : HDL Language: Verilog
MIG: 09:35:42 : compInfo: false
MIG: 09:35:42 : Vivado Options xc7a100t csg324 -1
MIG: 09:35:42 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:35:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 09:35:42 : xilinx_path: E:/vivado/Vivado/2015.2/ids_lite/ISE
MIG: 09:35:42 : I am in catch area
MIG: 09:35:42 : Running E:/vivado/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 09:35:58 : XML_INPUT_FILE: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 09:35:58 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 09:35:58 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 09:35:58 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 09:35:58 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 09:35:58 : Running vlog_synth_rpr.xit
MIG: 09:35:59 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 09:35:59 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 09:35:59 : Running simulation.xit
MIG: 09:35:59 : ################# RUNNING MIG BATCH ###################
MIG: 09:35:59 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: e:/vivado/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 09:35:59 : synp_flow:  -- synthesis_mode: Other
MIG: 09:35:59 : outputDirectory: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 09:35:59 : vivado_mode: xpg_bd
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 1
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:35:59 : isPortInterface: 0
MIG: 09:36:00 : isPortInterface: 0
MIG: 09:36:00 : isPortInterface: 0
MIG: 09:36:00 :  locked false  
MIG: 09:36:00 : HDL Language: Verilog
MIG: 09:36:00 : compInfo: false
MIG: 09:36:00 : Vivado Options xc7a100t csg324 -1
MIG: 09:36:00 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:36:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 09:36:00 : xilinx_path: E:/vivado/Vivado/2015.2/ids_lite/ISE
MIG: 09:36:00 : I am in catch area
MIG: 09:36:00 : Running E:/vivado/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 09:36:16 : XML_INPUT_FILE: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 09:36:16 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 09:36:16 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 09:36:16 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 09:36:16 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 09:36:16 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:36:16 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 09:36:16 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 09:36:17 : Running implementation.xit
MIG: 09:36:17 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 09:36:17 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 09:03:44 : xml_input_file: mig_a.prj
MIG: 09:03:45 : Absolute path of xml_input_file: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 09:03:45 : xml_input_file: mig_a.prj
MIG: 09:03:45 : Absolute path of xml_input_file: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 09:14:06 : ################# RUNNING MIG BATCH ###################
MIG: 09:14:06 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: e:/vivado/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 09:14:06 : synp_flow:  -- synthesis_mode: Other
MIG: 09:14:06 : outputDirectory: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 09:14:06 : vivado_mode: xpg_bd
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 1
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 : isPortInterface: 0
MIG: 09:14:06 :  locked false  
MIG: 09:14:06 : HDL Language: Verilog
MIG: 09:14:06 : compInfo: false
MIG: 09:14:06 : Vivado Options xc7a100t csg324 -1
MIG: 09:14:06 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:14:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 09:14:06 : xilinx_path: E:/vivado/Vivado/2015.2/ids_lite/ISE
MIG: 09:14:06 : I am in catch area
MIG: 09:14:07 : Running E:/vivado/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 09:14:31 : XML_INPUT_FILE: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 09:14:31 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 09:14:31 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 09:14:32 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 09:14:32 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 09:14:32 : Running synthesis.xit
MIG: 09:14:32 : ################# RUNNING MIG BATCH ###################
MIG: 09:14:32 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: e:/vivado/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 09:14:32 : synp_flow:  -- synthesis_mode: Other
MIG: 09:14:32 : outputDirectory: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 09:14:32 : vivado_mode: xpg_bd
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:32 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 1
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 : isPortInterface: 0
MIG: 09:14:33 :  locked false  
MIG: 09:14:33 : HDL Language: Verilog
MIG: 09:14:33 : compInfo: false
MIG: 09:14:33 : Vivado Options xc7a100t csg324 -1
MIG: 09:14:33 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:14:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 09:14:33 : xilinx_path: E:/vivado/Vivado/2015.2/ids_lite/ISE
MIG: 09:14:33 : I am in catch area
MIG: 09:14:33 : Running E:/vivado/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 09:14:49 : XML_INPUT_FILE: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 09:14:49 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 09:14:49 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 09:14:49 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 09:14:49 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 09:14:50 : Running vlog_synth_rpr.xit
MIG: 09:14:50 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 09:14:50 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 09:14:51 : Running simulation.xit
MIG: 09:14:51 : ################# RUNNING MIG BATCH ###################
MIG: 09:14:51 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: e:/vivado/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 09:14:51 : synp_flow:  -- synthesis_mode: Other
MIG: 09:14:51 : outputDirectory: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 09:14:51 : vivado_mode: xpg_bd
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 1
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 : isPortInterface: 0
MIG: 09:14:51 :  locked false  
MIG: 09:14:51 : HDL Language: Verilog
MIG: 09:14:51 : compInfo: false
MIG: 09:14:51 : Vivado Options xc7a100t csg324 -1
MIG: 09:14:51 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:14:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 09:14:51 : xilinx_path: E:/vivado/Vivado/2015.2/ids_lite/ISE
MIG: 09:14:51 : I am in catch area
MIG: 09:14:51 : Running E:/vivado/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 09:15:08 : XML_INPUT_FILE: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 09:15:08 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 09:15:08 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 09:15:08 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 09:15:08 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 09:15:09 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:15:09 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 09:15:09 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 09:15:10 : Running implementation.xit
MIG: 09:15:10 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 09:15:10 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 08:54:23 : xml_input_file: mig_a.prj
MIG: 08:54:24 : Absolute path of xml_input_file: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 08:54:24 : xml_input_file: mig_a.prj
MIG: 08:54:24 : Absolute path of xml_input_file: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 08:56:37 : Running synthesis.xit
MIG: 08:56:38 : ################# RUNNING MIG BATCH ###################
MIG: 08:56:38 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: e:/vivado/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 08:56:38 : synp_flow:  -- synthesis_mode: Other
MIG: 08:56:38 : outputDirectory: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 08:56:38 : vivado_mode: xpg_bd
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 1
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 : isPortInterface: 0
MIG: 08:56:38 :  locked false  
MIG: 08:56:38 : HDL Language: Verilog
MIG: 08:56:38 : compInfo: false
MIG: 08:56:38 : Vivado Options xc7a100t csg324 -1
MIG: 08:56:38 : 1: xc7a100t 2: csg324 3: -1
MIG: 08:56:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 08:56:38 : xilinx_path: E:/vivado/Vivado/2015.2/ids_lite/ISE
MIG: 08:56:38 : I am in catch area
MIG: 08:56:38 : Running E:/vivado/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 08:57:19 : XML_INPUT_FILE: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 08:57:19 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 08:57:19 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 08:57:19 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 08:57:19 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 08:57:20 : Running vlog_synth_rpr.xit
MIG: 08:57:21 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 08:57:21 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 08:57:22 : Running implementation.xit
MIG: 08:57:22 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 08:57:22 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 09:21:59 : Running synthesis.xit
MIG: 09:22:00 : ################# RUNNING MIG BATCH ###################
MIG: 09:22:00 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: e:/vivado/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 09:22:00 : synp_flow:  -- synthesis_mode: Other
MIG: 09:22:00 : outputDirectory: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 09:22:00 : vivado_mode: xpg_bd
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 1
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 : isPortInterface: 0
MIG: 09:22:00 :  locked false  
MIG: 09:22:00 : HDL Language: Verilog
MIG: 09:22:00 : compInfo: false
MIG: 09:22:00 : Vivado Options xc7a100t csg324 -1
MIG: 09:22:00 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:22:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 09:22:00 : xilinx_path: E:/vivado/Vivado/2015.2/ids_lite/ISE
MIG: 09:22:00 : I am in catch area
MIG: 09:22:00 : Running E:/vivado/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 09:22:40 : XML_INPUT_FILE: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 09:22:40 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 09:22:40 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 09:22:40 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 09:22:40 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 09:22:41 : Running vlog_synth_rpr.xit
MIG: 09:22:42 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 09:22:42 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 09:22:42 : Running implementation.xit
MIG: 09:22:43 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 09:22:43 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 09:56:37 : Running synthesis.xit
MIG: 09:56:37 : ################# RUNNING MIG BATCH ###################
MIG: 09:56:37 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: e:/vivado/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 09:56:37 : synp_flow:  -- synthesis_mode: Other
MIG: 09:56:37 : outputDirectory: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 09:56:37 : vivado_mode: xpg_bd
MIG: 09:56:37 : isPortInterface: 0
MIG: 09:56:37 : isPortInterface: 0
MIG: 09:56:37 : isPortInterface: 0
MIG: 09:56:37 : isPortInterface: 0
MIG: 09:56:37 : isPortInterface: 0
MIG: 09:56:37 : isPortInterface: 0
MIG: 09:56:37 : isPortInterface: 0
MIG: 09:56:37 : isPortInterface: 0
MIG: 09:56:37 : isPortInterface: 0
MIG: 09:56:37 : isPortInterface: 0
MIG: 09:56:37 : isPortInterface: 0
MIG: 09:56:37 : isPortInterface: 0
MIG: 09:56:37 : isPortInterface: 0
MIG: 09:56:37 : isPortInterface: 0
MIG: 09:56:37 : isPortInterface: 0
MIG: 09:56:37 : isPortInterface: 0
MIG: 09:56:37 : isPortInterface: 0
MIG: 09:56:37 : isPortInterface: 0
MIG: 09:56:37 : isPortInterface: 0
MIG: 09:56:37 : isPortInterface: 0
MIG: 09:56:37 : isPortInterface: 0
MIG: 09:56:37 : isPortInterface: 0
MIG: 09:56:37 : isPortInterface: 0
MIG: 09:56:37 : isPortInterface: 0
MIG: 09:56:37 : isPortInterface: 0
MIG: 09:56:37 : isPortInterface: 0
MIG: 09:56:37 : isPortInterface: 0
MIG: 09:56:37 : isPortInterface: 0
MIG: 09:56:37 : isPortInterface: 0
MIG: 09:56:37 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 1
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 : isPortInterface: 0
MIG: 09:56:38 :  locked false  
MIG: 09:56:38 : HDL Language: Verilog
MIG: 09:56:38 : compInfo: false
MIG: 09:56:38 : Vivado Options xc7a100t csg324 -1
MIG: 09:56:38 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:56:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 09:56:38 : xilinx_path: E:/vivado/Vivado/2015.2/ids_lite/ISE
MIG: 09:56:38 : I am in catch area
MIG: 09:56:38 : Running E:/vivado/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 09:57:15 : XML_INPUT_FILE: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 09:57:15 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 09:57:15 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 09:57:15 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 09:57:15 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 09:57:16 : Running vlog_synth_rpr.xit
MIG: 09:57:16 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 09:57:16 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 09:57:17 : Running implementation.xit
MIG: 09:57:18 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 09:57:18 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 10:48:34 : Running synthesis.xit
MIG: 10:48:34 : ################# RUNNING MIG BATCH ###################
MIG: 10:48:34 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: e:/vivado/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 10:48:34 : synp_flow:  -- synthesis_mode: Other
MIG: 10:48:34 : outputDirectory: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 10:48:34 : vivado_mode: xpg_bd
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 1
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 : isPortInterface: 0
MIG: 10:48:34 :  locked false  
MIG: 10:48:34 : HDL Language: Verilog
MIG: 10:48:34 : compInfo: false
MIG: 10:48:34 : Vivado Options xc7a100t csg324 -1
MIG: 10:48:34 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:48:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 10:48:34 : xilinx_path: E:/vivado/Vivado/2015.2/ids_lite/ISE
MIG: 10:48:34 : I am in catch area
MIG: 10:48:34 : Running E:/vivado/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 10:48:57 : XML_INPUT_FILE: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 10:48:57 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 10:48:57 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 10:48:57 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 10:48:57 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 10:48:58 : Running vlog_synth_rpr.xit
MIG: 10:48:58 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 10:48:58 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 10:48:58 : Running implementation.xit
MIG: 10:48:58 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 10:48:58 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 09:49:41 : xml_input_file: mig_a.prj
MIG: 09:49:41 : Absolute path of xml_input_file: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 09:49:41 : xml_input_file: mig_a.prj
MIG: 09:49:41 : Absolute path of xml_input_file: d:/system/system_ability_2018/system_ability_2018/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 10:05:28 : xml_input_file: mig_a.prj
MIG: 10:05:28 : Absolute path of xml_input_file: c:/Users/84397/Desktop/material/system_ability_20181227/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 10:05:28 : xml_input_file: mig_a.prj
MIG: 10:05:28 : Absolute path of xml_input_file: c:/Users/84397/Desktop/material/system_ability_20181227/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 10:52:09 : xml_input_file: mig_a.prj
MIG: 10:52:09 : Absolute path of xml_input_file: c:/Users/84397/Desktop/material/system_ability_20181227/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 10:52:09 : xml_input_file: mig_a.prj
MIG: 10:52:09 : Absolute path of xml_input_file: c:/Users/84397/Desktop/material/system_ability_20181227/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 10:53:23 : Running synthesis.xit
MIG: 10:53:23 : ################# RUNNING MIG BATCH ###################
MIG: 10:53:23 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/84397/Desktop/material/system_ability_20181227/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 10:53:23 : synp_flow:  -- synthesis_mode: Other
MIG: 10:53:23 : outputDirectory: c:/Users/84397/Desktop/material/system_ability_20181227/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 10:53:23 : vivado_mode: xpg_bd
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:23 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 1
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:24 : isPortInterface: 0
MIG: 10:53:25 : isPortInterface: 0
MIG: 10:53:25 : isPortInterface: 0
MIG: 10:53:25 :  locked false  
MIG: 10:53:25 : HDL Language: Verilog
MIG: 10:53:25 : compInfo: false
MIG: 10:53:25 : Vivado Options xc7a100t csg324 -1
MIG: 10:53:25 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:53:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 10:53:25 : xilinx_path: D:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 10:53:25 : I am in catch area
MIG: 10:53:25 : Running D:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/84397/Desktop/material/system_ability_20181227/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/84397/Desktop/material/system_ability_20181227/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 10:54:11 : XML_INPUT_FILE: c:/Users/84397/Desktop/material/system_ability_20181227/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 10:54:11 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 10:54:11 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 10:54:12 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 10:54:12 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 10:54:12 : Running vlog_synth_rpr.xit
MIG: 10:54:12 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 10:54:12 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 10:54:13 : Running implementation.xit
MIG: 10:54:13 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 10:54:13 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 11:07:23 : Running synthesis.xit
MIG: 11:07:23 : ################# RUNNING MIG BATCH ###################
MIG: 11:07:23 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/84397/Desktop/material/system_ability_20181227/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 11:07:23 : synp_flow:  -- synthesis_mode: Other
MIG: 11:07:23 : outputDirectory: c:/Users/84397/Desktop/material/system_ability_20181227/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 11:07:23 : vivado_mode: xpg_bd
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:23 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:24 : isPortInterface: 0
MIG: 11:07:25 : isPortInterface: 1
MIG: 11:07:25 : isPortInterface: 0
MIG: 11:07:25 : isPortInterface: 0
MIG: 11:07:25 : isPortInterface: 0
MIG: 11:07:25 : isPortInterface: 0
MIG: 11:07:25 : isPortInterface: 0
MIG: 11:07:25 : isPortInterface: 0
MIG: 11:07:25 : isPortInterface: 0
MIG: 11:07:25 : isPortInterface: 0
MIG: 11:07:25 : isPortInterface: 0
MIG: 11:07:25 : isPortInterface: 0
MIG: 11:07:25 :  locked false  
MIG: 11:07:25 : HDL Language: Verilog
MIG: 11:07:25 : compInfo: false
MIG: 11:07:25 : Vivado Options xc7a100t csg324 -1
MIG: 11:07:25 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:07:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 11:07:25 : xilinx_path: D:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 11:07:25 : I am in catch area
MIG: 11:07:25 : Running D:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/84397/Desktop/material/system_ability_20181227/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/84397/Desktop/material/system_ability_20181227/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:08:06 : XML_INPUT_FILE: c:/Users/84397/Desktop/material/system_ability_20181227/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 11:08:06 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 11:08:06 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 11:08:06 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 11:08:06 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:08:07 : Running vlog_synth_rpr.xit
MIG: 11:08:07 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 11:08:07 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 11:08:07 : Running implementation.xit
MIG: 11:08:07 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 11:08:07 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 11:10:36 : Running synthesis.xit
MIG: 11:10:36 : ################# RUNNING MIG BATCH ###################
MIG: 11:10:36 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/84397/Desktop/material/system_ability_20181227/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 11:10:36 : synp_flow:  -- synthesis_mode: Other
MIG: 11:10:36 : outputDirectory: c:/Users/84397/Desktop/material/system_ability_20181227/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 11:10:36 : vivado_mode: xpg_bd
MIG: 11:10:36 : isPortInterface: 0
MIG: 11:10:36 : isPortInterface: 0
MIG: 11:10:36 : isPortInterface: 0
MIG: 11:10:36 : isPortInterface: 0
MIG: 11:10:36 : isPortInterface: 0
MIG: 11:10:36 : isPortInterface: 0
MIG: 11:10:36 : isPortInterface: 0
MIG: 11:10:36 : isPortInterface: 0
MIG: 11:10:36 : isPortInterface: 0
MIG: 11:10:36 : isPortInterface: 0
MIG: 11:10:36 : isPortInterface: 0
MIG: 11:10:36 : isPortInterface: 0
MIG: 11:10:36 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:37 : isPortInterface: 0
MIG: 11:10:38 : isPortInterface: 0
MIG: 11:10:38 : isPortInterface: 0
MIG: 11:10:38 : isPortInterface: 0
MIG: 11:10:38 : isPortInterface: 0
MIG: 11:10:38 : isPortInterface: 0
MIG: 11:10:38 : isPortInterface: 0
MIG: 11:10:38 : isPortInterface: 0
MIG: 11:10:38 : isPortInterface: 0
MIG: 11:10:38 : isPortInterface: 0
MIG: 11:10:38 : isPortInterface: 0
MIG: 11:10:38 : isPortInterface: 0
MIG: 11:10:38 : isPortInterface: 0
MIG: 11:10:38 : isPortInterface: 0
MIG: 11:10:38 : isPortInterface: 0
MIG: 11:10:38 : isPortInterface: 0
MIG: 11:10:38 : isPortInterface: 0
MIG: 11:10:38 : isPortInterface: 0
MIG: 11:10:38 : isPortInterface: 0
MIG: 11:10:38 : isPortInterface: 0
MIG: 11:10:38 : isPortInterface: 0
MIG: 11:10:38 : isPortInterface: 0
MIG: 11:10:38 : isPortInterface: 0
MIG: 11:10:38 : isPortInterface: 0
MIG: 11:10:38 : isPortInterface: 0
MIG: 11:10:38 : isPortInterface: 0
MIG: 11:10:38 : isPortInterface: 1
MIG: 11:10:38 : isPortInterface: 0
MIG: 11:10:38 : isPortInterface: 0
MIG: 11:10:38 : isPortInterface: 0
MIG: 11:10:38 : isPortInterface: 0
MIG: 11:10:38 : isPortInterface: 0
MIG: 11:10:38 : isPortInterface: 0
MIG: 11:10:38 : isPortInterface: 0
MIG: 11:10:38 : isPortInterface: 0
MIG: 11:10:38 : isPortInterface: 0
MIG: 11:10:38 : isPortInterface: 0
MIG: 11:10:38 :  locked false  
MIG: 11:10:38 : HDL Language: Verilog
MIG: 11:10:38 : compInfo: false
MIG: 11:10:38 : Vivado Options xc7a100t csg324 -1
MIG: 11:10:38 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:10:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 11:10:38 : xilinx_path: D:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 11:10:38 : I am in catch area
MIG: 11:10:38 : Running D:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/84397/Desktop/material/system_ability_20181227/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/84397/Desktop/material/system_ability_20181227/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:11:16 : XML_INPUT_FILE: c:/Users/84397/Desktop/material/system_ability_20181227/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 11:11:17 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 11:11:17 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 11:11:17 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 11:11:17 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:11:18 : Running vlog_synth_rpr.xit
MIG: 11:11:18 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 11:11:18 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 11:11:18 : Running implementation.xit
MIG: 11:11:19 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 11:11:19 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 09:52:04 : xml_input_file: mig_a.prj
MIG: 09:52:05 : Absolute path of xml_input_file: c:/Users/84397/Desktop/system_ability_20181227/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 09:52:05 : xml_input_file: mig_a.prj
MIG: 09:52:05 : Absolute path of xml_input_file: c:/Users/84397/Desktop/system_ability_20181227/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 09:52:49 : Running synthesis.xit
MIG: 09:52:49 : ################# RUNNING MIG BATCH ###################
MIG: 09:52:49 : Writing IN file for 'MIPSfpga_system_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2015.2/data/ip/xilinx/mig_7series_v2_3... instDirPath: c:/Users/84397/Desktop/system_ability_20181227/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0
MIG: 09:52:49 : synp_flow:  -- synthesis_mode: Other
MIG: 09:52:49 : outputDirectory: c:/Users/84397/Desktop/system_ability_20181227/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/_tmp/
MIG: 09:52:49 : vivado_mode: xpg_bd
MIG: 09:52:49 : isPortInterface: 0
MIG: 09:52:49 : isPortInterface: 0
MIG: 09:52:49 : isPortInterface: 0
MIG: 09:52:49 : isPortInterface: 0
MIG: 09:52:49 : isPortInterface: 0
MIG: 09:52:49 : isPortInterface: 0
MIG: 09:52:49 : isPortInterface: 0
MIG: 09:52:49 : isPortInterface: 0
MIG: 09:52:49 : isPortInterface: 0
MIG: 09:52:49 : isPortInterface: 0
MIG: 09:52:49 : isPortInterface: 0
MIG: 09:52:49 : isPortInterface: 0
MIG: 09:52:49 : isPortInterface: 0
MIG: 09:52:49 : isPortInterface: 0
MIG: 09:52:49 : isPortInterface: 0
MIG: 09:52:49 : isPortInterface: 0
MIG: 09:52:49 : isPortInterface: 0
MIG: 09:52:49 : isPortInterface: 0
MIG: 09:52:49 : isPortInterface: 0
MIG: 09:52:49 : isPortInterface: 0
MIG: 09:52:49 : isPortInterface: 0
MIG: 09:52:49 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:50 : isPortInterface: 0
MIG: 09:52:51 : isPortInterface: 0
MIG: 09:52:51 : isPortInterface: 0
MIG: 09:52:51 : isPortInterface: 0
MIG: 09:52:51 : isPortInterface: 0
MIG: 09:52:51 : isPortInterface: 0
MIG: 09:52:51 : isPortInterface: 0
MIG: 09:52:51 : isPortInterface: 0
MIG: 09:52:51 : isPortInterface: 0
MIG: 09:52:51 : isPortInterface: 0
MIG: 09:52:51 : isPortInterface: 0
MIG: 09:52:51 : isPortInterface: 0
MIG: 09:52:51 : isPortInterface: 0
MIG: 09:52:51 : isPortInterface: 0
MIG: 09:52:51 : isPortInterface: 0
MIG: 09:52:51 : isPortInterface: 0
MIG: 09:52:51 : isPortInterface: 0
MIG: 09:52:51 : isPortInterface: 0
MIG: 09:52:51 : isPortInterface: 1
MIG: 09:52:51 : isPortInterface: 0
MIG: 09:52:51 : isPortInterface: 0
MIG: 09:52:51 : isPortInterface: 0
MIG: 09:52:51 : isPortInterface: 0
MIG: 09:52:51 : isPortInterface: 0
MIG: 09:52:51 : isPortInterface: 0
MIG: 09:52:51 : isPortInterface: 0
MIG: 09:52:51 : isPortInterface: 0
MIG: 09:52:51 : isPortInterface: 0
MIG: 09:52:51 : isPortInterface: 0
MIG: 09:52:51 :  locked false  
MIG: 09:52:51 : HDL Language: Verilog
MIG: 09:52:51 : compInfo: false
MIG: 09:52:51 : Vivado Options xc7a100t csg324 -1
MIG: 09:52:51 : 1: xc7a100t 2: csg324 3: -1
MIG: 09:52:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe
MIG: 09:52:51 : xilinx_path: D:/Xilinx/Vivado/2015.2/ids_lite/ISE
MIG: 09:52:51 : I am in catch area
MIG: 09:52:51 : Running D:/Xilinx/Vivado/2015.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_3/bin/nt64/mig.exe -cg_exc_inp c:/Users/84397/Desktop/system_ability_20181227/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Users/84397/Desktop/system_ability_20181227/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/xil_txt.out ... 
MIG: 09:53:44 : XML_INPUT_FILE: c:/Users/84397/Desktop/system_ability_20181227/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/mig_a.prj
MIG: 09:53:44 : Component_Name: MIPSfpga_system_mig_7series_0_0
MIG: 09:53:44 : Moving MIPSfpga_system_mig_7series_0_0 ...
MIG: 09:53:44 : Moving MIPSfpga_system_mig_7series_0_0.veo ...
MIG: 09:53:44 : Moving MIPSfpga_system_mig_7series_0_0_xmdf.tcl ...
MIG: 09:53:45 : Running vlog_synth_rpr.xit
MIG: 09:53:45 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 09:53:45 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
MIG: 09:53:46 : Running implementation.xit
MIG: 09:53:46 : IGN:     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> <==>     <ModuleName>MIPSfpga_system_mig_7series_0_0</ModuleName> 
MIG: 09:53:46 : IGN:         <InputClkFreq>199.995</InputClkFreq> <==>         <InputClkFreq>199.995</InputClkFreq> 
