<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="sim_cpu_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="sim_cpu" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="241627680000fs"></ZoomStartTime>
      <ZoomEndTime time="252087680001fs"></ZoomEndTime>
      <Cursor1Time time="242287680000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="175"></NameColumnWidth>
      <ValueColumnWidth column_width="134"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="16" />
   <wvobject fp_name="/sim_cpu/Clk" type="logic">
      <obj_property name="ElementShortName">Clk</obj_property>
      <obj_property name="ObjectShortName">Clk</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu/Reset" type="logic">
      <obj_property name="ElementShortName">Reset</obj_property>
      <obj_property name="ObjectShortName">Reset</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu/cpu/pc" type="array">
      <obj_property name="ElementShortName">pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc[31:0]</obj_property>
      <obj_property name="Radix">REALRADIX</obj_property>
      <obj_property name="radix_realType">UNSIGNEDFIXEDPOINTRADIX</obj_property>
      <obj_property name="radix_fractionWidth">2</obj_property>
      <obj_property name="radix_otherWidth">0</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu/cpu/inst" type="array">
      <obj_property name="ElementShortName">inst[31:0]</obj_property>
      <obj_property name="ObjectShortName">inst[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu/cpu/id_pc" type="array">
      <obj_property name="ElementShortName">id_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">id_pc[31:0]</obj_property>
      <obj_property name="Radix">REALRADIX</obj_property>
      <obj_property name="radix_realType">UNSIGNEDFIXEDPOINTRADIX</obj_property>
      <obj_property name="radix_fractionWidth">2</obj_property>
      <obj_property name="radix_otherWidth">0</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu/cpu/ex_pc" type="array">
      <obj_property name="ElementShortName">ex_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">ex_pc[31:0]</obj_property>
      <obj_property name="Radix">REALRADIX</obj_property>
      <obj_property name="radix_realType">UNSIGNEDFIXEDPOINTRADIX</obj_property>
      <obj_property name="radix_fractionWidth">2</obj_property>
      <obj_property name="radix_otherWidth">0</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu/cpu/mod_alu/lhs" type="array">
      <obj_property name="ElementShortName">lhs[31:0]</obj_property>
      <obj_property name="ObjectShortName">lhs[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu/cpu/mod_alu/rhs" type="array">
      <obj_property name="ElementShortName">rhs[31:0]</obj_property>
      <obj_property name="ObjectShortName">rhs[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu/cpu/mod_alu/result" type="array">
      <obj_property name="ElementShortName">result[31:0]</obj_property>
      <obj_property name="ObjectShortName">result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu/cpu/mem_pc" type="array">
      <obj_property name="ElementShortName">mem_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_pc[31:0]</obj_property>
      <obj_property name="Radix">REALRADIX</obj_property>
      <obj_property name="radix_realType">UNSIGNEDFIXEDPOINTRADIX</obj_property>
      <obj_property name="radix_fractionWidth">2</obj_property>
      <obj_property name="radix_otherWidth">0</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu/cpu/wb_pc" type="array">
      <obj_property name="ElementShortName">wb_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">wb_pc[31:0]</obj_property>
      <obj_property name="Radix">REALRADIX</obj_property>
      <obj_property name="radix_realType">UNSIGNEDFIXEDPOINTRADIX</obj_property>
      <obj_property name="radix_fractionWidth">2</obj_property>
      <obj_property name="radix_otherWidth">0</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu/cpu/next_pc" type="array">
      <obj_property name="ElementShortName">next_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">next_pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="group180" type="group">
      <obj_property name="label">Control</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/sim_cpu/cpu/mod_ctrl/op" type="array">
         <obj_property name="ElementShortName">op[5:0]</obj_property>
         <obj_property name="ObjectShortName">op[5:0]</obj_property>
         <obj_property name="Radix">BINARYRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/cpu/mod_ctrl/funct" type="array">
         <obj_property name="ElementShortName">funct[5:0]</obj_property>
         <obj_property name="ObjectShortName">funct[5:0]</obj_property>
         <obj_property name="Radix">BINARYRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/cpu/mod_ctrl/zf" type="logic">
         <obj_property name="ElementShortName">zf</obj_property>
         <obj_property name="ObjectShortName">zf</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/cpu/mod_ctrl/InstMRw" type="logic">
         <obj_property name="ElementShortName">InstMRw</obj_property>
         <obj_property name="ObjectShortName">InstMRw</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/cpu/mod_ctrl/ALUOpA" type="logic">
         <obj_property name="ElementShortName">ALUOpA</obj_property>
         <obj_property name="ObjectShortName">ALUOpA</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/cpu/mod_ctrl/ALUOpB" type="logic">
         <obj_property name="ElementShortName">ALUOpB</obj_property>
         <obj_property name="ObjectShortName">ALUOpB</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/cpu/mod_ctrl/ExtType" type="logic">
         <obj_property name="ElementShortName">ExtType</obj_property>
         <obj_property name="ObjectShortName">ExtType</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/cpu/mod_ctrl/ALUOp" type="array">
         <obj_property name="ElementShortName">ALUOp[2:0]</obj_property>
         <obj_property name="ObjectShortName">ALUOp[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/cpu/mod_ctrl/MemRw" type="logic">
         <obj_property name="ElementShortName">MemRw</obj_property>
         <obj_property name="ObjectShortName">MemRw</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/cpu/mod_ctrl/RegWr" type="logic">
         <obj_property name="ElementShortName">RegWr</obj_property>
         <obj_property name="ObjectShortName">RegWr</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/cpu/mod_ctrl/RegWDst" type="array">
         <obj_property name="ElementShortName">RegWDst[1:0]</obj_property>
         <obj_property name="ObjectShortName">RegWDst[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/cpu/mod_ctrl/RegWSrc" type="array">
         <obj_property name="ElementShortName">RegWSrc[1:0]</obj_property>
         <obj_property name="ObjectShortName">RegWSrc[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/cpu/mod_ctrl/PCSrc" type="array">
         <obj_property name="ElementShortName">PCSrc[2:0]</obj_property>
         <obj_property name="ObjectShortName">PCSrc[2:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="vbus44" type="vbus">
      <obj_property name="label">Memory</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/sim_cpu/cpu/mod_data_mem/data[0]" type="array">
         <obj_property name="ElementShortName">[0][7:0]</obj_property>
         <obj_property name="ObjectShortName">[0][7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/cpu/mod_data_mem/data[1]" type="array">
         <obj_property name="ElementShortName">[1][7:0]</obj_property>
         <obj_property name="ObjectShortName">[1][7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/cpu/mod_data_mem/data[2]" type="array">
         <obj_property name="ElementShortName">[2][7:0]</obj_property>
         <obj_property name="ObjectShortName">[2][7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/cpu/mod_data_mem/data[3]" type="array">
         <obj_property name="ElementShortName">[3][7:0]</obj_property>
         <obj_property name="ObjectShortName">[3][7:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="vbus222" type="vbus">
      <obj_property name="label">Memory</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/sim_cpu/cpu/mod_data_mem/data[8]" type="array">
         <obj_property name="ElementShortName">[8][7:0]</obj_property>
         <obj_property name="ObjectShortName">[8][7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/cpu/mod_data_mem/data[9]" type="array">
         <obj_property name="ElementShortName">[9][7:0]</obj_property>
         <obj_property name="ObjectShortName">[9][7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/cpu/mod_data_mem/data[10]" type="array">
         <obj_property name="ElementShortName">[10][7:0]</obj_property>
         <obj_property name="ObjectShortName">[10][7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/cpu/mod_data_mem/data[11]" type="array">
         <obj_property name="ElementShortName">[11][7:0]</obj_property>
         <obj_property name="ObjectShortName">[11][7:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group36" type="group">
      <obj_property name="label">Reg</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/sim_cpu/cpu/mod_rs/rstack[0]" type="array">
         <obj_property name="ElementShortName">[0][31:0]</obj_property>
         <obj_property name="ObjectShortName">[0][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         <obj_property name="CustomSignalColor">#FFFF00</obj_property>
         <obj_property name="UseCustomSignalColor">true</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/cpu/mod_rs/rstack[1]" type="array">
         <obj_property name="ElementShortName">[1][31:0]</obj_property>
         <obj_property name="ObjectShortName">[1][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         <obj_property name="CustomSignalColor">#FFFF00</obj_property>
         <obj_property name="UseCustomSignalColor">true</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/cpu/mod_rs/rstack[2]" type="array">
         <obj_property name="ElementShortName">[2][31:0]</obj_property>
         <obj_property name="ObjectShortName">[2][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         <obj_property name="CustomSignalColor">#FFFF00</obj_property>
         <obj_property name="UseCustomSignalColor">true</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/cpu/mod_rs/rstack[3]" type="array">
         <obj_property name="ElementShortName">[3][31:0]</obj_property>
         <obj_property name="ObjectShortName">[3][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         <obj_property name="CustomSignalColor">#FFFF00</obj_property>
         <obj_property name="UseCustomSignalColor">true</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/cpu/mod_rs/rstack[4]" type="array">
         <obj_property name="ElementShortName">[4][31:0]</obj_property>
         <obj_property name="ObjectShortName">[4][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         <obj_property name="CustomSignalColor">#FFFF00</obj_property>
         <obj_property name="UseCustomSignalColor">true</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/cpu/mod_rs/rstack[5]" type="array">
         <obj_property name="ElementShortName">[5][31:0]</obj_property>
         <obj_property name="ObjectShortName">[5][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
         <obj_property name="CustomSignalColor">#FFFF00</obj_property>
         <obj_property name="UseCustomSignalColor">true</obj_property>
      </wvobject>
      <wvobject fp_name="/sim_cpu/cpu/mod_rs/rstack[31]" type="array">
         <obj_property name="ElementShortName">[31][31:0]</obj_property>
         <obj_property name="ObjectShortName">[31][31:0]</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
