{"Source Block": ["oh/elink/hdl/ecfg.v@188:198@HdlIdDef", "   reg [4:0] \tecfg_cfgrx_reg;\n   reg [7:0] \tecfg_cfgclk_reg;\n   reg [11:0] \tecfg_coreid_reg;\n   reg          ecfg_reset_reg;\n   reg [11:0] \tecfg_datain_reg;\n   reg [11:0] \tecfg_dataout_reg;\n   reg [31:0] \tmi_dout;\n   \n   //wires\n   wire \tecfg_read;\n   wire \tecfg_write;\n"], "Clone Blocks": [["oh/ecfg/hdl/ecfg.v@187:197", "   //registers\n   reg [11:0] \tecfg_cfgtx_reg;\n   reg [4:0] \tecfg_cfgrx_reg;\n   reg [7:0] \tecfg_cfgclk_reg;\n   reg [11:0] \tecfg_coreid_reg;\n   reg          ecfg_reset_reg;\n   reg [11:0] \tecfg_datain_reg;\n   reg [11:0] \tecfg_dataout_reg;\n   reg [31:0] \tmi_dout;\n   \n   //wires\n"], ["oh/ecfg/hdl/ecfg.v@186:196", "   \n   //registers\n   reg [11:0] \tecfg_cfgtx_reg;\n   reg [4:0] \tecfg_cfgrx_reg;\n   reg [7:0] \tecfg_cfgclk_reg;\n   reg [11:0] \tecfg_coreid_reg;\n   reg          ecfg_reset_reg;\n   reg [11:0] \tecfg_datain_reg;\n   reg [11:0] \tecfg_dataout_reg;\n   reg [31:0] \tmi_dout;\n   \n"], ["oh/ecfg/hdl/ecfg.v@188:198", "   reg [11:0] \tecfg_cfgtx_reg;\n   reg [4:0] \tecfg_cfgrx_reg;\n   reg [7:0] \tecfg_cfgclk_reg;\n   reg [11:0] \tecfg_coreid_reg;\n   reg          ecfg_reset_reg;\n   reg [11:0] \tecfg_datain_reg;\n   reg [11:0] \tecfg_dataout_reg;\n   reg [31:0] \tmi_dout;\n   \n   //wires\n   wire \tecfg_read;\n"], ["oh/ecfg/hdl/ecfg.v@184:194", "   \n   /*------------------------BODY CODE---------------------------------------*/\n   \n   //registers\n   reg [11:0] \tecfg_cfgtx_reg;\n   reg [4:0] \tecfg_cfgrx_reg;\n   reg [7:0] \tecfg_cfgclk_reg;\n   reg [11:0] \tecfg_coreid_reg;\n   reg          ecfg_reset_reg;\n   reg [11:0] \tecfg_datain_reg;\n   reg [11:0] \tecfg_dataout_reg;\n"], ["oh/elink/hdl/ecfg.v@183:193", "   \n   /*------------------------BODY CODE---------------------------------------*/\n   \n   //registers\n   reg [11:0] \tecfg_cfgtx_reg;\n   reg [4:0] \tecfg_cfgrx_reg;\n   reg [7:0] \tecfg_cfgclk_reg;\n   reg [11:0] \tecfg_coreid_reg;\n   reg          ecfg_reset_reg;\n   reg [11:0] \tecfg_datain_reg;\n   reg [11:0] \tecfg_dataout_reg;\n"], ["oh/elink/hdl/ecfg.v@185:195", "   \n   //registers\n   reg [11:0] \tecfg_cfgtx_reg;\n   reg [4:0] \tecfg_cfgrx_reg;\n   reg [7:0] \tecfg_cfgclk_reg;\n   reg [11:0] \tecfg_coreid_reg;\n   reg          ecfg_reset_reg;\n   reg [11:0] \tecfg_datain_reg;\n   reg [11:0] \tecfg_dataout_reg;\n   reg [31:0] \tmi_dout;\n   \n"], ["oh/ecfg/hdl/ecfg.v@189:199", "   reg [4:0] \tecfg_cfgrx_reg;\n   reg [7:0] \tecfg_cfgclk_reg;\n   reg [11:0] \tecfg_coreid_reg;\n   reg          ecfg_reset_reg;\n   reg [11:0] \tecfg_datain_reg;\n   reg [11:0] \tecfg_dataout_reg;\n   reg [31:0] \tmi_dout;\n   \n   //wires\n   wire \tecfg_read;\n   wire \tecfg_write;\n"], ["oh/ecfg/hdl/ecfg.v@193:203", "   reg [11:0] \tecfg_datain_reg;\n   reg [11:0] \tecfg_dataout_reg;\n   reg [31:0] \tmi_dout;\n   \n   //wires\n   wire \tecfg_read;\n   wire \tecfg_write;\n   wire \tecfg_reset_match;\n   wire \tecfg_cfgtx_match;\n   wire \tecfg_cfgrx_match;\n   wire \tecfg_cfgclk_match;\n"], ["oh/ecfg/hdl/ecfg.v@185:195", "   /*------------------------BODY CODE---------------------------------------*/\n   \n   //registers\n   reg [11:0] \tecfg_cfgtx_reg;\n   reg [4:0] \tecfg_cfgrx_reg;\n   reg [7:0] \tecfg_cfgclk_reg;\n   reg [11:0] \tecfg_coreid_reg;\n   reg          ecfg_reset_reg;\n   reg [11:0] \tecfg_datain_reg;\n   reg [11:0] \tecfg_dataout_reg;\n   reg [31:0] \tmi_dout;\n"], ["oh/elink/hdl/ecfg.v@187:197", "   reg [11:0] \tecfg_cfgtx_reg;\n   reg [4:0] \tecfg_cfgrx_reg;\n   reg [7:0] \tecfg_cfgclk_reg;\n   reg [11:0] \tecfg_coreid_reg;\n   reg          ecfg_reset_reg;\n   reg [11:0] \tecfg_datain_reg;\n   reg [11:0] \tecfg_dataout_reg;\n   reg [31:0] \tmi_dout;\n   \n   //wires\n   wire \tecfg_read;\n"], ["oh/elink/hdl/ecfg.v@192:202", "   reg [11:0] \tecfg_datain_reg;\n   reg [11:0] \tecfg_dataout_reg;\n   reg [31:0] \tmi_dout;\n   \n   //wires\n   wire \tecfg_read;\n   wire \tecfg_write;\n   wire \tecfg_reset_match;\n   wire \tecfg_cfgtx_match;\n   wire \tecfg_cfgrx_match;\n   wire \tecfg_cfgclk_match;\n"], ["oh/ecfg/hdl/ecfg.v@194:204", "   reg [11:0] \tecfg_dataout_reg;\n   reg [31:0] \tmi_dout;\n   \n   //wires\n   wire \tecfg_read;\n   wire \tecfg_write;\n   wire \tecfg_reset_match;\n   wire \tecfg_cfgtx_match;\n   wire \tecfg_cfgrx_match;\n   wire \tecfg_cfgclk_match;\n   wire \tecfg_coreid_match;\n"], ["oh/elink/hdl/ecfg.v@193:203", "   reg [11:0] \tecfg_dataout_reg;\n   reg [31:0] \tmi_dout;\n   \n   //wires\n   wire \tecfg_read;\n   wire \tecfg_write;\n   wire \tecfg_reset_match;\n   wire \tecfg_cfgtx_match;\n   wire \tecfg_cfgrx_match;\n   wire \tecfg_cfgclk_match;\n   wire \tecfg_coreid_match;\n"], ["oh/elink/hdl/ecfg.v@184:194", "   /*------------------------BODY CODE---------------------------------------*/\n   \n   //registers\n   reg [11:0] \tecfg_cfgtx_reg;\n   reg [4:0] \tecfg_cfgrx_reg;\n   reg [7:0] \tecfg_cfgclk_reg;\n   reg [11:0] \tecfg_coreid_reg;\n   reg          ecfg_reset_reg;\n   reg [11:0] \tecfg_datain_reg;\n   reg [11:0] \tecfg_dataout_reg;\n   reg [31:0] \tmi_dout;\n"], ["oh/elink/hdl/ecfg.v@186:196", "   //registers\n   reg [11:0] \tecfg_cfgtx_reg;\n   reg [4:0] \tecfg_cfgrx_reg;\n   reg [7:0] \tecfg_cfgclk_reg;\n   reg [11:0] \tecfg_coreid_reg;\n   reg          ecfg_reset_reg;\n   reg [11:0] \tecfg_datain_reg;\n   reg [11:0] \tecfg_dataout_reg;\n   reg [31:0] \tmi_dout;\n   \n   //wires\n"]], "Diff Content": {"Delete": [[193, "   reg [11:0] \tecfg_dataout_reg;\n"]], "Add": [[193, "   reg [10:0] \tecfg_datain_reg;\n"], [193, "   reg [10:0] \tecfg_dataout_reg;\n"]]}}