
---------- Begin Simulation Statistics ----------
final_tick                                20145469375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    352                       # Simulator instruction rate (inst/s)
host_mem_usage                                8653916                       # Number of bytes of host memory used
host_op_rate                                      361                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21395.03                       # Real time elapsed on the host
host_tick_rate                                 775248                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7524189                       # Number of instructions simulated
sim_ops                                       7727551                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016586                       # Number of seconds simulated
sim_ticks                                 16586465000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.884176                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  255656                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               272310                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                554                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5610                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            273530                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4008                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5040                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1032                       # Number of indirect misses.
system.cpu.branchPred.lookups                  310807                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14016                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          751                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1880601                       # Number of instructions committed
system.cpu.committedOps                       1918411                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.000425                       # CPI: cycles per instruction
system.cpu.discardedOps                         14078                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1080173                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             98797                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           473580                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1784313                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.333286                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      378                       # number of quiesce instructions executed
system.cpu.numCycles                          5642603                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       378                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1328147     69.23%     69.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1352      0.07%     69.30% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::MemRead                  99612      5.19%     74.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite                489300     25.51%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1918411                       # Class of committed instruction
system.cpu.quiesceCycles                     20895741                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3858290                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          682                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1748                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        428070                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              154287                       # Transaction distribution
system.membus.trans_dist::ReadResp             156016                       # Transaction distribution
system.membus.trans_dist::WriteReq              62073                       # Transaction distribution
system.membus.trans_dist::WriteResp             62073                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          349                       # Transaction distribution
system.membus.trans_dist::WriteClean               73                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1311                       # Transaction distribution
system.membus.trans_dist::ReadExReq               171                       # Transaction distribution
system.membus.trans_dist::ReadExResp              171                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1398                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           331                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       212253                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        212253                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         3970                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3970                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           53                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       426016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       434283                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       424506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       424506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 862759                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        89472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        89472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        57728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8886                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        71238                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     13583852                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     13583852                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13744562                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            642845                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001084                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032910                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  642148     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     697      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              642845                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1033662045                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               6.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8397500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             3756906                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1501375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7373685                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          911480030                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              5.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy            7502250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       153088                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       153088                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       347424                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       347424                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2940                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6606                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        53328                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        94288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       860160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       888832                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1001024                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          506                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4620                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8886                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       852968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1508328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13762560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     14221312                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15919266                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1657855375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             10.0                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1388342646                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          8.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    807456000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3951173                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2963380                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3951173                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10865727                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3951173                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2963380                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6914554                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3951173                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6914554                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6914554                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     17780280                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2963380                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6914554                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9877934                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2963380                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1018903                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3982283                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2963380                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9877934                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1018903                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13860217                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       153885                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       153885                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        58368                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        58368                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6184                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       415744                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       424506                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       197608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     13303808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     13583852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       249327                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       249327    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       249327                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    536531375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          3.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    827780000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          5.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1938718105                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11853520                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     27658214                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1978229840                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39511734                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39572025                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     79083759                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1978229840                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     51425545                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     27658214                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2057313599                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17563648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3473408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     21626880                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10289152                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     20381696                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4390912                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       108544                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4517888                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       321536                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2844672                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35560561                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1058914482                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    209412192                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1303887236                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    608480710                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    620334230                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1228814940                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35560561                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1667395192                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    829746423                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2532702176                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        89472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        90880                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        89472                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        89472                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1398                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1420                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      5394278                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        84888                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        5479166                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      5394278                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      5394278                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      5394278                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        84888                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       5479166                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9830400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          30720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9879020                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        27008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3473408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3762560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       153600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              154365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          422                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        54272                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              58790                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        60290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    592676016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1018903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1852113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             595607322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1628316                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11853520                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    209412192                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3951173                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            226845202                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1628316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     11913810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    802088209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3951173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1018903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1852113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            822452524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       422.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    207399.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       479.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006463346250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          226                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          226                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              282102                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              62009                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      154365                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      58790                       # Number of write requests accepted
system.mem_ctrls.readBursts                    154365                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    58790                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    474                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3668                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4953964680                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  769455000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8993603430                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32191.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58441.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        75                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   143462                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   54594                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                154364                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                58790                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  135360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    150                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    930.224014                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   841.068517                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.185795                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          439      3.00%      3.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          467      3.19%      6.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          204      1.39%      7.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          229      1.56%      9.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          247      1.69%     10.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          194      1.33%     12.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          234      1.60%     13.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          222      1.52%     15.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12397     84.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14633                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          226                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     680.960177                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1419.866236                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           175     77.43%     77.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.88%     78.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            7      3.10%     81.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.44%     81.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.88%     82.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            7      3.10%     85.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      3.54%     89.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            6      2.65%     92.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095           10      4.42%     96.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            8      3.54%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           226                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          226                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     260.150442                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     68.115625                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    412.641889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            141     62.39%     62.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            13      5.75%     68.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            10      4.42%     72.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.88%     73.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.88%     74.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      1.77%     76.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.88%     76.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.44%     77.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.44%     77.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      3.54%     81.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           42     18.58%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           226                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9849024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   30336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3762816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9879020                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3762560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       593.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       226.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    595.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    226.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16586337500                       # Total gap between requests
system.mem_ctrls.avgGap                      77813.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9800128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        30656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        28224                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3472448                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 60290.122096540756                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 590850913.681727766991                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1018903.063431538758                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1848253.982991553377                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1701628.406052766368                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11853520.325156684965                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 209354313.893888771534                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3951173.441718894988                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       153600                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          480                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          422                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        54272                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1118165                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8955824925                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     16489810                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     20170530                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  23465857190                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   1920435375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 379327252750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1258364125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     55908.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58306.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     62225.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42021.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  55606296.66                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    625141.72                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   6989373.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1228871.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12963803710                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    897330000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2728195665                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 756                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           378                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     34550250.661376                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    192243141.862295                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          378    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       757250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545268625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             378                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7085474625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  13059994750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       899253                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           899253                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       899253                       # number of overall hits
system.cpu.icache.overall_hits::total          899253                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1398                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1398                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1398                       # number of overall misses
system.cpu.icache.overall_misses::total          1398                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     61776250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     61776250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     61776250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     61776250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       900651                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       900651                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       900651                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       900651                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001552                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001552                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001552                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001552                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 44189.020029                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44189.020029                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 44189.020029                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44189.020029                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1398                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1398                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1398                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1398                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     59621000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     59621000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     59621000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     59621000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001552                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001552                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001552                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001552                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42647.353362                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42647.353362                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42647.353362                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42647.353362                       # average overall mshr miss latency
system.cpu.icache.replacements                   1174                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       899253                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          899253                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1398                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1398                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     61776250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     61776250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       900651                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       900651                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001552                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001552                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 44189.020029                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44189.020029                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1398                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1398                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     59621000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     59621000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001552                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001552                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42647.353362                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42647.353362                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           433.830889                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              136461                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1174                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            116.235945                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   433.830889                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.847326                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.847326                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          429                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1802700                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1802700                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       161878                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           161878                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       161878                       # number of overall hits
system.cpu.dcache.overall_hits::total          161878                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          664                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            664                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          664                       # number of overall misses
system.cpu.dcache.overall_misses::total           664                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     50680875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     50680875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     50680875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     50680875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       162542                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       162542                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       162542                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       162542                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004085                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004085                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004085                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004085                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76326.618976                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76326.618976                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76326.618976                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76326.618976                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          349                       # number of writebacks
system.cpu.dcache.writebacks::total               349                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          162                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          162                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          162                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          162                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          502                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          502                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          502                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          502                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4107                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4107                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     36700750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     36700750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     36700750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     36700750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8655750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8655750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003088                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003088                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003088                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003088                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73109.063745                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73109.063745                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73109.063745                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73109.063745                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2107.560263                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2107.560263                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    486                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       101326                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          101326                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          332                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           332                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23737500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23737500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       101658                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       101658                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003266                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003266                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71498.493976                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71498.493976                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          331                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          331                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          402                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          402                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     23169500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     23169500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8655750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8655750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003256                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003256                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69998.489426                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69998.489426                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21531.716418                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21531.716418                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        60552                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          60552                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          332                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          332                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     26943375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     26943375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        60884                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        60884                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005453                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005453                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81154.743976                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81154.743976                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          161                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          161                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          171                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          171                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3705                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3705                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     13531250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13531250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002809                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002809                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79130.116959                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79130.116959                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       212253                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       212253                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2201513375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2201513375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10372.119004                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10372.119004                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        66109                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        66109                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       146144                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       146144                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2148104420                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2148104420                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14698.546776                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14698.546776                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           471.112011                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               13590                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               559                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.311270                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   471.112011                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.920141                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.920141                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          417                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2348694                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2348694                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20145469375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                20145638125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    352                       # Simulator instruction rate (inst/s)
host_mem_usage                                8653916                       # Number of bytes of host memory used
host_op_rate                                      361                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21395.13                       # Real time elapsed on the host
host_tick_rate                                 775253                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7524198                       # Number of instructions simulated
sim_ops                                       7727566                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016587                       # Number of seconds simulated
sim_ticks                                 16586633750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.883532                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  255658                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               272314                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                555                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5612                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            273530                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4008                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5040                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1032                       # Number of indirect misses.
system.cpu.branchPred.lookups                  310812                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14017                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          751                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1880610                       # Number of instructions committed
system.cpu.committedOps                       1918426                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.000555                       # CPI: cycles per instruction
system.cpu.discardedOps                         14085                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1080189                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             98797                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           473582                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1784537                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.333272                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      378                       # number of quiesce instructions executed
system.cpu.numCycles                          5642873                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       378                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1328155     69.23%     69.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1352      0.07%     69.30% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.30% # Class of committed instruction
system.cpu.op_class_0::MemRead                  99618      5.19%     74.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite                489300     25.51%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1918426                       # Class of committed instruction
system.cpu.quiesceCycles                     20895741                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3858336                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          682                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1751                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        428076                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              154287                       # Transaction distribution
system.membus.trans_dist::ReadResp             156019                       # Transaction distribution
system.membus.trans_dist::WriteReq              62073                       # Transaction distribution
system.membus.trans_dist::WriteResp             62073                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          350                       # Transaction distribution
system.membus.trans_dist::WriteClean               73                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1313                       # Transaction distribution
system.membus.trans_dist::ReadExReq               171                       # Transaction distribution
system.membus.trans_dist::ReadExResp              171                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1400                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           332                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       212253                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        212253                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         3976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           53                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       426019                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       434286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       424506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       424506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 862768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        89600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        89600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        57856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8886                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        71366                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     13583852                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     13583852                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13744818                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            642848                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001084                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032910                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  642151     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     697      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              642848                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1033669295                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               6.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8397500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             3762906                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1501375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7379435                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          911480030                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              5.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy            7512250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       153088                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       153088                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       347424                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       347424                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          322                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2940                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6606                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        53328                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        94288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       860160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       888832                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1001024                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          506                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4620                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8886                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       852968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1508328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13762560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     14221312                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15919266                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1657855375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             10.0                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1388342646                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          8.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    807456000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3951133                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2963350                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3951133                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     10865616                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3951133                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2963350                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6914483                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3951133                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6914483                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6914483                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     17780100                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2963350                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6914483                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9877833                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2963350                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1018893                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3982243                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2963350                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9877833                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1018893                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13860076                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       153885                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       153885                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        58368                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        58368                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6184                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       415744                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       424506                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       197608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     13303808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     13583852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       249327                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       249327    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       249327                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    536531375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          3.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    827780000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          5.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1938698381                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     11853400                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     27657933                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1978209714                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39511332                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39571622                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     79082954                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1978209714                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     51425022                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     27657933                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2057292668                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17563648                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3473408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     21626880                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10289152                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     20381696                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4390912                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       108544                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4517888                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       321536                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2844672                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35560199                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1058903709                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    209410062                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1303873970                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    608474519                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    620327919                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1228802439                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35560199                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1667378229                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    829737981                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2532676409                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        89600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        91008                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        89600                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        89600                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1400                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1422                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      5401940                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        84888                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        5486828                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      5401940                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      5401940                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      5401940                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        84888                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       5486828                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      9830400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          30784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9879084                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        27072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3473408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3762624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       153600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              154366                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          423                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        54272                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              58791                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        60290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    592669986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1018893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1855952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             595605121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1632158                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     11853400                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    209410062                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3951133                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            226846752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1632158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     11913689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    802080048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3951133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1018893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1855952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            822451873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       423.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    207399.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       480.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006463346250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          226                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          226                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              282105                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              62009                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      154366                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      58791                       # Number of write requests accepted
system.mem_ctrls.readBursts                    154366                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    58791                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    474                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3668                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4953964680                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  769460000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8993629680                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32191.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58441.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        75                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   143463                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   54594                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                154365                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                58791                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  135360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    150                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    930.224014                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   841.068517                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.185795                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          439      3.00%      3.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          467      3.19%      6.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          204      1.39%      7.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          229      1.56%      9.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          247      1.69%     10.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          194      1.33%     12.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          234      1.60%     13.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          222      1.52%     15.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12397     84.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14633                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          226                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     680.960177                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1419.866236                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           175     77.43%     77.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.88%     78.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            7      3.10%     81.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.44%     81.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.88%     82.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            7      3.10%     85.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      3.54%     89.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            6      2.65%     92.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095           10      4.42%     96.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            8      3.54%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           226                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          226                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     260.150442                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     68.115625                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    412.641889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            141     62.39%     62.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            13      5.75%     68.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            10      4.42%     72.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.88%     73.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.88%     74.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      1.77%     76.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.88%     76.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.44%     77.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.44%     77.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      3.54%     81.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           42     18.58%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           226                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9849088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   30336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3762816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9879084                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3762624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       593.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       226.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    595.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    226.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16586716875                       # Total gap between requests
system.mem_ctrls.avgGap                      77814.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      9800128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        30720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        28224                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3472448                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 60289.508713605013                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 590844902.450444459915                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1018892.697259924724                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1852093.707681945991                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1701611.093932787888                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 11853399.729164455086                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 209352183.953540295362                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3951133.243054818362                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       153600                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          481                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          423                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        54272                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1118165                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8955824925                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     16489810                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     20196780                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  23465857190                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   1920435375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 379327252750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1258364125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     55908.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58306.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     62225.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41989.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  55474839.69                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    625141.72                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   6989373.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1228871.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12963803710                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    897330000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2728364415                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 756                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           378                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     34550250.661376                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    192243141.862295                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          378    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       757250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545268625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             378                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7085643375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  13059994750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       899262                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           899262                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       899262                       # number of overall hits
system.cpu.icache.overall_hits::total          899262                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1400                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1400                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1400                       # number of overall misses
system.cpu.icache.overall_misses::total          1400                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     61862500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     61862500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     61862500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     61862500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       900662                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       900662                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       900662                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       900662                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001554                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001554                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001554                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001554                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 44187.500000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44187.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 44187.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44187.500000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1400                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1400                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1400                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1400                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     59704375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     59704375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     59704375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     59704375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001554                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001554                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001554                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001554                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42645.982143                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42645.982143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42645.982143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42645.982143                       # average overall mshr miss latency
system.cpu.icache.replacements                   1176                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       899262                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          899262                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1400                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1400                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     61862500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     61862500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       900662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       900662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001554                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001554                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 44187.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44187.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1400                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1400                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     59704375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     59704375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001554                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001554                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42645.982143                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42645.982143                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           433.830911                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2416623                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1612                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1499.145782                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   433.830911                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.847326                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.847326                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          427                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1802724                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1802724                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       161882                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           161882                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       161882                       # number of overall hits
system.cpu.dcache.overall_hits::total          161882                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          665                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            665                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          665                       # number of overall misses
system.cpu.dcache.overall_misses::total           665                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     50740875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     50740875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     50740875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     50740875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       162547                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       162547                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       162547                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       162547                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004091                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004091                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004091                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004091                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76302.067669                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76302.067669                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76302.067669                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76302.067669                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          350                       # number of writebacks
system.cpu.dcache.writebacks::total               350                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          162                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          162                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          162                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          162                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          503                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          503                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          503                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          503                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4107                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4107                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     36759500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     36759500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     36759500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     36759500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8655750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8655750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003094                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003094                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003094                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003094                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73080.516899                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73080.516899                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73080.516899                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73080.516899                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2107.560263                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2107.560263                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    487                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       101330                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          101330                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          333                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           333                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23797500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23797500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       101663                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       101663                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003276                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003276                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71463.963964                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71463.963964                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          332                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          332                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          402                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          402                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     23228250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     23228250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8655750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8655750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003266                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003266                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69964.608434                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69964.608434                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21531.716418                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21531.716418                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        60552                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          60552                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          332                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          332                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     26943375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     26943375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        60884                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        60884                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005453                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005453                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81154.743976                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81154.743976                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          161                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          161                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          171                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          171                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3705                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3705                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     13531250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13531250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002809                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002809                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79130.116959                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79130.116959                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       212253                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       212253                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2201513375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2201513375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10372.119004                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10372.119004                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        66109                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        66109                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       146144                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       146144                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2148104420                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2148104420                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14698.546776                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14698.546776                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           471.111847                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              167436                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1015                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            164.961576                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   471.111847                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.920140                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.920140                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          416                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2348715                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2348715                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  20145638125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
