============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.17-s071_1
  Generated on:           Apr 14 2025  03:59:49 pm
  Module:                 risc_cpu
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Timing
--------

Clock Period 
-------------
clk   5000.0 


        Cost          Critical         Violating 
       Group         Path Slack  TNS     Paths   
-------------------------------------------------
C2C                        79.2   0.0          0 
cg_enable_group_clk       436.3   0.0          0 
clk                      1985.5   0.0          0 
default                No paths   0.0            
I2C                      2054.4   0.0          0 
-------------------------------------------------
Total                             0.0          0 

Instance Count
--------------
Leaf Instance Count             747 
Physical Instance count           0 
Sequential Instance Count       328 
Combinational Instance Count    419 
Hierarchical Instance Count      37 

Area
----
Cell Area                          2759.598
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    2759.598
Net Area                           842.321
Total Area (Cell+Physical+Net)     3601.919

Power
-----
Leakage Power                      91.182 nW
Dynamic Power                      76743.253 nW
Total Power                        76834.434 nW

Number of Clock Gating Logic       37
Max Fanout                         40 (clk)
Min Fanout                         1 (ctrl_n_100)
Average Fanout                     2.6
Terms to net ratio                 3.6733
Terms to instance ratio            3.7028
Runtime                            34.219710000000006 seconds
Elapsed Runtime                    43 seconds
Genus peak memory usage            1639.96 
Innovus peak memory usage          no_value 
Hostname                           vlsiktmt
