m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Boody/CompArch/ComputerArchitecture/Project
<<<<<<< Updated upstream
Z1 DEx4 work 14 writebackstage 0 22 ?SX>Uaj_=S1WdGd_ol4390
!i122 979
l18
Z2 L17 10
VG38Fe<1^c5oE@fA;]o8Q81
Z3 !s100 :KJ_VIc34``VQnAk9Z=Ao3
Z4 OV;C;2020.1;71
32
Z5 !s110 1681943342
!i10b 1
Z6 !s108 1681943341.000000
Z7 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/WriteBackStage.vhd|
Z8 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/WriteBackStage.vhd|
Z9 =======
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/writeBackMux.vhd|
!i122 941
l18
R2
V;OYlhjh^B_HnFZVR9Xazf2
R3
Z11 !s110 1681943340
33
FD:/Boody/CompArch/ComputerArchitecture/Project/instructionCache.vhd
!i10b 1
Z12 w1681823009
Z13 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/WriteBackStage.vhd|
Z14 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/WriteBackStage.vhd|
R0
<<<<<<< Updated upstream
R6
R7
R8
R9
R12
R13
R14
R0
<<<<<<< Updated upstream
w1681931034
Z15 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z16 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z17 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 979
R0
8D:/Boody/CompArch/ComputerArchitecture/Project/WriteBackStage.vhd
FD:/Boody/CompArch/ComputerArchitecture/Project/WriteBackStage.vhd
R9
w1681930541
R15
R16
R17
!i122 941
Z18 8D:/Boody/CompArch/ComputerArchitecture/Project/ALU.vhd
8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/WriteBackStage.vhd
FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/WriteBackStage.vhd
<<<<<<< Updated upstream
Z19 !s108 1681943340.000000
R10
Z20 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/writeBackMux.vhd|
R9
Z21 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/controlUnit.vhd|
Z22 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/writeBackMux.vhd|
Z23 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/writeBackMux.vhd|
R0
<<<<<<< Updated upstream
R19
R10
R20
R9
R21
R22
R23
R0
<<<<<<< Updated upstream
R0
<<<<<<< Updated upstream
R19
Z24 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/regFileMem.vhd|
Z25 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/regFileMem.vhd|
R9
R21
Z26 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/regFileMem.vhd|
Z27 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/regFileMem.vhd|
R0
<<<<<<< Updated upstream
R19
R24
R25
R9
R21
R26
R27
R0
<<<<<<< Updated upstream
w1681921012
R15
R16
R17
!i122 964
R0
8D:/Boody/CompArch/ComputerArchitecture/Project/regFileMem.vhd
FD:/Boody/CompArch/ComputerArchitecture/Project/regFileMem.vhd
R9
w1681813133
R15
R16
R17
!i122 926
R18
8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/regFileMem.vhd
FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/regFileMem.vhd
<<<<<<< Updated upstream
Z28 !s110 1681648922
!i10b 1
Z29 !s108 1681648922.000000
Z30 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/regFile.vhd|
Z31 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/regFile.vhd|
R9
R28
!i10b 1
R29
R30
R31
R0
<<<<<<< Updated upstream
R28
!i10b 1
R29
R30
R31
R9
R28
!i10b 1
R29
R30
R31
R0
<<<<<<< Updated upstream
Z32 8D:/Boody/CompArch/ComputerArchitecture/Project/regFile.vhd
Z33 FD:/Boody/CompArch/ComputerArchitecture/Project/regFile.vhd
R9
R32
R33
R0
<<<<<<< Updated upstream
Z34 w1677934418
R9
R34
R0
<<<<<<< Updated upstream
R6
Z35 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/Processor.vhd|
Z36 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/Processor.vhd|
R9
Z37 !s108 1681942437.000000
Z38 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/Processor.vhd|
Z39 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/Processor.vhd|
R0
<<<<<<< Updated upstream
R1
Z40 DEx4 work 11 memorystage 0 22 ZB>SEmbczT^:UP]0H;WJK3
DEx4 work 14 ex_mem1_buffer 0 22 c=@OggLg_Nh3I2G^c@G]X1
DEx4 work 14 executionstage 0 22 o8R=CRN:5=kAbcAfVZ5Sd0
DEx4 work 12 id_ex_buffer 0 22 ;?I75YcZgT`OT_0>5^<Z72
R9
DEx4 work 14 writebackstage 0 22 o^1[SHkKnoTPcYS73CC8c2
DEx4 work 11 memorystage 0 22 fJhW^<ool1RF2W8FV<2cU2
8D:/Boody/CompArch/ComputerArchitecture/Project/executionStage.vhd
FD:/Boody/CompArch/ComputerArchitecture/Project/fetchStage.vhd
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/IF_ID_Buffer.vhd|
R0
<<<<<<< Updated upstream
R6
R35
R36
R9
R37
R38
R39
R0
<<<<<<< Updated upstream
!i122 978
R0
8D:/Boody/CompArch/ComputerArchitecture/Project/Processor.vhd
FD:/Boody/CompArch/ComputerArchitecture/Project/Processor.vhd
R9
!i122 940
R18
8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/Processor.vhd
FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/Processor.vhd
<<<<<<< Updated upstream
Z41 !s108 1681943339.000000
Z42 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/PC.vhd|
Z43 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/PC.vhd|
R9
Z44 8D:/Boody/CompArch/ComputerArchitecture/Project/memoryStage.vhd
Z45 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/PC.vhd|
Z46 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/PC.vhd|
R0
<<<<<<< Updated upstream
R41
R42
R43
R9
R44
R45
R46
R0
<<<<<<< Updated upstream
w1681942375
R15
R16
R17
!i122 961
R0
8D:/Boody/CompArch/ComputerArchitecture/Project/PC.vhd
FD:/Boody/CompArch/ComputerArchitecture/Project/PC.vhd
R9
w1681941598
R15
R16
R17
!i122 923
R18
8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/PC.vhd
FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/PC.vhd
<<<<<<< Updated upstream
R41
Z47 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/my_nDFF.vhd|
Z48 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/my_nDFF.vhd|
R9
R44
Z49 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/my_nDFF.vhd|
Z50 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/my_nDFF.vhd|
R0
<<<<<<< Updated upstream
R41
R47
R48
R9
R44
R49
R50
R0
<<<<<<< Updated upstream
R4
32
Z51 !s110 1681943341
!i10b 1
R6
Z52 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/memoryStage.vhd|
Z53 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/memoryStage.vhd|
!i113 1
Z54 o-work work -2002 -explicit
Z55 tExplicit 1 CvgOpt 0
R0
<<<<<<< Updated upstream
R40
!i122 975
R9
R40
!i122 942
R0
<<<<<<< Updated upstream
!i122 975
R0
R44
Z56 FD:/Boody/CompArch/ComputerArchitecture/Project/memoryStage.vhd
l0
L7 1
VZB>SEmbczT^:UP]0H;WJK3
!s100 k@EWQBFb>@[cIkhlT4G[f2
R4
32
R51
!i10b 1
R6
R52
R53
!i113 1
R54
R55
R9
!i122 947
dC:/Extra_D/Ali_kolya/Ali Year 3/Projects & Assignments/Term 2/Computer Architecture/Project/Code/Project
8C:\Extra_D\Ali_kolya\Ali Year 3\Projects & Assignments\Term 2\Computer Architecture\Project\Code\Project\mem1Stage.vhd
FC:\Extra_D\Ali_kolya\Ali Year 3\Projects & Assignments\Term 2\Computer Architecture\Project\Code\Project\mem1Stage.vhd
l0
L7 1
Vz1YVoO@_LVUFG^Bb;<C;P3
!s100 8`SAmOob5=m2bF[F2bGLU3
R11
32
Z57 !s110 1681950169
!i10b 1
Z58 !s108 1681950169.000000
Z59 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:\Extra_D\Ali_kolya\Ali Year 3\Projects & Assignments\Term 2\Computer Architecture\Project\Code\Project\mem1Stage.vhd|
Z60 !s107 C:\Extra_D\Ali_kolya\Ali Year 3\Projects & Assignments\Term 2\Computer Architecture\Project\Code\Project\mem1Stage.vhd|
!i113 1
R54
Z61 w1681854937
Amem1stagedesign
R15
Z62 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z63 DPx4 ieee 16 std_logic_signed 0 22 C<aanc0R`<LWPSe[JYRP^3
R16
R17
DEx4 work 9 mem1stage 0 22 z1YVoO@_LVUFG^Bb;<C;P3
!i122 947
l46
L31 44
VT:3>ejF47a2Z3Sh8f6MZF3
!s100 9Dc8ZJZYA?4Gk:EI6P3hY0
R11
32
R57
!i10b 1
R58
R59
R60
!i113 1
R54
<<<<<<< Updated upstream
R0
>>>>>>> Stashed changes
!i113 1
R54
R55
R0
>>>>>>> Stashed changes
!i113 1
R54
R55
R0
Amywritebackstage
R15
R16
R17
>>>>>>> Stashed changes
l0
L5 1
V?SX>Uaj_=S1WdGd_ol4390
!s100 ggX@Hk8>Ih4aAi[zIOk_g2
R4
32
R5
!i10b 1
R0
>>>>>>> Stashed changes
!i113 1
R54
R55
R0
>>>>>>> Stashed changes
!i113 1
R54
R55
R0
Amymux
R15
R16
R17
DEx4 work 12 writebackmux 0 22 PVfP;n1fBa@lZG>Rie1Ve1
!i122 968
l16
Z64 L15 4
VPoPf3m9KL4;eWRiO^BA;00
Z65 !s100 ][H?eh]TYa27ZeA_NGl0a1
R4
32
R11
!i10b 1
>>>>>>> Stashed changes
l0
L5 1
VPVfP;n1fBa@lZG>Rie1Ve1
Z66 !s100 f9J=QmfUF4EERC7X]MmL^1
R4
32
R11
!i10b 1
R0
>>>>>>> Stashed changes
!i113 1
R54
R55
R0
>>>>>>> Stashed changes
!i113 1
R54
R55
R0
Aregfilememdesign
R15
R16
R17
DEx4 work 10 regfilemem 0 22 VUF9:zUJCUTXlmV0Yi1CG2
!i122 964
l25
Z67 L20 25
VaPRbG0j8NSo@[khM3na_<2
Z68 !s100 mNa<69lOXRgkD<]MT;k?H0
R4
32
R11
!i10b 1
>>>>>>> Stashed changes
l0
L5 1
VVUF9:zUJCUTXlmV0Yi1CG2
Z69 !s100 M4`PjnPo>L5:0bbJ6ej4c2
R4
32
R11
!i10b 1
R0
>>>>>>> Stashed changes
!i113 1
Z70 o-work work -2008 -explicit
R55
R0
>>>>>>> Stashed changes
!i113 1
R70
R55
R0
Aregfiledesign
R16
R17
DEx4 work 7 regfile 0 22 7NWHjOO;J52E9WV9Y3g<Q0
!i122 7
l40
L16 39
V2g[3L5N4ca50h8kfXX_9b0
!s100 70Zha7SjTEl_Cj4jIZZkG1
R4
33
>>>>>>> Stashed changes
l0
L4 1
V7NWHjOO;J52E9WV9Y3g<Q0
!s100 l>Pi2]bzY1og05J29QUCK2
R4
33
R0
>>>>>>> Stashed changes
R16
R17
!i122 7
R0
>>>>>>> Stashed changes
!i113 1
R54
R55
R0
>>>>>>> Stashed changes
DEx4 work 13 decodingstage 0 22 BeaCHC8dfK47KBe3?gH@l0
DEx4 work 12 if_id_buffer 0 22 5fdY6j3k9KEJLag0nTf?I2
R62
R63
DEx4 work 10 fetchstage 0 22 1jmT?mh^0G`hG?5if:LBB0
R15
R16
R17
DEx4 work 9 processor 0 22 =c<C<GOPNF43h8@YMdjNd1
!i122 978
l55
L15 64
V8PLf4YM1[aQ5T2MojXI0K0
!s100 ^PT`cQdohZC?CT80JEkI`2
R4
32
R51
!i10b 1
R0
>>>>>>> Stashed changes
!i113 1
R54
R55
R0
Aprocessor_design
>>>>>>> Stashed changes
l0
L6 1
V=c<C<GOPNF43h8@YMdjNd1
Z71 !s100 5XooW95CJgn?>^Vo0WX`O3
R4
32
R51
!i10b 1
R0
>>>>>>> Stashed changes
!i113 1
R70
R55
R0
>>>>>>> Stashed changes
!i113 1
R70
R55
R0
Apc_design
R15
R16
R17
DEx4 work 2 pc 0 22 WF@;CiRgTm]:<@ncD8FZl3
!i122 961
l14
L13 20
Vi^PM8ABDJ_6Sm89B:NznT2
!s100 CXl0Ri_k]:401o>l[SZL`2
R4
33
Z72 !s110 1681943339
!i10b 1
>>>>>>> Stashed changes
l0
L5 1
VWF@;CiRgTm]:<@ncD8FZl3
!s100 N`BAT578LdKDSN108:nho2
R4
33
R72
!i10b 1
R0
>>>>>>> Stashed changes
!i113 1
R70
R55
R0
>>>>>>> Stashed changes
!i113 1
R70
R55
R0
Aa_my_ndff
R16
R17
Z73 DEx4 work 7 my_ndff 0 22 ]T:7DA>@ZL1HQmiZe6:543
!i122 963
l14
Z74 L13 13
Z75 VgRnf=;W>B=e]B_TkIo^lQ0
Z76 !s100 70]nkXAEPk[>EQS1k2VK23
R4
33
R11
!i10b 1
>>>>>>> Stashed changes
l0
L5 1
Z77 V]T:7DA>@ZL1HQmiZe6:543
Z78 !s100 a<l3KZF3co3bJ6mVPomZP1
R4
33
R11
!i10b 1
R0
>>>>>>> Stashed changes
l77
Z79 L43 60
V82XSPQA]]>A<;kbDR<oN<2
!s100 f?4:;X0LiW27HfWBX8o<T2
R0
>>>>>>> Stashed changes
R0
Amemorystagedesign
R15
R62
R63
R16
R17
>>>>>>> Stashed changes
R15
R62
R63
R16
R17
R0
Ealu
Z80 w1681826157
R15
R62
R63
R16
R17
!i122 2565
Z81 dF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project
Z82 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/ALU.vhd
Z83 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/ALU.vhd
l0
L7 1
VC4^JoX[F]=[LfGc;0]Dcl0
!s100 mfL9YOMWS7C21cH^8FkE:0
R4
33
Z84 !s110 1684601554
!i10b 1
Z85 !s108 1684601554.000000
Z86 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/ALU.vhd|
Z87 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/ALU.vhd|
!i113 1
R70
R55
Aaludesign
R15
R62
R63
R16
R17
DEx4 work 3 alu 0 22 C4^JoX[F]=[LfGc;0]Dcl0
!i122 2565
l20
L16 90
Va3g`ZR56W_IkB[n?<8k:K1
!s100 9;F<@;lZV1LB3L0=k>V9B2
R4
33
R84
!i10b 1
R85
R86
R87
!i113 1
R70
R55
Econtrolhazardunit
Z88 w1683322963
R62
Z89 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R15
R16
R17
!i122 2538
R0
Z90 8D:/Boody/CompArch/ComputerArchitecture/Project/ControlHazardUnit.vhd
Z91 FD:/Boody/CompArch/ComputerArchitecture/Project/ControlHazardUnit.vhd
l0
L6 1
V=O_VBi3B90lhPOfge3_i00
!s100 `9O:RP]NghL@SI58`Vl;R0
R4
33
Z92 !s110 1684595920
!i10b 1
Z93 !s108 1684595920.000000
Z94 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/ControlHazardUnit.vhd|
Z95 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/ControlHazardUnit.vhd|
!i113 1
R70
R55
Amycontrolhazardunit
R62
R89
R15
R16
R17
Z96 DEx4 work 17 controlhazardunit 0 22 =O_VBi3B90lhPOfge3_i00
!i122 2538
l28
L27 19
Vb6>cCRDi>F9WAk4>^YORk3
!s100 DIB[?X0[k0U1]nRHegHVV1
R4
33
R92
!i10b 1
R93
R94
R95
!i113 1
R70
R55
Econtrolunit
Z97 w1683213349
R15
R16
R17
!i122 2566
R81
Z98 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/controlUnit.vhd
Z99 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/controlUnit.vhd
l0
L6 1
VS=9:8UW]dIOAI^4K6aZ2Q0
!s100 bFEkO20Vd:_14N_j<<VYM0
R4
33
R84
!i10b 1
R85
Z100 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/controlUnit.vhd|
Z101 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/controlUnit.vhd|
!i113 1
R70
R55
Acontrolunitdesign
R15
R16
R17
Z102 DEx4 work 11 controlunit 0 22 S=9:8UW]dIOAI^4K6aZ2Q0
!i122 2566
l31
L22 80
VX5]9dCHOZeJ_R;KA6B;J[0
!s100 g[k2ESg<>0YE;oMLTNF[Y1
R4
33
R84
!i10b 1
R85
R100
R101
!i113 1
R70
R55
Econtrolunit_tb
Z103 w1681779317
R16
R17
!i122 2567
R81
Z104 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/ControlUnit_TB.vhd
Z105 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/ControlUnit_TB.vhd
l0
L5 1
V5h>32LX00DTzZO^K=?6890
!s100 m?lEo3YaYP1W=VDMnolYg2
R4
33
Z106 !s110 1684601555
!i10b 1
R85
Z107 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/ControlUnit_TB.vhd|
Z108 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/ControlUnit_TB.vhd|
!i113 1
R70
R55
Atb
R16
R17
DEx4 work 14 controlunit_tb 0 22 5h>32LX00DTzZO^K=?6890
!i122 2567
l30
L8 196
V1Tik=;d`[FX^Pizb]nD2o3
!s100 >>UMdU^O<7Wz^i75SZL`W1
R4
33
R106
!i10b 1
R85
R107
R108
!i113 1
R70
R55
Edatamem
Z109 w1683331657
R15
R16
R17
!i122 2568
R81
Z110 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/dataMem.vhd
Z111 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/dataMem.vhd
l0
L5 1
VB^lfj@^nAG683?IWL[WMd3
!s100 FHI7anIj7IE]LRSQ9zVk?1
R4
33
R106
!i10b 1
Z112 !s108 1684601555.000000
Z113 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/dataMem.vhd|
Z114 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/dataMem.vhd|
!i113 1
R70
R55
Adatamemdesign
R15
R16
R17
DEx4 work 7 datamem 0 22 B^lfj@^nAG683?IWL[WMd3
!i122 2568
l26
L22 33
V@Bc7?Bjgd:hc7T3nmjIgR2
!s100 QV<c1lFCh5D15bh^8ZjS82
R4
33
R106
!i10b 1
R112
R113
R114
!i113 1
R70
R55
Edecodingstage
Z115 w1683308418
R15
R16
R17
!i122 2569
R81
Z116 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/DecodingStage.vhd
Z117 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/DecodingStage.vhd
l0
L5 1
VQKB8A=HaVkzGmbF1GSBfo3
!s100 T>U_:9o_kJf^H_<XY3MfN1
R4
33
R106
!i10b 1
R112
Z118 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/DecodingStage.vhd|
Z119 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/DecodingStage.vhd|
!i113 1
R70
R55
Adecoding
Z120 DEx4 work 10 regfilemem 0 22 J[9EhVI`<1zg[?zP2060K1
R102
R15
R16
R17
Z121 DEx4 work 13 decodingstage 0 22 QKB8A=HaVkzGmbF1GSBfo3
!i122 2569
l25
L23 10
VJ_TC;_h[0EBEaciUHej@:1
!s100 jkG[S@A3M60>2Z4dZd]li1
R4
33
R106
!i10b 1
R112
R118
R119
!i113 1
R70
R55
Eex_mem1_buffer
Z122 w1684600532
R15
R62
R63
R16
R17
!i122 2570
R81
Z123 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/EX_MEM1_buffer.vhd
Z124 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/EX_MEM1_buffer.vhd
l0
L7 1
V:>XkiGYYDW2:GeNIQLLk>3
!s100 ;GMl<4<lCbhPid@POiZMd3
R4
33
Z125 !s110 1684601556
!i10b 1
R112
Z126 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/EX_MEM1_buffer.vhd|
Z127 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/EX_MEM1_buffer.vhd|
!i113 1
R70
R55
Aex_mem1_bufferdesign
R15
R62
R63
R16
R17
Z128 DEx4 work 14 ex_mem1_buffer 0 22 :>XkiGYYDW2:GeNIQLLk>3
!i122 2570
l37
L22 39
VYhS[1QXiGH?Xf@[HYC3dJ2
!s100 OX5l4Xz4Fbz]7Ado?en:F2
R4
33
R125
!i10b 1
R112
R126
R127
!i113 1
R70
R55
Eexecutionstage
Z129 w1683331674
R15
R62
R63
R16
R17
!i122 2571
R81
Z130 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/executionStage.vhd
Z131 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/executionStage.vhd
l0
L7 1
Vn:`nFjQkX2QRA6W;I?@kg2
!s100 ih]@6D6NCP0H?[Fn>ZXTC1
R4
33
R125
!i10b 1
Z132 !s108 1684601556.000000
Z133 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/executionStage.vhd|
Z134 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/executionStage.vhd|
!i113 1
R70
R55
Aexecutionstagedesign
R15
R62
R63
R16
R17
Z135 DEx4 work 14 executionstage 0 22 n:`nFjQkX2QRA6W;I?@kg2
!i122 2571
l54
L22 52
V2?G1QbQPmYS5jQClEFEh>1
!s100 jGlWh1FoD`=JdK]Z?2L5O2
R4
33
R125
!i10b 1
R132
R133
R134
!i113 1
R70
R55
Efetchstage
R109
R15
R62
R63
R16
R17
!i122 2572
R81
Z136 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/fetchStage.vhd
Z137 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/fetchStage.vhd
l0
L7 1
Vn09T]il2T4mGOIA]<m<Sf0
!s100 0W;<4Lo4MXjZ6bk9IGJ7=1
R4
33
R125
!i10b 1
R132
Z138 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/fetchStage.vhd|
Z139 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/fetchStage.vhd|
!i113 1
R70
R55
Afetchstagedesign
Z140 DEx4 work 2 pc 0 22 M@_jD]?l_fEY^j4:`0KDc1
R15
R62
R63
R16
R17
Z141 DEx4 work 10 fetchstage 0 22 n09T]il2T4mGOIA]<m<Sf0
!i122 2572
l36
L16 31
VPFG4eeT<jj=fI;7M1QKDC3
!s100 GM`FZlAKLF`dgU@binCSM0
R4
33
R125
!i10b 1
R132
R138
R139
!i113 1
R70
R55
Eflagcontrolunit
Z142 w1683223908
R15
R62
R63
R16
R17
!i122 2573
R81
Z143 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/flagControlUnit.vhd
Z144 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/flagControlUnit.vhd
l0
L7 1
VL9Q2L^2^fDB`UQ1T;c;6V0
!s100 E?A<Y34]bc:`8GD9MNCI90
R4
33
Z145 !s110 1684601557
!i10b 1
R132
Z146 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/flagControlUnit.vhd|
Z147 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/flagControlUnit.vhd|
!i113 1
R70
R55
Aflagcontrolunitdesign
R15
R62
R63
R16
R17
DEx4 work 15 flagcontrolunit 0 22 L9Q2L^2^fDB`UQ1T;c;6V0
!i122 2573
l16
L15 21
V7@oabZGCZ]1Y]5`KYOQK]1
!s100 8IiE8`9^[VMK4UF7ioHhW1
R4
33
R145
!i10b 1
R132
R146
R147
!i113 1
R70
R55
Eforwardingexecute
Z148 w1683295707
R15
R16
R17
!i122 2574
R81
Z149 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/forwardingExecute.vhd
Z150 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/forwardingExecute.vhd
l0
L5 1
VK?:Jj8`X2PYef43eYmNG11
!s100 dM<?k_SjUF^M4GlVnP>d>0
R4
33
R145
!i10b 1
Z151 !s108 1684601557.000000
Z152 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/forwardingExecute.vhd|
Z153 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/forwardingExecute.vhd|
!i113 1
R70
R55
Aforwardingexecutedesign
R15
R16
R17
Z154 DEx4 work 17 forwardingexecute 0 22 K?:Jj8`X2PYef43eYmNG11
!i122 2574
l28
L27 27
Vc=>c5PBf@MO3b2[GS<;A50
!s100 M:aI=o<JSS]YYcmdjlRUD1
R4
33
R145
!i10b 1
R151
R152
R153
!i113 1
R70
R55
Eforwardingmemory
Z155 w1683295703
R15
R16
R17
!i122 2591
R81
Z156 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/forwardingMemory.vhd
Z157 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/forwardingMemory.vhd
l0
L5 1
V1W72ZSij3m]5]S7_?CB3z0
!s100 Y[_8`aB0hRdS[[7Ua<ONf2
R4
32
Z158 !s110 1684601563
!i10b 1
Z159 !s108 1684601563.000000
Z160 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/forwardingMemory.vhd|
Z161 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/forwardingMemory.vhd|
!i113 1
R54
R55
Aforwardingmemorydesign
R15
R16
R17
Z162 DEx4 work 16 forwardingmemory 0 22 1W72ZSij3m]5]S7_?CB3z0
!i122 2591
l20
L19 19
VA_1jo:dB46V?`l2l?o3>L3
!s100 V_MMmgTRM0S[8TJIeb3S?3
R4
32
R158
!i10b 1
R159
R160
R161
!i113 1
R54
R55
Ehazarddetectionunit
Z163 w1684603486
R15
R62
R89
R16
R17
!i122 2593
R81
Z164 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/hazardDetectionUnit.vhd
Z165 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/hazardDetectionUnit.vhd
l0
L6 1
VePYC4mBZKNY5z_KfeM]>10
!s100 2`58DaK5^n16f`@>MI_Ra2
R4
33
Z166 !s110 1684603490
!i10b 1
Z167 !s108 1684603490.000000
Z168 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/hazardDetectionUnit.vhd|
Z169 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/hazardDetectionUnit.vhd|
!i113 1
R70
R55
Ahazarddetectionunitdesign
R15
R62
R89
R16
R17
Z170 DEx4 work 19 hazarddetectionunit 0 22 ePYC4mBZKNY5z_KfeM]>10
!i122 2593
l32
L22 71
V8O8767@?]mDL;7M161<X32
!s100 igJemRoOlzOf5Ajz@9>d`1
R4
33
R166
!i10b 1
R167
R168
R169
!i113 1
R70
R55
Eid_ex_buffer
Z171 w1683165901
R15
R62
R63
R16
R17
!i122 2576
R81
Z172 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/ID_EX_buffer.vhd
Z173 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/ID_EX_buffer.vhd
l0
L7 1
VID==1ZQmKBCX>k_DFm^_U0
!s100 cU]h=dG>AFE?PA2aN0Rh`2
R4
33
Z174 !s110 1684601558
!i10b 1
R151
Z175 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/ID_EX_buffer.vhd|
Z176 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/ID_EX_buffer.vhd|
!i113 1
R70
R55
Aid_ex_bufferdesign
R15
R62
R63
R16
R17
Z177 DEx4 work 12 id_ex_buffer 0 22 ID==1ZQmKBCX>k_DFm^_U0
!i122 2576
l41
L26 42
VfLNB4h_>c:Z:1>]>SlL^U3
!s100 ;kGaV>z:Cd@Iil98?Si=S2
R4
33
R174
!i10b 1
R151
R175
R176
!i113 1
R70
R55
Eif_id_buffer
Z178 w1683241692
R15
R62
R63
R16
R17
!i122 2577
R81
Z179 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/IF_ID_Buffer.vhd
Z180 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/IF_ID_Buffer.vhd
l0
L7 1
VGSn`1jI3DH@OkzjHC9:?i1
!s100 Ohg5DOOQ^^lIiPzoODS_[1
R4
33
R174
!i10b 1
Z181 !s108 1684601558.000000
Z182 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/IF_ID_Buffer.vhd|
Z183 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/IF_ID_Buffer.vhd|
!i113 1
R70
R55
Aif_id_bufferdesign
R15
R62
R63
R16
R17
Z184 DEx4 work 12 if_id_buffer 0 22 GSn`1jI3DH@OkzjHC9:?i1
!i122 2577
l36
L21 29
V^[EQLg0NUCcO>m]>7<[H@1
!s100 F;MhYE]F;PB1@]eL>?9`O0
R4
33
R174
!i10b 1
R181
R182
R183
!i113 1
R70
R55
Einstructioncache
R171
R15
R16
R17
!i122 2578
R81
Z185 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/instructionCache.vhd
Z186 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/instructionCache.vhd
l0
L5 1
VE;PA:Kjz=0jBTZA0bCG@m3
!s100 A5e_OfXj`9V^?]_V4Wfo93
R4
33
R174
!i10b 1
R181
Z187 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/instructionCache.vhd|
Z188 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/instructionCache.vhd|
!i113 1
R70
R55
Ainstructioncache_design
R15
R16
R17
DEx4 work 16 instructioncache 0 22 E;PA:Kjz=0jBTZA0bCG@m3
!i122 2578
l22
L17 21
VQ?<TobK79aAleDAd:=lOf0
!s100 hm;g;?Q]72407J==@Ci]o2
R4
33
R174
!i10b 1
R181
R187
R188
!i113 1
R70
R55
Emem1_mem2_buffer
R109
R15
R62
R63
R16
R17
!i122 2579
R81
Z189 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/MEM1_MEM2_buffer.vhd
Z190 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/MEM1_MEM2_buffer.vhd
l0
L7 1
VzBaM5?2cIfbB^8Wk5jW[b2
!s100 ]lhS>N=Tece7`Z?<W[S591
R4
33
Z191 !s110 1684601559
!i10b 1
R181
Z192 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/MEM1_MEM2_buffer.vhd|
Z193 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/MEM1_MEM2_buffer.vhd|
!i113 1
R70
R55
Amem1_mem2_bufferdesign
R15
R62
R63
R16
R17
Z194 DEx4 work 16 mem1_mem2_buffer 0 22 zBaM5?2cIfbB^8Wk5jW[b2
!i122 2579
l40
L25 37
VTgQC3gY<7cbI3>;KZ>V`01
!s100 eM]o>BAT]b9=L[C7K`KfK1
R4
33
R191
!i10b 1
R181
R192
R193
!i113 1
R70
R55
Emem1stage
Z195 w1683232550
R15
R62
R63
R16
R17
!i122 2580
R81
Z196 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/mem1Stage.vhd
Z197 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/mem1Stage.vhd
l0
L7 1
Vg:`G7ML9=?U=aSHS_l]5S1
!s100 EREI<fE3>c:`O]ZPc<]QY1
R4
33
R191
!i10b 1
Z198 !s108 1684601559.000000
Z199 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/mem1Stage.vhd|
Z200 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/mem1Stage.vhd|
!i113 1
R70
R55
Amem1stagedesign
R15
R62
R63
R16
R17
Z201 DEx4 work 9 mem1stage 0 22 g:`G7ML9=?U=aSHS_l]5S1
!i122 2580
l48
L33 35
VJnO6G2hagmKB@CmYL>7mo1
!s100 lU@L_I0=2E>SggLWE?aP21
R4
33
R191
!i10b 1
R198
R199
R200
!i113 1
R70
R55
Emem2_wb_buffer
Z202 w1683300507
R15
R62
R63
R16
R17
!i122 2581
R81
Z203 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/MEM2_WB_buffer.vhd
Z204 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/MEM2_WB_buffer.vhd
l0
L7 1
V:Pe6SzSnz4?VZ8a6PWQXc0
!s100 69kBHz3U[?M^H`BanlKG03
R4
33
R191
!i10b 1
R198
Z205 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/MEM2_WB_buffer.vhd|
Z206 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/MEM2_WB_buffer.vhd|
!i113 1
R70
R55
Amem2_wb_bufferdesign
R15
R62
R63
R16
R17
Z207 DEx4 work 14 mem2_wb_buffer 0 22 :Pe6SzSnz4?VZ8a6PWQXc0
!i122 2581
l41
L26 41
V>UB086gmHXiNVj7I<C]2:1
!s100 Je8JegOH9mH7Yf9SQLSKa2
R4
33
R191
!i10b 1
R198
R205
R206
!i113 1
R70
R55
Emem2stage
Z208 w1683224996
R15
R62
R63
R16
R17
!i122 2582
R81
Z209 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/mem2Stage.vhd
Z210 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/mem2Stage.vhd
l0
L8 1
VzZ;P2@iD?9=GJVDZ=`S880
!s100 8a4QIeLNH`ZfkDa2Kdfa]3
R4
33
R191
!i10b 1
R198
Z211 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/mem2Stage.vhd|
Z212 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/mem2Stage.vhd|
!i113 1
R70
R55
Amem2stagedesign
R15
R62
R63
R16
R17
Z213 DEx4 work 9 mem2stage 0 22 zZ;P2@iD?9=GJVDZ=`S880
!i122 2582
l41
L23 21
V1m5gUBgQ>FYd0iMnYHgSI1
!s100 :HfUl4^c5OQJF0fT3h42_2
R4
33
R191
!i10b 1
R198
R211
R212
!i113 1
R70
R55
Ememorystage
Z214 w1683155465
R15
R62
R63
R16
R17
!i122 1848
Z215 dC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project
Z216 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/memoryStage.vhd
Z217 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/memoryStage.vhd
l0
L7 1
Z218 VT3=W1Jj?d]d0jN_zzbOGo0
Z219 !s100 C?Nfi4;`eZW8_H2k1S6RN3
R4
33
Z220 !s110 1683299297
!i10b 1
Z221 !s108 1683299297.000000
Z222 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/memoryStage.vhd|
Z223 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/memoryStage.vhd|
!i113 1
R70
R55
Amemorystagedesign
R15
R62
R63
R16
R17
Z224 DEx4 work 11 memorystage 0 22 T3=W1Jj?d]d0jN_zzbOGo0
!i122 1848
l77
R79
Z225 V9nEQai=2Ok`FH<6^=Bom91
Z226 !s100 zSEA;HiZc:=810iLkfeTb3
R4
33
R220
!i10b 1
R221
R222
R223
!i113 1
R70
R55
Ememorystage
R171
R15
R62
R63
R16
R17
!i122 2583
R81
Z227 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/memoryStage.vhd
Z228 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/memoryStage.vhd
l0
L7 1
R218
R219
R4
33
Z229 !s110 1684601560
!i10b 1
Z230 !s108 1684601560.000000
Z231 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/memoryStage.vhd|
Z232 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/memoryStage.vhd|
!i113 1
R70
R55
Amemorystagedesign
R15
R62
R63
R16
R17
R224
!i122 2583
l77
R79
R225
R226
R4
33
R229
!i10b 1
R230
R231
R232
!i113 1
R70
R55
Emy_ndff
R115
R16
R17
!i122 2584
R81
Z233 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/my_nDFF.vhd
Z234 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/my_nDFF.vhd
l0
L5 1
R77
R78
R4
33
R229
!i10b 1
R230
Z235 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/my_nDFF.vhd|
Z236 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/my_nDFF.vhd|
!i113 1
R70
R55
Aa_my_ndff
R16
R17
R73
!i122 2584
l14
R74
VmFH]mN[n8JbF=n16BQV0k1
!s100 =HN7jb28Xd2z5jGnSD3[b1
R4
33
R229
!i10b 1
R230
R235
R236
!i113 1
R70
R55
Emy_ndff
Z237 w1681677810
R16
R17
!i122 1849
R215
Z238 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/my_nDFF.vhd
Z239 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/my_nDFF.vhd
l0
L5 1
R77
R78
R4
33
R220
!i10b 1
R221
R49
R50
!i113 1
R70
R55
Aa_my_ndff
R16
R17
R73
!i122 1849
l14
R74
R75
R76
R4
33
R220
!i10b 1
R221
R49
R50
!i113 1
R70
R55
Epc
Z240 w1683300508
R15
R16
R17
!i122 2594
R81
Z241 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/PC.vhd
Z242 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/PC.vhd
l0
L5 1
VM@_jD]?l_fEY^j4:`0KDc1
!s100 ]jhIZgnB?1nTf=<H]`_g>3
R4
33
Z243 !s110 1684603522
!i10b 1
Z244 !s108 1684603521.000000
Z245 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/PC.vhd|
Z246 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/PC.vhd|
!i113 1
R70
R55
Apc_design
R15
R16
R17
R140
!i122 2594
l16
Z247 L15 24
Z248 VJic<UeXL_nG[G2SPI_gN<0
Z249 !s100 RbKGMk<;MGB7;eEzSNX?D3
R4
33
R243
!i10b 1
R244
R245
R246
!i113 1
R70
R55
Eprocessor
Z250 w1684601717
R15
R16
R17
!i122 2592
R81
Z251 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/Processor.vhd
Z252 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/Processor.vhd
l0
L6 1
VcaoPIVmEYF@hFk^>aR9<40
R71
R4
33
Z253 !s110 1684601720
!i10b 1
Z254 !s108 1684601720.000000
Z255 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/Processor.vhd|
Z256 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/Processor.vhd|
!i113 1
R70
R55
Aprocessor_design
Z257 DEx4 work 14 writebackstage 0 22 4nPRRQ26=8WSHO^ESN3hJ2
R207
R213
R194
R201
R162
R128
R135
R154
R177
R121
R170
R184
R63
R141
R62
R89
R96
R15
R16
R17
DEx4 work 9 processor 0 22 caoPIVmEYF@hFk^>aR9<40
!i122 2592
l94
L15 128
VfT`K57m2bZ7PK[nEoRnin1
!s100 MTjR?m?3M8<JjQfQfTV1Y2
R4
33
R253
!i10b 1
R254
R255
R256
!i113 1
R70
R55
Eregfile
R0
Eregfilemem
Z258 w1681829866
R15
R16
R17
!i122 2587
R81
Z259 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/regFileMem.vhd
Z260 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/regFileMem.vhd
l0
L5 1
VJ[9EhVI`<1zg[?zP2060K1
R69
R4
33
Z261 !s110 1684601561
!i10b 1
Z262 !s108 1684601561.000000
Z263 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/regFileMem.vhd|
Z264 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/regFileMem.vhd|
!i113 1
R70
R55
Aregfilememdesign
R15
R16
R17
R120
!i122 2587
l25
R67
VoVAWj:Pm=JK]8_LMC_2@Y3
R68
R4
33
R261
!i10b 1
R262
R263
R264
!i113 1
R70
R55
Esp
Z265 w1681955569
R15
R16
R17
!i122 2588
R81
Z266 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/SP.vhd
Z267 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/SP.vhd
l0
L5 1
V8a_VizA_1MN:46lGI8F991
!s100 KD^NlR2Gn9>FY;0RkE^Qf1
R4
33
R261
!i10b 1
R262
Z268 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/SP.vhd|
Z269 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/SP.vhd|
!i113 1
R70
R55
Asp_design
R15
R16
R17
DEx4 work 2 sp 0 22 8a_VizA_1MN:46lGI8F991
!i122 2588
l14
L13 19
Vda1Y9o1ZR?TjZMLj3O`=i0
!s100 JziB`P>UYf9UUQ5D[A>cm1
R4
33
R261
!i10b 1
R262
R268
R269
!i113 1
R70
R55
Ewritebackmux
Z270 w1681874017
R15
R16
R17
!i122 1854
R215
Z271 8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/writeBackMux.vhd
Z272 FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/writeBackMux.vhd
l0
L5 1
Z273 V0z];HVFF<_9P1oM7MfZfD3
R66
R4
33
Z274 !s110 1683299298
!i10b 1
Z275 !s108 1683299298.000000
R22
R23
!i113 1
R70
R55
Amymux
R15
R16
R17
Z276 DEx4 work 12 writebackmux 0 22 0z];HVFF<_9P1oM7MfZfD3
!i122 1854
l16
R64
Z277 V=?ZX]8MkEnM3nXHZf7U=Y3
R65
R4
33
R274
!i10b 1
R275
R22
R23
!i113 1
R70
R55
Ewritebackmux
R258
R15
R16
R17
!i122 2589
R81
Z278 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/writeBackMux.vhd
Z279 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/writeBackMux.vhd
l0
L5 1
R273
R66
R4
33
Z280 !s110 1684601562
!i10b 1
R262
Z281 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/writeBackMux.vhd|
Z282 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/writeBackMux.vhd|
!i113 1
R70
R55
Amymux
R15
R16
R17
R276
!i122 2589
l16
R64
R277
R65
R4
33
R280
!i10b 1
R262
R281
R282
!i113 1
R70
R55
Ewritebackstage
R171
R15
R16
R17
!i122 2590
R81
Z283 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/WriteBackStage.vhd
Z284 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/WriteBackStage.vhd
l0
L5 1
V4nPRRQ26=8WSHO^ESN3hJ2
!s100 oMRo4j;b40RMi;cfVI[[=3
R4
33
R280
!i10b 1
Z285 !s108 1684601562.000000
Z286 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/WriteBackStage.vhd|
Z287 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/WriteBackStage.vhd|
!i113 1
R70
R55
Amywritebackstage
R15
R16
R17
R257
!i122 2590
l18
L17 13
V2b2o2;JQBdMj9V809CSQH0
!s100 1PFMkBOb;VM;eWFm>;L061
R4
33
R280
!i10b 1
R285
R286
R287
!i113 1
R70
R55
