$date
	Wed Oct  5 13:09:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module icache_tb $end
$var wire 32 ! instruction [31:0] $end
$var reg 1 " CLK $end
$var reg 32 # PC [31:0] $end
$var reg 1 $ RST $end
$scope module imem $end
$var wire 1 " CLK $end
$var wire 32 % PC [31:0] $end
$var wire 1 $ RST $end
$var wire 32 & instruction [31:0] $end
$var wire 8 ' index [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
bx &
b0 %
0$
b0 #
0"
bx !
$end
#3
b0 !
b0 &
1$
#5
1"
#8
0$
#10
b1 !
b1 &
b1 '
0"
b1 #
b1 %
#15
1"
#20
b10 !
b10 &
b10 '
0"
b10 #
b10 %
#25
1"
#30
b11 !
b11 &
b11 '
0"
b11 #
b11 %
#35
1"
#40
b100 !
b100 &
b100 '
0"
b100 #
b100 %
#45
1"
#50
b101 !
b101 &
b101 '
0"
b101 #
b101 %
#55
1"
#60
b110 !
b110 &
b110 '
0"
b110 #
b110 %
#65
1"
#70
b111 !
b111 &
b111 '
0"
b111 #
b111 %
#75
1"
#80
0"
