// Seed: 1485756181
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output tri1 id_3,
    input supply1 id_4,
    input supply0 id_5
);
  wire id_7;
  assign module_1.id_2 = 0;
  logic id_8;
  ;
endmodule
module module_1 (
    output tri0 id_0,
    output supply1 id_1,
    input tri1 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2
  );
endmodule
module module_2 (
    input tri0 id_0,
    input tri0 id_1,
    output wor id_2,
    input tri id_3,
    output wire id_4,
    input wor id_5,
    input wor id_6,
    output wor id_7,
    input wor id_8,
    output wire id_9,
    output tri1 id_10,
    output supply0 id_11
);
  assign id_4 = -1;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_8,
      id_11,
      id_6,
      id_5
  );
  wire id_13;
  assign id_7 = id_6;
endmodule
