INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lauer/WSU-CPTE/Project5.3_VHDL/Project5.3_VHDL.srcs/sim_1/new/clkdiv_tb_vhdl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clkdiv_tb_vhdl
