;
; File Name: cydeviceiar_trm.inc
; 
; PSoC Creator  4.0
;
; Description:
; This file provides all of the address values for the entire PSoC device.
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2016 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#define CYDEV_FLASH_BASE 0x00000000
#define CYDEV_FLASH_SIZE 0x00008000
#define CYREG_FLASH_DATA_MBASE 0x00000000
#define CYREG_FLASH_DATA_MSIZE 0x00008000
#define CYDEV_SFLASH_BASE 0x0ffff000
#define CYDEV_SFLASH_SIZE 0x00000400
#define CYREG_SFLASH_CSDV2_CSD1_ADC_TRIM1 0x0ffff0d4
#define CYFLD_SFLASH_ADCTRIM_1p2V__OFFSET 0x00000000
#define CYFLD_SFLASH_ADCTRIM_1p2V__SIZE 0x00000005
#define CYFLD_SFLASH_ADCTRIM_2p4V_2_0__OFFSET 0x00000005
#define CYFLD_SFLASH_ADCTRIM_2p4V_2_0__SIZE 0x00000003
#define CYREG_SFLASH_CSDV2_CSD1_ADC_TRIM2 0x0ffff0d5
#define CYFLD_SFLASH_ADCTRIM_3p84V_2_0__OFFSET 0x00000000
#define CYFLD_SFLASH_ADCTRIM_3p84V_2_0__SIZE 0x00000005
#define CYFLD_SFLASH_ADCTRIM_2p4V_5_4__OFFSET 0x00000005
#define CYFLD_SFLASH_ADCTRIM_2p4V_5_4__SIZE 0x00000002
#define CYREG_SFLASH_SILICON_ID 0x0ffff144
#define CYFLD_SFLASH_ID__OFFSET 0x00000000
#define CYFLD_SFLASH_ID__SIZE 0x00000010
#define CYREG_SFLASH_HIB_KEY_DELAY 0x0ffff150
#define CYFLD_SFLASH_WAKEUP_HOLDOFF__OFFSET 0x00000000
#define CYFLD_SFLASH_WAKEUP_HOLDOFF__SIZE 0x0000000a
#define CYREG_SFLASH_DPSLP_KEY_DELAY 0x0ffff152
#define CYREG_SFLASH_SWD_CONFIG 0x0ffff154
#define CYFLD_SFLASH_SWD_SELECT__OFFSET 0x00000000
#define CYFLD_SFLASH_SWD_SELECT__SIZE 0x00000001
#define CYREG_SFLASH_SWD_LISTEN 0x0ffff158
#define CYFLD_SFLASH_CYCLES__OFFSET 0x00000000
#define CYFLD_SFLASH_CYCLES__SIZE 0x00000020
#define CYREG_SFLASH_FLASH_START 0x0ffff15c
#define CYFLD_SFLASH_ADDRESS__OFFSET 0x00000000
#define CYFLD_SFLASH_ADDRESS__SIZE 0x00000020
#define CYREG_SFLASH_CSDV2_CSD0_ADC_TRIM1 0x0ffff160
#define CYFLD_SFLASH_CSD_ADC_CAL_LSB__OFFSET 0x00000000
#define CYFLD_SFLASH_CSD_ADC_CAL_LSB__SIZE 0x00000008
#define CYREG_SFLASH_CSDV2_CSD0_ADC_TRIM2 0x0ffff161
#define CYFLD_SFLASH_CSD_ADC_CAL_MSB__OFFSET 0x00000000
#define CYFLD_SFLASH_CSD_ADC_CAL_MSB__SIZE 0x00000008
#define CYREG_SFLASH_SAR_TEMP_MULTIPLIER 0x0ffff164
#define CYFLD_SFLASH_TEMP_MULTIPLIER__OFFSET 0x00000000
#define CYFLD_SFLASH_TEMP_MULTIPLIER__SIZE 0x00000010
#define CYREG_SFLASH_SAR_TEMP_OFFSET 0x0ffff166
#define CYFLD_SFLASH_TEMP_OFFSET__OFFSET 0x00000000
#define CYFLD_SFLASH_TEMP_OFFSET__SIZE 0x00000010
#define CYREG_SFLASH_DIE_LOT0 0x0ffff178
#define CYFLD_SFLASH_LOT__OFFSET 0x00000000
#define CYFLD_SFLASH_LOT__SIZE 0x00000008
#define CYREG_SFLASH_DIE_LOT1 0x0ffff179
#define CYREG_SFLASH_DIE_LOT2 0x0ffff17a
#define CYREG_SFLASH_DIE_WAFER 0x0ffff17b
#define CYFLD_SFLASH_WAFER__OFFSET 0x00000000
#define CYFLD_SFLASH_WAFER__SIZE 0x00000008
#define CYREG_SFLASH_DIE_X 0x0ffff17c
#define CYFLD_SFLASH_X__OFFSET 0x00000000
#define CYFLD_SFLASH_X__SIZE 0x00000008
#define CYREG_SFLASH_DIE_Y 0x0ffff17d
#define CYFLD_SFLASH_Y__OFFSET 0x00000000
#define CYFLD_SFLASH_Y__SIZE 0x00000008
#define CYREG_SFLASH_DIE_SORT 0x0ffff17e
#define CYFLD_SFLASH_S1_PASS__OFFSET 0x00000000
#define CYFLD_SFLASH_S1_PASS__SIZE 0x00000001
#define CYFLD_SFLASH_S2_PASS__OFFSET 0x00000001
#define CYFLD_SFLASH_S2_PASS__SIZE 0x00000001
#define CYFLD_SFLASH_S3_PASS__OFFSET 0x00000002
#define CYFLD_SFLASH_S3_PASS__SIZE 0x00000001
#define CYFLD_SFLASH_CRI_PASS__OFFSET 0x00000003
#define CYFLD_SFLASH_CRI_PASS__SIZE 0x00000001
#define CYFLD_SFLASH_CHI_PASS__OFFSET 0x00000004
#define CYFLD_SFLASH_CHI_PASS__SIZE 0x00000001
#define CYFLD_SFLASH_ENG_PASS__OFFSET 0x00000005
#define CYFLD_SFLASH_ENG_PASS__SIZE 0x00000001
#define CYREG_SFLASH_DIE_MINOR 0x0ffff17f
#define CYFLD_SFLASH_MINOR__OFFSET 0x00000000
#define CYFLD_SFLASH_MINOR__SIZE 0x00000008
#define CYREG_SFLASH_IMO_TRIM_USBMODE_24 0x0ffff1be
#define CYFLD_SFLASH_TRIM_24__OFFSET 0x00000000
#define CYFLD_SFLASH_TRIM_24__SIZE 0x00000008
#define CYREG_SFLASH_IMO_TRIM_USBMODE_48 0x0ffff1bf
#define CYREG_SFLASH_IMO_TCTRIM_LT0 0x0ffff1cc
#define CYFLD_SFLASH_STEPSIZE__OFFSET 0x00000000
#define CYFLD_SFLASH_STEPSIZE__SIZE 0x00000005
#define CYFLD_SFLASH_TCTRIM__OFFSET 0x00000005
#define CYFLD_SFLASH_TCTRIM__SIZE 0x00000002
#define CYREG_SFLASH_IMO_TCTRIM_LT1 0x0ffff1cd
#define CYREG_SFLASH_IMO_TCTRIM_LT2 0x0ffff1ce
#define CYREG_SFLASH_IMO_TCTRIM_LT3 0x0ffff1cf
#define CYREG_SFLASH_IMO_TCTRIM_LT4 0x0ffff1d0
#define CYREG_SFLASH_IMO_TCTRIM_LT5 0x0ffff1d1
#define CYREG_SFLASH_IMO_TCTRIM_LT6 0x0ffff1d2
#define CYREG_SFLASH_IMO_TCTRIM_LT7 0x0ffff1d3
#define CYREG_SFLASH_IMO_TCTRIM_LT8 0x0ffff1d4
#define CYREG_SFLASH_IMO_TCTRIM_LT9 0x0ffff1d5
#define CYREG_SFLASH_IMO_TCTRIM_LT10 0x0ffff1d6
#define CYREG_SFLASH_IMO_TCTRIM_LT11 0x0ffff1d7
#define CYREG_SFLASH_IMO_TCTRIM_LT12 0x0ffff1d8
#define CYREG_SFLASH_IMO_TCTRIM_LT13 0x0ffff1d9
#define CYREG_SFLASH_IMO_TCTRIM_LT14 0x0ffff1da
#define CYREG_SFLASH_IMO_TCTRIM_LT15 0x0ffff1db
#define CYREG_SFLASH_IMO_TCTRIM_LT16 0x0ffff1dc
#define CYREG_SFLASH_IMO_TCTRIM_LT17 0x0ffff1dd
#define CYREG_SFLASH_IMO_TCTRIM_LT18 0x0ffff1de
#define CYREG_SFLASH_IMO_TCTRIM_LT19 0x0ffff1df
#define CYREG_SFLASH_IMO_TCTRIM_LT20 0x0ffff1e0
#define CYREG_SFLASH_IMO_TCTRIM_LT21 0x0ffff1e1
#define CYREG_SFLASH_IMO_TCTRIM_LT22 0x0ffff1e2
#define CYREG_SFLASH_IMO_TCTRIM_LT23 0x0ffff1e3
#define CYREG_SFLASH_IMO_TCTRIM_LT24 0x0ffff1e4
#define CYREG_SFLASH_IMO_TRIM_LT0 0x0ffff1e5
#define CYFLD_SFLASH_OFFSET__OFFSET 0x00000000
#define CYFLD_SFLASH_OFFSET__SIZE 0x00000008
#define CYREG_SFLASH_IMO_TRIM_LT1 0x0ffff1e6
#define CYREG_SFLASH_IMO_TRIM_LT2 0x0ffff1e7
#define CYREG_SFLASH_IMO_TRIM_LT3 0x0ffff1e8
#define CYREG_SFLASH_IMO_TRIM_LT4 0x0ffff1e9
#define CYREG_SFLASH_IMO_TRIM_LT5 0x0ffff1ea
#define CYREG_SFLASH_IMO_TRIM_LT6 0x0ffff1eb
#define CYREG_SFLASH_IMO_TRIM_LT7 0x0ffff1ec
#define CYREG_SFLASH_IMO_TRIM_LT8 0x0ffff1ed
#define CYREG_SFLASH_IMO_TRIM_LT9 0x0ffff1ee
#define CYREG_SFLASH_IMO_TRIM_LT10 0x0ffff1ef
#define CYREG_SFLASH_IMO_TRIM_LT11 0x0ffff1f0
#define CYREG_SFLASH_IMO_TRIM_LT12 0x0ffff1f1
#define CYREG_SFLASH_IMO_TRIM_LT13 0x0ffff1f2
#define CYREG_SFLASH_IMO_TRIM_LT14 0x0ffff1f3
#define CYREG_SFLASH_IMO_TRIM_LT15 0x0ffff1f4
#define CYREG_SFLASH_IMO_TRIM_LT16 0x0ffff1f5
#define CYREG_SFLASH_IMO_TRIM_LT17 0x0ffff1f6
#define CYREG_SFLASH_IMO_TRIM_LT18 0x0ffff1f7
#define CYREG_SFLASH_IMO_TRIM_LT19 0x0ffff1f8
#define CYREG_SFLASH_IMO_TRIM_LT20 0x0ffff1f9
#define CYREG_SFLASH_IMO_TRIM_LT21 0x0ffff1fa
#define CYREG_SFLASH_IMO_TRIM_LT22 0x0ffff1fb
#define CYREG_SFLASH_IMO_TRIM_LT23 0x0ffff1fc
#define CYREG_SFLASH_IMO_TRIM_LT24 0x0ffff1fd
#define CYDEV_ROM_BASE 0x10000000
#define CYDEV_ROM_SIZE 0x00002000
#define CYREG_ROM_DATA_MBASE 0x10000000
#define CYREG_ROM_DATA_MSIZE 0x00002000
#define CYDEV_SRAM_BASE 0x20000000
#define CYDEV_SRAM_SIZE 0x00001000
#define CYREG_SRAM_DATA_MBASE 0x20000000
#define CYREG_SRAM_DATA_MSIZE 0x00001000
#define CYDEV_PERI_BASE 0x40000000
#define CYDEV_PERI_SIZE 0x00010000
#define CYREG_PERI_DIV_CMD 0x40000000
#define CYFLD_PERI_SEL_DIV__OFFSET 0x00000000
#define CYFLD_PERI_SEL_DIV__SIZE 0x00000006
#define CYFLD_PERI_SEL_TYPE__OFFSET 0x00000006
#define CYFLD_PERI_SEL_TYPE__SIZE 0x00000002
#define CYFLD_PERI_PA_SEL_DIV__OFFSET 0x00000008
#define CYFLD_PERI_PA_SEL_DIV__SIZE 0x00000006
#define CYFLD_PERI_PA_SEL_TYPE__OFFSET 0x0000000e
#define CYFLD_PERI_PA_SEL_TYPE__SIZE 0x00000002
#define CYFLD_PERI_DISABLE__OFFSET 0x0000001e
#define CYFLD_PERI_DISABLE__SIZE 0x00000001
#define CYFLD_PERI_ENABLE__OFFSET 0x0000001f
#define CYFLD_PERI_ENABLE__SIZE 0x00000001
#define CYREG_PERI_PCLK_CTL0 0x40000100
#define CYREG_PERI_PCLK_CTL1 0x40000104
#define CYREG_PERI_PCLK_CTL2 0x40000108
#define CYREG_PERI_PCLK_CTL3 0x4000010c
#define CYREG_PERI_PCLK_CTL4 0x40000110
#define CYREG_PERI_PCLK_CTL5 0x40000114
#define CYREG_PERI_PCLK_CTL6 0x40000118
#define CYREG_PERI_PCLK_CTL7 0x4000011c
#define CYREG_PERI_PCLK_CTL8 0x40000120
#define CYREG_PERI_PCLK_CTL9 0x40000124
#define CYREG_PERI_PCLK_CTL10 0x40000128
#define CYREG_PERI_PCLK_CTL11 0x4000012c
#define CYREG_PERI_PCLK_CTL12 0x40000130
#define CYREG_PERI_PCLK_CTL13 0x40000134
#define CYREG_PERI_PCLK_CTL14 0x40000138
#define CYREG_PERI_PCLK_CTL15 0x4000013c
#define CYREG_PERI_PCLK_CTL16 0x40000140
#define CYREG_PERI_DIV_16_CTL0 0x40000300
#define CYFLD_PERI_EN__OFFSET 0x00000000
#define CYFLD_PERI_EN__SIZE 0x00000001
#define CYFLD_PERI_INT16_DIV__OFFSET 0x00000008
#define CYFLD_PERI_INT16_DIV__SIZE 0x00000010
#define CYREG_PERI_DIV_16_CTL1 0x40000304
#define CYREG_PERI_DIV_16_CTL2 0x40000308
#define CYREG_PERI_DIV_16_CTL3 0x4000030c
#define CYREG_PERI_DIV_16_CTL4 0x40000310
#define CYREG_PERI_DIV_16_CTL5 0x40000314
#define CYREG_PERI_DIV_16_CTL6 0x40000318
#define CYREG_PERI_DIV_16_5_CTL0 0x40000400
#define CYFLD_PERI_FRAC5_DIV__OFFSET 0x00000003
#define CYFLD_PERI_FRAC5_DIV__SIZE 0x00000005
#define CYREG_PERI_DIV_16_5_CTL1 0x40000404
#define CYREG_PERI_DIV_16_5_CTL2 0x40000408
#define CYREG_PERI_DIV_24_5_CTL 0x40000500
#define CYFLD_PERI_INT24_DIV__OFFSET 0x00000008
#define CYFLD_PERI_INT24_DIV__SIZE 0x00000018
#define CYREG_PERI_TR_CTL 0x40000600
#define CYFLD_PERI_TR_SEL__OFFSET 0x00000000
#define CYFLD_PERI_TR_SEL__SIZE 0x00000007
#define CYFLD_PERI_TR_GROUP__OFFSET 0x00000008
#define CYFLD_PERI_TR_GROUP__SIZE 0x00000004
#define CYFLD_PERI_TR_COUNT__OFFSET 0x00000010
#define CYFLD_PERI_TR_COUNT__SIZE 0x00000008
#define CYFLD_PERI_TR_OUT__OFFSET 0x0000001e
#define CYFLD_PERI_TR_OUT__SIZE 0x00000001
#define CYFLD_PERI_TR_ACT__OFFSET 0x0000001f
#define CYFLD_PERI_TR_ACT__SIZE 0x00000001
#define CYDEV_PERI_TR_GROUP0_BASE 0x40002000
#define CYDEV_PERI_TR_GROUP0_SIZE 0x00000200
#define CYREG_PERI_TR_GROUP0_TR_OUT_CTL0 0x40002000
#define CYFLD_PERI_TR_GROUP_SEL__OFFSET 0x00000000
#define CYFLD_PERI_TR_GROUP_SEL__SIZE 0x00000006
#define CYREG_PERI_TR_GROUP0_TR_OUT_CTL1 0x40002004
#define CYREG_PERI_TR_GROUP0_TR_OUT_CTL2 0x40002008
#define CYREG_PERI_TR_GROUP0_TR_OUT_CTL3 0x4000200c
#define CYREG_PERI_TR_GROUP0_TR_OUT_CTL4 0x40002010
#define CYREG_PERI_TR_GROUP0_TR_OUT_CTL5 0x40002014
#define CYREG_PERI_TR_GROUP0_TR_OUT_CTL6 0x40002018
#define CYREG_PERI_TR_GROUP0_TR_OUT_CTL7 0x4000201c
#define CYDEV_PERI_TR_GROUP1_BASE 0x40002200
#define CYDEV_PERI_TR_GROUP1_SIZE 0x00000200
#define CYREG_PERI_TR_GROUP1_TR_OUT_CTL0 0x40002200
#define CYREG_PERI_TR_GROUP1_TR_OUT_CTL1 0x40002204
#define CYREG_PERI_TR_GROUP1_TR_OUT_CTL2 0x40002208
#define CYREG_PERI_TR_GROUP1_TR_OUT_CTL3 0x4000220c
#define CYREG_PERI_TR_GROUP1_TR_OUT_CTL4 0x40002210
#define CYREG_PERI_TR_GROUP1_TR_OUT_CTL5 0x40002214
#define CYREG_PERI_TR_GROUP1_TR_OUT_CTL6 0x40002218
#define CYDEV_PERI_TR_GROUP2_BASE 0x40002400
#define CYDEV_PERI_TR_GROUP2_SIZE 0x00000200
#define CYREG_PERI_TR_GROUP2_TR_OUT_CTL0 0x40002400
#define CYREG_PERI_TR_GROUP2_TR_OUT_CTL1 0x40002404
#define CYREG_PERI_TR_GROUP2_TR_OUT_CTL2 0x40002408
#define CYREG_PERI_TR_GROUP2_TR_OUT_CTL3 0x4000240c
#define CYDEV_PERI_TR_GROUP3_BASE 0x40002600
#define CYDEV_PERI_TR_GROUP3_SIZE 0x00000200
#define CYREG_PERI_TR_GROUP3_TR_OUT_CTL0 0x40002600
#define CYREG_PERI_TR_GROUP3_TR_OUT_CTL1 0x40002604
#define CYREG_PERI_TR_GROUP3_TR_OUT_CTL2 0x40002608
#define CYREG_PERI_TR_GROUP3_TR_OUT_CTL3 0x4000260c
#define CYDEV_PERI_TR_GROUP4_BASE 0x40002800
#define CYDEV_PERI_TR_GROUP4_SIZE 0x00000200
#define CYREG_PERI_TR_GROUP4_TR_OUT_CTL0 0x40002800
#define CYREG_PERI_TR_GROUP4_TR_OUT_CTL1 0x40002804
#define CYREG_PERI_TR_GROUP4_TR_OUT_CTL2 0x40002808
#define CYREG_PERI_TR_GROUP4_TR_OUT_CTL3 0x4000280c
#define CYREG_PERI_TR_GROUP4_TR_OUT_CTL4 0x40002810
#define CYREG_PERI_TR_GROUP4_TR_OUT_CTL5 0x40002814
#define CYREG_PERI_TR_GROUP4_TR_OUT_CTL6 0x40002818
#define CYREG_PERI_TR_GROUP4_TR_OUT_CTL7 0x4000281c
#define CYREG_PERI_TR_GROUP4_TR_OUT_CTL8 0x40002820
#define CYREG_PERI_TR_GROUP4_TR_OUT_CTL9 0x40002824
#define CYREG_PERI_TR_GROUP4_TR_OUT_CTL10 0x40002828
#define CYREG_PERI_TR_GROUP4_TR_OUT_CTL11 0x4000282c
#define CYREG_PERI_TR_GROUP4_TR_OUT_CTL12 0x40002830
#define CYREG_PERI_TR_GROUP4_TR_OUT_CTL13 0x40002834
#define CYREG_PERI_TR_GROUP4_TR_OUT_CTL14 0x40002838
#define CYREG_PERI_TR_GROUP4_TR_OUT_CTL15 0x4000283c
#define CYREG_PERI_TR_GROUP4_TR_OUT_CTL16 0x40002840
#define CYREG_PERI_TR_GROUP4_TR_OUT_CTL17 0x40002844
#define CYREG_PERI_TR_GROUP4_TR_OUT_CTL18 0x40002848
#define CYREG_PERI_TR_GROUP4_TR_OUT_CTL19 0x4000284c
#define CYREG_PERI_TR_GROUP4_TR_OUT_CTL20 0x40002850
#define CYREG_PERI_TR_GROUP4_TR_OUT_CTL21 0x40002854
#define CYREG_PERI_TR_GROUP4_TR_OUT_CTL22 0x40002858
#define CYREG_PERI_TR_GROUP4_TR_OUT_CTL23 0x4000285c
#define CYDEV_TCPWM_BASE 0x40010000
#define CYDEV_TCPWM_SIZE 0x00010000
#define CYREG_TCPWM_CTRL 0x40010000
#define CYFLD_TCPWM_COUNTER_ENABLED__OFFSET 0x00000000
#define CYFLD_TCPWM_COUNTER_ENABLED__SIZE 0x00000008
#define CYREG_TCPWM_CMD 0x40010008
#define CYFLD_TCPWM_COUNTER_CAPTURE__OFFSET 0x00000000
#define CYFLD_TCPWM_COUNTER_CAPTURE__SIZE 0x00000008
#define CYFLD_TCPWM_COUNTER_RELOAD__OFFSET 0x00000008
#define CYFLD_TCPWM_COUNTER_RELOAD__SIZE 0x00000008
#define CYFLD_TCPWM_COUNTER_STOP__OFFSET 0x00000010
#define CYFLD_TCPWM_COUNTER_STOP__SIZE 0x00000008
#define CYFLD_TCPWM_COUNTER_START__OFFSET 0x00000018
#define CYFLD_TCPWM_COUNTER_START__SIZE 0x00000008
#define CYREG_TCPWM_INTR_CAUSE 0x4001000c
#define CYFLD_TCPWM_COUNTER_INT__OFFSET 0x00000000
#define CYFLD_TCPWM_COUNTER_INT__SIZE 0x00000008
#define CYDEV_TCPWM_CNT0_BASE 0x40010100
#define CYDEV_TCPWM_CNT0_SIZE 0x00000040
#define CYREG_TCPWM_CNT0_CTRL 0x40010100
#define CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__OFFSET 0x00000000
#define CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__SIZE 0x00000001
#define CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__OFFSET 0x00000001
#define CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__SIZE 0x00000001
#define CYFLD_TCPWM_CNT_PWM_SYNC_KILL__OFFSET 0x00000002
#define CYFLD_TCPWM_CNT_PWM_SYNC_KILL__SIZE 0x00000001
#define CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__OFFSET 0x00000003
#define CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__SIZE 0x00000001
#define CYFLD_TCPWM_CNT_GENERIC__OFFSET 0x00000008
#define CYFLD_TCPWM_CNT_GENERIC__SIZE 0x00000008
#define CYVAL_TCPWM_CNT_GENERIC_DIVBY1 0x00000000
#define CYVAL_TCPWM_CNT_GENERIC_DIVBY2 0x00000001
#define CYVAL_TCPWM_CNT_GENERIC_DIVBY4 0x00000002
#define CYVAL_TCPWM_CNT_GENERIC_DIVBY8 0x00000003
#define CYVAL_TCPWM_CNT_GENERIC_DIVBY16 0x00000004
#define CYVAL_TCPWM_CNT_GENERIC_DIVBY32 0x00000005
#define CYVAL_TCPWM_CNT_GENERIC_DIVBY64 0x00000006
#define CYVAL_TCPWM_CNT_GENERIC_DIVBY128 0x00000007
#define CYFLD_TCPWM_CNT_UP_DOWN_MODE__OFFSET 0x00000010
#define CYFLD_TCPWM_CNT_UP_DOWN_MODE__SIZE 0x00000002
#define CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UP 0x00000000
#define CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_DOWN 0x00000001
#define CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN1 0x00000002
#define CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN2 0x00000003
#define CYFLD_TCPWM_CNT_ONE_SHOT__OFFSET 0x00000012
#define CYFLD_TCPWM_CNT_ONE_SHOT__SIZE 0x00000001
#define CYFLD_TCPWM_CNT_QUADRATURE_MODE__OFFSET 0x00000014
#define CYFLD_TCPWM_CNT_QUADRATURE_MODE__SIZE 0x00000002
#define CYVAL_TCPWM_CNT_QUADRATURE_MODE_X1 0x00000000
#define CYVAL_TCPWM_CNT_QUADRATURE_MODE_X2 0x00000001
#define CYVAL_TCPWM_CNT_QUADRATURE_MODE_X4 0x00000002
#define CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_OUT 0x00000001
#define CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_COMPL_OUT 0x00000002
#define CYFLD_TCPWM_CNT_MODE__OFFSET 0x00000018
#define CYFLD_TCPWM_CNT_MODE__SIZE 0x00000003
#define CYVAL_TCPWM_CNT_MODE_TIMER 0x00000000
#define CYVAL_TCPWM_CNT_MODE_CAPTURE 0x00000002
#define CYVAL_TCPWM_CNT_MODE_QUAD 0x00000003
#define CYVAL_TCPWM_CNT_MODE_PWM 0x00000004
#define CYVAL_TCPWM_CNT_MODE_PWM_DT 0x00000005
#define CYVAL_TCPWM_CNT_MODE_PWM_PR 0x00000006
#define CYREG_TCPWM_CNT0_STATUS 0x40010104
#define CYFLD_TCPWM_CNT_DOWN__OFFSET 0x00000000
#define CYFLD_TCPWM_CNT_DOWN__SIZE 0x00000001
#define CYFLD_TCPWM_CNT_RUNNING__OFFSET 0x0000001f
#define CYFLD_TCPWM_CNT_RUNNING__SIZE 0x00000001
#define CYREG_TCPWM_CNT0_COUNTER 0x40010108
#define CYFLD_TCPWM_CNT_COUNTER__OFFSET 0x00000000
#define CYFLD_TCPWM_CNT_COUNTER__SIZE 0x00000010
#define CYREG_TCPWM_CNT0_CC 0x4001010c
#define CYFLD_TCPWM_CNT_CC__OFFSET 0x00000000
#define CYFLD_TCPWM_CNT_CC__SIZE 0x00000010
#define CYREG_TCPWM_CNT0_CC_BUFF 0x40010110
#define CYREG_TCPWM_CNT0_PERIOD 0x40010114
#define CYFLD_TCPWM_CNT_PERIOD__OFFSET 0x00000000
#define CYFLD_TCPWM_CNT_PERIOD__SIZE 0x00000010
#define CYREG_TCPWM_CNT0_PERIOD_BUFF 0x40010118
#define CYREG_TCPWM_CNT0_TR_CTRL0 0x40010120
#define CYFLD_TCPWM_CNT_CAPTURE_SEL__OFFSET 0x00000000
#define CYFLD_TCPWM_CNT_CAPTURE_SEL__SIZE 0x00000004
#define CYFLD_TCPWM_CNT_COUNT_SEL__OFFSET 0x00000004
#define CYFLD_TCPWM_CNT_COUNT_SEL__SIZE 0x00000004
#define CYFLD_TCPWM_CNT_RELOAD_SEL__OFFSET 0x00000008
#define CYFLD_TCPWM_CNT_RELOAD_SEL__SIZE 0x00000004
#define CYFLD_TCPWM_CNT_STOP_SEL__OFFSET 0x0000000c
#define CYFLD_TCPWM_CNT_STOP_SEL__SIZE 0x00000004
#define CYFLD_TCPWM_CNT_START_SEL__OFFSET 0x00000010
#define CYFLD_TCPWM_CNT_START_SEL__SIZE 0x00000004
#define CYREG_TCPWM_CNT0_TR_CTRL1 0x40010124
#define CYFLD_TCPWM_CNT_CAPTURE_EDGE__OFFSET 0x00000000
#define CYFLD_TCPWM_CNT_CAPTURE_EDGE__SIZE 0x00000002
#define CYVAL_TCPWM_CNT_CAPTURE_EDGE_RISING_EDGE 0x00000000
#define CYVAL_TCPWM_CNT_CAPTURE_EDGE_FALLING_EDGE 0x00000001
#define CYVAL_TCPWM_CNT_CAPTURE_EDGE_BOTH_EDGES 0x00000002
#define CYVAL_TCPWM_CNT_CAPTURE_EDGE_NO_EDGE_DET 0x00000003
#define CYFLD_TCPWM_CNT_COUNT_EDGE__OFFSET 0x00000002
#define CYFLD_TCPWM_CNT_COUNT_EDGE__SIZE 0x00000002
#define CYVAL_TCPWM_CNT_COUNT_EDGE_RISING_EDGE 0x00000000
#define CYVAL_TCPWM_CNT_COUNT_EDGE_FALLING_EDGE 0x00000001
#define CYVAL_TCPWM_CNT_COUNT_EDGE_BOTH_EDGES 0x00000002
#define CYVAL_TCPWM_CNT_COUNT_EDGE_NO_EDGE_DET 0x00000003
#define CYFLD_TCPWM_CNT_RELOAD_EDGE__OFFSET 0x00000004
#define CYFLD_TCPWM_CNT_RELOAD_EDGE__SIZE 0x00000002
#define CYVAL_TCPWM_CNT_RELOAD_EDGE_RISING_EDGE 0x00000000
#define CYVAL_TCPWM_CNT_RELOAD_EDGE_FALLING_EDGE 0x00000001
#define CYVAL_TCPWM_CNT_RELOAD_EDGE_BOTH_EDGES 0x00000002
#define CYVAL_TCPWM_CNT_RELOAD_EDGE_NO_EDGE_DET 0x00000003
#define CYFLD_TCPWM_CNT_STOP_EDGE__OFFSET 0x00000006
#define CYFLD_TCPWM_CNT_STOP_EDGE__SIZE 0x00000002
#define CYVAL_TCPWM_CNT_STOP_EDGE_RISING_EDGE 0x00000000
#define CYVAL_TCPWM_CNT_STOP_EDGE_FALLING_EDGE 0x00000001
#define CYVAL_TCPWM_CNT_STOP_EDGE_BOTH_EDGES 0x00000002
#define CYVAL_TCPWM_CNT_STOP_EDGE_NO_EDGE_DET 0x00000003
#define CYFLD_TCPWM_CNT_START_EDGE__OFFSET 0x00000008
#define CYFLD_TCPWM_CNT_START_EDGE__SIZE 0x00000002
#define CYVAL_TCPWM_CNT_START_EDGE_RISING_EDGE 0x00000000
#define CYVAL_TCPWM_CNT_START_EDGE_FALLING_EDGE 0x00000001
#define CYVAL_TCPWM_CNT_START_EDGE_BOTH_EDGES 0x00000002
#define CYVAL_TCPWM_CNT_START_EDGE_NO_EDGE_DET 0x00000003
#define CYREG_TCPWM_CNT0_TR_CTRL2 0x40010128
#define CYFLD_TCPWM_CNT_CC_MATCH_MODE__OFFSET 0x00000000
#define CYFLD_TCPWM_CNT_CC_MATCH_MODE__SIZE 0x00000002
#define CYVAL_TCPWM_CNT_CC_MATCH_MODE_SET 0x00000000
#define CYVAL_TCPWM_CNT_CC_MATCH_MODE_CLEAR 0x00000001
#define CYVAL_TCPWM_CNT_CC_MATCH_MODE_INVERT 0x00000002
#define CYVAL_TCPWM_CNT_CC_MATCH_MODE_NO_CHANGE 0x00000003
#define CYFLD_TCPWM_CNT_OVERFLOW_MODE__OFFSET 0x00000002
#define CYFLD_TCPWM_CNT_OVERFLOW_MODE__SIZE 0x00000002
#define CYVAL_TCPWM_CNT_OVERFLOW_MODE_SET 0x00000000
#define CYVAL_TCPWM_CNT_OVERFLOW_MODE_CLEAR 0x00000001
#define CYVAL_TCPWM_CNT_OVERFLOW_MODE_INVERT 0x00000002
#define CYVAL_TCPWM_CNT_OVERFLOW_MODE_NO_CHANGE 0x00000003
#define CYFLD_TCPWM_CNT_UNDERFLOW_MODE__OFFSET 0x00000004
#define CYFLD_TCPWM_CNT_UNDERFLOW_MODE__SIZE 0x00000002
#define CYVAL_TCPWM_CNT_UNDERFLOW_MODE_SET 0x00000000
#define CYVAL_TCPWM_CNT_UNDERFLOW_MODE_CLEAR 0x00000001
#define CYVAL_TCPWM_CNT_UNDERFLOW_MODE_INVERT 0x00000002
#define CYVAL_TCPWM_CNT_UNDERFLOW_MODE_NO_CHANGE 0x00000003
#define CYREG_TCPWM_CNT0_INTR 0x40010130
#define CYFLD_TCPWM_CNT_TC__OFFSET 0x00000000
#define CYFLD_TCPWM_CNT_TC__SIZE 0x00000001
#define CYFLD_TCPWM_CNT_CC_MATCH__OFFSET 0x00000001
#define CYFLD_TCPWM_CNT_CC_MATCH__SIZE 0x00000001
#define CYREG_TCPWM_CNT0_INTR_SET 0x40010134
#define CYREG_TCPWM_CNT0_INTR_MASK 0x40010138
#define CYREG_TCPWM_CNT0_INTR_MASKED 0x4001013c
#define CYDEV_TCPWM_CNT1_BASE 0x40010140
#define CYDEV_TCPWM_CNT1_SIZE 0x00000040
#define CYREG_TCPWM_CNT1_CTRL 0x40010140
#define CYREG_TCPWM_CNT1_STATUS 0x40010144
#define CYREG_TCPWM_CNT1_COUNTER 0x40010148
#define CYREG_TCPWM_CNT1_CC 0x4001014c
#define CYREG_TCPWM_CNT1_CC_BUFF 0x40010150
#define CYREG_TCPWM_CNT1_PERIOD 0x40010154
#define CYREG_TCPWM_CNT1_PERIOD_BUFF 0x40010158
#define CYREG_TCPWM_CNT1_TR_CTRL0 0x40010160
#define CYREG_TCPWM_CNT1_TR_CTRL1 0x40010164
#define CYREG_TCPWM_CNT1_TR_CTRL2 0x40010168
#define CYREG_TCPWM_CNT1_INTR 0x40010170
#define CYREG_TCPWM_CNT1_INTR_SET 0x40010174
#define CYREG_TCPWM_CNT1_INTR_MASK 0x40010178
#define CYREG_TCPWM_CNT1_INTR_MASKED 0x4001017c
#define CYDEV_TCPWM_CNT2_BASE 0x40010180
#define CYDEV_TCPWM_CNT2_SIZE 0x00000040
#define CYREG_TCPWM_CNT2_CTRL 0x40010180
#define CYREG_TCPWM_CNT2_STATUS 0x40010184
#define CYREG_TCPWM_CNT2_COUNTER 0x40010188
#define CYREG_TCPWM_CNT2_CC 0x4001018c
#define CYREG_TCPWM_CNT2_CC_BUFF 0x40010190
#define CYREG_TCPWM_CNT2_PERIOD 0x40010194
#define CYREG_TCPWM_CNT2_PERIOD_BUFF 0x40010198
#define CYREG_TCPWM_CNT2_TR_CTRL0 0x400101a0
#define CYREG_TCPWM_CNT2_TR_CTRL1 0x400101a4
#define CYREG_TCPWM_CNT2_TR_CTRL2 0x400101a8
#define CYREG_TCPWM_CNT2_INTR 0x400101b0
#define CYREG_TCPWM_CNT2_INTR_SET 0x400101b4
#define CYREG_TCPWM_CNT2_INTR_MASK 0x400101b8
#define CYREG_TCPWM_CNT2_INTR_MASKED 0x400101bc
#define CYDEV_TCPWM_CNT3_BASE 0x400101c0
#define CYDEV_TCPWM_CNT3_SIZE 0x00000040
#define CYREG_TCPWM_CNT3_CTRL 0x400101c0
#define CYREG_TCPWM_CNT3_STATUS 0x400101c4
#define CYREG_TCPWM_CNT3_COUNTER 0x400101c8
#define CYREG_TCPWM_CNT3_CC 0x400101cc
#define CYREG_TCPWM_CNT3_CC_BUFF 0x400101d0
#define CYREG_TCPWM_CNT3_PERIOD 0x400101d4
#define CYREG_TCPWM_CNT3_PERIOD_BUFF 0x400101d8
#define CYREG_TCPWM_CNT3_TR_CTRL0 0x400101e0
#define CYREG_TCPWM_CNT3_TR_CTRL1 0x400101e4
#define CYREG_TCPWM_CNT3_TR_CTRL2 0x400101e8
#define CYREG_TCPWM_CNT3_INTR 0x400101f0
#define CYREG_TCPWM_CNT3_INTR_SET 0x400101f4
#define CYREG_TCPWM_CNT3_INTR_MASK 0x400101f8
#define CYREG_TCPWM_CNT3_INTR_MASKED 0x400101fc
#define CYDEV_TCPWM_CNT4_BASE 0x40010200
#define CYDEV_TCPWM_CNT4_SIZE 0x00000040
#define CYREG_TCPWM_CNT4_CTRL 0x40010200
#define CYREG_TCPWM_CNT4_STATUS 0x40010204
#define CYREG_TCPWM_CNT4_COUNTER 0x40010208
#define CYREG_TCPWM_CNT4_CC 0x4001020c
#define CYREG_TCPWM_CNT4_CC_BUFF 0x40010210
#define CYREG_TCPWM_CNT4_PERIOD 0x40010214
#define CYREG_TCPWM_CNT4_PERIOD_BUFF 0x40010218
#define CYREG_TCPWM_CNT4_TR_CTRL0 0x40010220
#define CYREG_TCPWM_CNT4_TR_CTRL1 0x40010224
#define CYREG_TCPWM_CNT4_TR_CTRL2 0x40010228
#define CYREG_TCPWM_CNT4_INTR 0x40010230
#define CYREG_TCPWM_CNT4_INTR_SET 0x40010234
#define CYREG_TCPWM_CNT4_INTR_MASK 0x40010238
#define CYREG_TCPWM_CNT4_INTR_MASKED 0x4001023c
#define CYDEV_TCPWM_CNT5_BASE 0x40010240
#define CYDEV_TCPWM_CNT5_SIZE 0x00000040
#define CYREG_TCPWM_CNT5_CTRL 0x40010240
#define CYREG_TCPWM_CNT5_STATUS 0x40010244
#define CYREG_TCPWM_CNT5_COUNTER 0x40010248
#define CYREG_TCPWM_CNT5_CC 0x4001024c
#define CYREG_TCPWM_CNT5_CC_BUFF 0x40010250
#define CYREG_TCPWM_CNT5_PERIOD 0x40010254
#define CYREG_TCPWM_CNT5_PERIOD_BUFF 0x40010258
#define CYREG_TCPWM_CNT5_TR_CTRL0 0x40010260
#define CYREG_TCPWM_CNT5_TR_CTRL1 0x40010264
#define CYREG_TCPWM_CNT5_TR_CTRL2 0x40010268
#define CYREG_TCPWM_CNT5_INTR 0x40010270
#define CYREG_TCPWM_CNT5_INTR_SET 0x40010274
#define CYREG_TCPWM_CNT5_INTR_MASK 0x40010278
#define CYREG_TCPWM_CNT5_INTR_MASKED 0x4001027c
#define CYDEV_TCPWM_CNT6_BASE 0x40010280
#define CYDEV_TCPWM_CNT6_SIZE 0x00000040
#define CYREG_TCPWM_CNT6_CTRL 0x40010280
#define CYREG_TCPWM_CNT6_STATUS 0x40010284
#define CYREG_TCPWM_CNT6_COUNTER 0x40010288
#define CYREG_TCPWM_CNT6_CC 0x4001028c
#define CYREG_TCPWM_CNT6_CC_BUFF 0x40010290
#define CYREG_TCPWM_CNT6_PERIOD 0x40010294
#define CYREG_TCPWM_CNT6_PERIOD_BUFF 0x40010298
#define CYREG_TCPWM_CNT6_TR_CTRL0 0x400102a0
#define CYREG_TCPWM_CNT6_TR_CTRL1 0x400102a4
#define CYREG_TCPWM_CNT6_TR_CTRL2 0x400102a8
#define CYREG_TCPWM_CNT6_INTR 0x400102b0
#define CYREG_TCPWM_CNT6_INTR_SET 0x400102b4
#define CYREG_TCPWM_CNT6_INTR_MASK 0x400102b8
#define CYREG_TCPWM_CNT6_INTR_MASKED 0x400102bc
#define CYDEV_TCPWM_CNT7_BASE 0x400102c0
#define CYDEV_TCPWM_CNT7_SIZE 0x00000040
#define CYREG_TCPWM_CNT7_CTRL 0x400102c0
#define CYREG_TCPWM_CNT7_STATUS 0x400102c4
#define CYREG_TCPWM_CNT7_COUNTER 0x400102c8
#define CYREG_TCPWM_CNT7_CC 0x400102cc
#define CYREG_TCPWM_CNT7_CC_BUFF 0x400102d0
#define CYREG_TCPWM_CNT7_PERIOD 0x400102d4
#define CYREG_TCPWM_CNT7_PERIOD_BUFF 0x400102d8
#define CYREG_TCPWM_CNT7_TR_CTRL0 0x400102e0
#define CYREG_TCPWM_CNT7_TR_CTRL1 0x400102e4
#define CYREG_TCPWM_CNT7_TR_CTRL2 0x400102e8
#define CYREG_TCPWM_CNT7_INTR 0x400102f0
#define CYREG_TCPWM_CNT7_INTR_SET 0x400102f4
#define CYREG_TCPWM_CNT7_INTR_MASK 0x400102f8
#define CYREG_TCPWM_CNT7_INTR_MASKED 0x400102fc
#define CYDEV_HSIOM_BASE 0x40020000
#define CYDEV_HSIOM_SIZE 0x00004000
#define CYREG_HSIOM_PORT_SEL0 0x40020000
#define CYFLD_HSIOM_IO0_SEL__OFFSET 0x00000000
#define CYFLD_HSIOM_IO0_SEL__SIZE 0x00000004
#define CYVAL_HSIOM_IO0_SEL_GPIO 0x00000000
#define CYVAL_HSIOM_IO0_SEL_GPIO_DSI 0x00000001
#define CYVAL_HSIOM_IO0_SEL_DSI_DSI 0x00000002
#define CYVAL_HSIOM_IO0_SEL_DSI_GPIO 0x00000003
#define CYVAL_HSIOM_IO0_SEL_CSD_SENSE 0x00000004
#define CYVAL_HSIOM_IO0_SEL_CSD_SHIELD 0x00000005
#define CYVAL_HSIOM_IO0_SEL_AMUXA 0x00000006
#define CYVAL_HSIOM_IO0_SEL_AMUXB 0x00000007
#define CYVAL_HSIOM_IO0_SEL_ACT_0 0x00000008
#define CYVAL_HSIOM_IO0_SEL_ACT_1 0x00000009
#define CYVAL_HSIOM_IO0_SEL_ACT_2 0x0000000a
#define CYVAL_HSIOM_IO0_SEL_ACT_3 0x0000000b
#define CYVAL_HSIOM_IO0_SEL_LCD_COM 0x0000000c
#define CYVAL_HSIOM_IO0_SEL_LCD_SEG 0x0000000d
#define CYVAL_HSIOM_IO0_SEL_DS_0 0x0000000c
#define CYVAL_HSIOM_IO0_SEL_DS_1 0x0000000d
#define CYVAL_HSIOM_IO0_SEL_DS_2 0x0000000e
#define CYVAL_HSIOM_IO0_SEL_DS_3 0x0000000f
#define CYFLD_HSIOM_IO1_SEL__OFFSET 0x00000004
#define CYFLD_HSIOM_IO1_SEL__SIZE 0x00000004
#define CYFLD_HSIOM_IO2_SEL__OFFSET 0x00000008
#define CYFLD_HSIOM_IO2_SEL__SIZE 0x00000004
#define CYFLD_HSIOM_IO3_SEL__OFFSET 0x0000000c
#define CYFLD_HSIOM_IO3_SEL__SIZE 0x00000004
#define CYFLD_HSIOM_IO4_SEL__OFFSET 0x00000010
#define CYFLD_HSIOM_IO4_SEL__SIZE 0x00000004
#define CYFLD_HSIOM_IO5_SEL__OFFSET 0x00000014
#define CYFLD_HSIOM_IO5_SEL__SIZE 0x00000004
#define CYFLD_HSIOM_IO6_SEL__OFFSET 0x00000018
#define CYFLD_HSIOM_IO6_SEL__SIZE 0x00000004
#define CYFLD_HSIOM_IO7_SEL__OFFSET 0x0000001c
#define CYFLD_HSIOM_IO7_SEL__SIZE 0x00000004
#define CYREG_HSIOM_PORT_SEL1 0x40020100
#define CYREG_HSIOM_PORT_SEL2 0x40020200
#define CYREG_HSIOM_PORT_SEL3 0x40020300
#define CYREG_HSIOM_PORT_SEL4 0x40020400
#define CYREG_HSIOM_PORT_SEL5 0x40020500
#define CYREG_HSIOM_AMUX_SPLIT_CTL0 0x40022100
#define CYFLD_HSIOM_SWITCH_AA_SL__OFFSET 0x00000000
#define CYFLD_HSIOM_SWITCH_AA_SL__SIZE 0x00000001
#define CYFLD_HSIOM_SWITCH_AA_SR__OFFSET 0x00000001
#define CYFLD_HSIOM_SWITCH_AA_SR__SIZE 0x00000001
#define CYFLD_HSIOM_SWITCH_AA_S0__OFFSET 0x00000002
#define CYFLD_HSIOM_SWITCH_AA_S0__SIZE 0x00000001
#define CYFLD_HSIOM_SWITCH_BB_SL__OFFSET 0x00000004
#define CYFLD_HSIOM_SWITCH_BB_SL__SIZE 0x00000001
#define CYFLD_HSIOM_SWITCH_BB_SR__OFFSET 0x00000005
#define CYFLD_HSIOM_SWITCH_BB_SR__SIZE 0x00000001
#define CYFLD_HSIOM_SWITCH_BB_S0__OFFSET 0x00000006
#define CYFLD_HSIOM_SWITCH_BB_S0__SIZE 0x00000001
#define CYREG_HSIOM_AMUX_SPLIT_CTL1 0x40022104
#define CYREG_HSIOM_AMUX_SPLIT_CTL2 0x40022108
#define CYREG_PWR_CONTROL 0x40030000
#define CYFLD__POWER_MODE__OFFSET 0x00000000
#define CYFLD__POWER_MODE__SIZE 0x00000004
#define CYVAL__POWER_MODE_RESET 0x00000000
#define CYVAL__POWER_MODE_ACTIVE 0x00000001
#define CYVAL__POWER_MODE_SLEEP 0x00000002
#define CYVAL__POWER_MODE_DEEP_SLEEP 0x00000003
#define CYFLD__DEBUG_SESSION__OFFSET 0x00000004
#define CYFLD__DEBUG_SESSION__SIZE 0x00000001
#define CYVAL__DEBUG_SESSION_NO_SESSION 0x00000000
#define CYVAL__DEBUG_SESSION_SESSION_ACTIVE 0x00000001
#define CYFLD__LPM_READY__OFFSET 0x00000005
#define CYFLD__LPM_READY__SIZE 0x00000001
#define CYFLD__OVER_TEMP_EN__OFFSET 0x00000010
#define CYFLD__OVER_TEMP_EN__SIZE 0x00000001
#define CYFLD__OVER_TEMP_THRESH__OFFSET 0x00000011
#define CYFLD__OVER_TEMP_THRESH__SIZE 0x00000001
#define CYFLD__SPARE__OFFSET 0x00000012
#define CYFLD__SPARE__SIZE 0x00000002
#define CYFLD__EXT_VCCD__OFFSET 0x00000017
#define CYFLD__EXT_VCCD__SIZE 0x00000001
#define CYREG_PWR_KEY_DELAY 0x40030004
#define CYFLD__WAKEUP_HOLDOFF__OFFSET 0x00000000
#define CYFLD__WAKEUP_HOLDOFF__SIZE 0x0000000a
#define CYREG_PWR_DDFT_SELECT 0x4003000c
#define CYFLD__DDFT0_SEL__OFFSET 0x00000000
#define CYFLD__DDFT0_SEL__SIZE 0x00000004
#define CYVAL__DDFT0_SEL_WAKEUP 0x00000000
#define CYVAL__DDFT0_SEL_AWAKE 0x00000001
#define CYVAL__DDFT0_SEL_ACT_POWER_EN 0x00000002
#define CYVAL__DDFT0_SEL_ACT_POWER_UP 0x00000003
#define CYVAL__DDFT0_SEL_ACT_POWER_GOOD 0x00000004
#define CYVAL__DDFT0_SEL_ACT_REF_EN 0x00000005
#define CYVAL__DDFT0_SEL_ACT_COMP_EN 0x00000006
#define CYVAL__DDFT0_SEL_DPSLP_REF_EN 0x00000007
#define CYVAL__DDFT0_SEL_DPSLP_REG_EN 0x00000008
#define CYVAL__DDFT0_SEL_DPSLP_COMP_EN 0x00000009
#define CYVAL__DDFT0_SEL_OVER_TEMP_EN 0x0000000a
#define CYVAL__DDFT0_SEL_SLEEPHOLDREQ_N 0x0000000b
#define CYVAL__DDFT0_SEL_ADFT_BUF_EN 0x0000000c
#define CYVAL__DDFT0_SEL_ATPG_OBSERVE 0x0000000d
#define CYVAL__DDFT0_SEL_GND 0x0000000e
#define CYVAL__DDFT0_SEL_PWR 0x0000000f
#define CYFLD__DDFT1_SEL__OFFSET 0x00000004
#define CYFLD__DDFT1_SEL__SIZE 0x00000004
#define CYVAL__DDFT1_SEL_WAKEUP 0x00000000
#define CYVAL__DDFT1_SEL_AWAKE 0x00000001
#define CYVAL__DDFT1_SEL_ACT_POWER_EN 0x00000002
#define CYVAL__DDFT1_SEL_ACT_POWER_UP 0x00000003
#define CYVAL__DDFT1_SEL_ACT_POWER_GOOD 0x00000004
#define CYVAL__DDFT1_SEL_ACT_REF_VALID 0x00000005
#define CYVAL__DDFT1_SEL_ACT_REG_VALID 0x00000006
#define CYVAL__DDFT1_SEL_ACT_COMP_OUT 0x00000007
#define CYVAL__DDFT1_SEL_ACT_TEMP_HIGH 0x00000008
#define CYVAL__DDFT1_SEL_DPSLP_COMP_OUT 0x00000009
#define CYVAL__DDFT1_SEL_DPSLP_POWER_UP 0x0000000a
#define CYVAL__DDFT1_SEL_AWAKE_DELAYED 0x0000000b
#define CYVAL__DDFT1_SEL_LPM_READY 0x0000000c
#define CYVAL__DDFT1_SEL_SLEEPHOLDACK_N 0x0000000d
#define CYVAL__DDFT1_SEL_GND 0x0000000e
#define CYVAL__DDFT1_SEL_PWR 0x0000000f
#define CYREG_TST_MODE 0x40030014
#define CYFLD__SWD_CONNECTED__OFFSET 0x00000002
#define CYFLD__SWD_CONNECTED__SIZE 0x00000001
#define CYFLD__BLOCK_ALT_XRES__OFFSET 0x0000001c
#define CYFLD__BLOCK_ALT_XRES__SIZE 0x00000001
#define CYFLD__TEST_KEY_DFT_EN__OFFSET 0x0000001e
#define CYFLD__TEST_KEY_DFT_EN__SIZE 0x00000001
#define CYFLD__TEST_MODE__OFFSET 0x0000001f
#define CYFLD__TEST_MODE__SIZE 0x00000001
#define CYREG_TST_DDFT_CTRL 0x40030018
#define CYFLD__DFT_SEL0__OFFSET 0x00000000
#define CYFLD__DFT_SEL0__SIZE 0x00000004
#define CYVAL__DFT_SEL0_SRC0 0x00000000
#define CYVAL__DFT_SEL0_SRC1 0x00000001
#define CYVAL__DFT_SEL0_SRC2 0x00000002
#define CYVAL__DFT_SEL0_SRC3 0x00000003
#define CYVAL__DFT_SEL0_SRC4 0x00000004
#define CYVAL__DFT_SEL0_SRC5 0x00000005
#define CYVAL__DFT_SEL0_SRC6 0x00000006
#define CYVAL__DFT_SEL0_SRC7 0x00000007
#define CYVAL__DFT_SEL0_CLK0 0x00000008
#define CYVAL__DFT_SEL0_CLK1 0x00000009
#define CYVAL__DFT_SEL0_PWR0 0x0000000a
#define CYVAL__DFT_SEL0_PWR1 0x0000000b
#define CYVAL__DFT_SEL0_RES0 0x0000000c
#define CYVAL__DFT_SEL0_RES1 0x0000000d
#define CYVAL__DFT_SEL0_ADFT_COMP 0x0000000e
#define CYVAL__DFT_SEL0_VSS 0x0000000f
#define CYFLD__DFT_SEL1__OFFSET 0x00000008
#define CYFLD__DFT_SEL1__SIZE 0x00000004
#define CYVAL__DFT_SEL1_SRC0 0x00000000
#define CYVAL__DFT_SEL1_SRC1 0x00000001
#define CYVAL__DFT_SEL1_SRC2 0x00000002
#define CYVAL__DFT_SEL1_SRC3 0x00000003
#define CYVAL__DFT_SEL1_SRC4 0x00000004
#define CYVAL__DFT_SEL1_SRC5 0x00000005
#define CYVAL__DFT_SEL1_SRC6 0x00000006
#define CYVAL__DFT_SEL1_SRC7 0x00000007
#define CYVAL__DFT_SEL1_CLK0 0x00000008
#define CYVAL__DFT_SEL1_CLK1 0x00000009
#define CYVAL__DFT_SEL1_PWR0 0x0000000a
#define CYVAL__DFT_SEL1_PWR1 0x0000000b
#define CYVAL__DFT_SEL1_RES0 0x0000000c
#define CYVAL__DFT_SEL1_RES1 0x0000000d
#define CYVAL__DFT_SEL1_ADFT_COMP 0x0000000e
#define CYVAL__DFT_SEL1_VSS 0x0000000f
#define CYFLD__ENABLE__OFFSET 0x0000001f
#define CYFLD__ENABLE__SIZE 0x00000001
#define CYREG_TST_TRIM_CNTR1 0x4003001c
#define CYFLD__COUNTER__OFFSET 0x00000000
#define CYFLD__COUNTER__SIZE 0x00000010
#define CYFLD__COUNTER_DONE__OFFSET 0x0000001f
#define CYFLD__COUNTER_DONE__SIZE 0x00000001
#define CYREG_TST_TRIM_CNTR2 0x40030020
#define CYREG_TST_ADFT_CTRL 0x40030024
#define CYFLD__BUF_AUTO_ZERO__OFFSET 0x00000000
#define CYFLD__BUF_AUTO_ZERO__SIZE 0x00000001
#define CYFLD__BUF_MODE__OFFSET 0x00000008
#define CYFLD__BUF_MODE__SIZE 0x00000002
#define CYFLD__BUF_COMP_OUT__OFFSET 0x00000010
#define CYFLD__BUF_COMP_OUT__SIZE 0x00000001
#define CYFLD__BUF_EN__OFFSET 0x0000001f
#define CYFLD__BUF_EN__SIZE 0x00000001
#define CYREG_CLK_SELECT 0x40030028
#define CYFLD__HFCLK_SEL__OFFSET 0x00000000
#define CYFLD__HFCLK_SEL__SIZE 0x00000002
#define CYVAL__HFCLK_SEL_IMO 0x00000000
#define CYVAL__HFCLK_SEL_EXTCLK 0x00000001
#define CYVAL__HFCLK_SEL_ECO 0x00000002
#define CYFLD__HFCLK_DIV__OFFSET 0x00000002
#define CYFLD__HFCLK_DIV__SIZE 0x00000002
#define CYVAL__HFCLK_DIV_NO_DIV 0x00000000
#define CYVAL__HFCLK_DIV_DIV_BY_2 0x00000001
#define CYVAL__HFCLK_DIV_DIV_BY_4 0x00000002
#define CYVAL__HFCLK_DIV_DIV_BY_8 0x00000003
#define CYFLD__PUMP_SEL__OFFSET 0x00000004
#define CYFLD__PUMP_SEL__SIZE 0x00000002
#define CYVAL__PUMP_SEL_GND 0x00000000
#define CYVAL__PUMP_SEL_IMO 0x00000001
#define CYVAL__PUMP_SEL_HFCLK 0x00000002
#define CYFLD__SYSCLK_DIV__OFFSET 0x00000006
#define CYFLD__SYSCLK_DIV__SIZE 0x00000002
#define CYVAL__SYSCLK_DIV_NO_DIV 0x00000000
#define CYVAL__SYSCLK_DIV_DIV_BY_2 0x00000001
#define CYVAL__SYSCLK_DIV_DIV_BY_4 0x00000002
#define CYVAL__SYSCLK_DIV_DIV_BY_8 0x00000003
#define CYREG_CLK_ILO_CONFIG 0x4003002c
#define CYREG_CLK_IMO_CONFIG 0x40030030
#define CYREG_CLK_DFT_SELECT 0x40030034
#define CYFLD__DFT_DIV0__OFFSET 0x00000004
#define CYFLD__DFT_DIV0__SIZE 0x00000002
#define CYVAL__DFT_DIV0_NO_DIV 0x00000000
#define CYVAL__DFT_DIV0_DIV_BY_2 0x00000001
#define CYVAL__DFT_DIV0_DIV_BY_4 0x00000002
#define CYVAL__DFT_DIV0_DIV_BY_8 0x00000003
#define CYFLD__DFT_EDGE0__OFFSET 0x00000006
#define CYFLD__DFT_EDGE0__SIZE 0x00000001
#define CYVAL__DFT_EDGE0_POSEDGE 0x00000000
#define CYVAL__DFT_EDGE0_NEGEDGE 0x00000001
#define CYFLD__DFT_DIV1__OFFSET 0x0000000c
#define CYFLD__DFT_DIV1__SIZE 0x00000002
#define CYVAL__DFT_DIV1_NO_DIV 0x00000000
#define CYVAL__DFT_DIV1_DIV_BY_2 0x00000001
#define CYVAL__DFT_DIV1_DIV_BY_4 0x00000002
#define CYVAL__DFT_DIV1_DIV_BY_8 0x00000003
#define CYFLD__DFT_EDGE1__OFFSET 0x0000000e
#define CYFLD__DFT_EDGE1__SIZE 0x00000001
#define CYVAL__DFT_EDGE1_POSEDGE 0x00000000
#define CYVAL__DFT_EDGE1_NEGEDGE 0x00000001
#define CYREG_WDT_DISABLE_KEY 0x40030038
#define CYFLD__KEY__OFFSET 0x00000000
#define CYFLD__KEY__SIZE 0x00000020
#define CYREG_WDT_COUNTER 0x4003003c
#define CYREG_WDT_MATCH 0x40030040
#define CYFLD__MATCH__OFFSET 0x00000000
#define CYFLD__MATCH__SIZE 0x00000010
#define CYFLD__IGNORE_BITS__OFFSET 0x00000010
#define CYFLD__IGNORE_BITS__SIZE 0x00000004
#define CYREG_SRSS_INTR 0x40030044
#define CYFLD__WDT_MATCH__OFFSET 0x00000000
#define CYFLD__WDT_MATCH__SIZE 0x00000001
#define CYFLD__TEMP_HIGH__OFFSET 0x00000001
#define CYFLD__TEMP_HIGH__SIZE 0x00000001
#define CYREG_SRSS_INTR_SET 0x40030048
#define CYREG_SRSS_INTR_MASK 0x4003004c
#define CYREG_RES_CAUSE 0x40030054
#define CYFLD__RESET_WDT__OFFSET 0x00000000
#define CYFLD__RESET_WDT__SIZE 0x00000001
#define CYFLD__RESET_PROT_FAULT__OFFSET 0x00000003
#define CYFLD__RESET_PROT_FAULT__SIZE 0x00000001
#define CYFLD__RESET_SOFT__OFFSET 0x00000004
#define CYFLD__RESET_SOFT__SIZE 0x00000001
#define CYREG_PWR_BG_TRIM1 0x40030f00
#define CYFLD__REF_VTRIM__OFFSET 0x00000000
#define CYFLD__REF_VTRIM__SIZE 0x00000006
#define CYREG_PWR_BG_TRIM2 0x40030f04
#define CYFLD__REF_ITRIM__OFFSET 0x00000000
#define CYFLD__REF_ITRIM__SIZE 0x00000006
#define CYREG_CLK_IMO_SELECT 0x40030f08
#define CYFLD__FREQ__OFFSET 0x00000000
#define CYFLD__FREQ__SIZE 0x00000003
#define CYVAL__FREQ_24_MHZ 0x00000000
#define CYVAL__FREQ_28_MHZ 0x00000001
#define CYVAL__FREQ_32_MHZ 0x00000002
#define CYVAL__FREQ_36_MHZ 0x00000003
#define CYVAL__FREQ_40_MHZ 0x00000004
#define CYVAL__FREQ_44_MHZ 0x00000005
#define CYVAL__FREQ_48_MHZ 0x00000006
#define CYREG_CLK_IMO_TRIM1 0x40030f0c
#define CYFLD__OFFSET__OFFSET 0x00000000
#define CYFLD__OFFSET__SIZE 0x00000008
#define CYREG_CLK_IMO_TRIM2 0x40030f10
#define CYFLD__FSOFFSET__OFFSET 0x00000000
#define CYFLD__FSOFFSET__SIZE 0x00000003
#define CYREG_PWR_PWRSYS_TRIM1 0x40030f14
#define CYFLD__DPSLP_REF_TRIM__OFFSET 0x00000000
#define CYFLD__DPSLP_REF_TRIM__SIZE 0x00000004
#define CYFLD__SPARE_TRIM__OFFSET 0x00000004
#define CYFLD__SPARE_TRIM__SIZE 0x00000004
#define CYREG_CLK_IMO_TRIM3 0x40030f18
#define CYFLD__STEPSIZE__OFFSET 0x00000000
#define CYFLD__STEPSIZE__SIZE 0x00000005
#define CYFLD__TCTRIM__OFFSET 0x00000005
#define CYFLD__TCTRIM__SIZE 0x00000002
#define CYDEV_GPIO_BASE 0x40040000
#define CYDEV_GPIO_SIZE 0x00004000
#define CYDEV_GPIO_PRT0_BASE 0x40040000
#define CYDEV_GPIO_PRT0_SIZE 0x00000100
#define CYREG_GPIO_PRT0_DR 0x40040000
#define CYFLD_GPIO_PRT_DATA0__OFFSET 0x00000000
#define CYFLD_GPIO_PRT_DATA0__SIZE 0x00000001
#define CYFLD_GPIO_PRT_DATA1__OFFSET 0x00000001
#define CYFLD_GPIO_PRT_DATA1__SIZE 0x00000001
#define CYFLD_GPIO_PRT_DATA2__OFFSET 0x00000002
#define CYFLD_GPIO_PRT_DATA2__SIZE 0x00000001
#define CYFLD_GPIO_PRT_DATA3__OFFSET 0x00000003
#define CYFLD_GPIO_PRT_DATA3__SIZE 0x00000001
#define CYFLD_GPIO_PRT_DATA4__OFFSET 0x00000004
#define CYFLD_GPIO_PRT_DATA4__SIZE 0x00000001
#define CYFLD_GPIO_PRT_DATA5__OFFSET 0x00000005
#define CYFLD_GPIO_PRT_DATA5__SIZE 0x00000001
#define CYFLD_GPIO_PRT_DATA6__OFFSET 0x00000006
#define CYFLD_GPIO_PRT_DATA6__SIZE 0x00000001
#define CYFLD_GPIO_PRT_DATA7__OFFSET 0x00000007
#define CYFLD_GPIO_PRT_DATA7__SIZE 0x00000001
#define CYREG_GPIO_PRT0_PS 0x40040004
#define CYFLD_GPIO_PRT_FLT_DATA__OFFSET 0x00000008
#define CYFLD_GPIO_PRT_FLT_DATA__SIZE 0x00000001
#define CYREG_GPIO_PRT0_PC 0x40040008
#define CYFLD_GPIO_PRT_DM0__OFFSET 0x00000000
#define CYFLD_GPIO_PRT_DM0__SIZE 0x00000003
#define CYVAL_GPIO_PRT_DM0_OFF 0x00000000
#define CYVAL_GPIO_PRT_DM0_INPUT 0x00000001
#define CYVAL_GPIO_PRT_DM0_0_PU 0x00000002
#define CYVAL_GPIO_PRT_DM0_PD_1 0x00000003
#define CYVAL_GPIO_PRT_DM0_0_Z 0x00000004
#define CYVAL_GPIO_PRT_DM0_Z_1 0x00000005
#define CYVAL_GPIO_PRT_DM0_0_1 0x00000006
#define CYVAL_GPIO_PRT_DM0_PD_PU 0x00000007
#define CYFLD_GPIO_PRT_DM1__OFFSET 0x00000003
#define CYFLD_GPIO_PRT_DM1__SIZE 0x00000003
#define CYFLD_GPIO_PRT_DM2__OFFSET 0x00000006
#define CYFLD_GPIO_PRT_DM2__SIZE 0x00000003
#define CYFLD_GPIO_PRT_DM3__OFFSET 0x00000009
#define CYFLD_GPIO_PRT_DM3__SIZE 0x00000003
#define CYFLD_GPIO_PRT_DM4__OFFSET 0x0000000c
#define CYFLD_GPIO_PRT_DM4__SIZE 0x00000003
#define CYFLD_GPIO_PRT_DM5__OFFSET 0x0000000f
#define CYFLD_GPIO_PRT_DM5__SIZE 0x00000003
#define CYFLD_GPIO_PRT_DM6__OFFSET 0x00000012
#define CYFLD_GPIO_PRT_DM6__SIZE 0x00000003
#define CYFLD_GPIO_PRT_DM7__OFFSET 0x00000015
#define CYFLD_GPIO_PRT_DM7__SIZE 0x00000003
#define CYFLD_GPIO_PRT_PORT_VTRIP_SEL__OFFSET 0x00000018
#define CYFLD_GPIO_PRT_PORT_VTRIP_SEL__SIZE 0x00000001
#define CYFLD_GPIO_PRT_PORT_SLOW__OFFSET 0x00000019
#define CYFLD_GPIO_PRT_PORT_SLOW__SIZE 0x00000001
#define CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__OFFSET 0x0000001e
#define CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__SIZE 0x00000002
#define CYREG_GPIO_PRT0_INTR_CFG 0x4004000c
#define CYFLD_GPIO_PRT_EDGE0_SEL__OFFSET 0x00000000
#define CYFLD_GPIO_PRT_EDGE0_SEL__SIZE 0x00000002
#define CYVAL_GPIO_PRT_EDGE0_SEL_DISABLE 0x00000000
#define CYVAL_GPIO_PRT_EDGE0_SEL_RISING 0x00000001
#define CYVAL_GPIO_PRT_EDGE0_SEL_FALLING 0x00000002
#define CYVAL_GPIO_PRT_EDGE0_SEL_BOTH 0x00000003
#define CYFLD_GPIO_PRT_EDGE1_SEL__OFFSET 0x00000002
#define CYFLD_GPIO_PRT_EDGE1_SEL__SIZE 0x00000002
#define CYFLD_GPIO_PRT_EDGE2_SEL__OFFSET 0x00000004
#define CYFLD_GPIO_PRT_EDGE2_SEL__SIZE 0x00000002
#define CYFLD_GPIO_PRT_EDGE3_SEL__OFFSET 0x00000006
#define CYFLD_GPIO_PRT_EDGE3_SEL__SIZE 0x00000002
#define CYFLD_GPIO_PRT_EDGE4_SEL__OFFSET 0x00000008
#define CYFLD_GPIO_PRT_EDGE4_SEL__SIZE 0x00000002
#define CYFLD_GPIO_PRT_EDGE5_SEL__OFFSET 0x0000000a
#define CYFLD_GPIO_PRT_EDGE5_SEL__SIZE 0x00000002
#define CYFLD_GPIO_PRT_EDGE6_SEL__OFFSET 0x0000000c
#define CYFLD_GPIO_PRT_EDGE6_SEL__SIZE 0x00000002
#define CYFLD_GPIO_PRT_EDGE7_SEL__OFFSET 0x0000000e
#define CYFLD_GPIO_PRT_EDGE7_SEL__SIZE 0x00000002
#define CYFLD_GPIO_PRT_FLT_EDGE_SEL__OFFSET 0x00000010
#define CYFLD_GPIO_PRT_FLT_EDGE_SEL__SIZE 0x00000002
#define CYVAL_GPIO_PRT_FLT_EDGE_SEL_DISABLE 0x00000000
#define CYVAL_GPIO_PRT_FLT_EDGE_SEL_RISING 0x00000001
#define CYVAL_GPIO_PRT_FLT_EDGE_SEL_FALLING 0x00000002
#define CYVAL_GPIO_PRT_FLT_EDGE_SEL_BOTH 0x00000003
#define CYFLD_GPIO_PRT_FLT_SEL__OFFSET 0x00000012
#define CYFLD_GPIO_PRT_FLT_SEL__SIZE 0x00000003
#define CYREG_GPIO_PRT0_INTR 0x40040010
#define CYFLD_GPIO_PRT_PS_DATA0__OFFSET 0x00000010
#define CYFLD_GPIO_PRT_PS_DATA0__SIZE 0x00000001
#define CYFLD_GPIO_PRT_PS_DATA1__OFFSET 0x00000011
#define CYFLD_GPIO_PRT_PS_DATA1__SIZE 0x00000001
#define CYFLD_GPIO_PRT_PS_DATA2__OFFSET 0x00000012
#define CYFLD_GPIO_PRT_PS_DATA2__SIZE 0x00000001
#define CYFLD_GPIO_PRT_PS_DATA3__OFFSET 0x00000013
#define CYFLD_GPIO_PRT_PS_DATA3__SIZE 0x00000001
#define CYFLD_GPIO_PRT_PS_DATA4__OFFSET 0x00000014
#define CYFLD_GPIO_PRT_PS_DATA4__SIZE 0x00000001
#define CYFLD_GPIO_PRT_PS_DATA5__OFFSET 0x00000015
#define CYFLD_GPIO_PRT_PS_DATA5__SIZE 0x00000001
#define CYFLD_GPIO_PRT_PS_DATA6__OFFSET 0x00000016
#define CYFLD_GPIO_PRT_PS_DATA6__SIZE 0x00000001
#define CYFLD_GPIO_PRT_PS_DATA7__OFFSET 0x00000017
#define CYFLD_GPIO_PRT_PS_DATA7__SIZE 0x00000001
#define CYFLD_GPIO_PRT_PS_FLT_DATA__OFFSET 0x00000018
#define CYFLD_GPIO_PRT_PS_FLT_DATA__SIZE 0x00000001
#define CYREG_GPIO_PRT0_PC2 0x40040018
#define CYFLD_GPIO_PRT_INP_DIS0__OFFSET 0x00000000
#define CYFLD_GPIO_PRT_INP_DIS0__SIZE 0x00000001
#define CYFLD_GPIO_PRT_INP_DIS1__OFFSET 0x00000001
#define CYFLD_GPIO_PRT_INP_DIS1__SIZE 0x00000001
#define CYFLD_GPIO_PRT_INP_DIS2__OFFSET 0x00000002
#define CYFLD_GPIO_PRT_INP_DIS2__SIZE 0x00000001
#define CYFLD_GPIO_PRT_INP_DIS3__OFFSET 0x00000003
#define CYFLD_GPIO_PRT_INP_DIS3__SIZE 0x00000001
#define CYFLD_GPIO_PRT_INP_DIS4__OFFSET 0x00000004
#define CYFLD_GPIO_PRT_INP_DIS4__SIZE 0x00000001
#define CYFLD_GPIO_PRT_INP_DIS5__OFFSET 0x00000005
#define CYFLD_GPIO_PRT_INP_DIS5__SIZE 0x00000001
#define CYFLD_GPIO_PRT_INP_DIS6__OFFSET 0x00000006
#define CYFLD_GPIO_PRT_INP_DIS6__SIZE 0x00000001
#define CYFLD_GPIO_PRT_INP_DIS7__OFFSET 0x00000007
#define CYFLD_GPIO_PRT_INP_DIS7__SIZE 0x00000001
#define CYREG_GPIO_PRT0_DR_SET 0x40040040
#define CYFLD_GPIO_PRT_DATA__OFFSET 0x00000000
#define CYFLD_GPIO_PRT_DATA__SIZE 0x00000008
#define CYREG_GPIO_PRT0_DR_CLR 0x40040044
#define CYREG_GPIO_PRT0_DR_INV 0x40040048
#define CYDEV_GPIO_PRT1_BASE 0x40040100
#define CYDEV_GPIO_PRT1_SIZE 0x00000100
#define CYREG_GPIO_PRT1_DR 0x40040100
#define CYREG_GPIO_PRT1_PS 0x40040104
#define CYREG_GPIO_PRT1_PC 0x40040108
#define CYREG_GPIO_PRT1_INTR_CFG 0x4004010c
#define CYREG_GPIO_PRT1_INTR 0x40040110
#define CYREG_GPIO_PRT1_PC2 0x40040118
#define CYREG_GPIO_PRT1_DR_SET 0x40040140
#define CYREG_GPIO_PRT1_DR_CLR 0x40040144
#define CYREG_GPIO_PRT1_DR_INV 0x40040148
#define CYDEV_GPIO_PRT2_BASE 0x40040200
#define CYDEV_GPIO_PRT2_SIZE 0x00000100
#define CYREG_GPIO_PRT2_DR 0x40040200
#define CYREG_GPIO_PRT2_PS 0x40040204
#define CYREG_GPIO_PRT2_PC 0x40040208
#define CYREG_GPIO_PRT2_INTR_CFG 0x4004020c
#define CYREG_GPIO_PRT2_INTR 0x40040210
#define CYREG_GPIO_PRT2_PC2 0x40040218
#define CYREG_GPIO_PRT2_DR_SET 0x40040240
#define CYREG_GPIO_PRT2_DR_CLR 0x40040244
#define CYREG_GPIO_PRT2_DR_INV 0x40040248
#define CYDEV_GPIO_PRT3_BASE 0x40040300
#define CYDEV_GPIO_PRT3_SIZE 0x00000100
#define CYREG_GPIO_PRT3_DR 0x40040300
#define CYREG_GPIO_PRT3_PS 0x40040304
#define CYREG_GPIO_PRT3_PC 0x40040308
#define CYREG_GPIO_PRT3_INTR_CFG 0x4004030c
#define CYREG_GPIO_PRT3_INTR 0x40040310
#define CYREG_GPIO_PRT3_PC2 0x40040318
#define CYREG_GPIO_PRT3_DR_SET 0x40040340
#define CYREG_GPIO_PRT3_DR_CLR 0x40040344
#define CYREG_GPIO_PRT3_DR_INV 0x40040348
#define CYDEV_GPIO_PRT4_BASE 0x40040400
#define CYDEV_GPIO_PRT4_SIZE 0x00000100
#define CYREG_GPIO_PRT4_DR 0x40040400
#define CYREG_GPIO_PRT4_PS 0x40040404
#define CYREG_GPIO_PRT4_PC 0x40040408
#define CYREG_GPIO_PRT4_INTR_CFG 0x4004040c
#define CYREG_GPIO_PRT4_INTR 0x40040410
#define CYREG_GPIO_PRT4_PC2 0x40040418
#define CYREG_GPIO_PRT4_DR_SET 0x40040440
#define CYREG_GPIO_PRT4_DR_CLR 0x40040444
#define CYREG_GPIO_PRT4_DR_INV 0x40040448
#define CYDEV_GPIO_PRT5_BASE 0x40040500
#define CYDEV_GPIO_PRT5_SIZE 0x00000100
#define CYREG_GPIO_PRT5_DR 0x40040500
#define CYREG_GPIO_PRT5_PS 0x40040504
#define CYREG_GPIO_PRT5_PC 0x40040508
#define CYREG_GPIO_PRT5_INTR_CFG 0x4004050c
#define CYREG_GPIO_PRT5_INTR 0x40040510
#define CYREG_GPIO_PRT5_PC2 0x40040518
#define CYREG_GPIO_PRT5_DR_SET 0x40040540
#define CYREG_GPIO_PRT5_DR_CLR 0x40040544
#define CYREG_GPIO_PRT5_DR_INV 0x40040548
#define CYREG_GPIO_INTR_CAUSE 0x40041000
#define CYFLD_GPIO_PORT_INT__OFFSET 0x00000000
#define CYFLD_GPIO_PORT_INT__SIZE 0x00000006
#define CYDEV_PRGIO_BASE 0x40050000
#define CYDEV_PRGIO_SIZE 0x00001000
#define CYDEV_PRGIO_PRT0_BASE 0x40050000
#define CYDEV_PRGIO_PRT0_SIZE 0x00000100
#define CYREG_PRGIO_PRT0_CTL 0x40050000
#define CYFLD_PRGIO_PRT_BYPASS__OFFSET 0x00000000
#define CYFLD_PRGIO_PRT_BYPASS__SIZE 0x00000008
#define CYFLD_PRGIO_PRT_CLOCK_SRC__OFFSET 0x00000008
#define CYFLD_PRGIO_PRT_CLOCK_SRC__SIZE 0x00000005
#define CYFLD_PRGIO_PRT_HLD_OVR__OFFSET 0x00000018
#define CYFLD_PRGIO_PRT_HLD_OVR__SIZE 0x00000001
#define CYFLD_PRGIO_PRT_PIPELINE_EN__OFFSET 0x00000019
#define CYFLD_PRGIO_PRT_PIPELINE_EN__SIZE 0x00000001
#define CYFLD_PRGIO_PRT_ENABLED__OFFSET 0x0000001f
#define CYFLD_PRGIO_PRT_ENABLED__SIZE 0x00000001
#define CYREG_PRGIO_PRT0_SYNC_CTL 0x40050010
#define CYFLD_PRGIO_PRT_IO_SYNC_EN__OFFSET 0x00000000
#define CYFLD_PRGIO_PRT_IO_SYNC_EN__SIZE 0x00000008
#define CYFLD_PRGIO_PRT_CHIP_SYNC_EN__OFFSET 0x00000008
#define CYFLD_PRGIO_PRT_CHIP_SYNC_EN__SIZE 0x00000008
#define CYREG_PRGIO_PRT0_LUT_SEL0 0x40050020
#define CYFLD_PRGIO_PRT_LUT_TR0_SEL__OFFSET 0x00000000
#define CYFLD_PRGIO_PRT_LUT_TR0_SEL__SIZE 0x00000004
#define CYFLD_PRGIO_PRT_LUT_TR1_SEL__OFFSET 0x00000008
#define CYFLD_PRGIO_PRT_LUT_TR1_SEL__SIZE 0x00000004
#define CYFLD_PRGIO_PRT_LUT_TR2_SEL__OFFSET 0x00000010
#define CYFLD_PRGIO_PRT_LUT_TR2_SEL__SIZE 0x00000004
#define CYREG_PRGIO_PRT0_LUT_SEL1 0x40050024
#define CYREG_PRGIO_PRT0_LUT_SEL2 0x40050028
#define CYREG_PRGIO_PRT0_LUT_SEL3 0x4005002c
#define CYREG_PRGIO_PRT0_LUT_SEL4 0x40050030
#define CYREG_PRGIO_PRT0_LUT_SEL5 0x40050034
#define CYREG_PRGIO_PRT0_LUT_SEL6 0x40050038
#define CYREG_PRGIO_PRT0_LUT_SEL7 0x4005003c
#define CYREG_PRGIO_PRT0_LUT_CTL0 0x40050040
#define CYFLD_PRGIO_PRT_LUT__OFFSET 0x00000000
#define CYFLD_PRGIO_PRT_LUT__SIZE 0x00000008
#define CYFLD_PRGIO_PRT_LUT_OPC__OFFSET 0x00000008
#define CYFLD_PRGIO_PRT_LUT_OPC__SIZE 0x00000002
#define CYREG_PRGIO_PRT0_LUT_CTL1 0x40050044
#define CYREG_PRGIO_PRT0_LUT_CTL2 0x40050048
#define CYREG_PRGIO_PRT0_LUT_CTL3 0x4005004c
#define CYREG_PRGIO_PRT0_LUT_CTL4 0x40050050
#define CYREG_PRGIO_PRT0_LUT_CTL5 0x40050054
#define CYREG_PRGIO_PRT0_LUT_CTL6 0x40050058
#define CYREG_PRGIO_PRT0_LUT_CTL7 0x4005005c
#define CYREG_PRGIO_PRT0_DU_SEL 0x400500c0
#define CYFLD_PRGIO_PRT_DU_TR0_SEL__OFFSET 0x00000000
#define CYFLD_PRGIO_PRT_DU_TR0_SEL__SIZE 0x00000004
#define CYFLD_PRGIO_PRT_DU_TR1_SEL__OFFSET 0x00000008
#define CYFLD_PRGIO_PRT_DU_TR1_SEL__SIZE 0x00000004
#define CYFLD_PRGIO_PRT_DU_TR2_SEL__OFFSET 0x00000010
#define CYFLD_PRGIO_PRT_DU_TR2_SEL__SIZE 0x00000004
#define CYFLD_PRGIO_PRT_DU_DATA0_SEL__OFFSET 0x00000018
#define CYFLD_PRGIO_PRT_DU_DATA0_SEL__SIZE 0x00000002
#define CYFLD_PRGIO_PRT_DU_DATA1_SEL__OFFSET 0x0000001c
#define CYFLD_PRGIO_PRT_DU_DATA1_SEL__SIZE 0x00000002
#define CYREG_PRGIO_PRT0_DU_CTL 0x400500c4
#define CYFLD_PRGIO_PRT_DU_SIZE__OFFSET 0x00000000
#define CYFLD_PRGIO_PRT_DU_SIZE__SIZE 0x00000003
#define CYFLD_PRGIO_PRT_DU_OPC__OFFSET 0x00000008
#define CYFLD_PRGIO_PRT_DU_OPC__SIZE 0x00000004
#define CYREG_PRGIO_PRT0_DATA 0x400500f0
#define CYFLD_PRGIO_PRT_DATA__OFFSET 0x00000000
#define CYFLD_PRGIO_PRT_DATA__SIZE 0x00000008
#define CYDEV_WCO_BASE 0x40060000
#define CYDEV_WCO_SIZE 0x00010000
#define CYREG_WCO_CONFIG 0x40060000
#define CYFLD_WCO_LPM_EN__OFFSET 0x00000000
#define CYFLD_WCO_LPM_EN__SIZE 0x00000001
#define CYFLD_WCO_LPM_AUTO__OFFSET 0x00000001
#define CYFLD_WCO_LPM_AUTO__SIZE 0x00000001
#define CYFLD_WCO_EXT_INPUT_EN__OFFSET 0x00000002
#define CYFLD_WCO_EXT_INPUT_EN__SIZE 0x00000001
#define CYFLD_WCO_ENBUS__OFFSET 0x00000010
#define CYFLD_WCO_ENBUS__SIZE 0x00000008
#define CYFLD_WCO_DPLL_ENABLE__OFFSET 0x0000001e
#define CYFLD_WCO_DPLL_ENABLE__SIZE 0x00000001
#define CYFLD_WCO_IP_ENABLE__OFFSET 0x0000001f
#define CYFLD_WCO_IP_ENABLE__SIZE 0x00000001
#define CYREG_WCO_STATUS 0x40060004
#define CYFLD_WCO_OUT_BLNK_A__OFFSET 0x00000000
#define CYFLD_WCO_OUT_BLNK_A__SIZE 0x00000001
#define CYREG_WCO_DPLL 0x40060008
#define CYFLD_WCO_DPLL_MULT__OFFSET 0x00000000
#define CYFLD_WCO_DPLL_MULT__SIZE 0x0000000b
#define CYFLD_WCO_DPLL_LF_IGAIN__OFFSET 0x00000010
#define CYFLD_WCO_DPLL_LF_IGAIN__SIZE 0x00000003
#define CYFLD_WCO_DPLL_LF_PGAIN__OFFSET 0x00000013
#define CYFLD_WCO_DPLL_LF_PGAIN__SIZE 0x00000003
#define CYFLD_WCO_DPLL_LF_LIMIT__OFFSET 0x00000016
#define CYFLD_WCO_DPLL_LF_LIMIT__SIZE 0x00000008
#define CYREG_WCO_WDT_CTRLOW 0x40060200
#define CYFLD_WCO_WDT_CTR0__OFFSET 0x00000000
#define CYFLD_WCO_WDT_CTR0__SIZE 0x00000010
#define CYFLD_WCO_WDT_CTR1__OFFSET 0x00000010
#define CYFLD_WCO_WDT_CTR1__SIZE 0x00000010
#define CYREG_WCO_WDT_CTRHIGH 0x40060204
#define CYFLD_WCO_WDT_CTR2__OFFSET 0x00000000
#define CYFLD_WCO_WDT_CTR2__SIZE 0x00000020
#define CYREG_WCO_WDT_MATCH 0x40060208
#define CYFLD_WCO_WDT_MATCH0__OFFSET 0x00000000
#define CYFLD_WCO_WDT_MATCH0__SIZE 0x00000010
#define CYFLD_WCO_WDT_MATCH1__OFFSET 0x00000010
#define CYFLD_WCO_WDT_MATCH1__SIZE 0x00000010
#define CYREG_WCO_WDT_CONFIG 0x4006020c
#define CYFLD_WCO_WDT_MODE0__OFFSET 0x00000000
#define CYFLD_WCO_WDT_MODE0__SIZE 0x00000002
#define CYVAL_WCO_WDT_MODE0_NOTHING 0x00000000
#define CYVAL_WCO_WDT_MODE0_INT 0x00000001
#define CYVAL_WCO_WDT_MODE0_RESET 0x00000002
#define CYVAL_WCO_WDT_MODE0_INT_THEN_RESET 0x00000003
#define CYFLD_WCO_WDT_CLEAR0__OFFSET 0x00000002
#define CYFLD_WCO_WDT_CLEAR0__SIZE 0x00000001
#define CYFLD_WCO_WDT_CASCADE0_1__OFFSET 0x00000003
#define CYFLD_WCO_WDT_CASCADE0_1__SIZE 0x00000001
#define CYFLD_WCO_WDT_MODE1__OFFSET 0x00000008
#define CYFLD_WCO_WDT_MODE1__SIZE 0x00000002
#define CYVAL_WCO_WDT_MODE1_NOTHING 0x00000000
#define CYVAL_WCO_WDT_MODE1_INT 0x00000001
#define CYVAL_WCO_WDT_MODE1_RESET 0x00000002
#define CYVAL_WCO_WDT_MODE1_INT_THEN_RESET 0x00000003
#define CYFLD_WCO_WDT_CLEAR1__OFFSET 0x0000000a
#define CYFLD_WCO_WDT_CLEAR1__SIZE 0x00000001
#define CYFLD_WCO_WDT_CASCADE1_2__OFFSET 0x0000000b
#define CYFLD_WCO_WDT_CASCADE1_2__SIZE 0x00000001
#define CYFLD_WCO_WDT_MODE2__OFFSET 0x00000010
#define CYFLD_WCO_WDT_MODE2__SIZE 0x00000001
#define CYVAL_WCO_WDT_MODE2_NOTHING 0x00000000
#define CYVAL_WCO_WDT_MODE2_INT 0x00000001
#define CYFLD_WCO_WDT_BITS2__OFFSET 0x00000018
#define CYFLD_WCO_WDT_BITS2__SIZE 0x00000005
#define CYFLD_WCO_LFCLK_SEL__OFFSET 0x0000001e
#define CYFLD_WCO_LFCLK_SEL__SIZE 0x00000002
#define CYREG_WCO_WDT_CONTROL 0x40060210
#define CYFLD_WCO_WDT_ENABLE0__OFFSET 0x00000000
#define CYFLD_WCO_WDT_ENABLE0__SIZE 0x00000001
#define CYFLD_WCO_WDT_ENABLED0__OFFSET 0x00000001
#define CYFLD_WCO_WDT_ENABLED0__SIZE 0x00000001
#define CYFLD_WCO_WDT_INT0__OFFSET 0x00000002
#define CYFLD_WCO_WDT_INT0__SIZE 0x00000001
#define CYFLD_WCO_WDT_RESET0__OFFSET 0x00000003
#define CYFLD_WCO_WDT_RESET0__SIZE 0x00000001
#define CYFLD_WCO_WDT_ENABLE1__OFFSET 0x00000008
#define CYFLD_WCO_WDT_ENABLE1__SIZE 0x00000001
#define CYFLD_WCO_WDT_ENABLED1__OFFSET 0x00000009
#define CYFLD_WCO_WDT_ENABLED1__SIZE 0x00000001
#define CYFLD_WCO_WDT_INT1__OFFSET 0x0000000a
#define CYFLD_WCO_WDT_INT1__SIZE 0x00000001
#define CYFLD_WCO_WDT_RESET1__OFFSET 0x0000000b
#define CYFLD_WCO_WDT_RESET1__SIZE 0x00000001
#define CYFLD_WCO_WDT_ENABLE2__OFFSET 0x00000010
#define CYFLD_WCO_WDT_ENABLE2__SIZE 0x00000001
#define CYFLD_WCO_WDT_ENABLED2__OFFSET 0x00000011
#define CYFLD_WCO_WDT_ENABLED2__SIZE 0x00000001
#define CYFLD_WCO_WDT_INT2__OFFSET 0x00000012
#define CYFLD_WCO_WDT_INT2__SIZE 0x00000001
#define CYFLD_WCO_WDT_RESET2__OFFSET 0x00000013
#define CYFLD_WCO_WDT_RESET2__SIZE 0x00000001
#define CYREG_WCO_WDT_CLKEN 0x40060214
#define CYFLD_WCO_CLK_WCO_EN_FOR_WDT__OFFSET 0x00000000
#define CYFLD_WCO_CLK_WCO_EN_FOR_WDT__SIZE 0x00000001
#define CYFLD_WCO_CLK_ILO_EN_FOR_WDT__OFFSET 0x00000001
#define CYFLD_WCO_CLK_ILO_EN_FOR_WDT__SIZE 0x00000001
#define CYREG_WCO_TRIM 0x40060f00
#define CYFLD_WCO_XGM__OFFSET 0x00000000
#define CYFLD_WCO_XGM__SIZE 0x00000003
#define CYFLD_WCO_LPM_GM__OFFSET 0x00000004
#define CYFLD_WCO_LPM_GM__SIZE 0x00000002
#define CYDEV_SCB0_BASE 0x40070000
#define CYDEV_SCB0_SIZE 0x00010000
#define CYREG_SCB0_CTRL 0x40070000
#define CYFLD_SCB_OVS__OFFSET 0x00000000
#define CYFLD_SCB_OVS__SIZE 0x00000004
#define CYFLD_SCB_EC_AM_MODE__OFFSET 0x00000008
#define CYFLD_SCB_EC_AM_MODE__SIZE 0x00000001
#define CYFLD_SCB_EC_OP_MODE__OFFSET 0x00000009
#define CYFLD_SCB_EC_OP_MODE__SIZE 0x00000001
#define CYFLD_SCB_EZ_MODE__OFFSET 0x0000000a
#define CYFLD_SCB_EZ_MODE__SIZE 0x00000001
#define CYFLD_SCB_BYTE_MODE__OFFSET 0x0000000b
#define CYFLD_SCB_BYTE_MODE__SIZE 0x00000001
#define CYFLD_SCB_ADDR_ACCEPT__OFFSET 0x00000010
#define CYFLD_SCB_ADDR_ACCEPT__SIZE 0x00000001
#define CYFLD_SCB_BLOCK__OFFSET 0x00000011
#define CYFLD_SCB_BLOCK__SIZE 0x00000001
#define CYFLD_SCB_MODE__OFFSET 0x00000018
#define CYFLD_SCB_MODE__SIZE 0x00000002
#define CYVAL_SCB_MODE_I2C 0x00000000
#define CYVAL_SCB_MODE_SPI 0x00000001
#define CYVAL_SCB_MODE_UART 0x00000002
#define CYFLD_SCB_ENABLED__OFFSET 0x0000001f
#define CYFLD_SCB_ENABLED__SIZE 0x00000001
#define CYREG_SCB0_STATUS 0x40070004
#define CYFLD_SCB_EC_BUSY__OFFSET 0x00000000
#define CYFLD_SCB_EC_BUSY__SIZE 0x00000001
#define CYREG_SCB0_SPI_CTRL 0x40070020
#define CYFLD_SCB_CONTINUOUS__OFFSET 0x00000000
#define CYFLD_SCB_CONTINUOUS__SIZE 0x00000001
#define CYFLD_SCB_SELECT_PRECEDE__OFFSET 0x00000001
#define CYFLD_SCB_SELECT_PRECEDE__SIZE 0x00000001
#define CYFLD_SCB_CPHA__OFFSET 0x00000002
#define CYFLD_SCB_CPHA__SIZE 0x00000001
#define CYFLD_SCB_CPOL__OFFSET 0x00000003
#define CYFLD_SCB_CPOL__SIZE 0x00000001
#define CYFLD_SCB_LATE_MISO_SAMPLE__OFFSET 0x00000004
#define CYFLD_SCB_LATE_MISO_SAMPLE__SIZE 0x00000001
#define CYFLD_SCB_SCLK_CONTINUOUS__OFFSET 0x00000005
#define CYFLD_SCB_SCLK_CONTINUOUS__SIZE 0x00000001
#define CYFLD_SCB_SSEL_POLARITY0__OFFSET 0x00000008
#define CYFLD_SCB_SSEL_POLARITY0__SIZE 0x00000001
#define CYFLD_SCB_SSEL_POLARITY1__OFFSET 0x00000009
#define CYFLD_SCB_SSEL_POLARITY1__SIZE 0x00000001
#define CYFLD_SCB_SSEL_POLARITY2__OFFSET 0x0000000a
#define CYFLD_SCB_SSEL_POLARITY2__SIZE 0x00000001
#define CYFLD_SCB_SSEL_POLARITY3__OFFSET 0x0000000b
#define CYFLD_SCB_SSEL_POLARITY3__SIZE 0x00000001
#define CYFLD_SCB_LOOPBACK__OFFSET 0x00000010
#define CYFLD_SCB_LOOPBACK__SIZE 0x00000001
#define CYFLD_SCB_SLAVE_SELECT__OFFSET 0x0000001a
#define CYFLD_SCB_SLAVE_SELECT__SIZE 0x00000002
#define CYFLD_SCB_MASTER_MODE__OFFSET 0x0000001f
#define CYFLD_SCB_MASTER_MODE__SIZE 0x00000001
#define CYREG_SCB0_SPI_STATUS 0x40070024
#define CYFLD_SCB_BUS_BUSY__OFFSET 0x00000000
#define CYFLD_SCB_BUS_BUSY__SIZE 0x00000001
#define CYFLD_SCB_SPI_EC_BUSY__OFFSET 0x00000001
#define CYFLD_SCB_SPI_EC_BUSY__SIZE 0x00000001
#define CYFLD_SCB_CURR_EZ_ADDR__OFFSET 0x00000008
#define CYFLD_SCB_CURR_EZ_ADDR__SIZE 0x00000008
#define CYFLD_SCB_BASE_EZ_ADDR__OFFSET 0x00000010
#define CYFLD_SCB_BASE_EZ_ADDR__SIZE 0x00000008
#define CYREG_SCB0_UART_CTRL 0x40070040
#define CYREG_SCB0_UART_TX_CTRL 0x40070044
#define CYFLD_SCB_STOP_BITS__OFFSET 0x00000000
#define CYFLD_SCB_STOP_BITS__SIZE 0x00000003
#define CYFLD_SCB_PARITY__OFFSET 0x00000004
#define CYFLD_SCB_PARITY__SIZE 0x00000001
#define CYFLD_SCB_PARITY_ENABLED__OFFSET 0x00000005
#define CYFLD_SCB_PARITY_ENABLED__SIZE 0x00000001
#define CYFLD_SCB_RETRY_ON_NACK__OFFSET 0x00000008
#define CYFLD_SCB_RETRY_ON_NACK__SIZE 0x00000001
#define CYREG_SCB0_UART_RX_CTRL 0x40070048
#define CYFLD_SCB_POLARITY__OFFSET 0x00000006
#define CYFLD_SCB_POLARITY__SIZE 0x00000001
#define CYFLD_SCB_DROP_ON_PARITY_ERROR__OFFSET 0x00000008
#define CYFLD_SCB_DROP_ON_PARITY_ERROR__SIZE 0x00000001
#define CYFLD_SCB_DROP_ON_FRAME_ERROR__OFFSET 0x00000009
#define CYFLD_SCB_DROP_ON_FRAME_ERROR__SIZE 0x00000001
#define CYFLD_SCB_MP_MODE__OFFSET 0x0000000a
#define CYFLD_SCB_MP_MODE__SIZE 0x00000001
#define CYFLD_SCB_LIN_MODE__OFFSET 0x0000000c
#define CYFLD_SCB_LIN_MODE__SIZE 0x00000001
#define CYFLD_SCB_SKIP_START__OFFSET 0x0000000d
#define CYFLD_SCB_SKIP_START__SIZE 0x00000001
#define CYFLD_SCB_BREAK_WIDTH__OFFSET 0x00000010
#define CYFLD_SCB_BREAK_WIDTH__SIZE 0x00000004
#define CYREG_SCB0_UART_RX_STATUS 0x4007004c
#define CYFLD_SCB_BR_COUNTER__OFFSET 0x00000000
#define CYFLD_SCB_BR_COUNTER__SIZE 0x0000000c
#define CYREG_SCB0_UART_FLOW_CTRL 0x40070050
#define CYFLD_SCB_TRIGGER_LEVEL__OFFSET 0x00000000
#define CYFLD_SCB_TRIGGER_LEVEL__SIZE 0x00000004
#define CYFLD_SCB_RTS_POLARITY__OFFSET 0x00000010
#define CYFLD_SCB_RTS_POLARITY__SIZE 0x00000001
#define CYFLD_SCB_CTS_POLARITY__OFFSET 0x00000018
#define CYFLD_SCB_CTS_POLARITY__SIZE 0x00000001
#define CYFLD_SCB_CTS_ENABLED__OFFSET 0x00000019
#define CYFLD_SCB_CTS_ENABLED__SIZE 0x00000001
#define CYREG_SCB0_I2C_CTRL 0x40070060
#define CYFLD_SCB_HIGH_PHASE_OVS__OFFSET 0x00000000
#define CYFLD_SCB_HIGH_PHASE_OVS__SIZE 0x00000004
#define CYFLD_SCB_LOW_PHASE_OVS__OFFSET 0x00000004
#define CYFLD_SCB_LOW_PHASE_OVS__SIZE 0x00000004
#define CYFLD_SCB_M_READY_DATA_ACK__OFFSET 0x00000008
#define CYFLD_SCB_M_READY_DATA_ACK__SIZE 0x00000001
#define CYFLD_SCB_M_NOT_READY_DATA_NACK__OFFSET 0x00000009
#define CYFLD_SCB_M_NOT_READY_DATA_NACK__SIZE 0x00000001
#define CYFLD_SCB_S_GENERAL_IGNORE__OFFSET 0x0000000b
#define CYFLD_SCB_S_GENERAL_IGNORE__SIZE 0x00000001
#define CYFLD_SCB_S_READY_ADDR_ACK__OFFSET 0x0000000c
#define CYFLD_SCB_S_READY_ADDR_ACK__SIZE 0x00000001
#define CYFLD_SCB_S_READY_DATA_ACK__OFFSET 0x0000000d
#define CYFLD_SCB_S_READY_DATA_ACK__SIZE 0x00000001
#define CYFLD_SCB_S_NOT_READY_ADDR_NACK__OFFSET 0x0000000e
#define CYFLD_SCB_S_NOT_READY_ADDR_NACK__SIZE 0x00000001
#define CYFLD_SCB_S_NOT_READY_DATA_NACK__OFFSET 0x0000000f
#define CYFLD_SCB_S_NOT_READY_DATA_NACK__SIZE 0x00000001
#define CYFLD_SCB_SLAVE_MODE__OFFSET 0x0000001e
#define CYFLD_SCB_SLAVE_MODE__SIZE 0x00000001
#define CYREG_SCB0_I2C_STATUS 0x40070064
#define CYFLD_SCB_I2C_EC_BUSY__OFFSET 0x00000001
#define CYFLD_SCB_I2C_EC_BUSY__SIZE 0x00000001
#define CYFLD_SCB_S_READ__OFFSET 0x00000004
#define CYFLD_SCB_S_READ__SIZE 0x00000001
#define CYFLD_SCB_M_READ__OFFSET 0x00000005
#define CYFLD_SCB_M_READ__SIZE 0x00000001
#define CYREG_SCB0_I2C_M_CMD 0x40070068
#define CYFLD_SCB_M_START__OFFSET 0x00000000
#define CYFLD_SCB_M_START__SIZE 0x00000001
#define CYFLD_SCB_M_START_ON_IDLE__OFFSET 0x00000001
#define CYFLD_SCB_M_START_ON_IDLE__SIZE 0x00000001
#define CYFLD_SCB_M_ACK__OFFSET 0x00000002
#define CYFLD_SCB_M_ACK__SIZE 0x00000001
#define CYFLD_SCB_M_NACK__OFFSET 0x00000003
#define CYFLD_SCB_M_NACK__SIZE 0x00000001
#define CYFLD_SCB_M_STOP__OFFSET 0x00000004
#define CYFLD_SCB_M_STOP__SIZE 0x00000001
#define CYREG_SCB0_I2C_S_CMD 0x4007006c
#define CYFLD_SCB_S_ACK__OFFSET 0x00000000
#define CYFLD_SCB_S_ACK__SIZE 0x00000001
#define CYFLD_SCB_S_NACK__OFFSET 0x00000001
#define CYFLD_SCB_S_NACK__SIZE 0x00000001
#define CYREG_SCB0_I2C_CFG 0x40070070
#define CYFLD_SCB_SDA_IN_FILT_TRIM__OFFSET 0x00000000
#define CYFLD_SCB_SDA_IN_FILT_TRIM__SIZE 0x00000002
#define CYFLD_SCB_SDA_IN_FILT_SEL__OFFSET 0x00000004
#define CYFLD_SCB_SDA_IN_FILT_SEL__SIZE 0x00000001
#define CYFLD_SCB_SCL_IN_FILT_TRIM__OFFSET 0x00000008
#define CYFLD_SCB_SCL_IN_FILT_TRIM__SIZE 0x00000002
#define CYFLD_SCB_SCL_IN_FILT_SEL__OFFSET 0x0000000c
#define CYFLD_SCB_SCL_IN_FILT_SEL__SIZE 0x00000001
#define CYFLD_SCB_SDA_OUT_FILT0_TRIM__OFFSET 0x00000010
#define CYFLD_SCB_SDA_OUT_FILT0_TRIM__SIZE 0x00000002
#define CYFLD_SCB_SDA_OUT_FILT1_TRIM__OFFSET 0x00000012
#define CYFLD_SCB_SDA_OUT_FILT1_TRIM__SIZE 0x00000002
#define CYFLD_SCB_SDA_OUT_FILT2_TRIM__OFFSET 0x00000014
#define CYFLD_SCB_SDA_OUT_FILT2_TRIM__SIZE 0x00000002
#define CYFLD_SCB_SDA_OUT_FILT_SEL__OFFSET 0x0000001c
#define CYFLD_SCB_SDA_OUT_FILT_SEL__SIZE 0x00000002
#define CYREG_SCB0_TX_CTRL 0x40070200
#define CYFLD_SCB_DATA_WIDTH__OFFSET 0x00000000
#define CYFLD_SCB_DATA_WIDTH__SIZE 0x00000004
#define CYFLD_SCB_MSB_FIRST__OFFSET 0x00000008
#define CYFLD_SCB_MSB_FIRST__SIZE 0x00000001
#define CYREG_SCB0_TX_FIFO_CTRL 0x40070204
#define CYFLD_SCB_CLEAR__OFFSET 0x00000010
#define CYFLD_SCB_CLEAR__SIZE 0x00000001
#define CYFLD_SCB_FREEZE__OFFSET 0x00000011
#define CYFLD_SCB_FREEZE__SIZE 0x00000001
#define CYREG_SCB0_TX_FIFO_STATUS 0x40070208
#define CYFLD_SCB_USED__OFFSET 0x00000000
#define CYFLD_SCB_USED__SIZE 0x00000005
#define CYFLD_SCB_SR_VALID__OFFSET 0x0000000f
#define CYFLD_SCB_SR_VALID__SIZE 0x00000001
#define CYFLD_SCB_RD_PTR__OFFSET 0x00000010
#define CYFLD_SCB_RD_PTR__SIZE 0x00000004
#define CYFLD_SCB_WR_PTR__OFFSET 0x00000018
#define CYFLD_SCB_WR_PTR__SIZE 0x00000004
#define CYREG_SCB0_TX_FIFO_WR 0x40070240
#define CYFLD_SCB_DATA__OFFSET 0x00000000
#define CYFLD_SCB_DATA__SIZE 0x00000010
#define CYREG_SCB0_RX_CTRL 0x40070300
#define CYFLD_SCB_MEDIAN__OFFSET 0x00000009
#define CYFLD_SCB_MEDIAN__SIZE 0x00000001
#define CYREG_SCB0_RX_FIFO_CTRL 0x40070304
#define CYREG_SCB0_RX_FIFO_STATUS 0x40070308
#define CYREG_SCB0_RX_MATCH 0x40070310
#define CYFLD_SCB_ADDR__OFFSET 0x00000000
#define CYFLD_SCB_ADDR__SIZE 0x00000008
#define CYFLD_SCB_MASK__OFFSET 0x00000010
#define CYFLD_SCB_MASK__SIZE 0x00000008
#define CYREG_SCB0_RX_FIFO_RD 0x40070340
#define CYREG_SCB0_RX_FIFO_RD_SILENT 0x40070344
#define CYREG_SCB0_EZ_DATA0 0x40070400
#define CYFLD_SCB_EZ_DATA__OFFSET 0x00000000
#define CYFLD_SCB_EZ_DATA__SIZE 0x00000008
#define CYREG_SCB0_EZ_DATA1 0x40070404
#define CYREG_SCB0_EZ_DATA2 0x40070408
#define CYREG_SCB0_EZ_DATA3 0x4007040c
#define CYREG_SCB0_EZ_DATA4 0x40070410
#define CYREG_SCB0_EZ_DATA5 0x40070414
#define CYREG_SCB0_EZ_DATA6 0x40070418
#define CYREG_SCB0_EZ_DATA7 0x4007041c
#define CYREG_SCB0_EZ_DATA8 0x40070420
#define CYREG_SCB0_EZ_DATA9 0x40070424
#define CYREG_SCB0_EZ_DATA10 0x40070428
#define CYREG_SCB0_EZ_DATA11 0x4007042c
#define CYREG_SCB0_EZ_DATA12 0x40070430
#define CYREG_SCB0_EZ_DATA13 0x40070434
#define CYREG_SCB0_EZ_DATA14 0x40070438
#define CYREG_SCB0_EZ_DATA15 0x4007043c
#define CYREG_SCB0_EZ_DATA16 0x40070440
#define CYREG_SCB0_EZ_DATA17 0x40070444
#define CYREG_SCB0_EZ_DATA18 0x40070448
#define CYREG_SCB0_EZ_DATA19 0x4007044c
#define CYREG_SCB0_EZ_DATA20 0x40070450
#define CYREG_SCB0_EZ_DATA21 0x40070454
#define CYREG_SCB0_EZ_DATA22 0x40070458
#define CYREG_SCB0_EZ_DATA23 0x4007045c
#define CYREG_SCB0_EZ_DATA24 0x40070460
#define CYREG_SCB0_EZ_DATA25 0x40070464
#define CYREG_SCB0_EZ_DATA26 0x40070468
#define CYREG_SCB0_EZ_DATA27 0x4007046c
#define CYREG_SCB0_EZ_DATA28 0x40070470
#define CYREG_SCB0_EZ_DATA29 0x40070474
#define CYREG_SCB0_EZ_DATA30 0x40070478
#define CYREG_SCB0_EZ_DATA31 0x4007047c
#define CYREG_SCB0_INTR_CAUSE 0x40070e00
#define CYFLD_SCB_M__OFFSET 0x00000000
#define CYFLD_SCB_M__SIZE 0x00000001
#define CYFLD_SCB_S__OFFSET 0x00000001
#define CYFLD_SCB_S__SIZE 0x00000001
#define CYFLD_SCB_TX__OFFSET 0x00000002
#define CYFLD_SCB_TX__SIZE 0x00000001
#define CYFLD_SCB_RX__OFFSET 0x00000003
#define CYFLD_SCB_RX__SIZE 0x00000001
#define CYFLD_SCB_I2C_EC__OFFSET 0x00000004
#define CYFLD_SCB_I2C_EC__SIZE 0x00000001
#define CYFLD_SCB_SPI_EC__OFFSET 0x00000005
#define CYFLD_SCB_SPI_EC__SIZE 0x00000001
#define CYREG_SCB0_INTR_I2C_EC 0x40070e80
#define CYFLD_SCB_WAKE_UP__OFFSET 0x00000000
#define CYFLD_SCB_WAKE_UP__SIZE 0x00000001
#define CYFLD_SCB_EZ_STOP__OFFSET 0x00000001
#define CYFLD_SCB_EZ_STOP__SIZE 0x00000001
#define CYFLD_SCB_EZ_WRITE_STOP__OFFSET 0x00000002
#define CYFLD_SCB_EZ_WRITE_STOP__SIZE 0x00000001
#define CYFLD_SCB_EZ_READ_STOP__OFFSET 0x00000003
#define CYFLD_SCB_EZ_READ_STOP__SIZE 0x00000001
#define CYREG_SCB0_INTR_I2C_EC_MASK 0x40070e88
#define CYREG_SCB0_INTR_I2C_EC_MASKED 0x40070e8c
#define CYREG_SCB0_INTR_SPI_EC 0x40070ec0
#define CYREG_SCB0_INTR_SPI_EC_MASK 0x40070ec8
#define CYREG_SCB0_INTR_SPI_EC_MASKED 0x40070ecc
#define CYREG_SCB0_INTR_M 0x40070f00
#define CYFLD_SCB_I2C_ARB_LOST__OFFSET 0x00000000
#define CYFLD_SCB_I2C_ARB_LOST__SIZE 0x00000001
#define CYFLD_SCB_I2C_NACK__OFFSET 0x00000001
#define CYFLD_SCB_I2C_NACK__SIZE 0x00000001
#define CYFLD_SCB_I2C_ACK__OFFSET 0x00000002
#define CYFLD_SCB_I2C_ACK__SIZE 0x00000001
#define CYFLD_SCB_I2C_STOP__OFFSET 0x00000004
#define CYFLD_SCB_I2C_STOP__SIZE 0x00000001
#define CYFLD_SCB_I2C_BUS_ERROR__OFFSET 0x00000008
#define CYFLD_SCB_I2C_BUS_ERROR__SIZE 0x00000001
#define CYFLD_SCB_SPI_DONE__OFFSET 0x00000009
#define CYFLD_SCB_SPI_DONE__SIZE 0x00000001
#define CYREG_SCB0_INTR_M_SET 0x40070f04
#define CYREG_SCB0_INTR_M_MASK 0x40070f08
#define CYREG_SCB0_INTR_M_MASKED 0x40070f0c
#define CYREG_SCB0_INTR_S 0x40070f40
#define CYFLD_SCB_I2C_WRITE_STOP__OFFSET 0x00000003
#define CYFLD_SCB_I2C_WRITE_STOP__SIZE 0x00000001
#define CYFLD_SCB_I2C_START__OFFSET 0x00000005
#define CYFLD_SCB_I2C_START__SIZE 0x00000001
#define CYFLD_SCB_I2C_ADDR_MATCH__OFFSET 0x00000006
#define CYFLD_SCB_I2C_ADDR_MATCH__SIZE 0x00000001
#define CYFLD_SCB_I2C_GENERAL__OFFSET 0x00000007
#define CYFLD_SCB_I2C_GENERAL__SIZE 0x00000001
#define CYFLD_SCB_SPI_EZ_WRITE_STOP__OFFSET 0x00000009
#define CYFLD_SCB_SPI_EZ_WRITE_STOP__SIZE 0x00000001
#define CYFLD_SCB_SPI_EZ_STOP__OFFSET 0x0000000a
#define CYFLD_SCB_SPI_EZ_STOP__SIZE 0x00000001
#define CYFLD_SCB_SPI_BUS_ERROR__OFFSET 0x0000000b
#define CYFLD_SCB_SPI_BUS_ERROR__SIZE 0x00000001
#define CYREG_SCB0_INTR_S_SET 0x40070f44
#define CYREG_SCB0_INTR_S_MASK 0x40070f48
#define CYREG_SCB0_INTR_S_MASKED 0x40070f4c
#define CYREG_SCB0_INTR_TX 0x40070f80
#define CYFLD_SCB_TRIGGER__OFFSET 0x00000000
#define CYFLD_SCB_TRIGGER__SIZE 0x00000001
#define CYFLD_SCB_NOT_FULL__OFFSET 0x00000001
#define CYFLD_SCB_NOT_FULL__SIZE 0x00000001
#define CYFLD_SCB_EMPTY__OFFSET 0x00000004
#define CYFLD_SCB_EMPTY__SIZE 0x00000001
#define CYFLD_SCB_OVERFLOW__OFFSET 0x00000005
#define CYFLD_SCB_OVERFLOW__SIZE 0x00000001
#define CYFLD_SCB_UNDERFLOW__OFFSET 0x00000006
#define CYFLD_SCB_UNDERFLOW__SIZE 0x00000001
#define CYFLD_SCB_BLOCKED__OFFSET 0x00000007
#define CYFLD_SCB_BLOCKED__SIZE 0x00000001
#define CYFLD_SCB_UART_NACK__OFFSET 0x00000008
#define CYFLD_SCB_UART_NACK__SIZE 0x00000001
#define CYFLD_SCB_UART_DONE__OFFSET 0x00000009
#define CYFLD_SCB_UART_DONE__SIZE 0x00000001
#define CYFLD_SCB_UART_ARB_LOST__OFFSET 0x0000000a
#define CYFLD_SCB_UART_ARB_LOST__SIZE 0x00000001
#define CYREG_SCB0_INTR_TX_SET 0x40070f84
#define CYREG_SCB0_INTR_TX_MASK 0x40070f88
#define CYREG_SCB0_INTR_TX_MASKED 0x40070f8c
#define CYREG_SCB0_INTR_RX 0x40070fc0
#define CYFLD_SCB_NOT_EMPTY__OFFSET 0x00000002
#define CYFLD_SCB_NOT_EMPTY__SIZE 0x00000001
#define CYFLD_SCB_FULL__OFFSET 0x00000003
#define CYFLD_SCB_FULL__SIZE 0x00000001
#define CYFLD_SCB_FRAME_ERROR__OFFSET 0x00000008
#define CYFLD_SCB_FRAME_ERROR__SIZE 0x00000001
#define CYFLD_SCB_PARITY_ERROR__OFFSET 0x00000009
#define CYFLD_SCB_PARITY_ERROR__SIZE 0x00000001
#define CYFLD_SCB_BAUD_DETECT__OFFSET 0x0000000a
#define CYFLD_SCB_BAUD_DETECT__SIZE 0x00000001
#define CYFLD_SCB_BREAK_DETECT__OFFSET 0x0000000b
#define CYFLD_SCB_BREAK_DETECT__SIZE 0x00000001
#define CYREG_SCB0_INTR_RX_SET 0x40070fc4
#define CYREG_SCB0_INTR_RX_MASK 0x40070fc8
#define CYREG_SCB0_INTR_RX_MASKED 0x40070fcc
#define CYDEV_SCB1_BASE 0x40080000
#define CYDEV_SCB1_SIZE 0x00010000
#define CYREG_SCB1_CTRL 0x40080000
#define CYREG_SCB1_STATUS 0x40080004
#define CYREG_SCB1_SPI_CTRL 0x40080020
#define CYREG_SCB1_SPI_STATUS 0x40080024
#define CYREG_SCB1_UART_CTRL 0x40080040
#define CYREG_SCB1_UART_TX_CTRL 0x40080044
#define CYREG_SCB1_UART_RX_CTRL 0x40080048
#define CYREG_SCB1_UART_RX_STATUS 0x4008004c
#define CYREG_SCB1_UART_FLOW_CTRL 0x40080050
#define CYREG_SCB1_I2C_CTRL 0x40080060
#define CYREG_SCB1_I2C_STATUS 0x40080064
#define CYREG_SCB1_I2C_M_CMD 0x40080068
#define CYREG_SCB1_I2C_S_CMD 0x4008006c
#define CYREG_SCB1_I2C_CFG 0x40080070
#define CYREG_SCB1_TX_CTRL 0x40080200
#define CYREG_SCB1_TX_FIFO_CTRL 0x40080204
#define CYREG_SCB1_TX_FIFO_STATUS 0x40080208
#define CYREG_SCB1_TX_FIFO_WR 0x40080240
#define CYREG_SCB1_RX_CTRL 0x40080300
#define CYREG_SCB1_RX_FIFO_CTRL 0x40080304
#define CYREG_SCB1_RX_FIFO_STATUS 0x40080308
#define CYREG_SCB1_RX_MATCH 0x40080310
#define CYREG_SCB1_RX_FIFO_RD 0x40080340
#define CYREG_SCB1_RX_FIFO_RD_SILENT 0x40080344
#define CYREG_SCB1_EZ_DATA0 0x40080400
#define CYREG_SCB1_EZ_DATA1 0x40080404
#define CYREG_SCB1_EZ_DATA2 0x40080408
#define CYREG_SCB1_EZ_DATA3 0x4008040c
#define CYREG_SCB1_EZ_DATA4 0x40080410
#define CYREG_SCB1_EZ_DATA5 0x40080414
#define CYREG_SCB1_EZ_DATA6 0x40080418
#define CYREG_SCB1_EZ_DATA7 0x4008041c
#define CYREG_SCB1_EZ_DATA8 0x40080420
#define CYREG_SCB1_EZ_DATA9 0x40080424
#define CYREG_SCB1_EZ_DATA10 0x40080428
#define CYREG_SCB1_EZ_DATA11 0x4008042c
#define CYREG_SCB1_EZ_DATA12 0x40080430
#define CYREG_SCB1_EZ_DATA13 0x40080434
#define CYREG_SCB1_EZ_DATA14 0x40080438
#define CYREG_SCB1_EZ_DATA15 0x4008043c
#define CYREG_SCB1_EZ_DATA16 0x40080440
#define CYREG_SCB1_EZ_DATA17 0x40080444
#define CYREG_SCB1_EZ_DATA18 0x40080448
#define CYREG_SCB1_EZ_DATA19 0x4008044c
#define CYREG_SCB1_EZ_DATA20 0x40080450
#define CYREG_SCB1_EZ_DATA21 0x40080454
#define CYREG_SCB1_EZ_DATA22 0x40080458
#define CYREG_SCB1_EZ_DATA23 0x4008045c
#define CYREG_SCB1_EZ_DATA24 0x40080460
#define CYREG_SCB1_EZ_DATA25 0x40080464
#define CYREG_SCB1_EZ_DATA26 0x40080468
#define CYREG_SCB1_EZ_DATA27 0x4008046c
#define CYREG_SCB1_EZ_DATA28 0x40080470
#define CYREG_SCB1_EZ_DATA29 0x40080474
#define CYREG_SCB1_EZ_DATA30 0x40080478
#define CYREG_SCB1_EZ_DATA31 0x4008047c
#define CYREG_SCB1_INTR_CAUSE 0x40080e00
#define CYREG_SCB1_INTR_I2C_EC 0x40080e80
#define CYREG_SCB1_INTR_I2C_EC_MASK 0x40080e88
#define CYREG_SCB1_INTR_I2C_EC_MASKED 0x40080e8c
#define CYREG_SCB1_INTR_SPI_EC 0x40080ec0
#define CYREG_SCB1_INTR_SPI_EC_MASK 0x40080ec8
#define CYREG_SCB1_INTR_SPI_EC_MASKED 0x40080ecc
#define CYREG_SCB1_INTR_M 0x40080f00
#define CYREG_SCB1_INTR_M_SET 0x40080f04
#define CYREG_SCB1_INTR_M_MASK 0x40080f08
#define CYREG_SCB1_INTR_M_MASKED 0x40080f0c
#define CYREG_SCB1_INTR_S 0x40080f40
#define CYREG_SCB1_INTR_S_SET 0x40080f44
#define CYREG_SCB1_INTR_S_MASK 0x40080f48
#define CYREG_SCB1_INTR_S_MASKED 0x40080f4c
#define CYREG_SCB1_INTR_TX 0x40080f80
#define CYREG_SCB1_INTR_TX_SET 0x40080f84
#define CYREG_SCB1_INTR_TX_MASK 0x40080f88
#define CYREG_SCB1_INTR_TX_MASKED 0x40080f8c
#define CYREG_SCB1_INTR_RX 0x40080fc0
#define CYREG_SCB1_INTR_RX_SET 0x40080fc4
#define CYREG_SCB1_INTR_RX_MASK 0x40080fc8
#define CYREG_SCB1_INTR_RX_MASKED 0x40080fcc
#define CYDEV_SCB2_BASE 0x40090000
#define CYDEV_SCB2_SIZE 0x00010000
#define CYREG_SCB2_CTRL 0x40090000
#define CYREG_SCB2_STATUS 0x40090004
#define CYREG_SCB2_SPI_CTRL 0x40090020
#define CYREG_SCB2_SPI_STATUS 0x40090024
#define CYREG_SCB2_UART_CTRL 0x40090040
#define CYREG_SCB2_UART_TX_CTRL 0x40090044
#define CYREG_SCB2_UART_RX_CTRL 0x40090048
#define CYREG_SCB2_UART_RX_STATUS 0x4009004c
#define CYREG_SCB2_UART_FLOW_CTRL 0x40090050
#define CYREG_SCB2_I2C_CTRL 0x40090060
#define CYREG_SCB2_I2C_STATUS 0x40090064
#define CYREG_SCB2_I2C_M_CMD 0x40090068
#define CYREG_SCB2_I2C_S_CMD 0x4009006c
#define CYREG_SCB2_I2C_CFG 0x40090070
#define CYREG_SCB2_TX_CTRL 0x40090200
#define CYREG_SCB2_TX_FIFO_CTRL 0x40090204
#define CYREG_SCB2_TX_FIFO_STATUS 0x40090208
#define CYREG_SCB2_TX_FIFO_WR 0x40090240
#define CYREG_SCB2_RX_CTRL 0x40090300
#define CYREG_SCB2_RX_FIFO_CTRL 0x40090304
#define CYREG_SCB2_RX_FIFO_STATUS 0x40090308
#define CYREG_SCB2_RX_MATCH 0x40090310
#define CYREG_SCB2_RX_FIFO_RD 0x40090340
#define CYREG_SCB2_RX_FIFO_RD_SILENT 0x40090344
#define CYREG_SCB2_EZ_DATA0 0x40090400
#define CYREG_SCB2_EZ_DATA1 0x40090404
#define CYREG_SCB2_EZ_DATA2 0x40090408
#define CYREG_SCB2_EZ_DATA3 0x4009040c
#define CYREG_SCB2_EZ_DATA4 0x40090410
#define CYREG_SCB2_EZ_DATA5 0x40090414
#define CYREG_SCB2_EZ_DATA6 0x40090418
#define CYREG_SCB2_EZ_DATA7 0x4009041c
#define CYREG_SCB2_EZ_DATA8 0x40090420
#define CYREG_SCB2_EZ_DATA9 0x40090424
#define CYREG_SCB2_EZ_DATA10 0x40090428
#define CYREG_SCB2_EZ_DATA11 0x4009042c
#define CYREG_SCB2_EZ_DATA12 0x40090430
#define CYREG_SCB2_EZ_DATA13 0x40090434
#define CYREG_SCB2_EZ_DATA14 0x40090438
#define CYREG_SCB2_EZ_DATA15 0x4009043c
#define CYREG_SCB2_EZ_DATA16 0x40090440
#define CYREG_SCB2_EZ_DATA17 0x40090444
#define CYREG_SCB2_EZ_DATA18 0x40090448
#define CYREG_SCB2_EZ_DATA19 0x4009044c
#define CYREG_SCB2_EZ_DATA20 0x40090450
#define CYREG_SCB2_EZ_DATA21 0x40090454
#define CYREG_SCB2_EZ_DATA22 0x40090458
#define CYREG_SCB2_EZ_DATA23 0x4009045c
#define CYREG_SCB2_EZ_DATA24 0x40090460
#define CYREG_SCB2_EZ_DATA25 0x40090464
#define CYREG_SCB2_EZ_DATA26 0x40090468
#define CYREG_SCB2_EZ_DATA27 0x4009046c
#define CYREG_SCB2_EZ_DATA28 0x40090470
#define CYREG_SCB2_EZ_DATA29 0x40090474
#define CYREG_SCB2_EZ_DATA30 0x40090478
#define CYREG_SCB2_EZ_DATA31 0x4009047c
#define CYREG_SCB2_INTR_CAUSE 0x40090e00
#define CYREG_SCB2_INTR_I2C_EC 0x40090e80
#define CYREG_SCB2_INTR_I2C_EC_MASK 0x40090e88
#define CYREG_SCB2_INTR_I2C_EC_MASKED 0x40090e8c
#define CYREG_SCB2_INTR_SPI_EC 0x40090ec0
#define CYREG_SCB2_INTR_SPI_EC_MASK 0x40090ec8
#define CYREG_SCB2_INTR_SPI_EC_MASKED 0x40090ecc
#define CYREG_SCB2_INTR_M 0x40090f00
#define CYREG_SCB2_INTR_M_SET 0x40090f04
#define CYREG_SCB2_INTR_M_MASK 0x40090f08
#define CYREG_SCB2_INTR_M_MASKED 0x40090f0c
#define CYREG_SCB2_INTR_S 0x40090f40
#define CYREG_SCB2_INTR_S_SET 0x40090f44
#define CYREG_SCB2_INTR_S_MASK 0x40090f48
#define CYREG_SCB2_INTR_S_MASKED 0x40090f4c
#define CYREG_SCB2_INTR_TX 0x40090f80
#define CYREG_SCB2_INTR_TX_SET 0x40090f84
#define CYREG_SCB2_INTR_TX_MASK 0x40090f88
#define CYREG_SCB2_INTR_TX_MASKED 0x40090f8c
#define CYREG_SCB2_INTR_RX 0x40090fc0
#define CYREG_SCB2_INTR_RX_SET 0x40090fc4
#define CYREG_SCB2_INTR_RX_MASK 0x40090fc8
#define CYREG_SCB2_INTR_RX_MASKED 0x40090fcc
#define CYDEV_LCD_BASE 0x400b0000
#define CYDEV_LCD_SIZE 0x00010000
#define CYREG_LCD_ID 0x400b0000
#define CYFLD_LCD_ID__OFFSET 0x00000000
#define CYFLD_LCD_ID__SIZE 0x00000010
#define CYFLD_LCD_REVISION__OFFSET 0x00000010
#define CYFLD_LCD_REVISION__SIZE 0x00000010
#define CYREG_LCD_DIVIDER 0x400b0004
#define CYFLD_LCD_SUBFR_DIV__OFFSET 0x00000000
#define CYFLD_LCD_SUBFR_DIV__SIZE 0x00000010
#define CYFLD_LCD_DEAD_DIV__OFFSET 0x00000010
#define CYFLD_LCD_DEAD_DIV__SIZE 0x00000010
#define CYREG_LCD_CONTROL 0x400b0008
#define CYFLD_LCD_LS_EN__OFFSET 0x00000000
#define CYFLD_LCD_LS_EN__SIZE 0x00000001
#define CYFLD_LCD_HS_EN__OFFSET 0x00000001
#define CYFLD_LCD_HS_EN__SIZE 0x00000001
#define CYFLD_LCD_LCD_MODE__OFFSET 0x00000002
#define CYFLD_LCD_LCD_MODE__SIZE 0x00000001
#define CYVAL_LCD_LCD_MODE_LS 0x00000000
#define CYVAL_LCD_LCD_MODE_HS 0x00000001
#define CYFLD_LCD_TYPE__OFFSET 0x00000003
#define CYFLD_LCD_TYPE__SIZE 0x00000001
#define CYVAL_LCD_TYPE_TYPE_A 0x00000000
#define CYVAL_LCD_TYPE_TYPE_B 0x00000001
#define CYFLD_LCD_OP_MODE__OFFSET 0x00000004
#define CYFLD_LCD_OP_MODE__SIZE 0x00000001
#define CYVAL_LCD_OP_MODE_PWM 0x00000000
#define CYVAL_LCD_OP_MODE_CORRELATION 0x00000001
#define CYFLD_LCD_BIAS__OFFSET 0x00000005
#define CYFLD_LCD_BIAS__SIZE 0x00000002
#define CYVAL_LCD_BIAS_HALF 0x00000000
#define CYVAL_LCD_BIAS_THIRD 0x00000001
#define CYVAL_LCD_BIAS_FOURTH 0x00000002
#define CYVAL_LCD_BIAS_FIFTH 0x00000003
#define CYFLD_LCD_COM_NUM__OFFSET 0x00000008
#define CYFLD_LCD_COM_NUM__SIZE 0x00000004
#define CYFLD_LCD_LS_EN_STAT__OFFSET 0x0000001f
#define CYFLD_LCD_LS_EN_STAT__SIZE 0x00000001
#define CYREG_LCD_DATA00 0x400b0100
#define CYFLD_LCD_DATA__OFFSET 0x00000000
#define CYFLD_LCD_DATA__SIZE 0x00000020
#define CYREG_LCD_DATA01 0x400b0104
#define CYREG_LCD_DATA02 0x400b0108
#define CYREG_LCD_DATA03 0x400b010c
#define CYREG_LCD_DATA04 0x400b0110
#define CYREG_LCD_DATA10 0x400b0200
#define CYREG_LCD_DATA11 0x400b0204
#define CYREG_LCD_DATA12 0x400b0208
#define CYREG_LCD_DATA13 0x400b020c
#define CYREG_LCD_DATA14 0x400b0210
#define CYDEV_CSD_BASE 0x400c0000
#define CYDEV_CSD_SIZE 0x00001000
#define CYREG_CSD_CONFIG 0x400c0000
#define CYFLD_CSD_FILTER_DELAY__OFFSET 0x00000004
#define CYFLD_CSD_FILTER_DELAY__SIZE 0x00000003
#define CYFLD_CSD_SHIELD_DELAY__OFFSET 0x00000008
#define CYFLD_CSD_SHIELD_DELAY__SIZE 0x00000002
#define CYVAL_CSD_SHIELD_DELAY_OFF 0x00000000
#define CYVAL_CSD_SHIELD_DELAY_D5NS 0x00000001
#define CYVAL_CSD_SHIELD_DELAY_D10NS 0x00000002
#define CYVAL_CSD_SHIELD_DELAY_D20NS 0x00000003
#define CYFLD_CSD_SENSE_EN__OFFSET 0x0000000c
#define CYFLD_CSD_SENSE_EN__SIZE 0x00000001
#define CYFLD_CSD_CHARGE_MODE__OFFSET 0x0000000e
#define CYFLD_CSD_CHARGE_MODE__SIZE 0x00000001
#define CYVAL_CSD_CHARGE_MODE_CHARGE_OFF 0x00000000
#define CYVAL_CSD_CHARGE_MODE_CHARGE_IO 0x00000001
#define CYFLD_CSD_MUTUAL_CAP__OFFSET 0x00000012
#define CYFLD_CSD_MUTUAL_CAP__SIZE 0x00000001
#define CYVAL_CSD_MUTUAL_CAP_SELFCAP 0x00000000
#define CYVAL_CSD_MUTUAL_CAP_MUTUALCAP 0x00000001
#define CYFLD_CSD_CSX_DUAL_CNT__OFFSET 0x00000013
#define CYFLD_CSD_CSX_DUAL_CNT__SIZE 0x00000001
#define CYVAL_CSD_CSX_DUAL_CNT_ONE 0x00000000
#define CYVAL_CSD_CSX_DUAL_CNT_TWO 0x00000001
#define CYFLD_CSD_DSI_COUNT_SEL__OFFSET 0x00000018
#define CYFLD_CSD_DSI_COUNT_SEL__SIZE 0x00000001
#define CYVAL_CSD_DSI_COUNT_SEL_CSD_RESULT 0x00000000
#define CYVAL_CSD_DSI_COUNT_SEL_ADC_RESULT 0x00000001
#define CYFLD_CSD_DSI_SAMPLE_EN__OFFSET 0x00000019
#define CYFLD_CSD_DSI_SAMPLE_EN__SIZE 0x00000001
#define CYFLD_CSD_SAMPLE_SYNC__OFFSET 0x0000001a
#define CYFLD_CSD_SAMPLE_SYNC__SIZE 0x00000001
#define CYFLD_CSD_DSI_SENSE_EN__OFFSET 0x0000001b
#define CYFLD_CSD_DSI_SENSE_EN__SIZE 0x00000001
#define CYFLD_CSD_LP_MODE__OFFSET 0x0000001e
#define CYFLD_CSD_LP_MODE__SIZE 0x00000001
#define CYFLD_CSD_ENABLE__OFFSET 0x0000001f
#define CYFLD_CSD_ENABLE__SIZE 0x00000001
#define CYREG_CSD_SPARE 0x400c0004
#define CYFLD_CSD_SPARE__OFFSET 0x00000000
#define CYFLD_CSD_SPARE__SIZE 0x00000004
#define CYREG_CSD_STATUS 0x400c0080
#define CYFLD_CSD_CSD_CHARGE__OFFSET 0x00000000
#define CYFLD_CSD_CSD_CHARGE__SIZE 0x00000001
#define CYFLD_CSD_CSD_SENSE__OFFSET 0x00000001
#define CYFLD_CSD_CSD_SENSE__SIZE 0x00000001
#define CYFLD_CSD_HSCMP_OUT__OFFSET 0x00000002
#define CYFLD_CSD_HSCMP_OUT__SIZE 0x00000001
#define CYVAL_CSD_HSCMP_OUT_C_LT_VREF 0x00000000
#define CYVAL_CSD_HSCMP_OUT_C_GT_VREF 0x00000001
#define CYFLD_CSD_CSDCMP_OUT__OFFSET 0x00000003
#define CYFLD_CSD_CSDCMP_OUT__SIZE 0x00000001
#define CYREG_CSD_STAT_SEQ 0x400c0084
#define CYFLD_CSD_SEQ_STATE__OFFSET 0x00000000
#define CYFLD_CSD_SEQ_STATE__SIZE 0x00000003
#define CYFLD_CSD_ADC_STATE__OFFSET 0x00000010
#define CYFLD_CSD_ADC_STATE__SIZE 0x00000003
#define CYREG_CSD_STAT_CNTS 0x400c0088
#define CYFLD_CSD_NUM_CONV__OFFSET 0x00000000
#define CYFLD_CSD_NUM_CONV__SIZE 0x00000010
#define CYREG_CSD_RESULT_VAL1 0x400c00d0
#define CYFLD_CSD_VALUE__OFFSET 0x00000000
#define CYFLD_CSD_VALUE__SIZE 0x00000010
#define CYFLD_CSD_BAD_CONVS__OFFSET 0x00000010
#define CYFLD_CSD_BAD_CONVS__SIZE 0x00000008
#define CYREG_CSD_RESULT_VAL2 0x400c00d4
#define CYREG_CSD_ADC_RES 0x400c00e0
#define CYFLD_CSD_VIN_CNT__OFFSET 0x00000000
#define CYFLD_CSD_VIN_CNT__SIZE 0x00000010
#define CYFLD_CSD_HSCMP_POL__OFFSET 0x00000010
#define CYFLD_CSD_HSCMP_POL__SIZE 0x00000001
#define CYFLD_CSD_ADC_OVERFLOW__OFFSET 0x0000001e
#define CYFLD_CSD_ADC_OVERFLOW__SIZE 0x00000001
#define CYFLD_CSD_ADC_ABORT__OFFSET 0x0000001f
#define CYFLD_CSD_ADC_ABORT__SIZE 0x00000001
#define CYREG_CSD_INTR 0x400c00f0
#define CYFLD_CSD_SAMPLE__OFFSET 0x00000001
#define CYFLD_CSD_SAMPLE__SIZE 0x00000001
#define CYFLD_CSD_INIT__OFFSET 0x00000002
#define CYFLD_CSD_INIT__SIZE 0x00000001
#define CYFLD_CSD_ADC_RES__OFFSET 0x00000008
#define CYFLD_CSD_ADC_RES__SIZE 0x00000001
#define CYREG_CSD_INTR_SET 0x400c00f4
#define CYREG_CSD_INTR_MASK 0x400c00f8
#define CYREG_CSD_INTR_MASKED 0x400c00fc
#define CYREG_CSD_HSCMP 0x400c0180
#define CYFLD_CSD_HSCMP_EN__OFFSET 0x00000000
#define CYFLD_CSD_HSCMP_EN__SIZE 0x00000001
#define CYVAL_CSD_HSCMP_EN_OFF 0x00000000
#define CYVAL_CSD_HSCMP_EN_ON 0x00000001
#define CYFLD_CSD_HSCMP_INVERT__OFFSET 0x00000004
#define CYFLD_CSD_HSCMP_INVERT__SIZE 0x00000001
#define CYFLD_CSD_AZ_EN__OFFSET 0x0000001f
#define CYFLD_CSD_AZ_EN__SIZE 0x00000001
#define CYREG_CSD_AMBUF 0x400c0184
#define CYFLD_CSD_PWR_MODE__OFFSET 0x00000000
#define CYFLD_CSD_PWR_MODE__SIZE 0x00000002
#define CYVAL_CSD_PWR_MODE_OFF 0x00000000
#define CYVAL_CSD_PWR_MODE_NORM 0x00000001
#define CYVAL_CSD_PWR_MODE_HI 0x00000002
#define CYREG_CSD_REFGEN 0x400c0188
#define CYFLD_CSD_REFGEN_EN__OFFSET 0x00000000
#define CYFLD_CSD_REFGEN_EN__SIZE 0x00000001
#define CYVAL_CSD_REFGEN_EN_OFF 0x00000000
#define CYVAL_CSD_REFGEN_EN_ON 0x00000001
#define CYFLD_CSD_BYPASS__OFFSET 0x00000004
#define CYFLD_CSD_BYPASS__SIZE 0x00000001
#define CYFLD_CSD_VDDA_EN__OFFSET 0x00000005
#define CYFLD_CSD_VDDA_EN__SIZE 0x00000001
#define CYFLD_CSD_RES_EN__OFFSET 0x00000006
#define CYFLD_CSD_RES_EN__SIZE 0x00000001
#define CYFLD_CSD_GAIN__OFFSET 0x00000008
#define CYFLD_CSD_GAIN__SIZE 0x00000005
#define CYFLD_CSD_VREFLO_SEL__OFFSET 0x00000010
#define CYFLD_CSD_VREFLO_SEL__SIZE 0x00000005
#define CYFLD_CSD_VREFLO_INT__OFFSET 0x00000017
#define CYFLD_CSD_VREFLO_INT__SIZE 0x00000001
#define CYREG_CSD_CSDCMP 0x400c018c
#define CYFLD_CSD_CSDCMP_EN__OFFSET 0x00000000
#define CYFLD_CSD_CSDCMP_EN__SIZE 0x00000001
#define CYVAL_CSD_CSDCMP_EN_OFF 0x00000000
#define CYVAL_CSD_CSDCMP_EN_ON 0x00000001
#define CYFLD_CSD_POLARITY_SEL__OFFSET 0x00000004
#define CYFLD_CSD_POLARITY_SEL__SIZE 0x00000002
#define CYVAL_CSD_POLARITY_SEL_IDACA_POL 0x00000000
#define CYVAL_CSD_POLARITY_SEL_IDACB_POL 0x00000001
#define CYVAL_CSD_POLARITY_SEL_DUAL_POL 0x00000002
#define CYFLD_CSD_CMP_PHASE__OFFSET 0x00000008
#define CYFLD_CSD_CMP_PHASE__SIZE 0x00000002
#define CYVAL_CSD_CMP_PHASE_FULL 0x00000000
#define CYVAL_CSD_CMP_PHASE_PHI1 0x00000001
#define CYVAL_CSD_CMP_PHASE_PHI2 0x00000002
#define CYVAL_CSD_CMP_PHASE_PHI1_2 0x00000003
#define CYFLD_CSD_CMP_MODE__OFFSET 0x0000001c
#define CYFLD_CSD_CMP_MODE__SIZE 0x00000001
#define CYVAL_CSD_CMP_MODE_CSD 0x00000000
#define CYVAL_CSD_CMP_MODE_GP 0x00000001
#define CYFLD_CSD_FEEDBACK_MODE__OFFSET 0x0000001d
#define CYFLD_CSD_FEEDBACK_MODE__SIZE 0x00000001
#define CYVAL_CSD_FEEDBACK_MODE_FLOP 0x00000000
#define CYVAL_CSD_FEEDBACK_MODE_COMP 0x00000001
#define CYREG_CSD_IDACA 0x400c01c0
#define CYFLD_CSD_VAL__OFFSET 0x00000000
#define CYFLD_CSD_VAL__SIZE 0x00000007
#define CYFLD_CSD_POL_DYN__OFFSET 0x00000007
#define CYFLD_CSD_POL_DYN__SIZE 0x00000001
#define CYVAL_CSD_POL_DYN_STATIC 0x00000000
#define CYVAL_CSD_POL_DYN_DYNAMIC 0x00000001
#define CYFLD_CSD_POLARITY__OFFSET 0x00000008
#define CYFLD_CSD_POLARITY__SIZE 0x00000002
#define CYVAL_CSD_POLARITY_VSSA_SRC 0x00000000
#define CYVAL_CSD_POLARITY_VDDA_SNK 0x00000001
#define CYVAL_CSD_POLARITY_SENSE 0x00000002
#define CYVAL_CSD_POLARITY_SENSE_INV 0x00000003
#define CYFLD_CSD_BAL_MODE__OFFSET 0x0000000a
#define CYFLD_CSD_BAL_MODE__SIZE 0x00000002
#define CYVAL_CSD_BAL_MODE_FULL 0x00000000
#define CYVAL_CSD_BAL_MODE_PHI1 0x00000001
#define CYVAL_CSD_BAL_MODE_PHI2 0x00000002
#define CYVAL_CSD_BAL_MODE_PHI1_2 0x00000003
#define CYFLD_CSD_LEG1_MODE__OFFSET 0x00000010
#define CYFLD_CSD_LEG1_MODE__SIZE 0x00000002
#define CYVAL_CSD_LEG1_MODE_GP_STATIC 0x00000000
#define CYVAL_CSD_LEG1_MODE_GP 0x00000001
#define CYVAL_CSD_LEG1_MODE_CSD_STATIC 0x00000002
#define CYVAL_CSD_LEG1_MODE_CSD 0x00000003
#define CYFLD_CSD_LEG2_MODE__OFFSET 0x00000012
#define CYFLD_CSD_LEG2_MODE__SIZE 0x00000002
#define CYVAL_CSD_LEG2_MODE_GP_STATIC 0x00000000
#define CYVAL_CSD_LEG2_MODE_GP 0x00000001
#define CYVAL_CSD_LEG2_MODE_CSD_STATIC 0x00000002
#define CYVAL_CSD_LEG2_MODE_CSD 0x00000003
#define CYFLD_CSD_DSI_CTRL_EN__OFFSET 0x00000015
#define CYFLD_CSD_DSI_CTRL_EN__SIZE 0x00000001
#define CYFLD_CSD_RANGE__OFFSET 0x00000016
#define CYFLD_CSD_RANGE__SIZE 0x00000002
#define CYVAL_CSD_RANGE_IDAC_LO 0x00000000
#define CYVAL_CSD_RANGE_IDAC_MED 0x00000001
#define CYVAL_CSD_RANGE_IDAC_HI 0x00000002
#define CYFLD_CSD_LEG1_EN__OFFSET 0x00000018
#define CYFLD_CSD_LEG1_EN__SIZE 0x00000001
#define CYFLD_CSD_LEG2_EN__OFFSET 0x00000019
#define CYFLD_CSD_LEG2_EN__SIZE 0x00000001
#define CYREG_CSD_IDACB 0x400c01c4
#define CYFLD_CSD_LEG3_EN__OFFSET 0x0000001a
#define CYFLD_CSD_LEG3_EN__SIZE 0x00000001
#define CYREG_CSD_SW_RES 0x400c01f0
#define CYFLD_CSD_RES_HCAV__OFFSET 0x00000000
#define CYFLD_CSD_RES_HCAV__SIZE 0x00000002
#define CYVAL_CSD_RES_HCAV_LOW 0x00000000
#define CYVAL_CSD_RES_HCAV_MED 0x00000001
#define CYVAL_CSD_RES_HCAV_HIGH 0x00000002
#define CYVAL_CSD_RES_HCAV_LOWEMI 0x00000003
#define CYFLD_CSD_RES_HCAG__OFFSET 0x00000002
#define CYFLD_CSD_RES_HCAG__SIZE 0x00000002
#define CYFLD_CSD_RES_HCBV__OFFSET 0x00000004
#define CYFLD_CSD_RES_HCBV__SIZE 0x00000002
#define CYFLD_CSD_RES_HCBG__OFFSET 0x00000006
#define CYFLD_CSD_RES_HCBG__SIZE 0x00000002
#define CYFLD_CSD_RES_F1PM__OFFSET 0x00000010
#define CYFLD_CSD_RES_F1PM__SIZE 0x00000002
#define CYVAL_CSD_RES_F1PM_LOW 0x00000000
#define CYVAL_CSD_RES_F1PM_MED 0x00000001
#define CYVAL_CSD_RES_F1PM_HIGH 0x00000002
#define CYVAL_CSD_RES_F1PM_RESERVED 0x00000003
#define CYFLD_CSD_RES_F2PT__OFFSET 0x00000012
#define CYFLD_CSD_RES_F2PT__SIZE 0x00000002
#define CYREG_CSD_SENSE_PERIOD 0x400c0200
#define CYFLD_CSD_SENSE_DIV__OFFSET 0x00000000
#define CYFLD_CSD_SENSE_DIV__SIZE 0x0000000c
#define CYFLD_CSD_LFSR_SIZE__OFFSET 0x00000010
#define CYFLD_CSD_LFSR_SIZE__SIZE 0x00000003
#define CYVAL_CSD_LFSR_SIZE_OFF 0x00000000
#define CYVAL_CSD_LFSR_SIZE_6B 0x00000001
#define CYVAL_CSD_LFSR_SIZE_7B 0x00000002
#define CYVAL_CSD_LFSR_SIZE_9B 0x00000003
#define CYVAL_CSD_LFSR_SIZE_10B 0x00000004
#define CYVAL_CSD_LFSR_SIZE_8B 0x00000005
#define CYVAL_CSD_LFSR_SIZE_12B 0x00000006
#define CYFLD_CSD_LFSR_SCALE__OFFSET 0x00000014
#define CYFLD_CSD_LFSR_SCALE__SIZE 0x00000004
#define CYFLD_CSD_LFSR_CLEAR__OFFSET 0x00000018
#define CYFLD_CSD_LFSR_CLEAR__SIZE 0x00000001
#define CYFLD_CSD_SEL_LFSR_MSB__OFFSET 0x00000019
#define CYFLD_CSD_SEL_LFSR_MSB__SIZE 0x00000001
#define CYREG_CSD_SENSE_DUTY 0x400c0204
#define CYFLD_CSD_SENSE_WIDTH__OFFSET 0x00000000
#define CYFLD_CSD_SENSE_WIDTH__SIZE 0x0000000c
#define CYFLD_CSD_SENSE_POL__OFFSET 0x00000010
#define CYFLD_CSD_SENSE_POL__SIZE 0x00000001
#define CYFLD_CSD_OVERLAP_PHI1__OFFSET 0x00000012
#define CYFLD_CSD_OVERLAP_PHI1__SIZE 0x00000001
#define CYFLD_CSD_OVERLAP_PHI2__OFFSET 0x00000013
#define CYFLD_CSD_OVERLAP_PHI2__SIZE 0x00000001
#define CYREG_CSD_SW_HS_P_SEL 0x400c0280
#define CYFLD_CSD_SW_HMPM__OFFSET 0x00000000
#define CYFLD_CSD_SW_HMPM__SIZE 0x00000001
#define CYFLD_CSD_SW_HMPT__OFFSET 0x00000004
#define CYFLD_CSD_SW_HMPT__SIZE 0x00000001
#define CYFLD_CSD_SW_HMPS__OFFSET 0x00000008
#define CYFLD_CSD_SW_HMPS__SIZE 0x00000001
#define CYFLD_CSD_SW_HMMA__OFFSET 0x0000000c
#define CYFLD_CSD_SW_HMMA__SIZE 0x00000001
#define CYFLD_CSD_SW_HMMB__OFFSET 0x00000010
#define CYFLD_CSD_SW_HMMB__SIZE 0x00000001
#define CYFLD_CSD_SW_HMCA__OFFSET 0x00000014
#define CYFLD_CSD_SW_HMCA__SIZE 0x00000001
#define CYFLD_CSD_SW_HMCB__OFFSET 0x00000018
#define CYFLD_CSD_SW_HMCB__SIZE 0x00000001
#define CYFLD_CSD_SW_HMRH__OFFSET 0x0000001c
#define CYFLD_CSD_SW_HMRH__SIZE 0x00000001
#define CYREG_CSD_SW_HS_N_SEL 0x400c0284
#define CYFLD_CSD_SW_HCCC__OFFSET 0x00000010
#define CYFLD_CSD_SW_HCCC__SIZE 0x00000001
#define CYFLD_CSD_SW_HCCD__OFFSET 0x00000014
#define CYFLD_CSD_SW_HCCD__SIZE 0x00000001
#define CYFLD_CSD_SW_HCRH__OFFSET 0x00000018
#define CYFLD_CSD_SW_HCRH__SIZE 0x00000003
#define CYFLD_CSD_SW_HCRL__OFFSET 0x0000001c
#define CYFLD_CSD_SW_HCRL__SIZE 0x00000003
#define CYREG_CSD_SW_SHIELD_SEL 0x400c0288
#define CYFLD_CSD_SW_HCAV__OFFSET 0x00000000
#define CYFLD_CSD_SW_HCAV__SIZE 0x00000003
#define CYFLD_CSD_SW_HCAG__OFFSET 0x00000004
#define CYFLD_CSD_SW_HCAG__SIZE 0x00000003
#define CYFLD_CSD_SW_HCBV__OFFSET 0x00000008
#define CYFLD_CSD_SW_HCBV__SIZE 0x00000003
#define CYFLD_CSD_SW_HCBG__OFFSET 0x0000000c
#define CYFLD_CSD_SW_HCBG__SIZE 0x00000003
#define CYFLD_CSD_SW_HCCV__OFFSET 0x00000010
#define CYFLD_CSD_SW_HCCV__SIZE 0x00000001
#define CYFLD_CSD_SW_HCCG__OFFSET 0x00000014
#define CYFLD_CSD_SW_HCCG__SIZE 0x00000001
#define CYREG_CSD_SW_AMUXBUF_SEL 0x400c0290
#define CYFLD_CSD_SW_IRBY__OFFSET 0x00000004
#define CYFLD_CSD_SW_IRBY__SIZE 0x00000001
#define CYFLD_CSD_SW_IRLB__OFFSET 0x00000008
#define CYFLD_CSD_SW_IRLB__SIZE 0x00000001
#define CYFLD_CSD_SW_ICA__OFFSET 0x0000000c
#define CYFLD_CSD_SW_ICA__SIZE 0x00000001
#define CYFLD_CSD_SW_ICB__OFFSET 0x00000010
#define CYFLD_CSD_SW_ICB__SIZE 0x00000003
#define CYFLD_CSD_SW_IRLI__OFFSET 0x00000014
#define CYFLD_CSD_SW_IRLI__SIZE 0x00000001
#define CYFLD_CSD_SW_IRH__OFFSET 0x00000018
#define CYFLD_CSD_SW_IRH__SIZE 0x00000001
#define CYFLD_CSD_SW_IRL__OFFSET 0x0000001c
#define CYFLD_CSD_SW_IRL__SIZE 0x00000001
#define CYREG_CSD_SW_BYP_SEL 0x400c0294
#define CYFLD_CSD_SW_BYA__OFFSET 0x0000000c
#define CYFLD_CSD_SW_BYA__SIZE 0x00000001
#define CYFLD_CSD_SW_BYB__OFFSET 0x00000010
#define CYFLD_CSD_SW_BYB__SIZE 0x00000001
#define CYFLD_CSD_SW_CBCC__OFFSET 0x00000014
#define CYFLD_CSD_SW_CBCC__SIZE 0x00000001
#define CYREG_CSD_SW_CMP_P_SEL 0x400c02a0
#define CYFLD_CSD_SW_SFPM__OFFSET 0x00000000
#define CYFLD_CSD_SW_SFPM__SIZE 0x00000003
#define CYFLD_CSD_SW_SFPT__OFFSET 0x00000004
#define CYFLD_CSD_SW_SFPT__SIZE 0x00000003
#define CYFLD_CSD_SW_SFPS__OFFSET 0x00000008
#define CYFLD_CSD_SW_SFPS__SIZE 0x00000003
#define CYFLD_CSD_SW_SFMA__OFFSET 0x0000000c
#define CYFLD_CSD_SW_SFMA__SIZE 0x00000001
#define CYFLD_CSD_SW_SFMB__OFFSET 0x00000010
#define CYFLD_CSD_SW_SFMB__SIZE 0x00000001
#define CYFLD_CSD_SW_SFCA__OFFSET 0x00000014
#define CYFLD_CSD_SW_SFCA__SIZE 0x00000001
#define CYFLD_CSD_SW_SFCB__OFFSET 0x00000018
#define CYFLD_CSD_SW_SFCB__SIZE 0x00000001
#define CYREG_CSD_SW_CMP_N_SEL 0x400c02a4
#define CYFLD_CSD_SW_SCRH__OFFSET 0x00000018
#define CYFLD_CSD_SW_SCRH__SIZE 0x00000003
#define CYFLD_CSD_SW_SCRL__OFFSET 0x0000001c
#define CYFLD_CSD_SW_SCRL__SIZE 0x00000003
#define CYREG_CSD_SW_REFGEN_SEL 0x400c02a8
#define CYFLD_CSD_SW_IAIB__OFFSET 0x00000000
#define CYFLD_CSD_SW_IAIB__SIZE 0x00000001
#define CYFLD_CSD_SW_IBCB__OFFSET 0x00000004
#define CYFLD_CSD_SW_IBCB__SIZE 0x00000001
#define CYFLD_CSD_SW_SGMB__OFFSET 0x00000010
#define CYFLD_CSD_SW_SGMB__SIZE 0x00000001
#define CYFLD_CSD_SW_SGRE__OFFSET 0x00000018
#define CYFLD_CSD_SW_SGRE__SIZE 0x00000001
#define CYFLD_CSD_SW_SGR__OFFSET 0x0000001c
#define CYFLD_CSD_SW_SGR__SIZE 0x00000001
#define CYREG_CSD_SW_FW_MOD_SEL 0x400c02b0
#define CYFLD_CSD_SW_F1PM__OFFSET 0x00000000
#define CYFLD_CSD_SW_F1PM__SIZE 0x00000001
#define CYFLD_CSD_SW_F1MA__OFFSET 0x00000008
#define CYFLD_CSD_SW_F1MA__SIZE 0x00000003
#define CYFLD_CSD_SW_F1CA__OFFSET 0x00000010
#define CYFLD_CSD_SW_F1CA__SIZE 0x00000003
#define CYFLD_CSD_SW_C1CC__OFFSET 0x00000014
#define CYFLD_CSD_SW_C1CC__SIZE 0x00000001
#define CYFLD_CSD_SW_C1CD__OFFSET 0x00000018
#define CYFLD_CSD_SW_C1CD__SIZE 0x00000001
#define CYFLD_CSD_SW_C1F1__OFFSET 0x0000001c
#define CYFLD_CSD_SW_C1F1__SIZE 0x00000001
#define CYREG_CSD_SW_FW_TANK_SEL 0x400c02b4
#define CYFLD_CSD_SW_F2PT__OFFSET 0x00000004
#define CYFLD_CSD_SW_F2PT__SIZE 0x00000001
#define CYFLD_CSD_SW_F2MA__OFFSET 0x00000008
#define CYFLD_CSD_SW_F2MA__SIZE 0x00000003
#define CYFLD_CSD_SW_F2CA__OFFSET 0x0000000c
#define CYFLD_CSD_SW_F2CA__SIZE 0x00000003
#define CYFLD_CSD_SW_F2CB__OFFSET 0x00000010
#define CYFLD_CSD_SW_F2CB__SIZE 0x00000003
#define CYFLD_CSD_SW_C2CC__OFFSET 0x00000014
#define CYFLD_CSD_SW_C2CC__SIZE 0x00000001
#define CYFLD_CSD_SW_C2CD__OFFSET 0x00000018
#define CYFLD_CSD_SW_C2CD__SIZE 0x00000001
#define CYFLD_CSD_SW_C2F2__OFFSET 0x0000001c
#define CYFLD_CSD_SW_C2F2__SIZE 0x00000001
#define CYREG_CSD_SW_DSI_SEL 0x400c02c0
#define CYFLD_CSD_DSI_CSH_TANK__OFFSET 0x00000000
#define CYFLD_CSD_DSI_CSH_TANK__SIZE 0x00000003
#define CYFLD_CSD_DSI_CMOD__OFFSET 0x00000004
#define CYFLD_CSD_DSI_CMOD__SIZE 0x00000003
#define CYREG_CSD_SEQ_TIME 0x400c0300
#define CYFLD_CSD_AZ_TIME__OFFSET 0x00000000
#define CYFLD_CSD_AZ_TIME__SIZE 0x00000008
#define CYREG_CSD_SEQ_INIT_CNT 0x400c0310
#define CYFLD_CSD_CONV_CNT__OFFSET 0x00000000
#define CYFLD_CSD_CONV_CNT__SIZE 0x00000010
#define CYREG_CSD_SEQ_NORM_CNT 0x400c0314
#define CYREG_CSD_ADC_CTL 0x400c0320
#define CYFLD_CSD_ADC_TIME__OFFSET 0x00000000
#define CYFLD_CSD_ADC_TIME__SIZE 0x00000008
#define CYFLD_CSD_ADC_MODE__OFFSET 0x00000010
#define CYFLD_CSD_ADC_MODE__SIZE 0x00000002
#define CYVAL_CSD_ADC_MODE_OFF 0x00000000
#define CYVAL_CSD_ADC_MODE_VREF_CNT 0x00000001
#define CYVAL_CSD_ADC_MODE_VREF_BY2_CNT 0x00000002
#define CYVAL_CSD_ADC_MODE_VIN_CNT 0x00000003
#define CYREG_CSD_SEQ_START 0x400c0340
#define CYFLD_CSD_START__OFFSET 0x00000000
#define CYFLD_CSD_START__SIZE 0x00000001
#define CYFLD_CSD_SEQ_MODE__OFFSET 0x00000001
#define CYFLD_CSD_SEQ_MODE__SIZE 0x00000001
#define CYFLD_CSD_ABORT__OFFSET 0x00000003
#define CYFLD_CSD_ABORT__SIZE 0x00000001
#define CYFLD_CSD_DSI_START_EN__OFFSET 0x00000004
#define CYFLD_CSD_DSI_START_EN__SIZE 0x00000001
#define CYFLD_CSD_AZ0_SKIP__OFFSET 0x00000008
#define CYFLD_CSD_AZ0_SKIP__SIZE 0x00000001
#define CYFLD_CSD_AZ1_SKIP__OFFSET 0x00000009
#define CYFLD_CSD_AZ1_SKIP__SIZE 0x00000001
#define CYREG_CSD_TRIM_CTRL 0x400c0f00
#define CYFLD_CSD_DELAY_TRIM__OFFSET 0x00000000
#define CYFLD_CSD_DELAY_TRIM__SIZE 0x00000002
#define CYFLD_CSD_DELAY_HYS__OFFSET 0x00000004
#define CYFLD_CSD_DELAY_HYS__SIZE 0x00000002
#define CYDEV_LPCOMP_BASE 0x400e0000
#define CYDEV_LPCOMP_SIZE 0x00010000
#define CYREG_LPCOMP_ID 0x400e0000
#define CYFLD_LPCOMP_ID__OFFSET 0x00000000
#define CYFLD_LPCOMP_ID__SIZE 0x00000010
#define CYFLD_LPCOMP_REVISION__OFFSET 0x00000010
#define CYFLD_LPCOMP_REVISION__SIZE 0x00000010
#define CYREG_LPCOMP_CONFIG 0x400e0004
#define CYFLD_LPCOMP_MODE1__OFFSET 0x00000000
#define CYFLD_LPCOMP_MODE1__SIZE 0x00000002
#define CYVAL_LPCOMP_MODE1_SLOW 0x00000000
#define CYVAL_LPCOMP_MODE1_FAST 0x00000001
#define CYVAL_LPCOMP_MODE1_ULP 0x00000002
#define CYFLD_LPCOMP_HYST1__OFFSET 0x00000002
#define CYFLD_LPCOMP_HYST1__SIZE 0x00000001
#define CYFLD_LPCOMP_FILTER1__OFFSET 0x00000003
#define CYFLD_LPCOMP_FILTER1__SIZE 0x00000001
#define CYFLD_LPCOMP_INTTYPE1__OFFSET 0x00000004
#define CYFLD_LPCOMP_INTTYPE1__SIZE 0x00000002
#define CYVAL_LPCOMP_INTTYPE1_DISABLE 0x00000000
#define CYVAL_LPCOMP_INTTYPE1_RISING 0x00000001
#define CYVAL_LPCOMP_INTTYPE1_FALLING 0x00000002
#define CYVAL_LPCOMP_INTTYPE1_BOTH 0x00000003
#define CYFLD_LPCOMP_OUT1__OFFSET 0x00000006
#define CYFLD_LPCOMP_OUT1__SIZE 0x00000001
#define CYFLD_LPCOMP_ENABLE1__OFFSET 0x00000007
#define CYFLD_LPCOMP_ENABLE1__SIZE 0x00000001
#define CYFLD_LPCOMP_MODE2__OFFSET 0x00000008
#define CYFLD_LPCOMP_MODE2__SIZE 0x00000002
#define CYVAL_LPCOMP_MODE2_SLOW 0x00000000
#define CYVAL_LPCOMP_MODE2_FAST 0x00000001
#define CYVAL_LPCOMP_MODE2_ULP 0x00000002
#define CYFLD_LPCOMP_HYST2__OFFSET 0x0000000a
#define CYFLD_LPCOMP_HYST2__SIZE 0x00000001
#define CYFLD_LPCOMP_FILTER2__OFFSET 0x0000000b
#define CYFLD_LPCOMP_FILTER2__SIZE 0x00000001
#define CYFLD_LPCOMP_INTTYPE2__OFFSET 0x0000000c
#define CYFLD_LPCOMP_INTTYPE2__SIZE 0x00000002
#define CYVAL_LPCOMP_INTTYPE2_DISABLE 0x00000000
#define CYVAL_LPCOMP_INTTYPE2_RISING 0x00000001
#define CYVAL_LPCOMP_INTTYPE2_FALLING 0x00000002
#define CYVAL_LPCOMP_INTTYPE2_BOTH 0x00000003
#define CYFLD_LPCOMP_OUT2__OFFSET 0x0000000e
#define CYFLD_LPCOMP_OUT2__SIZE 0x00000001
#define CYFLD_LPCOMP_ENABLE2__OFFSET 0x0000000f
#define CYFLD_LPCOMP_ENABLE2__SIZE 0x00000001
#define CYFLD_LPCOMP_DSI_BYPASS1__OFFSET 0x00000010
#define CYFLD_LPCOMP_DSI_BYPASS1__SIZE 0x00000001
#define CYFLD_LPCOMP_DSI_LEVEL1__OFFSET 0x00000011
#define CYFLD_LPCOMP_DSI_LEVEL1__SIZE 0x00000001
#define CYFLD_LPCOMP_DSI_BYPASS2__OFFSET 0x00000014
#define CYFLD_LPCOMP_DSI_BYPASS2__SIZE 0x00000001
#define CYFLD_LPCOMP_DSI_LEVEL2__OFFSET 0x00000015
#define CYFLD_LPCOMP_DSI_LEVEL2__SIZE 0x00000001
#define CYREG_LPCOMP_DFT 0x400e0008
#define CYFLD_LPCOMP_CAL_EN__OFFSET 0x00000000
#define CYFLD_LPCOMP_CAL_EN__SIZE 0x00000001
#define CYFLD_LPCOMP_BYPASS__OFFSET 0x00000001
#define CYFLD_LPCOMP_BYPASS__SIZE 0x00000001
#define CYREG_LPCOMP_INTR 0x400e0010
#define CYFLD_LPCOMP_COMP1__OFFSET 0x00000000
#define CYFLD_LPCOMP_COMP1__SIZE 0x00000001
#define CYFLD_LPCOMP_COMP2__OFFSET 0x00000001
#define CYFLD_LPCOMP_COMP2__SIZE 0x00000001
#define CYREG_LPCOMP_INTR_SET 0x400e0014
#define CYREG_LPCOMP_INTR_MASK 0x400e0018
#define CYFLD_LPCOMP_COMP1_MASK__OFFSET 0x00000000
#define CYFLD_LPCOMP_COMP1_MASK__SIZE 0x00000001
#define CYFLD_LPCOMP_COMP2_MASK__OFFSET 0x00000001
#define CYFLD_LPCOMP_COMP2_MASK__SIZE 0x00000001
#define CYREG_LPCOMP_INTR_MASKED 0x400e001c
#define CYFLD_LPCOMP_COMP1_MASKED__OFFSET 0x00000000
#define CYFLD_LPCOMP_COMP1_MASKED__SIZE 0x00000001
#define CYFLD_LPCOMP_COMP2_MASKED__OFFSET 0x00000001
#define CYFLD_LPCOMP_COMP2_MASKED__SIZE 0x00000001
#define CYREG_LPCOMP_TRIM1 0x400eff00
#define CYFLD_LPCOMP_COMP1_TRIMA__OFFSET 0x00000000
#define CYFLD_LPCOMP_COMP1_TRIMA__SIZE 0x00000005
#define CYREG_LPCOMP_TRIM2 0x400eff04
#define CYFLD_LPCOMP_COMP1_TRIMB__OFFSET 0x00000000
#define CYFLD_LPCOMP_COMP1_TRIMB__SIZE 0x00000005
#define CYREG_LPCOMP_TRIM3 0x400eff08
#define CYFLD_LPCOMP_COMP2_TRIMA__OFFSET 0x00000000
#define CYFLD_LPCOMP_COMP2_TRIMA__SIZE 0x00000005
#define CYREG_LPCOMP_TRIM4 0x400eff0c
#define CYFLD_LPCOMP_COMP2_TRIMB__OFFSET 0x00000000
#define CYFLD_LPCOMP_COMP2_TRIMB__SIZE 0x00000005
#define CYDEV_CPUSS_BASE 0x40100000
#define CYDEV_CPUSS_SIZE 0x00001000
#define CYREG_CPUSS_SYSREQ 0x40100004
#define CYFLD_CPUSS_SYSCALL_COMMAND__OFFSET 0x00000000
#define CYFLD_CPUSS_SYSCALL_COMMAND__SIZE 0x00000010
#define CYFLD_CPUSS_DIS_RESET_VECT_REL__OFFSET 0x0000001b
#define CYFLD_CPUSS_DIS_RESET_VECT_REL__SIZE 0x00000001
#define CYFLD_CPUSS_PRIVILEGED__OFFSET 0x0000001c
#define CYFLD_CPUSS_PRIVILEGED__SIZE 0x00000001
#define CYFLD_CPUSS_ROM_ACCESS_EN__OFFSET 0x0000001d
#define CYFLD_CPUSS_ROM_ACCESS_EN__SIZE 0x00000001
#define CYFLD_CPUSS_HMASTER_0__OFFSET 0x0000001e
#define CYFLD_CPUSS_HMASTER_0__SIZE 0x00000001
#define CYFLD_CPUSS_SYSCALL_REQ__OFFSET 0x0000001f
#define CYFLD_CPUSS_SYSCALL_REQ__SIZE 0x00000001
#define CYREG_CPUSS_SYSARG 0x40100008
#define CYFLD_CPUSS_SYSCALL_ARG__OFFSET 0x00000000
#define CYFLD_CPUSS_SYSCALL_ARG__SIZE 0x00000020
#define CYREG_CPUSS_PROTECTION 0x4010000c
#define CYFLD_CPUSS_PROTECTION_MODE__OFFSET 0x00000000
#define CYFLD_CPUSS_PROTECTION_MODE__SIZE 0x00000004
#define CYFLD_CPUSS_FLASH_LOCK__OFFSET 0x0000001e
#define CYFLD_CPUSS_FLASH_LOCK__SIZE 0x00000001
#define CYFLD_CPUSS_PROTECTION_LOCK__OFFSET 0x0000001f
#define CYFLD_CPUSS_PROTECTION_LOCK__SIZE 0x00000001
#define CYREG_CPUSS_PRIV_ROM 0x40100010
#define CYFLD_CPUSS_BROM_PROT_LIMIT__OFFSET 0x00000000
#define CYFLD_CPUSS_BROM_PROT_LIMIT__SIZE 0x00000008
#define CYREG_CPUSS_PRIV_RAM 0x40100014
#define CYFLD_CPUSS_RAM_PROT_LIMIT__OFFSET 0x00000000
#define CYFLD_CPUSS_RAM_PROT_LIMIT__SIZE 0x00000009
#define CYREG_CPUSS_PRIV_FLASH 0x40100018
#define CYFLD_CPUSS_FLASH_PROT_LIMIT__OFFSET 0x00000000
#define CYFLD_CPUSS_FLASH_PROT_LIMIT__SIZE 0x0000000c
#define CYREG_CPUSS_WOUNDING 0x4010001c
#define CYFLD_CPUSS_RAM_WOUND__OFFSET 0x00000010
#define CYFLD_CPUSS_RAM_WOUND__SIZE 0x00000003
#define CYFLD_CPUSS_FLASH_WOUND__OFFSET 0x00000014
#define CYFLD_CPUSS_FLASH_WOUND__SIZE 0x00000003
#define CYREG_CPUSS_FLASH_CTL 0x40100030
#define CYFLD_CPUSS_FLASH_WS__OFFSET 0x00000000
#define CYFLD_CPUSS_FLASH_WS__SIZE 0x00000002
#define CYFLD_CPUSS_PREF_EN__OFFSET 0x00000004
#define CYFLD_CPUSS_PREF_EN__SIZE 0x00000001
#define CYFLD_CPUSS_FLASH_INVALIDATE__OFFSET 0x00000008
#define CYFLD_CPUSS_FLASH_INVALIDATE__SIZE 0x00000001
#define CYFLD_CPUSS_ARB__OFFSET 0x00000010
#define CYFLD_CPUSS_ARB__SIZE 0x00000002
#define CYREG_CPUSS_ROM_CTL 0x40100034
#define CYFLD_CPUSS_ROM_WS__OFFSET 0x00000000
#define CYFLD_CPUSS_ROM_WS__SIZE 0x00000001
#define CYREG_CPUSS_RAM_CTL 0x40100038
#define CYREG_CPUSS_DMAC_CTL 0x4010003c
#define CYREG_CPUSS_SL_CTL0 0x40100100
#define CYREG_CPUSS_SL_CTL1 0x40100104
#define CYDEV_DMAC_BASE 0x40101000
#define CYDEV_DMAC_SIZE 0x00001000
#define CYREG_DMAC_CTL 0x40101000
#define CYFLD_DMAC_ENABLED__OFFSET 0x0000001f
#define CYFLD_DMAC_ENABLED__SIZE 0x00000001
#define CYREG_DMAC_STATUS 0x40101010
#define CYFLD_DMAC_DATA_NR__OFFSET 0x00000000
#define CYFLD_DMAC_DATA_NR__SIZE 0x00000010
#define CYFLD_DMAC_CH_ADDR__OFFSET 0x00000010
#define CYFLD_DMAC_CH_ADDR__SIZE 0x00000003
#define CYFLD_DMAC_STATE__OFFSET 0x00000018
#define CYFLD_DMAC_STATE__SIZE 0x00000003
#define CYFLD_DMAC_PRIO__OFFSET 0x0000001c
#define CYFLD_DMAC_PRIO__SIZE 0x00000002
#define CYFLD_DMAC_PING_PONG__OFFSET 0x0000001e
#define CYFLD_DMAC_PING_PONG__SIZE 0x00000001
#define CYFLD_DMAC_ACTIVE__OFFSET 0x0000001f
#define CYFLD_DMAC_ACTIVE__SIZE 0x00000001
#define CYREG_DMAC_STATUS_SRC_ADDR 0x40101014
#define CYFLD_DMAC_ADDR__OFFSET 0x00000000
#define CYFLD_DMAC_ADDR__SIZE 0x00000020
#define CYREG_DMAC_STATUS_DST_ADDR 0x40101018
#define CYREG_DMAC_STATUS_CH_ACT 0x4010101c
#define CYFLD_DMAC_CH__OFFSET 0x00000000
#define CYFLD_DMAC_CH__SIZE 0x00000008
#define CYREG_DMAC_CH_CTL0 0x40101080
#define CYREG_DMAC_CH_CTL1 0x40101084
#define CYREG_DMAC_CH_CTL2 0x40101088
#define CYREG_DMAC_CH_CTL3 0x4010108c
#define CYREG_DMAC_CH_CTL4 0x40101090
#define CYREG_DMAC_CH_CTL5 0x40101094
#define CYREG_DMAC_CH_CTL6 0x40101098
#define CYREG_DMAC_CH_CTL7 0x4010109c
#define CYREG_DMAC_INTR 0x401017f0
#define CYREG_DMAC_INTR_SET 0x401017f4
#define CYREG_DMAC_INTR_MASK 0x401017f8
#define CYREG_DMAC_INTR_MASKED 0x401017fc
#define CYDEV_DMAC_DESCR0_BASE 0x40101800
#define CYDEV_DMAC_DESCR0_SIZE 0x00000020
#define CYREG_DMAC_DESCR0_PING_SRC 0x40101800
#define CYFLD_DMAC_DESCR_ADDR__OFFSET 0x00000000
#define CYFLD_DMAC_DESCR_ADDR__SIZE 0x00000020
#define CYREG_DMAC_DESCR0_PING_DST 0x40101804
#define CYREG_DMAC_DESCR0_PING_CTL 0x40101808
#define CYFLD_DMAC_DESCR_DATA_NR__OFFSET 0x00000000
#define CYFLD_DMAC_DESCR_DATA_NR__SIZE 0x00000010
#define CYFLD_DMAC_DESCR_DATA_SIZE__OFFSET 0x00000010
#define CYFLD_DMAC_DESCR_DATA_SIZE__SIZE 0x00000002
#define CYFLD_DMAC_DESCR_DST_TRANSFER_SIZE__OFFSET 0x00000014
#define CYFLD_DMAC_DESCR_DST_TRANSFER_SIZE__SIZE 0x00000001
#define CYFLD_DMAC_DESCR_DST_ADDR_INCR__OFFSET 0x00000015
#define CYFLD_DMAC_DESCR_DST_ADDR_INCR__SIZE 0x00000001
#define CYFLD_DMAC_DESCR_SRC_TRANSFER_SIZE__OFFSET 0x00000016
#define CYFLD_DMAC_DESCR_SRC_TRANSFER_SIZE__SIZE 0x00000001
#define CYFLD_DMAC_DESCR_SRC_ADDR_INCR__OFFSET 0x00000017
#define CYFLD_DMAC_DESCR_SRC_ADDR_INCR__SIZE 0x00000001
#define CYFLD_DMAC_DESCR_WAIT_FOR_DEACT__OFFSET 0x00000018
#define CYFLD_DMAC_DESCR_WAIT_FOR_DEACT__SIZE 0x00000002
#define CYFLD_DMAC_DESCR_INV_DESCR__OFFSET 0x0000001a
#define CYFLD_DMAC_DESCR_INV_DESCR__SIZE 0x00000001
#define CYFLD_DMAC_DESCR_SET_CAUSE__OFFSET 0x0000001b
#define CYFLD_DMAC_DESCR_SET_CAUSE__SIZE 0x00000001
#define CYFLD_DMAC_DESCR_PREEMPTABLE__OFFSET 0x0000001c
#define CYFLD_DMAC_DESCR_PREEMPTABLE__SIZE 0x00000001
#define CYFLD_DMAC_DESCR_FLIPPING__OFFSET 0x0000001d
#define CYFLD_DMAC_DESCR_FLIPPING__SIZE 0x00000001
#define CYFLD_DMAC_DESCR_OPCODE__OFFSET 0x0000001e
#define CYFLD_DMAC_DESCR_OPCODE__SIZE 0x00000002
#define CYREG_DMAC_DESCR0_PING_STATUS 0x4010180c
#define CYFLD_DMAC_DESCR_CURR_DATA_NR__OFFSET 0x00000000
#define CYFLD_DMAC_DESCR_CURR_DATA_NR__SIZE 0x00000010
#define CYFLD_DMAC_DESCR_RESPONSE__OFFSET 0x00000010
#define CYFLD_DMAC_DESCR_RESPONSE__SIZE 0x00000003
#define CYFLD_DMAC_DESCR_VALID__OFFSET 0x0000001f
#define CYFLD_DMAC_DESCR_VALID__SIZE 0x00000001
#define CYREG_DMAC_DESCR0_PONG_SRC 0x40101810
#define CYREG_DMAC_DESCR0_PONG_DST 0x40101814
#define CYREG_DMAC_DESCR0_PONG_CTL 0x40101818
#define CYREG_DMAC_DESCR0_PONG_STATUS 0x4010181c
#define CYDEV_DMAC_DESCR1_BASE 0x40101820
#define CYDEV_DMAC_DESCR1_SIZE 0x00000020
#define CYREG_DMAC_DESCR1_PING_SRC 0x40101820
#define CYREG_DMAC_DESCR1_PING_DST 0x40101824
#define CYREG_DMAC_DESCR1_PING_CTL 0x40101828
#define CYREG_DMAC_DESCR1_PING_STATUS 0x4010182c
#define CYREG_DMAC_DESCR1_PONG_SRC 0x40101830
#define CYREG_DMAC_DESCR1_PONG_DST 0x40101834
#define CYREG_DMAC_DESCR1_PONG_CTL 0x40101838
#define CYREG_DMAC_DESCR1_PONG_STATUS 0x4010183c
#define CYDEV_DMAC_DESCR2_BASE 0x40101840
#define CYDEV_DMAC_DESCR2_SIZE 0x00000020
#define CYREG_DMAC_DESCR2_PING_SRC 0x40101840
#define CYREG_DMAC_DESCR2_PING_DST 0x40101844
#define CYREG_DMAC_DESCR2_PING_CTL 0x40101848
#define CYREG_DMAC_DESCR2_PING_STATUS 0x4010184c
#define CYREG_DMAC_DESCR2_PONG_SRC 0x40101850
#define CYREG_DMAC_DESCR2_PONG_DST 0x40101854
#define CYREG_DMAC_DESCR2_PONG_CTL 0x40101858
#define CYREG_DMAC_DESCR2_PONG_STATUS 0x4010185c
#define CYDEV_DMAC_DESCR3_BASE 0x40101860
#define CYDEV_DMAC_DESCR3_SIZE 0x00000020
#define CYREG_DMAC_DESCR3_PING_SRC 0x40101860
#define CYREG_DMAC_DESCR3_PING_DST 0x40101864
#define CYREG_DMAC_DESCR3_PING_CTL 0x40101868
#define CYREG_DMAC_DESCR3_PING_STATUS 0x4010186c
#define CYREG_DMAC_DESCR3_PONG_SRC 0x40101870
#define CYREG_DMAC_DESCR3_PONG_DST 0x40101874
#define CYREG_DMAC_DESCR3_PONG_CTL 0x40101878
#define CYREG_DMAC_DESCR3_PONG_STATUS 0x4010187c
#define CYDEV_DMAC_DESCR4_BASE 0x40101880
#define CYDEV_DMAC_DESCR4_SIZE 0x00000020
#define CYREG_DMAC_DESCR4_PING_SRC 0x40101880
#define CYREG_DMAC_DESCR4_PING_DST 0x40101884
#define CYREG_DMAC_DESCR4_PING_CTL 0x40101888
#define CYREG_DMAC_DESCR4_PING_STATUS 0x4010188c
#define CYREG_DMAC_DESCR4_PONG_SRC 0x40101890
#define CYREG_DMAC_DESCR4_PONG_DST 0x40101894
#define CYREG_DMAC_DESCR4_PONG_CTL 0x40101898
#define CYREG_DMAC_DESCR4_PONG_STATUS 0x4010189c
#define CYDEV_DMAC_DESCR5_BASE 0x401018a0
#define CYDEV_DMAC_DESCR5_SIZE 0x00000020
#define CYREG_DMAC_DESCR5_PING_SRC 0x401018a0
#define CYREG_DMAC_DESCR5_PING_DST 0x401018a4
#define CYREG_DMAC_DESCR5_PING_CTL 0x401018a8
#define CYREG_DMAC_DESCR5_PING_STATUS 0x401018ac
#define CYREG_DMAC_DESCR5_PONG_SRC 0x401018b0
#define CYREG_DMAC_DESCR5_PONG_DST 0x401018b4
#define CYREG_DMAC_DESCR5_PONG_CTL 0x401018b8
#define CYREG_DMAC_DESCR5_PONG_STATUS 0x401018bc
#define CYDEV_DMAC_DESCR6_BASE 0x401018c0
#define CYDEV_DMAC_DESCR6_SIZE 0x00000020
#define CYREG_DMAC_DESCR6_PING_SRC 0x401018c0
#define CYREG_DMAC_DESCR6_PING_DST 0x401018c4
#define CYREG_DMAC_DESCR6_PING_CTL 0x401018c8
#define CYREG_DMAC_DESCR6_PING_STATUS 0x401018cc
#define CYREG_DMAC_DESCR6_PONG_SRC 0x401018d0
#define CYREG_DMAC_DESCR6_PONG_DST 0x401018d4
#define CYREG_DMAC_DESCR6_PONG_CTL 0x401018d8
#define CYREG_DMAC_DESCR6_PONG_STATUS 0x401018dc
#define CYDEV_DMAC_DESCR7_BASE 0x401018e0
#define CYDEV_DMAC_DESCR7_SIZE 0x00000020
#define CYREG_DMAC_DESCR7_PING_SRC 0x401018e0
#define CYREG_DMAC_DESCR7_PING_DST 0x401018e4
#define CYREG_DMAC_DESCR7_PING_CTL 0x401018e8
#define CYREG_DMAC_DESCR7_PING_STATUS 0x401018ec
#define CYREG_DMAC_DESCR7_PONG_SRC 0x401018f0
#define CYREG_DMAC_DESCR7_PONG_DST 0x401018f4
#define CYREG_DMAC_DESCR7_PONG_CTL 0x401018f8
#define CYREG_DMAC_DESCR7_PONG_STATUS 0x401018fc
#define CYDEV_SPCIF_BASE 0x40110000
#define CYDEV_SPCIF_SIZE 0x00010000
#define CYREG_SPCIF_GEOMETRY 0x40110000
#define CYFLD_SPCIF_FLASH__OFFSET 0x00000000
#define CYFLD_SPCIF_FLASH__SIZE 0x0000000e
#define CYFLD_SPCIF_SFLASH__OFFSET 0x0000000e
#define CYFLD_SPCIF_SFLASH__SIZE 0x00000006
#define CYFLD_SPCIF_NUM_FLASH__OFFSET 0x00000014
#define CYFLD_SPCIF_NUM_FLASH__SIZE 0x00000002
#define CYFLD_SPCIF_FLASH_ROW__OFFSET 0x00000016
#define CYFLD_SPCIF_FLASH_ROW__SIZE 0x00000002
#define CYFLD_SPCIF_DE_CPD_LP__OFFSET 0x0000001f
#define CYFLD_SPCIF_DE_CPD_LP__SIZE 0x00000001
#define CYREG_SPCIF_INTR 0x401107f0
#define CYFLD_SPCIF_TIMER__OFFSET 0x00000000
#define CYFLD_SPCIF_TIMER__SIZE 0x00000001
#define CYREG_SPCIF_INTR_SET 0x401107f4
#define CYREG_SPCIF_INTR_MASK 0x401107f8
#define CYREG_SPCIF_INTR_MASKED 0x401107fc
#define CYDEV_CTB0_BASE 0x40300000
#define CYDEV_CTB0_SIZE 0x00010000
#define CYREG_CTB0_CTB_CTRL 0x40300000
#define CYFLD_CTB_SPARE__OFFSET 0x00000010
#define CYFLD_CTB_SPARE__SIZE 0x00000004
#define CYFLD_CTB_DEEPSLEEP_ON__OFFSET 0x0000001e
#define CYFLD_CTB_DEEPSLEEP_ON__SIZE 0x00000001
#define CYFLD_CTB_ENABLED__OFFSET 0x0000001f
#define CYFLD_CTB_ENABLED__SIZE 0x00000001
#define CYREG_CTB0_OA_RES0_CTRL 0x40300004
#define CYFLD_CTB_OA0_PWR_MODE__OFFSET 0x00000000
#define CYFLD_CTB_OA0_PWR_MODE__SIZE 0x00000002
#define CYVAL_CTB_OA0_PWR_MODE_OFF 0x00000000
#define CYVAL_CTB_OA0_PWR_MODE_LOW 0x00000001
#define CYVAL_CTB_OA0_PWR_MODE_MEDIUM 0x00000002
#define CYVAL_CTB_OA0_PWR_MODE_HIGH 0x00000003
#define CYFLD_CTB_OA0_DRIVE_STR_SEL__OFFSET 0x00000002
#define CYFLD_CTB_OA0_DRIVE_STR_SEL__SIZE 0x00000001
#define CYFLD_CTB_OA0_COMP_EN__OFFSET 0x00000004
#define CYFLD_CTB_OA0_COMP_EN__SIZE 0x00000001
#define CYFLD_CTB_OA0_HYST_EN__OFFSET 0x00000005
#define CYFLD_CTB_OA0_HYST_EN__SIZE 0x00000001
#define CYFLD_CTB_OA0_DSI_BYPASS__OFFSET 0x00000006
#define CYFLD_CTB_OA0_DSI_BYPASS__SIZE 0x00000001
#define CYFLD_CTB_OA0_DSI_LEVEL__OFFSET 0x00000007
#define CYFLD_CTB_OA0_DSI_LEVEL__SIZE 0x00000001
#define CYFLD_CTB_OA0_COMPINT__OFFSET 0x00000008
#define CYFLD_CTB_OA0_COMPINT__SIZE 0x00000002
#define CYVAL_CTB_OA0_COMPINT_DISABLE 0x00000000
#define CYVAL_CTB_OA0_COMPINT_RISING 0x00000001
#define CYVAL_CTB_OA0_COMPINT_FALLING 0x00000002
#define CYVAL_CTB_OA0_COMPINT_BOTH 0x00000003
#define CYFLD_CTB_OA0_PUMP_EN__OFFSET 0x0000000b
#define CYFLD_CTB_OA0_PUMP_EN__SIZE 0x00000001
#define CYFLD_CTB_RES0_TAP__OFFSET 0x00000010
#define CYFLD_CTB_RES0_TAP__SIZE 0x00000004
#define CYFLD_CTB_RES0_SWAP__OFFSET 0x00000014
#define CYFLD_CTB_RES0_SWAP__SIZE 0x00000001
#define CYFLD_CTB_RES0_TAP_OVR__OFFSET 0x00000015
#define CYFLD_CTB_RES0_TAP_OVR__SIZE 0x00000001
#define CYFLD_CTB_C0_FB__OFFSET 0x00000018
#define CYFLD_CTB_C0_FB__SIZE 0x00000004
#define CYFLD_CTB_VALID_SEL0__OFFSET 0x0000001c
#define CYFLD_CTB_VALID_SEL0__SIZE 0x00000003
#define CYFLD_CTB_VALID_SEL0_EN__OFFSET 0x0000001f
#define CYFLD_CTB_VALID_SEL0_EN__SIZE 0x00000001
#define CYREG_CTB0_OA_RES1_CTRL 0x40300008
#define CYFLD_CTB_OA1_PWR_MODE__OFFSET 0x00000000
#define CYFLD_CTB_OA1_PWR_MODE__SIZE 0x00000002
#define CYFLD_CTB_OA1_DRIVE_STR_SEL__OFFSET 0x00000002
#define CYFLD_CTB_OA1_DRIVE_STR_SEL__SIZE 0x00000001
#define CYFLD_CTB_OA1_COMP_EN__OFFSET 0x00000004
#define CYFLD_CTB_OA1_COMP_EN__SIZE 0x00000001
#define CYFLD_CTB_OA1_HYST_EN__OFFSET 0x00000005
#define CYFLD_CTB_OA1_HYST_EN__SIZE 0x00000001
#define CYFLD_CTB_OA1_DSI_BYPASS__OFFSET 0x00000006
#define CYFLD_CTB_OA1_DSI_BYPASS__SIZE 0x00000001
#define CYFLD_CTB_OA1_DSI_LEVEL__OFFSET 0x00000007
#define CYFLD_CTB_OA1_DSI_LEVEL__SIZE 0x00000001
#define CYFLD_CTB_OA1_COMPINT__OFFSET 0x00000008
#define CYFLD_CTB_OA1_COMPINT__SIZE 0x00000002
#define CYVAL_CTB_OA1_COMPINT_DISABLE 0x00000000
#define CYVAL_CTB_OA1_COMPINT_RISING 0x00000001
#define CYVAL_CTB_OA1_COMPINT_FALLING 0x00000002
#define CYVAL_CTB_OA1_COMPINT_BOTH 0x00000003
#define CYFLD_CTB_OA1_PUMP_EN__OFFSET 0x0000000b
#define CYFLD_CTB_OA1_PUMP_EN__SIZE 0x00000001
#define CYFLD_CTB_RES1_TAP__OFFSET 0x00000010
#define CYFLD_CTB_RES1_TAP__SIZE 0x00000004
#define CYFLD_CTB_RES1_SWAP__OFFSET 0x00000014
#define CYFLD_CTB_RES1_SWAP__SIZE 0x00000001
#define CYFLD_CTB_RES1_TAP_OVR__OFFSET 0x00000015
#define CYFLD_CTB_RES1_TAP_OVR__SIZE 0x00000001
#define CYFLD_CTB_C1_FB__OFFSET 0x00000018
#define CYFLD_CTB_C1_FB__SIZE 0x00000004
#define CYFLD_CTB_VALID_SEL1__OFFSET 0x0000001c
#define CYFLD_CTB_VALID_SEL1__SIZE 0x00000003
#define CYFLD_CTB_VALID_SEL1_EN__OFFSET 0x0000001f
#define CYFLD_CTB_VALID_SEL1_EN__SIZE 0x00000001
#define CYREG_CTB0_COMP_STAT 0x4030000c
#define CYFLD_CTB_OA0_COMP__OFFSET 0x00000000
#define CYFLD_CTB_OA0_COMP__SIZE 0x00000001
#define CYFLD_CTB_OA1_COMP__OFFSET 0x00000010
#define CYFLD_CTB_OA1_COMP__SIZE 0x00000001
#define CYREG_CTB0_INTR 0x40300020
#define CYFLD_CTB_COMP0__OFFSET 0x00000000
#define CYFLD_CTB_COMP0__SIZE 0x00000001
#define CYFLD_CTB_COMP1__OFFSET 0x00000001
#define CYFLD_CTB_COMP1__SIZE 0x00000001
#define CYREG_CTB0_INTR_SET 0x40300024
#define CYFLD_CTB_COMP0_SET__OFFSET 0x00000000
#define CYFLD_CTB_COMP0_SET__SIZE 0x00000001
#define CYFLD_CTB_COMP1_SET__OFFSET 0x00000001
#define CYFLD_CTB_COMP1_SET__SIZE 0x00000001
#define CYREG_CTB0_INTR_MASK 0x40300028
#define CYFLD_CTB_COMP0_MASK__OFFSET 0x00000000
#define CYFLD_CTB_COMP0_MASK__SIZE 0x00000001
#define CYFLD_CTB_COMP1_MASK__OFFSET 0x00000001
#define CYFLD_CTB_COMP1_MASK__SIZE 0x00000001
#define CYREG_CTB0_INTR_MASKED 0x4030002c
#define CYFLD_CTB_COMP0_MASKED__OFFSET 0x00000000
#define CYFLD_CTB_COMP0_MASKED__SIZE 0x00000001
#define CYFLD_CTB_COMP1_MASKED__OFFSET 0x00000001
#define CYFLD_CTB_COMP1_MASKED__SIZE 0x00000001
#define CYREG_CTB0_OA0_SW 0x40300080
#define CYFLD_CTB_OA0P_A00__OFFSET 0x00000000
#define CYFLD_CTB_OA0P_A00__SIZE 0x00000001
#define CYFLD_CTB_OA0P_A10__OFFSET 0x00000001
#define CYFLD_CTB_OA0P_A10__SIZE 0x00000001
#define CYFLD_CTB_OA0P_A20__OFFSET 0x00000002
#define CYFLD_CTB_OA0P_A20__SIZE 0x00000001
#define CYFLD_CTB_OA0P_A30__OFFSET 0x00000003
#define CYFLD_CTB_OA0P_A30__SIZE 0x00000001
#define CYFLD_CTB_OA0P_A40__OFFSET 0x00000004
#define CYFLD_CTB_OA0P_A40__SIZE 0x00000001
#define CYFLD_CTB_OA0P_A50__OFFSET 0x00000005
#define CYFLD_CTB_OA0P_A50__SIZE 0x00000001
#define CYFLD_CTB_OA0P_A60__OFFSET 0x00000006
#define CYFLD_CTB_OA0P_A60__SIZE 0x00000001
#define CYFLD_CTB_OA0P_A70__OFFSET 0x00000007
#define CYFLD_CTB_OA0P_A70__SIZE 0x00000001
#define CYFLD_CTB_OA0P_A80__OFFSET 0x00000008
#define CYFLD_CTB_OA0P_A80__SIZE 0x00000001
#define CYFLD_CTB_OA0P_A90__OFFSET 0x00000009
#define CYFLD_CTB_OA0P_A90__SIZE 0x00000001
#define CYFLD_CTB_OA0M_A11__OFFSET 0x0000000b
#define CYFLD_CTB_OA0M_A11__SIZE 0x00000001
#define CYFLD_CTB_OA0M_A31__OFFSET 0x0000000d
#define CYFLD_CTB_OA0M_A31__SIZE 0x00000001
#define CYFLD_CTB_OA0M_A41__OFFSET 0x0000000e
#define CYFLD_CTB_OA0M_A41__SIZE 0x00000001
#define CYFLD_CTB_OA0M_A51__OFFSET 0x0000000f
#define CYFLD_CTB_OA0M_A51__SIZE 0x00000001
#define CYFLD_CTB_OA0M_A61__OFFSET 0x00000010
#define CYFLD_CTB_OA0M_A61__SIZE 0x00000001
#define CYFLD_CTB_OA0M_A71__OFFSET 0x00000011
#define CYFLD_CTB_OA0M_A71__SIZE 0x00000001
#define CYFLD_CTB_OA0M_A81__OFFSET 0x00000012
#define CYFLD_CTB_OA0M_A81__SIZE 0x00000001
#define CYFLD_CTB_OA0M_A91__OFFSET 0x00000013
#define CYFLD_CTB_OA0M_A91__SIZE 0x00000001
#define CYFLD_CTB_OA0O_D31__OFFSET 0x00000014
#define CYFLD_CTB_OA0O_D31__SIZE 0x00000001
#define CYFLD_CTB_OA0O_D51__OFFSET 0x00000015
#define CYFLD_CTB_OA0O_D51__SIZE 0x00000001
#define CYFLD_CTB_OA0O_D71__OFFSET 0x00000016
#define CYFLD_CTB_OA0O_D71__SIZE 0x00000001
#define CYFLD_CTB_OA0O_D81__OFFSET 0x00000017
#define CYFLD_CTB_OA0O_D81__SIZE 0x00000001
#define CYFLD_CTB_RES0_R01__OFFSET 0x00000018
#define CYFLD_CTB_RES0_R01__SIZE 0x00000001
#define CYFLD_CTB_RES0_R11__OFFSET 0x00000019
#define CYFLD_CTB_RES0_R11__SIZE 0x00000001
#define CYFLD_CTB_RES0_R31__OFFSET 0x0000001a
#define CYFLD_CTB_RES0_R31__SIZE 0x00000001
#define CYFLD_CTB_RES0_R41__OFFSET 0x0000001b
#define CYFLD_CTB_RES0_R41__SIZE 0x00000001
#define CYFLD_CTB_RES0_R61__OFFSET 0x0000001c
#define CYFLD_CTB_RES0_R61__SIZE 0x00000001
#define CYFLD_CTB_RES0_R71__OFFSET 0x0000001d
#define CYFLD_CTB_RES0_R71__SIZE 0x00000001
#define CYFLD_CTB_RES0_R81__OFFSET 0x0000001e
#define CYFLD_CTB_RES0_R81__SIZE 0x00000001
#define CYREG_CTB0_OA0_SW_CLEAR 0x40300084
#define CYREG_CTB0_OA1_SW 0x40300088
#define CYFLD_CTB_OA1P_A03__OFFSET 0x00000000
#define CYFLD_CTB_OA1P_A03__SIZE 0x00000001
#define CYFLD_CTB_OA1P_A13__OFFSET 0x00000001
#define CYFLD_CTB_OA1P_A13__SIZE 0x00000001
#define CYFLD_CTB_OA1P_A23__OFFSET 0x00000002
#define CYFLD_CTB_OA1P_A23__SIZE 0x00000001
#define CYFLD_CTB_OA1P_A33__OFFSET 0x00000003
#define CYFLD_CTB_OA1P_A33__SIZE 0x00000001
#define CYFLD_CTB_OA1P_A43__OFFSET 0x00000004
#define CYFLD_CTB_OA1P_A43__SIZE 0x00000001
#define CYFLD_CTB_OA1P_A53__OFFSET 0x00000005
#define CYFLD_CTB_OA1P_A53__SIZE 0x00000001
#define CYFLD_CTB_OA1P_A63__OFFSET 0x00000006
#define CYFLD_CTB_OA1P_A63__SIZE 0x00000001
#define CYFLD_CTB_OA1P_A73__OFFSET 0x00000007
#define CYFLD_CTB_OA1P_A73__SIZE 0x00000001
#define CYFLD_CTB_OA1P_A83__OFFSET 0x00000008
#define CYFLD_CTB_OA1P_A83__SIZE 0x00000001
#define CYFLD_CTB_OA1P_A93__OFFSET 0x00000009
#define CYFLD_CTB_OA1P_A93__SIZE 0x00000001
#define CYFLD_CTB_OA1M_A22__OFFSET 0x0000000c
#define CYFLD_CTB_OA1M_A22__SIZE 0x00000001
#define CYFLD_CTB_OA1M_A32__OFFSET 0x0000000d
#define CYFLD_CTB_OA1M_A32__SIZE 0x00000001
#define CYFLD_CTB_OA1M_A42__OFFSET 0x0000000e
#define CYFLD_CTB_OA1M_A42__SIZE 0x00000001
#define CYFLD_CTB_OA1M_A52__OFFSET 0x0000000f
#define CYFLD_CTB_OA1M_A52__SIZE 0x00000001
#define CYFLD_CTB_OA1M_A62__OFFSET 0x00000010
#define CYFLD_CTB_OA1M_A62__SIZE 0x00000001
#define CYFLD_CTB_OA1M_A72__OFFSET 0x00000011
#define CYFLD_CTB_OA1M_A72__SIZE 0x00000001
#define CYFLD_CTB_OA1M_A82__OFFSET 0x00000012
#define CYFLD_CTB_OA1M_A82__SIZE 0x00000001
#define CYFLD_CTB_OA1M_A92__OFFSET 0x00000013
#define CYFLD_CTB_OA1M_A92__SIZE 0x00000001
#define CYFLD_CTB_OA1O_D42__OFFSET 0x00000014
#define CYFLD_CTB_OA1O_D42__SIZE 0x00000001
#define CYFLD_CTB_OA1O_D52__OFFSET 0x00000015
#define CYFLD_CTB_OA1O_D52__SIZE 0x00000001
#define CYFLD_CTB_OA1O_D62__OFFSET 0x00000016
#define CYFLD_CTB_OA1O_D62__SIZE 0x00000001
#define CYFLD_CTB_OA1O_D72__OFFSET 0x00000017
#define CYFLD_CTB_OA1O_D72__SIZE 0x00000001
#define CYFLD_CTB_OA1O_D82__OFFSET 0x00000018
#define CYFLD_CTB_OA1O_D82__SIZE 0x00000001
#define CYFLD_CTB_RES1_R02__OFFSET 0x00000019
#define CYFLD_CTB_RES1_R02__SIZE 0x00000001
#define CYFLD_CTB_RES1_R32__OFFSET 0x0000001a
#define CYFLD_CTB_RES1_R32__SIZE 0x00000001
#define CYFLD_CTB_RES1_R52__OFFSET 0x0000001b
#define CYFLD_CTB_RES1_R52__SIZE 0x00000001
#define CYFLD_CTB_RES1_R62__OFFSET 0x0000001c
#define CYFLD_CTB_RES1_R62__SIZE 0x00000001
#define CYFLD_CTB_RES1_R72__OFFSET 0x0000001d
#define CYFLD_CTB_RES1_R72__SIZE 0x00000001
#define CYFLD_CTB_RES1_R82__OFFSET 0x0000001e
#define CYFLD_CTB_RES1_R82__SIZE 0x00000001
#define CYFLD_CTB_RES1_R92__OFFSET 0x0000001f
#define CYFLD_CTB_RES1_R92__SIZE 0x00000001
#define CYREG_CTB0_OA1_SW_CLEAR 0x4030008c
#define CYREG_CTB0_CTBBUS_SW 0x40300090
#define CYFLD_CTB_CB0_P00__OFFSET 0x00000000
#define CYFLD_CTB_CB0_P00__SIZE 0x00000001
#define CYFLD_CTB_CB0_P01__OFFSET 0x00000001
#define CYFLD_CTB_CB0_P01__SIZE 0x00000001
#define CYFLD_CTB_CB0_P02__OFFSET 0x00000002
#define CYFLD_CTB_CB0_P02__SIZE 0x00000001
#define CYFLD_CTB_CB0_P03__OFFSET 0x00000003
#define CYFLD_CTB_CB0_P03__SIZE 0x00000001
#define CYFLD_CTB_CB0_P04__OFFSET 0x00000004
#define CYFLD_CTB_CB0_P04__SIZE 0x00000001
#define CYFLD_CTB_CB0_P05__OFFSET 0x00000005
#define CYFLD_CTB_CB0_P05__SIZE 0x00000001
#define CYFLD_CTB_CB0_P06__OFFSET 0x00000006
#define CYFLD_CTB_CB0_P06__SIZE 0x00000001
#define CYFLD_CTB_CB0_P07__OFFSET 0x00000007
#define CYFLD_CTB_CB0_P07__SIZE 0x00000001
#define CYFLD_CTB_CB1_P11__OFFSET 0x00000008
#define CYFLD_CTB_CB1_P11__SIZE 0x00000001
#define CYFLD_CTB_CB1_P13__OFFSET 0x00000009
#define CYFLD_CTB_CB1_P13__SIZE 0x00000001
#define CYFLD_CTB_CB1_P15__OFFSET 0x0000000a
#define CYFLD_CTB_CB1_P15__SIZE 0x00000001
#define CYFLD_CTB_CB1_P17__OFFSET 0x0000000b
#define CYFLD_CTB_CB1_P17__SIZE 0x00000001
#define CYFLD_CTB_CB2_P20__OFFSET 0x0000000c
#define CYFLD_CTB_CB2_P20__SIZE 0x00000001
#define CYFLD_CTB_CB2_P22__OFFSET 0x0000000d
#define CYFLD_CTB_CB2_P22__SIZE 0x00000001
#define CYFLD_CTB_CB2_P24__OFFSET 0x0000000e
#define CYFLD_CTB_CB2_P24__SIZE 0x00000001
#define CYFLD_CTB_CB2_P26__OFFSET 0x0000000f
#define CYFLD_CTB_CB2_P26__SIZE 0x00000001
#define CYFLD_CTB_CB3_P31__OFFSET 0x00000010
#define CYFLD_CTB_CB3_P31__SIZE 0x00000001
#define CYFLD_CTB_CB3_P33__OFFSET 0x00000011
#define CYFLD_CTB_CB3_P33__SIZE 0x00000001
#define CYFLD_CTB_CB3_P35__OFFSET 0x00000012
#define CYFLD_CTB_CB3_P35__SIZE 0x00000001
#define CYFLD_CTB_CB3_P37__OFFSET 0x00000013
#define CYFLD_CTB_CB3_P37__SIZE 0x00000001
#define CYFLD_CTB_CB0_G33__OFFSET 0x00000014
#define CYFLD_CTB_CB0_G33__SIZE 0x00000001
#define CYFLD_CTB_CB1_G43__OFFSET 0x00000015
#define CYFLD_CTB_CB1_G43__SIZE 0x00000001
#define CYFLD_CTB_CB2_G53__OFFSET 0x00000016
#define CYFLD_CTB_CB2_G53__SIZE 0x00000001
#define CYFLD_CTB_CB3_G63__OFFSET 0x00000017
#define CYFLD_CTB_CB3_G63__SIZE 0x00000001
#define CYFLD_CTB_CB0_G32__OFFSET 0x00000018
#define CYFLD_CTB_CB0_G32__SIZE 0x00000001
#define CYFLD_CTB_CB1_G41__OFFSET 0x00000019
#define CYFLD_CTB_CB1_G41__SIZE 0x00000001
#define CYFLD_CTB_CB2_G52__OFFSET 0x0000001a
#define CYFLD_CTB_CB2_G52__SIZE 0x00000001
#define CYFLD_CTB_CB3_G61__OFFSET 0x0000001b
#define CYFLD_CTB_CB3_G61__SIZE 0x00000001
#define CYFLD_CTB_CB2_G50__OFFSET 0x0000001c
#define CYFLD_CTB_CB2_G50__SIZE 0x00000001
#define CYREG_CTB0_CTBBUS_SW_CLEAR 0x40300094
#define CYREG_CTB0_CTB_SW_HW_CTRL 0x403000c0
#define CYFLD_CTB_P0_HW_CTRL01__OFFSET 0x00000000
#define CYFLD_CTB_P0_HW_CTRL01__SIZE 0x00000001
#define CYFLD_CTB_P1_HW_CTRL01__OFFSET 0x00000001
#define CYFLD_CTB_P1_HW_CTRL01__SIZE 0x00000001
#define CYFLD_CTB_P2_HW_CTRL01__OFFSET 0x00000002
#define CYFLD_CTB_P2_HW_CTRL01__SIZE 0x00000001
#define CYFLD_CTB_P3_HW_CTRL01__OFFSET 0x00000003
#define CYFLD_CTB_P3_HW_CTRL01__SIZE 0x00000001
#define CYFLD_CTB_P4_HW_CTRL01__OFFSET 0x00000004
#define CYFLD_CTB_P4_HW_CTRL01__SIZE 0x00000001
#define CYFLD_CTB_P5_HW_CTRL01__OFFSET 0x00000005
#define CYFLD_CTB_P5_HW_CTRL01__SIZE 0x00000001
#define CYFLD_CTB_P6_HW_CTRL01__OFFSET 0x00000006
#define CYFLD_CTB_P6_HW_CTRL01__SIZE 0x00000001
#define CYFLD_CTB_P7_HW_CTRL01__OFFSET 0x00000007
#define CYFLD_CTB_P7_HW_CTRL01__SIZE 0x00000001
#define CYFLD_CTB_P0_HW_CTRL23__OFFSET 0x00000008
#define CYFLD_CTB_P0_HW_CTRL23__SIZE 0x00000001
#define CYFLD_CTB_P1_HW_CTRL23__OFFSET 0x00000009
#define CYFLD_CTB_P1_HW_CTRL23__SIZE 0x00000001
#define CYFLD_CTB_P2_HW_CTRL23__OFFSET 0x0000000a
#define CYFLD_CTB_P2_HW_CTRL23__SIZE 0x00000001
#define CYFLD_CTB_P3_HW_CTRL23__OFFSET 0x0000000b
#define CYFLD_CTB_P3_HW_CTRL23__SIZE 0x00000001
#define CYFLD_CTB_P4_HW_CTRL23__OFFSET 0x0000000c
#define CYFLD_CTB_P4_HW_CTRL23__SIZE 0x00000001
#define CYFLD_CTB_P5_HW_CTRL23__OFFSET 0x0000000d
#define CYFLD_CTB_P5_HW_CTRL23__SIZE 0x00000001
#define CYFLD_CTB_P6_HW_CTRL23__OFFSET 0x0000000e
#define CYFLD_CTB_P6_HW_CTRL23__SIZE 0x00000001
#define CYFLD_CTB_P7_HW_CTRL23__OFFSET 0x0000000f
#define CYFLD_CTB_P7_HW_CTRL23__SIZE 0x00000001
#define CYFLD_CTB_SARBUS0_HW_CTRL__OFFSET 0x00000010
#define CYFLD_CTB_SARBUS0_HW_CTRL__SIZE 0x00000001
#define CYFLD_CTB_SARBUS1_HW_CTRL__OFFSET 0x00000011
#define CYFLD_CTB_SARBUS1_HW_CTRL__SIZE 0x00000001
#define CYREG_CTB0_CTB_SW_STATUS 0x403000c4
#define CYFLD_CTB_CB0_P00_STAT__OFFSET 0x00000000
#define CYFLD_CTB_CB0_P00_STAT__SIZE 0x00000001
#define CYFLD_CTB_CB0_P01_STAT__OFFSET 0x00000001
#define CYFLD_CTB_CB0_P01_STAT__SIZE 0x00000001
#define CYFLD_CTB_CB0_P02_STAT__OFFSET 0x00000002
#define CYFLD_CTB_CB0_P02_STAT__SIZE 0x00000001
#define CYFLD_CTB_CB0_P03_STAT__OFFSET 0x00000003
#define CYFLD_CTB_CB0_P03_STAT__SIZE 0x00000001
#define CYFLD_CTB_CB0_P04_STAT__OFFSET 0x00000004
#define CYFLD_CTB_CB0_P04_STAT__SIZE 0x00000001
#define CYFLD_CTB_CB0_P05_STAT__OFFSET 0x00000005
#define CYFLD_CTB_CB0_P05_STAT__SIZE 0x00000001
#define CYFLD_CTB_CB0_P06_STAT__OFFSET 0x00000006
#define CYFLD_CTB_CB0_P06_STAT__SIZE 0x00000001
#define CYFLD_CTB_CB0_P07_STAT__OFFSET 0x00000007
#define CYFLD_CTB_CB0_P07_STAT__SIZE 0x00000001
#define CYFLD_CTB_CB1_P11_STAT__OFFSET 0x00000008
#define CYFLD_CTB_CB1_P11_STAT__SIZE 0x00000001
#define CYFLD_CTB_CB1_P13_STAT__OFFSET 0x00000009
#define CYFLD_CTB_CB1_P13_STAT__SIZE 0x00000001
#define CYFLD_CTB_CB1_P15_STAT__OFFSET 0x0000000a
#define CYFLD_CTB_CB1_P15_STAT__SIZE 0x00000001
#define CYFLD_CTB_CB1_P17_STAT__OFFSET 0x0000000b
#define CYFLD_CTB_CB1_P17_STAT__SIZE 0x00000001
#define CYFLD_CTB_CB2_P20_STAT__OFFSET 0x0000000c
#define CYFLD_CTB_CB2_P20_STAT__SIZE 0x00000001
#define CYFLD_CTB_CB2_P22_STAT__OFFSET 0x0000000d
#define CYFLD_CTB_CB2_P22_STAT__SIZE 0x00000001
#define CYFLD_CTB_CB2_P24_STAT__OFFSET 0x0000000e
#define CYFLD_CTB_CB2_P24_STAT__SIZE 0x00000001
#define CYFLD_CTB_CB2_P26_STAT__OFFSET 0x0000000f
#define CYFLD_CTB_CB2_P26_STAT__SIZE 0x00000001
#define CYFLD_CTB_CB3_P31_STAT__OFFSET 0x00000010
#define CYFLD_CTB_CB3_P31_STAT__SIZE 0x00000001
#define CYFLD_CTB_CB3_P33_STAT__OFFSET 0x00000011
#define CYFLD_CTB_CB3_P33_STAT__SIZE 0x00000001
#define CYFLD_CTB_CB3_P35_STAT__OFFSET 0x00000012
#define CYFLD_CTB_CB3_P35_STAT__SIZE 0x00000001
#define CYFLD_CTB_CB3_P37_STAT__OFFSET 0x00000013
#define CYFLD_CTB_CB3_P37_STAT__SIZE 0x00000001
#define CYFLD_CTB_CB0_G33_STAT__OFFSET 0x00000014
#define CYFLD_CTB_CB0_G33_STAT__SIZE 0x00000001
#define CYFLD_CTB_CB1_G43_STAT__OFFSET 0x00000015
#define CYFLD_CTB_CB1_G43_STAT__SIZE 0x00000001
#define CYFLD_CTB_CB2_G53_STAT__OFFSET 0x00000016
#define CYFLD_CTB_CB2_G53_STAT__SIZE 0x00000001
#define CYFLD_CTB_CB3_G63_STAT__OFFSET 0x00000017
#define CYFLD_CTB_CB3_G63_STAT__SIZE 0x00000001
#define CYFLD_CTB_CB0_G32_STAT__OFFSET 0x00000018
#define CYFLD_CTB_CB0_G32_STAT__SIZE 0x00000001
#define CYFLD_CTB_CB1_G41_STAT__OFFSET 0x00000019
#define CYFLD_CTB_CB1_G41_STAT__SIZE 0x00000001
#define CYFLD_CTB_CB2_G52_STAT__OFFSET 0x0000001a
#define CYFLD_CTB_CB2_G52_STAT__SIZE 0x00000001
#define CYFLD_CTB_CB3_G61_STAT__OFFSET 0x0000001b
#define CYFLD_CTB_CB3_G61_STAT__SIZE 0x00000001
#define CYFLD_CTB_OA0O_D51_STAT__OFFSET 0x0000001c
#define CYFLD_CTB_OA0O_D51_STAT__SIZE 0x00000001
#define CYFLD_CTB_OA1O_D52_STAT__OFFSET 0x0000001d
#define CYFLD_CTB_OA1O_D52_STAT__SIZE 0x00000001
#define CYFLD_CTB_OA1O_D62_STAT__OFFSET 0x0000001e
#define CYFLD_CTB_OA1O_D62_STAT__SIZE 0x00000001
#define CYREG_CTB0_OA0_OFFSET_TRIM 0x40300f00
#define CYFLD_CTB_OA0_OFFSET_TRIM__OFFSET 0x00000000
#define CYFLD_CTB_OA0_OFFSET_TRIM__SIZE 0x00000006
#define CYREG_CTB0_OA0_SLOPE_OFFSET_TRIM 0x40300f04
#define CYFLD_CTB_OA0_SLOPE_OFFSET_TRIM__OFFSET 0x00000000
#define CYFLD_CTB_OA0_SLOPE_OFFSET_TRIM__SIZE 0x00000006
#define CYREG_CTB0_OA0_COMP_TRIM 0x40300f08
#define CYFLD_CTB_OA0_COMP_TRIM__OFFSET 0x00000000
#define CYFLD_CTB_OA0_COMP_TRIM__SIZE 0x00000002
#define CYREG_CTB0_OA1_OFFSET_TRIM 0x40300f0c
#define CYFLD_CTB_OA1_OFFSET_TRIM__OFFSET 0x00000000
#define CYFLD_CTB_OA1_OFFSET_TRIM__SIZE 0x00000006
#define CYREG_CTB0_OA1_SLOPE_OFFSET_TRIM 0x40300f10
#define CYFLD_CTB_OA1_SLOPE_OFFSET_TRIM__OFFSET 0x00000000
#define CYFLD_CTB_OA1_SLOPE_OFFSET_TRIM__SIZE 0x00000006
#define CYREG_CTB0_OA1_COMP_TRIM 0x40300f14
#define CYFLD_CTB_OA1_COMP_TRIM__OFFSET 0x00000000
#define CYFLD_CTB_OA1_COMP_TRIM__SIZE 0x00000002
#define CYREG_CTB0_RMP_TRIM 0x40300f18
#define CYFLD_CTB_RMP_TRIM__OFFSET 0x00000000
#define CYFLD_CTB_RMP_TRIM__SIZE 0x00000004
#define CYDEV_CTB1_BASE 0x40310000
#define CYDEV_CTB1_SIZE 0x00010000
#define CYREG_CTB1_CTB_CTRL 0x40310000
#define CYREG_CTB1_OA_RES0_CTRL 0x40310004
#define CYREG_CTB1_OA_RES1_CTRL 0x40310008
#define CYREG_CTB1_COMP_STAT 0x4031000c
#define CYREG_CTB1_INTR 0x40310020
#define CYREG_CTB1_INTR_SET 0x40310024
#define CYREG_CTB1_INTR_MASK 0x40310028
#define CYREG_CTB1_INTR_MASKED 0x4031002c
#define CYREG_CTB1_OA0_SW 0x40310080
#define CYREG_CTB1_OA0_SW_CLEAR 0x40310084
#define CYREG_CTB1_OA1_SW 0x40310088
#define CYREG_CTB1_OA1_SW_CLEAR 0x4031008c
#define CYREG_CTB1_CTBBUS_SW 0x40310090
#define CYREG_CTB1_CTBBUS_SW_CLEAR 0x40310094
#define CYREG_CTB1_CTB_SW_HW_CTRL 0x403100c0
#define CYREG_CTB1_CTB_SW_STATUS 0x403100c4
#define CYREG_CTB1_OA0_OFFSET_TRIM 0x40310f00
#define CYREG_CTB1_OA0_SLOPE_OFFSET_TRIM 0x40310f04
#define CYREG_CTB1_OA0_COMP_TRIM 0x40310f08
#define CYREG_CTB1_OA1_OFFSET_TRIM 0x40310f0c
#define CYREG_CTB1_OA1_SLOPE_OFFSET_TRIM 0x40310f10
#define CYREG_CTB1_OA1_COMP_TRIM 0x40310f14
#define CYREG_CTB1_RMP_TRIM 0x40310f18
#define CYDEV_UAB0_BASE 0x40340000
#define CYDEV_UAB0_SIZE 0x00010000
#define CYREG_UAB0_UAB_CTRL 0x40340000
#define CYFLD_UAB_ENABLED__OFFSET 0x0000001f
#define CYFLD_UAB_ENABLED__SIZE 0x00000001
#define CYREG_UAB0_INTR 0x40340020
#define CYFLD_UAB_COMP0__OFFSET 0x00000000
#define CYFLD_UAB_COMP0__SIZE 0x00000001
#define CYFLD_UAB_VDAC0_EMPTY__OFFSET 0x00000001
#define CYFLD_UAB_VDAC0_EMPTY__SIZE 0x00000001
#define CYFLD_UAB_DC0_RES__OFFSET 0x00000002
#define CYFLD_UAB_DC0_RES__SIZE 0x00000001
#define CYFLD_UAB_COMP1__OFFSET 0x00000010
#define CYFLD_UAB_COMP1__SIZE 0x00000001
#define CYFLD_UAB_VDAC1_EMPTY__OFFSET 0x00000011
#define CYFLD_UAB_VDAC1_EMPTY__SIZE 0x00000001
#define CYFLD_UAB_DC1_RES__OFFSET 0x00000012
#define CYFLD_UAB_DC1_RES__SIZE 0x00000001
#define CYREG_UAB0_INTR_SET 0x40340024
#define CYFLD_UAB_COMP0_SET__OFFSET 0x00000000
#define CYFLD_UAB_COMP0_SET__SIZE 0x00000001
#define CYFLD_UAB_VDAC0_EMPTY_SET__OFFSET 0x00000001
#define CYFLD_UAB_VDAC0_EMPTY_SET__SIZE 0x00000001
#define CYFLD_UAB_DC0_RES_SET__OFFSET 0x00000002
#define CYFLD_UAB_DC0_RES_SET__SIZE 0x00000001
#define CYFLD_UAB_COMP1_SET__OFFSET 0x00000010
#define CYFLD_UAB_COMP1_SET__SIZE 0x00000001
#define CYFLD_UAB_VDAC1_EMPTY_SET__OFFSET 0x00000011
#define CYFLD_UAB_VDAC1_EMPTY_SET__SIZE 0x00000001
#define CYFLD_UAB_DC1_RES_SET__OFFSET 0x00000012
#define CYFLD_UAB_DC1_RES_SET__SIZE 0x00000001
#define CYREG_UAB0_INTR_MASK 0x40340028
#define CYFLD_UAB_COMP0_MASK__OFFSET 0x00000000
#define CYFLD_UAB_COMP0_MASK__SIZE 0x00000001
#define CYFLD_UAB_VDAC0_EMPTY_MASK__OFFSET 0x00000001
#define CYFLD_UAB_VDAC0_EMPTY_MASK__SIZE 0x00000001
#define CYFLD_UAB_DC0_RES_MASK__OFFSET 0x00000002
#define CYFLD_UAB_DC0_RES_MASK__SIZE 0x00000001
#define CYFLD_UAB_COMP1_MASK__OFFSET 0x00000010
#define CYFLD_UAB_COMP1_MASK__SIZE 0x00000001
#define CYFLD_UAB_VDAC1_EMPTY_MASK__OFFSET 0x00000011
#define CYFLD_UAB_VDAC1_EMPTY_MASK__SIZE 0x00000001
#define CYFLD_UAB_DC1_RES_MASK__OFFSET 0x00000012
#define CYFLD_UAB_DC1_RES_MASK__SIZE 0x00000001
#define CYREG_UAB0_INTR_MASKED 0x4034002c
#define CYFLD_UAB_COMP0_MASKED__OFFSET 0x00000000
#define CYFLD_UAB_COMP0_MASKED__SIZE 0x00000001
#define CYFLD_UAB_VDAC0_EMPTY_MASKED__OFFSET 0x00000001
#define CYFLD_UAB_VDAC0_EMPTY_MASKED__SIZE 0x00000001
#define CYFLD_UAB_DC0_RES_MASKED__OFFSET 0x00000002
#define CYFLD_UAB_DC0_RES_MASKED__SIZE 0x00000001
#define CYFLD_UAB_COMP1_MASKED__OFFSET 0x00000010
#define CYFLD_UAB_COMP1_MASKED__SIZE 0x00000001
#define CYFLD_UAB_VDAC1_EMPTY_MASKED__OFFSET 0x00000011
#define CYFLD_UAB_VDAC1_EMPTY_MASKED__SIZE 0x00000001
#define CYFLD_UAB_DC1_RES_MASKED__OFFSET 0x00000012
#define CYFLD_UAB_DC1_RES_MASKED__SIZE 0x00000001
#define CYREG_UAB0_OA0_CTRL 0x40340200
#define CYFLD_UAB_OA0_PWR__OFFSET 0x00000000
#define CYFLD_UAB_OA0_PWR__SIZE 0x00000003
#define CYVAL_UAB_OA0_PWR_OFF 0x00000000
#define CYVAL_UAB_OA0_PWR_LOW 0x00000001
#define CYVAL_UAB_OA0_PWR_MEDIUM 0x00000002
#define CYVAL_UAB_OA0_PWR_HIGH 0x00000003
#define CYFLD_UAB_CMP0_PWR__OFFSET 0x00000008
#define CYFLD_UAB_CMP0_PWR__SIZE 0x00000003
#define CYVAL_UAB_CMP0_PWR_OFF 0x00000000
#define CYVAL_UAB_CMP0_PWR_LOW 0x00000001
#define CYVAL_UAB_CMP0_PWR_MEDIUM 0x00000002
#define CYVAL_UAB_CMP0_PWR_HIGH 0x00000003
#define CYFLD_UAB_CMP0_EDGE__OFFSET 0x0000000c
#define CYFLD_UAB_CMP0_EDGE__SIZE 0x00000002
#define CYVAL_UAB_CMP0_EDGE_DISABLE 0x00000000
#define CYVAL_UAB_CMP0_EDGE_RISING 0x00000001
#define CYVAL_UAB_CMP0_EDGE_FALLING 0x00000002
#define CYVAL_UAB_CMP0_EDGE_BOTH 0x00000003
#define CYFLD_UAB_CMP0_DSI_LEVEL__OFFSET 0x0000000e
#define CYFLD_UAB_CMP0_DSI_LEVEL__SIZE 0x00000001
#define CYFLD_UAB_CTRL0_SPARE__OFFSET 0x0000000f
#define CYFLD_UAB_CTRL0_SPARE__SIZE 0x00000001
#define CYFLD_UAB_REF0_PWR__OFFSET 0x00000010
#define CYFLD_UAB_REF0_PWR__SIZE 0x00000003
#define CYFLD_UAB_REF0_PTS__OFFSET 0x00000013
#define CYFLD_UAB_REF0_PTS__SIZE 0x00000001
#define CYFLD_UAB_AGND0_PWR__OFFSET 0x00000014
#define CYFLD_UAB_AGND0_PWR__SIZE 0x00000003
#define CYFLD_UAB_AGND0_PTS__OFFSET 0x00000017
#define CYFLD_UAB_AGND0_PTS__SIZE 0x00000001
#define CYFLD_UAB_SW_GG__OFFSET 0x00000018
#define CYFLD_UAB_SW_GG__SIZE 0x00000001
#define CYFLD_UAB_SPARE0_EN__OFFSET 0x00000019
#define CYFLD_UAB_SPARE0_EN__SIZE 0x00000001
#define CYFLD_UAB_H0_PWR__OFFSET 0x0000001e
#define CYFLD_UAB_H0_PWR__SIZE 0x00000002
#define CYVAL_UAB_H0_PWR_NORMAL 0x00000000
#define CYVAL_UAB_H0_PWR_ULTRA_LOW 0x00000001
#define CYVAL_UAB_H0_PWR_ULTRA_HIGH 0x00000002
#define CYVAL_UAB_H0_PWR_Reserved 0x00000003
#define CYREG_UAB0_CAP_CTRL0 0x40340204
#define CYFLD_UAB_CB0_GND__OFFSET 0x00000005
#define CYFLD_UAB_CB0_GND__SIZE 0x00000001
#define CYFLD_UAB_CC0_GND__OFFSET 0x00000006
#define CYFLD_UAB_CC0_GND__SIZE 0x00000001
#define CYFLD_UAB_FRC0_SIGN_BIT__OFFSET 0x0000001c
#define CYFLD_UAB_FRC0_SIGN_BIT__SIZE 0x00000001
#define CYFLD_UAB_DAC0_MODE_EN__OFFSET 0x0000001d
#define CYFLD_UAB_DAC0_MODE_EN__SIZE 0x00000001
#define CYFLD_UAB_DAC0_MODE__OFFSET 0x0000001e
#define CYFLD_UAB_DAC0_MODE__SIZE 0x00000002
#define CYVAL_UAB_DAC0_MODE_UNSIGNED12 0x00000000
#define CYVAL_UAB_DAC0_MODE_VIRT_SIGNED12 0x00000001
#define CYVAL_UAB_DAC0_MODE_SIGNED13 0x00000002
#define CYVAL_UAB_DAC0_MODE_RESERVED 0x00000003
#define CYREG_UAB0_CAP_ABCF0_VAL 0x40340208
#define CYFLD_UAB_CB0_VAL__OFFSET 0x00000000
#define CYFLD_UAB_CB0_VAL__SIZE 0x00000006
#define CYFLD_UAB_CA0_VAL__OFFSET 0x00000006
#define CYFLD_UAB_CA0_VAL__SIZE 0x00000006
#define CYFLD_UAB_SIGN0_VAL__OFFSET 0x0000000c
#define CYFLD_UAB_SIGN0_VAL__SIZE 0x00000001
#define CYFLD_UAB_CB0_64__OFFSET 0x0000000d
#define CYFLD_UAB_CB0_64__SIZE 0x00000001
#define CYFLD_UAB_CC0_VAL__OFFSET 0x00000010
#define CYFLD_UAB_CC0_VAL__SIZE 0x00000006
#define CYFLD_UAB_CF0_VAL__OFFSET 0x00000018
#define CYFLD_UAB_CF0_VAL__SIZE 0x00000005
#define CYREG_UAB0_CAP_AB0_VAL_NXT 0x4034020c
#define CYREG_UAB0_CAP_CF0_VAL_NXT 0x40340210
#define CYFLD_UAB_CC0_VAL_UPDATE__OFFSET 0x0000001e
#define CYFLD_UAB_CC0_VAL_UPDATE__SIZE 0x00000001
#define CYFLD_UAB_CF0_VAL_UPDATE__OFFSET 0x0000001f
#define CYFLD_UAB_CF0_VAL_UPDATE__SIZE 0x00000001
#define CYREG_UAB0_STARTUP_DELAY0 0x40340220
#define CYFLD_UAB_STARTUP_DELAY__OFFSET 0x00000000
#define CYFLD_UAB_STARTUP_DELAY__SIZE 0x00000010
#define CYFLD_UAB_ALIGN_MODE__OFFSET 0x00000010
#define CYFLD_UAB_ALIGN_MODE__SIZE 0x00000001
#define CYREG_UAB0_SUBSAMPLE_CTRL0 0x40340224
#define CYFLD_UAB_SUBSAMPLE__OFFSET 0x00000000
#define CYFLD_UAB_SUBSAMPLE__SIZE 0x00000008
#define CYFLD_UAB_SUBSAMPLE_INIT__OFFSET 0x00000008
#define CYFLD_UAB_SUBSAMPLE_INIT__SIZE 0x00000008
#define CYREG_UAB0_SW_STATIC0 0x40340230
#define CYFLD_UAB_SW_G00__OFFSET 0x00000000
#define CYFLD_UAB_SW_G00__SIZE 0x00000001
#define CYFLD_UAB_SW_G01__OFFSET 0x00000001
#define CYFLD_UAB_SW_G01__SIZE 0x00000001
#define CYFLD_UAB_SW_G02__OFFSET 0x00000002
#define CYFLD_UAB_SW_G02__SIZE 0x00000001
#define CYFLD_UAB_SW_G03__OFFSET 0x00000003
#define CYFLD_UAB_SW_G03__SIZE 0x00000001
#define CYFLD_UAB_SW_R0G__OFFSET 0x00000004
#define CYFLD_UAB_SW_R0G__SIZE 0x00000001
#define CYFLD_UAB_SW_G0G__OFFSET 0x00000005
#define CYFLD_UAB_SW_G0G__SIZE 0x00000001
#define CYFLD_UAB_SW_R0T__OFFSET 0x00000008
#define CYFLD_UAB_SW_R0T__SIZE 0x00000001
#define CYFLD_UAB_SW_G0T__OFFSET 0x00000009
#define CYFLD_UAB_SW_G0T__SIZE 0x00000001
#define CYFLD_UAB_SW_Q0T__OFFSET 0x0000000a
#define CYFLD_UAB_SW_Q0T__SIZE 0x00000001
#define CYFLD_UAB_EARLY_P0S__OFFSET 0x0000000c
#define CYFLD_UAB_EARLY_P0S__SIZE 0x00000001
#define CYFLD_UAB_EARLY_P0O__OFFSET 0x0000000d
#define CYFLD_UAB_EARLY_P0O__SIZE 0x00000001
#define CYFLD_UAB_RMB0_BITS__OFFSET 0x00000010
#define CYFLD_UAB_RMB0_BITS__SIZE 0x00000004
#define CYFLD_UAB_STRB_RST0_SEL__OFFSET 0x00000018
#define CYFLD_UAB_STRB_RST0_SEL__SIZE 0x00000005
#define CYFLD_UAB_STRB_RST0_EN__OFFSET 0x0000001d
#define CYFLD_UAB_STRB_RST0_EN__SIZE 0x00000001
#define CYREG_UAB0_SW_MODBIT_SRC0 0x40340234
#define CYFLD_UAB_MODBIT0_SRC0_SEL__OFFSET 0x00000000
#define CYFLD_UAB_MODBIT0_SRC0_SEL__SIZE 0x00000005
#define CYFLD_UAB_MODBIT1_SRC0_SEL__OFFSET 0x00000008
#define CYFLD_UAB_MODBIT1_SRC0_SEL__SIZE 0x00000005
#define CYREG_UAB0_SW_CA0_IN0 0x40340240
#define CYFLD_UAB_SW_A00_CMP__OFFSET 0x00000000
#define CYFLD_UAB_SW_A00_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_A01_CMP__OFFSET 0x00000004
#define CYFLD_UAB_SW_A01_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_A02_CMP__OFFSET 0x00000008
#define CYFLD_UAB_SW_A02_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_A03_CMP__OFFSET 0x0000000c
#define CYFLD_UAB_SW_A03_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_A0P__OFFSET 0x00000010
#define CYFLD_UAB_SW_A0P__SIZE 0x00000004
#define CYFLD_UAB_SW_A0Q__OFFSET 0x00000014
#define CYFLD_UAB_SW_A0Q__SIZE 0x00000004
#define CYREG_UAB0_SW_CA0_IN1 0x40340244
#define CYFLD_UAB_SW_AA__OFFSET 0x00000000
#define CYFLD_UAB_SW_AA__SIZE 0x00000004
#define CYFLD_UAB_SW_A0R_CMP__OFFSET 0x00000004
#define CYFLD_UAB_SW_A0R_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_A0G_CMP__OFFSET 0x00000008
#define CYFLD_UAB_SW_A0G_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_A0V_CMP__OFFSET 0x0000000c
#define CYFLD_UAB_SW_A0V_CMP__SIZE 0x00000004
#define CYREG_UAB0_SW_CA0_TOP 0x40340248
#define CYFLD_UAB_SW_R0A_CMP__OFFSET 0x00000000
#define CYFLD_UAB_SW_R0A_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_G0A_CMP__OFFSET 0x00000004
#define CYFLD_UAB_SW_G0A_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_V0A_CMP__OFFSET 0x00000008
#define CYFLD_UAB_SW_V0A_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_S0A__OFFSET 0x00000010
#define CYFLD_UAB_SW_S0A__SIZE 0x00000004
#define CYREG_UAB0_SW_CB0_IN0 0x40340250
#define CYFLD_UAB_SW_B00_CMP__OFFSET 0x00000000
#define CYFLD_UAB_SW_B00_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_B01_CMP__OFFSET 0x00000004
#define CYFLD_UAB_SW_B01_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_B02_CMP__OFFSET 0x00000008
#define CYFLD_UAB_SW_B02_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_B03_CMP__OFFSET 0x0000000c
#define CYFLD_UAB_SW_B03_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_B0P__OFFSET 0x00000010
#define CYFLD_UAB_SW_B0P__SIZE 0x00000004
#define CYFLD_UAB_SW_B0Q__OFFSET 0x00000014
#define CYFLD_UAB_SW_B0Q__SIZE 0x00000004
#define CYREG_UAB0_SW_CB0_IN1 0x40340254
#define CYFLD_UAB_SW_BB__OFFSET 0x00000000
#define CYFLD_UAB_SW_BB__SIZE 0x00000004
#define CYFLD_UAB_SW_B0R_CMP__OFFSET 0x00000004
#define CYFLD_UAB_SW_B0R_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_B0G_CMP__OFFSET 0x00000008
#define CYFLD_UAB_SW_B0G_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_B0V_CMP__OFFSET 0x0000000c
#define CYFLD_UAB_SW_B0V_CMP__SIZE 0x00000004
#define CYREG_UAB0_SW_CB0_TOP 0x40340258
#define CYFLD_UAB_SW_R0B_CMP__OFFSET 0x00000000
#define CYFLD_UAB_SW_R0B_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_G0B_CMP__OFFSET 0x00000004
#define CYFLD_UAB_SW_G0B_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_V0B_CMP__OFFSET 0x00000008
#define CYFLD_UAB_SW_V0B_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_T0B__OFFSET 0x0000000c
#define CYFLD_UAB_SW_T0B__SIZE 0x00000004
#define CYFLD_UAB_SW_S0B__OFFSET 0x00000010
#define CYFLD_UAB_SW_S0B__SIZE 0x00000004
#define CYREG_UAB0_SW_CC0_IN0 0x40340260
#define CYFLD_UAB_SW_C00_CMP__OFFSET 0x00000000
#define CYFLD_UAB_SW_C00_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_C01_CMP__OFFSET 0x00000004
#define CYFLD_UAB_SW_C01_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_C02_CMP__OFFSET 0x00000008
#define CYFLD_UAB_SW_C02_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_C03_CMP__OFFSET 0x0000000c
#define CYFLD_UAB_SW_C03_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_C0P__OFFSET 0x00000010
#define CYFLD_UAB_SW_C0P__SIZE 0x00000004
#define CYFLD_UAB_SW_C0Q__OFFSET 0x00000014
#define CYFLD_UAB_SW_C0Q__SIZE 0x00000004
#define CYREG_UAB0_SW_CC0_IN1 0x40340264
#define CYFLD_UAB_SW_CC__OFFSET 0x00000000
#define CYFLD_UAB_SW_CC__SIZE 0x00000004
#define CYFLD_UAB_SW_C0R_CMP__OFFSET 0x00000004
#define CYFLD_UAB_SW_C0R_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_C0G_CMP__OFFSET 0x00000008
#define CYFLD_UAB_SW_C0G_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_C0V_CMP__OFFSET 0x0000000c
#define CYFLD_UAB_SW_C0V_CMP__SIZE 0x00000004
#define CYREG_UAB0_SW_CC0_TOP 0x40340268
#define CYFLD_UAB_SW_R0C_CMP__OFFSET 0x00000000
#define CYFLD_UAB_SW_R0C_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_G0C_CMP__OFFSET 0x00000004
#define CYFLD_UAB_SW_G0C_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_V0C_CMP__OFFSET 0x00000008
#define CYFLD_UAB_SW_V0C_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_T0C__OFFSET 0x0000000c
#define CYFLD_UAB_SW_T0C__SIZE 0x00000004
#define CYFLD_UAB_SW_S0C__OFFSET 0x00000010
#define CYFLD_UAB_SW_S0C__SIZE 0x00000004
#define CYFLD_UAB_SW_S10__OFFSET 0x00000014
#define CYFLD_UAB_SW_S10__SIZE 0x00000004
#define CYREG_UAB0_SW_CF0_BOT 0x4034026c
#define CYFLD_UAB_SW_G0F__OFFSET 0x00000000
#define CYFLD_UAB_SW_G0F__SIZE 0x00000004
#define CYFLD_UAB_SW_P0F__OFFSET 0x00000004
#define CYFLD_UAB_SW_P0F__SIZE 0x00000004
#define CYFLD_UAB_SW_P0S__OFFSET 0x00000008
#define CYFLD_UAB_SW_P0S__SIZE 0x00000004
#define CYFLD_UAB_SW_P0O__OFFSET 0x0000000c
#define CYFLD_UAB_SW_P0O__SIZE 0x00000004
#define CYREG_UAB0_SW_OTHER0 0x40340270
#define CYFLD_UAB_CMP0_FF__OFFSET 0x00000000
#define CYFLD_UAB_CMP0_FF__SIZE 0x00000004
#define CYFLD_UAB_VALID0__OFFSET 0x00000004
#define CYFLD_UAB_VALID0__SIZE 0x00000004
#define CYFLD_UAB_TRIG0_OUT__OFFSET 0x00000008
#define CYFLD_UAB_TRIG0_OUT__SIZE 0x00000004
#define CYFLD_UAB_STROBE_SW0__OFFSET 0x00000018
#define CYFLD_UAB_STROBE_SW0__SIZE 0x00000004
#define CYFLD_UAB_STROBE_RST0__OFFSET 0x0000001c
#define CYFLD_UAB_STROBE_RST0__SIZE 0x00000004
#define CYREG_UAB0_SW_BOOST_CTRL0 0x40340274
#define CYFLD_UAB_CA0_BOOST__OFFSET 0x00000000
#define CYFLD_UAB_CA0_BOOST__SIZE 0x00000004
#define CYFLD_UAB_CB0_BOOST__OFFSET 0x00000004
#define CYFLD_UAB_CB0_BOOST__SIZE 0x00000004
#define CYFLD_UAB_CC0_BOOST__OFFSET 0x00000008
#define CYFLD_UAB_CC0_BOOST__SIZE 0x00000004
#define CYFLD_UAB_CF0_BOOST__OFFSET 0x0000000c
#define CYFLD_UAB_CF0_BOOST__SIZE 0x00000004
#define CYFLD_UAB_SUM0_BOOST__OFFSET 0x00000010
#define CYFLD_UAB_SUM0_BOOST__SIZE 0x00000004
#define CYFLD_UAB_PUMP0_WAVE__OFFSET 0x00000014
#define CYFLD_UAB_PUMP0_WAVE__SIZE 0x00000004
#define CYREG_UAB0_SRAM0_CTRL 0x40340278
#define CYFLD_UAB_LAST_STEP__OFFSET 0x00000000
#define CYFLD_UAB_LAST_STEP__SIZE 0x00000004
#define CYFLD_UAB_TRIG_SEL0__OFFSET 0x00000018
#define CYFLD_UAB_TRIG_SEL0__SIZE 0x00000005
#define CYFLD_UAB_TRIGGER_EN__OFFSET 0x0000001d
#define CYFLD_UAB_TRIGGER_EN__SIZE 0x00000001
#define CYFLD_UAB_RUN__OFFSET 0x0000001f
#define CYFLD_UAB_RUN__SIZE 0x00000001
#define CYREG_UAB0_STAT0 0x4034027c
#define CYFLD_UAB_CURR_STEP__OFFSET 0x00000000
#define CYFLD_UAB_CURR_STEP__SIZE 0x00000004
#define CYFLD_UAB_COMP__OFFSET 0x00000004
#define CYFLD_UAB_COMP__SIZE 0x00000001
#define CYFLD_UAB_CURR_SUBSAMPLE__OFFSET 0x00000018
#define CYFLD_UAB_CURR_SUBSAMPLE__SIZE 0x00000008
#define CYREG_UAB0_SRAM00 0x40340280
#define CYFLD_UAB_WAVE_STEP__OFFSET 0x00000000
#define CYFLD_UAB_WAVE_STEP__SIZE 0x00000010
#define CYREG_UAB0_SRAM01 0x40340284
#define CYREG_UAB0_SRAM02 0x40340288
#define CYREG_UAB0_SRAM03 0x4034028c
#define CYREG_UAB0_SRAM04 0x40340290
#define CYREG_UAB0_SRAM05 0x40340294
#define CYREG_UAB0_SRAM06 0x40340298
#define CYREG_UAB0_SRAM07 0x4034029c
#define CYREG_UAB0_SRAM08 0x403402a0
#define CYREG_UAB0_SRAM09 0x403402a4
#define CYREG_UAB0_SRAM010 0x403402a8
#define CYREG_UAB0_SRAM011 0x403402ac
#define CYREG_UAB0_SRAM012 0x403402b0
#define CYREG_UAB0_SRAM013 0x403402b4
#define CYREG_UAB0_SRAM014 0x403402b8
#define CYREG_UAB0_SRAM015 0x403402bc
#define CYREG_UAB0_OA1_CTRL 0x40340300
#define CYFLD_UAB_OA1_PWR__OFFSET 0x00000000
#define CYFLD_UAB_OA1_PWR__SIZE 0x00000003
#define CYVAL_UAB_OA1_PWR_OFF 0x00000000
#define CYVAL_UAB_OA1_PWR_LOW 0x00000001
#define CYVAL_UAB_OA1_PWR_MEDIUM 0x00000002
#define CYVAL_UAB_OA1_PWR_HIGH 0x00000003
#define CYFLD_UAB_CMP1_PWR__OFFSET 0x00000008
#define CYFLD_UAB_CMP1_PWR__SIZE 0x00000003
#define CYVAL_UAB_CMP1_PWR_OFF 0x00000000
#define CYVAL_UAB_CMP1_PWR_LOW 0x00000001
#define CYVAL_UAB_CMP1_PWR_MEDIUM 0x00000002
#define CYVAL_UAB_CMP1_PWR_HIGH 0x00000003
#define CYFLD_UAB_CMP1_EDGE__OFFSET 0x0000000c
#define CYFLD_UAB_CMP1_EDGE__SIZE 0x00000002
#define CYVAL_UAB_CMP1_EDGE_DISABLE 0x00000000
#define CYVAL_UAB_CMP1_EDGE_RISING 0x00000001
#define CYVAL_UAB_CMP1_EDGE_FALLING 0x00000002
#define CYVAL_UAB_CMP1_EDGE_BOTH 0x00000003
#define CYFLD_UAB_CMP1_DSI_LEVEL__OFFSET 0x0000000e
#define CYFLD_UAB_CMP1_DSI_LEVEL__SIZE 0x00000001
#define CYFLD_UAB_CTRL1_SPARE__OFFSET 0x0000000f
#define CYFLD_UAB_CTRL1_SPARE__SIZE 0x00000001
#define CYFLD_UAB_REF1_PWR__OFFSET 0x00000010
#define CYFLD_UAB_REF1_PWR__SIZE 0x00000003
#define CYFLD_UAB_REF1_PTS__OFFSET 0x00000013
#define CYFLD_UAB_REF1_PTS__SIZE 0x00000001
#define CYFLD_UAB_AGND1_PWR__OFFSET 0x00000014
#define CYFLD_UAB_AGND1_PWR__SIZE 0x00000003
#define CYFLD_UAB_AGND1_PTS__OFFSET 0x00000017
#define CYFLD_UAB_AGND1_PTS__SIZE 0x00000001
#define CYFLD_UAB_SW_RR__OFFSET 0x00000018
#define CYFLD_UAB_SW_RR__SIZE 0x00000001
#define CYFLD_UAB_SPARE1_EN__OFFSET 0x00000019
#define CYFLD_UAB_SPARE1_EN__SIZE 0x00000001
#define CYFLD_UAB_H1_PWR__OFFSET 0x0000001e
#define CYFLD_UAB_H1_PWR__SIZE 0x00000002
#define CYVAL_UAB_H1_PWR_NORMAL 0x00000000
#define CYVAL_UAB_H1_PWR_ULTRA_LOW 0x00000001
#define CYVAL_UAB_H1_PWR_ULTRA_HIGH 0x00000002
#define CYVAL_UAB_H1_PWR_Reserved 0x00000003
#define CYREG_UAB0_CAP_CTRL1 0x40340304
#define CYFLD_UAB_CB1_GND__OFFSET 0x00000005
#define CYFLD_UAB_CB1_GND__SIZE 0x00000001
#define CYFLD_UAB_CC1_GND__OFFSET 0x00000006
#define CYFLD_UAB_CC1_GND__SIZE 0x00000001
#define CYFLD_UAB_FRC1_SIGN_BIT__OFFSET 0x0000001c
#define CYFLD_UAB_FRC1_SIGN_BIT__SIZE 0x00000001
#define CYFLD_UAB_DAC1_MODE_EN__OFFSET 0x0000001d
#define CYFLD_UAB_DAC1_MODE_EN__SIZE 0x00000001
#define CYFLD_UAB_DAC1_MODE__OFFSET 0x0000001e
#define CYFLD_UAB_DAC1_MODE__SIZE 0x00000002
#define CYVAL_UAB_DAC1_MODE_UNSIGNED12 0x00000000
#define CYVAL_UAB_DAC1_MODE_VIRT_SIGNED12 0x00000001
#define CYVAL_UAB_DAC1_MODE_SIGNED13 0x00000002
#define CYVAL_UAB_DAC1_MODE_RESERVED 0x00000003
#define CYREG_UAB0_CAP_ABCF1_VAL 0x40340308
#define CYFLD_UAB_CB1_VAL__OFFSET 0x00000000
#define CYFLD_UAB_CB1_VAL__SIZE 0x00000006
#define CYFLD_UAB_CA1_VAL__OFFSET 0x00000006
#define CYFLD_UAB_CA1_VAL__SIZE 0x00000006
#define CYFLD_UAB_SIGN1_VAL__OFFSET 0x0000000c
#define CYFLD_UAB_SIGN1_VAL__SIZE 0x00000001
#define CYFLD_UAB_CB1_64__OFFSET 0x0000000d
#define CYFLD_UAB_CB1_64__SIZE 0x00000001
#define CYFLD_UAB_CC1_VAL__OFFSET 0x00000010
#define CYFLD_UAB_CC1_VAL__SIZE 0x00000006
#define CYFLD_UAB_CF1_VAL__OFFSET 0x00000018
#define CYFLD_UAB_CF1_VAL__SIZE 0x00000005
#define CYREG_UAB0_CAP_AB1_VAL_NXT 0x4034030c
#define CYREG_UAB0_CAP_CF1_VAL_NXT 0x40340310
#define CYFLD_UAB_CC1_VAL_UPDATE__OFFSET 0x0000001e
#define CYFLD_UAB_CC1_VAL_UPDATE__SIZE 0x00000001
#define CYFLD_UAB_CF1_VAL_UPDATE__OFFSET 0x0000001f
#define CYFLD_UAB_CF1_VAL_UPDATE__SIZE 0x00000001
#define CYREG_UAB0_STARTUP_DELAY1 0x40340320
#define CYREG_UAB0_SUBSAMPLE_CTRL1 0x40340324
#define CYREG_UAB0_SW_STATIC1 0x40340330
#define CYFLD_UAB_SW_G10__OFFSET 0x00000000
#define CYFLD_UAB_SW_G10__SIZE 0x00000001
#define CYFLD_UAB_SW_G11__OFFSET 0x00000001
#define CYFLD_UAB_SW_G11__SIZE 0x00000001
#define CYFLD_UAB_SW_G12__OFFSET 0x00000002
#define CYFLD_UAB_SW_G12__SIZE 0x00000001
#define CYFLD_UAB_SW_G13__OFFSET 0x00000003
#define CYFLD_UAB_SW_G13__SIZE 0x00000001
#define CYFLD_UAB_SW_R1G__OFFSET 0x00000004
#define CYFLD_UAB_SW_R1G__SIZE 0x00000001
#define CYFLD_UAB_SW_G1G__OFFSET 0x00000005
#define CYFLD_UAB_SW_G1G__SIZE 0x00000001
#define CYFLD_UAB_SW_R1T__OFFSET 0x00000008
#define CYFLD_UAB_SW_R1T__SIZE 0x00000001
#define CYFLD_UAB_SW_G1T__OFFSET 0x00000009
#define CYFLD_UAB_SW_G1T__SIZE 0x00000001
#define CYFLD_UAB_SW_P1T__OFFSET 0x0000000a
#define CYFLD_UAB_SW_P1T__SIZE 0x00000001
#define CYFLD_UAB_EARLY_Q1S__OFFSET 0x0000000c
#define CYFLD_UAB_EARLY_Q1S__SIZE 0x00000001
#define CYFLD_UAB_EARLY_Q1O__OFFSET 0x0000000d
#define CYFLD_UAB_EARLY_Q1O__SIZE 0x00000001
#define CYFLD_UAB_RMB1_BITS__OFFSET 0x00000010
#define CYFLD_UAB_RMB1_BITS__SIZE 0x00000004
#define CYFLD_UAB_STRB_RST1_SEL__OFFSET 0x00000018
#define CYFLD_UAB_STRB_RST1_SEL__SIZE 0x00000005
#define CYFLD_UAB_STRB_RST1_EN__OFFSET 0x0000001d
#define CYFLD_UAB_STRB_RST1_EN__SIZE 0x00000001
#define CYREG_UAB0_SW_MODBIT_SRC1 0x40340334
#define CYFLD_UAB_MODBIT0_SRC1_SEL__OFFSET 0x00000000
#define CYFLD_UAB_MODBIT0_SRC1_SEL__SIZE 0x00000005
#define CYFLD_UAB_MODBIT1_SRC1_SEL__OFFSET 0x00000008
#define CYFLD_UAB_MODBIT1_SRC1_SEL__SIZE 0x00000005
#define CYREG_UAB0_SW_CA1_IN0 0x40340340
#define CYFLD_UAB_SW_A10_CMP__OFFSET 0x00000000
#define CYFLD_UAB_SW_A10_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_A11_CMP__OFFSET 0x00000004
#define CYFLD_UAB_SW_A11_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_A12_CMP__OFFSET 0x00000008
#define CYFLD_UAB_SW_A12_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_A13_CMP__OFFSET 0x0000000c
#define CYFLD_UAB_SW_A13_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_A1P__OFFSET 0x00000010
#define CYFLD_UAB_SW_A1P__SIZE 0x00000004
#define CYFLD_UAB_SW_A1Q__OFFSET 0x00000014
#define CYFLD_UAB_SW_A1Q__SIZE 0x00000004
#define CYREG_UAB0_SW_CA1_IN1 0x40340344
#define CYFLD_UAB_SW_A1R_CMP__OFFSET 0x00000004
#define CYFLD_UAB_SW_A1R_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_A1G_CMP__OFFSET 0x00000008
#define CYFLD_UAB_SW_A1G_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_A1V_CMP__OFFSET 0x0000000c
#define CYFLD_UAB_SW_A1V_CMP__SIZE 0x00000004
#define CYREG_UAB0_SW_CA1_TOP 0x40340348
#define CYFLD_UAB_SW_R1A_CMP__OFFSET 0x00000000
#define CYFLD_UAB_SW_R1A_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_G1A_CMP__OFFSET 0x00000004
#define CYFLD_UAB_SW_G1A_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_V1A_CMP__OFFSET 0x00000008
#define CYFLD_UAB_SW_V1A_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_S1A__OFFSET 0x00000010
#define CYFLD_UAB_SW_S1A__SIZE 0x00000004
#define CYREG_UAB0_SW_CB1_IN0 0x40340350
#define CYFLD_UAB_SW_B10_CMP__OFFSET 0x00000000
#define CYFLD_UAB_SW_B10_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_B11_CMP__OFFSET 0x00000004
#define CYFLD_UAB_SW_B11_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_B12_CMP__OFFSET 0x00000008
#define CYFLD_UAB_SW_B12_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_B13_CMP__OFFSET 0x0000000c
#define CYFLD_UAB_SW_B13_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_B1P__OFFSET 0x00000010
#define CYFLD_UAB_SW_B1P__SIZE 0x00000004
#define CYFLD_UAB_SW_B1Q__OFFSET 0x00000014
#define CYFLD_UAB_SW_B1Q__SIZE 0x00000004
#define CYREG_UAB0_SW_CB1_IN1 0x40340354
#define CYFLD_UAB_SW_B1R_CMP__OFFSET 0x00000004
#define CYFLD_UAB_SW_B1R_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_B1G_CMP__OFFSET 0x00000008
#define CYFLD_UAB_SW_B1G_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_B1V_CMP__OFFSET 0x0000000c
#define CYFLD_UAB_SW_B1V_CMP__SIZE 0x00000004
#define CYREG_UAB0_SW_CB1_TOP 0x40340358
#define CYFLD_UAB_SW_R1B_CMP__OFFSET 0x00000000
#define CYFLD_UAB_SW_R1B_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_G1B_CMP__OFFSET 0x00000004
#define CYFLD_UAB_SW_G1B_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_V1B_CMP__OFFSET 0x00000008
#define CYFLD_UAB_SW_V1B_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_T1B__OFFSET 0x0000000c
#define CYFLD_UAB_SW_T1B__SIZE 0x00000004
#define CYFLD_UAB_SW_S1B__OFFSET 0x00000010
#define CYFLD_UAB_SW_S1B__SIZE 0x00000004
#define CYREG_UAB0_SW_CC1_IN0 0x40340360
#define CYFLD_UAB_SW_C10_CMP__OFFSET 0x00000000
#define CYFLD_UAB_SW_C10_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_C11_CMP__OFFSET 0x00000004
#define CYFLD_UAB_SW_C11_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_C12_CMP__OFFSET 0x00000008
#define CYFLD_UAB_SW_C12_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_C13_CMP__OFFSET 0x0000000c
#define CYFLD_UAB_SW_C13_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_C1P__OFFSET 0x00000010
#define CYFLD_UAB_SW_C1P__SIZE 0x00000004
#define CYFLD_UAB_SW_C1Q__OFFSET 0x00000014
#define CYFLD_UAB_SW_C1Q__SIZE 0x00000004
#define CYREG_UAB0_SW_CC1_IN1 0x40340364
#define CYFLD_UAB_SW_C1R_CMP__OFFSET 0x00000004
#define CYFLD_UAB_SW_C1R_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_C1G_CMP__OFFSET 0x00000008
#define CYFLD_UAB_SW_C1G_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_C1V_CMP__OFFSET 0x0000000c
#define CYFLD_UAB_SW_C1V_CMP__SIZE 0x00000004
#define CYREG_UAB0_SW_CC1_TOP 0x40340368
#define CYFLD_UAB_SW_R1C_CMP__OFFSET 0x00000000
#define CYFLD_UAB_SW_R1C_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_G1C_CMP__OFFSET 0x00000004
#define CYFLD_UAB_SW_G1C_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_V1C_CMP__OFFSET 0x00000008
#define CYFLD_UAB_SW_V1C_CMP__SIZE 0x00000004
#define CYFLD_UAB_SW_T1C__OFFSET 0x0000000c
#define CYFLD_UAB_SW_T1C__SIZE 0x00000004
#define CYFLD_UAB_SW_S1C__OFFSET 0x00000010
#define CYFLD_UAB_SW_S1C__SIZE 0x00000004
#define CYFLD_UAB_SW_S01__OFFSET 0x00000014
#define CYFLD_UAB_SW_S01__SIZE 0x00000004
#define CYREG_UAB0_SW_CF1_BOT 0x4034036c
#define CYFLD_UAB_SW_G1F__OFFSET 0x00000000
#define CYFLD_UAB_SW_G1F__SIZE 0x00000004
#define CYFLD_UAB_SW_Q1F__OFFSET 0x00000004
#define CYFLD_UAB_SW_Q1F__SIZE 0x00000004
#define CYFLD_UAB_SW_Q1S__OFFSET 0x00000008
#define CYFLD_UAB_SW_Q1S__SIZE 0x00000004
#define CYFLD_UAB_SW_Q1O__OFFSET 0x0000000c
#define CYFLD_UAB_SW_Q1O__SIZE 0x00000004
#define CYREG_UAB0_SW_OTHER1 0x40340370
#define CYFLD_UAB_CMP1_FF__OFFSET 0x00000000
#define CYFLD_UAB_CMP1_FF__SIZE 0x00000004
#define CYFLD_UAB_VALID1__OFFSET 0x00000004
#define CYFLD_UAB_VALID1__SIZE 0x00000004
#define CYFLD_UAB_TRIG1_OUT__OFFSET 0x00000008
#define CYFLD_UAB_TRIG1_OUT__SIZE 0x00000004
#define CYFLD_UAB_STROBE_SW1__OFFSET 0x00000018
#define CYFLD_UAB_STROBE_SW1__SIZE 0x00000004
#define CYFLD_UAB_STROBE_RST1__OFFSET 0x0000001c
#define CYFLD_UAB_STROBE_RST1__SIZE 0x00000004
#define CYREG_UAB0_SW_BOOST_CTRL1 0x40340374
#define CYFLD_UAB_CA1_BOOST__OFFSET 0x00000000
#define CYFLD_UAB_CA1_BOOST__SIZE 0x00000004
#define CYFLD_UAB_CB1_BOOST__OFFSET 0x00000004
#define CYFLD_UAB_CB1_BOOST__SIZE 0x00000004
#define CYFLD_UAB_CC1_BOOST__OFFSET 0x00000008
#define CYFLD_UAB_CC1_BOOST__SIZE 0x00000004
#define CYFLD_UAB_CF1_BOOST__OFFSET 0x0000000c
#define CYFLD_UAB_CF1_BOOST__SIZE 0x00000004
#define CYFLD_UAB_SUM1_BOOST__OFFSET 0x00000010
#define CYFLD_UAB_SUM1_BOOST__SIZE 0x00000004
#define CYFLD_UAB_PUMP1_WAVE__OFFSET 0x00000014
#define CYFLD_UAB_PUMP1_WAVE__SIZE 0x00000004
#define CYREG_UAB0_SRAM1_CTRL 0x40340378
#define CYFLD_UAB_TRIG_SEL1__OFFSET 0x00000018
#define CYFLD_UAB_TRIG_SEL1__SIZE 0x00000005
#define CYREG_UAB0_STAT1 0x4034037c
#define CYREG_UAB0_SRAM10 0x40340380
#define CYREG_UAB0_SRAM11 0x40340384
#define CYREG_UAB0_SRAM12 0x40340388
#define CYREG_UAB0_SRAM13 0x4034038c
#define CYREG_UAB0_SRAM14 0x40340390
#define CYREG_UAB0_SRAM15 0x40340394
#define CYREG_UAB0_SRAM16 0x40340398
#define CYREG_UAB0_SRAM17 0x4034039c
#define CYREG_UAB0_SRAM18 0x403403a0
#define CYREG_UAB0_SRAM19 0x403403a4
#define CYREG_UAB0_SRAM110 0x403403a8
#define CYREG_UAB0_SRAM111 0x403403ac
#define CYREG_UAB0_SRAM112 0x403403b0
#define CYREG_UAB0_SRAM113 0x403403b4
#define CYREG_UAB0_SRAM114 0x403403b8
#define CYREG_UAB0_SRAM115 0x403403bc
#define CYREG_UAB0_DECM_CTRL 0x40340400
#define CYREG_UAB0_DC0_CTRL 0x40340404
#define CYFLD_UAB_DC0_START__OFFSET 0x00000000
#define CYFLD_UAB_DC0_START__SIZE 0x00000001
#define CYFLD_UAB_DC0_MODE__OFFSET 0x00000001
#define CYFLD_UAB_DC0_MODE__SIZE 0x00000001
#define CYFLD_UAB_DC0_SEL__OFFSET 0x00000004
#define CYFLD_UAB_DC0_SEL__SIZE 0x00000002
#define CYVAL_UAB_DC0_SEL_UAB_H0 0x00000000
#define CYVAL_UAB_DC0_SEL_UAB_H1 0x00000001
#define CYVAL_UAB_DC0_SEL_DSI0 0x00000002
#define CYVAL_UAB_DC0_SEL_DSI1 0x00000003
#define CYFLD_UAB_DC0_TYPE__OFFSET 0x00000006
#define CYFLD_UAB_DC0_TYPE__SIZE 0x00000002
#define CYVAL_UAB_DC0_TYPE_SINC1 0x00000000
#define CYVAL_UAB_DC0_TYPE_SINC2 0x00000001
#define CYVAL_UAB_DC0_TYPE_SINC3 0x00000002
#define CYVAL_UAB_DC0_TYPE_reserved 0x00000003
#define CYFLD_UAB_DC0_SHIFT__OFFSET 0x00000008
#define CYFLD_UAB_DC0_SHIFT__SIZE 0x00000005
#define CYFLD_UAB_DC0_RATIO__OFFSET 0x00000010
#define CYFLD_UAB_DC0_RATIO__SIZE 0x00000009
#define CYREG_UAB0_DC0_TRIG 0x40340408
#define CYFLD_UAB_DC0_TRIG_SEL__OFFSET 0x00000018
#define CYFLD_UAB_DC0_TRIG_SEL__SIZE 0x00000005
#define CYFLD_UAB_DC0_DSI_TRIG_EN__OFFSET 0x0000001d
#define CYFLD_UAB_DC0_DSI_TRIG_EN__SIZE 0x00000001
#define CYREG_UAB0_DC0_OVR 0x4034040c
#define CYFLD_UAB_DC0_OVR_CORR_LOC__OFFSET 0x00000000
#define CYFLD_UAB_DC0_OVR_CORR_LOC__SIZE 0x00000005
#define CYREG_UAB0_DC0_A0 0x40340410
#define CYFLD_UAB_A0__OFFSET 0x00000000
#define CYFLD_UAB_A0__SIZE 0x00000020
#define CYREG_UAB0_DC0_A1 0x40340414
#define CYFLD_UAB_A1__OFFSET 0x00000000
#define CYFLD_UAB_A1__SIZE 0x00000020
#define CYREG_UAB0_DC0_DEC_CNT 0x40340418
#define CYFLD_UAB_INT_CNT__OFFSET 0x00000000
#define CYFLD_UAB_INT_CNT__SIZE 0x00000009
#define CYFLD_UAB_DIFF_CNT__OFFSET 0x00000010
#define CYFLD_UAB_DIFF_CNT__SIZE 0x00000002
#define CYREG_UAB0_DC0_TMP 0x4034041c
#define CYFLD_UAB_TMP__OFFSET 0x00000000
#define CYFLD_UAB_TMP__SIZE 0x00000020
#define CYREG_UAB0_DC0_D0 0x40340420
#define CYFLD_UAB_D0__OFFSET 0x00000000
#define CYFLD_UAB_D0__SIZE 0x00000020
#define CYREG_UAB0_DC0_D1 0x40340424
#define CYFLD_UAB_D1__OFFSET 0x00000000
#define CYFLD_UAB_D1__SIZE 0x00000020
#define CYREG_UAB0_DC0_RES 0x40340428
#define CYFLD_UAB_RES__OFFSET 0x00000000
#define CYFLD_UAB_RES__SIZE 0x00000020
#define CYREG_UAB0_DC1_CTRL 0x40340434
#define CYFLD_UAB_DC1_START__OFFSET 0x00000000
#define CYFLD_UAB_DC1_START__SIZE 0x00000001
#define CYFLD_UAB_DC1_MODE__OFFSET 0x00000001
#define CYFLD_UAB_DC1_MODE__SIZE 0x00000001
#define CYFLD_UAB_DC1_SEL__OFFSET 0x00000004
#define CYFLD_UAB_DC1_SEL__SIZE 0x00000002
#define CYVAL_UAB_DC1_SEL_UAB_H0 0x00000000
#define CYVAL_UAB_DC1_SEL_UAB_H1 0x00000001
#define CYVAL_UAB_DC1_SEL_DSI0 0x00000002
#define CYVAL_UAB_DC1_SEL_DSI1 0x00000003
#define CYFLD_UAB_DC1_TYPE__OFFSET 0x00000006
#define CYFLD_UAB_DC1_TYPE__SIZE 0x00000001
#define CYVAL_UAB_DC1_TYPE_SINC1 0x00000000
#define CYVAL_UAB_DC1_TYPE_SINC2 0x00000001
#define CYFLD_UAB_DC01_CHAIN__OFFSET 0x00000007
#define CYFLD_UAB_DC01_CHAIN__SIZE 0x00000001
#define CYFLD_UAB_DC1_SHIFT__OFFSET 0x00000008
#define CYFLD_UAB_DC1_SHIFT__SIZE 0x00000005
#define CYFLD_UAB_DC1_RATIO__OFFSET 0x00000010
#define CYFLD_UAB_DC1_RATIO__SIZE 0x00000009
#define CYREG_UAB0_DC1_TRIG 0x40340438
#define CYFLD_UAB_DC1_TRIG_SEL__OFFSET 0x00000018
#define CYFLD_UAB_DC1_TRIG_SEL__SIZE 0x00000005
#define CYFLD_UAB_DC1_DSI_TRIG_EN__OFFSET 0x0000001d
#define CYFLD_UAB_DC1_DSI_TRIG_EN__SIZE 0x00000001
#define CYREG_UAB0_DC1_OVR 0x4034043c
#define CYFLD_UAB_DC1_OVR_CORR_LOC__OFFSET 0x00000000
#define CYFLD_UAB_DC1_OVR_CORR_LOC__SIZE 0x00000005
#define CYREG_UAB0_DC1_A0 0x40340440
#define CYREG_UAB0_DC1_A1 0x40340444
#define CYREG_UAB0_DC1_DEC_CNT 0x40340448
#define CYREG_UAB0_DC1_TMP 0x4034044c
#define CYREG_UAB0_DC1_D0 0x40340450
#define CYREG_UAB0_DC1_D1 0x40340454
#define CYREG_UAB0_DC1_RES 0x40340458
#define CYREG_UAB0_CAP_TRIM0 0x40340f00
#define CYFLD_UAB_CBTC0_VAL__OFFSET 0x00000000
#define CYFLD_UAB_CBTC0_VAL__SIZE 0x00000005
#define CYFLD_UAB_CCTC0_VAL__OFFSET 0x00000008
#define CYFLD_UAB_CCTC0_VAL__SIZE 0x00000003
#define CYREG_UAB0_CAP_TRIM1 0x40340f04
#define CYFLD_UAB_CBTC1_VAL__OFFSET 0x00000000
#define CYFLD_UAB_CBTC1_VAL__SIZE 0x00000005
#define CYFLD_UAB_CCTC1_VAL__OFFSET 0x00000008
#define CYFLD_UAB_CCTC1_VAL__SIZE 0x00000003
#define CYREG_UAB0_OA_TRIM0 0x40340f08
#define CYFLD_UAB_OA0_OFFSET__OFFSET 0x00000000
#define CYFLD_UAB_OA0_OFFSET__SIZE 0x00000004
#define CYFLD_UAB_REF0_OFFSET__OFFSET 0x00000008
#define CYFLD_UAB_REF0_OFFSET__SIZE 0x00000005
#define CYFLD_UAB_AGND0_OFFSET__OFFSET 0x00000010
#define CYFLD_UAB_AGND0_OFFSET__SIZE 0x00000005
#define CYREG_UAB0_OA_TRIM1 0x40340f0c
#define CYFLD_UAB_OA1_OFFSET__OFFSET 0x00000000
#define CYFLD_UAB_OA1_OFFSET__SIZE 0x00000004
#define CYFLD_UAB_REF1_OFFSET__OFFSET 0x00000008
#define CYFLD_UAB_REF1_OFFSET__SIZE 0x00000005
#define CYFLD_UAB_AGND1_OFFSET__OFFSET 0x00000010
#define CYFLD_UAB_AGND1_OFFSET__SIZE 0x00000005
#define CYDEV_ART_BASE 0x40380000
#define CYDEV_ART_SIZE 0x00010000
#define CYREG_ART_CTRL 0x40380000
#define CYFLD_ART_DEEPSLEEP_ON__OFFSET 0x0000001e
#define CYFLD_ART_DEEPSLEEP_ON__SIZE 0x00000001
#define CYFLD_ART_ENABLED__OFFSET 0x0000001f
#define CYFLD_ART_ENABLED__SIZE 0x00000001
#define CYREG_ART_SARMUXVPLUS_SW 0x40380010
#define CYFLD_ART_SMP_C0O0__OFFSET 0x00000000
#define CYFLD_ART_SMP_C0O0__SIZE 0x00000001
#define CYFLD_ART_SMP_C0O1__OFFSET 0x00000001
#define CYFLD_ART_SMP_C0O1__SIZE 0x00000001
#define CYFLD_ART_SMP_U0O0__OFFSET 0x00000002
#define CYFLD_ART_SMP_U0O0__SIZE 0x00000001
#define CYFLD_ART_SMP_U0O1__OFFSET 0x00000003
#define CYFLD_ART_SMP_U0O1__SIZE 0x00000001
#define CYFLD_ART_SMP_C1O0__OFFSET 0x00000004
#define CYFLD_ART_SMP_C1O0__SIZE 0x00000001
#define CYFLD_ART_SMP_C1O1__OFFSET 0x00000005
#define CYFLD_ART_SMP_C1O1__SIZE 0x00000001
#define CYFLD_ART_SMP_U1O0__OFFSET 0x00000006
#define CYFLD_ART_SMP_U1O0__SIZE 0x00000001
#define CYFLD_ART_SMP_U1O1__OFFSET 0x00000007
#define CYFLD_ART_SMP_U1O1__SIZE 0x00000001
#define CYFLD_ART_SMP_AU1__OFFSET 0x00000011
#define CYFLD_ART_SMP_AU1__SIZE 0x00000001
#define CYFLD_ART_SMP_SRP__OFFSET 0x00000018
#define CYFLD_ART_SMP_SRP__SIZE 0x00000001
#define CYREG_ART_SARMUXVPLUS_SW_CLR 0x40380014
#define CYREG_ART_SARMUXVMINUS_SW 0x40380018
#define CYFLD_ART_SMM_C0O0__OFFSET 0x00000000
#define CYFLD_ART_SMM_C0O0__SIZE 0x00000001
#define CYFLD_ART_SMM_C0O1__OFFSET 0x00000001
#define CYFLD_ART_SMM_C0O1__SIZE 0x00000001
#define CYFLD_ART_SMM_U0O0__OFFSET 0x00000002
#define CYFLD_ART_SMM_U0O0__SIZE 0x00000001
#define CYFLD_ART_SMM_U0O1__OFFSET 0x00000003
#define CYFLD_ART_SMM_U0O1__SIZE 0x00000001
#define CYFLD_ART_SMM_C1O0__OFFSET 0x00000004
#define CYFLD_ART_SMM_C1O0__SIZE 0x00000001
#define CYFLD_ART_SMM_C1O1__OFFSET 0x00000005
#define CYFLD_ART_SMM_C1O1__SIZE 0x00000001
#define CYFLD_ART_SMM_U1O0__OFFSET 0x00000006
#define CYFLD_ART_SMM_U1O0__SIZE 0x00000001
#define CYFLD_ART_SMM_U1O1__OFFSET 0x00000007
#define CYFLD_ART_SMM_U1O1__SIZE 0x00000001
#define CYFLD_ART_SMM_AU0__OFFSET 0x00000010
#define CYFLD_ART_SMM_AU0__SIZE 0x00000001
#define CYFLD_ART_SMM_AU2__OFFSET 0x00000012
#define CYFLD_ART_SMM_AU2__SIZE 0x00000001
#define CYFLD_ART_SMM_SRM__OFFSET 0x00000019
#define CYFLD_ART_SMM_SRM__SIZE 0x00000001
#define CYFLD_ART_VSSA_SRM__OFFSET 0x0000001f
#define CYFLD_ART_VSSA_SRM__SIZE 0x00000001
#define CYREG_ART_SARMUXVMINUS_SW_CLR 0x4038001c
#define CYREG_ART_SARMUXCOREIO0_SW 0x40380020
#define CYFLD_ART_SMC0_C0O0__OFFSET 0x00000000
#define CYFLD_ART_SMC0_C0O0__SIZE 0x00000001
#define CYFLD_ART_SMC0_C1O0__OFFSET 0x00000004
#define CYFLD_ART_SMC0_C1O0__SIZE 0x00000001
#define CYFLD_ART_SMC0_AU2__OFFSET 0x00000012
#define CYFLD_ART_SMC0_AU2__SIZE 0x00000001
#define CYFLD_ART_SMC0_SRP__OFFSET 0x00000018
#define CYFLD_ART_SMC0_SRP__SIZE 0x00000001
#define CYFLD_ART_SMC0_SRM__OFFSET 0x00000019
#define CYFLD_ART_SMC0_SRM__SIZE 0x00000001
#define CYREG_ART_SARMUXCOREIO0_SW_CLR 0x40380024
#define CYREG_ART_SARMUXCOREIO1_SW 0x40380028
#define CYFLD_ART_SMC1_C0O1__OFFSET 0x00000001
#define CYFLD_ART_SMC1_C0O1__SIZE 0x00000001
#define CYFLD_ART_SMC1_C1O1__OFFSET 0x00000005
#define CYFLD_ART_SMC1_C1O1__SIZE 0x00000001
#define CYFLD_ART_SMC1_SRP__OFFSET 0x00000018
#define CYFLD_ART_SMC1_SRP__SIZE 0x00000001
#define CYFLD_ART_SMC1_SRM__OFFSET 0x00000019
#define CYFLD_ART_SMC1_SRM__SIZE 0x00000001
#define CYREG_ART_SARMUXCOREIO1_SW_CLR 0x4038002c
#define CYREG_ART_SARMUXCOREIO2_SW 0x40380030
#define CYFLD_ART_SMC2_U0O0__OFFSET 0x00000002
#define CYFLD_ART_SMC2_U0O0__SIZE 0x00000001
#define CYFLD_ART_SMC2_U1O0__OFFSET 0x00000006
#define CYFLD_ART_SMC2_U1O0__SIZE 0x00000001
#define CYFLD_ART_SMC2_AU0__OFFSET 0x00000010
#define CYFLD_ART_SMC2_AU0__SIZE 0x00000001
#define CYFLD_ART_SMC2_SRP__OFFSET 0x00000018
#define CYFLD_ART_SMC2_SRP__SIZE 0x00000001
#define CYFLD_ART_SMC2_SRM__OFFSET 0x00000019
#define CYFLD_ART_SMC2_SRM__SIZE 0x00000001
#define CYREG_ART_SARMUXCOREIO2_SW_CLR 0x40380034
#define CYREG_ART_SARMUXCOREIO3_SW 0x40380038
#define CYFLD_ART_SMC3_U0O1__OFFSET 0x00000003
#define CYFLD_ART_SMC3_U0O1__SIZE 0x00000001
#define CYFLD_ART_SMC3_U1O1__OFFSET 0x00000007
#define CYFLD_ART_SMC3_U1O1__SIZE 0x00000001
#define CYFLD_ART_SMC3_AU1__OFFSET 0x00000011
#define CYFLD_ART_SMC3_AU1__SIZE 0x00000001
#define CYFLD_ART_SMC3_SRP__OFFSET 0x00000018
#define CYFLD_ART_SMC3_SRP__SIZE 0x00000001
#define CYFLD_ART_SMC3_SRM__OFFSET 0x00000019
#define CYFLD_ART_SMC3_SRM__SIZE 0x00000001
#define CYREG_ART_SARMUXCOREIO3_SW_CLR 0x4038003c
#define CYREG_ART_SARAROUTEVREF_SW 0x40380040
#define CYFLD_ART_SRV_AU0__OFFSET 0x00000010
#define CYFLD_ART_SRV_AU0__SIZE 0x00000001
#define CYFLD_ART_SRV_AU2__OFFSET 0x00000012
#define CYFLD_ART_SRV_AU2__SIZE 0x00000001
#define CYREG_ART_SARAROUTEVREF_SW_CLR 0x40380044
#define CYREG_ART_SARAROUTEVDDA_SW 0x40380048
#define CYFLD_ART_VDA_AU0__OFFSET 0x00000010
#define CYFLD_ART_VDA_AU0__SIZE 0x00000001
#define CYFLD_ART_VDA_AU1__OFFSET 0x00000011
#define CYFLD_ART_VDA_AU1__SIZE 0x00000001
#define CYREG_ART_SARAROUTEVDDA_SW_CLR 0x4038004c
#define CYREG_ART_SARMUX_SW_HW_CTRL 0x40380060
#define CYFLD_ART_SW_C0O0__OFFSET 0x00000000
#define CYFLD_ART_SW_C0O0__SIZE 0x00000001
#define CYFLD_ART_SW_C0O1__OFFSET 0x00000001
#define CYFLD_ART_SW_C0O1__SIZE 0x00000001
#define CYFLD_ART_SW_U0O0__OFFSET 0x00000002
#define CYFLD_ART_SW_U0O0__SIZE 0x00000001
#define CYFLD_ART_SW_U0O1__OFFSET 0x00000003
#define CYFLD_ART_SW_U0O1__SIZE 0x00000001
#define CYFLD_ART_SW_C1O0__OFFSET 0x00000004
#define CYFLD_ART_SW_C1O0__SIZE 0x00000001
#define CYFLD_ART_SW_C1O1__OFFSET 0x00000005
#define CYFLD_ART_SW_C1O1__SIZE 0x00000001
#define CYFLD_ART_SW_U1O0__OFFSET 0x00000006
#define CYFLD_ART_SW_U1O0__SIZE 0x00000001
#define CYFLD_ART_SW_U1O1__OFFSET 0x00000007
#define CYFLD_ART_SW_U1O1__SIZE 0x00000001
#define CYFLD_ART_SW_AU0__OFFSET 0x00000010
#define CYFLD_ART_SW_AU0__SIZE 0x00000001
#define CYFLD_ART_SW_VSSA__OFFSET 0x0000001f
#define CYFLD_ART_SW_VSSA__SIZE 0x00000001
#define CYREG_ART_SARMUXVPLUS_SW_STATUS 0x40380064
#define CYFLD_ART_SW_AU1__OFFSET 0x00000011
#define CYFLD_ART_SW_AU1__SIZE 0x00000001
#define CYFLD_ART_SW_SRP__OFFSET 0x00000018
#define CYFLD_ART_SW_SRP__SIZE 0x00000001
#define CYREG_ART_SARMUXVMINUS_SW_STATUS 0x40380068
#define CYFLD_ART_SW_AU2__OFFSET 0x00000012
#define CYFLD_ART_SW_AU2__SIZE 0x00000001
#define CYFLD_ART_SW_SRM__OFFSET 0x00000019
#define CYFLD_ART_SW_SRM__SIZE 0x00000001
#define CYREG_ART_UAB0VIN00_SW 0x40380100
#define CYFLD_ART_U0I00_C0O1__OFFSET 0x00000001
#define CYFLD_ART_U0I00_C0O1__SIZE 0x00000001
#define CYFLD_ART_U0I00_U1O0__OFFSET 0x00000006
#define CYFLD_ART_U0I00_U1O0__SIZE 0x00000001
#define CYFLD_ART_U0I00_AU1__OFFSET 0x00000011
#define CYFLD_ART_U0I00_AU1__SIZE 0x00000001
#define CYREG_ART_UAB0VIN00_SW_CLR 0x40380104
#define CYREG_ART_UAB0VIN01_SW 0x40380108
#define CYFLD_ART_U0I01_C0O0__OFFSET 0x00000000
#define CYFLD_ART_U0I01_C0O0__SIZE 0x00000001
#define CYFLD_ART_U0I01_C1O1__OFFSET 0x00000005
#define CYFLD_ART_U0I01_C1O1__SIZE 0x00000001
#define CYFLD_ART_U0I01_U1O1__OFFSET 0x00000007
#define CYFLD_ART_U0I01_U1O1__SIZE 0x00000001
#define CYFLD_ART_U0I01_AU0__OFFSET 0x00000010
#define CYFLD_ART_U0I01_AU0__SIZE 0x00000001
#define CYFLD_ART_U0I01_AU2__OFFSET 0x00000012
#define CYFLD_ART_U0I01_AU2__SIZE 0x00000001
#define CYREG_ART_UAB0VIN01_SW_CLR 0x4038010c
#define CYREG_ART_UAB0VIN02_SW 0x40380110
#define CYFLD_ART_U0I02_U0O1__OFFSET 0x00000003
#define CYFLD_ART_U0I02_U0O1__SIZE 0x00000001
#define CYFLD_ART_U0I02_C1O0__OFFSET 0x00000004
#define CYFLD_ART_U0I02_C1O0__SIZE 0x00000001
#define CYFLD_ART_U0I02_AU1__OFFSET 0x00000011
#define CYFLD_ART_U0I02_AU1__SIZE 0x00000001
#define CYFLD_ART_U0I02_C0C2__OFFSET 0x0000001f
#define CYFLD_ART_U0I02_C0C2__SIZE 0x00000001
#define CYREG_ART_UAB0VIN02_SW_CLR 0x40380114
#define CYREG_ART_UAB0VIN03_SW 0x40380118
#define CYFLD_ART_U0I03_C0O1__OFFSET 0x00000001
#define CYFLD_ART_U0I03_C0O1__SIZE 0x00000001
#define CYFLD_ART_U0I03_U0O0__OFFSET 0x00000002
#define CYFLD_ART_U0I03_U0O0__SIZE 0x00000001
#define CYFLD_ART_U0I03_U1O0__OFFSET 0x00000006
#define CYFLD_ART_U0I03_U1O0__SIZE 0x00000001
#define CYFLD_ART_U0I03_AU0__OFFSET 0x00000010
#define CYFLD_ART_U0I03_AU0__SIZE 0x00000001
#define CYFLD_ART_U0I03_AU2__OFFSET 0x00000012
#define CYFLD_ART_U0I03_AU2__SIZE 0x00000001
#define CYFLD_ART_U0I03_U0I10__OFFSET 0x0000001e
#define CYFLD_ART_U0I03_U0I10__SIZE 0x00000001
#define CYFLD_ART_U0I03_C0C1__OFFSET 0x0000001f
#define CYFLD_ART_U0I03_C0C1__SIZE 0x00000001
#define CYREG_ART_UAB0VIN03_SW_CLR 0x4038011c
#define CYREG_ART_UAB0VIN10_SW 0x40380120
#define CYFLD_ART_U0I10_C0O0__OFFSET 0x00000000
#define CYFLD_ART_U0I10_C0O0__SIZE 0x00000001
#define CYFLD_ART_U0I10_U0O1__OFFSET 0x00000003
#define CYFLD_ART_U0I10_U0O1__SIZE 0x00000001
#define CYFLD_ART_U0I10_C1O1__OFFSET 0x00000005
#define CYFLD_ART_U0I10_C1O1__SIZE 0x00000001
#define CYFLD_ART_U0I10_U1O1__OFFSET 0x00000007
#define CYFLD_ART_U0I10_U1O1__SIZE 0x00000001
#define CYFLD_ART_U0I10_AU1__OFFSET 0x00000011
#define CYFLD_ART_U0I10_AU1__SIZE 0x00000001
#define CYFLD_ART_U0I10_C0C0__OFFSET 0x0000001f
#define CYFLD_ART_U0I10_C0C0__SIZE 0x00000001
#define CYREG_ART_UAB0VIN10_SW_CLR 0x40380124
#define CYREG_ART_UAB0VIN11_SW 0x40380128
#define CYFLD_ART_U0I11_U0O0__OFFSET 0x00000002
#define CYFLD_ART_U0I11_U0O0__SIZE 0x00000001
#define CYFLD_ART_U0I11_C1O0__OFFSET 0x00000004
#define CYFLD_ART_U0I11_C1O0__SIZE 0x00000001
#define CYFLD_ART_U0I11_AU0__OFFSET 0x00000010
#define CYFLD_ART_U0I11_AU0__SIZE 0x00000001
#define CYFLD_ART_U0I11_AU2__OFFSET 0x00000012
#define CYFLD_ART_U0I11_AU2__SIZE 0x00000001
#define CYFLD_ART_U0I11_C0C3__OFFSET 0x0000001f
#define CYFLD_ART_U0I11_C0C3__SIZE 0x00000001
#define CYREG_ART_UAB0VIN11_SW_CLR 0x4038012c
#define CYREG_ART_UAB0VIN12_SW 0x40380130
#define CYFLD_ART_U0I12_C0O1__OFFSET 0x00000001
#define CYFLD_ART_U0I12_C0O1__SIZE 0x00000001
#define CYFLD_ART_U0I12_U1O0__OFFSET 0x00000006
#define CYFLD_ART_U0I12_U1O0__SIZE 0x00000001
#define CYFLD_ART_U0I12_AU1__OFFSET 0x00000011
#define CYFLD_ART_U0I12_AU1__SIZE 0x00000001
#define CYREG_ART_UAB0VIN12_SW_CLR 0x40380134
#define CYREG_ART_UAB0VIN13_SW 0x40380138
#define CYFLD_ART_U0I13_C0O0__OFFSET 0x00000000
#define CYFLD_ART_U0I13_C0O0__SIZE 0x00000001
#define CYFLD_ART_U0I13_C1O1__OFFSET 0x00000005
#define CYFLD_ART_U0I13_C1O1__SIZE 0x00000001
#define CYFLD_ART_U0I13_U1O1__OFFSET 0x00000007
#define CYFLD_ART_U0I13_U1O1__SIZE 0x00000001
#define CYFLD_ART_U0I13_AU0__OFFSET 0x00000010
#define CYFLD_ART_U0I13_AU0__SIZE 0x00000001
#define CYFLD_ART_U0I13_AU2__OFFSET 0x00000012
#define CYFLD_ART_U0I13_AU2__SIZE 0x00000001
#define CYREG_ART_UAB0VIN13_SW_CLR 0x4038013c
#define CYREG_ART_CTB0VREF_SW 0x40380140
#define CYFLD_ART_C0V0_V0__OFFSET 0x00000000
#define CYFLD_ART_C0V0_V0__SIZE 0x00000001
#define CYFLD_ART_C0V0_V1__OFFSET 0x00000001
#define CYFLD_ART_C0V0_V1__SIZE 0x00000001
#define CYFLD_ART_C0V0_V2__OFFSET 0x00000002
#define CYFLD_ART_C0V0_V2__SIZE 0x00000001
#define CYFLD_ART_C0V0_V3__OFFSET 0x00000003
#define CYFLD_ART_C0V0_V3__SIZE 0x00000001
#define CYFLD_ART_C0V1_V0__OFFSET 0x00000010
#define CYFLD_ART_C0V1_V0__SIZE 0x00000001
#define CYFLD_ART_C0V1_V1__OFFSET 0x00000011
#define CYFLD_ART_C0V1_V1__SIZE 0x00000001
#define CYFLD_ART_C0V1_V2__OFFSET 0x00000012
#define CYFLD_ART_C0V1_V2__SIZE 0x00000001
#define CYFLD_ART_C0V1_V3__OFFSET 0x00000013
#define CYFLD_ART_C0V1_V3__SIZE 0x00000001
#define CYREG_ART_CTB0VREF_SW_CLR 0x40380144
#define CYREG_ART_UAB0VREF_SW 0x40380148
#define CYFLD_ART_U0V00_V0__OFFSET 0x00000000
#define CYFLD_ART_U0V00_V0__SIZE 0x00000001
#define CYFLD_ART_U0V00_V1__OFFSET 0x00000001
#define CYFLD_ART_U0V00_V1__SIZE 0x00000001
#define CYFLD_ART_U0V00_V2__OFFSET 0x00000002
#define CYFLD_ART_U0V00_V2__SIZE 0x00000001
#define CYFLD_ART_U0V00_V3__OFFSET 0x00000003
#define CYFLD_ART_U0V00_V3__SIZE 0x00000001
#define CYFLD_ART_U0V01_V0__OFFSET 0x00000008
#define CYFLD_ART_U0V01_V0__SIZE 0x00000001
#define CYFLD_ART_U0V01_V1__OFFSET 0x00000009
#define CYFLD_ART_U0V01_V1__SIZE 0x00000001
#define CYFLD_ART_U0V01_V2__OFFSET 0x0000000a
#define CYFLD_ART_U0V01_V2__SIZE 0x00000001
#define CYFLD_ART_U0V01_V3__OFFSET 0x0000000b
#define CYFLD_ART_U0V01_V3__SIZE 0x00000001
#define CYFLD_ART_U0V10_V0__OFFSET 0x00000010
#define CYFLD_ART_U0V10_V0__SIZE 0x00000001
#define CYFLD_ART_U0V10_V1__OFFSET 0x00000011
#define CYFLD_ART_U0V10_V1__SIZE 0x00000001
#define CYFLD_ART_U0V10_V2__OFFSET 0x00000012
#define CYFLD_ART_U0V10_V2__SIZE 0x00000001
#define CYFLD_ART_U0V10_V3__OFFSET 0x00000013
#define CYFLD_ART_U0V10_V3__SIZE 0x00000001
#define CYFLD_ART_U0V11_V0__OFFSET 0x00000018
#define CYFLD_ART_U0V11_V0__SIZE 0x00000001
#define CYFLD_ART_U0V11_V1__OFFSET 0x00000019
#define CYFLD_ART_U0V11_V1__SIZE 0x00000001
#define CYFLD_ART_U0V11_V2__OFFSET 0x0000001a
#define CYFLD_ART_U0V11_V2__SIZE 0x00000001
#define CYFLD_ART_U0V11_V3__OFFSET 0x0000001b
#define CYFLD_ART_U0V11_V3__SIZE 0x00000001
#define CYREG_ART_UAB0VREF_SW_CLR 0x4038014c
#define CYREG_ART_UAB1VIN00_SW 0x40380180
#define CYFLD_ART_U1I00_U0O0__OFFSET 0x00000002
#define CYFLD_ART_U1I00_U0O0__SIZE 0x00000001
#define CYFLD_ART_U1I00_C1O1__OFFSET 0x00000005
#define CYFLD_ART_U1I00_C1O1__SIZE 0x00000001
#define CYFLD_ART_U1I00_AU0__OFFSET 0x00000010
#define CYFLD_ART_U1I00_AU0__SIZE 0x00000001
#define CYFLD_ART_U1I00_AU2__OFFSET 0x00000012
#define CYFLD_ART_U1I00_AU2__SIZE 0x00000001
#define CYREG_ART_UAB1VIN00_SW_CLR 0x40380184
#define CYREG_ART_UAB1VIN01_SW 0x40380188
#define CYFLD_ART_U1I01_C0O1__OFFSET 0x00000001
#define CYFLD_ART_U1I01_C0O1__SIZE 0x00000001
#define CYFLD_ART_U1I01_U0O1__OFFSET 0x00000003
#define CYFLD_ART_U1I01_U0O1__SIZE 0x00000001
#define CYFLD_ART_U1I01_C1O0__OFFSET 0x00000004
#define CYFLD_ART_U1I01_C1O0__SIZE 0x00000001
#define CYFLD_ART_U1I01_AU1__OFFSET 0x00000011
#define CYFLD_ART_U1I01_AU1__SIZE 0x00000001
#define CYREG_ART_UAB1VIN01_SW_CLR 0x4038018c
#define CYREG_ART_UAB1VIN02_SW 0x40380190
#define CYFLD_ART_U1I02_C0O0__OFFSET 0x00000000
#define CYFLD_ART_U1I02_C0O0__SIZE 0x00000001
#define CYFLD_ART_U1I02_U1O1__OFFSET 0x00000007
#define CYFLD_ART_U1I02_U1O1__SIZE 0x00000001
#define CYFLD_ART_U1I02_AU0__OFFSET 0x00000010
#define CYFLD_ART_U1I02_AU0__SIZE 0x00000001
#define CYFLD_ART_U1I02_AU2__OFFSET 0x00000012
#define CYFLD_ART_U1I02_AU2__SIZE 0x00000001
#define CYFLD_ART_U1I02_C1C2__OFFSET 0x0000001f
#define CYFLD_ART_U1I02_C1C2__SIZE 0x00000001
#define CYREG_ART_UAB1VIN02_SW_CLR 0x40380194
#define CYREG_ART_UAB1VIN03_SW 0x40380198
#define CYFLD_ART_U1I03_U0O0__OFFSET 0x00000002
#define CYFLD_ART_U1I03_U0O0__SIZE 0x00000001
#define CYFLD_ART_U1I03_C1O1__OFFSET 0x00000005
#define CYFLD_ART_U1I03_C1O1__SIZE 0x00000001
#define CYFLD_ART_U1I03_U1O0__OFFSET 0x00000006
#define CYFLD_ART_U1I03_U1O0__SIZE 0x00000001
#define CYFLD_ART_U1I03_AU1__OFFSET 0x00000011
#define CYFLD_ART_U1I03_AU1__SIZE 0x00000001
#define CYFLD_ART_U1I03_U1I10__OFFSET 0x0000001e
#define CYFLD_ART_U1I03_U1I10__SIZE 0x00000001
#define CYFLD_ART_U1I03_C1C1__OFFSET 0x0000001f
#define CYFLD_ART_U1I03_C1C1__SIZE 0x00000001
#define CYREG_ART_UAB1VIN03_SW_CLR 0x4038019c
#define CYREG_ART_UAB1VIN10_SW 0x403801a0
#define CYFLD_ART_U1I10_C0O1__OFFSET 0x00000001
#define CYFLD_ART_U1I10_C0O1__SIZE 0x00000001
#define CYFLD_ART_U1I10_U0O1__OFFSET 0x00000003
#define CYFLD_ART_U1I10_U0O1__SIZE 0x00000001
#define CYFLD_ART_U1I10_C1O0__OFFSET 0x00000004
#define CYFLD_ART_U1I10_C1O0__SIZE 0x00000001
#define CYFLD_ART_U1I10_U1O1__OFFSET 0x00000007
#define CYFLD_ART_U1I10_U1O1__SIZE 0x00000001
#define CYFLD_ART_U1I10_AU0__OFFSET 0x00000010
#define CYFLD_ART_U1I10_AU0__SIZE 0x00000001
#define CYFLD_ART_U1I10_AU2__OFFSET 0x00000012
#define CYFLD_ART_U1I10_AU2__SIZE 0x00000001
#define CYFLD_ART_U1I10_C1C0__OFFSET 0x0000001f
#define CYFLD_ART_U1I10_C1C0__SIZE 0x00000001
#define CYREG_ART_UAB1VIN10_SW_CLR 0x403801a4
#define CYREG_ART_UAB1VIN11_SW 0x403801a8
#define CYFLD_ART_U1I11_C0O0__OFFSET 0x00000000
#define CYFLD_ART_U1I11_C0O0__SIZE 0x00000001
#define CYFLD_ART_U1I11_U1O0__OFFSET 0x00000006
#define CYFLD_ART_U1I11_U1O0__SIZE 0x00000001
#define CYFLD_ART_U1I11_AU1__OFFSET 0x00000011
#define CYFLD_ART_U1I11_AU1__SIZE 0x00000001
#define CYFLD_ART_U1I11_C1C3__OFFSET 0x0000001f
#define CYFLD_ART_U1I11_C1C3__SIZE 0x00000001
#define CYREG_ART_UAB1VIN11_SW_CLR 0x403801ac
#define CYREG_ART_UAB1VIN12_SW 0x403801b0
#define CYFLD_ART_U1I12_U0O0__OFFSET 0x00000002
#define CYFLD_ART_U1I12_U0O0__SIZE 0x00000001
#define CYFLD_ART_U1I12_C1O1__OFFSET 0x00000005
#define CYFLD_ART_U1I12_C1O1__SIZE 0x00000001
#define CYFLD_ART_U1I12_AU0__OFFSET 0x00000010
#define CYFLD_ART_U1I12_AU0__SIZE 0x00000001
#define CYFLD_ART_U1I12_AU2__OFFSET 0x00000012
#define CYFLD_ART_U1I12_AU2__SIZE 0x00000001
#define CYREG_ART_UAB1VIN12_SW_CLR 0x403801b4
#define CYREG_ART_UAB1VIN13_SW 0x403801b8
#define CYFLD_ART_U1I13_C0O1__OFFSET 0x00000001
#define CYFLD_ART_U1I13_C0O1__SIZE 0x00000001
#define CYFLD_ART_U1I13_U0O1__OFFSET 0x00000003
#define CYFLD_ART_U1I13_U0O1__SIZE 0x00000001
#define CYFLD_ART_U1I13_C1O0__OFFSET 0x00000004
#define CYFLD_ART_U1I13_C1O0__SIZE 0x00000001
#define CYFLD_ART_U1I13_AU1__OFFSET 0x00000011
#define CYFLD_ART_U1I13_AU1__SIZE 0x00000001
#define CYREG_ART_UAB1VIN13_SW_CLR 0x403801bc
#define CYREG_ART_CTB1VREF_SW 0x403801c0
#define CYFLD_ART_C1V0_V0__OFFSET 0x00000000
#define CYFLD_ART_C1V0_V0__SIZE 0x00000001
#define CYFLD_ART_C1V0_V1__OFFSET 0x00000001
#define CYFLD_ART_C1V0_V1__SIZE 0x00000001
#define CYFLD_ART_C1V0_V2__OFFSET 0x00000002
#define CYFLD_ART_C1V0_V2__SIZE 0x00000001
#define CYFLD_ART_C1V0_V3__OFFSET 0x00000003
#define CYFLD_ART_C1V0_V3__SIZE 0x00000001
#define CYFLD_ART_C1V1_V0__OFFSET 0x00000010
#define CYFLD_ART_C1V1_V0__SIZE 0x00000001
#define CYFLD_ART_C1V1_V1__OFFSET 0x00000011
#define CYFLD_ART_C1V1_V1__SIZE 0x00000001
#define CYFLD_ART_C1V1_V2__OFFSET 0x00000012
#define CYFLD_ART_C1V1_V2__SIZE 0x00000001
#define CYFLD_ART_C1V1_V3__OFFSET 0x00000013
#define CYFLD_ART_C1V1_V3__SIZE 0x00000001
#define CYREG_ART_CTB1VREF_SW_CLR 0x403801c4
#define CYDEV_SAR_BASE 0x403a0000
#define CYDEV_SAR_SIZE 0x00010000
#define CYREG_SAR_CTRL 0x403a0000
#define CYFLD_SAR_VREF_SEL__OFFSET 0x00000004
#define CYFLD_SAR_VREF_SEL__SIZE 0x00000003
#define CYVAL_SAR_VREF_SEL_VREF0 0x00000000
#define CYVAL_SAR_VREF_SEL_VREF1 0x00000001
#define CYVAL_SAR_VREF_SEL_VREF2 0x00000002
#define CYVAL_SAR_VREF_SEL_VREF_AROUTE 0x00000003
#define CYVAL_SAR_VREF_SEL_VBGR 0x00000004
#define CYVAL_SAR_VREF_SEL_VREF_EXT 0x00000005
#define CYVAL_SAR_VREF_SEL_VDDA_DIV_2 0x00000006
#define CYVAL_SAR_VREF_SEL_VDDA 0x00000007
#define CYFLD_SAR_VREF_BYP_CAP_EN__OFFSET 0x00000007
#define CYFLD_SAR_VREF_BYP_CAP_EN__SIZE 0x00000001
#define CYFLD_SAR_NEG_SEL__OFFSET 0x00000009
#define CYFLD_SAR_NEG_SEL__SIZE 0x00000003
#define CYVAL_SAR_NEG_SEL_VSSA_KELVIN 0x00000000
#define CYVAL_SAR_NEG_SEL_ART_VSSA 0x00000001
#define CYVAL_SAR_NEG_SEL_P1 0x00000002
#define CYVAL_SAR_NEG_SEL_P3 0x00000003
#define CYVAL_SAR_NEG_SEL_P5 0x00000004
#define CYVAL_SAR_NEG_SEL_P7 0x00000005
#define CYVAL_SAR_NEG_SEL_ACORE 0x00000006
#define CYVAL_SAR_NEG_SEL_VREF 0x00000007
#define CYFLD_SAR_SAR_HW_CTRL_NEGVREF__OFFSET 0x0000000d
#define CYFLD_SAR_SAR_HW_CTRL_NEGVREF__SIZE 0x00000001
#define CYFLD_SAR_PWR_CTRL_VREF__OFFSET 0x0000000e
#define CYFLD_SAR_PWR_CTRL_VREF__SIZE 0x00000002
#define CYVAL_SAR_PWR_CTRL_VREF_NORMAL_PWR 0x00000000
#define CYVAL_SAR_PWR_CTRL_VREF_HALF_PWR 0x00000001
#define CYVAL_SAR_PWR_CTRL_VREF_THIRD_PWR 0x00000002
#define CYVAL_SAR_PWR_CTRL_VREF_QUARTER_PWR 0x00000003
#define CYFLD_SAR_SPARE__OFFSET 0x00000010
#define CYFLD_SAR_SPARE__SIZE 0x00000004
#define CYFLD_SAR_BOOSTPUMP_EN__OFFSET 0x00000014
#define CYFLD_SAR_BOOSTPUMP_EN__SIZE 0x00000001
#define CYFLD_SAR_REFBUF_EN__OFFSET 0x00000015
#define CYFLD_SAR_REFBUF_EN__SIZE 0x00000001
#define CYFLD_SAR_ICONT_LV__OFFSET 0x00000018
#define CYFLD_SAR_ICONT_LV__SIZE 0x00000002
#define CYVAL_SAR_ICONT_LV_NORMAL_PWR 0x00000000
#define CYVAL_SAR_ICONT_LV_HALF_PWR 0x00000001
#define CYVAL_SAR_ICONT_LV_MORE_PWR 0x00000002
#define CYVAL_SAR_ICONT_LV_QUARTER_PWR 0x00000003
#define CYFLD_SAR_DEEPSLEEP_ON__OFFSET 0x0000001b
#define CYFLD_SAR_DEEPSLEEP_ON__SIZE 0x00000001
#define CYFLD_SAR_DSI_SYNC_CONFIG__OFFSET 0x0000001c
#define CYFLD_SAR_DSI_SYNC_CONFIG__SIZE 0x00000001
#define CYFLD_SAR_DSI_MODE__OFFSET 0x0000001d
#define CYFLD_SAR_DSI_MODE__SIZE 0x00000001
#define CYFLD_SAR_SWITCH_DISABLE__OFFSET 0x0000001e
#define CYFLD_SAR_SWITCH_DISABLE__SIZE 0x00000001
#define CYFLD_SAR_ENABLED__OFFSET 0x0000001f
#define CYFLD_SAR_ENABLED__SIZE 0x00000001
#define CYREG_SAR_SAMPLE_CTRL 0x403a0004
#define CYFLD_SAR_SUB_RESOLUTION__OFFSET 0x00000000
#define CYFLD_SAR_SUB_RESOLUTION__SIZE 0x00000001
#define CYVAL_SAR_SUB_RESOLUTION_8B 0x00000000
#define CYVAL_SAR_SUB_RESOLUTION_10B 0x00000001
#define CYFLD_SAR_LEFT_ALIGN__OFFSET 0x00000001
#define CYFLD_SAR_LEFT_ALIGN__SIZE 0x00000001
#define CYFLD_SAR_SINGLE_ENDED_SIGNED__OFFSET 0x00000002
#define CYFLD_SAR_SINGLE_ENDED_SIGNED__SIZE 0x00000001
#define CYVAL_SAR_SINGLE_ENDED_SIGNED_UNSIGNED 0x00000000
#define CYVAL_SAR_SINGLE_ENDED_SIGNED_SIGNED 0x00000001
#define CYFLD_SAR_DIFFERENTIAL_SIGNED__OFFSET 0x00000003
#define CYFLD_SAR_DIFFERENTIAL_SIGNED__SIZE 0x00000001
#define CYVAL_SAR_DIFFERENTIAL_SIGNED_UNSIGNED 0x00000000
#define CYVAL_SAR_DIFFERENTIAL_SIGNED_SIGNED 0x00000001
#define CYFLD_SAR_AVG_CNT__OFFSET 0x00000004
#define CYFLD_SAR_AVG_CNT__SIZE 0x00000003
#define CYFLD_SAR_AVG_SHIFT__OFFSET 0x00000007
#define CYFLD_SAR_AVG_SHIFT__SIZE 0x00000001
#define CYFLD_SAR_AVG_MODE__OFFSET 0x00000008
#define CYFLD_SAR_AVG_MODE__SIZE 0x00000001
#define CYVAL_SAR_AVG_MODE_ACCUNDUMP 0x00000000
#define CYVAL_SAR_AVG_MODE_INTERLEAVED 0x00000001
#define CYFLD_SAR_CONTINUOUS__OFFSET 0x00000010
#define CYFLD_SAR_CONTINUOUS__SIZE 0x00000001
#define CYFLD_SAR_DSI_TRIGGER_EN__OFFSET 0x00000011
#define CYFLD_SAR_DSI_TRIGGER_EN__SIZE 0x00000001
#define CYFLD_SAR_DSI_TRIGGER_LEVEL__OFFSET 0x00000012
#define CYFLD_SAR_DSI_TRIGGER_LEVEL__SIZE 0x00000001
#define CYFLD_SAR_DSI_SYNC_TRIGGER__OFFSET 0x00000013
#define CYFLD_SAR_DSI_SYNC_TRIGGER__SIZE 0x00000001
#define CYFLD_SAR_UAB_SCAN_MODE__OFFSET 0x00000016
#define CYFLD_SAR_UAB_SCAN_MODE__SIZE 0x00000001
#define CYVAL_SAR_UAB_SCAN_MODE_UNSCHEDULED 0x00000000
#define CYVAL_SAR_UAB_SCAN_MODE_SCHEDULED 0x00000001
#define CYFLD_SAR_REPEAT_INVALID__OFFSET 0x00000017
#define CYFLD_SAR_REPEAT_INVALID__SIZE 0x00000001
#define CYFLD_SAR_VALID_SEL__OFFSET 0x00000018
#define CYFLD_SAR_VALID_SEL__SIZE 0x00000003
#define CYFLD_SAR_VALID_SEL_EN__OFFSET 0x0000001b
#define CYFLD_SAR_VALID_SEL_EN__SIZE 0x00000001
#define CYFLD_SAR_VALID_IGNORE__OFFSET 0x0000001c
#define CYFLD_SAR_VALID_IGNORE__SIZE 0x00000001
#define CYFLD_SAR_TRIGGER_OUT_EN__OFFSET 0x0000001e
#define CYFLD_SAR_TRIGGER_OUT_EN__SIZE 0x00000001
#define CYFLD_SAR_EOS_DSI_OUT_EN__OFFSET 0x0000001f
#define CYFLD_SAR_EOS_DSI_OUT_EN__SIZE 0x00000001
#define CYREG_SAR_SAMPLE_TIME01 0x403a0010
#define CYFLD_SAR_SAMPLE_TIME0__OFFSET 0x00000000
#define CYFLD_SAR_SAMPLE_TIME0__SIZE 0x0000000a
#define CYFLD_SAR_SAMPLE_TIME1__OFFSET 0x00000010
#define CYFLD_SAR_SAMPLE_TIME1__SIZE 0x0000000a
#define CYREG_SAR_SAMPLE_TIME23 0x403a0014
#define CYFLD_SAR_SAMPLE_TIME2__OFFSET 0x00000000
#define CYFLD_SAR_SAMPLE_TIME2__SIZE 0x0000000a
#define CYFLD_SAR_SAMPLE_TIME3__OFFSET 0x00000010
#define CYFLD_SAR_SAMPLE_TIME3__SIZE 0x0000000a
#define CYREG_SAR_RANGE_THRES 0x403a0018
#define CYFLD_SAR_RANGE_LOW__OFFSET 0x00000000
#define CYFLD_SAR_RANGE_LOW__SIZE 0x00000010
#define CYFLD_SAR_RANGE_HIGH__OFFSET 0x00000010
#define CYFLD_SAR_RANGE_HIGH__SIZE 0x00000010
#define CYREG_SAR_RANGE_COND 0x403a001c
#define CYFLD_SAR_RANGE_COND__OFFSET 0x0000001e
#define CYFLD_SAR_RANGE_COND__SIZE 0x00000002
#define CYVAL_SAR_RANGE_COND_BELOW 0x00000000
#define CYVAL_SAR_RANGE_COND_INSIDE 0x00000001
#define CYVAL_SAR_RANGE_COND_ABOVE 0x00000002
#define CYVAL_SAR_RANGE_COND_OUTSIDE 0x00000003
#define CYREG_SAR_CHAN_EN 0x403a0020
#define CYFLD_SAR_CHAN_EN__OFFSET 0x00000000
#define CYFLD_SAR_CHAN_EN__SIZE 0x00000010
#define CYREG_SAR_START_CTRL 0x403a0024
#define CYFLD_SAR_FW_TRIGGER__OFFSET 0x00000000
#define CYFLD_SAR_FW_TRIGGER__SIZE 0x00000001
#define CYREG_SAR_DFT_CTRL 0x403a0030
#define CYFLD_SAR_DLY_INC__OFFSET 0x00000000
#define CYFLD_SAR_DLY_INC__SIZE 0x00000001
#define CYFLD_SAR_HIZ__OFFSET 0x00000001
#define CYFLD_SAR_HIZ__SIZE 0x00000001
#define CYFLD_SAR_DFT_INC__OFFSET 0x00000010
#define CYFLD_SAR_DFT_INC__SIZE 0x00000004
#define CYFLD_SAR_DFT_OUTC__OFFSET 0x00000014
#define CYFLD_SAR_DFT_OUTC__SIZE 0x00000003
#define CYFLD_SAR_SEL_CSEL_DFT__OFFSET 0x00000018
#define CYFLD_SAR_SEL_CSEL_DFT__SIZE 0x00000004
#define CYFLD_SAR_EN_CSEL_DFT__OFFSET 0x0000001c
#define CYFLD_SAR_EN_CSEL_DFT__SIZE 0x00000001
#define CYFLD_SAR_DCEN__OFFSET 0x0000001d
#define CYFLD_SAR_DCEN__SIZE 0x00000001
#define CYFLD_SAR_ADFT_OVERRIDE__OFFSET 0x0000001f
#define CYFLD_SAR_ADFT_OVERRIDE__SIZE 0x00000001
#define CYREG_SAR_CHAN_CONFIG0 0x403a0080
#define CYFLD_SAR_POS_PIN_ADDR__OFFSET 0x00000000
#define CYFLD_SAR_POS_PIN_ADDR__SIZE 0x00000003
#define CYFLD_SAR_POS_PORT_ADDR__OFFSET 0x00000004
#define CYFLD_SAR_POS_PORT_ADDR__SIZE 0x00000003
#define CYVAL_SAR_POS_PORT_ADDR_SARMUX 0x00000000
#define CYVAL_SAR_POS_PORT_ADDR_CTB0 0x00000001
#define CYVAL_SAR_POS_PORT_ADDR_CTB1 0x00000002
#define CYVAL_SAR_POS_PORT_ADDR_CTB2 0x00000003
#define CYVAL_SAR_POS_PORT_ADDR_CTB3 0x00000004
#define CYVAL_SAR_POS_PORT_ADDR_AROUTE_VIRT2 0x00000005
#define CYVAL_SAR_POS_PORT_ADDR_AROUTE_VIRT1 0x00000006
#define CYVAL_SAR_POS_PORT_ADDR_SARMUX_VIRT 0x00000007
#define CYFLD_SAR_DIFFERENTIAL_EN__OFFSET 0x00000008
#define CYFLD_SAR_DIFFERENTIAL_EN__SIZE 0x00000001
#define CYFLD_SAR_RESOLUTION__OFFSET 0x00000009
#define CYFLD_SAR_RESOLUTION__SIZE 0x00000001
#define CYVAL_SAR_RESOLUTION_MAXRES 0x00000000
#define CYVAL_SAR_RESOLUTION_SUBRES 0x00000001
#define CYFLD_SAR_AVG_EN__OFFSET 0x0000000a
#define CYFLD_SAR_AVG_EN__SIZE 0x00000001
#define CYFLD_SAR_SAMPLE_TIME_SEL__OFFSET 0x0000000c
#define CYFLD_SAR_SAMPLE_TIME_SEL__SIZE 0x00000002
#define CYFLD_SAR_NEG_PIN_ADDR__OFFSET 0x00000010
#define CYFLD_SAR_NEG_PIN_ADDR__SIZE 0x00000003
#define CYFLD_SAR_NEG_PORT_ADDR__OFFSET 0x00000014
#define CYFLD_SAR_NEG_PORT_ADDR__SIZE 0x00000003
#define CYVAL_SAR_NEG_PORT_ADDR_SARMUX 0x00000000
#define CYVAL_SAR_NEG_PORT_ADDR_AROUTE_VIRT2 0x00000005
#define CYVAL_SAR_NEG_PORT_ADDR_AROUTE_VIRT1 0x00000006
#define CYVAL_SAR_NEG_PORT_ADDR_RESERVED1 0x00000007
#define CYFLD_SAR_NEG_ADDR_EN__OFFSET 0x00000018
#define CYFLD_SAR_NEG_ADDR_EN__SIZE 0x00000001
#define CYFLD_SAR_DSI_OUT_EN__OFFSET 0x0000001f
#define CYFLD_SAR_DSI_OUT_EN__SIZE 0x00000001
#define CYREG_SAR_CHAN_CONFIG1 0x403a0084
#define CYREG_SAR_CHAN_CONFIG2 0x403a0088
#define CYREG_SAR_CHAN_CONFIG3 0x403a008c
#define CYREG_SAR_CHAN_CONFIG4 0x403a0090
#define CYREG_SAR_CHAN_CONFIG5 0x403a0094
#define CYREG_SAR_CHAN_CONFIG6 0x403a0098
#define CYREG_SAR_CHAN_CONFIG7 0x403a009c
#define CYREG_SAR_CHAN_CONFIG8 0x403a00a0
#define CYREG_SAR_CHAN_CONFIG9 0x403a00a4
#define CYREG_SAR_CHAN_CONFIG10 0x403a00a8
#define CYREG_SAR_CHAN_CONFIG11 0x403a00ac
#define CYREG_SAR_CHAN_CONFIG12 0x403a00b0
#define CYREG_SAR_CHAN_CONFIG13 0x403a00b4
#define CYREG_SAR_CHAN_CONFIG14 0x403a00b8
#define CYREG_SAR_CHAN_CONFIG15 0x403a00bc
#define CYREG_SAR_CHAN_WORK0 0x403a0100
#define CYFLD_SAR_WORK__OFFSET 0x00000000
#define CYFLD_SAR_WORK__SIZE 0x00000010
#define CYFLD_SAR_CHAN_WORK_NEWVALUE_MIR__OFFSET 0x0000001b
#define CYFLD_SAR_CHAN_WORK_NEWVALUE_MIR__SIZE 0x00000001
#define CYFLD_SAR_CHAN_WORK_UPDATED_MIR__OFFSET 0x0000001f
#define CYFLD_SAR_CHAN_WORK_UPDATED_MIR__SIZE 0x00000001
#define CYREG_SAR_CHAN_WORK1 0x403a0104
#define CYREG_SAR_CHAN_WORK2 0x403a0108
#define CYREG_SAR_CHAN_WORK3 0x403a010c
#define CYREG_SAR_CHAN_WORK4 0x403a0110
#define CYREG_SAR_CHAN_WORK5 0x403a0114
#define CYREG_SAR_CHAN_WORK6 0x403a0118
#define CYREG_SAR_CHAN_WORK7 0x403a011c
#define CYREG_SAR_CHAN_WORK8 0x403a0120
#define CYREG_SAR_CHAN_WORK9 0x403a0124
#define CYREG_SAR_CHAN_WORK10 0x403a0128
#define CYREG_SAR_CHAN_WORK11 0x403a012c
#define CYREG_SAR_CHAN_WORK12 0x403a0130
#define CYREG_SAR_CHAN_WORK13 0x403a0134
#define CYREG_SAR_CHAN_WORK14 0x403a0138
#define CYREG_SAR_CHAN_WORK15 0x403a013c
#define CYREG_SAR_CHAN_RESULT0 0x403a0180
#define CYFLD_SAR_RESULT__OFFSET 0x00000000
#define CYFLD_SAR_RESULT__SIZE 0x00000010
#define CYFLD_SAR_CHAN_RESULT_NEWVALUE_MIR__OFFSET 0x0000001b
#define CYFLD_SAR_CHAN_RESULT_NEWVALUE_MIR__SIZE 0x00000001
#define CYFLD_SAR_SATURATE_INTR_MIR__OFFSET 0x0000001d
#define CYFLD_SAR_SATURATE_INTR_MIR__SIZE 0x00000001
#define CYFLD_SAR_RANGE_INTR_MIR__OFFSET 0x0000001e
#define CYFLD_SAR_RANGE_INTR_MIR__SIZE 0x00000001
#define CYFLD_SAR_CHAN_RESULT_UPDATED_MIR__OFFSET 0x0000001f
#define CYFLD_SAR_CHAN_RESULT_UPDATED_MIR__SIZE 0x00000001
#define CYREG_SAR_CHAN_RESULT1 0x403a0184
#define CYREG_SAR_CHAN_RESULT2 0x403a0188
#define CYREG_SAR_CHAN_RESULT3 0x403a018c
#define CYREG_SAR_CHAN_RESULT4 0x403a0190
#define CYREG_SAR_CHAN_RESULT5 0x403a0194
#define CYREG_SAR_CHAN_RESULT6 0x403a0198
#define CYREG_SAR_CHAN_RESULT7 0x403a019c
#define CYREG_SAR_CHAN_RESULT8 0x403a01a0
#define CYREG_SAR_CHAN_RESULT9 0x403a01a4
#define CYREG_SAR_CHAN_RESULT10 0x403a01a8
#define CYREG_SAR_CHAN_RESULT11 0x403a01ac
#define CYREG_SAR_CHAN_RESULT12 0x403a01b0
#define CYREG_SAR_CHAN_RESULT13 0x403a01b4
#define CYREG_SAR_CHAN_RESULT14 0x403a01b8
#define CYREG_SAR_CHAN_RESULT15 0x403a01bc
#define CYREG_SAR_CHAN_WORK_UPDATED 0x403a0200
#define CYFLD_SAR_CHAN_WORK_UPDATED__OFFSET 0x00000000
#define CYFLD_SAR_CHAN_WORK_UPDATED__SIZE 0x00000010
#define CYREG_SAR_CHAN_RESULT_UPDATED 0x403a0204
#define CYFLD_SAR_CHAN_RESULT_UPDATED__OFFSET 0x00000000
#define CYFLD_SAR_CHAN_RESULT_UPDATED__SIZE 0x00000010
#define CYREG_SAR_CHAN_WORK_NEWVALUE 0x403a0208
#define CYFLD_SAR_CHAN_WORK_NEWVALUE__OFFSET 0x00000000
#define CYFLD_SAR_CHAN_WORK_NEWVALUE__SIZE 0x00000010
#define CYREG_SAR_CHAN_RESULT_NEWVALUE 0x403a020c
#define CYFLD_SAR_CHAN_RESULT_NEWVALUE__OFFSET 0x00000000
#define CYFLD_SAR_CHAN_RESULT_NEWVALUE__SIZE 0x00000010
#define CYREG_SAR_INTR 0x403a0210
#define CYFLD_SAR_EOS_INTR__OFFSET 0x00000000
#define CYFLD_SAR_EOS_INTR__SIZE 0x00000001
#define CYFLD_SAR_OVERFLOW_INTR__OFFSET 0x00000001
#define CYFLD_SAR_OVERFLOW_INTR__SIZE 0x00000001
#define CYFLD_SAR_FW_COLLISION_INTR__OFFSET 0x00000002
#define CYFLD_SAR_FW_COLLISION_INTR__SIZE 0x00000001
#define CYFLD_SAR_DSI_COLLISION_INTR__OFFSET 0x00000003
#define CYFLD_SAR_DSI_COLLISION_INTR__SIZE 0x00000001
#define CYFLD_SAR_INJ_EOC_INTR__OFFSET 0x00000004
#define CYFLD_SAR_INJ_EOC_INTR__SIZE 0x00000001
#define CYFLD_SAR_INJ_SATURATE_INTR__OFFSET 0x00000005
#define CYFLD_SAR_INJ_SATURATE_INTR__SIZE 0x00000001
#define CYFLD_SAR_INJ_RANGE_INTR__OFFSET 0x00000006
#define CYFLD_SAR_INJ_RANGE_INTR__SIZE 0x00000001
#define CYFLD_SAR_INJ_COLLISION_INTR__OFFSET 0x00000007
#define CYFLD_SAR_INJ_COLLISION_INTR__SIZE 0x00000001
#define CYREG_SAR_INTR_SET 0x403a0214
#define CYFLD_SAR_EOS_SET__OFFSET 0x00000000
#define CYFLD_SAR_EOS_SET__SIZE 0x00000001
#define CYFLD_SAR_OVERFLOW_SET__OFFSET 0x00000001
#define CYFLD_SAR_OVERFLOW_SET__SIZE 0x00000001
#define CYFLD_SAR_FW_COLLISION_SET__OFFSET 0x00000002
#define CYFLD_SAR_FW_COLLISION_SET__SIZE 0x00000001
#define CYFLD_SAR_DSI_COLLISION_SET__OFFSET 0x00000003
#define CYFLD_SAR_DSI_COLLISION_SET__SIZE 0x00000001
#define CYFLD_SAR_INJ_EOC_SET__OFFSET 0x00000004
#define CYFLD_SAR_INJ_EOC_SET__SIZE 0x00000001
#define CYFLD_SAR_INJ_SATURATE_SET__OFFSET 0x00000005
#define CYFLD_SAR_INJ_SATURATE_SET__SIZE 0x00000001
#define CYFLD_SAR_INJ_RANGE_SET__OFFSET 0x00000006
#define CYFLD_SAR_INJ_RANGE_SET__SIZE 0x00000001
#define CYFLD_SAR_INJ_COLLISION_SET__OFFSET 0x00000007
#define CYFLD_SAR_INJ_COLLISION_SET__SIZE 0x00000001
#define CYREG_SAR_INTR_MASK 0x403a0218
#define CYFLD_SAR_EOS_MASK__OFFSET 0x00000000
#define CYFLD_SAR_EOS_MASK__SIZE 0x00000001
#define CYFLD_SAR_OVERFLOW_MASK__OFFSET 0x00000001
#define CYFLD_SAR_OVERFLOW_MASK__SIZE 0x00000001
#define CYFLD_SAR_FW_COLLISION_MASK__OFFSET 0x00000002
#define CYFLD_SAR_FW_COLLISION_MASK__SIZE 0x00000001
#define CYFLD_SAR_DSI_COLLISION_MASK__OFFSET 0x00000003
#define CYFLD_SAR_DSI_COLLISION_MASK__SIZE 0x00000001
#define CYFLD_SAR_INJ_EOC_MASK__OFFSET 0x00000004
#define CYFLD_SAR_INJ_EOC_MASK__SIZE 0x00000001
#define CYFLD_SAR_INJ_SATURATE_MASK__OFFSET 0x00000005
#define CYFLD_SAR_INJ_SATURATE_MASK__SIZE 0x00000001
#define CYFLD_SAR_INJ_RANGE_MASK__OFFSET 0x00000006
#define CYFLD_SAR_INJ_RANGE_MASK__SIZE 0x00000001
#define CYFLD_SAR_INJ_COLLISION_MASK__OFFSET 0x00000007
#define CYFLD_SAR_INJ_COLLISION_MASK__SIZE 0x00000001
#define CYREG_SAR_INTR_MASKED 0x403a021c
#define CYFLD_SAR_EOS_MASKED__OFFSET 0x00000000
#define CYFLD_SAR_EOS_MASKED__SIZE 0x00000001
#define CYFLD_SAR_OVERFLOW_MASKED__OFFSET 0x00000001
#define CYFLD_SAR_OVERFLOW_MASKED__SIZE 0x00000001
#define CYFLD_SAR_FW_COLLISION_MASKED__OFFSET 0x00000002
#define CYFLD_SAR_FW_COLLISION_MASKED__SIZE 0x00000001
#define CYFLD_SAR_DSI_COLLISION_MASKED__OFFSET 0x00000003
#define CYFLD_SAR_DSI_COLLISION_MASKED__SIZE 0x00000001
#define CYFLD_SAR_INJ_EOC_MASKED__OFFSET 0x00000004
#define CYFLD_SAR_INJ_EOC_MASKED__SIZE 0x00000001
#define CYFLD_SAR_INJ_SATURATE_MASKED__OFFSET 0x00000005
#define CYFLD_SAR_INJ_SATURATE_MASKED__SIZE 0x00000001
#define CYFLD_SAR_INJ_RANGE_MASKED__OFFSET 0x00000006
#define CYFLD_SAR_INJ_RANGE_MASKED__SIZE 0x00000001
#define CYFLD_SAR_INJ_COLLISION_MASKED__OFFSET 0x00000007
#define CYFLD_SAR_INJ_COLLISION_MASKED__SIZE 0x00000001
#define CYREG_SAR_SATURATE_INTR 0x403a0220
#define CYFLD_SAR_SATURATE_INTR__OFFSET 0x00000000
#define CYFLD_SAR_SATURATE_INTR__SIZE 0x00000010
#define CYREG_SAR_SATURATE_INTR_SET 0x403a0224
#define CYFLD_SAR_SATURATE_SET__OFFSET 0x00000000
#define CYFLD_SAR_SATURATE_SET__SIZE 0x00000010
#define CYREG_SAR_SATURATE_INTR_MASK 0x403a0228
#define CYFLD_SAR_SATURATE_MASK__OFFSET 0x00000000
#define CYFLD_SAR_SATURATE_MASK__SIZE 0x00000010
#define CYREG_SAR_SATURATE_INTR_MASKED 0x403a022c
#define CYFLD_SAR_SATURATE_MASKED__OFFSET 0x00000000
#define CYFLD_SAR_SATURATE_MASKED__SIZE 0x00000010
#define CYREG_SAR_RANGE_INTR 0x403a0230
#define CYFLD_SAR_RANGE_INTR__OFFSET 0x00000000
#define CYFLD_SAR_RANGE_INTR__SIZE 0x00000010
#define CYREG_SAR_RANGE_INTR_SET 0x403a0234
#define CYFLD_SAR_RANGE_SET__OFFSET 0x00000000
#define CYFLD_SAR_RANGE_SET__SIZE 0x00000010
#define CYREG_SAR_RANGE_INTR_MASK 0x403a0238
#define CYFLD_SAR_RANGE_MASK__OFFSET 0x00000000
#define CYFLD_SAR_RANGE_MASK__SIZE 0x00000010
#define CYREG_SAR_RANGE_INTR_MASKED 0x403a023c
#define CYFLD_SAR_RANGE_MASKED__OFFSET 0x00000000
#define CYFLD_SAR_RANGE_MASKED__SIZE 0x00000010
#define CYREG_SAR_INTR_CAUSE 0x403a0240
#define CYFLD_SAR_EOS_MASKED_MIR__OFFSET 0x00000000
#define CYFLD_SAR_EOS_MASKED_MIR__SIZE 0x00000001
#define CYFLD_SAR_OVERFLOW_MASKED_MIR__OFFSET 0x00000001
#define CYFLD_SAR_OVERFLOW_MASKED_MIR__SIZE 0x00000001
#define CYFLD_SAR_FW_COLLISION_MASKED_MIR__OFFSET 0x00000002
#define CYFLD_SAR_FW_COLLISION_MASKED_MIR__SIZE 0x00000001
#define CYFLD_SAR_DSI_COLLISION_MASKED_MIR__OFFSET 0x00000003
#define CYFLD_SAR_DSI_COLLISION_MASKED_MIR__SIZE 0x00000001
#define CYFLD_SAR_INJ_EOC_MASKED_MIR__OFFSET 0x00000004
#define CYFLD_SAR_INJ_EOC_MASKED_MIR__SIZE 0x00000001
#define CYFLD_SAR_INJ_SATURATE_MASKED_MIR__OFFSET 0x00000005
#define CYFLD_SAR_INJ_SATURATE_MASKED_MIR__SIZE 0x00000001
#define CYFLD_SAR_INJ_RANGE_MASKED_MIR__OFFSET 0x00000006
#define CYFLD_SAR_INJ_RANGE_MASKED_MIR__SIZE 0x00000001
#define CYFLD_SAR_INJ_COLLISION_MASKED_MIR__OFFSET 0x00000007
#define CYFLD_SAR_INJ_COLLISION_MASKED_MIR__SIZE 0x00000001
#define CYFLD_SAR_SATURATE_MASKED_RED__OFFSET 0x0000001e
#define CYFLD_SAR_SATURATE_MASKED_RED__SIZE 0x00000001
#define CYFLD_SAR_RANGE_MASKED_RED__OFFSET 0x0000001f
#define CYFLD_SAR_RANGE_MASKED_RED__SIZE 0x00000001
#define CYREG_SAR_INJ_CHAN_CONFIG 0x403a0280
#define CYFLD_SAR_INJ_PIN_ADDR__OFFSET 0x00000000
#define CYFLD_SAR_INJ_PIN_ADDR__SIZE 0x00000003
#define CYFLD_SAR_INJ_PORT_ADDR__OFFSET 0x00000004
#define CYFLD_SAR_INJ_PORT_ADDR__SIZE 0x00000003
#define CYVAL_SAR_INJ_PORT_ADDR_SARMUX 0x00000000
#define CYVAL_SAR_INJ_PORT_ADDR_CTB0 0x00000001
#define CYVAL_SAR_INJ_PORT_ADDR_CTB1 0x00000002
#define CYVAL_SAR_INJ_PORT_ADDR_CTB2 0x00000003
#define CYVAL_SAR_INJ_PORT_ADDR_CTB3 0x00000004
#define CYVAL_SAR_INJ_PORT_ADDR_AROUTE_VIRT 0x00000006
#define CYVAL_SAR_INJ_PORT_ADDR_SARMUX_VIRT 0x00000007
#define CYFLD_SAR_INJ_DIFFERENTIAL_EN__OFFSET 0x00000008
#define CYFLD_SAR_INJ_DIFFERENTIAL_EN__SIZE 0x00000001
#define CYFLD_SAR_INJ_RESOLUTION__OFFSET 0x00000009
#define CYFLD_SAR_INJ_RESOLUTION__SIZE 0x00000001
#define CYVAL_SAR_INJ_RESOLUTION_12B 0x00000000
#define CYVAL_SAR_INJ_RESOLUTION_SUBRES 0x00000001
#define CYFLD_SAR_INJ_AVG_EN__OFFSET 0x0000000a
#define CYFLD_SAR_INJ_AVG_EN__SIZE 0x00000001
#define CYFLD_SAR_INJ_SAMPLE_TIME_SEL__OFFSET 0x0000000c
#define CYFLD_SAR_INJ_SAMPLE_TIME_SEL__SIZE 0x00000002
#define CYFLD_SAR_INJ_TAILGATING__OFFSET 0x0000001e
#define CYFLD_SAR_INJ_TAILGATING__SIZE 0x00000001
#define CYFLD_SAR_INJ_START_EN__OFFSET 0x0000001f
#define CYFLD_SAR_INJ_START_EN__SIZE 0x00000001
#define CYREG_SAR_INJ_RESULT 0x403a0290
#define CYFLD_SAR_INJ_RESULT__OFFSET 0x00000000
#define CYFLD_SAR_INJ_RESULT__SIZE 0x00000010
#define CYFLD_SAR_INJ_NEWVALUE__OFFSET 0x0000001b
#define CYFLD_SAR_INJ_NEWVALUE__SIZE 0x00000001
#define CYFLD_SAR_INJ_COLLISION_INTR_MIR__OFFSET 0x0000001c
#define CYFLD_SAR_INJ_COLLISION_INTR_MIR__SIZE 0x00000001
#define CYFLD_SAR_INJ_SATURATE_INTR_MIR__OFFSET 0x0000001d
#define CYFLD_SAR_INJ_SATURATE_INTR_MIR__SIZE 0x00000001
#define CYFLD_SAR_INJ_RANGE_INTR_MIR__OFFSET 0x0000001e
#define CYFLD_SAR_INJ_RANGE_INTR_MIR__SIZE 0x00000001
#define CYFLD_SAR_INJ_EOC_INTR_MIR__OFFSET 0x0000001f
#define CYFLD_SAR_INJ_EOC_INTR_MIR__SIZE 0x00000001
#define CYREG_SAR_STATUS 0x403a02a0
#define CYFLD_SAR_CUR_CHAN__OFFSET 0x00000000
#define CYFLD_SAR_CUR_CHAN__SIZE 0x00000005
#define CYFLD_SAR_SW_VREF_NEG__OFFSET 0x0000001e
#define CYFLD_SAR_SW_VREF_NEG__SIZE 0x00000001
#define CYFLD_SAR_BUSY__OFFSET 0x0000001f
#define CYFLD_SAR_BUSY__SIZE 0x00000001
#define CYREG_SAR_AVG_STAT 0x403a02a4
#define CYFLD_SAR_CUR_AVG_ACCU__OFFSET 0x00000000
#define CYFLD_SAR_CUR_AVG_ACCU__SIZE 0x00000014
#define CYFLD_SAR_INTRLV_BUSY__OFFSET 0x00000017
#define CYFLD_SAR_INTRLV_BUSY__SIZE 0x00000001
#define CYFLD_SAR_CUR_AVG_CNT__OFFSET 0x00000018
#define CYFLD_SAR_CUR_AVG_CNT__SIZE 0x00000008
#define CYREG_SAR_MUX_SWITCH0 0x403a0300
#define CYFLD_SAR_MUX_FW_P0_VPLUS__OFFSET 0x00000000
#define CYFLD_SAR_MUX_FW_P0_VPLUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P1_VPLUS__OFFSET 0x00000001
#define CYFLD_SAR_MUX_FW_P1_VPLUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P2_VPLUS__OFFSET 0x00000002
#define CYFLD_SAR_MUX_FW_P2_VPLUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P3_VPLUS__OFFSET 0x00000003
#define CYFLD_SAR_MUX_FW_P3_VPLUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P4_VPLUS__OFFSET 0x00000004
#define CYFLD_SAR_MUX_FW_P4_VPLUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P5_VPLUS__OFFSET 0x00000005
#define CYFLD_SAR_MUX_FW_P5_VPLUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P6_VPLUS__OFFSET 0x00000006
#define CYFLD_SAR_MUX_FW_P6_VPLUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P7_VPLUS__OFFSET 0x00000007
#define CYFLD_SAR_MUX_FW_P7_VPLUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P0_VMINUS__OFFSET 0x00000008
#define CYFLD_SAR_MUX_FW_P0_VMINUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P1_VMINUS__OFFSET 0x00000009
#define CYFLD_SAR_MUX_FW_P1_VMINUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P2_VMINUS__OFFSET 0x0000000a
#define CYFLD_SAR_MUX_FW_P2_VMINUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P3_VMINUS__OFFSET 0x0000000b
#define CYFLD_SAR_MUX_FW_P3_VMINUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P4_VMINUS__OFFSET 0x0000000c
#define CYFLD_SAR_MUX_FW_P4_VMINUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P5_VMINUS__OFFSET 0x0000000d
#define CYFLD_SAR_MUX_FW_P5_VMINUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P6_VMINUS__OFFSET 0x0000000e
#define CYFLD_SAR_MUX_FW_P6_VMINUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P7_VMINUS__OFFSET 0x0000000f
#define CYFLD_SAR_MUX_FW_P7_VMINUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_VSSA_VMINUS__OFFSET 0x00000010
#define CYFLD_SAR_MUX_FW_VSSA_VMINUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_TEMP_VPLUS__OFFSET 0x00000011
#define CYFLD_SAR_MUX_FW_TEMP_VPLUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_AMUXBUSA_VPLUS__OFFSET 0x00000012
#define CYFLD_SAR_MUX_FW_AMUXBUSA_VPLUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_AMUXBUSB_VPLUS__OFFSET 0x00000013
#define CYFLD_SAR_MUX_FW_AMUXBUSB_VPLUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_AMUXBUSA_VMINUS__OFFSET 0x00000014
#define CYFLD_SAR_MUX_FW_AMUXBUSA_VMINUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_AMUXBUSB_VMINUS__OFFSET 0x00000015
#define CYFLD_SAR_MUX_FW_AMUXBUSB_VMINUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_SARBUS0_VPLUS__OFFSET 0x00000016
#define CYFLD_SAR_MUX_FW_SARBUS0_VPLUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_SARBUS1_VPLUS__OFFSET 0x00000017
#define CYFLD_SAR_MUX_FW_SARBUS1_VPLUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_SARBUS0_VMINUS__OFFSET 0x00000018
#define CYFLD_SAR_MUX_FW_SARBUS0_VMINUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_SARBUS1_VMINUS__OFFSET 0x00000019
#define CYFLD_SAR_MUX_FW_SARBUS1_VMINUS__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P4_COREIO0__OFFSET 0x0000001a
#define CYFLD_SAR_MUX_FW_P4_COREIO0__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P5_COREIO1__OFFSET 0x0000001b
#define CYFLD_SAR_MUX_FW_P5_COREIO1__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P6_COREIO2__OFFSET 0x0000001c
#define CYFLD_SAR_MUX_FW_P6_COREIO2__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P7_COREIO3__OFFSET 0x0000001d
#define CYFLD_SAR_MUX_FW_P7_COREIO3__SIZE 0x00000001
#define CYREG_SAR_MUX_SWITCH_CLEAR0 0x403a0304
#define CYREG_SAR_MUX_SWITCH1 0x403a0308
#define CYFLD_SAR_MUX_FW_P4_DFT_INP__OFFSET 0x00000000
#define CYFLD_SAR_MUX_FW_P4_DFT_INP__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_P5_DFT_INM__OFFSET 0x00000001
#define CYFLD_SAR_MUX_FW_P5_DFT_INM__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_ADFT0_SARBUS0__OFFSET 0x00000002
#define CYFLD_SAR_MUX_FW_ADFT0_SARBUS0__SIZE 0x00000001
#define CYFLD_SAR_MUX_FW_ADFT1_SARBUS1__OFFSET 0x00000003
#define CYFLD_SAR_MUX_FW_ADFT1_SARBUS1__SIZE 0x00000001
#define CYREG_SAR_MUX_SWITCH_CLEAR1 0x403a030c
#define CYREG_SAR_MUX_SWITCH_HW_CTRL 0x403a0340
#define CYFLD_SAR_MUX_HW_CTRL_P0__OFFSET 0x00000000
#define CYFLD_SAR_MUX_HW_CTRL_P0__SIZE 0x00000001
#define CYFLD_SAR_MUX_HW_CTRL_P1__OFFSET 0x00000001
#define CYFLD_SAR_MUX_HW_CTRL_P1__SIZE 0x00000001
#define CYFLD_SAR_MUX_HW_CTRL_P2__OFFSET 0x00000002
#define CYFLD_SAR_MUX_HW_CTRL_P2__SIZE 0x00000001
#define CYFLD_SAR_MUX_HW_CTRL_P3__OFFSET 0x00000003
#define CYFLD_SAR_MUX_HW_CTRL_P3__SIZE 0x00000001
#define CYFLD_SAR_MUX_HW_CTRL_P4__OFFSET 0x00000004
#define CYFLD_SAR_MUX_HW_CTRL_P4__SIZE 0x00000001
#define CYFLD_SAR_MUX_HW_CTRL_P5__OFFSET 0x00000005
#define CYFLD_SAR_MUX_HW_CTRL_P5__SIZE 0x00000001
#define CYFLD_SAR_MUX_HW_CTRL_P6__OFFSET 0x00000006
#define CYFLD_SAR_MUX_HW_CTRL_P6__SIZE 0x00000001
#define CYFLD_SAR_MUX_HW_CTRL_P7__OFFSET 0x00000007
#define CYFLD_SAR_MUX_HW_CTRL_P7__SIZE 0x00000001
#define CYFLD_SAR_MUX_HW_CTRL_VSSA__OFFSET 0x00000010
#define CYFLD_SAR_MUX_HW_CTRL_VSSA__SIZE 0x00000001
#define CYFLD_SAR_MUX_HW_CTRL_TEMP__OFFSET 0x00000011
#define CYFLD_SAR_MUX_HW_CTRL_TEMP__SIZE 0x00000001
#define CYFLD_SAR_MUX_HW_CTRL_AMUXBUSA__OFFSET 0x00000012
#define CYFLD_SAR_MUX_HW_CTRL_AMUXBUSA__SIZE 0x00000001
#define CYFLD_SAR_MUX_HW_CTRL_AMUXBUSB__OFFSET 0x00000013
#define CYFLD_SAR_MUX_HW_CTRL_AMUXBUSB__SIZE 0x00000001
#define CYFLD_SAR_MUX_HW_CTRL_SARBUS0__OFFSET 0x00000016
#define CYFLD_SAR_MUX_HW_CTRL_SARBUS0__SIZE 0x00000001
#define CYFLD_SAR_MUX_HW_CTRL_SARBUS1__OFFSET 0x00000017
#define CYFLD_SAR_MUX_HW_CTRL_SARBUS1__SIZE 0x00000001
#define CYREG_SAR_MUX_SWITCH_STATUS 0x403a0348
#define CYREG_SAR_PUMP_CTRL 0x403a0380
#define CYFLD_SAR_CLOCK_SEL__OFFSET 0x00000000
#define CYFLD_SAR_CLOCK_SEL__SIZE 0x00000001
#define CYREG_SAR_ANA_TRIM 0x403a0f00
#define CYFLD_SAR_CAP_TRIM__OFFSET 0x00000000
#define CYFLD_SAR_CAP_TRIM__SIZE 0x00000003
#define CYFLD_SAR_TRIMUNIT__OFFSET 0x00000003
#define CYFLD_SAR_TRIMUNIT__SIZE 0x00000001
#define CYREG_SAR_WOUNDING 0x403a0f04
#define CYFLD_SAR_WOUND_RESOLUTION__OFFSET 0x00000000
#define CYFLD_SAR_WOUND_RESOLUTION__SIZE 0x00000002
#define CYVAL_SAR_WOUND_RESOLUTION_12BIT 0x00000000
#define CYVAL_SAR_WOUND_RESOLUTION_10BIT 0x00000001
#define CYVAL_SAR_WOUND_RESOLUTION_8BIT 0x00000002
#define CYVAL_SAR_WOUND_RESOLUTION_8BIT_TOO 0x00000003
#define CYDEV_PASS_BASE 0x403f0000
#define CYDEV_PASS_SIZE 0x00010000
#define CYREG_PASS_INTR_CAUSE 0x403f0000
#define CYFLD_PASS_CTB0_INT__OFFSET 0x00000000
#define CYFLD_PASS_CTB0_INT__SIZE 0x00000001
#define CYFLD_PASS_CTB1_INT__OFFSET 0x00000001
#define CYFLD_PASS_CTB1_INT__SIZE 0x00000001
#define CYFLD_PASS_UAB0_INT__OFFSET 0x00000008
#define CYFLD_PASS_UAB0_INT__SIZE 0x00000001
#define CYREG_PASS_TRIG_SYNC 0x403f0100
#define CYFLD_PASS_DSI_SYNC0_EN__OFFSET 0x00000008
#define CYFLD_PASS_DSI_SYNC0_EN__SIZE 0x00000006
#define CYREG_PASS_SAR_TRIG_SEL 0x403f0104
#define CYFLD_PASS_TRIG_SEL__OFFSET 0x00000018
#define CYFLD_PASS_TRIG_SEL__SIZE 0x00000005
#define CYREG_PASS_PASS_CTRL 0x403f0108
#define CYFLD_PASS_PMPCLK_BYP__OFFSET 0x00000000
#define CYFLD_PASS_PMPCLK_BYP__SIZE 0x00000001
#define CYFLD_PASS_PMPCLK_SRC__OFFSET 0x00000001
#define CYFLD_PASS_PMPCLK_SRC__SIZE 0x00000001
#define CYFLD_PASS_RMB_BITS__OFFSET 0x00000008
#define CYFLD_PASS_RMB_BITS__SIZE 0x00000008
#define CYREG_PASS_PRB_CTRL 0x403f0200
#define CYFLD_PASS_VBGR_BUF_GAIN__OFFSET 0x00000000
#define CYFLD_PASS_VBGR_BUF_GAIN__SIZE 0x00000002
#define CYFLD_PASS_VDDA_ENABLE__OFFSET 0x00000004
#define CYFLD_PASS_VDDA_ENABLE__SIZE 0x00000001
#define CYFLD_PASS_DEEPSLEEP_ON__OFFSET 0x0000001e
#define CYFLD_PASS_DEEPSLEEP_ON__SIZE 0x00000001
#define CYFLD_PASS_ENABLED__OFFSET 0x0000001f
#define CYFLD_PASS_ENABLED__SIZE 0x00000001
#define CYREG_PASS_PRB_REF0 0x403f0204
#define CYFLD_PASS_VREF0_ENABLE__OFFSET 0x00000000
#define CYFLD_PASS_VREF0_ENABLE__SIZE 0x00000001
#define CYFLD_PASS_VREF0_SUP_SEL__OFFSET 0x00000001
#define CYFLD_PASS_VREF0_SUP_SEL__SIZE 0x00000001
#define CYFLD_PASS_VREF0_SEL__OFFSET 0x00000004
#define CYFLD_PASS_VREF0_SEL__SIZE 0x00000004
#define CYREG_PASS_PRB_REF1 0x403f0208
#define CYFLD_PASS_VREF1_ENABLE__OFFSET 0x00000000
#define CYFLD_PASS_VREF1_ENABLE__SIZE 0x00000001
#define CYFLD_PASS_VREF1_SUP_SEL__OFFSET 0x00000001
#define CYFLD_PASS_VREF1_SUP_SEL__SIZE 0x00000001
#define CYFLD_PASS_VREF1_SEL__OFFSET 0x00000004
#define CYFLD_PASS_VREF1_SEL__SIZE 0x00000004
#define CYREG_PASS_PRB_REF2 0x403f020c
#define CYFLD_PASS_VREF2_ENABLE__OFFSET 0x00000000
#define CYFLD_PASS_VREF2_ENABLE__SIZE 0x00000001
#define CYFLD_PASS_VREF2_SUP_SEL__OFFSET 0x00000001
#define CYFLD_PASS_VREF2_SUP_SEL__SIZE 0x00000001
#define CYFLD_PASS_VREF2_SEL__OFFSET 0x00000004
#define CYFLD_PASS_VREF2_SEL__SIZE 0x00000004
#define CYREG_PASS_PRB_REF3 0x403f0210
#define CYFLD_PASS_VREF3_ENABLE__OFFSET 0x00000000
#define CYFLD_PASS_VREF3_ENABLE__SIZE 0x00000001
#define CYFLD_PASS_VREF3_SUP_SEL__OFFSET 0x00000001
#define CYFLD_PASS_VREF3_SUP_SEL__SIZE 0x00000001
#define CYFLD_PASS_VREF3_SEL__OFFSET 0x00000004
#define CYFLD_PASS_VREF3_SEL__SIZE 0x00000004
#define CYREG_PASS_LNFE_CTRL 0x403f0300
#define CYREG_PASS_LNFE_SW 0x403f0304
#define CYFLD_PASS_LB__OFFSET 0x00000000
#define CYFLD_PASS_LB__SIZE 0x00000001
#define CYFLD_PASS_LE__OFFSET 0x00000001
#define CYFLD_PASS_LE__SIZE 0x00000001
#define CYDEV_PASS_BIST_BASE 0x403f0c00
#define CYDEV_PASS_BIST_SIZE 0x00000100
#define CYDEV_PASS_DSAB_BASE 0x403f0e00
#define CYDEV_PASS_DSAB_SIZE 0x00000100
#define CYREG_PASS_DSAB_DSAB_CTRL 0x403f0e00
#define CYFLD_PASS_DSAB_CURRENT_SEL__OFFSET 0x00000000
#define CYFLD_PASS_DSAB_CURRENT_SEL__SIZE 0x00000006
#define CYFLD_PASS_DSAB_SEL_OUT__OFFSET 0x00000008
#define CYFLD_PASS_DSAB_SEL_OUT__SIZE 0x00000004
#define CYFLD_PASS_DSAB_REF_SWAP_EN__OFFSET 0x00000010
#define CYFLD_PASS_DSAB_REF_SWAP_EN__SIZE 0x00000004
#define CYFLD_PASS_DSAB_BYPASS_MODE_EN__OFFSET 0x00000018
#define CYFLD_PASS_DSAB_BYPASS_MODE_EN__SIZE 0x00000001
#define CYFLD_PASS_DSAB_STARTUP_RM__OFFSET 0x0000001c
#define CYFLD_PASS_DSAB_STARTUP_RM__SIZE 0x00000001
#define CYFLD_PASS_DSAB_ENABLED__OFFSET 0x0000001f
#define CYFLD_PASS_DSAB_ENABLED__SIZE 0x00000001
#define CYREG_PASS_DSAB_DSAB_DFT 0x403f0e04
#define CYFLD_PASS_DSAB_EN_DFT__OFFSET 0x00000000
#define CYFLD_PASS_DSAB_EN_DFT__SIZE 0x00000004
#define CYREG_PASS_DSAB_TRIM 0x403f0f00
#define CYFLD_PASS_IBIAS_TRIM__OFFSET 0x00000000
#define CYFLD_PASS_IBIAS_TRIM__SIZE 0x00000004
#define CYFLD_PASS_DSAB_RMB_BITS__OFFSET 0x00000004
#define CYFLD_PASS_DSAB_RMB_BITS__SIZE 0x00000002
#define CYREG_PASS_PRB_TRIM 0x403f0f04
#define CYFLD_PASS_VBGR_BUF_TRIM__OFFSET 0x00000000
#define CYFLD_PASS_VBGR_BUF_TRIM__SIZE 0x00000006
#define CYFLD_PASS_PRB_RMB_BITS__OFFSET 0x00000008
#define CYFLD_PASS_PRB_RMB_BITS__SIZE 0x00000002
#define CYDEV_CM0P_BASE 0xe0000000
#define CYDEV_CM0P_SIZE 0x00100000
#define CYREG_CM0P_DWT_PID4 0xe0001fd0
#define CYFLD_CM0P_VALUE__OFFSET 0x00000000
#define CYFLD_CM0P_VALUE__SIZE 0x00000020
#define CYREG_CM0P_DWT_PID0 0xe0001fe0
#define CYREG_CM0P_DWT_PID1 0xe0001fe4
#define CYREG_CM0P_DWT_PID2 0xe0001fe8
#define CYREG_CM0P_DWT_PID3 0xe0001fec
#define CYREG_CM0P_DWT_CID0 0xe0001ff0
#define CYREG_CM0P_DWT_CID1 0xe0001ff4
#define CYREG_CM0P_DWT_CID2 0xe0001ff8
#define CYREG_CM0P_DWT_CID3 0xe0001ffc
#define CYREG_CM0P_BP_PID4 0xe0002fd0
#define CYREG_CM0P_BP_PID0 0xe0002fe0
#define CYREG_CM0P_BP_PID1 0xe0002fe4
#define CYREG_CM0P_BP_PID2 0xe0002fe8
#define CYREG_CM0P_BP_PID3 0xe0002fec
#define CYREG_CM0P_BP_CID0 0xe0002ff0
#define CYREG_CM0P_BP_CID1 0xe0002ff4
#define CYREG_CM0P_BP_CID2 0xe0002ff8
#define CYREG_CM0P_BP_CID3 0xe0002ffc
#define CYREG_CM0P_SYST_CSR 0xe000e010
#define CYFLD_CM0P_ENABLE__OFFSET 0x00000000
#define CYFLD_CM0P_ENABLE__SIZE 0x00000001
#define CYFLD_CM0P_TICKINT__OFFSET 0x00000001
#define CYFLD_CM0P_TICKINT__SIZE 0x00000001
#define CYFLD_CM0P_CLKSOURCE__OFFSET 0x00000002
#define CYFLD_CM0P_CLKSOURCE__SIZE 0x00000001
#define CYFLD_CM0P_COUNTFLAG__OFFSET 0x00000010
#define CYFLD_CM0P_COUNTFLAG__SIZE 0x00000001
#define CYREG_CM0P_SYST_RVR 0xe000e014
#define CYFLD_CM0P_RELOAD__OFFSET 0x00000000
#define CYFLD_CM0P_RELOAD__SIZE 0x00000018
#define CYREG_CM0P_SYST_CVR 0xe000e018
#define CYFLD_CM0P_CURRENT__OFFSET 0x00000000
#define CYFLD_CM0P_CURRENT__SIZE 0x00000018
#define CYREG_CM0P_SYST_CALIB 0xe000e01c
#define CYFLD_CM0P_TENMS__OFFSET 0x00000000
#define CYFLD_CM0P_TENMS__SIZE 0x00000018
#define CYFLD_CM0P_SKEW__OFFSET 0x0000001e
#define CYFLD_CM0P_SKEW__SIZE 0x00000001
#define CYFLD_CM0P_NOREF__OFFSET 0x0000001f
#define CYFLD_CM0P_NOREF__SIZE 0x00000001
#define CYREG_CM0P_ISER 0xe000e100
#define CYFLD_CM0P_SETENA__OFFSET 0x00000000
#define CYFLD_CM0P_SETENA__SIZE 0x00000020
#define CYREG_CM0P_ICER 0xe000e180
#define CYFLD_CM0P_CLRENA__OFFSET 0x00000000
#define CYFLD_CM0P_CLRENA__SIZE 0x00000020
#define CYREG_CM0P_ISPR 0xe000e200
#define CYFLD_CM0P_SETPEND__OFFSET 0x00000000
#define CYFLD_CM0P_SETPEND__SIZE 0x00000020
#define CYREG_CM0P_ICPR 0xe000e280
#define CYFLD_CM0P_CLRPEND__OFFSET 0x00000000
#define CYFLD_CM0P_CLRPEND__SIZE 0x00000020
#define CYREG_CM0P_IPR0 0xe000e400
#define CYFLD_CM0P_PRI_N0__OFFSET 0x00000006
#define CYFLD_CM0P_PRI_N0__SIZE 0x00000002
#define CYFLD_CM0P_PRI_N1__OFFSET 0x0000000e
#define CYFLD_CM0P_PRI_N1__SIZE 0x00000002
#define CYFLD_CM0P_PRI_N2__OFFSET 0x00000016
#define CYFLD_CM0P_PRI_N2__SIZE 0x00000002
#define CYFLD_CM0P_PRI_N3__OFFSET 0x0000001e
#define CYFLD_CM0P_PRI_N3__SIZE 0x00000002
#define CYREG_CM0P_IPR1 0xe000e404
#define CYREG_CM0P_IPR2 0xe000e408
#define CYREG_CM0P_IPR3 0xe000e40c
#define CYREG_CM0P_IPR4 0xe000e410
#define CYREG_CM0P_IPR5 0xe000e414
#define CYREG_CM0P_IPR6 0xe000e418
#define CYREG_CM0P_IPR7 0xe000e41c
#define CYREG_CM0P_CPUID 0xe000ed00
#define CYFLD_CM0P_REVISION__OFFSET 0x00000000
#define CYFLD_CM0P_REVISION__SIZE 0x00000004
#define CYFLD_CM0P_PARTNO__OFFSET 0x00000004
#define CYFLD_CM0P_PARTNO__SIZE 0x0000000c
#define CYFLD_CM0P_CONSTANT__OFFSET 0x00000010
#define CYFLD_CM0P_CONSTANT__SIZE 0x00000004
#define CYFLD_CM0P_VARIANT__OFFSET 0x00000014
#define CYFLD_CM0P_VARIANT__SIZE 0x00000004
#define CYFLD_CM0P_IMPLEMENTER__OFFSET 0x00000018
#define CYFLD_CM0P_IMPLEMENTER__SIZE 0x00000008
#define CYREG_CM0P_ICSR 0xe000ed04
#define CYFLD_CM0P_VECTACTIVE__OFFSET 0x00000000
#define CYFLD_CM0P_VECTACTIVE__SIZE 0x00000009
#define CYFLD_CM0P_VECTPENDING__OFFSET 0x0000000c
#define CYFLD_CM0P_VECTPENDING__SIZE 0x00000009
#define CYFLD_CM0P_ISRPENDING__OFFSET 0x00000016
#define CYFLD_CM0P_ISRPENDING__SIZE 0x00000001
#define CYFLD_CM0P_ISRPREEMPT__OFFSET 0x00000017
#define CYFLD_CM0P_ISRPREEMPT__SIZE 0x00000001
#define CYFLD_CM0P_PENDSTCLR__OFFSET 0x00000019
#define CYFLD_CM0P_PENDSTCLR__SIZE 0x00000001
#define CYFLD_CM0P_PENDSTSETb__OFFSET 0x0000001a
#define CYFLD_CM0P_PENDSTSETb__SIZE 0x00000001
#define CYFLD_CM0P_PENDSVCLR__OFFSET 0x0000001b
#define CYFLD_CM0P_PENDSVCLR__SIZE 0x00000001
#define CYFLD_CM0P_PENDSVSET__OFFSET 0x0000001c
#define CYFLD_CM0P_PENDSVSET__SIZE 0x00000001
#define CYFLD_CM0P_NMIPENDSET__OFFSET 0x0000001f
#define CYFLD_CM0P_NMIPENDSET__SIZE 0x00000001
#define CYREG_CM0P_VTOR 0xe000ed08
#define CYFLD_CM0P_TBLOFF__OFFSET 0x00000008
#define CYFLD_CM0P_TBLOFF__SIZE 0x00000018
#define CYREG_CM0P_AIRCR 0xe000ed0c
#define CYFLD_CM0P_VECTCLRACTIVE__OFFSET 0x00000001
#define CYFLD_CM0P_VECTCLRACTIVE__SIZE 0x00000001
#define CYFLD_CM0P_SYSRESETREQ__OFFSET 0x00000002
#define CYFLD_CM0P_SYSRESETREQ__SIZE 0x00000001
#define CYFLD_CM0P_ENDIANNESS__OFFSET 0x0000000f
#define CYFLD_CM0P_ENDIANNESS__SIZE 0x00000001
#define CYFLD_CM0P_VECTKEY__OFFSET 0x00000010
#define CYFLD_CM0P_VECTKEY__SIZE 0x00000010
#define CYREG_CM0P_SCR 0xe000ed10
#define CYFLD_CM0P_SLEEPONEXIT__OFFSET 0x00000001
#define CYFLD_CM0P_SLEEPONEXIT__SIZE 0x00000001
#define CYFLD_CM0P_SLEEPDEEP__OFFSET 0x00000002
#define CYFLD_CM0P_SLEEPDEEP__SIZE 0x00000001
#define CYFLD_CM0P_SEVONPEND__OFFSET 0x00000004
#define CYFLD_CM0P_SEVONPEND__SIZE 0x00000001
#define CYREG_CM0P_CCR 0xe000ed14
#define CYFLD_CM0P_UNALIGN_TRP__OFFSET 0x00000003
#define CYFLD_CM0P_UNALIGN_TRP__SIZE 0x00000001
#define CYFLD_CM0P_STKALIGN__OFFSET 0x00000009
#define CYFLD_CM0P_STKALIGN__SIZE 0x00000001
#define CYREG_CM0P_SHPR2 0xe000ed1c
#define CYFLD_CM0P_PRI_11__OFFSET 0x0000001e
#define CYFLD_CM0P_PRI_11__SIZE 0x00000002
#define CYREG_CM0P_SHPR3 0xe000ed20
#define CYFLD_CM0P_PRI_14__OFFSET 0x00000016
#define CYFLD_CM0P_PRI_14__SIZE 0x00000002
#define CYFLD_CM0P_PRI_15__OFFSET 0x0000001e
#define CYFLD_CM0P_PRI_15__SIZE 0x00000002
#define CYREG_CM0P_SHCSR 0xe000ed24
#define CYFLD_CM0P_SVCALLPENDED__OFFSET 0x0000000f
#define CYFLD_CM0P_SVCALLPENDED__SIZE 0x00000001
#define CYREG_CM0P_SCS_PID4 0xe000efd0
#define CYREG_CM0P_SCS_PID0 0xe000efe0
#define CYREG_CM0P_SCS_PID1 0xe000efe4
#define CYREG_CM0P_SCS_PID2 0xe000efe8
#define CYREG_CM0P_SCS_PID3 0xe000efec
#define CYREG_CM0P_SCS_CID0 0xe000eff0
#define CYREG_CM0P_SCS_CID1 0xe000eff4
#define CYREG_CM0P_SCS_CID2 0xe000eff8
#define CYREG_CM0P_SCS_CID3 0xe000effc
#define CYREG_CM0P_ROM_SCS 0xe00ff000
#define CYREG_CM0P_ROM_DWT 0xe00ff004
#define CYREG_CM0P_ROM_BPU 0xe00ff008
#define CYREG_CM0P_ROM_END 0xe00ff00c
#define CYREG_CM0P_ROM_CSMT 0xe00fffcc
#define CYREG_CM0P_ROM_PID4 0xe00fffd0
#define CYREG_CM0P_ROM_PID0 0xe00fffe0
#define CYREG_CM0P_ROM_PID1 0xe00fffe4
#define CYREG_CM0P_ROM_PID2 0xe00fffe8
#define CYREG_CM0P_ROM_PID3 0xe00fffec
#define CYREG_CM0P_ROM_CID0 0xe00ffff0
#define CYREG_CM0P_ROM_CID1 0xe00ffff4
#define CYREG_CM0P_ROM_CID2 0xe00ffff8
#define CYREG_CM0P_ROM_CID3 0xe00ffffc
#define CYDEV_ROMTABLE_BASE 0xf0000000
#define CYDEV_ROMTABLE_SIZE 0x00001000
#define CYREG_ROMTABLE_ADDR 0xf0000000
#define CYFLD_ROMTABLE_PRESENT__OFFSET 0x00000000
#define CYFLD_ROMTABLE_PRESENT__SIZE 0x00000001
#define CYFLD_ROMTABLE_FORMAT_32BIT__OFFSET 0x00000001
#define CYFLD_ROMTABLE_FORMAT_32BIT__SIZE 0x00000001
#define CYFLD_ROMTABLE_ADDR_OFFSET__OFFSET 0x0000000c
#define CYFLD_ROMTABLE_ADDR_OFFSET__SIZE 0x00000014
#define CYREG_ROMTABLE_DID 0xf0000fcc
#define CYFLD_ROMTABLE_VALUE__OFFSET 0x00000000
#define CYFLD_ROMTABLE_VALUE__SIZE 0x00000020
#define CYREG_ROMTABLE_PID4 0xf0000fd0
#define CYFLD_ROMTABLE_JEP_CONTINUATION__OFFSET 0x00000000
#define CYFLD_ROMTABLE_JEP_CONTINUATION__SIZE 0x00000004
#define CYFLD_ROMTABLE_COUNT__OFFSET 0x00000004
#define CYFLD_ROMTABLE_COUNT__SIZE 0x00000004
#define CYREG_ROMTABLE_PID5 0xf0000fd4
#define CYREG_ROMTABLE_PID6 0xf0000fd8
#define CYREG_ROMTABLE_PID7 0xf0000fdc
#define CYREG_ROMTABLE_PID0 0xf0000fe0
#define CYFLD_ROMTABLE_PN_MIN__OFFSET 0x00000000
#define CYFLD_ROMTABLE_PN_MIN__SIZE 0x00000008
#define CYREG_ROMTABLE_PID1 0xf0000fe4
#define CYFLD_ROMTABLE_PN_MAJ__OFFSET 0x00000000
#define CYFLD_ROMTABLE_PN_MAJ__SIZE 0x00000004
#define CYFLD_ROMTABLE_JEPID_MIN__OFFSET 0x00000004
#define CYFLD_ROMTABLE_JEPID_MIN__SIZE 0x00000004
#define CYREG_ROMTABLE_PID2 0xf0000fe8
#define CYFLD_ROMTABLE_JEPID_MAJ__OFFSET 0x00000000
#define CYFLD_ROMTABLE_JEPID_MAJ__SIZE 0x00000003
#define CYFLD_ROMTABLE_REV__OFFSET 0x00000004
#define CYFLD_ROMTABLE_REV__SIZE 0x00000004
#define CYREG_ROMTABLE_PID3 0xf0000fec
#define CYFLD_ROMTABLE_CM__OFFSET 0x00000000
#define CYFLD_ROMTABLE_CM__SIZE 0x00000004
#define CYFLD_ROMTABLE_REV_AND__OFFSET 0x00000004
#define CYFLD_ROMTABLE_REV_AND__SIZE 0x00000004
#define CYREG_ROMTABLE_CID0 0xf0000ff0
#define CYREG_ROMTABLE_CID1 0xf0000ff4
#define CYREG_ROMTABLE_CID2 0xf0000ff8
#define CYREG_ROMTABLE_CID3 0xf0000ffc
#define CYDEV_FLS_SECTOR_SIZE 0x00008000
#define CYDEV_FLS_ROW_SIZE 0x00000080
