Running: /home/shreyas/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/shreyas/Xilinx/14.7/ISE_DS/xilinx_progs/RCA/rca_4bit_tb_isim_beh.exe -prj /home/shreyas/Xilinx/14.7/ISE_DS/xilinx_progs/RCA/rca_4bit_tb_beh.prj work.rca_4bit_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/shreyas/Xilinx/14.7/ISE_DS/xilinx_progs/RCA/full_adder.v" into library work
Analyzing Verilog file "/home/shreyas/Xilinx/14.7/ISE_DS/xilinx_progs/RCA/rca_4bit.v" into library work
Analyzing Verilog file "/home/shreyas/Xilinx/14.7/ISE_DS/xilinx_progs/RCA/rca_4bit_tb.v" into library work
Analyzing Verilog file "/home/shreyas/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82936 KB
Fuse CPU Usage: 1170 ms
Compiling module full_adder
Compiling module rca_4bit
Compiling module rca_4bit_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable /home/shreyas/Xilinx/14.7/ISE_DS/xilinx_progs/RCA/rca_4bit_tb_isim_beh.exe
Fuse Memory Usage: 1167420 KB
Fuse CPU Usage: 1180 ms
GCC CPU Usage: 300 ms
