# Iteration 1

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,30.8,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,7.1,% Slots <,,,0.0,100.0,,
Backend_Bound,35.9,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,26.2,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 2

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,24.6,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,4.8,% Slots <,,,0.0,100.0,,
Backend_Bound,46.3,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,24.3,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 3

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,26.2,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,5.6,% Slots <,,,0.0,100.0,,
Backend_Bound,43.5,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,24.7,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 4

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,24.6,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,4.8,% Slots <,,,0.0,100.0,,
Backend_Bound,45.9,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,24.7,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 5

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,24.5,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,4.8,% Slots <,,,0.0,100.0,,
Backend_Bound,44.5,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,26.2,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 6

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,23.8,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,5.2,% Slots <,,,0.0,100.0,,
Backend_Bound,48.6,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,22.4,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 7

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,24.1,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,4.8,% Slots <,,,0.0,100.0,,
Backend_Bound,45.3,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,25.8,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 8

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,24.5,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,4.8,% Slots <,,,0.0,100.0,,
Backend_Bound,48.0,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,22.7,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 9

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,24.4,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,4.8,% Slots <,,,0.0,100.0,,
Backend_Bound,48.2,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,22.6,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 10

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,24.6,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,4.8,% Slots <,,,0.0,100.0,,
Backend_Bound,45.9,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,24.7,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]
