// Seed: 452440027
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output id_18;
  output id_17;
  output id_16;
  inout id_15;
  input id_14;
  input id_13;
  output id_12;
  inout id_11;
  input id_10;
  output id_9;
  output id_8;
  inout id_7;
  inout id_6;
  input id_5;
  output id_4;
  input id_3;
  input id_2;
  input id_1;
  logic id_18;
  reg id_19, id_20;
  logic id_21, id_22;
  logic id_23, id_24, id_25;
  always @(negedge 1'd0);
  logic id_26, id_27;
  logic id_28;
  logic id_29;
  logic id_30, id_31, id_32, id_33, id_34;
  logic id_35;
  always begin
    begin
      @(1 or posedge 1) id_11 <= 1 & 1;
    end
    id_25 = id_15;
    #1 id_4 = 1;
  end
  always id_11 <= id_20;
  logic id_36 = id_18;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout id_7;
  input id_6;
  inout id_5;
  output id_4;
  output id_3;
  input id_2;
  input id_1;
  logic id_18;
  for (id_19 = 1; id_2; id_5 = id_18) begin
    assign id_9 = (1);
  end
  type_25(
      .id_0(id_7),
      .id_1(1),
      .id_2(1),
      .id_3(1),
      .id_4(id_18),
      .id_5(id_2),
      .id_6(id_9),
      .id_7(1),
      .id_8(id_8),
      .id_9(),
      .id_10(1 - id_7),
      .id_11(~1'b0),
      .id_12(1),
      .id_13(),
      .id_14(id_6[1]),
      .id_15(1'b0),
      .id_16(1)
  );
  logic id_20, id_21;
  logic id_22;
  type_0 id_23 (.id_0(id_14));
endmodule
`define pp_18 0
