<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SURF: protocols/i2c/rtl/AxiI2cMasterCore.vhd Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SURF
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('AxiI2cMasterCore_8vhd_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">AxiI2cMasterCore.vhd</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AxiI2cMasterCore_8vhd.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="keyword">-- File       : AxiI2cMasterCore.vhd</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="keyword">-- Company    : SLAC National Accelerator Laboratory</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="keyword">-- Created    : 2014-04-22</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="keyword">-- Last update: 2017-05-09</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="keyword">-- Description: AXI-Lite interface to generic I2C master controller</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="keyword">-- This file is part of &#39;SLAC Firmware Standard Library&#39;.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="keyword">-- It is subject to the license terms in the LICENSE.txt file found in the </span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="keyword">-- top-level directory of this distribution and at: </span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="keyword">--    https://confluence.slac.stanford.edu/display/ppareg/LICENSE.html. </span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="keyword">-- No part of &#39;SLAC Firmware Standard Library&#39;, including this file, </span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="keyword">-- may be copied, modified, propagated, or distributed except according to </span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="keyword">-- the terms contained in the LICENSE.txt file.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="classAxiI2cMasterCore.html#a0a6af6eef40212dbaf130d57ce711256">   18</a></span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">ieee</span>;</div><div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="classAxiI2cMasterCore.html#acd03516902501cd1c7296a98e22c6fcb">   19</a></span>&#160;<span class="vhdlkeyword">use </span><a class="code" href="classAxiI2cEepromCore.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>.std_logic_1164.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="classAxiI2cMasterCore.html#af2fe75efbe0a68c3fb806bb88b1a81ba">   21</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classStdRtlPkg.html">StdRtlPkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="classAxiI2cMasterCore.html#af98a1f0df20cf0e5f0fdb9f5999ad782">   22</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classAxiLitePkg.html">AxiLitePkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="classAxiI2cMasterCore.html#a3345a70e845069bf678d5aa1733529b6">   23</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classI2cPkg.html">I2cPkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="classAxiI2cMasterCore.html#a0ea94aa2e30433c83817f9c65a3000b7">   24</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classAxiI2cMasterPkg.html">AxiI2cMasterPkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="classAxiI2cMasterCore.html#a962f1c6a2adaac3e10a6f7fa3d111e01">   26</a></span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">unisim</span>;</div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="classAxiI2cMasterCore.html#aa1cb22e959d47364391e5eb4ef86927c">   27</a></span>&#160;<span class="vhdlkeyword">use </span><a class="code" href="classAxiI2cEepromCore.html#a962f1c6a2adaac3e10a6f7fa3d111e01">unisim</a>.vcomponents.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">--! @see entity </span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword"> --! @ingroup protocols_i2c</span></div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="classAxiI2cMasterCore.html">   31</a></span>&#160;<span class="keywordflow">entity </span><a class="code" href="classAxiI2cMasterCore.html">AxiI2cMasterCore</a> <span class="keywordflow">is</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;   <span class="keywordflow">generic</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="classAxiI2cMasterCore.html#a67a837684e4f18c2d236ac1d053b419b">   33</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiI2cMasterCore.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>            <span class="vhdlchar">:</span> <span class="comment">time</span>               <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlchar">ns</span>;</div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="classAxiI2cMasterCore.html#ae608c60095f847676a3b9aa5d883287c">   34</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiI2cMasterCore.html#ae608c60095f847676a3b9aa5d883287c">DEVICE_MAP_G</a></span>     <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classI2cPkg.html#a2c37cc1852df42c79b45f8a344f0bf4e">I2cAxiLiteDevArray</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classI2cPkg.html#a979d23de4cb11139d09ee802ad6208d2">I2C_AXIL_DEV_ARRAY_DEFAULT_C</a></span>;</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="classAxiI2cMasterCore.html#a82571368c463a52e90b4676481bb0826">   35</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiI2cMasterCore.html#a82571368c463a52e90b4676481bb0826">AXI_CLK_FREQ_G</a></span>   <span class="vhdlchar">:</span> <span class="comment">real</span>               <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">200</span>.<span class="vhdllogic">0E+6</span>;<span class="keyword">  -- units of Hz</span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="classAxiI2cMasterCore.html#a67315ea2dece0a3d7cbdd3b307f1647d">   36</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiI2cMasterCore.html#a67315ea2dece0a3d7cbdd3b307f1647d">I2C_SCL_FREQ_G</a></span>   <span class="vhdlchar">:</span> <span class="comment">real</span>               <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">100</span>.<span class="vhdllogic">0E+3</span>;<span class="keyword">  -- units of Hz</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="classAxiI2cMasterCore.html#aa93dd372e172883312e7aba72e530921">   37</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiI2cMasterCore.html#aa93dd372e172883312e7aba72e530921">I2C_MIN_PULSE_G</a></span>  <span class="vhdlchar">:</span> <span class="comment">real</span>               <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">100</span>.0E-9;<span class="keyword">  -- units of seconds</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="classAxiI2cMasterCore.html#ac8b54f80e6da989e756747f02f793b57">   38</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiI2cMasterCore.html#ac8b54f80e6da989e756747f02f793b57">AXI_ERROR_RESP_G</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>    <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#ac853843ddfed2d2f94c6a410f13bcd26">AXI_RESP_SLVERR_C</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;   <span class="keywordflow">port</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="keyword">      -- DAC Ports</span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="classAxiI2cMasterCore.html#ac3c8808db852b0e67a355a2cf4936459">   41</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiI2cMasterCore.html#ac3c8808db852b0e67a355a2cf4936459">i2cInOut</a></span>       <span class="vhdlchar">:</span> <span class="keywordflow">inout</span> <span class="vhdlchar"><a class="code" href="classAxiI2cMasterPkg.html#ac31fa17e8e06a7be12cd570847d17805">AxiI2cMasterInOutType</a></span>;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keyword">      -- AXI-Lite Register Interface</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="classAxiI2cMasterCore.html#ac847742920ba32301ddc91cf13d6f5fe">   43</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiI2cMasterCore.html#ac847742920ba32301ddc91cf13d6f5fe">axiReadMaster</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a5c3ee3ae5f430fa7656a88e45a3354e4">AxiLiteReadMasterType</a></span>;</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="classAxiI2cMasterCore.html#af5301f308dc850ff6d3b80315d2e644c">   44</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiI2cMasterCore.html#af5301f308dc850ff6d3b80315d2e644c">axiReadSlave</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#ae5b4897324dec302eaaa23fcb6bed80e">AxiLiteReadSlaveType</a></span>;</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="classAxiI2cMasterCore.html#abf08eac4311749af56c8ec14b1903091">   45</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiI2cMasterCore.html#abf08eac4311749af56c8ec14b1903091">axiWriteMaster</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a42c10f727efb8e11d46ca10c8020f99f">AxiLiteWriteMasterType</a></span>;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="classAxiI2cMasterCore.html#a0eb32e5fab67488b94fb47c9fe42e97f">   46</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiI2cMasterCore.html#a0eb32e5fab67488b94fb47c9fe42e97f">axiWriteSlave</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">out</span>   <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#aadba1252ff7f25e42343ce5b96f1c20a">AxiLiteWriteSlaveType</a></span>;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">      -- Clocks and Resets</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="classAxiI2cMasterCore.html#a7d8781c632c75ab0fdde6e592fd13d60">   48</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiI2cMasterCore.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="classAxiI2cMasterCore.html#a399a775bae9ae4819d5af6838a95e28e">   49</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiI2cMasterCore.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>    <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keywordflow">end</span> <span class="vhdlchar">AxiI2cMasterCore</span>;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="classAxiI2cMasterCore_1_1mapping.html">   52</a></span>&#160;<span class="keywordflow">architecture</span> mapping <span class="keywordflow">of</span> <a class="code" href="classAxiI2cMasterCore.html">AxiI2cMasterCore</a> is</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="keyword">   -- Note: PRESCALE_G = (clk_freq / (5 * i2c_freq)) - 1</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="keyword">   --       FILTER_G = (min_pulse_time / clk_period) + 1</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classAxiI2cMasterCore_1_1mapping.html#aa18f53f789abddb22643a43d7a5d565c">   56</a></span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar"><a class="code" href="classAxiI2cMasterCore_1_1mapping.html#aa18f53f789abddb22643a43d7a5d565c">I2C_SCL_5xFREQ_C</a></span> <span class="vhdlchar">:</span> <span class="comment">real</span>    <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">5</span>.<span class="vhdllogic">0</span> <span class="vhdlchar">*</span> <span class="vhdlchar"><a class="code" href="classAxiI2cMasterCore.html#a67315ea2dece0a3d7cbdd3b307f1647d">I2C_SCL_FREQ_G</a></span>;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classAxiI2cMasterCore_1_1mapping.html#ad1fcf662c7503b71b3e66570dd78c8ee">   57</a></span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar"><a class="code" href="classAxiI2cMasterCore_1_1mapping.html#ad1fcf662c7503b71b3e66570dd78c8ee">PRESCALE_C</a></span>       <span class="vhdlchar">:</span> <span class="comment">natural</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="vhdlchar">getTimeRatio</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiI2cMasterCore.html#a82571368c463a52e90b4676481bb0826">AXI_CLK_FREQ_G</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classAxiI2cMasterCore_1_1mapping.html#aa18f53f789abddb22643a43d7a5d565c">I2C_SCL_5xFREQ_C</a></span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>;</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="classAxiI2cMasterCore_1_1mapping.html#a61bcc4619ed5894e9e6f35ce9c98e394">   58</a></span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar"><a class="code" href="classAxiI2cMasterCore_1_1mapping.html#a61bcc4619ed5894e9e6f35ce9c98e394">FILTER_C</a></span>         <span class="vhdlchar">:</span> <span class="comment">natural</span> <span class="vhdlchar">:=</span> <span class="comment">natural</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classAxiI2cMasterCore.html#a82571368c463a52e90b4676481bb0826">AXI_CLK_FREQ_G</a></span> <span class="vhdlchar">*</span> <span class="vhdlchar"><a class="code" href="classAxiI2cMasterCore.html#aa93dd372e172883312e7aba72e530921">I2C_MIN_PULSE_G</a></span><span class="vhdlchar">)</span> <span class="vhdlchar">+</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="classAxiI2cMasterCore_1_1mapping.html#a5842fefdce2e6634f3b66fd438e47793">   60</a></span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classAxiI2cMasterCore_1_1mapping.html#a5842fefdce2e6634f3b66fd438e47793">i2cRegMasterIn</a></span>  <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classI2cPkg.html#abba80d3e5094edf275cd5757553cff2d">I2cRegMasterInType</a></span>;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classAxiI2cMasterCore_1_1mapping.html#add2f17fd060a77cc98d2b51611a4497c">   61</a></span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classAxiI2cMasterCore_1_1mapping.html#add2f17fd060a77cc98d2b51611a4497c">i2cRegMasterOut</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classI2cPkg.html#a63305ce95aa93e8acd63680d9ebfd978">I2cRegMasterOutType</a></span>;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classAxiI2cMasterCore_1_1mapping.html#af3901fc785a98c81bf432712c6221496">   63</a></span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classAxiI2cMasterCore_1_1mapping.html#af3901fc785a98c81bf432712c6221496">i2ci</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classI2cPkg.html#ad83bcae0931598cd3dda7e6ee0529d1b">i2c_in_type</a></span>;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classAxiI2cMasterCore_1_1mapping.html#af46761944637f0b660bb6f2a764a3aab">   64</a></span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classAxiI2cMasterCore_1_1mapping.html#af46761944637f0b660bb6f2a764a3aab">i2co</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classI2cPkg.html#a2ef4cff88681279b93c0eea47ed5e86d">i2c_out_type</a></span>;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="vhdlkeyword">begin</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;   IOBUF_SCL : IOBUF</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;         O  =&gt; i2ci.scl,<span class="keyword">                -- Buffer output</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;         IO =&gt; i2cInOut.scl,<span class="keyword">            -- Buffer inout port (connect directly to top-level port)</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;         I  =&gt; i2co.scl,<span class="keyword">                -- Buffer input</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;         T  =&gt; i2co.scloen<span class="vhdlchar">)</span>;<span class="keyword">            -- 3-state enable input, high=input, low=output  </span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;   IOBUF_SDA : IOBUF</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;         O  =&gt; i2ci.sda,<span class="keyword">                -- Buffer output</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;         IO =&gt; i2cInOut.sda,<span class="keyword">            -- Buffer inout port (connect directly to top-level port)</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;         I  =&gt; i2co.sda,<span class="keyword">                -- Buffer input</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;         T  =&gt; i2co.sdaoen<span class="vhdlchar">)</span>;<span class="keyword">            -- 3-state enable input, high=input, low=output     </span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;   I2cRegMasterAxiBridge_Inst : <span class="keywordflow">entity</span> work.<a class="code" href="classI2cRegMasterAxiBridge.html">I2cRegMasterAxiBridge</a></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;         <a class="code" href="classI2cRegMasterAxiBridge.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>            =&gt; <a class="code" href="classAxiI2cMasterCore.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;         <a class="code" href="classI2cRegMasterAxiBridge.html#ae608c60095f847676a3b9aa5d883287c">DEVICE_MAP_G</a>     =&gt; <a class="code" href="classAxiI2cMasterCore.html#ae608c60095f847676a3b9aa5d883287c">DEVICE_MAP_G</a>,</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;         <a class="code" href="classI2cRegMasterAxiBridge.html#aec12f8d82f24d1eaa312fea56166dc59">EN_USER_REG_G</a>    =&gt; false,</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;         <a class="code" href="classI2cRegMasterAxiBridge.html#ac8b54f80e6da989e756747f02f793b57">AXI_ERROR_RESP_G</a> =&gt; <a class="code" href="classAxiI2cMasterCore.html#ac8b54f80e6da989e756747f02f793b57">AXI_ERROR_RESP_G</a><span class="vhdlchar">)</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="keyword">         -- I2C Interface</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;         <a class="code" href="classI2cRegMasterAxiBridge.html#a6f8dc24708feec00e7901a9edaab79a1">i2cRegMasterIn</a>  =&gt; <a class="code" href="classAxiI2cMasterCore_1_1mapping.html#a5842fefdce2e6634f3b66fd438e47793">i2cRegMasterIn</a>,</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;         <a class="code" href="classI2cRegMasterAxiBridge.html#aadd7f9ac6d1c25ffd3db27a5b28b035a">i2cRegMasterOut</a> =&gt; <a class="code" href="classAxiI2cMasterCore_1_1mapping.html#add2f17fd060a77cc98d2b51611a4497c">i2cRegMasterOut</a>,</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="keyword">         -- AXI-Lite Register Interface</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;         <a class="code" href="classI2cRegMasterAxiBridge.html#ac847742920ba32301ddc91cf13d6f5fe">axiReadMaster</a>   =&gt; <a class="code" href="classAxiI2cMasterCore.html#ac847742920ba32301ddc91cf13d6f5fe">axiReadMaster</a>,</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;         <a class="code" href="classI2cRegMasterAxiBridge.html#af5301f308dc850ff6d3b80315d2e644c">axiReadSlave</a>    =&gt; <a class="code" href="classAxiI2cMasterCore.html#af5301f308dc850ff6d3b80315d2e644c">axiReadSlave</a>,</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;         <a class="code" href="classI2cRegMasterAxiBridge.html#abf08eac4311749af56c8ec14b1903091">axiWriteMaster</a>  =&gt; <a class="code" href="classAxiI2cMasterCore.html#abf08eac4311749af56c8ec14b1903091">axiWriteMaster</a>,</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;         <a class="code" href="classI2cRegMasterAxiBridge.html#a0eb32e5fab67488b94fb47c9fe42e97f">axiWriteSlave</a>   =&gt; <a class="code" href="classAxiI2cMasterCore.html#a0eb32e5fab67488b94fb47c9fe42e97f">axiWriteSlave</a>,</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="keyword">         -- Clock and Reset</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;         <a class="code" href="classI2cRegMasterAxiBridge.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>          =&gt; <a class="code" href="classAxiI2cMasterCore.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>,</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;         <a class="code" href="classI2cRegMasterAxiBridge.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a>          =&gt; <a class="code" href="classAxiI2cMasterCore.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;   I2cRegMaster_Inst : <span class="keywordflow">entity</span> work.<a class="code" href="classI2cRegMaster.html">I2cRegMaster</a></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span>(</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;         <a class="code" href="classI2cRegMaster.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>                =&gt; <a class="code" href="classAxiI2cMasterCore.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;         <a class="code" href="classI2cRegMaster.html#a9197cd9ca88ec5d98ea985237382910f">OUTPUT_EN_POLARITY_G</a> =&gt; <span class="vhdllogic">0</span>,</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;         <a class="code" href="classI2cRegMaster.html#a2beac3451f9acfbff34d7f226fa3e44a">FILTER_G</a>             =&gt; <a class="code" href="classAxiI2cMasterCore_1_1mapping.html#a61bcc4619ed5894e9e6f35ce9c98e394">FILTER_C</a>,</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;         <a class="code" href="classI2cRegMaster.html#acd81d5ea86a1883130db756799c75c5a">PRESCALE_G</a>           =&gt; <a class="code" href="classAxiI2cMasterCore_1_1mapping.html#ad1fcf662c7503b71b3e66570dd78c8ee">PRESCALE_C</a><span class="vhdlchar">)</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="keyword">         -- I2C Port Interface</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;         <a class="code" href="classI2cRegMaster.html#a4a55a0fba97a04a4e298abceb40f0b76">i2ci</a>   =&gt; <a class="code" href="classAxiI2cMasterCore_1_1mapping.html#af3901fc785a98c81bf432712c6221496">i2ci</a>,</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;         <a class="code" href="classI2cRegMaster.html#a51e0c2a43f1828a920beaa0135141066">i2co</a>   =&gt; <a class="code" href="classAxiI2cMasterCore_1_1mapping.html#af46761944637f0b660bb6f2a764a3aab">i2co</a>,</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="keyword">         -- I2C Register Interface</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;         <a class="code" href="classI2cRegMaster.html#a6fd9ab63f3011039f7df6ff44717e21f">regIn</a>  =&gt; <a class="code" href="classAxiI2cMasterCore_1_1mapping.html#a5842fefdce2e6634f3b66fd438e47793">i2cRegMasterIn</a>,</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;         <a class="code" href="classI2cRegMaster.html#a0b58a97b03b2f83df753829f71fcb915">regOut</a> =&gt; <a class="code" href="classAxiI2cMasterCore_1_1mapping.html#add2f17fd060a77cc98d2b51611a4497c">i2cRegMasterOut</a>,</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="keyword">         -- Clock and Reset</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;         <a class="code" href="classI2cRegMaster.html#a8562dfa3c7970041e8fb901d9c0e4ecf">clk</a>    =&gt; <a class="code" href="classAxiI2cMasterCore.html#a7d8781c632c75ab0fdde6e592fd13d60">axiClk</a>,</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;         <a class="code" href="classI2cRegMaster.html#a432bce3293e3e5264e23311896eedbeb">srst</a>   =&gt; <a class="code" href="classAxiI2cMasterCore.html#a399a775bae9ae4819d5af6838a95e28e">axiRst</a><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="keywordflow">end</span> <span class="vhdlchar">mapping</span>;</div><div class="ttc" id="classI2cRegMaster_html_a6fd9ab63f3011039f7df6ff44717e21f"><div class="ttname"><a href="classI2cRegMaster.html#a6fd9ab63f3011039f7df6ff44717e21f">I2cRegMaster.regIn</a></div><div class="ttdeci">in regInI2cRegMasterInType  </div><div class="ttdef"><b>Definition:</b> <a href="I2cRegMaster_8vhd_source.html#l00040">I2cRegMaster.vhd:40</a></div></div>
<div class="ttc" id="classAxiI2cMasterCore_html_abf08eac4311749af56c8ec14b1903091"><div class="ttname"><a href="classAxiI2cMasterCore.html#abf08eac4311749af56c8ec14b1903091">AxiI2cMasterCore.axiWriteMaster</a></div><div class="ttdeci">in axiWriteMasterAxiLiteWriteMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiI2cMasterCore_8vhd_source.html#l00045">AxiI2cMasterCore.vhd:45</a></div></div>
<div class="ttc" id="classAxiI2cMasterCore_html_a7d8781c632c75ab0fdde6e592fd13d60"><div class="ttname"><a href="classAxiI2cMasterCore.html#a7d8781c632c75ab0fdde6e592fd13d60">AxiI2cMasterCore.axiClk</a></div><div class="ttdeci">in axiClksl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiI2cMasterCore_8vhd_source.html#l00048">AxiI2cMasterCore.vhd:48</a></div></div>
<div class="ttc" id="classI2cRegMaster_html_a8562dfa3c7970041e8fb901d9c0e4ecf"><div class="ttname"><a href="classI2cRegMaster.html#a8562dfa3c7970041e8fb901d9c0e4ecf">I2cRegMaster.clk</a></div><div class="ttdeci">in clksl  </div><div class="ttdef"><b>Definition:</b> <a href="I2cRegMaster_8vhd_source.html#l00037">I2cRegMaster.vhd:37</a></div></div>
<div class="ttc" id="classI2cPkg_html"><div class="ttname"><a href="classI2cPkg.html">I2cPkg</a></div><div class="ttdef"><b>Definition:</b> <a href="I2cPkg_8vhd_source.html#l00032">I2cPkg.vhd:32</a></div></div>
<div class="ttc" id="classI2cRegMasterAxiBridge_html_ac8b54f80e6da989e756747f02f793b57"><div class="ttname"><a href="classI2cRegMasterAxiBridge.html#ac8b54f80e6da989e756747f02f793b57">I2cRegMasterAxiBridge.AXI_ERROR_RESP_G</a></div><div class="ttdeci">AXI_ERROR_RESP_Gslv( 1 downto  0)  :=   AXI_RESP_SLVERR_C</div><div class="ttdef"><b>Definition:</b> <a href="I2cRegMasterAxiBridge_8vhd_source.html#l00037">I2cRegMasterAxiBridge.vhd:37</a></div></div>
<div class="ttc" id="classAxiI2cMasterCore_html_a67315ea2dece0a3d7cbdd3b307f1647d"><div class="ttname"><a href="classAxiI2cMasterCore.html#a67315ea2dece0a3d7cbdd3b307f1647d">AxiI2cMasterCore.I2C_SCL_FREQ_G</a></div><div class="ttdeci">I2C_SCL_FREQ_Greal  := 100.0E+3</div><div class="ttdef"><b>Definition:</b> <a href="AxiI2cMasterCore_8vhd_source.html#l00036">AxiI2cMasterCore.vhd:36</a></div></div>
<div class="ttc" id="classI2cRegMasterAxiBridge_html_a0eb32e5fab67488b94fb47c9fe42e97f"><div class="ttname"><a href="classI2cRegMasterAxiBridge.html#a0eb32e5fab67488b94fb47c9fe42e97f">I2cRegMasterAxiBridge.axiWriteSlave</a></div><div class="ttdeci">out axiWriteSlaveAxiLiteWriteSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="I2cRegMasterAxiBridge_8vhd_source.html#l00046">I2cRegMasterAxiBridge.vhd:46</a></div></div>
<div class="ttc" id="classAxiI2cMasterCore_1_1mapping_html_a61bcc4619ed5894e9e6f35ce9c98e394"><div class="ttname"><a href="classAxiI2cMasterCore_1_1mapping.html#a61bcc4619ed5894e9e6f35ce9c98e394">AxiI2cMasterCore.mapping.FILTER_C</a></div><div class="ttdeci">natural  :=   natural(   AXI_CLK_FREQ_G*   I2C_MIN_PULSE_G)+ 1 FILTER_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiI2cMasterCore_8vhd_source.html#l00058">AxiI2cMasterCore.vhd:58</a></div></div>
<div class="ttc" id="classAxiI2cMasterCore_html_a399a775bae9ae4819d5af6838a95e28e"><div class="ttname"><a href="classAxiI2cMasterCore.html#a399a775bae9ae4819d5af6838a95e28e">AxiI2cMasterCore.axiRst</a></div><div class="ttdeci">in axiRstsl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiI2cMasterCore_8vhd_source.html#l00049">AxiI2cMasterCore.vhd:49</a></div></div>
<div class="ttc" id="classAxiI2cMasterCore_1_1mapping_html_af3901fc785a98c81bf432712c6221496"><div class="ttname"><a href="classAxiI2cMasterCore_1_1mapping.html#af3901fc785a98c81bf432712c6221496">AxiI2cMasterCore.mapping.i2ci</a></div><div class="ttdeci">i2c_in_type   i2ci</div><div class="ttdef"><b>Definition:</b> <a href="AxiI2cMasterCore_8vhd_source.html#l00063">AxiI2cMasterCore.vhd:63</a></div></div>
<div class="ttc" id="classI2cRegMaster_html_a4a55a0fba97a04a4e298abceb40f0b76"><div class="ttname"><a href="classI2cRegMaster.html#a4a55a0fba97a04a4e298abceb40f0b76">I2cRegMaster.i2ci</a></div><div class="ttdeci">in i2cii2c_in_type  </div><div class="ttdef"><b>Definition:</b> <a href="I2cRegMaster_8vhd_source.html#l00042">I2cRegMaster.vhd:42</a></div></div>
<div class="ttc" id="classI2cPkg_html_ad83bcae0931598cd3dda7e6ee0529d1b"><div class="ttname"><a href="classI2cPkg.html#ad83bcae0931598cd3dda7e6ee0529d1b">I2cPkg.i2c_in_type</a></div><div class="ttdeci">i2c_in_type</div><div class="ttdef"><b>Definition:</b> <a href="I2cPkg_8vhd_source.html#l00034">I2cPkg.vhd:34</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a42c10f727efb8e11d46ca10c8020f99f"><div class="ttname"><a href="classAxiLitePkg.html#a42c10f727efb8e11d46ca10c8020f99f">AxiLitePkg.AxiLiteWriteMasterType</a></div><div class="ttdeci">AxiLiteWriteMasterType</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00111">AxiLitePkg.vhd:111</a></div></div>
<div class="ttc" id="classStdRtlPkg_html_a520db08c77a39b20e2cf83ef7e5d7a0a"><div class="ttname"><a href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">StdRtlPkg.sl</a></div><div class="ttdeci">std_logic   sl</div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00028">StdRtlPkg.vhd:28</a></div></div>
<div class="ttc" id="classI2cRegMasterAxiBridge_html_a7d8781c632c75ab0fdde6e592fd13d60"><div class="ttname"><a href="classI2cRegMasterAxiBridge.html#a7d8781c632c75ab0fdde6e592fd13d60">I2cRegMasterAxiBridge.axiClk</a></div><div class="ttdeci">in axiClksl  </div><div class="ttdef"><b>Definition:</b> <a href="I2cRegMasterAxiBridge_8vhd_source.html#l00040">I2cRegMasterAxiBridge.vhd:40</a></div></div>
<div class="ttc" id="classAxiI2cMasterCore_1_1mapping_html_aa18f53f789abddb22643a43d7a5d565c"><div class="ttname"><a href="classAxiI2cMasterCore_1_1mapping.html#aa18f53f789abddb22643a43d7a5d565c">AxiI2cMasterCore.mapping.I2C_SCL_5xFREQ_C</a></div><div class="ttdeci">real  := 5.0*   I2C_SCL_FREQ_G I2C_SCL_5xFREQ_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiI2cMasterCore_8vhd_source.html#l00056">AxiI2cMasterCore.vhd:56</a></div></div>
<div class="ttc" id="classAxiI2cMasterCore_html_ac847742920ba32301ddc91cf13d6f5fe"><div class="ttname"><a href="classAxiI2cMasterCore.html#ac847742920ba32301ddc91cf13d6f5fe">AxiI2cMasterCore.axiReadMaster</a></div><div class="ttdeci">in axiReadMasterAxiLiteReadMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiI2cMasterCore_8vhd_source.html#l00043">AxiI2cMasterCore.vhd:43</a></div></div>
<div class="ttc" id="classI2cRegMaster_html_a432bce3293e3e5264e23311896eedbeb"><div class="ttname"><a href="classI2cRegMaster.html#a432bce3293e3e5264e23311896eedbeb">I2cRegMaster.srst</a></div><div class="ttdeci">in srstsl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="I2cRegMaster_8vhd_source.html#l00038">I2cRegMaster.vhd:38</a></div></div>
<div class="ttc" id="classAxiLitePkg_html"><div class="ttname"><a href="classAxiLitePkg.html">AxiLitePkg</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00024">AxiLitePkg.vhd:24</a></div></div>
<div class="ttc" id="classAxiI2cMasterCore_html_a0eb32e5fab67488b94fb47c9fe42e97f"><div class="ttname"><a href="classAxiI2cMasterCore.html#a0eb32e5fab67488b94fb47c9fe42e97f">AxiI2cMasterCore.axiWriteSlave</a></div><div class="ttdeci">out axiWriteSlaveAxiLiteWriteSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiI2cMasterCore_8vhd_source.html#l00046">AxiI2cMasterCore.vhd:46</a></div></div>
<div class="ttc" id="classI2cPkg_html_a2c37cc1852df42c79b45f8a344f0bf4e"><div class="ttname"><a href="classI2cPkg.html#a2c37cc1852df42c79b45f8a344f0bf4e">I2cPkg.I2cAxiLiteDevArray</a></div><div class="ttdeci">array(natural range &lt;&gt; ) of I2cAxiLiteDevType   I2cAxiLiteDevArray</div><div class="ttdef"><b>Definition:</b> <a href="I2cPkg_8vhd_source.html#l00176">I2cPkg.vhd:176</a></div></div>
<div class="ttc" id="classI2cRegMaster_html_a9197cd9ca88ec5d98ea985237382910f"><div class="ttname"><a href="classI2cRegMaster.html#a9197cd9ca88ec5d98ea985237382910f">I2cRegMaster.OUTPUT_EN_POLARITY_G</a></div><div class="ttdeci">OUTPUT_EN_POLARITY_Ginteger   range  0 to  1:= 0</div><div class="ttdef"><b>Definition:</b> <a href="I2cRegMaster_8vhd_source.html#l00033">I2cRegMaster.vhd:33</a></div></div>
<div class="ttc" id="classI2cRegMasterAxiBridge_html_ae608c60095f847676a3b9aa5d883287c"><div class="ttname"><a href="classI2cRegMasterAxiBridge.html#ae608c60095f847676a3b9aa5d883287c">I2cRegMasterAxiBridge.DEVICE_MAP_G</a></div><div class="ttdeci">DEVICE_MAP_GI2cAxiLiteDevArray  :=   I2C_AXIL_DEV_ARRAY_DEFAULT_C</div><div class="ttdef"><b>Definition:</b> <a href="I2cRegMasterAxiBridge_8vhd_source.html#l00033">I2cRegMasterAxiBridge.vhd:33</a></div></div>
<div class="ttc" id="classI2cRegMasterAxiBridge_html_abf08eac4311749af56c8ec14b1903091"><div class="ttname"><a href="classI2cRegMasterAxiBridge.html#abf08eac4311749af56c8ec14b1903091">I2cRegMasterAxiBridge.axiWriteMaster</a></div><div class="ttdeci">in axiWriteMasterAxiLiteWriteMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="I2cRegMasterAxiBridge_8vhd_source.html#l00045">I2cRegMasterAxiBridge.vhd:45</a></div></div>
<div class="ttc" id="classAxiI2cMasterCore_1_1mapping_html_a5842fefdce2e6634f3b66fd438e47793"><div class="ttname"><a href="classAxiI2cMasterCore_1_1mapping.html#a5842fefdce2e6634f3b66fd438e47793">AxiI2cMasterCore.mapping.i2cRegMasterIn</a></div><div class="ttdeci">I2cRegMasterInType   i2cRegMasterIn</div><div class="ttdef"><b>Definition:</b> <a href="AxiI2cMasterCore_8vhd_source.html#l00060">AxiI2cMasterCore.vhd:60</a></div></div>
<div class="ttc" id="classI2cRegMaster_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classI2cRegMaster.html#a67a837684e4f18c2d236ac1d053b419b">I2cRegMaster.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="I2cRegMaster_8vhd_source.html#l00032">I2cRegMaster.vhd:32</a></div></div>
<div class="ttc" id="classAxiI2cMasterCore_html_ac8b54f80e6da989e756747f02f793b57"><div class="ttname"><a href="classAxiI2cMasterCore.html#ac8b54f80e6da989e756747f02f793b57">AxiI2cMasterCore.AXI_ERROR_RESP_G</a></div><div class="ttdeci">AXI_ERROR_RESP_Gslv( 1 downto  0)  :=   AXI_RESP_SLVERR_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiI2cMasterCore_8vhd_source.html#l00038">AxiI2cMasterCore.vhd:38</a></div></div>
<div class="ttc" id="classI2cRegMasterAxiBridge_html_af5301f308dc850ff6d3b80315d2e644c"><div class="ttname"><a href="classI2cRegMasterAxiBridge.html#af5301f308dc850ff6d3b80315d2e644c">I2cRegMasterAxiBridge.axiReadSlave</a></div><div class="ttdeci">out axiReadSlaveAxiLiteReadSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="I2cRegMasterAxiBridge_8vhd_source.html#l00044">I2cRegMasterAxiBridge.vhd:44</a></div></div>
<div class="ttc" id="classAxiI2cMasterPkg_html_ac31fa17e8e06a7be12cd570847d17805"><div class="ttname"><a href="classAxiI2cMasterPkg.html#ac31fa17e8e06a7be12cd570847d17805">AxiI2cMasterPkg.AxiI2cMasterInOutType</a></div><div class="ttdeci">AxiI2cMasterInOutType</div><div class="ttdef"><b>Definition:</b> <a href="AxiI2cMasterPkg_8vhd_source.html#l00027">AxiI2cMasterPkg.vhd:27</a></div></div>
<div class="ttc" id="classAxiI2cMasterCore_html_a82571368c463a52e90b4676481bb0826"><div class="ttname"><a href="classAxiI2cMasterCore.html#a82571368c463a52e90b4676481bb0826">AxiI2cMasterCore.AXI_CLK_FREQ_G</a></div><div class="ttdeci">AXI_CLK_FREQ_Greal  := 200.0E+6</div><div class="ttdef"><b>Definition:</b> <a href="AxiI2cMasterCore_8vhd_source.html#l00035">AxiI2cMasterCore.vhd:35</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_ac853843ddfed2d2f94c6a410f13bcd26"><div class="ttname"><a href="classAxiLitePkg.html#ac853843ddfed2d2f94c6a410f13bcd26">AxiLitePkg.AXI_RESP_SLVERR_C</a></div><div class="ttdeci">slv( 1 downto  0)  :=   &quot;10&quot; AXI_RESP_SLVERR_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00036">AxiLitePkg.vhd:36</a></div></div>
<div class="ttc" id="classI2cPkg_html_a63305ce95aa93e8acd63680d9ebfd978"><div class="ttname"><a href="classI2cPkg.html#a63305ce95aa93e8acd63680d9ebfd978">I2cPkg.I2cRegMasterOutType</a></div><div class="ttdeci">I2cRegMasterOutType</div><div class="ttdef"><b>Definition:</b> <a href="I2cPkg_8vhd_source.html#l00110">I2cPkg.vhd:110</a></div></div>
<div class="ttc" id="classI2cRegMasterAxiBridge_html_ac847742920ba32301ddc91cf13d6f5fe"><div class="ttname"><a href="classI2cRegMasterAxiBridge.html#ac847742920ba32301ddc91cf13d6f5fe">I2cRegMasterAxiBridge.axiReadMaster</a></div><div class="ttdeci">in axiReadMasterAxiLiteReadMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="I2cRegMasterAxiBridge_8vhd_source.html#l00043">I2cRegMasterAxiBridge.vhd:43</a></div></div>
<div class="ttc" id="classAxiI2cMasterCore_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classAxiI2cMasterCore.html#a67a837684e4f18c2d236ac1d053b419b">AxiI2cMasterCore.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="AxiI2cMasterCore_8vhd_source.html#l00033">AxiI2cMasterCore.vhd:33</a></div></div>
<div class="ttc" id="classI2cPkg_html_a2ef4cff88681279b93c0eea47ed5e86d"><div class="ttname"><a href="classI2cPkg.html#a2ef4cff88681279b93c0eea47ed5e86d">I2cPkg.i2c_out_type</a></div><div class="ttdeci">i2c_out_type</div><div class="ttdef"><b>Definition:</b> <a href="I2cPkg_8vhd_source.html#l00041">I2cPkg.vhd:41</a></div></div>
<div class="ttc" id="classI2cRegMasterAxiBridge_html_a399a775bae9ae4819d5af6838a95e28e"><div class="ttname"><a href="classI2cRegMasterAxiBridge.html#a399a775bae9ae4819d5af6838a95e28e">I2cRegMasterAxiBridge.axiRst</a></div><div class="ttdeci">in axiRstsl  </div><div class="ttdef"><b>Definition:</b> <a href="I2cRegMasterAxiBridge_8vhd_source.html#l00041">I2cRegMasterAxiBridge.vhd:41</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a5c3ee3ae5f430fa7656a88e45a3354e4"><div class="ttname"><a href="classAxiLitePkg.html#a5c3ee3ae5f430fa7656a88e45a3354e4">AxiLitePkg.AxiLiteReadMasterType</a></div><div class="ttdeci">AxiLiteReadMasterType</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00059">AxiLitePkg.vhd:59</a></div></div>
<div class="ttc" id="classAxiI2cEepromCore_html_a962f1c6a2adaac3e10a6f7fa3d111e01"><div class="ttname"><a href="classAxiI2cEepromCore.html#a962f1c6a2adaac3e10a6f7fa3d111e01">AxiI2cEepromCore.unisim</a></div><div class="ttdeci">_library_ unisimunisim</div><div class="ttdef"><b>Definition:</b> <a href="AxiI2cEepromCore_8vhd_source.html#l00039">AxiI2cEepromCore.vhd:39</a></div></div>
<div class="ttc" id="classI2cRegMasterAxiBridge_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classI2cRegMasterAxiBridge.html#a67a837684e4f18c2d236ac1d053b419b">I2cRegMasterAxiBridge.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="I2cRegMasterAxiBridge_8vhd_source.html#l00032">I2cRegMasterAxiBridge.vhd:32</a></div></div>
<div class="ttc" id="classAxiI2cEepromCore_html_a0a6af6eef40212dbaf130d57ce711256"><div class="ttname"><a href="classAxiI2cEepromCore.html#a0a6af6eef40212dbaf130d57ce711256">AxiI2cEepromCore.ieee</a></div><div class="ttdeci">_library_ ieeeieee</div><div class="ttdef"><b>Definition:</b> <a href="AxiI2cEepromCore_8vhd_source.html#l00030">AxiI2cEepromCore.vhd:30</a></div></div>
<div class="ttc" id="classI2cPkg_html_abba80d3e5094edf275cd5757553cff2d"><div class="ttname"><a href="classI2cPkg.html#abba80d3e5094edf275cd5757553cff2d">I2cPkg.I2cRegMasterInType</a></div><div class="ttdeci">I2cRegMasterInType</div><div class="ttdef"><b>Definition:</b> <a href="I2cPkg_8vhd_source.html#l00079">I2cPkg.vhd:79</a></div></div>
<div class="ttc" id="classAxiI2cMasterCore_html_ae608c60095f847676a3b9aa5d883287c"><div class="ttname"><a href="classAxiI2cMasterCore.html#ae608c60095f847676a3b9aa5d883287c">AxiI2cMasterCore.DEVICE_MAP_G</a></div><div class="ttdeci">DEVICE_MAP_GI2cAxiLiteDevArray  :=   I2C_AXIL_DEV_ARRAY_DEFAULT_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiI2cMasterCore_8vhd_source.html#l00034">AxiI2cMasterCore.vhd:34</a></div></div>
<div class="ttc" id="classI2cRegMaster_html"><div class="ttname"><a href="classI2cRegMaster.html">I2cRegMaster</a></div><div class="ttdef"><b>Definition:</b> <a href="I2cRegMaster_8vhd_source.html#l00029">I2cRegMaster.vhd:29</a></div></div>
<div class="ttc" id="classI2cRegMasterAxiBridge_html_aadd7f9ac6d1c25ffd3db27a5b28b035a"><div class="ttname"><a href="classI2cRegMasterAxiBridge.html#aadd7f9ac6d1c25ffd3db27a5b28b035a">I2cRegMasterAxiBridge.i2cRegMasterOut</a></div><div class="ttdeci">in i2cRegMasterOutI2cRegMasterOutType  </div><div class="ttdef"><b>Definition:</b> <a href="I2cRegMasterAxiBridge_8vhd_source.html#l00054">I2cRegMasterAxiBridge.vhd:54</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_ae5b4897324dec302eaaa23fcb6bed80e"><div class="ttname"><a href="classAxiLitePkg.html#ae5b4897324dec302eaaa23fcb6bed80e">AxiLitePkg.AxiLiteReadSlaveType</a></div><div class="ttdeci">AxiLiteReadSlaveType</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00085">AxiLitePkg.vhd:85</a></div></div>
<div class="ttc" id="classAxiI2cMasterPkg_html"><div class="ttname"><a href="classAxiI2cMasterPkg.html">AxiI2cMasterPkg</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiI2cMasterPkg_8vhd_source.html#l00023">AxiI2cMasterPkg.vhd:23</a></div></div>
<div class="ttc" id="classAxiI2cMasterCore_html"><div class="ttname"><a href="classAxiI2cMasterCore.html">AxiI2cMasterCore</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiI2cMasterCore_8vhd_source.html#l00031">AxiI2cMasterCore.vhd:31</a></div></div>
<div class="ttc" id="classI2cRegMasterAxiBridge_html_aec12f8d82f24d1eaa312fea56166dc59"><div class="ttname"><a href="classI2cRegMasterAxiBridge.html#aec12f8d82f24d1eaa312fea56166dc59">I2cRegMasterAxiBridge.EN_USER_REG_G</a></div><div class="ttdeci">EN_USER_REG_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="I2cRegMasterAxiBridge_8vhd_source.html#l00034">I2cRegMasterAxiBridge.vhd:34</a></div></div>
<div class="ttc" id="classAxiI2cMasterCore_html_af5301f308dc850ff6d3b80315d2e644c"><div class="ttname"><a href="classAxiI2cMasterCore.html#af5301f308dc850ff6d3b80315d2e644c">AxiI2cMasterCore.axiReadSlave</a></div><div class="ttdeci">out axiReadSlaveAxiLiteReadSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiI2cMasterCore_8vhd_source.html#l00044">AxiI2cMasterCore.vhd:44</a></div></div>
<div class="ttc" id="classI2cPkg_html_a979d23de4cb11139d09ee802ad6208d2"><div class="ttname"><a href="classI2cPkg.html#a979d23de4cb11139d09ee802ad6208d2">I2cPkg.I2C_AXIL_DEV_ARRAY_DEFAULT_C</a></div><div class="ttdeci">I2cAxiLiteDevArray( 0 to  3)  :=( 0=&gt;(   MakeI2cAxiLiteDevType(   &quot;0000000&quot;, 8, 8, '0')), 1=&gt;(   MakeI2cAxiLiteDevType(   &quot;0000010&quot;, 16, 16, '0')), 2=&gt;(   MakeI2cAxiLiteDevType(   &quot;0000100&quot;, 32, 8, '0')), 3=&gt;(   MakeI2cAxiLiteDevType(   &quot;0001000&quot;, 32, 32, '0'))) I2C_AXIL_DEV_ARRAY_DEFAULT_C</div><div class="ttdef"><b>Definition:</b> <a href="I2cPkg_8vhd_source.html#l00178">I2cPkg.vhd:178</a></div></div>
<div class="ttc" id="classI2cRegMasterAxiBridge_html_a6f8dc24708feec00e7901a9edaab79a1"><div class="ttname"><a href="classI2cRegMasterAxiBridge.html#a6f8dc24708feec00e7901a9edaab79a1">I2cRegMasterAxiBridge.i2cRegMasterIn</a></div><div class="ttdeci">out i2cRegMasterInI2cRegMasterInType  </div><div class="ttdef"><b>Definition:</b> <a href="I2cRegMasterAxiBridge_8vhd_source.html#l00053">I2cRegMasterAxiBridge.vhd:53</a></div></div>
<div class="ttc" id="classAxiI2cMasterCore_1_1mapping_html_ad1fcf662c7503b71b3e66570dd78c8ee"><div class="ttname"><a href="classAxiI2cMasterCore_1_1mapping.html#ad1fcf662c7503b71b3e66570dd78c8ee">AxiI2cMasterCore.mapping.PRESCALE_C</a></div><div class="ttdeci">natural  :=(   getTimeRatio(   AXI_CLK_FREQ_G,   I2C_SCL_5xFREQ_C))- 1 PRESCALE_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiI2cMasterCore_8vhd_source.html#l00057">AxiI2cMasterCore.vhd:57</a></div></div>
<div class="ttc" id="classI2cRegMaster_html_a51e0c2a43f1828a920beaa0135141066"><div class="ttname"><a href="classI2cRegMaster.html#a51e0c2a43f1828a920beaa0135141066">I2cRegMaster.i2co</a></div><div class="ttdeci">out i2coi2c_out_type  </div><div class="ttdef"><b>Definition:</b> <a href="I2cRegMaster_8vhd_source.html#l00043">I2cRegMaster.vhd:43</a></div></div>
<div class="ttc" id="classAxiI2cMasterCore_html_aa93dd372e172883312e7aba72e530921"><div class="ttname"><a href="classAxiI2cMasterCore.html#aa93dd372e172883312e7aba72e530921">AxiI2cMasterCore.I2C_MIN_PULSE_G</a></div><div class="ttdeci">I2C_MIN_PULSE_Greal  := 100.0E-9</div><div class="ttdef"><b>Definition:</b> <a href="AxiI2cMasterCore_8vhd_source.html#l00037">AxiI2cMasterCore.vhd:37</a></div></div>
<div class="ttc" id="classStdRtlPkg_html"><div class="ttname"><a href="classStdRtlPkg.html">StdRtlPkg</a></div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00023">StdRtlPkg.vhd:23</a></div></div>
<div class="ttc" id="classI2cRegMaster_html_a2beac3451f9acfbff34d7f226fa3e44a"><div class="ttname"><a href="classI2cRegMaster.html#a2beac3451f9acfbff34d7f226fa3e44a">I2cRegMaster.FILTER_G</a></div><div class="ttdeci">FILTER_Ginteger   range  2 to  512:= 8</div><div class="ttdef"><b>Definition:</b> <a href="I2cRegMaster_8vhd_source.html#l00034">I2cRegMaster.vhd:34</a></div></div>
<div class="ttc" id="classI2cRegMaster_html_a0b58a97b03b2f83df753829f71fcb915"><div class="ttname"><a href="classI2cRegMaster.html#a0b58a97b03b2f83df753829f71fcb915">I2cRegMaster.regOut</a></div><div class="ttdeci">out regOutI2cRegMasterOutType  </div><div class="ttdef"><b>Definition:</b> <a href="I2cRegMaster_8vhd_source.html#l00041">I2cRegMaster.vhd:41</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_aadba1252ff7f25e42343ce5b96f1c20a"><div class="ttname"><a href="classAxiLitePkg.html#aadba1252ff7f25e42343ce5b96f1c20a">AxiLitePkg.AxiLiteWriteSlaveType</a></div><div class="ttdeci">AxiLiteWriteSlaveType</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00144">AxiLitePkg.vhd:144</a></div></div>
<div class="ttc" id="classAxiI2cMasterCore_html_ac3c8808db852b0e67a355a2cf4936459"><div class="ttname"><a href="classAxiI2cMasterCore.html#ac3c8808db852b0e67a355a2cf4936459">AxiI2cMasterCore.i2cInOut</a></div><div class="ttdeci">inout i2cInOutAxiI2cMasterInOutType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiI2cMasterCore_8vhd_source.html#l00041">AxiI2cMasterCore.vhd:41</a></div></div>
<div class="ttc" id="classI2cRegMaster_html_acd81d5ea86a1883130db756799c75c5a"><div class="ttname"><a href="classI2cRegMaster.html#acd81d5ea86a1883130db756799c75c5a">I2cRegMaster.PRESCALE_G</a></div><div class="ttdeci">PRESCALE_Ginteger   range  0 to  655535:= 62</div><div class="ttdef"><b>Definition:</b> <a href="I2cRegMaster_8vhd_source.html#l00035">I2cRegMaster.vhd:35</a></div></div>
<div class="ttc" id="classStdRtlPkg_html_ac9bfc8d5c7862c8d34daeaedb44e1d8a"><div class="ttname"><a href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">StdRtlPkg.slv</a></div><div class="ttdeci">std_logic_vector   slv</div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00029">StdRtlPkg.vhd:29</a></div></div>
<div class="ttc" id="classAxiI2cMasterCore_1_1mapping_html_add2f17fd060a77cc98d2b51611a4497c"><div class="ttname"><a href="classAxiI2cMasterCore_1_1mapping.html#add2f17fd060a77cc98d2b51611a4497c">AxiI2cMasterCore.mapping.i2cRegMasterOut</a></div><div class="ttdeci">I2cRegMasterOutType   i2cRegMasterOut</div><div class="ttdef"><b>Definition:</b> <a href="AxiI2cMasterCore_8vhd_source.html#l00061">AxiI2cMasterCore.vhd:61</a></div></div>
<div class="ttc" id="classI2cRegMasterAxiBridge_html"><div class="ttname"><a href="classI2cRegMasterAxiBridge.html">I2cRegMasterAxiBridge</a></div><div class="ttdef"><b>Definition:</b> <a href="I2cRegMasterAxiBridge_8vhd_source.html#l00029">I2cRegMasterAxiBridge.vhd:29</a></div></div>
<div class="ttc" id="classAxiI2cMasterCore_1_1mapping_html_af46761944637f0b660bb6f2a764a3aab"><div class="ttname"><a href="classAxiI2cMasterCore_1_1mapping.html#af46761944637f0b660bb6f2a764a3aab">AxiI2cMasterCore.mapping.i2co</a></div><div class="ttdeci">i2c_out_type   i2co</div><div class="ttdef"><b>Definition:</b> <a href="AxiI2cMasterCore_8vhd_source.html#l00064">AxiI2cMasterCore.vhd:64</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_5280ec33e0efe019e655258f927f0b9b.html">protocols</a></li><li class="navelem"><a class="el" href="dir_0c478631c169ad3352ad5b45a621dccb.html">i2c</a></li><li class="navelem"><a class="el" href="dir_f521894f39dc095eff2f3c76c635f50c.html">rtl</a></li><li class="navelem"><a class="el" href="AxiI2cMasterCore_8vhd.html">AxiI2cMasterCore.vhd</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
