<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Introduction</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part2.htm">Next &gt;</a></p><p class="s2" style="padding-top: 10pt;padding-left: 5pt;text-indent: 0pt;text-align: left;"><a name="bookmark0">&zwnj;</a>Introduction</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="658" height="1" alt="image" src="Image_003.png"/></span></p><p style="padding-top: 5pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">The GDDR6 reference design demonstrates the ability to perform read and write transactions to all GDDR6 subsystems across the Speedster®7t family of FPGAs. This guide details taking the design through synthesis and the ACE tool flow for place and route across multiple devices.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="665" height="96" alt="image" src="Image_004.png"/></span></p><p class="s3" style="text-indent: 0pt;line-height: 12pt;text-align: left;"></p><p class="s3" style="text-indent: 0pt;line-height: 12pt;text-align: left;"></p><p style="text-indent: 0pt;text-align: left;"/><p class="s3" style="text-indent: 0pt;line-height: 12pt;text-align: left;"></p><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p style="padding-top: 6pt;text-indent: 0pt;text-align: justify;">For this release of the GDDR6 reference design, the supported design files only target the AC7t1500 device on the VectorPath 815 accelerator card. Therefore, this document will only cover the AC7t1500 variation of the design.</p><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p style="padding-top: 6pt;text-indent: 0pt;text-align: justify;">For this release of the GDDR6 reference design, the supported design files only target the AC7t1500 device on the VectorPath 815 accelerator card. Therefore, this document will only cover the AC7t1500 variation of the design.</p><p style="text-indent: 0pt;text-align: left;"/><h2 style="text-indent: 0pt;line-height: 10pt;text-align: left;">Note</h2><p style="padding-top: 6pt;text-indent: 0pt;text-align: justify;">For this release of the GDDR6 reference design, the supported design files only target the AC7t1500 device on the VectorPath 815 accelerator card. Therefore, this document will only cover the AC7t1500 variation of the design.</p><p class="s6" style="padding-top: 6pt;padding-left: 5pt;text-indent: 0pt;text-align: left;"><a href="https://www.achronix.com/documentation/speedster7t-gddr6-user-guide-ug091" class="a" target="_blank">The Speedster7t AC7t1400 and AC7t1500 FPGAs each have 8 GDDR6 subsystems and 16 channels while the Speedster7t AC7t800 has 3 GDDR6 subsystems and 6 channels (see the </a><a href="https://www.achronix.com/documentation/speedster7t-gddr6-user-guide-ug091" class="s4" target="_blank">Speedster7t GDDR6 User Guide </a>(UG091) <span class="p">for more details).</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 2pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">On the Speedster7t AC7t1400 and AC7t1500 FPGAs, transactions to the GDDR6 subsystems can be performed using either the 2D network-on-chip (2D NoC) interface or the direct-connect (DC) interface. The design can be used to test both channels of each GDDR6 subsystem and can be modified to expand the design to test all 16 channels of the eight total GDDR6 subsystems.</p><p style="padding-top: 6pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">This design demonstrates interfacing between the NAPs or DC interface ports from the fabric to the GDDR6</p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">memories via simulation.</p><p style="padding-top: 6pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">The bitstream generated from this design and the included runtime scripts are compatible with the VectorPath 815 accelerator card.</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part2.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
