<stg><name>Resize5</name>


<trans_list>

<trans id="263" from="1" to="2">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="2" to="3">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="3" to="4">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="4" to="5">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="5" to="6">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="6" to="7">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="7" to="8">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="8" to="9">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="9" to="10">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="10" to="11">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="11" to="12">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="12" to="13">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="13" to="14">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="14" to="15">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="15" to="16">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="16" to="17">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="17" to="18">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="18" to="19">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="19" to="20">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="20" to="21">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="21" to="22">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="22" to="23">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="23" to="24">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="24" to="25">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="25" to="26">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="26" to="27">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="27" to="28">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="28" to="29">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="29" to="30">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="30" to="31">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="31" to="32">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="32" to="33">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="33" to="34">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="34" to="35">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="35" to="36">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="36" to="37">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="37" to="38">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="38" to="39">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="39" to="40">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="40" to="41">
<condition id="122">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="41" to="43">
<condition id="131">
<or_exp><and_exp><literal name="tmp_99" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="41" to="42">
<condition id="133">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="42" to="41">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="43" to="40">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:0  %scale_read = call float @_ssdm_op_Read.ap_auto.float(float %scale)

]]></Node>
<StgValue><ssdm name="scale_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:55  %d_assign = fpext float %scale_read to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge_ifconv:56  %ireg_V = bitcast double %d_assign to i64

]]></Node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="63" op_0_bw="64">
<![CDATA[
._crit_edge_ifconv:57  %tmp_115 = trunc i64 %ireg_V to i63

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:58  %isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></Node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:59  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge_ifconv:60  %tmp_87 = zext i11 %exp_tmp_V to i12

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge_ifconv:61  %tmp_117 = trunc i64 %ireg_V to i52

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge_ifconv:66  %tmp_88 = icmp eq i63 %tmp_115, 0

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge_ifconv:67  %F2 = sub i12 1075, %tmp_87

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge_ifconv:62  %tmp_57 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_117)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="54" op_0_bw="53">
<![CDATA[
._crit_edge_ifconv:63  %p_Result_4 = zext i53 %tmp_57 to i54

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="isneg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge_ifconv:64  %man_V_3 = sub i54 0, %p_Result_4

]]></Node>
<StgValue><ssdm name="man_V_3"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
._crit_edge_ifconv:65  %man_V_4 = select i1 %isneg, i54 %man_V_3, i54 %p_Result_4

]]></Node>
<StgValue><ssdm name="man_V_4"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge_ifconv:68  %tmp_89 = icmp sgt i12 %F2, 16

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge_ifconv:69  %tmp_90 = add i12 -16, %F2

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge_ifconv:70  %tmp_91 = sub i12 16, %F2

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge_ifconv:71  %sh_amt = select i1 %tmp_89, i12 %tmp_90, i12 %tmp_91

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge_ifconv:72  %sh_amt_cast = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sh_amt_cast"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge_ifconv:73  %tmp_92 = icmp eq i12 %F2, 16

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="54">
<![CDATA[
._crit_edge_ifconv:74  %tmp_118 = trunc i54 %man_V_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge_ifconv:75  %tmp_93 = icmp ult i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:76  %tmp_119 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge_ifconv:77  %icmp = icmp eq i7 %tmp_119, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="54" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:78  %tmp_94 = zext i32 %sh_amt_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
._crit_edge_ifconv:79  %tmp_95 = ashr i54 %man_V_4, %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="54">
<![CDATA[
._crit_edge_ifconv:80  %tmp_120 = trunc i54 %tmp_95 to i32

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:81  %p_071_s = select i1 %isneg, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="p_071_s"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:82  %tmp_96 = shl i32 %tmp_118, %sh_amt_cast

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:83  %sel_tmp1 = xor i1 %tmp_88, true

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:84  %sel_tmp2 = and i1 %tmp_92, %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:85  %sel_tmp6_demorgan = or i1 %tmp_88, %tmp_92

]]></Node>
<StgValue><ssdm name="sel_tmp6_demorgan"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:86  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:87  %sel_tmp7 = and i1 %tmp_89, %sel_tmp6

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:88  %sel_tmp8 = xor i1 %tmp_93, true

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:89  %sel_tmp9 = and i1 %sel_tmp7, %sel_tmp8

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:90  %sel_tmp = and i1 %sel_tmp7, %tmp_93

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:91  %sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %tmp_89

]]></Node>
<StgValue><ssdm name="sel_tmp21_demorgan"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:92  %sel_tmp12 = xor i1 %sel_tmp21_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:93  %sel_tmp13 = and i1 %icmp, %sel_tmp12

]]></Node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:94  %newSel = select i1 %sel_tmp13, i32 %tmp_96, i32 %tmp_120

]]></Node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:95  %or_cond = or i1 %sel_tmp13, %sel_tmp

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:96  %newSel1 = select i1 %sel_tmp9, i32 %p_071_s, i32 %tmp_118

]]></Node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:97  %or_cond1 = or i1 %sel_tmp9, %sel_tmp2

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:98  %newSel2 = select i1 %or_cond, i32 %newSel, i32 %newSel1

]]></Node>
<StgValue><ssdm name="newSel2"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:99  %or_cond2 = or i1 %or_cond, %or_cond1

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:100  %newSel3 = select i1 %or_cond2, i32 %newSel2, i32 0

]]></Node>
<StgValue><ssdm name="newSel3"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="34" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:101  %tmp_274_tr = sext i32 %newSel3 to i34

]]></Node>
<StgValue><ssdm name="tmp_274_tr"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="38" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="93" st_id="3" stage="37" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="94" st_id="4" stage="36" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="95" st_id="5" stage="35" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="96" st_id="6" stage="34" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="97" st_id="7" stage="33" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="98" st_id="8" stage="32" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="99" st_id="9" stage="31" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="100" st_id="10" stage="30" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="101" st_id="11" stage="29" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="102" st_id="12" stage="28" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="103" st_id="13" stage="27" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="104" st_id="14" stage="26" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="105" st_id="15" stage="25" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="106" st_id="16" stage="24" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="107" st_id="17" stage="23" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="108" st_id="18" stage="22" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="109" st_id="19" stage="21" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="110" st_id="20" stage="20" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="111" st_id="21" stage="19" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="112" st_id="22" stage="18" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="113" st_id="23" stage="17" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="114" st_id="24" stage="16" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="115" st_id="25" stage="15" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="116" st_id="26" stage="14" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="117" st_id="27" stage="13" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="118" st_id="28" stage="12" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="119" st_id="29" stage="11" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="120" st_id="30" stage="10" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="121" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:1  %src_cols_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %src_cols_read)

]]></Node>
<StgValue><ssdm name="src_cols_read_2"/></StgValue>
</operation>

<operation id="122" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:2  %src_rows_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %src_rows_read)

]]></Node>
<StgValue><ssdm name="src_rows_read_2"/></StgValue>
</operation>

<operation id="123" st_id="31" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:3  %tmp = sitofp i32 %src_rows_read_2 to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="124" st_id="31" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:29  %tmp_85 = sitofp i32 %src_cols_read_2 to float

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="125" st_id="31" stage="9" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="126" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="19" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:104  %tmp_122 = trunc i32 %src_cols_read_2 to i19

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="127" st_id="32" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:3  %tmp = sitofp i32 %src_rows_read_2 to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="128" st_id="32" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:29  %tmp_85 = sitofp i32 %src_cols_read_2 to float

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="129" st_id="32" stage="8" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="130" st_id="33" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:4  %tmp_s = fmul float %tmp, %scale_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="131" st_id="33" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:30  %tmp_86 = fmul float %tmp_85, %scale_read

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="132" st_id="33" stage="7" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="133" st_id="34" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:4  %tmp_s = fmul float %tmp, %scale_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="134" st_id="34" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:30  %tmp_86 = fmul float %tmp_85, %scale_read

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="135" st_id="34" stage="6" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="136" st_id="35" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:5  %x_assign = fadd float %tmp_s, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="137" st_id="35" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:31  %x_assign_8 = fadd float %tmp_86, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_8"/></StgValue>
</operation>

<operation id="138" st_id="35" stage="5" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="139" st_id="36" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:5  %x_assign = fadd float %tmp_s, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="140" st_id="36" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:31  %x_assign_8 = fadd float %tmp_86, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_8"/></StgValue>
</operation>

<operation id="141" st_id="36" stage="4" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="142" st_id="37" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:5  %x_assign = fadd float %tmp_s, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="143" st_id="37" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:31  %x_assign_8 = fadd float %tmp_86, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_8"/></StgValue>
</operation>

<operation id="144" st_id="37" stage="3" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="145" st_id="38" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:5  %x_assign = fadd float %tmp_s, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="146" st_id="38" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:31  %x_assign_8 = fadd float %tmp_86, 5.000000e-01

]]></Node>
<StgValue><ssdm name="x_assign_8"/></StgValue>
</operation>

<operation id="147" st_id="38" stage="2" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="148" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:6  %p_Val2_s = bitcast float %x_assign to i32

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="149" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:7  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="150" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:8  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="151" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:9  %loc_V_2 = trunc i32 %p_Val2_s to i23

]]></Node>
<StgValue><ssdm name="loc_V_2"/></StgValue>
</operation>

<operation id="152" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
._crit_edge_ifconv:10  %tmp_238_i_i_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_238_i_i_i"/></StgValue>
</operation>

<operation id="153" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="79" op_0_bw="25">
<![CDATA[
._crit_edge_ifconv:11  %tmp_238_i_i_i_cast1 = zext i25 %tmp_238_i_i_i to i79

]]></Node>
<StgValue><ssdm name="tmp_238_i_i_i_cast1"/></StgValue>
</operation>

<operation id="154" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:12  %tmp_i_i_i_i_cast = zext i8 %loc_V to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i_cast"/></StgValue>
</operation>

<operation id="155" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge_ifconv:13  %sh_assign = add i9 -127, %tmp_i_i_i_i_cast

]]></Node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="156" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:14  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="157" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:15  %tmp_239_i_i_i = sub i8 127, %loc_V

]]></Node>
<StgValue><ssdm name="tmp_239_i_i_i"/></StgValue>
</operation>

<operation id="158" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:16  %tmp_239_i_i_i_cast = sext i8 %tmp_239_i_i_i to i9

]]></Node>
<StgValue><ssdm name="tmp_239_i_i_i_cast"/></StgValue>
</operation>

<operation id="159" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge_ifconv:17  %sh_assign_2 = select i1 %isNeg, i9 %tmp_239_i_i_i_cast, i9 %sh_assign

]]></Node>
<StgValue><ssdm name="sh_assign_2"/></StgValue>
</operation>

<operation id="160" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:18  %sh_assign_2_i_i_i_ca = sext i9 %sh_assign_2 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_2_i_i_i_ca"/></StgValue>
</operation>

<operation id="161" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:19  %sh_assign_2_i_i_i_ca_1 = sext i9 %sh_assign_2 to i25

]]></Node>
<StgValue><ssdm name="sh_assign_2_i_i_i_ca_1"/></StgValue>
</operation>

<operation id="162" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="79" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:20  %tmp_240_i_i_i = zext i32 %sh_assign_2_i_i_i_ca to i79

]]></Node>
<StgValue><ssdm name="tmp_240_i_i_i"/></StgValue>
</operation>

<operation id="163" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
._crit_edge_ifconv:21  %tmp_241_i_i_i = lshr i25 %tmp_238_i_i_i, %sh_assign_2_i_i_i_ca_1

]]></Node>
<StgValue><ssdm name="tmp_241_i_i_i"/></StgValue>
</operation>

<operation id="164" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
._crit_edge_ifconv:22  %tmp_242_i_i_i = shl i79 %tmp_238_i_i_i_cast1, %tmp_240_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_242_i_i_i"/></StgValue>
</operation>

<operation id="165" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:23  %tmp_110 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_241_i_i_i, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="166" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:24  %tmp_35 = zext i1 %tmp_110 to i32

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="167" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:25  %tmp_36 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_242_i_i_i, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="168" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:26  %p_Val2_20 = select i1 %isNeg, i32 %tmp_35, i32 %tmp_36

]]></Node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>

<operation id="169" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:27  %p_Val2_i_i_i = sub i32 0, %p_Val2_20

]]></Node>
<StgValue><ssdm name="p_Val2_i_i_i"/></StgValue>
</operation>

<operation id="170" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:28  %p_Val2_34 = select i1 %p_Result_s, i32 %p_Val2_i_i_i, i32 %p_Val2_20

]]></Node>
<StgValue><ssdm name="p_Val2_34"/></StgValue>
</operation>

<operation id="171" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:32  %p_Val2_23 = bitcast float %x_assign_8 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_23"/></StgValue>
</operation>

<operation id="172" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:33  %p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="173" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:34  %loc_V_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_23, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="loc_V_3"/></StgValue>
</operation>

<operation id="174" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:35  %loc_V_4 = trunc i32 %p_Val2_23 to i23

]]></Node>
<StgValue><ssdm name="loc_V_4"/></StgValue>
</operation>

<operation id="175" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
._crit_edge_ifconv:36  %tmp_238_i_i_i7 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_4, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_238_i_i_i7"/></StgValue>
</operation>

<operation id="176" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="79" op_0_bw="25">
<![CDATA[
._crit_edge_ifconv:37  %tmp_238_i_i_i7_cast1 = zext i25 %tmp_238_i_i_i7 to i79

]]></Node>
<StgValue><ssdm name="tmp_238_i_i_i7_cast1"/></StgValue>
</operation>

<operation id="177" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:38  %tmp_i_i_i_i8_cast = zext i8 %loc_V_3 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i8_cast"/></StgValue>
</operation>

<operation id="178" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge_ifconv:39  %sh_assign_3 = add i9 -127, %tmp_i_i_i_i8_cast

]]></Node>
<StgValue><ssdm name="sh_assign_3"/></StgValue>
</operation>

<operation id="179" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:40  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_3, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg_1"/></StgValue>
</operation>

<operation id="180" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge_ifconv:41  %tmp_239_i_i_i1 = sub i8 127, %loc_V_3

]]></Node>
<StgValue><ssdm name="tmp_239_i_i_i1"/></StgValue>
</operation>

<operation id="181" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge_ifconv:42  %tmp_239_i_i_i11_cast = sext i8 %tmp_239_i_i_i1 to i9

]]></Node>
<StgValue><ssdm name="tmp_239_i_i_i11_cast"/></StgValue>
</operation>

<operation id="182" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge_ifconv:43  %sh_assign_4 = select i1 %isNeg_1, i9 %tmp_239_i_i_i11_cast, i9 %sh_assign_3

]]></Node>
<StgValue><ssdm name="sh_assign_4"/></StgValue>
</operation>

<operation id="183" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:44  %sh_assign_2_i_i_i12_s = sext i9 %sh_assign_4 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_2_i_i_i12_s"/></StgValue>
</operation>

<operation id="184" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="25" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:45  %sh_assign_2_i_i_i12_1 = sext i9 %sh_assign_4 to i25

]]></Node>
<StgValue><ssdm name="sh_assign_2_i_i_i12_1"/></StgValue>
</operation>

<operation id="185" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="79" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:46  %tmp_240_i_i_i1 = zext i32 %sh_assign_2_i_i_i12_s to i79

]]></Node>
<StgValue><ssdm name="tmp_240_i_i_i1"/></StgValue>
</operation>

<operation id="186" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
._crit_edge_ifconv:47  %tmp_241_i_i_i1 = lshr i25 %tmp_238_i_i_i7, %sh_assign_2_i_i_i12_1

]]></Node>
<StgValue><ssdm name="tmp_241_i_i_i1"/></StgValue>
</operation>

<operation id="187" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
._crit_edge_ifconv:48  %tmp_242_i_i_i1 = shl i79 %tmp_238_i_i_i7_cast1, %tmp_240_i_i_i1

]]></Node>
<StgValue><ssdm name="tmp_242_i_i_i1"/></StgValue>
</operation>

<operation id="188" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:49  %tmp_114 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_241_i_i_i1, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="189" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:50  %tmp_39 = zext i1 %tmp_114 to i32

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="190" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:51  %tmp_40 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_242_i_i_i1, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="191" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:52  %p_Val2_25 = select i1 %isNeg_1, i32 %tmp_39, i32 %tmp_40

]]></Node>
<StgValue><ssdm name="p_Val2_25"/></StgValue>
</operation>

<operation id="192" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge_ifconv:53  %p_Val2_i_i_i1 = sub i32 0, %p_Val2_25

]]></Node>
<StgValue><ssdm name="p_Val2_i_i_i1"/></StgValue>
</operation>

<operation id="193" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:54  %p_Val2_35 = select i1 %p_Result_3, i32 %p_Val2_i_i_i1, i32 %p_Val2_25

]]></Node>
<StgValue><ssdm name="p_Val2_35"/></StgValue>
</operation>

<operation id="194" st_id="39" stage="1" lat="38">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge_ifconv:102  %tmp_58 = sdiv i34 4294967296, %tmp_274_tr

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="195" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge_ifconv:103  %iscale_V = trunc i34 %tmp_58 to i32

]]></Node>
<StgValue><ssdm name="iscale_V"/></StgValue>
</operation>

<operation id="196" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge_ifconv:105  br label %.preheader490

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="197" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader490:0  %i_op_assign = phi i31 [ 0, %._crit_edge_ifconv ], [ %i, %.preheader490.loopexit ]

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="198" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="31">
<![CDATA[
.preheader490:1  %i_op_assign_cast = zext i31 %i_op_assign to i32

]]></Node>
<StgValue><ssdm name="i_op_assign_cast"/></StgValue>
</operation>

<operation id="199" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader490:2  %tmp_97 = icmp slt i32 %i_op_assign_cast, %p_Val2_34

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="200" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader490:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader490:4  %i = add i31 %i_op_assign, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="202" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader490:5  br i1 %tmp_97, label %.preheader489.preheader, label %.loopexit491

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="31">
<![CDATA[
.preheader489.preheader:0  %tmp_123 = trunc i31 %i_op_assign to i10

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="204" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="19" op_0_bw="19" op_1_bw="10" op_2_bw="9">
<![CDATA[
.preheader489.preheader:1  %tmp_43_cast = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %tmp_123, i9 0)

]]></Node>
<StgValue><ssdm name="tmp_43_cast"/></StgValue>
</operation>

<operation id="205" st_id="40" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader489.preheader:2  %p_Val2_30 = mul i32 %i_op_assign_cast, %iscale_V

]]></Node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>

<operation id="206" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="33" op_0_bw="32">
<![CDATA[
.preheader489.preheader:3  %tmp_98 = sext i32 %p_Val2_30 to i33

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="207" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader489.preheader:4  %r_V = add nsw i33 32768, %tmp_98

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="208" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
.preheader489.preheader:5  br label %.preheader489

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="tmp_97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
.loopexit491:0  %mrv = insertvalue { i32, i32 } undef, i32 %p_Val2_34, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="210" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="tmp_97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
.loopexit491:1  %mrv_1 = insertvalue { i32, i32 } %mrv, i32 %p_Val2_35, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="211" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="tmp_97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="64">
<![CDATA[
.loopexit491:2  ret { i32, i32 } %mrv_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="212" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader489:0  %i_op_assign_4 = phi i31 [ %j, %ap_fixed_base.exit11_ifconv ], [ 0, %.preheader489.preheader ]

]]></Node>
<StgValue><ssdm name="i_op_assign_4"/></StgValue>
</operation>

<operation id="213" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader489:1  %p_Val2_32 = phi i32 [ %next_mul, %ap_fixed_base.exit11_ifconv ], [ 0, %.preheader489.preheader ]

]]></Node>
<StgValue><ssdm name="p_Val2_32"/></StgValue>
</operation>

<operation id="214" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="31">
<![CDATA[
.preheader489:2  %i_op_assign_4_cast = zext i31 %i_op_assign_4 to i32

]]></Node>
<StgValue><ssdm name="i_op_assign_4_cast"/></StgValue>
</operation>

<operation id="215" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader489:3  %tmp_99 = icmp slt i32 %i_op_assign_4_cast, %p_Val2_35

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="216" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader489:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 512, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader489:5  %j = add i31 %i_op_assign_4, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="218" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader489:6  br i1 %tmp_99, label %ap_fixed_base.exit11_ifconv, label %.preheader490.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="19" op_0_bw="31">
<![CDATA[
ap_fixed_base.exit11_ifconv:2  %tmp_124 = trunc i31 %i_op_assign_4 to i19

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="220" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
ap_fixed_base.exit11_ifconv:3  %tmp_44 = add i19 %tmp_124, %tmp_43_cast

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="221" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit11_ifconv:6  %next_mul = add i32 %iscale_V, %p_Val2_32

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="222" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="17" op_0_bw="17" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base.exit11_ifconv:7  %ret_V = call i17 @_ssdm_op_PartSelect.i17.i33.i32.i32(i33 %r_V, i32 16, i32 32)

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="223" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit11_ifconv:8  %tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="224" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="33">
<![CDATA[
ap_fixed_base.exit11_ifconv:9  %tmp_126 = trunc i33 %r_V to i16

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="225" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit11_ifconv:10  %tmp_100 = icmp eq i16 %tmp_126, 0

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="226" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
ap_fixed_base.exit11_ifconv:11  %ret_V_6 = add i17 1, %ret_V

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="227" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
ap_fixed_base.exit11_ifconv:12  %p_s = select i1 %tmp_100, i17 %ret_V, i17 %ret_V_6

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="228" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
ap_fixed_base.exit11_ifconv:13  %p_4 = select i1 %tmp_125, i17 %p_s, i17 %ret_V

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="229" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="17">
<![CDATA[
ap_fixed_base.exit11_ifconv:14  %r0 = sext i17 %p_4 to i32

]]></Node>
<StgValue><ssdm name="r0"/></StgValue>
</operation>

<operation id="230" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="33" op_0_bw="32">
<![CDATA[
ap_fixed_base.exit11_ifconv:15  %tmp_101 = sext i32 %p_Val2_32 to i33

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="231" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
ap_fixed_base.exit11_ifconv:16  %r_V_5 = add nsw i33 32768, %tmp_101

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="232" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="17" op_0_bw="17" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base.exit11_ifconv:17  %ret_V_7 = call i17 @_ssdm_op_PartSelect.i17.i33.i32.i32(i33 %r_V_5, i32 16, i32 32)

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="233" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit11_ifconv:18  %tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_5, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="234" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="33">
<![CDATA[
ap_fixed_base.exit11_ifconv:19  %tmp_128 = trunc i33 %r_V_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="235" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
ap_fixed_base.exit11_ifconv:20  %tmp_102 = icmp eq i16 %tmp_128, 0

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="236" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
ap_fixed_base.exit11_ifconv:21  %ret_V_8 = add i17 1, %ret_V_7

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="237" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
ap_fixed_base.exit11_ifconv:22  %p_9 = select i1 %tmp_102, i17 %ret_V_7, i17 %ret_V_8

]]></Node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="238" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
ap_fixed_base.exit11_ifconv:23  %p_5 = select i1 %tmp_127, i17 %p_9, i17 %ret_V_7

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="239" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="17">
<![CDATA[
ap_fixed_base.exit11_ifconv:24  %c0 = sext i17 %p_5 to i32

]]></Node>
<StgValue><ssdm name="c0"/></StgValue>
</operation>

<operation id="240" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit11_ifconv:25  %slt = icmp slt i32 %r0, %src_rows_read_2

]]></Node>
<StgValue><ssdm name="slt"/></StgValue>
</operation>

<operation id="241" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ap_fixed_base.exit11_ifconv:26  %rev = xor i1 %slt, true

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="242" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ap_fixed_base.exit11_ifconv:27  %tmp_103 = icmp slt i32 %c0, %src_cols_read_2

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="243" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="19" op_0_bw="17">
<![CDATA[
ap_fixed_base.exit11_ifconv:28  %tmp_129 = sext i17 %p_5 to i19

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="244" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
ap_fixed_base.exit11_ifconv:29  %tmp_130 = add i19 -1, %tmp_122

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="245" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
ap_fixed_base.exit11_ifconv:30  %tmp_131 = select i1 %tmp_103, i19 %tmp_129, i19 %tmp_130

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="246" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="32">
<![CDATA[
ap_fixed_base.exit11_ifconv:31  %tmp_132 = trunc i32 %src_rows_read_2 to i10

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="247" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="17">
<![CDATA[
ap_fixed_base.exit11_ifconv:32  %tmp_133 = trunc i17 %p_4 to i10

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="248" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
ap_fixed_base.exit11_ifconv:33  %tmp_134 = select i1 %rev, i10 %tmp_132, i10 %tmp_133

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="249" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="19" op_0_bw="19" op_1_bw="10" op_2_bw="9">
<![CDATA[
ap_fixed_base.exit11_ifconv:34  %tmp_47_cast = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %tmp_134, i9 0)

]]></Node>
<StgValue><ssdm name="tmp_47_cast"/></StgValue>
</operation>

<operation id="250" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
ap_fixed_base.exit11_ifconv:35  %tmp_48 = add i19 %tmp_131, %tmp_47_cast

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="251" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="19">
<![CDATA[
ap_fixed_base.exit11_ifconv:36  %tmp_48_cast = sext i19 %tmp_48 to i64

]]></Node>
<StgValue><ssdm name="tmp_48_cast"/></StgValue>
</operation>

<operation id="252" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
ap_fixed_base.exit11_ifconv:37  %src_val_addr = getelementptr [131072 x i8]* %src_val, i64 0, i64 %tmp_48_cast

]]></Node>
<StgValue><ssdm name="src_val_addr"/></StgValue>
</operation>

<operation id="253" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="17">
<![CDATA[
ap_fixed_base.exit11_ifconv:38  %src_val_load = load i8* %src_val_addr, align 1

]]></Node>
<StgValue><ssdm name="src_val_load"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="254" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ap_fixed_base.exit11_ifconv:0  %tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str44)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="255" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ap_fixed_base.exit11_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="19">
<![CDATA[
ap_fixed_base.exit11_ifconv:4  %tmp_44_cast = zext i19 %tmp_44 to i64

]]></Node>
<StgValue><ssdm name="tmp_44_cast"/></StgValue>
</operation>

<operation id="257" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
ap_fixed_base.exit11_ifconv:5  %dst_val_addr = getelementptr [131072 x i8]* %dst_val, i64 0, i64 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="dst_val_addr"/></StgValue>
</operation>

<operation id="258" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="17">
<![CDATA[
ap_fixed_base.exit11_ifconv:38  %src_val_load = load i8* %src_val_addr, align 1

]]></Node>
<StgValue><ssdm name="src_val_load"/></StgValue>
</operation>

<operation id="259" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
ap_fixed_base.exit11_ifconv:39  store i8 %src_val_load, i8* %dst_val_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ap_fixed_base.exit11_ifconv:40  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str44, i32 %tmp_59)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="261" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base.exit11_ifconv:41  br label %.preheader489

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="262" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
.preheader490.loopexit:0  br label %.preheader490

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
