<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 7.0.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">

<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Lato:300,300italic,400,400italic,700,700italic&display=swap&subset=latin,latin-ext">
<link rel="stylesheet" href="/lib/font-awesome/css/all.min.css">

<script id="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"pmugo50.github.io","root":"/","scheme":"Gemini","version":"7.8.0","exturl":false,"sidebar":{"position":"left","width":240,"display":"always","padding":18,"offset":12,"onmobile":true},"copycode":{"enable":false,"show_result":false,"style":null},"back2top":{"enable":true,"sidebar":false,"scrollpercent":false},"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":false,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"algolia":{"hits":{"per_page":10},"labels":{"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}},"localsearch":{"enable":false,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}}};
  </script>

  <meta name="description" content="让 PC 机和 FPGA 以 UART 的协议进行通信，效果是从 PC 的键盘输入字符，FPGA 接收后立马再返回给 PC">
<meta property="og:type" content="article">
<meta property="og:title" content="在FPGA上实现UART通信">
<meta property="og:url" content="https://pmugo50.github.io/2024/03/08/fpgauart/index.html">
<meta property="og:site_name" content="PhecStar">
<meta property="og:description" content="让 PC 机和 FPGA 以 UART 的协议进行通信，效果是从 PC 的键盘输入字符，FPGA 接收后立马再返回给 PC">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://pmugo50.github.io/2024/03/08/fpgauart/UART_DATA.png">
<meta property="og:image" content="https://pmugo50.github.io/2024/03/08/fpgauart/RTL.png">
<meta property="og:image" content="https://pmugo50.github.io/2024/03/08/fpgauart/UART_TERA.png">
<meta property="article:published_time" content="2024-03-08T09:10:57.000Z">
<meta property="article:modified_time" content="2024-03-22T11:17:44.112Z">
<meta property="article:author" content="PMUG050">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://pmugo50.github.io/2024/03/08/fpgauart/UART_DATA.png">

<link rel="canonical" href="https://pmugo50.github.io/2024/03/08/fpgauart/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome : false,
    isPost : true,
    lang   : 'zh-CN'
  };
</script>

  <title>在FPGA上实现UART通信 | PhecStar</title>
  






  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

<style>mjx-container[jax="SVG"] {
  direction: ltr;
}

mjx-container[jax="SVG"] > svg {
  overflow: visible;
}

mjx-container[jax="SVG"][display="true"] {
  display: block;
  text-align: center;
  margin: 1em 0;
}

mjx-container[jax="SVG"][justify="left"] {
  text-align: left;
}

mjx-container[jax="SVG"][justify="right"] {
  text-align: right;
}

g[data-mml-node="merror"] > g {
  fill: red;
  stroke: red;
}

g[data-mml-node="merror"] > rect[data-background] {
  fill: yellow;
  stroke: none;
}

g[data-mml-node="mtable"] > line[data-line] {
  stroke-width: 70px;
  fill: none;
}

g[data-mml-node="mtable"] > rect[data-frame] {
  stroke-width: 70px;
  fill: none;
}

g[data-mml-node="mtable"] > .mjx-dashed {
  stroke-dasharray: 140;
}

g[data-mml-node="mtable"] > .mjx-dotted {
  stroke-linecap: round;
  stroke-dasharray: 0,140;
}

g[data-mml-node="mtable"] > svg {
  overflow: visible;
}

[jax="SVG"] mjx-tool {
  display: inline-block;
  position: relative;
  width: 0;
  height: 0;
}

[jax="SVG"] mjx-tool > mjx-tip {
  position: absolute;
  top: 0;
  left: 0;
}

mjx-tool > mjx-tip {
  display: inline-block;
  padding: .2em;
  border: 1px solid #888;
  font-size: 70%;
  background-color: #F8F8F8;
  color: black;
  box-shadow: 2px 2px 5px #AAAAAA;
}

g[data-mml-node="maction"][data-toggle] {
  cursor: pointer;
}

mjx-status {
  display: block;
  position: fixed;
  left: 1em;
  bottom: 1em;
  min-width: 25%;
  padding: .2em .4em;
  border: 1px solid #888;
  font-size: 90%;
  background-color: #F8F8F8;
  color: black;
}

foreignObject[data-mjx-xml] {
  font-family: initial;
  line-height: normal;
  overflow: visible;
}

.MathJax path {
  stroke-width: 3;
}

mjx-container[display="true"] {
  overflow: auto hidden;
}

mjx-container[display="true"] + br {
  display: none;
}
</style></head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>

    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <span class="logo-line-before"><i></i></span>
      <h1 class="site-title">PhecStar</h1>
      <span class="logo-line-after"><i></i></span>
    </a>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
    </div>
  </div>
</div>




<nav class="site-nav">
  <ul id="menu" class="main-menu menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="fa fa-home fa-fw"></i>首页</a>

  </li>
        <li class="menu-item menu-item-about">

    <a href="/about/" rel="section"><i class="fa fa-user fa-fw"></i>关于</a>

  </li>
        <li class="menu-item menu-item-categories">

    <a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>分类</a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>归档</a>

  </li>
  </ul>
</nav>




</div>
    </header>

    
  <div class="back-to-top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content post posts-expand">
            

    
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="https://pmugo50.github.io/2024/03/08/fpgauart/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.png">
      <meta itemprop="name" content="PMUG050">
      <meta itemprop="description" content="对今天而言, 最宝贵的东西是对明天的希望">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="PhecStar">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          在FPGA上实现UART通信
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2024-03-08 17:10:57" itemprop="dateCreated datePublished" datetime="2024-03-08T17:10:57+08:00">2024-03-08</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2024-03-22 19:17:44" itemprop="dateModified" datetime="2024-03-22T19:17:44+08:00">2024-03-22</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-folder"></i>
              </span>
              <span class="post-meta-item-text">分类于</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/%E6%95%B0%E7%94%B5-FPGA%E7%AC%94%E8%AE%B0/" itemprop="url" rel="index"><span itemprop="name">数电/FPGA笔记</span></a>
                </span>
            </span>

          
            <div class="post-description">让 PC 机和 FPGA 以 UART 的协议进行通信，效果是从 PC 的键盘输入字符，FPGA 接收后立马再返回给 PC</div>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
        <h2 id="UART-协议"><a href="#UART-协议" class="headerlink" title="UART 协议"></a>UART 协议</h2><p>UART 是应用于串口的一种协议，它约定一个数据流由 10 位或 11 位构成，分别是</p>
<ul>
<li>起始位 1 位，起始位为 0 时表示起始有效</li>
<li>数据位 7 位或 8 位，接下来采用 8 位输入输出 ASCII 码</li>
<li>奇偶校验位 1 位，接下来采用偶校验</li>
<li>终止位 1 位</li>
</ul>
<p><img src="/2024/03/08/fpgauart/UART_DATA.png" alt="2STAGE_OPAMP" width="100%"></p>
<p>波特率是指每秒钟传送多少个码元，UART 典型的波特率可以设置为 9600 。一个码元可能含有多位数据，当一个码元只含有一个数据时，此时波特率等于比特率，也就是 9600 波特率就意味着每秒传输 9600 位数据，等于 9600 比特率</p>
<p>下面就采用每个码元含一位数据，每位数据用 16 个时钟脉冲采样（也可以用 8 个），所以时钟频率应该是</p>
<script type="math/tex; mode=display">
f_{\mathrm{uart}} = 9600 \times 16 = 153600\ \mathrm{Hz}</script><p>FPGA 采用 AX309 ，全局时钟频率是 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: -0.05ex;" xmlns="http://www.w3.org/2000/svg" width="7.604ex" height="1.595ex" role="img" focusable="false" viewbox="0 -683 3361 705"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mn"><path data-c="35" d="M164 157Q164 133 148 117T109 101H102Q148 22 224 22Q294 22 326 82Q345 115 345 210Q345 313 318 349Q292 382 260 382H254Q176 382 136 314Q132 307 129 306T114 304Q97 304 95 310Q93 314 93 485V614Q93 664 98 664Q100 666 102 666Q103 666 123 658T178 642T253 634Q324 634 389 662Q397 666 402 666Q410 666 410 648V635Q328 538 205 538Q174 538 149 544L139 546V374Q158 388 169 396T205 412T256 420Q337 420 393 355T449 201Q449 109 385 44T229 -22Q148 -22 99 32T50 154Q50 178 61 192T84 210T107 214Q132 214 148 197T164 157Z"/><path data-c="30" d="M96 585Q152 666 249 666Q297 666 345 640T423 548Q460 465 460 320Q460 165 417 83Q397 41 362 16T301 -15T250 -22Q224 -22 198 -16T137 16T82 83Q39 165 39 320Q39 494 96 585ZM321 597Q291 629 250 629Q208 629 178 597Q153 571 145 525T137 333Q137 175 145 125T181 46Q209 16 250 16Q290 16 318 46Q347 76 354 130T362 333Q362 478 354 524T321 597Z" transform="translate(500,0)"/></g><g data-mml-node="mtext" transform="translate(1000,0)"><path data-c="A0" d=""/></g><g data-mml-node="TeXAtom" data-mjx-texclass="ORD" transform="translate(1250,0)"><g data-mml-node="mi"><path data-c="4D" d="M132 622Q125 629 121 631T105 634T62 637H29V683H135Q221 683 232 682T249 675Q250 674 354 398L458 124L562 398Q666 674 668 675Q671 681 683 682T781 683H887V637H854Q814 636 803 634T785 622V61Q791 51 802 49T854 46H887V0H876Q855 3 736 3Q605 3 596 0H585V46H618Q660 47 669 49T688 61V347Q688 424 688 461T688 546T688 613L687 632Q454 14 450 7Q446 1 430 1T410 7Q409 9 292 316L176 624V606Q175 588 175 543T175 463T175 356L176 86Q187 50 261 46H278V0H269Q254 3 154 3Q52 3 37 0H29V46H46Q78 48 98 56T122 69T132 86V622Z"/><path data-c="48" d="M128 622Q121 629 117 631T101 634T58 637H25V683H36Q57 680 180 680Q315 680 324 683H335V637H302Q262 636 251 634T233 622L232 500V378H517V622Q510 629 506 631T490 634T447 637H414V683H425Q446 680 569 680Q704 680 713 683H724V637H691Q651 636 640 634T622 622V61Q628 51 639 49T691 46H724V0H713Q692 3 569 3Q434 3 425 0H414V46H447Q489 47 498 49T517 61V332H232V197L233 61Q239 51 250 49T302 46H335V0H324Q303 3 180 3Q45 3 36 0H25V46H58Q100 47 109 49T128 61V622Z" transform="translate(917,0)"/><path data-c="7A" d="M42 263Q44 270 48 345T53 423V431H393Q399 425 399 415Q399 403 398 402L381 378Q364 355 331 309T265 220L134 41L182 40H206Q254 40 283 46T331 77Q352 105 359 185L361 201Q361 202 381 202H401V196Q401 195 393 103T384 6V0H209L34 1L31 3Q28 8 28 17Q28 30 29 31T160 210T294 394H236Q169 393 152 388Q127 382 113 367Q89 344 82 264V255H42V263Z" transform="translate(1667,0)"/></g></g></g></g></svg></mjx-container> ，所以分频倍数是 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: -0.566ex;" xmlns="http://www.w3.org/2000/svg" width="23.379ex" height="2.262ex" role="img" focusable="false" viewbox="0 -750 10333.6 1000"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mn"><path data-c="35" d="M164 157Q164 133 148 117T109 101H102Q148 22 224 22Q294 22 326 82Q345 115 345 210Q345 313 318 349Q292 382 260 382H254Q176 382 136 314Q132 307 129 306T114 304Q97 304 95 310Q93 314 93 485V614Q93 664 98 664Q100 666 102 666Q103 666 123 658T178 642T253 634Q324 634 389 662Q397 666 402 666Q410 666 410 648V635Q328 538 205 538Q174 538 149 544L139 546V374Q158 388 169 396T205 412T256 420Q337 420 393 355T449 201Q449 109 385 44T229 -22Q148 -22 99 32T50 154Q50 178 61 192T84 210T107 214Q132 214 148 197T164 157Z"/><path data-c="30" d="M96 585Q152 666 249 666Q297 666 345 640T423 548Q460 465 460 320Q460 165 417 83Q397 41 362 16T301 -15T250 -22Q224 -22 198 -16T137 16T82 83Q39 165 39 320Q39 494 96 585ZM321 597Q291 629 250 629Q208 629 178 597Q153 571 145 525T137 333Q137 175 145 125T181 46Q209 16 250 16Q290 16 318 46Q347 76 354 130T362 333Q362 478 354 524T321 597Z" transform="translate(500,0)"/><path data-c="30" d="M96 585Q152 666 249 666Q297 666 345 640T423 548Q460 465 460 320Q460 165 417 83Q397 41 362 16T301 -15T250 -22Q224 -22 198 -16T137 16T82 83Q39 165 39 320Q39 494 96 585ZM321 597Q291 629 250 629Q208 629 178 597Q153 571 145 525T137 333Q137 175 145 125T181 46Q209 16 250 16Q290 16 318 46Q347 76 354 130T362 333Q362 478 354 524T321 597Z" transform="translate(1000,0)"/><path data-c="30" d="M96 585Q152 666 249 666Q297 666 345 640T423 548Q460 465 460 320Q460 165 417 83Q397 41 362 16T301 -15T250 -22Q224 -22 198 -16T137 16T82 83Q39 165 39 320Q39 494 96 585ZM321 597Q291 629 250 629Q208 629 178 597Q153 571 145 525T137 333Q137 175 145 125T181 46Q209 16 250 16Q290 16 318 46Q347 76 354 130T362 333Q362 478 354 524T321 597Z" transform="translate(1500,0)"/><path data-c="30" d="M96 585Q152 666 249 666Q297 666 345 640T423 548Q460 465 460 320Q460 165 417 83Q397 41 362 16T301 -15T250 -22Q224 -22 198 -16T137 16T82 83Q39 165 39 320Q39 494 96 585ZM321 597Q291 629 250 629Q208 629 178 597Q153 571 145 525T137 333Q137 175 145 125T181 46Q209 16 250 16Q290 16 318 46Q347 76 354 130T362 333Q362 478 354 524T321 597Z" transform="translate(2000,0)"/><path data-c="30" d="M96 585Q152 666 249 666Q297 666 345 640T423 548Q460 465 460 320Q460 165 417 83Q397 41 362 16T301 -15T250 -22Q224 -22 198 -16T137 16T82 83Q39 165 39 320Q39 494 96 585ZM321 597Q291 629 250 629Q208 629 178 597Q153 571 145 525T137 333Q137 175 145 125T181 46Q209 16 250 16Q290 16 318 46Q347 76 354 130T362 333Q362 478 354 524T321 597Z" transform="translate(2500,0)"/><path data-c="30" d="M96 585Q152 666 249 666Q297 666 345 640T423 548Q460 465 460 320Q460 165 417 83Q397 41 362 16T301 -15T250 -22Q224 -22 198 -16T137 16T82 83Q39 165 39 320Q39 494 96 585ZM321 597Q291 629 250 629Q208 629 178 597Q153 571 145 525T137 333Q137 175 145 125T181 46Q209 16 250 16Q290 16 318 46Q347 76 354 130T362 333Q362 478 354 524T321 597Z" transform="translate(3000,0)"/><path data-c="30" d="M96 585Q152 666 249 666Q297 666 345 640T423 548Q460 465 460 320Q460 165 417 83Q397 41 362 16T301 -15T250 -22Q224 -22 198 -16T137 16T82 83Q39 165 39 320Q39 494 96 585ZM321 597Q291 629 250 629Q208 629 178 597Q153 571 145 525T137 333Q137 175 145 125T181 46Q209 16 250 16Q290 16 318 46Q347 76 354 130T362 333Q362 478 354 524T321 597Z" transform="translate(3500,0)"/></g><g data-mml-node="TeXAtom" data-mjx-texclass="ORD" transform="translate(4000,0)"><g data-mml-node="mo"><path data-c="2F" d="M423 750Q432 750 438 744T444 730Q444 725 271 248T92 -240Q85 -250 75 -250Q68 -250 62 -245T56 -231Q56 -221 230 257T407 740Q411 750 423 750Z"/></g></g><g data-mml-node="mn" transform="translate(4500,0)"><path data-c="31" d="M213 578L200 573Q186 568 160 563T102 556H83V602H102Q149 604 189 617T245 641T273 663Q275 666 285 666Q294 666 302 660V361L303 61Q310 54 315 52T339 48T401 46H427V0H416Q395 3 257 3Q121 3 100 0H88V46H114Q136 46 152 46T177 47T193 50T201 52T207 57T213 61V578Z"/><path data-c="35" d="M164 157Q164 133 148 117T109 101H102Q148 22 224 22Q294 22 326 82Q345 115 345 210Q345 313 318 349Q292 382 260 382H254Q176 382 136 314Q132 307 129 306T114 304Q97 304 95 310Q93 314 93 485V614Q93 664 98 664Q100 666 102 666Q103 666 123 658T178 642T253 634Q324 634 389 662Q397 666 402 666Q410 666 410 648V635Q328 538 205 538Q174 538 149 544L139 546V374Q158 388 169 396T205 412T256 420Q337 420 393 355T449 201Q449 109 385 44T229 -22Q148 -22 99 32T50 154Q50 178 61 192T84 210T107 214Q132 214 148 197T164 157Z" transform="translate(500,0)"/><path data-c="33" d="M127 463Q100 463 85 480T69 524Q69 579 117 622T233 665Q268 665 277 664Q351 652 390 611T430 522Q430 470 396 421T302 350L299 348Q299 347 308 345T337 336T375 315Q457 262 457 175Q457 96 395 37T238 -22Q158 -22 100 21T42 130Q42 158 60 175T105 193Q133 193 151 175T169 130Q169 119 166 110T159 94T148 82T136 74T126 70T118 67L114 66Q165 21 238 21Q293 21 321 74Q338 107 338 175V195Q338 290 274 322Q259 328 213 329L171 330L168 332Q166 335 166 348Q166 366 174 366Q202 366 232 371Q266 376 294 413T322 525V533Q322 590 287 612Q265 626 240 626Q208 626 181 615T143 592T132 580H135Q138 579 143 578T153 573T165 566T175 555T183 540T186 520Q186 498 172 481T127 463Z" transform="translate(1000,0)"/><path data-c="36" d="M42 313Q42 476 123 571T303 666Q372 666 402 630T432 550Q432 525 418 510T379 495Q356 495 341 509T326 548Q326 592 373 601Q351 623 311 626Q240 626 194 566Q147 500 147 364L148 360Q153 366 156 373Q197 433 263 433H267Q313 433 348 414Q372 400 396 374T435 317Q456 268 456 210V192Q456 169 451 149Q440 90 387 34T253 -22Q225 -22 199 -14T143 16T92 75T56 172T42 313ZM257 397Q227 397 205 380T171 335T154 278T148 216Q148 133 160 97T198 39Q222 21 251 21Q302 21 329 59Q342 77 347 104T352 209Q352 289 347 316T329 361Q302 397 257 397Z" transform="translate(1500,0)"/><path data-c="30" d="M96 585Q152 666 249 666Q297 666 345 640T423 548Q460 465 460 320Q460 165 417 83Q397 41 362 16T301 -15T250 -22Q224 -22 198 -16T137 16T82 83Q39 165 39 320Q39 494 96 585ZM321 597Q291 629 250 629Q208 629 178 597Q153 571 145 525T137 333Q137 175 145 125T181 46Q209 16 250 16Q290 16 318 46Q347 76 354 130T362 333Q362 478 354 524T321 597Z" transform="translate(2000,0)"/><path data-c="30" d="M96 585Q152 666 249 666Q297 666 345 640T423 548Q460 465 460 320Q460 165 417 83Q397 41 362 16T301 -15T250 -22Q224 -22 198 -16T137 16T82 83Q39 165 39 320Q39 494 96 585ZM321 597Q291 629 250 629Q208 629 178 597Q153 571 145 525T137 333Q137 175 145 125T181 46Q209 16 250 16Q290 16 318 46Q347 76 354 130T362 333Q362 478 354 524T321 597Z" transform="translate(2500,0)"/></g><g data-mml-node="mo" transform="translate(7777.8,0)"><path data-c="2248" d="M55 319Q55 360 72 393T114 444T163 472T205 482Q207 482 213 482T223 483Q262 483 296 468T393 413L443 381Q502 346 553 346Q609 346 649 375T694 454Q694 465 698 474T708 483Q722 483 722 452Q722 386 675 338T555 289Q514 289 468 310T388 357T308 404T224 426Q164 426 125 393T83 318Q81 289 69 289Q55 289 55 319ZM55 85Q55 126 72 159T114 210T163 238T205 248Q207 248 213 248T223 249Q262 249 296 234T393 179L443 147Q502 112 553 112Q609 112 649 141T694 220Q694 249 708 249T722 217Q722 153 675 104T555 55Q514 55 468 76T388 123T308 170T224 192Q164 192 125 159T83 84Q80 55 69 55Q55 55 55 85Z"/></g><g data-mml-node="mn" transform="translate(8833.6,0)"><path data-c="33" d="M127 463Q100 463 85 480T69 524Q69 579 117 622T233 665Q268 665 277 664Q351 652 390 611T430 522Q430 470 396 421T302 350L299 348Q299 347 308 345T337 336T375 315Q457 262 457 175Q457 96 395 37T238 -22Q158 -22 100 21T42 130Q42 158 60 175T105 193Q133 193 151 175T169 130Q169 119 166 110T159 94T148 82T136 74T126 70T118 67L114 66Q165 21 238 21Q293 21 321 74Q338 107 338 175V195Q338 290 274 322Q259 328 213 329L171 330L168 332Q166 335 166 348Q166 366 174 366Q202 366 232 371Q266 376 294 413T322 525V533Q322 590 287 612Q265 626 240 626Q208 626 181 615T143 592T132 580H135Q138 579 143 578T153 573T165 566T175 555T183 540T186 520Q186 498 172 481T127 463Z"/><path data-c="32" d="M109 429Q82 429 66 447T50 491Q50 562 103 614T235 666Q326 666 387 610T449 465Q449 422 429 383T381 315T301 241Q265 210 201 149L142 93L218 92Q375 92 385 97Q392 99 409 186V189H449V186Q448 183 436 95T421 3V0H50V19V31Q50 38 56 46T86 81Q115 113 136 137Q145 147 170 174T204 211T233 244T261 278T284 308T305 340T320 369T333 401T340 431T343 464Q343 527 309 573T212 619Q179 619 154 602T119 569T109 550Q109 549 114 549Q132 549 151 535T170 489Q170 464 154 447T109 429Z" transform="translate(500,0)"/><path data-c="36" d="M42 313Q42 476 123 571T303 666Q372 666 402 630T432 550Q432 525 418 510T379 495Q356 495 341 509T326 548Q326 592 373 601Q351 623 311 626Q240 626 194 566Q147 500 147 364L148 360Q153 366 156 373Q197 433 263 433H267Q313 433 348 414Q372 400 396 374T435 317Q456 268 456 210V192Q456 169 451 149Q440 90 387 34T253 -22Q225 -22 199 -14T143 16T92 75T56 172T42 313ZM257 397Q227 397 205 380T171 335T154 278T148 216Q148 133 160 97T198 39Q222 21 251 21Q302 21 329 59Q342 77 347 104T352 209Q352 289 347 316T329 361Q302 397 257 397Z" transform="translate(1000,0)"/></g></g></g></svg></mjx-container> </p>
<h2 id="模块化分析"><a href="#模块化分析" class="headerlink" title="模块化分析"></a>模块化分析</h2><h3 id="UART-时钟"><a href="#UART-时钟" class="headerlink" title="UART 时钟"></a>UART 时钟</h3><p>这部分就是用计数器进行分频，从全局时钟得到 UART 所需的时钟</p>
<h3 id="接收模块"><a href="#接收模块" class="headerlink" title="接收模块"></a>接收模块</h3><p>接收模块的行为应当满足</p>
<ul>
<li><p>在一直未检测到 0 时，认为没有数据输入</p>
</li>
<li><p>当检测到一个从 1 到 0 的跳变后，视这个 0 为起始位</p>
</li>
<li><p>检测到起始位后，接收后面的 8 位数据；与此同时，每接收一位数据，算出其奇偶校验结果，即</p>
<script type="math/tex; mode=display">
C_n = C_{n-1} \oplus C_{n} \quad,\quad C_0 = P \oplus D_0</script><p>这里 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: 0;" xmlns="http://www.w3.org/2000/svg" width="1.699ex" height="1.545ex" role="img" focusable="false" viewbox="0 -683 751 683"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mi"><path data-c="1D443" d="M287 628Q287 635 230 637Q206 637 199 638T192 648Q192 649 194 659Q200 679 203 681T397 683Q587 682 600 680Q664 669 707 631T751 530Q751 453 685 389Q616 321 507 303Q500 302 402 301H307L277 182Q247 66 247 59Q247 55 248 54T255 50T272 48T305 46H336Q342 37 342 35Q342 19 335 5Q330 0 319 0Q316 0 282 1T182 2Q120 2 87 2T51 1Q33 1 33 11Q33 13 36 25Q40 41 44 43T67 46Q94 46 127 49Q141 52 146 61Q149 65 218 339T287 628ZM645 554Q645 567 643 575T634 597T609 619T560 635Q553 636 480 637Q463 637 445 637T416 636T404 636Q391 635 386 627Q384 621 367 550T332 412T314 344Q314 342 395 342H407H430Q542 342 590 392Q617 419 631 471T645 554Z"/></g></g></g></svg></mjx-container> 代表奇偶校验方式，偶校验时设为 0 ，奇校验则设为 1 ；<mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: -0.375ex;" xmlns="http://www.w3.org/2000/svg" width="2.861ex" height="1.92ex" role="img" focusable="false" viewbox="0 -683 1264.6 848.6"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="msub"><g data-mml-node="mi"><path data-c="1D437" d="M287 628Q287 635 230 637Q207 637 200 638T193 647Q193 655 197 667T204 682Q206 683 403 683Q570 682 590 682T630 676Q702 659 752 597T803 431Q803 275 696 151T444 3L430 1L236 0H125H72Q48 0 41 2T33 11Q33 13 36 25Q40 41 44 43T67 46Q94 46 127 49Q141 52 146 61Q149 65 218 339T287 628ZM703 469Q703 507 692 537T666 584T629 613T590 629T555 636Q553 636 541 636T512 636T479 637H436Q392 637 386 627Q384 623 313 339T242 52Q242 48 253 48T330 47Q335 47 349 47T373 46Q499 46 581 128Q617 164 640 212T683 339T703 469Z"/></g><g data-mml-node="mn" transform="translate(861,-150) scale(0.707)"><path data-c="30" d="M96 585Q152 666 249 666Q297 666 345 640T423 548Q460 465 460 320Q460 165 417 83Q397 41 362 16T301 -15T250 -22Q224 -22 198 -16T137 16T82 83Q39 165 39 320Q39 494 96 585ZM321 597Q291 629 250 629Q208 629 178 597Q153 571 145 525T137 333Q137 175 145 125T181 46Q209 16 250 16Q290 16 318 46Q347 76 354 130T362 333Q362 478 354 524T321 597Z"/></g></g></g></g></svg></mjx-container> 是接收到的第一位数据</p>
</li>
<li><p>接收完数据位之后，检查奇偶校验位和 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: -0.375ex;" xmlns="http://www.w3.org/2000/svg" width="2.605ex" height="1.97ex" role="img" focusable="false" viewbox="0 -705 1151.6 870.6"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="msub"><g data-mml-node="mi"><path data-c="1D436" d="M50 252Q50 367 117 473T286 641T490 704Q580 704 633 653Q642 643 648 636T656 626L657 623Q660 623 684 649Q691 655 699 663T715 679T725 690L740 705H746Q760 705 760 698Q760 694 728 561Q692 422 692 421Q690 416 687 415T669 413H653Q647 419 647 422Q647 423 648 429T650 449T651 481Q651 552 619 605T510 659Q484 659 454 652T382 628T299 572T226 479Q194 422 175 346T156 222Q156 108 232 58Q280 24 350 24Q441 24 512 92T606 240Q610 253 612 255T628 257Q648 257 648 248Q648 243 647 239Q618 132 523 55T319 -22Q206 -22 128 53T50 252Z"/></g><g data-mml-node="mn" transform="translate(748,-150) scale(0.707)"><path data-c="37" d="M55 458Q56 460 72 567L88 674Q88 676 108 676H128V672Q128 662 143 655T195 646T364 644H485V605L417 512Q408 500 387 472T360 435T339 403T319 367T305 330T292 284T284 230T278 162T275 80Q275 66 275 52T274 28V19Q270 2 255 -10T221 -22Q210 -22 200 -19T179 0T168 40Q168 198 265 368Q285 400 349 489L395 552H302Q128 552 119 546Q113 543 108 522T98 479L95 458V455H55V458Z"/></g></g></g></g></svg></mjx-container> 是否一致，一致则通过奇偶校验</p>
</li>
<li>最后检查奇偶校验位之后终止位是否为 1 ，如果确为 1 并且奇偶校验也没问题，就通知控制模块数据接收完成，并将数据送给控制模块</li>
</ul>
<h3 id="控制模块"><a href="#控制模块" class="headerlink" title="控制模块"></a>控制模块</h3><p>控制模块是几个模块中相对而言最为复杂的，它取决于具体要实现的功能。这里希望实现的功能是：以键盘作为输入，显示屏为输出，在数据输入之前显示</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">(even/odd parity)Please input: </span><br></pre></td></tr></table></figure>
<p>然后在冒号后每当输入一个字符，就显示一个字符，直到输入一个换行符（ LF ）为止。当检测到换行符后结束本行，并在下一行重新显示</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">(even/odd parity)Please input: </span><br></pre></td></tr></table></figure>
<p>重复以上过程。并且如果什么都不输入，那么就保持原样</p>
<p>对于这个功能，控制模块大致的工作行为是</p>
<ul>
<li>如果接收模块送来接收完成的通知，就向发送模块给出一个发送命令信号，将接收模块收到的数据发送出去；在此期间控制模块进入待机状态</li>
<li><p>进入待机状态时，检测接收的数据是否是换行符 LF </p>
<ul>
<li>如果不是，那么维持待机状态，且如若又有接收完成的通知，那么就重新执行上一步</li>
<li>如果是，那么跳出待机状态，进入提示状态</li>
</ul>
</li>
<li><p>进入提示状态后，依次向发送模块送出 ‘(‘, ‘e’, ‘v’, …, ‘t’, ‘:’, ‘ ‘，即字符串 “(even/odd parity)Please input: “ ，然后进入等待输入状态</p>
</li>
<li>进入等待输入状态后，如果没有其它变化，就一直保持在该状态</li>
</ul>
<p>因此，用一个有限状态机来表达的话，上述过程需要三个状态：待机、提示、等待输入。实际上在真正实现的过程中发现，在进入提示状态前需要有一个准备状态用来初始化一些参数，以供提示状态输出字符串时使用。所以最后需要四个状态：</p>
<ol>
<li>待机状态：2’b00</li>
<li>提示准备状态：2’b01</li>
<li>提示状态：2’b10</li>
<li>等待状态：2’b11</li>
</ol>
<p>这里面相对而言机能比较复杂的又是提示状态，因为要依次给发送模块送去字符，这部分的实现方式则是</p>
<ul>
<li>向发送模块给出一个发送命令信号，并将要发送的字符交给发送模块，等待该字符发送完毕</li>
<li>重复上述过程，直到最后一个字符发送完毕，进入等待输入状态</li>
</ul>
<h3 id="发送模块"><a href="#发送模块" class="headerlink" title="发送模块"></a>发送模块</h3><p>发送模块的行为应满足</p>
<ul>
<li><p>在没有从控制模块接到发送命令时，认为不用发送数据</p>
</li>
<li><p>当检测到发送命令信号从 0 到 1 的跳变后，发送一个 0 作为起始位</p>
</li>
<li><p>发送完起始位后，发送接下来的 8 位数据；与此同时，每发送一位数据，算出其奇偶校验结果，即</p>
<script type="math/tex; mode=display">
C_n = C_{n-1} \oplus C_{n} \quad,\quad C_0 = P \oplus D_0</script><p>这里 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: 0;" xmlns="http://www.w3.org/2000/svg" width="1.699ex" height="1.545ex" role="img" focusable="false" viewbox="0 -683 751 683"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mi"><path data-c="1D443" d="M287 628Q287 635 230 637Q206 637 199 638T192 648Q192 649 194 659Q200 679 203 681T397 683Q587 682 600 680Q664 669 707 631T751 530Q751 453 685 389Q616 321 507 303Q500 302 402 301H307L277 182Q247 66 247 59Q247 55 248 54T255 50T272 48T305 46H336Q342 37 342 35Q342 19 335 5Q330 0 319 0Q316 0 282 1T182 2Q120 2 87 2T51 1Q33 1 33 11Q33 13 36 25Q40 41 44 43T67 46Q94 46 127 49Q141 52 146 61Q149 65 218 339T287 628ZM645 554Q645 567 643 575T634 597T609 619T560 635Q553 636 480 637Q463 637 445 637T416 636T404 636Q391 635 386 627Q384 621 367 550T332 412T314 344Q314 342 395 342H407H430Q542 342 590 392Q617 419 631 471T645 554Z"/></g></g></g></svg></mjx-container> 代表奇偶校验方式；<mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: -0.375ex;" xmlns="http://www.w3.org/2000/svg" width="2.861ex" height="1.92ex" role="img" focusable="false" viewbox="0 -683 1264.6 848.6"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="msub"><g data-mml-node="mi"><path data-c="1D437" d="M287 628Q287 635 230 637Q207 637 200 638T193 647Q193 655 197 667T204 682Q206 683 403 683Q570 682 590 682T630 676Q702 659 752 597T803 431Q803 275 696 151T444 3L430 1L236 0H125H72Q48 0 41 2T33 11Q33 13 36 25Q40 41 44 43T67 46Q94 46 127 49Q141 52 146 61Q149 65 218 339T287 628ZM703 469Q703 507 692 537T666 584T629 613T590 629T555 636Q553 636 541 636T512 636T479 637H436Q392 637 386 627Q384 623 313 339T242 52Q242 48 253 48T330 47Q335 47 349 47T373 46Q499 46 581 128Q617 164 640 212T683 339T703 469Z"/></g><g data-mml-node="mn" transform="translate(861,-150) scale(0.707)"><path data-c="30" d="M96 585Q152 666 249 666Q297 666 345 640T423 548Q460 465 460 320Q460 165 417 83Q397 41 362 16T301 -15T250 -22Q224 -22 198 -16T137 16T82 83Q39 165 39 320Q39 494 96 585ZM321 597Q291 629 250 629Q208 629 178 597Q153 571 145 525T137 333Q137 175 145 125T181 46Q209 16 250 16Q290 16 318 46Q347 76 354 130T362 333Q362 478 354 524T321 597Z"/></g></g></g></g></svg></mjx-container> 是要发送的第一位数据</p>
</li>
<li><p>发送完数据位之后，将 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: -0.375ex;" xmlns="http://www.w3.org/2000/svg" width="2.605ex" height="1.97ex" role="img" focusable="false" viewbox="0 -705 1151.6 870.6"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="msub"><g data-mml-node="mi"><path data-c="1D436" d="M50 252Q50 367 117 473T286 641T490 704Q580 704 633 653Q642 643 648 636T656 626L657 623Q660 623 684 649Q691 655 699 663T715 679T725 690L740 705H746Q760 705 760 698Q760 694 728 561Q692 422 692 421Q690 416 687 415T669 413H653Q647 419 647 422Q647 423 648 429T650 449T651 481Q651 552 619 605T510 659Q484 659 454 652T382 628T299 572T226 479Q194 422 175 346T156 222Q156 108 232 58Q280 24 350 24Q441 24 512 92T606 240Q610 253 612 255T628 257Q648 257 648 248Q648 243 647 239Q618 132 523 55T319 -22Q206 -22 128 53T50 252Z"/></g><g data-mml-node="mn" transform="translate(748,-150) scale(0.707)"><path data-c="37" d="M55 458Q56 460 72 567L88 674Q88 676 108 676H128V672Q128 662 143 655T195 646T364 644H485V605L417 512Q408 500 387 472T360 435T339 403T319 367T305 330T292 284T284 230T278 162T275 80Q275 66 275 52T274 28V19Q270 2 255 -10T221 -22Q210 -22 200 -19T179 0T168 40Q168 198 265 368Q285 400 349 489L395 552H302Q128 552 119 546Q113 543 108 522T98 479L95 458V455H55V458Z"/></g></g></g></g></svg></mjx-container> 作为奇偶校验位发送出去</p>
</li>
<li>最后发送 1 表示发送结束</li>
</ul>
<h2 id="Verilog-实现"><a href="#Verilog-实现" class="headerlink" title="Verilog 实现"></a>Verilog 实现</h2><h3 id="UART-时钟-1"><a href="#UART-时钟-1" class="headerlink" title="UART 时钟"></a>UART 时钟</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> clk_com(clk_fpga, clk_uart);</span><br><span class="line">	<span class="keyword">input</span> clk_fpga;</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> clk_uart;</span><br><span class="line">	<span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] counter;</span><br><span class="line">	</span><br><span class="line">	<span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_fpga) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(counter==<span class="number">8'd162</span>) <span class="keyword">begin</span></span><br><span class="line">			counter &lt;= <span class="number">8'd0</span>;</span><br><span class="line">			clk_uart &lt;= ~clk_uart;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">else</span> counter &lt;= counter + <span class="number">8'd1</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>counter 每完成从 0 计到 162 ，令输出翻转一次，所以输出的周期是</p>
<script type="math/tex; mode=display">
T_{\mathrm{uart}} = 163 \times 2 \times T_{\mathrm{fpga}} = 326\ T_{\mathrm{fpga}}</script><p>即实现了 326 倍分频</p>
<h3 id="接收模块-1"><a href="#接收模块-1" class="headerlink" title="接收模块"></a>接收模块</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> uart_rec(</span><br><span class="line">	<span class="keyword">input</span> clk_uart,</span><br><span class="line">	<span class="keyword">input</span> bit_in, <span class="comment">//the bit that will be receive</span></span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] din, <span class="comment">//data that will be receive</span></span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> idle,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> recfinish <span class="comment">//data receive finished</span></span><br><span class="line">);</span><br><span class="line">	<span class="keyword">reg</span> bitin_pre, <span class="comment">//previous instart</span></span><br><span class="line">		in_true, <span class="comment">//in mode true or false</span></span><br><span class="line">		allowin, <span class="comment">//finally allow data to be received</span></span><br><span class="line">		presult, <span class="comment">//for parity check</span></span><br><span class="line">		dataerror; <span class="comment">//parity check passed or not</span></span><br><span class="line">	<span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] counter;</span><br><span class="line">	<span class="keyword">parameter</span> parity = <span class="number">1'b0</span>;</span><br><span class="line">	</span><br><span class="line">	<span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_uart) <span class="keyword">begin</span></span><br><span class="line">		bitin_pre &lt;= bit_in;</span><br><span class="line">		in_true &lt;= bitin_pre &amp; (~bit_in);</span><br><span class="line">		<span class="comment">//only when previous value is 1 and now is 0, in mode is true</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	</span><br><span class="line">	<span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_uart) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(in_true &amp;&amp; (~idle)) allowin &lt;= <span class="number">1</span>;</span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">if</span>(counter==<span class="number">8'd168</span>) allowin &lt;= <span class="number">0</span>;</span><br><span class="line">		<span class="keyword">else</span> allowin &lt;= allowin;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	</span><br><span class="line">	<span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_uart) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(allowin) <span class="keyword">begin</span></span><br><span class="line">			<span class="keyword">case</span>(counter)</span><br><span class="line">				<span class="number">8'd0</span>: <span class="keyword">begin</span> idle &lt;= <span class="number">1</span>; recfinish &lt;= <span class="number">0</span>; counter &lt;= counter + <span class="number">8'd1</span>; <span class="keyword">end</span></span><br><span class="line">				<span class="number">8'd24</span>: <span class="keyword">begin</span> idle &lt;= <span class="number">1</span>; recfinish &lt;= <span class="number">0</span>; din[<span class="number">0</span>] &lt;= bit_in; presult &lt;= parity^bit_in; counter &lt;= counter + <span class="number">8'd1</span>; <span class="keyword">end</span></span><br><span class="line">				<span class="comment">//sampling point is the middle one between 16 and 32, to ensure the accuracy and reliablity</span></span><br><span class="line">				<span class="number">8'd40</span>: <span class="keyword">begin</span> idle &lt;= <span class="number">1</span>; recfinish &lt;= <span class="number">0</span>; din[<span class="number">1</span>] &lt;= bit_in; presult &lt;= presult^bit_in; counter &lt;= counter + <span class="number">8'd1</span>; <span class="keyword">end</span></span><br><span class="line">				<span class="number">8'd56</span>: <span class="keyword">begin</span> idle &lt;= <span class="number">1</span>; recfinish &lt;= <span class="number">0</span>; din[<span class="number">2</span>] &lt;= bit_in; presult &lt;= presult^bit_in; counter &lt;= counter + <span class="number">8'd1</span>; <span class="keyword">end</span></span><br><span class="line">				<span class="number">8'd72</span>: <span class="keyword">begin</span> idle &lt;= <span class="number">1</span>; recfinish &lt;= <span class="number">0</span>; din[<span class="number">3</span>] &lt;= bit_in; presult &lt;= presult^bit_in; counter &lt;= counter + <span class="number">8'd1</span>; <span class="keyword">end</span></span><br><span class="line">				<span class="number">8'd88</span>: <span class="keyword">begin</span> idle &lt;= <span class="number">1</span>; recfinish &lt;= <span class="number">0</span>; din[<span class="number">4</span>] &lt;= bit_in; presult &lt;= presult^bit_in; counter &lt;= counter + <span class="number">8'd1</span>; <span class="keyword">end</span></span><br><span class="line">				<span class="number">8'd104</span>: <span class="keyword">begin</span> idle &lt;= <span class="number">1</span>; recfinish &lt;= <span class="number">0</span>; din[<span class="number">5</span>] &lt;= bit_in; presult &lt;= presult^bit_in; counter &lt;= counter + <span class="number">8'd1</span>; <span class="keyword">end</span></span><br><span class="line">				<span class="number">8'd120</span>: <span class="keyword">begin</span> idle &lt;= <span class="number">1</span>; recfinish &lt;= <span class="number">0</span>; din[<span class="number">6</span>] &lt;= bit_in; presult &lt;= presult^bit_in; counter &lt;= counter + <span class="number">8'd1</span>; <span class="keyword">end</span></span><br><span class="line">				<span class="number">8'd136</span>: <span class="keyword">begin</span> idle &lt;= <span class="number">1</span>; recfinish &lt;= <span class="number">0</span>; din[<span class="number">7</span>] &lt;= bit_in; presult &lt;= presult^bit_in; counter &lt;= counter + <span class="number">8'd1</span>; <span class="keyword">end</span></span><br><span class="line">				<span class="comment">//from now(136) on, useful data receive already finished</span></span><br><span class="line">				<span class="number">8'd152</span>: <span class="keyword">begin</span></span><br><span class="line">					idle &lt;= <span class="number">1</span>;</span><br><span class="line">					recfinish &lt;= <span class="number">0</span>;</span><br><span class="line">					<span class="keyword">if</span>(bit_in==presult) dataerror &lt;= <span class="number">0</span>;</span><br><span class="line">					<span class="keyword">else</span> dataerror &lt;= <span class="number">1</span>;</span><br><span class="line">					counter &lt;= counter + <span class="number">8'd1</span>;</span><br><span class="line">				<span class="keyword">end</span></span><br><span class="line">				<span class="number">8'd168</span>: <span class="keyword">begin</span></span><br><span class="line">					idle &lt;= <span class="number">0</span>;</span><br><span class="line">					<span class="keyword">if</span>(bit_in==<span class="number">1</span> &amp;&amp; (!dataerror)) recfinish &lt;= <span class="number">1</span>;</span><br><span class="line">					<span class="keyword">else</span> recfinish &lt;= <span class="number">0</span>;</span><br><span class="line">					counter &lt;= counter + <span class="number">8'd1</span>;</span><br><span class="line">					<span class="keyword">end</span></span><br><span class="line">				<span class="keyword">default</span>: counter &lt;= counter + <span class="number">8'd1</span>;</span><br><span class="line">			<span class="keyword">endcase</span></span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">			idle &lt;= <span class="number">0</span>;</span><br><span class="line">			recfinish &lt;= <span class="number">0</span>;</span><br><span class="line">			counter &lt;= <span class="number">8'd0</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>在代码中</p>
<ul>
<li><p>两个输入分别是 UART 的时钟 clk_uart ；以及从串口 RXD 输入的一位数据 bit_in</p>
</li>
<li><p>三个输出分别是要送给控制模块的完整八位数据 din ；占线信号 idle，该信号用来防止同时接收和发送；接收完成信号 recfinish</p>
</li>
<li><p>reg 型变量中</p>
<ul>
<li>bitin_pre 是上一时刻的 bit_in ，用来检测输入信号从 1 到 0 的下降沿</li>
<li>in_true 表示下降沿被检测到，初步判断准备进行接收</li>
<li>allowin 是 in_true 为真且 idle 空闲时开启，表示最终允许接收</li>
<li>presult 是奇偶校验中的 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: -0.357ex;" xmlns="http://www.w3.org/2000/svg" width="2.765ex" height="1.952ex" role="img" focusable="false" viewbox="0 -705 1222.3 862.8"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="msub"><g data-mml-node="mi"><path data-c="1D436" d="M50 252Q50 367 117 473T286 641T490 704Q580 704 633 653Q642 643 648 636T656 626L657 623Q660 623 684 649Q691 655 699 663T715 679T725 690L740 705H746Q760 705 760 698Q760 694 728 561Q692 422 692 421Q690 416 687 415T669 413H653Q647 419 647 422Q647 423 648 429T650 449T651 481Q651 552 619 605T510 659Q484 659 454 652T382 628T299 572T226 479Q194 422 175 346T156 222Q156 108 232 58Q280 24 350 24Q441 24 512 92T606 240Q610 253 612 255T628 257Q648 257 648 248Q648 243 647 239Q618 132 523 55T319 -22Q206 -22 128 53T50 252Z"/></g><g data-mml-node="mi" transform="translate(748,-150) scale(0.707)"><path data-c="1D45B" d="M21 287Q22 293 24 303T36 341T56 388T89 425T135 442Q171 442 195 424T225 390T231 369Q231 367 232 367L243 378Q304 442 382 442Q436 442 469 415T503 336T465 179T427 52Q427 26 444 26Q450 26 453 27Q482 32 505 65T540 145Q542 153 560 153Q580 153 580 145Q580 144 576 130Q568 101 554 73T508 17T439 -10Q392 -10 371 17T350 73Q350 92 386 193T423 345Q423 404 379 404H374Q288 404 229 303L222 291L189 157Q156 26 151 16Q138 -11 108 -11Q95 -11 87 -5T76 7T74 17Q74 30 112 180T152 343Q153 348 153 366Q153 405 129 405Q91 405 66 305Q60 285 60 284Q58 278 41 278H27Q21 284 21 287Z"/></g></g></g></g></svg></mjx-container> </li>
<li>dataerror 是表示奇偶校验不通过</li>
</ul>
</li>
<li><p>参数 parity 是奇偶校验方式，这里采用偶校验</p>
</li>
<li><p>第一个 always 块是检测 bit_in 的下降沿</p>
</li>
<li><p>第二个 always 块是判断最终是否允许接收</p>
</li>
<li><p>第三个 always 块是接收过程</p>
<ul>
<li><p>如果 allowin 为真，则将 idle 置为 1 表示占线，同时 counter 开始计数，每隔 16 取一次值，因为每位数据用 16 个时钟脉冲采样，第一位数据在 24 取的原因是第一位数据是 16~32 ，24 在中间，而靠近边缘数据可能不稳定</p>
<p>并且在每次取数据的时候也计算出 presult ，即 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: -0.357ex;" xmlns="http://www.w3.org/2000/svg" width="2.765ex" height="1.952ex" role="img" focusable="false" viewbox="0 -705 1222.3 862.8"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="msub"><g data-mml-node="mi"><path data-c="1D436" d="M50 252Q50 367 117 473T286 641T490 704Q580 704 633 653Q642 643 648 636T656 626L657 623Q660 623 684 649Q691 655 699 663T715 679T725 690L740 705H746Q760 705 760 698Q760 694 728 561Q692 422 692 421Q690 416 687 415T669 413H653Q647 419 647 422Q647 423 648 429T650 449T651 481Q651 552 619 605T510 659Q484 659 454 652T382 628T299 572T226 479Q194 422 175 346T156 222Q156 108 232 58Q280 24 350 24Q441 24 512 92T606 240Q610 253 612 255T628 257Q648 257 648 248Q648 243 647 239Q618 132 523 55T319 -22Q206 -22 128 53T50 252Z"/></g><g data-mml-node="mi" transform="translate(748,-150) scale(0.707)"><path data-c="1D45B" d="M21 287Q22 293 24 303T36 341T56 388T89 425T135 442Q171 442 195 424T225 390T231 369Q231 367 232 367L243 378Q304 442 382 442Q436 442 469 415T503 336T465 179T427 52Q427 26 444 26Q450 26 453 27Q482 32 505 65T540 145Q542 153 560 153Q580 153 580 145Q580 144 576 130Q568 101 554 73T508 17T439 -10Q392 -10 371 17T350 73Q350 92 386 193T423 345Q423 404 379 404H374Q288 404 229 303L222 291L189 157Q156 26 151 16Q138 -11 108 -11Q95 -11 87 -5T76 7T74 17Q74 30 112 180T152 343Q153 348 153 366Q153 405 129 405Q91 405 66 305Q60 285 60 284Q58 278 41 278H27Q21 284 21 287Z"/></g></g></g></g></svg></mjx-container> </p>
</li>
<li><p>在 136 处取到最后一个数据位后，在 152 处取奇偶校验位，并与 presult 比较，如果一致则 dataerror 为 0 表示校验通过，反之为 1</p>
</li>
<li><p>最后在 168 处取到终止位后，如果确为 1 而且 dataerror 为 0 ，说明接收成功，输出 recfinish 为 1 ，反之为 0 ；同时将占线信号置零，因为接收已经结束</p>
</li>
<li><p>而如果 allowin 为假，那么将各变量初始化等待输入的来临</p>
</li>
</ul>
</li>
</ul>
<h3 id="控制模块-1"><a href="#控制模块-1" class="headerlink" title="控制模块"></a>控制模块</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> uart_ctrl(</span><br><span class="line">	<span class="keyword">input</span> clk_uart,</span><br><span class="line">	<span class="keyword">input</span> recfinish,</span><br><span class="line">	<span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] din,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> outstart,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] dout</span><br><span class="line">);</span><br><span class="line">	<span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] <span class="keyword">string</span> [<span class="number">28</span>:<span class="number">0</span>]; <span class="comment">//default output string</span></span><br><span class="line">	<span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>] counter;</span><br><span class="line">	<span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] status; <span class="comment">//states that may be used</span></span><br><span class="line">	<span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] k; <span class="comment">//waiting message length (max:255)</span></span><br><span class="line">	</span><br><span class="line">	<span class="comment">//store default waiting message with ascii</span></span><br><span class="line">	<span class="keyword">assign</span> <span class="keyword">string</span>[<span class="number">0</span>] = <span class="number">8'd10</span>, <span class="comment">//LF</span></span><br><span class="line">		<span class="keyword">string</span>[<span class="number">1</span>] = <span class="number">8'd40</span>, <span class="comment">//(</span></span><br><span class="line">		<span class="keyword">string</span>[<span class="number">2</span>] = <span class="number">8'd101</span>, <span class="comment">//e</span></span><br><span class="line">		<span class="keyword">string</span>[<span class="number">3</span>] = <span class="number">8'd118</span>, <span class="comment">//v</span></span><br><span class="line">		<span class="keyword">string</span>[<span class="number">4</span>] = <span class="number">8'd101</span>, <span class="comment">//e</span></span><br><span class="line">		<span class="keyword">string</span>[<span class="number">5</span>] = <span class="number">8'd110</span>, <span class="comment">//n</span></span><br><span class="line">		<span class="keyword">string</span>[<span class="number">6</span>] = <span class="number">8'd32</span>, <span class="comment">//space</span></span><br><span class="line">		<span class="keyword">string</span>[<span class="number">7</span>] = <span class="number">8'd112</span>, <span class="comment">//p</span></span><br><span class="line">		<span class="keyword">string</span>[<span class="number">8</span>] = <span class="number">8'd97</span>, <span class="comment">//a</span></span><br><span class="line">		<span class="keyword">string</span>[<span class="number">9</span>] = <span class="number">8'd114</span>, <span class="comment">//r</span></span><br><span class="line">		<span class="keyword">string</span>[<span class="number">10</span>] = <span class="number">8'd105</span>, <span class="comment">//i</span></span><br><span class="line">		<span class="keyword">string</span>[<span class="number">11</span>] = <span class="number">8'd116</span>, <span class="comment">//t</span></span><br><span class="line">		<span class="keyword">string</span>[<span class="number">12</span>] = <span class="number">8'd121</span>, <span class="comment">//y</span></span><br><span class="line">		<span class="keyword">string</span>[<span class="number">13</span>] = <span class="number">8'd41</span>, <span class="comment">//)</span></span><br><span class="line">		<span class="keyword">string</span>[<span class="number">14</span>] = <span class="number">8'd32</span>, <span class="comment">//space</span></span><br><span class="line">		<span class="keyword">string</span>[<span class="number">15</span>] = <span class="number">8'd80</span>, <span class="comment">//P</span></span><br><span class="line">		<span class="keyword">string</span>[<span class="number">16</span>] = <span class="number">8'd108</span>, <span class="comment">//l</span></span><br><span class="line">		<span class="keyword">string</span>[<span class="number">17</span>] = <span class="number">8'd101</span>, <span class="comment">//e</span></span><br><span class="line">		<span class="keyword">string</span>[<span class="number">18</span>] = <span class="number">8'd97</span>, <span class="comment">//a</span></span><br><span class="line">		<span class="keyword">string</span>[<span class="number">19</span>] = <span class="number">8'd115</span>, <span class="comment">//s</span></span><br><span class="line">		<span class="keyword">string</span>[<span class="number">20</span>] = <span class="number">8'd101</span>, <span class="comment">//e</span></span><br><span class="line">		<span class="keyword">string</span>[<span class="number">21</span>] = <span class="number">8'd32</span>, <span class="comment">//space</span></span><br><span class="line">		<span class="keyword">string</span>[<span class="number">22</span>] = <span class="number">8'd105</span>, <span class="comment">//i</span></span><br><span class="line">		<span class="keyword">string</span>[<span class="number">23</span>] = <span class="number">8'd110</span>, <span class="comment">//n</span></span><br><span class="line">		<span class="keyword">string</span>[<span class="number">24</span>] = <span class="number">8'd112</span>, <span class="comment">//p</span></span><br><span class="line">		<span class="keyword">string</span>[<span class="number">25</span>] = <span class="number">8'd117</span>, <span class="comment">//u</span></span><br><span class="line">		<span class="keyword">string</span>[<span class="number">26</span>] = <span class="number">8'd116</span>, <span class="comment">//t</span></span><br><span class="line">		<span class="keyword">string</span>[<span class="number">27</span>] = <span class="number">8'd58</span>, <span class="comment">//:</span></span><br><span class="line">		<span class="keyword">string</span>[<span class="number">28</span>] = <span class="number">8'd32</span>; <span class="comment">//space</span></span><br><span class="line">		</span><br><span class="line">	<span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_uart) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(recfinish) <span class="keyword">begin</span> <span class="comment">//correct data has been received and transmition is vaild</span></span><br><span class="line">			dout &lt;= din;</span><br><span class="line">			outstart &lt;= <span class="number">1</span>;</span><br><span class="line">			status &lt;= <span class="number">2'b00</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">			<span class="keyword">case</span>(status)</span><br><span class="line">				<span class="number">2'b00</span>: <span class="keyword">begin</span> <span class="comment">//steady status</span></span><br><span class="line">					outstart &lt;= <span class="number">0</span>; <span class="comment">//this set zero is critical, or uart_trans will not detect start signal</span></span><br><span class="line">					<span class="keyword">if</span>(din==<span class="number">8'd10</span>) <span class="keyword">begin</span> <span class="comment">//when din is LF, finish input</span></span><br><span class="line">						status &lt;= <span class="number">2'b01</span>;</span><br><span class="line">					<span class="keyword">end</span></span><br><span class="line">					<span class="keyword">else</span>;</span><br><span class="line">				<span class="keyword">end</span></span><br><span class="line">				<span class="number">2'b01</span>: <span class="keyword">begin</span> <span class="comment">//preparing status</span></span><br><span class="line">					k &lt;= <span class="number">8'd0</span>;</span><br><span class="line">					outstart &lt;= <span class="number">0</span>;</span><br><span class="line">                      counter==<span class="number">16'd0</span>;</span><br><span class="line">					status &lt;= <span class="number">2'b10</span>;</span><br><span class="line">				<span class="keyword">end</span></span><br><span class="line">				<span class="number">2'b10</span>: <span class="keyword">begin</span> <span class="comment">//prompt status, send waiting massage</span></span><br><span class="line">					<span class="keyword">if</span>(k==<span class="number">8'd28</span>) <span class="keyword">begin</span></span><br><span class="line">						<span class="keyword">if</span>(counter==<span class="number">16'd0</span>) <span class="keyword">begin</span></span><br><span class="line">							dout &lt;= <span class="keyword">string</span>[k];</span><br><span class="line">							outstart &lt;= <span class="number">1</span>; <span class="comment">//one string transmition start</span></span><br><span class="line">							counter &lt;= counter + <span class="number">16'd1</span>;</span><br><span class="line">						<span class="keyword">end</span></span><br><span class="line">						<span class="keyword">else</span> <span class="keyword">if</span>(counter==<span class="number">16'd254</span>)<span class="keyword">begin</span></span><br><span class="line">							outstart &lt;= <span class="number">0</span>;</span><br><span class="line">							k &lt;= <span class="number">8'd0</span>;</span><br><span class="line">							counter &lt;= <span class="number">16'd0</span>;</span><br><span class="line">							status &lt;= <span class="number">2'b11</span>; <span class="comment">//transmition finished</span></span><br><span class="line">						<span class="keyword">end</span></span><br><span class="line">						<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">							outstart &lt;= <span class="number">0</span>;</span><br><span class="line">							counter &lt;= counter + <span class="number">16'd1</span>;</span><br><span class="line">						<span class="keyword">end</span></span><br><span class="line">					<span class="keyword">end</span></span><br><span class="line">					<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">						<span class="keyword">if</span>(counter==<span class="number">16'd0</span>) <span class="keyword">begin</span></span><br><span class="line">							dout &lt;= <span class="keyword">string</span>[k];</span><br><span class="line">							outstart &lt;= <span class="number">1</span>; <span class="comment">//one string transmition start</span></span><br><span class="line">							counter &lt;= counter + <span class="number">16'd1</span>;</span><br><span class="line">						<span class="keyword">end</span></span><br><span class="line">						<span class="keyword">else</span> <span class="keyword">if</span>(counter==<span class="number">16'd254</span>)<span class="keyword">begin</span></span><br><span class="line">							outstart &lt;= <span class="number">0</span>;</span><br><span class="line">							k &lt;= k + <span class="number">8'd1</span>;</span><br><span class="line">							counter &lt;= <span class="number">16'd0</span>; <span class="comment">//one string transmition finished</span></span><br><span class="line">						<span class="keyword">end</span></span><br><span class="line">						<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">							outstart &lt;= <span class="number">0</span>;</span><br><span class="line">							counter &lt;= counter + <span class="number">16'd1</span>;</span><br><span class="line">						<span class="keyword">end</span></span><br><span class="line">					<span class="keyword">end</span></span><br><span class="line">				<span class="keyword">end</span></span><br><span class="line">				<span class="number">2'b11</span>: <span class="keyword">begin</span> <span class="comment">//waiting status, status that after waiting massage has been sent out</span></span><br><span class="line">					status &lt;= <span class="number">2'b11</span>; <span class="comment">//if nothing happened, FSM will sleep at this status</span></span><br><span class="line">				<span class="keyword">end</span></span><br><span class="line">			<span class="keyword">endcase</span></span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>在代码中</p>
<ul>
<li><p>三个输入分别是 UART 的时钟 clk_uart ；接收完成信号 recfinish ；接收到的 8 位数据 din</p>
</li>
<li><p>两个输出分别是发送命令信号 outstart ；要发送的 8 位数据 dout</p>
</li>
<li><p>wire 型变量 string 存储了提示状态下要输出的信息，这里是</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">(even parity)Please input: </span><br></pre></td></tr></table></figure>
</li>
<li><p>reg 型变量 k 是表示在提示状态下目前已输出了多少个字符</p>
</li>
<li><p>always 块中</p>
<ul>
<li>如果 recfinish 为真，就将 din 赋给 dout ，并将 outstart 从 0 转为 1 以激活发送模块，同时接下来进入待机状态 2’b00</li>
<li>如果 recfinish 为假，则判断控制模块的所处状态<ol>
<li>待机状态：将 outstart 重新置零，为下一个上升沿做准备；并判断 din 是否为换行符 LF（ ascii : 10 ），是则进入提示准备状态 2’b01，否则保持待机</li>
<li>提示准备状态：将 k 置零，outstart 也置零，counter 同样置零，然后进入提示状态 2’b10</li>
<li>提示状态：当 k 不满 28 时，每当 counter 归零就发送字符 string[k] ，然后等待 254 个时钟周期保证发送完成，对 k 加 1 ，重复该过程；而当 k 为 28 时，在 counter 为零时发送字符 string[28]，同样等待 254 个时钟周期保证发送完成，并进入等待输入状态 2’b11</li>
<li>等待输入状态：当无事发生时 FSM 停在该状态</li>
</ol>
</li>
</ul>
</li>
</ul>
<h3 id="发送模块-1"><a href="#发送模块-1" class="headerlink" title="发送模块"></a>发送模块</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> uart_trans(</span><br><span class="line">	<span class="keyword">input</span> clk_uart,</span><br><span class="line">	<span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] dout, <span class="comment">//data that will be send out</span></span><br><span class="line">	<span class="keyword">input</span> outstart, <span class="comment">//output-start signal(posedge)</span></span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> idle, <span class="comment">//link avaliable or not</span></span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> bit_out <span class="comment">//the bit that will be sent out</span></span><br><span class="line">);</span><br><span class="line">	<span class="keyword">reg</span> outstart_pre, <span class="comment">//previous outstart</span></span><br><span class="line">		out_true, <span class="comment">//out mode true or false</span></span><br><span class="line">		allowout, <span class="comment">//finally allow data to be sent out</span></span><br><span class="line">		presult; <span class="comment">//for parity check</span></span><br><span class="line">	<span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] counter;</span><br><span class="line">	<span class="keyword">parameter</span> parity = <span class="number">1'b0</span>;</span><br><span class="line">	</span><br><span class="line">	<span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_uart) <span class="keyword">begin</span></span><br><span class="line">		outstart_pre &lt;= outstart;</span><br><span class="line">		out_true &lt;= (~outstart_pre) &amp; outstart;</span><br><span class="line">		<span class="comment">//only when previous value is 0 and now is 1, out mode is true</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	</span><br><span class="line">	<span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_uart) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(out_true &amp;&amp; (~idle)) allowout &lt;= <span class="number">1</span>;</span><br><span class="line">		<span class="comment">//only when out mode is true and link is avaliable, transmition can be done</span></span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">if</span>(counter==<span class="number">8'd168</span>) allowout &lt;= <span class="number">0</span>;</span><br><span class="line">		<span class="comment">//when one unit data is sent out, transmition will be shut down</span></span><br><span class="line">		<span class="keyword">else</span> allowout &lt;= allowout;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	</span><br><span class="line">	<span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_uart) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">if</span>(allowout) <span class="keyword">begin</span></span><br><span class="line">			<span class="keyword">case</span>(counter)</span><br><span class="line">				<span class="number">8'd0</span>: <span class="keyword">begin</span> bit_out &lt;= <span class="number">0</span>; idle &lt;= <span class="number">1</span>; counter &lt;= counter + <span class="number">8'd1</span>; <span class="keyword">end</span></span><br><span class="line">				<span class="number">8'd16</span>: <span class="keyword">begin</span> bit_out &lt;= dout[<span class="number">0</span>]; idle &lt;= <span class="number">1</span>; presult &lt;= parity^dout[<span class="number">0</span>]; counter &lt;= counter + <span class="number">8'd1</span>; <span class="keyword">end</span></span><br><span class="line">				<span class="number">8'd32</span>: <span class="keyword">begin</span> bit_out &lt;= dout[<span class="number">1</span>]; idle &lt;= <span class="number">1</span>; presult &lt;= presult^dout[<span class="number">1</span>]; counter &lt;= counter + <span class="number">8'd1</span>; <span class="keyword">end</span></span><br><span class="line">				<span class="number">8'd48</span>: <span class="keyword">begin</span> bit_out &lt;= dout[<span class="number">2</span>]; idle &lt;= <span class="number">1</span>; presult &lt;= presult^dout[<span class="number">2</span>]; counter &lt;= counter + <span class="number">8'd1</span>; <span class="keyword">end</span></span><br><span class="line">				<span class="number">8'd64</span>: <span class="keyword">begin</span> bit_out &lt;= dout[<span class="number">3</span>]; idle &lt;= <span class="number">1</span>; presult &lt;= presult^dout[<span class="number">3</span>]; counter &lt;= counter + <span class="number">8'd1</span>; <span class="keyword">end</span></span><br><span class="line">				<span class="number">8'd80</span>: <span class="keyword">begin</span> bit_out &lt;= dout[<span class="number">4</span>]; idle &lt;= <span class="number">1</span>; presult &lt;= presult^dout[<span class="number">4</span>]; counter &lt;= counter + <span class="number">8'd1</span>; <span class="keyword">end</span></span><br><span class="line">				<span class="number">8'd96</span>: <span class="keyword">begin</span> bit_out &lt;= dout[<span class="number">5</span>]; idle &lt;= <span class="number">1</span>; presult &lt;= presult^dout[<span class="number">5</span>]; counter &lt;= counter + <span class="number">8'd1</span>; <span class="keyword">end</span></span><br><span class="line">				<span class="number">8'd112</span>: <span class="keyword">begin</span> bit_out &lt;= dout[<span class="number">6</span>]; idle &lt;= <span class="number">1</span>; presult &lt;= presult^dout[<span class="number">6</span>]; counter &lt;= counter + <span class="number">8'd1</span>; <span class="keyword">end</span></span><br><span class="line">				<span class="number">8'd128</span>: <span class="keyword">begin</span> bit_out &lt;= dout[<span class="number">7</span>]; idle &lt;= <span class="number">1</span>; presult &lt;= presult^dout[<span class="number">7</span>]; counter &lt;= counter + <span class="number">8'd1</span>; <span class="keyword">end</span></span><br><span class="line">				<span class="number">8'd144</span>: <span class="keyword">begin</span> bit_out &lt;= presult; idle &lt;= <span class="number">1</span>; counter &lt;= counter + <span class="number">8'd1</span>; <span class="keyword">end</span></span><br><span class="line">				<span class="number">8'd160</span>: <span class="keyword">begin</span> bit_out &lt;= <span class="number">1</span>; idle &lt;= <span class="number">1</span>; counter &lt;= counter + <span class="number">8'd1</span>; <span class="keyword">end</span></span><br><span class="line">				<span class="number">8'd160</span>: <span class="keyword">begin</span> bit_out &lt;= <span class="number">1</span>; idle &lt;= <span class="number">0</span>; counter &lt;= <span class="number">8'd0</span>; <span class="keyword">end</span></span><br><span class="line">				<span class="keyword">default</span>: counter &lt;= counter + <span class="number">8'd1</span>;</span><br><span class="line">			<span class="keyword">endcase</span></span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">			bit_out &lt;= <span class="number">1</span>;</span><br><span class="line">			idle &lt;= <span class="number">0</span>;</span><br><span class="line">			counter &lt;= <span class="number">8'd0</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>在代码中</p>
<ul>
<li><p>三个输入分别是 UART 的时钟 clk_uart ；从控制模块那里得来的 8 位完整输出 dout ；以及控制模块给出的发送开始命令 outstart </p>
</li>
<li><p>两个输出分别是从串口 TXD 输出的一位数据 bit_out ；以及占线信号 idle</p>
</li>
<li><p>reg 型变量中</p>
<ul>
<li>outstart_pre 是上一时刻的 outstart ，用来检测发送命令信号从 0 到 1 的上升沿</li>
<li>out_true 表示上升沿被检测到，初步判断准备进行发送</li>
<li>allowout 是 out_true 为真且 idle 空闲时开启，表示最终允许发送</li>
<li>presult 是奇偶校验中的 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: -0.357ex;" xmlns="http://www.w3.org/2000/svg" width="2.765ex" height="1.952ex" role="img" focusable="false" viewbox="0 -705 1222.3 862.8"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="msub"><g data-mml-node="mi"><path data-c="1D436" d="M50 252Q50 367 117 473T286 641T490 704Q580 704 633 653Q642 643 648 636T656 626L657 623Q660 623 684 649Q691 655 699 663T715 679T725 690L740 705H746Q760 705 760 698Q760 694 728 561Q692 422 692 421Q690 416 687 415T669 413H653Q647 419 647 422Q647 423 648 429T650 449T651 481Q651 552 619 605T510 659Q484 659 454 652T382 628T299 572T226 479Q194 422 175 346T156 222Q156 108 232 58Q280 24 350 24Q441 24 512 92T606 240Q610 253 612 255T628 257Q648 257 648 248Q648 243 647 239Q618 132 523 55T319 -22Q206 -22 128 53T50 252Z"/></g><g data-mml-node="mi" transform="translate(748,-150) scale(0.707)"><path data-c="1D45B" d="M21 287Q22 293 24 303T36 341T56 388T89 425T135 442Q171 442 195 424T225 390T231 369Q231 367 232 367L243 378Q304 442 382 442Q436 442 469 415T503 336T465 179T427 52Q427 26 444 26Q450 26 453 27Q482 32 505 65T540 145Q542 153 560 153Q580 153 580 145Q580 144 576 130Q568 101 554 73T508 17T439 -10Q392 -10 371 17T350 73Q350 92 386 193T423 345Q423 404 379 404H374Q288 404 229 303L222 291L189 157Q156 26 151 16Q138 -11 108 -11Q95 -11 87 -5T76 7T74 17Q74 30 112 180T152 343Q153 348 153 366Q153 405 129 405Q91 405 66 305Q60 285 60 284Q58 278 41 278H27Q21 284 21 287Z"/></g></g></g></g></svg></mjx-container> </li>
</ul>
</li>
<li><p>参数 parity 是奇偶校验方式，这里采用偶校验</p>
</li>
<li><p>第一个 always 块是检测 outstart 的下降沿</p>
</li>
<li><p>第二个 always 块是判断最终是否允许接收</p>
</li>
<li><p>第三个 always 块是发送过程</p>
<ul>
<li><p>如果 allowout 为真，则将 idle 置为 1 表示占线，同时 counter 开始计数，每隔 16 发送一位，注意第一位是起始位 0 </p>
<p>并且在每次取数据的时候也计算出 presult ，即 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: -0.357ex;" xmlns="http://www.w3.org/2000/svg" width="2.765ex" height="1.952ex" role="img" focusable="false" viewbox="0 -705 1222.3 862.8"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="msub"><g data-mml-node="mi"><path data-c="1D436" d="M50 252Q50 367 117 473T286 641T490 704Q580 704 633 653Q642 643 648 636T656 626L657 623Q660 623 684 649Q691 655 699 663T715 679T725 690L740 705H746Q760 705 760 698Q760 694 728 561Q692 422 692 421Q690 416 687 415T669 413H653Q647 419 647 422Q647 423 648 429T650 449T651 481Q651 552 619 605T510 659Q484 659 454 652T382 628T299 572T226 479Q194 422 175 346T156 222Q156 108 232 58Q280 24 350 24Q441 24 512 92T606 240Q610 253 612 255T628 257Q648 257 648 248Q648 243 647 239Q618 132 523 55T319 -22Q206 -22 128 53T50 252Z"/></g><g data-mml-node="mi" transform="translate(748,-150) scale(0.707)"><path data-c="1D45B" d="M21 287Q22 293 24 303T36 341T56 388T89 425T135 442Q171 442 195 424T225 390T231 369Q231 367 232 367L243 378Q304 442 382 442Q436 442 469 415T503 336T465 179T427 52Q427 26 444 26Q450 26 453 27Q482 32 505 65T540 145Q542 153 560 153Q580 153 580 145Q580 144 576 130Q568 101 554 73T508 17T439 -10Q392 -10 371 17T350 73Q350 92 386 193T423 345Q423 404 379 404H374Q288 404 229 303L222 291L189 157Q156 26 151 16Q138 -11 108 -11Q95 -11 87 -5T76 7T74 17Q74 30 112 180T152 343Q153 348 153 366Q153 405 129 405Q91 405 66 305Q60 285 60 284Q58 278 41 278H27Q21 284 21 287Z"/></g></g></g></g></svg></mjx-container> </p>
</li>
<li><p>在 128 处发送完最后一个数据位后，在 144 处发送奇偶校验位</p>
</li>
<li><p>最后在 160 处发送终止位，在 168 处结束发送过程，将占线信号置零</p>
</li>
<li><p>而如果 allowout 为假，那么将各变量初始化等待发送命令的来临</p>
</li>
</ul>
</li>
</ul>
<h2 id="实现效果"><a href="#实现效果" class="headerlink" title="实现效果"></a>实现效果</h2><h3 id="编写顶层模块"><a href="#编写顶层模块" class="headerlink" title="编写顶层模块"></a>编写顶层模块</h3><p>用 top_module 将上面的四个模块统合起来</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module(clk, bit_in, bit_out);</span><br><span class="line">	<span class="keyword">input</span> clk, bit_in;</span><br><span class="line">	<span class="keyword">output</span> bit_out;</span><br><span class="line">	<span class="keyword">wire</span> clk_uart, idle, outstart, recfinish;</span><br><span class="line">	<span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] din, dout;</span><br><span class="line">	</span><br><span class="line">	<span class="comment">//create uart clock from fpga's clock</span></span><br><span class="line">	clk_com U0(clk, clk_uart);</span><br><span class="line">	<span class="comment">//receive data and give it to uart_ctrl module</span></span><br><span class="line">	uart_rec U1(clk_uart, bit_in, din, idle, recfinish);</span><br><span class="line">	<span class="comment">//process received data and give message that will be output to uart_trans</span></span><br><span class="line">	uart_ctrl U2(clk_uart, recfinish, din, outstart, dout);</span><br><span class="line">	<span class="comment">//output message</span></span><br><span class="line">	uart_trans U3(clk_uart, dout, outstart, idle, bit_out);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>进行 RTL 综合后得到的模块图如下图</p>
<p><img src="/2024/03/08/fpgauart/RTL.png" alt="2STAGE_OPAMP" width="100%"></p>
<p>连接方式和预想的功能上也基本吻合</p>
<p>然后编写 UCF 文件，确定输入输出对应的管脚。在 AX309 中 全局时钟以及 USB 转串口的两个管脚编号分别是</p>
<div class="table-container">
<table>
<thead>
<tr>
<th>管脚名称</th>
<th>FPGA 对应管脚编号</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLK</td>
<td>T8</td>
</tr>
<tr>
<td>RXD</td>
<td>C11</td>
</tr>
<tr>
<td>TXD</td>
<td>D12</td>
</tr>
</tbody>
</table>
</div>
<p>所以 UCF 文件应该是</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">##fpga clock</span><br><span class="line">NET "clk" LOC = T8 | TNM_NET = "clk_pin" | IOSTANDARD = "LVCMOS33";</span><br><span class="line">TIMESPEC TS_clk_pin = PERIOD "clk_pin" 50000 kHz;</span><br><span class="line"></span><br><span class="line">##I/O</span><br><span class="line">NET "bit_in" LOC = C11 | IOSTANDARD = "LVCMOS33";</span><br><span class="line">NET "bit_out" LOC = D12 | IOSTANDARD = "LVCMOS33";</span><br></pre></td></tr></table></figure>
<p>将其加入 top_module 后，对 top_module 进行综合并产生二进制 bit 文件，然后通过 JTAG 口将其写入 FPGA 或烧写到 Flash M25P16 上</p>
<h3 id="与-PC-机的通信"><a href="#与-PC-机的通信" class="headerlink" title="与 PC 机的通信"></a>与 PC 机的通信</h3><p>在 PC 上安装驱动 CP210x_VCP_Windows ，可以在 <a target="_blank" rel="noopener" href="https://www.silabs.com/developers/usb-to-uart-bridge-vcp-drivers?tab=downloads">https://www.silabs.com/developers/usb-to-uart-bridge-vcp-drivers?tab=downloads</a> 下载</p>
<p>然后用 USB 连接 AX309 和 PC 机，打开串口调试软件，这里用 teraterm ，在相关设置中设置串口参数，teraterm 是在 setup 的 serial port 中设置</p>
<div class="table-container">
<table>
<thead>
<tr>
<th>参数</th>
<th>值</th>
</tr>
</thead>
<tbody>
<tr>
<td>比特率</td>
<td>9600</td>
</tr>
<tr>
<td>数据位</td>
<td>8 bit</td>
</tr>
<tr>
<td>校验位</td>
<td>even</td>
</tr>
<tr>
<td>停止位</td>
<td>1 bit</td>
</tr>
</tbody>
</table>
</div>
<p>同时，因为输出的换行（控制模块 line 14 ）采用了 LF 的方式</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> <span class="keyword">string</span>[<span class="number">0</span>] = <span class="number">8'd10</span>, <span class="comment">//LF</span></span><br></pre></td></tr></table></figure>
<p>输入的换行（控制模块 line 54 ）也是 LF 的方式</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">if</span>(din==<span class="number">8'd10</span>) <span class="keyword">begin</span> <span class="comment">//when din is LF, finish input</span></span><br></pre></td></tr></table></figure>
<p>所以在相关设置中还要设置接收和发送的新行都是 LF ，teraterm 是在 setup 的 terminal 中设置</p>
<p>然后打开 teraterm 就可以用键盘进行输入，输入会到 FPGA 中，然后再返回来在 teraterm 的命令行里输出。正如所设想的，每当输入换行符时，开启新行并等待新的输入</p>
<p><img src="/2024/03/08/fpgauart/UART_TERA.png" alt="2STAGE_OPAMP" width="100%"></p>

    </div>

    
    
    

      <footer class="post-footer">

        


        
    <div class="post-nav">
      <div class="post-nav-item">
    <a href="/2024/03/06/summermoscow/" rel="prev" title="夏日莫斯科的傍晚">
      <i class="fa fa-chevron-left"></i> 夏日莫斯科的傍晚
    </a></div>
      <div class="post-nav-item">
    <a href="/2024/03/10/zijingangautumn/" rel="next" title="2021年秋的紫金港">
      2021年秋的紫金港 <i class="fa fa-chevron-right"></i>
    </a></div>
    </div>
      </footer>
    
  </article>
  
  
  



          </div>
          

<script>
  window.addEventListener('tabs:register', () => {
    let { activeClass } = CONFIG.comments;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
          <div class="post-toc motion-element"><ol class="nav"><li class="nav-item nav-level-2"><a class="nav-link" href="#UART-%E5%8D%8F%E8%AE%AE"><span class="nav-number">1.</span> <span class="nav-text">UART 协议</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%A8%A1%E5%9D%97%E5%8C%96%E5%88%86%E6%9E%90"><span class="nav-number">2.</span> <span class="nav-text">模块化分析</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#UART-%E6%97%B6%E9%92%9F"><span class="nav-number">2.1.</span> <span class="nav-text">UART 时钟</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E6%8E%A5%E6%94%B6%E6%A8%A1%E5%9D%97"><span class="nav-number">2.2.</span> <span class="nav-text">接收模块</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E6%8E%A7%E5%88%B6%E6%A8%A1%E5%9D%97"><span class="nav-number">2.3.</span> <span class="nav-text">控制模块</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%8F%91%E9%80%81%E6%A8%A1%E5%9D%97"><span class="nav-number">2.4.</span> <span class="nav-text">发送模块</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#Verilog-%E5%AE%9E%E7%8E%B0"><span class="nav-number">3.</span> <span class="nav-text">Verilog 实现</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#UART-%E6%97%B6%E9%92%9F-1"><span class="nav-number">3.1.</span> <span class="nav-text">UART 时钟</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E6%8E%A5%E6%94%B6%E6%A8%A1%E5%9D%97-1"><span class="nav-number">3.2.</span> <span class="nav-text">接收模块</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E6%8E%A7%E5%88%B6%E6%A8%A1%E5%9D%97-1"><span class="nav-number">3.3.</span> <span class="nav-text">控制模块</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%8F%91%E9%80%81%E6%A8%A1%E5%9D%97-1"><span class="nav-number">3.4.</span> <span class="nav-text">发送模块</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%AE%9E%E7%8E%B0%E6%95%88%E6%9E%9C"><span class="nav-number">4.</span> <span class="nav-text">实现效果</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E7%BC%96%E5%86%99%E9%A1%B6%E5%B1%82%E6%A8%A1%E5%9D%97"><span class="nav-number">4.1.</span> <span class="nav-text">编写顶层模块</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E4%B8%8E-PC-%E6%9C%BA%E7%9A%84%E9%80%9A%E4%BF%A1"><span class="nav-number">4.2.</span> <span class="nav-text">与 PC 机的通信</span></a></li></ol></li></ol></div>
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="PMUG050"
      src="/images/avatar.png">
  <p class="site-author-name" itemprop="name">PMUG050</p>
  <div class="site-description" itemprop="description">对今天而言, 最宝贵的东西是对明天的希望</div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">18</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
            <a href="/categories/">
          
        <span class="site-state-item-count">4</span>
        <span class="site-state-item-name">分类</span></a>
      </div>
  </nav>
</div>
  <div class="links-of-author motion-element">
      <span class="links-of-author-item">
        <a href="https://github.com/PMUGO50" title="GitHub → https:&#x2F;&#x2F;github.com&#x2F;PMUGO50" rel="noopener" target="_blank"><i class="fab fa-github fa-fw"></i>GitHub</a>
      </span>
      <span class="links-of-author-item">
        <a href="/emailaddress" title="E-Mail → emailaddress"><i class="fa fa-envelope fa-fw"></i>E-Mail</a>
      </span>
  </div>



      </div>

    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

        

<div class="copyright">
  
  &copy; 2024-01 – 
  <span itemprop="copyrightYear">2024</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">PMUG050</span>
</div>
  <div class="powered-by">由 <a href="https://hexo.io/" class="theme-link" rel="noopener" target="_blank">Hexo</a> & <a href="https://theme-next.org/" class="theme-link" rel="noopener" target="_blank">NexT.Gemini</a> 强力驱动
  </div>

        








      </div>
    </footer>
  </div>

  
  <script src="/lib/anime.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>

<script src="/js/utils.js"></script>

<script src="/js/motion.js"></script>


<script src="/js/schemes/pisces.js"></script>


<script src="/js/next-boot.js"></script>




  















  

  
      

<script>
  if (typeof MathJax === 'undefined') {
    window.MathJax = {
      loader: {
          load: ['[tex]/mhchem'],
        source: {
          '[tex]/amsCd': '[tex]/amscd',
          '[tex]/AMScd': '[tex]/amscd'
        }
      },
      tex: {
        inlineMath: {'[+]': [['$', '$']]},
          packages: {'[+]': ['mhchem']},
        tags: 'ams'
      },
      options: {
        renderActions: {
          findScript: [10, doc => {
            document.querySelectorAll('script[type^="math/tex"]').forEach(node => {
              const display = !!node.type.match(/; *mode=display/);
              const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display);
              const text = document.createTextNode('');
              node.parentNode.replaceChild(text, node);
              math.start = {node: text, delim: '', n: 0};
              math.end = {node: text, delim: '', n: 0};
              doc.math.push(math);
            });
          }, '', false],
          insertedScript: [200, () => {
            document.querySelectorAll('mjx-container').forEach(node => {
              let target = node.parentNode;
              if (target.nodeName.toLowerCase() === 'li') {
                target.parentNode.classList.add('has-jax');
              }
            });
          }, '', false]
        }
      }
    };
    (function () {
      var script = document.createElement('script');
      script.src = '//cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js';
      script.defer = true;
      document.head.appendChild(script);
    })();
  } else {
    MathJax.startup.document.state(0);
    MathJax.texReset();
    MathJax.typeset();
  }
</script>

    

  

</body>
</html>
