# Reading D:/EDA/DigitalCircuit/ModelSimquartus/modelsim_ase/tcl/vsim/pref.tcl
# do wallace_top_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying D:/EDA/DigitalCircuit/ModelSimquartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {wallace_top.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:18 on Jun 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." wallace_top.vo 
# -- Compiling module wallace_top
# 
# Top level modules:
# 	wallace_top
# End time: 16:02:18 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/Quartus/wallace/../../System_design/Wallace/src {D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/Quartus/wallace/../../System_design/Wallace/src/tb_wallace.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:18 on Jun 08,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/Quartus/wallace/../../System_design/Wallace/src" D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/Quartus/wallace/../../System_design/Wallace/src/tb_wallace.v 
# -- Compiling module tb_wallace
# 
# Top level modules:
# 	tb_wallace
# End time: 16:02:18 on Jun 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L maxv_ver -L gate_work -L work -voptargs="+acc"  tb_wallace
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L maxv_ver -L gate_work -L work -voptargs=""+acc"" tb_wallace 
# Start time: 16:02:18 on Jun 08,2021
# Loading work.tb_wallace
# Loading work.wallace_top
# Loading maxv_ver.maxv_io
# Loading maxv_ver.maxv_lcell
# Loading maxv_ver.maxv_asynch_lcell
# Loading maxv_ver.maxv_lcell_register
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from wallace_top_v.sdo
# Loading timing data from wallace_top_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /tb_wallace File: D:/EDA/DigitalCircuit/My_Digitalworks/My_Digitalworks/Quartus/wallace/../../System_design/Wallace/src/tb_wallace.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# start a clock pulse
# End time: 16:03:41 on Jun 08,2021, Elapsed time: 0:01:23
# Errors: 0, Warnings: 0
