/********************************************************************************/
/*   The  Software  is  proprietary,  confidential,  and  valuable to Realtek   */
/*   Semiconductor  Corporation  ("Realtek").  All  rights, including but not   */
/*   limited  to  copyrights,  patents,  trademarks, trade secrets, mask work   */
/*   rights, and other similar rights and interests, are reserved to Realtek.   */
/*   Without  prior  written  consent  from  Realtek,  copying, reproduction,   */
/*   modification,  distribution,  or  otherwise  is strictly prohibited. The   */
/*   Software  shall  be  kept  strictly  in  confidence,  and  shall  not be   */
/*   disclosed to or otherwise accessed by any third party.                     */
/*   c<2003> - <2012>                                                           */
/*   The Software is provided "AS IS" without any warranty of any kind,         */
/*   express, implied, statutory or otherwise.                                  */
/********************************************************************************/
//----------------------------------------------------------------------------------------------------
// ID Code      : RL6369_PCB_EXAMPLE_76_PIN_PINSHARE.h.h No.0000
// Update Note  :
//----------------------------------------------------------------------------------------------------


/////////////////////////////
// RL6369 Series Pin Share //
/////////////////////////////

//--------------------------------------------------
//  RL6369 76 Pin Share
//--------------------------------------------------
#define _76PIN_PIN_21                           (1 & 0x0F) // Page 10-0x02[3:0]
// 0 ~ 15 (0: P1d2i <I> , 1: P1d2o <PP>, 2: P1d2o <OD>, 3: PWM0<PP> , 4: PWM0<OD>, 5: IIS_MCK, 6~11: reserved, 12: Test4b_out0, 13: Test4b_out1, 14: Test4b_out2, 15:Test4b_out3)

#define _76PIN_PIN_22                           (1 & 0x0F) // Page 10-0x03[3:0]
// 0 ~ 15 (0: P1d3i <I> , 1: P1d3o <PP>, 2: P1d3o <OD>, 3: PWM1<PP> , 4: PWM1<OD>, 5: IIS_SCK, 6:IRQB, 7~11: reserved, 12: Test4b_out0, 13: Test4b_out1, 14: Test4b_out2, 15:Test4b_out3)

#define _76PIN_PIN_23                           (1 & 0x0F) // Page 10-0x04[3:0]
// 0 ~ 15 (0: P1d4i <I> , 1: P1d4o <PP>, 2: P1d4o <OD>, 3: PWM2<PP> , 4: PWM2<OD>, 5: IIS_WS, 6: Tcon[13], 7~11: reserved, 12: Test4b_out0, 13: Test4b_out1, 14: Test4b_out2, 15:Test4b_out3)

#define _76PIN_PIN_24                           (1 & 0x0F) // Page 10-0x05[3:0]
// 0 ~ 15 (0: P1d5i <I> , 1: P1d5o <PP>, 2: P1d5o <OD>, 3: PWM3<PP> , 4: PWM3<OD>, 5: IIS_SD0, 6: Spdif0, 7: IICSCL0, 8: Rxd, 9~11: reserved, 12: Test4b_out0, 13: Test4b_out1, 14: Test4b_out2, 15:Test4b_out3)

#define _76PIN_PIN_25                           (1 & 0x0F) // Page 10-0x06[3:0]
// 0 ~ 15 (0: P1d6i <I> , 1: P1d6o <PP>, 2: P1d6o <OD>, 3: PWM4<PP> , 4: PWM4<OD>, 5: IIS_SD1, 6: Spdif1, 7: IICSDA0, 8: Txd, 9~11: reserved, 12: Test4b_out0, 13: Test4b_out1, 14: Test4b_out2, 15:Test4b_out3)

#define _76PIN_PIN_27                           (1 & 0x0F) // Page 10-0x08[3:0]
// 0 ~ 15 (0: P3d0i <I> , 1: P3d0o <PP>, 2: P3d0o <OD>, 3: A-adc0, 4~11: reserved, 12: Test4b_out0, 13: Test4b_out1, 14: Test4b_out2, 15:Test4b_out3)

#define _76PIN_PIN_28                           (1 & 0x0F) // Page 10-0x09[3:0]
// 0 ~ 15 (0: P3d1i <I> , 1: P3d1o <PP>, 2: P3d1o <OD>, 3: A-adc1, 4~11: reserved, 12: Test4b_out0, 13: Test4b_out1, 14: Test4b_out2, 15:Test4b_out3)

#define _76PIN_PIN_29                           (1 & 0x0F) // Page 10-0x0A[3:0]
// 0 ~ 15 (0: P3d2i <I> , 1: P3d2o <PP>, 2: P3d2o <OD>, 3: A-adc2, 4~11: reserved, 12: Test4b_out0, 13: Test4b_out1, 14: Test4b_out2, 15:Test4b_out3)

#define _76PIN_PIN_30                           (1 & 0x0F) // Page 10-0x0C[3:0]
// 0 ~ 15 (0: P3d4i <I> , 1: P3d4o <PP>, 2: P3d4o <OD>, 3: PWM1<PP>, 4: PWM1<OD>, 5: PWM5<PP> , 6: PWM5<OD>, 7: Tcon[7], 8: Tcon[13], 9~11: reserved, 12: Test4b_out0, 13: Test4b_out1, 14: Test4b_out2, 15:Test4b_out3)

#define _76PIN_PIN_31                           (1 & 0x0F) // Page 10-0x0D[3:0]
// 0 ~ 15 (0: P3d5i <I> , 1: P3d5o <PP>, 2: P3d5o <OD>, 3: Tcon[8] ,4: Tcon[12], 5~6: reserved, 7: IICSCL1, 8: IICSCL_AUX, 9~11: reserved, 12: Test4b_out0, 13: Test4b_out1, 14: Test4b_out2, 15:Test4b_out3)

#define _76PIN_PIN_32                           (1 & 0x0F) // Page 10-0x0E[3:0]
// 0 ~ 15 (0: P3d6i <I> , 1: P3d6o <PP>, 2: P3d6o <OD>, 3~6: reserved, 7: IICSDA1, 8: IICSDA_AUX, 9~11: reserved, 12: Test4b_out0, 13: Test4b_out1, 14: Test4b_out2, 15:Test4b_out3)

#define _76PIN_PIN_33                           (1 & 0x0F) // Page 10-0x0F[3:0]
// 0 ~ 15 (0: P3d7i <I> , 1: P3d7o <PP>, 2: P3d7o <OD>, 3~6: reserved, 7: DDCSCLVGA, 8: RXD, 9~11: reserved, 12: Test4b_out0, 13: Test4b_out1, 14: Test4b_out2, 15:Test4b_out3)

#define _76PIN_PIN_34                           (1 & 0x0F) // Page 10-0x10[3:0]
// 0 ~ 15 (0: P4d0i <I> , 1: P4d0o <PP>, 2: P4d0o <OD>, 3: Tcon[11] ,4: Tcon[13], 5~6: reserved, 7: DDCSDAVGA, 8: TXD, 9~11: reserved, 12: Test4b_out0, 13: Test4b_out1, 14: Test4b_out2, 15:Test4b_out3)

#define _76PIN_PIN_37                           (1 & 0x0F) // Page 10-0x1B[3:0]
// 0 ~ 15 (0: P5d3i <I> , 1: P5d3o <PP>, 2: P5d3o <OD>, 3: PWM0<PP>, 4: PWM0<OD>, 5: PWM3<PP>, 6: PWM3<PP>, 7: Tcon[7], 8: Int1, 9: T2, 10: IHS_after_scaling_down, 11: reserved, 12: Test4b_out0, 13: Test4b_out1, 14: Test4b_out2, 15:Test4b_out3)

#define _76PIN_PIN_38                           (1 & 0x0F) // Page 10-0x1A[3:0]
// 0 ~ 15 (0: P5d2i <I> , 1: P5d2o <PP>, 2: P5d2o <OD>, 3: PWM2<PP>, 4: PWM2<OD>, 5: Tcon[8], 6: Int0, 7: IENA_after_scaling_down, 8: CLKO, 9~11:reserved, 12: Test4b_out0, 13: Test4b_out1, 14: Test4b_out2, 15:Test4b_out3)

#define _76PIN_PIN_39                           (2 & 0x0F) // Page 10-0x1E[3:0]
// 0 ~ 15 (0: Hi-Z <I> , 1:P5d6i <I>, 2: P5d6o <PP>, 3: P5d6o <OD>, 4: TXO3+_8b_10b, 5: TTL_BLU5, 6~11: reserved, 12: Test4b_out0, 13: Test4b_out1, 14: Test4b_out2, 15:Test4b_out3)

#define _76PIN_PIN_40                           (2 & 0x0F) // Page 10-0x1F[3:0]
// 0 ~ 15 (0: Hi-Z <I> , 1:P5d7i <I>, 2: P5d7o <PP>, 3: P5d7o <OD>, 4: TXO3-_8b_10b, 5: TTL_BLU4, 6~11: reserved, 12: Test4b_out0, 13: Test4b_out1, 14: Test4b_out2, 15:Test4b_out3)

#define _76PIN_PIN_41                           (2 & 0x0F) // Page 10-0x20[3:0]
// 0 ~ 15 (0: Hi-Z <I> , 1:P6d0i <I>, 2: P6d0o <PP>, 3: P6d0o <OD>, 4: TXO2+_8b_10b, 5: TTL_BLU3, 6~11: reserved, 12: Test4b_out0, 13: Test4b_out1, 14: Test4b_out2, 15:Test4b_out3)

#define _76PIN_PIN_42                           (2 & 0x0F) // Page 10-0x21[3:0]
// 0 ~ 15 (0: Hi-Z <I> , 1:P6d1i <I>, 2: P6d1o <PP>, 3: P6d1o <OD>, 4: TXO2-_8b_10b, 5: TTL_BLU2, 6~11: reserved, 12: Test4b_out0, 13: Test4b_out1, 14: Test4b_out2, 15:Test4b_out3)

#define _76PIN_PIN_43                           (2 & 0x0F) // Page 10-0x22[3:0]
// 0 ~ 15 (0: Hi-Z <I> , 1:P6d2i <I>, 2: P6d2o <PP>, 3: P6d2o <OD>, 4: TXO1+_8b_10b, 5: TTL_BLU1, 6~11: reserved, 12: Test4b_out0, 13: Test4b_out1, 14: Test4b_out2, 15:Test4b_out3)

#define _76PIN_PIN_44                           (2 & 0x0F) // Page 10-0x23[3:0]
// 0 ~ 15 (0: Hi-Z <I> , 1:P6d3i <I>, 2: P6d3o <PP>, 3: P6d3o <OD>, 4: TXO1-_8b_10b, 5: TTL_BLU0, 6~11: reserved, 12: Test4b_out0, 13: Test4b_out1, 14: Test4b_out2, 15:Test4b_out3)

#define _76PIN_PIN_45                           (2 & 0x0F) // Page 10-0x24[3:0]
// 0 ~ 15 (0: Hi-Z <I> , 1:P6d4i <I>, 2: P6d4o <PP>, 3: P6d4o <OD>, 4:TXO0+_8b_10b, 5:TTL_GRN7, 6~11:reserved, 12: Test4b_out0, 13: Test4b_out1, 14: Test4b_out2, 15:Test4b_out3)

#define _76PIN_PIN_46                           (2 & 0x0F) // Page 10-0x25[3:0]
// 0 ~ 15 (0: Hi-Z <I> , 1:P6d5i <I>, 2: P6d5o <PP>, 3: P6d5o <OD>, 4: TXO0-_8b_10b, 5: TTL_GRN6, 6~11: reserved, 12: Test4b_out0, 13: Test4b_out1, 14: Test4b_out2, 15:Test4b_out3)

#define _76PIN_PIN_58                           (1 & 0x0F) // Page 10-0x28[3:0]
// 0 ~ 15 (0: P7d0i <I> , 1: P7d0o <PP>, 2: P7d0o <OD>, 3: Int0, 4: TTL_RED1, 5~11: reserved, 12: Test4b_out0, 13: Test4b_out1, 14: Test4b_out2, 15:Test4b_out3)

#define _76PIN_PIN_59                           (1 & 0x0F) // Page 10-0x29[3:0]
// 0 ~ 15 (0: P7d1i <I> , 1: P7d1o <PP>, 2: P7d1o <OD>, 3: Int1, 4: Tcon[11], 5: IVS_after_scaling_down, 6: TTL_RED0, 7~11: reserved, 12: Test4b_out0, 13: Test4b_out1, 14: Test4b_out2, 15:Test4b_out3)

#define _76PIN_PIN_60                           (1 & 0x0F) // Page 10-0x2A[3:0]
// 0 ~ 15 (0: P7d2i <I> , 1: P7d2o <PP>, 2: P7d2o <OD>, 3: T0, 4: DENA , 5: Tcon[9], 6~11: reserved, 12: Test4b_out0, 13: Test4b_out1, 14: Test4b_out2, 15:Test4b_out3)

#define _76PIN_PIN_61                           (1 & 0x0F) // Page 10-0x2B[3:0]
// 0 ~ 15 (0: P7d3i <I> , 1: P7d3o <PP>, 2: P7d3o <OD>, 3: PWM2<PP>, 4: PWM2<OD>, 5: PWM3<PP>, 6: PWM3<OD>, 7: T1, 8: DHS, 9: Tcon[13] 10~11: reserved, 12: Test4b_out0, 13: Test4b_out1, 14: Test4b_out2, 15:Test4b_out3)

#define _76PIN_PIN_62                           (1 & 0x0F) // Page 10-0x2C[3:0]
// 0 ~ 15 (0: P7d4i <I> , 1: P7d4o <PP>, 2: P7d4o <OD>, 3: Aux_d2, 4: DCLK , 5: Tcon[8] , 6: Pwm_in , 7:T2EX , 8~11:reserved, 12: Test4b_out0, 13: Test4b_out1, 14: Test4b_out2, 15:Test4b_out3)

#define _76PIN_PIN_63                           (1 & 0x0F) // Page 10-0x2D[3:0]
// 0 ~ 15 (0: P7d5i <I> , 1: P7d5o <PP>, 2: P7d5o <OD>, 3: PWM4<PP>, 4: PWM4<OD>, 5: Aux_d1, 6: DVS, 7: Tcon[7], 8: Pwm_out, 9~11: reserved, 12: Test4b_out0, 13: Test4b_out1, 14: Test4b_out2, 15:Test4b_out3)

#define _76PIN_PIN_70                           (1 & 0x0F) // Page 10-0x30[3:0]
// 0 ~ 15 (0: P8d0i <I> , 1: P8d0o <PP>, 2: P8d0o <OD>, 3:Auxp, 4~6:reserved, 7:  DDCSCL1, 8~11: reserved, 12: Test4b_out0, 13: Test4b_out1, 14: Test4b_out2, 15:Test4b_out3)

#define _76PIN_PIN_71                           (1 & 0x0F) // Page 10-0x31[3:0]
// 0 ~ 15 (0: P8d1i <I> , 1: P8d1o <PP>, 2: P8d1o <OD>, 3:Auxn, 4~6:reserved, 7: DDCSDA1, 8~11: reserved, 12: Test4b_out0, 13: Test4b_out1, 14: Test4b_out2, 15:Test4b_out3)
