Loading plugins phase: Elapsed time ==> 0s.237ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Simon\Desktop\Projekt3-2020\Kode\main_psoc\Main_Project\Main.cydsn\Main.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Simon\Desktop\Projekt3-2020\Kode\main_psoc\Main_Project\Main.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.833ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.078ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Main.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Simon\Desktop\Projekt3-2020\Kode\main_psoc\Main_Project\Main.cydsn\Main.cyprj -dcpsoc3 Main.v -verilog
======================================================================

======================================================================
Compiling:  Main.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Simon\Desktop\Projekt3-2020\Kode\main_psoc\Main_Project\Main.cydsn\Main.cyprj -dcpsoc3 Main.v -verilog
======================================================================

======================================================================
Compiling:  Main.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Simon\Desktop\Projekt3-2020\Kode\main_psoc\Main_Project\Main.cydsn\Main.cyprj -dcpsoc3 -verilog Main.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Dec 04 15:29:21 2020


======================================================================
Compiling:  Main.v
Program  :   vpp
Options  :    -yv2 -q10 Main.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Dec 04 15:29:21 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Main.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Main.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Simon\Desktop\Projekt3-2020\Kode\main_psoc\Main_Project\Main.cydsn\Main.cyprj -dcpsoc3 -verilog Main.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Dec 04 15:29:21 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Simon\Desktop\Projekt3-2020\Kode\main_psoc\Main_Project\Main.cydsn\codegentemp\Main.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Simon\Desktop\Projekt3-2020\Kode\main_psoc\Main_Project\Main.cydsn\codegentemp\Main.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Main.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Simon\Desktop\Projekt3-2020\Kode\main_psoc\Main_Project\Main.cydsn\Main.cyprj -dcpsoc3 -verilog Main.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Dec 04 15:29:23 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Simon\Desktop\Projekt3-2020\Kode\main_psoc\Main_Project\Main.cydsn\codegentemp\Main.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Simon\Desktop\Projekt3-2020\Kode\main_psoc\Main_Project\Main.cydsn\codegentemp\Main.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\I2C:udb_clk\
	Net_5
	\I2C:Net_973\
	Net_6
	\I2C:Net_974\
	\I2C:timeout_clk\
	Net_11
	\I2C:Net_975\
	Net_9
	Net_10
	\PWM1:PWMUDB:km_run\
	\PWM1:PWMUDB:ctrl_cmpmode2_2\
	\PWM1:PWMUDB:ctrl_cmpmode2_1\
	\PWM1:PWMUDB:ctrl_cmpmode2_0\
	\PWM1:PWMUDB:ctrl_cmpmode1_2\
	\PWM1:PWMUDB:ctrl_cmpmode1_1\
	\PWM1:PWMUDB:ctrl_cmpmode1_0\
	\PWM1:PWMUDB:capt_rising\
	\PWM1:PWMUDB:capt_falling\
	\PWM1:PWMUDB:trig_rise\
	\PWM1:PWMUDB:trig_fall\
	\PWM1:PWMUDB:sc_kill\
	\PWM1:PWMUDB:min_kill\
	\PWM1:PWMUDB:km_tc\
	\PWM1:PWMUDB:db_tc\
	\PWM1:PWMUDB:dith_sel\
	\PWM1:PWMUDB:compare2\
	\PWM1:Net_101\
	Net_688
	Net_689
	\PWM1:PWMUDB:MODULE_1:b_31\
	\PWM1:PWMUDB:MODULE_1:b_30\
	\PWM1:PWMUDB:MODULE_1:b_29\
	\PWM1:PWMUDB:MODULE_1:b_28\
	\PWM1:PWMUDB:MODULE_1:b_27\
	\PWM1:PWMUDB:MODULE_1:b_26\
	\PWM1:PWMUDB:MODULE_1:b_25\
	\PWM1:PWMUDB:MODULE_1:b_24\
	\PWM1:PWMUDB:MODULE_1:b_23\
	\PWM1:PWMUDB:MODULE_1:b_22\
	\PWM1:PWMUDB:MODULE_1:b_21\
	\PWM1:PWMUDB:MODULE_1:b_20\
	\PWM1:PWMUDB:MODULE_1:b_19\
	\PWM1:PWMUDB:MODULE_1:b_18\
	\PWM1:PWMUDB:MODULE_1:b_17\
	\PWM1:PWMUDB:MODULE_1:b_16\
	\PWM1:PWMUDB:MODULE_1:b_15\
	\PWM1:PWMUDB:MODULE_1:b_14\
	\PWM1:PWMUDB:MODULE_1:b_13\
	\PWM1:PWMUDB:MODULE_1:b_12\
	\PWM1:PWMUDB:MODULE_1:b_11\
	\PWM1:PWMUDB:MODULE_1:b_10\
	\PWM1:PWMUDB:MODULE_1:b_9\
	\PWM1:PWMUDB:MODULE_1:b_8\
	\PWM1:PWMUDB:MODULE_1:b_7\
	\PWM1:PWMUDB:MODULE_1:b_6\
	\PWM1:PWMUDB:MODULE_1:b_5\
	\PWM1:PWMUDB:MODULE_1:b_4\
	\PWM1:PWMUDB:MODULE_1:b_3\
	\PWM1:PWMUDB:MODULE_1:b_2\
	\PWM1:PWMUDB:MODULE_1:b_1\
	\PWM1:PWMUDB:MODULE_1:b_0\
	\PWM1:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM1:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM1:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM1:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM1:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM1:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM1:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM1:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_690
	Net_687
	\PWM1:Net_113\
	\PWM1:Net_107\
	\PWM1:Net_114\
	Net_53
	Net_54
	Net_55
	Net_56
	Net_57
	Net_58
	Net_59
	Net_64
	\Counter:Net_82\
	\Counter:Net_95\
	\Counter:Net_91\
	\Counter:Net_102\
	\Counter:CounterUDB:ctrl_cmod_2\
	\Counter:CounterUDB:ctrl_cmod_1\
	\Counter:CounterUDB:ctrl_cmod_0\
	Net_62
	\Timer:Net_260\
	Net_75
	\Timer:Net_53\
	\Timer:TimerUDB:ctrl_ten\
	\Timer:TimerUDB:ctrl_cmode_0\
	\Timer:TimerUDB:ctrl_tmode_1\
	\Timer:TimerUDB:ctrl_tmode_0\
	\Timer:TimerUDB:ctrl_ic_1\
	\Timer:TimerUDB:ctrl_ic_0\
	Net_74
	\Timer:TimerUDB:zeros_3\
	\Timer:TimerUDB:zeros_2\
	\Timer:Net_102\
	\Timer:Net_266\
	\PWM2:PWMUDB:km_run\
	\PWM2:PWMUDB:ctrl_cmpmode2_2\
	\PWM2:PWMUDB:ctrl_cmpmode2_1\
	\PWM2:PWMUDB:ctrl_cmpmode2_0\
	\PWM2:PWMUDB:ctrl_cmpmode1_2\
	\PWM2:PWMUDB:ctrl_cmpmode1_1\
	\PWM2:PWMUDB:ctrl_cmpmode1_0\
	\PWM2:PWMUDB:capt_rising\
	\PWM2:PWMUDB:capt_falling\
	\PWM2:PWMUDB:trig_rise\
	\PWM2:PWMUDB:trig_fall\
	\PWM2:PWMUDB:sc_kill\
	\PWM2:PWMUDB:min_kill\
	\PWM2:PWMUDB:km_tc\
	\PWM2:PWMUDB:db_tc\
	\PWM2:PWMUDB:dith_sel\
	\PWM2:PWMUDB:compare2\
	\PWM2:Net_101\
	Net_700
	Net_701
	\PWM2:PWMUDB:MODULE_2:b_31\
	\PWM2:PWMUDB:MODULE_2:b_30\
	\PWM2:PWMUDB:MODULE_2:b_29\
	\PWM2:PWMUDB:MODULE_2:b_28\
	\PWM2:PWMUDB:MODULE_2:b_27\
	\PWM2:PWMUDB:MODULE_2:b_26\
	\PWM2:PWMUDB:MODULE_2:b_25\
	\PWM2:PWMUDB:MODULE_2:b_24\
	\PWM2:PWMUDB:MODULE_2:b_23\
	\PWM2:PWMUDB:MODULE_2:b_22\
	\PWM2:PWMUDB:MODULE_2:b_21\
	\PWM2:PWMUDB:MODULE_2:b_20\
	\PWM2:PWMUDB:MODULE_2:b_19\
	\PWM2:PWMUDB:MODULE_2:b_18\
	\PWM2:PWMUDB:MODULE_2:b_17\
	\PWM2:PWMUDB:MODULE_2:b_16\
	\PWM2:PWMUDB:MODULE_2:b_15\
	\PWM2:PWMUDB:MODULE_2:b_14\
	\PWM2:PWMUDB:MODULE_2:b_13\
	\PWM2:PWMUDB:MODULE_2:b_12\
	\PWM2:PWMUDB:MODULE_2:b_11\
	\PWM2:PWMUDB:MODULE_2:b_10\
	\PWM2:PWMUDB:MODULE_2:b_9\
	\PWM2:PWMUDB:MODULE_2:b_8\
	\PWM2:PWMUDB:MODULE_2:b_7\
	\PWM2:PWMUDB:MODULE_2:b_6\
	\PWM2:PWMUDB:MODULE_2:b_5\
	\PWM2:PWMUDB:MODULE_2:b_4\
	\PWM2:PWMUDB:MODULE_2:b_3\
	\PWM2:PWMUDB:MODULE_2:b_2\
	\PWM2:PWMUDB:MODULE_2:b_1\
	\PWM2:PWMUDB:MODULE_2:b_0\
	\PWM2:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM2:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM2:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM2:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM2:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM2:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM2:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM2:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_702
	Net_699
	\PWM2:Net_113\
	\PWM2:Net_107\
	\PWM2:Net_114\
	\PWM_Trigger:PWMUDB:km_run\
	\PWM_Trigger:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Trigger:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Trigger:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Trigger:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Trigger:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Trigger:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Trigger:PWMUDB:capt_rising\
	\PWM_Trigger:PWMUDB:capt_falling\
	\PWM_Trigger:PWMUDB:trig_rise\
	\PWM_Trigger:PWMUDB:trig_fall\
	\PWM_Trigger:PWMUDB:sc_kill\
	\PWM_Trigger:PWMUDB:min_kill\
	\PWM_Trigger:PWMUDB:km_tc\
	\PWM_Trigger:PWMUDB:db_tc\
	\PWM_Trigger:PWMUDB:dith_sel\
	\PWM_Trigger:PWMUDB:compare2\
	\PWM_Trigger:Net_101\
	Net_1739
	Net_1740
	\PWM_Trigger:PWMUDB:MODULE_3:b_31\
	\PWM_Trigger:PWMUDB:MODULE_3:b_30\
	\PWM_Trigger:PWMUDB:MODULE_3:b_29\
	\PWM_Trigger:PWMUDB:MODULE_3:b_28\
	\PWM_Trigger:PWMUDB:MODULE_3:b_27\
	\PWM_Trigger:PWMUDB:MODULE_3:b_26\
	\PWM_Trigger:PWMUDB:MODULE_3:b_25\
	\PWM_Trigger:PWMUDB:MODULE_3:b_24\
	\PWM_Trigger:PWMUDB:MODULE_3:b_23\
	\PWM_Trigger:PWMUDB:MODULE_3:b_22\
	\PWM_Trigger:PWMUDB:MODULE_3:b_21\
	\PWM_Trigger:PWMUDB:MODULE_3:b_20\
	\PWM_Trigger:PWMUDB:MODULE_3:b_19\
	\PWM_Trigger:PWMUDB:MODULE_3:b_18\
	\PWM_Trigger:PWMUDB:MODULE_3:b_17\
	\PWM_Trigger:PWMUDB:MODULE_3:b_16\
	\PWM_Trigger:PWMUDB:MODULE_3:b_15\
	\PWM_Trigger:PWMUDB:MODULE_3:b_14\
	\PWM_Trigger:PWMUDB:MODULE_3:b_13\
	\PWM_Trigger:PWMUDB:MODULE_3:b_12\
	\PWM_Trigger:PWMUDB:MODULE_3:b_11\
	\PWM_Trigger:PWMUDB:MODULE_3:b_10\
	\PWM_Trigger:PWMUDB:MODULE_3:b_9\
	\PWM_Trigger:PWMUDB:MODULE_3:b_8\
	\PWM_Trigger:PWMUDB:MODULE_3:b_7\
	\PWM_Trigger:PWMUDB:MODULE_3:b_6\
	\PWM_Trigger:PWMUDB:MODULE_3:b_5\
	\PWM_Trigger:PWMUDB:MODULE_3:b_4\
	\PWM_Trigger:PWMUDB:MODULE_3:b_3\
	\PWM_Trigger:PWMUDB:MODULE_3:b_2\
	\PWM_Trigger:PWMUDB:MODULE_3:b_1\
	\PWM_Trigger:PWMUDB:MODULE_3:b_0\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_31\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_30\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_29\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_28\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_27\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_26\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_25\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_24\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:b_31\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:b_30\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:b_29\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:b_28\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:b_27\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:b_26\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:b_25\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:b_24\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:b_23\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:b_22\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:b_21\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:b_20\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:b_19\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:b_18\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:b_17\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:b_16\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:b_15\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:b_14\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:b_13\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:b_12\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:b_11\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:b_10\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:b_9\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:b_8\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:b_7\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:b_6\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:b_5\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:b_4\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:b_3\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:b_2\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:b_1\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:b_0\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:s_31\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:s_30\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:s_29\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:s_28\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:s_27\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:s_26\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:s_25\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:s_24\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:s_23\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:s_22\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:s_21\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:s_20\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:s_19\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:s_18\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:s_17\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:s_16\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:s_15\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:s_14\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:s_13\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:s_12\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:s_11\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:s_10\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:s_9\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:s_8\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:s_7\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:s_6\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:s_5\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:s_4\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:s_3\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:s_2\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1741
	Net_1738
	\PWM_Trigger:Net_113\
	\PWM_Trigger:Net_107\
	\PWM_Trigger:Net_114\
	\Timer_1:Net_260\
	Net_1206
	\Timer_1:Net_53\
	Net_1205
	\Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:albi_1\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:agbi_1\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:lt_0\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:gt_0\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:lt_1\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:gt_1\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:lti_0\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:gti_0\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:albi_0\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:agbi_0\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:xneq\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:xlt\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:xlte\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:xgt\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:xgte\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_4:lt\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_4:gt\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_4:gte\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_4:lte\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_4:neq\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_5:g2:a0:b_1\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_5:g2:a0:b_0\
	\Timer_1:TimerUDB:zeros_3\
	\Timer_1:TimerUDB:zeros_2\
	\Timer_1:Net_102\
	\Timer_1:Net_266\

    Synthesized names
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_2\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_3_31\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_3_30\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_3_29\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_3_28\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_3_27\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_3_26\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_3_25\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_3_24\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_3_23\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_3_22\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_3_21\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_3_20\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_3_19\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_3_18\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_3_17\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_3_16\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_3_15\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_3_14\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_3_13\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_3_12\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_3_11\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_3_10\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_3_9\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_3_8\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_3_7\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_3_6\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_3_5\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_3_4\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_3_3\
	\PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_3_2\

Deleted 472 User equations/components.
Deleted 90 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__SDA_1_net_0
Aliasing tmpOE__SCL_1_net_0 to tmpOE__SDA_1_net_0
Aliasing \I2C:Net_969\ to tmpOE__SDA_1_net_0
Aliasing \I2C:Net_968\ to tmpOE__SDA_1_net_0
Aliasing tmpOE__in1_net_0 to tmpOE__SDA_1_net_0
Aliasing tmpOE__PwmPIN1_net_0 to tmpOE__SDA_1_net_0
Aliasing \PWM1:PWMUDB:hwCapture\ to zero
Aliasing \PWM1:PWMUDB:trig_out\ to tmpOE__SDA_1_net_0
Aliasing \PWM1:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM1:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM1:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM1:PWMUDB:final_kill\ to tmpOE__SDA_1_net_0
Aliasing \PWM1:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM1:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM1:PWMUDB:reset\ to zero
Aliasing \PWM1:PWMUDB:status_6\ to zero
Aliasing \PWM1:PWMUDB:status_4\ to zero
Aliasing \PWM1:PWMUDB:cmp2\ to zero
Aliasing \PWM1:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM1:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM1:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM1:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM1:PWMUDB:pwm1_i\ to zero
Aliasing \PWM1:PWMUDB:pwm2_i\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SDA_1_net_0
Aliasing \ADC_SAR_1:vp_ctl_0\ to zero
Aliasing \ADC_SAR_1:vp_ctl_2\ to zero
Aliasing \ADC_SAR_1:vn_ctl_1\ to zero
Aliasing \ADC_SAR_1:vn_ctl_3\ to zero
Aliasing \ADC_SAR_1:vp_ctl_1\ to zero
Aliasing \ADC_SAR_1:vp_ctl_3\ to zero
Aliasing \ADC_SAR_1:vn_ctl_0\ to zero
Aliasing \ADC_SAR_1:vn_ctl_2\ to zero
Aliasing \ADC_SAR_1:soc\ to zero
Aliasing \ADC_SAR_1:tmpOE__ExtVref_net_0\ to tmpOE__SDA_1_net_0
Aliasing \ADC_SAR_1:Net_383\ to zero
Aliasing tmpOE__Pin_ADC_in_net_0 to tmpOE__SDA_1_net_0
Aliasing \Control_Reg:clk\ to zero
Aliasing \Control_Reg:rst\ to zero
Aliasing \Counter:Net_89\ to tmpOE__SDA_1_net_0
Aliasing \Counter:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Counter:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Counter:CounterUDB:capt_rising\ to zero
Aliasing \Counter:CounterUDB:tc_i\ to \Counter:CounterUDB:reload_tc\
Aliasing \Timer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer:TimerUDB:trigger_enable\ to tmpOE__SDA_1_net_0
Aliasing \Timer:TimerUDB:status_6\ to zero
Aliasing \Timer:TimerUDB:status_5\ to zero
Aliasing \Timer:TimerUDB:status_4\ to zero
Aliasing \Timer:TimerUDB:status_0\ to \Timer:TimerUDB:tc_i\
Aliasing tmpOE__SensorOut_net_0 to tmpOE__SDA_1_net_0
Aliasing tmpOE__in2_net_0 to tmpOE__SDA_1_net_0
Aliasing \PWM2:PWMUDB:hwCapture\ to zero
Aliasing \PWM2:PWMUDB:trig_out\ to tmpOE__SDA_1_net_0
Aliasing \PWM2:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM2:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM2:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM2:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM2:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM2:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM2:PWMUDB:final_kill\ to tmpOE__SDA_1_net_0
Aliasing \PWM2:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM2:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM2:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM2:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM2:PWMUDB:reset\ to zero
Aliasing \PWM2:PWMUDB:status_6\ to zero
Aliasing \PWM2:PWMUDB:status_4\ to zero
Aliasing \PWM2:PWMUDB:cmp2\ to zero
Aliasing \PWM2:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM2:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM2:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM2:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM2:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM2:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM2:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM2:PWMUDB:pwm1_i\ to zero
Aliasing \PWM2:PWMUDB:pwm2_i\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SDA_1_net_0
Aliasing tmpOE__PwmPIN2_net_0 to tmpOE__SDA_1_net_0
Aliasing tmpOE__in3_net_0 to tmpOE__SDA_1_net_0
Aliasing tmpOE__in4_net_0 to tmpOE__SDA_1_net_0
Aliasing tmpOE__S0_net_0 to tmpOE__SDA_1_net_0
Aliasing tmpOE__S1_net_0 to tmpOE__SDA_1_net_0
Aliasing tmpOE__S2_net_0 to tmpOE__SDA_1_net_0
Aliasing tmpOE__S3_net_0 to tmpOE__SDA_1_net_0
Aliasing tmpOE__OE_net_0 to tmpOE__SDA_1_net_0
Aliasing tmpOE__Done_net_0 to tmpOE__SDA_1_net_0
Aliasing \PWM_Trigger:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Trigger:PWMUDB:trig_out\ to tmpOE__SDA_1_net_0
Aliasing \PWM_Trigger:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_Trigger:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Trigger:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_Trigger:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Trigger:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_Trigger:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Trigger:PWMUDB:final_kill\ to tmpOE__SDA_1_net_0
Aliasing \PWM_Trigger:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_Trigger:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Trigger:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_Trigger:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Trigger:PWMUDB:reset\ to zero
Aliasing \PWM_Trigger:PWMUDB:status_6\ to zero
Aliasing \PWM_Trigger:PWMUDB:status_4\ to zero
Aliasing \PWM_Trigger:PWMUDB:cmp2\ to zero
Aliasing \PWM_Trigger:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_Trigger:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Trigger:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_Trigger:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Trigger:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_Trigger:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Trigger:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_Trigger:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Trigger:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SDA_1_net_0
Aliasing \Timer_1:TimerUDB:ctrl_cmode_1\ to tmpOE__SDA_1_net_0
Aliasing \Timer_1:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Timer_1:TimerUDB:ctrl_tmode_1\ to zero
Aliasing \Timer_1:TimerUDB:ctrl_tmode_0\ to tmpOE__SDA_1_net_0
Aliasing \Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:aeqb_0\ to tmpOE__SDA_1_net_0
Aliasing \Timer_1:TimerUDB:sIntCapCount:MODIN6_1\ to \Timer_1:TimerUDB:sIntCapCount:MODIN4_1\
Aliasing \Timer_1:TimerUDB:sIntCapCount:MODIN6_0\ to \Timer_1:TimerUDB:sIntCapCount:MODIN4_0\
Aliasing \Timer_1:TimerUDB:sIntCapCount:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SDA_1_net_0
Aliasing \Timer_1:TimerUDB:status_6\ to zero
Aliasing \Timer_1:TimerUDB:status_5\ to zero
Aliasing \Timer_1:TimerUDB:status_4\ to zero
Aliasing \Timer_1:TimerUDB:status_0\ to \Timer_1:TimerUDB:tc_i\
Aliasing tmpOE__Trigger_net_0 to tmpOE__SDA_1_net_0
Aliasing tmpOE__Echo_net_0 to tmpOE__SDA_1_net_0
Aliasing tmpOE__LED_net_0 to tmpOE__SDA_1_net_0
Aliasing \PWM1:PWMUDB:min_kill_reg\\D\ to tmpOE__SDA_1_net_0
Aliasing \PWM1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__SDA_1_net_0
Aliasing \PWM1:PWMUDB:prevCompare1\\D\ to \PWM1:PWMUDB:pwm_temp\
Aliasing \PWM1:PWMUDB:tc_i_reg\\D\ to \PWM1:PWMUDB:status_2\
Aliasing \Counter:CounterUDB:prevCapture\\D\ to zero
Aliasing \Counter:CounterUDB:cmp_out_reg_i\\D\ to \Counter:CounterUDB:prevCompare\\D\
Aliasing \Timer:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer:TimerUDB:capture_out_reg_i\\D\ to \Timer:TimerUDB:capt_fifo_load_int\
Aliasing \PWM2:PWMUDB:min_kill_reg\\D\ to tmpOE__SDA_1_net_0
Aliasing \PWM2:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM2:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM2:PWMUDB:ltch_kill_reg\\D\ to tmpOE__SDA_1_net_0
Aliasing \PWM2:PWMUDB:prevCompare1\\D\ to \PWM2:PWMUDB:pwm_temp\
Aliasing \PWM2:PWMUDB:tc_i_reg\\D\ to \PWM2:PWMUDB:status_2\
Aliasing \PWM_Trigger:PWMUDB:min_kill_reg\\D\ to tmpOE__SDA_1_net_0
Aliasing \PWM_Trigger:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Trigger:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Trigger:PWMUDB:ltch_kill_reg\\D\ to tmpOE__SDA_1_net_0
Aliasing \PWM_Trigger:PWMUDB:prevCompare1\\D\ to \PWM_Trigger:PWMUDB:pwm_temp\
Aliasing \PWM_Trigger:PWMUDB:tc_i_reg\\D\ to \PWM_Trigger:PWMUDB:status_2\
Aliasing \Timer_1:TimerUDB:hwEnable_reg\\D\ to \Timer_1:TimerUDB:run_mode\
Aliasing \Timer_1:TimerUDB:trig_last\\D\ to \Timer_1:TimerUDB:capture_last\\D\
Removing Lhs of wire one[6] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire tmpOE__SCL_1_net_0[9] = tmpOE__SDA_1_net_0[1]
Removing Rhs of wire \I2C:sda_x_wire\[14] = \I2C:Net_643_1\[15]
Removing Rhs of wire \I2C:Net_697\[17] = \I2C:Net_643_2\[23]
Removing Rhs of wire \I2C:Net_1109_0\[20] = \I2C:scl_yfb\[33]
Removing Rhs of wire \I2C:Net_1109_1\[21] = \I2C:sda_yfb\[34]
Removing Lhs of wire \I2C:scl_x_wire\[24] = \I2C:Net_643_0\[22]
Removing Lhs of wire \I2C:Net_969\[25] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \I2C:Net_968\[26] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \I2C:tmpOE__Bufoe_scl_net_0\[36] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \I2C:tmpOE__Bufoe_sda_net_0\[38] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire tmpOE__in1_net_0[45] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire tmpOE__PwmPIN1_net_0[51] = tmpOE__SDA_1_net_0[1]
Removing Rhs of wire Net_420[52] = \PWM1:Net_96\[183]
Removing Rhs of wire Net_420[52] = \PWM1:PWMUDB:pwm_i_reg\[175]
Removing Lhs of wire \PWM1:PWMUDB:ctrl_enable\[72] = \PWM1:PWMUDB:control_7\[64]
Removing Lhs of wire \PWM1:PWMUDB:hwCapture\[82] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:hwEnable\[83] = \PWM1:PWMUDB:control_7\[64]
Removing Lhs of wire \PWM1:PWMUDB:trig_out\[87] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \PWM1:PWMUDB:runmode_enable\\R\[89] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:runmode_enable\\S\[90] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:final_enable\[91] = \PWM1:PWMUDB:runmode_enable\[88]
Removing Lhs of wire \PWM1:PWMUDB:ltch_kill_reg\\R\[95] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:ltch_kill_reg\\S\[96] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:min_kill_reg\\R\[97] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:min_kill_reg\\S\[98] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:final_kill\[101] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \PWM1:PWMUDB:add_vi_vv_MODGEN_1_1\[105] = \PWM1:PWMUDB:MODULE_1:g2:a0:s_1\[345]
Removing Lhs of wire \PWM1:PWMUDB:add_vi_vv_MODGEN_1_0\[107] = \PWM1:PWMUDB:MODULE_1:g2:a0:s_0\[346]
Removing Lhs of wire \PWM1:PWMUDB:dith_count_1\\R\[108] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:dith_count_1\\S\[109] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:dith_count_0\\R\[110] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:dith_count_0\\S\[111] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:reset\[114] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:status_6\[115] = zero[2]
Removing Rhs of wire \PWM1:PWMUDB:status_5\[116] = \PWM1:PWMUDB:final_kill_reg\[130]
Removing Lhs of wire \PWM1:PWMUDB:status_4\[117] = zero[2]
Removing Rhs of wire \PWM1:PWMUDB:status_3\[118] = \PWM1:PWMUDB:fifo_full\[137]
Removing Rhs of wire \PWM1:PWMUDB:status_1\[120] = \PWM1:PWMUDB:cmp2_status_reg\[129]
Removing Rhs of wire \PWM1:PWMUDB:status_0\[121] = \PWM1:PWMUDB:cmp1_status_reg\[128]
Removing Lhs of wire \PWM1:PWMUDB:cmp2_status\[126] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:cmp2\[127] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:cmp1_status_reg\\R\[131] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:cmp1_status_reg\\S\[132] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:cmp2_status_reg\\R\[133] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:cmp2_status_reg\\S\[134] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:final_kill_reg\\R\[135] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:final_kill_reg\\S\[136] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:cs_addr_2\[138] = \PWM1:PWMUDB:tc_i\[93]
Removing Lhs of wire \PWM1:PWMUDB:cs_addr_1\[139] = \PWM1:PWMUDB:runmode_enable\[88]
Removing Lhs of wire \PWM1:PWMUDB:cs_addr_0\[140] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:compare1\[173] = \PWM1:PWMUDB:cmp1_less\[144]
Removing Lhs of wire \PWM1:PWMUDB:pwm1_i\[178] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:pwm2_i\[180] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:pwm_temp\[186] = \PWM1:PWMUDB:cmp1\[124]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_23\[227] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_22\[228] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_21\[229] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_20\[230] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_19\[231] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_18\[232] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_17\[233] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_16\[234] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_15\[235] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_14\[236] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_13\[237] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_12\[238] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_11\[239] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_10\[240] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_9\[241] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_8\[242] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_7\[243] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_6\[244] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_5\[245] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_4\[246] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_3\[247] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_2\[248] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_1\[249] = \PWM1:PWMUDB:MODIN1_1\[250]
Removing Lhs of wire \PWM1:PWMUDB:MODIN1_1\[250] = \PWM1:PWMUDB:dith_count_1\[104]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_0\[251] = \PWM1:PWMUDB:MODIN1_0\[252]
Removing Lhs of wire \PWM1:PWMUDB:MODIN1_0\[252] = \PWM1:PWMUDB:dith_count_0\[106]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[384] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[385] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_0\[396] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_2\[397] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_1\[398] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_3\[399] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_1\[400] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_3\[401] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_0\[402] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_2\[403] = zero[2]
Removing Rhs of wire \ADC_SAR_1:Net_188\[407] = \ADC_SAR_1:Net_221\[408]
Removing Lhs of wire \ADC_SAR_1:soc\[414] = zero[2]
Removing Lhs of wire \ADC_SAR_1:tmpOE__ExtVref_net_0\[439] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \ADC_SAR_1:Net_383\[445] = zero[2]
Removing Lhs of wire tmpOE__Pin_ADC_in_net_0[447] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \Control_Reg:clk\[454] = zero[2]
Removing Lhs of wire \Control_Reg:rst\[455] = zero[2]
Removing Rhs of wire Net_84[456] = \Control_Reg:control_out_0\[457]
Removing Rhs of wire Net_84[456] = \Control_Reg:control_0\[480]
Removing Rhs of wire Net_88[482] = \Counter:Net_49\[485]
Removing Rhs of wire Net_88[482] = \Counter:CounterUDB:tc_reg_i\[541]
Removing Lhs of wire \Counter:Net_89\[487] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \Counter:CounterUDB:ctrl_capmode_1\[497] = zero[2]
Removing Lhs of wire \Counter:CounterUDB:ctrl_capmode_0\[498] = zero[2]
Removing Lhs of wire \Counter:CounterUDB:ctrl_enable\[510] = \Counter:CounterUDB:control_7\[502]
Removing Lhs of wire \Counter:CounterUDB:capt_rising\[512] = zero[2]
Removing Lhs of wire \Counter:CounterUDB:capt_falling\[513] = \Counter:CounterUDB:prevCapture\[511]
Removing Lhs of wire \Counter:CounterUDB:final_enable\[518] = \Counter:CounterUDB:control_7\[502]
Removing Lhs of wire \Counter:CounterUDB:counter_enable\[519] = \Counter:CounterUDB:control_7\[502]
Removing Rhs of wire \Counter:CounterUDB:status_0\[520] = \Counter:CounterUDB:cmp_out_status\[521]
Removing Rhs of wire \Counter:CounterUDB:status_1\[522] = \Counter:CounterUDB:per_zero\[523]
Removing Rhs of wire \Counter:CounterUDB:status_2\[524] = \Counter:CounterUDB:overflow_status\[525]
Removing Rhs of wire \Counter:CounterUDB:status_3\[526] = \Counter:CounterUDB:underflow_status\[527]
Removing Lhs of wire \Counter:CounterUDB:status_4\[528] = \Counter:CounterUDB:hwCapture\[515]
Removing Rhs of wire \Counter:CounterUDB:status_5\[529] = \Counter:CounterUDB:fifo_full\[530]
Removing Rhs of wire \Counter:CounterUDB:status_6\[531] = \Counter:CounterUDB:fifo_nempty\[532]
Removing Lhs of wire \Counter:CounterUDB:dp_dir\[535] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \Counter:CounterUDB:tc_i\[540] = \Counter:CounterUDB:reload_tc\[517]
Removing Rhs of wire \Counter:CounterUDB:cmp_out_i\[542] = \Counter:CounterUDB:cmp_less\[543]
Removing Lhs of wire \Counter:CounterUDB:cs_addr_2\[550] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \Counter:CounterUDB:cs_addr_1\[551] = \Counter:CounterUDB:count_enable\[549]
Removing Lhs of wire \Counter:CounterUDB:cs_addr_0\[552] = \Counter:CounterUDB:reload\[516]
Removing Rhs of wire Net_148[630] = \Timer:Net_55\[631]
Removing Lhs of wire \Timer:TimerUDB:ctrl_enable\[647] = \Timer:TimerUDB:control_7\[639]
Removing Lhs of wire \Timer:TimerUDB:ctrl_cmode_1\[649] = zero[2]
Removing Rhs of wire \Timer:TimerUDB:timer_enable\[658] = \Timer:TimerUDB:runmode_enable\[670]
Removing Rhs of wire \Timer:TimerUDB:run_mode\[659] = \Timer:TimerUDB:hwEnable_reg\[660]
Removing Lhs of wire \Timer:TimerUDB:trigger_enable\[662] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \Timer:TimerUDB:tc_i\[664] = \Timer:TimerUDB:status_tc\[661]
Removing Lhs of wire \Timer:TimerUDB:hwEnable\[666] = \Timer:TimerUDB:control_7\[639]
Removing Lhs of wire \Timer:TimerUDB:capt_fifo_load_int\[669] = \Timer:TimerUDB:capt_fifo_load\[657]
Removing Lhs of wire \Timer:TimerUDB:status_6\[673] = zero[2]
Removing Lhs of wire \Timer:TimerUDB:status_5\[674] = zero[2]
Removing Lhs of wire \Timer:TimerUDB:status_4\[675] = zero[2]
Removing Lhs of wire \Timer:TimerUDB:status_0\[676] = \Timer:TimerUDB:status_tc\[661]
Removing Lhs of wire \Timer:TimerUDB:status_1\[677] = \Timer:TimerUDB:capt_fifo_load\[657]
Removing Rhs of wire \Timer:TimerUDB:status_2\[678] = \Timer:TimerUDB:fifo_full\[679]
Removing Rhs of wire \Timer:TimerUDB:status_3\[680] = \Timer:TimerUDB:fifo_nempty\[681]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_2\[683] = Net_84[456]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_1\[684] = \Timer:TimerUDB:trig_reg\[672]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_0\[685] = \Timer:TimerUDB:per_zero\[663]
Removing Lhs of wire tmpOE__SensorOut_net_0[771] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire tmpOE__in2_net_0[776] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \PWM2:PWMUDB:ctrl_enable\[795] = \PWM2:PWMUDB:control_7\[787]
Removing Lhs of wire \PWM2:PWMUDB:hwCapture\[805] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:hwEnable\[806] = \PWM2:PWMUDB:control_7\[787]
Removing Lhs of wire \PWM2:PWMUDB:trig_out\[810] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \PWM2:PWMUDB:runmode_enable\\R\[812] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:runmode_enable\\S\[813] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:final_enable\[814] = \PWM2:PWMUDB:runmode_enable\[811]
Removing Lhs of wire \PWM2:PWMUDB:ltch_kill_reg\\R\[818] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:ltch_kill_reg\\S\[819] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:min_kill_reg\\R\[820] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:min_kill_reg\\S\[821] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:final_kill\[824] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \PWM2:PWMUDB:add_vi_vv_MODGEN_2_1\[828] = \PWM2:PWMUDB:MODULE_2:g2:a0:s_1\[1068]
Removing Lhs of wire \PWM2:PWMUDB:add_vi_vv_MODGEN_2_0\[830] = \PWM2:PWMUDB:MODULE_2:g2:a0:s_0\[1069]
Removing Lhs of wire \PWM2:PWMUDB:dith_count_1\\R\[831] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:dith_count_1\\S\[832] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:dith_count_0\\R\[833] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:dith_count_0\\S\[834] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:reset\[837] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:status_6\[838] = zero[2]
Removing Rhs of wire \PWM2:PWMUDB:status_5\[839] = \PWM2:PWMUDB:final_kill_reg\[853]
Removing Lhs of wire \PWM2:PWMUDB:status_4\[840] = zero[2]
Removing Rhs of wire \PWM2:PWMUDB:status_3\[841] = \PWM2:PWMUDB:fifo_full\[860]
Removing Rhs of wire \PWM2:PWMUDB:status_1\[843] = \PWM2:PWMUDB:cmp2_status_reg\[852]
Removing Rhs of wire \PWM2:PWMUDB:status_0\[844] = \PWM2:PWMUDB:cmp1_status_reg\[851]
Removing Lhs of wire \PWM2:PWMUDB:cmp2_status\[849] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:cmp2\[850] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:cmp1_status_reg\\R\[854] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:cmp1_status_reg\\S\[855] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:cmp2_status_reg\\R\[856] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:cmp2_status_reg\\S\[857] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:final_kill_reg\\R\[858] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:final_kill_reg\\S\[859] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:cs_addr_2\[861] = \PWM2:PWMUDB:tc_i\[816]
Removing Lhs of wire \PWM2:PWMUDB:cs_addr_1\[862] = \PWM2:PWMUDB:runmode_enable\[811]
Removing Lhs of wire \PWM2:PWMUDB:cs_addr_0\[863] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:compare1\[896] = \PWM2:PWMUDB:cmp1_less\[867]
Removing Lhs of wire \PWM2:PWMUDB:pwm1_i\[901] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:pwm2_i\[903] = zero[2]
Removing Rhs of wire \PWM2:Net_96\[906] = \PWM2:PWMUDB:pwm_i_reg\[898]
Removing Lhs of wire \PWM2:PWMUDB:pwm_temp\[909] = \PWM2:PWMUDB:cmp1\[847]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_23\[950] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_22\[951] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_21\[952] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_20\[953] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_19\[954] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_18\[955] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_17\[956] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_16\[957] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_15\[958] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_14\[959] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_13\[960] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_12\[961] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_11\[962] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_10\[963] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_9\[964] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_8\[965] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_7\[966] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_6\[967] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_5\[968] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_4\[969] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_3\[970] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_2\[971] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_1\[972] = \PWM2:PWMUDB:MODIN2_1\[973]
Removing Lhs of wire \PWM2:PWMUDB:MODIN2_1\[973] = \PWM2:PWMUDB:dith_count_1\[827]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_0\[974] = \PWM2:PWMUDB:MODIN2_0\[975]
Removing Lhs of wire \PWM2:PWMUDB:MODIN2_0\[975] = \PWM2:PWMUDB:dith_count_0\[829]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[1107] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[1108] = tmpOE__SDA_1_net_0[1]
Removing Rhs of wire Net_467[1109] = \PWM2:Net_96\[906]
Removing Lhs of wire tmpOE__PwmPIN2_net_0[1117] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire tmpOE__in3_net_0[1123] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire tmpOE__in4_net_0[1129] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire tmpOE__S0_net_0[1135] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire tmpOE__S1_net_0[1141] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire tmpOE__S2_net_0[1147] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire tmpOE__S3_net_0[1153] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire tmpOE__OE_net_0[1159] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire tmpOE__Done_net_0[1165] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \PWM_Trigger:PWMUDB:ctrl_enable\[1184] = \PWM_Trigger:PWMUDB:control_7\[1176]
Removing Lhs of wire \PWM_Trigger:PWMUDB:hwCapture\[1194] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:hwEnable\[1195] = \PWM_Trigger:PWMUDB:control_7\[1176]
Removing Lhs of wire \PWM_Trigger:PWMUDB:trig_out\[1199] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \PWM_Trigger:PWMUDB:runmode_enable\\R\[1201] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:runmode_enable\\S\[1202] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:final_enable\[1203] = \PWM_Trigger:PWMUDB:runmode_enable\[1200]
Removing Lhs of wire \PWM_Trigger:PWMUDB:ltch_kill_reg\\R\[1207] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:ltch_kill_reg\\S\[1208] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:min_kill_reg\\R\[1209] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:min_kill_reg\\S\[1210] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:final_kill\[1213] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_3_1\[1217] = \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:s_1\[1505]
Removing Lhs of wire \PWM_Trigger:PWMUDB:add_vi_vv_MODGEN_3_0\[1219] = \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:s_0\[1506]
Removing Lhs of wire \PWM_Trigger:PWMUDB:dith_count_1\\R\[1220] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:dith_count_1\\S\[1221] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:dith_count_0\\R\[1222] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:dith_count_0\\S\[1223] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:reset\[1226] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:status_6\[1227] = zero[2]
Removing Rhs of wire \PWM_Trigger:PWMUDB:status_5\[1228] = \PWM_Trigger:PWMUDB:final_kill_reg\[1242]
Removing Lhs of wire \PWM_Trigger:PWMUDB:status_4\[1229] = zero[2]
Removing Rhs of wire \PWM_Trigger:PWMUDB:status_3\[1230] = \PWM_Trigger:PWMUDB:fifo_full\[1249]
Removing Rhs of wire \PWM_Trigger:PWMUDB:status_1\[1232] = \PWM_Trigger:PWMUDB:cmp2_status_reg\[1241]
Removing Rhs of wire \PWM_Trigger:PWMUDB:status_0\[1233] = \PWM_Trigger:PWMUDB:cmp1_status_reg\[1240]
Removing Lhs of wire \PWM_Trigger:PWMUDB:cmp2_status\[1238] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:cmp2\[1239] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:cmp1_status_reg\\R\[1243] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:cmp1_status_reg\\S\[1244] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:cmp2_status_reg\\R\[1245] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:cmp2_status_reg\\S\[1246] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:final_kill_reg\\R\[1247] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:final_kill_reg\\S\[1248] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:cs_addr_2\[1250] = \PWM_Trigger:PWMUDB:tc_i\[1205]
Removing Lhs of wire \PWM_Trigger:PWMUDB:cs_addr_1\[1251] = \PWM_Trigger:PWMUDB:runmode_enable\[1200]
Removing Lhs of wire \PWM_Trigger:PWMUDB:cs_addr_0\[1252] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:compare1\[1333] = \PWM_Trigger:PWMUDB:cmp1_less\[1304]
Removing Lhs of wire \PWM_Trigger:PWMUDB:pwm1_i\[1338] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:pwm2_i\[1340] = zero[2]
Removing Rhs of wire \PWM_Trigger:Net_96\[1343] = \PWM_Trigger:PWMUDB:pwm_i_reg\[1335]
Removing Lhs of wire \PWM_Trigger:PWMUDB:pwm_temp\[1346] = \PWM_Trigger:PWMUDB:cmp1\[1236]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_23\[1387] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_22\[1388] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_21\[1389] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_20\[1390] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_19\[1391] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_18\[1392] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_17\[1393] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_16\[1394] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_15\[1395] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_14\[1396] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_13\[1397] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_12\[1398] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_11\[1399] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_10\[1400] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_9\[1401] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_8\[1402] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_7\[1403] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_6\[1404] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_5\[1405] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_4\[1406] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_3\[1407] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_2\[1408] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_1\[1409] = \PWM_Trigger:PWMUDB:MODIN3_1\[1410]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODIN3_1\[1410] = \PWM_Trigger:PWMUDB:dith_count_1\[1216]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:a_0\[1411] = \PWM_Trigger:PWMUDB:MODIN3_0\[1412]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODIN3_0\[1412] = \PWM_Trigger:PWMUDB:dith_count_0\[1218]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1544] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1545] = tmpOE__SDA_1_net_0[1]
Removing Rhs of wire Net_1200[1546] = \PWM_Trigger:Net_96\[1343]
Removing Rhs of wire Net_1398[1554] = \Timer_1:Net_55\[1555]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_enable\[1572] = \Timer_1:TimerUDB:control_7\[1564]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_ten\[1573] = \Timer_1:TimerUDB:control_4\[1567]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_cmode_1\[1574] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_cmode_0\[1575] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_tmode_1\[1576] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_tmode_0\[1577] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_ic_1\[1578] = \Timer_1:TimerUDB:control_1\[1570]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_ic_0\[1579] = \Timer_1:TimerUDB:control_0\[1571]
Removing Rhs of wire \Timer_1:TimerUDB:timer_enable\[1584] = \Timer_1:TimerUDB:runmode_enable\[1657]
Removing Rhs of wire \Timer_1:TimerUDB:run_mode\[1585] = \Timer_1:TimerUDB:hwEnable\[1586]
Removing Lhs of wire \Timer_1:TimerUDB:run_mode\[1585] = \Timer_1:TimerUDB:control_7\[1564]
Removing Lhs of wire \Timer_1:TimerUDB:tc_i\[1590] = \Timer_1:TimerUDB:status_tc\[1587]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_4\[1596] = \Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:xeq\[1635]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_5_1\[1597] = \Timer_1:TimerUDB:sIntCapCount:MODULE_5:g2:a0:s_1\[1652]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_5_0\[1599] = \Timer_1:TimerUDB:sIntCapCount:MODULE_5:g2:a0:s_0\[1653]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load_int\[1601] = \Timer_1:TimerUDB:capt_int_temp\[1600]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:newa_1\[1602] = \Timer_1:TimerUDB:sIntCapCount:MODIN4_1\[1603]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODIN4_1\[1603] = \Timer_1:TimerUDB:int_capt_count_1\[1595]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:newa_0\[1604] = \Timer_1:TimerUDB:sIntCapCount:MODIN4_0\[1605]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODIN4_0\[1605] = \Timer_1:TimerUDB:int_capt_count_0\[1598]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:newb_1\[1606] = \Timer_1:TimerUDB:sIntCapCount:MODIN5_1\[1607]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODIN5_1\[1607] = \Timer_1:TimerUDB:control_1\[1570]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:newb_0\[1608] = \Timer_1:TimerUDB:sIntCapCount:MODIN5_0\[1609]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODIN5_0\[1609] = \Timer_1:TimerUDB:control_0\[1571]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:dataa_1\[1610] = \Timer_1:TimerUDB:int_capt_count_1\[1595]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:dataa_0\[1611] = \Timer_1:TimerUDB:int_capt_count_0\[1598]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:datab_1\[1612] = \Timer_1:TimerUDB:control_1\[1570]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:datab_0\[1613] = \Timer_1:TimerUDB:control_0\[1571]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:a_1\[1614] = \Timer_1:TimerUDB:int_capt_count_1\[1595]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:a_0\[1615] = \Timer_1:TimerUDB:int_capt_count_0\[1598]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:b_1\[1616] = \Timer_1:TimerUDB:control_1\[1570]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:b_0\[1617] = \Timer_1:TimerUDB:control_0\[1571]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:aeqb_0\[1620] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:eq_0\[1621] = \Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:xnor_array_0\[1619]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:eqi_0\[1623] = \Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:eq_1\[1622]
Removing Rhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:xeq\[1635] = \Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:aeqb_1\[1624]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_5:g2:a0:a_1\[1646] = \Timer_1:TimerUDB:int_capt_count_1\[1595]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODIN6_1\[1647] = \Timer_1:TimerUDB:int_capt_count_1\[1595]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_5:g2:a0:a_0\[1648] = \Timer_1:TimerUDB:int_capt_count_0\[1598]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODIN6_0\[1649] = \Timer_1:TimerUDB:int_capt_count_0\[1598]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[1655] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[1656] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \Timer_1:TimerUDB:status_6\[1663] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:status_5\[1664] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:status_4\[1665] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:status_0\[1666] = \Timer_1:TimerUDB:status_tc\[1587]
Removing Lhs of wire \Timer_1:TimerUDB:status_1\[1667] = \Timer_1:TimerUDB:capt_int_temp\[1600]
Removing Rhs of wire \Timer_1:TimerUDB:status_2\[1668] = \Timer_1:TimerUDB:fifo_full\[1669]
Removing Rhs of wire \Timer_1:TimerUDB:status_3\[1670] = \Timer_1:TimerUDB:fifo_nempty\[1671]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_2\[1673] = Net_1200[1546]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_1\[1674] = \Timer_1:TimerUDB:trig_reg\[1662]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_0\[1675] = \Timer_1:TimerUDB:per_zero\[1589]
Removing Lhs of wire tmpOE__Trigger_net_0[1759] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire tmpOE__Echo_net_0[1766] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire tmpOE__LED_net_0[1772] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \PWM1:PWMUDB:min_kill_reg\\D\[1777] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \PWM1:PWMUDB:prevCapture\\D\[1778] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:trig_last\\D\[1779] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:ltch_kill_reg\\D\[1782] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \PWM1:PWMUDB:prevCompare1\\D\[1785] = \PWM1:PWMUDB:cmp1\[124]
Removing Lhs of wire \PWM1:PWMUDB:cmp1_status_reg\\D\[1786] = \PWM1:PWMUDB:cmp1_status\[125]
Removing Lhs of wire \PWM1:PWMUDB:cmp2_status_reg\\D\[1787] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:pwm_i_reg\\D\[1789] = \PWM1:PWMUDB:pwm_i\[176]
Removing Lhs of wire \PWM1:PWMUDB:pwm1_i_reg\\D\[1790] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:pwm2_i_reg\\D\[1791] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:tc_i_reg\\D\[1792] = \PWM1:PWMUDB:status_2\[119]
Removing Lhs of wire \Counter:CounterUDB:prevCapture\\D\[1793] = zero[2]
Removing Lhs of wire \Counter:CounterUDB:overflow_reg_i\\D\[1794] = \Counter:CounterUDB:overflow\[534]
Removing Lhs of wire \Counter:CounterUDB:underflow_reg_i\\D\[1795] = \Counter:CounterUDB:underflow\[537]
Removing Lhs of wire \Counter:CounterUDB:tc_reg_i\\D\[1796] = \Counter:CounterUDB:reload_tc\[517]
Removing Lhs of wire \Counter:CounterUDB:prevCompare\\D\[1797] = \Counter:CounterUDB:cmp_out_i\[542]
Removing Lhs of wire \Counter:CounterUDB:cmp_out_reg_i\\D\[1798] = \Counter:CounterUDB:cmp_out_i\[542]
Removing Lhs of wire \Counter:CounterUDB:count_stored_i\\D\[1799] = Net_70[548]
Removing Lhs of wire \Timer:TimerUDB:capture_last\\D\[1800] = zero[2]
Removing Lhs of wire \Timer:TimerUDB:hwEnable_reg\\D\[1801] = \Timer:TimerUDB:control_7\[639]
Removing Lhs of wire \Timer:TimerUDB:tc_reg_i\\D\[1802] = \Timer:TimerUDB:status_tc\[661]
Removing Lhs of wire \Timer:TimerUDB:capture_out_reg_i\\D\[1803] = \Timer:TimerUDB:capt_fifo_load\[657]
Removing Lhs of wire \PWM2:PWMUDB:min_kill_reg\\D\[1806] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \PWM2:PWMUDB:prevCapture\\D\[1807] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:trig_last\\D\[1808] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:ltch_kill_reg\\D\[1811] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \PWM2:PWMUDB:prevCompare1\\D\[1814] = \PWM2:PWMUDB:cmp1\[847]
Removing Lhs of wire \PWM2:PWMUDB:cmp1_status_reg\\D\[1815] = \PWM2:PWMUDB:cmp1_status\[848]
Removing Lhs of wire \PWM2:PWMUDB:cmp2_status_reg\\D\[1816] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:pwm_i_reg\\D\[1818] = \PWM2:PWMUDB:pwm_i\[899]
Removing Lhs of wire \PWM2:PWMUDB:pwm1_i_reg\\D\[1819] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:pwm2_i_reg\\D\[1820] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:tc_i_reg\\D\[1821] = \PWM2:PWMUDB:status_2\[842]
Removing Lhs of wire \PWM_Trigger:PWMUDB:min_kill_reg\\D\[1822] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \PWM_Trigger:PWMUDB:prevCapture\\D\[1823] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:trig_last\\D\[1824] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:ltch_kill_reg\\D\[1827] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \PWM_Trigger:PWMUDB:prevCompare1\\D\[1830] = \PWM_Trigger:PWMUDB:cmp1\[1236]
Removing Lhs of wire \PWM_Trigger:PWMUDB:cmp1_status_reg\\D\[1831] = \PWM_Trigger:PWMUDB:cmp1_status\[1237]
Removing Lhs of wire \PWM_Trigger:PWMUDB:cmp2_status_reg\\D\[1832] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:pwm_i_reg\\D\[1834] = \PWM_Trigger:PWMUDB:pwm_i\[1336]
Removing Lhs of wire \PWM_Trigger:PWMUDB:pwm1_i_reg\\D\[1835] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:pwm2_i_reg\\D\[1836] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:tc_i_reg\\D\[1837] = \PWM_Trigger:PWMUDB:status_2\[1231]
Removing Lhs of wire \Timer_1:TimerUDB:capture_last\\D\[1838] = Net_1337[1581]
Removing Lhs of wire \Timer_1:TimerUDB:tc_reg_i\\D\[1839] = \Timer_1:TimerUDB:status_tc\[1587]
Removing Lhs of wire \Timer_1:TimerUDB:hwEnable_reg\\D\[1840] = \Timer_1:TimerUDB:control_7\[1564]
Removing Lhs of wire \Timer_1:TimerUDB:capture_out_reg_i\\D\[1841] = \Timer_1:TimerUDB:capt_fifo_load\[1583]
Removing Lhs of wire \Timer_1:TimerUDB:trig_last\\D\[1845] = Net_1337[1581]

------------------------------------------------------
Aliased 0 equations, 398 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__SDA_1_net_0' (cost = 0):
tmpOE__SDA_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:cmp1\' (cost = 0):
\PWM1:PWMUDB:cmp1\ <= (\PWM1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM1:PWMUDB:dith_count_1\ and \PWM1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Counter:CounterUDB:capt_either_edge\' (cost = 0):
\Counter:CounterUDB:capt_either_edge\ <= (\Counter:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Counter:CounterUDB:overflow\' (cost = 0):
\Counter:CounterUDB:overflow\ <= (\Counter:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Counter:CounterUDB:underflow\' (cost = 0):
\Counter:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer:TimerUDB:status_tc\' (cost = 3):
\Timer:TimerUDB:status_tc\ <= ((\Timer:TimerUDB:run_mode\ and \Timer:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\PWM2:PWMUDB:cmp1\' (cost = 0):
\PWM2:PWMUDB:cmp1\ <= (\PWM2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM2:PWMUDB:dith_count_1\ and \PWM2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:cmp1\' (cost = 0):
\PWM_Trigger:PWMUDB:cmp1\ <= (\PWM_Trigger:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Trigger:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \PWM_Trigger:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Trigger:PWMUDB:dith_count_1\ and \PWM_Trigger:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:fifo_load_polarized\' (cost = 1):
\Timer_1:TimerUDB:fifo_load_polarized\ <= ((not Net_1337 and \Timer_1:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:trigger_polarized\' (cost = 0):
\Timer_1:TimerUDB:trigger_polarized\ <= (\Timer_1:TimerUDB:trig_rise_detected\);

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:xnor_array_1\ <= ((not \Timer_1:TimerUDB:control_1\ and not \Timer_1:TimerUDB:int_capt_count_1\)
	OR (\Timer_1:TimerUDB:control_1\ and \Timer_1:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:xnor_array_0\ <= ((not \Timer_1:TimerUDB:control_0\ and not \Timer_1:TimerUDB:int_capt_count_0\)
	OR (\Timer_1:TimerUDB:control_0\ and \Timer_1:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:eq_1\' (cost = 4):
\Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:gx:u0:eq_1\ <= ((not \Timer_1:TimerUDB:control_1\ and not \Timer_1:TimerUDB:control_0\ and not \Timer_1:TimerUDB:int_capt_count_1\ and not \Timer_1:TimerUDB:int_capt_count_0\)
	OR (not \Timer_1:TimerUDB:control_1\ and not \Timer_1:TimerUDB:int_capt_count_1\ and \Timer_1:TimerUDB:control_0\ and \Timer_1:TimerUDB:int_capt_count_0\)
	OR (not \Timer_1:TimerUDB:control_0\ and not \Timer_1:TimerUDB:int_capt_count_0\ and \Timer_1:TimerUDB:control_1\ and \Timer_1:TimerUDB:int_capt_count_1\)
	OR (\Timer_1:TimerUDB:control_1\ and \Timer_1:TimerUDB:control_0\ and \Timer_1:TimerUDB:int_capt_count_1\ and \Timer_1:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:xeq\' (cost = 60):
\Timer_1:TimerUDB:sIntCapCount:MODULE_4:g1:a0:xeq\ <= ((not \Timer_1:TimerUDB:control_1\ and not \Timer_1:TimerUDB:control_0\ and not \Timer_1:TimerUDB:int_capt_count_1\ and not \Timer_1:TimerUDB:int_capt_count_0\)
	OR (not \Timer_1:TimerUDB:control_1\ and not \Timer_1:TimerUDB:int_capt_count_1\ and \Timer_1:TimerUDB:control_0\ and \Timer_1:TimerUDB:int_capt_count_0\)
	OR (not \Timer_1:TimerUDB:control_0\ and not \Timer_1:TimerUDB:int_capt_count_0\ and \Timer_1:TimerUDB:control_1\ and \Timer_1:TimerUDB:int_capt_count_1\)
	OR (\Timer_1:TimerUDB:control_1\ and \Timer_1:TimerUDB:control_0\ and \Timer_1:TimerUDB:int_capt_count_1\ and \Timer_1:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer_1:TimerUDB:sIntCapCount:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Timer_1:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_5:g2:a0:s_0\' (cost = 0):
\Timer_1:TimerUDB:sIntCapCount:MODULE_5:g2:a0:s_0\ <= (not \Timer_1:TimerUDB:int_capt_count_0\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM1:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM1:PWMUDB:dith_count_0\ and \PWM1:PWMUDB:dith_count_1\)
	OR (not \PWM1:PWMUDB:dith_count_1\ and \PWM1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter:CounterUDB:reload_tc\' (cost = 0):
\Counter:CounterUDB:reload_tc\ <= (\Counter:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM2:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM2:PWMUDB:dith_count_0\ and \PWM2:PWMUDB:dith_count_1\)
	OR (not \PWM2:PWMUDB:dith_count_1\ and \PWM2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \PWM_Trigger:PWMUDB:dith_count_0\ and \PWM_Trigger:PWMUDB:dith_count_1\)
	OR (not \PWM_Trigger:PWMUDB:dith_count_1\ and \PWM_Trigger:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:trigger_enable\' (cost = 3):
\Timer_1:TimerUDB:trigger_enable\ <= ((\Timer_1:TimerUDB:control_4\ and \Timer_1:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_5:g2:a0:s_1\' (cost = 8):
\Timer_1:TimerUDB:sIntCapCount:MODULE_5:g2:a0:s_1\ <= ((not \Timer_1:TimerUDB:int_capt_count_0\ and \Timer_1:TimerUDB:int_capt_count_1\)
	OR (not \Timer_1:TimerUDB:int_capt_count_1\ and \Timer_1:TimerUDB:int_capt_count_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:timer_enable\' (cost = 2):
\Timer_1:TimerUDB:timer_enable\ <= ((\Timer_1:TimerUDB:control_7\ and \Timer_1:TimerUDB:control_4\ and \Timer_1:TimerUDB:trig_rise_detected\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Virtual signal \Timer_1:TimerUDB:capt_fifo_load\ with ( cost: 114 or cost_inv: 5)  > 90 or with size: 1 > 102 has been made a (soft) node.
\Timer_1:TimerUDB:capt_fifo_load\ <= ((not Net_1337 and \Timer_1:TimerUDB:control_7\ and \Timer_1:TimerUDB:control_4\ and \Timer_1:TimerUDB:capture_last\ and \Timer_1:TimerUDB:trig_rise_detected\));


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 91 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM1:PWMUDB:final_capture\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Counter:CounterUDB:hwCapture\ to zero
Aliasing \Counter:CounterUDB:status_3\ to zero
Aliasing \Counter:CounterUDB:underflow\ to zero
Aliasing \Timer:TimerUDB:capt_fifo_load\ to zero
Aliasing \PWM2:PWMUDB:final_capture\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_Trigger:PWMUDB:final_capture\ to zero
Aliasing \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM1:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM2:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_Trigger:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM1:PWMUDB:final_capture\[142] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[355] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[365] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[375] = zero[2]
Removing Lhs of wire \ADC_SAR_1:Net_188\[407] = \ADC_SAR_1:Net_385\[405]
Removing Lhs of wire \Counter:CounterUDB:hwCapture\[515] = zero[2]
Removing Lhs of wire \Counter:CounterUDB:status_3\[526] = zero[2]
Removing Lhs of wire \Counter:CounterUDB:underflow\[537] = zero[2]
Removing Lhs of wire \Timer:TimerUDB:capt_fifo_load\[657] = zero[2]
Removing Lhs of wire \Timer:TimerUDB:trig_reg\[672] = \Timer:TimerUDB:timer_enable\[658]
Removing Lhs of wire \PWM2:PWMUDB:final_capture\[865] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[1078] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[1088] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[1098] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:final_capture\[1254] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1515] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1525] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1535] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:runmode_enable\\D\[1780] = \PWM1:PWMUDB:control_7\[64]
Removing Lhs of wire \PWM1:PWMUDB:final_kill_reg\\D\[1788] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:runmode_enable\\D\[1809] = \PWM2:PWMUDB:control_7\[787]
Removing Lhs of wire \PWM2:PWMUDB:final_kill_reg\\D\[1817] = zero[2]
Removing Lhs of wire \PWM_Trigger:PWMUDB:runmode_enable\\D\[1825] = \PWM_Trigger:PWMUDB:control_7\[1176]
Removing Lhs of wire \PWM_Trigger:PWMUDB:final_kill_reg\\D\[1833] = zero[2]

------------------------------------------------------
Aliased 0 equations, 24 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Simon\Desktop\Projekt3-2020\Kode\main_psoc\Main_Project\Main.cydsn\Main.cyprj -dcpsoc3 Main.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.008ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.3.0.1445, Family: PSoC3, Started at: Friday, 04 December 2020 15:29:24
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Simon\Desktop\Projekt3-2020\Kode\main_psoc\Main_Project\Main.cydsn\Main.cyprj -d CY8C5888LTI-LP097 Main.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.051ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Trigger:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Counter:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Counter:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Trigger:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Trigger:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Trigger:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Trigger:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Trigger:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Trigger:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock I2C_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Automatic-assigning  clock 'ADC_SAR_1_theACLK'. Fanout=2, Signal=\ADC_SAR_1:Net_385\
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_1336
    Digital Clock 1: Automatic-assigning  clock 'Clock_100kHz'. Fanout=2, Signal=Net_63
    Digital Clock 2: Automatic-assigning  clock 'Clock_Trigger'. Fanout=1, Signal=Net_1174
    Digital Clock 3: Automatic-assigning  clock 'Clock_10kHz'. Fanout=2, Signal=Net_151
    Digital Clock 4: Automatic-assigning  clock 'ClockPWM'. Fanout=1, Signal=Net_132
    Digital Clock 5: Automatic-assigning  clock 'ClockPWM_1'. Fanout=1, Signal=Net_188
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockPWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockPWM, EnableOut: Constant 1
    UDB Clk/Enable \Counter:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_100kHz was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_100kHz, EnableOut: Constant 1
    UDB Clk/Enable \Counter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_100kHz was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_100kHz, EnableOut: Constant 1
    UDB Clk/Enable \Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_10kHz was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_10kHz, EnableOut: Constant 1
    UDB Clk/Enable \Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_10kHz was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_10kHz, EnableOut: Constant 1
    UDB Clk/Enable \PWM2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockPWM_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockPWM_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Trigger:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_Trigger was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Trigger, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Timer_1:TimerUDB:trig_last\, Duplicate of \Timer_1:TimerUDB:capture_last\ 
    MacroCell: Name=\Timer_1:TimerUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1336) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1337
        );
        Output = \Timer_1:TimerUDB:trig_last\ (fanout=2)

    Removing Net_88, Duplicate of \Counter:CounterUDB:overflow_reg_i\ 
    MacroCell: Name=Net_88, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_63) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:per_equal\
        );
        Output = Net_88 (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \I2C:Net_1109_1\ ,
            pin_input => \I2C:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \I2C:Net_1109_0\ ,
            pin_input => \I2C:Net_643_0\ ,
            pad => SCL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = in1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => in1(0)__PA ,
            pad => in1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PwmPIN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PwmPIN1(0)__PA ,
            pin_input => Net_420 ,
            pad => PwmPIN1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC_SAR_1:ExtVref(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_SAR_1:ExtVref(0)\__PA ,
            analog_term => \ADC_SAR_1:Net_215\ ,
            pad => \ADC_SAR_1:ExtVref(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Pin_ADC_in(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_ADC_in(0)__PA ,
            analog_term => Net_33 ,
            pad => Pin_ADC_in(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SensorOut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SensorOut(0)__PA ,
            fb => Net_70 ,
            pad => SensorOut(0)_PAD );
        Properties:
        {
        }

    Pin : Name = in2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => in2(0)__PA ,
            pad => in2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PwmPIN2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PwmPIN2(0)__PA ,
            pin_input => Net_467 ,
            pad => PwmPIN2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = in3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => in3(0)__PA ,
            pad => in3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = in4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => in4(0)__PA ,
            pad => in4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => S0(0)__PA ,
            pad => S0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => S1(0)__PA ,
            pad => S1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S2(0)__PA ,
            pad => S2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S3(0)__PA ,
            pad => S3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OE(0)__PA ,
            pad => OE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Done(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Done(0)__PA ,
            pad => Done(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trigger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trigger(0)__PA ,
            pin_input => Net_1200 ,
            pad => Trigger(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo(0)__PA ,
            fb => Net_1337 ,
            pad => Echo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:runmode_enable\ * \PWM1:PWMUDB:tc_i\
        );
        Output = \PWM1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Counter:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_84 * !\Counter:CounterUDB:per_equal\
        );
        Output = \Counter:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\Counter:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:cmp_out_i\ * 
              !\Counter:CounterUDB:prevCompare\
        );
        Output = \Counter:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Counter:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:per_equal\ * 
              !\Counter:CounterUDB:overflow_reg_i\
        );
        Output = \Counter:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Counter:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:control_7\ * 
              !\Counter:CounterUDB:count_stored_i\ * Net_70
        );
        Output = \Counter:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:run_mode\ * \Timer:TimerUDB:per_zero\
        );
        Output = \Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\PWM2:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:runmode_enable\ * \PWM2:PWMUDB:tc_i\
        );
        Output = \PWM2:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_Trigger:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Trigger:PWMUDB:runmode_enable\ * \PWM_Trigger:PWMUDB:tc_i\
        );
        Output = \PWM_Trigger:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Timer_1:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:control_4\ * 
              !Net_1337 * \Timer_1:TimerUDB:capture_last\ * 
              \Timer_1:TimerUDB:trig_rise_detected\
        );
        Output = \Timer_1:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:control_4\ * 
              \Timer_1:TimerUDB:per_zero\ * 
              \Timer_1:TimerUDB:trig_rise_detected\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer_1:TimerUDB:trig_reg\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:control_4\ * 
              \Timer_1:TimerUDB:trig_rise_detected\
        );
        Output = \Timer_1:TimerUDB:trig_reg\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=\PWM1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_132) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:control_7\
        );
        Output = \PWM1:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_132) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:cmp1_less\
        );
        Output = \PWM1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_132) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM1:PWMUDB:prevCompare1\ * \PWM1:PWMUDB:cmp1_less\
        );
        Output = \PWM1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_420, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_132) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:runmode_enable\ * \PWM1:PWMUDB:cmp1_less\
        );
        Output = Net_420 (fanout=1)

    MacroCell: Name=\Counter:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_63) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:per_equal\
        );
        Output = \Counter:CounterUDB:overflow_reg_i\ (fanout=2)

    MacroCell: Name=\Counter:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_63) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:cmp_out_i\
        );
        Output = \Counter:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Counter:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_63) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_70
        );
        Output = \Counter:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Timer:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_151) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\
        );
        Output = \Timer:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=\Timer:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_151) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_84 * \Timer:TimerUDB:control_7\ * 
              !\Timer:TimerUDB:timer_enable\ * !\Timer:TimerUDB:trig_disable\
            + !Net_84 * \Timer:TimerUDB:control_7\ * 
              !\Timer:TimerUDB:run_mode\ * !\Timer:TimerUDB:trig_disable\
            + !Net_84 * \Timer:TimerUDB:control_7\ * 
              !\Timer:TimerUDB:per_zero\ * !\Timer:TimerUDB:trig_disable\
        );
        Output = \Timer:TimerUDB:timer_enable\ (fanout=4)

    MacroCell: Name=\Timer:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_151) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_84 * \Timer:TimerUDB:timer_enable\ * 
              \Timer:TimerUDB:run_mode\ * \Timer:TimerUDB:per_zero\
            + !Net_84 * \Timer:TimerUDB:trig_disable\
        );
        Output = \Timer:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\PWM2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:control_7\
        );
        Output = \PWM2:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:cmp1_less\
        );
        Output = \PWM2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM2:PWMUDB:prevCompare1\ * \PWM2:PWMUDB:cmp1_less\
        );
        Output = \PWM2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_467, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:runmode_enable\ * \PWM2:PWMUDB:cmp1_less\
        );
        Output = Net_467 (fanout=1)

    MacroCell: Name=\PWM_Trigger:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1174) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Trigger:PWMUDB:control_7\
        );
        Output = \PWM_Trigger:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_Trigger:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1174) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Trigger:PWMUDB:cmp1_less\
        );
        Output = \PWM_Trigger:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Trigger:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1174) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Trigger:PWMUDB:prevCompare1\ * 
              \PWM_Trigger:PWMUDB:cmp1_less\
        );
        Output = \PWM_Trigger:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1200, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1174) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Trigger:PWMUDB:runmode_enable\ * 
              \PWM_Trigger:PWMUDB:cmp1_less\
        );
        Output = Net_1200 (fanout=9)

    MacroCell: Name=\Timer_1:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1336) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1337
        );
        Output = \Timer_1:TimerUDB:capture_last\ (fanout=3)

    MacroCell: Name=\Timer_1:TimerUDB:int_capt_count_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1336) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1200 * !\Timer_1:TimerUDB:control_1\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + !Net_1200 * \Timer_1:TimerUDB:control_1\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * 
              \Timer_1:TimerUDB:int_capt_count_0\
            + !Net_1200 * !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * 
              \Timer_1:TimerUDB:int_capt_count_0\
            + !Net_1200 * \Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + !Net_1200 * !\Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\
        );
        Output = \Timer_1:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\Timer_1:TimerUDB:int_capt_count_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1336) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1200 * !\Timer_1:TimerUDB:control_1\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + !Net_1200 * \Timer_1:TimerUDB:control_1\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + !Net_1200 * \Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + !Net_1200 * !\Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_1:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\Timer_1:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1336) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1200 * !\Timer_1:TimerUDB:control_1\ * 
              !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + !Net_1200 * !\Timer_1:TimerUDB:control_1\ * 
              \Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * 
              \Timer_1:TimerUDB:int_capt_count_0\
            + !Net_1200 * \Timer_1:TimerUDB:control_1\ * 
              !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + !Net_1200 * \Timer_1:TimerUDB:control_1\ * 
              \Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * 
              \Timer_1:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_1:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Timer_1:TimerUDB:trig_rise_detected\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1336) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1200 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * Net_1337 * 
              !\Timer_1:TimerUDB:capture_last\
            + !Net_1200 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * 
              \Timer_1:TimerUDB:trig_rise_detected\
        );
        Output = \Timer_1:TimerUDB:trig_rise_detected\ (fanout=4)

    MacroCell: Name=\Timer_1:TimerUDB:trig_fall_detected\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1336) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1200 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * !Net_1337 * 
              \Timer_1:TimerUDB:capture_last\
            + !Net_1200 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * 
              \Timer_1:TimerUDB:trig_fall_detected\
        );
        Output = \Timer_1:TimerUDB:trig_fall_detected\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_132 ,
            cs_addr_2 => \PWM1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM1:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Counter:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_63 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter:CounterUDB:reload\ ,
            chain_out => \Counter:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Counter:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Counter:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_63 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter:CounterUDB:reload\ ,
            ce0_comb => \Counter:CounterUDB:per_equal\ ,
            z0_comb => \Counter:CounterUDB:status_1\ ,
            cl1_comb => \Counter:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Counter:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Counter:CounterUDB:status_5\ ,
            chain_in => \Counter:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_151 ,
            cs_addr_2 => Net_84 ,
            cs_addr_1 => \Timer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            chain_out => \Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_151 ,
            cs_addr_2 => Net_84 ,
            cs_addr_1 => \Timer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            z0_comb => \Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer:TimerUDB:status_2\ ,
            chain_in => \Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\PWM2:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_188 ,
            cs_addr_2 => \PWM2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM2:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM2:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM2:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1174 ,
            cs_addr_2 => \PWM_Trigger:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Trigger:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_Trigger:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Trigger:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1174 ,
            cs_addr_2 => \PWM_Trigger:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Trigger:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Trigger:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Trigger:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Trigger:PWMUDB:status_3\ ,
            chain_in => \PWM_Trigger:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Trigger:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_1336 ,
            cs_addr_2 => Net_1200 ,
            cs_addr_1 => \Timer_1:TimerUDB:trig_reg\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            f0_load => \Timer_1:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_1:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_1336 ,
            cs_addr_2 => Net_1200 ,
            cs_addr_1 => \Timer_1:TimerUDB:trig_reg\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            f0_load => \Timer_1:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer_1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
            chain_in => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT16:timerdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_132 ,
            status_3 => \PWM1:PWMUDB:status_3\ ,
            status_2 => \PWM1:PWMUDB:status_2\ ,
            status_0 => \PWM1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Counter:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_84 ,
            clock => Net_63 ,
            status_6 => \Counter:CounterUDB:status_6\ ,
            status_5 => \Counter:CounterUDB:status_5\ ,
            status_2 => \Counter:CounterUDB:status_2\ ,
            status_1 => \Counter:CounterUDB:status_1\ ,
            status_0 => \Counter:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_84 ,
            clock => Net_151 ,
            status_3 => \Timer:TimerUDB:status_3\ ,
            status_2 => \Timer:TimerUDB:status_2\ ,
            status_0 => \Timer:TimerUDB:status_tc\ ,
            interrupt => Net_148 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_188 ,
            status_3 => \PWM2:PWMUDB:status_3\ ,
            status_2 => \PWM2:PWMUDB:status_2\ ,
            status_0 => \PWM2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Trigger:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1174 ,
            status_3 => \PWM_Trigger:PWMUDB:status_3\ ,
            status_2 => \PWM_Trigger:PWMUDB:status_2\ ,
            status_0 => \PWM_Trigger:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_1200 ,
            clock => Net_1336 ,
            status_3 => \Timer_1:TimerUDB:status_3\ ,
            status_2 => \Timer_1:TimerUDB:status_2\ ,
            status_1 => \Timer_1:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer_1:TimerUDB:status_tc\ ,
            interrupt => Net_1398 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_132 ,
            control_7 => \PWM1:PWMUDB:control_7\ ,
            control_6 => \PWM1:PWMUDB:control_6\ ,
            control_5 => \PWM1:PWMUDB:control_5\ ,
            control_4 => \PWM1:PWMUDB:control_4\ ,
            control_3 => \PWM1:PWMUDB:control_3\ ,
            control_2 => \PWM1:PWMUDB:control_2\ ,
            control_1 => \PWM1:PWMUDB:control_1\ ,
            control_0 => \PWM1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control_Reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg:control_7\ ,
            control_6 => \Control_Reg:control_6\ ,
            control_5 => \Control_Reg:control_5\ ,
            control_4 => \Control_Reg:control_4\ ,
            control_3 => \Control_Reg:control_3\ ,
            control_2 => \Control_Reg:control_2\ ,
            control_1 => \Control_Reg:control_1\ ,
            control_0 => Net_84 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True

    controlcell: Name =\Counter:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_63 ,
            control_7 => \Counter:CounterUDB:control_7\ ,
            control_6 => \Counter:CounterUDB:control_6\ ,
            control_5 => \Counter:CounterUDB:control_5\ ,
            control_4 => \Counter:CounterUDB:control_4\ ,
            control_3 => \Counter:CounterUDB:control_3\ ,
            control_2 => \Counter:CounterUDB:control_2\ ,
            control_1 => \Counter:CounterUDB:control_1\ ,
            control_0 => \Counter:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_151 ,
            control_7 => \Timer:TimerUDB:control_7\ ,
            control_6 => \Timer:TimerUDB:control_6\ ,
            control_5 => \Timer:TimerUDB:control_5\ ,
            control_4 => \Timer:TimerUDB:control_4\ ,
            control_3 => \Timer:TimerUDB:control_3\ ,
            control_2 => \Timer:TimerUDB:control_2\ ,
            control_1 => \Timer:TimerUDB:control_1\ ,
            control_0 => \Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_188 ,
            control_7 => \PWM2:PWMUDB:control_7\ ,
            control_6 => \PWM2:PWMUDB:control_6\ ,
            control_5 => \PWM2:PWMUDB:control_5\ ,
            control_4 => \PWM2:PWMUDB:control_4\ ,
            control_3 => \PWM2:PWMUDB:control_3\ ,
            control_2 => \PWM2:PWMUDB:control_2\ ,
            control_1 => \PWM2:PWMUDB:control_1\ ,
            control_0 => \PWM2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Trigger:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1174 ,
            control_7 => \PWM_Trigger:PWMUDB:control_7\ ,
            control_6 => \PWM_Trigger:PWMUDB:control_6\ ,
            control_5 => \PWM_Trigger:PWMUDB:control_5\ ,
            control_4 => \PWM_Trigger:PWMUDB:control_4\ ,
            control_3 => \PWM_Trigger:PWMUDB:control_3\ ,
            control_2 => \PWM_Trigger:PWMUDB:control_2\ ,
            control_1 => \PWM_Trigger:PWMUDB:control_1\ ,
            control_0 => \PWM_Trigger:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_1336 ,
            control_7 => \Timer_1:TimerUDB:control_7\ ,
            control_6 => \Timer_1:TimerUDB:control_6\ ,
            control_5 => \Timer_1:TimerUDB:control_5\ ,
            control_4 => \Timer_1:TimerUDB:control_4\ ,
            control_3 => \Timer_1:TimerUDB:control_3\ ,
            control_2 => \Timer_1:TimerUDB:control_2\ ,
            control_1 => \Timer_1:TimerUDB:control_1\ ,
            control_0 => \Timer_1:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_36 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Counter_INT
        PORT MAP (
            interrupt => \Counter:CounterUDB:overflow_reg_i\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =Timer_INT
        PORT MAP (
            interrupt => Net_148 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =Timer_int_1
        PORT MAP (
            interrupt => Net_1398 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    6 :    2 :    8 : 75.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    5 :   27 :   32 : 15.63 %
IO                            :   23 :   25 :   48 : 47.92 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   36 :  156 :  192 : 18.75 %
  Unique P-terms              :   50 :  334 :  384 : 13.02 %
  Total P-terms               :   50 :      :      :        
  Datapath Cells              :   10 :   14 :   24 : 41.67 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    StatusI Registers         :    6 :      :      :        
  Control Cells               :    7 :   17 :   24 : 29.17 %
    Control Registers         :    7 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.225ms
Tech Mapping phase: Elapsed time ==> 0s.431ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(1)][IoId=(6)] : Done(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Echo(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : OE(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Pin_ADC_in(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : PwmPIN1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : PwmPIN2(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : S0(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : S1(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : S2(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : S3(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL_1(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA_1(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : SensorOut(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Trigger(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_SAR_1:ExtVref(0)\ (fixed, SAR-ExtVref)
IO_2@[IOP=(3)][IoId=(2)] : in1(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : in2(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : in3(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : in4(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_1:ADC_SAR\ (fixed, SAR-ExtVref)
Analog Placement Results:
IO_6@[IOP=(1)][IoId=(6)] : Done(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Echo(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : OE(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Pin_ADC_in(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : PwmPIN1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : PwmPIN2(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : S0(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : S1(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : S2(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : S3(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL_1(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA_1(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : SensorOut(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Trigger(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_SAR_1:ExtVref(0)\ (fixed, SAR-ExtVref)
IO_2@[IOP=(3)][IoId=(2)] : in1(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : in2(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : in3(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : in4(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_1:ADC_SAR\ (fixed, SAR-ExtVref)

Analog Placement phase: Elapsed time ==> 0s.045ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.006ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_33 {
    sar_1_vplus
    agr5_x_sar_1_vplus
    agr5
    agl5_x_agr5
    agl5
    agl5_x_p0_1
    p0_1
  }
  Net: \ADC_SAR_1:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC_SAR_1:Net_215\ {
    p0_2
    p0_2_exvref
  }
  Net: \ADC_SAR_1:Net_248\ {
  }
}
Map of item to net {
  sar_1_vplus                                      -> Net_33
  agr5_x_sar_1_vplus                               -> Net_33
  agr5                                             -> Net_33
  agl5_x_agr5                                      -> Net_33
  agl5                                             -> Net_33
  agl5_x_p0_1                                      -> Net_33
  p0_1                                             -> Net_33
  sar_1_vrefhi                                     -> \ADC_SAR_1:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC_SAR_1:Net_126\
  sar_1_vminus                                     -> \ADC_SAR_1:Net_126\
  p0_2                                             -> \ADC_SAR_1:Net_215\
  p0_2_exvref                                      -> \ADC_SAR_1:Net_215\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.498ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   20 :   28 :   48 :  41.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.50
                   Pterms :            2.50
               Macrocells :            1.80
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.078ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         11 :       6.09 :       3.27
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Timer:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_151) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_84 * \Timer:TimerUDB:control_7\ * 
              !\Timer:TimerUDB:timer_enable\ * !\Timer:TimerUDB:trig_disable\
            + !Net_84 * \Timer:TimerUDB:control_7\ * 
              !\Timer:TimerUDB:run_mode\ * !\Timer:TimerUDB:trig_disable\
            + !Net_84 * \Timer:TimerUDB:control_7\ * 
              !\Timer:TimerUDB:per_zero\ * !\Timer:TimerUDB:trig_disable\
        );
        Output = \Timer:TimerUDB:timer_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Counter:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_84 * !\Counter:CounterUDB:per_equal\
        );
        Output = \Counter:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_63 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter:CounterUDB:reload\ ,
        chain_out => \Counter:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Counter:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_Trigger:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1174) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Trigger:PWMUDB:prevCompare1\ * 
              \PWM_Trigger:PWMUDB:cmp1_less\
        );
        Output = \PWM_Trigger:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:run_mode\ * \Timer:TimerUDB:per_zero\
        );
        Output = \Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_151) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_84 * \Timer:TimerUDB:timer_enable\ * 
              \Timer:TimerUDB:run_mode\ * \Timer:TimerUDB:per_zero\
            + !Net_84 * \Timer:TimerUDB:trig_disable\
        );
        Output = \Timer:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_151) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\
        );
        Output = \Timer:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_151 ,
        cs_addr_2 => Net_84 ,
        cs_addr_1 => \Timer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        z0_comb => \Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer:TimerUDB:status_2\ ,
        chain_in => \Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_84 ,
        clock => Net_151 ,
        status_3 => \Timer:TimerUDB:status_3\ ,
        status_2 => \Timer:TimerUDB:status_2\ ,
        status_0 => \Timer:TimerUDB:status_tc\ ,
        interrupt => Net_148 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_151 ,
        control_7 => \Timer:TimerUDB:control_7\ ,
        control_6 => \Timer:TimerUDB:control_6\ ,
        control_5 => \Timer:TimerUDB:control_5\ ,
        control_4 => \Timer:TimerUDB:control_4\ ,
        control_3 => \Timer:TimerUDB:control_3\ ,
        control_2 => \Timer:TimerUDB:control_2\ ,
        control_1 => \Timer:TimerUDB:control_1\ ,
        control_0 => \Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Timer_1:TimerUDB:int_capt_count_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1336) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1200 * !\Timer_1:TimerUDB:control_1\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + !Net_1200 * \Timer_1:TimerUDB:control_1\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + !Net_1200 * \Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + !Net_1200 * !\Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_1:TimerUDB:int_capt_count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Trigger:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Trigger:PWMUDB:runmode_enable\ * \PWM_Trigger:PWMUDB:tc_i\
        );
        Output = \PWM_Trigger:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=6, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer_1:TimerUDB:int_capt_count_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1336) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1200 * !\Timer_1:TimerUDB:control_1\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + !Net_1200 * \Timer_1:TimerUDB:control_1\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * 
              \Timer_1:TimerUDB:int_capt_count_0\
            + !Net_1200 * !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * 
              \Timer_1:TimerUDB:int_capt_count_0\
            + !Net_1200 * \Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + !Net_1200 * !\Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\
        );
        Output = \Timer_1:TimerUDB:int_capt_count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Trigger:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1174 ,
        cs_addr_2 => \PWM_Trigger:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Trigger:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Trigger:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Trigger:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Trigger:PWMUDB:status_3\ ,
        chain_in => \PWM_Trigger:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Trigger:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_Trigger:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1174 ,
        status_3 => \PWM_Trigger:PWMUDB:status_3\ ,
        status_2 => \PWM_Trigger:PWMUDB:status_2\ ,
        status_0 => \PWM_Trigger:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg:control_7\ ,
        control_6 => \Control_Reg:control_6\ ,
        control_5 => \Control_Reg:control_5\ ,
        control_4 => \Control_Reg:control_4\ ,
        control_3 => \Control_Reg:control_3\ ,
        control_2 => \Control_Reg:control_2\ ,
        control_1 => \Control_Reg:control_1\ ,
        control_0 => Net_84 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Timer_1:TimerUDB:trig_reg\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:control_4\ * 
              \Timer_1:TimerUDB:trig_rise_detected\
        );
        Output = \Timer_1:TimerUDB:trig_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Timer_1:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1336) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1200 * !\Timer_1:TimerUDB:control_1\ * 
              !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + !Net_1200 * !\Timer_1:TimerUDB:control_1\ * 
              \Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * 
              \Timer_1:TimerUDB:int_capt_count_0\
            + !Net_1200 * \Timer_1:TimerUDB:control_1\ * 
              !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + !Net_1200 * \Timer_1:TimerUDB:control_1\ * 
              \Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * 
              \Timer_1:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_1:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_1336 ,
        cs_addr_2 => Net_1200 ,
        cs_addr_1 => \Timer_1:TimerUDB:trig_reg\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        f0_load => \Timer_1:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_1:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_1336 ,
        control_7 => \Timer_1:TimerUDB:control_7\ ,
        control_6 => \Timer_1:TimerUDB:control_6\ ,
        control_5 => \Timer_1:TimerUDB:control_5\ ,
        control_4 => \Timer_1:TimerUDB:control_4\ ,
        control_3 => \Timer_1:TimerUDB:control_3\ ,
        control_2 => \Timer_1:TimerUDB:control_2\ ,
        control_1 => \Timer_1:TimerUDB:control_1\ ,
        control_0 => \Timer_1:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_132) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:control_7\
        );
        Output = \PWM1:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:runmode_enable\ * \PWM1:PWMUDB:tc_i\
        );
        Output = \PWM1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_132) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:cmp1_less\
        );
        Output = \PWM1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_132) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM1:PWMUDB:prevCompare1\ * \PWM1:PWMUDB:cmp1_less\
        );
        Output = \PWM1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_132 ,
        cs_addr_2 => \PWM1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM1:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_132 ,
        status_3 => \PWM1:PWMUDB:status_3\ ,
        status_2 => \PWM1:PWMUDB:status_2\ ,
        status_0 => \PWM1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_132 ,
        control_7 => \PWM1:PWMUDB:control_7\ ,
        control_6 => \PWM1:PWMUDB:control_6\ ,
        control_5 => \PWM1:PWMUDB:control_5\ ,
        control_4 => \PWM1:PWMUDB:control_4\ ,
        control_3 => \PWM1:PWMUDB:control_3\ ,
        control_2 => \PWM1:PWMUDB:control_2\ ,
        control_1 => \PWM1:PWMUDB:control_1\ ,
        control_0 => \PWM1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Counter:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:cmp_out_i\ * 
              !\Counter:CounterUDB:prevCompare\
        );
        Output = \Counter:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Counter:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:per_equal\ * 
              !\Counter:CounterUDB:overflow_reg_i\
        );
        Output = \Counter:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Counter:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:control_7\ * 
              !\Counter:CounterUDB:count_stored_i\ * Net_70
        );
        Output = \Counter:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Counter:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_63) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_70
        );
        Output = \Counter:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Counter:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_63) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:per_equal\
        );
        Output = \Counter:CounterUDB:overflow_reg_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Counter:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_63) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:cmp_out_i\
        );
        Output = \Counter:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_63 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter:CounterUDB:reload\ ,
        ce0_comb => \Counter:CounterUDB:per_equal\ ,
        z0_comb => \Counter:CounterUDB:status_1\ ,
        cl1_comb => \Counter:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Counter:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Counter:CounterUDB:status_5\ ,
        chain_in => \Counter:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\Counter:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_84 ,
        clock => Net_63 ,
        status_6 => \Counter:CounterUDB:status_6\ ,
        status_5 => \Counter:CounterUDB:status_5\ ,
        status_2 => \Counter:CounterUDB:status_2\ ,
        status_1 => \Counter:CounterUDB:status_1\ ,
        status_0 => \Counter:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Counter:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_63 ,
        control_7 => \Counter:CounterUDB:control_7\ ,
        control_6 => \Counter:CounterUDB:control_6\ ,
        control_5 => \Counter:CounterUDB:control_5\ ,
        control_4 => \Counter:CounterUDB:control_4\ ,
        control_3 => \Counter:CounterUDB:control_3\ ,
        control_2 => \Counter:CounterUDB:control_2\ ,
        control_1 => \Counter:CounterUDB:control_1\ ,
        control_0 => \Counter:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_1200, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1174) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Trigger:PWMUDB:runmode_enable\ * 
              \PWM_Trigger:PWMUDB:cmp1_less\
        );
        Output = Net_1200 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_Trigger:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1174) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Trigger:PWMUDB:cmp1_less\
        );
        Output = \PWM_Trigger:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Trigger:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1174) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Trigger:PWMUDB:control_7\
        );
        Output = \PWM_Trigger:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_151 ,
        cs_addr_2 => Net_84 ,
        cs_addr_1 => \Timer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        chain_out => \Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\PWM_Trigger:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1174 ,
        control_7 => \PWM_Trigger:PWMUDB:control_7\ ,
        control_6 => \PWM_Trigger:PWMUDB:control_6\ ,
        control_5 => \PWM_Trigger:PWMUDB:control_5\ ,
        control_4 => \PWM_Trigger:PWMUDB:control_4\ ,
        control_3 => \PWM_Trigger:PWMUDB:control_3\ ,
        control_2 => \PWM_Trigger:PWMUDB:control_2\ ,
        control_1 => \PWM_Trigger:PWMUDB:control_1\ ,
        control_0 => \PWM_Trigger:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Timer_1:TimerUDB:trig_rise_detected\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1336) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1200 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * Net_1337 * 
              !\Timer_1:TimerUDB:capture_last\
            + !Net_1200 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * 
              \Timer_1:TimerUDB:trig_rise_detected\
        );
        Output = \Timer_1:TimerUDB:trig_rise_detected\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Timer_1:TimerUDB:trig_fall_detected\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1336) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1200 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * !Net_1337 * 
              \Timer_1:TimerUDB:capture_last\
            + !Net_1200 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * 
              \Timer_1:TimerUDB:trig_fall_detected\
        );
        Output = \Timer_1:TimerUDB:trig_fall_detected\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Trigger:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1174 ,
        cs_addr_2 => \PWM_Trigger:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Trigger:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_Trigger:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Trigger:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer_1:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:control_4\ * 
              !Net_1337 * \Timer_1:TimerUDB:capture_last\ * 
              \Timer_1:TimerUDB:trig_rise_detected\
        );
        Output = \Timer_1:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_1:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1336) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1337
        );
        Output = \Timer_1:TimerUDB:capture_last\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:control_4\ * 
              \Timer_1:TimerUDB:per_zero\ * 
              \Timer_1:TimerUDB:trig_rise_detected\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_1336 ,
        cs_addr_2 => Net_1200 ,
        cs_addr_1 => \Timer_1:TimerUDB:trig_reg\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        f0_load => \Timer_1:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer_1:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
        chain_in => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_1200 ,
        clock => Net_1336 ,
        status_3 => \Timer_1:TimerUDB:status_3\ ,
        status_2 => \Timer_1:TimerUDB:status_2\ ,
        status_1 => \Timer_1:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer_1:TimerUDB:status_tc\ ,
        interrupt => Net_1398 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM2:PWMUDB:prevCompare1\ * \PWM2:PWMUDB:cmp1_less\
        );
        Output = \PWM2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:cmp1_less\
        );
        Output = \PWM2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_467, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:runmode_enable\ * \PWM2:PWMUDB:cmp1_less\
        );
        Output = Net_467 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_188) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:control_7\
        );
        Output = \PWM2:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM2:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:runmode_enable\ * \PWM2:PWMUDB:tc_i\
        );
        Output = \PWM2:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_420, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_132) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:runmode_enable\ * \PWM1:PWMUDB:cmp1_less\
        );
        Output = Net_420 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM2:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_188 ,
        cs_addr_2 => \PWM2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM2:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM2:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM2:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_188 ,
        status_3 => \PWM2:PWMUDB:status_3\ ,
        status_2 => \PWM2:PWMUDB:status_2\ ,
        status_0 => \PWM2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_188 ,
        control_7 => \PWM2:PWMUDB:control_7\ ,
        control_6 => \PWM2:PWMUDB:control_6\ ,
        control_5 => \PWM2:PWMUDB:control_5\ ,
        control_4 => \PWM2:PWMUDB:control_4\ ,
        control_3 => \PWM2:PWMUDB:control_3\ ,
        control_2 => \PWM2:PWMUDB:control_2\ ,
        control_1 => \PWM2:PWMUDB:control_1\ ,
        control_0 => \PWM2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Counter_INT
        PORT MAP (
            interrupt => \Counter:CounterUDB:overflow_reg_i\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =Timer_INT
        PORT MAP (
            interrupt => Net_148 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =Timer_int_1
        PORT MAP (
            interrupt => Net_1398 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_36 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = S0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => S0(0)__PA ,
        pad => S0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_ADC_in(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_ADC_in(0)__PA ,
        analog_term => Net_33 ,
        pad => Pin_ADC_in(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \ADC_SAR_1:ExtVref(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_SAR_1:ExtVref(0)\__PA ,
        analog_term => \ADC_SAR_1:Net_215\ ,
        pad => \ADC_SAR_1:ExtVref(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = S2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S2(0)__PA ,
        pad => S2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = S3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S3(0)__PA ,
        pad => S3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SensorOut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SensorOut(0)__PA ,
        fb => Net_70 ,
        pad => SensorOut(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = S1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => S1(0)__PA ,
        pad => S1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = OE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OE(0)__PA ,
        pad => OE(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = Done(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Done(0)__PA ,
        pad => Done(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = PwmPIN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PwmPIN1(0)__PA ,
        pin_input => Net_420 ,
        pad => PwmPIN1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PwmPIN2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PwmPIN2(0)__PA ,
        pin_input => Net_467 ,
        pad => PwmPIN2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = in1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => in1(0)__PA ,
        pad => in1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = in2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => in2(0)__PA ,
        pad => in2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = in3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => in3(0)__PA ,
        pad => in3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = in4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => in4(0)__PA ,
        pad => in4(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Echo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo(0)__PA ,
        fb => Net_1337 ,
        pad => Echo(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Trigger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trigger(0)__PA ,
        pin_input => Net_1200 ,
        pad => Trigger(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \I2C:Net_1109_0\ ,
        pin_input => \I2C:Net_643_0\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \I2C:Net_1109_1\ ,
        pin_input => \I2C:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            aclk_glb_0 => \ADC_SAR_1:Net_385\ ,
            aclk_0 => \ADC_SAR_1:Net_385_local\ ,
            clk_a_dig_glb_0 => \ADC_SAR_1:Net_381\ ,
            clk_a_dig_0 => \ADC_SAR_1:Net_381_local\ ,
            dclk_glb_0 => Net_1336 ,
            dclk_0 => Net_1336_local ,
            dclk_glb_1 => Net_63 ,
            dclk_1 => Net_63_local ,
            dclk_glb_2 => Net_1174 ,
            dclk_2 => Net_1174_local ,
            dclk_glb_3 => Net_151 ,
            dclk_3 => Net_151_local ,
            dclk_glb_4 => Net_132 ,
            dclk_4 => Net_132_local ,
            dclk_glb_5 => Net_188 ,
            dclk_5 => Net_188_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C:Net_1109_0\ ,
            sda_in => \I2C:Net_1109_1\ ,
            scl_out => \I2C:Net_643_0\ ,
            sda_out => \I2C:sda_x_wire\ ,
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC_SAR_1:ADC_SAR\
        PORT MAP (
            vplus => Net_33 ,
            vminus => \ADC_SAR_1:Net_126\ ,
            ext_pin => \ADC_SAR_1:Net_215\ ,
            vrefhi_out => \ADC_SAR_1:Net_126\ ,
            vref => \ADC_SAR_1:Net_248\ ,
            clock => \ADC_SAR_1:Net_385\ ,
            pump_clock => \ADC_SAR_1:Net_385\ ,
            irq => \ADC_SAR_1:Net_252\ ,
            next => Net_39 ,
            data_out_udb_11 => \ADC_SAR_1:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_1:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_1:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_1:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_1:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_1:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_1:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_1:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_1:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_1:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_1:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_1:Net_207_0\ ,
            eof_udb => Net_36 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                        | 
Port | Pin | Fixed |      Type |       Drive Mode |                   Name | Connections
-----+-----+-------+-----------+------------------+------------------------+-------------------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |                  S0(0) | 
     |   1 |     * |      NONE |      HI_Z_ANALOG |          Pin_ADC_in(0) | Analog(Net_33)
     |   2 |     * |      NONE |      HI_Z_ANALOG | \ADC_SAR_1:ExtVref(0)\ | Analog(\ADC_SAR_1:Net_215\)
     |   3 |     * |      NONE |         CMOS_OUT |                  S2(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |                  S3(0) | 
     |   5 |     * |      NONE |     HI_Z_DIGITAL |           SensorOut(0) | FB(Net_70)
     |   6 |     * |      NONE |         CMOS_OUT |                  S1(0) | 
     |   7 |     * |      NONE |     HI_Z_DIGITAL |                  OE(0) | 
-----+-----+-------+-----------+------------------+------------------------+-------------------------------------------
   1 |   6 |     * |      NONE |         CMOS_OUT |                Done(0) | 
-----+-----+-------+-----------+------------------+------------------------+-------------------------------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |                 LED(0) | 
-----+-----+-------+-----------+------------------+------------------------+-------------------------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |             PwmPIN1(0) | In(Net_420)
     |   1 |     * |      NONE |         CMOS_OUT |             PwmPIN2(0) | In(Net_467)
     |   2 |     * |      NONE |         CMOS_OUT |                 in1(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |                 in2(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |                 in3(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |                 in4(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |                Echo(0) | FB(Net_1337)
     |   7 |     * |      NONE |         CMOS_OUT |             Trigger(0) | In(Net_1200)
-----+-----+-------+-----------+------------------+------------------------+-------------------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |               SCL_1(0) | FB(\I2C:Net_1109_0\), In(\I2C:Net_643_0\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |               SDA_1(0) | FB(\I2C:Net_1109_1\), In(\I2C:sda_x_wire\)
-----------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.138ms
Digital Placement phase: Elapsed time ==> 1s.985ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Main_r.vh2" --pcf-path "Main.pco" --des-name "Main" --dsf-path "Main.dsf" --sdc-path "Main.sdc" --lib-path "Main_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.617ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.265ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Main_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.875ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.276ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.128ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.129ms
API generation phase: Elapsed time ==> 2s.612ms
Dependency generation phase: Elapsed time ==> 0s.019ms
Cleanup phase: Elapsed time ==> 0s.004ms
