{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556720858733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556720858733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 17:27:38 2019 " "Processing started: Wed May 01 17:27:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556720858733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556720858733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fakequidditch -c fakequidditch " "Command: quartus_map --read_settings_files=on --write_settings_files=off fakequidditch -c fakequidditch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556720858733 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1556720859344 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"vga_controller\";  expecting \";\" fakequidditch.v(28) " "Verilog HDL syntax error at fakequidditch.v(28) near text \"vga_controller\";  expecting \";\"" {  } { { "fakequidditch.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/fakequidditch.v" 28 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1556720859437 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "current_pixel fakequidditch.v(28) " "Verilog HDL Declaration error at fakequidditch.v(28): identifier \"current_pixel\" is already declared in the present scope" {  } { { "fakequidditch.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/fakequidditch.v" 28 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1556720859437 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "hor_sync fakequidditch.v(28) " "Verilog HDL Declaration error at fakequidditch.v(28): identifier \"hor_sync\" is already declared in the present scope" {  } { { "fakequidditch.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/fakequidditch.v" 28 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1556720859437 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ver_sync fakequidditch.v(28) " "Verilog HDL Declaration error at fakequidditch.v(28): identifier \"ver_sync\" is already declared in the present scope" {  } { { "fakequidditch.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/fakequidditch.v" 28 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1556720859437 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "red fakequidditch.v(28) " "Verilog HDL Declaration error at fakequidditch.v(28): identifier \"red\" is already declared in the present scope" {  } { { "fakequidditch.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/fakequidditch.v" 28 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1556720859437 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "green fakequidditch.v(28) " "Verilog HDL Declaration error at fakequidditch.v(28): identifier \"green\" is already declared in the present scope" {  } { { "fakequidditch.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/fakequidditch.v" 28 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1556720859437 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "blue fakequidditch.v(28) " "Verilog HDL Declaration error at fakequidditch.v(28): identifier \"blue\" is already declared in the present scope" {  } { { "fakequidditch.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/fakequidditch.v" 28 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1556720859437 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" fakequidditch.v(28) " "Verilog HDL syntax error at fakequidditch.v(28) near text \")\";  expecting \";\"" {  } { { "fakequidditch.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/fakequidditch.v" 28 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1556720859437 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "fakequidditch fakequidditch.v(1) " "Ignored design unit \"fakequidditch\" at fakequidditch.v(1) due to previous errors" {  } { { "fakequidditch.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/fakequidditch.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1556720859437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fakequidditch.v 0 0 " "Found 0 design units, including 0 entities, in source file fakequidditch.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556720859437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556720859437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556720859437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_horizontal.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_horizontal.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_horizontal " "Found entity 1: vga_horizontal" {  } { { "vga_horizontal.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_horizontal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556720859437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556720859437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_vertical.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_vertical.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_vertical " "Found entity 1: vga_vertical" {  } { { "vga_vertical.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_vertical.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556720859437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556720859437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/Cansu/Desktop/fakequidditch/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556720859453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556720859453 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 9 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556720859609 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 01 17:27:39 2019 " "Processing ended: Wed May 01 17:27:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556720859609 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556720859609 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556720859609 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556720859609 ""}
