{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1575648492567 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "processador EP2C70F672C6 " "Selected device EP2C70F672C6 for design \"processador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575648492583 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575648492630 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575648492630 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575648492737 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1575648492753 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C6 " "Device EP2C35F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575648493815 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575648493815 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1575648493815 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 1789 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575648493815 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 1790 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575648493815 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 1791 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575648493815 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1575648493815 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1575648493815 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "103 103 " "No exact pin location assignment(s) for 103 pins of 103 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[0\] " "Pin PC_atual_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[0] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[1\] " "Pin PC_atual_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[1] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[2\] " "Pin PC_atual_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[2] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[3\] " "Pin PC_atual_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[3] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[4\] " "Pin PC_atual_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[4] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[5\] " "Pin PC_atual_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[5] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[6\] " "Pin PC_atual_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[6] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[7\] " "Pin PC_atual_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[7] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[8\] " "Pin PC_atual_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[8] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[9\] " "Pin PC_atual_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[9] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[10\] " "Pin PC_atual_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[10] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[11\] " "Pin PC_atual_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[11] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[12\] " "Pin PC_atual_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[12] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[13\] " "Pin PC_atual_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[13] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[14\] " "Pin PC_atual_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[14] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[15\] " "Pin PC_atual_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[15] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[16\] " "Pin PC_atual_out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[16] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[17\] " "Pin PC_atual_out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[17] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[18\] " "Pin PC_atual_out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[18] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[19\] " "Pin PC_atual_out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[19] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[20\] " "Pin PC_atual_out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[20] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[21\] " "Pin PC_atual_out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[21] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[22\] " "Pin PC_atual_out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[22] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[23\] " "Pin PC_atual_out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[23] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[24\] " "Pin PC_atual_out\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[24] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[25\] " "Pin PC_atual_out\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[25] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[26\] " "Pin PC_atual_out\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[26] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[27\] " "Pin PC_atual_out\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[27] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[28\] " "Pin PC_atual_out\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[28] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[29\] " "Pin PC_atual_out\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[29] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[30\] " "Pin PC_atual_out\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[30] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_atual_out\[31\] " "Pin PC_atual_out\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PC_atual_out[31] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_atual_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[0\] " "Pin ALUOutW_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[0] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[1\] " "Pin ALUOutW_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[1] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[2\] " "Pin ALUOutW_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[2] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[3\] " "Pin ALUOutW_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[3] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[4\] " "Pin ALUOutW_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[4] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[5\] " "Pin ALUOutW_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[5] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[6\] " "Pin ALUOutW_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[6] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[7\] " "Pin ALUOutW_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[7] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[8\] " "Pin ALUOutW_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[8] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[9\] " "Pin ALUOutW_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[9] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[10\] " "Pin ALUOutW_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[10] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[11\] " "Pin ALUOutW_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[11] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[12\] " "Pin ALUOutW_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[12] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[13\] " "Pin ALUOutW_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[13] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[14\] " "Pin ALUOutW_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[14] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[15\] " "Pin ALUOutW_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[15] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[16\] " "Pin ALUOutW_out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[16] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[17\] " "Pin ALUOutW_out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[17] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[18\] " "Pin ALUOutW_out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[18] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[19\] " "Pin ALUOutW_out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[19] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[20\] " "Pin ALUOutW_out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[20] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[21\] " "Pin ALUOutW_out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[21] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[22\] " "Pin ALUOutW_out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[22] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[23\] " "Pin ALUOutW_out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[23] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[24\] " "Pin ALUOutW_out\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[24] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[25\] " "Pin ALUOutW_out\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[25] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[26\] " "Pin ALUOutW_out\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[26] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[27\] " "Pin ALUOutW_out\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[27] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[28\] " "Pin ALUOutW_out\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[28] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[29\] " "Pin ALUOutW_out\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[29] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[30\] " "Pin ALUOutW_out\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[30] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUOutW_out\[31\] " "Pin ALUOutW_out\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUOutW_out[31] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUOutW_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteRegW_out\[0\] " "Pin WriteRegW_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteRegW_out[0] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteRegW_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteRegW_out\[1\] " "Pin WriteRegW_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteRegW_out[1] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteRegW_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteRegW_out\[2\] " "Pin WriteRegW_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteRegW_out[2] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteRegW_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteRegW_out\[3\] " "Pin WriteRegW_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteRegW_out[3] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteRegW_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteRegW_out\[4\] " "Pin WriteRegW_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { WriteRegW_out[4] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WriteRegW_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWriteW_out " "Pin RegWriteW_out not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RegWriteW_out } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegWriteW_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[16\] " "Pin RD\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[16] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[17\] " "Pin RD\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[17] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[18\] " "Pin RD\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[18] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[19\] " "Pin RD\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[19] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[20\] " "Pin RD\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[20] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[21\] " "Pin RD\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[21] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[22\] " "Pin RD\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[22] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[23\] " "Pin RD\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[23] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[24\] " "Pin RD\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[24] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[25\] " "Pin RD\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[25] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[0\] " "Pin RD\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[0] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[31\] " "Pin RD\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[31] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[28\] " "Pin RD\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[28] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[30\] " "Pin RD\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[30] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[26\] " "Pin RD\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[26] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[27\] " "Pin RD\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[27] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[29\] " "Pin RD\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[29] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[5\] " "Pin RD\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[5] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[3\] " "Pin RD\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[3] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[4\] " "Pin RD\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[4] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[2\] " "Pin RD\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[2] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[1\] " "Pin RD\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[1] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[6\] " "Pin RD\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[6] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[7\] " "Pin RD\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[7] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[8\] " "Pin RD\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[8] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[9\] " "Pin RD\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[9] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[10\] " "Pin RD\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[10] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[11\] " "Pin RD\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[11] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[12\] " "Pin RD\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[12] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[13\] " "Pin RD\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[13] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[14\] " "Pin RD\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[14] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD\[15\] " "Pin RD\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RD[15] } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648493971 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1575648493971 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processador.sdc " "Synopsys Design Constraints File file not found: 'processador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1575648494127 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1575648494127 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1575648494127 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575648494159 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "processador.vhd" "" { Text "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/processador.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575648494159 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575648494299 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575648494299 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575648494299 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575648494299 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575648494299 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1575648494299 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1575648494299 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575648494299 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575648494331 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1575648494331 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575648494331 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "102 unused 3.3V 32 70 0 " "Number of I/O pins in group: 102 (unused VREF, 3.3V VCCIO, 32 input, 70 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1575648494331 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1575648494331 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1575648494331 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 58 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575648494331 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 53 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575648494331 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575648494331 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 50 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575648494331 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 62 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575648494331 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 53 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575648494331 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 50 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575648494331 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 46 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575648494331 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1575648494331 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1575648494331 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575648494393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575648497283 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575648497533 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575648497533 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575648500501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575648500501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575648500626 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X48_Y26 X59_Y38 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38" {  } { { "loc" "" { Generic "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38"} 48 26 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1575648502126 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575648502126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575648503078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1575648503078 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575648503078 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.36 " "Total time spent on timing analysis during the Fitter is 0.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1575648503110 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575648503125 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "70 " "Found 70 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[0\] 0 " "Pin \"PC_atual_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[1\] 0 " "Pin \"PC_atual_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[2\] 0 " "Pin \"PC_atual_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[3\] 0 " "Pin \"PC_atual_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[4\] 0 " "Pin \"PC_atual_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[5\] 0 " "Pin \"PC_atual_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[6\] 0 " "Pin \"PC_atual_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[7\] 0 " "Pin \"PC_atual_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[8\] 0 " "Pin \"PC_atual_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[9\] 0 " "Pin \"PC_atual_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[10\] 0 " "Pin \"PC_atual_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[11\] 0 " "Pin \"PC_atual_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[12\] 0 " "Pin \"PC_atual_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[13\] 0 " "Pin \"PC_atual_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[14\] 0 " "Pin \"PC_atual_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[15\] 0 " "Pin \"PC_atual_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[16\] 0 " "Pin \"PC_atual_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[17\] 0 " "Pin \"PC_atual_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[18\] 0 " "Pin \"PC_atual_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[19\] 0 " "Pin \"PC_atual_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[20\] 0 " "Pin \"PC_atual_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[21\] 0 " "Pin \"PC_atual_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[22\] 0 " "Pin \"PC_atual_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[23\] 0 " "Pin \"PC_atual_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[24\] 0 " "Pin \"PC_atual_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[25\] 0 " "Pin \"PC_atual_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[26\] 0 " "Pin \"PC_atual_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[27\] 0 " "Pin \"PC_atual_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[28\] 0 " "Pin \"PC_atual_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[29\] 0 " "Pin \"PC_atual_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[30\] 0 " "Pin \"PC_atual_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_atual_out\[31\] 0 " "Pin \"PC_atual_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[0\] 0 " "Pin \"ALUOutW_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[1\] 0 " "Pin \"ALUOutW_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[2\] 0 " "Pin \"ALUOutW_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[3\] 0 " "Pin \"ALUOutW_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[4\] 0 " "Pin \"ALUOutW_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[5\] 0 " "Pin \"ALUOutW_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[6\] 0 " "Pin \"ALUOutW_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[7\] 0 " "Pin \"ALUOutW_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[8\] 0 " "Pin \"ALUOutW_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[9\] 0 " "Pin \"ALUOutW_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[10\] 0 " "Pin \"ALUOutW_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[11\] 0 " "Pin \"ALUOutW_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[12\] 0 " "Pin \"ALUOutW_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[13\] 0 " "Pin \"ALUOutW_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[14\] 0 " "Pin \"ALUOutW_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[15\] 0 " "Pin \"ALUOutW_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[16\] 0 " "Pin \"ALUOutW_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[17\] 0 " "Pin \"ALUOutW_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[18\] 0 " "Pin \"ALUOutW_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[19\] 0 " "Pin \"ALUOutW_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[20\] 0 " "Pin \"ALUOutW_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[21\] 0 " "Pin \"ALUOutW_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[22\] 0 " "Pin \"ALUOutW_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[23\] 0 " "Pin \"ALUOutW_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[24\] 0 " "Pin \"ALUOutW_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[25\] 0 " "Pin \"ALUOutW_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[26\] 0 " "Pin \"ALUOutW_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[27\] 0 " "Pin \"ALUOutW_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[28\] 0 " "Pin \"ALUOutW_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[29\] 0 " "Pin \"ALUOutW_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[30\] 0 " "Pin \"ALUOutW_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUOutW_out\[31\] 0 " "Pin \"ALUOutW_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteRegW_out\[0\] 0 " "Pin \"WriteRegW_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteRegW_out\[1\] 0 " "Pin \"WriteRegW_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteRegW_out\[2\] 0 " "Pin \"WriteRegW_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteRegW_out\[3\] 0 " "Pin \"WriteRegW_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteRegW_out\[4\] 0 " "Pin \"WriteRegW_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegWriteW_out 0 " "Pin \"RegWriteW_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575648503125 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1575648503125 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575648503360 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575648503391 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575648503610 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575648504120 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1575648504136 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1575648504276 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/output_files/processador.fit.smsg " "Generated suppressed messages file C:/Users/felip/Documents/GitHub/Projeto_AOC/processador/output_files/processador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575648504417 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4992 " "Peak virtual memory: 4992 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575648504917 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 13:08:24 2019 " "Processing ended: Fri Dec 06 13:08:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575648504917 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575648504917 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575648504917 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575648504917 ""}
