#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Apr 26 23:56:18 2016
# Process ID: 560
# Current directory: C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/synth_1
# Command line: vivado.exe -log mf_disp_hw_axi_tb.vds -mode batch -messageDb vivado.pb -notrace -source mf_disp_hw_axi_tb.tcl
# Log file: C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/synth_1/mf_disp_hw_axi_tb.vds
# Journal file: C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source mf_disp_hw_axi_tb.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
Command: synth_design -top mf_disp_hw_axi_tb -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 263.086 ; gain = 91.785
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mf_disp_hw_axi_tb' [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/imports/sim/mf_disp_hw_axi_tb.v:24]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter AWVALID bound to: 1 - type: integer 
	Parameter WVALID bound to: 2 - type: integer 
	Parameter DONE bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tb_hw_clk_wiz' [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/synth_1/.Xil/Vivado-560-/realtime/tb_hw_clk_wiz_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'tb_hw_clk_wiz' (1#1) [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/synth_1/.Xil/Vivado-560-/realtime/tb_hw_clk_wiz_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'mf_disp_axi_top' [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/imports/proj/src/mf_disp_axi_top.v:4]
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 7 - type: integer 
	Parameter USER_NUM_MEM bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mf_disp_top' [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/imports/proj/src/mf_disp_top.v:23]
INFO: [Synth 8-638] synthesizing module 'mf_disp_addr_dec' [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/imports/proj/src/mf_disp_addr_dec.v:43]
INFO: [Synth 8-256] done synthesizing module 'mf_disp_addr_dec' (2#1) [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/imports/proj/src/mf_disp_addr_dec.v:43]
INFO: [Synth 8-638] synthesizing module 'mf_disp_cmd_reg_top' [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/imports/proj/src/mf_disp_cmd_reg_top.v:23]
INFO: [Synth 8-256] done synthesizing module 'mf_disp_cmd_reg_top' (3#1) [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/imports/proj/src/mf_disp_cmd_reg_top.v:23]
INFO: [Synth 8-638] synthesizing module 'mf_disp_fb_top' [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/imports/proj/src/mf_disp_fb_top.v:22]
INFO: [Synth 8-638] synthesizing module 'mf_disp_sync' [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/imports/proj/src/mf_disp_sync.v:22]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/imports/proj/src/mf_disp_sync.v:33]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/imports/proj/src/mf_disp_sync.v:35]
INFO: [Synth 8-256] done synthesizing module 'mf_disp_sync' (4#1) [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/imports/proj/src/mf_disp_sync.v:22]
INFO: [Synth 8-638] synthesizing module 'fb_bram_mem_gen' [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/synth_1/.Xil/Vivado-560-/realtime/fb_bram_mem_gen_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'fb_bram_mem_gen' (5#1) [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/synth_1/.Xil/Vivado-560-/realtime/fb_bram_mem_gen_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'pal_bram_mem_gen' [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/synth_1/.Xil/Vivado-560-/realtime/pal_bram_mem_gen_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'pal_bram_mem_gen' (6#1) [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/synth_1/.Xil/Vivado-560-/realtime/pal_bram_mem_gen_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'mf_disp_fb_top' (7#1) [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/imports/proj/src/mf_disp_fb_top.v:22]
INFO: [Synth 8-638] synthesizing module 'mf_disp_syncs' [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/imports/proj/src/mf_disp_syncs.v:23]
	Parameter NUM bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cdc_fifo_gen' [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/synth_1/.Xil/Vivado-560-/realtime/cdc_fifo_gen_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'cdc_fifo_gen' (8#1) [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/synth_1/.Xil/Vivado-560-/realtime/cdc_fifo_gen_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'mf_disp_syncs' (9#1) [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/imports/proj/src/mf_disp_syncs.v:23]
INFO: [Synth 8-638] synthesizing module 'mf_disp_intf_vga_top' [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/imports/proj/src/mf_disp_intf_vga_top.v:23]
INFO: [Synth 8-256] done synthesizing module 'mf_disp_intf_vga_top' (10#1) [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/imports/proj/src/mf_disp_intf_vga_top.v:23]
INFO: [Synth 8-256] done synthesizing module 'mf_disp_top' (11#1) [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/imports/proj/src/mf_disp_top.v:23]
INFO: [Synth 8-256] done synthesizing module 'mf_disp_axi_top' (12#1) [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/imports/proj/src/mf_disp_axi_top.v:4]
INFO: [Synth 8-256] done synthesizing module 'mf_disp_hw_axi_tb' (13#1) [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/sources_1/imports/sim/mf_disp_hw_axi_tb.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 300.410 ; gain = 129.109
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 300.410 ; gain = 129.109
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/synth_1/.Xil/Vivado-560-/dcp/cdc_fifo_gen_in_context.xdc] for cell 'mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync'
Finished Parsing XDC File [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/synth_1/.Xil/Vivado-560-/dcp/cdc_fifo_gen_in_context.xdc] for cell 'mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync'
Parsing XDC File [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/synth_1/.Xil/Vivado-560-/dcp_2/pal_bram_mem_gen_in_context.xdc] for cell 'mf_disp_axi_top_inst/disp/fb/pal_ram'
Finished Parsing XDC File [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/synth_1/.Xil/Vivado-560-/dcp_2/pal_bram_mem_gen_in_context.xdc] for cell 'mf_disp_axi_top_inst/disp/fb/pal_ram'
Parsing XDC File [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/synth_1/.Xil/Vivado-560-/dcp_3/fb_bram_mem_gen_in_context.xdc] for cell 'mf_disp_axi_top_inst/disp/fb/fb_ram'
Finished Parsing XDC File [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/synth_1/.Xil/Vivado-560-/dcp_3/fb_bram_mem_gen_in_context.xdc] for cell 'mf_disp_axi_top_inst/disp/fb/fb_ram'
Parsing XDC File [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/synth_1/.Xil/Vivado-560-/dcp_4/tb_hw_clk_wiz_in_context.xdc] for cell 'vga_clk'
Finished Parsing XDC File [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/synth_1/.Xil/Vivado-560-/dcp_4/tb_hw_clk_wiz_in_context.xdc] for cell 'vga_clk'
Parsing XDC File [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/hw_tb_constrs/imports/hw_tb_constrs/mf_disp_hw_tb_pins.xdc]
WARNING: [Constraints 18-619] A clock with name 'CLK100MHZ' already exists, overwriting the previous clock with the same name. [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/hw_tb_constrs/imports/hw_tb_constrs/mf_disp_hw_tb_pins.xdc:7]
Finished Parsing XDC File [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/hw_tb_constrs/imports/hw_tb_constrs/mf_disp_hw_tb_pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.srcs/hw_tb_constrs/imports/hw_tb_constrs/mf_disp_hw_tb_pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mf_disp_hw_axi_tb_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mf_disp_hw_axi_tb_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 603.840 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 603.840 ; gain = 432.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 603.840 ; gain = 432.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  C:/Users/Matt/Projects/mipsfpga-display/new/mipsfpga-display.runs/synth_1/.Xil/Vivado-560-/dcp_4/tb_hw_clk_wiz_in_context.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 603.840 ; gain = 432.539
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cstate_reg' in module 'mf_disp_hw_axi_tb'
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 | 00000000000000000000000000000000
                 AWVALID |                               01 | 00000000000000000000000000000001
                  WVALID |                               10 | 00000000000000000000000000000010
                    DONE |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cstate_reg' using encoding 'sequential' in module 'mf_disp_hw_axi_tb'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 603.840 ; gain = 432.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 24    
+---Muxes : 
	 256 Input     70 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 7     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 10    
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mf_disp_hw_axi_tb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	 256 Input     70 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mf_disp_addr_dec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
Module mf_disp_cmd_reg_top 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mf_disp_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module mf_disp_fb_top 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mf_disp_syncs 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mf_disp_intf_vga_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               17 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 10    
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module mf_disp_axi_top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 603.840 ; gain = 432.539
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 603.840 ; gain = 432.539
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 603.840 ; gain = 432.539

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance '\mf_disp_axi_top_inst/axi_awaddr_reg[1] ' (FDRE) to '\mf_disp_axi_top_inst/axi_awaddr_reg[0] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mf_disp_axi_top_inst/axi_awaddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mf_disp_axi_top_inst/axi_arready_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mf_disp_axi_top_inst/axi_arv_arr_flag_reg )
INFO: [Synth 8-3886] merging instance '\mf_disp_axi_top_inst/axi_awaddr_reg[4] ' (FDRE) to '\mf_disp_axi_top_inst/axi_awaddr_reg[8] '
INFO: [Synth 8-3886] merging instance '\mf_disp_axi_top_inst/axi_awaddr_reg[5] ' (FDRE) to '\mf_disp_axi_top_inst/axi_awaddr_reg[8] '
INFO: [Synth 8-3886] merging instance '\mf_disp_axi_top_inst/axi_awaddr_reg[6] ' (FDRE) to '\mf_disp_axi_top_inst/axi_awaddr_reg[7] '
INFO: [Synth 8-3886] merging instance '\mf_disp_axi_top_inst/axi_awaddr_reg[14] ' (FDRE) to '\mf_disp_axi_top_inst/axi_awaddr_reg[15] '
INFO: [Synth 8-3886] merging instance '\mf_disp_axi_top_inst/axi_awaddr_reg[15] ' (FDRE) to '\mf_disp_axi_top_inst/axi_awaddr_reg[13] '
INFO: [Synth 8-3886] merging instance '\mf_disp_axi_top_inst/axi_awaddr_reg[13] ' (FDRE) to '\mf_disp_axi_top_inst/axi_awaddr_reg[12] '
INFO: [Synth 8-3886] merging instance '\mf_disp_axi_top_inst/axi_awaddr_reg[12] ' (FDRE) to '\mf_disp_axi_top_inst/axi_awaddr_reg[11] '
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/axi_awaddr_reg[15] ) is unused and will be removed from module mf_disp_hw_axi_tb.
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/axi_awaddr_reg[14] ) is unused and will be removed from module mf_disp_hw_axi_tb.
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/axi_awaddr_reg[13] ) is unused and will be removed from module mf_disp_hw_axi_tb.
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/axi_awaddr_reg[12] ) is unused and will be removed from module mf_disp_hw_axi_tb.
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/axi_awaddr_reg[6] ) is unused and will be removed from module mf_disp_hw_axi_tb.
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/axi_awaddr_reg[5] ) is unused and will be removed from module mf_disp_hw_axi_tb.
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/axi_awaddr_reg[4] ) is unused and will be removed from module mf_disp_hw_axi_tb.
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/axi_awaddr_reg[1] ) is unused and will be removed from module mf_disp_hw_axi_tb.
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/axi_awaddr_reg[0] ) is unused and will be removed from module mf_disp_hw_axi_tb.
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[1] ) is unused and will be removed from module mf_disp_hw_axi_tb.
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[0] ) is unused and will be removed from module mf_disp_hw_axi_tb.
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/axi_arlen_cntr_reg[7] ) is unused and will be removed from module mf_disp_hw_axi_tb.
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/axi_arlen_cntr_reg[6] ) is unused and will be removed from module mf_disp_hw_axi_tb.
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/axi_arlen_cntr_reg[5] ) is unused and will be removed from module mf_disp_hw_axi_tb.
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/axi_arlen_cntr_reg[4] ) is unused and will be removed from module mf_disp_hw_axi_tb.
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/axi_arlen_cntr_reg[3] ) is unused and will be removed from module mf_disp_hw_axi_tb.
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/axi_arlen_cntr_reg[2] ) is unused and will be removed from module mf_disp_hw_axi_tb.
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/axi_arlen_cntr_reg[1] ) is unused and will be removed from module mf_disp_hw_axi_tb.
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/axi_arlen_cntr_reg[0] ) is unused and will be removed from module mf_disp_hw_axi_tb.
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/axi_rvalid_reg ) is unused and will be removed from module mf_disp_hw_axi_tb.
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/axi_arready_reg ) is unused and will be removed from module mf_disp_hw_axi_tb.
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/axi_arv_arr_flag_reg ) is unused and will be removed from module mf_disp_hw_axi_tb.
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/axi_bvalid_reg ) is unused and will be removed from module mf_disp_hw_axi_tb.
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/axi_rlast_reg ) is unused and will be removed from module mf_disp_hw_axi_tb.
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/axi_awlen_cntr_reg[7] ) is unused and will be removed from module mf_disp_hw_axi_tb.
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/axi_awlen_cntr_reg[6] ) is unused and will be removed from module mf_disp_hw_axi_tb.
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/axi_awlen_cntr_reg[5] ) is unused and will be removed from module mf_disp_hw_axi_tb.
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/axi_awlen_cntr_reg[4] ) is unused and will be removed from module mf_disp_hw_axi_tb.
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/axi_awlen_cntr_reg[3] ) is unused and will be removed from module mf_disp_hw_axi_tb.
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/axi_awlen_cntr_reg[2] ) is unused and will be removed from module mf_disp_hw_axi_tb.
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/axi_awlen_cntr_reg[1] ) is unused and will be removed from module mf_disp_hw_axi_tb.
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/axi_awlen_cntr_reg[0] ) is unused and will be removed from module mf_disp_hw_axi_tb.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 603.840 ; gain = 432.539
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 603.840 ; gain = 432.539

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'vga_clk/clk_out1' to pin 'vga_clk/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'vga_clk/clk_out2' to pin 'vga_clk/bbstub_clk_out2/O'
WARNING: [Synth 8-565] redefining clock 'CLK100MHZ'
INFO: Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 603.840 ; gain = 432.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 603.840 ; gain = 432.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 603.840 ; gain = 432.539
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 603.840 ; gain = 432.539

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 603.840 ; gain = 432.539
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 603.840 ; gain = 432.539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 603.840 ; gain = 432.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 603.840 ; gain = 432.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 603.840 ; gain = 432.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 603.840 ; gain = 432.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 603.840 ; gain = 432.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |tb_hw_clk_wiz    |         1|
|2     |fb_bram_mem_gen  |         1|
|3     |pal_bram_mem_gen |         1|
|4     |cdc_fifo_gen     |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |cdc_fifo_gen     |     1|
|2     |fb_bram_mem_gen  |     1|
|3     |pal_bram_mem_gen |     1|
|4     |tb_hw_clk_wiz    |     1|
|5     |CARRY4           |    19|
|6     |LUT1             |    69|
|7     |LUT2             |    18|
|8     |LUT3             |    36|
|9     |LUT4             |    56|
|10    |LUT5             |    41|
|11    |LUT6             |    65|
|12    |FDCE             |   108|
|13    |FDRE             |    34|
|14    |IBUF             |     1|
|15    |OBUF             |    14|
+------+-----------------+------+

Report Instance Areas: 
+------+-----------------------+---------------------+------+
|      |Instance               |Module               |Cells |
+------+-----------------------+---------------------+------+
|1     |top                    |                     |   519|
|2     |  mf_disp_axi_top_inst |mf_disp_axi_top      |   380|
|3     |    disp               |mf_disp_top          |   353|
|4     |      cmd              |mf_disp_cmd_reg_top  |     7|
|5     |      dm_sync_sp       |mf_disp_sync         |     3|
|6     |      en_sync_sp       |mf_disp_sync_0       |     3|
|7     |      fb               |mf_disp_fb_top       |    93|
|8     |        fs_sync_ps     |mf_disp_sync_2       |     3|
|9     |      intf             |mf_disp_intf_vga_top |   226|
|10    |      intf_syncs       |mf_disp_syncs        |    18|
|11    |      tm_sync_sp       |mf_disp_sync_1       |     3|
+------+-----------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 603.840 ; gain = 432.539
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 603.840 ; gain = 107.176
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 603.840 ; gain = 432.539
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 603.840 ; gain = 413.699
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.036 . Memory (MB): peak = 603.840 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 26 23:56:58 2016...
