<profile>

<section name = "Vitis HLS Report for 'cordiccart2pol'" level="0">
<item name = "Date">Fri Oct 15 18:40:37 2021
</item>
<item name = "Version">2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)</item>
<item name = "Project">cordiccart2pol</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.508 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 2, 20.000 ns, 20.000 ns, 3, 3, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 36, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">8, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 48, -</column>
<column name="Register">-, -, 3, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">2, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="my_LUT_th_V_U">my_LUT_th_V, 4, 0, 0, 0, 65536, 1, 1, 65536</column>
<column name="my_LUT_r_V_U">my_LUT_th_V, 4, 0, 0, 0, 65536, 1, 1, 65536</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="and_ln795_1_fu_238_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln795_fu_166_p2">and, 0, 0, 2, 1, 1</column>
<column name="overflow_1_fu_232_p2">and, 0, 0, 2, 1, 1</column>
<column name="overflow_fu_160_p2">and, 0, 0, 2, 1, 1</column>
<column name="or_ln340_1_fu_244_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln340_fu_172_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln340_1_fu_278_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln340_fu_270_p3">select, 0, 0, 8, 1, 8</column>
<column name="xor_ln340_1_fu_264_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln340_fu_192_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln794_1_fu_226_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln794_fu_154_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="my_LUT_r_V_address0">14, 3, 16, 48</column>
<column name="my_LUT_th_V_address0">14, 3, 16, 48</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, cordiccart2pol, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, cordiccart2pol, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, cordiccart2pol, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, cordiccart2pol, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, cordiccart2pol, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, cordiccart2pol, return value</column>
<column name="x">in, 6, ap_none, x, scalar</column>
<column name="y">in, 6, ap_none, y, scalar</column>
<column name="r">out, 6, ap_vld, r, pointer</column>
<column name="r_ap_vld">out, 1, ap_vld, r, pointer</column>
<column name="theta">out, 6, ap_vld, theta, pointer</column>
<column name="theta_ap_vld">out, 1, ap_vld, theta, pointer</column>
</table>
</item>
</section>
</profile>
