;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 30
	DJN 300, 90
	SUB 124, 176
	DJN 0, <-2
	SUB #80, -33
	DJN 300, 90
	JMP <-302
	SUB #80, -33
	CMP @-127, 100
	SPL 3, #20
	ADD 130, 9
	SUB #0, -0
	SPL 0, <-2
	SPL 0, <-2
	SUB #80, -33
	ADD 3, @20
	SPL 800, <330
	SPL 300, 90
	DJN 300, 90
	SPL 800, <330
	SUB 2, -125
	SLT <300, <90
	SUB 2, -125
	SUB -700, -602
	SUB -207, <-120
	JMZ <-302, 0
	JMP 0, <2
	SPL 300, 90
	SUB @121, 106
	ADD @13, 0
	SUB @121, 106
	SUB @121, 106
	SPL 500, <-302
	ADD 270, 60
	MOV -801, <-20
	SUB @121, 106
	ADD 130, 9
	ADD 100, -100
	SUB @121, 106
	CMP -702, -10
	ADD 210, 60
	SPL 0, <-2
	ADD 130, 9
	SPL 0, <-2
	SPL 0, <-2
	JMN @20, 0
