// Seed: 749636592
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_5 = 32'd12,
    parameter id_7 = 32'd8
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    _id_7
);
  inout wire _id_7;
  inout wire id_6;
  inout wire _id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic [(  id_5  ) : id_7] id_8;
  ;
  logic [1 : -1 'b0] id_9;
  module_0 modCall_1 (
      id_4,
      id_8,
      id_9,
      id_3
  );
endmodule
