
WatchV02.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004268  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  08004374  08004374  00014374  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080043a0  080043a0  0002001c  2**0
                  CONTENTS
  4 .ARM          00000000  080043a0  080043a0  0002001c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080043a0  080043a0  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080043a0  080043a0  000143a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080043a4  080043a4  000143a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  080043a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c8  2000001c  080043c4  0002001c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001e4  080043c4  000201e4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014c5c  00000000  00000000  00020045  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002b82  00000000  00000000  00034ca1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000e20  00000000  00000000  00037828  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ce8  00000000  00000000  00038648  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00015b06  00000000  00000000  00039330  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000bb8e  00000000  00000000  0004ee36  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007437a  00000000  00000000  0005a9c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ced3e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003958  00000000  00000000  000cedbc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000001c 	.word	0x2000001c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800435c 	.word	0x0800435c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000020 	.word	0x20000020
 8000148:	0800435c 	.word	0x0800435c

0800014c <ReadAebBtn>:

TickType_t settingRetrunTick=0;


uint8_t ReadAebBtn(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	return KEY_AEB;
 8000150:	2102      	movs	r1, #2
 8000152:	4803      	ldr	r0, [pc, #12]	; (8000160 <ReadAebBtn+0x14>)
 8000154:	f002 ffca 	bl	80030ec <HAL_GPIO_ReadPin>
 8000158:	4603      	mov	r3, r0
}
 800015a:	4618      	mov	r0, r3
 800015c:	bd80      	pop	{r7, pc}
 800015e:	bf00      	nop
 8000160:	40010800 	.word	0x40010800

08000164 <ReadVolumeBtn>:

uint8_t ReadVolumeBtn(void)
{
 8000164:	b580      	push	{r7, lr}
 8000166:	af00      	add	r7, sp, #0
	return KEY_VOLUME;
 8000168:	2101      	movs	r1, #1
 800016a:	4803      	ldr	r0, [pc, #12]	; (8000178 <ReadVolumeBtn+0x14>)
 800016c:	f002 ffbe 	bl	80030ec <HAL_GPIO_ReadPin>
 8000170:	4603      	mov	r3, r0
}
 8000172:	4618      	mov	r0, r3
 8000174:	bd80      	pop	{r7, pc}
 8000176:	bf00      	nop
 8000178:	40010800 	.word	0x40010800

0800017c <ReadRevBtn>:


uint8_t ReadRevBtn(void)
{
 800017c:	b580      	push	{r7, lr}
 800017e:	af00      	add	r7, sp, #0
	return KEY_RESERVED;
 8000180:	2104      	movs	r1, #4
 8000182:	4803      	ldr	r0, [pc, #12]	; (8000190 <ReadRevBtn+0x14>)
 8000184:	f002 ffb2 	bl	80030ec <HAL_GPIO_ReadPin>
 8000188:	4603      	mov	r3, r0
}
 800018a:	4618      	mov	r0, r3
 800018c:	bd80      	pop	{r7, pc}
 800018e:	bf00      	nop
 8000190:	40010800 	.word	0x40010800

08000194 <AebCb>:
 * Brief:AEB�����ص�
 * Argument:kSta ����״̬
 * Return:��
 ************************************/
void AebCb(enum KeyState kSta)
{
 8000194:	b580      	push	{r7, lr}
 8000196:	b082      	sub	sp, #8
 8000198:	af00      	add	r7, sp, #0
 800019a:	4603      	mov	r3, r0
 800019c:	71fb      	strb	r3, [r7, #7]
	if (kSta == LONG_PRESS)
 800019e:	79fb      	ldrb	r3, [r7, #7]
 80001a0:	2b02      	cmp	r3, #2
 80001a2:	d103      	bne.n	80001ac <AebCb+0x18>
	{
		SetAebState(AEB_OFF);
 80001a4:	2001      	movs	r0, #1
 80001a6:	f000 f8f3 	bl	8000390 <SetAebState>
//		else if(hardware==HW_WATCH)
//		{
//			SetAebState(AEB_ON);
//		}
	}
}
 80001aa:	e005      	b.n	80001b8 <AebCb+0x24>
	else if(kSta==PRESS)
 80001ac:	79fb      	ldrb	r3, [r7, #7]
 80001ae:	2b01      	cmp	r3, #1
 80001b0:	d102      	bne.n	80001b8 <AebCb+0x24>
		SetAebState(AEB_ON);
 80001b2:	2000      	movs	r0, #0
 80001b4:	f000 f8ec 	bl	8000390 <SetAebState>
}
 80001b8:	bf00      	nop
 80001ba:	3708      	adds	r7, #8
 80001bc:	46bd      	mov	sp, r7
 80001be:	bd80      	pop	{r7, pc}

080001c0 <VolCb>:


void VolCb(enum KeyState kSta)
{
 80001c0:	b580      	push	{r7, lr}
 80001c2:	b084      	sub	sp, #16
 80001c4:	af00      	add	r7, sp, #0
 80001c6:	4603      	mov	r3, r0
 80001c8:	71fb      	strb	r3, [r7, #7]
	static uint8_t volCnt = 0;
	if (kSta == PRESS)
 80001ca:	79fb      	ldrb	r3, [r7, #7]
 80001cc:	2b01      	cmp	r3, #1
 80001ce:	d127      	bne.n	8000220 <VolCb+0x60>
	{
		volCnt++;
 80001d0:	4b16      	ldr	r3, [pc, #88]	; (800022c <VolCb+0x6c>)
 80001d2:	781b      	ldrb	r3, [r3, #0]
 80001d4:	3301      	adds	r3, #1
 80001d6:	b2da      	uxtb	r2, r3
 80001d8:	4b14      	ldr	r3, [pc, #80]	; (800022c <VolCb+0x6c>)
 80001da:	701a      	strb	r2, [r3, #0]
		uint8_t volValue = volCnt % 3;
 80001dc:	4b13      	ldr	r3, [pc, #76]	; (800022c <VolCb+0x6c>)
 80001de:	781a      	ldrb	r2, [r3, #0]
 80001e0:	4b13      	ldr	r3, [pc, #76]	; (8000230 <VolCb+0x70>)
 80001e2:	fba3 1302 	umull	r1, r3, r3, r2
 80001e6:	0859      	lsrs	r1, r3, #1
 80001e8:	460b      	mov	r3, r1
 80001ea:	005b      	lsls	r3, r3, #1
 80001ec:	440b      	add	r3, r1
 80001ee:	1ad3      	subs	r3, r2, r3
 80001f0:	73fb      	strb	r3, [r7, #15]
		switch (volValue)
 80001f2:	7bfb      	ldrb	r3, [r7, #15]
 80001f4:	2b01      	cmp	r3, #1
 80001f6:	d007      	beq.n	8000208 <VolCb+0x48>
 80001f8:	2b02      	cmp	r3, #2
 80001fa:	d009      	beq.n	8000210 <VolCb+0x50>
 80001fc:	2b00      	cmp	r3, #0
 80001fe:	d10b      	bne.n	8000218 <VolCb+0x58>
		{
		case VOL_MAX:
			SetVolume(VOL_MAX);
 8000200:	2000      	movs	r0, #0
 8000202:	f001 faa3 	bl	800174c <SetVolume>
			break;
 8000206:	e00c      	b.n	8000222 <VolCb+0x62>
		case VOL_MID:
			SetVolume(VOL_MID);
 8000208:	2001      	movs	r0, #1
 800020a:	f001 fa9f 	bl	800174c <SetVolume>
			break;
 800020e:	e008      	b.n	8000222 <VolCb+0x62>
		case VOL_MIN:
			SetVolume(VOL_MIN);
 8000210:	2002      	movs	r0, #2
 8000212:	f001 fa9b 	bl	800174c <SetVolume>
			break;
 8000216:	e004      	b.n	8000222 <VolCb+0x62>
		default:
			SetVolume(VOL_MAX);
 8000218:	2000      	movs	r0, #0
 800021a:	f001 fa97 	bl	800174c <SetVolume>
			break;
 800021e:	e000      	b.n	8000222 <VolCb+0x62>
		}
	}
 8000220:	bf00      	nop
}
 8000222:	bf00      	nop
 8000224:	3710      	adds	r7, #16
 8000226:	46bd      	mov	sp, r7
 8000228:	bd80      	pop	{r7, pc}
 800022a:	bf00      	nop
 800022c:	20000074 	.word	0x20000074
 8000230:	aaaaaaab 	.word	0xaaaaaaab

08000234 <KeyInit>:


void KeyInit(void)
{
 8000234:	b480      	push	{r7}
 8000236:	af00      	add	r7, sp, #0

	/*��������*/
//	SetVolume(keySave.volume);

	/*��ʼ��ÿ������ʵ��*/
	aebKey.jitterTick = 0;
 8000238:	4b18      	ldr	r3, [pc, #96]	; (800029c <KeyInit+0x68>)
 800023a:	2200      	movs	r2, #0
 800023c:	601a      	str	r2, [r3, #0]
	aebKey.keyState = NONE;
 800023e:	4b17      	ldr	r3, [pc, #92]	; (800029c <KeyInit+0x68>)
 8000240:	2200      	movs	r2, #0
 8000242:	721a      	strb	r2, [r3, #8]
	aebKey.pressTick = 0;
 8000244:	4b15      	ldr	r3, [pc, #84]	; (800029c <KeyInit+0x68>)
 8000246:	2200      	movs	r2, #0
 8000248:	605a      	str	r2, [r3, #4]
	aebKey.readBtn = ReadAebBtn;
 800024a:	4b14      	ldr	r3, [pc, #80]	; (800029c <KeyInit+0x68>)
 800024c:	4a14      	ldr	r2, [pc, #80]	; (80002a0 <KeyInit+0x6c>)
 800024e:	60da      	str	r2, [r3, #12]
	aebKey.callBack = AebCb;
 8000250:	4b12      	ldr	r3, [pc, #72]	; (800029c <KeyInit+0x68>)
 8000252:	4a14      	ldr	r2, [pc, #80]	; (80002a4 <KeyInit+0x70>)
 8000254:	611a      	str	r2, [r3, #16]

	volumeKey.jitterTick = 0;
 8000256:	4b14      	ldr	r3, [pc, #80]	; (80002a8 <KeyInit+0x74>)
 8000258:	2200      	movs	r2, #0
 800025a:	601a      	str	r2, [r3, #0]
	volumeKey.keyState = NONE;
 800025c:	4b12      	ldr	r3, [pc, #72]	; (80002a8 <KeyInit+0x74>)
 800025e:	2200      	movs	r2, #0
 8000260:	721a      	strb	r2, [r3, #8]
	volumeKey.pressTick = 0;
 8000262:	4b11      	ldr	r3, [pc, #68]	; (80002a8 <KeyInit+0x74>)
 8000264:	2200      	movs	r2, #0
 8000266:	605a      	str	r2, [r3, #4]
	volumeKey.readBtn = ReadVolumeBtn;
 8000268:	4b0f      	ldr	r3, [pc, #60]	; (80002a8 <KeyInit+0x74>)
 800026a:	4a10      	ldr	r2, [pc, #64]	; (80002ac <KeyInit+0x78>)
 800026c:	60da      	str	r2, [r3, #12]
	volumeKey.callBack = VolCb;
 800026e:	4b0e      	ldr	r3, [pc, #56]	; (80002a8 <KeyInit+0x74>)
 8000270:	4a0f      	ldr	r2, [pc, #60]	; (80002b0 <KeyInit+0x7c>)
 8000272:	611a      	str	r2, [r3, #16]

	reserveKey.jitterTick = 0;
 8000274:	4b0f      	ldr	r3, [pc, #60]	; (80002b4 <KeyInit+0x80>)
 8000276:	2200      	movs	r2, #0
 8000278:	601a      	str	r2, [r3, #0]
	reserveKey.keyState = NONE;
 800027a:	4b0e      	ldr	r3, [pc, #56]	; (80002b4 <KeyInit+0x80>)
 800027c:	2200      	movs	r2, #0
 800027e:	721a      	strb	r2, [r3, #8]
	reserveKey.pressTick = 0;
 8000280:	4b0c      	ldr	r3, [pc, #48]	; (80002b4 <KeyInit+0x80>)
 8000282:	2200      	movs	r2, #0
 8000284:	605a      	str	r2, [r3, #4]
	reserveKey.readBtn = ReadRevBtn;
 8000286:	4b0b      	ldr	r3, [pc, #44]	; (80002b4 <KeyInit+0x80>)
 8000288:	4a0b      	ldr	r2, [pc, #44]	; (80002b8 <KeyInit+0x84>)
 800028a:	60da      	str	r2, [r3, #12]
	reserveKey.callBack = NULL;
 800028c:	4b09      	ldr	r3, [pc, #36]	; (80002b4 <KeyInit+0x80>)
 800028e:	2200      	movs	r2, #0
 8000290:	611a      	str	r2, [r3, #16]

}
 8000292:	bf00      	nop
 8000294:	46bd      	mov	sp, r7
 8000296:	bc80      	pop	{r7}
 8000298:	4770      	bx	lr
 800029a:	bf00      	nop
 800029c:	20000038 	.word	0x20000038
 80002a0:	0800014d 	.word	0x0800014d
 80002a4:	08000195 	.word	0x08000195
 80002a8:	2000004c 	.word	0x2000004c
 80002ac:	08000165 	.word	0x08000165
 80002b0:	080001c1 	.word	0x080001c1
 80002b4:	20000060 	.word	0x20000060
 80002b8:	0800017d 	.word	0x0800017d

080002bc <ScanOneKey>:
 *
 * �����ɿ���ִ�ж���
 *
 */
void ScanOneKey(HmiKey_t *pKey)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	b082      	sub	sp, #8
 80002c0:	af00      	add	r7, sp, #0
 80002c2:	6078      	str	r0, [r7, #4]
	/******************************************/
	if (pKey->readBtn() == DOWN) //�����������
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	68db      	ldr	r3, [r3, #12]
 80002c8:	4798      	blx	r3
 80002ca:	4603      	mov	r3, r0
 80002cc:	2b01      	cmp	r3, #1
 80002ce:	d121      	bne.n	8000314 <ScanOneKey+0x58>
	{
		if (pKey->jitterTick == 0)
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	681b      	ldr	r3, [r3, #0]
 80002d4:	2b00      	cmp	r3, #0
 80002d6:	d105      	bne.n	80002e4 <ScanOneKey+0x28>
		{
			pKey->jitterTick = GetSysticks();
 80002d8:	f001 fe0a 	bl	8001ef0 <HAL_GetTick>
 80002dc:	4602      	mov	r2, r0
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	601a      	str	r2, [r3, #0]
			pKey->jitterTick = 0;
			pKey->pressTick = 0;
			pKey->keyState = NONE;
		}
	}
}
 80002e2:	e043      	b.n	800036c <ScanOneKey+0xb0>
		else if (GetSysticks() - pKey->jitterTick > 20) //����
 80002e4:	f001 fe04 	bl	8001ef0 <HAL_GetTick>
 80002e8:	4602      	mov	r2, r0
 80002ea:	687b      	ldr	r3, [r7, #4]
 80002ec:	681b      	ldr	r3, [r3, #0]
 80002ee:	1ad3      	subs	r3, r2, r3
 80002f0:	2b14      	cmp	r3, #20
 80002f2:	d93b      	bls.n	800036c <ScanOneKey+0xb0>
			if (pKey->readBtn() == DOWN) //�����������
 80002f4:	687b      	ldr	r3, [r7, #4]
 80002f6:	68db      	ldr	r3, [r3, #12]
 80002f8:	4798      	blx	r3
 80002fa:	4603      	mov	r3, r0
 80002fc:	2b01      	cmp	r3, #1
 80002fe:	d135      	bne.n	800036c <ScanOneKey+0xb0>
				if (pKey->pressTick == 0)
 8000300:	687b      	ldr	r3, [r7, #4]
 8000302:	685b      	ldr	r3, [r3, #4]
 8000304:	2b00      	cmp	r3, #0
 8000306:	d131      	bne.n	800036c <ScanOneKey+0xb0>
					pKey->pressTick = GetSysticks();
 8000308:	f001 fdf2 	bl	8001ef0 <HAL_GetTick>
 800030c:	4602      	mov	r2, r0
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	605a      	str	r2, [r3, #4]
}
 8000312:	e02b      	b.n	800036c <ScanOneKey+0xb0>
		if (pKey->pressTick != 0) //������¹�
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	685b      	ldr	r3, [r3, #4]
 8000318:	2b00      	cmp	r3, #0
 800031a:	d027      	beq.n	800036c <ScanOneKey+0xb0>
			if (GetSysticks() - pKey->pressTick > LONG_PRESS_TICK) //�жϰ���ʱ���ﵽ�˳�����׼
 800031c:	f001 fde8 	bl	8001ef0 <HAL_GetTick>
 8000320:	4602      	mov	r2, r0
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	685b      	ldr	r3, [r3, #4]
 8000326:	1ad3      	subs	r3, r2, r3
 8000328:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800032c:	d908      	bls.n	8000340 <ScanOneKey+0x84>
				pKey->pressTick = GetSysticks();
 800032e:	f001 fddf 	bl	8001ef0 <HAL_GetTick>
 8000332:	4602      	mov	r2, r0
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	605a      	str	r2, [r3, #4]
				pKey->keyState = LONG_PRESS;
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	2202      	movs	r2, #2
 800033c:	721a      	strb	r2, [r3, #8]
 800033e:	e002      	b.n	8000346 <ScanOneKey+0x8a>
				pKey->keyState = PRESS;
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	2201      	movs	r2, #1
 8000344:	721a      	strb	r2, [r3, #8]
			if (pKey->callBack != NULL)
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	691b      	ldr	r3, [r3, #16]
 800034a:	2b00      	cmp	r3, #0
 800034c:	d005      	beq.n	800035a <ScanOneKey+0x9e>
				pKey->callBack(pKey->keyState);
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	691b      	ldr	r3, [r3, #16]
 8000352:	687a      	ldr	r2, [r7, #4]
 8000354:	7a12      	ldrb	r2, [r2, #8]
 8000356:	4610      	mov	r0, r2
 8000358:	4798      	blx	r3
			pKey->jitterTick = 0;
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	2200      	movs	r2, #0
 800035e:	601a      	str	r2, [r3, #0]
			pKey->pressTick = 0;
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	2200      	movs	r2, #0
 8000364:	605a      	str	r2, [r3, #4]
			pKey->keyState = NONE;
 8000366:	687b      	ldr	r3, [r7, #4]
 8000368:	2200      	movs	r2, #0
 800036a:	721a      	strb	r2, [r3, #8]
}
 800036c:	bf00      	nop
 800036e:	3708      	adds	r7, #8
 8000370:	46bd      	mov	sp, r7
 8000372:	bd80      	pop	{r7, pc}

08000374 <ScanKey>:
 * Brief:ɨ�����а���
 * Argument:kSta ����״̬
 * Return:��
 ************************************/
void ScanKey(void)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	af00      	add	r7, sp, #0
		ScanOneKey(&aebKey);
 8000378:	4803      	ldr	r0, [pc, #12]	; (8000388 <ScanKey+0x14>)
 800037a:	f7ff ff9f 	bl	80002bc <ScanOneKey>
		ScanOneKey(&volumeKey);
 800037e:	4803      	ldr	r0, [pc, #12]	; (800038c <ScanKey+0x18>)
 8000380:	f7ff ff9c 	bl	80002bc <ScanOneKey>
}
 8000384:	bf00      	nop
 8000386:	bd80      	pop	{r7, pc}
 8000388:	20000038 	.word	0x20000038
 800038c:	2000004c 	.word	0x2000004c

08000390 <SetAebState>:
CanRxMsg_t msg11d;
/*AEB控制报文*/
CanRxMsg_t msg11e;

void SetAebState(uint8_t state)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	b082      	sub	sp, #8
 8000394:	af00      	add	r7, sp, #0
 8000396:	4603      	mov	r3, r0
 8000398:	71fb      	strb	r3, [r7, #7]
	hardware = GetHardwareType();
 800039a:	f000 fbd5 	bl	8000b48 <GetHardwareType>
 800039e:	4603      	mov	r3, r0
 80003a0:	461a      	mov	r2, r3
 80003a2:	4b0f      	ldr	r3, [pc, #60]	; (80003e0 <SetAebState+0x50>)
 80003a4:	701a      	strb	r2, [r3, #0]

	memset(&watchTx, 0, sizeof(watchTx));
 80003a6:	2208      	movs	r2, #8
 80003a8:	2100      	movs	r1, #0
 80003aa:	480e      	ldr	r0, [pc, #56]	; (80003e4 <SetAebState+0x54>)
 80003ac:	f003 ffce 	bl	800434c <memset>
	watchTx.aebState = state;
 80003b0:	79fb      	ldrb	r3, [r7, #7]
 80003b2:	f003 0303 	and.w	r3, r3, #3
 80003b6:	b2d9      	uxtb	r1, r3
 80003b8:	4a0a      	ldr	r2, [pc, #40]	; (80003e4 <SetAebState+0x54>)
 80003ba:	7813      	ldrb	r3, [r2, #0]
 80003bc:	f361 0301 	bfi	r3, r1, #0, #2
 80003c0:	7013      	strb	r3, [r2, #0]
	watchTx.hardwareType = hardware;
 80003c2:	4b07      	ldr	r3, [pc, #28]	; (80003e0 <SetAebState+0x50>)
 80003c4:	781a      	ldrb	r2, [r3, #0]
 80003c6:	4b07      	ldr	r3, [pc, #28]	; (80003e4 <SetAebState+0x54>)
 80003c8:	709a      	strb	r2, [r3, #2]
//		}
//	} while ((msg11d.flg == 0)&&(msg11c.flg == 0));
//	msg11d.flg =0;
//	msg11c.flg =0;

	CanTxMessage(CAN_ID_STD, 0x11F, 8, (uint8_t*) &watchTx);
 80003ca:	4b06      	ldr	r3, [pc, #24]	; (80003e4 <SetAebState+0x54>)
 80003cc:	2208      	movs	r2, #8
 80003ce:	f240 111f 	movw	r1, #287	; 0x11f
 80003d2:	2000      	movs	r0, #0
 80003d4:	f000 f8d6 	bl	8000584 <CanTxMessage>
//	HAL_Delay(100);
}
 80003d8:	bf00      	nop
 80003da:	3708      	adds	r7, #8
 80003dc:	46bd      	mov	sp, r7
 80003de:	bd80      	pop	{r7, pc}
 80003e0:	20000075 	.word	0x20000075
 80003e4:	200000dc 	.word	0x200000dc

080003e8 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	af00      	add	r7, sp, #0

  hcan.Instance = CAN1;
 80003ec:	4b17      	ldr	r3, [pc, #92]	; (800044c <MX_CAN_Init+0x64>)
 80003ee:	4a18      	ldr	r2, [pc, #96]	; (8000450 <MX_CAN_Init+0x68>)
 80003f0:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 80003f2:	4b16      	ldr	r3, [pc, #88]	; (800044c <MX_CAN_Init+0x64>)
 80003f4:	2204      	movs	r2, #4
 80003f6:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80003f8:	4b14      	ldr	r3, [pc, #80]	; (800044c <MX_CAN_Init+0x64>)
 80003fa:	2200      	movs	r2, #0
 80003fc:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80003fe:	4b13      	ldr	r3, [pc, #76]	; (800044c <MX_CAN_Init+0x64>)
 8000400:	2200      	movs	r2, #0
 8000402:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_9TQ;
 8000404:	4b11      	ldr	r3, [pc, #68]	; (800044c <MX_CAN_Init+0x64>)
 8000406:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800040a:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_8TQ;
 800040c:	4b0f      	ldr	r3, [pc, #60]	; (800044c <MX_CAN_Init+0x64>)
 800040e:	f44f 02e0 	mov.w	r2, #7340032	; 0x700000
 8000412:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000414:	4b0d      	ldr	r3, [pc, #52]	; (800044c <MX_CAN_Init+0x64>)
 8000416:	2200      	movs	r2, #0
 8000418:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800041a:	4b0c      	ldr	r3, [pc, #48]	; (800044c <MX_CAN_Init+0x64>)
 800041c:	2200      	movs	r2, #0
 800041e:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000420:	4b0a      	ldr	r3, [pc, #40]	; (800044c <MX_CAN_Init+0x64>)
 8000422:	2200      	movs	r2, #0
 8000424:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000426:	4b09      	ldr	r3, [pc, #36]	; (800044c <MX_CAN_Init+0x64>)
 8000428:	2200      	movs	r2, #0
 800042a:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 800042c:	4b07      	ldr	r3, [pc, #28]	; (800044c <MX_CAN_Init+0x64>)
 800042e:	2200      	movs	r2, #0
 8000430:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000432:	4b06      	ldr	r3, [pc, #24]	; (800044c <MX_CAN_Init+0x64>)
 8000434:	2200      	movs	r2, #0
 8000436:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000438:	4804      	ldr	r0, [pc, #16]	; (800044c <MX_CAN_Init+0x64>)
 800043a:	f001 fd85 	bl	8001f48 <HAL_CAN_Init>
 800043e:	4603      	mov	r3, r0
 8000440:	2b00      	cmp	r3, #0
 8000442:	d001      	beq.n	8000448 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000444:	f001 f90b 	bl	800165e <Error_Handler>
  }

}
 8000448:	bf00      	nop
 800044a:	bd80      	pop	{r7, pc}
 800044c:	200000a8 	.word	0x200000a8
 8000450:	40006400 	.word	0x40006400

08000454 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	b088      	sub	sp, #32
 8000458:	af00      	add	r7, sp, #0
 800045a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800045c:	f107 0310 	add.w	r3, r7, #16
 8000460:	2200      	movs	r2, #0
 8000462:	601a      	str	r2, [r3, #0]
 8000464:	605a      	str	r2, [r3, #4]
 8000466:	609a      	str	r2, [r3, #8]
 8000468:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	681b      	ldr	r3, [r3, #0]
 800046e:	4a20      	ldr	r2, [pc, #128]	; (80004f0 <HAL_CAN_MspInit+0x9c>)
 8000470:	4293      	cmp	r3, r2
 8000472:	d139      	bne.n	80004e8 <HAL_CAN_MspInit+0x94>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000474:	4b1f      	ldr	r3, [pc, #124]	; (80004f4 <HAL_CAN_MspInit+0xa0>)
 8000476:	69db      	ldr	r3, [r3, #28]
 8000478:	4a1e      	ldr	r2, [pc, #120]	; (80004f4 <HAL_CAN_MspInit+0xa0>)
 800047a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800047e:	61d3      	str	r3, [r2, #28]
 8000480:	4b1c      	ldr	r3, [pc, #112]	; (80004f4 <HAL_CAN_MspInit+0xa0>)
 8000482:	69db      	ldr	r3, [r3, #28]
 8000484:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000488:	60fb      	str	r3, [r7, #12]
 800048a:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800048c:	4b19      	ldr	r3, [pc, #100]	; (80004f4 <HAL_CAN_MspInit+0xa0>)
 800048e:	699b      	ldr	r3, [r3, #24]
 8000490:	4a18      	ldr	r2, [pc, #96]	; (80004f4 <HAL_CAN_MspInit+0xa0>)
 8000492:	f043 0304 	orr.w	r3, r3, #4
 8000496:	6193      	str	r3, [r2, #24]
 8000498:	4b16      	ldr	r3, [pc, #88]	; (80004f4 <HAL_CAN_MspInit+0xa0>)
 800049a:	699b      	ldr	r3, [r3, #24]
 800049c:	f003 0304 	and.w	r3, r3, #4
 80004a0:	60bb      	str	r3, [r7, #8]
 80004a2:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration    
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80004a4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80004a8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004aa:	2300      	movs	r3, #0
 80004ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ae:	2300      	movs	r3, #0
 80004b0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004b2:	f107 0310 	add.w	r3, r7, #16
 80004b6:	4619      	mov	r1, r3
 80004b8:	480f      	ldr	r0, [pc, #60]	; (80004f8 <HAL_CAN_MspInit+0xa4>)
 80004ba:	f002 fcbd 	bl	8002e38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80004be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80004c2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004c4:	2302      	movs	r3, #2
 80004c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004c8:	2303      	movs	r3, #3
 80004ca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004cc:	f107 0310 	add.w	r3, r7, #16
 80004d0:	4619      	mov	r1, r3
 80004d2:	4809      	ldr	r0, [pc, #36]	; (80004f8 <HAL_CAN_MspInit+0xa4>)
 80004d4:	f002 fcb0 	bl	8002e38 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 3, 0);
 80004d8:	2200      	movs	r2, #0
 80004da:	2103      	movs	r1, #3
 80004dc:	2014      	movs	r0, #20
 80004de:	f002 fc74 	bl	8002dca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80004e2:	2014      	movs	r0, #20
 80004e4:	f002 fc8d 	bl	8002e02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80004e8:	bf00      	nop
 80004ea:	3720      	adds	r7, #32
 80004ec:	46bd      	mov	sp, r7
 80004ee:	bd80      	pop	{r7, pc}
 80004f0:	40006400 	.word	0x40006400
 80004f4:	40021000 	.word	0x40021000
 80004f8:	40010800 	.word	0x40010800

080004fc <CanFilterConfigScale16IdList>:
 * Brief:设置CAN滤波设置
 * Argument:�?????
 * Return:�?????
 ************************************/
void CanFilterConfigScale16IdList(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b08e      	sub	sp, #56	; 0x38
 8000500:	af00      	add	r7, sp, #0

	uint32_t stdIdBsd = 0x11B;
 8000502:	f240 131b 	movw	r3, #283	; 0x11b
 8000506:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t stdIdBsdAck = 0;
 8000508:	2300      	movs	r3, #0
 800050a:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t stdIdAebAck = 0;
 800050c:	2300      	movs	r3, #0
 800050e:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t stdIdAeb = 0x11E;
 8000510:	f44f 738f 	mov.w	r3, #286	; 0x11e
 8000514:	62bb      	str	r3, [r7, #40]	; 0x28
	CAN_FilterTypeDef sFilterCfg;
	sFilterCfg.FilterScale = CAN_FILTERSCALE_16BIT;
 8000516:	2300      	movs	r3, #0
 8000518:	61fb      	str	r3, [r7, #28]
	sFilterCfg.FilterMode = CAN_FILTERMODE_IDLIST;
 800051a:	2301      	movs	r3, #1
 800051c:	61bb      	str	r3, [r7, #24]
	sFilterCfg.FilterBank = 0;
 800051e:	2300      	movs	r3, #0
 8000520:	617b      	str	r3, [r7, #20]
	sFilterCfg.FilterIdHigh = stdIdAeb << 5;
 8000522:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000524:	015b      	lsls	r3, r3, #5
 8000526:	603b      	str	r3, [r7, #0]
	sFilterCfg.FilterIdLow = stdIdBsd << 5;
 8000528:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800052a:	015b      	lsls	r3, r3, #5
 800052c:	607b      	str	r3, [r7, #4]
	sFilterCfg.FilterMaskIdHigh = stdIdBsdAck << 5;
 800052e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000530:	015b      	lsls	r3, r3, #5
 8000532:	60bb      	str	r3, [r7, #8]
	sFilterCfg.FilterMaskIdLow = stdIdAebAck << 5;
 8000534:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000536:	015b      	lsls	r3, r3, #5
 8000538:	60fb      	str	r3, [r7, #12]
	sFilterCfg.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800053a:	2300      	movs	r3, #0
 800053c:	613b      	str	r3, [r7, #16]
	sFilterCfg.FilterActivation = CAN_FILTER_ENABLE;
 800053e:	2301      	movs	r3, #1
 8000540:	623b      	str	r3, [r7, #32]
	if (HAL_CAN_ConfigFilter(&hcan, &sFilterCfg) != HAL_OK)
 8000542:	463b      	mov	r3, r7
 8000544:	4619      	mov	r1, r3
 8000546:	480e      	ldr	r0, [pc, #56]	; (8000580 <CanFilterConfigScale16IdList+0x84>)
 8000548:	f001 fdf9 	bl	800213e <HAL_CAN_ConfigFilter>
 800054c:	4603      	mov	r3, r0
 800054e:	2b00      	cmp	r3, #0
 8000550:	d001      	beq.n	8000556 <CanFilterConfigScale16IdList+0x5a>
	{
		Error_Handler();
 8000552:	f001 f884 	bl	800165e <Error_Handler>
	}
	if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING)
 8000556:	2102      	movs	r1, #2
 8000558:	4809      	ldr	r0, [pc, #36]	; (8000580 <CanFilterConfigScale16IdList+0x84>)
 800055a:	f002 f91c 	bl	8002796 <HAL_CAN_ActivateNotification>
 800055e:	4603      	mov	r3, r0
 8000560:	2b00      	cmp	r3, #0
 8000562:	d001      	beq.n	8000568 <CanFilterConfigScale16IdList+0x6c>
			!= HAL_OK)
	{
		Error_Handler();
 8000564:	f001 f87b 	bl	800165e <Error_Handler>
	}
	if (HAL_CAN_Start(&hcan) != HAL_OK)
 8000568:	4805      	ldr	r0, [pc, #20]	; (8000580 <CanFilterConfigScale16IdList+0x84>)
 800056a:	f001 feb1 	bl	80022d0 <HAL_CAN_Start>
 800056e:	4603      	mov	r3, r0
 8000570:	2b00      	cmp	r3, #0
 8000572:	d001      	beq.n	8000578 <CanFilterConfigScale16IdList+0x7c>
	{
		Error_Handler();
 8000574:	f001 f873 	bl	800165e <Error_Handler>
	}
}
 8000578:	bf00      	nop
 800057a:	3738      	adds	r7, #56	; 0x38
 800057c:	46bd      	mov	sp, r7
 800057e:	bd80      	pop	{r7, pc}
 8000580:	200000a8 	.word	0x200000a8

08000584 <CanTxMessage>:
 * Brief:CAN发�??
 * Argument:@ide：标准帧还是扩展�?????? @id  canid  @len长度 @data数据
 * Return:0：发送成�?????   1：发送失�?????
 ************************************/
uint8_t CanTxMessage(uint8_t ide, uint32_t id, uint8_t len, uint8_t *data)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b08c      	sub	sp, #48	; 0x30
 8000588:	af00      	add	r7, sp, #0
 800058a:	60b9      	str	r1, [r7, #8]
 800058c:	607b      	str	r3, [r7, #4]
 800058e:	4603      	mov	r3, r0
 8000590:	73fb      	strb	r3, [r7, #15]
 8000592:	4613      	mov	r3, r2
 8000594:	73bb      	strb	r3, [r7, #14]
	uint32_t TxMailbox;
	CAN_TxHeaderTypeDef CAN_TxHeader;
	uint16_t i = 0;
 8000596:	2300      	movs	r3, #0
 8000598:	85fb      	strh	r3, [r7, #46]	; 0x2e
	CAN_TxHeader.IDE = ide;
 800059a:	7bfb      	ldrb	r3, [r7, #15]
 800059c:	61bb      	str	r3, [r7, #24]
	CAN_TxHeader.StdId = id;
 800059e:	68bb      	ldr	r3, [r7, #8]
 80005a0:	613b      	str	r3, [r7, #16]
	CAN_TxHeader.ExtId = id;
 80005a2:	68bb      	ldr	r3, [r7, #8]
 80005a4:	617b      	str	r3, [r7, #20]
	CAN_TxHeader.DLC = len;
 80005a6:	7bbb      	ldrb	r3, [r7, #14]
 80005a8:	623b      	str	r3, [r7, #32]
	CAN_TxHeader.RTR = CAN_RTR_DATA;
 80005aa:	2300      	movs	r3, #0
 80005ac:	61fb      	str	r3, [r7, #28]
	CAN_TxHeader.TransmitGlobalTime = DISABLE;
 80005ae:	2300      	movs	r3, #0
 80005b0:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 0)
 80005b4:	e007      	b.n	80005c6 <CanTxMessage+0x42>
	{
		i++;
 80005b6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80005b8:	3301      	adds	r3, #1
 80005ba:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (i > 0xff)
 80005bc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80005be:	2bff      	cmp	r3, #255	; 0xff
 80005c0:	d901      	bls.n	80005c6 <CanTxMessage+0x42>
			return 1;
 80005c2:	2301      	movs	r3, #1
 80005c4:	e013      	b.n	80005ee <CanTxMessage+0x6a>
	while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 0)
 80005c6:	480c      	ldr	r0, [pc, #48]	; (80005f8 <CanTxMessage+0x74>)
 80005c8:	f001 ffa0 	bl	800250c <HAL_CAN_GetTxMailboxesFreeLevel>
 80005cc:	4603      	mov	r3, r0
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d0f1      	beq.n	80005b6 <CanTxMessage+0x32>
	}
//	HAL_Delay(500);
	if (HAL_CAN_AddTxMessage(&hcan, &CAN_TxHeader, data, &TxMailbox) != HAL_OK)
 80005d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80005d6:	f107 0110 	add.w	r1, r7, #16
 80005da:	687a      	ldr	r2, [r7, #4]
 80005dc:	4806      	ldr	r0, [pc, #24]	; (80005f8 <CanTxMessage+0x74>)
 80005de:	f001 febb 	bl	8002358 <HAL_CAN_AddTxMessage>
 80005e2:	4603      	mov	r3, r0
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d001      	beq.n	80005ec <CanTxMessage+0x68>
	{
		return 1;
 80005e8:	2301      	movs	r3, #1
 80005ea:	e000      	b.n	80005ee <CanTxMessage+0x6a>
	}
	return 0;
 80005ec:	2300      	movs	r3, #0
}
 80005ee:	4618      	mov	r0, r3
 80005f0:	3730      	adds	r7, #48	; 0x30
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bd80      	pop	{r7, pc}
 80005f6:	bf00      	nop
 80005f8:	200000a8 	.word	0x200000a8

080005fc <HAL_CAN_RxFifo0MsgPendingCallback>:
 * Brief:CAN中断回调
 * Argument:@hcan can句柄
 * Return:�?????
 ************************************/
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b08c      	sub	sp, #48	; 0x30
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
	CAN_RxHeaderTypeDef CAN_RxHeader;
	HAL_StatusTypeDef HAL_Retval;
	uint8_t RxBuf[8] = { 0 };
 8000604:	f107 0308 	add.w	r3, r7, #8
 8000608:	2200      	movs	r2, #0
 800060a:	601a      	str	r2, [r3, #0]
 800060c:	605a      	str	r2, [r3, #4]
	HAL_Retval = HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &CAN_RxHeader, RxBuf);
 800060e:	f107 0308 	add.w	r3, r7, #8
 8000612:	f107 0210 	add.w	r2, r7, #16
 8000616:	2100      	movs	r1, #0
 8000618:	6878      	ldr	r0, [r7, #4]
 800061a:	f001 ffab 	bl	8002574 <HAL_CAN_GetRxMessage>
 800061e:	4603      	mov	r3, r0
 8000620:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (HAL_Retval == HAL_OK)
 8000624:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000628:	2b00      	cmp	r3, #0
 800062a:	d12a      	bne.n	8000682 <HAL_CAN_RxFifo0MsgPendingCallback+0x86>
//		{
//			msg11d.flg = 1;
//			memcpy(msg11d.data, RxBuf, 8);
//			memset(RxBuf, 0, 8);
//		}
		if (CAN_RxHeader.StdId == 0x11b)
 800062c:	693b      	ldr	r3, [r7, #16]
 800062e:	f240 121b 	movw	r2, #283	; 0x11b
 8000632:	4293      	cmp	r3, r2
 8000634:	d110      	bne.n	8000658 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>
		{
			msg11b.flg = 1;
 8000636:	4b15      	ldr	r3, [pc, #84]	; (800068c <HAL_CAN_RxFifo0MsgPendingCallback+0x90>)
 8000638:	2201      	movs	r2, #1
 800063a:	721a      	strb	r2, [r3, #8]
			memcpy(msg11b.data, RxBuf, 8);
 800063c:	4b13      	ldr	r3, [pc, #76]	; (800068c <HAL_CAN_RxFifo0MsgPendingCallback+0x90>)
 800063e:	461a      	mov	r2, r3
 8000640:	f107 0308 	add.w	r3, r7, #8
 8000644:	cb03      	ldmia	r3!, {r0, r1}
 8000646:	6010      	str	r0, [r2, #0]
 8000648:	6051      	str	r1, [r2, #4]
			memset(RxBuf, 0, 8);
 800064a:	f107 0308 	add.w	r3, r7, #8
 800064e:	2208      	movs	r2, #8
 8000650:	2100      	movs	r1, #0
 8000652:	4618      	mov	r0, r3
 8000654:	f003 fe7a 	bl	800434c <memset>
//		{
//			msg11c.flg = 1;
//			memcpy(msg11c.data, RxBuf, 8);
//			memset(RxBuf, 0, 8);
//		}
		if (CAN_RxHeader.StdId == 0x11e)
 8000658:	693b      	ldr	r3, [r7, #16]
 800065a:	f5b3 7f8f 	cmp.w	r3, #286	; 0x11e
 800065e:	d110      	bne.n	8000682 <HAL_CAN_RxFifo0MsgPendingCallback+0x86>
		{
			msg11e.flg = 1;
 8000660:	4b0b      	ldr	r3, [pc, #44]	; (8000690 <HAL_CAN_RxFifo0MsgPendingCallback+0x94>)
 8000662:	2201      	movs	r2, #1
 8000664:	721a      	strb	r2, [r3, #8]
			memcpy(msg11e.data, RxBuf, 8);
 8000666:	4b0a      	ldr	r3, [pc, #40]	; (8000690 <HAL_CAN_RxFifo0MsgPendingCallback+0x94>)
 8000668:	461a      	mov	r2, r3
 800066a:	f107 0308 	add.w	r3, r7, #8
 800066e:	cb03      	ldmia	r3!, {r0, r1}
 8000670:	6010      	str	r0, [r2, #0]
 8000672:	6051      	str	r1, [r2, #4]
			memset(RxBuf, 0, 8);
 8000674:	f107 0308 	add.w	r3, r7, #8
 8000678:	2208      	movs	r2, #8
 800067a:	2100      	movs	r1, #0
 800067c:	4618      	mov	r0, r3
 800067e:	f003 fe65 	bl	800434c <memset>
		}
	}
}
 8000682:	bf00      	nop
 8000684:	3730      	adds	r7, #48	; 0x30
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}
 800068a:	bf00      	nop
 800068c:	20000104 	.word	0x20000104
 8000690:	200000f8 	.word	0x200000f8

08000694 <CanDataAnalisys>:
 * Brief:CAN数据解析
 * Argument:�?????
 * Return:�?????
 ************************************/
void CanDataAnalisys(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	af00      	add	r7, sp, #0
////	  PlayVoice (SP_BSD_ON);
//		msg11c.flg = 0;
//		}
//	}
	/*如果收到AEB控制指令*/
	if (msg11e.flg == 1)
 8000698:	4ba6      	ldr	r3, [pc, #664]	; (8000934 <CanDataAnalisys+0x2a0>)
 800069a:	7a1b      	ldrb	r3, [r3, #8]
 800069c:	2b01      	cmp	r3, #1
 800069e:	f040 810d 	bne.w	80008bc <CanDataAnalisys+0x228>
	{
		aeb = *(AebMsg_t*) (msg11e.data);
 80006a2:	4aa4      	ldr	r2, [pc, #656]	; (8000934 <CanDataAnalisys+0x2a0>)
 80006a4:	4ba4      	ldr	r3, [pc, #656]	; (8000938 <CanDataAnalisys+0x2a4>)
 80006a6:	6811      	ldr	r1, [r2, #0]
 80006a8:	6852      	ldr	r2, [r2, #4]
 80006aa:	6019      	str	r1, [r3, #0]
 80006ac:	605a      	str	r2, [r3, #4]
		/*先解析语�?????*/
		if (aeb.voice != 0)
 80006ae:	4ba2      	ldr	r3, [pc, #648]	; (8000938 <CanDataAnalisys+0x2a4>)
 80006b0:	791b      	ldrb	r3, [r3, #4]
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d004      	beq.n	80006c0 <CanDataAnalisys+0x2c>
		{
			PlayVoice(aeb.voice);
 80006b6:	4ba0      	ldr	r3, [pc, #640]	; (8000938 <CanDataAnalisys+0x2a4>)
 80006b8:	791b      	ldrb	r3, [r3, #4]
 80006ba:	4618      	mov	r0, r3
 80006bc:	f001 f826 	bl	800170c <PlayVoice>
		}
		/*如果是报警器*/
		if (hardware == HW_ALARM)
 80006c0:	4b9e      	ldr	r3, [pc, #632]	; (800093c <CanDataAnalisys+0x2a8>)
 80006c2:	781b      	ldrb	r3, [r3, #0]
 80006c4:	2b01      	cmp	r3, #1
 80006c6:	d13f      	bne.n	8000748 <CanDataAnalisys+0xb4>
		{
			/*点亮操作不受限制*/
			if (aeb.ledRed != 0)
 80006c8:	4b9b      	ldr	r3, [pc, #620]	; (8000938 <CanDataAnalisys+0x2a4>)
 80006ca:	789b      	ldrb	r3, [r3, #2]
 80006cc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80006d0:	b2db      	uxtb	r3, r3
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d008      	beq.n	80006e8 <CanDataAnalisys+0x54>
			{
				SetLedRed(aeb.ledRed);
 80006d6:	4b98      	ldr	r3, [pc, #608]	; (8000938 <CanDataAnalisys+0x2a4>)
 80006d8:	789b      	ldrb	r3, [r3, #2]
 80006da:	f3c3 1381 	ubfx	r3, r3, #6, #2
 80006de:	b2db      	uxtb	r3, r3
 80006e0:	4618      	mov	r0, r3
 80006e2:	f000 fa41 	bl	8000b68 <SetLedRed>
 80006e6:	e00e      	b.n	8000706 <CanDataAnalisys+0x72>
			}
			else
			{
				/*熄灭操作，需要确认bsd没有点亮的情况下去操�?????*/
				if (bsd.ledRed == 0)
 80006e8:	4b95      	ldr	r3, [pc, #596]	; (8000940 <CanDataAnalisys+0x2ac>)
 80006ea:	789b      	ldrb	r3, [r3, #2]
 80006ec:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80006f0:	b2db      	uxtb	r3, r3
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d107      	bne.n	8000706 <CanDataAnalisys+0x72>
				{
					SetLedRed(aeb.ledRed);
 80006f6:	4b90      	ldr	r3, [pc, #576]	; (8000938 <CanDataAnalisys+0x2a4>)
 80006f8:	789b      	ldrb	r3, [r3, #2]
 80006fa:	f3c3 1381 	ubfx	r3, r3, #6, #2
 80006fe:	b2db      	uxtb	r3, r3
 8000700:	4618      	mov	r0, r3
 8000702:	f000 fa31 	bl	8000b68 <SetLedRed>
				}
			}
			/*点亮操作不受限制*/
			if (aeb.ledGreen != 0)
 8000706:	4b8c      	ldr	r3, [pc, #560]	; (8000938 <CanDataAnalisys+0x2a4>)
 8000708:	789b      	ldrb	r3, [r3, #2]
 800070a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800070e:	b2db      	uxtb	r3, r3
 8000710:	2b00      	cmp	r3, #0
 8000712:	d008      	beq.n	8000726 <CanDataAnalisys+0x92>
			{
				SetLedGreen(aeb.ledGreen);
 8000714:	4b88      	ldr	r3, [pc, #544]	; (8000938 <CanDataAnalisys+0x2a4>)
 8000716:	789b      	ldrb	r3, [r3, #2]
 8000718:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800071c:	b2db      	uxtb	r3, r3
 800071e:	4618      	mov	r0, r3
 8000720:	f000 fa5a 	bl	8000bd8 <SetLedGreen>
 8000724:	e0c7      	b.n	80008b6 <CanDataAnalisys+0x222>
			}
			else
			{
				/*熄灭操作，需要确认bsd没有点亮的情况下去操�?????*/
				if (bsd.ledGreen == 0)
 8000726:	4b86      	ldr	r3, [pc, #536]	; (8000940 <CanDataAnalisys+0x2ac>)
 8000728:	789b      	ldrb	r3, [r3, #2]
 800072a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800072e:	b2db      	uxtb	r3, r3
 8000730:	2b00      	cmp	r3, #0
 8000732:	f040 80c0 	bne.w	80008b6 <CanDataAnalisys+0x222>
				{
					SetLedGreen(aeb.ledGreen);
 8000736:	4b80      	ldr	r3, [pc, #512]	; (8000938 <CanDataAnalisys+0x2a4>)
 8000738:	789b      	ldrb	r3, [r3, #2]
 800073a:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800073e:	b2db      	uxtb	r3, r3
 8000740:	4618      	mov	r0, r3
 8000742:	f000 fa49 	bl	8000bd8 <SetLedGreen>
 8000746:	e0b6      	b.n	80008b6 <CanDataAnalisys+0x222>
				}
			}

		}
		else if (hardware == HW_WATCH)
 8000748:	4b7c      	ldr	r3, [pc, #496]	; (800093c <CanDataAnalisys+0x2a8>)
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	2b02      	cmp	r3, #2
 800074e:	f040 80b2 	bne.w	80008b6 <CanDataAnalisys+0x222>
		{
			/*解析左车道线*/
			SetLeftLine(aeb.leftLine);
 8000752:	4b79      	ldr	r3, [pc, #484]	; (8000938 <CanDataAnalisys+0x2a4>)
 8000754:	781b      	ldrb	r3, [r3, #0]
 8000756:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800075a:	b2db      	uxtb	r3, r3
 800075c:	4618      	mov	r0, r3
 800075e:	f000 fb77 	bl	8000e50 <SetLeftLine>
			/*解析右车道线*/
			SetRightLine(aeb.rightLine);
 8000762:	4b75      	ldr	r3, [pc, #468]	; (8000938 <CanDataAnalisys+0x2a4>)
 8000764:	781b      	ldrb	r3, [r3, #0]
 8000766:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800076a:	b2db      	uxtb	r3, r3
 800076c:	4618      	mov	r0, r3
 800076e:	f000 fba1 	bl	8000eb4 <SetRightLine>
			/*解析aeb灯*/
			SetAeb(aeb.aebState);
 8000772:	4b71      	ldr	r3, [pc, #452]	; (8000938 <CanDataAnalisys+0x2a4>)
 8000774:	785b      	ldrb	r3, [r3, #1]
 8000776:	f3c3 03c2 	ubfx	r3, r3, #3, #3
 800077a:	b2db      	uxtb	r3, r3
 800077c:	4618      	mov	r0, r3
 800077e:	f000 fd17 	bl	80011b0 <SetAeb>
			/*点亮操作不受限制*/
			if (aeb.car != 0)
 8000782:	4b6d      	ldr	r3, [pc, #436]	; (8000938 <CanDataAnalisys+0x2a4>)
 8000784:	781b      	ldrb	r3, [r3, #0]
 8000786:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800078a:	b2db      	uxtb	r3, r3
 800078c:	2b00      	cmp	r3, #0
 800078e:	d008      	beq.n	80007a2 <CanDataAnalisys+0x10e>
			{
				SetCar(aeb.car);
 8000790:	4b69      	ldr	r3, [pc, #420]	; (8000938 <CanDataAnalisys+0x2a4>)
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8000798:	b2db      	uxtb	r3, r3
 800079a:	4618      	mov	r0, r3
 800079c:	f000 fbbc 	bl	8000f18 <SetCar>
 80007a0:	e00e      	b.n	80007c0 <CanDataAnalisys+0x12c>
			}
			else
			{
				/*熄灭操作，需要确认bsd没有点亮的情况下去操�?????*/
				if (bsd.car == 0)
 80007a2:	4b67      	ldr	r3, [pc, #412]	; (8000940 <CanDataAnalisys+0x2ac>)
 80007a4:	781b      	ldrb	r3, [r3, #0]
 80007a6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80007aa:	b2db      	uxtb	r3, r3
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d107      	bne.n	80007c0 <CanDataAnalisys+0x12c>
				{
					SetCar(aeb.car);
 80007b0:	4b61      	ldr	r3, [pc, #388]	; (8000938 <CanDataAnalisys+0x2a4>)
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80007b8:	b2db      	uxtb	r3, r3
 80007ba:	4618      	mov	r0, r3
 80007bc:	f000 fbac 	bl	8000f18 <SetCar>
				}
			}
			/*点亮操作不受限制*/
						if (aeb.fault != 0)
 80007c0:	4b5d      	ldr	r3, [pc, #372]	; (8000938 <CanDataAnalisys+0x2a4>)
 80007c2:	785b      	ldrb	r3, [r3, #1]
 80007c4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80007c8:	b2db      	uxtb	r3, r3
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d008      	beq.n	80007e0 <CanDataAnalisys+0x14c>
						{
							SetFault(aeb.fault);
 80007ce:	4b5a      	ldr	r3, [pc, #360]	; (8000938 <CanDataAnalisys+0x2a4>)
 80007d0:	785b      	ldrb	r3, [r3, #1]
 80007d2:	f3c3 1381 	ubfx	r3, r3, #6, #2
 80007d6:	b2db      	uxtb	r3, r3
 80007d8:	4618      	mov	r0, r3
 80007da:	f000 fd47 	bl	800126c <SetFault>
 80007de:	e00e      	b.n	80007fe <CanDataAnalisys+0x16a>
						}
						else
						{
							/*熄灭操作，需要确认bsd没有点亮的情况下去操�?????*/
							if (bsd.fault == 0)
 80007e0:	4b57      	ldr	r3, [pc, #348]	; (8000940 <CanDataAnalisys+0x2ac>)
 80007e2:	785b      	ldrb	r3, [r3, #1]
 80007e4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80007e8:	b2db      	uxtb	r3, r3
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d107      	bne.n	80007fe <CanDataAnalisys+0x16a>
							{
								SetFault(aeb.fault);
 80007ee:	4b52      	ldr	r3, [pc, #328]	; (8000938 <CanDataAnalisys+0x2a4>)
 80007f0:	785b      	ldrb	r3, [r3, #1]
 80007f2:	f3c3 1381 	ubfx	r3, r3, #6, #2
 80007f6:	b2db      	uxtb	r3, r3
 80007f8:	4618      	mov	r0, r3
 80007fa:	f000 fd37 	bl	800126c <SetFault>
							}
						}
			/*点亮操作不受限制*/
			if (aeb.people != 0)
 80007fe:	4b4e      	ldr	r3, [pc, #312]	; (8000938 <CanDataAnalisys+0x2a4>)
 8000800:	785b      	ldrb	r3, [r3, #1]
 8000802:	f003 0307 	and.w	r3, r3, #7
 8000806:	b2db      	uxtb	r3, r3
 8000808:	2b00      	cmp	r3, #0
 800080a:	d008      	beq.n	800081e <CanDataAnalisys+0x18a>
			{
				SetPeople(aeb.people);
 800080c:	4b4a      	ldr	r3, [pc, #296]	; (8000938 <CanDataAnalisys+0x2a4>)
 800080e:	785b      	ldrb	r3, [r3, #1]
 8000810:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8000814:	b2db      	uxtb	r3, r3
 8000816:	4618      	mov	r0, r3
 8000818:	f000 fc0a 	bl	8001030 <SetPeople>
 800081c:	e00e      	b.n	800083c <CanDataAnalisys+0x1a8>
			}
			else
			{
				/*熄灭操作，需要确认bsd没有点亮的情况下去操�?????*/
				if (bsd.people == 0)
 800081e:	4b48      	ldr	r3, [pc, #288]	; (8000940 <CanDataAnalisys+0x2ac>)
 8000820:	785b      	ldrb	r3, [r3, #1]
 8000822:	f003 0307 	and.w	r3, r3, #7
 8000826:	b2db      	uxtb	r3, r3
 8000828:	2b00      	cmp	r3, #0
 800082a:	d107      	bne.n	800083c <CanDataAnalisys+0x1a8>
				{
					SetPeople(aeb.people);
 800082c:	4b42      	ldr	r3, [pc, #264]	; (8000938 <CanDataAnalisys+0x2a4>)
 800082e:	785b      	ldrb	r3, [r3, #1]
 8000830:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8000834:	b2db      	uxtb	r3, r3
 8000836:	4618      	mov	r0, r3
 8000838:	f000 fbfa 	bl	8001030 <SetPeople>
				}
			}
			/*点亮操作不受限制*/
			if (aeb.point != 0)
 800083c:	4b3e      	ldr	r3, [pc, #248]	; (8000938 <CanDataAnalisys+0x2a4>)
 800083e:	789b      	ldrb	r3, [r3, #2]
 8000840:	f003 030c 	and.w	r3, r3, #12
 8000844:	b2db      	uxtb	r3, r3
 8000846:	2b00      	cmp	r3, #0
 8000848:	d008      	beq.n	800085c <CanDataAnalisys+0x1c8>
			{
				SetPoint(aeb.point);
 800084a:	4b3b      	ldr	r3, [pc, #236]	; (8000938 <CanDataAnalisys+0x2a4>)
 800084c:	789b      	ldrb	r3, [r3, #2]
 800084e:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8000852:	b2db      	uxtb	r3, r3
 8000854:	4618      	mov	r0, r3
 8000856:	f000 fc79 	bl	800114c <SetPoint>
 800085a:	e00e      	b.n	800087a <CanDataAnalisys+0x1e6>
			}
			else
			{
				/*熄灭操作，需要确认bsd没有点亮的情况下去操�?????*/
				if (bsd.point == 0)
 800085c:	4b38      	ldr	r3, [pc, #224]	; (8000940 <CanDataAnalisys+0x2ac>)
 800085e:	789b      	ldrb	r3, [r3, #2]
 8000860:	f003 030c 	and.w	r3, r3, #12
 8000864:	b2db      	uxtb	r3, r3
 8000866:	2b00      	cmp	r3, #0
 8000868:	d107      	bne.n	800087a <CanDataAnalisys+0x1e6>
				{
					SetPoint(aeb.point);
 800086a:	4b33      	ldr	r3, [pc, #204]	; (8000938 <CanDataAnalisys+0x2a4>)
 800086c:	789b      	ldrb	r3, [r3, #2]
 800086e:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8000872:	b2db      	uxtb	r3, r3
 8000874:	4618      	mov	r0, r3
 8000876:	f000 fc69 	bl	800114c <SetPoint>
				}
			}

			if (aeb.digitalState == 1)
 800087a:	4b2f      	ldr	r3, [pc, #188]	; (8000938 <CanDataAnalisys+0x2a4>)
 800087c:	789b      	ldrb	r3, [r3, #2]
 800087e:	f003 0303 	and.w	r3, r3, #3
 8000882:	b2db      	uxtb	r3, r3
 8000884:	2b01      	cmp	r3, #1
 8000886:	d110      	bne.n	80008aa <CanDataAnalisys+0x216>
			{
				SetDigitalNumLeft(aeb.numLeft);
 8000888:	4b2b      	ldr	r3, [pc, #172]	; (8000938 <CanDataAnalisys+0x2a4>)
 800088a:	78db      	ldrb	r3, [r3, #3]
 800088c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000890:	b2db      	uxtb	r3, r3
 8000892:	4618      	mov	r0, r3
 8000894:	f000 fd1c 	bl	80012d0 <SetDigitalNumLeft>
				SetDigitalNumRight(aeb.numRight);
 8000898:	4b27      	ldr	r3, [pc, #156]	; (8000938 <CanDataAnalisys+0x2a4>)
 800089a:	78db      	ldrb	r3, [r3, #3]
 800089c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80008a0:	b2db      	uxtb	r3, r3
 80008a2:	4618      	mov	r0, r3
 80008a4:	f000 fd28 	bl	80012f8 <SetDigitalNumRight>
 80008a8:	e005      	b.n	80008b6 <CanDataAnalisys+0x222>
			}
			else
			{
				led.numLeft=0;
 80008aa:	4b26      	ldr	r3, [pc, #152]	; (8000944 <CanDataAnalisys+0x2b0>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	73da      	strb	r2, [r3, #15]
				led.numRight=0;
 80008b0:	4b24      	ldr	r3, [pc, #144]	; (8000944 <CanDataAnalisys+0x2b0>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	739a      	strb	r2, [r3, #14]
			}
		}
		msg11e.flg =0;
 80008b6:	4b1f      	ldr	r3, [pc, #124]	; (8000934 <CanDataAnalisys+0x2a0>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	721a      	strb	r2, [r3, #8]
	}
	/*如果收到BSD控制指令*/
	 if (msg11b.flg == 1)
 80008bc:	4b22      	ldr	r3, [pc, #136]	; (8000948 <CanDataAnalisys+0x2b4>)
 80008be:	7a1b      	ldrb	r3, [r3, #8]
 80008c0:	2b01      	cmp	r3, #1
 80008c2:	f040 80a4 	bne.w	8000a0e <CanDataAnalisys+0x37a>
	{
		bsd = *(BsdMsg_t*) (msg11b.data);
 80008c6:	4a20      	ldr	r2, [pc, #128]	; (8000948 <CanDataAnalisys+0x2b4>)
 80008c8:	4b1d      	ldr	r3, [pc, #116]	; (8000940 <CanDataAnalisys+0x2ac>)
 80008ca:	6811      	ldr	r1, [r2, #0]
 80008cc:	6852      	ldr	r2, [r2, #4]
 80008ce:	6019      	str	r1, [r3, #0]
 80008d0:	605a      	str	r2, [r3, #4]

		/*先解析语�?????*/
		if (aeb.voice == 0)
 80008d2:	4b19      	ldr	r3, [pc, #100]	; (8000938 <CanDataAnalisys+0x2a4>)
 80008d4:	791b      	ldrb	r3, [r3, #4]
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d108      	bne.n	80008ec <CanDataAnalisys+0x258>
		{
			if (bsd.voice != 0)
 80008da:	4b19      	ldr	r3, [pc, #100]	; (8000940 <CanDataAnalisys+0x2ac>)
 80008dc:	791b      	ldrb	r3, [r3, #4]
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d004      	beq.n	80008ec <CanDataAnalisys+0x258>
			{
				PlayVoice(bsd.voice);
 80008e2:	4b17      	ldr	r3, [pc, #92]	; (8000940 <CanDataAnalisys+0x2ac>)
 80008e4:	791b      	ldrb	r3, [r3, #4]
 80008e6:	4618      	mov	r0, r3
 80008e8:	f000 ff10 	bl	800170c <PlayVoice>
			}
		}
		/*如果是报警器*/
		if (hardware == HW_ALARM)
 80008ec:	4b13      	ldr	r3, [pc, #76]	; (800093c <CanDataAnalisys+0x2a8>)
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	2b01      	cmp	r3, #1
 80008f2:	d12b      	bne.n	800094c <CanDataAnalisys+0x2b8>
		{
			/*如果没被aeb占用*/
			if (aeb.ledRed == 0)
 80008f4:	4b10      	ldr	r3, [pc, #64]	; (8000938 <CanDataAnalisys+0x2a4>)
 80008f6:	789b      	ldrb	r3, [r3, #2]
 80008f8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80008fc:	b2db      	uxtb	r3, r3
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d107      	bne.n	8000912 <CanDataAnalisys+0x27e>
			{
				SetLedRed(bsd.ledRed);
 8000902:	4b0f      	ldr	r3, [pc, #60]	; (8000940 <CanDataAnalisys+0x2ac>)
 8000904:	789b      	ldrb	r3, [r3, #2]
 8000906:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800090a:	b2db      	uxtb	r3, r3
 800090c:	4618      	mov	r0, r3
 800090e:	f000 f92b 	bl	8000b68 <SetLedRed>
			}
			if (aeb.ledGreen == 0)
 8000912:	4b09      	ldr	r3, [pc, #36]	; (8000938 <CanDataAnalisys+0x2a4>)
 8000914:	789b      	ldrb	r3, [r3, #2]
 8000916:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800091a:	b2db      	uxtb	r3, r3
 800091c:	2b00      	cmp	r3, #0
 800091e:	d173      	bne.n	8000a08 <CanDataAnalisys+0x374>
			{
				SetLedGreen(bsd.ledGreen);
 8000920:	4b07      	ldr	r3, [pc, #28]	; (8000940 <CanDataAnalisys+0x2ac>)
 8000922:	789b      	ldrb	r3, [r3, #2]
 8000924:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8000928:	b2db      	uxtb	r3, r3
 800092a:	4618      	mov	r0, r3
 800092c:	f000 f954 	bl	8000bd8 <SetLedGreen>
 8000930:	e06a      	b.n	8000a08 <CanDataAnalisys+0x374>
 8000932:	bf00      	nop
 8000934:	200000f8 	.word	0x200000f8
 8000938:	200000a0 	.word	0x200000a0
 800093c:	20000075 	.word	0x20000075
 8000940:	20000110 	.word	0x20000110
 8000944:	20000088 	.word	0x20000088
 8000948:	20000104 	.word	0x20000104
			}
		}
		else if (hardware == HW_WATCH)
 800094c:	4b31      	ldr	r3, [pc, #196]	; (8000a14 <CanDataAnalisys+0x380>)
 800094e:	781b      	ldrb	r3, [r3, #0]
 8000950:	2b02      	cmp	r3, #2
 8000952:	d159      	bne.n	8000a08 <CanDataAnalisys+0x374>
		{
			/*只有AEB没有操作，bsd才能操作该led*/
			if (aeb.car == 0)
 8000954:	4b30      	ldr	r3, [pc, #192]	; (8000a18 <CanDataAnalisys+0x384>)
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800095c:	b2db      	uxtb	r3, r3
 800095e:	2b00      	cmp	r3, #0
 8000960:	d107      	bne.n	8000972 <CanDataAnalisys+0x2de>
			{
				SetCar(bsd.car);
 8000962:	4b2e      	ldr	r3, [pc, #184]	; (8000a1c <CanDataAnalisys+0x388>)
 8000964:	781b      	ldrb	r3, [r3, #0]
 8000966:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800096a:	b2db      	uxtb	r3, r3
 800096c:	4618      	mov	r0, r3
 800096e:	f000 fad3 	bl	8000f18 <SetCar>
			}

			if (aeb.fault == 0)
 8000972:	4b29      	ldr	r3, [pc, #164]	; (8000a18 <CanDataAnalisys+0x384>)
 8000974:	785b      	ldrb	r3, [r3, #1]
 8000976:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800097a:	b2db      	uxtb	r3, r3
 800097c:	2b00      	cmp	r3, #0
 800097e:	d107      	bne.n	8000990 <CanDataAnalisys+0x2fc>
						{
				SetFault(bsd.fault);
 8000980:	4b26      	ldr	r3, [pc, #152]	; (8000a1c <CanDataAnalisys+0x388>)
 8000982:	785b      	ldrb	r3, [r3, #1]
 8000984:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8000988:	b2db      	uxtb	r3, r3
 800098a:	4618      	mov	r0, r3
 800098c:	f000 fc6e 	bl	800126c <SetFault>
						}

			if (aeb.people == 0)
 8000990:	4b21      	ldr	r3, [pc, #132]	; (8000a18 <CanDataAnalisys+0x384>)
 8000992:	785b      	ldrb	r3, [r3, #1]
 8000994:	f003 0307 	and.w	r3, r3, #7
 8000998:	b2db      	uxtb	r3, r3
 800099a:	2b00      	cmp	r3, #0
 800099c:	d107      	bne.n	80009ae <CanDataAnalisys+0x31a>
			{
				SetPeople(bsd.people);
 800099e:	4b1f      	ldr	r3, [pc, #124]	; (8000a1c <CanDataAnalisys+0x388>)
 80009a0:	785b      	ldrb	r3, [r3, #1]
 80009a2:	f3c3 0302 	ubfx	r3, r3, #0, #3
 80009a6:	b2db      	uxtb	r3, r3
 80009a8:	4618      	mov	r0, r3
 80009aa:	f000 fb41 	bl	8001030 <SetPeople>
			}

			if (aeb.point == 0)
 80009ae:	4b1a      	ldr	r3, [pc, #104]	; (8000a18 <CanDataAnalisys+0x384>)
 80009b0:	789b      	ldrb	r3, [r3, #2]
 80009b2:	f003 030c 	and.w	r3, r3, #12
 80009b6:	b2db      	uxtb	r3, r3
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d107      	bne.n	80009cc <CanDataAnalisys+0x338>
			{
				SetPoint(bsd.point);
 80009bc:	4b17      	ldr	r3, [pc, #92]	; (8000a1c <CanDataAnalisys+0x388>)
 80009be:	789b      	ldrb	r3, [r3, #2]
 80009c0:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80009c4:	b2db      	uxtb	r3, r3
 80009c6:	4618      	mov	r0, r3
 80009c8:	f000 fbc0 	bl	800114c <SetPoint>
			}

			if ((aeb.digitalState == 0) && (bsd.digitalState == 1))
 80009cc:	4b12      	ldr	r3, [pc, #72]	; (8000a18 <CanDataAnalisys+0x384>)
 80009ce:	789b      	ldrb	r3, [r3, #2]
 80009d0:	f003 0303 	and.w	r3, r3, #3
 80009d4:	b2db      	uxtb	r3, r3
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d116      	bne.n	8000a08 <CanDataAnalisys+0x374>
 80009da:	4b10      	ldr	r3, [pc, #64]	; (8000a1c <CanDataAnalisys+0x388>)
 80009dc:	789b      	ldrb	r3, [r3, #2]
 80009de:	f003 0303 	and.w	r3, r3, #3
 80009e2:	b2db      	uxtb	r3, r3
 80009e4:	2b01      	cmp	r3, #1
 80009e6:	d10f      	bne.n	8000a08 <CanDataAnalisys+0x374>
			{
				SetDigitalNumLeft(bsd.numLeft);
 80009e8:	4b0c      	ldr	r3, [pc, #48]	; (8000a1c <CanDataAnalisys+0x388>)
 80009ea:	78db      	ldrb	r3, [r3, #3]
 80009ec:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80009f0:	b2db      	uxtb	r3, r3
 80009f2:	4618      	mov	r0, r3
 80009f4:	f000 fc6c 	bl	80012d0 <SetDigitalNumLeft>
				SetDigitalNumRight(bsd.numRight);
 80009f8:	4b08      	ldr	r3, [pc, #32]	; (8000a1c <CanDataAnalisys+0x388>)
 80009fa:	78db      	ldrb	r3, [r3, #3]
 80009fc:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8000a00:	b2db      	uxtb	r3, r3
 8000a02:	4618      	mov	r0, r3
 8000a04:	f000 fc78 	bl	80012f8 <SetDigitalNumRight>
			}
		}
		msg11b.flg =0;
 8000a08:	4b05      	ldr	r3, [pc, #20]	; (8000a20 <CanDataAnalisys+0x38c>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	721a      	strb	r2, [r3, #8]
	}

}
 8000a0e:	bf00      	nop
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	20000075 	.word	0x20000075
 8000a18:	200000a0 	.word	0x200000a0
 8000a1c:	20000110 	.word	0x20000110
 8000a20:	20000104 	.word	0x20000104

08000a24 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through 
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b088      	sub	sp, #32
 8000a28:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a2a:	f107 0310 	add.w	r3, r7, #16
 8000a2e:	2200      	movs	r2, #0
 8000a30:	601a      	str	r2, [r3, #0]
 8000a32:	605a      	str	r2, [r3, #4]
 8000a34:	609a      	str	r2, [r3, #8]
 8000a36:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a38:	4b3f      	ldr	r3, [pc, #252]	; (8000b38 <MX_GPIO_Init+0x114>)
 8000a3a:	699b      	ldr	r3, [r3, #24]
 8000a3c:	4a3e      	ldr	r2, [pc, #248]	; (8000b38 <MX_GPIO_Init+0x114>)
 8000a3e:	f043 0310 	orr.w	r3, r3, #16
 8000a42:	6193      	str	r3, [r2, #24]
 8000a44:	4b3c      	ldr	r3, [pc, #240]	; (8000b38 <MX_GPIO_Init+0x114>)
 8000a46:	699b      	ldr	r3, [r3, #24]
 8000a48:	f003 0310 	and.w	r3, r3, #16
 8000a4c:	60fb      	str	r3, [r7, #12]
 8000a4e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a50:	4b39      	ldr	r3, [pc, #228]	; (8000b38 <MX_GPIO_Init+0x114>)
 8000a52:	699b      	ldr	r3, [r3, #24]
 8000a54:	4a38      	ldr	r2, [pc, #224]	; (8000b38 <MX_GPIO_Init+0x114>)
 8000a56:	f043 0320 	orr.w	r3, r3, #32
 8000a5a:	6193      	str	r3, [r2, #24]
 8000a5c:	4b36      	ldr	r3, [pc, #216]	; (8000b38 <MX_GPIO_Init+0x114>)
 8000a5e:	699b      	ldr	r3, [r3, #24]
 8000a60:	f003 0320 	and.w	r3, r3, #32
 8000a64:	60bb      	str	r3, [r7, #8]
 8000a66:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a68:	4b33      	ldr	r3, [pc, #204]	; (8000b38 <MX_GPIO_Init+0x114>)
 8000a6a:	699b      	ldr	r3, [r3, #24]
 8000a6c:	4a32      	ldr	r2, [pc, #200]	; (8000b38 <MX_GPIO_Init+0x114>)
 8000a6e:	f043 0304 	orr.w	r3, r3, #4
 8000a72:	6193      	str	r3, [r2, #24]
 8000a74:	4b30      	ldr	r3, [pc, #192]	; (8000b38 <MX_GPIO_Init+0x114>)
 8000a76:	699b      	ldr	r3, [r3, #24]
 8000a78:	f003 0304 	and.w	r3, r3, #4
 8000a7c:	607b      	str	r3, [r7, #4]
 8000a7e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a80:	4b2d      	ldr	r3, [pc, #180]	; (8000b38 <MX_GPIO_Init+0x114>)
 8000a82:	699b      	ldr	r3, [r3, #24]
 8000a84:	4a2c      	ldr	r2, [pc, #176]	; (8000b38 <MX_GPIO_Init+0x114>)
 8000a86:	f043 0308 	orr.w	r3, r3, #8
 8000a8a:	6193      	str	r3, [r2, #24]
 8000a8c:	4b2a      	ldr	r3, [pc, #168]	; (8000b38 <MX_GPIO_Init+0x114>)
 8000a8e:	699b      	ldr	r3, [r3, #24]
 8000a90:	f003 0308 	and.w	r3, r3, #8
 8000a94:	603b      	str	r3, [r7, #0]
 8000a96:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SP_DATA_Pin|LED_RED_Pin|LED_GREEN_Pin|LED_COL16_Pin, GPIO_PIN_RESET);
 8000a98:	2200      	movs	r2, #0
 8000a9a:	f248 1190 	movw	r1, #33168	; 0x8190
 8000a9e:	4827      	ldr	r0, [pc, #156]	; (8000b3c <MX_GPIO_Init+0x118>)
 8000aa0:	f002 fb3b 	bl	800311a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_COM1_Pin|LED_COM2_Pin|LED_COL10_Pin|LED_COL11_Pin 
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	f64f 71fb 	movw	r1, #65531	; 0xfffb
 8000aaa:	4825      	ldr	r0, [pc, #148]	; (8000b40 <MX_GPIO_Init+0x11c>)
 8000aac:	f002 fb35 	bl	800311a <HAL_GPIO_WritePin>
                          |LED_COL12_Pin|LED_COL13_Pin|LED_COL14_Pin|LED_COL15_Pin 
                          |LED_COM3_Pin|LED_COM4_Pin|LED_COM5_Pin|LED_COM6_Pin 
                          |LED_COM7_Pin|LED_COM8_Pin|LED_COL9_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000ab0:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000ab4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ab6:	2303      	movs	r3, #3
 8000ab8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000aba:	f107 0310 	add.w	r3, r7, #16
 8000abe:	4619      	mov	r1, r3
 8000ac0:	4820      	ldr	r0, [pc, #128]	; (8000b44 <MX_GPIO_Init+0x120>)
 8000ac2:	f002 f9b9 	bl	8002e38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin PA6 */
  GPIO_InitStruct.Pin = KEY_VOL_Pin|KEY_AEB_Pin|KEY_RES_Pin|SP_BUSY_Pin 
 8000ac6:	236f      	movs	r3, #111	; 0x6f
 8000ac8:	613b      	str	r3, [r7, #16]
                          |HARDWARE_Pin|GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aca:	2300      	movs	r3, #0
 8000acc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ad2:	f107 0310 	add.w	r3, r7, #16
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	4818      	ldr	r0, [pc, #96]	; (8000b3c <MX_GPIO_Init+0x118>)
 8000ada:	f002 f9ad 	bl	8002e38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = SP_DATA_Pin|LED_RED_Pin|LED_GREEN_Pin|LED_COL16_Pin;
 8000ade:	f248 1390 	movw	r3, #33168	; 0x8190
 8000ae2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ae4:	2301      	movs	r3, #1
 8000ae6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aec:	2302      	movs	r3, #2
 8000aee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000af0:	f107 0310 	add.w	r3, r7, #16
 8000af4:	4619      	mov	r1, r3
 8000af6:	4811      	ldr	r0, [pc, #68]	; (8000b3c <MX_GPIO_Init+0x118>)
 8000af8:	f002 f99e 	bl	8002e38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin 
                           PBPin PBPin PBPin PBPin 
                           PBPin PBPin PBPin PBPin 
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED_COM1_Pin|LED_COM2_Pin|LED_COL10_Pin|LED_COL11_Pin 
 8000afc:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 8000b00:	613b      	str	r3, [r7, #16]
                          |LED_COL12_Pin|LED_COL13_Pin|LED_COL14_Pin|LED_COL15_Pin 
                          |LED_COM3_Pin|LED_COM4_Pin|LED_COM5_Pin|LED_COM6_Pin 
                          |LED_COM7_Pin|LED_COM8_Pin|LED_COL9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b02:	2301      	movs	r3, #1
 8000b04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b06:	2300      	movs	r3, #0
 8000b08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b0a:	2302      	movs	r3, #2
 8000b0c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b0e:	f107 0310 	add.w	r3, r7, #16
 8000b12:	4619      	mov	r1, r3
 8000b14:	480a      	ldr	r0, [pc, #40]	; (8000b40 <MX_GPIO_Init+0x11c>)
 8000b16:	f002 f98f 	bl	8002e38 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000b1a:	2304      	movs	r3, #4
 8000b1c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b1e:	2303      	movs	r3, #3
 8000b20:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b22:	f107 0310 	add.w	r3, r7, #16
 8000b26:	4619      	mov	r1, r3
 8000b28:	4805      	ldr	r0, [pc, #20]	; (8000b40 <MX_GPIO_Init+0x11c>)
 8000b2a:	f002 f985 	bl	8002e38 <HAL_GPIO_Init>

}
 8000b2e:	bf00      	nop
 8000b30:	3720      	adds	r7, #32
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	40021000 	.word	0x40021000
 8000b3c:	40010800 	.word	0x40010800
 8000b40:	40010c00 	.word	0x40010c00
 8000b44:	40011000 	.word	0x40011000

08000b48 <GetHardwareType>:
 * Brief:获取硬件类型
 * Argument:???
 * Return:HW_ALARM???  报警???  HW_WATCH：watch
 ************************************/
uint8_t GetHardwareType(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	af00      	add	r7, sp, #0

	if(HAL_GPIO_ReadPin(HARDWARE_GPIO_Port, HARDWARE_Pin)==GPIO_PIN_RESET)
 8000b4c:	2120      	movs	r1, #32
 8000b4e:	4805      	ldr	r0, [pc, #20]	; (8000b64 <GetHardwareType+0x1c>)
 8000b50:	f002 facc 	bl	80030ec <HAL_GPIO_ReadPin>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d101      	bne.n	8000b5e <GetHardwareType+0x16>
	{
		return HW_ALARM;
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	e000      	b.n	8000b60 <GetHardwareType+0x18>
	}
	else
	{
		return HW_WATCH;
 8000b5e:	2302      	movs	r3, #2
	}

}
 8000b60:	4618      	mov	r0, r3
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	40010800 	.word	0x40010800

08000b68 <SetLedRed>:
 * Brief:设置红色LED（报警器版）
 * Argument:state???0：led???  1：led???  2：led???
 * Return:???
 ************************************/
void SetLedRed(uint8_t state)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b082      	sub	sp, #8
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	4603      	mov	r3, r0
 8000b70:	71fb      	strb	r3, [r7, #7]

	switch (state) {
 8000b72:	79fb      	ldrb	r3, [r7, #7]
 8000b74:	2b01      	cmp	r3, #1
 8000b76:	d00a      	beq.n	8000b8e <SetLedRed+0x26>
 8000b78:	2b02      	cmp	r3, #2
 8000b7a:	d00e      	beq.n	8000b9a <SetLedRed+0x32>
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d000      	beq.n	8000b82 <SetLedRed+0x1a>
			HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin,GPIO_PIN_SET );
			}

			break;
		default:
			break;
 8000b80:	e018      	b.n	8000bb4 <SetLedRed+0x4c>
			HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin,GPIO_PIN_RESET );
 8000b82:	2200      	movs	r2, #0
 8000b84:	2180      	movs	r1, #128	; 0x80
 8000b86:	4812      	ldr	r0, [pc, #72]	; (8000bd0 <SetLedRed+0x68>)
 8000b88:	f002 fac7 	bl	800311a <HAL_GPIO_WritePin>
			break;
 8000b8c:	e012      	b.n	8000bb4 <SetLedRed+0x4c>
					HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin,GPIO_PIN_SET );
 8000b8e:	2201      	movs	r2, #1
 8000b90:	2180      	movs	r1, #128	; 0x80
 8000b92:	480f      	ldr	r0, [pc, #60]	; (8000bd0 <SetLedRed+0x68>)
 8000b94:	f002 fac1 	bl	800311a <HAL_GPIO_WritePin>
					break;
 8000b98:	e00c      	b.n	8000bb4 <SetLedRed+0x4c>
			if(blinkflag.ledRed!=2)
 8000b9a:	4b0e      	ldr	r3, [pc, #56]	; (8000bd4 <SetLedRed+0x6c>)
 8000b9c:	789b      	ldrb	r3, [r3, #2]
 8000b9e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000ba2:	b2db      	uxtb	r3, r3
 8000ba4:	2b80      	cmp	r3, #128	; 0x80
 8000ba6:	d004      	beq.n	8000bb2 <SetLedRed+0x4a>
			HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin,GPIO_PIN_SET );
 8000ba8:	2201      	movs	r2, #1
 8000baa:	2180      	movs	r1, #128	; 0x80
 8000bac:	4808      	ldr	r0, [pc, #32]	; (8000bd0 <SetLedRed+0x68>)
 8000bae:	f002 fab4 	bl	800311a <HAL_GPIO_WritePin>
			break;
 8000bb2:	bf00      	nop
	}
	blinkflag.ledRed=state;
 8000bb4:	79fb      	ldrb	r3, [r7, #7]
 8000bb6:	f003 0303 	and.w	r3, r3, #3
 8000bba:	b2d9      	uxtb	r1, r3
 8000bbc:	4a05      	ldr	r2, [pc, #20]	; (8000bd4 <SetLedRed+0x6c>)
 8000bbe:	7893      	ldrb	r3, [r2, #2]
 8000bc0:	f361 1387 	bfi	r3, r1, #6, #2
 8000bc4:	7093      	strb	r3, [r2, #2]
}
 8000bc6:	bf00      	nop
 8000bc8:	3708      	adds	r7, #8
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	40010800 	.word	0x40010800
 8000bd4:	20000118 	.word	0x20000118

08000bd8 <SetLedGreen>:
 * Brief:设置绿色LED（报警器版）
 * Argument:state???0：led???  1：led???  2：led???
 * Return:???
 ************************************/
void SetLedGreen(uint8_t state)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b082      	sub	sp, #8
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	4603      	mov	r3, r0
 8000be0:	71fb      	strb	r3, [r7, #7]

	switch (state) {
 8000be2:	79fb      	ldrb	r3, [r7, #7]
 8000be4:	2b01      	cmp	r3, #1
 8000be6:	d00b      	beq.n	8000c00 <SetLedGreen+0x28>
 8000be8:	2b02      	cmp	r3, #2
 8000bea:	d010      	beq.n	8000c0e <SetLedGreen+0x36>
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d000      	beq.n	8000bf2 <SetLedGreen+0x1a>
//			{
//				HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
//			}
			break;
		default:
			break;
 8000bf0:	e01b      	b.n	8000c2a <SetLedGreen+0x52>
			HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin,GPIO_PIN_RESET );
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bf8:	4812      	ldr	r0, [pc, #72]	; (8000c44 <SetLedGreen+0x6c>)
 8000bfa:	f002 fa8e 	bl	800311a <HAL_GPIO_WritePin>
			break;
 8000bfe:	e014      	b.n	8000c2a <SetLedGreen+0x52>
					HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin,GPIO_PIN_SET );
 8000c00:	2201      	movs	r2, #1
 8000c02:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c06:	480f      	ldr	r0, [pc, #60]	; (8000c44 <SetLedGreen+0x6c>)
 8000c08:	f002 fa87 	bl	800311a <HAL_GPIO_WritePin>
					break;
 8000c0c:	e00d      	b.n	8000c2a <SetLedGreen+0x52>
			if(blinkflag.ledGreen!=2)
 8000c0e:	4b0e      	ldr	r3, [pc, #56]	; (8000c48 <SetLedGreen+0x70>)
 8000c10:	789b      	ldrb	r3, [r3, #2]
 8000c12:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8000c16:	b2db      	uxtb	r3, r3
 8000c18:	2b20      	cmp	r3, #32
 8000c1a:	d005      	beq.n	8000c28 <SetLedGreen+0x50>
				HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin,GPIO_PIN_SET );
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c22:	4808      	ldr	r0, [pc, #32]	; (8000c44 <SetLedGreen+0x6c>)
 8000c24:	f002 fa79 	bl	800311a <HAL_GPIO_WritePin>
			break;
 8000c28:	bf00      	nop
	}
	blinkflag.ledGreen=state;
 8000c2a:	79fb      	ldrb	r3, [r7, #7]
 8000c2c:	f003 0303 	and.w	r3, r3, #3
 8000c30:	b2d9      	uxtb	r1, r3
 8000c32:	4a05      	ldr	r2, [pc, #20]	; (8000c48 <SetLedGreen+0x70>)
 8000c34:	7893      	ldrb	r3, [r2, #2]
 8000c36:	f361 1305 	bfi	r3, r1, #4, #2
 8000c3a:	7093      	strb	r3, [r2, #2]
}
 8000c3c:	bf00      	nop
 8000c3e:	3708      	adds	r7, #8
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	40010800 	.word	0x40010800
 8000c48:	20000118 	.word	0x20000118

08000c4c <LedDisplay>:
#define LED_SCAN_INTERVAL   1
BlinkFlag_t blinkflag;
uint32_t ledTick = 0;
uint8_t codeTable[8] = { 0 };
void LedDisplay(uint8_t row, uint8_t code)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	4603      	mov	r3, r0
 8000c54:	460a      	mov	r2, r1
 8000c56:	71fb      	strb	r3, [r7, #7]
 8000c58:	4613      	mov	r3, r2
 8000c5a:	71bb      	strb	r3, [r7, #6]
	if ((code & 0x01) == 0)
 8000c5c:	79bb      	ldrb	r3, [r7, #6]
 8000c5e:	f003 0301 	and.w	r3, r3, #1
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d103      	bne.n	8000c6e <LedDisplay+0x22>
	{
		LED_COL16 = 0;
 8000c66:	4b6a      	ldr	r3, [pc, #424]	; (8000e10 <LedDisplay+0x1c4>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	601a      	str	r2, [r3, #0]
 8000c6c:	e002      	b.n	8000c74 <LedDisplay+0x28>
	}
	else
	{
		LED_COL16 = 1;
 8000c6e:	4b68      	ldr	r3, [pc, #416]	; (8000e10 <LedDisplay+0x1c4>)
 8000c70:	2201      	movs	r2, #1
 8000c72:	601a      	str	r2, [r3, #0]
	}

	if (((code >> 1) & 0x01) == 0)
 8000c74:	79bb      	ldrb	r3, [r7, #6]
 8000c76:	085b      	lsrs	r3, r3, #1
 8000c78:	b2db      	uxtb	r3, r3
 8000c7a:	f003 0301 	and.w	r3, r3, #1
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d103      	bne.n	8000c8a <LedDisplay+0x3e>
	{
		LED_COL15 = 0;
 8000c82:	4b64      	ldr	r3, [pc, #400]	; (8000e14 <LedDisplay+0x1c8>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	601a      	str	r2, [r3, #0]
 8000c88:	e002      	b.n	8000c90 <LedDisplay+0x44>
	}
	else
	{
		LED_COL15 = 1;
 8000c8a:	4b62      	ldr	r3, [pc, #392]	; (8000e14 <LedDisplay+0x1c8>)
 8000c8c:	2201      	movs	r2, #1
 8000c8e:	601a      	str	r2, [r3, #0]
	}

	if (((code >> 2) & 0x01) == 0)
 8000c90:	79bb      	ldrb	r3, [r7, #6]
 8000c92:	089b      	lsrs	r3, r3, #2
 8000c94:	b2db      	uxtb	r3, r3
 8000c96:	f003 0301 	and.w	r3, r3, #1
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d103      	bne.n	8000ca6 <LedDisplay+0x5a>
	{
		LED_COL14 = 0;
 8000c9e:	4b5e      	ldr	r3, [pc, #376]	; (8000e18 <LedDisplay+0x1cc>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	601a      	str	r2, [r3, #0]
 8000ca4:	e002      	b.n	8000cac <LedDisplay+0x60>
	}
	else
	{
		LED_COL14 = 1;
 8000ca6:	4b5c      	ldr	r3, [pc, #368]	; (8000e18 <LedDisplay+0x1cc>)
 8000ca8:	2201      	movs	r2, #1
 8000caa:	601a      	str	r2, [r3, #0]
	}

	if (((code >> 3) & 0x01) == 0)
 8000cac:	79bb      	ldrb	r3, [r7, #6]
 8000cae:	08db      	lsrs	r3, r3, #3
 8000cb0:	b2db      	uxtb	r3, r3
 8000cb2:	f003 0301 	and.w	r3, r3, #1
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d103      	bne.n	8000cc2 <LedDisplay+0x76>
	{
		LED_COL13 = 0;
 8000cba:	4b58      	ldr	r3, [pc, #352]	; (8000e1c <LedDisplay+0x1d0>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	601a      	str	r2, [r3, #0]
 8000cc0:	e002      	b.n	8000cc8 <LedDisplay+0x7c>
	}
	else
	{
		LED_COL13 = 1;
 8000cc2:	4b56      	ldr	r3, [pc, #344]	; (8000e1c <LedDisplay+0x1d0>)
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	601a      	str	r2, [r3, #0]
	}

	if (((code >> 4) & 0x01) == 0)
 8000cc8:	79bb      	ldrb	r3, [r7, #6]
 8000cca:	091b      	lsrs	r3, r3, #4
 8000ccc:	b2db      	uxtb	r3, r3
 8000cce:	f003 0301 	and.w	r3, r3, #1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d103      	bne.n	8000cde <LedDisplay+0x92>
	{
		LED_COL12 = 0;
 8000cd6:	4b52      	ldr	r3, [pc, #328]	; (8000e20 <LedDisplay+0x1d4>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	601a      	str	r2, [r3, #0]
 8000cdc:	e002      	b.n	8000ce4 <LedDisplay+0x98>
	}
	else
	{
		LED_COL12 = 1;
 8000cde:	4b50      	ldr	r3, [pc, #320]	; (8000e20 <LedDisplay+0x1d4>)
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	601a      	str	r2, [r3, #0]
	}

	if (((code >> 5) & 0x01) == 0)
 8000ce4:	79bb      	ldrb	r3, [r7, #6]
 8000ce6:	095b      	lsrs	r3, r3, #5
 8000ce8:	b2db      	uxtb	r3, r3
 8000cea:	f003 0301 	and.w	r3, r3, #1
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d103      	bne.n	8000cfa <LedDisplay+0xae>
	{
		LED_COL11 = 0;
 8000cf2:	4b4c      	ldr	r3, [pc, #304]	; (8000e24 <LedDisplay+0x1d8>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	601a      	str	r2, [r3, #0]
 8000cf8:	e002      	b.n	8000d00 <LedDisplay+0xb4>
	}
	else
	{
		LED_COL11 = 1;
 8000cfa:	4b4a      	ldr	r3, [pc, #296]	; (8000e24 <LedDisplay+0x1d8>)
 8000cfc:	2201      	movs	r2, #1
 8000cfe:	601a      	str	r2, [r3, #0]
	}

	if (((code >> 6) & 0x01) == 0)
 8000d00:	79bb      	ldrb	r3, [r7, #6]
 8000d02:	099b      	lsrs	r3, r3, #6
 8000d04:	b2db      	uxtb	r3, r3
 8000d06:	f003 0301 	and.w	r3, r3, #1
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d103      	bne.n	8000d16 <LedDisplay+0xca>
	{
		LED_COL10 = 0;
 8000d0e:	4b46      	ldr	r3, [pc, #280]	; (8000e28 <LedDisplay+0x1dc>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	601a      	str	r2, [r3, #0]
 8000d14:	e002      	b.n	8000d1c <LedDisplay+0xd0>
	}
	else
	{
		LED_COL10 = 1;
 8000d16:	4b44      	ldr	r3, [pc, #272]	; (8000e28 <LedDisplay+0x1dc>)
 8000d18:	2201      	movs	r2, #1
 8000d1a:	601a      	str	r2, [r3, #0]
	}

	if (((code >> 7) & 0x01) == 0)
 8000d1c:	79bb      	ldrb	r3, [r7, #6]
 8000d1e:	09db      	lsrs	r3, r3, #7
 8000d20:	b2db      	uxtb	r3, r3
 8000d22:	f003 0301 	and.w	r3, r3, #1
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d103      	bne.n	8000d32 <LedDisplay+0xe6>
	{
		LED_COL9 = 0;
 8000d2a:	4b40      	ldr	r3, [pc, #256]	; (8000e2c <LedDisplay+0x1e0>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	601a      	str	r2, [r3, #0]
 8000d30:	e002      	b.n	8000d38 <LedDisplay+0xec>
	}
	else
	{
		LED_COL9 = 1;
 8000d32:	4b3e      	ldr	r3, [pc, #248]	; (8000e2c <LedDisplay+0x1e0>)
 8000d34:	2201      	movs	r2, #1
 8000d36:	601a      	str	r2, [r3, #0]
	}
	switch (row)
 8000d38:	79fb      	ldrb	r3, [r7, #7]
 8000d3a:	3b01      	subs	r3, #1
 8000d3c:	2b07      	cmp	r3, #7
 8000d3e:	d863      	bhi.n	8000e08 <LedDisplay+0x1bc>
 8000d40:	a201      	add	r2, pc, #4	; (adr r2, 8000d48 <LedDisplay+0xfc>)
 8000d42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d46:	bf00      	nop
 8000d48:	08000d69 	.word	0x08000d69
 8000d4c:	08000d7d 	.word	0x08000d7d
 8000d50:	08000d91 	.word	0x08000d91
 8000d54:	08000da5 	.word	0x08000da5
 8000d58:	08000db9 	.word	0x08000db9
 8000d5c:	08000dcd 	.word	0x08000dcd
 8000d60:	08000de1 	.word	0x08000de1
 8000d64:	08000df5 	.word	0x08000df5
	{
	case 1:
		LED_COM1 = 1;
 8000d68:	4b31      	ldr	r3, [pc, #196]	; (8000e30 <LedDisplay+0x1e4>)
 8000d6a:	2201      	movs	r2, #1
 8000d6c:	601a      	str	r2, [r3, #0]
		HAL_Delay(LED_SCAN_INTERVAL);
 8000d6e:	2001      	movs	r0, #1
 8000d70:	f001 f8c8 	bl	8001f04 <HAL_Delay>
//		}
//		if (GetSysticks()%100==0)
//		{
//			LED_COM1 = 1;
//		}
		LED_COM1 = 0;
 8000d74:	4b2e      	ldr	r3, [pc, #184]	; (8000e30 <LedDisplay+0x1e4>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	601a      	str	r2, [r3, #0]
		break;
 8000d7a:	e045      	b.n	8000e08 <LedDisplay+0x1bc>
	case 2:
		LED_COM2 = 1;
 8000d7c:	4b2d      	ldr	r3, [pc, #180]	; (8000e34 <LedDisplay+0x1e8>)
 8000d7e:	2201      	movs	r2, #1
 8000d80:	601a      	str	r2, [r3, #0]
		HAL_Delay(LED_SCAN_INTERVAL);
 8000d82:	2001      	movs	r0, #1
 8000d84:	f001 f8be 	bl	8001f04 <HAL_Delay>
		LED_COM2 = 0;
 8000d88:	4b2a      	ldr	r3, [pc, #168]	; (8000e34 <LedDisplay+0x1e8>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	601a      	str	r2, [r3, #0]
		break;
 8000d8e:	e03b      	b.n	8000e08 <LedDisplay+0x1bc>
	case 3:
		LED_COM3 = 1;
 8000d90:	4b29      	ldr	r3, [pc, #164]	; (8000e38 <LedDisplay+0x1ec>)
 8000d92:	2201      	movs	r2, #1
 8000d94:	601a      	str	r2, [r3, #0]
		HAL_Delay(LED_SCAN_INTERVAL);
 8000d96:	2001      	movs	r0, #1
 8000d98:	f001 f8b4 	bl	8001f04 <HAL_Delay>
		LED_COM3 = 0;
 8000d9c:	4b26      	ldr	r3, [pc, #152]	; (8000e38 <LedDisplay+0x1ec>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	601a      	str	r2, [r3, #0]
		break;
 8000da2:	e031      	b.n	8000e08 <LedDisplay+0x1bc>
	case 4:
		LED_COM4 = 1;
 8000da4:	4b25      	ldr	r3, [pc, #148]	; (8000e3c <LedDisplay+0x1f0>)
 8000da6:	2201      	movs	r2, #1
 8000da8:	601a      	str	r2, [r3, #0]
		HAL_Delay(LED_SCAN_INTERVAL);
 8000daa:	2001      	movs	r0, #1
 8000dac:	f001 f8aa 	bl	8001f04 <HAL_Delay>
		LED_COM4 = 0;
 8000db0:	4b22      	ldr	r3, [pc, #136]	; (8000e3c <LedDisplay+0x1f0>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	601a      	str	r2, [r3, #0]
		break;
 8000db6:	e027      	b.n	8000e08 <LedDisplay+0x1bc>
	case 5:
		LED_COM5 = 1;
 8000db8:	4b21      	ldr	r3, [pc, #132]	; (8000e40 <LedDisplay+0x1f4>)
 8000dba:	2201      	movs	r2, #1
 8000dbc:	601a      	str	r2, [r3, #0]
		HAL_Delay(LED_SCAN_INTERVAL);
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	f001 f8a0 	bl	8001f04 <HAL_Delay>
		LED_COM5 = 0;
 8000dc4:	4b1e      	ldr	r3, [pc, #120]	; (8000e40 <LedDisplay+0x1f4>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	601a      	str	r2, [r3, #0]
		break;
 8000dca:	e01d      	b.n	8000e08 <LedDisplay+0x1bc>
	case 6:
		LED_COM6 = 1;
 8000dcc:	4b1d      	ldr	r3, [pc, #116]	; (8000e44 <LedDisplay+0x1f8>)
 8000dce:	2201      	movs	r2, #1
 8000dd0:	601a      	str	r2, [r3, #0]
		HAL_Delay(LED_SCAN_INTERVAL);
 8000dd2:	2001      	movs	r0, #1
 8000dd4:	f001 f896 	bl	8001f04 <HAL_Delay>
		LED_COM6 = 0;
 8000dd8:	4b1a      	ldr	r3, [pc, #104]	; (8000e44 <LedDisplay+0x1f8>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	601a      	str	r2, [r3, #0]
		break;
 8000dde:	e013      	b.n	8000e08 <LedDisplay+0x1bc>
	case 7:
		LED_COM7 = 1;
 8000de0:	4b19      	ldr	r3, [pc, #100]	; (8000e48 <LedDisplay+0x1fc>)
 8000de2:	2201      	movs	r2, #1
 8000de4:	601a      	str	r2, [r3, #0]
		HAL_Delay(LED_SCAN_INTERVAL);
 8000de6:	2001      	movs	r0, #1
 8000de8:	f001 f88c 	bl	8001f04 <HAL_Delay>
		LED_COM7 = 0;
 8000dec:	4b16      	ldr	r3, [pc, #88]	; (8000e48 <LedDisplay+0x1fc>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	601a      	str	r2, [r3, #0]
		break;
 8000df2:	e009      	b.n	8000e08 <LedDisplay+0x1bc>
	case 8:
		LED_COM8 = 1;
 8000df4:	4b15      	ldr	r3, [pc, #84]	; (8000e4c <LedDisplay+0x200>)
 8000df6:	2201      	movs	r2, #1
 8000df8:	601a      	str	r2, [r3, #0]
		HAL_Delay(LED_SCAN_INTERVAL);
 8000dfa:	2001      	movs	r0, #1
 8000dfc:	f001 f882 	bl	8001f04 <HAL_Delay>
		LED_COM8 = 0;
 8000e00:	4b12      	ldr	r3, [pc, #72]	; (8000e4c <LedDisplay+0x200>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	601a      	str	r2, [r3, #0]
		break;
 8000e06:	bf00      	nop
	}

}
 8000e08:	bf00      	nop
 8000e0a:	3708      	adds	r7, #8
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd80      	pop	{r7, pc}
 8000e10:	422101bc 	.word	0x422101bc
 8000e14:	422181bc 	.word	0x422181bc
 8000e18:	422181b8 	.word	0x422181b8
 8000e1c:	422181b4 	.word	0x422181b4
 8000e20:	422181b0 	.word	0x422181b0
 8000e24:	422181ac 	.word	0x422181ac
 8000e28:	422181a8 	.word	0x422181a8
 8000e2c:	422181a4 	.word	0x422181a4
 8000e30:	42218180 	.word	0x42218180
 8000e34:	42218184 	.word	0x42218184
 8000e38:	4221818c 	.word	0x4221818c
 8000e3c:	42218190 	.word	0x42218190
 8000e40:	42218194 	.word	0x42218194
 8000e44:	42218198 	.word	0x42218198
 8000e48:	4221819c 	.word	0x4221819c
 8000e4c:	422181a0 	.word	0x422181a0

08000e50 <SetLeftLine>:
 * Brief:�����󳵵���
 * Argument:@state 0����  1����  2:��
 * Return:��
 ************************************/
void SetLeftLine(uint8_t state)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b083      	sub	sp, #12
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	4603      	mov	r3, r0
 8000e58:	71fb      	strb	r3, [r7, #7]
	switch (state)
 8000e5a:	79fb      	ldrb	r3, [r7, #7]
 8000e5c:	2b01      	cmp	r3, #1
 8000e5e:	d008      	beq.n	8000e72 <SetLeftLine+0x22>
 8000e60:	2b02      	cmp	r3, #2
 8000e62:	d00a      	beq.n	8000e7a <SetLeftLine+0x2a>
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d000      	beq.n	8000e6a <SetLeftLine+0x1a>
		{
			led.leftLine = LED_ROADLINE;
		}
		break;
	default:
		break;
 8000e68:	e012      	b.n	8000e90 <SetLeftLine+0x40>
		led.leftLine = 0;
 8000e6a:	4b10      	ldr	r3, [pc, #64]	; (8000eac <SetLeftLine+0x5c>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	701a      	strb	r2, [r3, #0]
		break;
 8000e70:	e00e      	b.n	8000e90 <SetLeftLine+0x40>
		led.leftLine = LED_ROADLINE;
 8000e72:	4b0e      	ldr	r3, [pc, #56]	; (8000eac <SetLeftLine+0x5c>)
 8000e74:	223f      	movs	r2, #63	; 0x3f
 8000e76:	701a      	strb	r2, [r3, #0]
		break;
 8000e78:	e00a      	b.n	8000e90 <SetLeftLine+0x40>
		if (blinkflag.leftLine != 2)
 8000e7a:	4b0d      	ldr	r3, [pc, #52]	; (8000eb0 <SetLeftLine+0x60>)
 8000e7c:	781b      	ldrb	r3, [r3, #0]
 8000e7e:	f003 0303 	and.w	r3, r3, #3
 8000e82:	b2db      	uxtb	r3, r3
 8000e84:	2b02      	cmp	r3, #2
 8000e86:	d002      	beq.n	8000e8e <SetLeftLine+0x3e>
			led.leftLine = LED_ROADLINE;
 8000e88:	4b08      	ldr	r3, [pc, #32]	; (8000eac <SetLeftLine+0x5c>)
 8000e8a:	223f      	movs	r2, #63	; 0x3f
 8000e8c:	701a      	strb	r2, [r3, #0]
		break;
 8000e8e:	bf00      	nop
	}
	blinkflag.leftLine = state;
 8000e90:	79fb      	ldrb	r3, [r7, #7]
 8000e92:	f003 0303 	and.w	r3, r3, #3
 8000e96:	b2d9      	uxtb	r1, r3
 8000e98:	4a05      	ldr	r2, [pc, #20]	; (8000eb0 <SetLeftLine+0x60>)
 8000e9a:	7813      	ldrb	r3, [r2, #0]
 8000e9c:	f361 0301 	bfi	r3, r1, #0, #2
 8000ea0:	7013      	strb	r3, [r2, #0]
}
 8000ea2:	bf00      	nop
 8000ea4:	370c      	adds	r7, #12
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bc80      	pop	{r7}
 8000eaa:	4770      	bx	lr
 8000eac:	20000088 	.word	0x20000088
 8000eb0:	20000118 	.word	0x20000118

08000eb4 <SetRightLine>:
 * Brief:�����ҳ�����
 * Argument:@state 0����  1����  2:��
 * Return:��
 ************************************/
void SetRightLine(uint8_t state)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b083      	sub	sp, #12
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	4603      	mov	r3, r0
 8000ebc:	71fb      	strb	r3, [r7, #7]
	switch (state)
 8000ebe:	79fb      	ldrb	r3, [r7, #7]
 8000ec0:	2b01      	cmp	r3, #1
 8000ec2:	d008      	beq.n	8000ed6 <SetRightLine+0x22>
 8000ec4:	2b02      	cmp	r3, #2
 8000ec6:	d00a      	beq.n	8000ede <SetRightLine+0x2a>
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d000      	beq.n	8000ece <SetRightLine+0x1a>
		{
			led.rightLine = LED_ROADLINE;
		}
		break;
	default:
		break;
 8000ecc:	e012      	b.n	8000ef4 <SetRightLine+0x40>
		led.rightLine = 0;
 8000ece:	4b10      	ldr	r3, [pc, #64]	; (8000f10 <SetRightLine+0x5c>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	705a      	strb	r2, [r3, #1]
		break;
 8000ed4:	e00e      	b.n	8000ef4 <SetRightLine+0x40>
		led.rightLine = LED_ROADLINE;
 8000ed6:	4b0e      	ldr	r3, [pc, #56]	; (8000f10 <SetRightLine+0x5c>)
 8000ed8:	223f      	movs	r2, #63	; 0x3f
 8000eda:	705a      	strb	r2, [r3, #1]
		break;
 8000edc:	e00a      	b.n	8000ef4 <SetRightLine+0x40>
		if (blinkflag.rightLine != 2)
 8000ede:	4b0d      	ldr	r3, [pc, #52]	; (8000f14 <SetRightLine+0x60>)
 8000ee0:	781b      	ldrb	r3, [r3, #0]
 8000ee2:	f003 030c 	and.w	r3, r3, #12
 8000ee6:	b2db      	uxtb	r3, r3
 8000ee8:	2b08      	cmp	r3, #8
 8000eea:	d002      	beq.n	8000ef2 <SetRightLine+0x3e>
			led.rightLine = LED_ROADLINE;
 8000eec:	4b08      	ldr	r3, [pc, #32]	; (8000f10 <SetRightLine+0x5c>)
 8000eee:	223f      	movs	r2, #63	; 0x3f
 8000ef0:	705a      	strb	r2, [r3, #1]
		break;
 8000ef2:	bf00      	nop
	}
	blinkflag.rightLine = state;
 8000ef4:	79fb      	ldrb	r3, [r7, #7]
 8000ef6:	f003 0303 	and.w	r3, r3, #3
 8000efa:	b2d9      	uxtb	r1, r3
 8000efc:	4a05      	ldr	r2, [pc, #20]	; (8000f14 <SetRightLine+0x60>)
 8000efe:	7813      	ldrb	r3, [r2, #0]
 8000f00:	f361 0383 	bfi	r3, r1, #2, #2
 8000f04:	7013      	strb	r3, [r2, #0]
}
 8000f06:	bf00      	nop
 8000f08:	370c      	adds	r7, #12
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bc80      	pop	{r7}
 8000f0e:	4770      	bx	lr
 8000f10:	20000088 	.word	0x20000088
 8000f14:	20000118 	.word	0x20000118

08000f18 <SetCar>:
 * Brief:����С��״̬
 * Argument:@state:0����  1����  2:��
 * Return:��
 ************************************/
void SetCar(uint8_t state)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b083      	sub	sp, #12
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	4603      	mov	r3, r0
 8000f20:	71fb      	strb	r3, [r7, #7]
	switch (state)
 8000f22:	79fb      	ldrb	r3, [r7, #7]
 8000f24:	2b06      	cmp	r3, #6
 8000f26:	d86b      	bhi.n	8001000 <SetCar+0xe8>
 8000f28:	a201      	add	r2, pc, #4	; (adr r2, 8000f30 <SetCar+0x18>)
 8000f2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f2e:	bf00      	nop
 8000f30:	08000f4d 	.word	0x08000f4d
 8000f34:	08000f61 	.word	0x08000f61
 8000f38:	08000f75 	.word	0x08000f75
 8000f3c:	08000f97 	.word	0x08000f97
 8000f40:	08000fab 	.word	0x08000fab
 8000f44:	08000fcd 	.word	0x08000fcd
 8000f48:	08000fe1 	.word	0x08000fe1
	{
	case 0:
		led.carGreen = 0;
 8000f4c:	4b36      	ldr	r3, [pc, #216]	; (8001028 <SetCar+0x110>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	709a      	strb	r2, [r3, #2]
		led.carRed = 0;
 8000f52:	4b35      	ldr	r3, [pc, #212]	; (8001028 <SetCar+0x110>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	70da      	strb	r2, [r3, #3]
		led.carYellow = 0;
 8000f58:	4b33      	ldr	r3, [pc, #204]	; (8001028 <SetCar+0x110>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	711a      	strb	r2, [r3, #4]
		break;
 8000f5e:	e054      	b.n	800100a <SetCar+0xf2>
	case 1:
		led.carGreen = LED_CAR;
 8000f60:	4b31      	ldr	r3, [pc, #196]	; (8001028 <SetCar+0x110>)
 8000f62:	22f0      	movs	r2, #240	; 0xf0
 8000f64:	709a      	strb	r2, [r3, #2]
		led.carRed = 0;
 8000f66:	4b30      	ldr	r3, [pc, #192]	; (8001028 <SetCar+0x110>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	70da      	strb	r2, [r3, #3]
				led.carYellow = 0;
 8000f6c:	4b2e      	ldr	r3, [pc, #184]	; (8001028 <SetCar+0x110>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	711a      	strb	r2, [r3, #4]
		break;
 8000f72:	e04a      	b.n	800100a <SetCar+0xf2>
	case 2:
		if (blinkflag.car != 2)
 8000f74:	4b2d      	ldr	r3, [pc, #180]	; (800102c <SetCar+0x114>)
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8000f7c:	b2db      	uxtb	r3, r3
 8000f7e:	2b20      	cmp	r3, #32
 8000f80:	d040      	beq.n	8001004 <SetCar+0xec>
		{
			led.carGreen = LED_CAR;
 8000f82:	4b29      	ldr	r3, [pc, #164]	; (8001028 <SetCar+0x110>)
 8000f84:	22f0      	movs	r2, #240	; 0xf0
 8000f86:	709a      	strb	r2, [r3, #2]
			led.carRed = 0;
 8000f88:	4b27      	ldr	r3, [pc, #156]	; (8001028 <SetCar+0x110>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	70da      	strb	r2, [r3, #3]
			led.carYellow = 0;
 8000f8e:	4b26      	ldr	r3, [pc, #152]	; (8001028 <SetCar+0x110>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	711a      	strb	r2, [r3, #4]
		}
		break;
 8000f94:	e036      	b.n	8001004 <SetCar+0xec>
	case 3:
		led.carYellow = LED_CAR;
 8000f96:	4b24      	ldr	r3, [pc, #144]	; (8001028 <SetCar+0x110>)
 8000f98:	22f0      	movs	r2, #240	; 0xf0
 8000f9a:	711a      	strb	r2, [r3, #4]
		led.carGreen = 0;
 8000f9c:	4b22      	ldr	r3, [pc, #136]	; (8001028 <SetCar+0x110>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	709a      	strb	r2, [r3, #2]
				led.carRed = 0;
 8000fa2:	4b21      	ldr	r3, [pc, #132]	; (8001028 <SetCar+0x110>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	70da      	strb	r2, [r3, #3]

		break;
 8000fa8:	e02f      	b.n	800100a <SetCar+0xf2>
	case 4:
		if (blinkflag.car != 4)
 8000faa:	4b20      	ldr	r3, [pc, #128]	; (800102c <SetCar+0x114>)
 8000fac:	781b      	ldrb	r3, [r3, #0]
 8000fae:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8000fb2:	b2db      	uxtb	r3, r3
 8000fb4:	2b40      	cmp	r3, #64	; 0x40
 8000fb6:	d027      	beq.n	8001008 <SetCar+0xf0>
		{
			led.carYellow = LED_CAR;
 8000fb8:	4b1b      	ldr	r3, [pc, #108]	; (8001028 <SetCar+0x110>)
 8000fba:	22f0      	movs	r2, #240	; 0xf0
 8000fbc:	711a      	strb	r2, [r3, #4]
			led.carGreen = 0;
 8000fbe:	4b1a      	ldr	r3, [pc, #104]	; (8001028 <SetCar+0x110>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	709a      	strb	r2, [r3, #2]
					led.carRed = 0;
 8000fc4:	4b18      	ldr	r3, [pc, #96]	; (8001028 <SetCar+0x110>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	70da      	strb	r2, [r3, #3]
		}
		break;
 8000fca:	e01d      	b.n	8001008 <SetCar+0xf0>
	case 5:
		led.carRed = LED_CAR;
 8000fcc:	4b16      	ldr	r3, [pc, #88]	; (8001028 <SetCar+0x110>)
 8000fce:	22f0      	movs	r2, #240	; 0xf0
 8000fd0:	70da      	strb	r2, [r3, #3]
		led.carGreen = 0;
 8000fd2:	4b15      	ldr	r3, [pc, #84]	; (8001028 <SetCar+0x110>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	709a      	strb	r2, [r3, #2]
				led.carYellow = 0;
 8000fd8:	4b13      	ldr	r3, [pc, #76]	; (8001028 <SetCar+0x110>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	711a      	strb	r2, [r3, #4]
		break;
 8000fde:	e014      	b.n	800100a <SetCar+0xf2>
	case 6:
		if (blinkflag.car != 6)
 8000fe0:	4b12      	ldr	r3, [pc, #72]	; (800102c <SetCar+0x114>)
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	2b60      	cmp	r3, #96	; 0x60
 8000fec:	d008      	beq.n	8001000 <SetCar+0xe8>
		{
			led.carRed = LED_CAR;
 8000fee:	4b0e      	ldr	r3, [pc, #56]	; (8001028 <SetCar+0x110>)
 8000ff0:	22f0      	movs	r2, #240	; 0xf0
 8000ff2:	70da      	strb	r2, [r3, #3]
			led.carGreen = 0;
 8000ff4:	4b0c      	ldr	r3, [pc, #48]	; (8001028 <SetCar+0x110>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	709a      	strb	r2, [r3, #2]
			led.carYellow = 0;
 8000ffa:	4b0b      	ldr	r3, [pc, #44]	; (8001028 <SetCar+0x110>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	711a      	strb	r2, [r3, #4]
		}
	default:
		break;
 8001000:	bf00      	nop
 8001002:	e002      	b.n	800100a <SetCar+0xf2>
		break;
 8001004:	bf00      	nop
 8001006:	e000      	b.n	800100a <SetCar+0xf2>
		break;
 8001008:	bf00      	nop
	}
	blinkflag.car = state;
 800100a:	79fb      	ldrb	r3, [r7, #7]
 800100c:	f003 0307 	and.w	r3, r3, #7
 8001010:	b2d9      	uxtb	r1, r3
 8001012:	4a06      	ldr	r2, [pc, #24]	; (800102c <SetCar+0x114>)
 8001014:	7813      	ldrb	r3, [r2, #0]
 8001016:	f361 1306 	bfi	r3, r1, #4, #3
 800101a:	7013      	strb	r3, [r2, #0]
}
 800101c:	bf00      	nop
 800101e:	370c      	adds	r7, #12
 8001020:	46bd      	mov	sp, r7
 8001022:	bc80      	pop	{r7}
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop
 8001028:	20000088 	.word	0x20000088
 800102c:	20000118 	.word	0x20000118

08001030 <SetPeople>:
 * Brief:������״̬
 * Argument:@state:0����  1����  2:��
 * Return:��
 ************************************/
void SetPeople(uint8_t state)
{
 8001030:	b480      	push	{r7}
 8001032:	b083      	sub	sp, #12
 8001034:	af00      	add	r7, sp, #0
 8001036:	4603      	mov	r3, r0
 8001038:	71fb      	strb	r3, [r7, #7]
	switch (state)
 800103a:	79fb      	ldrb	r3, [r7, #7]
 800103c:	2b06      	cmp	r3, #6
 800103e:	d86c      	bhi.n	800111a <SetPeople+0xea>
 8001040:	a201      	add	r2, pc, #4	; (adr r2, 8001048 <SetPeople+0x18>)
 8001042:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001046:	bf00      	nop
 8001048:	08001065 	.word	0x08001065
 800104c:	08001079 	.word	0x08001079
 8001050:	0800108d 	.word	0x0800108d
 8001054:	080010af 	.word	0x080010af
 8001058:	080010c3 	.word	0x080010c3
 800105c:	080010e5 	.word	0x080010e5
 8001060:	080010f9 	.word	0x080010f9
	{
	case 0:
		led.peopleGreen = 0;
 8001064:	4b37      	ldr	r3, [pc, #220]	; (8001144 <SetPeople+0x114>)
 8001066:	2200      	movs	r2, #0
 8001068:	715a      	strb	r2, [r3, #5]
		led.peopleRed = 0;
 800106a:	4b36      	ldr	r3, [pc, #216]	; (8001144 <SetPeople+0x114>)
 800106c:	2200      	movs	r2, #0
 800106e:	719a      	strb	r2, [r3, #6]
		led.peopleYellow = 0;
 8001070:	4b34      	ldr	r3, [pc, #208]	; (8001144 <SetPeople+0x114>)
 8001072:	2200      	movs	r2, #0
 8001074:	71da      	strb	r2, [r3, #7]
		break;
 8001076:	e057      	b.n	8001128 <SetPeople+0xf8>
	case 1:
		led.peopleGreen = LED_PEOPLE;
 8001078:	4b32      	ldr	r3, [pc, #200]	; (8001144 <SetPeople+0x114>)
 800107a:	220f      	movs	r2, #15
 800107c:	715a      	strb	r2, [r3, #5]
		led.peopleRed = 0;
 800107e:	4b31      	ldr	r3, [pc, #196]	; (8001144 <SetPeople+0x114>)
 8001080:	2200      	movs	r2, #0
 8001082:	719a      	strb	r2, [r3, #6]
		led.peopleYellow = 0;
 8001084:	4b2f      	ldr	r3, [pc, #188]	; (8001144 <SetPeople+0x114>)
 8001086:	2200      	movs	r2, #0
 8001088:	71da      	strb	r2, [r3, #7]
		break;
 800108a:	e04d      	b.n	8001128 <SetPeople+0xf8>
	case 2:
		if (blinkflag.people != 2)
 800108c:	4b2e      	ldr	r3, [pc, #184]	; (8001148 <SetPeople+0x118>)
 800108e:	785b      	ldrb	r3, [r3, #1]
 8001090:	f003 0307 	and.w	r3, r3, #7
 8001094:	b2db      	uxtb	r3, r3
 8001096:	2b02      	cmp	r3, #2
 8001098:	d041      	beq.n	800111e <SetPeople+0xee>
		{
			led.peopleGreen = LED_PEOPLE;
 800109a:	4b2a      	ldr	r3, [pc, #168]	; (8001144 <SetPeople+0x114>)
 800109c:	220f      	movs	r2, #15
 800109e:	715a      	strb	r2, [r3, #5]
			led.peopleRed = 0;
 80010a0:	4b28      	ldr	r3, [pc, #160]	; (8001144 <SetPeople+0x114>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	719a      	strb	r2, [r3, #6]
			led.peopleYellow = 0;
 80010a6:	4b27      	ldr	r3, [pc, #156]	; (8001144 <SetPeople+0x114>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	71da      	strb	r2, [r3, #7]
		}
		break;
 80010ac:	e037      	b.n	800111e <SetPeople+0xee>
	case 3:
		led.peopleYellow = LED_PEOPLE;
 80010ae:	4b25      	ldr	r3, [pc, #148]	; (8001144 <SetPeople+0x114>)
 80010b0:	220f      	movs	r2, #15
 80010b2:	71da      	strb	r2, [r3, #7]
		led.peopleGreen = 0;
 80010b4:	4b23      	ldr	r3, [pc, #140]	; (8001144 <SetPeople+0x114>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	715a      	strb	r2, [r3, #5]
				led.peopleRed = 0;
 80010ba:	4b22      	ldr	r3, [pc, #136]	; (8001144 <SetPeople+0x114>)
 80010bc:	2200      	movs	r2, #0
 80010be:	719a      	strb	r2, [r3, #6]
		break;
 80010c0:	e032      	b.n	8001128 <SetPeople+0xf8>
	case 4:
		if (blinkflag.people != 4)
 80010c2:	4b21      	ldr	r3, [pc, #132]	; (8001148 <SetPeople+0x118>)
 80010c4:	785b      	ldrb	r3, [r3, #1]
 80010c6:	f003 0307 	and.w	r3, r3, #7
 80010ca:	b2db      	uxtb	r3, r3
 80010cc:	2b04      	cmp	r3, #4
 80010ce:	d028      	beq.n	8001122 <SetPeople+0xf2>
		{
			led.peopleYellow = LED_PEOPLE;
 80010d0:	4b1c      	ldr	r3, [pc, #112]	; (8001144 <SetPeople+0x114>)
 80010d2:	220f      	movs	r2, #15
 80010d4:	71da      	strb	r2, [r3, #7]
			led.peopleGreen = 0;
 80010d6:	4b1b      	ldr	r3, [pc, #108]	; (8001144 <SetPeople+0x114>)
 80010d8:	2200      	movs	r2, #0
 80010da:	715a      	strb	r2, [r3, #5]
			led.peopleRed = 0;
 80010dc:	4b19      	ldr	r3, [pc, #100]	; (8001144 <SetPeople+0x114>)
 80010de:	2200      	movs	r2, #0
 80010e0:	719a      	strb	r2, [r3, #6]
		}
		break;
 80010e2:	e01e      	b.n	8001122 <SetPeople+0xf2>
	case 5:
		led.peopleRed = LED_PEOPLE;
 80010e4:	4b17      	ldr	r3, [pc, #92]	; (8001144 <SetPeople+0x114>)
 80010e6:	220f      	movs	r2, #15
 80010e8:	719a      	strb	r2, [r3, #6]
		led.peopleGreen = 0;
 80010ea:	4b16      	ldr	r3, [pc, #88]	; (8001144 <SetPeople+0x114>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	715a      	strb	r2, [r3, #5]
				led.peopleYellow = 0;
 80010f0:	4b14      	ldr	r3, [pc, #80]	; (8001144 <SetPeople+0x114>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	71da      	strb	r2, [r3, #7]
		break;
 80010f6:	e017      	b.n	8001128 <SetPeople+0xf8>
	case 6:
		if (blinkflag.people != 6)
 80010f8:	4b13      	ldr	r3, [pc, #76]	; (8001148 <SetPeople+0x118>)
 80010fa:	785b      	ldrb	r3, [r3, #1]
 80010fc:	f003 0307 	and.w	r3, r3, #7
 8001100:	b2db      	uxtb	r3, r3
 8001102:	2b06      	cmp	r3, #6
 8001104:	d00f      	beq.n	8001126 <SetPeople+0xf6>
		{
			led.peopleRed = LED_PEOPLE;
 8001106:	4b0f      	ldr	r3, [pc, #60]	; (8001144 <SetPeople+0x114>)
 8001108:	220f      	movs	r2, #15
 800110a:	719a      	strb	r2, [r3, #6]
			led.peopleGreen = 0;
 800110c:	4b0d      	ldr	r3, [pc, #52]	; (8001144 <SetPeople+0x114>)
 800110e:	2200      	movs	r2, #0
 8001110:	715a      	strb	r2, [r3, #5]
			led.peopleYellow = 0;
 8001112:	4b0c      	ldr	r3, [pc, #48]	; (8001144 <SetPeople+0x114>)
 8001114:	2200      	movs	r2, #0
 8001116:	71da      	strb	r2, [r3, #7]
		}
		break;
 8001118:	e005      	b.n	8001126 <SetPeople+0xf6>
	default:
		break;
 800111a:	bf00      	nop
 800111c:	e004      	b.n	8001128 <SetPeople+0xf8>
		break;
 800111e:	bf00      	nop
 8001120:	e002      	b.n	8001128 <SetPeople+0xf8>
		break;
 8001122:	bf00      	nop
 8001124:	e000      	b.n	8001128 <SetPeople+0xf8>
		break;
 8001126:	bf00      	nop
	}
	blinkflag.people=state;
 8001128:	79fb      	ldrb	r3, [r7, #7]
 800112a:	f003 0307 	and.w	r3, r3, #7
 800112e:	b2d9      	uxtb	r1, r3
 8001130:	4a05      	ldr	r2, [pc, #20]	; (8001148 <SetPeople+0x118>)
 8001132:	7853      	ldrb	r3, [r2, #1]
 8001134:	f361 0302 	bfi	r3, r1, #0, #3
 8001138:	7053      	strb	r3, [r2, #1]
}
 800113a:	bf00      	nop
 800113c:	370c      	adds	r7, #12
 800113e:	46bd      	mov	sp, r7
 8001140:	bc80      	pop	{r7}
 8001142:	4770      	bx	lr
 8001144:	20000088 	.word	0x20000088
 8001148:	20000118 	.word	0x20000118

0800114c <SetPoint>:
 * Brief:����С����״̬
 * Argument:@state:0����  1����  2:��
 * Return:��
 ************************************/
void SetPoint(uint8_t state)
{
 800114c:	b480      	push	{r7}
 800114e:	b083      	sub	sp, #12
 8001150:	af00      	add	r7, sp, #0
 8001152:	4603      	mov	r3, r0
 8001154:	71fb      	strb	r3, [r7, #7]
	switch (state)
 8001156:	79fb      	ldrb	r3, [r7, #7]
 8001158:	2b01      	cmp	r3, #1
 800115a:	d008      	beq.n	800116e <SetPoint+0x22>
 800115c:	2b02      	cmp	r3, #2
 800115e:	d00a      	beq.n	8001176 <SetPoint+0x2a>
 8001160:	2b00      	cmp	r3, #0
 8001162:	d000      	beq.n	8001166 <SetPoint+0x1a>
		{
			led.point=LED_POINT;
		}
		break;
	default:
		break;
 8001164:	e012      	b.n	800118c <SetPoint+0x40>
		led.point=0;
 8001166:	4b10      	ldr	r3, [pc, #64]	; (80011a8 <SetPoint+0x5c>)
 8001168:	2200      	movs	r2, #0
 800116a:	72da      	strb	r2, [r3, #11]
		break;
 800116c:	e00e      	b.n	800118c <SetPoint+0x40>
		led.point=LED_POINT;
 800116e:	4b0e      	ldr	r3, [pc, #56]	; (80011a8 <SetPoint+0x5c>)
 8001170:	2280      	movs	r2, #128	; 0x80
 8001172:	72da      	strb	r2, [r3, #11]
		break;
 8001174:	e00a      	b.n	800118c <SetPoint+0x40>
		if (blinkflag.point != 2)
 8001176:	4b0d      	ldr	r3, [pc, #52]	; (80011ac <SetPoint+0x60>)
 8001178:	789b      	ldrb	r3, [r3, #2]
 800117a:	f003 030c 	and.w	r3, r3, #12
 800117e:	b2db      	uxtb	r3, r3
 8001180:	2b08      	cmp	r3, #8
 8001182:	d002      	beq.n	800118a <SetPoint+0x3e>
			led.point=LED_POINT;
 8001184:	4b08      	ldr	r3, [pc, #32]	; (80011a8 <SetPoint+0x5c>)
 8001186:	2280      	movs	r2, #128	; 0x80
 8001188:	72da      	strb	r2, [r3, #11]
		break;
 800118a:	bf00      	nop
	}
	blinkflag.point = state;
 800118c:	79fb      	ldrb	r3, [r7, #7]
 800118e:	f003 0303 	and.w	r3, r3, #3
 8001192:	b2d9      	uxtb	r1, r3
 8001194:	4a05      	ldr	r2, [pc, #20]	; (80011ac <SetPoint+0x60>)
 8001196:	7893      	ldrb	r3, [r2, #2]
 8001198:	f361 0383 	bfi	r3, r1, #2, #2
 800119c:	7093      	strb	r3, [r2, #2]
}
 800119e:	bf00      	nop
 80011a0:	370c      	adds	r7, #12
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bc80      	pop	{r7}
 80011a6:	4770      	bx	lr
 80011a8:	20000088 	.word	0x20000088
 80011ac:	20000118 	.word	0x20000118

080011b0 <SetAeb>:
 * Brief:����AEB״̬
 * Argument:@state:0����  1����  2:��
 * Return:��
 ************************************/
void SetAeb(uint8_t state)
{
 80011b0:	b480      	push	{r7}
 80011b2:	b083      	sub	sp, #12
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	4603      	mov	r3, r0
 80011b8:	71fb      	strb	r3, [r7, #7]
	switch (state)
 80011ba:	79fb      	ldrb	r3, [r7, #7]
 80011bc:	2b04      	cmp	r3, #4
 80011be:	d83e      	bhi.n	800123e <SetAeb+0x8e>
 80011c0:	a201      	add	r2, pc, #4	; (adr r2, 80011c8 <SetAeb+0x18>)
 80011c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011c6:	bf00      	nop
 80011c8:	080011dd 	.word	0x080011dd
 80011cc:	080011eb 	.word	0x080011eb
 80011d0:	080011f9 	.word	0x080011f9
 80011d4:	08001215 	.word	0x08001215
 80011d8:	08001223 	.word	0x08001223
	{
	case 0:
		led.aebStateGreen=0;
 80011dc:	4b21      	ldr	r3, [pc, #132]	; (8001264 <SetAeb+0xb4>)
 80011de:	2200      	movs	r2, #0
 80011e0:	721a      	strb	r2, [r3, #8]
		led.aebStateRed=0;
 80011e2:	4b20      	ldr	r3, [pc, #128]	; (8001264 <SetAeb+0xb4>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	725a      	strb	r2, [r3, #9]
		break;
 80011e8:	e02e      	b.n	8001248 <SetAeb+0x98>
	case 1:
		led.aebStateGreen=LED_AEB_GREEN;
 80011ea:	4b1e      	ldr	r3, [pc, #120]	; (8001264 <SetAeb+0xb4>)
 80011ec:	2240      	movs	r2, #64	; 0x40
 80011ee:	721a      	strb	r2, [r3, #8]
		led.aebStateRed=0;
 80011f0:	4b1c      	ldr	r3, [pc, #112]	; (8001264 <SetAeb+0xb4>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	725a      	strb	r2, [r3, #9]
		break;
 80011f6:	e027      	b.n	8001248 <SetAeb+0x98>
	case 2:
		if (blinkflag.aebState != 2)
 80011f8:	4b1b      	ldr	r3, [pc, #108]	; (8001268 <SetAeb+0xb8>)
 80011fa:	785b      	ldrb	r3, [r3, #1]
 80011fc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001200:	b2db      	uxtb	r3, r3
 8001202:	2b10      	cmp	r3, #16
 8001204:	d01d      	beq.n	8001242 <SetAeb+0x92>
		{
			led.aebStateGreen=LED_AEB_GREEN;
 8001206:	4b17      	ldr	r3, [pc, #92]	; (8001264 <SetAeb+0xb4>)
 8001208:	2240      	movs	r2, #64	; 0x40
 800120a:	721a      	strb	r2, [r3, #8]
			led.aebStateRed=0;
 800120c:	4b15      	ldr	r3, [pc, #84]	; (8001264 <SetAeb+0xb4>)
 800120e:	2200      	movs	r2, #0
 8001210:	725a      	strb	r2, [r3, #9]
		}
		break;
 8001212:	e016      	b.n	8001242 <SetAeb+0x92>
	case 3:
			led.aebStateRed=LED_AEB_RED;
 8001214:	4b13      	ldr	r3, [pc, #76]	; (8001264 <SetAeb+0xb4>)
 8001216:	2201      	movs	r2, #1
 8001218:	725a      	strb	r2, [r3, #9]
			led.aebStateGreen=0;
 800121a:	4b12      	ldr	r3, [pc, #72]	; (8001264 <SetAeb+0xb4>)
 800121c:	2200      	movs	r2, #0
 800121e:	721a      	strb	r2, [r3, #8]

			break;
 8001220:	e012      	b.n	8001248 <SetAeb+0x98>
		case 4:
			if (blinkflag.aebState != 4)
 8001222:	4b11      	ldr	r3, [pc, #68]	; (8001268 <SetAeb+0xb8>)
 8001224:	785b      	ldrb	r3, [r3, #1]
 8001226:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800122a:	b2db      	uxtb	r3, r3
 800122c:	2b20      	cmp	r3, #32
 800122e:	d00a      	beq.n	8001246 <SetAeb+0x96>
			{
				led.aebStateRed=LED_AEB_RED;
 8001230:	4b0c      	ldr	r3, [pc, #48]	; (8001264 <SetAeb+0xb4>)
 8001232:	2201      	movs	r2, #1
 8001234:	725a      	strb	r2, [r3, #9]
				led.aebStateGreen=0;
 8001236:	4b0b      	ldr	r3, [pc, #44]	; (8001264 <SetAeb+0xb4>)
 8001238:	2200      	movs	r2, #0
 800123a:	721a      	strb	r2, [r3, #8]
			}
			break;
 800123c:	e003      	b.n	8001246 <SetAeb+0x96>
	default:
		break;
 800123e:	bf00      	nop
 8001240:	e002      	b.n	8001248 <SetAeb+0x98>
		break;
 8001242:	bf00      	nop
 8001244:	e000      	b.n	8001248 <SetAeb+0x98>
			break;
 8001246:	bf00      	nop
	}
	blinkflag.aebState = state;
 8001248:	79fb      	ldrb	r3, [r7, #7]
 800124a:	f003 0307 	and.w	r3, r3, #7
 800124e:	b2d9      	uxtb	r1, r3
 8001250:	4a05      	ldr	r2, [pc, #20]	; (8001268 <SetAeb+0xb8>)
 8001252:	7853      	ldrb	r3, [r2, #1]
 8001254:	f361 03c5 	bfi	r3, r1, #3, #3
 8001258:	7053      	strb	r3, [r2, #1]
}
 800125a:	bf00      	nop
 800125c:	370c      	adds	r7, #12
 800125e:	46bd      	mov	sp, r7
 8001260:	bc80      	pop	{r7}
 8001262:	4770      	bx	lr
 8001264:	20000088 	.word	0x20000088
 8001268:	20000118 	.word	0x20000118

0800126c <SetFault>:
 * Brief:���ù��ϵ�״̬
 * Argument:@state:0����  1����  2:��
 * Return:��
 ************************************/
void SetFault(uint8_t state)
{
 800126c:	b480      	push	{r7}
 800126e:	b083      	sub	sp, #12
 8001270:	af00      	add	r7, sp, #0
 8001272:	4603      	mov	r3, r0
 8001274:	71fb      	strb	r3, [r7, #7]
	switch (state)
 8001276:	79fb      	ldrb	r3, [r7, #7]
 8001278:	2b01      	cmp	r3, #1
 800127a:	d008      	beq.n	800128e <SetFault+0x22>
 800127c:	2b02      	cmp	r3, #2
 800127e:	d00a      	beq.n	8001296 <SetFault+0x2a>
 8001280:	2b00      	cmp	r3, #0
 8001282:	d000      	beq.n	8001286 <SetFault+0x1a>
		{
			led.fault=LED_FAULT;
		}
		break;
	default:
		break;
 8001284:	e012      	b.n	80012ac <SetFault+0x40>
		led.fault=0;
 8001286:	4b10      	ldr	r3, [pc, #64]	; (80012c8 <SetFault+0x5c>)
 8001288:	2200      	movs	r2, #0
 800128a:	729a      	strb	r2, [r3, #10]
		break;
 800128c:	e00e      	b.n	80012ac <SetFault+0x40>
		led.fault=LED_FAULT;
 800128e:	4b0e      	ldr	r3, [pc, #56]	; (80012c8 <SetFault+0x5c>)
 8001290:	2202      	movs	r2, #2
 8001292:	729a      	strb	r2, [r3, #10]
		break;
 8001294:	e00a      	b.n	80012ac <SetFault+0x40>
		if (blinkflag.fault != 2)
 8001296:	4b0d      	ldr	r3, [pc, #52]	; (80012cc <SetFault+0x60>)
 8001298:	785b      	ldrb	r3, [r3, #1]
 800129a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800129e:	b2db      	uxtb	r3, r3
 80012a0:	2b80      	cmp	r3, #128	; 0x80
 80012a2:	d002      	beq.n	80012aa <SetFault+0x3e>
			led.fault=LED_FAULT;
 80012a4:	4b08      	ldr	r3, [pc, #32]	; (80012c8 <SetFault+0x5c>)
 80012a6:	2202      	movs	r2, #2
 80012a8:	729a      	strb	r2, [r3, #10]
		break;
 80012aa:	bf00      	nop
	}
	blinkflag.fault = state;
 80012ac:	79fb      	ldrb	r3, [r7, #7]
 80012ae:	f003 0303 	and.w	r3, r3, #3
 80012b2:	b2d9      	uxtb	r1, r3
 80012b4:	4a05      	ldr	r2, [pc, #20]	; (80012cc <SetFault+0x60>)
 80012b6:	7853      	ldrb	r3, [r2, #1]
 80012b8:	f361 1387 	bfi	r3, r1, #6, #2
 80012bc:	7053      	strb	r3, [r2, #1]
}
 80012be:	bf00      	nop
 80012c0:	370c      	adds	r7, #12
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bc80      	pop	{r7}
 80012c6:	4770      	bx	lr
 80012c8:	20000088 	.word	0x20000088
 80012cc:	20000118 	.word	0x20000118

080012d0 <SetDigitalNumLeft>:
 * Brief:������������״̬
 * Argument:@state:0~F
 * Return:��
 ************************************/
void SetDigitalNumLeft(uint8_t state)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b083      	sub	sp, #12
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	4603      	mov	r3, r0
 80012d8:	71fb      	strb	r3, [r7, #7]
	led.numLeft=numTab[state];
 80012da:	79fb      	ldrb	r3, [r7, #7]
 80012dc:	4a04      	ldr	r2, [pc, #16]	; (80012f0 <SetDigitalNumLeft+0x20>)
 80012de:	5cd2      	ldrb	r2, [r2, r3]
 80012e0:	4b04      	ldr	r3, [pc, #16]	; (80012f4 <SetDigitalNumLeft+0x24>)
 80012e2:	73da      	strb	r2, [r3, #15]
}
 80012e4:	bf00      	nop
 80012e6:	370c      	adds	r7, #12
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bc80      	pop	{r7}
 80012ec:	4770      	bx	lr
 80012ee:	bf00      	nop
 80012f0:	20000000 	.word	0x20000000
 80012f4:	20000088 	.word	0x20000088

080012f8 <SetDigitalNumRight>:
 * Brief:�����Ҳ������״̬
 * Argument:@state:0~F
 * Return:��
 ************************************/
void SetDigitalNumRight(uint8_t state)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b083      	sub	sp, #12
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	4603      	mov	r3, r0
 8001300:	71fb      	strb	r3, [r7, #7]
	led.numRight=numTab[state];
 8001302:	79fb      	ldrb	r3, [r7, #7]
 8001304:	4a04      	ldr	r2, [pc, #16]	; (8001318 <SetDigitalNumRight+0x20>)
 8001306:	5cd2      	ldrb	r2, [r2, r3]
 8001308:	4b04      	ldr	r3, [pc, #16]	; (800131c <SetDigitalNumRight+0x24>)
 800130a:	739a      	strb	r2, [r3, #14]
}
 800130c:	bf00      	nop
 800130e:	370c      	adds	r7, #12
 8001310:	46bd      	mov	sp, r7
 8001312:	bc80      	pop	{r7}
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop
 8001318:	20000000 	.word	0x20000000
 800131c:	20000088 	.word	0x20000088

08001320 <AlarmKeyScan>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void AlarmKeyScan(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0
	/*按键切换状�??*/
	if (PAin(6) == latchSta)
 8001324:	4b24      	ldr	r3, [pc, #144]	; (80013b8 <AlarmKeyScan+0x98>)
 8001326:	681a      	ldr	r2, [r3, #0]
 8001328:	4b24      	ldr	r3, [pc, #144]	; (80013bc <AlarmKeyScan+0x9c>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	429a      	cmp	r2, r3
 800132e:	d140      	bne.n	80013b2 <AlarmKeyScan+0x92>
	{
		latchSta = !PAin(6);
 8001330:	4b21      	ldr	r3, [pc, #132]	; (80013b8 <AlarmKeyScan+0x98>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	2b00      	cmp	r3, #0
 8001336:	bf0c      	ite	eq
 8001338:	2301      	moveq	r3, #1
 800133a:	2300      	movne	r3, #0
 800133c:	b2db      	uxtb	r3, r3
 800133e:	461a      	mov	r2, r3
 8001340:	4b1e      	ldr	r3, [pc, #120]	; (80013bc <AlarmKeyScan+0x9c>)
 8001342:	601a      	str	r2, [r3, #0]
		PAout(8) = ~PAout(8);
 8001344:	4b1e      	ldr	r3, [pc, #120]	; (80013c0 <AlarmKeyScan+0xa0>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4a1d      	ldr	r2, [pc, #116]	; (80013c0 <AlarmKeyScan+0xa0>)
 800134a:	43db      	mvns	r3, r3
 800134c:	6013      	str	r3, [r2, #0]
		SetAebState(keyCnt % 2);
 800134e:	4b1d      	ldr	r3, [pc, #116]	; (80013c4 <AlarmKeyScan+0xa4>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	b2db      	uxtb	r3, r3
 8001354:	f003 0301 	and.w	r3, r3, #1
 8001358:	b2db      	uxtb	r3, r3
 800135a:	4618      	mov	r0, r3
 800135c:	f7ff f818 	bl	8000390 <SetAebState>

		keyCnt++;
 8001360:	4b18      	ldr	r3, [pc, #96]	; (80013c4 <AlarmKeyScan+0xa4>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	3301      	adds	r3, #1
 8001366:	4a17      	ldr	r2, [pc, #92]	; (80013c4 <AlarmKeyScan+0xa4>)
 8001368:	6013      	str	r3, [r2, #0]
		/*按六次音量调�??*/
		if ((keyCnt % 6 == 0) && (keyCnt != 0))
 800136a:	4b16      	ldr	r3, [pc, #88]	; (80013c4 <AlarmKeyScan+0xa4>)
 800136c:	6819      	ldr	r1, [r3, #0]
 800136e:	4b16      	ldr	r3, [pc, #88]	; (80013c8 <AlarmKeyScan+0xa8>)
 8001370:	fba3 2301 	umull	r2, r3, r3, r1
 8001374:	089a      	lsrs	r2, r3, #2
 8001376:	4613      	mov	r3, r2
 8001378:	005b      	lsls	r3, r3, #1
 800137a:	4413      	add	r3, r2
 800137c:	005b      	lsls	r3, r3, #1
 800137e:	1aca      	subs	r2, r1, r3
 8001380:	2a00      	cmp	r2, #0
 8001382:	d116      	bne.n	80013b2 <AlarmKeyScan+0x92>
 8001384:	4b0f      	ldr	r3, [pc, #60]	; (80013c4 <AlarmKeyScan+0xa4>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d012      	beq.n	80013b2 <AlarmKeyScan+0x92>
		{
			volCnt++;
 800138c:	4b0f      	ldr	r3, [pc, #60]	; (80013cc <AlarmKeyScan+0xac>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	3301      	adds	r3, #1
 8001392:	4a0e      	ldr	r2, [pc, #56]	; (80013cc <AlarmKeyScan+0xac>)
 8001394:	6013      	str	r3, [r2, #0]
			SetVolume(volCnt % 3);
 8001396:	4b0d      	ldr	r3, [pc, #52]	; (80013cc <AlarmKeyScan+0xac>)
 8001398:	6819      	ldr	r1, [r3, #0]
 800139a:	4b0b      	ldr	r3, [pc, #44]	; (80013c8 <AlarmKeyScan+0xa8>)
 800139c:	fba3 2301 	umull	r2, r3, r3, r1
 80013a0:	085a      	lsrs	r2, r3, #1
 80013a2:	4613      	mov	r3, r2
 80013a4:	005b      	lsls	r3, r3, #1
 80013a6:	4413      	add	r3, r2
 80013a8:	1aca      	subs	r2, r1, r3
 80013aa:	b2d3      	uxtb	r3, r2
 80013ac:	4618      	mov	r0, r3
 80013ae:	f000 f9cd 	bl	800174c <SetVolume>
		}
	}
}
 80013b2:	bf00      	nop
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	42210118 	.word	0x42210118
 80013bc:	2000007c 	.word	0x2000007c
 80013c0:	422101a0 	.word	0x422101a0
 80013c4:	20000080 	.word	0x20000080
 80013c8:	aaaaaaab 	.word	0xaaaaaaab
 80013cc:	20000084 	.word	0x20000084

080013d0 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80013d4:	f000 fd34 	bl	8001e40 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80013d8:	f000 f8fc 	bl	80015d4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80013dc:	f7ff fb22 	bl	8000a24 <MX_GPIO_Init>
	MX_CAN_Init();
 80013e0:	f7ff f802 	bl	80003e8 <MX_CAN_Init>
	MX_USART1_UART_Init();
 80013e4:	f000 fc90 	bl	8001d08 <MX_USART1_UART_Init>
	MX_TIM2_Init();
 80013e8:	f000 fa88 	bl	80018fc <MX_TIM2_Init>
	MX_TIM3_Init();
 80013ec:	f000 fad2 	bl	8001994 <MX_TIM3_Init>
	/* USER CODE BEGIN 2 */
	CanFilterConfigScale16IdList();
 80013f0:	f7ff f884 	bl	80004fc <CanFilterConfigScale16IdList>
	HAL_TIM_Base_Start_IT(&htim2);
 80013f4:	486c      	ldr	r0, [pc, #432]	; (80015a8 <main+0x1d8>)
 80013f6:	f002 fb08 	bl	8003a0a <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 80013fa:	486c      	ldr	r0, [pc, #432]	; (80015ac <main+0x1dc>)
 80013fc:	f002 fb05 	bl	8003a0a <HAL_TIM_Base_Start_IT>
	KeyInit();
 8001400:	f7fe ff18 	bl	8000234 <KeyInit>

	/*第一次播�???? �????活，但不出声*/

//	PlayVoice(SP_WELCOME);
	HAL_Delay(200);
 8001404:	20c8      	movs	r0, #200	; 0xc8
 8001406:	f000 fd7d 	bl	8001f04 <HAL_Delay>
	PlayVoice(SP_WELCOME);
 800140a:	2000      	movs	r0, #0
 800140c:	f000 f97e 	bl	800170c <PlayVoice>

	if (GetHardwareType() == HW_WATCH)
 8001410:	f7ff fb9a 	bl	8000b48 <GetHardwareType>
 8001414:	4603      	mov	r3, r0
 8001416:	2b02      	cmp	r3, #2
 8001418:	d135      	bne.n	8001486 <main+0xb6>
	{
		LED_COM1 = 1;
 800141a:	4b65      	ldr	r3, [pc, #404]	; (80015b0 <main+0x1e0>)
 800141c:	2201      	movs	r2, #1
 800141e:	601a      	str	r2, [r3, #0]
		LED_COL9 = 1;
 8001420:	4b64      	ldr	r3, [pc, #400]	; (80015b4 <main+0x1e4>)
 8001422:	2201      	movs	r2, #1
 8001424:	601a      	str	r2, [r3, #0]
//						LedTest();
		led.aebStateGreen = 0;
 8001426:	4b64      	ldr	r3, [pc, #400]	; (80015b8 <main+0x1e8>)
 8001428:	2200      	movs	r2, #0
 800142a:	721a      	strb	r2, [r3, #8]
		led.numLeft = 0;
 800142c:	4b62      	ldr	r3, [pc, #392]	; (80015b8 <main+0x1e8>)
 800142e:	2200      	movs	r2, #0
 8001430:	73da      	strb	r2, [r3, #15]
		led.numRight = 0;
 8001432:	4b61      	ldr	r3, [pc, #388]	; (80015b8 <main+0x1e8>)
 8001434:	2200      	movs	r2, #0
 8001436:	739a      	strb	r2, [r3, #14]
		led.aebStateRed = 0;
 8001438:	4b5f      	ldr	r3, [pc, #380]	; (80015b8 <main+0x1e8>)
 800143a:	2200      	movs	r2, #0
 800143c:	725a      	strb	r2, [r3, #9]
		led.carGreen = 0;
 800143e:	4b5e      	ldr	r3, [pc, #376]	; (80015b8 <main+0x1e8>)
 8001440:	2200      	movs	r2, #0
 8001442:	709a      	strb	r2, [r3, #2]
		led.carRed = 0;
 8001444:	4b5c      	ldr	r3, [pc, #368]	; (80015b8 <main+0x1e8>)
 8001446:	2200      	movs	r2, #0
 8001448:	70da      	strb	r2, [r3, #3]
		led.carYellow = 0;
 800144a:	4b5b      	ldr	r3, [pc, #364]	; (80015b8 <main+0x1e8>)
 800144c:	2200      	movs	r2, #0
 800144e:	711a      	strb	r2, [r3, #4]
		led.peopleRed = 0;
 8001450:	4b59      	ldr	r3, [pc, #356]	; (80015b8 <main+0x1e8>)
 8001452:	2200      	movs	r2, #0
 8001454:	719a      	strb	r2, [r3, #6]
		led.peopleGreen = 0;
 8001456:	4b58      	ldr	r3, [pc, #352]	; (80015b8 <main+0x1e8>)
 8001458:	2200      	movs	r2, #0
 800145a:	715a      	strb	r2, [r3, #5]
		led.peopleYellow = 0;
 800145c:	4b56      	ldr	r3, [pc, #344]	; (80015b8 <main+0x1e8>)
 800145e:	2200      	movs	r2, #0
 8001460:	71da      	strb	r2, [r3, #7]
		led.rightLine = 0;
 8001462:	4b55      	ldr	r3, [pc, #340]	; (80015b8 <main+0x1e8>)
 8001464:	2200      	movs	r2, #0
 8001466:	705a      	strb	r2, [r3, #1]
		led.leftLine = 0;
 8001468:	4b53      	ldr	r3, [pc, #332]	; (80015b8 <main+0x1e8>)
 800146a:	2200      	movs	r2, #0
 800146c:	701a      	strb	r2, [r3, #0]
		led.fault = 0;
 800146e:	4b52      	ldr	r3, [pc, #328]	; (80015b8 <main+0x1e8>)
 8001470:	2200      	movs	r2, #0
 8001472:	729a      	strb	r2, [r3, #10]
		led.numLeft = 0;
 8001474:	4b50      	ldr	r3, [pc, #320]	; (80015b8 <main+0x1e8>)
 8001476:	2200      	movs	r2, #0
 8001478:	73da      	strb	r2, [r3, #15]
		led.numRight = 0;
 800147a:	4b4f      	ldr	r3, [pc, #316]	; (80015b8 <main+0x1e8>)
 800147c:	2200      	movs	r2, #0
 800147e:	739a      	strb	r2, [r3, #14]
		led.point = 0;
 8001480:	4b4d      	ldr	r3, [pc, #308]	; (80015b8 <main+0x1e8>)
 8001482:	2200      	movs	r2, #0
 8001484:	72da      	strb	r2, [r3, #11]
//		led.fault = LED_FAULT;
//		led.numLeft = numTab[8];
//		led.numRight = numTab[8];
//		led.point = LED_POINT;
	}
	SetAebState(AEB_ON);
 8001486:	2000      	movs	r0, #0
 8001488:	f7fe ff82 	bl	8000390 <SetAebState>

	HAL_Delay(1000);
 800148c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001490:	f000 fd38 	bl	8001f04 <HAL_Delay>
//	if (msg11b.flg == 1)  	  	  	  	  	  	  	  	  	  //BSD已连
//	{
//		bsdConnected = 1;
//	}

	if (GetHardwareType() == HW_ALARM)
 8001494:	f7ff fb58 	bl	8000b48 <GetHardwareType>
 8001498:	4603      	mov	r3, r0
 800149a:	2b01      	cmp	r3, #1
 800149c:	d113      	bne.n	80014c6 <main+0xf6>
	{
		PAout(8) = 1;
 800149e:	4b47      	ldr	r3, [pc, #284]	; (80015bc <main+0x1ec>)
 80014a0:	2201      	movs	r2, #1
 80014a2:	601a      	str	r2, [r3, #0]
		PAout(7) = 0;
 80014a4:	4b46      	ldr	r3, [pc, #280]	; (80015c0 <main+0x1f0>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	601a      	str	r2, [r3, #0]
		/*read key state*/
		latchSta = PAin(6);
 80014aa:	4b46      	ldr	r3, [pc, #280]	; (80015c4 <main+0x1f4>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4a46      	ldr	r2, [pc, #280]	; (80015c8 <main+0x1f8>)
 80014b0:	6013      	str	r3, [r2, #0]
		latchSta = !latchSta;
 80014b2:	4b45      	ldr	r3, [pc, #276]	; (80015c8 <main+0x1f8>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	bf0c      	ite	eq
 80014ba:	2301      	moveq	r3, #1
 80014bc:	2300      	movne	r3, #0
 80014be:	b2db      	uxtb	r3, r3
 80014c0:	461a      	mov	r2, r3
 80014c2:	4b41      	ldr	r3, [pc, #260]	; (80015c8 <main+0x1f8>)
 80014c4:	601a      	str	r2, [r3, #0]
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		if (GetHardwareType() == HW_ALARM)
 80014c6:	f7ff fb3f 	bl	8000b48 <GetHardwareType>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b01      	cmp	r3, #1
 80014ce:	d102      	bne.n	80014d6 <main+0x106>
		{
			AlarmKeyScan();
 80014d0:	f7ff ff26 	bl	8001320 <AlarmKeyScan>
 80014d4:	e04e      	b.n	8001574 <main+0x1a4>
		}
		else if (GetHardwareType() == HW_WATCH)
 80014d6:	f7ff fb37 	bl	8000b48 <GetHardwareType>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b02      	cmp	r3, #2
 80014de:	d149      	bne.n	8001574 <main+0x1a4>
		{
			ScanKey();
 80014e0:	f7fe ff48 	bl	8000374 <ScanKey>
			/*左数码管和小数点*/
			LedDisplay(1, led.numLeft | led.point);
 80014e4:	4b34      	ldr	r3, [pc, #208]	; (80015b8 <main+0x1e8>)
 80014e6:	7bda      	ldrb	r2, [r3, #15]
 80014e8:	4b33      	ldr	r3, [pc, #204]	; (80015b8 <main+0x1e8>)
 80014ea:	7adb      	ldrb	r3, [r3, #11]
 80014ec:	4313      	orrs	r3, r2
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	4619      	mov	r1, r3
 80014f2:	2001      	movs	r0, #1
 80014f4:	f7ff fbaa 	bl	8000c4c <LedDisplay>
			/*右数码管*/
			LedDisplay(2, led.numRight);
 80014f8:	4b2f      	ldr	r3, [pc, #188]	; (80015b8 <main+0x1e8>)
 80014fa:	7b9b      	ldrb	r3, [r3, #14]
 80014fc:	4619      	mov	r1, r3
 80014fe:	2002      	movs	r0, #2
 8001500:	f7ff fba4 	bl	8000c4c <LedDisplay>
			/*左车道线和绿AEB*/
			LedDisplay(3, led.leftLine | led.aebStateGreen);
 8001504:	4b2c      	ldr	r3, [pc, #176]	; (80015b8 <main+0x1e8>)
 8001506:	781a      	ldrb	r2, [r3, #0]
 8001508:	4b2b      	ldr	r3, [pc, #172]	; (80015b8 <main+0x1e8>)
 800150a:	7a1b      	ldrb	r3, [r3, #8]
 800150c:	4313      	orrs	r3, r2
 800150e:	b2db      	uxtb	r3, r3
 8001510:	4619      	mov	r1, r3
 8001512:	2003      	movs	r0, #3
 8001514:	f7ff fb9a 	bl	8000c4c <LedDisplay>
			/*右车道线*/
			LedDisplay(4, led.rightLine);
 8001518:	4b27      	ldr	r3, [pc, #156]	; (80015b8 <main+0x1e8>)
 800151a:	785b      	ldrb	r3, [r3, #1]
 800151c:	4619      	mov	r1, r3
 800151e:	2004      	movs	r0, #4
 8001520:	f7ff fb94 	bl	8000c4c <LedDisplay>
			/*人和车 黄  绿 红*/
			LedDisplay(5, led.peopleYellow | led.carYellow);
 8001524:	4b24      	ldr	r3, [pc, #144]	; (80015b8 <main+0x1e8>)
 8001526:	79da      	ldrb	r2, [r3, #7]
 8001528:	4b23      	ldr	r3, [pc, #140]	; (80015b8 <main+0x1e8>)
 800152a:	791b      	ldrb	r3, [r3, #4]
 800152c:	4313      	orrs	r3, r2
 800152e:	b2db      	uxtb	r3, r3
 8001530:	4619      	mov	r1, r3
 8001532:	2005      	movs	r0, #5
 8001534:	f7ff fb8a 	bl	8000c4c <LedDisplay>
			LedDisplay(6, led.peopleGreen | led.carGreen);
 8001538:	4b1f      	ldr	r3, [pc, #124]	; (80015b8 <main+0x1e8>)
 800153a:	795a      	ldrb	r2, [r3, #5]
 800153c:	4b1e      	ldr	r3, [pc, #120]	; (80015b8 <main+0x1e8>)
 800153e:	789b      	ldrb	r3, [r3, #2]
 8001540:	4313      	orrs	r3, r2
 8001542:	b2db      	uxtb	r3, r3
 8001544:	4619      	mov	r1, r3
 8001546:	2006      	movs	r0, #6
 8001548:	f7ff fb80 	bl	8000c4c <LedDisplay>
			LedDisplay(7, led.peopleRed | led.carRed);
 800154c:	4b1a      	ldr	r3, [pc, #104]	; (80015b8 <main+0x1e8>)
 800154e:	799a      	ldrb	r2, [r3, #6]
 8001550:	4b19      	ldr	r3, [pc, #100]	; (80015b8 <main+0x1e8>)
 8001552:	78db      	ldrb	r3, [r3, #3]
 8001554:	4313      	orrs	r3, r2
 8001556:	b2db      	uxtb	r3, r3
 8001558:	4619      	mov	r1, r3
 800155a:	2007      	movs	r0, #7
 800155c:	f7ff fb76 	bl	8000c4c <LedDisplay>
			/*AEB红和故障*/
			LedDisplay(8, led.aebStateRed | led.fault);
 8001560:	4b15      	ldr	r3, [pc, #84]	; (80015b8 <main+0x1e8>)
 8001562:	7a5a      	ldrb	r2, [r3, #9]
 8001564:	4b14      	ldr	r3, [pc, #80]	; (80015b8 <main+0x1e8>)
 8001566:	7a9b      	ldrb	r3, [r3, #10]
 8001568:	4313      	orrs	r3, r2
 800156a:	b2db      	uxtb	r3, r3
 800156c:	4619      	mov	r1, r3
 800156e:	2008      	movs	r0, #8
 8001570:	f7ff fb6c 	bl	8000c4c <LedDisplay>
		}
		/*every 200ms send heartbeat*/
		if (GetSysticks() - tick >= 200)
 8001574:	f000 fcbc 	bl	8001ef0 <HAL_GetTick>
 8001578:	4602      	mov	r2, r0
 800157a:	4b14      	ldr	r3, [pc, #80]	; (80015cc <main+0x1fc>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	1ad3      	subs	r3, r2, r3
 8001580:	2bc7      	cmp	r3, #199	; 0xc7
 8001582:	d90d      	bls.n	80015a0 <main+0x1d0>
		{
			tick = GetSysticks();
 8001584:	f000 fcb4 	bl	8001ef0 <HAL_GetTick>
 8001588:	4602      	mov	r2, r0
 800158a:	4b10      	ldr	r3, [pc, #64]	; (80015cc <main+0x1fc>)
 800158c:	601a      	str	r2, [r3, #0]
			SetAebState(keyCnt % 2);
 800158e:	4b10      	ldr	r3, [pc, #64]	; (80015d0 <main+0x200>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	b2db      	uxtb	r3, r3
 8001594:	f003 0301 	and.w	r3, r3, #1
 8001598:	b2db      	uxtb	r3, r3
 800159a:	4618      	mov	r0, r3
 800159c:	f7fe fef8 	bl	8000390 <SetAebState>
		}
		/*解析收到的CAN数据*/
		CanDataAnalisys();
 80015a0:	f7ff f878 	bl	8000694 <CanDataAnalisys>
		if (GetHardwareType() == HW_ALARM)
 80015a4:	e78f      	b.n	80014c6 <main+0xf6>
 80015a6:	bf00      	nop
 80015a8:	20000160 	.word	0x20000160
 80015ac:	20000120 	.word	0x20000120
 80015b0:	42218180 	.word	0x42218180
 80015b4:	422181a4 	.word	0x422181a4
 80015b8:	20000088 	.word	0x20000088
 80015bc:	422101a0 	.word	0x422101a0
 80015c0:	4221019c 	.word	0x4221019c
 80015c4:	42210118 	.word	0x42210118
 80015c8:	2000007c 	.word	0x2000007c
 80015cc:	20000078 	.word	0x20000078
 80015d0:	20000080 	.word	0x20000080

080015d4 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b090      	sub	sp, #64	; 0x40
 80015d8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80015da:	f107 0318 	add.w	r3, r7, #24
 80015de:	2228      	movs	r2, #40	; 0x28
 80015e0:	2100      	movs	r1, #0
 80015e2:	4618      	mov	r0, r3
 80015e4:	f002 feb2 	bl	800434c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80015e8:	1d3b      	adds	r3, r7, #4
 80015ea:	2200      	movs	r2, #0
 80015ec:	601a      	str	r2, [r3, #0]
 80015ee:	605a      	str	r2, [r3, #4]
 80015f0:	609a      	str	r2, [r3, #8]
 80015f2:	60da      	str	r2, [r3, #12]
 80015f4:	611a      	str	r2, [r3, #16]

	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80015f6:	2301      	movs	r3, #1
 80015f8:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80015fe:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001600:	2300      	movs	r3, #0
 8001602:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001604:	2301      	movs	r3, #1
 8001606:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001608:	2302      	movs	r3, #2
 800160a:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800160c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001610:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001612:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001616:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001618:	f107 0318 	add.w	r3, r7, #24
 800161c:	4618      	mov	r0, r3
 800161e:	f001 fdad 	bl	800317c <HAL_RCC_OscConfig>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d001      	beq.n	800162c <SystemClock_Config+0x58>
	{
		Error_Handler();
 8001628:	f000 f819 	bl	800165e <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800162c:	230f      	movs	r3, #15
 800162e:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001630:	2302      	movs	r3, #2
 8001632:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001634:	2300      	movs	r3, #0
 8001636:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001638:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800163c:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800163e:	2300      	movs	r3, #0
 8001640:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001642:	1d3b      	adds	r3, r7, #4
 8001644:	2102      	movs	r1, #2
 8001646:	4618      	mov	r0, r3
 8001648:	f002 f818 	bl	800367c <HAL_RCC_ClockConfig>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d001      	beq.n	8001656 <SystemClock_Config+0x82>
	{
		Error_Handler();
 8001652:	f000 f804 	bl	800165e <Error_Handler>
	}
}
 8001656:	bf00      	nop
 8001658:	3740      	adds	r7, #64	; 0x40
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}

0800165e <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800165e:	b480      	push	{r7}
 8001660:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8001662:	bf00      	nop
 8001664:	46bd      	mov	sp, r7
 8001666:	bc80      	pop	{r7}
 8001668:	4770      	bx	lr
	...

0800166c <OneLineSendData>:
 * Brief:һߴڷ
 * Argument:
 * Return:
 ************************************/
void OneLineSendData(uint8_t data)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b084      	sub	sp, #16
 8001670:	af00      	add	r7, sp, #0
 8001672:	4603      	mov	r3, r0
 8001674:	71fb      	strb	r3, [r7, #7]
	uint8_t temp;
	uint8_t i;
	SP_DATA_LOW;
 8001676:	2200      	movs	r2, #0
 8001678:	2110      	movs	r1, #16
 800167a:	4823      	ldr	r0, [pc, #140]	; (8001708 <OneLineSendData+0x9c>)
 800167c:	f001 fd4d 	bl	800311a <HAL_GPIO_WritePin>
	DelayMs(5);
 8001680:	2005      	movs	r0, #5
 8001682:	f000 fc3f 	bl	8001f04 <HAL_Delay>
	temp = data & 0x01;
 8001686:	79fb      	ldrb	r3, [r7, #7]
 8001688:	f003 0301 	and.w	r3, r3, #1
 800168c:	73fb      	strb	r3, [r7, #15]
	for (i = 0; i < 8; i++)
 800168e:	2300      	movs	r3, #0
 8001690:	73bb      	strb	r3, [r7, #14]
 8001692:	e02d      	b.n	80016f0 <OneLineSendData+0x84>
	{
		if (temp == 1)
 8001694:	7bfb      	ldrb	r3, [r7, #15]
 8001696:	2b01      	cmp	r3, #1
 8001698:	d110      	bne.n	80016bc <OneLineSendData+0x50>
		{
			SP_DATA_HIGH;
 800169a:	2201      	movs	r2, #1
 800169c:	2110      	movs	r1, #16
 800169e:	481a      	ldr	r0, [pc, #104]	; (8001708 <OneLineSendData+0x9c>)
 80016a0:	f001 fd3b 	bl	800311a <HAL_GPIO_WritePin>
			Delay100Us(6);
 80016a4:	2006      	movs	r0, #6
 80016a6:	f000 fb19 	bl	8001cdc <Delay100Us>
			SP_DATA_LOW;
 80016aa:	2200      	movs	r2, #0
 80016ac:	2110      	movs	r1, #16
 80016ae:	4816      	ldr	r0, [pc, #88]	; (8001708 <OneLineSendData+0x9c>)
 80016b0:	f001 fd33 	bl	800311a <HAL_GPIO_WritePin>
			Delay100Us(2);
 80016b4:	2002      	movs	r0, #2
 80016b6:	f000 fb11 	bl	8001cdc <Delay100Us>
 80016ba:	e00f      	b.n	80016dc <OneLineSendData+0x70>
		}
		else
		{
			SP_DATA_HIGH;
 80016bc:	2201      	movs	r2, #1
 80016be:	2110      	movs	r1, #16
 80016c0:	4811      	ldr	r0, [pc, #68]	; (8001708 <OneLineSendData+0x9c>)
 80016c2:	f001 fd2a 	bl	800311a <HAL_GPIO_WritePin>
			Delay100Us(2);
 80016c6:	2002      	movs	r0, #2
 80016c8:	f000 fb08 	bl	8001cdc <Delay100Us>
			SP_DATA_LOW;
 80016cc:	2200      	movs	r2, #0
 80016ce:	2110      	movs	r1, #16
 80016d0:	480d      	ldr	r0, [pc, #52]	; (8001708 <OneLineSendData+0x9c>)
 80016d2:	f001 fd22 	bl	800311a <HAL_GPIO_WritePin>
			Delay100Us(6);
 80016d6:	2006      	movs	r0, #6
 80016d8:	f000 fb00 	bl	8001cdc <Delay100Us>
		}
		data = data >> 1;
 80016dc:	79fb      	ldrb	r3, [r7, #7]
 80016de:	085b      	lsrs	r3, r3, #1
 80016e0:	71fb      	strb	r3, [r7, #7]
		temp = data & 0x01;
 80016e2:	79fb      	ldrb	r3, [r7, #7]
 80016e4:	f003 0301 	and.w	r3, r3, #1
 80016e8:	73fb      	strb	r3, [r7, #15]
	for (i = 0; i < 8; i++)
 80016ea:	7bbb      	ldrb	r3, [r7, #14]
 80016ec:	3301      	adds	r3, #1
 80016ee:	73bb      	strb	r3, [r7, #14]
 80016f0:	7bbb      	ldrb	r3, [r7, #14]
 80016f2:	2b07      	cmp	r3, #7
 80016f4:	d9ce      	bls.n	8001694 <OneLineSendData+0x28>
	}
	SP_DATA_HIGH;
 80016f6:	2201      	movs	r2, #1
 80016f8:	2110      	movs	r1, #16
 80016fa:	4803      	ldr	r0, [pc, #12]	; (8001708 <OneLineSendData+0x9c>)
 80016fc:	f001 fd0d 	bl	800311a <HAL_GPIO_WritePin>
}
 8001700:	bf00      	nop
 8001702:	3710      	adds	r7, #16
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	40010800 	.word	0x40010800

0800170c <PlayVoice>:
 * Argument:value ڼ
 * Return:
 ************************************/
static uint8_t voice=0;
void PlayVoice(uint8_t value)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b082      	sub	sp, #8
 8001710:	af00      	add	r7, sp, #0
 8001712:	4603      	mov	r3, r0
 8001714:	71fb      	strb	r3, [r7, #7]
	voice=value;
 8001716:	4a0b      	ldr	r2, [pc, #44]	; (8001744 <PlayVoice+0x38>)
 8001718:	79fb      	ldrb	r3, [r7, #7]
 800171a:	7013      	strb	r3, [r2, #0]
	while (SP_BUSY == 0)
 800171c:	bf00      	nop
 800171e:	2108      	movs	r1, #8
 8001720:	4809      	ldr	r0, [pc, #36]	; (8001748 <PlayVoice+0x3c>)
 8001722:	f001 fce3 	bl	80030ec <HAL_GPIO_ReadPin>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	d0f8      	beq.n	800171e <PlayVoice+0x12>
	{
	};
	DelayMs(5);
 800172c:	2005      	movs	r0, #5
 800172e:	f000 fbe9 	bl	8001f04 <HAL_Delay>
	OneLineSendData(value);
 8001732:	79fb      	ldrb	r3, [r7, #7]
 8001734:	4618      	mov	r0, r3
 8001736:	f7ff ff99 	bl	800166c <OneLineSendData>
}
 800173a:	bf00      	nop
 800173c:	3708      	adds	r7, #8
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	20000099 	.word	0x20000099
 8001748:	40010800 	.word	0x40010800

0800174c <SetVolume>:
 * Brief:
 * Argument:value õ
 * Return:
 ************************************/
void SetVolume(uint8_t value)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	4603      	mov	r3, r0
 8001754:	71fb      	strb	r3, [r7, #7]
	while (SP_BUSY == 0)
 8001756:	bf00      	nop
 8001758:	2108      	movs	r1, #8
 800175a:	4810      	ldr	r0, [pc, #64]	; (800179c <SetVolume+0x50>)
 800175c:	f001 fcc6 	bl	80030ec <HAL_GPIO_ReadPin>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d0f8      	beq.n	8001758 <SetVolume+0xc>
	{
	};
	DelayMs(5);
 8001766:	2005      	movs	r0, #5
 8001768:	f000 fbcc 	bl	8001f04 <HAL_Delay>
	switch (value)
 800176c:	79fb      	ldrb	r3, [r7, #7]
 800176e:	2b01      	cmp	r3, #1
 8001770:	d008      	beq.n	8001784 <SetVolume+0x38>
 8001772:	2b02      	cmp	r3, #2
 8001774:	d00a      	beq.n	800178c <SetVolume+0x40>
 8001776:	2b00      	cmp	r3, #0
 8001778:	d000      	beq.n	800177c <SetVolume+0x30>
		break;
	case VOL_MIN:
		OneLineSendData(SP_VOL_MIN);
		break;
	default:
		break;
 800177a:	e00b      	b.n	8001794 <SetVolume+0x48>
		OneLineSendData(SP_VOL_MAX);
 800177c:	20ed      	movs	r0, #237	; 0xed
 800177e:	f7ff ff75 	bl	800166c <OneLineSendData>
		break;
 8001782:	e007      	b.n	8001794 <SetVolume+0x48>
		OneLineSendData(SP_VOL_MID);
 8001784:	20e7      	movs	r0, #231	; 0xe7
 8001786:	f7ff ff71 	bl	800166c <OneLineSendData>
		break;
 800178a:	e003      	b.n	8001794 <SetVolume+0x48>
		OneLineSendData(SP_VOL_MIN);
 800178c:	20e3      	movs	r0, #227	; 0xe3
 800178e:	f7ff ff6d 	bl	800166c <OneLineSendData>
		break;
 8001792:	bf00      	nop
	}

}
 8001794:	bf00      	nop
 8001796:	3708      	adds	r7, #8
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}
 800179c:	40010800 	.word	0x40010800

080017a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b085      	sub	sp, #20
 80017a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80017a6:	4b15      	ldr	r3, [pc, #84]	; (80017fc <HAL_MspInit+0x5c>)
 80017a8:	699b      	ldr	r3, [r3, #24]
 80017aa:	4a14      	ldr	r2, [pc, #80]	; (80017fc <HAL_MspInit+0x5c>)
 80017ac:	f043 0301 	orr.w	r3, r3, #1
 80017b0:	6193      	str	r3, [r2, #24]
 80017b2:	4b12      	ldr	r3, [pc, #72]	; (80017fc <HAL_MspInit+0x5c>)
 80017b4:	699b      	ldr	r3, [r3, #24]
 80017b6:	f003 0301 	and.w	r3, r3, #1
 80017ba:	60bb      	str	r3, [r7, #8]
 80017bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017be:	4b0f      	ldr	r3, [pc, #60]	; (80017fc <HAL_MspInit+0x5c>)
 80017c0:	69db      	ldr	r3, [r3, #28]
 80017c2:	4a0e      	ldr	r2, [pc, #56]	; (80017fc <HAL_MspInit+0x5c>)
 80017c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017c8:	61d3      	str	r3, [r2, #28]
 80017ca:	4b0c      	ldr	r3, [pc, #48]	; (80017fc <HAL_MspInit+0x5c>)
 80017cc:	69db      	ldr	r3, [r3, #28]
 80017ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017d2:	607b      	str	r3, [r7, #4]
 80017d4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80017d6:	4b0a      	ldr	r3, [pc, #40]	; (8001800 <HAL_MspInit+0x60>)
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	60fb      	str	r3, [r7, #12]
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80017e2:	60fb      	str	r3, [r7, #12]
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80017ea:	60fb      	str	r3, [r7, #12]
 80017ec:	4a04      	ldr	r2, [pc, #16]	; (8001800 <HAL_MspInit+0x60>)
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017f2:	bf00      	nop
 80017f4:	3714      	adds	r7, #20
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bc80      	pop	{r7}
 80017fa:	4770      	bx	lr
 80017fc:	40021000 	.word	0x40021000
 8001800:	40010000 	.word	0x40010000

08001804 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001808:	bf00      	nop
 800180a:	46bd      	mov	sp, r7
 800180c:	bc80      	pop	{r7}
 800180e:	4770      	bx	lr

08001810 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001814:	e7fe      	b.n	8001814 <HardFault_Handler+0x4>

08001816 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001816:	b480      	push	{r7}
 8001818:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800181a:	e7fe      	b.n	800181a <MemManage_Handler+0x4>

0800181c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001820:	e7fe      	b.n	8001820 <BusFault_Handler+0x4>

08001822 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001822:	b480      	push	{r7}
 8001824:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001826:	e7fe      	b.n	8001826 <UsageFault_Handler+0x4>

08001828 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800182c:	bf00      	nop
 800182e:	46bd      	mov	sp, r7
 8001830:	bc80      	pop	{r7}
 8001832:	4770      	bx	lr

08001834 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001838:	bf00      	nop
 800183a:	46bd      	mov	sp, r7
 800183c:	bc80      	pop	{r7}
 800183e:	4770      	bx	lr

08001840 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001840:	b480      	push	{r7}
 8001842:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001844:	bf00      	nop
 8001846:	46bd      	mov	sp, r7
 8001848:	bc80      	pop	{r7}
 800184a:	4770      	bx	lr

0800184c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001850:	f000 fb3c 	bl	8001ecc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001854:	bf00      	nop
 8001856:	bd80      	pop	{r7, pc}

08001858 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 800185c:	4802      	ldr	r0, [pc, #8]	; (8001868 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800185e:	f000 ffbf 	bl	80027e0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001862:	bf00      	nop
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	200000a8 	.word	0x200000a8

0800186c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001870:	4802      	ldr	r0, [pc, #8]	; (800187c <TIM2_IRQHandler+0x10>)
 8001872:	f002 f8ed 	bl	8003a50 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001876:	bf00      	nop
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	20000160 	.word	0x20000160

08001880 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001884:	4802      	ldr	r0, [pc, #8]	; (8001890 <TIM3_IRQHandler+0x10>)
 8001886:	f002 f8e3 	bl	8003a50 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800188a:	bf00      	nop
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	20000120 	.word	0x20000120

08001894 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001898:	4b15      	ldr	r3, [pc, #84]	; (80018f0 <SystemInit+0x5c>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a14      	ldr	r2, [pc, #80]	; (80018f0 <SystemInit+0x5c>)
 800189e:	f043 0301 	orr.w	r3, r3, #1
 80018a2:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80018a4:	4b12      	ldr	r3, [pc, #72]	; (80018f0 <SystemInit+0x5c>)
 80018a6:	685a      	ldr	r2, [r3, #4]
 80018a8:	4911      	ldr	r1, [pc, #68]	; (80018f0 <SystemInit+0x5c>)
 80018aa:	4b12      	ldr	r3, [pc, #72]	; (80018f4 <SystemInit+0x60>)
 80018ac:	4013      	ands	r3, r2
 80018ae:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80018b0:	4b0f      	ldr	r3, [pc, #60]	; (80018f0 <SystemInit+0x5c>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4a0e      	ldr	r2, [pc, #56]	; (80018f0 <SystemInit+0x5c>)
 80018b6:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80018ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018be:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80018c0:	4b0b      	ldr	r3, [pc, #44]	; (80018f0 <SystemInit+0x5c>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4a0a      	ldr	r2, [pc, #40]	; (80018f0 <SystemInit+0x5c>)
 80018c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018ca:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80018cc:	4b08      	ldr	r3, [pc, #32]	; (80018f0 <SystemInit+0x5c>)
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	4a07      	ldr	r2, [pc, #28]	; (80018f0 <SystemInit+0x5c>)
 80018d2:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80018d6:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80018d8:	4b05      	ldr	r3, [pc, #20]	; (80018f0 <SystemInit+0x5c>)
 80018da:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80018de:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80018e0:	4b05      	ldr	r3, [pc, #20]	; (80018f8 <SystemInit+0x64>)
 80018e2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80018e6:	609a      	str	r2, [r3, #8]
#endif 
}
 80018e8:	bf00      	nop
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bc80      	pop	{r7}
 80018ee:	4770      	bx	lr
 80018f0:	40021000 	.word	0x40021000
 80018f4:	f8ff0000 	.word	0xf8ff0000
 80018f8:	e000ed00 	.word	0xe000ed00

080018fc <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b086      	sub	sp, #24
 8001900:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001902:	f107 0308 	add.w	r3, r7, #8
 8001906:	2200      	movs	r2, #0
 8001908:	601a      	str	r2, [r3, #0]
 800190a:	605a      	str	r2, [r3, #4]
 800190c:	609a      	str	r2, [r3, #8]
 800190e:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001910:	463b      	mov	r3, r7
 8001912:	2200      	movs	r2, #0
 8001914:	601a      	str	r2, [r3, #0]
 8001916:	605a      	str	r2, [r3, #4]

	htim2.Instance = TIM2;
 8001918:	4b1d      	ldr	r3, [pc, #116]	; (8001990 <MX_TIM2_Init+0x94>)
 800191a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800191e:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 8001920:	4b1b      	ldr	r3, [pc, #108]	; (8001990 <MX_TIM2_Init+0x94>)
 8001922:	2200      	movs	r2, #0
 8001924:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001926:	4b1a      	ldr	r3, [pc, #104]	; (8001990 <MX_TIM2_Init+0x94>)
 8001928:	2200      	movs	r2, #0
 800192a:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 7199;
 800192c:	4b18      	ldr	r3, [pc, #96]	; (8001990 <MX_TIM2_Init+0x94>)
 800192e:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001932:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001934:	4b16      	ldr	r3, [pc, #88]	; (8001990 <MX_TIM2_Init+0x94>)
 8001936:	2200      	movs	r2, #0
 8001938:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800193a:	4b15      	ldr	r3, [pc, #84]	; (8001990 <MX_TIM2_Init+0x94>)
 800193c:	2280      	movs	r2, #128	; 0x80
 800193e:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001940:	4813      	ldr	r0, [pc, #76]	; (8001990 <MX_TIM2_Init+0x94>)
 8001942:	f002 f837 	bl	80039b4 <HAL_TIM_Base_Init>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d001      	beq.n	8001950 <MX_TIM2_Init+0x54>
	{
		Error_Handler();
 800194c:	f7ff fe87 	bl	800165e <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001950:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001954:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001956:	f107 0308 	add.w	r3, r7, #8
 800195a:	4619      	mov	r1, r3
 800195c:	480c      	ldr	r0, [pc, #48]	; (8001990 <MX_TIM2_Init+0x94>)
 800195e:	f002 f97f 	bl	8003c60 <HAL_TIM_ConfigClockSource>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	d001      	beq.n	800196c <MX_TIM2_Init+0x70>
	{
		Error_Handler();
 8001968:	f7ff fe79 	bl	800165e <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800196c:	2300      	movs	r3, #0
 800196e:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001970:	2300      	movs	r3, #0
 8001972:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001974:	463b      	mov	r3, r7
 8001976:	4619      	mov	r1, r3
 8001978:	4805      	ldr	r0, [pc, #20]	; (8001990 <MX_TIM2_Init+0x94>)
 800197a:	f002 fb45 	bl	8004008 <HAL_TIMEx_MasterConfigSynchronization>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	d001      	beq.n	8001988 <MX_TIM2_Init+0x8c>
	{
		Error_Handler();
 8001984:	f7ff fe6b 	bl	800165e <Error_Handler>
	}

}
 8001988:	bf00      	nop
 800198a:	3718      	adds	r7, #24
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}
 8001990:	20000160 	.word	0x20000160

08001994 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b086      	sub	sp, #24
 8001998:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800199a:	f107 0308 	add.w	r3, r7, #8
 800199e:	2200      	movs	r2, #0
 80019a0:	601a      	str	r2, [r3, #0]
 80019a2:	605a      	str	r2, [r3, #4]
 80019a4:	609a      	str	r2, [r3, #8]
 80019a6:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80019a8:	463b      	mov	r3, r7
 80019aa:	2200      	movs	r2, #0
 80019ac:	601a      	str	r2, [r3, #0]
 80019ae:	605a      	str	r2, [r3, #4]

	htim3.Instance = TIM3;
 80019b0:	4b1d      	ldr	r3, [pc, #116]	; (8001a28 <MX_TIM3_Init+0x94>)
 80019b2:	4a1e      	ldr	r2, [pc, #120]	; (8001a2c <MX_TIM3_Init+0x98>)
 80019b4:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 7199;
 80019b6:	4b1c      	ldr	r3, [pc, #112]	; (8001a28 <MX_TIM3_Init+0x94>)
 80019b8:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80019bc:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019be:	4b1a      	ldr	r3, [pc, #104]	; (8001a28 <MX_TIM3_Init+0x94>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 4999;
 80019c4:	4b18      	ldr	r3, [pc, #96]	; (8001a28 <MX_TIM3_Init+0x94>)
 80019c6:	f241 3287 	movw	r2, #4999	; 0x1387
 80019ca:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019cc:	4b16      	ldr	r3, [pc, #88]	; (8001a28 <MX_TIM3_Init+0x94>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80019d2:	4b15      	ldr	r3, [pc, #84]	; (8001a28 <MX_TIM3_Init+0x94>)
 80019d4:	2280      	movs	r2, #128	; 0x80
 80019d6:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80019d8:	4813      	ldr	r0, [pc, #76]	; (8001a28 <MX_TIM3_Init+0x94>)
 80019da:	f001 ffeb 	bl	80039b4 <HAL_TIM_Base_Init>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <MX_TIM3_Init+0x54>
	{
		Error_Handler();
 80019e4:	f7ff fe3b 	bl	800165e <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019ec:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80019ee:	f107 0308 	add.w	r3, r7, #8
 80019f2:	4619      	mov	r1, r3
 80019f4:	480c      	ldr	r0, [pc, #48]	; (8001a28 <MX_TIM3_Init+0x94>)
 80019f6:	f002 f933 	bl	8003c60 <HAL_TIM_ConfigClockSource>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d001      	beq.n	8001a04 <MX_TIM3_Init+0x70>
	{
		Error_Handler();
 8001a00:	f7ff fe2d 	bl	800165e <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a04:	2300      	movs	r3, #0
 8001a06:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a0c:	463b      	mov	r3, r7
 8001a0e:	4619      	mov	r1, r3
 8001a10:	4805      	ldr	r0, [pc, #20]	; (8001a28 <MX_TIM3_Init+0x94>)
 8001a12:	f002 faf9 	bl	8004008 <HAL_TIMEx_MasterConfigSynchronization>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d001      	beq.n	8001a20 <MX_TIM3_Init+0x8c>
	{
		Error_Handler();
 8001a1c:	f7ff fe1f 	bl	800165e <Error_Handler>
	}

}
 8001a20:	bf00      	nop
 8001a22:	3718      	adds	r7, #24
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	20000120 	.word	0x20000120
 8001a2c:	40000400 	.word	0x40000400

08001a30 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *tim_baseHandle)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b084      	sub	sp, #16
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]

	if (tim_baseHandle->Instance == TIM2)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a40:	d114      	bne.n	8001a6c <HAL_TIM_Base_MspInit+0x3c>
	{
		/* USER CODE BEGIN TIM2_MspInit 0 */

		/* USER CODE END TIM2_MspInit 0 */
		/* TIM2 clock enable */
		__HAL_RCC_TIM2_CLK_ENABLE();
 8001a42:	4b19      	ldr	r3, [pc, #100]	; (8001aa8 <HAL_TIM_Base_MspInit+0x78>)
 8001a44:	69db      	ldr	r3, [r3, #28]
 8001a46:	4a18      	ldr	r2, [pc, #96]	; (8001aa8 <HAL_TIM_Base_MspInit+0x78>)
 8001a48:	f043 0301 	orr.w	r3, r3, #1
 8001a4c:	61d3      	str	r3, [r2, #28]
 8001a4e:	4b16      	ldr	r3, [pc, #88]	; (8001aa8 <HAL_TIM_Base_MspInit+0x78>)
 8001a50:	69db      	ldr	r3, [r3, #28]
 8001a52:	f003 0301 	and.w	r3, r3, #1
 8001a56:	60fb      	str	r3, [r7, #12]
 8001a58:	68fb      	ldr	r3, [r7, #12]

		/* TIM2 interrupt Init */
		HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	2101      	movs	r1, #1
 8001a5e:	201c      	movs	r0, #28
 8001a60:	f001 f9b3 	bl	8002dca <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001a64:	201c      	movs	r0, #28
 8001a66:	f001 f9cc 	bl	8002e02 <HAL_NVIC_EnableIRQ>
		HAL_NVIC_EnableIRQ(TIM3_IRQn);
		/* USER CODE BEGIN TIM3_MspInit 1 */

		/* USER CODE END TIM3_MspInit 1 */
	}
}
 8001a6a:	e018      	b.n	8001a9e <HAL_TIM_Base_MspInit+0x6e>
	else if (tim_baseHandle->Instance == TIM3)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a0e      	ldr	r2, [pc, #56]	; (8001aac <HAL_TIM_Base_MspInit+0x7c>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d113      	bne.n	8001a9e <HAL_TIM_Base_MspInit+0x6e>
		__HAL_RCC_TIM3_CLK_ENABLE();
 8001a76:	4b0c      	ldr	r3, [pc, #48]	; (8001aa8 <HAL_TIM_Base_MspInit+0x78>)
 8001a78:	69db      	ldr	r3, [r3, #28]
 8001a7a:	4a0b      	ldr	r2, [pc, #44]	; (8001aa8 <HAL_TIM_Base_MspInit+0x78>)
 8001a7c:	f043 0302 	orr.w	r3, r3, #2
 8001a80:	61d3      	str	r3, [r2, #28]
 8001a82:	4b09      	ldr	r3, [pc, #36]	; (8001aa8 <HAL_TIM_Base_MspInit+0x78>)
 8001a84:	69db      	ldr	r3, [r3, #28]
 8001a86:	f003 0302 	and.w	r3, r3, #2
 8001a8a:	60bb      	str	r3, [r7, #8]
 8001a8c:	68bb      	ldr	r3, [r7, #8]
		HAL_NVIC_SetPriority(TIM3_IRQn, 2, 0);
 8001a8e:	2200      	movs	r2, #0
 8001a90:	2102      	movs	r1, #2
 8001a92:	201d      	movs	r0, #29
 8001a94:	f001 f999 	bl	8002dca <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001a98:	201d      	movs	r0, #29
 8001a9a:	f001 f9b2 	bl	8002e02 <HAL_NVIC_EnableIRQ>
}
 8001a9e:	bf00      	nop
 8001aa0:	3710      	adds	r7, #16
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	40021000 	.word	0x40021000
 8001aac:	40000400 	.word	0x40000400

08001ab0 <HAL_TIM_PeriodElapsedCallback>:
 * Argument:@htim tim句柄
 * Return:�???
 ************************************/
uint32_t usCnt100 = 0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
	if (htim == (&htim2))
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	4a82      	ldr	r2, [pc, #520]	; (8001cc4 <HAL_TIM_PeriodElapsedCallback+0x214>)
 8001abc:	4293      	cmp	r3, r2
 8001abe:	d104      	bne.n	8001aca <HAL_TIM_PeriodElapsedCallback+0x1a>
	{
		usCnt100++;
 8001ac0:	4b81      	ldr	r3, [pc, #516]	; (8001cc8 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	3301      	adds	r3, #1
 8001ac6:	4a80      	ldr	r2, [pc, #512]	; (8001cc8 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8001ac8:	6013      	str	r3, [r2, #0]
	}
	if (htim == (&htim3))
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	4a7f      	ldr	r2, [pc, #508]	; (8001ccc <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	f040 80f4 	bne.w	8001cbc <HAL_TIM_PeriodElapsedCallback+0x20c>
	{
		if (blinkflag.ledRed == 2)
 8001ad4:	4b7e      	ldr	r3, [pc, #504]	; (8001cd0 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001ad6:	789b      	ldrb	r3, [r3, #2]
 8001ad8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001adc:	b2db      	uxtb	r3, r3
 8001ade:	2b80      	cmp	r3, #128	; 0x80
 8001ae0:	d103      	bne.n	8001aea <HAL_TIM_PeriodElapsedCallback+0x3a>
		{
			HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 8001ae2:	2180      	movs	r1, #128	; 0x80
 8001ae4:	487b      	ldr	r0, [pc, #492]	; (8001cd4 <HAL_TIM_PeriodElapsedCallback+0x224>)
 8001ae6:	f001 fb30 	bl	800314a <HAL_GPIO_TogglePin>
		}
		if (blinkflag.ledGreen == 2)
 8001aea:	4b79      	ldr	r3, [pc, #484]	; (8001cd0 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001aec:	789b      	ldrb	r3, [r3, #2]
 8001aee:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001af2:	b2db      	uxtb	r3, r3
 8001af4:	2b20      	cmp	r3, #32
 8001af6:	d104      	bne.n	8001b02 <HAL_TIM_PeriodElapsedCallback+0x52>
		{
			HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 8001af8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001afc:	4875      	ldr	r0, [pc, #468]	; (8001cd4 <HAL_TIM_PeriodElapsedCallback+0x224>)
 8001afe:	f001 fb24 	bl	800314a <HAL_GPIO_TogglePin>
		}

		if (blinkflag.leftLine == 2)
 8001b02:	4b73      	ldr	r3, [pc, #460]	; (8001cd0 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001b04:	781b      	ldrb	r3, [r3, #0]
 8001b06:	f003 0303 	and.w	r3, r3, #3
 8001b0a:	b2db      	uxtb	r3, r3
 8001b0c:	2b02      	cmp	r3, #2
 8001b0e:	d10a      	bne.n	8001b26 <HAL_TIM_PeriodElapsedCallback+0x76>
		{
			if (led.leftLine == 0)
 8001b10:	4b71      	ldr	r3, [pc, #452]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d103      	bne.n	8001b20 <HAL_TIM_PeriodElapsedCallback+0x70>
			{
				led.leftLine = LED_ROADLINE;
 8001b18:	4b6f      	ldr	r3, [pc, #444]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001b1a:	223f      	movs	r2, #63	; 0x3f
 8001b1c:	701a      	strb	r2, [r3, #0]
 8001b1e:	e002      	b.n	8001b26 <HAL_TIM_PeriodElapsedCallback+0x76>
			}
			else
			{
				led.leftLine = 0;
 8001b20:	4b6d      	ldr	r3, [pc, #436]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	701a      	strb	r2, [r3, #0]
			}
		}

		if (blinkflag.rightLine == 2)
 8001b26:	4b6a      	ldr	r3, [pc, #424]	; (8001cd0 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001b28:	781b      	ldrb	r3, [r3, #0]
 8001b2a:	f003 030c 	and.w	r3, r3, #12
 8001b2e:	b2db      	uxtb	r3, r3
 8001b30:	2b08      	cmp	r3, #8
 8001b32:	d10a      	bne.n	8001b4a <HAL_TIM_PeriodElapsedCallback+0x9a>
		{
			if (led.rightLine == 0)
 8001b34:	4b68      	ldr	r3, [pc, #416]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001b36:	785b      	ldrb	r3, [r3, #1]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d103      	bne.n	8001b44 <HAL_TIM_PeriodElapsedCallback+0x94>
			{
				led.rightLine = LED_ROADLINE;
 8001b3c:	4b66      	ldr	r3, [pc, #408]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001b3e:	223f      	movs	r2, #63	; 0x3f
 8001b40:	705a      	strb	r2, [r3, #1]
 8001b42:	e002      	b.n	8001b4a <HAL_TIM_PeriodElapsedCallback+0x9a>
			}
			else
			{
				led.rightLine = 0;
 8001b44:	4b64      	ldr	r3, [pc, #400]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	705a      	strb	r2, [r3, #1]
			}
		}

		if (blinkflag.car == 2)
 8001b4a:	4b61      	ldr	r3, [pc, #388]	; (8001cd0 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001b4c:	781b      	ldrb	r3, [r3, #0]
 8001b4e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001b52:	b2db      	uxtb	r3, r3
 8001b54:	2b20      	cmp	r3, #32
 8001b56:	d10b      	bne.n	8001b70 <HAL_TIM_PeriodElapsedCallback+0xc0>
		{
			if (led.carGreen == 0)
 8001b58:	4b5f      	ldr	r3, [pc, #380]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001b5a:	789b      	ldrb	r3, [r3, #2]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d103      	bne.n	8001b68 <HAL_TIM_PeriodElapsedCallback+0xb8>
			{
				led.carGreen = LED_CAR;
 8001b60:	4b5d      	ldr	r3, [pc, #372]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001b62:	22f0      	movs	r2, #240	; 0xf0
 8001b64:	709a      	strb	r2, [r3, #2]
 8001b66:	e028      	b.n	8001bba <HAL_TIM_PeriodElapsedCallback+0x10a>
			}
			else
			{
				led.carGreen = 0;
 8001b68:	4b5b      	ldr	r3, [pc, #364]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	709a      	strb	r2, [r3, #2]
 8001b6e:	e024      	b.n	8001bba <HAL_TIM_PeriodElapsedCallback+0x10a>
			}
		}
		else if (blinkflag.car == 4)
 8001b70:	4b57      	ldr	r3, [pc, #348]	; (8001cd0 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	2b40      	cmp	r3, #64	; 0x40
 8001b7c:	d10b      	bne.n	8001b96 <HAL_TIM_PeriodElapsedCallback+0xe6>
		{
			if (led.carYellow == 0)
 8001b7e:	4b56      	ldr	r3, [pc, #344]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001b80:	791b      	ldrb	r3, [r3, #4]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d103      	bne.n	8001b8e <HAL_TIM_PeriodElapsedCallback+0xde>
			{
				led.carYellow = LED_CAR;
 8001b86:	4b54      	ldr	r3, [pc, #336]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001b88:	22f0      	movs	r2, #240	; 0xf0
 8001b8a:	711a      	strb	r2, [r3, #4]
 8001b8c:	e015      	b.n	8001bba <HAL_TIM_PeriodElapsedCallback+0x10a>
			}
			else
			{
				led.carYellow = 0;
 8001b8e:	4b52      	ldr	r3, [pc, #328]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	711a      	strb	r2, [r3, #4]
 8001b94:	e011      	b.n	8001bba <HAL_TIM_PeriodElapsedCallback+0x10a>
			}
		}
		else if (blinkflag.car == 6)
 8001b96:	4b4e      	ldr	r3, [pc, #312]	; (8001cd0 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001b98:	781b      	ldrb	r3, [r3, #0]
 8001b9a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001b9e:	b2db      	uxtb	r3, r3
 8001ba0:	2b60      	cmp	r3, #96	; 0x60
 8001ba2:	d10a      	bne.n	8001bba <HAL_TIM_PeriodElapsedCallback+0x10a>
		{
			if (led.carRed == 0)
 8001ba4:	4b4c      	ldr	r3, [pc, #304]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001ba6:	78db      	ldrb	r3, [r3, #3]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d103      	bne.n	8001bb4 <HAL_TIM_PeriodElapsedCallback+0x104>
			{
				led.carRed = LED_CAR;
 8001bac:	4b4a      	ldr	r3, [pc, #296]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001bae:	22f0      	movs	r2, #240	; 0xf0
 8001bb0:	70da      	strb	r2, [r3, #3]
 8001bb2:	e002      	b.n	8001bba <HAL_TIM_PeriodElapsedCallback+0x10a>
			}
			else
			{
				led.carRed = 0;
 8001bb4:	4b48      	ldr	r3, [pc, #288]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	70da      	strb	r2, [r3, #3]
			}
		}

		if (blinkflag.people == 2)
 8001bba:	4b45      	ldr	r3, [pc, #276]	; (8001cd0 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001bbc:	785b      	ldrb	r3, [r3, #1]
 8001bbe:	f003 0307 	and.w	r3, r3, #7
 8001bc2:	b2db      	uxtb	r3, r3
 8001bc4:	2b02      	cmp	r3, #2
 8001bc6:	d10b      	bne.n	8001be0 <HAL_TIM_PeriodElapsedCallback+0x130>
		{
			if (led.peopleGreen == 0)
 8001bc8:	4b43      	ldr	r3, [pc, #268]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001bca:	795b      	ldrb	r3, [r3, #5]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d103      	bne.n	8001bd8 <HAL_TIM_PeriodElapsedCallback+0x128>
			{
				led.peopleGreen = LED_PEOPLE;
 8001bd0:	4b41      	ldr	r3, [pc, #260]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001bd2:	220f      	movs	r2, #15
 8001bd4:	715a      	strb	r2, [r3, #5]
 8001bd6:	e028      	b.n	8001c2a <HAL_TIM_PeriodElapsedCallback+0x17a>
			}
			else
			{
				led.peopleGreen = 0;
 8001bd8:	4b3f      	ldr	r3, [pc, #252]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	715a      	strb	r2, [r3, #5]
 8001bde:	e024      	b.n	8001c2a <HAL_TIM_PeriodElapsedCallback+0x17a>
			}
		}
		else if (blinkflag.people == 4)
 8001be0:	4b3b      	ldr	r3, [pc, #236]	; (8001cd0 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001be2:	785b      	ldrb	r3, [r3, #1]
 8001be4:	f003 0307 	and.w	r3, r3, #7
 8001be8:	b2db      	uxtb	r3, r3
 8001bea:	2b04      	cmp	r3, #4
 8001bec:	d10b      	bne.n	8001c06 <HAL_TIM_PeriodElapsedCallback+0x156>
		{
			if (led.peopleYellow == 0)
 8001bee:	4b3a      	ldr	r3, [pc, #232]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001bf0:	79db      	ldrb	r3, [r3, #7]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d103      	bne.n	8001bfe <HAL_TIM_PeriodElapsedCallback+0x14e>
			{
				led.peopleYellow = LED_PEOPLE;
 8001bf6:	4b38      	ldr	r3, [pc, #224]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001bf8:	220f      	movs	r2, #15
 8001bfa:	71da      	strb	r2, [r3, #7]
 8001bfc:	e015      	b.n	8001c2a <HAL_TIM_PeriodElapsedCallback+0x17a>
			}
			else
			{
				led.peopleYellow = 0;
 8001bfe:	4b36      	ldr	r3, [pc, #216]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	71da      	strb	r2, [r3, #7]
 8001c04:	e011      	b.n	8001c2a <HAL_TIM_PeriodElapsedCallback+0x17a>
			}
		}
		else if (blinkflag.people == 6)
 8001c06:	4b32      	ldr	r3, [pc, #200]	; (8001cd0 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001c08:	785b      	ldrb	r3, [r3, #1]
 8001c0a:	f003 0307 	and.w	r3, r3, #7
 8001c0e:	b2db      	uxtb	r3, r3
 8001c10:	2b06      	cmp	r3, #6
 8001c12:	d10a      	bne.n	8001c2a <HAL_TIM_PeriodElapsedCallback+0x17a>
		{
			if (led.peopleRed == 0)
 8001c14:	4b30      	ldr	r3, [pc, #192]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001c16:	799b      	ldrb	r3, [r3, #6]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d103      	bne.n	8001c24 <HAL_TIM_PeriodElapsedCallback+0x174>
			{
				led.peopleRed = LED_PEOPLE;
 8001c1c:	4b2e      	ldr	r3, [pc, #184]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001c1e:	220f      	movs	r2, #15
 8001c20:	719a      	strb	r2, [r3, #6]
 8001c22:	e002      	b.n	8001c2a <HAL_TIM_PeriodElapsedCallback+0x17a>
			}
			else
			{
				led.peopleRed = 0;
 8001c24:	4b2c      	ldr	r3, [pc, #176]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	719a      	strb	r2, [r3, #6]
			}
		}

		if (blinkflag.fault == 2)
 8001c2a:	4b29      	ldr	r3, [pc, #164]	; (8001cd0 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001c2c:	785b      	ldrb	r3, [r3, #1]
 8001c2e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001c32:	b2db      	uxtb	r3, r3
 8001c34:	2b80      	cmp	r3, #128	; 0x80
 8001c36:	d10a      	bne.n	8001c4e <HAL_TIM_PeriodElapsedCallback+0x19e>
		{
			if (led.fault == 0)
 8001c38:	4b27      	ldr	r3, [pc, #156]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001c3a:	7a9b      	ldrb	r3, [r3, #10]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d103      	bne.n	8001c48 <HAL_TIM_PeriodElapsedCallback+0x198>
			{
				led.fault = LED_FAULT;
 8001c40:	4b25      	ldr	r3, [pc, #148]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001c42:	2202      	movs	r2, #2
 8001c44:	729a      	strb	r2, [r3, #10]
 8001c46:	e002      	b.n	8001c4e <HAL_TIM_PeriodElapsedCallback+0x19e>
			}
			else
			{
				led.fault = 0;
 8001c48:	4b23      	ldr	r3, [pc, #140]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	729a      	strb	r2, [r3, #10]
			}
		}

		if (blinkflag.aebState == 2)
 8001c4e:	4b20      	ldr	r3, [pc, #128]	; (8001cd0 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001c50:	785b      	ldrb	r3, [r3, #1]
 8001c52:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001c56:	b2db      	uxtb	r3, r3
 8001c58:	2b10      	cmp	r3, #16
 8001c5a:	d10b      	bne.n	8001c74 <HAL_TIM_PeriodElapsedCallback+0x1c4>
		{
			if (led.aebStateGreen == 0)
 8001c5c:	4b1e      	ldr	r3, [pc, #120]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001c5e:	7a1b      	ldrb	r3, [r3, #8]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d103      	bne.n	8001c6c <HAL_TIM_PeriodElapsedCallback+0x1bc>
			{
				led.aebStateGreen = LED_AEB_GREEN;
 8001c64:	4b1c      	ldr	r3, [pc, #112]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001c66:	2240      	movs	r2, #64	; 0x40
 8001c68:	721a      	strb	r2, [r3, #8]
 8001c6a:	e015      	b.n	8001c98 <HAL_TIM_PeriodElapsedCallback+0x1e8>
			}
			else
			{
				led.aebStateGreen = 0;
 8001c6c:	4b1a      	ldr	r3, [pc, #104]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	721a      	strb	r2, [r3, #8]
 8001c72:	e011      	b.n	8001c98 <HAL_TIM_PeriodElapsedCallback+0x1e8>
			}
		}
		else if (blinkflag.aebState == 4)
 8001c74:	4b16      	ldr	r3, [pc, #88]	; (8001cd0 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001c76:	785b      	ldrb	r3, [r3, #1]
 8001c78:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	2b20      	cmp	r3, #32
 8001c80:	d10a      	bne.n	8001c98 <HAL_TIM_PeriodElapsedCallback+0x1e8>
		{
			if (led.aebStateRed == 0)
 8001c82:	4b15      	ldr	r3, [pc, #84]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001c84:	7a5b      	ldrb	r3, [r3, #9]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d103      	bne.n	8001c92 <HAL_TIM_PeriodElapsedCallback+0x1e2>
			{
				led.aebStateRed = LED_AEB_RED;
 8001c8a:	4b13      	ldr	r3, [pc, #76]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	725a      	strb	r2, [r3, #9]
 8001c90:	e002      	b.n	8001c98 <HAL_TIM_PeriodElapsedCallback+0x1e8>
			}
			else
			{
				led.aebStateRed = 0;
 8001c92:	4b11      	ldr	r3, [pc, #68]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	725a      	strb	r2, [r3, #9]
			}
		}

		if (blinkflag.point == 2)
 8001c98:	4b0d      	ldr	r3, [pc, #52]	; (8001cd0 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8001c9a:	789b      	ldrb	r3, [r3, #2]
 8001c9c:	f003 030c 	and.w	r3, r3, #12
 8001ca0:	b2db      	uxtb	r3, r3
 8001ca2:	2b08      	cmp	r3, #8
 8001ca4:	d10a      	bne.n	8001cbc <HAL_TIM_PeriodElapsedCallback+0x20c>
				{
					if (led.point == 0)
 8001ca6:	4b0c      	ldr	r3, [pc, #48]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001ca8:	7adb      	ldrb	r3, [r3, #11]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d103      	bne.n	8001cb6 <HAL_TIM_PeriodElapsedCallback+0x206>
					{
						led.point = LED_POINT;
 8001cae:	4b0a      	ldr	r3, [pc, #40]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001cb0:	2280      	movs	r2, #128	; 0x80
 8001cb2:	72da      	strb	r2, [r3, #11]
						led.point = 0;
					}
				}

	}
}
 8001cb4:	e002      	b.n	8001cbc <HAL_TIM_PeriodElapsedCallback+0x20c>
						led.point = 0;
 8001cb6:	4b08      	ldr	r3, [pc, #32]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	72da      	strb	r2, [r3, #11]
}
 8001cbc:	bf00      	nop
 8001cbe:	3708      	adds	r7, #8
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	20000160 	.word	0x20000160
 8001cc8:	2000009c 	.word	0x2000009c
 8001ccc:	20000120 	.word	0x20000120
 8001cd0:	20000118 	.word	0x20000118
 8001cd4:	40010800 	.word	0x40010800
 8001cd8:	20000088 	.word	0x20000088

08001cdc <Delay100Us>:
 * Brief:延时100us
 * Argument:@value 延时多少�???100us
 * Return:�???
 ************************************/
void Delay100Us(uint32_t value)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b085      	sub	sp, #20
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
	uint32_t newCnt = usCnt100;
 8001ce4:	4b07      	ldr	r3, [pc, #28]	; (8001d04 <Delay100Us+0x28>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	60fb      	str	r3, [r7, #12]
	while (usCnt100 < newCnt + value)
 8001cea:	bf00      	nop
 8001cec:	68fa      	ldr	r2, [r7, #12]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	441a      	add	r2, r3
 8001cf2:	4b04      	ldr	r3, [pc, #16]	; (8001d04 <Delay100Us+0x28>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	429a      	cmp	r2, r3
 8001cf8:	d8f8      	bhi.n	8001cec <Delay100Us+0x10>
	{
	}
}
 8001cfa:	bf00      	nop
 8001cfc:	3714      	adds	r7, #20
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bc80      	pop	{r7}
 8001d02:	4770      	bx	lr
 8001d04:	2000009c 	.word	0x2000009c

08001d08 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8001d0c:	4b11      	ldr	r3, [pc, #68]	; (8001d54 <MX_USART1_UART_Init+0x4c>)
 8001d0e:	4a12      	ldr	r2, [pc, #72]	; (8001d58 <MX_USART1_UART_Init+0x50>)
 8001d10:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001d12:	4b10      	ldr	r3, [pc, #64]	; (8001d54 <MX_USART1_UART_Init+0x4c>)
 8001d14:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d18:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d1a:	4b0e      	ldr	r3, [pc, #56]	; (8001d54 <MX_USART1_UART_Init+0x4c>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d20:	4b0c      	ldr	r3, [pc, #48]	; (8001d54 <MX_USART1_UART_Init+0x4c>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d26:	4b0b      	ldr	r3, [pc, #44]	; (8001d54 <MX_USART1_UART_Init+0x4c>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d2c:	4b09      	ldr	r3, [pc, #36]	; (8001d54 <MX_USART1_UART_Init+0x4c>)
 8001d2e:	220c      	movs	r2, #12
 8001d30:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d32:	4b08      	ldr	r3, [pc, #32]	; (8001d54 <MX_USART1_UART_Init+0x4c>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d38:	4b06      	ldr	r3, [pc, #24]	; (8001d54 <MX_USART1_UART_Init+0x4c>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d3e:	4805      	ldr	r0, [pc, #20]	; (8001d54 <MX_USART1_UART_Init+0x4c>)
 8001d40:	f002 f9b8 	bl	80040b4 <HAL_UART_Init>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d001      	beq.n	8001d4e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001d4a:	f7ff fc88 	bl	800165e <Error_Handler>
  }

}
 8001d4e:	bf00      	nop
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	200001a0 	.word	0x200001a0
 8001d58:	40013800 	.word	0x40013800

08001d5c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b088      	sub	sp, #32
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d64:	f107 0310 	add.w	r3, r7, #16
 8001d68:	2200      	movs	r2, #0
 8001d6a:	601a      	str	r2, [r3, #0]
 8001d6c:	605a      	str	r2, [r3, #4]
 8001d6e:	609a      	str	r2, [r3, #8]
 8001d70:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a1c      	ldr	r2, [pc, #112]	; (8001de8 <HAL_UART_MspInit+0x8c>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d131      	bne.n	8001de0 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d7c:	4b1b      	ldr	r3, [pc, #108]	; (8001dec <HAL_UART_MspInit+0x90>)
 8001d7e:	699b      	ldr	r3, [r3, #24]
 8001d80:	4a1a      	ldr	r2, [pc, #104]	; (8001dec <HAL_UART_MspInit+0x90>)
 8001d82:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d86:	6193      	str	r3, [r2, #24]
 8001d88:	4b18      	ldr	r3, [pc, #96]	; (8001dec <HAL_UART_MspInit+0x90>)
 8001d8a:	699b      	ldr	r3, [r3, #24]
 8001d8c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d90:	60fb      	str	r3, [r7, #12]
 8001d92:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d94:	4b15      	ldr	r3, [pc, #84]	; (8001dec <HAL_UART_MspInit+0x90>)
 8001d96:	699b      	ldr	r3, [r3, #24]
 8001d98:	4a14      	ldr	r2, [pc, #80]	; (8001dec <HAL_UART_MspInit+0x90>)
 8001d9a:	f043 0304 	orr.w	r3, r3, #4
 8001d9e:	6193      	str	r3, [r2, #24]
 8001da0:	4b12      	ldr	r3, [pc, #72]	; (8001dec <HAL_UART_MspInit+0x90>)
 8001da2:	699b      	ldr	r3, [r3, #24]
 8001da4:	f003 0304 	and.w	r3, r3, #4
 8001da8:	60bb      	str	r3, [r7, #8]
 8001daa:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001dac:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001db0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db2:	2302      	movs	r3, #2
 8001db4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001db6:	2303      	movs	r3, #3
 8001db8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dba:	f107 0310 	add.w	r3, r7, #16
 8001dbe:	4619      	mov	r1, r3
 8001dc0:	480b      	ldr	r0, [pc, #44]	; (8001df0 <HAL_UART_MspInit+0x94>)
 8001dc2:	f001 f839 	bl	8002e38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001dc6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001dca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dd4:	f107 0310 	add.w	r3, r7, #16
 8001dd8:	4619      	mov	r1, r3
 8001dda:	4805      	ldr	r0, [pc, #20]	; (8001df0 <HAL_UART_MspInit+0x94>)
 8001ddc:	f001 f82c 	bl	8002e38 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001de0:	bf00      	nop
 8001de2:	3720      	adds	r7, #32
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	40013800 	.word	0x40013800
 8001dec:	40021000 	.word	0x40021000
 8001df0:	40010800 	.word	0x40010800

08001df4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001df4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001df6:	e003      	b.n	8001e00 <LoopCopyDataInit>

08001df8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001df8:	4b0b      	ldr	r3, [pc, #44]	; (8001e28 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001dfa:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001dfc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001dfe:	3104      	adds	r1, #4

08001e00 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001e00:	480a      	ldr	r0, [pc, #40]	; (8001e2c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001e02:	4b0b      	ldr	r3, [pc, #44]	; (8001e30 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001e04:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001e06:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001e08:	d3f6      	bcc.n	8001df8 <CopyDataInit>
  ldr r2, =_sbss
 8001e0a:	4a0a      	ldr	r2, [pc, #40]	; (8001e34 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001e0c:	e002      	b.n	8001e14 <LoopFillZerobss>

08001e0e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001e0e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001e10:	f842 3b04 	str.w	r3, [r2], #4

08001e14 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001e14:	4b08      	ldr	r3, [pc, #32]	; (8001e38 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001e16:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001e18:	d3f9      	bcc.n	8001e0e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001e1a:	f7ff fd3b 	bl	8001894 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e1e:	f002 fa71 	bl	8004304 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e22:	f7ff fad5 	bl	80013d0 <main>
  bx lr
 8001e26:	4770      	bx	lr
  ldr r3, =_sidata
 8001e28:	080043a8 	.word	0x080043a8
  ldr r0, =_sdata
 8001e2c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001e30:	2000001c 	.word	0x2000001c
  ldr r2, =_sbss
 8001e34:	2000001c 	.word	0x2000001c
  ldr r3, = _ebss
 8001e38:	200001e4 	.word	0x200001e4

08001e3c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001e3c:	e7fe      	b.n	8001e3c <ADC1_2_IRQHandler>
	...

08001e40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e44:	4b08      	ldr	r3, [pc, #32]	; (8001e68 <HAL_Init+0x28>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a07      	ldr	r2, [pc, #28]	; (8001e68 <HAL_Init+0x28>)
 8001e4a:	f043 0310 	orr.w	r3, r3, #16
 8001e4e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e50:	2003      	movs	r0, #3
 8001e52:	f000 ffaf 	bl	8002db4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e56:	2000      	movs	r0, #0
 8001e58:	f000 f808 	bl	8001e6c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e5c:	f7ff fca0 	bl	80017a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e60:	2300      	movs	r3, #0
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	40022000 	.word	0x40022000

08001e6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b082      	sub	sp, #8
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e74:	4b12      	ldr	r3, [pc, #72]	; (8001ec0 <HAL_InitTick+0x54>)
 8001e76:	681a      	ldr	r2, [r3, #0]
 8001e78:	4b12      	ldr	r3, [pc, #72]	; (8001ec4 <HAL_InitTick+0x58>)
 8001e7a:	781b      	ldrb	r3, [r3, #0]
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e82:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e86:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f000 ffc7 	bl	8002e1e <HAL_SYSTICK_Config>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d001      	beq.n	8001e9a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
 8001e98:	e00e      	b.n	8001eb8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2b0f      	cmp	r3, #15
 8001e9e:	d80a      	bhi.n	8001eb6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	6879      	ldr	r1, [r7, #4]
 8001ea4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ea8:	f000 ff8f 	bl	8002dca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001eac:	4a06      	ldr	r2, [pc, #24]	; (8001ec8 <HAL_InitTick+0x5c>)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	e000      	b.n	8001eb8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001eb6:	2301      	movs	r3, #1
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	3708      	adds	r7, #8
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}
 8001ec0:	20000010 	.word	0x20000010
 8001ec4:	20000018 	.word	0x20000018
 8001ec8:	20000014 	.word	0x20000014

08001ecc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ed0:	4b05      	ldr	r3, [pc, #20]	; (8001ee8 <HAL_IncTick+0x1c>)
 8001ed2:	781b      	ldrb	r3, [r3, #0]
 8001ed4:	461a      	mov	r2, r3
 8001ed6:	4b05      	ldr	r3, [pc, #20]	; (8001eec <HAL_IncTick+0x20>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4413      	add	r3, r2
 8001edc:	4a03      	ldr	r2, [pc, #12]	; (8001eec <HAL_IncTick+0x20>)
 8001ede:	6013      	str	r3, [r2, #0]
}
 8001ee0:	bf00      	nop
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bc80      	pop	{r7}
 8001ee6:	4770      	bx	lr
 8001ee8:	20000018 	.word	0x20000018
 8001eec:	200001e0 	.word	0x200001e0

08001ef0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ef4:	4b02      	ldr	r3, [pc, #8]	; (8001f00 <HAL_GetTick+0x10>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bc80      	pop	{r7}
 8001efe:	4770      	bx	lr
 8001f00:	200001e0 	.word	0x200001e0

08001f04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b084      	sub	sp, #16
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f0c:	f7ff fff0 	bl	8001ef0 <HAL_GetTick>
 8001f10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f1c:	d005      	beq.n	8001f2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f1e:	4b09      	ldr	r3, [pc, #36]	; (8001f44 <HAL_Delay+0x40>)
 8001f20:	781b      	ldrb	r3, [r3, #0]
 8001f22:	461a      	mov	r2, r3
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	4413      	add	r3, r2
 8001f28:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f2a:	bf00      	nop
 8001f2c:	f7ff ffe0 	bl	8001ef0 <HAL_GetTick>
 8001f30:	4602      	mov	r2, r0
 8001f32:	68bb      	ldr	r3, [r7, #8]
 8001f34:	1ad3      	subs	r3, r2, r3
 8001f36:	68fa      	ldr	r2, [r7, #12]
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d8f7      	bhi.n	8001f2c <HAL_Delay+0x28>
  {
  }
}
 8001f3c:	bf00      	nop
 8001f3e:	3710      	adds	r7, #16
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	20000018 	.word	0x20000018

08001f48 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b084      	sub	sp, #16
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d101      	bne.n	8001f5a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001f56:	2301      	movs	r3, #1
 8001f58:	e0ed      	b.n	8002136 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f60:	b2db      	uxtb	r3, r3
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d102      	bne.n	8001f6c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001f66:	6878      	ldr	r0, [r7, #4]
 8001f68:	f7fe fa74 	bl	8000454 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	681a      	ldr	r2, [r3, #0]
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f022 0202 	bic.w	r2, r2, #2
 8001f7a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001f7c:	f7ff ffb8 	bl	8001ef0 <HAL_GetTick>
 8001f80:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001f82:	e012      	b.n	8001faa <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001f84:	f7ff ffb4 	bl	8001ef0 <HAL_GetTick>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	1ad3      	subs	r3, r2, r3
 8001f8e:	2b0a      	cmp	r3, #10
 8001f90:	d90b      	bls.n	8001faa <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f96:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2205      	movs	r2, #5
 8001fa2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e0c5      	b.n	8002136 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	f003 0302 	and.w	r3, r3, #2
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d1e5      	bne.n	8001f84 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	681a      	ldr	r2, [r3, #0]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f042 0201 	orr.w	r2, r2, #1
 8001fc6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001fc8:	f7ff ff92 	bl	8001ef0 <HAL_GetTick>
 8001fcc:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001fce:	e012      	b.n	8001ff6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001fd0:	f7ff ff8e 	bl	8001ef0 <HAL_GetTick>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	2b0a      	cmp	r3, #10
 8001fdc:	d90b      	bls.n	8001ff6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fe2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2205      	movs	r2, #5
 8001fee:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e09f      	b.n	8002136 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	f003 0301 	and.w	r3, r3, #1
 8002000:	2b00      	cmp	r3, #0
 8002002:	d0e5      	beq.n	8001fd0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	7e1b      	ldrb	r3, [r3, #24]
 8002008:	2b01      	cmp	r3, #1
 800200a:	d108      	bne.n	800201e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800201a:	601a      	str	r2, [r3, #0]
 800201c:	e007      	b.n	800202e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	681a      	ldr	r2, [r3, #0]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800202c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	7e5b      	ldrb	r3, [r3, #25]
 8002032:	2b01      	cmp	r3, #1
 8002034:	d108      	bne.n	8002048 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002044:	601a      	str	r2, [r3, #0]
 8002046:	e007      	b.n	8002058 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002056:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	7e9b      	ldrb	r3, [r3, #26]
 800205c:	2b01      	cmp	r3, #1
 800205e:	d108      	bne.n	8002072 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	681a      	ldr	r2, [r3, #0]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f042 0220 	orr.w	r2, r2, #32
 800206e:	601a      	str	r2, [r3, #0]
 8002070:	e007      	b.n	8002082 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	681a      	ldr	r2, [r3, #0]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f022 0220 	bic.w	r2, r2, #32
 8002080:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	7edb      	ldrb	r3, [r3, #27]
 8002086:	2b01      	cmp	r3, #1
 8002088:	d108      	bne.n	800209c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	681a      	ldr	r2, [r3, #0]
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f022 0210 	bic.w	r2, r2, #16
 8002098:	601a      	str	r2, [r3, #0]
 800209a:	e007      	b.n	80020ac <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f042 0210 	orr.w	r2, r2, #16
 80020aa:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	7f1b      	ldrb	r3, [r3, #28]
 80020b0:	2b01      	cmp	r3, #1
 80020b2:	d108      	bne.n	80020c6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	681a      	ldr	r2, [r3, #0]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f042 0208 	orr.w	r2, r2, #8
 80020c2:	601a      	str	r2, [r3, #0]
 80020c4:	e007      	b.n	80020d6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f022 0208 	bic.w	r2, r2, #8
 80020d4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	7f5b      	ldrb	r3, [r3, #29]
 80020da:	2b01      	cmp	r3, #1
 80020dc:	d108      	bne.n	80020f0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f042 0204 	orr.w	r2, r2, #4
 80020ec:	601a      	str	r2, [r3, #0]
 80020ee:	e007      	b.n	8002100 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	681a      	ldr	r2, [r3, #0]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f022 0204 	bic.w	r2, r2, #4
 80020fe:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	689a      	ldr	r2, [r3, #8]
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	68db      	ldr	r3, [r3, #12]
 8002108:	431a      	orrs	r2, r3
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	691b      	ldr	r3, [r3, #16]
 800210e:	431a      	orrs	r2, r3
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	695b      	ldr	r3, [r3, #20]
 8002114:	ea42 0103 	orr.w	r1, r2, r3
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	1e5a      	subs	r2, r3, #1
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	430a      	orrs	r2, r1
 8002124:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2200      	movs	r2, #0
 800212a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2201      	movs	r2, #1
 8002130:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002134:	2300      	movs	r3, #0
}
 8002136:	4618      	mov	r0, r3
 8002138:	3710      	adds	r7, #16
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}

0800213e <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 800213e:	b480      	push	{r7}
 8002140:	b087      	sub	sp, #28
 8002142:	af00      	add	r7, sp, #0
 8002144:	6078      	str	r0, [r7, #4]
 8002146:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002154:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002156:	7cfb      	ldrb	r3, [r7, #19]
 8002158:	2b01      	cmp	r3, #1
 800215a:	d003      	beq.n	8002164 <HAL_CAN_ConfigFilter+0x26>
 800215c:	7cfb      	ldrb	r3, [r7, #19]
 800215e:	2b02      	cmp	r3, #2
 8002160:	f040 80aa 	bne.w	80022b8 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800216a:	f043 0201 	orr.w	r2, r3, #1
 800216e:	697b      	ldr	r3, [r7, #20]
 8002170:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	695b      	ldr	r3, [r3, #20]
 8002178:	f003 031f 	and.w	r3, r3, #31
 800217c:	2201      	movs	r2, #1
 800217e:	fa02 f303 	lsl.w	r3, r2, r3
 8002182:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	43db      	mvns	r3, r3
 800218e:	401a      	ands	r2, r3
 8002190:	697b      	ldr	r3, [r7, #20]
 8002192:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	69db      	ldr	r3, [r3, #28]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d123      	bne.n	80021e6 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800219e:	697b      	ldr	r3, [r7, #20]
 80021a0:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	43db      	mvns	r3, r3
 80021a8:	401a      	ands	r2, r3
 80021aa:	697b      	ldr	r3, [r7, #20]
 80021ac:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	68db      	ldr	r3, [r3, #12]
 80021b4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80021bc:	683a      	ldr	r2, [r7, #0]
 80021be:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80021c0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80021c2:	697b      	ldr	r3, [r7, #20]
 80021c4:	3248      	adds	r2, #72	; 0x48
 80021c6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	689b      	ldr	r3, [r3, #8]
 80021ce:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80021da:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80021dc:	6979      	ldr	r1, [r7, #20]
 80021de:	3348      	adds	r3, #72	; 0x48
 80021e0:	00db      	lsls	r3, r3, #3
 80021e2:	440b      	add	r3, r1
 80021e4:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	69db      	ldr	r3, [r3, #28]
 80021ea:	2b01      	cmp	r3, #1
 80021ec:	d122      	bne.n	8002234 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80021ee:	697b      	ldr	r3, [r7, #20]
 80021f0:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	431a      	orrs	r2, r3
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800220a:	683a      	ldr	r2, [r7, #0]
 800220c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800220e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002210:	697b      	ldr	r3, [r7, #20]
 8002212:	3248      	adds	r2, #72	; 0x48
 8002214:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	68db      	ldr	r3, [r3, #12]
 8002222:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002228:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800222a:	6979      	ldr	r1, [r7, #20]
 800222c:	3348      	adds	r3, #72	; 0x48
 800222e:	00db      	lsls	r3, r3, #3
 8002230:	440b      	add	r3, r1
 8002232:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	699b      	ldr	r3, [r3, #24]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d109      	bne.n	8002250 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	43db      	mvns	r3, r3
 8002246:	401a      	ands	r2, r3
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800224e:	e007      	b.n	8002260 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	431a      	orrs	r2, r3
 800225a:	697b      	ldr	r3, [r7, #20]
 800225c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	691b      	ldr	r3, [r3, #16]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d109      	bne.n	800227c <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	43db      	mvns	r3, r3
 8002272:	401a      	ands	r2, r3
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800227a:	e007      	b.n	800228c <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	431a      	orrs	r2, r3
 8002286:	697b      	ldr	r3, [r7, #20]
 8002288:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	6a1b      	ldr	r3, [r3, #32]
 8002290:	2b01      	cmp	r3, #1
 8002292:	d107      	bne.n	80022a4 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	431a      	orrs	r2, r3
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80022aa:	f023 0201 	bic.w	r2, r3, #1
 80022ae:	697b      	ldr	r3, [r7, #20]
 80022b0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80022b4:	2300      	movs	r3, #0
 80022b6:	e006      	b.n	80022c6 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022bc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80022c4:	2301      	movs	r3, #1
  }
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	371c      	adds	r7, #28
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bc80      	pop	{r7}
 80022ce:	4770      	bx	lr

080022d0 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b084      	sub	sp, #16
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022de:	b2db      	uxtb	r3, r3
 80022e0:	2b01      	cmp	r3, #1
 80022e2:	d12e      	bne.n	8002342 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2202      	movs	r2, #2
 80022e8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	681a      	ldr	r2, [r3, #0]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f022 0201 	bic.w	r2, r2, #1
 80022fa:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80022fc:	f7ff fdf8 	bl	8001ef0 <HAL_GetTick>
 8002300:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002302:	e012      	b.n	800232a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002304:	f7ff fdf4 	bl	8001ef0 <HAL_GetTick>
 8002308:	4602      	mov	r2, r0
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	1ad3      	subs	r3, r2, r3
 800230e:	2b0a      	cmp	r3, #10
 8002310:	d90b      	bls.n	800232a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002316:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2205      	movs	r2, #5
 8002322:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	e012      	b.n	8002350 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	f003 0301 	and.w	r3, r3, #1
 8002334:	2b00      	cmp	r3, #0
 8002336:	d1e5      	bne.n	8002304 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2200      	movs	r2, #0
 800233c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800233e:	2300      	movs	r3, #0
 8002340:	e006      	b.n	8002350 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002346:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
  }
}
 8002350:	4618      	mov	r0, r3
 8002352:	3710      	adds	r7, #16
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}

08002358 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8002358:	b480      	push	{r7}
 800235a:	b089      	sub	sp, #36	; 0x24
 800235c:	af00      	add	r7, sp, #0
 800235e:	60f8      	str	r0, [r7, #12]
 8002360:	60b9      	str	r1, [r7, #8]
 8002362:	607a      	str	r2, [r7, #4]
 8002364:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	f893 3020 	ldrb.w	r3, [r3, #32]
 800236c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	689b      	ldr	r3, [r3, #8]
 8002374:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002376:	7ffb      	ldrb	r3, [r7, #31]
 8002378:	2b01      	cmp	r3, #1
 800237a:	d003      	beq.n	8002384 <HAL_CAN_AddTxMessage+0x2c>
 800237c:	7ffb      	ldrb	r3, [r7, #31]
 800237e:	2b02      	cmp	r3, #2
 8002380:	f040 80b8 	bne.w	80024f4 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002384:	69bb      	ldr	r3, [r7, #24]
 8002386:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800238a:	2b00      	cmp	r3, #0
 800238c:	d10a      	bne.n	80023a4 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800238e:	69bb      	ldr	r3, [r7, #24]
 8002390:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002394:	2b00      	cmp	r3, #0
 8002396:	d105      	bne.n	80023a4 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002398:	69bb      	ldr	r3, [r7, #24]
 800239a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800239e:	2b00      	cmp	r3, #0
 80023a0:	f000 80a0 	beq.w	80024e4 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80023a4:	69bb      	ldr	r3, [r7, #24]
 80023a6:	0e1b      	lsrs	r3, r3, #24
 80023a8:	f003 0303 	and.w	r3, r3, #3
 80023ac:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	2b02      	cmp	r3, #2
 80023b2:	d907      	bls.n	80023c4 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023b8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80023c0:	2301      	movs	r3, #1
 80023c2:	e09e      	b.n	8002502 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80023c4:	2201      	movs	r2, #1
 80023c6:	697b      	ldr	r3, [r7, #20]
 80023c8:	409a      	lsls	r2, r3
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80023ce:	68bb      	ldr	r3, [r7, #8]
 80023d0:	689b      	ldr	r3, [r3, #8]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d10d      	bne.n	80023f2 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80023d6:	68bb      	ldr	r3, [r7, #8]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80023e0:	68f9      	ldr	r1, [r7, #12]
 80023e2:	6809      	ldr	r1, [r1, #0]
 80023e4:	431a      	orrs	r2, r3
 80023e6:	697b      	ldr	r3, [r7, #20]
 80023e8:	3318      	adds	r3, #24
 80023ea:	011b      	lsls	r3, r3, #4
 80023ec:	440b      	add	r3, r1
 80023ee:	601a      	str	r2, [r3, #0]
 80023f0:	e00f      	b.n	8002412 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80023fc:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80023fe:	68bb      	ldr	r3, [r7, #8]
 8002400:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002402:	68f9      	ldr	r1, [r7, #12]
 8002404:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002406:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002408:	697b      	ldr	r3, [r7, #20]
 800240a:	3318      	adds	r3, #24
 800240c:	011b      	lsls	r3, r3, #4
 800240e:	440b      	add	r3, r1
 8002410:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	6819      	ldr	r1, [r3, #0]
 8002416:	68bb      	ldr	r3, [r7, #8]
 8002418:	691a      	ldr	r2, [r3, #16]
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	3318      	adds	r3, #24
 800241e:	011b      	lsls	r3, r3, #4
 8002420:	440b      	add	r3, r1
 8002422:	3304      	adds	r3, #4
 8002424:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002426:	68bb      	ldr	r3, [r7, #8]
 8002428:	7d1b      	ldrb	r3, [r3, #20]
 800242a:	2b01      	cmp	r3, #1
 800242c:	d111      	bne.n	8002452 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	3318      	adds	r3, #24
 8002436:	011b      	lsls	r3, r3, #4
 8002438:	4413      	add	r3, r2
 800243a:	3304      	adds	r3, #4
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	68fa      	ldr	r2, [r7, #12]
 8002440:	6811      	ldr	r1, [r2, #0]
 8002442:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	3318      	adds	r3, #24
 800244a:	011b      	lsls	r3, r3, #4
 800244c:	440b      	add	r3, r1
 800244e:	3304      	adds	r3, #4
 8002450:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	3307      	adds	r3, #7
 8002456:	781b      	ldrb	r3, [r3, #0]
 8002458:	061a      	lsls	r2, r3, #24
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	3306      	adds	r3, #6
 800245e:	781b      	ldrb	r3, [r3, #0]
 8002460:	041b      	lsls	r3, r3, #16
 8002462:	431a      	orrs	r2, r3
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	3305      	adds	r3, #5
 8002468:	781b      	ldrb	r3, [r3, #0]
 800246a:	021b      	lsls	r3, r3, #8
 800246c:	4313      	orrs	r3, r2
 800246e:	687a      	ldr	r2, [r7, #4]
 8002470:	3204      	adds	r2, #4
 8002472:	7812      	ldrb	r2, [r2, #0]
 8002474:	4610      	mov	r0, r2
 8002476:	68fa      	ldr	r2, [r7, #12]
 8002478:	6811      	ldr	r1, [r2, #0]
 800247a:	ea43 0200 	orr.w	r2, r3, r0
 800247e:	697b      	ldr	r3, [r7, #20]
 8002480:	011b      	lsls	r3, r3, #4
 8002482:	440b      	add	r3, r1
 8002484:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8002488:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	3303      	adds	r3, #3
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	061a      	lsls	r2, r3, #24
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	3302      	adds	r3, #2
 8002496:	781b      	ldrb	r3, [r3, #0]
 8002498:	041b      	lsls	r3, r3, #16
 800249a:	431a      	orrs	r2, r3
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	3301      	adds	r3, #1
 80024a0:	781b      	ldrb	r3, [r3, #0]
 80024a2:	021b      	lsls	r3, r3, #8
 80024a4:	4313      	orrs	r3, r2
 80024a6:	687a      	ldr	r2, [r7, #4]
 80024a8:	7812      	ldrb	r2, [r2, #0]
 80024aa:	4610      	mov	r0, r2
 80024ac:	68fa      	ldr	r2, [r7, #12]
 80024ae:	6811      	ldr	r1, [r2, #0]
 80024b0:	ea43 0200 	orr.w	r2, r3, r0
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	011b      	lsls	r3, r3, #4
 80024b8:	440b      	add	r3, r1
 80024ba:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80024be:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	3318      	adds	r3, #24
 80024c8:	011b      	lsls	r3, r3, #4
 80024ca:	4413      	add	r3, r2
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	68fa      	ldr	r2, [r7, #12]
 80024d0:	6811      	ldr	r1, [r2, #0]
 80024d2:	f043 0201 	orr.w	r2, r3, #1
 80024d6:	697b      	ldr	r3, [r7, #20]
 80024d8:	3318      	adds	r3, #24
 80024da:	011b      	lsls	r3, r3, #4
 80024dc:	440b      	add	r3, r1
 80024de:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80024e0:	2300      	movs	r3, #0
 80024e2:	e00e      	b.n	8002502 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024e8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	e006      	b.n	8002502 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024f8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002500:	2301      	movs	r3, #1
  }
}
 8002502:	4618      	mov	r0, r3
 8002504:	3724      	adds	r7, #36	; 0x24
 8002506:	46bd      	mov	sp, r7
 8002508:	bc80      	pop	{r7}
 800250a:	4770      	bx	lr

0800250c <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 800250c:	b480      	push	{r7}
 800250e:	b085      	sub	sp, #20
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8002514:	2300      	movs	r3, #0
 8002516:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800251e:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8002520:	7afb      	ldrb	r3, [r7, #11]
 8002522:	2b01      	cmp	r3, #1
 8002524:	d002      	beq.n	800252c <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8002526:	7afb      	ldrb	r3, [r7, #11]
 8002528:	2b02      	cmp	r3, #2
 800252a:	d11d      	bne.n	8002568 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	689b      	ldr	r3, [r3, #8]
 8002532:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002536:	2b00      	cmp	r3, #0
 8002538:	d002      	beq.n	8002540 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	3301      	adds	r3, #1
 800253e:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800254a:	2b00      	cmp	r3, #0
 800254c:	d002      	beq.n	8002554 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	3301      	adds	r3, #1
 8002552:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	689b      	ldr	r3, [r3, #8]
 800255a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800255e:	2b00      	cmp	r3, #0
 8002560:	d002      	beq.n	8002568 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	3301      	adds	r3, #1
 8002566:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8002568:	68fb      	ldr	r3, [r7, #12]
}
 800256a:	4618      	mov	r0, r3
 800256c:	3714      	adds	r7, #20
 800256e:	46bd      	mov	sp, r7
 8002570:	bc80      	pop	{r7}
 8002572:	4770      	bx	lr

08002574 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002574:	b480      	push	{r7}
 8002576:	b087      	sub	sp, #28
 8002578:	af00      	add	r7, sp, #0
 800257a:	60f8      	str	r0, [r7, #12]
 800257c:	60b9      	str	r1, [r7, #8]
 800257e:	607a      	str	r2, [r7, #4]
 8002580:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002588:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800258a:	7dfb      	ldrb	r3, [r7, #23]
 800258c:	2b01      	cmp	r3, #1
 800258e:	d003      	beq.n	8002598 <HAL_CAN_GetRxMessage+0x24>
 8002590:	7dfb      	ldrb	r3, [r7, #23]
 8002592:	2b02      	cmp	r3, #2
 8002594:	f040 80f3 	bne.w	800277e <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d10e      	bne.n	80025bc <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	68db      	ldr	r3, [r3, #12]
 80025a4:	f003 0303 	and.w	r3, r3, #3
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d116      	bne.n	80025da <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025b0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80025b8:	2301      	movs	r3, #1
 80025ba:	e0e7      	b.n	800278c <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	691b      	ldr	r3, [r3, #16]
 80025c2:	f003 0303 	and.w	r3, r3, #3
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d107      	bne.n	80025da <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025ce:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
 80025d8:	e0d8      	b.n	800278c <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	68bb      	ldr	r3, [r7, #8]
 80025e0:	331b      	adds	r3, #27
 80025e2:	011b      	lsls	r3, r3, #4
 80025e4:	4413      	add	r3, r2
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f003 0204 	and.w	r2, r3, #4
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d10c      	bne.n	8002612 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	331b      	adds	r3, #27
 8002600:	011b      	lsls	r3, r3, #4
 8002602:	4413      	add	r3, r2
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	0d5b      	lsrs	r3, r3, #21
 8002608:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	601a      	str	r2, [r3, #0]
 8002610:	e00b      	b.n	800262a <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681a      	ldr	r2, [r3, #0]
 8002616:	68bb      	ldr	r3, [r7, #8]
 8002618:	331b      	adds	r3, #27
 800261a:	011b      	lsls	r3, r3, #4
 800261c:	4413      	add	r3, r2
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	08db      	lsrs	r3, r3, #3
 8002622:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	68bb      	ldr	r3, [r7, #8]
 8002630:	331b      	adds	r3, #27
 8002632:	011b      	lsls	r3, r3, #4
 8002634:	4413      	add	r3, r2
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f003 0202 	and.w	r2, r3, #2
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	331b      	adds	r3, #27
 8002648:	011b      	lsls	r3, r3, #4
 800264a:	4413      	add	r3, r2
 800264c:	3304      	adds	r3, #4
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f003 020f 	and.w	r2, r3, #15
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	331b      	adds	r3, #27
 8002660:	011b      	lsls	r3, r3, #4
 8002662:	4413      	add	r3, r2
 8002664:	3304      	adds	r3, #4
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	0a1b      	lsrs	r3, r3, #8
 800266a:	b2da      	uxtb	r2, r3
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	331b      	adds	r3, #27
 8002678:	011b      	lsls	r3, r3, #4
 800267a:	4413      	add	r3, r2
 800267c:	3304      	adds	r3, #4
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	0c1b      	lsrs	r3, r3, #16
 8002682:	b29a      	uxth	r2, r3
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	681a      	ldr	r2, [r3, #0]
 800268c:	68bb      	ldr	r3, [r7, #8]
 800268e:	011b      	lsls	r3, r3, #4
 8002690:	4413      	add	r3, r2
 8002692:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	b2da      	uxtb	r2, r3
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	681a      	ldr	r2, [r3, #0]
 80026a2:	68bb      	ldr	r3, [r7, #8]
 80026a4:	011b      	lsls	r3, r3, #4
 80026a6:	4413      	add	r3, r2
 80026a8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	0a1a      	lsrs	r2, r3, #8
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	3301      	adds	r3, #1
 80026b4:	b2d2      	uxtb	r2, r2
 80026b6:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681a      	ldr	r2, [r3, #0]
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	011b      	lsls	r3, r3, #4
 80026c0:	4413      	add	r3, r2
 80026c2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	0c1a      	lsrs	r2, r3, #16
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	3302      	adds	r3, #2
 80026ce:	b2d2      	uxtb	r2, r2
 80026d0:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681a      	ldr	r2, [r3, #0]
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	011b      	lsls	r3, r3, #4
 80026da:	4413      	add	r3, r2
 80026dc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	0e1a      	lsrs	r2, r3, #24
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	3303      	adds	r3, #3
 80026e8:	b2d2      	uxtb	r2, r2
 80026ea:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	011b      	lsls	r3, r3, #4
 80026f4:	4413      	add	r3, r2
 80026f6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	3304      	adds	r3, #4
 8002700:	b2d2      	uxtb	r2, r2
 8002702:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	011b      	lsls	r3, r3, #4
 800270c:	4413      	add	r3, r2
 800270e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	0a1a      	lsrs	r2, r3, #8
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	3305      	adds	r3, #5
 800271a:	b2d2      	uxtb	r2, r2
 800271c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	68bb      	ldr	r3, [r7, #8]
 8002724:	011b      	lsls	r3, r3, #4
 8002726:	4413      	add	r3, r2
 8002728:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	0c1a      	lsrs	r2, r3, #16
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	3306      	adds	r3, #6
 8002734:	b2d2      	uxtb	r2, r2
 8002736:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	681a      	ldr	r2, [r3, #0]
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	011b      	lsls	r3, r3, #4
 8002740:	4413      	add	r3, r2
 8002742:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	0e1a      	lsrs	r2, r3, #24
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	3307      	adds	r3, #7
 800274e:	b2d2      	uxtb	r2, r2
 8002750:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002752:	68bb      	ldr	r3, [r7, #8]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d108      	bne.n	800276a <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	68da      	ldr	r2, [r3, #12]
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f042 0220 	orr.w	r2, r2, #32
 8002766:	60da      	str	r2, [r3, #12]
 8002768:	e007      	b.n	800277a <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	691a      	ldr	r2, [r3, #16]
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f042 0220 	orr.w	r2, r2, #32
 8002778:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800277a:	2300      	movs	r3, #0
 800277c:	e006      	b.n	800278c <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002782:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800278a:	2301      	movs	r3, #1
  }
}
 800278c:	4618      	mov	r0, r3
 800278e:	371c      	adds	r7, #28
 8002790:	46bd      	mov	sp, r7
 8002792:	bc80      	pop	{r7}
 8002794:	4770      	bx	lr

08002796 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002796:	b480      	push	{r7}
 8002798:	b085      	sub	sp, #20
 800279a:	af00      	add	r7, sp, #0
 800279c:	6078      	str	r0, [r7, #4]
 800279e:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027a6:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80027a8:	7bfb      	ldrb	r3, [r7, #15]
 80027aa:	2b01      	cmp	r3, #1
 80027ac:	d002      	beq.n	80027b4 <HAL_CAN_ActivateNotification+0x1e>
 80027ae:	7bfb      	ldrb	r3, [r7, #15]
 80027b0:	2b02      	cmp	r3, #2
 80027b2:	d109      	bne.n	80027c8 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	6959      	ldr	r1, [r3, #20]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	683a      	ldr	r2, [r7, #0]
 80027c0:	430a      	orrs	r2, r1
 80027c2:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80027c4:	2300      	movs	r3, #0
 80027c6:	e006      	b.n	80027d6 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027cc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80027d4:	2301      	movs	r3, #1
  }
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	3714      	adds	r7, #20
 80027da:	46bd      	mov	sp, r7
 80027dc:	bc80      	pop	{r7}
 80027de:	4770      	bx	lr

080027e0 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b08a      	sub	sp, #40	; 0x28
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80027e8:	2300      	movs	r3, #0
 80027ea:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	695b      	ldr	r3, [r3, #20]
 80027f2:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	68db      	ldr	r3, [r3, #12]
 800280a:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	691b      	ldr	r3, [r3, #16]
 8002812:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	699b      	ldr	r3, [r3, #24]
 800281a:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800281c:	6a3b      	ldr	r3, [r7, #32]
 800281e:	f003 0301 	and.w	r3, r3, #1
 8002822:	2b00      	cmp	r3, #0
 8002824:	d07c      	beq.n	8002920 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002826:	69bb      	ldr	r3, [r7, #24]
 8002828:	f003 0301 	and.w	r3, r3, #1
 800282c:	2b00      	cmp	r3, #0
 800282e:	d023      	beq.n	8002878 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	2201      	movs	r2, #1
 8002836:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002838:	69bb      	ldr	r3, [r7, #24]
 800283a:	f003 0302 	and.w	r3, r3, #2
 800283e:	2b00      	cmp	r3, #0
 8002840:	d003      	beq.n	800284a <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f000 f97d 	bl	8002b42 <HAL_CAN_TxMailbox0CompleteCallback>
 8002848:	e016      	b.n	8002878 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800284a:	69bb      	ldr	r3, [r7, #24]
 800284c:	f003 0304 	and.w	r3, r3, #4
 8002850:	2b00      	cmp	r3, #0
 8002852:	d004      	beq.n	800285e <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002856:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800285a:	627b      	str	r3, [r7, #36]	; 0x24
 800285c:	e00c      	b.n	8002878 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800285e:	69bb      	ldr	r3, [r7, #24]
 8002860:	f003 0308 	and.w	r3, r3, #8
 8002864:	2b00      	cmp	r3, #0
 8002866:	d004      	beq.n	8002872 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800286a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800286e:	627b      	str	r3, [r7, #36]	; 0x24
 8002870:	e002      	b.n	8002878 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002872:	6878      	ldr	r0, [r7, #4]
 8002874:	f000 f980 	bl	8002b78 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002878:	69bb      	ldr	r3, [r7, #24]
 800287a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800287e:	2b00      	cmp	r3, #0
 8002880:	d024      	beq.n	80028cc <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f44f 7280 	mov.w	r2, #256	; 0x100
 800288a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800288c:	69bb      	ldr	r3, [r7, #24]
 800288e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002892:	2b00      	cmp	r3, #0
 8002894:	d003      	beq.n	800289e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002896:	6878      	ldr	r0, [r7, #4]
 8002898:	f000 f95c 	bl	8002b54 <HAL_CAN_TxMailbox1CompleteCallback>
 800289c:	e016      	b.n	80028cc <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800289e:	69bb      	ldr	r3, [r7, #24]
 80028a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d004      	beq.n	80028b2 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80028a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028aa:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80028ae:	627b      	str	r3, [r7, #36]	; 0x24
 80028b0:	e00c      	b.n	80028cc <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80028b2:	69bb      	ldr	r3, [r7, #24]
 80028b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d004      	beq.n	80028c6 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80028bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028be:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028c2:	627b      	str	r3, [r7, #36]	; 0x24
 80028c4:	e002      	b.n	80028cc <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80028c6:	6878      	ldr	r0, [r7, #4]
 80028c8:	f000 f95f 	bl	8002b8a <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80028cc:	69bb      	ldr	r3, [r7, #24]
 80028ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d024      	beq.n	8002920 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80028de:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80028e0:	69bb      	ldr	r3, [r7, #24]
 80028e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d003      	beq.n	80028f2 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80028ea:	6878      	ldr	r0, [r7, #4]
 80028ec:	f000 f93b 	bl	8002b66 <HAL_CAN_TxMailbox2CompleteCallback>
 80028f0:	e016      	b.n	8002920 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80028f2:	69bb      	ldr	r3, [r7, #24]
 80028f4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d004      	beq.n	8002906 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80028fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002902:	627b      	str	r3, [r7, #36]	; 0x24
 8002904:	e00c      	b.n	8002920 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002906:	69bb      	ldr	r3, [r7, #24]
 8002908:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800290c:	2b00      	cmp	r3, #0
 800290e:	d004      	beq.n	800291a <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002912:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002916:	627b      	str	r3, [r7, #36]	; 0x24
 8002918:	e002      	b.n	8002920 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800291a:	6878      	ldr	r0, [r7, #4]
 800291c:	f000 f93e 	bl	8002b9c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002920:	6a3b      	ldr	r3, [r7, #32]
 8002922:	f003 0308 	and.w	r3, r3, #8
 8002926:	2b00      	cmp	r3, #0
 8002928:	d00c      	beq.n	8002944 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800292a:	697b      	ldr	r3, [r7, #20]
 800292c:	f003 0310 	and.w	r3, r3, #16
 8002930:	2b00      	cmp	r3, #0
 8002932:	d007      	beq.n	8002944 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002936:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800293a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	2210      	movs	r2, #16
 8002942:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002944:	6a3b      	ldr	r3, [r7, #32]
 8002946:	f003 0304 	and.w	r3, r3, #4
 800294a:	2b00      	cmp	r3, #0
 800294c:	d00b      	beq.n	8002966 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800294e:	697b      	ldr	r3, [r7, #20]
 8002950:	f003 0308 	and.w	r3, r3, #8
 8002954:	2b00      	cmp	r3, #0
 8002956:	d006      	beq.n	8002966 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	2208      	movs	r2, #8
 800295e:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002960:	6878      	ldr	r0, [r7, #4]
 8002962:	f000 f924 	bl	8002bae <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002966:	6a3b      	ldr	r3, [r7, #32]
 8002968:	f003 0302 	and.w	r3, r3, #2
 800296c:	2b00      	cmp	r3, #0
 800296e:	d009      	beq.n	8002984 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	68db      	ldr	r3, [r3, #12]
 8002976:	f003 0303 	and.w	r3, r3, #3
 800297a:	2b00      	cmp	r3, #0
 800297c:	d002      	beq.n	8002984 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	f7fd fe3c 	bl	80005fc <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002984:	6a3b      	ldr	r3, [r7, #32]
 8002986:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800298a:	2b00      	cmp	r3, #0
 800298c:	d00c      	beq.n	80029a8 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	f003 0310 	and.w	r3, r3, #16
 8002994:	2b00      	cmp	r3, #0
 8002996:	d007      	beq.n	80029a8 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800299a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800299e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	2210      	movs	r2, #16
 80029a6:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80029a8:	6a3b      	ldr	r3, [r7, #32]
 80029aa:	f003 0320 	and.w	r3, r3, #32
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d00b      	beq.n	80029ca <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	f003 0308 	and.w	r3, r3, #8
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d006      	beq.n	80029ca <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	2208      	movs	r2, #8
 80029c2:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80029c4:	6878      	ldr	r0, [r7, #4]
 80029c6:	f000 f904 	bl	8002bd2 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80029ca:	6a3b      	ldr	r3, [r7, #32]
 80029cc:	f003 0310 	and.w	r3, r3, #16
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d009      	beq.n	80029e8 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	691b      	ldr	r3, [r3, #16]
 80029da:	f003 0303 	and.w	r3, r3, #3
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d002      	beq.n	80029e8 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80029e2:	6878      	ldr	r0, [r7, #4]
 80029e4:	f000 f8ec 	bl	8002bc0 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80029e8:	6a3b      	ldr	r3, [r7, #32]
 80029ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d00b      	beq.n	8002a0a <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80029f2:	69fb      	ldr	r3, [r7, #28]
 80029f4:	f003 0310 	and.w	r3, r3, #16
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d006      	beq.n	8002a0a <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	2210      	movs	r2, #16
 8002a02:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002a04:	6878      	ldr	r0, [r7, #4]
 8002a06:	f000 f8ed 	bl	8002be4 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002a0a:	6a3b      	ldr	r3, [r7, #32]
 8002a0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d00b      	beq.n	8002a2c <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002a14:	69fb      	ldr	r3, [r7, #28]
 8002a16:	f003 0308 	and.w	r3, r3, #8
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d006      	beq.n	8002a2c <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	2208      	movs	r2, #8
 8002a24:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002a26:	6878      	ldr	r0, [r7, #4]
 8002a28:	f000 f8e5 	bl	8002bf6 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002a2c:	6a3b      	ldr	r3, [r7, #32]
 8002a2e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d075      	beq.n	8002b22 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002a36:	69fb      	ldr	r3, [r7, #28]
 8002a38:	f003 0304 	and.w	r3, r3, #4
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d06c      	beq.n	8002b1a <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002a40:	6a3b      	ldr	r3, [r7, #32]
 8002a42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d008      	beq.n	8002a5c <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d003      	beq.n	8002a5c <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a56:	f043 0301 	orr.w	r3, r3, #1
 8002a5a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002a5c:	6a3b      	ldr	r3, [r7, #32]
 8002a5e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d008      	beq.n	8002a78 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d003      	beq.n	8002a78 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a72:	f043 0302 	orr.w	r3, r3, #2
 8002a76:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002a78:	6a3b      	ldr	r3, [r7, #32]
 8002a7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d008      	beq.n	8002a94 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d003      	beq.n	8002a94 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a8e:	f043 0304 	orr.w	r3, r3, #4
 8002a92:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002a94:	6a3b      	ldr	r3, [r7, #32]
 8002a96:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d03d      	beq.n	8002b1a <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d038      	beq.n	8002b1a <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002aae:	2b30      	cmp	r3, #48	; 0x30
 8002ab0:	d017      	beq.n	8002ae2 <HAL_CAN_IRQHandler+0x302>
 8002ab2:	2b30      	cmp	r3, #48	; 0x30
 8002ab4:	d804      	bhi.n	8002ac0 <HAL_CAN_IRQHandler+0x2e0>
 8002ab6:	2b10      	cmp	r3, #16
 8002ab8:	d009      	beq.n	8002ace <HAL_CAN_IRQHandler+0x2ee>
 8002aba:	2b20      	cmp	r3, #32
 8002abc:	d00c      	beq.n	8002ad8 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002abe:	e024      	b.n	8002b0a <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8002ac0:	2b50      	cmp	r3, #80	; 0x50
 8002ac2:	d018      	beq.n	8002af6 <HAL_CAN_IRQHandler+0x316>
 8002ac4:	2b60      	cmp	r3, #96	; 0x60
 8002ac6:	d01b      	beq.n	8002b00 <HAL_CAN_IRQHandler+0x320>
 8002ac8:	2b40      	cmp	r3, #64	; 0x40
 8002aca:	d00f      	beq.n	8002aec <HAL_CAN_IRQHandler+0x30c>
            break;
 8002acc:	e01d      	b.n	8002b0a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 8002ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ad0:	f043 0308 	orr.w	r3, r3, #8
 8002ad4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002ad6:	e018      	b.n	8002b0a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ada:	f043 0310 	orr.w	r3, r3, #16
 8002ade:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002ae0:	e013      	b.n	8002b0a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ae4:	f043 0320 	orr.w	r3, r3, #32
 8002ae8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002aea:	e00e      	b.n	8002b0a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 8002aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002af2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002af4:	e009      	b.n	8002b0a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8002af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002af8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002afc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002afe:	e004      	b.n	8002b0a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b06:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002b08:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	699a      	ldr	r2, [r3, #24]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002b18:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	2204      	movs	r2, #4
 8002b20:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d008      	beq.n	8002b3a <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b2e:	431a      	orrs	r2, r3
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002b34:	6878      	ldr	r0, [r7, #4]
 8002b36:	f000 f867 	bl	8002c08 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002b3a:	bf00      	nop
 8002b3c:	3728      	adds	r7, #40	; 0x28
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bd80      	pop	{r7, pc}

08002b42 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002b42:	b480      	push	{r7}
 8002b44:	b083      	sub	sp, #12
 8002b46:	af00      	add	r7, sp, #0
 8002b48:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002b4a:	bf00      	nop
 8002b4c:	370c      	adds	r7, #12
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bc80      	pop	{r7}
 8002b52:	4770      	bx	lr

08002b54 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b083      	sub	sp, #12
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002b5c:	bf00      	nop
 8002b5e:	370c      	adds	r7, #12
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bc80      	pop	{r7}
 8002b64:	4770      	bx	lr

08002b66 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002b66:	b480      	push	{r7}
 8002b68:	b083      	sub	sp, #12
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002b6e:	bf00      	nop
 8002b70:	370c      	adds	r7, #12
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bc80      	pop	{r7}
 8002b76:	4770      	bx	lr

08002b78 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b083      	sub	sp, #12
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002b80:	bf00      	nop
 8002b82:	370c      	adds	r7, #12
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bc80      	pop	{r7}
 8002b88:	4770      	bx	lr

08002b8a <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002b8a:	b480      	push	{r7}
 8002b8c:	b083      	sub	sp, #12
 8002b8e:	af00      	add	r7, sp, #0
 8002b90:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002b92:	bf00      	nop
 8002b94:	370c      	adds	r7, #12
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bc80      	pop	{r7}
 8002b9a:	4770      	bx	lr

08002b9c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b083      	sub	sp, #12
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002ba4:	bf00      	nop
 8002ba6:	370c      	adds	r7, #12
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bc80      	pop	{r7}
 8002bac:	4770      	bx	lr

08002bae <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002bae:	b480      	push	{r7}
 8002bb0:	b083      	sub	sp, #12
 8002bb2:	af00      	add	r7, sp, #0
 8002bb4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002bb6:	bf00      	nop
 8002bb8:	370c      	adds	r7, #12
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bc80      	pop	{r7}
 8002bbe:	4770      	bx	lr

08002bc0 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b083      	sub	sp, #12
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002bc8:	bf00      	nop
 8002bca:	370c      	adds	r7, #12
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bc80      	pop	{r7}
 8002bd0:	4770      	bx	lr

08002bd2 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002bd2:	b480      	push	{r7}
 8002bd4:	b083      	sub	sp, #12
 8002bd6:	af00      	add	r7, sp, #0
 8002bd8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002bda:	bf00      	nop
 8002bdc:	370c      	adds	r7, #12
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bc80      	pop	{r7}
 8002be2:	4770      	bx	lr

08002be4 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b083      	sub	sp, #12
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002bec:	bf00      	nop
 8002bee:	370c      	adds	r7, #12
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bc80      	pop	{r7}
 8002bf4:	4770      	bx	lr

08002bf6 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002bf6:	b480      	push	{r7}
 8002bf8:	b083      	sub	sp, #12
 8002bfa:	af00      	add	r7, sp, #0
 8002bfc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002bfe:	bf00      	nop
 8002c00:	370c      	adds	r7, #12
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bc80      	pop	{r7}
 8002c06:	4770      	bx	lr

08002c08 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b083      	sub	sp, #12
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002c10:	bf00      	nop
 8002c12:	370c      	adds	r7, #12
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bc80      	pop	{r7}
 8002c18:	4770      	bx	lr
	...

08002c1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b085      	sub	sp, #20
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	f003 0307 	and.w	r3, r3, #7
 8002c2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c2c:	4b0c      	ldr	r3, [pc, #48]	; (8002c60 <__NVIC_SetPriorityGrouping+0x44>)
 8002c2e:	68db      	ldr	r3, [r3, #12]
 8002c30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c32:	68ba      	ldr	r2, [r7, #8]
 8002c34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002c38:	4013      	ands	r3, r2
 8002c3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c44:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002c48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c4e:	4a04      	ldr	r2, [pc, #16]	; (8002c60 <__NVIC_SetPriorityGrouping+0x44>)
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	60d3      	str	r3, [r2, #12]
}
 8002c54:	bf00      	nop
 8002c56:	3714      	adds	r7, #20
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bc80      	pop	{r7}
 8002c5c:	4770      	bx	lr
 8002c5e:	bf00      	nop
 8002c60:	e000ed00 	.word	0xe000ed00

08002c64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c64:	b480      	push	{r7}
 8002c66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c68:	4b04      	ldr	r3, [pc, #16]	; (8002c7c <__NVIC_GetPriorityGrouping+0x18>)
 8002c6a:	68db      	ldr	r3, [r3, #12]
 8002c6c:	0a1b      	lsrs	r3, r3, #8
 8002c6e:	f003 0307 	and.w	r3, r3, #7
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bc80      	pop	{r7}
 8002c78:	4770      	bx	lr
 8002c7a:	bf00      	nop
 8002c7c:	e000ed00 	.word	0xe000ed00

08002c80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	4603      	mov	r3, r0
 8002c88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	db0b      	blt.n	8002caa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c92:	79fb      	ldrb	r3, [r7, #7]
 8002c94:	f003 021f 	and.w	r2, r3, #31
 8002c98:	4906      	ldr	r1, [pc, #24]	; (8002cb4 <__NVIC_EnableIRQ+0x34>)
 8002c9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c9e:	095b      	lsrs	r3, r3, #5
 8002ca0:	2001      	movs	r0, #1
 8002ca2:	fa00 f202 	lsl.w	r2, r0, r2
 8002ca6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002caa:	bf00      	nop
 8002cac:	370c      	adds	r7, #12
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bc80      	pop	{r7}
 8002cb2:	4770      	bx	lr
 8002cb4:	e000e100 	.word	0xe000e100

08002cb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b083      	sub	sp, #12
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	6039      	str	r1, [r7, #0]
 8002cc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	db0a      	blt.n	8002ce2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	b2da      	uxtb	r2, r3
 8002cd0:	490c      	ldr	r1, [pc, #48]	; (8002d04 <__NVIC_SetPriority+0x4c>)
 8002cd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cd6:	0112      	lsls	r2, r2, #4
 8002cd8:	b2d2      	uxtb	r2, r2
 8002cda:	440b      	add	r3, r1
 8002cdc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ce0:	e00a      	b.n	8002cf8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	b2da      	uxtb	r2, r3
 8002ce6:	4908      	ldr	r1, [pc, #32]	; (8002d08 <__NVIC_SetPriority+0x50>)
 8002ce8:	79fb      	ldrb	r3, [r7, #7]
 8002cea:	f003 030f 	and.w	r3, r3, #15
 8002cee:	3b04      	subs	r3, #4
 8002cf0:	0112      	lsls	r2, r2, #4
 8002cf2:	b2d2      	uxtb	r2, r2
 8002cf4:	440b      	add	r3, r1
 8002cf6:	761a      	strb	r2, [r3, #24]
}
 8002cf8:	bf00      	nop
 8002cfa:	370c      	adds	r7, #12
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bc80      	pop	{r7}
 8002d00:	4770      	bx	lr
 8002d02:	bf00      	nop
 8002d04:	e000e100 	.word	0xe000e100
 8002d08:	e000ed00 	.word	0xe000ed00

08002d0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b089      	sub	sp, #36	; 0x24
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	60f8      	str	r0, [r7, #12]
 8002d14:	60b9      	str	r1, [r7, #8]
 8002d16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	f003 0307 	and.w	r3, r3, #7
 8002d1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d20:	69fb      	ldr	r3, [r7, #28]
 8002d22:	f1c3 0307 	rsb	r3, r3, #7
 8002d26:	2b04      	cmp	r3, #4
 8002d28:	bf28      	it	cs
 8002d2a:	2304      	movcs	r3, #4
 8002d2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d2e:	69fb      	ldr	r3, [r7, #28]
 8002d30:	3304      	adds	r3, #4
 8002d32:	2b06      	cmp	r3, #6
 8002d34:	d902      	bls.n	8002d3c <NVIC_EncodePriority+0x30>
 8002d36:	69fb      	ldr	r3, [r7, #28]
 8002d38:	3b03      	subs	r3, #3
 8002d3a:	e000      	b.n	8002d3e <NVIC_EncodePriority+0x32>
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d40:	f04f 32ff 	mov.w	r2, #4294967295
 8002d44:	69bb      	ldr	r3, [r7, #24]
 8002d46:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4a:	43da      	mvns	r2, r3
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	401a      	ands	r2, r3
 8002d50:	697b      	ldr	r3, [r7, #20]
 8002d52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d54:	f04f 31ff 	mov.w	r1, #4294967295
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d5e:	43d9      	mvns	r1, r3
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d64:	4313      	orrs	r3, r2
         );
}
 8002d66:	4618      	mov	r0, r3
 8002d68:	3724      	adds	r7, #36	; 0x24
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bc80      	pop	{r7}
 8002d6e:	4770      	bx	lr

08002d70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b082      	sub	sp, #8
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	3b01      	subs	r3, #1
 8002d7c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d80:	d301      	bcc.n	8002d86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d82:	2301      	movs	r3, #1
 8002d84:	e00f      	b.n	8002da6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d86:	4a0a      	ldr	r2, [pc, #40]	; (8002db0 <SysTick_Config+0x40>)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	3b01      	subs	r3, #1
 8002d8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d8e:	210f      	movs	r1, #15
 8002d90:	f04f 30ff 	mov.w	r0, #4294967295
 8002d94:	f7ff ff90 	bl	8002cb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d98:	4b05      	ldr	r3, [pc, #20]	; (8002db0 <SysTick_Config+0x40>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d9e:	4b04      	ldr	r3, [pc, #16]	; (8002db0 <SysTick_Config+0x40>)
 8002da0:	2207      	movs	r2, #7
 8002da2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002da4:	2300      	movs	r3, #0
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	3708      	adds	r7, #8
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}
 8002dae:	bf00      	nop
 8002db0:	e000e010 	.word	0xe000e010

08002db4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b082      	sub	sp, #8
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002dbc:	6878      	ldr	r0, [r7, #4]
 8002dbe:	f7ff ff2d 	bl	8002c1c <__NVIC_SetPriorityGrouping>
}
 8002dc2:	bf00      	nop
 8002dc4:	3708      	adds	r7, #8
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}

08002dca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002dca:	b580      	push	{r7, lr}
 8002dcc:	b086      	sub	sp, #24
 8002dce:	af00      	add	r7, sp, #0
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	60b9      	str	r1, [r7, #8]
 8002dd4:	607a      	str	r2, [r7, #4]
 8002dd6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ddc:	f7ff ff42 	bl	8002c64 <__NVIC_GetPriorityGrouping>
 8002de0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002de2:	687a      	ldr	r2, [r7, #4]
 8002de4:	68b9      	ldr	r1, [r7, #8]
 8002de6:	6978      	ldr	r0, [r7, #20]
 8002de8:	f7ff ff90 	bl	8002d0c <NVIC_EncodePriority>
 8002dec:	4602      	mov	r2, r0
 8002dee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002df2:	4611      	mov	r1, r2
 8002df4:	4618      	mov	r0, r3
 8002df6:	f7ff ff5f 	bl	8002cb8 <__NVIC_SetPriority>
}
 8002dfa:	bf00      	nop
 8002dfc:	3718      	adds	r7, #24
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}

08002e02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e02:	b580      	push	{r7, lr}
 8002e04:	b082      	sub	sp, #8
 8002e06:	af00      	add	r7, sp, #0
 8002e08:	4603      	mov	r3, r0
 8002e0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e10:	4618      	mov	r0, r3
 8002e12:	f7ff ff35 	bl	8002c80 <__NVIC_EnableIRQ>
}
 8002e16:	bf00      	nop
 8002e18:	3708      	adds	r7, #8
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}

08002e1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e1e:	b580      	push	{r7, lr}
 8002e20:	b082      	sub	sp, #8
 8002e22:	af00      	add	r7, sp, #0
 8002e24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	f7ff ffa2 	bl	8002d70 <SysTick_Config>
 8002e2c:	4603      	mov	r3, r0
}
 8002e2e:	4618      	mov	r0, r3
 8002e30:	3708      	adds	r7, #8
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}
	...

08002e38 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b08b      	sub	sp, #44	; 0x2c
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
 8002e40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e42:	2300      	movs	r3, #0
 8002e44:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002e46:	2300      	movs	r3, #0
 8002e48:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e4a:	e127      	b.n	800309c <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002e4c:	2201      	movs	r2, #1
 8002e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e50:	fa02 f303 	lsl.w	r3, r2, r3
 8002e54:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	69fa      	ldr	r2, [r7, #28]
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002e60:	69ba      	ldr	r2, [r7, #24]
 8002e62:	69fb      	ldr	r3, [r7, #28]
 8002e64:	429a      	cmp	r2, r3
 8002e66:	f040 8116 	bne.w	8003096 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	2b12      	cmp	r3, #18
 8002e70:	d034      	beq.n	8002edc <HAL_GPIO_Init+0xa4>
 8002e72:	2b12      	cmp	r3, #18
 8002e74:	d80d      	bhi.n	8002e92 <HAL_GPIO_Init+0x5a>
 8002e76:	2b02      	cmp	r3, #2
 8002e78:	d02b      	beq.n	8002ed2 <HAL_GPIO_Init+0x9a>
 8002e7a:	2b02      	cmp	r3, #2
 8002e7c:	d804      	bhi.n	8002e88 <HAL_GPIO_Init+0x50>
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d031      	beq.n	8002ee6 <HAL_GPIO_Init+0xae>
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d01c      	beq.n	8002ec0 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002e86:	e048      	b.n	8002f1a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002e88:	2b03      	cmp	r3, #3
 8002e8a:	d043      	beq.n	8002f14 <HAL_GPIO_Init+0xdc>
 8002e8c:	2b11      	cmp	r3, #17
 8002e8e:	d01b      	beq.n	8002ec8 <HAL_GPIO_Init+0x90>
          break;
 8002e90:	e043      	b.n	8002f1a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002e92:	4a89      	ldr	r2, [pc, #548]	; (80030b8 <HAL_GPIO_Init+0x280>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d026      	beq.n	8002ee6 <HAL_GPIO_Init+0xae>
 8002e98:	4a87      	ldr	r2, [pc, #540]	; (80030b8 <HAL_GPIO_Init+0x280>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d806      	bhi.n	8002eac <HAL_GPIO_Init+0x74>
 8002e9e:	4a87      	ldr	r2, [pc, #540]	; (80030bc <HAL_GPIO_Init+0x284>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d020      	beq.n	8002ee6 <HAL_GPIO_Init+0xae>
 8002ea4:	4a86      	ldr	r2, [pc, #536]	; (80030c0 <HAL_GPIO_Init+0x288>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d01d      	beq.n	8002ee6 <HAL_GPIO_Init+0xae>
          break;
 8002eaa:	e036      	b.n	8002f1a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002eac:	4a85      	ldr	r2, [pc, #532]	; (80030c4 <HAL_GPIO_Init+0x28c>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d019      	beq.n	8002ee6 <HAL_GPIO_Init+0xae>
 8002eb2:	4a85      	ldr	r2, [pc, #532]	; (80030c8 <HAL_GPIO_Init+0x290>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d016      	beq.n	8002ee6 <HAL_GPIO_Init+0xae>
 8002eb8:	4a84      	ldr	r2, [pc, #528]	; (80030cc <HAL_GPIO_Init+0x294>)
 8002eba:	4293      	cmp	r3, r2
 8002ebc:	d013      	beq.n	8002ee6 <HAL_GPIO_Init+0xae>
          break;
 8002ebe:	e02c      	b.n	8002f1a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	68db      	ldr	r3, [r3, #12]
 8002ec4:	623b      	str	r3, [r7, #32]
          break;
 8002ec6:	e028      	b.n	8002f1a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	68db      	ldr	r3, [r3, #12]
 8002ecc:	3304      	adds	r3, #4
 8002ece:	623b      	str	r3, [r7, #32]
          break;
 8002ed0:	e023      	b.n	8002f1a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	68db      	ldr	r3, [r3, #12]
 8002ed6:	3308      	adds	r3, #8
 8002ed8:	623b      	str	r3, [r7, #32]
          break;
 8002eda:	e01e      	b.n	8002f1a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	68db      	ldr	r3, [r3, #12]
 8002ee0:	330c      	adds	r3, #12
 8002ee2:	623b      	str	r3, [r7, #32]
          break;
 8002ee4:	e019      	b.n	8002f1a <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	689b      	ldr	r3, [r3, #8]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d102      	bne.n	8002ef4 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002eee:	2304      	movs	r3, #4
 8002ef0:	623b      	str	r3, [r7, #32]
          break;
 8002ef2:	e012      	b.n	8002f1a <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	689b      	ldr	r3, [r3, #8]
 8002ef8:	2b01      	cmp	r3, #1
 8002efa:	d105      	bne.n	8002f08 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002efc:	2308      	movs	r3, #8
 8002efe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	69fa      	ldr	r2, [r7, #28]
 8002f04:	611a      	str	r2, [r3, #16]
          break;
 8002f06:	e008      	b.n	8002f1a <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f08:	2308      	movs	r3, #8
 8002f0a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	69fa      	ldr	r2, [r7, #28]
 8002f10:	615a      	str	r2, [r3, #20]
          break;
 8002f12:	e002      	b.n	8002f1a <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002f14:	2300      	movs	r3, #0
 8002f16:	623b      	str	r3, [r7, #32]
          break;
 8002f18:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002f1a:	69bb      	ldr	r3, [r7, #24]
 8002f1c:	2bff      	cmp	r3, #255	; 0xff
 8002f1e:	d801      	bhi.n	8002f24 <HAL_GPIO_Init+0xec>
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	e001      	b.n	8002f28 <HAL_GPIO_Init+0xf0>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	3304      	adds	r3, #4
 8002f28:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002f2a:	69bb      	ldr	r3, [r7, #24]
 8002f2c:	2bff      	cmp	r3, #255	; 0xff
 8002f2e:	d802      	bhi.n	8002f36 <HAL_GPIO_Init+0xfe>
 8002f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f32:	009b      	lsls	r3, r3, #2
 8002f34:	e002      	b.n	8002f3c <HAL_GPIO_Init+0x104>
 8002f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f38:	3b08      	subs	r3, #8
 8002f3a:	009b      	lsls	r3, r3, #2
 8002f3c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002f3e:	697b      	ldr	r3, [r7, #20]
 8002f40:	681a      	ldr	r2, [r3, #0]
 8002f42:	210f      	movs	r1, #15
 8002f44:	693b      	ldr	r3, [r7, #16]
 8002f46:	fa01 f303 	lsl.w	r3, r1, r3
 8002f4a:	43db      	mvns	r3, r3
 8002f4c:	401a      	ands	r2, r3
 8002f4e:	6a39      	ldr	r1, [r7, #32]
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	fa01 f303 	lsl.w	r3, r1, r3
 8002f56:	431a      	orrs	r2, r3
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	f000 8096 	beq.w	8003096 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002f6a:	4b59      	ldr	r3, [pc, #356]	; (80030d0 <HAL_GPIO_Init+0x298>)
 8002f6c:	699b      	ldr	r3, [r3, #24]
 8002f6e:	4a58      	ldr	r2, [pc, #352]	; (80030d0 <HAL_GPIO_Init+0x298>)
 8002f70:	f043 0301 	orr.w	r3, r3, #1
 8002f74:	6193      	str	r3, [r2, #24]
 8002f76:	4b56      	ldr	r3, [pc, #344]	; (80030d0 <HAL_GPIO_Init+0x298>)
 8002f78:	699b      	ldr	r3, [r3, #24]
 8002f7a:	f003 0301 	and.w	r3, r3, #1
 8002f7e:	60bb      	str	r3, [r7, #8]
 8002f80:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002f82:	4a54      	ldr	r2, [pc, #336]	; (80030d4 <HAL_GPIO_Init+0x29c>)
 8002f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f86:	089b      	lsrs	r3, r3, #2
 8002f88:	3302      	adds	r3, #2
 8002f8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f8e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f92:	f003 0303 	and.w	r3, r3, #3
 8002f96:	009b      	lsls	r3, r3, #2
 8002f98:	220f      	movs	r2, #15
 8002f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9e:	43db      	mvns	r3, r3
 8002fa0:	68fa      	ldr	r2, [r7, #12]
 8002fa2:	4013      	ands	r3, r2
 8002fa4:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	4a4b      	ldr	r2, [pc, #300]	; (80030d8 <HAL_GPIO_Init+0x2a0>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d013      	beq.n	8002fd6 <HAL_GPIO_Init+0x19e>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	4a4a      	ldr	r2, [pc, #296]	; (80030dc <HAL_GPIO_Init+0x2a4>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d00d      	beq.n	8002fd2 <HAL_GPIO_Init+0x19a>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	4a49      	ldr	r2, [pc, #292]	; (80030e0 <HAL_GPIO_Init+0x2a8>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d007      	beq.n	8002fce <HAL_GPIO_Init+0x196>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	4a48      	ldr	r2, [pc, #288]	; (80030e4 <HAL_GPIO_Init+0x2ac>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d101      	bne.n	8002fca <HAL_GPIO_Init+0x192>
 8002fc6:	2303      	movs	r3, #3
 8002fc8:	e006      	b.n	8002fd8 <HAL_GPIO_Init+0x1a0>
 8002fca:	2304      	movs	r3, #4
 8002fcc:	e004      	b.n	8002fd8 <HAL_GPIO_Init+0x1a0>
 8002fce:	2302      	movs	r3, #2
 8002fd0:	e002      	b.n	8002fd8 <HAL_GPIO_Init+0x1a0>
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e000      	b.n	8002fd8 <HAL_GPIO_Init+0x1a0>
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fda:	f002 0203 	and.w	r2, r2, #3
 8002fde:	0092      	lsls	r2, r2, #2
 8002fe0:	4093      	lsls	r3, r2
 8002fe2:	68fa      	ldr	r2, [r7, #12]
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002fe8:	493a      	ldr	r1, [pc, #232]	; (80030d4 <HAL_GPIO_Init+0x29c>)
 8002fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fec:	089b      	lsrs	r3, r3, #2
 8002fee:	3302      	adds	r3, #2
 8002ff0:	68fa      	ldr	r2, [r7, #12]
 8002ff2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d006      	beq.n	8003010 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003002:	4b39      	ldr	r3, [pc, #228]	; (80030e8 <HAL_GPIO_Init+0x2b0>)
 8003004:	681a      	ldr	r2, [r3, #0]
 8003006:	4938      	ldr	r1, [pc, #224]	; (80030e8 <HAL_GPIO_Init+0x2b0>)
 8003008:	69bb      	ldr	r3, [r7, #24]
 800300a:	4313      	orrs	r3, r2
 800300c:	600b      	str	r3, [r1, #0]
 800300e:	e006      	b.n	800301e <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003010:	4b35      	ldr	r3, [pc, #212]	; (80030e8 <HAL_GPIO_Init+0x2b0>)
 8003012:	681a      	ldr	r2, [r3, #0]
 8003014:	69bb      	ldr	r3, [r7, #24]
 8003016:	43db      	mvns	r3, r3
 8003018:	4933      	ldr	r1, [pc, #204]	; (80030e8 <HAL_GPIO_Init+0x2b0>)
 800301a:	4013      	ands	r3, r2
 800301c:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003026:	2b00      	cmp	r3, #0
 8003028:	d006      	beq.n	8003038 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800302a:	4b2f      	ldr	r3, [pc, #188]	; (80030e8 <HAL_GPIO_Init+0x2b0>)
 800302c:	685a      	ldr	r2, [r3, #4]
 800302e:	492e      	ldr	r1, [pc, #184]	; (80030e8 <HAL_GPIO_Init+0x2b0>)
 8003030:	69bb      	ldr	r3, [r7, #24]
 8003032:	4313      	orrs	r3, r2
 8003034:	604b      	str	r3, [r1, #4]
 8003036:	e006      	b.n	8003046 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003038:	4b2b      	ldr	r3, [pc, #172]	; (80030e8 <HAL_GPIO_Init+0x2b0>)
 800303a:	685a      	ldr	r2, [r3, #4]
 800303c:	69bb      	ldr	r3, [r7, #24]
 800303e:	43db      	mvns	r3, r3
 8003040:	4929      	ldr	r1, [pc, #164]	; (80030e8 <HAL_GPIO_Init+0x2b0>)
 8003042:	4013      	ands	r3, r2
 8003044:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800304e:	2b00      	cmp	r3, #0
 8003050:	d006      	beq.n	8003060 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003052:	4b25      	ldr	r3, [pc, #148]	; (80030e8 <HAL_GPIO_Init+0x2b0>)
 8003054:	689a      	ldr	r2, [r3, #8]
 8003056:	4924      	ldr	r1, [pc, #144]	; (80030e8 <HAL_GPIO_Init+0x2b0>)
 8003058:	69bb      	ldr	r3, [r7, #24]
 800305a:	4313      	orrs	r3, r2
 800305c:	608b      	str	r3, [r1, #8]
 800305e:	e006      	b.n	800306e <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003060:	4b21      	ldr	r3, [pc, #132]	; (80030e8 <HAL_GPIO_Init+0x2b0>)
 8003062:	689a      	ldr	r2, [r3, #8]
 8003064:	69bb      	ldr	r3, [r7, #24]
 8003066:	43db      	mvns	r3, r3
 8003068:	491f      	ldr	r1, [pc, #124]	; (80030e8 <HAL_GPIO_Init+0x2b0>)
 800306a:	4013      	ands	r3, r2
 800306c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003076:	2b00      	cmp	r3, #0
 8003078:	d006      	beq.n	8003088 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800307a:	4b1b      	ldr	r3, [pc, #108]	; (80030e8 <HAL_GPIO_Init+0x2b0>)
 800307c:	68da      	ldr	r2, [r3, #12]
 800307e:	491a      	ldr	r1, [pc, #104]	; (80030e8 <HAL_GPIO_Init+0x2b0>)
 8003080:	69bb      	ldr	r3, [r7, #24]
 8003082:	4313      	orrs	r3, r2
 8003084:	60cb      	str	r3, [r1, #12]
 8003086:	e006      	b.n	8003096 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003088:	4b17      	ldr	r3, [pc, #92]	; (80030e8 <HAL_GPIO_Init+0x2b0>)
 800308a:	68da      	ldr	r2, [r3, #12]
 800308c:	69bb      	ldr	r3, [r7, #24]
 800308e:	43db      	mvns	r3, r3
 8003090:	4915      	ldr	r1, [pc, #84]	; (80030e8 <HAL_GPIO_Init+0x2b0>)
 8003092:	4013      	ands	r3, r2
 8003094:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003098:	3301      	adds	r3, #1
 800309a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	681a      	ldr	r2, [r3, #0]
 80030a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a2:	fa22 f303 	lsr.w	r3, r2, r3
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	f47f aed0 	bne.w	8002e4c <HAL_GPIO_Init+0x14>
  }
}
 80030ac:	bf00      	nop
 80030ae:	372c      	adds	r7, #44	; 0x2c
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bc80      	pop	{r7}
 80030b4:	4770      	bx	lr
 80030b6:	bf00      	nop
 80030b8:	10210000 	.word	0x10210000
 80030bc:	10110000 	.word	0x10110000
 80030c0:	10120000 	.word	0x10120000
 80030c4:	10310000 	.word	0x10310000
 80030c8:	10320000 	.word	0x10320000
 80030cc:	10220000 	.word	0x10220000
 80030d0:	40021000 	.word	0x40021000
 80030d4:	40010000 	.word	0x40010000
 80030d8:	40010800 	.word	0x40010800
 80030dc:	40010c00 	.word	0x40010c00
 80030e0:	40011000 	.word	0x40011000
 80030e4:	40011400 	.word	0x40011400
 80030e8:	40010400 	.word	0x40010400

080030ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b085      	sub	sp, #20
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
 80030f4:	460b      	mov	r3, r1
 80030f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	689a      	ldr	r2, [r3, #8]
 80030fc:	887b      	ldrh	r3, [r7, #2]
 80030fe:	4013      	ands	r3, r2
 8003100:	2b00      	cmp	r3, #0
 8003102:	d002      	beq.n	800310a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003104:	2301      	movs	r3, #1
 8003106:	73fb      	strb	r3, [r7, #15]
 8003108:	e001      	b.n	800310e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800310a:	2300      	movs	r3, #0
 800310c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800310e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003110:	4618      	mov	r0, r3
 8003112:	3714      	adds	r7, #20
 8003114:	46bd      	mov	sp, r7
 8003116:	bc80      	pop	{r7}
 8003118:	4770      	bx	lr

0800311a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800311a:	b480      	push	{r7}
 800311c:	b083      	sub	sp, #12
 800311e:	af00      	add	r7, sp, #0
 8003120:	6078      	str	r0, [r7, #4]
 8003122:	460b      	mov	r3, r1
 8003124:	807b      	strh	r3, [r7, #2]
 8003126:	4613      	mov	r3, r2
 8003128:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800312a:	787b      	ldrb	r3, [r7, #1]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d003      	beq.n	8003138 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003130:	887a      	ldrh	r2, [r7, #2]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003136:	e003      	b.n	8003140 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003138:	887b      	ldrh	r3, [r7, #2]
 800313a:	041a      	lsls	r2, r3, #16
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	611a      	str	r2, [r3, #16]
}
 8003140:	bf00      	nop
 8003142:	370c      	adds	r7, #12
 8003144:	46bd      	mov	sp, r7
 8003146:	bc80      	pop	{r7}
 8003148:	4770      	bx	lr

0800314a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800314a:	b480      	push	{r7}
 800314c:	b083      	sub	sp, #12
 800314e:	af00      	add	r7, sp, #0
 8003150:	6078      	str	r0, [r7, #4]
 8003152:	460b      	mov	r3, r1
 8003154:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	68da      	ldr	r2, [r3, #12]
 800315a:	887b      	ldrh	r3, [r7, #2]
 800315c:	4013      	ands	r3, r2
 800315e:	2b00      	cmp	r3, #0
 8003160:	d003      	beq.n	800316a <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003162:	887a      	ldrh	r2, [r7, #2]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8003168:	e002      	b.n	8003170 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800316a:	887a      	ldrh	r2, [r7, #2]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	611a      	str	r2, [r3, #16]
}
 8003170:	bf00      	nop
 8003172:	370c      	adds	r7, #12
 8003174:	46bd      	mov	sp, r7
 8003176:	bc80      	pop	{r7}
 8003178:	4770      	bx	lr
	...

0800317c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b086      	sub	sp, #24
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d101      	bne.n	800318e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800318a:	2301      	movs	r3, #1
 800318c:	e26c      	b.n	8003668 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0301 	and.w	r3, r3, #1
 8003196:	2b00      	cmp	r3, #0
 8003198:	f000 8087 	beq.w	80032aa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800319c:	4b92      	ldr	r3, [pc, #584]	; (80033e8 <HAL_RCC_OscConfig+0x26c>)
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	f003 030c 	and.w	r3, r3, #12
 80031a4:	2b04      	cmp	r3, #4
 80031a6:	d00c      	beq.n	80031c2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80031a8:	4b8f      	ldr	r3, [pc, #572]	; (80033e8 <HAL_RCC_OscConfig+0x26c>)
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	f003 030c 	and.w	r3, r3, #12
 80031b0:	2b08      	cmp	r3, #8
 80031b2:	d112      	bne.n	80031da <HAL_RCC_OscConfig+0x5e>
 80031b4:	4b8c      	ldr	r3, [pc, #560]	; (80033e8 <HAL_RCC_OscConfig+0x26c>)
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031c0:	d10b      	bne.n	80031da <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031c2:	4b89      	ldr	r3, [pc, #548]	; (80033e8 <HAL_RCC_OscConfig+0x26c>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d06c      	beq.n	80032a8 <HAL_RCC_OscConfig+0x12c>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d168      	bne.n	80032a8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	e246      	b.n	8003668 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031e2:	d106      	bne.n	80031f2 <HAL_RCC_OscConfig+0x76>
 80031e4:	4b80      	ldr	r3, [pc, #512]	; (80033e8 <HAL_RCC_OscConfig+0x26c>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a7f      	ldr	r2, [pc, #508]	; (80033e8 <HAL_RCC_OscConfig+0x26c>)
 80031ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031ee:	6013      	str	r3, [r2, #0]
 80031f0:	e02e      	b.n	8003250 <HAL_RCC_OscConfig+0xd4>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d10c      	bne.n	8003214 <HAL_RCC_OscConfig+0x98>
 80031fa:	4b7b      	ldr	r3, [pc, #492]	; (80033e8 <HAL_RCC_OscConfig+0x26c>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4a7a      	ldr	r2, [pc, #488]	; (80033e8 <HAL_RCC_OscConfig+0x26c>)
 8003200:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003204:	6013      	str	r3, [r2, #0]
 8003206:	4b78      	ldr	r3, [pc, #480]	; (80033e8 <HAL_RCC_OscConfig+0x26c>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a77      	ldr	r2, [pc, #476]	; (80033e8 <HAL_RCC_OscConfig+0x26c>)
 800320c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003210:	6013      	str	r3, [r2, #0]
 8003212:	e01d      	b.n	8003250 <HAL_RCC_OscConfig+0xd4>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800321c:	d10c      	bne.n	8003238 <HAL_RCC_OscConfig+0xbc>
 800321e:	4b72      	ldr	r3, [pc, #456]	; (80033e8 <HAL_RCC_OscConfig+0x26c>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a71      	ldr	r2, [pc, #452]	; (80033e8 <HAL_RCC_OscConfig+0x26c>)
 8003224:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003228:	6013      	str	r3, [r2, #0]
 800322a:	4b6f      	ldr	r3, [pc, #444]	; (80033e8 <HAL_RCC_OscConfig+0x26c>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a6e      	ldr	r2, [pc, #440]	; (80033e8 <HAL_RCC_OscConfig+0x26c>)
 8003230:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003234:	6013      	str	r3, [r2, #0]
 8003236:	e00b      	b.n	8003250 <HAL_RCC_OscConfig+0xd4>
 8003238:	4b6b      	ldr	r3, [pc, #428]	; (80033e8 <HAL_RCC_OscConfig+0x26c>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a6a      	ldr	r2, [pc, #424]	; (80033e8 <HAL_RCC_OscConfig+0x26c>)
 800323e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003242:	6013      	str	r3, [r2, #0]
 8003244:	4b68      	ldr	r3, [pc, #416]	; (80033e8 <HAL_RCC_OscConfig+0x26c>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a67      	ldr	r2, [pc, #412]	; (80033e8 <HAL_RCC_OscConfig+0x26c>)
 800324a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800324e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d013      	beq.n	8003280 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003258:	f7fe fe4a 	bl	8001ef0 <HAL_GetTick>
 800325c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800325e:	e008      	b.n	8003272 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003260:	f7fe fe46 	bl	8001ef0 <HAL_GetTick>
 8003264:	4602      	mov	r2, r0
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	1ad3      	subs	r3, r2, r3
 800326a:	2b64      	cmp	r3, #100	; 0x64
 800326c:	d901      	bls.n	8003272 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800326e:	2303      	movs	r3, #3
 8003270:	e1fa      	b.n	8003668 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003272:	4b5d      	ldr	r3, [pc, #372]	; (80033e8 <HAL_RCC_OscConfig+0x26c>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800327a:	2b00      	cmp	r3, #0
 800327c:	d0f0      	beq.n	8003260 <HAL_RCC_OscConfig+0xe4>
 800327e:	e014      	b.n	80032aa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003280:	f7fe fe36 	bl	8001ef0 <HAL_GetTick>
 8003284:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003286:	e008      	b.n	800329a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003288:	f7fe fe32 	bl	8001ef0 <HAL_GetTick>
 800328c:	4602      	mov	r2, r0
 800328e:	693b      	ldr	r3, [r7, #16]
 8003290:	1ad3      	subs	r3, r2, r3
 8003292:	2b64      	cmp	r3, #100	; 0x64
 8003294:	d901      	bls.n	800329a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003296:	2303      	movs	r3, #3
 8003298:	e1e6      	b.n	8003668 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800329a:	4b53      	ldr	r3, [pc, #332]	; (80033e8 <HAL_RCC_OscConfig+0x26c>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d1f0      	bne.n	8003288 <HAL_RCC_OscConfig+0x10c>
 80032a6:	e000      	b.n	80032aa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f003 0302 	and.w	r3, r3, #2
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d063      	beq.n	800337e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80032b6:	4b4c      	ldr	r3, [pc, #304]	; (80033e8 <HAL_RCC_OscConfig+0x26c>)
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	f003 030c 	and.w	r3, r3, #12
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d00b      	beq.n	80032da <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80032c2:	4b49      	ldr	r3, [pc, #292]	; (80033e8 <HAL_RCC_OscConfig+0x26c>)
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	f003 030c 	and.w	r3, r3, #12
 80032ca:	2b08      	cmp	r3, #8
 80032cc:	d11c      	bne.n	8003308 <HAL_RCC_OscConfig+0x18c>
 80032ce:	4b46      	ldr	r3, [pc, #280]	; (80033e8 <HAL_RCC_OscConfig+0x26c>)
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d116      	bne.n	8003308 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032da:	4b43      	ldr	r3, [pc, #268]	; (80033e8 <HAL_RCC_OscConfig+0x26c>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f003 0302 	and.w	r3, r3, #2
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d005      	beq.n	80032f2 <HAL_RCC_OscConfig+0x176>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	691b      	ldr	r3, [r3, #16]
 80032ea:	2b01      	cmp	r3, #1
 80032ec:	d001      	beq.n	80032f2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	e1ba      	b.n	8003668 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032f2:	4b3d      	ldr	r3, [pc, #244]	; (80033e8 <HAL_RCC_OscConfig+0x26c>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	695b      	ldr	r3, [r3, #20]
 80032fe:	00db      	lsls	r3, r3, #3
 8003300:	4939      	ldr	r1, [pc, #228]	; (80033e8 <HAL_RCC_OscConfig+0x26c>)
 8003302:	4313      	orrs	r3, r2
 8003304:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003306:	e03a      	b.n	800337e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	691b      	ldr	r3, [r3, #16]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d020      	beq.n	8003352 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003310:	4b36      	ldr	r3, [pc, #216]	; (80033ec <HAL_RCC_OscConfig+0x270>)
 8003312:	2201      	movs	r2, #1
 8003314:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003316:	f7fe fdeb 	bl	8001ef0 <HAL_GetTick>
 800331a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800331c:	e008      	b.n	8003330 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800331e:	f7fe fde7 	bl	8001ef0 <HAL_GetTick>
 8003322:	4602      	mov	r2, r0
 8003324:	693b      	ldr	r3, [r7, #16]
 8003326:	1ad3      	subs	r3, r2, r3
 8003328:	2b02      	cmp	r3, #2
 800332a:	d901      	bls.n	8003330 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800332c:	2303      	movs	r3, #3
 800332e:	e19b      	b.n	8003668 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003330:	4b2d      	ldr	r3, [pc, #180]	; (80033e8 <HAL_RCC_OscConfig+0x26c>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f003 0302 	and.w	r3, r3, #2
 8003338:	2b00      	cmp	r3, #0
 800333a:	d0f0      	beq.n	800331e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800333c:	4b2a      	ldr	r3, [pc, #168]	; (80033e8 <HAL_RCC_OscConfig+0x26c>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	695b      	ldr	r3, [r3, #20]
 8003348:	00db      	lsls	r3, r3, #3
 800334a:	4927      	ldr	r1, [pc, #156]	; (80033e8 <HAL_RCC_OscConfig+0x26c>)
 800334c:	4313      	orrs	r3, r2
 800334e:	600b      	str	r3, [r1, #0]
 8003350:	e015      	b.n	800337e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003352:	4b26      	ldr	r3, [pc, #152]	; (80033ec <HAL_RCC_OscConfig+0x270>)
 8003354:	2200      	movs	r2, #0
 8003356:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003358:	f7fe fdca 	bl	8001ef0 <HAL_GetTick>
 800335c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800335e:	e008      	b.n	8003372 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003360:	f7fe fdc6 	bl	8001ef0 <HAL_GetTick>
 8003364:	4602      	mov	r2, r0
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	1ad3      	subs	r3, r2, r3
 800336a:	2b02      	cmp	r3, #2
 800336c:	d901      	bls.n	8003372 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800336e:	2303      	movs	r3, #3
 8003370:	e17a      	b.n	8003668 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003372:	4b1d      	ldr	r3, [pc, #116]	; (80033e8 <HAL_RCC_OscConfig+0x26c>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f003 0302 	and.w	r3, r3, #2
 800337a:	2b00      	cmp	r3, #0
 800337c:	d1f0      	bne.n	8003360 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f003 0308 	and.w	r3, r3, #8
 8003386:	2b00      	cmp	r3, #0
 8003388:	d03a      	beq.n	8003400 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	699b      	ldr	r3, [r3, #24]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d019      	beq.n	80033c6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003392:	4b17      	ldr	r3, [pc, #92]	; (80033f0 <HAL_RCC_OscConfig+0x274>)
 8003394:	2201      	movs	r2, #1
 8003396:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003398:	f7fe fdaa 	bl	8001ef0 <HAL_GetTick>
 800339c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800339e:	e008      	b.n	80033b2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033a0:	f7fe fda6 	bl	8001ef0 <HAL_GetTick>
 80033a4:	4602      	mov	r2, r0
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	1ad3      	subs	r3, r2, r3
 80033aa:	2b02      	cmp	r3, #2
 80033ac:	d901      	bls.n	80033b2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80033ae:	2303      	movs	r3, #3
 80033b0:	e15a      	b.n	8003668 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033b2:	4b0d      	ldr	r3, [pc, #52]	; (80033e8 <HAL_RCC_OscConfig+0x26c>)
 80033b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b6:	f003 0302 	and.w	r3, r3, #2
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d0f0      	beq.n	80033a0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80033be:	2001      	movs	r0, #1
 80033c0:	f000 fada 	bl	8003978 <RCC_Delay>
 80033c4:	e01c      	b.n	8003400 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033c6:	4b0a      	ldr	r3, [pc, #40]	; (80033f0 <HAL_RCC_OscConfig+0x274>)
 80033c8:	2200      	movs	r2, #0
 80033ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033cc:	f7fe fd90 	bl	8001ef0 <HAL_GetTick>
 80033d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033d2:	e00f      	b.n	80033f4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033d4:	f7fe fd8c 	bl	8001ef0 <HAL_GetTick>
 80033d8:	4602      	mov	r2, r0
 80033da:	693b      	ldr	r3, [r7, #16]
 80033dc:	1ad3      	subs	r3, r2, r3
 80033de:	2b02      	cmp	r3, #2
 80033e0:	d908      	bls.n	80033f4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80033e2:	2303      	movs	r3, #3
 80033e4:	e140      	b.n	8003668 <HAL_RCC_OscConfig+0x4ec>
 80033e6:	bf00      	nop
 80033e8:	40021000 	.word	0x40021000
 80033ec:	42420000 	.word	0x42420000
 80033f0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033f4:	4b9e      	ldr	r3, [pc, #632]	; (8003670 <HAL_RCC_OscConfig+0x4f4>)
 80033f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f8:	f003 0302 	and.w	r3, r3, #2
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d1e9      	bne.n	80033d4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f003 0304 	and.w	r3, r3, #4
 8003408:	2b00      	cmp	r3, #0
 800340a:	f000 80a6 	beq.w	800355a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800340e:	2300      	movs	r3, #0
 8003410:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003412:	4b97      	ldr	r3, [pc, #604]	; (8003670 <HAL_RCC_OscConfig+0x4f4>)
 8003414:	69db      	ldr	r3, [r3, #28]
 8003416:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800341a:	2b00      	cmp	r3, #0
 800341c:	d10d      	bne.n	800343a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800341e:	4b94      	ldr	r3, [pc, #592]	; (8003670 <HAL_RCC_OscConfig+0x4f4>)
 8003420:	69db      	ldr	r3, [r3, #28]
 8003422:	4a93      	ldr	r2, [pc, #588]	; (8003670 <HAL_RCC_OscConfig+0x4f4>)
 8003424:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003428:	61d3      	str	r3, [r2, #28]
 800342a:	4b91      	ldr	r3, [pc, #580]	; (8003670 <HAL_RCC_OscConfig+0x4f4>)
 800342c:	69db      	ldr	r3, [r3, #28]
 800342e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003432:	60bb      	str	r3, [r7, #8]
 8003434:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003436:	2301      	movs	r3, #1
 8003438:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800343a:	4b8e      	ldr	r3, [pc, #568]	; (8003674 <HAL_RCC_OscConfig+0x4f8>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003442:	2b00      	cmp	r3, #0
 8003444:	d118      	bne.n	8003478 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003446:	4b8b      	ldr	r3, [pc, #556]	; (8003674 <HAL_RCC_OscConfig+0x4f8>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a8a      	ldr	r2, [pc, #552]	; (8003674 <HAL_RCC_OscConfig+0x4f8>)
 800344c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003450:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003452:	f7fe fd4d 	bl	8001ef0 <HAL_GetTick>
 8003456:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003458:	e008      	b.n	800346c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800345a:	f7fe fd49 	bl	8001ef0 <HAL_GetTick>
 800345e:	4602      	mov	r2, r0
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	1ad3      	subs	r3, r2, r3
 8003464:	2b64      	cmp	r3, #100	; 0x64
 8003466:	d901      	bls.n	800346c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003468:	2303      	movs	r3, #3
 800346a:	e0fd      	b.n	8003668 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800346c:	4b81      	ldr	r3, [pc, #516]	; (8003674 <HAL_RCC_OscConfig+0x4f8>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003474:	2b00      	cmp	r3, #0
 8003476:	d0f0      	beq.n	800345a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	68db      	ldr	r3, [r3, #12]
 800347c:	2b01      	cmp	r3, #1
 800347e:	d106      	bne.n	800348e <HAL_RCC_OscConfig+0x312>
 8003480:	4b7b      	ldr	r3, [pc, #492]	; (8003670 <HAL_RCC_OscConfig+0x4f4>)
 8003482:	6a1b      	ldr	r3, [r3, #32]
 8003484:	4a7a      	ldr	r2, [pc, #488]	; (8003670 <HAL_RCC_OscConfig+0x4f4>)
 8003486:	f043 0301 	orr.w	r3, r3, #1
 800348a:	6213      	str	r3, [r2, #32]
 800348c:	e02d      	b.n	80034ea <HAL_RCC_OscConfig+0x36e>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	68db      	ldr	r3, [r3, #12]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d10c      	bne.n	80034b0 <HAL_RCC_OscConfig+0x334>
 8003496:	4b76      	ldr	r3, [pc, #472]	; (8003670 <HAL_RCC_OscConfig+0x4f4>)
 8003498:	6a1b      	ldr	r3, [r3, #32]
 800349a:	4a75      	ldr	r2, [pc, #468]	; (8003670 <HAL_RCC_OscConfig+0x4f4>)
 800349c:	f023 0301 	bic.w	r3, r3, #1
 80034a0:	6213      	str	r3, [r2, #32]
 80034a2:	4b73      	ldr	r3, [pc, #460]	; (8003670 <HAL_RCC_OscConfig+0x4f4>)
 80034a4:	6a1b      	ldr	r3, [r3, #32]
 80034a6:	4a72      	ldr	r2, [pc, #456]	; (8003670 <HAL_RCC_OscConfig+0x4f4>)
 80034a8:	f023 0304 	bic.w	r3, r3, #4
 80034ac:	6213      	str	r3, [r2, #32]
 80034ae:	e01c      	b.n	80034ea <HAL_RCC_OscConfig+0x36e>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	68db      	ldr	r3, [r3, #12]
 80034b4:	2b05      	cmp	r3, #5
 80034b6:	d10c      	bne.n	80034d2 <HAL_RCC_OscConfig+0x356>
 80034b8:	4b6d      	ldr	r3, [pc, #436]	; (8003670 <HAL_RCC_OscConfig+0x4f4>)
 80034ba:	6a1b      	ldr	r3, [r3, #32]
 80034bc:	4a6c      	ldr	r2, [pc, #432]	; (8003670 <HAL_RCC_OscConfig+0x4f4>)
 80034be:	f043 0304 	orr.w	r3, r3, #4
 80034c2:	6213      	str	r3, [r2, #32]
 80034c4:	4b6a      	ldr	r3, [pc, #424]	; (8003670 <HAL_RCC_OscConfig+0x4f4>)
 80034c6:	6a1b      	ldr	r3, [r3, #32]
 80034c8:	4a69      	ldr	r2, [pc, #420]	; (8003670 <HAL_RCC_OscConfig+0x4f4>)
 80034ca:	f043 0301 	orr.w	r3, r3, #1
 80034ce:	6213      	str	r3, [r2, #32]
 80034d0:	e00b      	b.n	80034ea <HAL_RCC_OscConfig+0x36e>
 80034d2:	4b67      	ldr	r3, [pc, #412]	; (8003670 <HAL_RCC_OscConfig+0x4f4>)
 80034d4:	6a1b      	ldr	r3, [r3, #32]
 80034d6:	4a66      	ldr	r2, [pc, #408]	; (8003670 <HAL_RCC_OscConfig+0x4f4>)
 80034d8:	f023 0301 	bic.w	r3, r3, #1
 80034dc:	6213      	str	r3, [r2, #32]
 80034de:	4b64      	ldr	r3, [pc, #400]	; (8003670 <HAL_RCC_OscConfig+0x4f4>)
 80034e0:	6a1b      	ldr	r3, [r3, #32]
 80034e2:	4a63      	ldr	r2, [pc, #396]	; (8003670 <HAL_RCC_OscConfig+0x4f4>)
 80034e4:	f023 0304 	bic.w	r3, r3, #4
 80034e8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	68db      	ldr	r3, [r3, #12]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d015      	beq.n	800351e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034f2:	f7fe fcfd 	bl	8001ef0 <HAL_GetTick>
 80034f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034f8:	e00a      	b.n	8003510 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034fa:	f7fe fcf9 	bl	8001ef0 <HAL_GetTick>
 80034fe:	4602      	mov	r2, r0
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	1ad3      	subs	r3, r2, r3
 8003504:	f241 3288 	movw	r2, #5000	; 0x1388
 8003508:	4293      	cmp	r3, r2
 800350a:	d901      	bls.n	8003510 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800350c:	2303      	movs	r3, #3
 800350e:	e0ab      	b.n	8003668 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003510:	4b57      	ldr	r3, [pc, #348]	; (8003670 <HAL_RCC_OscConfig+0x4f4>)
 8003512:	6a1b      	ldr	r3, [r3, #32]
 8003514:	f003 0302 	and.w	r3, r3, #2
 8003518:	2b00      	cmp	r3, #0
 800351a:	d0ee      	beq.n	80034fa <HAL_RCC_OscConfig+0x37e>
 800351c:	e014      	b.n	8003548 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800351e:	f7fe fce7 	bl	8001ef0 <HAL_GetTick>
 8003522:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003524:	e00a      	b.n	800353c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003526:	f7fe fce3 	bl	8001ef0 <HAL_GetTick>
 800352a:	4602      	mov	r2, r0
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	1ad3      	subs	r3, r2, r3
 8003530:	f241 3288 	movw	r2, #5000	; 0x1388
 8003534:	4293      	cmp	r3, r2
 8003536:	d901      	bls.n	800353c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003538:	2303      	movs	r3, #3
 800353a:	e095      	b.n	8003668 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800353c:	4b4c      	ldr	r3, [pc, #304]	; (8003670 <HAL_RCC_OscConfig+0x4f4>)
 800353e:	6a1b      	ldr	r3, [r3, #32]
 8003540:	f003 0302 	and.w	r3, r3, #2
 8003544:	2b00      	cmp	r3, #0
 8003546:	d1ee      	bne.n	8003526 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003548:	7dfb      	ldrb	r3, [r7, #23]
 800354a:	2b01      	cmp	r3, #1
 800354c:	d105      	bne.n	800355a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800354e:	4b48      	ldr	r3, [pc, #288]	; (8003670 <HAL_RCC_OscConfig+0x4f4>)
 8003550:	69db      	ldr	r3, [r3, #28]
 8003552:	4a47      	ldr	r2, [pc, #284]	; (8003670 <HAL_RCC_OscConfig+0x4f4>)
 8003554:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003558:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	69db      	ldr	r3, [r3, #28]
 800355e:	2b00      	cmp	r3, #0
 8003560:	f000 8081 	beq.w	8003666 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003564:	4b42      	ldr	r3, [pc, #264]	; (8003670 <HAL_RCC_OscConfig+0x4f4>)
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	f003 030c 	and.w	r3, r3, #12
 800356c:	2b08      	cmp	r3, #8
 800356e:	d061      	beq.n	8003634 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	69db      	ldr	r3, [r3, #28]
 8003574:	2b02      	cmp	r3, #2
 8003576:	d146      	bne.n	8003606 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003578:	4b3f      	ldr	r3, [pc, #252]	; (8003678 <HAL_RCC_OscConfig+0x4fc>)
 800357a:	2200      	movs	r2, #0
 800357c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800357e:	f7fe fcb7 	bl	8001ef0 <HAL_GetTick>
 8003582:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003584:	e008      	b.n	8003598 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003586:	f7fe fcb3 	bl	8001ef0 <HAL_GetTick>
 800358a:	4602      	mov	r2, r0
 800358c:	693b      	ldr	r3, [r7, #16]
 800358e:	1ad3      	subs	r3, r2, r3
 8003590:	2b02      	cmp	r3, #2
 8003592:	d901      	bls.n	8003598 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003594:	2303      	movs	r3, #3
 8003596:	e067      	b.n	8003668 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003598:	4b35      	ldr	r3, [pc, #212]	; (8003670 <HAL_RCC_OscConfig+0x4f4>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d1f0      	bne.n	8003586 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6a1b      	ldr	r3, [r3, #32]
 80035a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035ac:	d108      	bne.n	80035c0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80035ae:	4b30      	ldr	r3, [pc, #192]	; (8003670 <HAL_RCC_OscConfig+0x4f4>)
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	689b      	ldr	r3, [r3, #8]
 80035ba:	492d      	ldr	r1, [pc, #180]	; (8003670 <HAL_RCC_OscConfig+0x4f4>)
 80035bc:	4313      	orrs	r3, r2
 80035be:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80035c0:	4b2b      	ldr	r3, [pc, #172]	; (8003670 <HAL_RCC_OscConfig+0x4f4>)
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6a19      	ldr	r1, [r3, #32]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d0:	430b      	orrs	r3, r1
 80035d2:	4927      	ldr	r1, [pc, #156]	; (8003670 <HAL_RCC_OscConfig+0x4f4>)
 80035d4:	4313      	orrs	r3, r2
 80035d6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035d8:	4b27      	ldr	r3, [pc, #156]	; (8003678 <HAL_RCC_OscConfig+0x4fc>)
 80035da:	2201      	movs	r2, #1
 80035dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035de:	f7fe fc87 	bl	8001ef0 <HAL_GetTick>
 80035e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80035e4:	e008      	b.n	80035f8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035e6:	f7fe fc83 	bl	8001ef0 <HAL_GetTick>
 80035ea:	4602      	mov	r2, r0
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	1ad3      	subs	r3, r2, r3
 80035f0:	2b02      	cmp	r3, #2
 80035f2:	d901      	bls.n	80035f8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80035f4:	2303      	movs	r3, #3
 80035f6:	e037      	b.n	8003668 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80035f8:	4b1d      	ldr	r3, [pc, #116]	; (8003670 <HAL_RCC_OscConfig+0x4f4>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003600:	2b00      	cmp	r3, #0
 8003602:	d0f0      	beq.n	80035e6 <HAL_RCC_OscConfig+0x46a>
 8003604:	e02f      	b.n	8003666 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003606:	4b1c      	ldr	r3, [pc, #112]	; (8003678 <HAL_RCC_OscConfig+0x4fc>)
 8003608:	2200      	movs	r2, #0
 800360a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800360c:	f7fe fc70 	bl	8001ef0 <HAL_GetTick>
 8003610:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003612:	e008      	b.n	8003626 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003614:	f7fe fc6c 	bl	8001ef0 <HAL_GetTick>
 8003618:	4602      	mov	r2, r0
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	1ad3      	subs	r3, r2, r3
 800361e:	2b02      	cmp	r3, #2
 8003620:	d901      	bls.n	8003626 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003622:	2303      	movs	r3, #3
 8003624:	e020      	b.n	8003668 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003626:	4b12      	ldr	r3, [pc, #72]	; (8003670 <HAL_RCC_OscConfig+0x4f4>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800362e:	2b00      	cmp	r3, #0
 8003630:	d1f0      	bne.n	8003614 <HAL_RCC_OscConfig+0x498>
 8003632:	e018      	b.n	8003666 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	69db      	ldr	r3, [r3, #28]
 8003638:	2b01      	cmp	r3, #1
 800363a:	d101      	bne.n	8003640 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800363c:	2301      	movs	r3, #1
 800363e:	e013      	b.n	8003668 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003640:	4b0b      	ldr	r3, [pc, #44]	; (8003670 <HAL_RCC_OscConfig+0x4f4>)
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6a1b      	ldr	r3, [r3, #32]
 8003650:	429a      	cmp	r2, r3
 8003652:	d106      	bne.n	8003662 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800365e:	429a      	cmp	r2, r3
 8003660:	d001      	beq.n	8003666 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e000      	b.n	8003668 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003666:	2300      	movs	r3, #0
}
 8003668:	4618      	mov	r0, r3
 800366a:	3718      	adds	r7, #24
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}
 8003670:	40021000 	.word	0x40021000
 8003674:	40007000 	.word	0x40007000
 8003678:	42420060 	.word	0x42420060

0800367c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b084      	sub	sp, #16
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
 8003684:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d101      	bne.n	8003690 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800368c:	2301      	movs	r3, #1
 800368e:	e0d0      	b.n	8003832 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003690:	4b6a      	ldr	r3, [pc, #424]	; (800383c <HAL_RCC_ClockConfig+0x1c0>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f003 0307 	and.w	r3, r3, #7
 8003698:	683a      	ldr	r2, [r7, #0]
 800369a:	429a      	cmp	r2, r3
 800369c:	d910      	bls.n	80036c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800369e:	4b67      	ldr	r3, [pc, #412]	; (800383c <HAL_RCC_ClockConfig+0x1c0>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f023 0207 	bic.w	r2, r3, #7
 80036a6:	4965      	ldr	r1, [pc, #404]	; (800383c <HAL_RCC_ClockConfig+0x1c0>)
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	4313      	orrs	r3, r2
 80036ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036ae:	4b63      	ldr	r3, [pc, #396]	; (800383c <HAL_RCC_ClockConfig+0x1c0>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f003 0307 	and.w	r3, r3, #7
 80036b6:	683a      	ldr	r2, [r7, #0]
 80036b8:	429a      	cmp	r2, r3
 80036ba:	d001      	beq.n	80036c0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80036bc:	2301      	movs	r3, #1
 80036be:	e0b8      	b.n	8003832 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f003 0302 	and.w	r3, r3, #2
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d020      	beq.n	800370e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f003 0304 	and.w	r3, r3, #4
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d005      	beq.n	80036e4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80036d8:	4b59      	ldr	r3, [pc, #356]	; (8003840 <HAL_RCC_ClockConfig+0x1c4>)
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	4a58      	ldr	r2, [pc, #352]	; (8003840 <HAL_RCC_ClockConfig+0x1c4>)
 80036de:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80036e2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f003 0308 	and.w	r3, r3, #8
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d005      	beq.n	80036fc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80036f0:	4b53      	ldr	r3, [pc, #332]	; (8003840 <HAL_RCC_ClockConfig+0x1c4>)
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	4a52      	ldr	r2, [pc, #328]	; (8003840 <HAL_RCC_ClockConfig+0x1c4>)
 80036f6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80036fa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036fc:	4b50      	ldr	r3, [pc, #320]	; (8003840 <HAL_RCC_ClockConfig+0x1c4>)
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	689b      	ldr	r3, [r3, #8]
 8003708:	494d      	ldr	r1, [pc, #308]	; (8003840 <HAL_RCC_ClockConfig+0x1c4>)
 800370a:	4313      	orrs	r3, r2
 800370c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 0301 	and.w	r3, r3, #1
 8003716:	2b00      	cmp	r3, #0
 8003718:	d040      	beq.n	800379c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	2b01      	cmp	r3, #1
 8003720:	d107      	bne.n	8003732 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003722:	4b47      	ldr	r3, [pc, #284]	; (8003840 <HAL_RCC_ClockConfig+0x1c4>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800372a:	2b00      	cmp	r3, #0
 800372c:	d115      	bne.n	800375a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800372e:	2301      	movs	r3, #1
 8003730:	e07f      	b.n	8003832 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	2b02      	cmp	r3, #2
 8003738:	d107      	bne.n	800374a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800373a:	4b41      	ldr	r3, [pc, #260]	; (8003840 <HAL_RCC_ClockConfig+0x1c4>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003742:	2b00      	cmp	r3, #0
 8003744:	d109      	bne.n	800375a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003746:	2301      	movs	r3, #1
 8003748:	e073      	b.n	8003832 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800374a:	4b3d      	ldr	r3, [pc, #244]	; (8003840 <HAL_RCC_ClockConfig+0x1c4>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f003 0302 	and.w	r3, r3, #2
 8003752:	2b00      	cmp	r3, #0
 8003754:	d101      	bne.n	800375a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	e06b      	b.n	8003832 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800375a:	4b39      	ldr	r3, [pc, #228]	; (8003840 <HAL_RCC_ClockConfig+0x1c4>)
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	f023 0203 	bic.w	r2, r3, #3
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	4936      	ldr	r1, [pc, #216]	; (8003840 <HAL_RCC_ClockConfig+0x1c4>)
 8003768:	4313      	orrs	r3, r2
 800376a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800376c:	f7fe fbc0 	bl	8001ef0 <HAL_GetTick>
 8003770:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003772:	e00a      	b.n	800378a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003774:	f7fe fbbc 	bl	8001ef0 <HAL_GetTick>
 8003778:	4602      	mov	r2, r0
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	1ad3      	subs	r3, r2, r3
 800377e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003782:	4293      	cmp	r3, r2
 8003784:	d901      	bls.n	800378a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003786:	2303      	movs	r3, #3
 8003788:	e053      	b.n	8003832 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800378a:	4b2d      	ldr	r3, [pc, #180]	; (8003840 <HAL_RCC_ClockConfig+0x1c4>)
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	f003 020c 	and.w	r2, r3, #12
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	009b      	lsls	r3, r3, #2
 8003798:	429a      	cmp	r2, r3
 800379a:	d1eb      	bne.n	8003774 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800379c:	4b27      	ldr	r3, [pc, #156]	; (800383c <HAL_RCC_ClockConfig+0x1c0>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f003 0307 	and.w	r3, r3, #7
 80037a4:	683a      	ldr	r2, [r7, #0]
 80037a6:	429a      	cmp	r2, r3
 80037a8:	d210      	bcs.n	80037cc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037aa:	4b24      	ldr	r3, [pc, #144]	; (800383c <HAL_RCC_ClockConfig+0x1c0>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f023 0207 	bic.w	r2, r3, #7
 80037b2:	4922      	ldr	r1, [pc, #136]	; (800383c <HAL_RCC_ClockConfig+0x1c0>)
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	4313      	orrs	r3, r2
 80037b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037ba:	4b20      	ldr	r3, [pc, #128]	; (800383c <HAL_RCC_ClockConfig+0x1c0>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 0307 	and.w	r3, r3, #7
 80037c2:	683a      	ldr	r2, [r7, #0]
 80037c4:	429a      	cmp	r2, r3
 80037c6:	d001      	beq.n	80037cc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80037c8:	2301      	movs	r3, #1
 80037ca:	e032      	b.n	8003832 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f003 0304 	and.w	r3, r3, #4
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d008      	beq.n	80037ea <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037d8:	4b19      	ldr	r3, [pc, #100]	; (8003840 <HAL_RCC_ClockConfig+0x1c4>)
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	68db      	ldr	r3, [r3, #12]
 80037e4:	4916      	ldr	r1, [pc, #88]	; (8003840 <HAL_RCC_ClockConfig+0x1c4>)
 80037e6:	4313      	orrs	r3, r2
 80037e8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f003 0308 	and.w	r3, r3, #8
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d009      	beq.n	800380a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80037f6:	4b12      	ldr	r3, [pc, #72]	; (8003840 <HAL_RCC_ClockConfig+0x1c4>)
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	691b      	ldr	r3, [r3, #16]
 8003802:	00db      	lsls	r3, r3, #3
 8003804:	490e      	ldr	r1, [pc, #56]	; (8003840 <HAL_RCC_ClockConfig+0x1c4>)
 8003806:	4313      	orrs	r3, r2
 8003808:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800380a:	f000 f821 	bl	8003850 <HAL_RCC_GetSysClockFreq>
 800380e:	4601      	mov	r1, r0
 8003810:	4b0b      	ldr	r3, [pc, #44]	; (8003840 <HAL_RCC_ClockConfig+0x1c4>)
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	091b      	lsrs	r3, r3, #4
 8003816:	f003 030f 	and.w	r3, r3, #15
 800381a:	4a0a      	ldr	r2, [pc, #40]	; (8003844 <HAL_RCC_ClockConfig+0x1c8>)
 800381c:	5cd3      	ldrb	r3, [r2, r3]
 800381e:	fa21 f303 	lsr.w	r3, r1, r3
 8003822:	4a09      	ldr	r2, [pc, #36]	; (8003848 <HAL_RCC_ClockConfig+0x1cc>)
 8003824:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003826:	4b09      	ldr	r3, [pc, #36]	; (800384c <HAL_RCC_ClockConfig+0x1d0>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4618      	mov	r0, r3
 800382c:	f7fe fb1e 	bl	8001e6c <HAL_InitTick>

  return HAL_OK;
 8003830:	2300      	movs	r3, #0
}
 8003832:	4618      	mov	r0, r3
 8003834:	3710      	adds	r7, #16
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
 800383a:	bf00      	nop
 800383c:	40022000 	.word	0x40022000
 8003840:	40021000 	.word	0x40021000
 8003844:	08004388 	.word	0x08004388
 8003848:	20000010 	.word	0x20000010
 800384c:	20000014 	.word	0x20000014

08003850 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003850:	b490      	push	{r4, r7}
 8003852:	b08a      	sub	sp, #40	; 0x28
 8003854:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003856:	4b2a      	ldr	r3, [pc, #168]	; (8003900 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003858:	1d3c      	adds	r4, r7, #4
 800385a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800385c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003860:	4b28      	ldr	r3, [pc, #160]	; (8003904 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003862:	881b      	ldrh	r3, [r3, #0]
 8003864:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003866:	2300      	movs	r3, #0
 8003868:	61fb      	str	r3, [r7, #28]
 800386a:	2300      	movs	r3, #0
 800386c:	61bb      	str	r3, [r7, #24]
 800386e:	2300      	movs	r3, #0
 8003870:	627b      	str	r3, [r7, #36]	; 0x24
 8003872:	2300      	movs	r3, #0
 8003874:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003876:	2300      	movs	r3, #0
 8003878:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800387a:	4b23      	ldr	r3, [pc, #140]	; (8003908 <HAL_RCC_GetSysClockFreq+0xb8>)
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003880:	69fb      	ldr	r3, [r7, #28]
 8003882:	f003 030c 	and.w	r3, r3, #12
 8003886:	2b04      	cmp	r3, #4
 8003888:	d002      	beq.n	8003890 <HAL_RCC_GetSysClockFreq+0x40>
 800388a:	2b08      	cmp	r3, #8
 800388c:	d003      	beq.n	8003896 <HAL_RCC_GetSysClockFreq+0x46>
 800388e:	e02d      	b.n	80038ec <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003890:	4b1e      	ldr	r3, [pc, #120]	; (800390c <HAL_RCC_GetSysClockFreq+0xbc>)
 8003892:	623b      	str	r3, [r7, #32]
      break;
 8003894:	e02d      	b.n	80038f2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003896:	69fb      	ldr	r3, [r7, #28]
 8003898:	0c9b      	lsrs	r3, r3, #18
 800389a:	f003 030f 	and.w	r3, r3, #15
 800389e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80038a2:	4413      	add	r3, r2
 80038a4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80038a8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80038aa:	69fb      	ldr	r3, [r7, #28]
 80038ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d013      	beq.n	80038dc <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80038b4:	4b14      	ldr	r3, [pc, #80]	; (8003908 <HAL_RCC_GetSysClockFreq+0xb8>)
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	0c5b      	lsrs	r3, r3, #17
 80038ba:	f003 0301 	and.w	r3, r3, #1
 80038be:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80038c2:	4413      	add	r3, r2
 80038c4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80038c8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80038ca:	697b      	ldr	r3, [r7, #20]
 80038cc:	4a0f      	ldr	r2, [pc, #60]	; (800390c <HAL_RCC_GetSysClockFreq+0xbc>)
 80038ce:	fb02 f203 	mul.w	r2, r2, r3
 80038d2:	69bb      	ldr	r3, [r7, #24]
 80038d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80038d8:	627b      	str	r3, [r7, #36]	; 0x24
 80038da:	e004      	b.n	80038e6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	4a0c      	ldr	r2, [pc, #48]	; (8003910 <HAL_RCC_GetSysClockFreq+0xc0>)
 80038e0:	fb02 f303 	mul.w	r3, r2, r3
 80038e4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80038e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038e8:	623b      	str	r3, [r7, #32]
      break;
 80038ea:	e002      	b.n	80038f2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80038ec:	4b07      	ldr	r3, [pc, #28]	; (800390c <HAL_RCC_GetSysClockFreq+0xbc>)
 80038ee:	623b      	str	r3, [r7, #32]
      break;
 80038f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80038f2:	6a3b      	ldr	r3, [r7, #32]
}
 80038f4:	4618      	mov	r0, r3
 80038f6:	3728      	adds	r7, #40	; 0x28
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bc90      	pop	{r4, r7}
 80038fc:	4770      	bx	lr
 80038fe:	bf00      	nop
 8003900:	08004374 	.word	0x08004374
 8003904:	08004384 	.word	0x08004384
 8003908:	40021000 	.word	0x40021000
 800390c:	007a1200 	.word	0x007a1200
 8003910:	003d0900 	.word	0x003d0900

08003914 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003914:	b480      	push	{r7}
 8003916:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003918:	4b02      	ldr	r3, [pc, #8]	; (8003924 <HAL_RCC_GetHCLKFreq+0x10>)
 800391a:	681b      	ldr	r3, [r3, #0]
}
 800391c:	4618      	mov	r0, r3
 800391e:	46bd      	mov	sp, r7
 8003920:	bc80      	pop	{r7}
 8003922:	4770      	bx	lr
 8003924:	20000010 	.word	0x20000010

08003928 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800392c:	f7ff fff2 	bl	8003914 <HAL_RCC_GetHCLKFreq>
 8003930:	4601      	mov	r1, r0
 8003932:	4b05      	ldr	r3, [pc, #20]	; (8003948 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	0a1b      	lsrs	r3, r3, #8
 8003938:	f003 0307 	and.w	r3, r3, #7
 800393c:	4a03      	ldr	r2, [pc, #12]	; (800394c <HAL_RCC_GetPCLK1Freq+0x24>)
 800393e:	5cd3      	ldrb	r3, [r2, r3]
 8003940:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003944:	4618      	mov	r0, r3
 8003946:	bd80      	pop	{r7, pc}
 8003948:	40021000 	.word	0x40021000
 800394c:	08004398 	.word	0x08004398

08003950 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003954:	f7ff ffde 	bl	8003914 <HAL_RCC_GetHCLKFreq>
 8003958:	4601      	mov	r1, r0
 800395a:	4b05      	ldr	r3, [pc, #20]	; (8003970 <HAL_RCC_GetPCLK2Freq+0x20>)
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	0adb      	lsrs	r3, r3, #11
 8003960:	f003 0307 	and.w	r3, r3, #7
 8003964:	4a03      	ldr	r2, [pc, #12]	; (8003974 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003966:	5cd3      	ldrb	r3, [r2, r3]
 8003968:	fa21 f303 	lsr.w	r3, r1, r3
}
 800396c:	4618      	mov	r0, r3
 800396e:	bd80      	pop	{r7, pc}
 8003970:	40021000 	.word	0x40021000
 8003974:	08004398 	.word	0x08004398

08003978 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003978:	b480      	push	{r7}
 800397a:	b085      	sub	sp, #20
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003980:	4b0a      	ldr	r3, [pc, #40]	; (80039ac <RCC_Delay+0x34>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4a0a      	ldr	r2, [pc, #40]	; (80039b0 <RCC_Delay+0x38>)
 8003986:	fba2 2303 	umull	r2, r3, r2, r3
 800398a:	0a5b      	lsrs	r3, r3, #9
 800398c:	687a      	ldr	r2, [r7, #4]
 800398e:	fb02 f303 	mul.w	r3, r2, r3
 8003992:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003994:	bf00      	nop
  }
  while (Delay --);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	1e5a      	subs	r2, r3, #1
 800399a:	60fa      	str	r2, [r7, #12]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d1f9      	bne.n	8003994 <RCC_Delay+0x1c>
}
 80039a0:	bf00      	nop
 80039a2:	3714      	adds	r7, #20
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bc80      	pop	{r7}
 80039a8:	4770      	bx	lr
 80039aa:	bf00      	nop
 80039ac:	20000010 	.word	0x20000010
 80039b0:	10624dd3 	.word	0x10624dd3

080039b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b082      	sub	sp, #8
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d101      	bne.n	80039c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	e01d      	b.n	8003a02 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039cc:	b2db      	uxtb	r3, r3
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d106      	bne.n	80039e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2200      	movs	r2, #0
 80039d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80039da:	6878      	ldr	r0, [r7, #4]
 80039dc:	f7fe f828 	bl	8001a30 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2202      	movs	r2, #2
 80039e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	3304      	adds	r3, #4
 80039f0:	4619      	mov	r1, r3
 80039f2:	4610      	mov	r0, r2
 80039f4:	f000 fa10 	bl	8003e18 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2201      	movs	r2, #1
 80039fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003a00:	2300      	movs	r3, #0
}
 8003a02:	4618      	mov	r0, r3
 8003a04:	3708      	adds	r7, #8
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}

08003a0a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003a0a:	b480      	push	{r7}
 8003a0c:	b085      	sub	sp, #20
 8003a0e:	af00      	add	r7, sp, #0
 8003a10:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	68da      	ldr	r2, [r3, #12]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f042 0201 	orr.w	r2, r2, #1
 8003a20:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	689b      	ldr	r3, [r3, #8]
 8003a28:	f003 0307 	and.w	r3, r3, #7
 8003a2c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	2b06      	cmp	r3, #6
 8003a32:	d007      	beq.n	8003a44 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f042 0201 	orr.w	r2, r2, #1
 8003a42:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a44:	2300      	movs	r3, #0
}
 8003a46:	4618      	mov	r0, r3
 8003a48:	3714      	adds	r7, #20
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bc80      	pop	{r7}
 8003a4e:	4770      	bx	lr

08003a50 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b082      	sub	sp, #8
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	691b      	ldr	r3, [r3, #16]
 8003a5e:	f003 0302 	and.w	r3, r3, #2
 8003a62:	2b02      	cmp	r3, #2
 8003a64:	d122      	bne.n	8003aac <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	68db      	ldr	r3, [r3, #12]
 8003a6c:	f003 0302 	and.w	r3, r3, #2
 8003a70:	2b02      	cmp	r3, #2
 8003a72:	d11b      	bne.n	8003aac <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f06f 0202 	mvn.w	r2, #2
 8003a7c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2201      	movs	r2, #1
 8003a82:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	699b      	ldr	r3, [r3, #24]
 8003a8a:	f003 0303 	and.w	r3, r3, #3
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d003      	beq.n	8003a9a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	f000 f9a4 	bl	8003de0 <HAL_TIM_IC_CaptureCallback>
 8003a98:	e005      	b.n	8003aa6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a9a:	6878      	ldr	r0, [r7, #4]
 8003a9c:	f000 f997 	bl	8003dce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003aa0:	6878      	ldr	r0, [r7, #4]
 8003aa2:	f000 f9a6 	bl	8003df2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	691b      	ldr	r3, [r3, #16]
 8003ab2:	f003 0304 	and.w	r3, r3, #4
 8003ab6:	2b04      	cmp	r3, #4
 8003ab8:	d122      	bne.n	8003b00 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	68db      	ldr	r3, [r3, #12]
 8003ac0:	f003 0304 	and.w	r3, r3, #4
 8003ac4:	2b04      	cmp	r3, #4
 8003ac6:	d11b      	bne.n	8003b00 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f06f 0204 	mvn.w	r2, #4
 8003ad0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2202      	movs	r2, #2
 8003ad6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	699b      	ldr	r3, [r3, #24]
 8003ade:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d003      	beq.n	8003aee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ae6:	6878      	ldr	r0, [r7, #4]
 8003ae8:	f000 f97a 	bl	8003de0 <HAL_TIM_IC_CaptureCallback>
 8003aec:	e005      	b.n	8003afa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003aee:	6878      	ldr	r0, [r7, #4]
 8003af0:	f000 f96d 	bl	8003dce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003af4:	6878      	ldr	r0, [r7, #4]
 8003af6:	f000 f97c 	bl	8003df2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2200      	movs	r2, #0
 8003afe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	691b      	ldr	r3, [r3, #16]
 8003b06:	f003 0308 	and.w	r3, r3, #8
 8003b0a:	2b08      	cmp	r3, #8
 8003b0c:	d122      	bne.n	8003b54 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	68db      	ldr	r3, [r3, #12]
 8003b14:	f003 0308 	and.w	r3, r3, #8
 8003b18:	2b08      	cmp	r3, #8
 8003b1a:	d11b      	bne.n	8003b54 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f06f 0208 	mvn.w	r2, #8
 8003b24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2204      	movs	r2, #4
 8003b2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	69db      	ldr	r3, [r3, #28]
 8003b32:	f003 0303 	and.w	r3, r3, #3
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d003      	beq.n	8003b42 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b3a:	6878      	ldr	r0, [r7, #4]
 8003b3c:	f000 f950 	bl	8003de0 <HAL_TIM_IC_CaptureCallback>
 8003b40:	e005      	b.n	8003b4e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	f000 f943 	bl	8003dce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b48:	6878      	ldr	r0, [r7, #4]
 8003b4a:	f000 f952 	bl	8003df2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2200      	movs	r2, #0
 8003b52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	691b      	ldr	r3, [r3, #16]
 8003b5a:	f003 0310 	and.w	r3, r3, #16
 8003b5e:	2b10      	cmp	r3, #16
 8003b60:	d122      	bne.n	8003ba8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	68db      	ldr	r3, [r3, #12]
 8003b68:	f003 0310 	and.w	r3, r3, #16
 8003b6c:	2b10      	cmp	r3, #16
 8003b6e:	d11b      	bne.n	8003ba8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f06f 0210 	mvn.w	r2, #16
 8003b78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2208      	movs	r2, #8
 8003b7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	69db      	ldr	r3, [r3, #28]
 8003b86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d003      	beq.n	8003b96 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b8e:	6878      	ldr	r0, [r7, #4]
 8003b90:	f000 f926 	bl	8003de0 <HAL_TIM_IC_CaptureCallback>
 8003b94:	e005      	b.n	8003ba2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b96:	6878      	ldr	r0, [r7, #4]
 8003b98:	f000 f919 	bl	8003dce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b9c:	6878      	ldr	r0, [r7, #4]
 8003b9e:	f000 f928 	bl	8003df2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	691b      	ldr	r3, [r3, #16]
 8003bae:	f003 0301 	and.w	r3, r3, #1
 8003bb2:	2b01      	cmp	r3, #1
 8003bb4:	d10e      	bne.n	8003bd4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	68db      	ldr	r3, [r3, #12]
 8003bbc:	f003 0301 	and.w	r3, r3, #1
 8003bc0:	2b01      	cmp	r3, #1
 8003bc2:	d107      	bne.n	8003bd4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f06f 0201 	mvn.w	r2, #1
 8003bcc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	f7fd ff6e 	bl	8001ab0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	691b      	ldr	r3, [r3, #16]
 8003bda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bde:	2b80      	cmp	r3, #128	; 0x80
 8003be0:	d10e      	bne.n	8003c00 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	68db      	ldr	r3, [r3, #12]
 8003be8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bec:	2b80      	cmp	r3, #128	; 0x80
 8003bee:	d107      	bne.n	8003c00 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003bf8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003bfa:	6878      	ldr	r0, [r7, #4]
 8003bfc:	f000 fa51 	bl	80040a2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	691b      	ldr	r3, [r3, #16]
 8003c06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c0a:	2b40      	cmp	r3, #64	; 0x40
 8003c0c:	d10e      	bne.n	8003c2c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	68db      	ldr	r3, [r3, #12]
 8003c14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c18:	2b40      	cmp	r3, #64	; 0x40
 8003c1a:	d107      	bne.n	8003c2c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003c24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003c26:	6878      	ldr	r0, [r7, #4]
 8003c28:	f000 f8ec 	bl	8003e04 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	691b      	ldr	r3, [r3, #16]
 8003c32:	f003 0320 	and.w	r3, r3, #32
 8003c36:	2b20      	cmp	r3, #32
 8003c38:	d10e      	bne.n	8003c58 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	68db      	ldr	r3, [r3, #12]
 8003c40:	f003 0320 	and.w	r3, r3, #32
 8003c44:	2b20      	cmp	r3, #32
 8003c46:	d107      	bne.n	8003c58 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f06f 0220 	mvn.w	r2, #32
 8003c50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003c52:	6878      	ldr	r0, [r7, #4]
 8003c54:	f000 fa1c 	bl	8004090 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003c58:	bf00      	nop
 8003c5a:	3708      	adds	r7, #8
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}

08003c60 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b084      	sub	sp, #16
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
 8003c68:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	d101      	bne.n	8003c78 <HAL_TIM_ConfigClockSource+0x18>
 8003c74:	2302      	movs	r3, #2
 8003c76:	e0a6      	b.n	8003dc6 <HAL_TIM_ConfigClockSource+0x166>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2202      	movs	r2, #2
 8003c84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	689b      	ldr	r3, [r3, #8]
 8003c8e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003c96:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003c9e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	68fa      	ldr	r2, [r7, #12]
 8003ca6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	2b40      	cmp	r3, #64	; 0x40
 8003cae:	d067      	beq.n	8003d80 <HAL_TIM_ConfigClockSource+0x120>
 8003cb0:	2b40      	cmp	r3, #64	; 0x40
 8003cb2:	d80b      	bhi.n	8003ccc <HAL_TIM_ConfigClockSource+0x6c>
 8003cb4:	2b10      	cmp	r3, #16
 8003cb6:	d073      	beq.n	8003da0 <HAL_TIM_ConfigClockSource+0x140>
 8003cb8:	2b10      	cmp	r3, #16
 8003cba:	d802      	bhi.n	8003cc2 <HAL_TIM_ConfigClockSource+0x62>
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d06f      	beq.n	8003da0 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003cc0:	e078      	b.n	8003db4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003cc2:	2b20      	cmp	r3, #32
 8003cc4:	d06c      	beq.n	8003da0 <HAL_TIM_ConfigClockSource+0x140>
 8003cc6:	2b30      	cmp	r3, #48	; 0x30
 8003cc8:	d06a      	beq.n	8003da0 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003cca:	e073      	b.n	8003db4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003ccc:	2b70      	cmp	r3, #112	; 0x70
 8003cce:	d00d      	beq.n	8003cec <HAL_TIM_ConfigClockSource+0x8c>
 8003cd0:	2b70      	cmp	r3, #112	; 0x70
 8003cd2:	d804      	bhi.n	8003cde <HAL_TIM_ConfigClockSource+0x7e>
 8003cd4:	2b50      	cmp	r3, #80	; 0x50
 8003cd6:	d033      	beq.n	8003d40 <HAL_TIM_ConfigClockSource+0xe0>
 8003cd8:	2b60      	cmp	r3, #96	; 0x60
 8003cda:	d041      	beq.n	8003d60 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003cdc:	e06a      	b.n	8003db4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003cde:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ce2:	d066      	beq.n	8003db2 <HAL_TIM_ConfigClockSource+0x152>
 8003ce4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ce8:	d017      	beq.n	8003d1a <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003cea:	e063      	b.n	8003db4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6818      	ldr	r0, [r3, #0]
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	6899      	ldr	r1, [r3, #8]
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	685a      	ldr	r2, [r3, #4]
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	68db      	ldr	r3, [r3, #12]
 8003cfc:	f000 f965 	bl	8003fca <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	689b      	ldr	r3, [r3, #8]
 8003d06:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003d0e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	68fa      	ldr	r2, [r7, #12]
 8003d16:	609a      	str	r2, [r3, #8]
      break;
 8003d18:	e04c      	b.n	8003db4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6818      	ldr	r0, [r3, #0]
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	6899      	ldr	r1, [r3, #8]
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	685a      	ldr	r2, [r3, #4]
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	68db      	ldr	r3, [r3, #12]
 8003d2a:	f000 f94e 	bl	8003fca <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	689a      	ldr	r2, [r3, #8]
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003d3c:	609a      	str	r2, [r3, #8]
      break;
 8003d3e:	e039      	b.n	8003db4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6818      	ldr	r0, [r3, #0]
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	6859      	ldr	r1, [r3, #4]
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	68db      	ldr	r3, [r3, #12]
 8003d4c:	461a      	mov	r2, r3
 8003d4e:	f000 f8c5 	bl	8003edc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	2150      	movs	r1, #80	; 0x50
 8003d58:	4618      	mov	r0, r3
 8003d5a:	f000 f91c 	bl	8003f96 <TIM_ITRx_SetConfig>
      break;
 8003d5e:	e029      	b.n	8003db4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6818      	ldr	r0, [r3, #0]
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	6859      	ldr	r1, [r3, #4]
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	68db      	ldr	r3, [r3, #12]
 8003d6c:	461a      	mov	r2, r3
 8003d6e:	f000 f8e3 	bl	8003f38 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	2160      	movs	r1, #96	; 0x60
 8003d78:	4618      	mov	r0, r3
 8003d7a:	f000 f90c 	bl	8003f96 <TIM_ITRx_SetConfig>
      break;
 8003d7e:	e019      	b.n	8003db4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6818      	ldr	r0, [r3, #0]
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	6859      	ldr	r1, [r3, #4]
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	68db      	ldr	r3, [r3, #12]
 8003d8c:	461a      	mov	r2, r3
 8003d8e:	f000 f8a5 	bl	8003edc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	2140      	movs	r1, #64	; 0x40
 8003d98:	4618      	mov	r0, r3
 8003d9a:	f000 f8fc 	bl	8003f96 <TIM_ITRx_SetConfig>
      break;
 8003d9e:	e009      	b.n	8003db4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681a      	ldr	r2, [r3, #0]
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4619      	mov	r1, r3
 8003daa:	4610      	mov	r0, r2
 8003dac:	f000 f8f3 	bl	8003f96 <TIM_ITRx_SetConfig>
      break;
 8003db0:	e000      	b.n	8003db4 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8003db2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2201      	movs	r2, #1
 8003db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003dc4:	2300      	movs	r3, #0
}
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	3710      	adds	r7, #16
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bd80      	pop	{r7, pc}

08003dce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003dce:	b480      	push	{r7}
 8003dd0:	b083      	sub	sp, #12
 8003dd2:	af00      	add	r7, sp, #0
 8003dd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003dd6:	bf00      	nop
 8003dd8:	370c      	adds	r7, #12
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bc80      	pop	{r7}
 8003dde:	4770      	bx	lr

08003de0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003de0:	b480      	push	{r7}
 8003de2:	b083      	sub	sp, #12
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003de8:	bf00      	nop
 8003dea:	370c      	adds	r7, #12
 8003dec:	46bd      	mov	sp, r7
 8003dee:	bc80      	pop	{r7}
 8003df0:	4770      	bx	lr

08003df2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003df2:	b480      	push	{r7}
 8003df4:	b083      	sub	sp, #12
 8003df6:	af00      	add	r7, sp, #0
 8003df8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003dfa:	bf00      	nop
 8003dfc:	370c      	adds	r7, #12
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bc80      	pop	{r7}
 8003e02:	4770      	bx	lr

08003e04 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003e04:	b480      	push	{r7}
 8003e06:	b083      	sub	sp, #12
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003e0c:	bf00      	nop
 8003e0e:	370c      	adds	r7, #12
 8003e10:	46bd      	mov	sp, r7
 8003e12:	bc80      	pop	{r7}
 8003e14:	4770      	bx	lr
	...

08003e18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b085      	sub	sp, #20
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
 8003e20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	4a29      	ldr	r2, [pc, #164]	; (8003ed0 <TIM_Base_SetConfig+0xb8>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d00b      	beq.n	8003e48 <TIM_Base_SetConfig+0x30>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e36:	d007      	beq.n	8003e48 <TIM_Base_SetConfig+0x30>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	4a26      	ldr	r2, [pc, #152]	; (8003ed4 <TIM_Base_SetConfig+0xbc>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d003      	beq.n	8003e48 <TIM_Base_SetConfig+0x30>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	4a25      	ldr	r2, [pc, #148]	; (8003ed8 <TIM_Base_SetConfig+0xc0>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d108      	bne.n	8003e5a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	68fa      	ldr	r2, [r7, #12]
 8003e56:	4313      	orrs	r3, r2
 8003e58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	4a1c      	ldr	r2, [pc, #112]	; (8003ed0 <TIM_Base_SetConfig+0xb8>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d00b      	beq.n	8003e7a <TIM_Base_SetConfig+0x62>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e68:	d007      	beq.n	8003e7a <TIM_Base_SetConfig+0x62>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	4a19      	ldr	r2, [pc, #100]	; (8003ed4 <TIM_Base_SetConfig+0xbc>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d003      	beq.n	8003e7a <TIM_Base_SetConfig+0x62>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	4a18      	ldr	r2, [pc, #96]	; (8003ed8 <TIM_Base_SetConfig+0xc0>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d108      	bne.n	8003e8c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e80:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	68db      	ldr	r3, [r3, #12]
 8003e86:	68fa      	ldr	r2, [r7, #12]
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	695b      	ldr	r3, [r3, #20]
 8003e96:	4313      	orrs	r3, r2
 8003e98:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	68fa      	ldr	r2, [r7, #12]
 8003e9e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	689a      	ldr	r2, [r3, #8]
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	4a07      	ldr	r2, [pc, #28]	; (8003ed0 <TIM_Base_SetConfig+0xb8>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d103      	bne.n	8003ec0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	691a      	ldr	r2, [r3, #16]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2201      	movs	r2, #1
 8003ec4:	615a      	str	r2, [r3, #20]
}
 8003ec6:	bf00      	nop
 8003ec8:	3714      	adds	r7, #20
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bc80      	pop	{r7}
 8003ece:	4770      	bx	lr
 8003ed0:	40012c00 	.word	0x40012c00
 8003ed4:	40000400 	.word	0x40000400
 8003ed8:	40000800 	.word	0x40000800

08003edc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b087      	sub	sp, #28
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	60f8      	str	r0, [r7, #12]
 8003ee4:	60b9      	str	r1, [r7, #8]
 8003ee6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	6a1b      	ldr	r3, [r3, #32]
 8003eec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	6a1b      	ldr	r3, [r3, #32]
 8003ef2:	f023 0201 	bic.w	r2, r3, #1
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	699b      	ldr	r3, [r3, #24]
 8003efe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003f06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	011b      	lsls	r3, r3, #4
 8003f0c:	693a      	ldr	r2, [r7, #16]
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	f023 030a 	bic.w	r3, r3, #10
 8003f18:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003f1a:	697a      	ldr	r2, [r7, #20]
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	693a      	ldr	r2, [r7, #16]
 8003f26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	697a      	ldr	r2, [r7, #20]
 8003f2c:	621a      	str	r2, [r3, #32]
}
 8003f2e:	bf00      	nop
 8003f30:	371c      	adds	r7, #28
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bc80      	pop	{r7}
 8003f36:	4770      	bx	lr

08003f38 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b087      	sub	sp, #28
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	60f8      	str	r0, [r7, #12]
 8003f40:	60b9      	str	r1, [r7, #8]
 8003f42:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	6a1b      	ldr	r3, [r3, #32]
 8003f48:	f023 0210 	bic.w	r2, r3, #16
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	699b      	ldr	r3, [r3, #24]
 8003f54:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	6a1b      	ldr	r3, [r3, #32]
 8003f5a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003f5c:	697b      	ldr	r3, [r7, #20]
 8003f5e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003f62:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	031b      	lsls	r3, r3, #12
 8003f68:	697a      	ldr	r2, [r7, #20]
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003f74:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003f76:	68bb      	ldr	r3, [r7, #8]
 8003f78:	011b      	lsls	r3, r3, #4
 8003f7a:	693a      	ldr	r2, [r7, #16]
 8003f7c:	4313      	orrs	r3, r2
 8003f7e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	697a      	ldr	r2, [r7, #20]
 8003f84:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	693a      	ldr	r2, [r7, #16]
 8003f8a:	621a      	str	r2, [r3, #32]
}
 8003f8c:	bf00      	nop
 8003f8e:	371c      	adds	r7, #28
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bc80      	pop	{r7}
 8003f94:	4770      	bx	lr

08003f96 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003f96:	b480      	push	{r7}
 8003f98:	b085      	sub	sp, #20
 8003f9a:	af00      	add	r7, sp, #0
 8003f9c:	6078      	str	r0, [r7, #4]
 8003f9e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	689b      	ldr	r3, [r3, #8]
 8003fa4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003fae:	683a      	ldr	r2, [r7, #0]
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	4313      	orrs	r3, r2
 8003fb4:	f043 0307 	orr.w	r3, r3, #7
 8003fb8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	68fa      	ldr	r2, [r7, #12]
 8003fbe:	609a      	str	r2, [r3, #8]
}
 8003fc0:	bf00      	nop
 8003fc2:	3714      	adds	r7, #20
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bc80      	pop	{r7}
 8003fc8:	4770      	bx	lr

08003fca <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003fca:	b480      	push	{r7}
 8003fcc:	b087      	sub	sp, #28
 8003fce:	af00      	add	r7, sp, #0
 8003fd0:	60f8      	str	r0, [r7, #12]
 8003fd2:	60b9      	str	r1, [r7, #8]
 8003fd4:	607a      	str	r2, [r7, #4]
 8003fd6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	689b      	ldr	r3, [r3, #8]
 8003fdc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003fe4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	021a      	lsls	r2, r3, #8
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	431a      	orrs	r2, r3
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	697a      	ldr	r2, [r7, #20]
 8003ff4:	4313      	orrs	r3, r2
 8003ff6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	697a      	ldr	r2, [r7, #20]
 8003ffc:	609a      	str	r2, [r3, #8]
}
 8003ffe:	bf00      	nop
 8004000:	371c      	adds	r7, #28
 8004002:	46bd      	mov	sp, r7
 8004004:	bc80      	pop	{r7}
 8004006:	4770      	bx	lr

08004008 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004008:	b480      	push	{r7}
 800400a:	b085      	sub	sp, #20
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
 8004010:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004018:	2b01      	cmp	r3, #1
 800401a:	d101      	bne.n	8004020 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800401c:	2302      	movs	r3, #2
 800401e:	e032      	b.n	8004086 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2201      	movs	r2, #1
 8004024:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2202      	movs	r2, #2
 800402c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	689b      	ldr	r3, [r3, #8]
 800403e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004046:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	68fa      	ldr	r2, [r7, #12]
 800404e:	4313      	orrs	r3, r2
 8004050:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004058:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	68ba      	ldr	r2, [r7, #8]
 8004060:	4313      	orrs	r3, r2
 8004062:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	68fa      	ldr	r2, [r7, #12]
 800406a:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	68ba      	ldr	r2, [r7, #8]
 8004072:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2201      	movs	r2, #1
 8004078:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2200      	movs	r2, #0
 8004080:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004084:	2300      	movs	r3, #0
}
 8004086:	4618      	mov	r0, r3
 8004088:	3714      	adds	r7, #20
 800408a:	46bd      	mov	sp, r7
 800408c:	bc80      	pop	{r7}
 800408e:	4770      	bx	lr

08004090 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004090:	b480      	push	{r7}
 8004092:	b083      	sub	sp, #12
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004098:	bf00      	nop
 800409a:	370c      	adds	r7, #12
 800409c:	46bd      	mov	sp, r7
 800409e:	bc80      	pop	{r7}
 80040a0:	4770      	bx	lr

080040a2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80040a2:	b480      	push	{r7}
 80040a4:	b083      	sub	sp, #12
 80040a6:	af00      	add	r7, sp, #0
 80040a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80040aa:	bf00      	nop
 80040ac:	370c      	adds	r7, #12
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bc80      	pop	{r7}
 80040b2:	4770      	bx	lr

080040b4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b082      	sub	sp, #8
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d101      	bne.n	80040c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	e03f      	b.n	8004146 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80040cc:	b2db      	uxtb	r3, r3
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d106      	bne.n	80040e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2200      	movs	r2, #0
 80040d6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80040da:	6878      	ldr	r0, [r7, #4]
 80040dc:	f7fd fe3e 	bl	8001d5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2224      	movs	r2, #36	; 0x24
 80040e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	68da      	ldr	r2, [r3, #12]
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80040f6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80040f8:	6878      	ldr	r0, [r7, #4]
 80040fa:	f000 f829 	bl	8004150 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	691a      	ldr	r2, [r3, #16]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800410c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	695a      	ldr	r2, [r3, #20]
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800411c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	68da      	ldr	r2, [r3, #12]
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800412c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2200      	movs	r2, #0
 8004132:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2220      	movs	r2, #32
 8004138:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2220      	movs	r2, #32
 8004140:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004144:	2300      	movs	r3, #0
}
 8004146:	4618      	mov	r0, r3
 8004148:	3708      	adds	r7, #8
 800414a:	46bd      	mov	sp, r7
 800414c:	bd80      	pop	{r7, pc}
	...

08004150 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b084      	sub	sp, #16
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	691b      	ldr	r3, [r3, #16]
 800415e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	68da      	ldr	r2, [r3, #12]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	430a      	orrs	r2, r1
 800416c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	689a      	ldr	r2, [r3, #8]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	691b      	ldr	r3, [r3, #16]
 8004176:	431a      	orrs	r2, r3
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	695b      	ldr	r3, [r3, #20]
 800417c:	4313      	orrs	r3, r2
 800417e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	68db      	ldr	r3, [r3, #12]
 8004186:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800418a:	f023 030c 	bic.w	r3, r3, #12
 800418e:	687a      	ldr	r2, [r7, #4]
 8004190:	6812      	ldr	r2, [r2, #0]
 8004192:	68f9      	ldr	r1, [r7, #12]
 8004194:	430b      	orrs	r3, r1
 8004196:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	695b      	ldr	r3, [r3, #20]
 800419e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	699a      	ldr	r2, [r3, #24]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	430a      	orrs	r2, r1
 80041ac:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4a52      	ldr	r2, [pc, #328]	; (80042fc <UART_SetConfig+0x1ac>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d14e      	bne.n	8004256 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80041b8:	f7ff fbca 	bl	8003950 <HAL_RCC_GetPCLK2Freq>
 80041bc:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80041be:	68ba      	ldr	r2, [r7, #8]
 80041c0:	4613      	mov	r3, r2
 80041c2:	009b      	lsls	r3, r3, #2
 80041c4:	4413      	add	r3, r2
 80041c6:	009a      	lsls	r2, r3, #2
 80041c8:	441a      	add	r2, r3
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	009b      	lsls	r3, r3, #2
 80041d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80041d4:	4a4a      	ldr	r2, [pc, #296]	; (8004300 <UART_SetConfig+0x1b0>)
 80041d6:	fba2 2303 	umull	r2, r3, r2, r3
 80041da:	095b      	lsrs	r3, r3, #5
 80041dc:	0119      	lsls	r1, r3, #4
 80041de:	68ba      	ldr	r2, [r7, #8]
 80041e0:	4613      	mov	r3, r2
 80041e2:	009b      	lsls	r3, r3, #2
 80041e4:	4413      	add	r3, r2
 80041e6:	009a      	lsls	r2, r3, #2
 80041e8:	441a      	add	r2, r3
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	009b      	lsls	r3, r3, #2
 80041f0:	fbb2 f2f3 	udiv	r2, r2, r3
 80041f4:	4b42      	ldr	r3, [pc, #264]	; (8004300 <UART_SetConfig+0x1b0>)
 80041f6:	fba3 0302 	umull	r0, r3, r3, r2
 80041fa:	095b      	lsrs	r3, r3, #5
 80041fc:	2064      	movs	r0, #100	; 0x64
 80041fe:	fb00 f303 	mul.w	r3, r0, r3
 8004202:	1ad3      	subs	r3, r2, r3
 8004204:	011b      	lsls	r3, r3, #4
 8004206:	3332      	adds	r3, #50	; 0x32
 8004208:	4a3d      	ldr	r2, [pc, #244]	; (8004300 <UART_SetConfig+0x1b0>)
 800420a:	fba2 2303 	umull	r2, r3, r2, r3
 800420e:	095b      	lsrs	r3, r3, #5
 8004210:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004214:	4419      	add	r1, r3
 8004216:	68ba      	ldr	r2, [r7, #8]
 8004218:	4613      	mov	r3, r2
 800421a:	009b      	lsls	r3, r3, #2
 800421c:	4413      	add	r3, r2
 800421e:	009a      	lsls	r2, r3, #2
 8004220:	441a      	add	r2, r3
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	009b      	lsls	r3, r3, #2
 8004228:	fbb2 f2f3 	udiv	r2, r2, r3
 800422c:	4b34      	ldr	r3, [pc, #208]	; (8004300 <UART_SetConfig+0x1b0>)
 800422e:	fba3 0302 	umull	r0, r3, r3, r2
 8004232:	095b      	lsrs	r3, r3, #5
 8004234:	2064      	movs	r0, #100	; 0x64
 8004236:	fb00 f303 	mul.w	r3, r0, r3
 800423a:	1ad3      	subs	r3, r2, r3
 800423c:	011b      	lsls	r3, r3, #4
 800423e:	3332      	adds	r3, #50	; 0x32
 8004240:	4a2f      	ldr	r2, [pc, #188]	; (8004300 <UART_SetConfig+0x1b0>)
 8004242:	fba2 2303 	umull	r2, r3, r2, r3
 8004246:	095b      	lsrs	r3, r3, #5
 8004248:	f003 020f 	and.w	r2, r3, #15
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	440a      	add	r2, r1
 8004252:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8004254:	e04d      	b.n	80042f2 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8004256:	f7ff fb67 	bl	8003928 <HAL_RCC_GetPCLK1Freq>
 800425a:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800425c:	68ba      	ldr	r2, [r7, #8]
 800425e:	4613      	mov	r3, r2
 8004260:	009b      	lsls	r3, r3, #2
 8004262:	4413      	add	r3, r2
 8004264:	009a      	lsls	r2, r3, #2
 8004266:	441a      	add	r2, r3
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	009b      	lsls	r3, r3, #2
 800426e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004272:	4a23      	ldr	r2, [pc, #140]	; (8004300 <UART_SetConfig+0x1b0>)
 8004274:	fba2 2303 	umull	r2, r3, r2, r3
 8004278:	095b      	lsrs	r3, r3, #5
 800427a:	0119      	lsls	r1, r3, #4
 800427c:	68ba      	ldr	r2, [r7, #8]
 800427e:	4613      	mov	r3, r2
 8004280:	009b      	lsls	r3, r3, #2
 8004282:	4413      	add	r3, r2
 8004284:	009a      	lsls	r2, r3, #2
 8004286:	441a      	add	r2, r3
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	009b      	lsls	r3, r3, #2
 800428e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004292:	4b1b      	ldr	r3, [pc, #108]	; (8004300 <UART_SetConfig+0x1b0>)
 8004294:	fba3 0302 	umull	r0, r3, r3, r2
 8004298:	095b      	lsrs	r3, r3, #5
 800429a:	2064      	movs	r0, #100	; 0x64
 800429c:	fb00 f303 	mul.w	r3, r0, r3
 80042a0:	1ad3      	subs	r3, r2, r3
 80042a2:	011b      	lsls	r3, r3, #4
 80042a4:	3332      	adds	r3, #50	; 0x32
 80042a6:	4a16      	ldr	r2, [pc, #88]	; (8004300 <UART_SetConfig+0x1b0>)
 80042a8:	fba2 2303 	umull	r2, r3, r2, r3
 80042ac:	095b      	lsrs	r3, r3, #5
 80042ae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80042b2:	4419      	add	r1, r3
 80042b4:	68ba      	ldr	r2, [r7, #8]
 80042b6:	4613      	mov	r3, r2
 80042b8:	009b      	lsls	r3, r3, #2
 80042ba:	4413      	add	r3, r2
 80042bc:	009a      	lsls	r2, r3, #2
 80042be:	441a      	add	r2, r3
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	009b      	lsls	r3, r3, #2
 80042c6:	fbb2 f2f3 	udiv	r2, r2, r3
 80042ca:	4b0d      	ldr	r3, [pc, #52]	; (8004300 <UART_SetConfig+0x1b0>)
 80042cc:	fba3 0302 	umull	r0, r3, r3, r2
 80042d0:	095b      	lsrs	r3, r3, #5
 80042d2:	2064      	movs	r0, #100	; 0x64
 80042d4:	fb00 f303 	mul.w	r3, r0, r3
 80042d8:	1ad3      	subs	r3, r2, r3
 80042da:	011b      	lsls	r3, r3, #4
 80042dc:	3332      	adds	r3, #50	; 0x32
 80042de:	4a08      	ldr	r2, [pc, #32]	; (8004300 <UART_SetConfig+0x1b0>)
 80042e0:	fba2 2303 	umull	r2, r3, r2, r3
 80042e4:	095b      	lsrs	r3, r3, #5
 80042e6:	f003 020f 	and.w	r2, r3, #15
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	440a      	add	r2, r1
 80042f0:	609a      	str	r2, [r3, #8]
}
 80042f2:	bf00      	nop
 80042f4:	3710      	adds	r7, #16
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}
 80042fa:	bf00      	nop
 80042fc:	40013800 	.word	0x40013800
 8004300:	51eb851f 	.word	0x51eb851f

08004304 <__libc_init_array>:
 8004304:	b570      	push	{r4, r5, r6, lr}
 8004306:	2500      	movs	r5, #0
 8004308:	4e0c      	ldr	r6, [pc, #48]	; (800433c <__libc_init_array+0x38>)
 800430a:	4c0d      	ldr	r4, [pc, #52]	; (8004340 <__libc_init_array+0x3c>)
 800430c:	1ba4      	subs	r4, r4, r6
 800430e:	10a4      	asrs	r4, r4, #2
 8004310:	42a5      	cmp	r5, r4
 8004312:	d109      	bne.n	8004328 <__libc_init_array+0x24>
 8004314:	f000 f822 	bl	800435c <_init>
 8004318:	2500      	movs	r5, #0
 800431a:	4e0a      	ldr	r6, [pc, #40]	; (8004344 <__libc_init_array+0x40>)
 800431c:	4c0a      	ldr	r4, [pc, #40]	; (8004348 <__libc_init_array+0x44>)
 800431e:	1ba4      	subs	r4, r4, r6
 8004320:	10a4      	asrs	r4, r4, #2
 8004322:	42a5      	cmp	r5, r4
 8004324:	d105      	bne.n	8004332 <__libc_init_array+0x2e>
 8004326:	bd70      	pop	{r4, r5, r6, pc}
 8004328:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800432c:	4798      	blx	r3
 800432e:	3501      	adds	r5, #1
 8004330:	e7ee      	b.n	8004310 <__libc_init_array+0xc>
 8004332:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004336:	4798      	blx	r3
 8004338:	3501      	adds	r5, #1
 800433a:	e7f2      	b.n	8004322 <__libc_init_array+0x1e>
 800433c:	080043a0 	.word	0x080043a0
 8004340:	080043a0 	.word	0x080043a0
 8004344:	080043a0 	.word	0x080043a0
 8004348:	080043a4 	.word	0x080043a4

0800434c <memset>:
 800434c:	4603      	mov	r3, r0
 800434e:	4402      	add	r2, r0
 8004350:	4293      	cmp	r3, r2
 8004352:	d100      	bne.n	8004356 <memset+0xa>
 8004354:	4770      	bx	lr
 8004356:	f803 1b01 	strb.w	r1, [r3], #1
 800435a:	e7f9      	b.n	8004350 <memset+0x4>

0800435c <_init>:
 800435c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800435e:	bf00      	nop
 8004360:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004362:	bc08      	pop	{r3}
 8004364:	469e      	mov	lr, r3
 8004366:	4770      	bx	lr

08004368 <_fini>:
 8004368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800436a:	bf00      	nop
 800436c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800436e:	bc08      	pop	{r3}
 8004370:	469e      	mov	lr, r3
 8004372:	4770      	bx	lr
