ARM GAS  C:\Users\james\AppData\Local\Temp\ccE5f2ty.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	HAL_MspInit:
  25              	.LFB68:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** 
  24:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_hal_msp.c **** 
  26:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_hal_msp.c **** 
  28:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_hal_msp.c **** 
  31:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\james\AppData\Local\Temp\ccE5f2ty.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f1xx_hal_msp.c **** 
  36:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f1xx_hal_msp.c **** 
  38:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f1xx_hal_msp.c **** 
  41:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f1xx_hal_msp.c **** 
  43:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_hal_msp.c **** 
  46:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_hal_msp.c **** 
  48:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_hal_msp.c **** 
  51:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_hal_msp.c **** 
  53:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f1xx_hal_msp.c **** 
  56:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f1xx_hal_msp.c **** 
  58:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f1xx_hal_msp.c **** 
  60:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f1xx_hal_msp.c **** /**
  62:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f1xx_hal_msp.c ****   */
  64:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 65 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f1xx_hal_msp.c **** 
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 70 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 70 3 view .LVU2
  38              		.loc 1 70 3 view .LVU3
  39 0002 0A4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 70 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
ARM GAS  C:\Users\james\AppData\Local\Temp\ccE5f2ty.s 			page 3


  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 70 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 71 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 71 3 view .LVU8
  54              		.loc 1 71 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 71 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 71 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f1xx_hal_msp.c **** 
  73:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f1xx_hal_msp.c **** 
  75:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f1xx_hal_msp.c **** 
  77:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f1xx_hal_msp.c **** }
  66              		.loc 1 78 1 is_stmt 0 view .LVU13
  67 0028 02B0     		add	sp, sp, #8
  68              	.LCFI1:
  69              		.cfi_def_cfa_offset 0
  70              		@ sp needed
  71 002a 7047     		bx	lr
  72              	.L4:
  73              		.align	2
  74              	.L3:
  75 002c 00100240 		.word	1073876992
  76              		.cfi_endproc
  77              	.LFE68:
  79              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_ADC_MspInit
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  86              	HAL_ADC_MspInit:
  87              	.LVL0:
  88              	.LFB69:
  79:Core/Src/stm32f1xx_hal_msp.c **** 
  80:Core/Src/stm32f1xx_hal_msp.c **** /**
  81:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP Initialization
  82:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
  84:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32f1xx_hal_msp.c **** */
  86:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
ARM GAS  C:\Users\james\AppData\Local\Temp\ccE5f2ty.s 			page 4


  87:Core/Src/stm32f1xx_hal_msp.c **** {
  89              		.loc 1 87 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 24
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		.loc 1 87 1 is_stmt 0 view .LVU15
  94 0000 00B5     		push	{lr}
  95              	.LCFI2:
  96              		.cfi_def_cfa_offset 4
  97              		.cfi_offset 14, -4
  98 0002 87B0     		sub	sp, sp, #28
  99              	.LCFI3:
 100              		.cfi_def_cfa_offset 32
  88:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 101              		.loc 1 88 3 is_stmt 1 view .LVU16
 102              		.loc 1 88 20 is_stmt 0 view .LVU17
 103 0004 0023     		movs	r3, #0
 104 0006 0293     		str	r3, [sp, #8]
 105 0008 0393     		str	r3, [sp, #12]
 106 000a 0493     		str	r3, [sp, #16]
 107 000c 0593     		str	r3, [sp, #20]
  89:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 108              		.loc 1 89 3 is_stmt 1 view .LVU18
 109              		.loc 1 89 10 is_stmt 0 view .LVU19
 110 000e 0268     		ldr	r2, [r0]
 111              		.loc 1 89 5 view .LVU20
 112 0010 114B     		ldr	r3, .L9
 113 0012 9A42     		cmp	r2, r3
 114 0014 02D0     		beq	.L8
 115              	.LVL1:
 116              	.L5:
  90:Core/Src/stm32f1xx_hal_msp.c ****   {
  91:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  92:Core/Src/stm32f1xx_hal_msp.c **** 
  93:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  94:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  95:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
  96:Core/Src/stm32f1xx_hal_msp.c **** 
  97:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  98:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
  99:Core/Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 100:Core/Src/stm32f1xx_hal_msp.c ****     */
 101:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 102:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 103:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 104:Core/Src/stm32f1xx_hal_msp.c **** 
 105:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 106:Core/Src/stm32f1xx_hal_msp.c **** 
 107:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 108:Core/Src/stm32f1xx_hal_msp.c ****   }
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 110:Core/Src/stm32f1xx_hal_msp.c **** }
 117              		.loc 1 110 1 view .LVU21
 118 0016 07B0     		add	sp, sp, #28
 119              	.LCFI4:
 120              		.cfi_remember_state
 121              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\james\AppData\Local\Temp\ccE5f2ty.s 			page 5


 122              		@ sp needed
 123 0018 5DF804FB 		ldr	pc, [sp], #4
 124              	.LVL2:
 125              	.L8:
 126              	.LCFI5:
 127              		.cfi_restore_state
  95:Core/Src/stm32f1xx_hal_msp.c **** 
 128              		.loc 1 95 5 is_stmt 1 view .LVU22
 129              	.LBB4:
  95:Core/Src/stm32f1xx_hal_msp.c **** 
 130              		.loc 1 95 5 view .LVU23
  95:Core/Src/stm32f1xx_hal_msp.c **** 
 131              		.loc 1 95 5 view .LVU24
 132 001c 03F56C43 		add	r3, r3, #60416
 133 0020 9A69     		ldr	r2, [r3, #24]
 134 0022 42F40072 		orr	r2, r2, #512
 135 0026 9A61     		str	r2, [r3, #24]
  95:Core/Src/stm32f1xx_hal_msp.c **** 
 136              		.loc 1 95 5 view .LVU25
 137 0028 9A69     		ldr	r2, [r3, #24]
 138 002a 02F40072 		and	r2, r2, #512
 139 002e 0092     		str	r2, [sp]
  95:Core/Src/stm32f1xx_hal_msp.c **** 
 140              		.loc 1 95 5 view .LVU26
 141 0030 009A     		ldr	r2, [sp]
 142              	.LBE4:
  95:Core/Src/stm32f1xx_hal_msp.c **** 
 143              		.loc 1 95 5 view .LVU27
  97:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 144              		.loc 1 97 5 view .LVU28
 145              	.LBB5:
  97:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 146              		.loc 1 97 5 view .LVU29
  97:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 147              		.loc 1 97 5 view .LVU30
 148 0032 9A69     		ldr	r2, [r3, #24]
 149 0034 42F00402 		orr	r2, r2, #4
 150 0038 9A61     		str	r2, [r3, #24]
  97:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 151              		.loc 1 97 5 view .LVU31
 152 003a 9B69     		ldr	r3, [r3, #24]
 153 003c 03F00403 		and	r3, r3, #4
 154 0040 0193     		str	r3, [sp, #4]
  97:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 155              		.loc 1 97 5 view .LVU32
 156 0042 019B     		ldr	r3, [sp, #4]
 157              	.LBE5:
  97:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 158              		.loc 1 97 5 view .LVU33
 101:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 159              		.loc 1 101 5 view .LVU34
 101:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 160              		.loc 1 101 25 is_stmt 0 view .LVU35
 161 0044 0123     		movs	r3, #1
 162 0046 0293     		str	r3, [sp, #8]
 102:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 163              		.loc 1 102 5 is_stmt 1 view .LVU36
ARM GAS  C:\Users\james\AppData\Local\Temp\ccE5f2ty.s 			page 6


 102:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 164              		.loc 1 102 26 is_stmt 0 view .LVU37
 165 0048 0323     		movs	r3, #3
 166 004a 0393     		str	r3, [sp, #12]
 103:Core/Src/stm32f1xx_hal_msp.c **** 
 167              		.loc 1 103 5 is_stmt 1 view .LVU38
 168 004c 02A9     		add	r1, sp, #8
 169 004e 0348     		ldr	r0, .L9+4
 170              	.LVL3:
 103:Core/Src/stm32f1xx_hal_msp.c **** 
 171              		.loc 1 103 5 is_stmt 0 view .LVU39
 172 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 173              	.LVL4:
 174              		.loc 1 110 1 view .LVU40
 175 0054 DFE7     		b	.L5
 176              	.L10:
 177 0056 00BF     		.align	2
 178              	.L9:
 179 0058 00240140 		.word	1073816576
 180 005c 00080140 		.word	1073809408
 181              		.cfi_endproc
 182              	.LFE69:
 184              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 185              		.align	1
 186              		.global	HAL_ADC_MspDeInit
 187              		.syntax unified
 188              		.thumb
 189              		.thumb_func
 191              	HAL_ADC_MspDeInit:
 192              	.LVL5:
 193              	.LFB70:
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 112:Core/Src/stm32f1xx_hal_msp.c **** /**
 113:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 114:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 115:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
 116:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 117:Core/Src/stm32f1xx_hal_msp.c **** */
 118:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 119:Core/Src/stm32f1xx_hal_msp.c **** {
 194              		.loc 1 119 1 is_stmt 1 view -0
 195              		.cfi_startproc
 196              		@ args = 0, pretend = 0, frame = 0
 197              		@ frame_needed = 0, uses_anonymous_args = 0
 198              		.loc 1 119 1 is_stmt 0 view .LVU42
 199 0000 08B5     		push	{r3, lr}
 200              	.LCFI6:
 201              		.cfi_def_cfa_offset 8
 202              		.cfi_offset 3, -8
 203              		.cfi_offset 14, -4
 120:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 204              		.loc 1 120 3 is_stmt 1 view .LVU43
 205              		.loc 1 120 10 is_stmt 0 view .LVU44
 206 0002 0268     		ldr	r2, [r0]
 207              		.loc 1 120 5 view .LVU45
 208 0004 064B     		ldr	r3, .L15
 209 0006 9A42     		cmp	r2, r3
ARM GAS  C:\Users\james\AppData\Local\Temp\ccE5f2ty.s 			page 7


 210 0008 00D0     		beq	.L14
 211              	.LVL6:
 212              	.L11:
 121:Core/Src/stm32f1xx_hal_msp.c ****   {
 122:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 123:Core/Src/stm32f1xx_hal_msp.c **** 
 124:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 125:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 126:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 127:Core/Src/stm32f1xx_hal_msp.c **** 
 128:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 129:Core/Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 130:Core/Src/stm32f1xx_hal_msp.c ****     */
 131:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 132:Core/Src/stm32f1xx_hal_msp.c **** 
 133:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 134:Core/Src/stm32f1xx_hal_msp.c **** 
 135:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 136:Core/Src/stm32f1xx_hal_msp.c ****   }
 137:Core/Src/stm32f1xx_hal_msp.c **** 
 138:Core/Src/stm32f1xx_hal_msp.c **** }
 213              		.loc 1 138 1 view .LVU46
 214 000a 08BD     		pop	{r3, pc}
 215              	.LVL7:
 216              	.L14:
 126:Core/Src/stm32f1xx_hal_msp.c **** 
 217              		.loc 1 126 5 is_stmt 1 view .LVU47
 218 000c 054A     		ldr	r2, .L15+4
 219 000e 9369     		ldr	r3, [r2, #24]
 220 0010 23F40073 		bic	r3, r3, #512
 221 0014 9361     		str	r3, [r2, #24]
 131:Core/Src/stm32f1xx_hal_msp.c **** 
 222              		.loc 1 131 5 view .LVU48
 223 0016 0121     		movs	r1, #1
 224 0018 0348     		ldr	r0, .L15+8
 225              	.LVL8:
 131:Core/Src/stm32f1xx_hal_msp.c **** 
 226              		.loc 1 131 5 is_stmt 0 view .LVU49
 227 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 228              	.LVL9:
 229              		.loc 1 138 1 view .LVU50
 230 001e F4E7     		b	.L11
 231              	.L16:
 232              		.align	2
 233              	.L15:
 234 0020 00240140 		.word	1073816576
 235 0024 00100240 		.word	1073876992
 236 0028 00080140 		.word	1073809408
 237              		.cfi_endproc
 238              	.LFE70:
 240              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 241              		.align	1
 242              		.global	HAL_TIM_Base_MspInit
 243              		.syntax unified
 244              		.thumb
 245              		.thumb_func
 247              	HAL_TIM_Base_MspInit:
ARM GAS  C:\Users\james\AppData\Local\Temp\ccE5f2ty.s 			page 8


 248              	.LVL10:
 249              	.LFB71:
 139:Core/Src/stm32f1xx_hal_msp.c **** 
 140:Core/Src/stm32f1xx_hal_msp.c **** /**
 141:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 142:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 143:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 144:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 145:Core/Src/stm32f1xx_hal_msp.c **** */
 146:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 147:Core/Src/stm32f1xx_hal_msp.c **** {
 250              		.loc 1 147 1 is_stmt 1 view -0
 251              		.cfi_startproc
 252              		@ args = 0, pretend = 0, frame = 8
 253              		@ frame_needed = 0, uses_anonymous_args = 0
 148:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 254              		.loc 1 148 3 view .LVU52
 255              		.loc 1 148 15 is_stmt 0 view .LVU53
 256 0000 0368     		ldr	r3, [r0]
 257              		.loc 1 148 5 view .LVU54
 258 0002 B3F1804F 		cmp	r3, #1073741824
 259 0006 00D0     		beq	.L23
 260 0008 7047     		bx	lr
 261              	.L23:
 147:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 262              		.loc 1 147 1 view .LVU55
 263 000a 00B5     		push	{lr}
 264              	.LCFI7:
 265              		.cfi_def_cfa_offset 4
 266              		.cfi_offset 14, -4
 267 000c 83B0     		sub	sp, sp, #12
 268              	.LCFI8:
 269              		.cfi_def_cfa_offset 16
 149:Core/Src/stm32f1xx_hal_msp.c ****   {
 150:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 151:Core/Src/stm32f1xx_hal_msp.c **** 
 152:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 153:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 154:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 270              		.loc 1 154 5 is_stmt 1 view .LVU56
 271              	.LBB6:
 272              		.loc 1 154 5 view .LVU57
 273              		.loc 1 154 5 view .LVU58
 274 000e 03F50433 		add	r3, r3, #135168
 275 0012 DA69     		ldr	r2, [r3, #28]
 276 0014 42F00102 		orr	r2, r2, #1
 277 0018 DA61     		str	r2, [r3, #28]
 278              		.loc 1 154 5 view .LVU59
 279 001a DB69     		ldr	r3, [r3, #28]
 280 001c 03F00103 		and	r3, r3, #1
 281 0020 0193     		str	r3, [sp, #4]
 282              		.loc 1 154 5 view .LVU60
 283 0022 019B     		ldr	r3, [sp, #4]
 284              	.LBE6:
 285              		.loc 1 154 5 view .LVU61
 155:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 156:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
ARM GAS  C:\Users\james\AppData\Local\Temp\ccE5f2ty.s 			page 9


 286              		.loc 1 156 5 view .LVU62
 287 0024 0022     		movs	r2, #0
 288 0026 1146     		mov	r1, r2
 289 0028 1C20     		movs	r0, #28
 290              	.LVL11:
 291              		.loc 1 156 5 is_stmt 0 view .LVU63
 292 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 293              	.LVL12:
 157:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 294              		.loc 1 157 5 is_stmt 1 view .LVU64
 295 002e 1C20     		movs	r0, #28
 296 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 297              	.LVL13:
 158:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 159:Core/Src/stm32f1xx_hal_msp.c **** 
 160:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 161:Core/Src/stm32f1xx_hal_msp.c ****   }
 162:Core/Src/stm32f1xx_hal_msp.c **** 
 163:Core/Src/stm32f1xx_hal_msp.c **** }
 298              		.loc 1 163 1 is_stmt 0 view .LVU65
 299 0034 03B0     		add	sp, sp, #12
 300              	.LCFI9:
 301              		.cfi_def_cfa_offset 4
 302              		@ sp needed
 303 0036 5DF804FB 		ldr	pc, [sp], #4
 304              		.cfi_endproc
 305              	.LFE71:
 307              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 308              		.align	1
 309              		.global	HAL_TIM_Base_MspDeInit
 310              		.syntax unified
 311              		.thumb
 312              		.thumb_func
 314              	HAL_TIM_Base_MspDeInit:
 315              	.LVL14:
 316              	.LFB72:
 164:Core/Src/stm32f1xx_hal_msp.c **** 
 165:Core/Src/stm32f1xx_hal_msp.c **** /**
 166:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 167:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 168:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 169:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 170:Core/Src/stm32f1xx_hal_msp.c **** */
 171:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 172:Core/Src/stm32f1xx_hal_msp.c **** {
 317              		.loc 1 172 1 is_stmt 1 view -0
 318              		.cfi_startproc
 319              		@ args = 0, pretend = 0, frame = 0
 320              		@ frame_needed = 0, uses_anonymous_args = 0
 321              		.loc 1 172 1 is_stmt 0 view .LVU67
 322 0000 08B5     		push	{r3, lr}
 323              	.LCFI10:
 324              		.cfi_def_cfa_offset 8
 325              		.cfi_offset 3, -8
 326              		.cfi_offset 14, -4
 173:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 327              		.loc 1 173 3 is_stmt 1 view .LVU68
ARM GAS  C:\Users\james\AppData\Local\Temp\ccE5f2ty.s 			page 10


 328              		.loc 1 173 15 is_stmt 0 view .LVU69
 329 0002 0368     		ldr	r3, [r0]
 330              		.loc 1 173 5 view .LVU70
 331 0004 B3F1804F 		cmp	r3, #1073741824
 332 0008 00D0     		beq	.L27
 333              	.LVL15:
 334              	.L24:
 174:Core/Src/stm32f1xx_hal_msp.c ****   {
 175:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 176:Core/Src/stm32f1xx_hal_msp.c **** 
 177:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 178:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 179:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 180:Core/Src/stm32f1xx_hal_msp.c **** 
 181:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 182:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 183:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 184:Core/Src/stm32f1xx_hal_msp.c **** 
 185:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 186:Core/Src/stm32f1xx_hal_msp.c ****   }
 187:Core/Src/stm32f1xx_hal_msp.c **** 
 188:Core/Src/stm32f1xx_hal_msp.c **** }
 335              		.loc 1 188 1 view .LVU71
 336 000a 08BD     		pop	{r3, pc}
 337              	.LVL16:
 338              	.L27:
 179:Core/Src/stm32f1xx_hal_msp.c **** 
 339              		.loc 1 179 5 is_stmt 1 view .LVU72
 340 000c 044A     		ldr	r2, .L28
 341 000e D369     		ldr	r3, [r2, #28]
 342 0010 23F00103 		bic	r3, r3, #1
 343 0014 D361     		str	r3, [r2, #28]
 182:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 344              		.loc 1 182 5 view .LVU73
 345 0016 1C20     		movs	r0, #28
 346              	.LVL17:
 182:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 347              		.loc 1 182 5 is_stmt 0 view .LVU74
 348 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 349              	.LVL18:
 350              		.loc 1 188 1 view .LVU75
 351 001c F5E7     		b	.L24
 352              	.L29:
 353 001e 00BF     		.align	2
 354              	.L28:
 355 0020 00100240 		.word	1073876992
 356              		.cfi_endproc
 357              	.LFE72:
 359              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 360              		.align	1
 361              		.global	HAL_UART_MspInit
 362              		.syntax unified
 363              		.thumb
 364              		.thumb_func
 366              	HAL_UART_MspInit:
 367              	.LVL19:
 368              	.LFB73:
ARM GAS  C:\Users\james\AppData\Local\Temp\ccE5f2ty.s 			page 11


 189:Core/Src/stm32f1xx_hal_msp.c **** 
 190:Core/Src/stm32f1xx_hal_msp.c **** /**
 191:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 192:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 193:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 194:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 195:Core/Src/stm32f1xx_hal_msp.c **** */
 196:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 197:Core/Src/stm32f1xx_hal_msp.c **** {
 369              		.loc 1 197 1 is_stmt 1 view -0
 370              		.cfi_startproc
 371              		@ args = 0, pretend = 0, frame = 24
 372              		@ frame_needed = 0, uses_anonymous_args = 0
 373              		.loc 1 197 1 is_stmt 0 view .LVU77
 374 0000 30B5     		push	{r4, r5, lr}
 375              	.LCFI11:
 376              		.cfi_def_cfa_offset 12
 377              		.cfi_offset 4, -12
 378              		.cfi_offset 5, -8
 379              		.cfi_offset 14, -4
 380 0002 87B0     		sub	sp, sp, #28
 381              	.LCFI12:
 382              		.cfi_def_cfa_offset 40
 198:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 383              		.loc 1 198 3 is_stmt 1 view .LVU78
 384              		.loc 1 198 20 is_stmt 0 view .LVU79
 385 0004 0023     		movs	r3, #0
 386 0006 0293     		str	r3, [sp, #8]
 387 0008 0393     		str	r3, [sp, #12]
 388 000a 0493     		str	r3, [sp, #16]
 389 000c 0593     		str	r3, [sp, #20]
 199:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 390              		.loc 1 199 3 is_stmt 1 view .LVU80
 391              		.loc 1 199 11 is_stmt 0 view .LVU81
 392 000e 0268     		ldr	r2, [r0]
 393              		.loc 1 199 5 view .LVU82
 394 0010 1B4B     		ldr	r3, .L34
 395 0012 9A42     		cmp	r2, r3
 396 0014 01D0     		beq	.L33
 397              	.LVL20:
 398              	.L30:
 200:Core/Src/stm32f1xx_hal_msp.c ****   {
 201:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 202:Core/Src/stm32f1xx_hal_msp.c **** 
 203:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 204:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 205:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 206:Core/Src/stm32f1xx_hal_msp.c **** 
 207:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 208:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 209:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 210:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 211:Core/Src/stm32f1xx_hal_msp.c ****     */
 212:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 213:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 214:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 215:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  C:\Users\james\AppData\Local\Temp\ccE5f2ty.s 			page 12


 216:Core/Src/stm32f1xx_hal_msp.c **** 
 217:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 218:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 219:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 220:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 221:Core/Src/stm32f1xx_hal_msp.c **** 
 222:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1 interrupt Init */
 223:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 224:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 225:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 226:Core/Src/stm32f1xx_hal_msp.c **** 
 227:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 228:Core/Src/stm32f1xx_hal_msp.c ****   }
 229:Core/Src/stm32f1xx_hal_msp.c **** 
 230:Core/Src/stm32f1xx_hal_msp.c **** }
 399              		.loc 1 230 1 view .LVU83
 400 0016 07B0     		add	sp, sp, #28
 401              	.LCFI13:
 402              		.cfi_remember_state
 403              		.cfi_def_cfa_offset 12
 404              		@ sp needed
 405 0018 30BD     		pop	{r4, r5, pc}
 406              	.LVL21:
 407              	.L33:
 408              	.LCFI14:
 409              		.cfi_restore_state
 205:Core/Src/stm32f1xx_hal_msp.c **** 
 410              		.loc 1 205 5 is_stmt 1 view .LVU84
 411              	.LBB7:
 205:Core/Src/stm32f1xx_hal_msp.c **** 
 412              		.loc 1 205 5 view .LVU85
 205:Core/Src/stm32f1xx_hal_msp.c **** 
 413              		.loc 1 205 5 view .LVU86
 414 001a 03F55843 		add	r3, r3, #55296
 415 001e 9A69     		ldr	r2, [r3, #24]
 416 0020 42F48042 		orr	r2, r2, #16384
 417 0024 9A61     		str	r2, [r3, #24]
 205:Core/Src/stm32f1xx_hal_msp.c **** 
 418              		.loc 1 205 5 view .LVU87
 419 0026 9A69     		ldr	r2, [r3, #24]
 420 0028 02F48042 		and	r2, r2, #16384
 421 002c 0092     		str	r2, [sp]
 205:Core/Src/stm32f1xx_hal_msp.c **** 
 422              		.loc 1 205 5 view .LVU88
 423 002e 009A     		ldr	r2, [sp]
 424              	.LBE7:
 205:Core/Src/stm32f1xx_hal_msp.c **** 
 425              		.loc 1 205 5 view .LVU89
 207:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 426              		.loc 1 207 5 view .LVU90
 427              	.LBB8:
 207:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 428              		.loc 1 207 5 view .LVU91
 207:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 429              		.loc 1 207 5 view .LVU92
 430 0030 9A69     		ldr	r2, [r3, #24]
 431 0032 42F00402 		orr	r2, r2, #4
ARM GAS  C:\Users\james\AppData\Local\Temp\ccE5f2ty.s 			page 13


 432 0036 9A61     		str	r2, [r3, #24]
 207:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 433              		.loc 1 207 5 view .LVU93
 434 0038 9B69     		ldr	r3, [r3, #24]
 435 003a 03F00403 		and	r3, r3, #4
 436 003e 0193     		str	r3, [sp, #4]
 207:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 437              		.loc 1 207 5 view .LVU94
 438 0040 019B     		ldr	r3, [sp, #4]
 439              	.LBE8:
 207:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 440              		.loc 1 207 5 view .LVU95
 212:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 441              		.loc 1 212 5 view .LVU96
 212:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 442              		.loc 1 212 25 is_stmt 0 view .LVU97
 443 0042 4FF40073 		mov	r3, #512
 444 0046 0293     		str	r3, [sp, #8]
 213:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 445              		.loc 1 213 5 is_stmt 1 view .LVU98
 213:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 446              		.loc 1 213 26 is_stmt 0 view .LVU99
 447 0048 0223     		movs	r3, #2
 448 004a 0393     		str	r3, [sp, #12]
 214:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 449              		.loc 1 214 5 is_stmt 1 view .LVU100
 214:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 450              		.loc 1 214 27 is_stmt 0 view .LVU101
 451 004c 0323     		movs	r3, #3
 452 004e 0593     		str	r3, [sp, #20]
 215:Core/Src/stm32f1xx_hal_msp.c **** 
 453              		.loc 1 215 5 is_stmt 1 view .LVU102
 454 0050 0C4D     		ldr	r5, .L34+4
 455 0052 02A9     		add	r1, sp, #8
 456 0054 2846     		mov	r0, r5
 457              	.LVL22:
 215:Core/Src/stm32f1xx_hal_msp.c **** 
 458              		.loc 1 215 5 is_stmt 0 view .LVU103
 459 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 460              	.LVL23:
 217:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 461              		.loc 1 217 5 is_stmt 1 view .LVU104
 217:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 462              		.loc 1 217 25 is_stmt 0 view .LVU105
 463 005a 4FF48063 		mov	r3, #1024
 464 005e 0293     		str	r3, [sp, #8]
 218:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 465              		.loc 1 218 5 is_stmt 1 view .LVU106
 218:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 466              		.loc 1 218 26 is_stmt 0 view .LVU107
 467 0060 0024     		movs	r4, #0
 468 0062 0394     		str	r4, [sp, #12]
 219:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 469              		.loc 1 219 5 is_stmt 1 view .LVU108
 219:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 470              		.loc 1 219 26 is_stmt 0 view .LVU109
 471 0064 0494     		str	r4, [sp, #16]
ARM GAS  C:\Users\james\AppData\Local\Temp\ccE5f2ty.s 			page 14


 220:Core/Src/stm32f1xx_hal_msp.c **** 
 472              		.loc 1 220 5 is_stmt 1 view .LVU110
 473 0066 02A9     		add	r1, sp, #8
 474 0068 2846     		mov	r0, r5
 475 006a FFF7FEFF 		bl	HAL_GPIO_Init
 476              	.LVL24:
 223:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 477              		.loc 1 223 5 view .LVU111
 478 006e 2246     		mov	r2, r4
 479 0070 2146     		mov	r1, r4
 480 0072 2520     		movs	r0, #37
 481 0074 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 482              	.LVL25:
 224:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 483              		.loc 1 224 5 view .LVU112
 484 0078 2520     		movs	r0, #37
 485 007a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 486              	.LVL26:
 487              		.loc 1 230 1 is_stmt 0 view .LVU113
 488 007e CAE7     		b	.L30
 489              	.L35:
 490              		.align	2
 491              	.L34:
 492 0080 00380140 		.word	1073821696
 493 0084 00080140 		.word	1073809408
 494              		.cfi_endproc
 495              	.LFE73:
 497              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 498              		.align	1
 499              		.global	HAL_UART_MspDeInit
 500              		.syntax unified
 501              		.thumb
 502              		.thumb_func
 504              	HAL_UART_MspDeInit:
 505              	.LVL27:
 506              	.LFB74:
 231:Core/Src/stm32f1xx_hal_msp.c **** 
 232:Core/Src/stm32f1xx_hal_msp.c **** /**
 233:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 234:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 235:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 236:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 237:Core/Src/stm32f1xx_hal_msp.c **** */
 238:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 239:Core/Src/stm32f1xx_hal_msp.c **** {
 507              		.loc 1 239 1 is_stmt 1 view -0
 508              		.cfi_startproc
 509              		@ args = 0, pretend = 0, frame = 0
 510              		@ frame_needed = 0, uses_anonymous_args = 0
 511              		.loc 1 239 1 is_stmt 0 view .LVU115
 512 0000 08B5     		push	{r3, lr}
 513              	.LCFI15:
 514              		.cfi_def_cfa_offset 8
 515              		.cfi_offset 3, -8
 516              		.cfi_offset 14, -4
 240:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 517              		.loc 1 240 3 is_stmt 1 view .LVU116
ARM GAS  C:\Users\james\AppData\Local\Temp\ccE5f2ty.s 			page 15


 518              		.loc 1 240 11 is_stmt 0 view .LVU117
 519 0002 0268     		ldr	r2, [r0]
 520              		.loc 1 240 5 view .LVU118
 521 0004 084B     		ldr	r3, .L40
 522 0006 9A42     		cmp	r2, r3
 523 0008 00D0     		beq	.L39
 524              	.LVL28:
 525              	.L36:
 241:Core/Src/stm32f1xx_hal_msp.c ****   {
 242:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 243:Core/Src/stm32f1xx_hal_msp.c **** 
 244:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 245:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 246:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 247:Core/Src/stm32f1xx_hal_msp.c **** 
 248:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 249:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 250:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 251:Core/Src/stm32f1xx_hal_msp.c ****     */
 252:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 253:Core/Src/stm32f1xx_hal_msp.c **** 
 254:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1 interrupt DeInit */
 255:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 256:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 257:Core/Src/stm32f1xx_hal_msp.c **** 
 258:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 259:Core/Src/stm32f1xx_hal_msp.c ****   }
 260:Core/Src/stm32f1xx_hal_msp.c **** 
 261:Core/Src/stm32f1xx_hal_msp.c **** }
 526              		.loc 1 261 1 view .LVU119
 527 000a 08BD     		pop	{r3, pc}
 528              	.LVL29:
 529              	.L39:
 246:Core/Src/stm32f1xx_hal_msp.c **** 
 530              		.loc 1 246 5 is_stmt 1 view .LVU120
 531 000c 074A     		ldr	r2, .L40+4
 532 000e 9369     		ldr	r3, [r2, #24]
 533 0010 23F48043 		bic	r3, r3, #16384
 534 0014 9361     		str	r3, [r2, #24]
 252:Core/Src/stm32f1xx_hal_msp.c **** 
 535              		.loc 1 252 5 view .LVU121
 536 0016 4FF4C061 		mov	r1, #1536
 537 001a 0548     		ldr	r0, .L40+8
 538              	.LVL30:
 252:Core/Src/stm32f1xx_hal_msp.c **** 
 539              		.loc 1 252 5 is_stmt 0 view .LVU122
 540 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 541              	.LVL31:
 255:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 542              		.loc 1 255 5 is_stmt 1 view .LVU123
 543 0020 2520     		movs	r0, #37
 544 0022 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 545              	.LVL32:
 546              		.loc 1 261 1 is_stmt 0 view .LVU124
 547 0026 F0E7     		b	.L36
 548              	.L41:
 549              		.align	2
ARM GAS  C:\Users\james\AppData\Local\Temp\ccE5f2ty.s 			page 16


 550              	.L40:
 551 0028 00380140 		.word	1073821696
 552 002c 00100240 		.word	1073876992
 553 0030 00080140 		.word	1073809408
 554              		.cfi_endproc
 555              	.LFE74:
 557              		.text
 558              	.Letext0:
 559              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 560              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 561              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103x6.h"
 562              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 563              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 564              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 565              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 566              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 567              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 568              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 569              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  C:\Users\james\AppData\Local\Temp\ccE5f2ty.s 			page 17


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
C:\Users\james\AppData\Local\Temp\ccE5f2ty.s:18     .text.HAL_MspInit:00000000 $t
C:\Users\james\AppData\Local\Temp\ccE5f2ty.s:24     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\james\AppData\Local\Temp\ccE5f2ty.s:75     .text.HAL_MspInit:0000002c $d
C:\Users\james\AppData\Local\Temp\ccE5f2ty.s:80     .text.HAL_ADC_MspInit:00000000 $t
C:\Users\james\AppData\Local\Temp\ccE5f2ty.s:86     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
C:\Users\james\AppData\Local\Temp\ccE5f2ty.s:179    .text.HAL_ADC_MspInit:00000058 $d
C:\Users\james\AppData\Local\Temp\ccE5f2ty.s:185    .text.HAL_ADC_MspDeInit:00000000 $t
C:\Users\james\AppData\Local\Temp\ccE5f2ty.s:191    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
C:\Users\james\AppData\Local\Temp\ccE5f2ty.s:234    .text.HAL_ADC_MspDeInit:00000020 $d
C:\Users\james\AppData\Local\Temp\ccE5f2ty.s:241    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\james\AppData\Local\Temp\ccE5f2ty.s:247    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\james\AppData\Local\Temp\ccE5f2ty.s:308    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\james\AppData\Local\Temp\ccE5f2ty.s:314    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\james\AppData\Local\Temp\ccE5f2ty.s:355    .text.HAL_TIM_Base_MspDeInit:00000020 $d
C:\Users\james\AppData\Local\Temp\ccE5f2ty.s:360    .text.HAL_UART_MspInit:00000000 $t
C:\Users\james\AppData\Local\Temp\ccE5f2ty.s:366    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\james\AppData\Local\Temp\ccE5f2ty.s:492    .text.HAL_UART_MspInit:00000080 $d
C:\Users\james\AppData\Local\Temp\ccE5f2ty.s:498    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\james\AppData\Local\Temp\ccE5f2ty.s:504    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\james\AppData\Local\Temp\ccE5f2ty.s:551    .text.HAL_UART_MspDeInit:00000028 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
