---
created: 2023-04-22T11:31:56 (UTC +08:00)
tags: []
source: https://en.wikipedia.org/wiki/Logic_gate
author: Contributors to Wikimedia projects
---

# Logic gate - Wikipedia

> ## Excerpt
> 

---
[![](https://upload.wikimedia.org/wikipedia/commons/thumb/1/16/Four_bit_adder_with_carry_lookahead.svg/220px-Four_bit_adder_with_carry_lookahead.svg.png)](https://en.wikipedia.org/wiki/File:Four_bit_adder_with_carry_lookahead.svg)

[![](https://upload.wikimedia.org/wikipedia/commons/thumb/2/2f/CMOS_inverter.svg/220px-CMOS_inverter.svg.png)](https://en.wikipedia.org/wiki/File:CMOS_inverter.svg)

[CMOS](https://en.wikipedia.org/wiki/CMOS "CMOS") diagram of a [NOT gate](https://en.wikipedia.org/wiki/NOT_gate "NOT gate"), also known as an inverter. [MOSFETs](https://en.wikipedia.org/wiki/MOSFET "MOSFET") are the most common way to make logic gates.

A **logic gate** is an idealized or physical device that performs a [Boolean function](https://en.wikipedia.org/wiki/Boolean_function "Boolean function"), a [logical operation](https://en.wikipedia.org/wiki/Logical_operation "Logical operation") performed on one or more [binary](https://en.wikipedia.org/wiki/Binary_number "Binary number") inputs that produces a single binary output.

Depending on the context, the term may refer to an **ideal logic gate**, one that has for instance zero [rise time](https://en.wikipedia.org/wiki/Rise_time "Rise time") and unlimited [fan-out](https://en.wikipedia.org/wiki/Fan-out "Fan-out"), or it may refer to a non-ideal physical device<sup id="cite_ref-1"><a href="https://en.wikipedia.org/wiki/Logic_gate#cite_note-1">[1]</a></sup> (see [ideal and real op-amps](https://en.wikipedia.org/wiki/Ideal_and_real_op-amps "Ideal and real op-amps") for comparison).

In the real world, the primary way of building logic gates uses [diodes](https://en.wikipedia.org/wiki/Diode "Diode") or [transistors](https://en.wikipedia.org/wiki/Transistor "Transistor") acting as [electronic switches](https://en.wikipedia.org/wiki/Switch#Electronic_switches "Switch"). Today, most logic gates are made from [MOSFETs](https://en.wikipedia.org/wiki/MOSFET "MOSFET") (metal–oxide–semiconductor [field-effect transistors](https://en.wikipedia.org/wiki/Field-effect_transistor "Field-effect transistor")).<sup>[<i><a href="https://en.wikipedia.org/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (March 2023)">citation needed</span></a></i>]</sup> They can also be constructed using [vacuum tubes](https://en.wikipedia.org/wiki/Vacuum_tube "Vacuum tube"), electromagnetic [relays](https://en.wikipedia.org/wiki/Relay "Relay") with [relay logic](https://en.wikipedia.org/wiki/Relay_logic "Relay logic"), [fluidic logic](https://en.wikipedia.org/wiki/Fluidic_logic "Fluidic logic"), [pneumatic logic](https://en.wikipedia.org/wiki/Pneumatics#Pneumatic_logic "Pneumatics"), [optics](https://en.wikipedia.org/wiki/Optics "Optics"), [molecules](https://en.wikipedia.org/wiki/Molecular_logic_gate "Molecular logic gate"), or even [mechanical](https://en.wikipedia.org/wiki/Analytical_Engine "Analytical Engine") elements.

With amplification, logic gates can be cascaded in the same way that Boolean functions can be composed, allowing the construction of a physical model of all of [Boolean logic](https://en.wikipedia.org/wiki/Boolean_logic "Boolean logic"), and therefore, all of the algorithms and [mathematics](https://en.wikipedia.org/wiki/Mathematics "Mathematics") that can be described with Boolean logic.

**Logic circuits** include such devices as [multiplexers](https://en.wikipedia.org/wiki/Multiplexer "Multiplexer"), [registers](https://en.wikipedia.org/wiki/Processor_register "Processor register"), [arithmetic logic units](https://en.wikipedia.org/wiki/Arithmetic_logic_unit "Arithmetic logic unit") (ALUs), and [computer memory](https://en.wikipedia.org/wiki/Computer_memory "Computer memory"), all the way up through complete [microprocessors](https://en.wikipedia.org/wiki/Microprocessor "Microprocessor"), which may contain more than 100 million logic gates.

Compound logic gates [AND-OR-Invert](https://en.wikipedia.org/wiki/AND-OR-Invert "AND-OR-Invert") (AOI) and OR-AND-Invert (OAI) are often employed in circuit design because their construction using MOSFETs is simpler and more efficient than the sum of the individual gates.<sup id="cite_ref-2"><a href="https://en.wikipedia.org/wiki/Logic_gate#cite_note-2">[2]</a></sup>

In [reversible logic](https://en.wikipedia.org/wiki/Reversible_computing "Reversible computing"), [Toffoli](https://en.wikipedia.org/wiki/Toffoli_gate "Toffoli gate") or [Fredkin gates](https://en.wikipedia.org/wiki/Fredkin_gate "Fredkin gate") are used.

## Electronic gates\[[edit](https://en.wikipedia.org/w/index.php?title=Logic_gate&action=edit&section=1 "Edit section: Electronic gates")\]

A [functionally complete](https://en.wikipedia.org/wiki/Functionally_complete "Functionally complete") logic system may be composed of [relays](https://en.wikipedia.org/wiki/Relay "Relay"), [valves](https://en.wikipedia.org/wiki/Thermionic_valve "Thermionic valve") (vacuum tubes), or [transistors](https://en.wikipedia.org/wiki/Transistor "Transistor"). The simplest family of logic gates uses [bipolar transistors](https://en.wikipedia.org/wiki/Bipolar_transistors "Bipolar transistors"), and is called [resistor–transistor logic](https://en.wikipedia.org/wiki/Resistor%E2%80%93transistor_logic "Resistor–transistor logic") (RTL). Unlike simple diode logic gates (which do not have a gain element), RTL gates can be cascaded indefinitely to produce more complex logic functions. RTL gates were used in early [integrated circuits](https://en.wikipedia.org/wiki/Integrated_circuit "Integrated circuit"). For higher speed and better density, the resistors used in RTL were replaced by diodes resulting in [diode–transistor logic](https://en.wikipedia.org/wiki/Diode%E2%80%93transistor_logic "Diode–transistor logic") (DTL). [Transistor–transistor logic](https://en.wikipedia.org/wiki/Transistor%E2%80%93transistor_logic "Transistor–transistor logic") (TTL) then supplanted DTL. As integrated circuits became more complex, bipolar transistors were replaced with smaller [field-effect transistors](https://en.wikipedia.org/wiki/Field-effect_transistor "Field-effect transistor") ([MOSFETs](https://en.wikipedia.org/wiki/MOSFET "MOSFET")); see [PMOS](https://en.wikipedia.org/wiki/PMOS_logic "PMOS logic") and [NMOS](https://en.wikipedia.org/wiki/NMOS_logic "NMOS logic"). To reduce power consumption still further, most contemporary chip implementations of digital systems now use [CMOS](https://en.wikipedia.org/wiki/CMOS "CMOS") logic. CMOS uses complementary (both n-channel and p-channel) MOSFET devices to achieve a high speed with low power dissipation.

For small-scale logic, designers now use prefabricated logic gates from families of devices such as the [TTL](https://en.wikipedia.org/wiki/Transistor%E2%80%93transistor_logic "Transistor–transistor logic") [7400 series](https://en.wikipedia.org/wiki/7400_series "7400 series") by [Texas Instruments](https://en.wikipedia.org/wiki/Texas_Instruments "Texas Instruments"), the [CMOS](https://en.wikipedia.org/wiki/CMOS "CMOS") [4000 series](https://en.wikipedia.org/wiki/4000_series "4000 series") by [RCA](https://en.wikipedia.org/wiki/RCA "RCA"), and their more recent descendants. Increasingly, these fixed-function logic gates are being replaced by [programmable logic devices](https://en.wikipedia.org/wiki/Programmable_logic_device "Programmable logic device"), which allow designers to pack many mixed logic gates into a single integrated circuit. The field-programmable nature of [programmable logic devices](https://en.wikipedia.org/wiki/Programmable_logic_device "Programmable logic device") such as [FPGAs](https://en.wikipedia.org/wiki/Field-programmable_gate_array "Field-programmable gate array") has reduced the 'hard' property of hardware; it is now possible to change the logic design of a hardware system by reprogramming some of its components, thus allowing the features or function of a hardware implementation of a logic system to be changed. Other types of logic gates include, but are not limited to:<sup id="cite_ref-3"><a href="https://en.wikipedia.org/wiki/Logic_gate#cite_note-3">[3]</a></sup>

<table><caption></caption><tbody><tr><th>Logic family</th><th>Abbreviation</th><th>Description</th></tr><tr><td><a href="https://en.wikipedia.org/wiki/Diode_logic" title="Diode logic">Diode logic</a></td><td>DL</td><td></td></tr><tr><td>Tunnel diode logic</td><td>TDL</td><td>Exactly the same as diode logic but can perform at a higher speed.<sup>[<i><a href="https://en.wikipedia.org/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability"><span title="Tunnel diodes have gain and state (December 2017)">failed verification</span></a></i>]</sup></td></tr><tr><td>Neon logic</td><td>NL</td><td>Uses neon bulbs or 3 element neon trigger tubes to perform logic.</td></tr><tr><td>Core diode logic</td><td>CDL</td><td>Performed by semiconductor diodes and small ferrite toroidal cores for moderate speed and moderate power level.</td></tr><tr><td>4Layer Device Logic</td><td>4LDL</td><td>Uses thyristors and SCRs to perform logic operations where high current and or high voltages are required.</td></tr><tr><td><a href="https://en.wikipedia.org/wiki/Direct-coupled_transistor_logic" title="Direct-coupled transistor logic">Direct-coupled transistor logic</a></td><td>DCTL</td><td>Uses transistors switching between saturated and cutoff states to perform logic. The transistors require carefully controlled parameters. Economical because few other components are needed, but tends to be susceptible to noise because of the lower voltage levels employed. Often considered to be the father to modern TTL logic.</td></tr><tr><td><a href="https://en.wikipedia.org/wiki/Metal%E2%80%93oxide%E2%80%93semiconductor" title="Metal–oxide–semiconductor">Metal–oxide–semiconductor</a> logic</td><td>MOS</td><td>Uses <a href="https://en.wikipedia.org/wiki/MOSFET" title="MOSFET">MOSFETs</a> (metal–oxide–semiconductor field-effect transistors), the basis for most modern logic gates. The MOS logic family includes <a href="https://en.wikipedia.org/wiki/PMOS_logic" title="PMOS logic">PMOS logic</a>, <a href="https://en.wikipedia.org/wiki/NMOS_logic" title="NMOS logic">NMOS logic</a>, <a href="https://en.wikipedia.org/wiki/Complementary_MOS" title="Complementary MOS">complementary MOS</a> (CMOS), and <a href="https://en.wikipedia.org/wiki/BiCMOS" title="BiCMOS">BiCMOS</a> (bipolar CMOS).</td></tr><tr><td><a href="https://en.wikipedia.org/wiki/Current-mode_logic" title="Current-mode logic">Current-mode logic</a></td><td>CML</td><td>Uses transistors to perform logic but biasing is from constant current sources to prevent saturation and allow extremely fast switching. Has high noise immunity despite fairly low logic levels.</td></tr><tr><td><a href="https://en.wikipedia.org/wiki/Quantum_dot_cellular_automaton" title="Quantum dot cellular automaton">Quantum-dot cellular automata</a></td><td>QCA</td><td>Uses tunnelable q-bits for synthesizing the binary logic bits. The electrostatic repulsive force in between two electrons in the quantum dots assigns the electron configurations (that defines high-level logic state 1 or low-level logic state 0) under the suitably driven polarizations. This is a transistorless, currentless, junctionless binary logic synthesis technique allowing it to have very fast operation speeds.</td></tr></tbody></table>

Electronic logic gates differ significantly from their relay-and-switch equivalents. They are much faster, consume much less power, and are much smaller (all by a factor of a million or more in most cases). Also, there is a fundamental structural difference. The switch circuit creates a continuous metallic path for current to flow (in either direction) between its input and its output. The semiconductor logic gate, on the other hand, acts as a high-[gain](https://en.wikipedia.org/wiki/Gain_(electronics) "Gain (electronics)") [voltage](https://en.wikipedia.org/wiki/Voltage "Voltage") [amplifier](https://en.wikipedia.org/wiki/Electronic_amplifier "Electronic amplifier"), which sinks a tiny current at its input and produces a low-impedance voltage at its output. It is not possible for current to flow between the output and the input of a semiconductor logic gate.

Another important advantage of standardized integrated circuit logic families, such as the 7400 and 4000 families, is that they can be cascaded. This means that the output of one gate can be wired to the inputs of one or several other gates, and so on. Systems with varying degrees of complexity can be built without great concern of the designer for the internal workings of the gates, provided the limitations of each integrated circuit are considered.

The output of one gate can only drive a finite number of inputs to other gates, a number called the '[fan-out](https://en.wikipedia.org/wiki/Fan-out "Fan-out") limit'. Also, there is always a delay, called the '[propagation delay](https://en.wikipedia.org/wiki/Propagation_delay "Propagation delay")', from a change in input of a gate to the corresponding change in its output. When gates are cascaded, the total propagation delay is approximately the sum of the individual delays, an effect which can become a problem in high-speed [synchronous circuits](https://en.wikipedia.org/wiki/Synchronous_circuit "Synchronous circuit"). Additional delay can be caused when many inputs are connected to an output, due to the distributed [capacitance](https://en.wikipedia.org/wiki/Capacitance "Capacitance") of all the inputs and wiring and the finite amount of current that each output can provide.

## History and development\[[edit](https://en.wikipedia.org/w/index.php?title=Logic_gate&action=edit&section=2 "Edit section: History and development")\]

The [binary number system](https://en.wikipedia.org/wiki/Binary_number_system "Binary number system") was refined by [Gottfried Wilhelm Leibniz](https://en.wikipedia.org/wiki/Gottfried_Wilhelm_Leibniz "Gottfried Wilhelm Leibniz") (published in 1705), influenced by the ancient _[I Ching](https://en.wikipedia.org/wiki/I_Ching "I Ching")_'s binary system.<sup id="cite_ref-Nylan2001_4-0"><a href="https://en.wikipedia.org/wiki/Logic_gate#cite_note-Nylan2001-4">[4]</a></sup><sup id="cite_ref-binary_5-0"><a href="https://en.wikipedia.org/wiki/Logic_gate#cite_note-binary-5">[5]</a></sup> Leibniz established that using the binary system combined the principles of [arithmetic](https://en.wikipedia.org/wiki/Arithmetic "Arithmetic") and [logic](https://en.wikipedia.org/wiki/Logic "Logic").

In an 1886 letter, [Charles Sanders Peirce](https://en.wikipedia.org/wiki/Charles_Sanders_Peirce "Charles Sanders Peirce") described how logical operations could be carried out by electrical switching circuits.<sup id="cite_ref-P2M_6-0"><a href="https://en.wikipedia.org/wiki/Logic_gate#cite_note-P2M-6">[6]</a></sup> Eventually, [vacuum tubes](https://en.wikipedia.org/wiki/Vacuum_tube "Vacuum tube") replaced relays for logic operations. [Lee De Forest](https://en.wikipedia.org/wiki/Lee_De_Forest "Lee De Forest")'s modification, in 1907, of the [Fleming valve](https://en.wikipedia.org/wiki/Fleming_valve "Fleming valve") can be used as a logic gate. [Ludwig Wittgenstein](https://en.wikipedia.org/wiki/Ludwig_Wittgenstein "Ludwig Wittgenstein") introduced a version of the 16-row [truth table](https://en.wikipedia.org/wiki/Truth_table "Truth table") as proposition 5.101 of _[Tractatus Logico-Philosophicus](https://en.wikipedia.org/wiki/Tractatus_Logico-Philosophicus "Tractatus Logico-Philosophicus")_ (1921). [Walther Bothe](https://en.wikipedia.org/wiki/Walther_Bothe "Walther Bothe"), inventor of the [coincidence circuit](https://en.wikipedia.org/wiki/Coincidence_circuit "Coincidence circuit"), got part of the 1954 [Nobel Prize](https://en.wikipedia.org/wiki/Nobel_Prize "Nobel Prize") in physics, for the first modern electronic AND gate in 1924. [Konrad Zuse](https://en.wikipedia.org/wiki/Konrad_Zuse "Konrad Zuse") designed and built electromechanical logic gates for his computer [Z1](https://en.wikipedia.org/wiki/Z1_(computer) "Z1 (computer)") (from 1935 to 1938).

From 1934 to 1936, [NEC](https://en.wikipedia.org/wiki/NEC "NEC") engineer [Akira Nakashima](https://en.wikipedia.org/wiki/Akira_Nakashima "Akira Nakashima"), [Claude Shannon](https://en.wikipedia.org/wiki/Claude_Shannon "Claude Shannon") and [Victor Shestakov](https://en.wikipedia.org/wiki/Victor_Shestakov "Victor Shestakov") introduced [switching circuit theory](https://en.wikipedia.org/wiki/Switching_circuit_theory "Switching circuit theory") in a series of papers showing that [two-valued](https://en.wikipedia.org/wiki/Two-element_Boolean_algebra "Two-element Boolean algebra") [Boolean algebra](https://en.wikipedia.org/wiki/Boolean_algebra "Boolean algebra"), which they discovered independently, can describe the operation of switching circuits.<sup id="cite_ref-7"><a href="https://en.wikipedia.org/wiki/Logic_gate#cite_note-7">[7]</a></sup><sup id="cite_ref-8"><a href="https://en.wikipedia.org/wiki/Logic_gate#cite_note-8">[8]</a></sup><sup id="cite_ref-historical_9-0"><a href="https://en.wikipedia.org/wiki/Logic_gate#cite_note-historical-9">[9]</a></sup><sup id="cite_ref-Stanković-Astola_2008_10-0"><a href="https://en.wikipedia.org/wiki/Logic_gate#cite_note-Stankovi%C4%87-Astola_2008-10">[10]</a></sup> Using this property of electrical switches to implement logic is the fundamental concept that underlies all electronic digital [computers](https://en.wikipedia.org/wiki/Computer "Computer"). Switching circuit theory became the foundation of [digital circuit](https://en.wikipedia.org/wiki/Digital_circuit "Digital circuit") design, as it became widely known in the electrical engineering community during and after [World War II](https://en.wikipedia.org/wiki/World_War_II "World War II"), with theoretical rigor superseding the _ad hoc_ methods that had prevailed previously.<sup id="cite_ref-Stanković-Astola_2008_10-1"><a href="https://en.wikipedia.org/wiki/Logic_gate#cite_note-Stankovi%C4%87-Astola_2008-10">[10]</a></sup>

[Metal–oxide–semiconductor](https://en.wikipedia.org/wiki/Metal%E2%80%93oxide%E2%80%93semiconductor "Metal–oxide–semiconductor") (MOS) devices in the forms of [PMOS](https://en.wikipedia.org/wiki/PMOS_logic "PMOS logic") and [NMOS](https://en.wikipedia.org/wiki/NMOS_logic "NMOS logic") were demonstrated by [Bell Labs](https://en.wikipedia.org/wiki/Bell_Labs "Bell Labs") engineers [Mohamed M. Atalla](https://en.wikipedia.org/wiki/Mohamed_M._Atalla "Mohamed M. Atalla") and [Dawon Kahng](https://en.wikipedia.org/wiki/Dawon_Kahng "Dawon Kahng") in 1960.<sup id="cite_ref-Lojek_11-0"><a href="https://en.wikipedia.org/wiki/Logic_gate#cite_note-Lojek-11">[11]</a></sup> Both types were later combined and adapted into [complementary MOS](https://en.wikipedia.org/wiki/Complementary_MOS "Complementary MOS") (CMOS) logic by [Chih-Tang Sah](https://en.wikipedia.org/wiki/Chih-Tang_Sah "Chih-Tang Sah") and [Frank Wanlass](https://en.wikipedia.org/wiki/Frank_Wanlass "Frank Wanlass") at [Fairchild Semiconductor](https://en.wikipedia.org/wiki/Fairchild_Semiconductor "Fairchild Semiconductor") in 1963.<sup id="cite_ref-computerhistory1963_12-0"><a href="https://en.wikipedia.org/wiki/Logic_gate#cite_note-computerhistory1963-12">[12]</a></sup>

Active research is taking place in [molecular logic gates](https://en.wikipedia.org/wiki/Molecular_logic_gate "Molecular logic gate").

## Symbols\[[edit](https://en.wikipedia.org/w/index.php?title=Logic_gate&action=edit&section=3 "Edit section: Symbols")\]

[![](https://upload.wikimedia.org/wikipedia/commons/thumb/5/56/74LS192_Symbol.png/220px-74LS192_Symbol.png)](https://en.wikipedia.org/wiki/File:74LS192_Symbol.png)

A synchronous 4-bit up/down [decade counter](https://en.wikipedia.org/wiki/Decade_counter "Decade counter") symbol (74LS192) in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 60617-12.

There are two sets of symbols for elementary logic gates in common use, both defined in [ANSI](https://en.wikipedia.org/wiki/American_National_Standards_Institute "American National Standards Institute")/[IEEE](https://en.wikipedia.org/wiki/Institute_of_Electrical_and_Electronics_Engineers "Institute of Electrical and Electronics Engineers") Std 91-1984 and its supplement ANSI/IEEE Std 91a-1991. The "distinctive shape" set, based on traditional schematics, is used for simple drawings and derives from [United States Military Standard](https://en.wikipedia.org/wiki/United_States_Military_Standard "United States Military Standard") MIL-STD-806 of the 1950s and 1960s.<sup id="cite_ref-13"><a href="https://en.wikipedia.org/wiki/Logic_gate#cite_note-13">[13]</a></sup> It is sometimes unofficially described as "military", reflecting its origin. The "rectangular shape" set, based on ANSI Y32.14 and other early industry standards as later refined by IEEE and IEC, has rectangular outlines for all types of gate and allows representation of a much wider range of devices than is possible with the traditional symbols.<sup id="cite_ref-sdyz001a_14-0"><a href="https://en.wikipedia.org/wiki/Logic_gate#cite_note-sdyz001a-14">[14]</a></sup> The IEC standard, [IEC](https://en.wikipedia.org/wiki/International_Electrotechnical_Commission "International Electrotechnical Commission") 60617-12, has been adopted by other standards, such as [EN](https://en.wikipedia.org/wiki/European_Committee_for_Standardization "European Committee for Standardization") 60617-12:1999 in Europe, [BS](https://en.wikipedia.org/wiki/British_Standard "British Standard") EN 60617-12:1999 in the United Kingdom, and [DIN](https://en.wikipedia.org/wiki/Deutsches_Institut_f%C3%BCr_Normung "Deutsches Institut für Normung") EN 60617-12:1998 in Germany.

The mutual goal of IEEE Std 91-1984 and IEC 617-12 was to provide a uniform method of describing the complex logic functions of digital circuits with schematic symbols. These functions were more complex than simple AND and OR gates. They could be medium scale circuits such as a 4-bit counter to a large scale circuit such as a microprocessor.

IEC 617-12 and its renumbered successor IEC 60617-12 do not explicitly show the "distinctive shape" symbols, but do not prohibit them.<sup id="cite_ref-sdyz001a_14-1"><a href="https://en.wikipedia.org/wiki/Logic_gate#cite_note-sdyz001a-14">[14]</a></sup> These are, however, shown in ANSI/IEEE Std 91 (and 91a) with this note: "The distinctive-shape symbol is, according to IEC Publication 617, Part 12, not preferred, but is not considered to be in contradiction to that standard." IEC 60617-12 correspondingly contains the note (Section 2.1) "Although non-preferred, the use of other symbols recognized by official national standards, that is distinctive shapes in place of symbols \[list of basic gates\], shall not be considered to be in contradiction with this standard. Usage of these other symbols in combination to form complex symbols (for example, use as embedded symbols) is discouraged." This compromise was reached between the respective IEEE and IEC working groups to permit the IEEE and IEC standards to be in mutual compliance with one another.

In the 1980s, schematics were the predominant method to design both [circuit boards](https://en.wikipedia.org/wiki/Circuit_boards "Circuit boards") and custom ICs known as [gate arrays](https://en.wikipedia.org/wiki/Gate_array "Gate array"). Today custom ICs and the [field-programmable gate array](https://en.wikipedia.org/wiki/Field-programmable_gate_array "Field-programmable gate array") are typically designed with [Hardware Description Languages](https://en.wikipedia.org/wiki/Hardware_description_language "Hardware description language") (HDL) such as [Verilog](https://en.wikipedia.org/wiki/Verilog "Verilog") or [VHDL](https://en.wikipedia.org/wiki/VHDL "VHDL").

| Type | Distinctive shape  
(IEEE Std 91/91a-1991) | Rectangular shape  
(IEEE Std 91/91a-1991)  
(IEC 60617-12:1997) | [Boolean algebra](https://en.wikipedia.org/wiki/Boolean_algebra "Boolean algebra") between A & B | [Truth table](https://en.wikipedia.org/wiki/Truth_table "Truth table") |
| --- | --- | --- | --- | --- |
| Single-input gates |
| **[Buffer](https://en.wikipedia.org/wiki/Buffer_gate "Buffer gate")** | 
[![Buffer symbol](https://upload.wikimedia.org/wikipedia/commons/thumb/1/1a/Buffer_ANSI_Labelled.svg/120px-Buffer_ANSI_Labelled.svg.png)](https://en.wikipedia.org/wiki/File:Buffer_ANSI_Labelled.svg "Buffer symbol")

 | 

[![Buffer symbol](https://upload.wikimedia.org/wikipedia/commons/thumb/6/65/Buffer_IEC_Labelled.svg/120px-Buffer_IEC_Labelled.svg.png)](https://en.wikipedia.org/wiki/File:Buffer_IEC_Labelled.svg "Buffer symbol")

 | ![{A}](https://wikimedia.org/api/rest_v1/media/math/render/svg/f5ebb239b453149a6dedba8f18670ce9a9390c08) | 

<table><tbody><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td><b>Input</b></td><td><b>Output</b></td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>A</td><td>Q</td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>0</td><td>0</td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>1</td><td>1</td></tr></tbody></table>

 |
| **[NOT](https://en.wikipedia.org/wiki/NOT_gate "NOT gate")**  
(inverter) | 

[![NOT symbol](https://upload.wikimedia.org/wikipedia/commons/thumb/6/60/NOT_ANSI_Labelled.svg/120px-NOT_ANSI_Labelled.svg.png)](https://en.wikipedia.org/wiki/File:NOT_ANSI_Labelled.svg "NOT symbol")

 | 

[![NOT symbol](https://upload.wikimedia.org/wikipedia/commons/thumb/d/d9/NOT_IEC_Labelled.svg/120px-NOT_IEC_Labelled.svg.png)](https://en.wikipedia.org/wiki/File:NOT_IEC_Labelled.svg "NOT symbol")

 | ![{\overline {A}}](https://wikimedia.org/api/rest_v1/media/math/render/svg/92efef0e89bdc77f6a848764195ef5b9d9bfcc6a) or ![\neg A](https://wikimedia.org/api/rest_v1/media/math/render/svg/195aae731102b36b14a902a091d04ac5c6a5af49) | 

<table><tbody><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td><b>Input</b></td><td><b>Output</b></td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>A</td><td>Q</td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>0</td><td>1</td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>1</td><td>0</td></tr></tbody></table>

 |
| In electronics a NOT gate is more commonly called an inverter. The circle on the symbol is called a _bubble_ and is used in logic diagrams to indicate a logic negation between the external logic state and the internal logic state (1 to 0 or vice versa). On a circuit diagram it must be accompanied by a statement asserting that the _positive logic convention_ or _negative logic convention_ is being used (high voltage level = 1 or low voltage level = 1, respectively). The _wedge_ is used in circuit diagrams to directly indicate an active-low (low voltage level = 1) input or output without requiring a uniform convention throughout the circuit diagram. This is called _Direct Polarity Indication_. See IEEE Std 91/91A and IEC 60617-12. Both the _bubble_ and the _wedge_ can be used on distinctive-shape and [rectangular](https://en.wikipedia.org/wiki/Rectangle "Rectangle")\-shape symbols on circuit diagrams, depending on the logic convention used. On pure logic diagrams, only the _bubble_ is meaningful. |
| [Conjunction](https://en.wikipedia.org/wiki/Logical_conjunction "Logical conjunction") and [Disjunction](https://en.wikipedia.org/wiki/Logical_disjunction "Logical disjunction") |
| **[AND](https://en.wikipedia.org/wiki/AND_gate "AND gate")** | 

[![AND symbol](https://upload.wikimedia.org/wikipedia/commons/thumb/b/b9/AND_ANSI_Labelled.svg/120px-AND_ANSI_Labelled.svg.png)](https://en.wikipedia.org/wiki/File:AND_ANSI_Labelled.svg "AND symbol")

 | 

[![AND symbol](https://upload.wikimedia.org/wikipedia/commons/thumb/d/d3/AND_IEC_Labelled.svg/120px-AND_IEC_Labelled.svg.png)](https://en.wikipedia.org/wiki/File:AND_IEC_Labelled.svg "AND symbol")

 | ![A\cdot B](https://wikimedia.org/api/rest_v1/media/math/render/svg/75a90e903f21f11a0f4ab3caca1e6943ba7a9849) or ![A\land B](https://wikimedia.org/api/rest_v1/media/math/render/svg/74954195333a8593163b93a9688695b8dc74da55) | 

<table><tbody><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td colspan="2"><b>Input</b></td><td><b>Output</b></td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>A</td><td>B</td><td>Q</td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>0</td><td>0</td><td>0</td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>0</td><td>1</td><td>0</td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>1</td><td>0</td><td>0</td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>1</td><td>1</td><td>1</td></tr></tbody></table>

 |
| **[OR](https://en.wikipedia.org/wiki/OR_gate "OR gate")** | 

[![OR symbol](https://upload.wikimedia.org/wikipedia/commons/thumb/1/16/OR_ANSI_Labelled.svg/120px-OR_ANSI_Labelled.svg.png)](https://en.wikipedia.org/wiki/File:OR_ANSI_Labelled.svg "OR symbol")

 | 

[![OR symbol](https://upload.wikimedia.org/wikipedia/commons/thumb/0/04/OR_IEC_Labelled.svg/120px-OR_IEC_Labelled.svg.png)](https://en.wikipedia.org/wiki/File:OR_IEC_Labelled.svg "OR symbol")

 | ![A+B](https://wikimedia.org/api/rest_v1/media/math/render/svg/4279cdbd3cb8ec4c3423065d9a7d83a82cfc89e3) or ![A\lor B](https://wikimedia.org/api/rest_v1/media/math/render/svg/9b9c9c90857c12727201dd9e47a4e7c8658fdbc5) | 

<table><tbody><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td colspan="2"><b>Input</b></td><td><b>Output</b></td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>A</td><td>B</td><td>Q</td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>0</td><td>0</td><td>0</td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>0</td><td>1</td><td>1</td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>1</td><td>0</td><td>1</td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>1</td><td>1</td><td>1</td></tr></tbody></table>

 |
| [Alternative denial](https://en.wikipedia.org/wiki/Sheffer_stroke "Sheffer stroke") and [Joint denial](https://en.wikipedia.org/wiki/Logical_NOR "Logical NOR") |
| **[NAND](https://en.wikipedia.org/wiki/NAND_gate "NAND gate")** | 

[![NAND symbol](https://upload.wikimedia.org/wikipedia/commons/thumb/e/e6/NAND_ANSI_Labelled.svg/120px-NAND_ANSI_Labelled.svg.png)](https://en.wikipedia.org/wiki/File:NAND_ANSI_Labelled.svg "NAND symbol")

 | 

[![NAND symbol](https://upload.wikimedia.org/wikipedia/commons/thumb/d/dc/NAND_IEC_Labelled.svg/120px-NAND_IEC_Labelled.svg.png)](https://en.wikipedia.org/wiki/File:NAND_IEC_Labelled.svg "NAND symbol")

 | ![\overline{A \cdot B}](https://wikimedia.org/api/rest_v1/media/math/render/svg/225f35bb78e90b9126458f1bc6bf1ed3f0724bbf) or ![A\uparrow B](https://wikimedia.org/api/rest_v1/media/math/render/svg/5723e9ef44d446f4410c273b056d7c7c8e6f2564) | 

<table><tbody><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td colspan="2"><b>Input</b></td><td><b>Output</b></td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>A</td><td>B</td><td>Q</td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>0</td><td>0</td><td>1</td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>0</td><td>1</td><td>1</td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>1</td><td>0</td><td>1</td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>1</td><td>1</td><td>0</td></tr></tbody></table>

 |
| **[NOR](https://en.wikipedia.org/wiki/NOR_gate "NOR gate")** | [![NOR symbol](https://upload.wikimedia.org/wikipedia/commons/thumb/c/c6/NOR_ANSI_Labelled.svg/120px-NOR_ANSI_Labelled.svg.png)](https://en.wikipedia.org/wiki/File:NOR_ANSI_Labelled.svg "NOR symbol") | [![NOR symbol](https://upload.wikimedia.org/wikipedia/commons/thumb/e/ea/NOR_IEC_Labelled.svg/120px-NOR_IEC_Labelled.svg.png)](https://en.wikipedia.org/wiki/File:NOR_IEC_Labelled.svg "NOR symbol") | ![\overline{A + B}](https://wikimedia.org/api/rest_v1/media/math/render/svg/08840f8e2022f127fc459d801a8f8ce93f65f55a) or ![{\displaystyle A\downarrow B}](https://wikimedia.org/api/rest_v1/media/math/render/svg/2c5e77260e67880093dafe958880ea02f5026164) | 

<table><tbody><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td colspan="2"><b>Input</b></td><td><b>Output</b></td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>A</td><td>B</td><td>Q</td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>0</td><td>0</td><td>1</td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>0</td><td>1</td><td>0</td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>1</td><td>0</td><td>0</td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>1</td><td>1</td><td>0</td></tr></tbody></table>

 |
| [Exclusive or](https://en.wikipedia.org/wiki/Exclusive_or "Exclusive or") and [Biconditional](https://en.wikipedia.org/wiki/Logical_biconditional "Logical biconditional") |
| **[XOR](https://en.wikipedia.org/wiki/XOR_gate "XOR gate")** | [![XOR symbol](https://upload.wikimedia.org/wikipedia/commons/thumb/1/17/XOR_ANSI_Labelled.svg/120px-XOR_ANSI_Labelled.svg.png)](https://en.wikipedia.org/wiki/File:XOR_ANSI_Labelled.svg "XOR symbol") | [![XOR symbol](https://upload.wikimedia.org/wikipedia/commons/thumb/d/d0/XOR_IEC_Labelled.svg/120px-XOR_IEC_Labelled.svg.png)](https://en.wikipedia.org/wiki/File:XOR_IEC_Labelled.svg "XOR symbol") | ![A\oplus B](https://wikimedia.org/api/rest_v1/media/math/render/svg/f0512d6bdd29ff000dea0bf68b853618dcaabc3e) or ![{\displaystyle A\veebar B}](https://wikimedia.org/api/rest_v1/media/math/render/svg/3c6b95dc15cf07d2c1ce14624b7790ec1336e5eb) | 

<table><tbody><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td colspan="2"><b>Input</b></td><td><b>Output</b></td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>A</td><td>B</td><td>Q</td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>0</td><td>0</td><td>0</td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>0</td><td>1</td><td>1</td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>1</td><td>0</td><td>1</td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>1</td><td>1</td><td>0</td></tr></tbody></table>

 |
| The output of a two input exclusive-OR is true only when the two input values are _different_, and false if they are equal, regardless of the value. If there are more than two inputs, the output of the distinctive-shape symbol is undefined. The output of the rectangular-shaped symbol is true if the number of true inputs is exactly one or exactly the number following the "=" in the qualifying symbol. |
| **[XNOR](https://en.wikipedia.org/wiki/XNOR_gate "XNOR gate")** | [![XNOR symbol](https://upload.wikimedia.org/wikipedia/commons/thumb/b/b8/XNOR_ANSI_Labelled.svg/120px-XNOR_ANSI_Labelled.svg.png)](https://en.wikipedia.org/wiki/File:XNOR_ANSI_Labelled.svg "XNOR symbol") | [![XNOR symbol](https://upload.wikimedia.org/wikipedia/commons/thumb/6/62/XNOR_IEC_Labelled.svg/120px-XNOR_IEC_Labelled.svg.png)](https://en.wikipedia.org/wiki/File:XNOR_IEC_Labelled.svg "XNOR symbol") | ![\overline{A \oplus B}](https://wikimedia.org/api/rest_v1/media/math/render/svg/6a925c0f94e91b108609068c5ceae7c671db84d9) or ![{A \odot B}](https://wikimedia.org/api/rest_v1/media/math/render/svg/d6c5d00749f865e6799422873f3564ffccfc7105) | 

<table><tbody><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td colspan="2"><b>Input</b></td><td><b>Output</b></td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>A</td><td>B</td><td>Q</td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>0</td><td>0</td><td>1</td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>0</td><td>1</td><td>0</td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>1</td><td>0</td><td>0</td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>1</td><td>1</td><td>1</td></tr></tbody></table>

 |

## Truth tables\[[edit](https://en.wikipedia.org/w/index.php?title=Logic_gate&action=edit&section=4 "Edit section: Truth tables")\]

Output comparison of 1-input logic gates.

<table><tbody><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td colspan="1"><b>Input</b></td><td colspan="2"><b>Output</b></td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>A</td><td>Buffer</td><td>Inverter</td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>0</td><td>0</td><td>1</td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>1</td><td>1</td><td>0</td></tr></tbody></table>

Output comparison of 2-input logic gates.

<table><tbody><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td colspan="2"><b>Input</b></td><td colspan="6"><b>Output</b></td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>A</td><td>B</td><td>AND</td><td>NAND</td><td>OR</td><td>NOR</td><td>XOR</td><td>XNOR</td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>0</td><td>0</td><td rowspan="3">0</td><td rowspan="3">1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>0</td><td>1</td><td rowspan="3">1</td><td rowspan="3">0</td><td rowspan="2">1</td><td rowspan="2">0</td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>1</td><td>0</td></tr><tr data-darkreader-inline-bgimage="" data-darkreader-inline-bgcolor=""><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr></tbody></table>

## Universal logic gates\[[edit](https://en.wikipedia.org/w/index.php?title=Logic_gate&action=edit&section=5 "Edit section: Universal logic gates")\]

[![](https://upload.wikimedia.org/wikipedia/commons/thumb/c/c6/TexasInstruments_7400_chip%2C_view_and_element_placement.jpg/180px-TexasInstruments_7400_chip%2C_view_and_element_placement.jpg)](https://en.wikipedia.org/wiki/File:TexasInstruments_7400_chip,_view_and_element_placement.jpg)

The 7400 chip, containing four NANDs. The two additional pins supply power (+5 V) and connect the ground.

[Charles Sanders Peirce](https://en.wikipedia.org/wiki/Charles_Sanders_Peirce "Charles Sanders Peirce") (during 1880–1881) showed that [NOR gates alone](https://en.wikipedia.org/wiki/NOR_logic "NOR logic") (or alternatively [NAND gates alone](https://en.wikipedia.org/wiki/NAND_logic "NAND logic")) can be used to reproduce the functions of all the other logic gates, but his work on it was unpublished until 1933.<sup id="cite_ref-15"><a href="https://en.wikipedia.org/wiki/Logic_gate#cite_note-15">[15]</a></sup> The first published proof was by [Henry M. Sheffer](https://en.wikipedia.org/wiki/Henry_M._Sheffer "Henry M. Sheffer") in 1913, so the NAND logical operation is sometimes called [Sheffer stroke](https://en.wikipedia.org/wiki/Sheffer_stroke "Sheffer stroke"); the [logical NOR](https://en.wikipedia.org/wiki/Logical_NOR "Logical NOR") is sometimes called _Peirce's arrow_.<sup id="cite_ref-BüningLettmann1999_16-0"><a href="https://en.wikipedia.org/wiki/Logic_gate#cite_note-B%C3%BCningLettmann1999-16">[16]</a></sup> Consequently, these gates are sometimes called _universal logic gates_.<sup id="cite_ref-Bird2007_17-0"><a href="https://en.wikipedia.org/wiki/Logic_gate#cite_note-Bird2007-17">[17]</a></sup>

<table><caption></caption><tbody><tr><th>type</th><th>NAND construction</th><th>NOR construction</th></tr><tr><td>NOT</td><td><a href="https://en.wikipedia.org/wiki/File:NOT_from_NAND.svg"><img alt="NOT from NAND.svg" src="https://upload.wikimedia.org/wikipedia/commons/thumb/3/3f/NOT_from_NAND.svg/120px-NOT_from_NAND.svg.png" decoding="async" width="120" height="50" srcset="https://upload.wikimedia.org/wikipedia/commons/thumb/3/3f/NOT_from_NAND.svg/180px-NOT_from_NAND.svg.png 1.5x, https://upload.wikimedia.org/wikipedia/commons/thumb/3/3f/NOT_from_NAND.svg/240px-NOT_from_NAND.svg.png 2x" data-file-width="120" data-file-height="50"></a></td><td><a href="https://en.wikipedia.org/wiki/File:NOT_from_NOR.svg"><img alt="NOT from NOR.svg" src="https://upload.wikimedia.org/wikipedia/commons/thumb/b/ba/NOT_from_NOR.svg/120px-NOT_from_NOR.svg.png" decoding="async" width="120" height="50" srcset="https://upload.wikimedia.org/wikipedia/commons/thumb/b/ba/NOT_from_NOR.svg/180px-NOT_from_NOR.svg.png 1.5x, https://upload.wikimedia.org/wikipedia/commons/thumb/b/ba/NOT_from_NOR.svg/240px-NOT_from_NOR.svg.png 2x" data-file-width="120" data-file-height="50"></a></td></tr><tr><td>AND</td><td><a href="https://en.wikipedia.org/wiki/File:AND_from_NAND.svg"><img alt="AND from NAND.svg" src="https://upload.wikimedia.org/wikipedia/commons/thumb/1/16/AND_from_NAND.svg/200px-AND_from_NAND.svg.png" decoding="async" width="200" height="50" srcset="https://upload.wikimedia.org/wikipedia/commons/thumb/1/16/AND_from_NAND.svg/300px-AND_from_NAND.svg.png 1.5x, https://upload.wikimedia.org/wikipedia/commons/thumb/1/16/AND_from_NAND.svg/400px-AND_from_NAND.svg.png 2x" data-file-width="200" data-file-height="50"></a></td><td><a href="https://en.wikipedia.org/wiki/File:AND_from_NOR.svg"><img alt="AND from NOR.svg" src="https://upload.wikimedia.org/wikipedia/commons/thumb/f/f4/AND_from_NOR.svg/200px-AND_from_NOR.svg.png" decoding="async" width="200" height="100" srcset="https://upload.wikimedia.org/wikipedia/commons/thumb/f/f4/AND_from_NOR.svg/300px-AND_from_NOR.svg.png 1.5x, https://upload.wikimedia.org/wikipedia/commons/thumb/f/f4/AND_from_NOR.svg/400px-AND_from_NOR.svg.png 2x" data-file-width="200" data-file-height="100"></a></td></tr><tr><td>NAND</td><td><a href="https://en.wikipedia.org/wiki/File:NAND_ANSI_Labelled.svg"><img alt="NAND ANSI Labelled.svg" src="https://upload.wikimedia.org/wikipedia/commons/thumb/e/e6/NAND_ANSI_Labelled.svg/120px-NAND_ANSI_Labelled.svg.png" decoding="async" width="120" height="50" srcset="https://upload.wikimedia.org/wikipedia/commons/thumb/e/e6/NAND_ANSI_Labelled.svg/180px-NAND_ANSI_Labelled.svg.png 1.5x, https://upload.wikimedia.org/wikipedia/commons/thumb/e/e6/NAND_ANSI_Labelled.svg/240px-NAND_ANSI_Labelled.svg.png 2x" data-file-width="120" data-file-height="50"></a></td><td><a href="https://en.wikipedia.org/wiki/File:NAND_from_NOR.svg"><img alt="NAND from NOR.svg" src="https://upload.wikimedia.org/wikipedia/commons/thumb/2/2b/NAND_from_NOR.svg/280px-NAND_from_NOR.svg.png" decoding="async" width="280" height="100" srcset="https://upload.wikimedia.org/wikipedia/commons/thumb/2/2b/NAND_from_NOR.svg/420px-NAND_from_NOR.svg.png 1.5x, https://upload.wikimedia.org/wikipedia/commons/thumb/2/2b/NAND_from_NOR.svg/560px-NAND_from_NOR.svg.png 2x" data-file-width="280" data-file-height="100"></a></td></tr><tr><td>OR</td><td><a href="https://en.wikipedia.org/wiki/File:OR_from_NAND.svg"><img alt="OR from NAND.svg" src="https://upload.wikimedia.org/wikipedia/commons/thumb/9/90/OR_from_NAND.svg/200px-OR_from_NAND.svg.png" decoding="async" width="200" height="100" srcset="https://upload.wikimedia.org/wikipedia/commons/thumb/9/90/OR_from_NAND.svg/300px-OR_from_NAND.svg.png 1.5x, https://upload.wikimedia.org/wikipedia/commons/thumb/9/90/OR_from_NAND.svg/400px-OR_from_NAND.svg.png 2x" data-file-width="200" data-file-height="100"></a></td><td><a href="https://en.wikipedia.org/wiki/File:OR_from_NOR.svg"><img alt="OR from NOR.svg" src="https://upload.wikimedia.org/wikipedia/commons/thumb/4/4b/OR_from_NOR.svg/200px-OR_from_NOR.svg.png" decoding="async" width="200" height="50" srcset="https://upload.wikimedia.org/wikipedia/commons/thumb/4/4b/OR_from_NOR.svg/300px-OR_from_NOR.svg.png 1.5x, https://upload.wikimedia.org/wikipedia/commons/thumb/4/4b/OR_from_NOR.svg/400px-OR_from_NOR.svg.png 2x" data-file-width="200" data-file-height="50"></a></td></tr><tr><td>NOR</td><td><a href="https://en.wikipedia.org/wiki/File:NOR_from_NAND.svg"><img alt="NOR from NAND.svg" src="https://upload.wikimedia.org/wikipedia/commons/thumb/4/4e/NOR_from_NAND.svg/280px-NOR_from_NAND.svg.png" decoding="async" width="280" height="100" srcset="https://upload.wikimedia.org/wikipedia/commons/thumb/4/4e/NOR_from_NAND.svg/420px-NOR_from_NAND.svg.png 1.5x, https://upload.wikimedia.org/wikipedia/commons/thumb/4/4e/NOR_from_NAND.svg/560px-NOR_from_NAND.svg.png 2x" data-file-width="280" data-file-height="100"></a></td><td><a href="https://en.wikipedia.org/wiki/File:NOR_ANSI_Labelled.svg"><img alt="NOR ANSI Labelled.svg" src="https://upload.wikimedia.org/wikipedia/commons/thumb/c/c6/NOR_ANSI_Labelled.svg/120px-NOR_ANSI_Labelled.svg.png" decoding="async" width="120" height="50" srcset="https://upload.wikimedia.org/wikipedia/commons/thumb/c/c6/NOR_ANSI_Labelled.svg/180px-NOR_ANSI_Labelled.svg.png 1.5x, https://upload.wikimedia.org/wikipedia/commons/thumb/c/c6/NOR_ANSI_Labelled.svg/240px-NOR_ANSI_Labelled.svg.png 2x" data-file-width="120" data-file-height="50"></a></td></tr><tr><td>XOR</td><td><a href="https://en.wikipedia.org/wiki/File:XOR_from_NAND.svg"><img alt="XOR from NAND.svg" src="https://upload.wikimedia.org/wikipedia/commons/thumb/f/fa/XOR_from_NAND.svg/300px-XOR_from_NAND.svg.png" decoding="async" width="300" height="100" srcset="https://upload.wikimedia.org/wikipedia/commons/thumb/f/fa/XOR_from_NAND.svg/450px-XOR_from_NAND.svg.png 1.5x, https://upload.wikimedia.org/wikipedia/commons/thumb/f/fa/XOR_from_NAND.svg/600px-XOR_from_NAND.svg.png 2x" data-file-width="300" data-file-height="100"></a></td><td><a href="https://en.wikipedia.org/wiki/File:XOR_from_NOR.svg"><img alt="XOR from NOR.svg" src="https://upload.wikimedia.org/wikipedia/commons/thumb/e/e3/XOR_from_NOR.svg/320px-XOR_from_NOR.svg.png" decoding="async" width="320" height="150" srcset="https://upload.wikimedia.org/wikipedia/commons/thumb/e/e3/XOR_from_NOR.svg/480px-XOR_from_NOR.svg.png 1.5x, https://upload.wikimedia.org/wikipedia/commons/thumb/e/e3/XOR_from_NOR.svg/640px-XOR_from_NOR.svg.png 2x" data-file-width="320" data-file-height="150"></a></td></tr><tr><td>XNOR</td><td><a href="https://en.wikipedia.org/wiki/File:XNOR_from_NAND.svg"><img alt="XNOR from NAND.svg" src="https://upload.wikimedia.org/wikipedia/commons/thumb/e/e2/XNOR_from_NAND.svg/380px-XNOR_from_NAND.svg.png" decoding="async" width="380" height="100" srcset="https://upload.wikimedia.org/wikipedia/commons/thumb/e/e2/XNOR_from_NAND.svg/570px-XNOR_from_NAND.svg.png 1.5x, https://upload.wikimedia.org/wikipedia/commons/thumb/e/e2/XNOR_from_NAND.svg/760px-XNOR_from_NAND.svg.png 2x" data-file-width="380" data-file-height="100"></a></td><td><a href="https://en.wikipedia.org/wiki/File:XNOR_from_NOR.svg"><img alt="XNOR from NOR.svg" src="https://upload.wikimedia.org/wikipedia/commons/thumb/f/f0/XNOR_from_NOR.svg/300px-XNOR_from_NOR.svg.png" decoding="async" width="300" height="100" srcset="https://upload.wikimedia.org/wikipedia/commons/thumb/f/f0/XNOR_from_NOR.svg/450px-XNOR_from_NOR.svg.png 1.5x, https://upload.wikimedia.org/wikipedia/commons/thumb/f/f0/XNOR_from_NOR.svg/600px-XNOR_from_NOR.svg.png 2x" data-file-width="300" data-file-height="100"></a></td></tr></tbody></table>

## De Morgan equivalent symbols\[[edit](https://en.wikipedia.org/w/index.php?title=Logic_gate&action=edit&section=6 "Edit section: De Morgan equivalent symbols")\]

By use of [De Morgan's laws](https://en.wikipedia.org/wiki/De_Morgan%27s_laws "De Morgan's laws"), an _AND_ function is identical to an _OR_ function with negated inputs and outputs. Likewise, an _OR_ function is identical to an _AND_ function with negated inputs and outputs. A NAND gate is equivalent to an OR gate with negated inputs, and a NOR gate is equivalent to an AND gate with negated inputs.

This leads to an alternative set of symbols for basic gates that use the opposite core symbol (_AND_ or _OR_) but with the inputs and outputs negated. Use of these alternative symbols can make logic circuit diagrams much clearer and help to show accidental connection of an active high output to an active low input or vice versa. Any connection that has logic negations at both ends can be replaced by a negationless connection and a suitable change of gate or vice versa. Any connection that has a negation at one end and no negation at the other can be made easier to interpret by instead using the De Morgan equivalent symbol at either of the two ends. When negation or polarity indicators on both ends of a connection match, there is no logic negation in that path (effectively, bubbles "cancel"), making it easier to follow logic states from one symbol to the next. This is commonly seen in real logic diagrams – thus the reader must not get into the habit of associating the shapes exclusively as OR or AND shapes, but also take into account the bubbles at both inputs and outputs in order to determine the "true" logic function indicated.

A De Morgan symbol can show more clearly a gate's primary logical purpose and the polarity of its nodes that are considered in the "signaled" (active, on) state. Consider the simplified case where a two-input NAND gate is used to drive a motor when either of its inputs are brought low by a switch. The "signaled" state (motor on) occurs when either one OR the other switch is on. Unlike a regular NAND symbol, which suggests AND logic, the De Morgan version, a two negative-input OR gate, correctly shows that OR is of interest. The regular NAND symbol has a bubble at the output and none at the inputs (the opposite of the states that will turn the motor on), but the De Morgan symbol shows both inputs and output in the polarity that will drive the motor.

De Morgan's theorem is most commonly used to implement logic gates as combinations of only NAND gates, or as combinations of only NOR gates, for economic reasons.

## Data storage and sequential logic\[[edit](https://en.wikipedia.org/w/index.php?title=Logic_gate&action=edit&section=7 "Edit section: Data storage and sequential logic")\]

[![](https://upload.wikimedia.org/wikipedia/commons/thumb/c/c6/R-S_mk2.gif/220px-R-S_mk2.gif)](https://en.wikipedia.org/wiki/File:R-S_mk2.gif)

Animation of how an SR [NOR gate](https://en.wikipedia.org/wiki/NOR_gate "NOR gate") latch works.

Logic gates can also be used to hold a state, allowing data storage. A storage element can be constructed by connecting several gates in a "[latch](https://en.wikipedia.org/wiki/Latch_(electronics) "Latch (electronics)")" circuit. Latching circuitry is used in [static random-access memory](https://en.wikipedia.org/wiki/Static_random-access_memory "Static random-access memory"). More complicated designs that use [clock signals](https://en.wikipedia.org/wiki/Clock_signal "Clock signal") and that change only on a rising or falling edge of the clock are called edge-triggered "[flip-flops](https://en.wikipedia.org/wiki/Flip-flop_(electronics) "Flip-flop (electronics)")". Formally, a flip-flop is called a bistable circuit, because it has two stable states which it can maintain indefinitely. The combination of multiple flip-flops in parallel, to store a multiple-bit value, is known as a register. When using any of these gate setups the overall system has memory; it is then called a [sequential logic](https://en.wikipedia.org/wiki/Sequential_logic "Sequential logic") system since its output can be influenced by its previous state(s), i.e. by the _sequence_ of input states. In contrast, the output from [combinational logic](https://en.wikipedia.org/wiki/Combinational_logic "Combinational logic") is purely a combination of its present inputs, unaffected by the previous input and output states.

These logic circuits are used in computer [memory](https://en.wikipedia.org/wiki/Computer_memory "Computer memory"). They vary in performance, based on factors of [speed](https://en.wikipedia.org/wiki/Speed "Speed"), complexity, and reliability of storage, and many different types of designs are used based on the application.

## Three-state logic gates\[[edit](https://en.wikipedia.org/w/index.php?title=Logic_gate&action=edit&section=8 "Edit section: Three-state logic gates")\]

[![](https://upload.wikimedia.org/wikipedia/commons/thumb/c/c0/Tristate_buffer.svg/320px-Tristate_buffer.svg.png)](https://en.wikipedia.org/wiki/File:Tristate_buffer.svg)

A tristate buffer can be thought of as a switch. If _B_ is on, the switch is closed. If B is off, the switch is open.

A three-state logic gate is a type of logic gate that can have three different outputs: high (H), low (L) and high-impedance (Z). The high-impedance state plays no role in the logic, which is strictly binary. These devices are used on [buses](https://en.wikipedia.org/wiki/Bus_(computing) "Bus (computing)") of the [CPU](https://en.wikipedia.org/wiki/Central_Processing_Unit "Central Processing Unit") to allow multiple chips to send data. A group of three-states driving a line with a suitable control circuit is basically equivalent to a [multiplexer](https://en.wikipedia.org/wiki/Multiplexer "Multiplexer"), which may be physically distributed over separate devices or plug-in cards.

In electronics, a high output would mean the output is sourcing current from the positive power terminal (positive voltage). A low output would mean the output is sinking current to the negative power terminal (zero voltage). High impedance would mean that the output is effectively disconnected from the circuit.

## Manufacturing\[[edit](https://en.wikipedia.org/w/index.php?title=Logic_gate&action=edit&section=9 "Edit section: Manufacturing")\]

Since the 1990s, most logic gates are made in [CMOS](https://en.wikipedia.org/wiki/CMOS "CMOS") (complementary metal oxide semiconductor) technology that uses both NMOS and PMOS transistors. Often millions of logic gates are [packaged](https://en.wikipedia.org/wiki/Chip_carrier "Chip carrier") in a single [integrated circuit](https://en.wikipedia.org/wiki/Integrated_circuit "Integrated circuit").

### Non-electronic logic gates\[[edit](https://en.wikipedia.org/w/index.php?title=Logic_gate&action=edit&section=10 "Edit section: Non-electronic logic gates")\]

Non-electronic implementations are varied, though few of them are used in practical applications. Many early electromechanical digital computers, such as the [Harvard Mark I](https://en.wikipedia.org/wiki/Harvard_Mark_I "Harvard Mark I"), were built from [relay logic](https://en.wikipedia.org/wiki/Relay_logic "Relay logic") gates, using electro-mechanical [relays](https://en.wikipedia.org/wiki/Relay "Relay"). Logic gates can be made using [pneumatic](https://en.wikipedia.org/wiki/Pneumatic "Pneumatic") devices, such as the [Sorteberg relay](https://en.wikipedia.org/w/index.php?title=Sorteberg_relay&action=edit&redlink=1 "Sorteberg relay (page does not exist)") or mechanical logic gates, including on a molecular scale.<sup id="cite_ref-18"><a href="https://en.wikipedia.org/wiki/Logic_gate#cite_note-18">[18]</a></sup> Various types of fundamental logic gates have been constructed using molecules ([molecular logic gates](https://en.wikipedia.org/wiki/Molecular_logic_gate "Molecular logic gate")), which are based on chemical inputs and spectroscopic outputs.<sup id="cite_ref-19"><a href="https://en.wikipedia.org/wiki/Logic_gate#cite_note-19">[19]</a></sup> Logic gates have been made out of [DNA](https://en.wikipedia.org/wiki/DNA "DNA") (see [DNA nanotechnology](https://en.wikipedia.org/wiki/DNA_nanotechnology "DNA nanotechnology"))<sup id="cite_ref-20"><a href="https://en.wikipedia.org/wiki/Logic_gate#cite_note-20">[20]</a></sup> and used to create a computer called MAYA (see [MAYA-II](https://en.wikipedia.org/wiki/MAYA-II "MAYA-II")). Logic gates can be made from [quantum mechanical](https://en.wikipedia.org/wiki/Quantum_mechanics "Quantum mechanics") effects, see [quantum logic gate](https://en.wikipedia.org/wiki/Quantum_logic_gate "Quantum logic gate"). [Photonic logic](https://en.wikipedia.org/wiki/Photonic_logic "Photonic logic") gates use [nonlinear optical](https://en.wikipedia.org/wiki/Nonlinear_optics "Nonlinear optics") effects.

In principle any method that leads to a gate that is [functionally complete](https://en.wikipedia.org/wiki/Functional_completeness "Functional completeness") (for example, either a NOR or a NAND gate) can be used to make any kind of digital logic circuit. Note that the use of 3-state logic for bus systems is not needed, and can be replaced by digital multiplexers, which can be built using only simple logic gates (such as NAND gates, NOR gates, or AND and OR gates).

### Logic families\[[edit](https://en.wikipedia.org/w/index.php?title=Logic_gate&action=edit&section=11 "Edit section: Logic families")\]

There are several [logic families](https://en.wikipedia.org/wiki/Logic_family "Logic family") with different characteristics (power consumption, speed, cost, size) such as: [RDL](https://en.wikipedia.org/wiki/Diode_logic "Diode logic") (resistor–diode logic), [RTL](https://en.wikipedia.org/wiki/Resistor%E2%80%93transistor_logic "Resistor–transistor logic") (resistor-transistor logic), [DTL](https://en.wikipedia.org/wiki/Diode%E2%80%93transistor_logic "Diode–transistor logic") (diode–transistor logic), [TTL](https://en.wikipedia.org/wiki/Transistor%E2%80%93transistor_logic "Transistor–transistor logic") (transistor–transistor logic) and CMOS. There are also sub-variants, e.g. standard CMOS logic vs. advanced types using still CMOS technology, but with some optimizations for avoiding loss of speed due to slower PMOS transistors.

## See also\[[edit](https://en.wikipedia.org/w/index.php?title=Logic_gate&action=edit&section=12 "Edit section: See also")\]

-   [And-inverter graph](https://en.wikipedia.org/wiki/And-inverter_graph "And-inverter graph")
-   [Boolean algebra topics](https://en.wikipedia.org/wiki/Boolean_algebra_topics "Boolean algebra topics")
-   [Boolean function](https://en.wikipedia.org/wiki/Boolean_function "Boolean function")
-   [Digital circuit](https://en.wikipedia.org/wiki/Digital_circuit "Digital circuit")
-   [Espresso heuristic logic minimizer](https://en.wikipedia.org/wiki/Espresso_heuristic_logic_minimizer "Espresso heuristic logic minimizer")
-   [Fan-out](https://en.wikipedia.org/wiki/Fan-out "Fan-out")
-   [Field-programmable gate array](https://en.wikipedia.org/wiki/Field-programmable_gate_array "Field-programmable gate array") (FPGA)
-   [Flip-flop (electronics)](https://en.wikipedia.org/wiki/Flip-flop_(electronics) "Flip-flop (electronics)")
-   [Functional completeness](https://en.wikipedia.org/wiki/Functional_completeness "Functional completeness")
-   [Karnaugh map](https://en.wikipedia.org/wiki/Karnaugh_map "Karnaugh map")
-   [Combinational logic](https://en.wikipedia.org/wiki/Combinational_logic "Combinational logic")
-   [List of 4000 series integrated circuits](https://en.wikipedia.org/wiki/List_of_4000_series_integrated_circuits "List of 4000 series integrated circuits")
-   [List of 7400 series integrated circuits](https://en.wikipedia.org/wiki/List_of_7400_series_integrated_circuits "List of 7400 series integrated circuits")
-   [Logic family](https://en.wikipedia.org/wiki/Logic_family "Logic family")
-   [Logic level](https://en.wikipedia.org/wiki/Logic_level "Logic level")
-   [Logical graph](https://en.wikipedia.org/wiki/Logical_graph "Logical graph")
-   [NMOS logic](https://en.wikipedia.org/wiki/NMOS_logic "NMOS logic")
-   [Processor design](https://en.wikipedia.org/wiki/Processor_design "Processor design")
-   [Programmable logic controller](https://en.wikipedia.org/wiki/Programmable_logic_controller "Programmable logic controller") (PLC)
-   [Programmable logic device](https://en.wikipedia.org/wiki/Programmable_logic_device "Programmable logic device") (PLD)
-   [Propositional calculus](https://en.wikipedia.org/wiki/Propositional_calculus "Propositional calculus")
-   [Quantum logic gate](https://en.wikipedia.org/wiki/Quantum_logic_gate "Quantum logic gate")
-   [Race hazard](https://en.wikipedia.org/wiki/Race_hazard "Race hazard")
-   [Reversible computing](https://en.wikipedia.org/wiki/Reversible_computing "Reversible computing")
-   [Truth table](https://en.wikipedia.org/wiki/Truth_table "Truth table")

## References\[[edit](https://en.wikipedia.org/w/index.php?title=Logic_gate&action=edit&section=13 "Edit section: References")\]

1.  **[^](https://en.wikipedia.org/wiki/Logic_gate#cite_ref-1 "Jump up")** Jaeger (1997). _Microelectronic Circuit Design_. [McGraw-Hill](https://en.wikipedia.org/wiki/McGraw-Hill "McGraw-Hill"). pp. 226–233. [ISBN](https://en.wikipedia.org/wiki/ISBN_(identifier) "ISBN (identifier)") [0-07-032482-4](https://en.wikipedia.org/wiki/Special:BookSources/0-07-032482-4 "Special:BookSources/0-07-032482-4").
2.  **[^](https://en.wikipedia.org/wiki/Logic_gate#cite_ref-2 "Jump up")** Tinder, Richard F. (2000). [_Engineering digital design_](https://books.google.com/books?id=6x0pjjMKRh0C&q=AOI+gate&pg=PT347) (2nd ed.). pp. 317–319. [ISBN](https://en.wikipedia.org/wiki/ISBN_(identifier) "ISBN (identifier)") [0-12-691295-5](https://en.wikipedia.org/wiki/Special:BookSources/0-12-691295-5 "Special:BookSources/0-12-691295-5").
3.  **[^](https://en.wikipedia.org/wiki/Logic_gate#cite_ref-3 "Jump up")** Rowe, Jim. "Circuit Logic – Why and How". No. December 1966. Electronics Australia.
4.  **[^](https://en.wikipedia.org/wiki/Logic_gate#cite_ref-Nylan2001_4-0 "Jump up")** Nylan, Michael (2001). [_The Five "Confucian" Classics_](https://books.google.com/books?id=KykM1DhBxd8C&pg=PA206). [Yale University Press](https://en.wikipedia.org/wiki/Yale_University_Press "Yale University Press"). pp. 204–206. [ISBN](https://en.wikipedia.org/wiki/ISBN_(identifier) "ISBN (identifier)") [978-0-300-08185-5](https://en.wikipedia.org/wiki/Special:BookSources/978-0-300-08185-5 "Special:BookSources/978-0-300-08185-5"). Retrieved 2010-06-08.
5.  **[^](https://en.wikipedia.org/wiki/Logic_gate#cite_ref-binary_5-0 "Jump up")** Perkins, Franklin (2004). ["Exchange with China"](https://books.google.com/books?id=0Jzv9IoAHFsC&dq=117&pg=PA117). _Leibniz and China: A Commerce of Light_. [Cambridge University Press](https://en.wikipedia.org/wiki/Cambridge_University_Press "Cambridge University Press"). p. 117. [ISBN](https://en.wikipedia.org/wiki/ISBN_(identifier) "ISBN (identifier)") [9780521830249](https://en.wikipedia.org/wiki/Special:BookSources/9780521830249 "Special:BookSources/9780521830249"). ... one of the traditional orderings of the hexagrams, the _xiantian tu_ ordering made by Shao Yong, was, with a few modifications, the same order found in Leibniz's binary arithmetic.
6.  **[^](https://en.wikipedia.org/wiki/Logic_gate#cite_ref-P2M_6-0 "Jump up")** Peirce, C. S., "Letter, Peirce to [A. Marquand](https://en.wikipedia.org/wiki/Allan_Marquand "Allan Marquand")", dated 1886, _[Writings of Charles S. Peirce](https://en.wikipedia.org/wiki/Charles_Sanders_Peirce_bibliography#W "Charles Sanders Peirce bibliography")_, v. 5, 1993, pp. 420–423. See [Burks, Arthur W.](https://en.wikipedia.org/wiki/Arthur_W._Burks "Arthur W. Burks") (1978). ["Review: Charles S. Peirce, _The new elements of mathematics_"](http://projecteuclid.org/DPubS/Repository/1.0/Disseminate?view=body&id=pdf_1&handle=euclid.bams/1183541145). _[Bulletin of the American Mathematical Society](https://en.wikipedia.org/wiki/Bulletin_of_the_American_Mathematical_Society "Bulletin of the American Mathematical Society")_. **84** (5): 913–918 \[917\]. [doi](https://en.wikipedia.org/wiki/Doi_(identifier) "Doi (identifier)"):[10.1090/S0002-9904-1978-14533-9](https://doi.org/10.1090%2FS0002-9904-1978-14533-9).
7.  **[^](https://en.wikipedia.org/wiki/Logic_gate#cite_ref-7 "Jump up")** Yamada, Akihiko (2004). ["History of Research on Switching Theory in Japan"](https://www.jstage.jst.go.jp/article/ieejfms/124/8/124_8_720/_article). _IEEJ Transactions on Fundamentals and Materials_. [Institute of Electrical Engineers of Japan](https://en.wikipedia.org/wiki/Institute_of_Electrical_Engineers_of_Japan "Institute of Electrical Engineers of Japan"). **124** (8): 720–726. [doi](https://en.wikipedia.org/wiki/Doi_(identifier) "Doi (identifier)"):[10.1541/ieejfms.124.720](https://doi.org/10.1541%2Fieejfms.124.720).
8.  **[^](https://en.wikipedia.org/wiki/Logic_gate#cite_ref-8 "Jump up")** ["Switching Theory/Relay Circuit Network Theory/Theory of Logical Mathematics"](http://museum.ipsj.or.jp/en/computer/dawn/0002.html). _IPSJ Computer Museum_. [Information Processing Society of Japan](https://en.wikipedia.org/wiki/Information_Processing_Society_of_Japan "Information Processing Society of Japan").
9.  **[^](https://en.wikipedia.org/wiki/Logic_gate#cite_ref-historical_9-0 "Jump up")** Stanković, Radomir S.; Astola, Jaakko T.; Karpovsky, Mark G. (2007). _Some Historical Remarks on Switching Theory_. [CiteSeerX](https://en.wikipedia.org/wiki/CiteSeerX_(identifier) "CiteSeerX (identifier)") [10.1.1.66.1248](https://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.66.1248).
10.  ^ [Jump up to: <sup><i><b>a</b></i></sup>](https://en.wikipedia.org/wiki/Logic_gate#cite_ref-Stankovi%C4%87-Astola_2008_10-0) [<sup><i><b>b</b></i></sup>](https://en.wikipedia.org/wiki/Logic_gate#cite_ref-Stankovi%C4%87-Astola_2008_10-1) [Stanković, Radomir S.](https://de.wikipedia.org/wiki/Radomir_S._Stankovi%C4%87 "de:Radomir S. Stanković") \[in German\]; [Astola, Jaakko Tapio](https://fi.wikipedia.org/wiki/Jaakko_Tapio_Astola "fi:Jaakko Tapio Astola") \[in Finnish\], eds. (2008). [_Reprints from the Early Days of Information Sciences: TICSP Series On the Contributions of Akira Nakashima to Switching Theory_](https://web.archive.org/web/20210308002559/http://ticsp.cs.tut.fi/reports/reprint-nakashima-rr.pdf) (PDF). Tampere International Center for Signal Processing (TICSP) Series. Vol. 40. [Tampere University of Technology](https://en.wikipedia.org/wiki/Tampere_University_of_Technology "Tampere University of Technology"), Tampere, Finland. [ISBN](https://en.wikipedia.org/wiki/ISBN_(identifier) "ISBN (identifier)") [978-952-15-1980-2](https://en.wikipedia.org/wiki/Special:BookSources/978-952-15-1980-2 "Special:BookSources/978-952-15-1980-2"). [ISSN](https://en.wikipedia.org/wiki/ISSN_(identifier) "ISSN (identifier)") [1456-2774](https://www.worldcat.org/issn/1456-2774). Archived from [the original](http://ticsp.cs.tut.fi/reports/reprint-nakashima-rr.pdf) (PDF) on 2021-03-08. (3+207+1 pages) [10:00 min](https://web.archive.org/web/20221026175726/http://ciitlab.elfak.ni.ac.rs/predavanja/09_Nakashima.mp4)
11.  **[^](https://en.wikipedia.org/wiki/Logic_gate#cite_ref-Lojek_11-0 "Jump up")** Lojek, Bo (2007). [_History of Semiconductor Engineering_](https://archive.org/details/historysemicondu00loje_697). Springer. pp. [321](https://archive.org/details/historysemicondu00loje_697/page/n327)–323. [ISBN](https://en.wikipedia.org/wiki/ISBN_(identifier) "ISBN (identifier)") [978-3-54034258-8](https://en.wikipedia.org/wiki/Special:BookSources/978-3-54034258-8 "Special:BookSources/978-3-54034258-8").
12.  **[^](https://en.wikipedia.org/wiki/Logic_gate#cite_ref-computerhistory1963_12-0 "Jump up")** ["1963: Complementary MOS Circuit Configuration is Invented"](https://www.computerhistory.org/siliconengine/complementary-mos-circuit-configuration-is-invented/). _[Computer History Museum](https://en.wikipedia.org/wiki/Computer_History_Museum "Computer History Museum")_. Retrieved 2019-07-06.
13.  **[^](https://en.wikipedia.org/wiki/Logic_gate#cite_ref-13 "Jump up")** ["Graphical Symbols for Logic Diagrams"](https://quicksearch.dla.mil/qsDocDetails.aspx?ident_number=35975). _ASSIST Quick Search_. [Defense Logistics Agency](https://en.wikipedia.org/wiki/Defense_Logistics_Agency "Defense Logistics Agency"). MIL-STD-806. Retrieved 2021-08-27.
14.  ^ [Jump up to: <sup><i><b>a</b></i></sup>](https://en.wikipedia.org/wiki/Logic_gate#cite_ref-sdyz001a_14-0) [<sup><i><b>b</b></i></sup>](https://en.wikipedia.org/wiki/Logic_gate#cite_ref-sdyz001a_14-1) ["Overview of IEEE Standard 91-1984 Explanation of Logic Symbols"](http://www.ti.com/lit/ml/sdyz001a/sdyz001a.pdf) (PDF). Texas Instruments Semiconductor Group. 1996. SDYZ001A.
15.  **[^](https://en.wikipedia.org/wiki/Logic_gate#cite_ref-15 "Jump up")** Peirce, C. S. (manuscript winter of 1880–1881), "A Boolian Algebra with One Constant", published 1933 in _[Collected Papers](https://en.wikipedia.org/wiki/Charles_Sanders_Peirce_bibliography#CP "Charles Sanders Peirce bibliography")_ v. 4, paragraphs 12–20. Reprinted 1989 in _[Writings of Charles S. Peirce](https://en.wikipedia.org/wiki/Charles_Sanders_Peirce_bibliography#W "Charles Sanders Peirce bibliography")_ v. 4, pp. 218–221, Google [\[1\]](https://archive.org/details/writingsofcharle0004peir/page/218). See Roberts, Don D. (2009). ["7.12 The Graphical Analysis of Propositions"](https://books.google.com/books?id=Q4K30wCAf-gC&pg=PA113). _The Existential Graphs of Charles S. Peirce_. [De Gruyter](https://en.wikipedia.org/wiki/De_Gruyter "De Gruyter"). p. 131. [ISBN](https://en.wikipedia.org/wiki/ISBN_(identifier) "ISBN (identifier)") [978-3-11022622-5](https://en.wikipedia.org/wiki/Special:BookSources/978-3-11022622-5 "Special:BookSources/978-3-11022622-5").
16.  **[^](https://en.wikipedia.org/wiki/Logic_gate#cite_ref-B%C3%BCningLettmann1999_16-0 "Jump up")** Büning, Hans Kleine; Lettmann, Theodor (1999). [_Propositional logic: deduction and algorithms_](https://books.google.com/books?id=3oJE9yczr3EC&pg=PA2). [Cambridge University Press](https://en.wikipedia.org/wiki/Cambridge_University_Press "Cambridge University Press"). p. 2. [ISBN](https://en.wikipedia.org/wiki/ISBN_(identifier) "ISBN (identifier)") [978-0-521-63017-7](https://en.wikipedia.org/wiki/Special:BookSources/978-0-521-63017-7 "Special:BookSources/978-0-521-63017-7").
17.  **[^](https://en.wikipedia.org/wiki/Logic_gate#cite_ref-Bird2007_17-0 "Jump up")** Bird, John (2007). [_Engineering mathematics_](https://books.google.com/books?id=1-fBmsEBNUoC&pg=PA532). [Newnes](https://en.wikipedia.org/wiki/Newnes_(publisher) "Newnes (publisher)"). p. 532. [ISBN](https://en.wikipedia.org/wiki/ISBN_(identifier) "ISBN (identifier)") [978-0-7506-8555-9](https://en.wikipedia.org/wiki/Special:BookSources/978-0-7506-8555-9 "Special:BookSources/978-0-7506-8555-9").
18.  **[^](https://en.wikipedia.org/wiki/Logic_gate#cite_ref-18 "Jump up")** [Merkle, Ralph C.](https://en.wikipedia.org/wiki/Ralph_C._Merkle "Ralph C. Merkle") (1993). ["Two Types of Mechanical Reversible Logic"](http://www.zyvex.com/nanotech/mechano.html). [Xerox PARC](https://en.wikipedia.org/wiki/Xerox_PARC "Xerox PARC").
19.  **[^](https://en.wikipedia.org/wiki/Logic_gate#cite_ref-19 "Jump up")** Erbas-Cakmak, Sundus; Kolemen, Safacan; Sedgwick, Adam C.; Gunnlaugsson, Thorfinnur; James, Tony D.; Yoon, Juyoung; Akkaya, Engin U. (2018). ["Molecular logic gates: the past, present and future"](http://xlink.rsc.org/?DOI=C7CS00491E). _Chemical Society Reviews_. **47** (7): 2228–2248. [doi](https://en.wikipedia.org/wiki/Doi_(identifier) "Doi (identifier)"):[10.1039/C7CS00491E](https://doi.org/10.1039%2FC7CS00491E). [ISSN](https://en.wikipedia.org/wiki/ISSN_(identifier) "ISSN (identifier)") [0306-0012](https://www.worldcat.org/issn/0306-0012). [PMID](https://en.wikipedia.org/wiki/PMID_(identifier) "PMID (identifier)") [29493684](https://pubmed.ncbi.nlm.nih.gov/29493684).
20.  **[^](https://en.wikipedia.org/wiki/Logic_gate#cite_ref-20 "Jump up")** Stojanovic, Milan N.; Mitchell, Tiffany E.; Stefanovic, Darko (2002). ["Deoxyribozyme-Based Logic Gates"](https://pubs.acs.org/doi/abs/10.1021/ja016756v). _[Journal of the American Chemical Society](https://en.wikipedia.org/wiki/Journal_of_the_American_Chemical_Society "Journal of the American Chemical Society")_. **124** (14): 3555–3561. [doi](https://en.wikipedia.org/wiki/Doi_(identifier) "Doi (identifier)"):[10.1021/ja016756v](https://doi.org/10.1021%2Fja016756v). [PMID](https://en.wikipedia.org/wiki/PMID_(identifier) "PMID (identifier)") [11929243](https://pubmed.ncbi.nlm.nih.gov/11929243).

## Further reading\[[edit](https://en.wikipedia.org/w/index.php?title=Logic_gate&action=edit&section=14 "Edit section: Further reading")\]

-   Awschalom, D. D.; Loss, D.; Samarth, N. (2002). [_Semiconductor Spintronics and Quantum Computation_](https://books.google.com/books?id=tlDSx_8_5v4C). Springer. [ISBN](https://en.wikipedia.org/wiki/ISBN_(identifier) "ISBN (identifier)") [978-3-540-42176-4](https://en.wikipedia.org/wiki/Special:BookSources/978-3-540-42176-4 "Special:BookSources/978-3-540-42176-4").
-   Bostock, Geoff (1988). [_Programmable logic devices: technology and applications_](https://books.google.com/books?id=XEFTAAAAMAAJ). [McGraw-Hill](https://en.wikipedia.org/wiki/McGraw-Hill "McGraw-Hill"). [ISBN](https://en.wikipedia.org/wiki/ISBN_(identifier) "ISBN (identifier)") [978-0-07-006611-3](https://en.wikipedia.org/wiki/Special:BookSources/978-0-07-006611-3 "Special:BookSources/978-0-07-006611-3").
-   Brown, Stephen D.; Francis, Robert J.; Rose, Jonathan; Vranesic, Zvonko G. (1992). [_Field Programmable Gate Arrays_](https://books.google.com/books?id=8s4M-qYOWZIC). [Kluwer Academic](https://en.wikipedia.org/wiki/Kluwer_Academic "Kluwer Academic"). [ISBN](https://en.wikipedia.org/wiki/ISBN_(identifier) "ISBN (identifier)") [978-0-7923-9248-4](https://en.wikipedia.org/wiki/Special:BookSources/978-0-7923-9248-4 "Special:BookSources/978-0-7923-9248-4").

## External links\[[edit](https://en.wikipedia.org/w/index.php?title=Logic_gate&action=edit&section=15 "Edit section: External links")\]

-   [![](https://upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/12px-Commons-logo.svg.png)](https://en.wikipedia.org/wiki/File:Commons-logo.svg) Media related to [Logic gates](https://commons.wikimedia.org/wiki/Category:Logic_gates "commons:Category:Logic gates") at Wikimedia Commons
