<!DOCTYPE html>



  


<html class="theme-next mist use-motion" lang="zh-Hans">
<head>
  <!-- hexo-inject:begin --><!-- hexo-inject:end --><meta charset="UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=edge" />
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1"/>
<meta name="theme-color" content="#222">









<meta http-equiv="Cache-Control" content="no-transform" />
<meta http-equiv="Cache-Control" content="no-siteapp" />















  
  
  <link href="/lib/fancybox/source/jquery.fancybox.css?v=2.1.5" rel="stylesheet" type="text/css" />




  
  
  
  

  
    
    
  

  

  

  

  

  
    
    
    <link href="//fonts.googleapis.com/css?family=Lato:300,300italic,400,400italic,700,700italic&subset=latin,latin-ext" rel="stylesheet" type="text/css">
  






<link href="/lib/font-awesome/css/font-awesome.min.css?v=4.6.2" rel="stylesheet" type="text/css" />

<link href="/css/main.css?v=5.1.2" rel="stylesheet" type="text/css" />


  <meta name="keywords" content="SVA," />








  <link rel="shortcut icon" type="image/x-icon" href="/favicon.ico?v=5.1.2" />






<meta name="description" content="在RTL设计或者是使用Formal Verification的工具时， 常用assertion来描述设计意图。本篇就主要介绍一下systemverilog的assertion。  Immediate Assertions  常常用于仿真， 当某个条件满足的时候打印一些debug信息， 相当于if语句, 比如： 12assert (A == B) $display (&quot;OK. A equals B&quot;">
<meta name="keywords" content="SVA">
<meta property="og:type" content="article">
<meta property="og:title" content="systemverilog assertion 介绍">
<meta property="og:url" content="http://asicwhale.github.io/2018/08/29/201808-2018-08-29-systemverilog-assertion-intro/index.html">
<meta property="og:site_name" content="ASIC Notes">
<meta property="og:description" content="在RTL设计或者是使用Formal Verification的工具时， 常用assertion来描述设计意图。本篇就主要介绍一下systemverilog的assertion。  Immediate Assertions  常常用于仿真， 当某个条件满足的时候打印一些debug信息， 相当于if语句, 比如： 12assert (A == B) $display (&quot;OK. A equals B&quot;">
<meta property="og:locale" content="zh-Hans">
<meta property="og:updated_time" content="2018-09-03T13:08:45.882Z">
<meta name="twitter:card" content="summary">
<meta name="twitter:title" content="systemverilog assertion 介绍">
<meta name="twitter:description" content="在RTL设计或者是使用Formal Verification的工具时， 常用assertion来描述设计意图。本篇就主要介绍一下systemverilog的assertion。  Immediate Assertions  常常用于仿真， 当某个条件满足的时候打印一些debug信息， 相当于if语句, 比如： 12assert (A == B) $display (&quot;OK. A equals B&quot;">



<script type="text/javascript" id="hexo.configurations">
  var NexT = window.NexT || {};
  var CONFIG = {
    root: '/',
    scheme: 'Mist',
    sidebar: {"position":"left","display":"post","offset":12,"offset_float":12,"b2t":false,"scrollpercent":false,"onmobile":false},
    fancybox: true,
    tabs: true,
    motion: true,
    duoshuo: {
      userId: '0',
      author: '博主'
    },
    algolia: {
      applicationID: '',
      apiKey: '',
      indexName: '',
      hits: {"per_page":10},
      labels: {"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}
    }
  };
</script>



  <link rel="canonical" href="http://asicwhale.github.io/2018/08/29/201808-2018-08-29-systemverilog-assertion-intro/"/>





  <title>systemverilog assertion 介绍 | ASIC Notes</title><!-- hexo-inject:begin --><!-- hexo-inject:end -->
  














</head>

<body itemscope itemtype="http://schema.org/WebPage" lang="zh-Hans">

  
  
    
  

  <!-- hexo-inject:begin --><!-- hexo-inject:end --><div class="container sidebar-position-left page-post-detail ">
    <div class="headband"></div>

    <header id="header" class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-wrapper">
  <div class="site-meta ">
    

    <div class="custom-logo-site-title">
      <a href="/"  class="brand" rel="start">
        <span class="site-title">ASIC Notes</span>
      </a>
    </div>
      
        <p class="site-subtitle">live a life</p>
      
  </div>

  <div class="site-nav-toggle">
    <button>
      <span class="btn-bar"></span>
      <span class="btn-bar"></span>
      <span class="btn-bar"></span>
    </button>
  </div>
</div>

<nav class="site-nav">
  

  
    <ul id="menu" class="menu">
      
        
        <li class="menu-item menu-item-home">
          <a href="/" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-home"></i> <br />
            
            首页
          </a>
        </li>
      
        
        <li class="menu-item menu-item-categories">
          <a href="/categories/" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-th"></i> <br />
            
            分类
          </a>
        </li>
      
        
        <li class="menu-item menu-item-about">
          <a href="/about/" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-user"></i> <br />
            
            关于
          </a>
        </li>
      
        
        <li class="menu-item menu-item-archives">
          <a href="/archives/" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-archive"></i> <br />
            
            归档
          </a>
        </li>
      
        
        <li class="menu-item menu-item-tags">
          <a href="/tags/" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-tags"></i> <br />
            
            标签
          </a>
        </li>
      

      
    </ul>
  

  
</nav>



 </div>
    </header>

    <main id="main" class="main">
      <div class="main-inner">
        <div class="content-wrap">
          <div id="content" class="content">
            

  <div id="posts" class="posts-expand">
    

  

  
  
  

  <article class="post post-type-normal" itemscope itemtype="http://schema.org/Article">
  
  
  
  <div class="post-block">
    <link itemprop="mainEntityOfPage" href="http://asicwhale.github.io/2018/08/29/201808-2018-08-29-systemverilog-assertion-intro/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="name" content="asicwhale">
      <meta itemprop="description" content="">
      <meta itemprop="image" content="/images/avatar.gif">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="ASIC Notes">
    </span>

    
      <header class="post-header">

        
        
          <h1 class="post-title" itemprop="name headline">systemverilog assertion 介绍</h1>
        

        <div class="post-meta">
          <span class="post-time">
            
              <span class="post-meta-item-icon">
                <i class="fa fa-calendar-o"></i>
              </span>
              
                <span class="post-meta-item-text">发表于</span>
              
              <time title="创建于" itemprop="dateCreated datePublished" datetime="2018-08-29T20:49:32+08:00">
                2018-08-29
              </time>
            

            

            
          </span>

          
            <span class="post-category" >
            
              <span class="post-meta-divider">|</span>
            
              <span class="post-meta-item-icon">
                <i class="fa fa-folder-o"></i>
              </span>
              
                <span class="post-meta-item-text">分类于</span>
              
              
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/IC验证/" itemprop="url" rel="index">
                    <span itemprop="name">IC验证</span>
                  </a>
                </span>

                
                
                  ， 
                
              
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/IC验证/SystemVerilog/" itemprop="url" rel="index">
                    <span itemprop="name">SystemVerilog</span>
                  </a>
                </span>

                
                
              
            </span>
          

          
            
          

          
          

          

          

          

        </div>
      </header>
    

    
    
    
    <div class="post-body" itemprop="articleBody">

      
      

      
        <p>在RTL设计或者是使用Formal Verification的工具时， 常用assertion来描述设计意图。本篇就主要介绍一下systemverilog的assertion。</p>
<ol>
<li>Immediate Assertions</li>
</ol>
<p>常常用于仿真， 当某个条件满足的时候打印一些debug信息， 相当于if语句, 比如：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assert</span> (A == B) <span class="built_in">$display</span> (<span class="string">"OK. A equals B"</span>);</span><br><span class="line">  <span class="keyword">else</span> <span class="built_in">$error</span>(<span class="string">"It's gone wrong"</span>);</span><br></pre></td></tr></table></figure>
<ol>
<li>Concurrent Assertions</li>
</ol>
<p>这种assertion相当于增加某种约束，下面举两个例子：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assert</span> <span class="keyword">property</span> (!(Read &amp;&amp; Write));</span><br></pre></td></tr></table></figure>
<p>代表的是读写不能同时assert</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assert</span> <span class="keyword">property</span> (@(<span class="keyword">posedge</span> Clock) Req |-&gt; ##[<span class="number">1</span>:<span class="number">2</span>] Ack);</span><br></pre></td></tr></table></figure>
<p>上面的assertion经常出现在某种总线协议的握手过程， 表示的是req置位后1-2个clock cycle  ack 信号assert。这个表达中的<code>-&gt;</code> 符号解释如下：</p>
<ul>
<li>s1 |-&gt; s2:    如果s1 是match的， 那么s2也必然要match； 如果s1不匹配， 那么这个squence的结果就是true</li>
<li>s1 |=&gt; s2:    代表的是s1在下一个clock在进行判断，这种写法等价于下面的描述：</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">‘define true <span class="number">1</span></span><br><span class="line">s1 ##<span class="number">1</span> ‘true |-&gt; s2;</span><br></pre></td></tr></table></figure>
<ol>
<li>独立申明property和sequence</li>
</ol>
<p>上面的示例中， property和<code>##[1:2] Ack</code>这种sequence都可以独立申明：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">property</span> not_read_and_write;</span><br><span class="line">  <span class="keyword">not</span> (Read &amp;&amp; Write);</span><br><span class="line"><span class="keyword">endproperty</span> <span class="keyword">assert</span> <span class="keyword">property</span> (not_read_and_write);</span><br></pre></td></tr></table></figure>
<p>也可以组合成为更复杂的assertion描述</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">sequence</span> request</span><br><span class="line">   Req;</span><br><span class="line"> <span class="keyword">endsequence</span></span><br><span class="line"></span><br><span class="line"> <span class="keyword">sequence</span> acknowledge</span><br><span class="line">   ##[<span class="number">1</span>:<span class="number">2</span>] Ack;</span><br><span class="line"> <span class="keyword">endsequence</span></span><br><span class="line"></span><br><span class="line"> <span class="keyword">property</span> handshake;</span><br><span class="line">   @(<span class="keyword">posedge</span> Clock) request |-&gt; acknowledge;</span><br><span class="line"> <span class="keyword">endproperty</span></span><br><span class="line"></span><br><span class="line"> <span class="keyword">assert</span> <span class="keyword">property</span> (handshake);</span><br></pre></td></tr></table></figure>
<ol>
<li>assertion  clock</li>
</ol>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">property</span> p;</span><br><span class="line">  @(<span class="keyword">posedge</span> clk) a ##<span class="number">1</span> b;</span><br><span class="line"><span class="keyword">endproperty</span></span><br><span class="line"><span class="keyword">assert</span> <span class="keyword">property</span> (p);</span><br></pre></td></tr></table></figure>
<p>也可以直接写成：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assert</span> <span class="keyword">property</span> (@(<span class="keyword">posedge</span> clk) a ##<span class="number">1</span> b);</span><br></pre></td></tr></table></figure>
<ol>
<li>异步复位</li>
</ol>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">property</span> p1;</span><br><span class="line">  @(<span class="keyword">posedge</span> clk) <span class="keyword">disable</span> <span class="keyword">iff</span> (Reset) <span class="keyword">not</span> b ##<span class="number">1</span> c;</span><br><span class="line"><span class="keyword">endproperty</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assert</span> <span class="keyword">property</span> (p1);</span><br></pre></td></tr></table></figure>
<ol>
<li>sequence</li>
</ol>
<p>下面是一些sequence的例子： 其中<code>##</code>符号代表的是延迟指定个数的时钟周期：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">a ##<span class="number">1</span> b               <span class="comment">// a must be true on the current clock tick</span></span><br><span class="line">                      <span class="comment">// and b on the next clock tick</span></span><br><span class="line">a ##N b               <span class="comment">// Check b on the Nth clock tick after a</span></span><br><span class="line">a ##[<span class="number">1</span>:<span class="number">4</span>] b           <span class="comment">// a must be true on the current clock tick and b</span></span><br><span class="line">                      <span class="comment">// on some clock tick between the first and fourth</span></span><br><span class="line">                      <span class="comment">// after the current clock tick</span></span><br></pre></td></tr></table></figure>
<p><code>*</code>符号代表的是左边sequence描述的重复：(注意带括号的)</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">a ##<span class="number">1</span> b [*<span class="number">3</span>] ##<span class="number">1</span> c    <span class="comment">// Equiv. to a ##1 b ##1 b ##1 b ##1 c</span></span><br><span class="line">(a ##<span class="number">2</span> b) [*<span class="number">2</span>]        <span class="comment">// Equiv. to (a ##2 b ##1 a ##2 b)</span></span><br><span class="line">(a ##<span class="number">2</span> b)[*<span class="number">1</span>:<span class="number">3</span>]       <span class="comment">// Equiv. to (a ##2 b)</span></span><br><span class="line">                      <span class="comment">// or (a ##2 b ##1 a ##2 b)</span></span><br><span class="line">                      <span class="comment">// or (a ##2 b ##1 a ##2 b ##1 a ##2 b)</span></span><br></pre></td></tr></table></figure>
<p><code>$</code>可以拓展时间窗口， 但是可以没有范围：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">a ##<span class="number">1</span> b [*<span class="number">1</span>:$] ##<span class="number">1</span> c  <span class="comment">// E.g. a b b b b c</span></span><br></pre></td></tr></table></figure>
<ol>
<li>coverage 描述</li>
</ol>
<p>可以用cover property来确认某些sequence或者约束在电路中有没有被验证过：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Amod2(<span class="keyword">input</span> <span class="keyword">bit</span> clk);</span><br><span class="line">  <span class="keyword">bit</span> X, Y;</span><br><span class="line">  <span class="keyword">sequence</span> s1;</span><br><span class="line">    @(<span class="keyword">posedge</span> clk) X ##<span class="number">1</span> Y;</span><br><span class="line">  <span class="keyword">endsequence</span></span><br><span class="line">  CovLavel: <span class="keyword">cover</span> <span class="keyword">property</span> (s1);</span><br><span class="line">  ...</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<ol>
<li>assertion中的系统函数</li>
</ol>
<p><code>$rose</code> ,   <code>$fell</code>,  <code>$stable</code>表示的是某些信号的值是否在两个clock中间变化：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assert</span> <span class="keyword">property</span></span><br><span class="line">  (@(<span class="keyword">posedge</span> clk) <span class="built_in">$rose</span>(in) |=&gt; detect);</span><br></pre></td></tr></table></figure>
<p>上述表示的是： 如果in在clock的上升沿由0变成1， 那么下个周期， dedect信号变成1</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assert</span> <span class="keyword">property</span></span><br><span class="line">  (@(<span class="keyword">posedge</span> clk) enable == <span class="number">0</span> |=&gt; <span class="built_in">$stable</span>(data));</span><br></pre></td></tr></table></figure>
<p>上述assert表示的是如果enable=0， 那么data不应该变化</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assert</span> <span class="keyword">property</span></span><br><span class="line">  (@(<span class="keyword">posedge</span> clk) <span class="keyword">disable</span> <span class="keyword">iff</span> (reset)</span><br><span class="line">                  enable |=&gt; q == <span class="built_in">$past</span>(q+<span class="number">1</span>));</span><br></pre></td></tr></table></figure>
<p>函数<code>$past</code>表示的是括号中表达式前一个周期的值。此外, 如果expr中只有一个bit是high，<code>$onhot(expr)</code>返回true。</p>
<ol>
<li>binding</li>
</ol>
<p>在用assert， assume等property做形式验证是， 我们常常希望property文件和design分开， 那么就可以用binding 把assertion和要验证的设计绑定。</p>
<p>比如说design如下：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> M_v (...);</span><br><span class="line">   <span class="comment">// The design is modelled here</span></span><br><span class="line"> <span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>针对这个文件写的assert等如下所示：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span>  M_sva(....)</span><br><span class="line"> 	<span class="keyword">assert</span> <span class="keyword">property</span> ...</span><br><span class="line">    <span class="keyword">assume</span> <span class="keyword">property</span> ...</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>然后就可以用binding 进行绑定</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">bind</span> M </span><br><span class="line">M_sva  M_v (....)</span><br></pre></td></tr></table></figure>

      
    </div>
    
    
    

    

    

    

    <footer class="post-footer">
      
        <div class="post-tags">
          
            <a href="/tags/SVA/" rel="tag"># SVA</a>
          
        </div>
      

      
      
      

      
        <div class="post-nav">
          <div class="post-nav-next post-nav-item">
            
              <a href="/2018/08/15/201808-2018-08-15-uvm-config-db-example/" rel="next" title="uvm_config_db应用示例">
                <i class="fa fa-chevron-left"></i> uvm_config_db应用示例
              </a>
            
          </div>

          <span class="post-nav-divider"></span>

          <div class="post-nav-prev post-nav-item">
            
              <a href="/2018/09/10/201809-2018-09-10-the-dust-in-firewoks/" rel="prev" title="烟火里的尘埃">
                烟火里的尘埃 <i class="fa fa-chevron-right"></i>
              </a>
            
          </div>
        </div>
      

      
      
    </footer>
  </div>
  
  
  
  </article>



    <div class="post-spread">
      
    </div>
  </div>


          </div>
          


          
  <div class="comments" id="comments">
    
  </div>


        </div>
        
          
  
  <div class="sidebar-toggle">
    <div class="sidebar-toggle-line-wrap">
      <span class="sidebar-toggle-line sidebar-toggle-line-first"></span>
      <span class="sidebar-toggle-line sidebar-toggle-line-middle"></span>
      <span class="sidebar-toggle-line sidebar-toggle-line-last"></span>
    </div>
  </div>

  <aside id="sidebar" class="sidebar">
    
    <div class="sidebar-inner">

      

      

      <section class="site-overview sidebar-panel sidebar-panel-active">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
          <img class="site-author-image" itemprop="image"
               src="/images/avatar.gif"
               alt="asicwhale" />
          <p class="site-author-name" itemprop="name">asicwhale</p>
           
              <p class="site-description motion-element" itemprop="description">nonw</p>
          
        </div>
        <nav class="site-state motion-element">

          
            <div class="site-state-item site-state-posts">
              <a href="/archives/">
                <span class="site-state-item-count">39</span>
                <span class="site-state-item-name">日志</span>
              </a>
            </div>
          

          
            
            
            <div class="site-state-item site-state-categories">
              <a href="/categories/index.html">
                <span class="site-state-item-count">18</span>
                <span class="site-state-item-name">分类</span>
              </a>
            </div>
          

          
            
            
            <div class="site-state-item site-state-tags">
              <a href="/tags/index.html">
                <span class="site-state-item-count">17</span>
                <span class="site-state-item-name">标签</span>
              </a>
            </div>
          

        </nav>

        

        <div class="links-of-author motion-element">
          
        </div>

        
        

        
        

        


      </section>

      

      

    </div>
  </aside>


        
      </div>
    </main>

    <footer id="footer" class="footer">
      <div class="footer-inner">
        <div class="copyright" >
  
  &copy; 
  <span itemprop="copyrightYear">2019</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">asicwhale</span>
</div>



        

        
      </div>
    </footer>

    
      <div class="back-to-top">
        <i class="fa fa-arrow-up"></i>
        
      </div>
    

  </div>

  

<script type="text/javascript">
  if (Object.prototype.toString.call(window.Promise) !== '[object Function]') {
    window.Promise = null;
  }
</script>









  












  
  <script type="text/javascript" src="/lib/jquery/index.js?v=2.1.3"></script>

  
  <script type="text/javascript" src="/lib/fastclick/lib/fastclick.min.js?v=1.0.6"></script>

  
  <script type="text/javascript" src="/lib/jquery_lazyload/jquery.lazyload.js?v=1.9.7"></script>

  
  <script type="text/javascript" src="/lib/velocity/velocity.min.js?v=1.2.1"></script>

  
  <script type="text/javascript" src="/lib/velocity/velocity.ui.min.js?v=1.2.1"></script>

  
  <script type="text/javascript" src="/lib/fancybox/source/jquery.fancybox.pack.js?v=2.1.5"></script>


  


  <script type="text/javascript" src="/js/src/utils.js?v=5.1.2"></script>

  <script type="text/javascript" src="/js/src/motion.js?v=5.1.2"></script>



  
  

  
  <script type="text/javascript" src="/js/src/scrollspy.js?v=5.1.2"></script>
<script type="text/javascript" src="/js/src/post-details.js?v=5.1.2"></script>



  


  <script type="text/javascript" src="/js/src/bootstrap.js?v=5.1.2"></script>



  


  




	





  





  






  





  

  

  

  
  
    <script type="text/x-mathjax-config">
      MathJax.Hub.Config({
        tex2jax: {
          inlineMath: [ ['$','$'], ["\\(","\\)"]  ],
          processEscapes: true,
          skipTags: ['script', 'noscript', 'style', 'textarea', 'pre', 'code']
        }
      });
    </script>

    <script type="text/x-mathjax-config">
      MathJax.Hub.Queue(function() {
        var all = MathJax.Hub.getAllJax(), i;
        for (i=0; i < all.length; i += 1) {
          all[i].SourceElement().parentNode.className += ' has-jax';
        }
      });
    </script>
    <script type="text/javascript" src="//cdn.bootcss.com/mathjax/2.7.1/latest.js?config=TeX-AMS-MML_HTMLorMML"></script><!-- hexo-inject:begin --><!-- Begin: Injected MathJax -->
<script type="text/x-mathjax-config">
  MathJax.Hub.Config("");
</script>

<script type="text/x-mathjax-config">
  MathJax.Hub.Queue(function() {
    var all = MathJax.Hub.getAllJax(), i;
    for(i=0; i < all.length; i += 1) {
      all[i].SourceElement().parentNode.className += ' has-jax';
    }
  });
</script>

<script type="text/javascript" src="custom_mathjax_source">
</script>
<!-- End: Injected MathJax -->
<!-- hexo-inject:end -->
  


  

  

</body>
</html>
