// Seed: 1596916490
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output supply1 id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_10 = -1'b0;
endmodule
module module_1 (
    input supply0 id_0
    , id_7,
    output wand id_1,
    input tri1 id_2,
    input wire id_3,
    input wor id_4,
    input tri1 id_5
);
  wire id_8;
  or primCall (id_1, id_2, id_8, id_4);
  initial id_7 <= -1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
