#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Sep 10 01:37:19 2022
# Process ID: 10788
# Current directory: D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9308 D:\QQ\QQmsg\2849458605\FileRecv\Single_cycle_CPU\single_cycle_cpu.xpr
# Log file: D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/vivado.log
# Journal file: D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1008.336 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Sep 10 01:42:14 2022] Launched synth_1...
Run output will be captured here: D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/synth_1/runme.log
[Sat Sep 10 01:42:15 2022] Launched impl_1...
Run output will be captured here: D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1008.336 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292746366A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2404.375 ; gain = 1396.039
set_property PROGRAM.FILE {D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/impl_1/single_cycle_cpu.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/impl_1/single_cycle_cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
file mkdir D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v w ]
add_files -fileset sim_1 D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 6
WARNING: [HDL 9-3756] overwriting previous definition of module 'display' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'divider' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v:23]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'display()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file D:/../../QQ/QQmsg/2849458605/FileRecv/display.v
	(Active) Duplicate found at line 23 of file D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'divider()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file D:/../../QQ/QQmsg/2849458605/FileRecv/divider.v
	(Active) Duplicate found at line 23 of file D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v
[Sat Sep 10 02:01:30 2022] Launched synth_1...
Run output will be captured here: D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sat Sep 10 02:02:22 2022] Launched impl_1...
Run output will be captured here: D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.512 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/xdc/LogisimToplevelShell.xdc]
Finished Parsing XDC File [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/xdc/LogisimToplevelShell.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2845.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 3006.820 ; gain = 545.879
reset_run impl_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol ALU_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:44]
INFO: [VRFC 10-2458] undeclared symbol S_type, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:44]
INFO: [VRFC 10-2458] undeclared symbol Alu_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:53]
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:71]
INFO: [VRFC 10-2458] undeclared symbol ledData, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
INFO: [VRFC 10-2458] undeclared symbol go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3487.516 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v:36]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 3487.516 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol ALU_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:44]
INFO: [VRFC 10-2458] undeclared symbol S_type, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:44]
INFO: [VRFC 10-2458] undeclared symbol Alu_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:53]
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:71]
INFO: [VRFC 10-2458] undeclared symbol ledData, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
INFO: [VRFC 10-2458] undeclared symbol go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v:36]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3487.516 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALU_OP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:44]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AluOP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'leddata' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'AN' is not permitted [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v:36]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3487.516 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol ALU_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:44]
INFO: [VRFC 10-2458] undeclared symbol S_type, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:44]
INFO: [VRFC 10-2458] undeclared symbol Alu_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:53]
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:71]
INFO: [VRFC 10-2458] undeclared symbol ledData, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
INFO: [VRFC 10-2458] undeclared symbol go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v:36]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3487.516 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALU_OP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:44]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AluOP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'leddata' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module xil_defaultlib.ROM_ROM
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.help2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.help1
Compiling module xil_defaultlib.yingbuxian
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.Demultiplexer_32
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_sb(NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_32(NrOfBits=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unsigned_cmp
Compiling module xil_defaultlib.OR_GATE_3_INPUTS
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_2_5_SIGN
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=4)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.Decoder_16
Compiling module xil_defaultlib.RAM_a3
Compiling module xil_defaultlib.RAM_a2
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.RAM_a1
Compiling module xil_defaultlib.RAM_a4
Compiling module xil_defaultlib.MIPS_RAM
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(ActiveLevel=3...
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.simforcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simforcpu_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim/xsim.dir/simforcpu_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim/xsim.dir/simforcpu_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Sep 10 02:06:20 2022. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Sep 10 02:06:20 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 3487.516 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simforcpu_behav -key {Behavioral:sim_1:Functional:simforcpu} -tclbatch {simforcpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source simforcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simforcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 3530.965 ; gain = 43.449
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3538.258 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol ALU_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol S_type, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol Alu_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:72]
INFO: [VRFC 10-2458] undeclared symbol ledData, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3538.258 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALU_OP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AluOP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'leddata' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module xil_defaultlib.ROM_ROM
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.help2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.help1
Compiling module xil_defaultlib.yingbuxian
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.Demultiplexer_32
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_sb(NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_32(NrOfBits=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unsigned_cmp
Compiling module xil_defaultlib.OR_GATE_3_INPUTS
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_2_5_SIGN
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=4)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.Decoder_16
Compiling module xil_defaultlib.RAM_a3
Compiling module xil_defaultlib.RAM_a2
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.RAM_a1
Compiling module xil_defaultlib.RAM_a4
Compiling module xil_defaultlib.MIPS_RAM
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(ActiveLevel=3...
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.simforcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simforcpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3538.258 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simforcpu_behav -key {Behavioral:sim_1:Functional:simforcpu} -tclbatch {simforcpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source simforcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simforcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 3542.469 ; gain = 4.211
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol ALU_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol S_type, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol Alu_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:72]
ERROR: [VRFC 10-4982] syntax error near 'RSB' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
INFO: [VRFC 10-2458] undeclared symbol ledData, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:74]
ERROR: [VRFC 10-2951] 'ecall' is not a constant [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
ERROR: [VRFC 10-2939] 'REGISTER_FLIP_FLOP' is an unknown type [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
ERROR: [VRFC 10-2865] module 'single_cycle_cpu' ignored due to previous errors [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:23]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3542.469 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3542.469 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol ALU_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol S_type, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol Alu_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:72]
INFO: [VRFC 10-2458] undeclared symbol ledData, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3542.469 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALU_OP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AluOP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Q' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'leddata' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module xil_defaultlib.ROM_ROM
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.help2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.help1
Compiling module xil_defaultlib.yingbuxian
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.Demultiplexer_32
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_sb(NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_32(NrOfBits=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unsigned_cmp
Compiling module xil_defaultlib.OR_GATE_3_INPUTS
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_2_5_SIGN
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=4)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.Decoder_16
Compiling module xil_defaultlib.RAM_a3
Compiling module xil_defaultlib.RAM_a2
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.RAM_a1
Compiling module xil_defaultlib.RAM_a4
Compiling module xil_defaultlib.MIPS_RAM
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=32)
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.simforcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simforcpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3542.469 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simforcpu_behav -key {Behavioral:sim_1:Functional:simforcpu} -tclbatch {simforcpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source simforcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simforcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 3555.195 ; gain = 12.727
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol ALU_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol S_type, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol Alu_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:72]
INFO: [VRFC 10-2458] undeclared symbol ledData, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3555.195 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALU_OP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AluOP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Q' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'leddata' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module xil_defaultlib.ROM_ROM
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.help2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.help1
Compiling module xil_defaultlib.yingbuxian
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.Demultiplexer_32
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_sb(NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_32(NrOfBits=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unsigned_cmp
Compiling module xil_defaultlib.OR_GATE_3_INPUTS
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_2_5_SIGN
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=4)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.Decoder_16
Compiling module xil_defaultlib.RAM_a3
Compiling module xil_defaultlib.RAM_a2
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.RAM_a1
Compiling module xil_defaultlib.RAM_a4
Compiling module xil_defaultlib.MIPS_RAM
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=32)
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.simforcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simforcpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3555.195 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simforcpu_behav -key {Behavioral:sim_1:Functional:simforcpu} -tclbatch {simforcpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source simforcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simforcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 3568.090 ; gain = 12.895
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol ALU_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol S_type, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol Alu_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:72]
INFO: [VRFC 10-2458] undeclared symbol ledData, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3576.059 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'leddata' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALU_OP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AluOP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Q' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'leddata' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module xil_defaultlib.ROM_ROM
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.help2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.help1
Compiling module xil_defaultlib.yingbuxian
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.Demultiplexer_32
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_sb(NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_32(NrOfBits=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unsigned_cmp
Compiling module xil_defaultlib.OR_GATE_3_INPUTS
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_2_5_SIGN
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=4)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.Decoder_16
Compiling module xil_defaultlib.RAM_a3
Compiling module xil_defaultlib.RAM_a2
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.RAM_a1
Compiling module xil_defaultlib.RAM_a4
Compiling module xil_defaultlib.MIPS_RAM
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=32)
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.simforcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simforcpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3576.059 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simforcpu_behav -key {Behavioral:sim_1:Functional:simforcpu} -tclbatch {simforcpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source simforcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simforcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 3583.133 ; gain = 7.074
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol ALU_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol S_type, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol Alu_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:72]
INFO: [VRFC 10-2458] undeclared symbol ledData, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3583.133 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALU_OP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AluOP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Q' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'leddata' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module xil_defaultlib.ROM_ROM
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.help2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.help1
Compiling module xil_defaultlib.yingbuxian
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.Demultiplexer_32
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_sb(NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_32(NrOfBits=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unsigned_cmp
Compiling module xil_defaultlib.OR_GATE_3_INPUTS
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_2_5_SIGN
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=4)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.Decoder_16
Compiling module xil_defaultlib.RAM_a3
Compiling module xil_defaultlib.RAM_a2
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.RAM_a1
Compiling module xil_defaultlib.RAM_a4
Compiling module xil_defaultlib.MIPS_RAM
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=32)
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.simforcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simforcpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3583.133 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simforcpu_behav -key {Behavioral:sim_1:Functional:simforcpu} -tclbatch {simforcpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source simforcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simforcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 3592.754 ; gain = 9.621
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol ALU_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol S_type, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol Alu_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:72]
INFO: [VRFC 10-2458] undeclared symbol ledData, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3592.754 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALU_OP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AluOP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Q' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'leddata' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module xil_defaultlib.ROM_ROM
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.help2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.help1
Compiling module xil_defaultlib.yingbuxian
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.Demultiplexer_32
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_sb(NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_32(NrOfBits=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unsigned_cmp
Compiling module xil_defaultlib.OR_GATE_3_INPUTS
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_2_5_SIGN
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=4)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.Decoder_16
Compiling module xil_defaultlib.RAM_a3
Compiling module xil_defaultlib.RAM_a2
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.RAM_a1
Compiling module xil_defaultlib.RAM_a4
Compiling module xil_defaultlib.MIPS_RAM
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=32)
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.simforcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simforcpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3592.754 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simforcpu_behav -key {Behavioral:sim_1:Functional:simforcpu} -tclbatch {simforcpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source simforcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simforcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 3592.770 ; gain = 0.016
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol ALU_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol S_type, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol Alu_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:72]
INFO: [VRFC 10-2458] undeclared symbol ledData, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3592.770 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALU_OP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AluOP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Q' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'leddata' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module xil_defaultlib.ROM_ROM
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.help2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.help1
Compiling module xil_defaultlib.yingbuxian
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.Demultiplexer_32
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_sb(NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_32(NrOfBits=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unsigned_cmp
Compiling module xil_defaultlib.OR_GATE_3_INPUTS
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_2_5_SIGN
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=4)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.Decoder_16
Compiling module xil_defaultlib.RAM_a3
Compiling module xil_defaultlib.RAM_a2
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.RAM_a1
Compiling module xil_defaultlib.RAM_a4
Compiling module xil_defaultlib.MIPS_RAM
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=32)
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.simforcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simforcpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3592.770 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simforcpu_behav -key {Behavioral:sim_1:Functional:simforcpu} -tclbatch {simforcpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source simforcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simforcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 3594.461 ; gain = 1.691
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol ALU_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol S_type, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol Alu_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:72]
INFO: [VRFC 10-2458] undeclared symbol ledData, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3594.461 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALU_OP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AluOP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Q' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'leddata' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module xil_defaultlib.ROM_ROM
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.help2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.help1
Compiling module xil_defaultlib.yingbuxian
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.Demultiplexer_32
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_sb(NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_32(NrOfBits=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unsigned_cmp
Compiling module xil_defaultlib.OR_GATE_3_INPUTS
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_2_5_SIGN
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=4)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.Decoder_16
Compiling module xil_defaultlib.RAM_a3
Compiling module xil_defaultlib.RAM_a2
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.RAM_a1
Compiling module xil_defaultlib.RAM_a4
Compiling module xil_defaultlib.MIPS_RAM
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=32)
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.simforcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simforcpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3594.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simforcpu_behav -key {Behavioral:sim_1:Functional:simforcpu} -tclbatch {simforcpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source simforcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simforcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 3602.273 ; gain = 7.812
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol ALU_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol S_type, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol Alu_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:72]
INFO: [VRFC 10-2458] undeclared symbol ledData, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3602.273 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALU_OP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AluOP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Q' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'leddata' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module xil_defaultlib.ROM_ROM
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.help2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.help1
Compiling module xil_defaultlib.yingbuxian
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.Demultiplexer_32
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_sb(NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_32(NrOfBits=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unsigned_cmp
Compiling module xil_defaultlib.OR_GATE_3_INPUTS
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_2_5_SIGN
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=4)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.Decoder_16
Compiling module xil_defaultlib.RAM_a3
Compiling module xil_defaultlib.RAM_a2
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.RAM_a1
Compiling module xil_defaultlib.RAM_a4
Compiling module xil_defaultlib.MIPS_RAM
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=32)
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.simforcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simforcpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3602.273 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simforcpu_behav -key {Behavioral:sim_1:Functional:simforcpu} -tclbatch {simforcpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source simforcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simforcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 3604.758 ; gain = 2.484
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol ALU_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol S_type, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol Alu_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:72]
INFO: [VRFC 10-2458] undeclared symbol ledData, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3604.758 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALU_OP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AluOP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Q' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'leddata' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module xil_defaultlib.ROM_ROM
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.help2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.help1
Compiling module xil_defaultlib.yingbuxian
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.Demultiplexer_32
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_sb(NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_32(NrOfBits=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unsigned_cmp
Compiling module xil_defaultlib.OR_GATE_3_INPUTS
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_2_5_SIGN
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=4)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.Decoder_16
Compiling module xil_defaultlib.RAM_a3
Compiling module xil_defaultlib.RAM_a2
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.RAM_a1
Compiling module xil_defaultlib.RAM_a4
Compiling module xil_defaultlib.MIPS_RAM
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=32)
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.simforcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simforcpu_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3604.758 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simforcpu_behav -key {Behavioral:sim_1:Functional:simforcpu} -tclbatch {simforcpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source simforcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simforcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 3613.922 ; gain = 9.164
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol ALU_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol S_type, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol Alu_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:72]
INFO: [VRFC 10-2458] undeclared symbol ledData, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3613.922 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALU_OP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AluOP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Q' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'leddata' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module xil_defaultlib.ROM_ROM
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.help2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.help1
Compiling module xil_defaultlib.yingbuxian
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.Demultiplexer_32
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_sb(NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_32(NrOfBits=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unsigned_cmp
Compiling module xil_defaultlib.OR_GATE_3_INPUTS
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_2_5_SIGN
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=4)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.Decoder_16
Compiling module xil_defaultlib.RAM_a3
Compiling module xil_defaultlib.RAM_a2
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.RAM_a1
Compiling module xil_defaultlib.RAM_a4
Compiling module xil_defaultlib.MIPS_RAM
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=32)
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.simforcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simforcpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3613.922 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simforcpu_behav -key {Behavioral:sim_1:Functional:simforcpu} -tclbatch {simforcpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source simforcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simforcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 3620.062 ; gain = 6.141
launch_runs synth_1 -jobs 6
WARNING: [HDL 9-3756] overwriting previous definition of module 'display' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'divider' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v:23]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'display()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file D:/../../QQ/QQmsg/2849458605/FileRecv/display.v
	(Active) Duplicate found at line 23 of file D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'divider()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file D:/../../QQ/QQmsg/2849458605/FileRecv/divider.v
	(Active) Duplicate found at line 23 of file D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v
[Sat Sep 10 02:50:37 2022] Launched synth_1...
Run output will be captured here: D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/synth_1/runme.log
close_design
close_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3624.535 ; gain = 2.039
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3624.535 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/xdc/LogisimToplevelShell.xdc]
Finished Parsing XDC File [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/xdc/LogisimToplevelShell.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3624.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 3703.016 ; gain = 78.480
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol ALU_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol S_type, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol Alu_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:72]
INFO: [VRFC 10-2458] undeclared symbol ledData, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3720.426 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALU_OP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AluOP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Q' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'leddata' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module xil_defaultlib.ROM_ROM
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.help2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.help1
Compiling module xil_defaultlib.yingbuxian
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.Demultiplexer_32
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_sb(NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_32(NrOfBits=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unsigned_cmp
Compiling module xil_defaultlib.OR_GATE_3_INPUTS
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_2_5_SIGN
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=4)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.Decoder_16
Compiling module xil_defaultlib.RAM_a3
Compiling module xil_defaultlib.RAM_a2
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.RAM_a1
Compiling module xil_defaultlib.RAM_a4
Compiling module xil_defaultlib.MIPS_RAM
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=32)
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.simforcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simforcpu_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3720.426 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simforcpu_behav -key {Behavioral:sim_1:Functional:simforcpu} -tclbatch {simforcpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source simforcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simforcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 3731.902 ; gain = 11.477
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol ALU_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:50]
INFO: [VRFC 10-2458] undeclared symbol S_type, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:50]
INFO: [VRFC 10-2458] undeclared symbol Alu_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:59]
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:77]
INFO: [VRFC 10-2458] undeclared symbol ledData, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3731.902 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALU_OP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:50]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AluOP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:59]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Q' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:78]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'leddata' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:79]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'PC' is not permitted [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:47]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3731.902 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol ALU_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:46]
INFO: [VRFC 10-2458] undeclared symbol S_type, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:46]
INFO: [VRFC 10-2458] undeclared symbol Alu_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:55]
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
INFO: [VRFC 10-2458] undeclared symbol ledData, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3731.902 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'REGISTER_FLIP_FLOP_PC' does not have a parameter named flag [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:43]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALU_OP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:46]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AluOP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:55]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Q' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'leddata' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module xil_defaultlib.ROM_ROM
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.help2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.help1
Compiling module xil_defaultlib.yingbuxian
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.Demultiplexer_32
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_sb(NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_32(NrOfBits=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unsigned_cmp
Compiling module xil_defaultlib.OR_GATE_3_INPUTS
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_2_5_SIGN
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=4)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.Decoder_16
Compiling module xil_defaultlib.RAM_a3
Compiling module xil_defaultlib.RAM_a2
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.RAM_a1
Compiling module xil_defaultlib.RAM_a4
Compiling module xil_defaultlib.MIPS_RAM
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=32)
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.simforcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simforcpu_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3731.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simforcpu_behav -key {Behavioral:sim_1:Functional:simforcpu} -tclbatch {simforcpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source simforcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simforcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 3732.344 ; gain = 0.441
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol ALU_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol S_type, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol Alu_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:72]
INFO: [VRFC 10-2458] undeclared symbol ledData, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3732.344 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALU_OP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AluOP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Q' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'leddata' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module xil_defaultlib.ROM_ROM
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.help2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.help1
Compiling module xil_defaultlib.yingbuxian
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.Demultiplexer_32
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_sb(NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_32(NrOfBits=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unsigned_cmp
Compiling module xil_defaultlib.OR_GATE_3_INPUTS
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_2_5_SIGN
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=4)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.Decoder_16
Compiling module xil_defaultlib.RAM_a3
Compiling module xil_defaultlib.RAM_a2
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.RAM_a1
Compiling module xil_defaultlib.RAM_a4
Compiling module xil_defaultlib.MIPS_RAM
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=32)
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.simforcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simforcpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3732.344 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simforcpu_behav -key {Behavioral:sim_1:Functional:simforcpu} -tclbatch {simforcpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source simforcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simforcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 3732.855 ; gain = 0.512
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol ALU_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol S_type, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol Alu_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:72]
INFO: [VRFC 10-2458] undeclared symbol ledData, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3732.855 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALU_OP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AluOP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Q' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'leddata' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module xil_defaultlib.ROM_ROM
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.help2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.help1
Compiling module xil_defaultlib.yingbuxian
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.Demultiplexer_32
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_sb(NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_32(NrOfBits=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unsigned_cmp
Compiling module xil_defaultlib.OR_GATE_3_INPUTS
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_2_5_SIGN
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=4)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.Decoder_16
Compiling module xil_defaultlib.RAM_a3
Compiling module xil_defaultlib.RAM_a2
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.RAM_a1
Compiling module xil_defaultlib.RAM_a4
Compiling module xil_defaultlib.MIPS_RAM
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=32)
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.simforcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simforcpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3732.855 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simforcpu_behav -key {Behavioral:sim_1:Functional:simforcpu} -tclbatch {simforcpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source simforcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simforcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 3733.621 ; gain = 0.766
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol ALU_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol S_type, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol Alu_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:72]
INFO: [VRFC 10-2458] undeclared symbol ledData, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3733.621 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALU_OP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AluOP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Q' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'leddata' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module xil_defaultlib.ROM_ROM
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.help2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.help1
Compiling module xil_defaultlib.yingbuxian
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.Demultiplexer_32
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_sb(NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_32(NrOfBits=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unsigned_cmp
Compiling module xil_defaultlib.OR_GATE_3_INPUTS
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_2_5_SIGN
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=4)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.Decoder_16
Compiling module xil_defaultlib.RAM_a3
Compiling module xil_defaultlib.RAM_a2
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.RAM_a1
Compiling module xil_defaultlib.RAM_a4
Compiling module xil_defaultlib.MIPS_RAM
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=32)
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.simforcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simforcpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3733.621 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simforcpu_behav -key {Behavioral:sim_1:Functional:simforcpu} -tclbatch {simforcpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source simforcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simforcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 3734.117 ; gain = 0.496
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol ALU_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol S_type, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol Alu_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:72]
INFO: [VRFC 10-2458] undeclared symbol ledData, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3734.531 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALU_OP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AluOP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Q' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'leddata' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module xil_defaultlib.ROM_ROM
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.help2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.help1
Compiling module xil_defaultlib.yingbuxian
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.Demultiplexer_32
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_sb(NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_32(NrOfBits=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unsigned_cmp
Compiling module xil_defaultlib.OR_GATE_3_INPUTS
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_2_5_SIGN
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=4)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.Decoder_16
Compiling module xil_defaultlib.RAM_a3
Compiling module xil_defaultlib.RAM_a2
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.RAM_a1
Compiling module xil_defaultlib.RAM_a4
Compiling module xil_defaultlib.MIPS_RAM
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=32)
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.simforcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simforcpu_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3734.531 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simforcpu_behav -key {Behavioral:sim_1:Functional:simforcpu} -tclbatch {simforcpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source simforcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simforcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 3734.531 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol ALU_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol S_type, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol Alu_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:72]
INFO: [VRFC 10-2458] undeclared symbol ledData, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3734.531 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALU_OP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AluOP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Q' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'leddata' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module xil_defaultlib.ROM_ROM
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.help2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.help1
Compiling module xil_defaultlib.yingbuxian
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.Demultiplexer_32
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_sb(NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_32(NrOfBits=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unsigned_cmp
Compiling module xil_defaultlib.OR_GATE_3_INPUTS
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_2_5_SIGN
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=4)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.Decoder_16
Compiling module xil_defaultlib.RAM_a3
Compiling module xil_defaultlib.RAM_a2
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.RAM_a1
Compiling module xil_defaultlib.RAM_a4
Compiling module xil_defaultlib.MIPS_RAM
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=32)
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.simforcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simforcpu_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3734.531 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simforcpu_behav -key {Behavioral:sim_1:Functional:simforcpu} -tclbatch {simforcpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source simforcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simforcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 3748.406 ; gain = 13.875
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol ALU_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol S_type, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol Alu_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:72]
INFO: [VRFC 10-2458] undeclared symbol ledData, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3748.406 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALU_OP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AluOP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Q' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'leddata' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module xil_defaultlib.ROM_ROM
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.help2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.help1
Compiling module xil_defaultlib.yingbuxian
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.Demultiplexer_32
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_sb(NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_32(NrOfBits=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unsigned_cmp
Compiling module xil_defaultlib.OR_GATE_3_INPUTS
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_2_5_SIGN
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=4)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.Decoder_16
Compiling module xil_defaultlib.RAM_a3
Compiling module xil_defaultlib.RAM_a2
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.RAM_a1
Compiling module xil_defaultlib.RAM_a4
Compiling module xil_defaultlib.MIPS_RAM
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=32)
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.simforcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simforcpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3748.406 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simforcpu_behav -key {Behavioral:sim_1:Functional:simforcpu} -tclbatch {simforcpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source simforcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simforcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 3751.590 ; gain = 3.184
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol ALU_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol S_type, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
INFO: [VRFC 10-2458] undeclared symbol Alu_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:72]
INFO: [VRFC 10-2458] undeclared symbol ledData, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3752.414 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALU_OP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AluOP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Q' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'leddata' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module xil_defaultlib.ROM_ROM
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.help2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.help1
Compiling module xil_defaultlib.yingbuxian
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.Demultiplexer_32
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_sb(NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_32(NrOfBits=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unsigned_cmp
Compiling module xil_defaultlib.OR_GATE_3_INPUTS
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_2_5_SIGN
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=4)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.Decoder_16
Compiling module xil_defaultlib.RAM_a3
Compiling module xil_defaultlib.RAM_a2
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.RAM_a1
Compiling module xil_defaultlib.RAM_a4
Compiling module xil_defaultlib.MIPS_RAM
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=32)
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.simforcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simforcpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3752.414 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simforcpu_behav -key {Behavioral:sim_1:Functional:simforcpu} -tclbatch {simforcpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source simforcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simforcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 3786.762 ; gain = 34.348
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol ALU_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:50]
INFO: [VRFC 10-2458] undeclared symbol S_type, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:50]
INFO: [VRFC 10-2458] undeclared symbol Alu_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:59]
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:77]
INFO: [VRFC 10-2458] undeclared symbol ledData, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3786.762 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALU_OP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:50]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AluOP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:59]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Q' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:78]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'leddata' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:79]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'halt' is not permitted [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:77]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3786.762 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol ALU_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:48]
INFO: [VRFC 10-2458] undeclared symbol S_type, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:48]
INFO: [VRFC 10-2458] undeclared symbol Alu_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:57]
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:75]
INFO: [VRFC 10-2458] undeclared symbol ledData, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3786.762 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALU_OP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AluOP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:57]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Q' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'leddata' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module xil_defaultlib.ROM_ROM
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.help2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.help1
Compiling module xil_defaultlib.yingbuxian
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.Demultiplexer_32
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_sb(NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_32(NrOfBits=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unsigned_cmp
Compiling module xil_defaultlib.OR_GATE_3_INPUTS
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_2_5_SIGN
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=4)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.Decoder_16
Compiling module xil_defaultlib.RAM_a3
Compiling module xil_defaultlib.RAM_a2
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.RAM_a1
Compiling module xil_defaultlib.RAM_a4
Compiling module xil_defaultlib.MIPS_RAM
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=32)
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.simforcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simforcpu_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3786.762 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simforcpu_behav -key {Behavioral:sim_1:Functional:simforcpu} -tclbatch {simforcpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source simforcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simforcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 3788.195 ; gain = 1.434
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol ALU_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:48]
INFO: [VRFC 10-2458] undeclared symbol S_type, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:48]
INFO: [VRFC 10-2458] undeclared symbol Alu_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:57]
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:75]
INFO: [VRFC 10-2458] undeclared symbol ledData, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3789.156 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALU_OP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AluOP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:57]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Q' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'leddata' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module xil_defaultlib.ROM_ROM
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.help2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.help1
Compiling module xil_defaultlib.yingbuxian
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.Demultiplexer_32
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_sb(NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_32(NrOfBits=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unsigned_cmp
Compiling module xil_defaultlib.OR_GATE_3_INPUTS
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_2_5_SIGN
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=4)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.Decoder_16
Compiling module xil_defaultlib.RAM_a3
Compiling module xil_defaultlib.RAM_a2
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.RAM_a1
Compiling module xil_defaultlib.RAM_a4
Compiling module xil_defaultlib.MIPS_RAM
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=32)
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.simforcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simforcpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3789.156 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simforcpu_behav -key {Behavioral:sim_1:Functional:simforcpu} -tclbatch {simforcpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source simforcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simforcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 3793.711 ; gain = 4.555
add_bp {D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v} 39
remove_bps -file {D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v} -line 39
add_bp {D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v} 39
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol ALU_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:48]
INFO: [VRFC 10-2458] undeclared symbol S_type, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:48]
INFO: [VRFC 10-2458] undeclared symbol Alu_OP, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:57]
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:75]
INFO: [VRFC 10-2458] undeclared symbol ledData, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3794.590 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ALU_OP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AluOP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:57]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Q' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'leddata' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC(NrOfBits=3...
Compiling module xil_defaultlib.ROM_ROM
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.help2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.help1
Compiling module xil_defaultlib.yingbuxian
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.Demultiplexer_32
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_sb(NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_32(NrOfBits=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unsigned_cmp
Compiling module xil_defaultlib.OR_GATE_3_INPUTS
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_2_5_SIGN
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=4)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.Decoder_16
Compiling module xil_defaultlib.RAM_a3
Compiling module xil_defaultlib.RAM_a2
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.RAM_a1
Compiling module xil_defaultlib.RAM_a4
Compiling module xil_defaultlib.MIPS_RAM
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=32)
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.simforcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simforcpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3794.590 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simforcpu_behav -key {Behavioral:sim_1:Functional:simforcpu} -tclbatch {simforcpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source simforcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simforcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 3799.738 ; gain = 5.148
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10000 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep 10 03:48:43 2022...
