{"vcs1":{"timestamp_begin":1683068352.293982539, "rt":0.62, "ut":0.24, "st":0.13}}
{"vcselab":{"timestamp_begin":1683068352.982717905, "rt":0.42, "ut":0.22, "st":0.11}}
{"link":{"timestamp_begin":1683068353.457947141, "rt":0.22, "ut":0.06, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683068351.934746197}
{"VCS_COMP_START_TIME": 1683068351.934746197}
{"VCS_COMP_END_TIME": 1683068353.747002759}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug TuringMachine.sv library.sv m_design.sv"}
{"vcs1": {"peak_mem": 340956}}
{"stitch_vcselab": {"peak_mem": 238972}}
