name: red_pitaya
manufacturer: Xilinx
fpga: xc7z010clg400-1
config_voltage: 1.8
cfgbvs: GND
backend_target: vivado
# boot image options: toolflow (default), multiboot and golden
dsp_wb_base_address: 0x80084000
dsp_wb_base_address_alignment: 4
# the skarab platform expects a bin file with a particular ordering of the bits per byte.
# each byte from the bit file is reversed. It is anyones guess why perallex designed it this way.
# this flag tells the toolflow to add the bpix8 flag to the write_cfgmem tcl command
bit_reversal: true
upgrade_ip: false
sources: []
constraints:
  - red_pitaya.xdc
provides:
  - sys_clk
  - adc_clk
pins:
  MEZZANINE_0_INT_N:
    iostd: LVCMOS18
    loc: B31 
  MEZ0_PHY11_LANE_TX_N:
    loc:
      - AC44
      - AD42
      - AE44
      - AF42
