{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 17:11:57 2022 " "Info: Processing started: Wed Nov 30 17:11:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab7 -c lab7 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab7 -c lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_PRELIMINARY_TIMING" "EPM570ZM256C7 " "Warning: Timing characteristics of device EPM570ZM256C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "s75_counters.bdf" "" { Schematic "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/s75_counters.bdf" { { 48 -80 88 64 "clk" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "v72_24cnt:inst2\|q\[3\] " "Info: Detected ripple clock \"v72_24cnt:inst2\|q\[3\]\" as buffer" {  } { { "v72_24cnt.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v72_24cnt.v" 5 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "v72_24cnt:inst2\|q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register v73_cdiv1:inst4\|q\[2\] register v73_cdiv1:inst4\|q\[2\] 90.2 MHz 11.087 ns Internal " "Info: Clock \"clk\" has Internal fmax of 90.2 MHz between source register \"v73_cdiv1:inst4\|q\[2\]\" and destination register \"v73_cdiv1:inst4\|q\[2\]\" (period= 11.087 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.279 ns + Longest register register " "Info: + Longest register to register delay is 10.279 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns v73_cdiv1:inst4\|q\[2\] 1 REG LC_X1_Y7_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y7_N7; Fanout = 4; REG Node = 'v73_cdiv1:inst4\|q\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { v73_cdiv1:inst4|q[2] } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.937 ns) + CELL(0.968 ns) 2.905 ns v73_cdiv1:inst4\|clr~1 2 COMB LC_X1_Y7_N0 1 " "Info: 2: + IC(1.937 ns) + CELL(0.968 ns) = 2.905 ns; Loc. = LC_X1_Y7_N0; Fanout = 1; COMB Node = 'v73_cdiv1:inst4\|clr~1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.905 ns" { v73_cdiv1:inst4|q[2] v73_cdiv1:inst4|clr~1 } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.712 ns) + CELL(0.968 ns) 5.585 ns v73_cdiv1:inst4\|clr 3 COMB LC_X1_Y7_N5 5 " "Info: 3: + IC(1.712 ns) + CELL(0.968 ns) = 5.585 ns; Loc. = LC_X1_Y7_N5; Fanout = 5; COMB Node = 'v73_cdiv1:inst4\|clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { v73_cdiv1:inst4|clr~1 v73_cdiv1:inst4|clr } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.952 ns) + CELL(0.742 ns) 10.279 ns v73_cdiv1:inst4\|q\[2\] 4 REG LC_X1_Y7_N7 4 " "Info: 4: + IC(3.952 ns) + CELL(0.742 ns) = 10.279 ns; Loc. = LC_X1_Y7_N7; Fanout = 4; REG Node = 'v73_cdiv1:inst4\|q\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.694 ns" { v73_cdiv1:inst4|clr v73_cdiv1:inst4|q[2] } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.678 ns ( 26.05 % ) " "Info: Total cell delay = 2.678 ns ( 26.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.601 ns ( 73.95 % ) " "Info: Total interconnect delay = 7.601 ns ( 73.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.279 ns" { v73_cdiv1:inst4|q[2] v73_cdiv1:inst4|clr~1 v73_cdiv1:inst4|clr v73_cdiv1:inst4|q[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.279 ns" { v73_cdiv1:inst4|q[2] {} v73_cdiv1:inst4|clr~1 {} v73_cdiv1:inst4|clr {} v73_cdiv1:inst4|q[2] {} } { 0.000ns 1.937ns 1.712ns 3.952ns } { 0.000ns 0.968ns 0.968ns 0.742ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.550 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 12.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns clk 1 CLK PIN_K1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "s75_counters.bdf" "" { Schematic "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/s75_counters.bdf" { { 48 -80 88 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(2.113 ns) 4.673 ns v72_24cnt:inst2\|q\[3\] 2 REG LC_X5_Y7_N6 5 " "Info: 2: + IC(1.590 ns) + CELL(2.113 ns) = 4.673 ns; Loc. = LC_X5_Y7_N6; Fanout = 5; REG Node = 'v72_24cnt:inst2\|q\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.703 ns" { clk v72_24cnt:inst2|q[3] } "NODE_NAME" } } { "v72_24cnt.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v72_24cnt.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.253 ns) + CELL(1.624 ns) 12.550 ns v73_cdiv1:inst4\|q\[2\] 3 REG LC_X1_Y7_N7 4 " "Info: 3: + IC(6.253 ns) + CELL(1.624 ns) = 12.550 ns; Loc. = LC_X1_Y7_N7; Fanout = 4; REG Node = 'v73_cdiv1:inst4\|q\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.877 ns" { v72_24cnt:inst2|q[3] v73_cdiv1:inst4|q[2] } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.707 ns ( 37.51 % ) " "Info: Total cell delay = 4.707 ns ( 37.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.843 ns ( 62.49 % ) " "Info: Total interconnect delay = 7.843 ns ( 62.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.550 ns" { clk v72_24cnt:inst2|q[3] v73_cdiv1:inst4|q[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.550 ns" { clk {} clk~combout {} v72_24cnt:inst2|q[3] {} v73_cdiv1:inst4|q[2] {} } { 0.000ns 0.000ns 1.590ns 6.253ns } { 0.000ns 0.970ns 2.113ns 1.624ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 12.550 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 12.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns clk 1 CLK PIN_K1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "s75_counters.bdf" "" { Schematic "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/s75_counters.bdf" { { 48 -80 88 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(2.113 ns) 4.673 ns v72_24cnt:inst2\|q\[3\] 2 REG LC_X5_Y7_N6 5 " "Info: 2: + IC(1.590 ns) + CELL(2.113 ns) = 4.673 ns; Loc. = LC_X5_Y7_N6; Fanout = 5; REG Node = 'v72_24cnt:inst2\|q\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.703 ns" { clk v72_24cnt:inst2|q[3] } "NODE_NAME" } } { "v72_24cnt.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v72_24cnt.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.253 ns) + CELL(1.624 ns) 12.550 ns v73_cdiv1:inst4\|q\[2\] 3 REG LC_X1_Y7_N7 4 " "Info: 3: + IC(6.253 ns) + CELL(1.624 ns) = 12.550 ns; Loc. = LC_X1_Y7_N7; Fanout = 4; REG Node = 'v73_cdiv1:inst4\|q\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.877 ns" { v72_24cnt:inst2|q[3] v73_cdiv1:inst4|q[2] } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.707 ns ( 37.51 % ) " "Info: Total cell delay = 4.707 ns ( 37.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.843 ns ( 62.49 % ) " "Info: Total interconnect delay = 7.843 ns ( 62.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.550 ns" { clk v72_24cnt:inst2|q[3] v73_cdiv1:inst4|q[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.550 ns" { clk {} clk~combout {} v72_24cnt:inst2|q[3] {} v73_cdiv1:inst4|q[2] {} } { 0.000ns 0.000ns 1.590ns 6.253ns } { 0.000ns 0.970ns 2.113ns 1.624ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.550 ns" { clk v72_24cnt:inst2|q[3] v73_cdiv1:inst4|q[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.550 ns" { clk {} clk~combout {} v72_24cnt:inst2|q[3] {} v73_cdiv1:inst4|q[2] {} } { 0.000ns 0.000ns 1.590ns 6.253ns } { 0.000ns 0.970ns 2.113ns 1.624ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.489 ns + " "Info: + Micro clock to output delay of source is 0.489 ns" {  } { { "v73_cdiv1.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.319 ns + " "Info: + Micro setup delay of destination is 0.319 ns" {  } { { "v73_cdiv1.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.279 ns" { v73_cdiv1:inst4|q[2] v73_cdiv1:inst4|clr~1 v73_cdiv1:inst4|clr v73_cdiv1:inst4|q[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.279 ns" { v73_cdiv1:inst4|q[2] {} v73_cdiv1:inst4|clr~1 {} v73_cdiv1:inst4|clr {} v73_cdiv1:inst4|q[2] {} } { 0.000ns 1.937ns 1.712ns 3.952ns } { 0.000ns 0.968ns 0.968ns 0.742ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.550 ns" { clk v72_24cnt:inst2|q[3] v73_cdiv1:inst4|q[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.550 ns" { clk {} clk~combout {} v72_24cnt:inst2|q[3] {} v73_cdiv1:inst4|q[2] {} } { 0.000ns 0.000ns 1.590ns 6.253ns } { 0.000ns 0.970ns 2.113ns 1.624ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "v73_cdiv1:inst4\|q\[2\] n\[2\] clk 5.697 ns register " "Info: tsu for register \"v73_cdiv1:inst4\|q\[2\]\" (data pin = \"n\[2\]\", clock pin = \"clk\") is 5.697 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.928 ns + Longest pin register " "Info: + Longest pin to register delay is 17.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns n\[2\] 1 PIN PIN_B18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_B18; Fanout = 1; PIN Node = 'n\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { n[2] } "NODE_NAME" } } { "s75_counters.bdf" "" { Schematic "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/s75_counters.bdf" { { 152 -88 80 168 "n\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(9.146 ns) + CELL(0.438 ns) 10.554 ns v73_cdiv1:inst4\|clr~1 2 COMB LC_X1_Y7_N0 1 " "Info: 2: + IC(9.146 ns) + CELL(0.438 ns) = 10.554 ns; Loc. = LC_X1_Y7_N0; Fanout = 1; COMB Node = 'v73_cdiv1:inst4\|clr~1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.584 ns" { n[2] v73_cdiv1:inst4|clr~1 } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.712 ns) + CELL(0.968 ns) 13.234 ns v73_cdiv1:inst4\|clr 3 COMB LC_X1_Y7_N5 5 " "Info: 3: + IC(1.712 ns) + CELL(0.968 ns) = 13.234 ns; Loc. = LC_X1_Y7_N5; Fanout = 5; COMB Node = 'v73_cdiv1:inst4\|clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { v73_cdiv1:inst4|clr~1 v73_cdiv1:inst4|clr } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.952 ns) + CELL(0.742 ns) 17.928 ns v73_cdiv1:inst4\|q\[2\] 4 REG LC_X1_Y7_N7 4 " "Info: 4: + IC(3.952 ns) + CELL(0.742 ns) = 17.928 ns; Loc. = LC_X1_Y7_N7; Fanout = 4; REG Node = 'v73_cdiv1:inst4\|q\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.694 ns" { v73_cdiv1:inst4|clr v73_cdiv1:inst4|q[2] } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.118 ns ( 17.39 % ) " "Info: Total cell delay = 3.118 ns ( 17.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.810 ns ( 82.61 % ) " "Info: Total interconnect delay = 14.810 ns ( 82.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.928 ns" { n[2] v73_cdiv1:inst4|clr~1 v73_cdiv1:inst4|clr v73_cdiv1:inst4|q[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.928 ns" { n[2] {} n[2]~combout {} v73_cdiv1:inst4|clr~1 {} v73_cdiv1:inst4|clr {} v73_cdiv1:inst4|q[2] {} } { 0.000ns 0.000ns 9.146ns 1.712ns 3.952ns } { 0.000ns 0.970ns 0.438ns 0.968ns 0.742ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.319 ns + " "Info: + Micro setup delay of destination is 0.319 ns" {  } { { "v73_cdiv1.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.550 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 12.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns clk 1 CLK PIN_K1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "s75_counters.bdf" "" { Schematic "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/s75_counters.bdf" { { 48 -80 88 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(2.113 ns) 4.673 ns v72_24cnt:inst2\|q\[3\] 2 REG LC_X5_Y7_N6 5 " "Info: 2: + IC(1.590 ns) + CELL(2.113 ns) = 4.673 ns; Loc. = LC_X5_Y7_N6; Fanout = 5; REG Node = 'v72_24cnt:inst2\|q\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.703 ns" { clk v72_24cnt:inst2|q[3] } "NODE_NAME" } } { "v72_24cnt.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v72_24cnt.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.253 ns) + CELL(1.624 ns) 12.550 ns v73_cdiv1:inst4\|q\[2\] 3 REG LC_X1_Y7_N7 4 " "Info: 3: + IC(6.253 ns) + CELL(1.624 ns) = 12.550 ns; Loc. = LC_X1_Y7_N7; Fanout = 4; REG Node = 'v73_cdiv1:inst4\|q\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.877 ns" { v72_24cnt:inst2|q[3] v73_cdiv1:inst4|q[2] } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.707 ns ( 37.51 % ) " "Info: Total cell delay = 4.707 ns ( 37.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.843 ns ( 62.49 % ) " "Info: Total interconnect delay = 7.843 ns ( 62.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.550 ns" { clk v72_24cnt:inst2|q[3] v73_cdiv1:inst4|q[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.550 ns" { clk {} clk~combout {} v72_24cnt:inst2|q[3] {} v73_cdiv1:inst4|q[2] {} } { 0.000ns 0.000ns 1.590ns 6.253ns } { 0.000ns 0.970ns 2.113ns 1.624ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.928 ns" { n[2] v73_cdiv1:inst4|clr~1 v73_cdiv1:inst4|clr v73_cdiv1:inst4|q[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.928 ns" { n[2] {} n[2]~combout {} v73_cdiv1:inst4|clr~1 {} v73_cdiv1:inst4|clr {} v73_cdiv1:inst4|q[2] {} } { 0.000ns 0.000ns 9.146ns 1.712ns 3.952ns } { 0.000ns 0.970ns 0.438ns 0.968ns 0.742ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.550 ns" { clk v72_24cnt:inst2|q[3] v73_cdiv1:inst4|q[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.550 ns" { clk {} clk~combout {} v72_24cnt:inst2|q[3] {} v73_cdiv1:inst4|q[2] {} } { 0.000ns 0.000ns 1.590ns 6.253ns } { 0.000ns 0.970ns 2.113ns 1.624ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q\[2\] v73_cdiv1:inst4\|q\[2\] 25.003 ns register " "Info: tco from clock \"clk\" to destination pin \"q\[2\]\" through register \"v73_cdiv1:inst4\|q\[2\]\" is 25.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 12.550 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 12.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns clk 1 CLK PIN_K1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "s75_counters.bdf" "" { Schematic "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/s75_counters.bdf" { { 48 -80 88 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(2.113 ns) 4.673 ns v72_24cnt:inst2\|q\[3\] 2 REG LC_X5_Y7_N6 5 " "Info: 2: + IC(1.590 ns) + CELL(2.113 ns) = 4.673 ns; Loc. = LC_X5_Y7_N6; Fanout = 5; REG Node = 'v72_24cnt:inst2\|q\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.703 ns" { clk v72_24cnt:inst2|q[3] } "NODE_NAME" } } { "v72_24cnt.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v72_24cnt.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.253 ns) + CELL(1.624 ns) 12.550 ns v73_cdiv1:inst4\|q\[2\] 3 REG LC_X1_Y7_N7 4 " "Info: 3: + IC(6.253 ns) + CELL(1.624 ns) = 12.550 ns; Loc. = LC_X1_Y7_N7; Fanout = 4; REG Node = 'v73_cdiv1:inst4\|q\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.877 ns" { v72_24cnt:inst2|q[3] v73_cdiv1:inst4|q[2] } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.707 ns ( 37.51 % ) " "Info: Total cell delay = 4.707 ns ( 37.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.843 ns ( 62.49 % ) " "Info: Total interconnect delay = 7.843 ns ( 62.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.550 ns" { clk v72_24cnt:inst2|q[3] v73_cdiv1:inst4|q[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.550 ns" { clk {} clk~combout {} v72_24cnt:inst2|q[3] {} v73_cdiv1:inst4|q[2] {} } { 0.000ns 0.000ns 1.590ns 6.253ns } { 0.000ns 0.970ns 2.113ns 1.624ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.489 ns + " "Info: + Micro clock to output delay of source is 0.489 ns" {  } { { "v73_cdiv1.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.964 ns + Longest register pin " "Info: + Longest register to pin delay is 11.964 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns v73_cdiv1:inst4\|q\[2\] 1 REG LC_X1_Y7_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y7_N7; Fanout = 4; REG Node = 'v73_cdiv1:inst4\|q\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { v73_cdiv1:inst4|q[2] } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(9.990 ns) + CELL(1.974 ns) 11.964 ns q\[2\] 2 PIN PIN_U19 0 " "Info: 2: + IC(9.990 ns) + CELL(1.974 ns) = 11.964 ns; Loc. = PIN_U19; Fanout = 0; PIN Node = 'q\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.964 ns" { v73_cdiv1:inst4|q[2] q[2] } "NODE_NAME" } } { "s75_counters.bdf" "" { Schematic "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/s75_counters.bdf" { { 48 584 760 64 "q\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.974 ns ( 16.50 % ) " "Info: Total cell delay = 1.974 ns ( 16.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.990 ns ( 83.50 % ) " "Info: Total interconnect delay = 9.990 ns ( 83.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.964 ns" { v73_cdiv1:inst4|q[2] q[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.964 ns" { v73_cdiv1:inst4|q[2] {} q[2] {} } { 0.000ns 9.990ns } { 0.000ns 1.974ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.550 ns" { clk v72_24cnt:inst2|q[3] v73_cdiv1:inst4|q[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.550 ns" { clk {} clk~combout {} v72_24cnt:inst2|q[3] {} v73_cdiv1:inst4|q[2] {} } { 0.000ns 0.000ns 1.590ns 6.253ns } { 0.000ns 0.970ns 2.113ns 1.624ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.964 ns" { v73_cdiv1:inst4|q[2] q[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.964 ns" { v73_cdiv1:inst4|q[2] {} q[2] {} } { 0.000ns 9.990ns } { 0.000ns 1.974ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "n\[2\] reset 18.653 ns Longest " "Info: Longest tpd from source pin \"n\[2\]\" to destination pin \"reset\" is 18.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns n\[2\] 1 PIN PIN_B18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_B18; Fanout = 1; PIN Node = 'n\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { n[2] } "NODE_NAME" } } { "s75_counters.bdf" "" { Schematic "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/s75_counters.bdf" { { 152 -88 80 168 "n\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(9.146 ns) + CELL(0.438 ns) 10.554 ns v73_cdiv1:inst4\|clr~1 2 COMB LC_X1_Y7_N0 1 " "Info: 2: + IC(9.146 ns) + CELL(0.438 ns) = 10.554 ns; Loc. = LC_X1_Y7_N0; Fanout = 1; COMB Node = 'v73_cdiv1:inst4\|clr~1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.584 ns" { n[2] v73_cdiv1:inst4|clr~1 } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.712 ns) + CELL(0.968 ns) 13.234 ns v73_cdiv1:inst4\|clr 3 COMB LC_X1_Y7_N5 5 " "Info: 3: + IC(1.712 ns) + CELL(0.968 ns) = 13.234 ns; Loc. = LC_X1_Y7_N5; Fanout = 5; COMB Node = 'v73_cdiv1:inst4\|clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { v73_cdiv1:inst4|clr~1 v73_cdiv1:inst4|clr } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.445 ns) + CELL(1.974 ns) 18.653 ns reset 4 PIN PIN_D2 0 " "Info: 4: + IC(3.445 ns) + CELL(1.974 ns) = 18.653 ns; Loc. = PIN_D2; Fanout = 0; PIN Node = 'reset'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.419 ns" { v73_cdiv1:inst4|clr reset } "NODE_NAME" } } { "s75_counters.bdf" "" { Schematic "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/s75_counters.bdf" { { 144 520 696 160 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.350 ns ( 23.32 % ) " "Info: Total cell delay = 4.350 ns ( 23.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.303 ns ( 76.68 % ) " "Info: Total interconnect delay = 14.303 ns ( 76.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.653 ns" { n[2] v73_cdiv1:inst4|clr~1 v73_cdiv1:inst4|clr reset } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.653 ns" { n[2] {} n[2]~combout {} v73_cdiv1:inst4|clr~1 {} v73_cdiv1:inst4|clr {} reset {} } { 0.000ns 0.000ns 9.146ns 1.712ns 3.445ns } { 0.000ns 0.970ns 0.438ns 0.968ns 1.974ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "v73_cdiv1:inst4\|q\[3\] n\[3\] clk 4.538 ns register " "Info: th for register \"v73_cdiv1:inst4\|q\[3\]\" (data pin = \"n\[3\]\", clock pin = \"clk\") is 4.538 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.550 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 12.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns clk 1 CLK PIN_K1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "s75_counters.bdf" "" { Schematic "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/s75_counters.bdf" { { 48 -80 88 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(2.113 ns) 4.673 ns v72_24cnt:inst2\|q\[3\] 2 REG LC_X5_Y7_N6 5 " "Info: 2: + IC(1.590 ns) + CELL(2.113 ns) = 4.673 ns; Loc. = LC_X5_Y7_N6; Fanout = 5; REG Node = 'v72_24cnt:inst2\|q\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.703 ns" { clk v72_24cnt:inst2|q[3] } "NODE_NAME" } } { "v72_24cnt.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v72_24cnt.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.253 ns) + CELL(1.624 ns) 12.550 ns v73_cdiv1:inst4\|q\[3\] 3 REG LC_X1_Y7_N6 3 " "Info: 3: + IC(6.253 ns) + CELL(1.624 ns) = 12.550 ns; Loc. = LC_X1_Y7_N6; Fanout = 3; REG Node = 'v73_cdiv1:inst4\|q\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.877 ns" { v72_24cnt:inst2|q[3] v73_cdiv1:inst4|q[3] } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.707 ns ( 37.51 % ) " "Info: Total cell delay = 4.707 ns ( 37.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.843 ns ( 62.49 % ) " "Info: Total interconnect delay = 7.843 ns ( 62.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.550 ns" { clk v72_24cnt:inst2|q[3] v73_cdiv1:inst4|q[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.550 ns" { clk {} clk~combout {} v72_24cnt:inst2|q[3] {} v73_cdiv1:inst4|q[3] {} } { 0.000ns 0.000ns 1.590ns 6.253ns } { 0.000ns 0.970ns 2.113ns 1.624ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.039 ns + " "Info: + Micro hold delay of destination is 0.039 ns" {  } { { "v73_cdiv1.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.051 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.051 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns n\[3\] 1 PIN PIN_B1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_B1; Fanout = 1; PIN Node = 'n\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { n[3] } "NODE_NAME" } } { "s75_counters.bdf" "" { Schematic "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/s75_counters.bdf" { { 152 -88 80 168 "n\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.915 ns) + CELL(1.931 ns) 5.816 ns v73_cdiv1:inst4\|clr~52 2 COMB LC_X1_Y7_N4 1 " "Info: 2: + IC(2.915 ns) + CELL(1.931 ns) = 5.816 ns; Loc. = LC_X1_Y7_N4; Fanout = 1; COMB Node = 'v73_cdiv1:inst4\|clr~52'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.846 ns" { n[3] v73_cdiv1:inst4|clr~52 } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.438 ns) 6.925 ns v73_cdiv1:inst4\|clr 3 COMB LC_X1_Y7_N5 5 " "Info: 3: + IC(0.671 ns) + CELL(0.438 ns) = 6.925 ns; Loc. = LC_X1_Y7_N5; Fanout = 5; COMB Node = 'v73_cdiv1:inst4\|clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { v73_cdiv1:inst4|clr~52 v73_cdiv1:inst4|clr } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.742 ns) 8.051 ns v73_cdiv1:inst4\|q\[3\] 4 REG LC_X1_Y7_N6 3 " "Info: 4: + IC(0.384 ns) + CELL(0.742 ns) = 8.051 ns; Loc. = LC_X1_Y7_N6; Fanout = 3; REG Node = 'v73_cdiv1:inst4\|q\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.126 ns" { v73_cdiv1:inst4|clr v73_cdiv1:inst4|q[3] } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "C:/Users/Вчеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.081 ns ( 50.69 % ) " "Info: Total cell delay = 4.081 ns ( 50.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.970 ns ( 49.31 % ) " "Info: Total interconnect delay = 3.970 ns ( 49.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.051 ns" { n[3] v73_cdiv1:inst4|clr~52 v73_cdiv1:inst4|clr v73_cdiv1:inst4|q[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.051 ns" { n[3] {} n[3]~combout {} v73_cdiv1:inst4|clr~52 {} v73_cdiv1:inst4|clr {} v73_cdiv1:inst4|q[3] {} } { 0.000ns 0.000ns 2.915ns 0.671ns 0.384ns } { 0.000ns 0.970ns 1.931ns 0.438ns 0.742ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.550 ns" { clk v72_24cnt:inst2|q[3] v73_cdiv1:inst4|q[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.550 ns" { clk {} clk~combout {} v72_24cnt:inst2|q[3] {} v73_cdiv1:inst4|q[3] {} } { 0.000ns 0.000ns 1.590ns 6.253ns } { 0.000ns 0.970ns 2.113ns 1.624ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.051 ns" { n[3] v73_cdiv1:inst4|clr~52 v73_cdiv1:inst4|clr v73_cdiv1:inst4|q[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.051 ns" { n[3] {} n[3]~combout {} v73_cdiv1:inst4|clr~52 {} v73_cdiv1:inst4|clr {} v73_cdiv1:inst4|q[3] {} } { 0.000ns 0.000ns 2.915ns 0.671ns 0.384ns } { 0.000ns 0.970ns 1.931ns 0.438ns 0.742ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 17:11:58 2022 " "Info: Processing ended: Wed Nov 30 17:11:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
