Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jun  2 06:14:15 2025
| Host         : DESKTOP-CSP9PGO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Pong_Top_control_sets_placed.rpt
| Design       : Pong_Top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               3 |            2 |
| Yes          | No                    | Yes                    |              27 |            9 |
| Yes          | Yes                   | No                     |              25 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------------+------------------+------------------+----------------+--------------+
|    Clock Signal    |      Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+-------------------------+------------------+------------------+----------------+--------------+
|  i_clock_IBUF_BUFG |                         |                  |                1 |              2 |         2.00 |
|  i_clock_IBUF_BUFG |                         | i_reset_IBUF     |                2 |              2 |         1.00 |
|  i_clock_IBUF_BUFG | vga/E[0]                |                  |                2 |              3 |         1.50 |
|  i_clock_IBUF_BUFG | pixGen/vert_paddle_pre  | i_reset_IBUF     |                3 |              9 |         3.00 |
|  i_clock_IBUF_BUFG | vga/v_count[9]_i_1_n_0  | i_reset_IBUF     |                4 |             10 |         2.50 |
|  i_clock_IBUF_BUFG | vga/E[0]                | i_reset_IBUF     |                8 |             15 |         1.88 |
|  i_clock_IBUF_BUFG | vga/h_count_reg[6]_0[0] | i_reset_IBUF     |                6 |             18 |         3.00 |
+--------------------+-------------------------+------------------+------------------+----------------+--------------+


