   1               	# 1 "kernel.S"
   1               	
   0               	
   0               	
   2               	
   3               	 ; File          : kernel.S
   4               	 ; Author        : MD. Faridul Islam (faridmdislam@gmail.com)
   5               	 ; Description   : AVR kernel for bare-metal RTOS
   6               	 ; Created       : Jul 27, 2025, 09:30 PM
   7               	 ; Last Modified : Dec 04, 2025, 12:44 PM
   8               	
   9               	
  10               	
  11               	
  12               	#include <avr/io.h>
   1               	/* Copyright (c) 2002,2003,2005,2006,2007 Marek Michalkiewicz, Joerg Wunsch
   2               	   Copyright (c) 2007 Eric B. Weddington
   3               	   All rights reserved.
   4               	
   5               	   Redistribution and use in source and binary forms, with or without
   6               	   modification, are permitted provided that the following conditions are met:
   7               	
   8               	   * Redistributions of source code must retain the above copyright
   9               	     notice, this list of conditions and the following disclaimer.
  10               	
  11               	   * Redistributions in binary form must reproduce the above copyright
  12               	     notice, this list of conditions and the following disclaimer in
  13               	     the documentation and/or other materials provided with the
  14               	     distribution.
  15               	
  16               	   * Neither the name of the copyright holders nor the names of
  17               	     contributors may be used to endorse or promote products derived
  18               	     from this software without specific prior written permission.
  19               	
  20               	  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  21               	  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  22               	  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  23               	  ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
  24               	  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  25               	  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  26               	  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  27               	  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  28               	  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  29               	  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  30               	  POSSIBILITY OF SUCH DAMAGE. */
  31               	
  32               	/* $Id: io.h,v 1.52.2.28 2009/12/20 17:02:53 arcanum Exp $ */
  33               	
  34               	/** \file */
  35               	/** \defgroup avr_io <avr/io.h>: AVR device-specific IO definitions
  36               	    \code #include <avr/io.h> \endcode
  37               	
  38               	    This header file includes the apropriate IO definitions for the
  39               	    device that has been specified by the <tt>-mmcu=</tt> compiler
  40               	    command-line switch.  This is done by diverting to the appropriate
  41               	    file <tt>&lt;avr/io</tt><em>XXXX</em><tt>.h&gt;</tt> which should
  42               	    never be included directly.  Some register names common to all
  43               	    AVR devices are defined directly within <tt>&lt;avr/common.h&gt;</tt>,
  44               	    which is included in <tt>&lt;avr/io.h&gt;</tt>,
  45               	    but most of the details come from the respective include file.
  46               	
  47               	    Note that this file always includes the following files:
  48               	    \code 
  49               	    #include <avr/sfr_defs.h>
  50               	    #include <avr/portpins.h>
  51               	    #include <avr/common.h>
  52               	    #include <avr/version.h>
  53               	    \endcode
  54               	    See \ref avr_sfr for more details about that header file.
  55               	
  56               	    Included are definitions of the IO register set and their
  57               	    respective bit values as specified in the Atmel documentation.
  58               	    Note that inconsistencies in naming conventions,
  59               	    so even identical functions sometimes get different names on
  60               	    different devices.
  61               	
  62               	    Also included are the specific names useable for interrupt
  63               	    function definitions as documented
  64               	    \ref avr_signames "here".
  65               	
  66               	    Finally, the following macros are defined:
  67               	
  68               	    - \b RAMEND
  69               	    <br>
  70               	    The last on-chip RAM address.
  71               	    <br>
  72               	    - \b XRAMEND
  73               	    <br>
  74               	    The last possible RAM location that is addressable. This is equal to 
  75               	    RAMEND for devices that do not allow for external RAM. For devices 
  76               	    that allow external RAM, this will be larger than RAMEND.
  77               	    <br>
  78               	    - \b E2END
  79               	    <br>
  80               	    The last EEPROM address.
  81               	    <br>
  82               	    - \b FLASHEND
  83               	    <br>
  84               	    The last byte address in the Flash program space.
  85               	    <br>
  86               	    - \b SPM_PAGESIZE
  87               	    <br>
  88               	    For devices with bootloader support, the flash pagesize
  89               	    (in bytes) to be used for the \c SPM instruction. 
  90               	    - \b E2PAGESIZE
  91               	    <br>
  92               	    The size of the EEPROM page.
  93               	    
  94               	*/
  95               	
  96               	#ifndef _AVR_IO_H_
  97               	#define _AVR_IO_H_
  98               	
  99               	#include <avr/sfr_defs.h>
   1               	/* Copyright (c) 2002, Marek Michalkiewicz <marekm@amelek.gda.pl>
 100               	
 101               	#if defined (__AVR_AT94K__)
 102               	#  include <avr/ioat94k.h>
 103               	#elif defined (__AVR_AT43USB320__)
 104               	#  include <avr/io43u32x.h>
 105               	#elif defined (__AVR_AT43USB355__)
 106               	#  include <avr/io43u35x.h>
 107               	#elif defined (__AVR_AT76C711__)
 108               	#  include <avr/io76c711.h>
 109               	#elif defined (__AVR_AT86RF401__)
 110               	#  include <avr/io86r401.h>
 111               	#elif defined (__AVR_AT90PWM1__)
 112               	#  include <avr/io90pwm1.h>
 113               	#elif defined (__AVR_AT90PWM2__)
 114               	#  include <avr/io90pwmx.h>
 115               	#elif defined (__AVR_AT90PWM2B__)
 116               	#  include <avr/io90pwm2b.h>
 117               	#elif defined (__AVR_AT90PWM3__)
 118               	#  include <avr/io90pwmx.h>
 119               	#elif defined (__AVR_AT90PWM3B__)
 120               	#  include <avr/io90pwm3b.h>
 121               	#elif defined (__AVR_AT90PWM216__)
 122               	#  include <avr/io90pwm216.h>
 123               	#elif defined (__AVR_AT90PWM316__)
 124               	#  include <avr/io90pwm316.h>
 125               	#elif defined (__AVR_AT90PWM81__)
 126               	#  include <avr/io90pwm81.h>
 127               	#elif defined (__AVR_ATmega8U2__)
 128               	#  include <avr/iom8u2.h>
 129               	#elif defined (__AVR_ATmega16M1__)
 130               	#  include <avr/iom16m1.h>
 131               	#elif defined (__AVR_ATmega16U2__)
 132               	#  include <avr/iom16u2.h>
 133               	#elif defined (__AVR_ATmega16U4__)
 134               	#  include <avr/iom16u4.h>
 135               	#elif defined (__AVR_ATmega32C1__)
 136               	#  include <avr/iom32c1.h>
 137               	#elif defined (__AVR_ATmega32M1__)
 138               	#  include <avr/iom32m1.h>
 139               	#elif defined (__AVR_ATmega32U2__)
 140               	#  include <avr/iom32u2.h>
 141               	#elif defined (__AVR_ATmega32U4__)
 142               	#  include <avr/iom32u4.h>
 143               	#elif defined (__AVR_ATmega32U6__)
 144               	#  include <avr/iom32u6.h>
 145               	#elif defined (__AVR_ATmega64C1__)
 146               	#  include <avr/iom64c1.h>
 147               	#elif defined (__AVR_ATmega64M1__)
 148               	#  include <avr/iom64m1.h>
 149               	#elif defined (__AVR_ATmega128__)
 150               	#  include <avr/iom128.h>
 151               	#elif defined (__AVR_ATmega1280__)
 152               	#  include <avr/iom1280.h>
 153               	#elif defined (__AVR_ATmega1281__)
 154               	#  include <avr/iom1281.h>
 155               	#elif defined (__AVR_ATmega1284P__)
 156               	#  include <avr/iom1284p.h>
 157               	#elif defined (__AVR_ATmega128RFA1__)
 158               	#  include <avr/iom128rfa1.h>
 159               	#elif defined (__AVR_ATmega2560__)
 160               	#  include <avr/iom2560.h>
 161               	#elif defined (__AVR_ATmega2561__)
 162               	#  include <avr/iom2561.h>
 163               	#elif defined (__AVR_AT90CAN32__)
 164               	#  include <avr/iocan32.h>
 165               	#elif defined (__AVR_AT90CAN64__)
 166               	#  include <avr/iocan64.h>
 167               	#elif defined (__AVR_AT90CAN128__)
 168               	#  include <avr/iocan128.h>
 169               	#elif defined (__AVR_AT90USB82__)
 170               	#  include <avr/iousb82.h>
 171               	#elif defined (__AVR_AT90USB162__)
 172               	#  include <avr/iousb162.h>
 173               	#elif defined (__AVR_AT90USB646__)
 174               	#  include <avr/iousb646.h>
 175               	#elif defined (__AVR_AT90USB647__)
 176               	#  include <avr/iousb647.h>
 177               	#elif defined (__AVR_AT90USB1286__)
 178               	#  include <avr/iousb1286.h>
 179               	#elif defined (__AVR_AT90USB1287__)
 180               	#  include <avr/iousb1287.h>
 181               	#elif defined (__AVR_ATmega64__)
 182               	#  include <avr/iom64.h>
 183               	#elif defined (__AVR_ATmega640__)
 184               	#  include <avr/iom640.h>
 185               	#elif defined (__AVR_ATmega644__) || defined (__AVR_ATmega644A__)
 186               	#  include <avr/iom644.h>
 187               	#elif defined (__AVR_ATmega644P__)
 188               	#  include <avr/iom644p.h>
 189               	#elif defined (__AVR_ATmega644PA__)
 190               	#  include <avr/iom644pa.h>
 191               	#elif defined (__AVR_ATmega645__) || defined (__AVR_ATmega645A__) || defined (__AVR_ATmega645P__)
 192               	#  include <avr/iom645.h>
 193               	#elif defined (__AVR_ATmega6450__) || defined (__AVR_ATmega6450A__) || defined (__AVR_ATmega6450P__
 194               	#  include <avr/iom6450.h>
 195               	#elif defined (__AVR_ATmega649__) || defined (__AVR_ATmega649A__)
 196               	#  include <avr/iom649.h>
 197               	#elif defined (__AVR_ATmega6490__) || defined (__AVR_ATmega6490A__) || defined (__AVR_ATmega6490P__
 198               	#  include <avr/iom6490.h>
 199               	#elif defined (__AVR_ATmega649P__)
 200               	#  include <avr/iom649p.h>
 201               	#elif defined (__AVR_ATmega64HVE__)
 202               	#  include <avr/iom64hve.h>
 203               	#elif defined (__AVR_ATmega103__)
 204               	#  include <avr/iom103.h>
 205               	#elif defined (__AVR_ATmega32__)
 206               	#  include <avr/iom32.h>
 207               	#elif defined (__AVR_ATmega323__)
 208               	#  include <avr/iom323.h>
 209               	#elif defined (__AVR_ATmega324P__) || defined (__AVR_ATmega324A__)
 210               	#  include <avr/iom324.h>
 211               	#elif defined (__AVR_ATmega324PA__)
 212               	#  include <avr/iom324pa.h>
 213               	#elif defined (__AVR_ATmega325__)
 214               	#  include <avr/iom325.h>
 215               	#elif defined (__AVR_ATmega325P__)
 216               	#  include <avr/iom325.h>
 217               	#elif defined (__AVR_ATmega3250__)
 218               	#  include <avr/iom3250.h>
 219               	#elif defined (__AVR_ATmega3250P__)
 220               	#  include <avr/iom3250.h>
 221               	#elif defined (__AVR_ATmega328P__) || defined (__AVR_ATmega328__)
 222               	#  include <avr/iom328p.h>
   1               	/* Copyright (c) 2007 Atmel Corporation
 223               	#elif defined (__AVR_ATmega329__)
 224               	#  include <avr/iom329.h>
 225               	#elif defined (__AVR_ATmega329P__) || defined (__AVR_ATmega329PA__)
 226               	#  include <avr/iom329.h>
 227               	#elif defined (__AVR_ATmega3290__)
 228               	#  include <avr/iom3290.h>
 229               	#elif defined (__AVR_ATmega3290P__)
 230               	#  include <avr/iom3290.h>
 231               	#elif defined (__AVR_ATmega32HVB__)
 232               	#  include <avr/iom32hvb.h>
 233               	#elif defined (__AVR_ATmega406__)
 234               	#  include <avr/iom406.h>
 235               	#elif defined (__AVR_ATmega16__)
 236               	#  include <avr/iom16.h>
 237               	#elif defined (__AVR_ATmega16A__)
 238               	#  include <avr/iom16a.h>
 239               	#elif defined (__AVR_ATmega161__)
 240               	#  include <avr/iom161.h>
 241               	#elif defined (__AVR_ATmega162__)
 242               	#  include <avr/iom162.h>
 243               	#elif defined (__AVR_ATmega163__)
 244               	#  include <avr/iom163.h>
 245               	#elif defined (__AVR_ATmega164P__) || defined (__AVR_ATmega164A__)
 246               	#  include <avr/iom164.h>
 247               	#elif defined (__AVR_ATmega165__) || defined (__AVR_ATmega165A__)
 248               	#  include <avr/iom165.h>
 249               	#elif defined (__AVR_ATmega165P__)
 250               	#  include <avr/iom165p.h>
 251               	#elif defined (__AVR_ATmega168__) || defined (__AVR_ATmega168A__)
 252               	#  include <avr/iom168.h>
 253               	#elif defined (__AVR_ATmega168P__)
 254               	#  include <avr/iom168p.h>
 255               	#elif defined (__AVR_ATmega169__) || defined (__AVR_ATmega169A__)
 256               	#  include <avr/iom169.h>
 257               	#elif defined (__AVR_ATmega169P__)
 258               	#  include <avr/iom169p.h>
 259               	#elif defined (__AVR_ATmega169PA__)
 260               	#  include <avr/iom169pa.h>
 261               	#elif defined (__AVR_ATmega8HVA__)
 262               	#  include <avr/iom8hva.h>
 263               	#elif defined (__AVR_ATmega16HVA__)
 264               	#  include <avr/iom16hva.h>
 265               	#elif defined (__AVR_ATmega16HVA2__)
 266               	#  include <avr/iom16hva2.h>
 267               	#elif defined (__AVR_ATmega16HVB__)
 268               	#  include <avr/iom16hvb.h>
 269               	#elif defined (__AVR_ATmega8__)
 270               	#  include <avr/iom8.h>
 271               	#elif defined (__AVR_ATmega48__) || defined (__AVR_ATmega48A__)
 272               	#  include <avr/iom48.h>
 273               	#elif defined (__AVR_ATmega48P__)
 274               	#  include <avr/iom48p.h>
 275               	#elif defined (__AVR_ATmega88__) || defined (__AVR_ATmega88A__)
 276               	#  include <avr/iom88.h>
 277               	#elif defined (__AVR_ATmega88P__)
 278               	#  include <avr/iom88p.h>
 279               	#elif defined (__AVR_ATmega88PA__)
 280               	#  include <avr/iom88pa.h>
 281               	#elif defined (__AVR_ATmega8515__)
 282               	#  include <avr/iom8515.h>
 283               	#elif defined (__AVR_ATmega8535__)
 284               	#  include <avr/iom8535.h>
 285               	#elif defined (__AVR_AT90S8535__)
 286               	#  include <avr/io8535.h>
 287               	#elif defined (__AVR_AT90C8534__)
 288               	#  include <avr/io8534.h>
 289               	#elif defined (__AVR_AT90S8515__)
 290               	#  include <avr/io8515.h>
 291               	#elif defined (__AVR_AT90S4434__)
 292               	#  include <avr/io4434.h>
 293               	#elif defined (__AVR_AT90S4433__)
 294               	#  include <avr/io4433.h>
 295               	#elif defined (__AVR_AT90S4414__)
 296               	#  include <avr/io4414.h>
 297               	#elif defined (__AVR_ATtiny22__)
 298               	#  include <avr/iotn22.h>
 299               	#elif defined (__AVR_ATtiny26__)
 300               	#  include <avr/iotn26.h>
 301               	#elif defined (__AVR_AT90S2343__)
 302               	#  include <avr/io2343.h>
 303               	#elif defined (__AVR_AT90S2333__)
 304               	#  include <avr/io2333.h>
 305               	#elif defined (__AVR_AT90S2323__)
 306               	#  include <avr/io2323.h>
 307               	#elif defined (__AVR_AT90S2313__)
 308               	#  include <avr/io2313.h>
 309               	#elif defined (__AVR_ATtiny2313__)
 310               	#  include <avr/iotn2313.h>
 311               	#elif defined (__AVR_ATtiny2313A__)
 312               	#  include <avr/iotn2313a.h>
 313               	#elif defined (__AVR_ATtiny13__)
 314               	#  include <avr/iotn13.h>
 315               	#elif defined (__AVR_ATtiny13A__)
 316               	#  include <avr/iotn13a.h>
 317               	#elif defined (__AVR_ATtiny25__)
 318               	#  include <avr/iotn25.h>
 319               	#elif defined (__AVR_ATtiny4313__)
 320               	#  include <avr/iotn4313.h>
 321               	#elif defined (__AVR_ATtiny45__)
 322               	#  include <avr/iotn45.h>
 323               	#elif defined (__AVR_ATtiny85__)
 324               	#  include <avr/iotn85.h>
 325               	#elif defined (__AVR_ATtiny24__)
 326               	#  include <avr/iotn24.h>
 327               	#elif defined (__AVR_ATtiny24A__)
 328               	#  include <avr/iotn24a.h>
 329               	#elif defined (__AVR_ATtiny44__)
 330               	#  include <avr/iotn44.h>
 331               	#elif defined (__AVR_ATtiny44A__)
 332               	#  include <avr/iotn44a.h>
 333               	#elif defined (__AVR_ATtiny84__)
 334               	#  include <avr/iotn84.h>
 335               	#elif defined (__AVR_ATtiny261__)
 336               	#  include <avr/iotn261.h>
 337               	#elif defined (__AVR_ATtiny261A__)
 338               	#  include <avr/iotn261a.h>
 339               	#elif defined (__AVR_ATtiny461__)
 340               	#  include <avr/iotn461.h>
 341               	#elif defined (__AVR_ATtiny461A__)
 342               	#  include <avr/iotn461a.h>
 343               	#elif defined (__AVR_ATtiny861__)
 344               	#  include <avr/iotn861.h>
 345               	#elif defined (__AVR_ATtiny861A__)
 346               	#  include <avr/iotn861a.h>
 347               	#elif defined (__AVR_ATtiny43U__)
 348               	#  include <avr/iotn43u.h>
 349               	#elif defined (__AVR_ATtiny48__)
 350               	#  include <avr/iotn48.h>
 351               	#elif defined (__AVR_ATtiny88__)
 352               	#  include <avr/iotn88.h>
 353               	#elif defined (__AVR_ATtiny87__)
 354               	#  include <avr/iotn87.h>
 355               	#elif defined (__AVR_ATtiny167__)
 356               	#  include <avr/iotn167.h>
 357               	#elif defined (__AVR_AT90SCR100__)
 358               	#  include <avr/io90scr100.h>
 359               	#elif defined (__AVR_ATxmega16A4__)
 360               	#  include <avr/iox16a4.h>
 361               	#elif defined (__AVR_ATxmega16D4__)
 362               	#  include <avr/iox16d4.h>
 363               	#elif defined (__AVR_ATxmega32A4__)
 364               	#  include <avr/iox32a4.h>
 365               	#elif defined (__AVR_ATxmega32D4__)
 366               	#  include <avr/iox32d4.h>
 367               	#elif defined (__AVR_ATxmega64A1__)
 368               	#  include <avr/iox64a1.h>
 369               	#elif defined (__AVR_ATxmega64A3__)
 370               	#  include <avr/iox64a3.h>
 371               	#elif defined (__AVR_ATxmega64D3__)
 372               	#  include <avr/iox64d3.h>
 373               	#elif defined (__AVR_ATxmega128A1__)
 374               	#  include <avr/iox128a1.h>
 375               	#elif defined (__AVR_ATxmega128A3__)
 376               	#  include <avr/iox128a3.h>
 377               	#elif defined (__AVR_ATxmega128D3__)
 378               	#  include <avr/iox128d3.h>
 379               	#elif defined (__AVR_ATxmega192A3__)
 380               	#  include <avr/iox192a3.h>
 381               	#elif defined (__AVR_ATxmega192D3__)
 382               	#  include <avr/iox192d3.h>
 383               	#elif defined (__AVR_ATxmega256A3__)
 384               	#  include <avr/iox256a3.h>
 385               	#elif defined (__AVR_ATxmega256A3B__)
 386               	#  include <avr/iox256a3b.h>
 387               	#elif defined (__AVR_ATxmega256D3__)
 388               	#  include <avr/iox256d3.h>
 389               	#elif defined (__AVR_ATA6289__)
 390               	#  include <avr/ioa6289.h>
 391               	/* avr1: the following only supported for assembler programs */
 392               	#elif defined (__AVR_ATtiny28__)
 393               	#  include <avr/iotn28.h>
 394               	#elif defined (__AVR_AT90S1200__)
 395               	#  include <avr/io1200.h>
 396               	#elif defined (__AVR_ATtiny15__)
 397               	#  include <avr/iotn15.h>
 398               	#elif defined (__AVR_ATtiny12__)
 399               	#  include <avr/iotn12.h>
 400               	#elif defined (__AVR_ATtiny11__)
 401               	#  include <avr/iotn11.h>
 402               	#else
 403               	#  if !defined(__COMPILING_AVR_LIBC__)
 404               	#    warning "device type not defined"
 405               	#  endif
 406               	#endif
 407               	
 408               	#include <avr/portpins.h>
   1               	/* Copyright (c) 2003  Theodore A. Roth
 409               	
 410               	#include <avr/common.h>
   1               	/* Copyright (c) 2007 Eric B. Weddington
 411               	
 412               	#include <avr/version.h>
   1               	/* Copyright (c) 2005, Joerg Wunsch                               -*- c -*-
 413               	
 414               	/* Include fuse.h after individual IO header files. */
 415               	#include <avr/fuse.h>
   1               	/* Copyright (c) 2007, Atmel Corporation
 416               	
 417               	/* Include lock.h after individual IO header files. */
 418               	#include <avr/lock.h>
   1               	/* Copyright (c) 2007, Atmel Corporation
 419               	
  13               	#include <avr/interrupt.h>
   1               	/* Copyright (c) 2002,2005,2007 Marek Michalkiewicz
  14               	#include "kernel.h"
   1               	
  15               	
  16               	
  17               	
  18               	
  19               	;;============================define user address or macro starting=========================;; 
  20               	.equ     KER_TR ,         1000                            ;TickRate in Hz, not calculated      
  21               	.equ     KER_PRS,         0x03                            ;For prescaler 64, manually select   
  22               	.equ     KER_RLD,         0x82                            ;KER_RLD=0xFF-(F_CPU/KER_PRS/KER_TR) 
  23               	.equ     KER_STK_SZ,      128                             ;stack size in bytes for each task   
  24               	.equ     KER_MX_NTSK,     10                              ;max number of tasks                 
  25               	;;==============================define user address or macro end============================;; 
  26               	
  27               	
  28               	
  29               	
  30               	
  31               	;;===============================define data offsets starting===============================;; 
  32               	.equ     OFB_TICK0,       0x00                            ;offset from KerBase tick count byte0
  33               	.equ     OFB_TICK1,       0x01                            ;offset from KerBase tick count byte1
  34               	.equ     OFB_TICK2,       0x02                            ;offset from KerBase tick count byte2
  35               	.equ     OFB_TICK3,       0x03                            ;offset from KerBase tick count byte3
  36               	.equ     OFB_TICK4,       0x04                            ;offset from KerBase tick count byte4
  37               	.equ     OFB_PRS  ,       0x05                            ;offset from KerBase prescaler       
  38               	.equ     OFB_RLD  ,       0x06                            ;offset from KerBase counter reload  
  39               	.equ     OFB_TID  ,       0x07                            ;offset from KerBase task id         
  40               	.equ     OFB_NTSK ,       0x08                            ;offset from KerBase ntask           
  41               	.equ     OFB_LPR  ,       0x09                            ;offset from KerBase lowest priority 
  42               	.equ     OFB_PTID ,       0x0A                            ;offset from KerBase prio task_id    
  43               	.equ     OFB_UTC  ,       0x0B                            ;offset from KerBase usage tick cnt  
  44               	.equ     OFB_UATC ,       0x0C                            ;offset from KerBase active tick cnt 
  45               	.equ     OFB_USAGE,       0x0D                            ;offset from KerBase cpu usage       
  46               	.equ     OFB_SLCFG,       0x0E                            ;offset from KerBase sleep config    
  47               	.equ     OFM_MSPI ,       0x00                            ;offset from MSPZP msp index field   
  48               	.equ     OFM_MSPS ,       0x02                            ;offset from MSPZP msp starting      
  49               	;;==================================define data offsets end=================================;; 
  50               	
  51               	
  52               	
  53               	
  54               	
  55               	;;===============================define system macro starting===============================;; 
  56               	.equ     TASK_BLOCKED,    0x00                            ;KerSchSts val=0                     
  57               	.equ     TASK_READY,      0x01                            ;KerSchSts val=1                     
  58               	.equ     TASK_EXECUTING,  0x02                            ;KerSchSts val=2                     
  59               	.equ     TASK_SUSPENDED,  0x03                            ;KerSchSts val=3                     
  60               	.equ     TASK_CONS_LAT,   0x04                            ;KerSchSts val=3, constant latency   
  61               	.equ     SCH_MODE_HANDLER,0x00                            ;handler mode in KER_SLP_TIME_MGNT   
  62               	.equ     SCH_MODE_THREAD, 0x01                            ;thread mode in KER_SLP_TIME_MGNT    
  63               	;;==================================define system macro end=================================;; 
  64               	
  65               	
  66               	
  67               	
  68               	
  69               	;;===========================define hardware reg address starting===========================;; 
  70               	;SRAM Mapped Addresses, LDS/STS can be used                                                    
  71               	.equ     SRASSR  ,        0xB6                            ;manually defined ASSR in SRAM       
  72               	.equ     SROCR2B ,        0xB4                            ;manually defined OCR2B in SRAM      
  73               	.equ     SROCR2A ,        0xB3                            ;manually defined OCR2A in SRAM      
  74               	.equ     SRTCNT2 ,        0xB2                            ;manually defined TNCT2 in SRAM      
  75               	.equ     SRTCCR2B,        0xB1                            ;manually defined TCCR2B in SRAM     
  76               	.equ     SRTCCR2A,        0xB0                            ;manually defined TCCR2A in SRAM     
  77               	.equ     SRADMUX ,        0x7C                            ;manually defined ADMUX in SRAM      
  78               	.equ     SRADCSRB,        0x7B                            ;manually defined ADCSRB in SRAM     
  79               	.equ     SRADCSRA,        0x7A                            ;manually defined ADCSRA in SRAM     
  80               	.equ     SRTIMSK2,        0x70                            ;manually defined TIMSK2 in SRAM     
  81               	.equ     SRTIMSK1,        0x6F                            ;manually defined TIMSK1 in SRAM     
  82               	.equ     SRTIMSK0,        0x6E                            ;manually defined TIMSK0 in SRAM     
  83               	.equ     SRCLKPR ,        0x61                            ;manually defined CLKPR in SRAM     
  84               	.equ     SRWDTCSR,        0x60                            ;manually defined WDTCSR in SRAM     
  85               	.equ     SRSREG  ,        0x5F                            ;manually defined SREG in SRAM       
  86               	.equ     SRSPH   ,        0x5E                            ;manually defined SPH in SRAM        
  87               	.equ     SRSPL   ,        0x5D                            ;manually defined SPL in SRAM        
  88               	.equ     SRMCUCR ,        0x55                            ;manually defined MCUCR in SRAM      
  89               	.equ     SRMCUSR ,        0x54                            ;manually defined MCUSR in SRAM      
  90               	.equ     SRSMCR  ,        0x53                            ;manually defined SMCR in SRAM       
  91               	.equ     SRACSR  ,        0x50                            ;manually defined ACSR in SRAM       
  92               	.equ     SROCR0B ,        0x48                            ;manually defined OCR0B in SRAM      
  93               	.equ     SROCR0A ,        0x47                            ;manually defined OCR0A in SRAM      
  94               	.equ     SRTCNT0 ,        0x46                            ;manually defined TCNT0 in SRAM      
  95               	.equ     SRTCCR0B,        0x45                            ;manually defined TCCR0B in SRAM     
  96               	.equ     SRTCCR0A,        0x44                            ;manually defined TCCR0A in SRAM     
  97               	.equ     SRTIFR2 ,        0x37                            ;manually defined TIFR2 in SRAM      
  98               	.equ     SRTIFR1 ,        0x36                            ;manually defined TIFR1 in SRAM      
  99               	.equ     SRTIFR0 ,        0x35                            ;manually defined TIFR0 in SRAM      
 100               	;IO Mapped Addresses, IN/OUT commands can be used                                              
 101               	.equ     IOSREG  ,        0x3F                            ;manually defined SREG in IO         
 102               	.equ     IOSPH   ,        0x3E                            ;manually defined SPH in IO          
 103               	.equ     IOSPL   ,        0x3D                            ;manually defined SPL in IO          
 104               	.equ     IOMCUCR ,        0x35                            ;manually defined MCUCR in IO        
 105               	.equ     IOMCUSR ,        0x34                            ;manually defined MCUSR in IO        
 106               	.equ     IOSMCR  ,        0x33                            ;manually defined SMCR in IO         
 107               	.equ     IOOCR0B ,        0x28                            ;manually defined OCR0B in IO        
 108               	.equ     IOOCR0A ,        0x27                            ;manually defined OCR0A in IO        
 109               	.equ     IOTCNT0 ,        0x26                            ;manually defined TCNT0 in IO        
 110               	.equ     IOTCCR0B,        0x25                            ;manually defined TCCR0B in IO       
 111               	.equ     IOTCCR0A,        0x24                            ;manually defined TCCR0A in IO       
 112               	.equ     IOTIFR2 ,        0x17                            ;manually defined TIFR2 in IO        
 113               	.equ     IOTIFR1 ,        0x16                            ;manually defined TIFR1 in IO        
 114               	.equ     IOTIFR0 ,        0x15                            ;manually defined TIFR0 in IO        
 115               	;;==============================define hardware reg address end=============================;; 
 116               	
 117               	
 118               	
 119               	
 120               	
 121               	;;===============================define vector section starting=============================;; 
 122               	;.section .vectors, "ax", @progbits                                                             
 123               	                                                                                               
 124               	;.org    0x000C                                            ;isr location for wdt                
 125               	;        JMP   __vector_6                                                                       
 126               	;.org    0x000E                                            ;isr location for timer2compa async  
 127               	;        JMP   __vector_7                                                                       
 128               	;.org    0x0010                                            ;isr location for timer2compb async  
 129               	;        JMP   __vector_8                                                                       
 130               	;.org    0x0012                                            ;isr location for timer2ovf async    
 131               	;        JMP   __vector_9                                                                       
 132               	;.org    0x0020                                            ;isr location for timer0ovf          
 133               	;        JMP   __vector_16                                                                      
 134               	;;=================================define vector section end================================;; 
 135               	
 136               	
 137               	
 138               	
 139               	
 140               	;;=============================define global variables starting=============================;; 
 141               	.section   .bss                                                                                
 142               	                                                                                               
 143               	.global    KerBase                                        ;declare global space for kernel     
 144 0000 0000 0000 	KerBase:   .skip 16                                       ;see offset section                  
 144      0000 0000 
 144      0000 0000 
 144      0000 0000 
 145               	                                                                                               
 146               	.global    KerPSP                                         ;space for process stack pointers    
 147 0010 0000 0000 	KerPSP:    .skip KER_MX_NTSK*2                            ;2 bytes for each task               
 147      0000 0000 
 147      0000 0000 
 147      0000 0000 
 147      0000 0000 
 148               	                                                                                               
 149               	.global    KerSSZ                                         ;stack for main stack pointers       
 150 0024 0000 0000 	KerSSZ:    .skip 14                                       ;stack_ptr(2), MSPZPn(4)             
 150      0000 0000 
 150      0000 0000 
 150      0000 
 151               	                                                                                               
 152               	.global    KerSchSts                                      ;space for scheduler status          
 153 0032 0000 0000 	KerSchSts: .skip KER_MX_NTSK*1                            ;status(1)                           
 153      0000 0000 
 153      0000 
 154               	                                                                                               
 155               	.global    KerSchPr                                       ;space for scheduler priority        
 156 003c 0000 0000 	KerSchPr:  .skip KER_MX_NTSK*1                            ;priority(1)                         
 156      0000 0000 
 156      0000 
 157               	                                                                                               
 158               	.global    KerSchSlp                                      ;space for task sleep                
 159 0046 0000 0000 	KerSchSlp: .skip KER_MX_NTSK*2                            ;timing(2)                           
 159      0000 0000 
 159      0000 0000 
 159      0000 0000 
 159      0000 0000 
 160               	                                                                                               
 161               	.global    KerStack                                       ;space for stack                     
 162 005a 0000 0000 	KerStack:  .skip KER_STK_SZ*KER_MX_NTSK                   ;KER_STK_SZ bytes for each task      
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 163               	;;==============================define global variables end=================================;; 
 164               	
 165               	
 166               	
 167               	
 168               	
 169               	;;===============================define text section starting===============================;; 
 170               	.section .text                                                                                 
 171               	;;==================================define text section end=================================;; 
 172               	
 173               	
 174               	
 175               	
 176               	
 177               	;;==============================define global functions starting============================;; 
 178               	.global  Kernel_Tick_Init                                                                      
 179               	.global  Kernel_Task_Create                                                                    
 180               	.global  Kernel_Start_Tasks                                                                    
 181               	.global  Kernel_Init                                                                           
 182               	.global  Kernel_Task_Idle                                                                      
 183               	.global  Kernel_Task_Sleep                                                                     
 184               	.global  Kernel_Task_Constant_Latency                                                          
 185               	.global  Kernel_Task_Constant_Latency_Sleep                                                    
 186               	.global  Kernel_PreSleep_Hook                                                                  
 187               	.global  Kernel_Clock_Prescale                                                                 
 188               	.global  Kernel_Task_Sleep_Time_Get                                                            
 189               	.global  Kernel_Task_Status_Get                                                                
 190               	.global  Kernel_NTask_Get                                                                      
 191               	.global  Kernel_Task_Prio_Get                                                                  
 192               	.global  Kernel_Lowest_Prio_Get                                                                
 193               	.global  Kernel_High_Prio_Task_ID_Get                                                          
 194               	.global  Kernel_Abs_High_Prio_Task_ID_Get                                                      
 195               	.global  Kernel_CPU_Usage_Get                                                                  
 196               	.global  Kernel_Tick_Val_Get                                                                
 197               	.global  Kernel_Tick_Val_Safely_Get                                                         
 198               	;;================================define global functions end===============================;; 
 199               	
 200               	
 201               	
 202               	
 203               	
 204               	;;=================================timer2 disable starting==================================;; 
 205               	;used registers          : R18                                                                 
 206               	;arg registers           : None                                                                
 207               	;return registers        : None                                                                
 208               	;unsafe access registers : R18                                                                 
 209               	.macro  KER_TIMER2_DISABLE                                ;1.25/1.50uS @8MHz    (10/12 clocks) 
 210               			;Timer2 COMPA vect is used as tick source         ;total 1.5uS @8MHz      ( 12 clocks) 
 211               			LDI   R18                , 0x00                   ;disable timer clock    (  1 clock ) 
 212               			STS   SRTCCR2B           , R18                    ;set val to reg         (  2 clocks) 
 213               			STS   SRTIMSK2           , R18                    ;set val to reg         (  2 clocks) 
 214               			LDI   R18                , 0x07                   ;clear interrupt flag   (  1 clock ) 
 215               			STS   SRTIFR2            , R18                    ;set val to reg         (  2 clocks) 
 216               			LDI   R18                , 0x00                   ;set val to reg         (  1 clock ) 
 217               			STS   SROCR2B            , R18                    ;clear OCR2B            (  2 clocks) 
 218               			STS   SRTCNT2            , R18                    ;clear TCNT2            (  2 clocks) 
 219               	.endm                                                                                          
 220               	;;==================================timer2 disable end======================================;; 
 221               	
 222               	
 223               	
 224               	
 225               	
 226               	;;=================================timer2 init starting=====================================;; 
 227               	;used registers          : R18                                                                 
 228               	;arg registers           : None                                                                
 229               	;return registers        : None                                                                
 230               	;unsafe access registers : R18                                                                 
 231               	.macro  KER_TIMER2_INIT                                   ;1.25/1.50uS @8MHz    (10/12 clocks) 
 232               			;Timer2 COMPA vect is used as tick source         ;total 1.5uS @8MHz      ( 12 clocks) 
 233               	        LDS   R18		         , KerBase+OFB_RLD        ;load reload val        (  2 clocks) 
 234               	        STS   SROCR2A            , R18                    ;set compare match val  (  2 clocks) 
 235               			LDI   R18                , 0x02                   ;set CTC mode           (  1 clock ) 
 236               			STS   SRTCCR2A           , R18                    ;set val to TCCR2A      (  2 clocks) 
 237               			LDI   R18                , 0x02                   ;bit mask OCIE2A        (  1 clock ) 
 238               			STS   SRTIMSK0           , R18                    ;set to TIMSK0          (  2 clocks) 
 239               			LDS   R18		         , KerBase+OFB_PRS        ;load prescaler         (  2 clocks) 
 240               			STS   SRTCCR2B           , R18                    ;set prescaler          (  2 clocks) 
 241               			SEI                                               ;force enable interrupt (  1 clock ) 
 242               	.endm                                                                                          
 243               	;;====================================timer2 init end=======================================;; 
 244               	
 245               	
 246               	
 247               	
 248               	
 249               	;;===============================timer2 async init starting=================================;; 
 250               	;used registers          : R18                                                                 
 251               	;arg registers           : None                                                                
 252               	;return registers        : None                                                                
 253               	;unsafe access registers : R18                                                                 
 254               	.macro  KER_TIMER2_ASYNC_INIT                             ;1.25/1.50uS @8MHz    (10/12 clocks) 
 255               			;timer2 asynchornus mode is used as tick source   ;total 1.5uS @8MHz      ( 57 clocks) 
 256               			LDI   R18                , 0x20                   ;set AS2 bit            (  1 clock ) 
 257               			STS   SRASSR             , R18                    ;set val to ASSR        (  2 clocks) 
 258               			#ifdef KER_TOSC_TICK_1MS                                                               
 259               			LDI   R18                , 0x20                   ;1000Hz->clk/1/32       (  1 clock ) 
 260               			LDI   R19                , 0x01                   ;1000Hz->clk/1/32       (  1 clock ) 
 261               			#elif defined(KER_TOSC_TICK_10MS)                                                      
 262               			LDI   R18                , 0x29                   ;100Hz->clk/8/41        (  1 clock ) 
 263               			LDI   R19                , 0x02                   ;100Hz->clk/8/41        (  1 clock ) 
 264               			#elif defined(KER_TOSC_TICK_50MS)                                                      
 265               			LDI   R18                , 0xCC                   ;20Hz->clk/8/204        (  1 clock ) 
 266               			LDI   R19                , 0x02                   ;20Hz->clk/8/204        (  1 clock ) 
 267               			#elif defined(KER_TOSC_TICK_100MS)                                                     
 268               			LDI   R18                , 0x66                   ;10Hz->clk/32/102       (  1 clock ) 
 269               			LDI   R19                , 0x03                   ;10Hz->clk/32/102       (  1 clock ) 
 270               			#elif defined(KER_TOSC_TICK_250MS)                                                     
 271               			LDI   R18                , 0x80                   ;4Hz->clk/64/128        (  1 clock ) 
 272               			LDI   R19                , 0x04                   ;4Hz->clk/64/128        (  1 clock ) 
 273               			#elif defined(KER_TOSC_TICK_500MS)                                                     
 274               			LDI   R18                , 0x80                   ;2Hz->clk/128/128       (  1 clock ) 
 275               			LDI   R19                , 0x05                   ;2Hz->clk/128/128       (  1 clock ) 
 276               			#elif defined(KER_TOSC_TICK_1000MS)                                                    
 277               			LDI   R18                , 0x80                   ;1Hz->clk/256/128       (  1 clock ) 
 278               			LDI   R19                , 0x06                   ;1Hz->clk/256/128       (  1 clock ) 
 279               			#else                                                                                  
 280               			LDI   R18                , 0x20                   ;1000Hz->clk/1/32       (  1 clock ) 
 281               			LDI   R19                , 0x01                   ;1000Hz->clk/1/32       (  1 clock ) 
 282               			#endif                                                                                 
 283               			STS   SROCR2A            , R18                    ;set compare match val  (  2 clocks) 
 284               			LDI   R18                , 0x02                   ;set CTC mode           (  1 clock ) 
 285               			STS   SRTCCR2A           , R18                    ;set val to TCCR2A      (  2 clocks) 
 286               			STS   SRTCCR2B           , R19                    ;set prescaler          (  2 clocks) 
 287               		_KER_TC2_AUB\@:                                                                            
 288               		    LDS   R18                , SRASSR                 ;load ASSR              (  2 clocks) 
 289               	        ANDI  R18                , 0x02                   ;check bit TCR2AUB      (  1 clock ) 
 290               			BRNE  _KER_TC2_AUB\@                              ;wait until AUB cleared (  2 clocks) 
 291               		_KER_TC2_BUB\@:                                                                            
 292               		    LDS   R18                , SRASSR                 ;load ASSR              (  2 clocks) 
 293               	        ANDI  R18                , 0x01                   ;check bit TCR2BUB      (  1 clock ) 
 294               			BRNE  _KER_TC2_BUB\@                              ;wait until BUB cleared (  2 clocks) 
 295               		_KER_OC2_AUB\@:                                                                            
 296               		    LDS   R18                , SRASSR                 ;load ASSR              (  2 clocks) 
 297               	        ANDI  R18                , 0x08                   ;check bit OR2AUB       (  1 clock ) 
 298               			BRNE  _KER_OC2_AUB\@                              ;wait until AUB cleared (  2 clocks) 
 299               		_KER_OC2_BUB\@:                                                                            
 300               		    LDS   R18                , SRASSR                 ;load ASSR              (  2 clocks) 
 301               	        ANDI  R18                , 0x04                   ;check bit OCR2BUB      (  1 clock ) 
 302               			BRNE  _KER_OC2_BUB\@                              ;wait until BUB cleared (  2 clocks) 
 303               		_KER_TC2_UB\@:                                                                             
 304               		    LDS   R18                , SRASSR                 ;load ASSR              (  2 clocks) 
 305               	        ANDI  R18                , 0x10                   ;check bit TCNT2UB      (  1 clock ) 
 306               			BRNE  _KER_TC2_UB\@                               ;wait until BUB cleared (  2 clocks) 
 307               		_KER_TC2_TOV2\@:                                                                           
 308               		    LDS   R18                , SRTIFR2                ;load TIFR2             (  2 clocks) 
 309               	        ANDI  R18                , 0x01                   ;check bit TOV2         (  1 clock ) 
 310               	        BREQ  _KER_TC2_OCF2A\@                            ;bit cleared, jump next (  2 clocks) 
 311               			LDI   R18                , 0x01                   ;set bit                (  1 clock ) 
 312               			STS   SRTIFR2            , R18                    ;set val                (  2 clocks) 
 313               	    _KER_TC2_OCF2A\@:                                                                          
 314               		    LDS   R18                , SRTIFR2                ;load TIFR2             (  2 clocks) 
 315               	        ANDI  R18                , 0x02                   ;check bit OCF2A        (  1 clock ) 
 316               	        BREQ  _KER_TC2_OCF2B\@                            ;bit cleared, jump next (  2 clocks) 
 317               			LDI   R18                , 0x02                   ;set bit                (  1 clock ) 
 318               			STS   SRTIFR2            , R18                    ;set val                (  2 clocks) 
 319               		_KER_TC2_OCF2B\@:                                                                          
 320               		    LDS   R18                , SRTIFR2                ;load TIFR2             (  2 clocks) 
 321               	        ANDI  R18                , 0x04                   ;check bit OCF2B        (  1 clock ) 
 322               	        BREQ  _KER_TC2_INTEN\@                            ;bit cleared, jump next (  2 clocks) 
 323               			LDI   R18                , 0x04                   ;set bit                (  1 clock ) 
 324               			STS   SRTIFR2            , R18                    ;set val                (  2 clocks) 
 325               	    _KER_TC2_INTEN\@:                                                                          
 326               			LDI   R18                , 0x02                   ;set TOIE2 bit          (  1 clock ) 
 327               			STS   SRTIMSK2           , R18                    ;set val to TIMSK2      (  2 clocks) 
 328               	        SEI                                               ;force enable interrupt (  1 clock ) 
 329               	.endm                                                                                          
 330               	;;=================================timer2 async init end====================================;; 
 331               	
 332               	
 333               	
 334               	
 335               	
 336               	;;=====================================wdt init starting=====================================;; 
 337               	;used registers          : R18                                                                 
 338               	;arg registers           : None                                                                
 339               	;return registers        : None                                                                
 340               	;unsafe access registers : R18                                                                 
 341               	.macro  KER_WDT_INIT                                      ;1.25/1.50uS @8MHz    (10/12 clocks) 
 342               			;watchdog timer timeout is used as tick source    ;total 1.5uS @8MHz      ( 10 clocks) 
 343               	        WDR                                               ;reset wdt              (  1 clock ) 
 344               			LDS   R18                , SRWDTCSR               ;copy WDTCSR            (  2 clocks) 
 345               			ORI   R18                , 0x18                   ;set WDCE,WDE           (  1 clock ) 
 346               			STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
 347               			#ifdef KER_WDT_TICK_16MS                                                               
 348               			LDI   R18                , 0x40                   ;WDIE                   (  1 clock ) 
 349               			#elif defined(KER_WDT_TICK_32MS)                                                       
 350               			LDI   R18                , 0x41                   ;WDIE, WDPS0            (  1 clock ) 
 351               			#elif defined(KER_WDT_TICK_64MS)                                                       
 352               			LDI   R18                , 0x42                   ;WDIE, WDPS1            (  1 clock ) 
 353               			#elif defined(KER_WDT_TICK_125MS)                                                      
 354               			LDI   R18                , 0x43                   ;WDIE, WDPS1, WDPS2     (  1 clock ) 
 355               			#elif defined(KER_WDT_TICK_250MS)                                                      
 356               			LDI   R18                , 0x44                   ;WDIE, WDPS1, WDPS2     (  1 clock ) 
 357               			#elif defined(KER_WDT_TICK_500MS)                                                      
 358               			LDI   R18                , 0x45                   ;WDIE, WDPS1, WDPS2     (  1 clock ) 
 359               			#elif defined(KER_WDT_TICK_1000MS)                                                     
 360               			LDI   R18                , 0x46                   ;WDIE, WDPS1, WDPS2     (  1 clock ) 
 361               			#else                                                                                  
 362               	        LDI   R18                , 0x40                   ;WDIE                   (  1 clock ) 
 363               			#endif                                                                                 
 364               			STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
 365               			SEI                                               ;force enable interrupt (  1 clock ) 
 366               	.endm                                                                                          
 367               	;;=====================================wdt init end=========================================;; 
 368               	
 369               	
 370               	
 371               	
 372               	
 373               	;;============================debug pin operation init starting=============================;; 
 374               	;used registers          : R18, R19                                                            
 375               	;arg registers           : None                                                                
 376               	;return registers        : None                                                                
 377               	;unsafe access registers : R18, R19                                                            
 378               	.macro  KER_TIMER_INIT                                    ;1.25/1.50uS @8MHz    (10/12 clocks) 
 379               	        #ifdef KER_TIMER2_AS_TICK_SRC                                                          
 380               			KER_TIMER2_INIT                                   ;timer2 is tick source               
 381               			#elif defined(KER_WDT_AS_TICK_SRC)                                                     
 382               			KER_WDT_INIT                                      ;wdt is tick source                  
 383               			#elif defined(KER_TIMER2_ASYNC_AS_TICK_SRC)                                            
 384               			KER_TIMER2_ASYNC_INIT                             ;timer2 async is tick src            
 385               			#else                                                                                  
 386               			KER_TIMER2_INIT                                   ;DEFAULT: timer2 is tick src         
 387               			#endif                                                                                 
 388               	.endm                                                                                          
 389               	;;==============================debug pin operation init end================================;; 
 390               	
 391               	
 392               	
 393               	
 394               	
 395               	;;============================debug pin operation init starting=============================;; 
 396               	;used registers          : None                                                                
 397               	;arg registers           : None                                                                
 398               	;return registers        : None                                                                
 399               	;unsafe access registers : None                                                                
 400               	.macro  KER_DEBUG_PIN_INIT                                ;total 0.5uS @8MHz      (  4 clocks) 
 401               	        #ifdef KER_DBG_ENABLE                                                                  
 402               			CBI   KER_DBG_PORT       , KER_DBG_PIN            ;clear port bit         (  2 clocks) 
 403               			SBI   KER_DBG_DDR        , KER_DBG_PIN            ;set bit in DDR         (  2 clocks) 
 404               			#endif                                                                                 
 405               	.endm                                                                                          
 406               	;;==============================debug pin operation init end================================;; 
 407               	
 408               	
 409               	
 410               	
 411               	
 412               	;;===========================debug pin operation set starting===============================;; 
 413               	;used registers          : None                                                                
 414               	;arg registers           : None                                                                
 415               	;return registers        : None                                                                
 416               	;unsafe access registers : None                                                                
 417               	.macro  KER_DEBUG_PIN_SET                                 ;total 0.25uS @8MHz     (  2 clocks) 
 418               	        #ifdef KER_DBG_ENABLE                                                                  
 419               	        SBI   KER_DBG_PORT       , KER_DBG_PIN            ;set gpio               (  2 clocks) 
 420               			#endif                                                                                 
 421               	.endm                                                                                          
 422               	;;==============================debug pin operation set end=================================;; 
 423               	
 424               	
 425               	
 426               	
 427               	
 428               	;;===========================debug pin operation clear starting=============================;; 
 429               	;used registers          : None                                                                
 430               	;arg registers           : None                                                                
 431               	;return registers        : None                                                                
 432               	;unsafe access registers : None                                                                
 433               	.macro  KER_DEBUG_PIN_CLEAR                               ;total 0.25uS @8MHz     (  2 clocks) 
 434               	        #ifdef KER_DBG_ENABLE                                                                  
 435               			CBI   KER_DBG_PORT       , KER_DBG_PIN            ;clear gpio             (  2 clocks) 
 436               			#endif                                                                                 
 437               	.endm                                                                                          
 438               	;;==============================debug pin operation clear end===============================;; 
 439               	
 440               	
 441               	
 442               	
 443               	
 444               	;;=================================save r0 & sreg starting==================================;; 
 445               	;used registers          : R0                                                                  
 446               	;arg registers           : None                                                                
 447               	;return registers        : None                                                                
 448               	;unsafe access registers : None                                                                
 449               	.macro  KER_SAVE_R0_SREG                                  ;total 0.63uS @8MHz     (  5 clocks) 
 450               	        PUSH  R0                                          ;save R0                (  2 clocks) 
 451               			IN    R0                 , IOSREG                 ;load SREG              (  1 clock ) 
 452               			PUSH  R0                                          ;save SREG              (  2 clocks) 
 453               	.endm                                                                                          
 454               	;;====================================save r0 & sreg end====================================;; 
 455               	
 456               	
 457               	
 458               	
 459               	
 460               	;;===============================save r0, sreg & cli starting===============================;; 
 461               	;used registers          : R0                                                                  
 462               	;arg registers           : None                                                                
 463               	;return registers        : None                                                                
 464               	;unsafe access registers : None                                                                
 465               	.macro  KER_SAVE_R0_CLI_SREG                              ;total 0.75uS @8MHz     (  6 clocks) 
 466               	        PUSH  R0                                          ;push R0                (  2 clocks) 
 467               			IN    R0                 , IOSREG                 ;save SREG              (  1 clock ) 
 468               			CLI                                               ;clear interrupt        (  1 clock ) 
 469               			PUSH  R0                                          ;save SREG              (  2 clocks) 
 470               	.endm                                                                                          
 471               	;;=================================save r0, sreg & cli end==================================;; 
 472               	
 473               	
 474               	
 475               	
 476               	
 477               	;;===================================save r1~r31 starting===================================;; 
 478               	;used registers          : R1~R31                                                              
 479               	;arg registers           : None                                                                
 480               	;return registers        : None                                                                
 481               	;unsafe access registers : None                                                                
 482               	.macro  KER_SAVE_R1_R31                                   ;total 7.88uS @8MHz     ( 63 clocks) 
 483               			PUSH  R1                                          ;save R1                (  2 clocks) 
 484               			CLR   R1                                          ;clear R1               (  1 clock ) 
 485               			PUSH  R2                                          ;save R2                (  2 clocks) 
 486               			PUSH  R3                                          ;save R3                (  2 clocks) 
 487               			PUSH  R4                                          ;save R4                (  2 clocks) 
 488               			PUSH  R5                                          ;save R5                (  2 clocks) 
 489               			PUSH  R6                                          ;save R6                (  2 clocks) 
 490               			PUSH  R7                                          ;save R7                (  2 clocks) 
 491               			PUSH  R8                                          ;save R8                (  2 clocks) 
 492               			PUSH  R9                                          ;save R9                (  2 clocks) 
 493               			PUSH  R10                                         ;save R10               (  2 clocks) 
 494               			PUSH  R11                                         ;save R11               (  2 clocks) 
 495               			PUSH  R12                                         ;save R12               (  2 clocks) 
 496               			PUSH  R13                                         ;save R13               (  2 clocks) 
 497               			PUSH  R14                                         ;save R14               (  2 clocks) 
 498               			PUSH  R15                                         ;save R15               (  2 clocks) 
 499               			PUSH  R16                                         ;save R16               (  2 clocks) 
 500               			PUSH  R17                                         ;save R17               (  2 clocks) 
 501               			PUSH  R18                                         ;save R18               (  2 clocks) 
 502               			PUSH  R19                                         ;save R19               (  2 clocks) 
 503               			PUSH  R20                                         ;save R20               (  2 clocks) 
 504               			PUSH  R21                                         ;save R21               (  2 clocks) 
 505               			PUSH  R22                                         ;save R22               (  2 clocks) 
 506               			PUSH  R23                                         ;save R23               (  2 clocks) 
 507               			PUSH  R24                                         ;save R24               (  2 clocks) 
 508               			PUSH  R25                                         ;save R25               (  2 clocks) 
 509               			PUSH  R26                                         ;save R26               (  2 clocks) 
 510               			PUSH  R27                                         ;save R27               (  2 clocks) 
 511               			PUSH  R28                                         ;save R28               (  2 clocks) 
 512               			PUSH  R29                                         ;save R29               (  2 clocks) 
 513               			PUSH  R30                                         ;save R30               (  2 clocks) 
 514               			PUSH  R31                                         ;save R31               (  2 clocks) 
 515               	.endm                                                                                          
 516               	;;======================================save r1~r31 end=====================================;; 
 517               	
 518               	
 519               	
 520               	
 521               	
 522               	;;==============================context save handler starting===============================;; 
 523               	;used registers          : R0~R31                                                              
 524               	;arg registers           : None                                                                
 525               	;return registers        : None                                                                
 526               	;unsafe access registers : None                                                                
 527               	.macro  KER_CONTEXT_SAVE_HANDLER                          ;total 8.5uS @8MHz      ( 68 clocks) 
 528               	        KER_SAVE_R0_SREG                                  ;save r0, sreg          (  5 clocks) 
 529               	        KER_SAVE_R1_R31                                   ;save r1~r31            ( 63 clocks) 
 530               	.endm                                                                                          
 531               	;;=================================context save handler end=================================;; 
 532               	
 533               	
 534               	
 535               	
 536               	
 537               	;;===============================context save thread starting===============================;; 
 538               	;used registers          : R0~R31                                                              
 539               	;arg registers           : None                                                                
 540               	;return registers        : None                                                                
 541               	;unsafe access registers : None                                                                
 542               	.macro  KER_CONTEXT_SAVE_THREAD                           ;total 8.63uS @8MHz     ( 69 clocks) 
 543               	        KER_SAVE_R0_CLI_SREG                              ;save r0, sreg          (  6 clocks) 
 544               	        KER_SAVE_R1_R31                                   ;save r1~r31            ( 63 clocks) 
 545               	.endm                                                                                          
 546               	;;==================================context save thread end=================================;; 
 547               	
 548               	
 549               	
 550               	
 551               	
 552               	
 553               	;;================================restore r0 & sreg starting================================;; 
 554               	;used registers          : R0                                                                  
 555               	;arg registers           : None                                                                
 556               	;return registers        : None                                                                
 557               	;unsafe access registers : None                                                                
 558               	.macro  KER_RESTORE_R0_SREG                               ;total 0.63uS @8MHz     (  5 clocks) 
 559               	        POP   R0                                          ;fetch SREG             (  2 clocks) 
 560               			OUT   IOSREG             , R0                     ;load SREG              (  1 clock ) 
 561               			POP   R0                                          ;restore R0             (  2 clocks) 
 562               	.endm                                                                                          
 563               	;;==================================restore r0 & sreg end===================================;; 
 564               	
 565               	
 566               	
 567               	
 568               	
 569               	;;==============================restore r0, sreg & sei starting=============================;; 
 570               	;used registers          : R0                                                                  
 571               	;arg registers           : None                                                                
 572               	;return registers        : None                                                                
 573               	;unsafe access registers : None                                                                
 574               	.macro  KER_RESTORE_R0_SREG_SEI                           ;total 0.75uS @8MHz     (  6 clocks) 
 575               	        POP   R0                                          ;fetch SREG             (  2 clocks) 
 576               			OUT   IOSREG             , R0                     ;load SREG              (  1 clock ) 
 577               			POP   R0                                          ;restore R0             (  2 clocks) 
 578               			SEI                                               ;enable interrupt       (  1 clock ) 
 579               	.endm                                                                                          
 580               	;;===============================restore r0, sreg & sei end=================================;; 
 581               	
 582               	
 583               	
 584               	
 585               	
 586               	;;=================================restore r1~r31 starting==================================;; 
 587               	;used registers          : R1~R31                                                              
 588               	;arg registers           : None                                                                
 589               	;return registers        : None                                                                
 590               	;unsafe access registers : None                                                                
 591               	.macro  KER_RESTORE_R1_R31                                ;total 8.38uS @8MHz     ( 62 clocks) 
 592               			POP   R31                                         ;restore R31            (  2 clocks) 
 593               			POP   R30                                         ;restore R30            (  2 clocks) 
 594               			POP   R29                                         ;restore R29            (  2 clocks) 
 595               			POP   R28                                         ;restore R28            (  2 clocks) 
 596               			POP   R27                                         ;restore R27            (  2 clocks) 
 597               			POP   R26                                         ;restore R26            (  2 clocks) 
 598               			POP   R25                                         ;restore R25            (  2 clocks) 
 599               			POP   R24                                         ;restore R24            (  2 clocks) 
 600               			POP   R23                                         ;restore R23            (  2 clocks) 
 601               			POP   R22                                         ;restore R22            (  2 clocks) 
 602               			POP   R21                                         ;restore R21            (  2 clocks) 
 603               			POP   R20                                         ;restore R20            (  2 clocks) 
 604               			POP   R19                                         ;restore R19            (  2 clocks) 
 605               			POP   R18                                         ;restore R18            (  2 clocks) 
 606               			POP   R17                                         ;restore R17            (  2 clocks) 
 607               			POP   R16                                         ;restore R16            (  2 clocks) 
 608               			POP   R15                                         ;restore R15            (  2 clocks) 
 609               			POP   R14                                         ;restore R14            (  2 clocks) 
 610               			POP   R13                                         ;restore R13            (  2 clocks) 
 611               			POP   R12                                         ;restore R12            (  2 clocks) 
 612               			POP   R11                                         ;restore R11            (  2 clocks) 
 613               			POP   R10                                         ;restore R10            (  2 clocks) 
 614               			POP   R9                                          ;restore R9             (  2 clocks) 
 615               			POP   R8                                          ;restore R8             (  2 clocks) 
 616               			POP   R7                                          ;restore R7             (  2 clocks) 
 617               			POP   R6                                          ;restore R6             (  2 clocks) 
 618               			POP   R5                                          ;restore R5             (  2 clocks) 
 619               			POP   R4                                          ;restore R4             (  2 clocks) 
 620               			POP   R3                                          ;restore R3             (  2 clocks) 
 621               			POP   R2                                          ;restore R2             (  2 clocks) 
 622               			POP   R1                                          ;restore R1             (  2 clocks) 
 623               	.endm                                                                                          
 624               	;;====================================restore r1~r31 end====================================;; 
 625               	
 626               	
 627               	
 628               	
 629               	
 630               	;;=============================context restore handler starting=============================;; 
 631               	;used registers          : R0~R31                                                              
 632               	;arg registers           : None                                                                
 633               	;return registers        : None                                                                
 634               	;unsafe access registers : None                                                                
 635               	.macro  KER_CONTEXT_RESTORE_HANDLER                       ;total 8.38uS @8MHz     ( 67 clocks) 
 636               	        KER_RESTORE_R1_R31                                ;restore r1~r31         ( 62 clocks) 
 637               			KER_RESTORE_R0_SREG                               ;restore r0, sreg       (  5 clocks) 
 638               	.endm                                                                                          
 639               	;;===============================context restore handler end================================;; 
 640               	
 641               	
 642               	
 643               	
 644               	
 645               	;;=============================context restore thread starting==============================;; 
 646               	;used registers          : R0~R31                                                              
 647               	;arg registers           : None                                                                
 648               	;return registers        : None                                                                
 649               	;unsafe access registers : None                                                                
 650               	.macro  KER_CONTEXT_RESTORE_THREAD                        ;total 8.75uS @8MHz     ( 68 clocks) 
 651               	        KER_RESTORE_R1_R31                                ;restore r1~r31         ( 62 clocks) 
 652               			KER_RESTORE_R0_SREG_SEI                           ;restore r0, sreg       (  6 clocks) 
 653               	.endm                                                                                          
 654               	;;================================context restore thread end================================;; 
 655               	
 656               	
 657               	
 658               	
 659               	
 660               	;;==============================fetch current task id starting==============================;; 
 661               	;used registers          : R20                                                                 
 662               	;arg registers           : None                                                                
 663               	;return registers        : R20 (Current task id)                                               
 664               	;unsafe access registers : R20                                                                 
 665               	.macro  KER_FETCH_CURR_TID                                ;total 0.25uS @8MHz     (  2 clocks) 
 666               	        LDS   R20                , KerBase+OFB_TID        ;fetch task_id          (  2 clocks) 
 667               	.endm                                                                                          
 668               	;;================================fetch current task id end=================================;; 
 669               	
 670               	
 671               	
 672               	
 673               	
 674               	;;==================================fetch ntask starting====================================;; 
 675               	;used registers          : R21                                                                 
 676               	;arg registers           : None                                                                
 677               	;return registers        : R21 (ntask)                                                         
 678               	;unsafe access registers : R21                                                                 
 679               	.macro  KER_FETCH_NTASK                                   ;total 0.25uS @8MHz     (  2 clocks) 
 680               	        LDS   R21                , KerBase+OFB_NTSK       ;fetch task_id          (  2 clocks) 
 681               	.endm                                                                                          
 682               	;;====================================fetch ntask end=======================================;; 
 683               	
 684               	
 685               	
 686               	
 687               	
 688               	;;=========================calculate offset addr in words starting==========================;; 
 689               	;used registers          : R18, R30(ZL), R31(ZH)                                               
 690               	;arg registers           : R30(ZL), R31(ZH)                                                    
 691               	;return registers        : R30(ZL), R31(ZH)                                                    
 692               	;unsafe access registers : R18, R30(ZL), R31(ZH)                                               
 693               	.macro  KER_CALC_ADDR_OFF_WORD                            ;total 0.75uS @8MHz     (  6 clocks) 
 694               	        LDS   R18                , KerBase+OFB_TID        ;fetch task_id          (  2 clocks) 
 695               			LSL   R18                                         ;left shift to multiply (  1 clock ) 
 696               			ADD   ZL                 , R18                    ;add offset to array    (  1 clock ) 
 697               			LDI   R18                , 0x00                   ;clear for carry prop   (  1 clock ) 
 698               			ADC   ZH                 , R18                    ;add carry if any       (  1 clock ) 
 699               	.endm                                                                                          
 700               	;;=============================calculate offset addr in words end===========================;; 
 701               	
 702               	
 703               	
 704               	
 705               	
 706               	;;=========================calculate offset addr in bytes starting==========================;; 
 707               	;used registers          : R18, R30(ZL), R31(ZH)                                               
 708               	;arg registers           : R30(ZL), R31(ZH)                                                    
 709               	;return registers        : R30(ZL), R31(ZH)                                                    
 710               	;unsafe access registers : R18, R30(ZL), R31(ZH)                                               
 711               	.macro  KER_CALC_ADDR_OFF_BYTES                           ;total 0.63uS @8MHz     (  5 clocks) 
 712               	        LDS   R18                , KerBase+OFB_TID        ;fetch task_id          (  2 clocks) 
 713               			ADD   ZL                 , R18                    ;add offset to array    (  1 clock ) 
 714               			LDI   R18                , 0x00                   ;clear for carry prop   (  1 clock ) 
 715               			ADC   ZH                 , R18                    ;add carry if any       (  1 clock ) 
 716               	.endm                                                                                          
 717               	;;=============================calculate offset addr in bytes end===========================;; 
 718               	
 719               	
 720               	
 721               	
 722               	
 723               	;;===============================save current task sp starting==============================;; 
 724               	;used registers          : R18, R19, R30(ZL), R31(ZH)                                          
 725               	;arg registers           : None                                                                
 726               	;return registers        : None                                                                
 727               	;unsafe access registers : R18, R19, R30(ZL), R31(ZH)                                          
 728               	.macro  KER_SAVE_CURR_TASK_SP                             ;total 1.75uS @8MHz     ( 14 clocks) 
 729               			LDI   ZL                 , lo8(KerPSP)            ;fetch base pos low     (  1 clock ) 
 730               			LDI   ZH                 , hi8(KerPSP)            ;fetch base pos high    (  1 clock ) 
 731               			KER_CALC_ADDR_OFF_WORD                            ;calc offset            (  6 clocks) 
 732               			IN    R18                , IOSPL                  ;fetch SPL0             (  1 clock ) 
 733               			IN    R19                , IOSPH                  ;fetch SPH0             (  1 clock ) 
 734               			STD   Z+0                , R18                    ;store SPL at ZP+0      (  2 clocks) 
 735               			STD   Z+1                , R19                    ;store SPH at ZP+1      (  2 clocks) 
 736               	.endm                                                                                          
 737               	;;================================save current task sp end==================================;; 
 738               	
 739               	
 740               	
 741               	
 742               	
 743               	;;==============================load next task id starting==================================;; 
 744               	;used registers          : R18, R19                                                            
 745               	;arg registers           : None                                                                
 746               	;return registers        : None                                                                
 747               	;unsafe access registers : R18, R19                                                            
 748               	.macro  KER_LOAD_NEXT_TASK_ID                             ;total 1.63uS @8MHz     ( 13 clocks) 
 749               			LDS   R18                , KerBase+OFB_TID        ;fetch task_id          (  2 clocks) 
 750               			INC   R18                                         ;increment task_id      (  1 clock ) 
 751               			LDS   R19                , KerBase+OFB_NTSK       ;load ntask             (  2 clocks) 
 752               		_MOD_CONT\@:                                          ;use local label                     
 753               		    CP    R18                , R19                    ;compare tid with ntask (  1 clock ) 
 754               			BRLO  _MOD_DONE\@                                 ;if tid<ntask, done     (  2 clocks) 
 755               			SUB   R18                , R19                    ;subtract ntask from tid(  1 clock ) 
 756               			RJMP  _MOD_CONT\@                                 ;go to loop start       (  2 clocks) 
 757               		_MOD_DONE\@:                                          ;use local label                     
 758               		    STS   KerBase+OFB_TID    , R18                    ;save task_id%ntask     (  2 clocks) 
 759               	.endm                                                                                          
 760               	;;=================================load next task id end====================================;; 
 761               	
 762               	
 763               	
 764               	
 765               	
 766               	;;==============================increment tick counter starting=============================;; 
 767               	;used registers          : R18, R19                                                            
 768               	;arg registers           : None                                                                
 769               	;return registers        : None                                                                
 770               	;unsafe access registers : R18, R19                                                            
 771               	.macro  KER_TICK_INCREMENT                                ;total 3.25uS @8MHz     ( 27 clocks) 
 772               	        LDI   R18                , 0x01                   ;load 1                 (  1 clock ) 
 773               			LDS   R19                , KerBase+OFB_TICK0      ;load Byte0             (  2 clocks) 
 774               			ADD   R19                , R18                    ;add 1 with current val (  1 clock ) 
 775               			STS   KerBase+OFB_TICK0  , R19                    ;set Byte0              (  2 clocks) 
 776               			LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
 777               			LDS   R19                , KerBase+OFB_TICK1      ;load Byte1             (  2 clocks) 
 778               			ADC   R19                , R18                    ;add carry with Byte1   (  1 clock ) 
 779               			STS   KerBase+OFB_TICK1  , R19                    ;set Byte1              (  2 clocks) 
 780               			LDS   R19                , KerBase+OFB_TICK2      ;load Byte2             (  2 clocks) 
 781               			ADC   R19                , R18                    ;add carry with Byte2   (  1 clock ) 
 782               			STS   KerBase+OFB_TICK2  , R19                    ;set Byte2              (  2 clocks) 
 783               			LDS   R19                , KerBase+OFB_TICK3      ;load Byte3             (  2 clocks) 
 784               			ADC   R19                , R18                    ;add carry with Byte3   (  1 clock ) 
 785               			STS   KerBase+OFB_TICK3  , R19                    ;set Byte3              (  2 clocks) 
 786               			LDS   R19                , KerBase+OFB_TICK4      ;load Byte4             (  2 clocks) 
 787               			ADC   R19                , R18                    ;add carry with Byte4   (  1 clock ) 
 788               			STS   KerBase+OFB_TICK4  , R19                    ;set Byte4              (  2 clocks) 
 789               	.endm                                                                                          
 790               	;;=================================increment tick counter end===============================;; 
 791               	
 792               	
 793               	
 794               	
 795               	
 796               	;;==============================load task id & sp starting==================================;; 
 797               	;used registers          : R18, R19, R30(ZL), R31(ZH)                                          
 798               	;arg registers           : None                                                                
 799               	;return registers        : None                                                                
 800               	;unsafe access registers : R18, R19, R30(ZL), R31(ZH)                                          
 801               	.macro  KER_LOAD_TASK_ID_AND_SP                           ;total 1.75uS @8MHz     ( 14 clocks) 
 802               			LDI   ZL                 , lo8(KerPSP)            ;fetch base pos low     (  1 clock ) 
 803               			LDI   ZH                 , hi8(KerPSP)            ;fetch base pos high    (  1 clock ) 
 804               			KER_CALC_ADDR_OFF_WORD                            ;calc offset            (  6 clocks) 
 805               			LDD   R18                , Z+0                    ;load SPL at ZP         (  2 clocks) 
 806               			LDD   R19                , Z+1                    ;load SPH at ZP         (  2 clocks) 
 807               			OUT   IOSPL              , R18                    ;load SPL0              (  1 clock ) 
 808               			OUT   IOSPH              , R19                    ;load SPH0              (  1 clock ) 
 809               	.endm                                                                                          
 810               	;;=================================load task id & sp end====================================;; 
 811               	
 812               	
 813               	
 814               	
 815               	
 816               	;;================================push msp & zp starting====================================;; 
 817               	;used registers          : R18, R19, R26(XL), R27(XH), R30(ZL), R31(ZH)                        
 818               	;arg registers           : None                                                                
 819               	;return registers        : None                                                                
 820               	;unsafe access registers : R18, R19, R26(XL), R27(XH), R30(ZL), R31(ZH)                        
 821               	.macro  KER_PUSH_MSP_ZP                                   ;total 2.25uS @8MHz     ( 18 clocks) 
 822               	        LDS   XL                 , KerSSZ+OFM_MSPI+0      ;load val low           (  2 clocks) 
 823               			LDS   XH                 , KerSSZ+OFM_MSPI+1      ;load val high          (  2 clocks) 
 824               			IN    R18                , IOSPL                  ;copy                   (  1 clock ) 
 825               			IN    R19                , IOSPH                  ;copy                   (  1 clock ) 
 826               			ST    X+                 , R18                    ;store main SPL         (  2 clocks) 
 827               	        ST    X+                 , R19                    ;store main SPH         (  2 clocks) 
 828               			ST    X+                 , ZL                     ;store main ZL          (  2 clocks) 
 829               			ST    X+                 , ZH                     ;store main ZH          (  2 clocks) 
 830               			STS   KerSSZ+OFM_MSPI+0  , XL                     ;store new index        (  2 clocks) 
 831               			STS   KerSSZ+OFM_MSPI+1  , XH                     ;store new index        (  2 clocks) 
 832               	.endm                                                                                          
 833               	;;===================================push msp & zp end======================================;; 
 834               	
 835               	
 836               	
 837               	
 838               	
 839               	;;=================================pop msp & zp starting====================================;; 
 840               	;used registers          : R18, R19, R26(XL), R27(XH), R30(ZL), R31(ZH)                        
 841               	;arg registers           : None                                                                
 842               	;return registers        : None                                                                
 843               	;unsafe access registers : R18, R19, R26(XL), R27(XH), R30(ZL), R31(ZH)                        
 844               	.macro  KER_POP_MSP_ZP                                    ;total 2.25uS @8MHz     ( 18 clocks) 
 845               			LDS   XL                 , KerSSZ+OFM_MSPI+0      ;load val low           (  2 clocks) 
 846               			LDS   XH                 , KerSSZ+OFM_MSPI+1      ;load val high          (  2 clocks) 
 847               			LD    ZH                 , -X                     ;load ZH                (  2 clocks) 
 848               			LD    ZL                 , -X                     ;load ZL                (  2 clocks) 
 849               			LD    R19                , -X                     ;load main SPH          (  2 clocks) 
 850               			LD    R18                , -X                     ;load main SPL          (  2 clocks) 
 851               			OUT   IOSPL              , R18                    ;set SPL                (  1 clock ) 
 852               			OUT   IOSPH              , R19                    ;set SPH                (  1 clock ) 
 853               			STS   KerSSZ+OFM_MSPI+0  , XL                     ;store new index        (  2 clocks) 
 854               			STS   KerSSZ+OFM_MSPI+1  , XH                     ;store new index        (  2 clocks) 
 855               	.endm                                                                                          
 856               	;;====================================pop msp & zp end======================================;; 
 857               	
 858               	
 859               	
 860               	
 861               	
 862               	;;============================sleep timeout management starting=============================;; 
 863               	;used registers          : R18, R19, R20, R24, R30(ZL), R31(ZH)                                
 864               	;arg registers           : R24 (SCH_MODE_HANDLER/SCH_MODE_THREAD)                              
 865               	;return registers        : R24 (READY/BLOCKED/EXECUTING/SUSPENDED/CONS_LAT)                    
 866               	;unsafe access registers : R18, R19, R20, R24, R30(ZL), R31(ZH)                                
 867               	.macro  KER_SLP_TIME_MGNT                                 ;total 6.50uS @8MHz     ( 52 clocks) 
 868               			LDI   ZL                 , lo8(KerSchSlp)         ;fetch base pos low     (  1 clock ) 
 869               			LDI   ZH                 , hi8(KerSchSlp)         ;fetch base pos high    (  1 clock ) 
 870               			KER_CALC_ADDR_OFF_WORD                            ;calc offset            (  6 clocks) 
 871               			;fetch current value from ram, if val=0, skip decrement                                
 872               	        LDD   R18                , Z+0                    ;load val low byte      (  2 clocks) 
 873               			LDD   R19                , Z+1                    ;load val high byte     (  2 clocks) 
 874               			MOV   R20                , R18                    ;copy                   (  1 clock ) 
 875               			OR    R20                , R19                    ;or high & low bytes    (  1 clock ) 
 876               			BREQ  _VAL_NULL\@                                 ;val=0, save sts        (  2 clocks) 
 877               	        CPI   R24                , SCH_MODE_THREAD        ;if arg=1, thread mode  (  1 clock ) 
 878               			BREQ  _VAL_NOT_NULL\@                             ;no need to dec val     (  2 clocks) 
 879               			;R19:R18 contains 16 bit sleep timer val, decrease val by 1                            
 880               			LDI   R20                , 0x01                   ;set val 1              (  1 clock ) 
 881               	        SUB   R18                , R20                    ;subtract low byte      (  1 clock ) 
 882               			LDI   R20                , 0x00                   ;clear                  (  1 clock ) 
 883               			SBC   R19                , R20                    ;subtract carry if any  (  1 clock ) 
 884               			;store new value                                                                       
 885               			STD   Z+0                , R18                    ;store low byte         (  2 clocks) 
 886               			STD   Z+1                , R19                    ;store low byte         (  2 clocks) 
 887               			MOV   R20                , R18                    ;copy                   (  1 clock ) 
 888               			OR    R20                , R19                    ;or high & low bytes    (  1 clock ) 
 889               			BRNE  _VAL_NOT_NULL\@                             ;val!=0                 (  2 clocks) 
 890               		_VAL_NULL\@:                                                                               
 891               		    ;find ram address for status                                                           
 892               		    LDI   ZL                 , lo8(KerSchSts)         ;fetch base pos low     (  1 clock ) 
 893               			LDI   ZH                 , hi8(KerSchSts)         ;fetch base pos high    (  1 clock ) 
 894               	        KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
 895               			;update flag as task is ready                                                          
 896               			LDI   R24                , TASK_READY             ;set TASK_READY         (  1 clock ) 
 897               			ST    Z                  , R24                    ;update flag            (  2 clocks) 
 898               			RJMP  _EXIT_SLP_TIME\@                            ;jump to exit           (  2 clocks) 
 899               	    _VAL_NOT_NULL\@:                                                                           
 900               		    LDI   ZL                 , lo8(KerSchSts)         ;fetch base pos low     (  1 clock ) 
 901               			LDI   ZH                 , hi8(KerSchSts)         ;fetch base pos high    (  1 clock ) 
 902               	        KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
 903               		    LD    R24                , Z                      ;return sts             (  2 clocks) 
 904               	    _EXIT_SLP_TIME\@:                                                                          
 905               	.endm                                                                                          
 906               	;;============================sleep timeout management end==================================;; 
 907               	
 908               	
 909               	
 910               	
 911               	
 912               	;;============================current task priority starting================================;; 
 913               	;used registers          : R18, R24, R30(ZL), R31(ZH)                                          
 914               	;arg registers           : None                                                                
 915               	;return registers        : R24 (Current task priority)                                         
 916               	;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
 917               	.macro  KER_CURR_TASK_PRIO                                ;total 1.13uS @8MHz     (  9 clocks) 
 918               			LDI    ZL                , lo8(KerSchPr)          ;load low addr          (  1 clock ) 
 919               			LDI    ZH                , hi8(KerSchPr)          ;load high addr         (  1 clock ) 
 920               			LDI    R18               , 0x00                   ;clear reg, for carry   (  1 clock ) 
 921               			LDS    R24               , KerBase+OFB_TID        ;load task id           (  2 clocks) 
 922               	        ADD    ZL                , R24                    ;add low addr           (  1 clock ) 
 923               			ADC    ZH                , R18                    ;add carry if any       (  1 clock ) 
 924               			LD     R24               , Z                      ;load current tid prio  (  2 clocks) 
 925               	.endm                                                                                          
 926               	;;==============================current task priority end===================================;; 
 927               	
 928               	
 929               	
 930               	
 931               	
 932               	;;================================run scheduler starting====================================;; 
 933               	;used registers          : R18, R19, R20, R21, R24, R25, R30(ZL), R31(ZH)                      
 934               	;arg registers           : R24 (SCH_MODE_HANDLER/SCH_MODE_THREAD)                              
 935               	;return registers        : None                                                                
 936               	;unsafe access registers : R18, R19, R20, R21, R24, R25, R30(ZL), R31(ZH)                      
 937               	.macro  KER_RUN_SCHEDULER                                 ;total 13.25uS @8MHz    (106 clocks) 
 938               			LDI    R18               , 0xFF                   ;set 0xff               (  1 clock ) 
 939               			STS    KerBase+OFB_LPR   , R18                    ;lowest priority        (  2 clocks) 
 940               			LDI    R18               , 0x00                   ;start from 0           (  1 clock ) 
 941               			STS    KerBase+OFB_PTID  , R18                    ;highest prio tid=0     (  2 clocks) 
 942               			MOV    R21               , R24                    ;copy sch mode          (  1 clock ) 
 943               		_KER_SCH_LOOP\@:                                                                           
 944               		    ;store task id to run from KER_DEC_SLP_TIMEOUT                                         
 945               			STS    KerBase+OFB_TID   , R18                    ;store task id          (  2 clocks) 
 946               	        ;sleep time decrement, update ready/blocked status                                     
 947               			MOV    R24               , R21                    ;restore sch mode       (  1 clock ) 
 948               			KER_SLP_TIME_MGNT                                 ;update return vars     ( 52 clocks) 
 949               	        CPI    R24               , TASK_READY             ;compare                (  1 clock ) 
 950               	        BREQ   _KER_CALC_PRIO\@                           ;calc priority if ready (  2 clocks) 
 951               			CPI    R24               , TASK_CONS_LAT          ;compare                (  1 clock ) 
 952               	        BREQ   _KER_CALC_PRIO\@                           ;calc priority if c_lat (  2 clocks) 
 953               	        RJMP   _KER_SCH_NEXT\@                            ;skip if !ready|c_lat   (  2 clocks) 
 954               		_KER_CALC_PRIO\@:                                                                          
 955               			KER_CURR_TASK_PRIO                                ;get task prio ->R24    (  9 clocks) 
 956               	        ;compare current task priority with lowest priority found so far                       
 957               			LDS    R18               , KerBase+OFB_LPR        ;load lowest priority   (  2 clocks) 
 958               			CP     R24               , R18                    ;compare                (  1 clock ) 
 959               			BRSH   _KER_SCH_NEXT\@                            ;if prio>=lowest prio   (  2 clocks) 
 960               			;found new lowest priority                                                             
 961               			STS    KerBase+OFB_LPR   , R24                    ;save lowest priority   (  2 clocks) 
 962               			LDS    R18               , KerBase+OFB_TID        ;load task id           (  2 clocks) 
 963               			STS    KerBase+OFB_PTID  , R18                    ;save lowest priority   (  2 clocks) 
 964               	                                                                                               
 965               	    _KER_SCH_NEXT\@:                                                                           
 966               		    LDS    R18               , KerBase+OFB_TID        ;load task id           (  2 clocks) 
 967               			INC    R18                                        ;increment by 1         (  1 clock ) 
 968               			LDS    R19               , KerBase+OFB_NTSK       ;load ntask             (  2 clocks) 
 969               			CP     R18               , R19                    ;compare with ntask     (  2 clocks) 
 970               			BRSH   _KER_SCH_EXIT\@                            ;if task_id>=ntask      (  2 clocks) 
 971               			RJMP   _KER_SCH_LOOP\@                            ;jump to entry          (  2 clocks) 
 972               		_KER_SCH_EXIT\@:                                                                           
 973               	        LDS    R18               , KerBase+OFB_PTID       ;load high prio task id (  2 clocks) 
 974               			STS    KerBase+OFB_TID   , R18                    ;for test only          (  2 clocks) 
 975               	.endm                                                                                          
 976               	;;===================================run scheduler end======================================;; 
 977               	
 978               	
 979               	
 980               	
 981               	
 982               	;;================================calc cpu usage starting===================================;; 
 983               	;used registers          : R18, R19                                                            
 984               	;arg registers           : None                                                                
 985               	;return registers        : None                                                                
 986               	;unsafe access registers : R18, R19                                                            
 987               	.macro  KER_CPU_USAGE                                     ;total 3.25uS @8MHz     ( 26 clocks) 
 988               	        ;check if current target task is idle task or not                                      
 989               	        LDS    R18               , KerBase+OFB_TID        ;load target task_id    (  2 clocks) 
 990               			TST    R18                                        ;check if idle task     (  1 clock ) 
 991               			BREQ   _KER_USG_TICK\@                            ;task_id=idle, skip     (  2 clocks) 
 992               			LDS    R18               , KerBase+OFB_UATC       ;load active tick cnt   (  2 clocks) 
 993               			INC    R18                                        ;inc active tick cnt    (  1 clock ) 
 994               			STS    KerBase+OFB_UATC  , R18                    ;store new val          (  2 clocks) 
 995               		_KER_USG_TICK\@:                                                                           
 996               			LDS    R18               , KerBase+OFB_UTC        ;load usage tick cnt    (  2 clocks) 
 997               			INC    R18                                        ;increment tick cnt     (  1 clock ) 
 998               			CPI    R18               , 100                    ;compare with 100       (  1 clock ) 
 999               			BRLO   _KER_USG_UTC_SV\@                          ;val<100, save new val  (  2 clocks) 
 1000               			LDI    R18               , 0x00                   ;val>=100, roll back    (  1 clock ) 
 1001               			LDS    R19               , KerBase+OFB_UATC       ;load active tick cnt   (  2 clocks) 
 1002               			STS    KerBase+OFB_USAGE , R19                    ;store usage            (  2 clocks) 
 1003               			LDI    R19               , 0x00                   ;clear reg              (  1 clock ) 
 1004               			STS    KerBase+OFB_UATC  , R19                    ;clear active tick cnt  (  2 clocks) 
 1005               		_KER_USG_UTC_SV\@:                                                                         
 1006               			STS    KerBase+OFB_UTC   , R18                    ;store new val          (  2 clocks) 
 1007               	.endm                                                                                          
 1008               	;;===================================calc cpu usage end=====================================;; 
 1009               	
 1010               	
 1011               	
 1012               	
 1013               	
 1014               	;;===========================kernel disable analog domain starting==========================;; 
 1015               	;used registers          : None                                                                
 1016               	;arg registers           : None                                                                
 1017               	;return registers        : None                                                                
 1018               	;unsafe access registers : None                                                                
 1019               	.macro KER_DISABLE_ANALOG_DOMAIN                          ;total 0.75uS @8MHz     ( 10 clocks) 
 1020               	    #ifdef KER_IDLE_AS_SLEEP                                                                   
 1021               			LDS   R18                , SRADCSRA               ;load ADCSRA            (  2 clocks) 
 1022               			ANDI  R18                , 0x7F                   ;clear ADEN             (  1 clock ) 
 1023               			STS   SRADCSRA           , R18                    ;set val                (  2 clocks) 
 1024               			LDS   R18                , SRACSR                 ;load ACSR              (  2 clocks) 
 1025               			ORI   R18                , 0x80                   ;set ACD                (  1 clock ) 
 1026               			STS   SRACSR             , R18                    ;set val                (  2 clocks) 
 1027               		#endif                                                                                     
 1028               	.endm                                                                                          
 1029               	;;=============================kernel disable analog domain end=============================;; 
 1030               	
 1031               	
 1032               	
 1033               	
 1034               	
 1035               	;;===============================kernel sleep config starting===============================;; 
 1036               	;used registers          : R18                                                                 
 1037               	;arg registers           : None                                                                
 1038               	;return registers        : None                                                                
 1039               	;unsafe access registers : R18                                                                 
 1040               	.macro KER_SLEEP_INIT                                     ;total 0.63uS @8MHz     (  5 clocks) 
 1041               	    #ifdef KER_IDLE_AS_SLEEP                                                                   
 1042               	        #ifdef KER_SLEEP_MODE_IDLE                                                             
 1043               			LDI   R18                , 0x00                   ;set SM[2:0] val        (  1 clock ) 
 1044               			#endif                                                                                 
 1045               	                                                                                               
 1046               			#ifdef KER_SLEEP_MODE_ADC_NR                                                           
 1047               			LDI   R18                , 0x02                   ;set SM[2:0] val        (  1 clock ) 
 1048               			#endif
 1049               	                                                                                               
 1050               			#ifdef KER_SLEEP_MODE_POWER_DOWN                                                       
 1051               			LDI   R18                , 0x04                   ;set SM[2:0] val        (  1 clock ) 
 1052               	        #endif                                                                                 
 1053               			                                                                                       
 1054               			#ifdef KER_SLEEP_MODE_POWER_SAVE                                                       
 1055               			LDI   R18                , 0x06                   ;set SM[2:0] val        (  1 clock ) 
 1056               			#endif                                                                                 
 1057               		                                                                                           
 1058               			STS   SRSMCR             , R18                    ;set sleep control val  (  2 clocks) 
 1059               			STS   KerBase+OFB_SLCFG  , R18                    ;save sleep control val (  2 clocks) 
 1060               		#endif                                                                                     
 1061               	.endm                                                                                          
 1062               	;;================================kernel sleep config end===================================;; 
 1063               	
 1064               	
 1065               	
 1066               	
 1067               	
 1068               	;;==============================kernel enter sleep mode starting============================;; 
 1069               	;used registers          : None                                                                
 1070               	;arg registers           : None                                                                
 1071               	;return registers        : None                                                                
 1072               	;unsafe access registers : None                                                                
 1073               	.macro KER_ENTER_SLEEP                                    ;total 0.75uS @8MHz     (  6 clocks) 
 1074               	    #ifdef KER_IDLE_AS_SLEEP                                                                   
 1075               			LDS   R18                , SRSMCR                 ;load SMCR              (  2 clocks) 
 1076               			ORI   R18                , 0x01                   ;set SE bit             (  1 clock ) 
 1077               			STS   SRSMCR             , R18                    ;set val                (  2 clocks) 
 1078               			SLEEP                                             ;sleep cpu              (  1 clock ) 
 1079               		#endif                                                                                     
 1080               	.endm                                                                                          
 1081               	;;================================kernel enter sleep mode end===============================;; 
 1082               	
 1083               	
 1084               	
 1085               	
 1086               	
 1087               	;;===============================kernel exit sleep mode starting============================;; 
 1088               	;used registers          : None                                                                
 1089               	;arg registers           : None                                                                
 1090               	;return registers        : None                                                                
 1091               	;unsafe access registers : None                                                                
 1092               	.macro KER_EXIT_SLEEP                                     ;total 0.63uS @8MHz     (  5 clocks) 
 1093               	    #ifdef KER_IDLE_AS_SLEEP                                                                   
 1094               	        LDS   R18                , SRSMCR                 ;load SMCR              (  2 clocks) 
 1095               			ANDI  R18                , 0xFE                   ;clear SE bit           (  1 clock ) 
 1096               			STS   SRSMCR             , R18                    ;set val                (  2 clocks) 
 1097               		#endif                                                                                     
 1098               	.endm                                                                                          
 1099               	;;=================================kernel exit sleep mode end===============================;; 
 1100               	
 1101               	
 1102               	
 1103               	
 1104               	
 1105               	;;=================================ISR execution starting===================================;; 
 1106               	#ifdef  KER_WDT_AS_TICK_SRC                                                                    
 1107               	.global  __vector_6                                                                            
 1108               	    __vector_6:                                           ;total 40.00uS @8MHz    (344 clocks) 
 1109               		    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
 1110               			KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
 1111               	        KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
 1112               			KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
 1113               			KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
 1114               			LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
 1115               			KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
 1116               			KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
 1117               			KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
 1118               			KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
 1119               		    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
 1120               			LDS   R18                , SRWDTCSR               ;copy WDTCSR            (  2 clocks) 
 1121               			ORI   R18                , 0x40                   ;set WDIE               (  1 clock ) 
 1122               			STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
 1123               			RETI                                              ;return from interrupt  (  4 clocks) 
 1124               	#endif                                                                                         
 1125               	
 1126               	#ifdef  KER_TIMER2_ASYNC_AS_TICK_SRC                                                           
 1127               	.global  __vector_7                                                                            
 1128               	    __vector_7:                                           ;total 40.00uS @8MHz    (344 clocks) 
 1129               		    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
 1130               			KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
 1131               	        KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
 1132               			KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
 1133               			KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
 1134               			LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
 1135               			KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
 1136               			KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
 1137               			KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
 1138               			KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
 1139               		    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
 1140               			RETI                                              ;return from interrupt  (  4 clocks) 
 1141               	#endif                                                                                         
 1142               	
 1143               	#ifdef  KER_TIMER2_AS_TICK_SRC                                                                 
 1144               	.global  __vector_16                                                                           
 1145               	    __vector_16:                                          ;total 40.00uS @8MHz    (339 clocks) 
 1146               		    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
 1147               			KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
 1148               	        KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
 1149               			KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
 1150               			KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
 1151               			LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
 1152               			KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
 1153               			KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
 1154               			KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
 1155               			KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
 1156               		    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
 1157               			RETI                                              ;return from interrupt  (  4 clocks) 
 1158               	#endif                                                                                         
 1159               	;;====================================ISR execution end=====================================;; 
 1160               	
 1161               	
 1162               	
 1163               	
 1164               	
 1165               	;;================================SysTick reg init starting=================================;; 
 1166               	;used registers          : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
 1167               	;arg registers           : R24(Prescaler), R22(ReloadVal)                                      
 1168               	;return registers        : None                                                                
 1169               	;unsafe access registers : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
 1170               	Kernel_Tick_Init:                                         ;total 11.50uS @8MHz    ( 92 clocks) 
1171:kernel.S      ****         CLI                                               ;disable global int     (  1 clock ) 
1172:kernel.S      **** 		KER_DEBUG_PIN_INIT                                ;debug pin init         (  4 clocks) 
1173:kernel.S      ****         KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
 1174               			;clear reg                                                                             
1175:kernel.S      **** 		LDI   R18                , 0x00                   ;set 0x00 to R18        (  1 clock ) 
 1176               			;clear tick counter                                                                    
1177:kernel.S      **** 		STS   KerBase+OFB_TICK0  , R18                    ;clear  KerBase[0]      (  2 clocks) 
1178:kernel.S      **** 		STS   KerBase+OFB_TICK1  , R18                    ;clear  KerBase[1]      (  2 clocks) 
1179:kernel.S      **** 		STS   KerBase+OFB_TICK2  , R18                    ;clear  KerBase[2]      (  2 clocks) 
1180:kernel.S      **** 		STS   KerBase+OFB_TICK3  , R18                    ;clear  KerBase[3]      (  2 clocks) 
1181:kernel.S      **** 		STS   KerBase+OFB_TICK4  , R18                    ;clear  KerBase[4]      (  2 clocks) 
 1182               			;clear system registers                                                                
1183:kernel.S      **** 		STS   KerBase+OFB_PRS    , R18                    ;clear  KerBase[5]      (  2 clocks) 
1184:kernel.S      **** 		STS   KerBase+OFB_RLD    , R18                    ;clear  KerBase[6]      (  2 clocks) 
1185:kernel.S      **** 		STS   KerBase+OFB_TID    , R18                    ;clear  KerBase[7]      (  2 clocks) 
1186:kernel.S      **** 		STS   KerBase+OFB_NTSK   , R18                    ;clear  KerBase[8]      (  2 clocks) 
1187:kernel.S      **** 		STS   KerBase+OFB_LPR    , R18                    ;clear  KerBase[9]      (  2 clocks) 
1188:kernel.S      ****         STS   KerBase+OFB_PTID   , R18                    ;clear  KerBase[10]     (  2 clocks) 
1189:kernel.S      **** 		STS   KerBase+OFB_UTC    , R18                    ;clear  KerBase[11]     (  2 clocks) 
1190:kernel.S      **** 		STS   KerBase+OFB_UATC   , R18                    ;clear  KerBase[12]     (  2 clocks) 
1191:kernel.S      **** 		STS   KerBase+OFB_USAGE  , R18                    ;clear  KerBase[13]     (  2 clocks) 
 1192               			;clear all timer registers                                                             
 1193               			#ifdef KER_TIMER2_AS_TICK_SRC                                                          
1194:kernel.S      **** 		KER_TIMER2_DISABLE                                                                     
1195:kernel.S      ****                                                                                                
1196:kernel.S      **** 		#elif defined(KER_WDT_AS_TICK_SRC)                                                     
1197:kernel.S      **** 		WDR                                               ;reset wdt              (  1 clock ) 
1198:kernel.S      **** 		LDS   R18                , SRMCUSR                ;copy MCUSR             (  1 clock ) 
1199:kernel.S      **** 		ANDI  R18                , 0xFF & (0<<WDRF)       ;clear WDRF             (  1 clock ) 
1200:kernel.S      **** 		STS   SRMCUSR            , R18                    ;set val                (  1 clock ) 
1201:kernel.S      **** 		LDS   R18                , SRWDTCSR               ;copy WDTCSR            (  2 clocks) 
1202:kernel.S      **** 		ORI   R18                , 0x18                   ;set WDCE,WDE           (  1 clock ) 
1203:kernel.S      **** 		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
1204:kernel.S      **** 		LDI   R18                , 0x00                   ;clear WDE              (  1 clock ) 
1205:kernel.S      **** 		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
1206:kernel.S      ****                                                                                                
1207:kernel.S      **** 		#elif defined(KER_TIMER2_ASYNC_AS_TICK_SRC)                                                    
1208:kernel.S      ****         KER_TIMER2_DISABLE                                                                     
1209:kernel.S      ****                                                                                                
1210:kernel.S      **** 		#else                                                                                  
1211:kernel.S      **** 		KER_TIMER2_DISABLE                                                                     
 1212               			#endif                                                                                 
 1213               	                                                                                               
 1214               			;save values for future use                                                            
1215:kernel.S      **** 		STS   KerBase+OFB_PRS    , R24                    ;KerBase[5] prescaler   (  2 clocks) 
1216:kernel.S      **** 		STS   KerBase+OFB_RLD    , R22                    ;KerBase[6] reload val  (  2 clocks) 
1217:kernel.S      ****         KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
1218:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1219               	;;===================================SysTick reg init end===================================;; 
 1220               	
 1221               	
 1222               	
 1223               	
 1224               	
 1225               	;;===============================kernel task create starting================================;; 
 1226               	;used registers          : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
 1227               	;arg registers           : R25:R24(FuncPtr), R22(TaskPriority)                                 
 1228               	;return registers        : None                                                                
 1229               	;unsafe access registers : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
 1230               	Kernel_Task_Create:                                       ;total 21.50uS @8MHz    (172 clocks) 
1231:kernel.S      ****         KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
 1232               			;set priority to KerSchPr+task_id                                                      
1233:kernel.S      **** 		LDI   ZL                 , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
1234:kernel.S      **** 		LDI   ZH                 , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
1235:kernel.S      **** 		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
1236:kernel.S      **** 		ST    Z                  , R22                    ;save priority          (  2 clocks) 
 1237               			;set task status to KerSchSts+task_id                                                  
1238:kernel.S      **** 		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
1239:kernel.S      **** 		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
1240:kernel.S      **** 		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
1241:kernel.S      **** 		LDI   R18                , TASK_READY             ;set status as ready    (  1 clock ) 
1242:kernel.S      **** 		ST    Z                  , R18                    ;save status            (  2 clocks) 
 1243               			;stack pointer for current task (KerStack + KER_STK_SZ*(task_id+1) - 1) ->stack top    
1244:kernel.S      **** 		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
1245:kernel.S      **** 		INC   R18                                         ;increment task_id      (  1 clock ) 
1246:kernel.S      **** 		LDI   R19                , KER_STK_SZ             ;load stack size        (  1 clock ) 
1247:kernel.S      **** 		MUL   R18                , R19                    ;multiply to get offset (  2 clocks) 
1248:kernel.S      **** 		MOV   ZL                 , R0                     ;load multiplied low    (  1 clocks) 
1249:kernel.S      **** 		MOV   ZH                 , R1                     ;load multiplied high   (  1 clocks) 
1250:kernel.S      **** 		SBIW  ZL                 , 0x01                   ;dec multiplied val-1   (  2 clocks) 
1251:kernel.S      **** 		CLR   R1                                          ;gcc expects cleared    (  1 clock ) 
1252:kernel.S      **** 		LDI   R18                , lo8(KerStack)          ;load base addr low     (  1 clock ) 
1253:kernel.S      **** 		LDI   R19                , hi8(KerStack)          ;load base addr high    (  1 clock ) 
1254:kernel.S      **** 		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
1255:kernel.S      **** 		ADC   ZH                 , R19                    ;add high bytes+carry   (  1 clock ) 
1256:kernel.S      **** 		OUT   IOSPL              , ZL                     ;load SPL               (  1 clock ) 
1257:kernel.S      ****         OUT   IOSPH              , ZH                     ;load SPH               (  1 clock ) 
 1258               			;function argument directly returns word address                                       
1259:kernel.S      **** 	    PUSH  R24                                         ;push word addr low     (  2 clocks) 
1260:kernel.S      **** 		PUSH  R25                                         ;push word addr high    (  2 clocks) 
 1261               			;push context to stack of this task                                                    
1262:kernel.S      **** 		KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
 1263               			;read stack pointer of current task (necessary when restore)                           
1264:kernel.S      **** 		IN    R18                , IOSPL                  ;read SPL               (  1 clock ) 
1265:kernel.S      ****         IN    R19                , IOSPH                  ;read SPH               (  1 clock ) 
 1266               			;calculate the address where current task's SP will be stored and store SP             
1267:kernel.S      **** 		LDS   R20                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
1268:kernel.S      **** 		LSL   R20                                         ;left shift to multiply (  1 clock ) 
1269:kernel.S      **** 		LDI   ZL                 , lo8(KerPSP)            ;fetch base pos low     (  1 clock ) 
1270:kernel.S      **** 		LDI   ZH                 , hi8(KerPSP)            ;fetch base pos high    (  1 clock ) 
1271:kernel.S      **** 		ADD   ZL                 , R20                    ;add offset to array    (  1 clock ) 
1272:kernel.S      **** 		LDI   R20                , 0x00                   ;clear reg              (  1 clock ) 
1273:kernel.S      **** 		ADC   ZH                 , R20                    ;add carry if any       (  1 clock ) 
1274:kernel.S      **** 		ST    Z+                 , R18                    ;SPL at KerPSp+offset   (  2 clocks) 
1275:kernel.S      **** 		ST    Z                  , R19                    ;SPH at KerPSp+offset   (  2 clocks) 
 1276               			;increment task_id                                                                     
1277:kernel.S      **** 		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
1278:kernel.S      **** 		INC   R18                                         ;increment task_id      (  1 clock ) 
1279:kernel.S      **** 		STS   KerBase+OFB_TID    , R18                    ;store task_id          (  2 clocks) 
 1280               			;increment ntask                                                                       
1281:kernel.S      **** 		LDS   R18                , KerBase+OFB_NTSK       ;load ntask             (  2 clocks) 
1282:kernel.S      **** 		INC   R18                                         ;increment ntask        (  1 clock ) 
1283:kernel.S      **** 		STS   KerBase+OFB_NTSK   , R18                    ;store ntask            (  2 clocks) 
1284:kernel.S      **** 		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
1285:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1286               	;;==================================kernel task create end==================================;; 
 1287               	
 1288               	
 1289               	
 1290               	
 1291               	
 1292               	;;=================================kernel start tasks starting==============================;; 
 1293               	;used registers          : R0~R31                                                              
 1294               	;arg registers           : None                                                                
 1295               	;return registers        : None                                                                
 1296               	;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
 1297               	Kernel_Start_Tasks:                                       ;total 25.63uS @8MHz    (205 clocks) 
1298:kernel.S      **** 		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
1299:kernel.S      **** 		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
1300:kernel.S      **** 		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
1301:kernel.S      **** 		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
 1302               			;config timer for system tick                                                          
1303:kernel.S      **** 		KER_TIMER_INIT                                    ;init timer, int enable ( 12 clocks) 
 1304               			;execute return to jump to highest priority task                                       
1305:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1306               	;;==================================kernel start tasks end==================================;; 
 1307               	
 1308               	
 1309               	
 1310               	
 1311               	
 1312               	;;===================================kernel init starting===================================;; 
 1313               	;used registers          : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
 1314               	;arg registers           : None                                                                
 1315               	;return registers        : None                                                                
 1316               	;unsafe access registers : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
 1317               	Kernel_Init:                                              ;total 39.75uS @8MHz    (318 clocks) 
1318:kernel.S      **** 		CLR   R1                                          ;gcc expects            (  1 clock ) 
 1319               	        ;store stack top (for MSP) addr to KerSSZ+OFM_MSPI0:1                                  
1320:kernel.S      **** 		LDI   R18                , lo8(KerSSZ+OFM_MSPS)   ;load low address       (  1 clock ) 
1321:kernel.S      **** 		LDI   R19                , hi8(KerSSZ+OFM_MSPS)   ;load high address      (  1 clock ) 
1322:kernel.S      ****         STS   KerSSZ+OFM_MSPI+0  , R18                    ;set mspi to stack top  (  2 clocks) 
1323:kernel.S      **** 		STS   KerSSZ+OFM_MSPI+1  , R19                    ;set mspi to stack top  (  2 clocks) 
1324:kernel.S      **** 		KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
 1325               			;init timer for kernel                                                                 
1326:kernel.S      **** 		LDI   R24                , 0x04                   ;set prescaler          (  1 clock ) 
1327:kernel.S      **** 		LDI   R22                , 0x82                   ;set reload val         (  1 clock ) 
1328:kernel.S      **** 		CALL  Kernel_Tick_Init                            ;init timer             ( 92 clocks) 
 1329               			;create idle task at task_id 0, priority 0xFF (lowest)                                 
1330:kernel.S      **** 		LDI   R24                , lo8(Kernel_Task_Idle)  ;load func addr low     (  1 clock ) 
1331:kernel.S      **** 		LDI   R25                , hi8(Kernel_Task_Idle)  ;load func addr high    (  1 clock ) 
1332:kernel.S      **** 		LSR   R25                                         ;right shift to divide  (  1 clock ) 
1333:kernel.S      **** 		ROR   R24                                         ;rotate right th carry  (  1 clock ) 
1334:kernel.S      **** 		LDI   R22                , 0xFF                   ;set max val            (  1 clock ) 
1335:kernel.S      **** 		CALL  Kernel_Task_Create                          ;init idle task         (172 clocks) 
1336:kernel.S      **** 		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
 1337               			;execute return to jump to task0, pushed while task init                               
1338:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1339               	;;======================================kernel init end=====================================;; 
 1340               	
 1341               	
 1342               	
 1343               	
 1344               	
 1345               	;;=================================kernel idle task starting================================;; 
 1346               	;used registers          : None                                                                
 1347               	;arg registers           : None                                                                
 1348               	;return registers        : None                                                                
 1349               	;unsafe access registers : None                                                                
 1350               	Kernel_Task_Idle:                                                                              
1351:kernel.S      **** 	    KER_SLEEP_INIT                                    ;sleep init             (  5 clocks) 
 1352               	    _IDLE_LOOP:                                           ;forever loop                        
1353:kernel.S      **** 	    KER_DISABLE_ANALOG_DOMAIN                         ;disable adc, ac        ( 10 clocks) 
 1354               			#ifdef KER_CALL_FUNC_BEFORE_SLEEP                                                      
 1355               			CALL  Kernel_PreSleep_Hook                        ;call func before sleep (  8 clocks) 
 1356               			#endif                                                                                 
1357:kernel.S      **** 	    KER_ENTER_SLEEP                                   ;enter sleep mode       (  6 clocks) 
1358:kernel.S      **** 		JMP   _IDLE_LOOP                                  ;jump to loop start     (  2 clocks) 
 1359               	;;==================================kernel idle task end====================================;; 
 1360               	
 1361               	
 1362               	
 1363               	
 1364               	
 1365               	;;================================kernel task sleep starting================================;; 
 1366               	;used registers          : R0~R31                                                              
 1367               	;arg registers           : R25:R24(SleepTime)                                                  
 1368               	;return registers        : None                                                                
 1369               	;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
 1370               	Kernel_Task_Sleep:                                        ;total 37.25uS @8MHz    (298 clocks) 
 1371               	        ;save current context                                                                  
1372:kernel.S      ****         KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
1373:kernel.S      **** 		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
 1374               			;create next task wakeup time (args R25:R24)                                           
1375:kernel.S      **** 		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
1376:kernel.S      **** 		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
1377:kernel.S      **** 		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
1378:kernel.S      **** 		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
1379:kernel.S      **** 		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
 1380               			;update task scheduler status as blocked                                               
1381:kernel.S      **** 		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
1382:kernel.S      **** 		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
1383:kernel.S      **** 		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
1384:kernel.S      ****         LDI   R18                , TASK_BLOCKED           ;block task until cnt=0 (  1 clock ) 
1385:kernel.S      **** 		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
 1386               			;run scheduler, load next task sp, restore context                                     
1387:kernel.S      **** 		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
1388:kernel.S      **** 		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
1389:kernel.S      **** 		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
1390:kernel.S      **** 		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
1391:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1392               	;;=================================kernel task sleep end====================================;; 
 1393               	
 1394               	
 1395               	
 1396               	
 1397               	
 1398               	;;========================kernel task constant latency starting=============================;; 
 1399               	;used registers          : R18, R24, R25, R30(ZL), R31(ZH)                                     
 1400               	;arg registers           : R25:R24(SleepTime)                                                  
 1401               	;return registers        : None                                                                
 1402               	;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
 1403               	Kernel_Task_Constant_Latency:                             ;total 3.50uS @8MHz     ( 28 clocks) 
 1404               			;create next task wakeup time (args R25:R24)                                           
1405:kernel.S      **** 		CLI                                               ;disable interrupt      (  1 clock ) 
1406:kernel.S      **** 		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
1407:kernel.S      **** 		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
1408:kernel.S      **** 		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
1409:kernel.S      **** 		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
1410:kernel.S      **** 		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
 1411               			;update task scheduler status as constant latency                                      
1412:kernel.S      **** 		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
1413:kernel.S      **** 		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
1414:kernel.S      **** 		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
1415:kernel.S      ****         LDI   R18                , TASK_CONS_LAT          ;save as cons_lat       (  1 clock ) 
1416:kernel.S      **** 		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
1417:kernel.S      **** 		SEI                                               ;enable interrupt       (  1 clock ) 
1418:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1419               	;;=============================kernel task constant latency end=============================;; 
 1420               	
 1421               	
 1422               	
 1423               	
 1424               	
 1425               	;;=======================kernel task constant latency sleep starting========================;; 
 1426               	;used registers          : R0~R31                                                              
 1427               	;arg registers           : R25:R24(SleepTime)                                                  
 1428               	;return registers        : None                                                                
 1429               	;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
 1430               	Kernel_Task_Constant_Latency_Sleep:                       ;total 35.75uS @8MHz    (286 clocks) 
 1431               			;save current context                                                                  
1432:kernel.S      ****         KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
1433:kernel.S      **** 		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
 1434               			;update task scheduler status as blocked                                               
1435:kernel.S      **** 		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
1436:kernel.S      **** 		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
1437:kernel.S      **** 		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
1438:kernel.S      ****         LDI   R18                , TASK_BLOCKED           ;blocked until cnt=0    (  1 clock ) 
1439:kernel.S      **** 		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
 1440               			;run scheduler, load next task sp, restore context                                     
1441:kernel.S      **** 		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
1442:kernel.S      **** 		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
1443:kernel.S      **** 		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
1444:kernel.S      **** 		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
1445:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1446               	;;=============================kernel task constant latency end=============================;; 
 1447               	
 1448               	
 1449               	
 1450               	
 1451               	
 1452               	;;=========================kernel call func before sleep starting===========================;; 
 1453               	;used registers          : R24, R25, R30(ZL), R31(ZH)                                          
 1454               	;arg registers           : R25:R24(FunctionPtr)                                                
 1455               	;return registers        : None                                                                
 1456               	;unsafe access registers : R24, R25, R30(ZL), R31(ZH)                                          
 1457               	Kernel_PreSleep_Hook:                                     ;total 1.00uS @8MHz     (  8 clocks) 
1458:kernel.S      ****         MOVW  R30                , R24                    ;move pointer to Z      (  1 clock ) 
1459:kernel.S      **** 		ICALL                                             ;indirect call          (  3 clocks) 
1460:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1461               	;;============================kernel call func before sleep end=============================;; 
 1462               	
 1463               	
 1464               	
 1465               	
 1466               	
 1467               	;;========================kernel main clock prescaler set starting==========================;; 
 1468               	;used registers          : R18, R24                                                            
 1469               	;arg registers           : R24(prescaler reg val)                                              
 1470               	;return registers        : None                                                                
 1471               	;unsafe access registers : R18, R24                                                            
 1472               	Kernel_Clock_Prescale:                                    ;total 1.75uS @8MHz     ( 14 clocks) 
1473:kernel.S      ****         LDS   R18                , SRSREG                 ;load sreg              (  2 clocks)
1474:kernel.S      **** 		CLI                                               ;disable interrupt      (  1 clock )
1475:kernel.S      **** 		LDI   R19                , 0x80                   ;set CLKPCE             (  1 clock ) 
1476:kernel.S      **** 		STS   SRCLKPR            , R19                    ;store val              (  2 clocks) 
1477:kernel.S      **** 		STS   SRCLKPR            , R24                    ;store val              (  2 clocks)
1478:kernel.S      ****         STS   SRSREG             , R18                    ;store val              (  2 clocks) 
1479:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1480               	;;==========================kernel main clock prescaler set end=============================;; 
 1481               	
 1482               	
 1483               	
 1484               	
 1485               	
 1486               	;;===========================kernel task sleep time get starting============================;; 
 1487               	;used registers          : R18, R24, R25, R30(ZL), R31(ZH)                                     
 1488               	;arg registers           : R24(TaskID)                                                         
 1489               	;return registers        : R25:R24(SleepTime)                                                  
 1490               	;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
 1491               	Kernel_Task_Sleep_Time_Get:                               ;total 1.88uS @8MHz     ( 15 clocks) 
1492:kernel.S      **** 		MOV   R18                , R24                    ;copy                   (  1 clock ) 
1493:kernel.S      **** 		LSL   R18                                         ;x2                     (  1 clock ) 
1494:kernel.S      **** 		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
1495:kernel.S      **** 		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
1496:kernel.S      **** 		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
1497:kernel.S      **** 		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
1498:kernel.S      **** 		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
1499:kernel.S      **** 		LDD   R24                , Z+0                    ;load sleep time        (  2 clocks) 
1500:kernel.S      **** 		LDD   R25                , Z+1                    ;load sleep time        (  2 clocks) 
1501:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1502               	;;==============================kernel task sleep time get end==============================;; 
 1503               	
 1504               	
 1505               	
 1506               	
 1507               	
 1508               	;;==============================kernel task status get starting=============================;; 
 1509               	;used registers          : R18, R24, R30(ZL), R31(ZH)                                          
 1510               	;arg registers           : R24(TaskID)                                                         
 1511               	;return registers        : R24(TaskSts)                                                        
 1512               	;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
 1513               	Kernel_Task_Status_Get:                                   ;total 1.50uS @8MHz     ( 12 clocks) 
1514:kernel.S      **** 		MOV   R18                , R24                    ;copy                   (  1 clock ) 
1515:kernel.S      **** 		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
1516:kernel.S      **** 		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
1517:kernel.S      **** 		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
1518:kernel.S      **** 		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
1519:kernel.S      **** 		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
1520:kernel.S      **** 		LD    R24                , Z                      ;load task status       (  2 clocks) 
1521:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1522               	;;================================kernel task status get end================================;; 
 1523               	
 1524               	
 1525               	
 1526               	
 1527               	
 1528               	;;================================kernel ntask get starting=================================;; 
 1529               	;used registers          : R24                                                                 
 1530               	;arg registers           : None                                                                
 1531               	;return registers        : R24(NTask)                                                          
 1532               	;unsafe access registers : R24                                                                 
 1533               	Kernel_NTask_Get:                                         ;total 0.75uS @8MHz     (  6 clocks) 
1534:kernel.S      **** 		LDS   R24                 , KerBase+OFB_NTSK      ;load ntask             (  2 clock ) 
1535:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1536               	;;===================================kernel ntask get end===================================;; 
 1537               	
 1538               	
 1539               	
 1540               	
 1541               	
 1542               	;;=============================kernel task priority get starting============================;; 
 1543               	;used registers          : R18, R24, R30(ZL), R31(ZH)                                          
 1544               	;arg registers           : R24(TaskID)                                                         
 1545               	;return registers        : R24(TaskPriority)                                                   
 1546               	;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
 1547               	Kernel_Task_Prio_Get:                                     ;total 1.50uS @8MHz     ( 12 clocks) 
 1548               			;get priority of the task id, arg (task_id->R24), return R24                           
1549:kernel.S      **** 		MOV   R18                , R24                    ;copy task_id           (  1 clock ) 
1550:kernel.S      **** 		LDI   ZL                 , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
1551:kernel.S      **** 		LDI   ZH                 , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
1552:kernel.S      **** 		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
1553:kernel.S      **** 		LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
1554:kernel.S      **** 		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
1555:kernel.S      **** 		LD    R24                , Z                      ;load priority          (  2 clocks) 
1556:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1557               	;;================================kernel task priority get end==============================;; 
 1558               	
 1559               	
 1560               	
 1561               	
 1562               	
 1563               	;;============================kernel lowest priority get starting===========================;; 
 1564               	;used registers          : R24                                                                 
 1565               	;arg registers           : None                                                                
 1566               	;return registers        : R24(LowestPriorityVal)                                              
 1567               	;unsafe access registers : R24                                                                 
 1568               	Kernel_Lowest_Prio_Get:                                   ;total 0.75uS @8MHz     (  6 clocks) 
1569:kernel.S      **** 		LDS   R24                , KerBase+OFB_LPR        ;load lowest priority   (  2 clocks) 
1570:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1571               	;;===============================kernel lowest priority get end=============================;; 
 1572               	
 1573               	
 1574               	
 1575               	
 1576               	
 1577               	;;===========================kernel high priority task id starting==========================;; 
 1578               	;used registers          : R24                                                                 
 1579               	;arg registers           : None                                                                
 1580               	;return registers        : R24(HighstPriorityTaskID)->UserTaskID (Excluding Idle Task)         
 1581               	;unsafe access registers : R24                                                                 
 1582               	Kernel_High_Prio_Task_ID_Get:                             ;total 0.88uS @8MHz     (  7 clocks) 
1583:kernel.S      **** 		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
1584:kernel.S      **** 		DEC   R24                                         ;decrement by 1         (  1 clock ) 
1585:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1586               	;;==============================kernel high priority task id end============================;; 
 1587               	
 1588               	
 1589               	
 1590               	
 1591               	
 1592               	;;=========================kernel abs high priority task id starting========================;; 
 1593               	;used registers          : R24                                                                 
 1594               	;arg registers           : None                                                                
 1595               	;return registers        : R24(HighstPriorityTaskID)->AbsoluteTaskID (Including Idle Task)     
 1596               	;unsafe access registers : R24                                                                 
 1597               	Kernel_Abs_High_Prio_Task_ID_Get:                         ;total 0.75uS @8MHz     (  6 clocks) 
1598:kernel.S      **** 		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
1599:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1600               	;;============================kernel abs high priority task id end==========================;; 
 1601               	
 1602               	
 1603               	
 1604               	
 1605               	
 1606               	;;================================kernel cpu usage get starting=============================;; 
 1607               	;used registers          : R24                                                                 
 1608               	;arg registers           : None                                                                
 1609               	;return registers        : R24(CurrentCpuUsage)->In percentage                                 
 1610               	;unsafe access registers : R24                                                                 
 1611               	Kernel_CPU_Usage_Get:                                     ;total 0.75uS @8MHz     (  6 clocks) 
 1612               			;get cpu usage, return R24                                                             
1613:kernel.S      **** 		LDS   R24                , KerBase+OFB_USAGE      ;load cpu usage         (  2 clocks) 
1614:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1615               	;;==================================kernel cpu usage get end================================;; 
 1616               	
 1617               	
 1618               	
 1619               	
 1620               	
 1621               	;;=================================kernel tick val get starting=============================;; 
 1622               	;used registers          : R22, R23, R24, R25                                                  
 1623               	;arg registers           : None                                                                
 1624               	;return registers        : R25:R22(TickVal)                                                    
 1625               	;unsafe access registers : R22, R23, R24, R25                                                  
 1626               	Kernel_Tick_Val_Get:                                      ;total 0.75uS @8MHz     (  6 clocks) 
1627:kernel.S      ****         IN    R18                , IOSREG                 ;save SREG              (  1 clock ) 
1628:kernel.S      **** 		CLI                                               ;disable interrupt      (  1 clock ) 
1629:kernel.S      **** 		LDS   R22                , KerBase+OFB_TICK0      ;load tick count        (  2 clocks) 
1630:kernel.S      **** 		LDS   R23                , KerBase+OFB_TICK1      ;load tick count        (  2 clocks) 
1631:kernel.S      **** 		LDS   R24                , KerBase+OFB_TICK2      ;load tick count        (  2 clocks) 
1632:kernel.S      **** 		LDS   R25                , KerBase+OFB_TICK3      ;load tick count        (  2 clocks) 
1633:kernel.S      **** 		OUT   IOSREG             , R18                    ;restore SREG           (  1 clock ) 
1634:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1635               	;;===================================kernel tick val get end================================;; 
DEFINED SYMBOLS
            kernel.S:20     *ABS*:000003e8 KER_TR
            kernel.S:21     *ABS*:00000003 KER_PRS
            kernel.S:22     *ABS*:00000082 KER_RLD
            kernel.S:23     *ABS*:00000080 KER_STK_SZ
            kernel.S:24     *ABS*:0000000a KER_MX_NTSK
            kernel.S:32     *ABS*:00000000 OFB_TICK0
            kernel.S:33     *ABS*:00000001 OFB_TICK1
            kernel.S:34     *ABS*:00000002 OFB_TICK2
            kernel.S:35     *ABS*:00000003 OFB_TICK3
            kernel.S:36     *ABS*:00000004 OFB_TICK4
            kernel.S:37     *ABS*:00000005 OFB_PRS
            kernel.S:38     *ABS*:00000006 OFB_RLD
            kernel.S:39     *ABS*:00000007 OFB_TID
            kernel.S:40     *ABS*:00000008 OFB_NTSK
            kernel.S:41     *ABS*:00000009 OFB_LPR
            kernel.S:42     *ABS*:0000000a OFB_PTID
            kernel.S:43     *ABS*:0000000b OFB_UTC
            kernel.S:44     *ABS*:0000000c OFB_UATC
            kernel.S:45     *ABS*:0000000d OFB_USAGE
            kernel.S:46     *ABS*:0000000e OFB_SLCFG
            kernel.S:47     *ABS*:00000000 OFM_MSPI
            kernel.S:48     *ABS*:00000002 OFM_MSPS
            kernel.S:56     *ABS*:00000000 TASK_BLOCKED
            kernel.S:57     *ABS*:00000001 TASK_READY
            kernel.S:58     *ABS*:00000002 TASK_EXECUTING
            kernel.S:59     *ABS*:00000003 TASK_SUSPENDED
            kernel.S:60     *ABS*:00000004 TASK_CONS_LAT
            kernel.S:61     *ABS*:00000000 SCH_MODE_HANDLER
            kernel.S:62     *ABS*:00000001 SCH_MODE_THREAD
            kernel.S:71     *ABS*:000000b6 SRASSR
            kernel.S:72     *ABS*:000000b4 SROCR2B
            kernel.S:73     *ABS*:000000b3 SROCR2A
            kernel.S:74     *ABS*:000000b2 SRTCNT2
            kernel.S:75     *ABS*:000000b1 SRTCCR2B
            kernel.S:76     *ABS*:000000b0 SRTCCR2A
            kernel.S:77     *ABS*:0000007c SRADMUX
            kernel.S:78     *ABS*:0000007b SRADCSRB
            kernel.S:79     *ABS*:0000007a SRADCSRA
            kernel.S:80     *ABS*:00000070 SRTIMSK2
            kernel.S:81     *ABS*:0000006f SRTIMSK1
            kernel.S:82     *ABS*:0000006e SRTIMSK0
            kernel.S:83     *ABS*:00000061 SRCLKPR
            kernel.S:84     *ABS*:00000060 SRWDTCSR
            kernel.S:85     *ABS*:0000005f SRSREG
            kernel.S:86     *ABS*:0000005e SRSPH
            kernel.S:87     *ABS*:0000005d SRSPL
            kernel.S:88     *ABS*:00000055 SRMCUCR
            kernel.S:89     *ABS*:00000054 SRMCUSR
            kernel.S:90     *ABS*:00000053 SRSMCR
            kernel.S:91     *ABS*:00000050 SRACSR
            kernel.S:92     *ABS*:00000048 SROCR0B
            kernel.S:93     *ABS*:00000047 SROCR0A
            kernel.S:94     *ABS*:00000046 SRTCNT0
            kernel.S:95     *ABS*:00000045 SRTCCR0B
            kernel.S:96     *ABS*:00000044 SRTCCR0A
            kernel.S:97     *ABS*:00000037 SRTIFR2
            kernel.S:98     *ABS*:00000036 SRTIFR1
            kernel.S:99     *ABS*:00000035 SRTIFR0
            kernel.S:101    *ABS*:0000003f IOSREG
            kernel.S:102    *ABS*:0000003e IOSPH
            kernel.S:103    *ABS*:0000003d IOSPL
            kernel.S:104    *ABS*:00000035 IOMCUCR
            kernel.S:105    *ABS*:00000034 IOMCUSR
            kernel.S:106    *ABS*:00000033 IOSMCR
            kernel.S:107    *ABS*:00000028 IOOCR0B
            kernel.S:108    *ABS*:00000027 IOOCR0A
            kernel.S:109    *ABS*:00000026 IOTCNT0
            kernel.S:110    *ABS*:00000025 IOTCCR0B
            kernel.S:111    *ABS*:00000024 IOTCCR0A
            kernel.S:112    *ABS*:00000017 IOTIFR2
            kernel.S:113    *ABS*:00000016 IOTIFR1
            kernel.S:114    *ABS*:00000015 IOTIFR0
            kernel.S:144    .bss:00000000 KerBase
            kernel.S:147    .bss:00000010 KerPSP
            kernel.S:150    .bss:00000024 KerSSZ
            kernel.S:153    .bss:00000032 KerSchSts
            kernel.S:156    .bss:0000003c KerSchPr
            kernel.S:159    .bss:00000046 KerSchSlp
            kernel.S:162    .bss:0000005a KerStack
            kernel.S:1170   .text:00000000 Kernel_Tick_Init
            kernel.S:1230   .text:00000098 Kernel_Task_Create
            kernel.S:1297   .text:00000188 Kernel_Start_Tasks
            kernel.S:1317   .text:000002b6 Kernel_Init
            kernel.S:1350   .text:00000314 Kernel_Task_Idle
            kernel.S:1370   .text:00000342 Kernel_Task_Sleep
            kernel.S:1403   .text:000004d8 Kernel_Task_Constant_Latency
            kernel.S:1430   .text:00000504 Kernel_Task_Constant_Latency_Sleep
            kernel.S:1457   .text:00000686 Kernel_PreSleep_Hook
            kernel.S:1472   .text:0000068c Kernel_Clock_Prescale
            kernel.S:1491   .text:000006a2 Kernel_Task_Sleep_Time_Get
            kernel.S:1513   .text:000006b6 Kernel_Task_Status_Get
            kernel.S:1533   .text:000006c6 Kernel_NTask_Get
            kernel.S:1547   .text:000006cc Kernel_Task_Prio_Get
            kernel.S:1568   .text:000006dc Kernel_Lowest_Prio_Get
            kernel.S:1582   .text:000006e2 Kernel_High_Prio_Task_ID_Get
            kernel.S:1597   .text:000006ea Kernel_Abs_High_Prio_Task_ID_Get
            kernel.S:1611   .text:000006f0 Kernel_CPU_Usage_Get
            kernel.S:1626   .text:000006f6 Kernel_Tick_Val_Get
            kernel.S:1299   .text:00000198 _KER_SCH_LOOP11
            kernel.S:1299   .text:000001ce _VAL_NULL12
            kernel.S:1299   .text:000001e2 _VAL_NOT_NULL12
            kernel.S:1299   .text:000001f2 _EXIT_SLP_TIME12
            kernel.S:1299   .text:000001fc _KER_CALC_PRIO11
            kernel.S:1299   .text:00000220 _KER_SCH_NEXT11
            kernel.S:1299   .text:00000230 _KER_SCH_EXIT11
            kernel.S:1352   .text:0000031e _IDLE_LOOP
            kernel.S:1388   .text:000003d8 _KER_SCH_LOOP36
            kernel.S:1388   .text:0000040e _VAL_NULL37
            kernel.S:1388   .text:00000422 _VAL_NOT_NULL37
            kernel.S:1388   .text:00000432 _EXIT_SLP_TIME37
            kernel.S:1388   .text:0000043c _KER_CALC_PRIO36
            kernel.S:1388   .text:00000460 _KER_SCH_NEXT36
            kernel.S:1388   .text:00000470 _KER_SCH_EXIT36
            kernel.S:1442   .text:00000586 _KER_SCH_LOOP55
            kernel.S:1442   .text:000005bc _VAL_NULL56
            kernel.S:1442   .text:000005d0 _VAL_NOT_NULL56
            kernel.S:1442   .text:000005e0 _EXIT_SLP_TIME56
            kernel.S:1442   .text:000005ea _KER_CALC_PRIO55
            kernel.S:1442   .text:0000060e _KER_SCH_NEXT55
            kernel.S:1442   .text:0000061e _KER_SCH_EXIT55

UNDEFINED SYMBOLS
Kernel_Tick_Val_Safely_Get
