Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: SRAM.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SRAM.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SRAM"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : SRAM
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/ISEProject/SRAM/SRAM.vhd" in Library work.
Entity <sram> compiled.
Entity <sram> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <SRAM> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <SRAM> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <RAM_EN> in unit <SRAM> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <SRAM> analyzed. Unit <SRAM> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <SRAM>.
    Related source file is "E:/ISEProject/SRAM/SRAM.vhd".
    Found finite state machine <FSM_0> for signal <status>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 18                                             |
    | Inputs             | 2                                              |
    | Outputs            | 11                                             |
    | Clock              | clk                       (falling_edge)       |
    | Clock enable       | rst                       (positive)           |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 18-bit register for signal <addr>.
    Found 16-bit tristate buffer for signal <data>.
    Found 1-bit register for signal <RAM_OE>.
    Found 1-bit register for signal <RAM_RW>.
    Found 16-bit register for signal <led>.
    Found 18-bit up counter for signal <cnt>.
    Found 7-bit register for signal <count>.
    Found 7-bit adder for signal <count$addsub0000>.
    Found 16-bit register for signal <Mtridata_data> created at line 57.
    Found 1-bit register for signal <Mtrien_data> created at line 57.
    Found 18-bit up counter for signal <tmp_addr>.
    Found 16-bit up counter for signal <tmp_data>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 Counter(s).
	inferred  60 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  16 Tristate(s).
Unit <SRAM> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 7-bit adder                                           : 1
# Counters                                             : 3
 16-bit up counter                                     : 1
 18-bit up counter                                     : 2
# Registers                                            : 7
 1-bit register                                        : 3
 16-bit register                                       : 2
 18-bit register                                       : 1
 7-bit register                                        : 1
# Tristates                                            : 1
 16-bit tristate buffer                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <status/FSM> on signal <status[1:6]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 000001
 001   | 000100
 010   | 001000
 011   | 000010
 100   | 010000
 101   | 100000
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 1
 7-bit adder                                           : 1
# Counters                                             : 3
 16-bit up counter                                     : 1
 18-bit up counter                                     : 2
# Registers                                            : 60
 Flip-Flops                                            : 60

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <SRAM> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SRAM, actual ratio is 1.
FlipFlop status_FSM_FFd1 has been replicated 2 time(s)
FlipFlop status_FSM_FFd3 has been replicated 2 time(s)
FlipFlop status_FSM_FFd4 has been replicated 1 time(s)
FlipFlop status_FSM_FFd6 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 124
 Flip-Flops                                            : 124

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : SRAM.ngr
Top Level Output File Name         : SRAM
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 71

Cell Usage :
# BELS                             : 363
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 17
#      LUT2                        : 18
#      LUT2_D                      : 3
#      LUT2_L                      : 13
#      LUT3                        : 98
#      LUT3_D                      : 1
#      LUT3_L                      : 7
#      LUT4                        : 55
#      LUT4_D                      : 6
#      LUT4_L                      : 30
#      MUXCY                       : 49
#      MUXF5                       : 6
#      VCC                         : 1
#      XORCY                       : 52
# FlipFlops/Latches                : 124
#      FDC_1                       : 18
#      FDCE_1                      : 17
#      FDE                         : 52
#      FDE_1                       : 37
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 70
#      IBUF                        : 17
#      IOBUF                       : 16
#      OBUF                        : 37
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                      129  out of   8672     1%  
 Number of Slice Flip Flops:            124  out of  17344     0%  
 Number of 4 input LUTs:                254  out of  17344     1%  
 Number of IOs:                          71
 Number of bonded IOBs:                  71  out of    250    28%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 124   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst_inv(rst_inv1_INV_0:O)          | NONE(Mtridata_data_0)  | 35    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.272ns (Maximum Frequency: 137.514MHz)
   Minimum input arrival time before clock: 5.790ns
   Maximum output required time after clock: 4.897ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.272ns (frequency: 137.514MHz)
  Total number of paths / destination ports: 3446 / 193
-------------------------------------------------------------------------
Delay:               7.272ns (Levels of Logic = 4)
  Source:            count_2 (FF)
  Destination:       cnt_16 (FF)
  Source Clock:      clk falling
  Destination Clock: clk falling

  Data Path: count_2 to cnt_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           13   0.591   1.018  count_2 (count_2)
     LUT3:I2->O            1   0.704   0.455  count_mux0000<6>_SW0 (N206)
     LUT4:I2->O           11   0.704   0.937  count_mux0000<6> (count_mux0000<6>)
     LUT4_D:I3->O         18   0.704   1.147  Mcount_cnt_eqn_01 (N0)
     LUT2:I1->O            1   0.704   0.000  Mcount_cnt_eqn_161 (Mcount_cnt_eqn_16)
     FDE:D                     0.308          cnt_16
    ----------------------------------------
    Total                      7.272ns (3.715ns logic, 3.557ns route)
                                       (51.1% logic, 48.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 447 / 155
-------------------------------------------------------------------------
Offset:              5.790ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       tmp_data_0 (FF)
  Destination Clock: clk falling

  Data Path: rst to tmp_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            41   1.218   1.440  rst_IBUF (rst_IBUF)
     LUT2_L:I0->LO         1   0.704   0.135  tmp_data_and0000_SW0 (N69)
     LUT4:I2->O           16   0.704   1.034  tmp_data_and0000 (tmp_data_and0000)
     FDE:CE                    0.555          tmp_data_0
    ----------------------------------------
    Total                      5.790ns (3.181ns logic, 2.609ns route)
                                       (54.9% logic, 45.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 68 / 52
-------------------------------------------------------------------------
Offset:              4.897ns (Levels of Logic = 1)
  Source:            Mtrien_data (FF)
  Destination:       data<15> (PAD)
  Source Clock:      clk falling

  Data Path: Mtrien_data to data<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q          16   0.591   1.034  Mtrien_data (Mtrien_data)
     IOBUF:T->IO               3.272          data_15_IOBUF (data<15>)
    ----------------------------------------
    Total                      4.897ns (3.863ns logic, 1.034ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.48 secs
 
--> 

Total memory usage is 277356 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

