#
# Accelerated Concepts Dial Capture Device jtag support
#
source [find interface/jtagkey.cfg]

reset_config trst_and_srst
jtag_rclk 3000

source [find target/imx25.cfg]

#
# GPIO LED pins
#
proc led-init { } {
	# Set up the iomux pins first
	mww 0x43fac1b4 0x5
	mww 0x43fac1b8 0x5
	mww 0x43fac1bc 0x5

	# Set up the GPIO LED pins as outputs
	mww 0x53fa4004 0x7
}

proc led-on { } {
	mww 0x53fa4000 0x0
}

proc led-off { } {
	mww 0x53fa4000 0x7
}

#
# Clocking init and gating
#
proc clk-init { } {
	mww 0x53f80008 0x20034000
	mww 0x53f8000c 0x1fffffff
	mww 0x53f80010 0xffffffff
	mww 0x53f80014 0xfdfff
}

#
# UART init and use. The dcd board uses UART2 has serial console.
#
proc uart-init { } {
	# Set up the iomux pins for UART2
	mww 0x43fac180 0x0
	mww 0x43fac184 0x0
	mww 0x43fac378 0x000001c0
	mww 0x43fac37c 0x00000040

	# Disable and reset UART2
	mww 0x43f94080 0x00000000
	mww 0x43f94084 0x00000000

	# UART baud rate generation clocking
	mww 0x43f940a4 0x0000000f
	mww 0x43f940a8 0x0000000f

	# Initialize UART2 registers
	mww 0x43f94090 0x00000200

	mww 0x43f9408c 0x00008000
	mww 0x43f94088 0x00000704
	mww 0x43f94084 0x00004027
	mww 0x43f94080 0x00000001
}

proc uart-tx { ch } {
	mww 0x43f94040 $ch
}

#
# DDR2 RAM initialization
#
proc ram-init { } {
	mww 0xB8001004 0x0076E83A
	mww 0xB8001010 0x00000204
	mww 0xB8001000 0x92210000
	mww 0x80000f00 0x12344321
	mww 0xB8001000 0xB2210000
	mwb 0x82000000 0xda
	mwb 0x83000000 0xda
	mwb 0x81000400 0xda
	mwb 0x80000333 0xda

	mww 0xB8001000 0x92210000
	mwb 0x80000400 0x12345678

	mww 0xB8001000 0xA2210000
	mww 0x80000000 0x87654321
	mww 0x80000000 0x87654321

	mww 0xB8001000 0xB2210000
	mwb 0x80000233 0xda
	mwb 0x81000780 0xda
	mwb 0x81000400 0xda
	mww 0xB8001000 0x82216080
	mww 0x43FAC454 0x00001000

	mww 0x53F80008 0x20034000
}

#
# Watchdog init/disable
#
proc wdog-init { } {
	mwh 0x53fdc000 0xb4ba
}

#
# FEC hardware ping setup
#
proc fec-init { } {
	# Set up the iomux pins for the FEC interface
	mww 0x43fac1c8 0x0
	mww 0x43fac1cc 0x0
	mww 0x43fac1d0 0x0
	mww 0x43fac1d4 0x0
	mww 0x43fac1d8 0x0
	mww 0x43fac1dc 0x0
	mww 0x43fac1e0 0x0
	mww 0x43fac1e4 0x0
	mww 0x43fac1e8 0x0
}

#
# SPI muxing init
#
proc spi-init { } {
	mww 0x43fac164 0x5
}

#
# PCLK for SLIC init
#
proc slic-init { } {
	# AUDMUX setup
	mww 0x43fb0000 0x00000800
	mww 0x43fb0004 0x00004000
	mww 0x43fb0010 0x84000800
	mww 0x43fb0014 0x00000000

	# SSI0 setup
	mww 0x5003405c 0x00000300
	mww 0x50034034 0x00000000
	mww 0x50034024 0x0000e31f
	mww 0x50034028 0x0000e31f
	mww 0x5003401c 0x00000062
	mww 0x50034020 0x00000002
	mww 0x50034010 0x00000007
}

#
# uboot load and execute
#
proc boot-load { } {
	wdog-init
	clk-init
	uart-init
	fec-init
	ram-init
	spi-init
	reg cpsr 0xd3
	load_image boot/u-boot/u-boot
	reg pc 0x80200000
}

