/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_26z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = in_data[12] ^ celloutsig_0_18z;
  assign celloutsig_1_6z = celloutsig_1_1z ^ celloutsig_1_2z[12];
  assign celloutsig_1_19z = celloutsig_1_4z[5] ^ celloutsig_1_14z;
  assign celloutsig_0_12z = celloutsig_0_1z ^ in_data[86];
  assign celloutsig_0_21z = celloutsig_0_11z[2] ^ celloutsig_0_9z[2];
  assign celloutsig_1_3z = { celloutsig_1_2z[1], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } & celloutsig_1_2z[11:8];
  assign celloutsig_1_4z = { celloutsig_1_3z[3:1], celloutsig_1_3z, celloutsig_1_1z } & celloutsig_1_2z[8:1];
  assign celloutsig_0_11z = { in_data[37], celloutsig_0_4z, celloutsig_0_1z } & { celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_2z = in_data[90:82] & { in_data[81:77], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_26z = { celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_18z } & in_data[11:9];
  assign celloutsig_1_2z = { in_data[157:145], celloutsig_1_1z } % { 1'h1, in_data[187:175] };
  assign celloutsig_0_8z = { in_data[71:62], celloutsig_0_3z } % { 1'h1, celloutsig_0_2z[7:1], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_9z = { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z } % { 1'h1, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_1z = in_data[161] !== celloutsig_1_0z;
  assign celloutsig_1_5z = { in_data[187:185], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z } !== { celloutsig_1_2z[13:4], celloutsig_1_3z };
  assign celloutsig_0_5z = in_data[77:50] !== { in_data[92:83], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_18z = { celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_8z } !== { celloutsig_1_4z[5:4], celloutsig_1_3z };
  assign celloutsig_0_7z = { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z } !== { in_data[25:23], celloutsig_0_6z };
  assign celloutsig_0_13z = { celloutsig_0_8z[7:3], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_7z } !== { celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_18z = { celloutsig_0_2z[4:2], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_12z } !== { celloutsig_0_6z[5:1], celloutsig_0_13z };
  assign celloutsig_0_3z = { celloutsig_0_2z[6:4], celloutsig_0_1z } !== in_data[19:16];
  assign celloutsig_0_36z = ~^ { celloutsig_0_26z[2], celloutsig_0_11z };
  assign celloutsig_0_4z = ~^ { celloutsig_0_2z[8:5], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_0z = ~^ in_data[187:185];
  assign celloutsig_1_12z = ~^ celloutsig_1_2z[9:1];
  assign celloutsig_0_0z = ^ in_data[39:26];
  assign celloutsig_1_7z = ^ { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_8z = ^ { in_data[123:119], celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_1_14z = ^ celloutsig_1_2z[13:2];
  assign celloutsig_0_10z = ^ { in_data[27:24], celloutsig_0_1z };
  assign celloutsig_0_1z = ^ in_data[84:77];
  always_latch
    if (clkin_data[32]) celloutsig_0_6z = 6'h00;
    else if (celloutsig_1_19z) celloutsig_0_6z = { celloutsig_0_2z[8], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
