# Top Level Design Parameters

# Clocks

create_clock -name {OUT_CLK_n} -period 3.333000 -waveform {0.000000 1.667000} OUT_CLK_n
create_clock -name {BCO_CLK_n} -period 33.333000 -waveform {0.000000 16.667000} BCO_CLK_n

# False Paths Between Clocks


# False Path Constraints


# Maximum Delay Constraints


# Multicycle Constraints


# Virtual Clocks
# Output Load Constraints
# Driving Cell Constraints
# Wire Loads
# set_wire_load_mode top

# Other Constraints
