Timing Analyzer report for PixelPusherTEST
Wed Jan 22 08:57:46 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'ppl|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'ppl|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'ppl|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'ppl|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'ppl|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'ppl|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; PixelPusherTEST                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; clk_in                                          ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                   ; { clk_in }                                          ;
; ppl|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 5.000  ; 200.0 MHz ; 0.000 ; 2.500  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clk_in ; ppl|altpll_component|auto_generated|pll1|inclk[0] ; { ppl|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                              ;
+------------+-----------------+-------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note                                           ;
+------------+-----------------+-------------------------------------------------+------------------------------------------------+
; 511.77 MHz ; 437.64 MHz      ; ppl|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; ppl|altpll_component|auto_generated|pll1|clk[0] ; 3.046 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; ppl|altpll_component|auto_generated|pll1|clk[0] ; 2.209 ; 0.000         ;
; clk_in                                          ; 9.819 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ppl|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                       ;
+-------+------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 3.046 ; clk_div:clks|count2[0] ; clk_div:clks|count2[5] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 1.872      ;
; 3.056 ; clk_div:clks|count2[1] ; clk_div:clks|count2[4] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 1.862      ;
; 3.075 ; clk_div:clks|count2[1] ; clk_div:clks|count2[5] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 1.843      ;
; 3.081 ; clk_div:clks|count2[3] ; clk_div:clks|count2[5] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 1.837      ;
; 3.081 ; clk_div:clks|count2[3] ; clk_div:clks|count2[3] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 1.837      ;
; 3.081 ; clk_div:clks|count2[3] ; clk_div:clks|count2[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 1.837      ;
; 3.081 ; clk_div:clks|count2[3] ; clk_div:clks|count2[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 1.837      ;
; 3.081 ; clk_div:clks|count2[3] ; clk_div:clks|count2[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 1.837      ;
; 3.081 ; clk_div:clks|count2[3] ; clk_div:clks|count2[4] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 1.837      ;
; 3.119 ; clk_div:clks|count2[4] ; clk_div:clks|count2[5] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 1.799      ;
; 3.119 ; clk_div:clks|count2[4] ; clk_div:clks|count2[3] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 1.799      ;
; 3.119 ; clk_div:clks|count2[4] ; clk_div:clks|count2[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 1.799      ;
; 3.119 ; clk_div:clks|count2[4] ; clk_div:clks|count2[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 1.799      ;
; 3.119 ; clk_div:clks|count2[4] ; clk_div:clks|count2[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 1.799      ;
; 3.119 ; clk_div:clks|count2[4] ; clk_div:clks|count2[4] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 1.799      ;
; 3.138 ; clk_div:clks|count2[0] ; clk_div:clks|count2[4] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 1.780      ;
; 3.173 ; clk_div:clks|count2[2] ; clk_div:clks|count2[5] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 1.745      ;
; 3.178 ; clk_div:clks|count2[0] ; clk_div:clks|count2[3] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 1.740      ;
; 3.188 ; clk_div:clks|count2[1] ; clk_div:clks|count2[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 1.730      ;
; 3.207 ; clk_div:clks|count2[1] ; clk_div:clks|count2[3] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 1.711      ;
; 3.270 ; clk_div:clks|count2[0] ; clk_div:clks|count2[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 1.648      ;
; 3.275 ; clk_div:clks|count2[2] ; clk_div:clks|count2[4] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 1.643      ;
; 3.305 ; clk_div:clks|count2[2] ; clk_div:clks|count2[3] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 1.613      ;
; 3.310 ; clk_div:clks|count2[0] ; clk_div:clks|count2[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 1.608      ;
; 3.398 ; clk_div:clks|count2[5] ; clk_div:clks|count2[5] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 1.520      ;
; 3.398 ; clk_div:clks|count2[5] ; clk_div:clks|count2[3] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 1.520      ;
; 3.398 ; clk_div:clks|count2[5] ; clk_div:clks|count2[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 1.520      ;
; 3.398 ; clk_div:clks|count2[5] ; clk_div:clks|count2[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 1.520      ;
; 3.398 ; clk_div:clks|count2[5] ; clk_div:clks|count2[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 1.520      ;
; 3.398 ; clk_div:clks|count2[5] ; clk_div:clks|count2[4] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 1.520      ;
; 3.695 ; clk_div:clks|count2[3] ; clk_div:clks|clk_out2  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 1.223      ;
; 3.709 ; clk_div:clks|count1[0] ; clk_div:clks|clk_out1  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 1.208      ;
; 3.741 ; clk_div:clks|count1[0] ; clk_div:clks|count1[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 1.176      ;
; 3.770 ; clk_div:clks|count1[0] ; clk_div:clks|count1[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 1.147      ;
; 3.781 ; clk_div:clks|count2[0] ; clk_div:clks|count2[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 1.137      ;
; 3.788 ; clk_div:clks|count2[2] ; clk_div:clks|count2[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 1.130      ;
; 3.810 ; clk_div:clks|count2[1] ; clk_div:clks|count2[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 1.108      ;
; 3.818 ; clk_div:clks|count1[1] ; clk_div:clks|count1[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 1.099      ;
; 3.843 ; clk_div:clks|count1[1] ; clk_div:clks|clk_out1  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 1.074      ;
; 3.851 ; clk_div:clks|count2[4] ; clk_div:clks|clk_out2  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 1.067      ;
; 4.093 ; clk_div:clks|count1[1] ; clk_div:clks|count1[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 0.824      ;
; 4.098 ; clk_div:clks|count1[2] ; clk_div:clks|clk_out1  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 0.819      ;
; 4.099 ; clk_div:clks|count2[5] ; clk_div:clks|clk_out2  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 0.819      ;
; 4.099 ; clk_div:clks|count1[2] ; clk_div:clks|count1[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 0.818      ;
; 4.100 ; clk_div:clks|count1[2] ; clk_div:clks|count1[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 0.817      ;
; 4.152 ; clk_div:clks|clk_out1  ; clk_div:clks|clk_out1  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 0.765      ;
; 4.152 ; clk_div:clks|count1[1] ; clk_div:clks|count1[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 0.765      ;
; 4.152 ; clk_div:clks|count1[2] ; clk_div:clks|count1[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 0.765      ;
; 4.152 ; clk_div:clks|count1[0] ; clk_div:clks|count1[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 0.765      ;
; 4.153 ; clk_div:clks|clk_out2  ; clk_div:clks|clk_out2  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 0.765      ;
+-------+------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ppl|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                        ;
+-------+------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.402 ; clk_div:clks|clk_out1  ; clk_div:clks|clk_out1  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clk_div:clks|count1[2] ; clk_div:clks|count1[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clk_div:clks|count1[1] ; clk_div:clks|count1[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; clk_div:clks|clk_out2  ; clk_div:clks|clk_out2  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; clk_div:clks|count1[0] ; clk_div:clks|count1[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.434 ; clk_div:clks|count1[2] ; clk_div:clks|count1[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.701      ;
; 0.434 ; clk_div:clks|count1[2] ; clk_div:clks|count1[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.701      ;
; 0.435 ; clk_div:clks|count2[5] ; clk_div:clks|count2[5] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.701      ;
; 0.435 ; clk_div:clks|count1[2] ; clk_div:clks|clk_out1  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; clk_div:clks|count1[1] ; clk_div:clks|count1[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.702      ;
; 0.436 ; clk_div:clks|count2[5] ; clk_div:clks|clk_out2  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.702      ;
; 0.635 ; clk_div:clks|count2[1] ; clk_div:clks|count2[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.901      ;
; 0.641 ; clk_div:clks|count2[2] ; clk_div:clks|count2[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.907      ;
; 0.656 ; clk_div:clks|count2[0] ; clk_div:clks|count2[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; clk_div:clks|count2[4] ; clk_div:clks|count2[4] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
; 0.660 ; clk_div:clks|count2[3] ; clk_div:clks|count2[3] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.926      ;
; 0.665 ; clk_div:clks|count1[0] ; clk_div:clks|count1[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.932      ;
; 0.671 ; clk_div:clks|count1[1] ; clk_div:clks|clk_out1  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.938      ;
; 0.673 ; clk_div:clks|count2[4] ; clk_div:clks|clk_out2  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.939      ;
; 0.680 ; clk_div:clks|count1[1] ; clk_div:clks|count1[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.947      ;
; 0.723 ; clk_div:clks|count1[0] ; clk_div:clks|count1[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.990      ;
; 0.847 ; clk_div:clks|count1[0] ; clk_div:clks|clk_out1  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.114      ;
; 0.852 ; clk_div:clks|count2[3] ; clk_div:clks|clk_out2  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.118      ;
; 0.953 ; clk_div:clks|count2[1] ; clk_div:clks|count2[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.219      ;
; 0.964 ; clk_div:clks|count2[0] ; clk_div:clks|count2[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.230      ;
; 0.968 ; clk_div:clks|count2[2] ; clk_div:clks|count2[3] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.234      ;
; 0.969 ; clk_div:clks|count2[0] ; clk_div:clks|count2[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.235      ;
; 0.973 ; clk_div:clks|count2[2] ; clk_div:clks|count2[4] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.239      ;
; 0.977 ; clk_div:clks|count2[3] ; clk_div:clks|count2[4] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.243      ;
; 0.984 ; clk_div:clks|count2[4] ; clk_div:clks|count2[5] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.250      ;
; 1.074 ; clk_div:clks|count2[1] ; clk_div:clks|count2[3] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.340      ;
; 1.079 ; clk_div:clks|count2[1] ; clk_div:clks|count2[4] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.345      ;
; 1.090 ; clk_div:clks|count2[0] ; clk_div:clks|count2[3] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.356      ;
; 1.094 ; clk_div:clks|count2[2] ; clk_div:clks|count2[5] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.360      ;
; 1.095 ; clk_div:clks|count2[0] ; clk_div:clks|count2[4] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.361      ;
; 1.098 ; clk_div:clks|count2[3] ; clk_div:clks|count2[5] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.364      ;
; 1.153 ; clk_div:clks|count2[5] ; clk_div:clks|count2[3] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.153 ; clk_div:clks|count2[5] ; clk_div:clks|count2[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.153 ; clk_div:clks|count2[5] ; clk_div:clks|count2[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.153 ; clk_div:clks|count2[5] ; clk_div:clks|count2[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.153 ; clk_div:clks|count2[5] ; clk_div:clks|count2[4] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.200 ; clk_div:clks|count2[1] ; clk_div:clks|count2[5] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.466      ;
; 1.216 ; clk_div:clks|count2[0] ; clk_div:clks|count2[5] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.482      ;
; 1.363 ; clk_div:clks|count2[4] ; clk_div:clks|count2[3] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.629      ;
; 1.363 ; clk_div:clks|count2[4] ; clk_div:clks|count2[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.629      ;
; 1.363 ; clk_div:clks|count2[4] ; clk_div:clks|count2[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.629      ;
; 1.363 ; clk_div:clks|count2[4] ; clk_div:clks|count2[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.629      ;
; 1.457 ; clk_div:clks|count2[3] ; clk_div:clks|count2[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.723      ;
; 1.457 ; clk_div:clks|count2[3] ; clk_div:clks|count2[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.723      ;
; 1.457 ; clk_div:clks|count2[3] ; clk_div:clks|count2[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.723      ;
+-------+------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                               ;
+------------+-----------------+-------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note                                           ;
+------------+-----------------+-------------------------------------------------+------------------------------------------------+
; 568.83 MHz ; 437.64 MHz      ; ppl|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; ppl|altpll_component|auto_generated|pll1|clk[0] ; 3.242 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.354 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; ppl|altpll_component|auto_generated|pll1|clk[0] ; 2.210 ; 0.000         ;
; clk_in                                          ; 9.799 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ppl|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                        ;
+-------+------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 3.242 ; clk_div:clks|count2[0] ; clk_div:clks|count2[5] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.686      ;
; 3.252 ; clk_div:clks|count2[3] ; clk_div:clks|count2[5] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.676      ;
; 3.252 ; clk_div:clks|count2[3] ; clk_div:clks|count2[3] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.676      ;
; 3.252 ; clk_div:clks|count2[3] ; clk_div:clks|count2[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.676      ;
; 3.252 ; clk_div:clks|count2[3] ; clk_div:clks|count2[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.676      ;
; 3.252 ; clk_div:clks|count2[3] ; clk_div:clks|count2[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.676      ;
; 3.252 ; clk_div:clks|count2[3] ; clk_div:clks|count2[4] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.676      ;
; 3.261 ; clk_div:clks|count2[1] ; clk_div:clks|count2[4] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.667      ;
; 3.290 ; clk_div:clks|count2[4] ; clk_div:clks|count2[5] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.638      ;
; 3.290 ; clk_div:clks|count2[4] ; clk_div:clks|count2[3] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.638      ;
; 3.290 ; clk_div:clks|count2[4] ; clk_div:clks|count2[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.638      ;
; 3.290 ; clk_div:clks|count2[4] ; clk_div:clks|count2[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.638      ;
; 3.290 ; clk_div:clks|count2[4] ; clk_div:clks|count2[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.638      ;
; 3.290 ; clk_div:clks|count2[4] ; clk_div:clks|count2[4] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.638      ;
; 3.290 ; clk_div:clks|count2[1] ; clk_div:clks|count2[5] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.638      ;
; 3.331 ; clk_div:clks|count2[0] ; clk_div:clks|count2[4] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.597      ;
; 3.354 ; clk_div:clks|count2[2] ; clk_div:clks|count2[5] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.574      ;
; 3.358 ; clk_div:clks|count2[0] ; clk_div:clks|count2[3] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.570      ;
; 3.377 ; clk_div:clks|count2[1] ; clk_div:clks|count2[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.551      ;
; 3.406 ; clk_div:clks|count2[1] ; clk_div:clks|count2[3] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.522      ;
; 3.447 ; clk_div:clks|count2[0] ; clk_div:clks|count2[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.481      ;
; 3.452 ; clk_div:clks|count2[2] ; clk_div:clks|count2[4] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.476      ;
; 3.470 ; clk_div:clks|count2[2] ; clk_div:clks|count2[3] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.458      ;
; 3.474 ; clk_div:clks|count2[0] ; clk_div:clks|count2[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.454      ;
; 3.536 ; clk_div:clks|count2[5] ; clk_div:clks|count2[5] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.392      ;
; 3.536 ; clk_div:clks|count2[5] ; clk_div:clks|count2[3] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.392      ;
; 3.536 ; clk_div:clks|count2[5] ; clk_div:clks|count2[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.392      ;
; 3.536 ; clk_div:clks|count2[5] ; clk_div:clks|count2[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.392      ;
; 3.536 ; clk_div:clks|count2[5] ; clk_div:clks|count2[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.392      ;
; 3.536 ; clk_div:clks|count2[5] ; clk_div:clks|count2[4] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.392      ;
; 3.830 ; clk_div:clks|count2[3] ; clk_div:clks|clk_out2  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.098      ;
; 3.833 ; clk_div:clks|count1[0] ; clk_div:clks|clk_out1  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 1.094      ;
; 3.872 ; clk_div:clks|count1[0] ; clk_div:clks|count1[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 1.055      ;
; 3.890 ; clk_div:clks|count1[0] ; clk_div:clks|count1[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 1.037      ;
; 3.908 ; clk_div:clks|count2[0] ; clk_div:clks|count2[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.020      ;
; 3.913 ; clk_div:clks|count2[2] ; clk_div:clks|count2[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.015      ;
; 3.926 ; clk_div:clks|count2[1] ; clk_div:clks|count2[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 1.002      ;
; 3.936 ; clk_div:clks|count1[1] ; clk_div:clks|count1[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 0.991      ;
; 3.957 ; clk_div:clks|count1[1] ; clk_div:clks|clk_out1  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 0.970      ;
; 3.965 ; clk_div:clks|count2[4] ; clk_div:clks|clk_out2  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 0.963      ;
; 4.177 ; clk_div:clks|count1[1] ; clk_div:clks|count1[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 0.750      ;
; 4.184 ; clk_div:clks|count2[5] ; clk_div:clks|clk_out2  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 0.744      ;
; 4.184 ; clk_div:clks|count1[2] ; clk_div:clks|clk_out1  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 0.743      ;
; 4.184 ; clk_div:clks|count1[2] ; clk_div:clks|count1[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 0.743      ;
; 4.185 ; clk_div:clks|count1[2] ; clk_div:clks|count1[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 0.742      ;
; 4.244 ; clk_div:clks|clk_out1  ; clk_div:clks|clk_out1  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 0.683      ;
; 4.244 ; clk_div:clks|count1[1] ; clk_div:clks|count1[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 0.683      ;
; 4.244 ; clk_div:clks|count1[2] ; clk_div:clks|count1[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 0.683      ;
; 4.244 ; clk_div:clks|count1[0] ; clk_div:clks|count1[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 0.683      ;
; 4.245 ; clk_div:clks|clk_out2  ; clk_div:clks|clk_out2  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 0.683      ;
+-------+------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ppl|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                         ;
+-------+------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.354 ; clk_div:clks|clk_out1  ; clk_div:clks|clk_out1  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clk_div:clks|count1[2] ; clk_div:clks|count1[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clk_div:clks|count1[1] ; clk_div:clks|count1[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; clk_div:clks|clk_out2  ; clk_div:clks|clk_out2  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; clk_div:clks|count1[0] ; clk_div:clks|count1[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.393 ; clk_div:clks|count1[2] ; clk_div:clks|count1[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.636      ;
; 0.393 ; clk_div:clks|count1[2] ; clk_div:clks|count1[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.636      ;
; 0.394 ; clk_div:clks|count2[5] ; clk_div:clks|count2[5] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.636      ;
; 0.394 ; clk_div:clks|count1[2] ; clk_div:clks|clk_out1  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.637      ;
; 0.395 ; clk_div:clks|count2[5] ; clk_div:clks|clk_out2  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.637      ;
; 0.396 ; clk_div:clks|count1[1] ; clk_div:clks|count1[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.581 ; clk_div:clks|count2[1] ; clk_div:clks|count2[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.823      ;
; 0.587 ; clk_div:clks|count2[2] ; clk_div:clks|count2[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.829      ;
; 0.600 ; clk_div:clks|count2[4] ; clk_div:clks|count2[4] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.842      ;
; 0.601 ; clk_div:clks|count2[0] ; clk_div:clks|count2[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.843      ;
; 0.605 ; clk_div:clks|count2[3] ; clk_div:clks|count2[3] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.847      ;
; 0.609 ; clk_div:clks|count1[0] ; clk_div:clks|count1[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.852      ;
; 0.617 ; clk_div:clks|count1[1] ; clk_div:clks|clk_out1  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.860      ;
; 0.617 ; clk_div:clks|count2[4] ; clk_div:clks|clk_out2  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.859      ;
; 0.622 ; clk_div:clks|count1[1] ; clk_div:clks|count1[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.865      ;
; 0.659 ; clk_div:clks|count1[0] ; clk_div:clks|count1[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.902      ;
; 0.777 ; clk_div:clks|count1[0] ; clk_div:clks|clk_out1  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.020      ;
; 0.790 ; clk_div:clks|count2[3] ; clk_div:clks|clk_out2  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.032      ;
; 0.867 ; clk_div:clks|count2[1] ; clk_div:clks|count2[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.109      ;
; 0.870 ; clk_div:clks|count2[0] ; clk_div:clks|count2[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.112      ;
; 0.875 ; clk_div:clks|count2[2] ; clk_div:clks|count2[3] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.117      ;
; 0.881 ; clk_div:clks|count2[0] ; clk_div:clks|count2[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.123      ;
; 0.886 ; clk_div:clks|count2[2] ; clk_div:clks|count2[4] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.128      ;
; 0.888 ; clk_div:clks|count2[4] ; clk_div:clks|count2[5] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.130      ;
; 0.892 ; clk_div:clks|count2[3] ; clk_div:clks|count2[4] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.134      ;
; 0.966 ; clk_div:clks|count2[1] ; clk_div:clks|count2[3] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.208      ;
; 0.977 ; clk_div:clks|count2[1] ; clk_div:clks|count2[4] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.219      ;
; 0.980 ; clk_div:clks|count2[0] ; clk_div:clks|count2[3] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.222      ;
; 0.985 ; clk_div:clks|count2[2] ; clk_div:clks|count2[5] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.227      ;
; 0.991 ; clk_div:clks|count2[0] ; clk_div:clks|count2[4] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.233      ;
; 0.991 ; clk_div:clks|count2[3] ; clk_div:clks|count2[5] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.233      ;
; 1.067 ; clk_div:clks|count2[5] ; clk_div:clks|count2[3] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.309      ;
; 1.067 ; clk_div:clks|count2[5] ; clk_div:clks|count2[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.309      ;
; 1.067 ; clk_div:clks|count2[5] ; clk_div:clks|count2[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.309      ;
; 1.067 ; clk_div:clks|count2[5] ; clk_div:clks|count2[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.309      ;
; 1.067 ; clk_div:clks|count2[5] ; clk_div:clks|count2[4] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.309      ;
; 1.076 ; clk_div:clks|count2[1] ; clk_div:clks|count2[5] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.318      ;
; 1.090 ; clk_div:clks|count2[0] ; clk_div:clks|count2[5] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.332      ;
; 1.256 ; clk_div:clks|count2[4] ; clk_div:clks|count2[3] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.498      ;
; 1.256 ; clk_div:clks|count2[4] ; clk_div:clks|count2[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.498      ;
; 1.256 ; clk_div:clks|count2[4] ; clk_div:clks|count2[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.498      ;
; 1.256 ; clk_div:clks|count2[4] ; clk_div:clks|count2[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.498      ;
; 1.355 ; clk_div:clks|count2[3] ; clk_div:clks|count2[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.597      ;
; 1.355 ; clk_div:clks|count2[3] ; clk_div:clks|count2[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.597      ;
; 1.355 ; clk_div:clks|count2[3] ; clk_div:clks|count2[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.597      ;
+-------+------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; ppl|altpll_component|auto_generated|pll1|clk[0] ; 4.055 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.182 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; ppl|altpll_component|auto_generated|pll1|clk[0] ; 2.279 ; 0.000         ;
; clk_in                                          ; 9.400 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ppl|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                        ;
+-------+------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 4.055 ; clk_div:clks|count2[1] ; clk_div:clks|count2[5] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 0.892      ;
; 4.059 ; clk_div:clks|count2[1] ; clk_div:clks|count2[4] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 0.888      ;
; 4.065 ; clk_div:clks|count2[0] ; clk_div:clks|count2[5] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 0.882      ;
; 4.096 ; clk_div:clks|count2[3] ; clk_div:clks|count2[5] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 0.851      ;
; 4.096 ; clk_div:clks|count2[3] ; clk_div:clks|count2[3] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 0.851      ;
; 4.096 ; clk_div:clks|count2[3] ; clk_div:clks|count2[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 0.851      ;
; 4.096 ; clk_div:clks|count2[3] ; clk_div:clks|count2[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 0.851      ;
; 4.096 ; clk_div:clks|count2[3] ; clk_div:clks|count2[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 0.851      ;
; 4.096 ; clk_div:clks|count2[3] ; clk_div:clks|count2[4] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 0.851      ;
; 4.104 ; clk_div:clks|count2[0] ; clk_div:clks|count2[4] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 0.843      ;
; 4.112 ; clk_div:clks|count2[4] ; clk_div:clks|count2[5] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 0.835      ;
; 4.112 ; clk_div:clks|count2[4] ; clk_div:clks|count2[3] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 0.835      ;
; 4.112 ; clk_div:clks|count2[4] ; clk_div:clks|count2[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 0.835      ;
; 4.112 ; clk_div:clks|count2[4] ; clk_div:clks|count2[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 0.835      ;
; 4.112 ; clk_div:clks|count2[4] ; clk_div:clks|count2[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 0.835      ;
; 4.112 ; clk_div:clks|count2[4] ; clk_div:clks|count2[4] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 0.835      ;
; 4.123 ; clk_div:clks|count2[1] ; clk_div:clks|count2[3] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 0.824      ;
; 4.127 ; clk_div:clks|count2[1] ; clk_div:clks|count2[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 0.820      ;
; 4.133 ; clk_div:clks|count2[2] ; clk_div:clks|count2[5] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 0.814      ;
; 4.133 ; clk_div:clks|count2[0] ; clk_div:clks|count2[3] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 0.814      ;
; 4.170 ; clk_div:clks|count2[2] ; clk_div:clks|count2[4] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 0.777      ;
; 4.172 ; clk_div:clks|count2[0] ; clk_div:clks|count2[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 0.775      ;
; 4.201 ; clk_div:clks|count2[0] ; clk_div:clks|count2[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 0.746      ;
; 4.201 ; clk_div:clks|count2[2] ; clk_div:clks|count2[3] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 0.746      ;
; 4.252 ; clk_div:clks|count2[5] ; clk_div:clks|count2[5] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 0.695      ;
; 4.252 ; clk_div:clks|count2[5] ; clk_div:clks|count2[3] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 0.695      ;
; 4.252 ; clk_div:clks|count2[5] ; clk_div:clks|count2[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 0.695      ;
; 4.252 ; clk_div:clks|count2[5] ; clk_div:clks|count2[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 0.695      ;
; 4.252 ; clk_div:clks|count2[5] ; clk_div:clks|count2[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 0.695      ;
; 4.252 ; clk_div:clks|count2[5] ; clk_div:clks|count2[4] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 0.695      ;
; 4.358 ; clk_div:clks|count2[3] ; clk_div:clks|clk_out2  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 0.589      ;
; 4.365 ; clk_div:clks|count1[0] ; clk_div:clks|clk_out1  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.041     ; 0.581      ;
; 4.385 ; clk_div:clks|count1[0] ; clk_div:clks|count1[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.041     ; 0.561      ;
; 4.397 ; clk_div:clks|count1[0] ; clk_div:clks|count1[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.041     ; 0.549      ;
; 4.406 ; clk_div:clks|count2[2] ; clk_div:clks|count2[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 0.541      ;
; 4.407 ; clk_div:clks|count2[0] ; clk_div:clks|count2[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 0.540      ;
; 4.419 ; clk_div:clks|count2[1] ; clk_div:clks|count2[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 0.528      ;
; 4.423 ; clk_div:clks|count1[1] ; clk_div:clks|count1[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.041     ; 0.523      ;
; 4.435 ; clk_div:clks|count1[1] ; clk_div:clks|clk_out1  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.041     ; 0.511      ;
; 4.441 ; clk_div:clks|count2[4] ; clk_div:clks|clk_out2  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 0.506      ;
; 4.560 ; clk_div:clks|count1[1] ; clk_div:clks|count1[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.041     ; 0.386      ;
; 4.561 ; clk_div:clks|count1[2] ; clk_div:clks|clk_out1  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.041     ; 0.385      ;
; 4.562 ; clk_div:clks|count2[5] ; clk_div:clks|clk_out2  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 0.385      ;
; 4.567 ; clk_div:clks|count1[2] ; clk_div:clks|count1[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.041     ; 0.379      ;
; 4.567 ; clk_div:clks|count1[2] ; clk_div:clks|count1[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.041     ; 0.379      ;
; 4.587 ; clk_div:clks|clk_out1  ; clk_div:clks|clk_out1  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.041     ; 0.359      ;
; 4.587 ; clk_div:clks|count1[1] ; clk_div:clks|count1[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.041     ; 0.359      ;
; 4.587 ; clk_div:clks|count1[2] ; clk_div:clks|count1[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.041     ; 0.359      ;
; 4.587 ; clk_div:clks|count1[0] ; clk_div:clks|count1[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.041     ; 0.359      ;
; 4.588 ; clk_div:clks|clk_out2  ; clk_div:clks|clk_out2  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 0.359      ;
+-------+------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ppl|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                         ;
+-------+------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.182 ; clk_div:clks|clk_out1  ; clk_div:clks|clk_out1  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; clk_div:clks|count1[2] ; clk_div:clks|count1[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; clk_div:clks|count1[1] ; clk_div:clks|count1[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; clk_div:clks|clk_out2  ; clk_div:clks|clk_out2  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.189 ; clk_div:clks|count1[0] ; clk_div:clks|count1[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.197 ; clk_div:clks|count2[5] ; clk_div:clks|count2[5] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.321      ;
; 0.197 ; clk_div:clks|count1[2] ; clk_div:clks|clk_out1  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.322      ;
; 0.198 ; clk_div:clks|count1[1] ; clk_div:clks|count1[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.323      ;
; 0.198 ; clk_div:clks|count2[5] ; clk_div:clks|clk_out2  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.322      ;
; 0.200 ; clk_div:clks|count1[2] ; clk_div:clks|count1[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; clk_div:clks|count1[2] ; clk_div:clks|count1[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.290 ; clk_div:clks|count2[1] ; clk_div:clks|count2[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.414      ;
; 0.292 ; clk_div:clks|count2[2] ; clk_div:clks|count2[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.416      ;
; 0.300 ; clk_div:clks|count2[0] ; clk_div:clks|count2[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.424      ;
; 0.302 ; clk_div:clks|count2[3] ; clk_div:clks|count2[3] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; clk_div:clks|count2[4] ; clk_div:clks|count2[4] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.306 ; clk_div:clks|count1[1] ; clk_div:clks|clk_out1  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.431      ;
; 0.306 ; clk_div:clks|count1[0] ; clk_div:clks|count1[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.431      ;
; 0.307 ; clk_div:clks|count2[4] ; clk_div:clks|clk_out2  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.431      ;
; 0.310 ; clk_div:clks|count1[1] ; clk_div:clks|count1[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.435      ;
; 0.335 ; clk_div:clks|count1[0] ; clk_div:clks|count1[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.460      ;
; 0.378 ; clk_div:clks|count1[0] ; clk_div:clks|clk_out1  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.503      ;
; 0.381 ; clk_div:clks|count2[3] ; clk_div:clks|clk_out2  ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.505      ;
; 0.439 ; clk_div:clks|count2[1] ; clk_div:clks|count2[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.563      ;
; 0.449 ; clk_div:clks|count2[0] ; clk_div:clks|count2[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.573      ;
; 0.450 ; clk_div:clks|count2[2] ; clk_div:clks|count2[3] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.574      ;
; 0.451 ; clk_div:clks|count2[3] ; clk_div:clks|count2[4] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.575      ;
; 0.452 ; clk_div:clks|count2[0] ; clk_div:clks|count2[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.576      ;
; 0.453 ; clk_div:clks|count2[2] ; clk_div:clks|count2[4] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.577      ;
; 0.460 ; clk_div:clks|count2[4] ; clk_div:clks|count2[5] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.584      ;
; 0.502 ; clk_div:clks|count2[1] ; clk_div:clks|count2[3] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.626      ;
; 0.505 ; clk_div:clks|count2[1] ; clk_div:clks|count2[4] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.629      ;
; 0.511 ; clk_div:clks|count2[5] ; clk_div:clks|count2[3] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.635      ;
; 0.511 ; clk_div:clks|count2[5] ; clk_div:clks|count2[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.635      ;
; 0.511 ; clk_div:clks|count2[5] ; clk_div:clks|count2[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.635      ;
; 0.511 ; clk_div:clks|count2[5] ; clk_div:clks|count2[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.635      ;
; 0.511 ; clk_div:clks|count2[5] ; clk_div:clks|count2[4] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.635      ;
; 0.514 ; clk_div:clks|count2[3] ; clk_div:clks|count2[5] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.638      ;
; 0.515 ; clk_div:clks|count2[0] ; clk_div:clks|count2[3] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.639      ;
; 0.516 ; clk_div:clks|count2[2] ; clk_div:clks|count2[5] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.640      ;
; 0.518 ; clk_div:clks|count2[0] ; clk_div:clks|count2[4] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.642      ;
; 0.568 ; clk_div:clks|count2[1] ; clk_div:clks|count2[5] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.692      ;
; 0.581 ; clk_div:clks|count2[0] ; clk_div:clks|count2[5] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.705      ;
; 0.615 ; clk_div:clks|count2[4] ; clk_div:clks|count2[3] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.739      ;
; 0.615 ; clk_div:clks|count2[4] ; clk_div:clks|count2[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.739      ;
; 0.615 ; clk_div:clks|count2[4] ; clk_div:clks|count2[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.739      ;
; 0.615 ; clk_div:clks|count2[4] ; clk_div:clks|count2[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.739      ;
; 0.646 ; clk_div:clks|count2[3] ; clk_div:clks|count2[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.770      ;
; 0.646 ; clk_div:clks|count2[3] ; clk_div:clks|count2[1] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.770      ;
; 0.646 ; clk_div:clks|count2[3] ; clk_div:clks|count2[2] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.770      ;
+-------+------------------------+------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+--------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; 3.046 ; 0.182 ; N/A      ; N/A     ; 2.209               ;
;  clk_in                                          ; N/A   ; N/A   ; N/A      ; N/A     ; 9.400               ;
;  ppl|altpll_component|auto_generated|pll1|clk[0] ; 3.046 ; 0.182 ; N/A      ; N/A     ; 2.209               ;
; Design-wide TNS                                  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_in                                          ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  ppl|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; data_out      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sr_clk        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r_clk         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; ar                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_in                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data_out      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sr_clk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; r_clk         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data_out      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sr_clk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; r_clk         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data_out      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sr_clk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; r_clk         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 56       ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; 56       ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 11    ; 11   ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; clk_in                                          ; clk_in                                          ; Base      ; Constrained ;
; ppl|altpll_component|auto_generated|pll1|clk[0] ; ppl|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ar         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; r_clk       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sr_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ar         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; r_clk       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sr_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Jan 22 08:57:44 2020
Info: Command: quartus_sta PixelPusherTEST -c PixelPusherTEST
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'PixelPusherTEST.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_in clk_in
    Info (332110): create_generated_clock -source {ppl|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {ppl|altpll_component|auto_generated|pll1|clk[0]} {ppl|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 3.046
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.046               0.000 ppl|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 ppl|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.209
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.209               0.000 ppl|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.819               0.000 clk_in 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.242
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.242               0.000 ppl|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.354               0.000 ppl|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.210               0.000 ppl|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.799               0.000 clk_in 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.055
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.055               0.000 ppl|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.182
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.182               0.000 ppl|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.279
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.279               0.000 ppl|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.400               0.000 clk_in 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4866 megabytes
    Info: Processing ended: Wed Jan 22 08:57:46 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


