/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Nov 18 01:21:29 2009
 *                 MD5 Checksum         8e4822e2d8c445f841e653dc06da5e41
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_SDS_INTR2_0_H__
#define BCHP_SDS_INTR2_0_H__

/***************************************************************************
 *SDS_INTR2_0 - SDS L2 Interrupt Control Registers set 0
 ***************************************************************************/
#define BCHP_SDS_INTR2_0_CPU_STATUS              0x01100c00 /* CPU interrupt Status Register */
#define BCHP_SDS_INTR2_0_CPU_SET                 0x01100c04 /* CPU interrupt Set Register */
#define BCHP_SDS_INTR2_0_CPU_CLEAR               0x01100c08 /* CPU interrupt Clear Register */
#define BCHP_SDS_INTR2_0_CPU_MASK_STATUS         0x01100c0c /* CPU interrupt Mask Status Register */
#define BCHP_SDS_INTR2_0_CPU_MASK_SET            0x01100c10 /* CPU interrupt Mask Set Register */
#define BCHP_SDS_INTR2_0_CPU_MASK_CLEAR          0x01100c14 /* CPU interrupt Mask Clear Register */
#define BCHP_SDS_INTR2_0_PCI_STATUS              0x01100c18 /* PCI interrupt Status Register */
#define BCHP_SDS_INTR2_0_PCI_SET                 0x01100c1c /* PCI interrupt Set Register */
#define BCHP_SDS_INTR2_0_PCI_CLEAR               0x01100c20 /* PCI interrupt Clear Register */
#define BCHP_SDS_INTR2_0_PCI_MASK_STATUS         0x01100c24 /* PCI interrupt Mask Status Register */
#define BCHP_SDS_INTR2_0_PCI_MASK_SET            0x01100c28 /* PCI interrupt Mask Set Register */
#define BCHP_SDS_INTR2_0_PCI_MASK_CLEAR          0x01100c2c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* SDS_INTR2_0 :: CPU_STATUS :: status [31:00] */
#define BCHP_SDS_INTR2_0_CPU_STATUS_status_MASK                    0xffffffff
#define BCHP_SDS_INTR2_0_CPU_STATUS_status_SHIFT                   0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* SDS_INTR2_0 :: CPU_SET :: status [31:00] */
#define BCHP_SDS_INTR2_0_CPU_SET_status_MASK                       0xffffffff
#define BCHP_SDS_INTR2_0_CPU_SET_status_SHIFT                      0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* SDS_INTR2_0 :: CPU_CLEAR :: status [31:00] */
#define BCHP_SDS_INTR2_0_CPU_CLEAR_status_MASK                     0xffffffff
#define BCHP_SDS_INTR2_0_CPU_CLEAR_status_SHIFT                    0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* SDS_INTR2_0 :: CPU_MASK_STATUS :: mask [31:00] */
#define BCHP_SDS_INTR2_0_CPU_MASK_STATUS_mask_MASK                 0xffffffff
#define BCHP_SDS_INTR2_0_CPU_MASK_STATUS_mask_SHIFT                0

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* SDS_INTR2_0 :: CPU_MASK_SET :: mask [31:00] */
#define BCHP_SDS_INTR2_0_CPU_MASK_SET_mask_MASK                    0xffffffff
#define BCHP_SDS_INTR2_0_CPU_MASK_SET_mask_SHIFT                   0

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* SDS_INTR2_0 :: CPU_MASK_CLEAR :: mask [31:00] */
#define BCHP_SDS_INTR2_0_CPU_MASK_CLEAR_mask_MASK                  0xffffffff
#define BCHP_SDS_INTR2_0_CPU_MASK_CLEAR_mask_SHIFT                 0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* SDS_INTR2_0 :: PCI_STATUS :: status [31:00] */
#define BCHP_SDS_INTR2_0_PCI_STATUS_status_MASK                    0xffffffff
#define BCHP_SDS_INTR2_0_PCI_STATUS_status_SHIFT                   0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* SDS_INTR2_0 :: PCI_SET :: status [31:00] */
#define BCHP_SDS_INTR2_0_PCI_SET_status_MASK                       0xffffffff
#define BCHP_SDS_INTR2_0_PCI_SET_status_SHIFT                      0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* SDS_INTR2_0 :: PCI_CLEAR :: status [31:00] */
#define BCHP_SDS_INTR2_0_PCI_CLEAR_status_MASK                     0xffffffff
#define BCHP_SDS_INTR2_0_PCI_CLEAR_status_SHIFT                    0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* SDS_INTR2_0 :: PCI_MASK_STATUS :: mask [31:00] */
#define BCHP_SDS_INTR2_0_PCI_MASK_STATUS_mask_MASK                 0xffffffff
#define BCHP_SDS_INTR2_0_PCI_MASK_STATUS_mask_SHIFT                0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* SDS_INTR2_0 :: PCI_MASK_SET :: mask [31:00] */
#define BCHP_SDS_INTR2_0_PCI_MASK_SET_mask_MASK                    0xffffffff
#define BCHP_SDS_INTR2_0_PCI_MASK_SET_mask_SHIFT                   0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* SDS_INTR2_0 :: PCI_MASK_CLEAR :: mask [31:00] */
#define BCHP_SDS_INTR2_0_PCI_MASK_CLEAR_mask_MASK                  0xffffffff
#define BCHP_SDS_INTR2_0_PCI_MASK_CLEAR_mask_SHIFT                 0

#endif /* #ifndef BCHP_SDS_INTR2_0_H__ */

/* End of File */
