#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jun  6 13:31:45 2018
# Process ID: 8388
# Current directory: C:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.runs/design_1_MinerCoprocessor_0_0_synth_1
# Command line: vivado.exe -log design_1_MinerCoprocessor_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_MinerCoprocessor_0_0.tcl
# Log file: C:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.runs/design_1_MinerCoprocessor_0_0_synth_1/design_1_MinerCoprocessor_0_0.vds
# Journal file: C:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.runs/design_1_MinerCoprocessor_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_MinerCoprocessor_0_0.tcl -notrace
Command: synth_design -top design_1_MinerCoprocessor_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7244 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 361.270 ; gain = 103.746
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_MinerCoprocessor_0_0' [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ip/design_1_MinerCoprocessor_0_0/synth/design_1_MinerCoprocessor_0_0.vhd:75]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter HASH_LENGTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'MinerCoprocessor_v1_0' declared at 'c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/da11/hdl/MinerCoprocessor_v1_0.vhd:5' bound to instance 'U0' of component 'MinerCoprocessor_v1_0' [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ip/design_1_MinerCoprocessor_0_0/synth/design_1_MinerCoprocessor_0_0.vhd:131]
INFO: [Synth 8-638] synthesizing module 'MinerCoprocessor_v1_0' [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/da11/hdl/MinerCoprocessor_v1_0.vhd:46]
	Parameter HASH_LENGTH bound to: 256 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter BLOCKCHAIN_BLOCK_HEADER_LENGTH bound to: 640 - type: integer 
	Parameter HASH_BLOCK_LENGTH bound to: 512 - type: integer 
	Parameter NONCE_LENGTH bound to: 32 - type: integer 
	Parameter HASH_LENGTH bound to: 256 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MinerCoprocessor_v1_0_S00_AXIS' declared at 'c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/da11/hdl/MinerCoprocessor_v1_0_S00_AXIS.vhd:6' bound to instance 'MinerCoprocessor_v1_0_S00_AXIS_inst' of component 'MinerCoprocessor_v1_0_S00_AXIS' [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/da11/hdl/MinerCoprocessor_v1_0.vhd:105]
INFO: [Synth 8-638] synthesizing module 'MinerCoprocessor_v1_0_S00_AXIS' [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/da11/hdl/MinerCoprocessor_v1_0_S00_AXIS.vhd:47]
	Parameter BLOCKCHAIN_BLOCK_HEADER_LENGTH bound to: 640 - type: integer 
	Parameter HASH_BLOCK_LENGTH bound to: 512 - type: integer 
	Parameter MASK_MAX_BITS bound to: 32 - type: integer 
	Parameter NONCE_LENGTH bound to: 32 - type: integer 
	Parameter HASH_LENGTH bound to: 256 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SHA256' [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/da11/src/SHA256.vhd:21]
	Parameter INPUT_MESSAGE_LENGTH bound to: 640 - type: integer 
	Parameter HASH_LENGTH bound to: 256 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element T1_reg was removed.  [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/da11/src/SHA256.vhd:79]
WARNING: [Synth 8-6014] Unused sequential element T2_reg was removed.  [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/da11/src/SHA256.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'SHA256' (1#1) [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/da11/src/SHA256.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'MinerCoprocessor_v1_0_S00_AXIS' (2#1) [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/da11/hdl/MinerCoprocessor_v1_0_S00_AXIS.vhd:47]
	Parameter HASH_LENGTH bound to: 256 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MinerCoprocessor_v1_0_M00_AXIS' declared at 'c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/da11/hdl/MinerCoprocessor_v1_0_M00_AXIS.vhd:5' bound to instance 'MinerCoprocessor_v1_0_M00_AXIS_inst' of component 'MinerCoprocessor_v1_0_M00_AXIS' [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/da11/hdl/MinerCoprocessor_v1_0.vhd:128]
INFO: [Synth 8-638] synthesizing module 'MinerCoprocessor_v1_0_M00_AXIS' [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/da11/hdl/MinerCoprocessor_v1_0_M00_AXIS.vhd:44]
	Parameter HASH_LENGTH bound to: 256 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MinerCoprocessor_v1_0_M00_AXIS' (3#1) [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/da11/hdl/MinerCoprocessor_v1_0_M00_AXIS.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'MinerCoprocessor_v1_0' (4#1) [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/da11/hdl/MinerCoprocessor_v1_0.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'design_1_MinerCoprocessor_0_0' (5#1) [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ip/design_1_MinerCoprocessor_0_0/synth/design_1_MinerCoprocessor_0_0.vhd:75]
WARNING: [Synth 8-3331] design MinerCoprocessor_v1_0_M00_AXIS has unconnected port nonce[31]
WARNING: [Synth 8-3331] design MinerCoprocessor_v1_0_M00_AXIS has unconnected port M_AXIS_ARESETN
WARNING: [Synth 8-3331] design MinerCoprocessor_v1_0_S00_AXIS has unconnected port readEnable
WARNING: [Synth 8-3331] design MinerCoprocessor_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design MinerCoprocessor_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design MinerCoprocessor_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design MinerCoprocessor_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design MinerCoprocessor_v1_0_S00_AXIS has unconnected port S_AXIS_TLAST
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 413.656 ; gain = 156.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 413.656 ; gain = 156.133
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.206 . Memory (MB): peak = 765.496 ; gain = 1.152
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 765.496 ; gain = 507.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 765.496 ; gain = 507.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 765.496 ; gain = 507.973
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element t_reg_rep was removed.  [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/da11/src/SHA256.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element hashIt_reg_rep was removed.  [c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ipshared/da11/src/SHA256.vhd:51]
INFO: [Synth 8-5545] ROM "s_POWready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_enable" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_update" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_hashOriginalInputWord" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_dataOut" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_nonce" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_allSent" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:05 ; elapsed = 00:01:14 . Memory (MB): peak = 765.496 ; gain = 507.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |SHA256__GB0                         |           1|     34285|
|2     |SHA256__GB1                         |           1|       728|
|3     |SHA256__GB2                         |           1|       432|
|4     |SHA256__GB3                         |           1|      1182|
|5     |SHA256__GB4                         |           1|       405|
|6     |SHA256__GB5                         |           1|      1112|
|7     |SHA256__GB6                         |           1|       677|
|8     |SHA256__GB7                         |           1|      1792|
|9     |MinerCoprocessor_v1_0_S00_AXIS__GC0 |           1|     34486|
|10    |MinerCoprocessor_v1_0_M00_AXIS      |           1|     19723|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 20    
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input     32 Bit         XORs := 5     
+---Registers : 
	              640 Bit    Registers := 1     
	              512 Bit    Registers := 2     
	              256 Bit    Registers := 3     
	               32 Bit    Registers := 17    
	                1 Bit    Registers := 10    
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    640 Bit        Muxes := 4     
	   2 Input    512 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 25    
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SHA256 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 16    
	   5 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input     32 Bit         XORs := 5     
+---Registers : 
	              512 Bit    Registers := 2     
	              256 Bit    Registers := 2     
	               32 Bit    Registers := 12    
	                1 Bit    Registers := 5     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 16    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module MinerCoprocessor_v1_0_S00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	              640 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    640 Bit        Muxes := 4     
	   2 Input    256 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 10    
Module MinerCoprocessor_v1_0_M00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "s_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_enable" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_POWready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_dataOut" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_nonce" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_update" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_hashOriginalInputWord" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_allSent" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design design_1_MinerCoprocessor_0_0 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design design_1_MinerCoprocessor_0_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design design_1_MinerCoprocessor_0_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design design_1_MinerCoprocessor_0_0 has unconnected port s00_axis_tstrb[0]
WARNING: [Synth 8-3331] design design_1_MinerCoprocessor_0_0 has unconnected port s00_axis_tlast
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_0/t_reg_rep[0]' (FDCE) to 'sha25_pipelinei_0/t_reg[0]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_0/t_reg_rep[1]' (FDCE) to 'sha25_pipelinei_0/t_reg[1]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_0/t_reg_rep[2]' (FDCE) to 'sha25_pipelinei_0/t_reg[2]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_0/t_reg_rep[3]' (FDCE) to 'sha25_pipelinei_0/t_reg[3]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_0/t_reg_rep[4]' (FDCE) to 'sha25_pipelinei_0/t_reg[4]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_0/t_reg_rep[5]' (FDCE) to 'sha25_pipelinei_0/t_reg[5]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_2/N_reg[0]' (FDCE) to 'sha25_pipelinei_2/N_reg[31]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_2/N_reg[2]' (FDCE) to 'sha25_pipelinei_2/N_reg[31]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_2/N_reg[3]' (FDCE) to 'sha25_pipelinei_2/N_reg[31]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_2/N_reg[4]' (FDCE) to 'sha25_pipelinei_2/N_reg[31]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_2/N_reg[5]' (FDCE) to 'sha25_pipelinei_2/N_reg[31]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_2/N_reg[6]' (FDCE) to 'sha25_pipelinei_2/N_reg[31]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_2/N_reg[7]' (FDCE) to 'sha25_pipelinei_2/N_reg[31]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_2/N_reg[8]' (FDCE) to 'sha25_pipelinei_2/N_reg[31]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_2/N_reg[9]' (FDCE) to 'sha25_pipelinei_2/N_reg[31]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_2/N_reg[10]' (FDCE) to 'sha25_pipelinei_2/N_reg[31]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_2/N_reg[11]' (FDCE) to 'sha25_pipelinei_2/N_reg[31]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_2/N_reg[12]' (FDCE) to 'sha25_pipelinei_2/N_reg[31]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_2/N_reg[13]' (FDCE) to 'sha25_pipelinei_2/N_reg[31]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_2/N_reg[14]' (FDCE) to 'sha25_pipelinei_2/N_reg[31]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_2/N_reg[15]' (FDCE) to 'sha25_pipelinei_2/N_reg[31]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_2/N_reg[16]' (FDCE) to 'sha25_pipelinei_2/N_reg[31]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_2/N_reg[17]' (FDCE) to 'sha25_pipelinei_2/N_reg[31]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_2/N_reg[18]' (FDCE) to 'sha25_pipelinei_2/N_reg[31]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_2/N_reg[19]' (FDCE) to 'sha25_pipelinei_2/N_reg[31]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_2/N_reg[20]' (FDCE) to 'sha25_pipelinei_2/N_reg[31]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_2/N_reg[21]' (FDCE) to 'sha25_pipelinei_2/N_reg[31]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_2/N_reg[22]' (FDCE) to 'sha25_pipelinei_2/N_reg[31]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_2/N_reg[23]' (FDCE) to 'sha25_pipelinei_2/N_reg[31]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_2/N_reg[24]' (FDCE) to 'sha25_pipelinei_2/N_reg[31]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_2/N_reg[25]' (FDCE) to 'sha25_pipelinei_2/N_reg[31]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_2/N_reg[26]' (FDCE) to 'sha25_pipelinei_2/N_reg[31]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_2/N_reg[27]' (FDCE) to 'sha25_pipelinei_2/N_reg[31]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_2/N_reg[28]' (FDCE) to 'sha25_pipelinei_2/N_reg[31]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_2/N_reg[29]' (FDCE) to 'sha25_pipelinei_2/N_reg[31]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_2/N_reg[30]' (FDCE) to 'sha25_pipelinei_2/N_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_2/\N_reg[31] )
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_4/hashIt_reg_rep[0]' (FDCE) to 'sha25_pipelinei_4/hashIt_reg[0]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_4/hashIt_reg_rep[1]' (FDCE) to 'sha25_pipelinei_4/hashIt_reg[1]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_4/hashIt_reg_rep[2]' (FDCE) to 'sha25_pipelinei_4/hashIt_reg[2]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_4/hashIt_reg_rep[3]' (FDCE) to 'sha25_pipelinei_4/hashIt_reg[3]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_4/hashIt_reg_rep[4]' (FDCE) to 'sha25_pipelinei_4/hashIt_reg[4]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_4/hashIt_reg_rep[5]' (FDCE) to 'sha25_pipelinei_4/hashIt_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha25_pipelinei_7/\M_reg[1][100] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_7/M_reg[1][7]' (FDCE) to 'sha25_pipelinei_7/M_reg[1][383]'
INFO: [Synth 8-3886] merging instance 'sha25_pipelinei_7/M_reg[1][9]' (FDCE) to 'sha25_pipelinei_7/M_reg[1][383]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:43 . Memory (MB): peak = 765.496 ; gain = 507.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------------+------------+---------------+----------------+
|Module Name                   | RTL Object | Depth x Width | Implemented As | 
+------------------------------+------------+---------------+----------------+
|SHA256                        | constK[0]  | 64x32         | LUT            | 
|design_1_MinerCoprocessor_0_0 | constK[0]  | 64x32         | LUT            | 
+------------------------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------------------------+------------+-----------+----------------------+---------------+
|Module Name                   | RTL Object | Inference | Size (Depth x Width) | Primitives    | 
+------------------------------+------------+-----------+----------------------+---------------+
|design_1_MinerCoprocessor_0_0 | W_reg      | Implied   | 64 x 32              | RAM64M x 65   | 
+------------------------------+------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |SHA256__GB0                         |           1|      1231|
|2     |SHA256__GB1                         |           1|       864|
|3     |SHA256__GB2                         |           1|       192|
|4     |SHA256__GB3                         |           1|       713|
|5     |SHA256__GB4                         |           1|       181|
|6     |SHA256__GB5                         |           1|       928|
|7     |SHA256__GB6                         |           1|       836|
|8     |SHA256__GB7                         |           1|      2050|
|9     |MinerCoprocessor_v1_0_S00_AXIS__GC0 |           1|      2508|
|10    |MinerCoprocessor_v1_0_M00_AXIS      |           1|       632|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:49 ; elapsed = 00:02:01 . Memory (MB): peak = 809.602 ; gain = 552.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:50 ; elapsed = 00:02:01 . Memory (MB): peak = 809.758 ; gain = 552.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------------------------+------------+-----------+----------------------+---------------+
|Module Name                   | RTL Object | Inference | Size (Depth x Width) | Primitives    | 
+------------------------------+------------+-----------+----------------------+---------------+
|design_1_MinerCoprocessor_0_0 | W_reg      | Implied   | 64 x 32              | RAM64M x 65   | 
+------------------------------+------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |SHA256__GB0                         |           1|      1231|
|2     |SHA256__GB1                         |           1|       864|
|3     |SHA256__GB2                         |           1|       192|
|4     |SHA256__GB3                         |           1|       713|
|5     |SHA256__GB4                         |           1|       181|
|6     |SHA256__GB5                         |           1|       928|
|7     |SHA256__GB6                         |           1|       836|
|8     |SHA256__GB7                         |           1|      2050|
|9     |MinerCoprocessor_v1_0_S00_AXIS__GC0 |           1|      2508|
|10    |MinerCoprocessor_v1_0_M00_AXIS      |           1|       632|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:53 ; elapsed = 00:02:05 . Memory (MB): peak = 841.641 ; gain = 584.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:55 ; elapsed = 00:02:07 . Memory (MB): peak = 841.641 ; gain = 584.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:55 ; elapsed = 00:02:07 . Memory (MB): peak = 841.641 ; gain = 584.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:56 ; elapsed = 00:02:08 . Memory (MB): peak = 841.641 ; gain = 584.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:56 ; elapsed = 00:02:08 . Memory (MB): peak = 841.641 ; gain = 584.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:58 ; elapsed = 00:02:10 . Memory (MB): peak = 841.641 ; gain = 584.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:58 ; elapsed = 00:02:10 . Memory (MB): peak = 841.641 ; gain = 584.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   191|
|2     |LUT1   |    62|
|3     |LUT2   |   574|
|4     |LUT3   |   411|
|5     |LUT4   |   467|
|6     |LUT5   |   797|
|7     |LUT6   |   574|
|8     |MUXF7  |    65|
|9     |RAM64M |    65|
|10    |FDCE   |   870|
|11    |FDPE   |   136|
|12    |FDRE   |  1573|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------------+-------------------------------+------+
|      |Instance                                |Module                         |Cells |
+------+----------------------------------------+-------------------------------+------+
|1     |top                                     |                               |  5785|
|2     |  U0                                    |MinerCoprocessor_v1_0          |  5785|
|3     |    MinerCoprocessor_v1_0_M00_AXIS_inst |MinerCoprocessor_v1_0_M00_AXIS |   109|
|4     |    MinerCoprocessor_v1_0_S00_AXIS_inst |MinerCoprocessor_v1_0_S00_AXIS |  5676|
|5     |      sha25_pipeline                    |SHA256                         |  3797|
+------+----------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:58 ; elapsed = 00:02:10 . Memory (MB): peak = 841.641 ; gain = 584.117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:26 ; elapsed = 00:01:50 . Memory (MB): peak = 841.641 ; gain = 232.277
Synthesis Optimization Complete : Time (s): cpu = 00:01:58 ; elapsed = 00:02:10 . Memory (MB): peak = 841.641 ; gain = 584.117
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 321 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 65 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 65 instances

INFO: [Common 17-83] Releasing license: Synthesis
187 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:02 ; elapsed = 00:02:15 . Memory (MB): peak = 841.641 ; gain = 592.262
INFO: [Common 17-1381] The checkpoint 'C:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.runs/design_1_MinerCoprocessor_0_0_synth_1/design_1_MinerCoprocessor_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.srcs/sources_1/bd/design_1/ip/design_1_MinerCoprocessor_0_0/design_1_MinerCoprocessor_0_0.xci
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/CR_Projects/Project/Development/FPGAMiner/FPGAMiner.runs/design_1_MinerCoprocessor_0_0_synth_1/design_1_MinerCoprocessor_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_MinerCoprocessor_0_0_utilization_synth.rpt -pb design_1_MinerCoprocessor_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 841.641 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun  6 13:34:20 2018...
