synthesis:  version Diamond (64-bit) 2.1.0.103

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2012 Lattice Semiconductor Corporation,  All rights reserved.
Mon Mar 25 01:33:07 2013


Command Line:  synthesis -f eece444_video_card_eece444_video_card_lattice.synproj 

-- all messages logged in file synthesis.log
INFO: Synthesis Options: (LSE-1022)
INFO: -a option is = MachXO
INFO: -s option is = 3
INFO: -t option is = FTBGA256
INFO: -d option is = LCMXO2280C
INFO: Using package FTBGA256
INFO: Using performance grade 3
INFO:                                                           
INFO: ##########################################################
INFO: ### Lattice Family : MachXOE
INFO: ### Device  : LCMXO2280C
INFO: ### Package : FTBGA256
INFO: ### Speed   : 3
INFO: ##########################################################
INFO:                                                           
INFO: Optimization Goal = Balanced
INFO: -top option is not used
INFO: Target Frequency = 200.000000 MHz
INFO: Max Fanout = 1000
INFO: Timing Path count = 3
INFO: bram Utilization = 100.000000 %
INFO: dsp usage = TRUE (default)
INFO: dsp utilization = 100 (default)
INFO: fsm_encoding_style = auto
INFO: resolve_mixed_drivers = 0
INFO: Mux style = Auto
INFO: Use Carry Chain = TRUE
INFO: carry_chain_length = 0
INFO: Use IO Insertion = TRUE
INFO: Use IO Reg = TRUE
INFO: Resource Sharing = TRUE
INFO: Propagate Constants = TRUE
INFO: Remove Duplicate Registers = TRUE
INFO: force_gsr = auto
INFO: ROM style = auto
INFO: RAM style = auto
INFO: -comp option is FALSE
INFO: -syn option is FALSE
INFO: -p C:/Users/fox/programming/eece444-video-card (searchpath added)
INFO: -p C:/lscc/diamond/2.1_x64/ispfpga/mj5g00/data (searchpath added)
INFO: -p C:/Users/fox/programming/eece444-video-card/eece444_video_card (searchpath added)
INFO: -p C:/Users/fox/programming/eece444-video-card (searchpath added)
INFO: Verilog design file = C:/Users/fox/programming/eece444-video-card/Top.v
INFO: Verilog design file = C:/Users/fox/programming/eece444-video-card/CtrlLines.v
INFO: Ngd file = eece444_video_card_eece444_video_card.ngd
INFO: -sdc option: sdc file input not used
INFO: -lpf option: output file option is OFF
INFO: hardtimer checking is enabled (default); -dt option not used
INFO: -r option is OFF [ Remove LOC Properties is OFF ]
INFO: The default vhdl library search path is now "C:/lscc/diamond/2.1_x64/cae_library/vhdl_packages/vdbs" (VHDL-1504)
INFO: * compile design *
INFO: Compile Design Begin
c:/users/fox/programming/eece444-video-card/top.v(9): INFO: compiling module Top (VERI-1018)
C:/lscc/diamond/2.1_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo.v(1372): INFO: compiling module OSCC (VERI-1018)
c:/users/fox/programming/eece444-video-card/ctrllines.v(9): INFO: compiling module CtrlLines (VERI-1018)
INFO: Top level module name = Top


c:/users/fox/programming/eece444-video-card/ctrllines.v(51): WARNING: Bit 0 of Register \CONTROLLINES/h_counter is stuck at Zero (VDB-5010)
c:/users/fox/programming/eece444-video-card/ctrllines.v(51): WARNING: Register \CONTROLLINES/H_SYNC_28 is stuck at Zero (VDB-5013)
INFO: GSR Instance connected to net: RESET_c (LSE-1149)
WARNING: No lpf file will be written because -lpf option is not used or set to 0
INFO: Applying 200.000000 MHz constraint to all clocks (LSE-5000)
INFO: Results of ngd drc checks are available in Top_drc.log
INFO: All blocks are expanded and NGD expansion is successful
INFO: Writing ngd file eece444_video_card_eece444_video_card.ngd

################### Begin Area Report (Top)######################
Number of register bits => 20 of 2280 (0 % )
CCU2 => 10
FD1P3AX => 1
FD1S3AX => 19
GSR => 1
IB => 1
OB => 3
ORCALUT4 => 14
OSCC => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 20
Clock Enable Nets
Number of Clock Enables: 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : v_counter_10, loads : 4
  Net : v_counter_9, loads : 4
  Net : v_counter_12, loads : 3
  Net : v_counter_13, loads : 3
  Net : v_counter_14, loads : 3
  Net : v_counter_6, loads : 3
  Net : v_counter_18, loads : 3
  Net : v_counter_17, loads : 3
  Net : v_counter_11, loads : 3
  Net : RESET_c, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk]                     |  200.000 MHz|  158.203 MHz|     5 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 55.340  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.281  secs
--------------------------------------------------------------
