15:22:10


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt/garland_project.edf " "D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\netlist" "-pVQ100" "-yD:/projects/FPGA/ksenia/start_led_project/garland/garland.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt/garland_project.edf...
Parsing constraint file: D:/projects/FPGA/ksenia/start_led_project/garland/garland.pcf ...
start to read sdc/scf file D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt/garland_project.scf
sdc_reader OK D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt/garland_project.scf
Stored edif netlist at D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\netlist\oadb-top" --outdir "D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\netlist\oadb-top --outdir D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	60
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	41
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	1
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	61
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	41

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	13
        LUT, DFF and CARRY	:	22
    Combinational LogicCells
        Only LUT         	:	26
        CARRY Only       	:	19
        LUT with CARRY   	:	0
    LogicCells                  :	80/1280
    PLBs                        :	12/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	9/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.3 (sec)

Final Design Statistics
    Number of LUTs      	:	61
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	41
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	80/1280
    PLBs                        :	13/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	9/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 128.34 MHz | Target: 118.91 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 172
used logic cells: 80
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\netlist\oadb-top" --package VQ100 --outdir "D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 172
used logic cells: 80
Translating sdc file D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\projects\FPGA\ksenia\start_led_project\garland\garland_project\garland_project_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\projects\FPGA\ksenia\start_led_project\garland\garland_project\garland_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "D:\projects\FPGA\ksenia\start_led_project\garland\garland_project\garland_project_Implmnt\sbt\outputs\router" --sdf_file "D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\projects\FPGA\ksenia\start_led_project\garland\garland_project\garland_project_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\projects\FPGA\ksenia\start_led_project\garland\garland_project\garland_project_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir D:\projects\FPGA\ksenia\start_led_project\garland\garland_project\garland_project_Implmnt\sbt\outputs\router --sdf_file D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 94 
I1212: Iteration  1 :    28 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "D:\projects\FPGA\ksenia\start_led_project\garland\garland_project\garland_project_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file D:\projects\FPGA\ksenia\start_led_project\garland\garland_project\garland_project_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX1K --package VQ100 --outdir "D:/projects/FPGA/ksenia/start_led_project/garland/garland_project/garland_project_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
15:22:55
