(DELAYFILE
    (SDFVERSION "2.1")
    (DESIGN "dpram_36x1024")
    (VENDOR "verilog-to-routing")
    (PROGRAM "vpr")
    (VERSION "")
    (DIVIDER /)
    (TIMESCALE 1 ps)

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_clock_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[19\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[20\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[6\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[0\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[30\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[14\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[13\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[17\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[25\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[12\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[8\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[16\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[15\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[21\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[35\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[7\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[1\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[34\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[31\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[2\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[23\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[9\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[3\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[11\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[22\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[18\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[10\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[29\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[33\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[32\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[28\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[5\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[4\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[27\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[26\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock1_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[24\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_rce_a_output_0_0_to_lut_genblk1\[0\]\.dpram_36x1024_submodule\.rce_a_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1442.92:1442.92:1442.92) (1442.92:1442.92:1442.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_rce_a_output_0_0_to_lut_\$abc\$3886\$auto\$rtlil\.cc\:2388\:ReduceOr\$3329_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1442.92:1442.92:1442.92) (1442.92:1442.92:1442.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_rce_a_output_0_0_to_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1442.92:1442.92:1442.92) (1442.92:1442.92:1442.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_a\[0\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_12_5)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1360.81:1360.81:1360.81) (1360.81:1360.81:1360.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_a\[0\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_13_5)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1360.81:1360.81:1360.81) (1360.81:1360.81:1360.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_a\[1\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_12_6)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1360.81:1360.81:1360.81) (1360.81:1360.81:1360.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_a\[1\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_13_6)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1360.81:1360.81:1360.81) (1360.81:1360.81:1360.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_a\[2\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_12_7)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1351.75:1351.75:1351.75) (1351.75:1351.75:1351.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_a\[2\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_13_7)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1351.75:1351.75:1351.75) (1351.75:1351.75:1351.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_a\[3\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_12_8)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1351.75:1351.75:1351.75) (1351.75:1351.75:1351.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_a\[3\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_13_8)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1351.75:1351.75:1351.75) (1351.75:1351.75:1351.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_a\[4\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_12_9)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1232.85:1232.85:1232.85) (1232.85:1232.85:1232.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_a\[4\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_13_9)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1232.85:1232.85:1232.85) (1232.85:1232.85:1232.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_a\[5\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_12_10)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1412.71:1412.71:1412.71) (1412.71:1412.71:1412.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_a\[5\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_13_10)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1412.71:1412.71:1412.71) (1412.71:1412.71:1412.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_a\[6\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_12_11)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1293.81:1293.81:1293.81) (1293.81:1293.81:1293.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_a\[6\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_13_11)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1293.81:1293.81:1293.81) (1293.81:1293.81:1293.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_a\[7\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_12_12)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1232.85:1232.85:1232.85) (1232.85:1232.85:1232.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_a\[7\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_13_12)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1232.85:1232.85:1232.85) (1232.85:1232.85:1232.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_a\[8\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_12_13)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1232.85:1232.85:1232.85) (1232.85:1232.85:1232.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_a\[8\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_13_13)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1232.85:1232.85:1232.85) (1232.85:1232.85:1232.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_a\[9\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_12_14)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1293.81:1293.81:1293.81) (1293.81:1293.81:1293.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wce_a_output_0_0_to_lut_\$abc\$3886\$auto\$rtlil\.cc\:2388\:ReduceOr\$3329_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1260.04:1260.04:1260.04) (1260.04:1260.04:1260.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_a\[0\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1232.85:1232.85:1232.85) (1232.85:1232.85:1232.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_a\[1\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_10_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1351.75:1351.75:1351.75) (1351.75:1351.75:1351.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_a\[2\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_10_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1351.75:1351.75:1351.75) (1351.75:1351.75:1351.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_a\[3\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_10_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1415.73:1415.73:1415.73) (1415.73:1415.73:1415.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_a\[4\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_10_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1299.85:1299.85:1299.85) (1299.85:1299.85:1299.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_a\[5\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_10_5)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1412.71:1412.71:1412.71) (1412.71:1412.71:1412.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_a\[6\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_10_6)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1473.67:1473.67:1473.67) (1473.67:1473.67:1473.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_a\[7\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_10_7)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1351.75:1351.75:1351.75) (1351.75:1351.75:1351.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_a\[8\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_10_16)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1357.79:1357.79:1357.79) (1357.79:1357.79:1357.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_a\[9\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_10_8)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1177.93:1177.93:1177.93) (1177.93:1177.93:1177.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_a\[10\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_10_9)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1177.93:1177.93:1177.93) (1177.93:1177.93:1177.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_a\[11\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_10_10)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1592.57:1592.57:1592.57) (1592.57:1592.57:1592.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_a\[12\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_10_11)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1534.63:1534.63:1534.63) (1534.63:1534.63:1534.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_a\[13\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_10_12)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1357.79:1357.79:1357.79) (1357.79:1357.79:1357.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_a\[14\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_10_13)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1473.67:1473.67:1473.67) (1473.67:1473.67:1473.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_a\[15\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_10_14)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1232.85:1232.85:1232.85) (1232.85:1232.85:1232.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_a\[16\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_10_15)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1293.81:1293.81:1293.81) (1293.81:1293.81:1293.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_a\[17\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_10_17)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1293.81:1293.81:1293.81) (1293.81:1293.81:1293.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_a\[18\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1534.63:1534.63:1534.63) (1534.63:1534.63:1534.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_a\[19\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_11_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1351.75:1351.75:1351.75) (1351.75:1351.75:1351.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_a\[20\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_11_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1293.81:1293.81:1293.81) (1293.81:1293.81:1293.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_a\[21\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_11_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1174.91:1174.91:1174.91) (1174.91:1174.91:1174.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_a\[22\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_11_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1357.79:1357.79:1357.79) (1357.79:1357.79:1357.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_a\[23\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_11_5)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1232.85:1232.85:1232.85) (1232.85:1232.85:1232.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_a\[24\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_11_6)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1293.81:1293.81:1293.81) (1293.81:1293.81:1293.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_a\[25\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_11_7)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1470.65:1470.65:1470.65) (1470.65:1470.65:1470.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_a\[26\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_11_16)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1235.87:1235.87:1235.87) (1235.87:1235.87:1235.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_a\[27\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_11_8)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1595.59:1595.59:1595.59) (1595.59:1595.59:1595.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_a\[28\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_11_9)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1412.71:1412.71:1412.71) (1412.71:1412.71:1412.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_a\[29\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_11_10)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1772.43:1772.43:1772.43) (1772.43:1772.43:1772.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_a\[30\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_11_11)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1589.55:1589.55:1589.55) (1589.55:1589.55:1589.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_a\[31\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_11_12)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1293.81:1293.81:1293.81) (1293.81:1293.81:1293.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_a\[32\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_11_13)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1531.61:1531.61:1531.61) (1531.61:1531.61:1531.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_a\[33\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_11_14)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1351.75:1351.75:1351.75) (1351.75:1351.75:1351.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_a\[34\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_11_15)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1232.85:1232.85:1232.85) (1232.85:1232.85:1232.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_a\[35\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_11_17)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1351.75:1351.75:1351.75) (1351.75:1351.75:1351.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_clock_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_clock_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[17\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[35\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[4\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[12\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[6\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[5\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[7\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[3\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[10\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[8\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[9\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[2\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[11\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[14\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[0\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[34\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[13\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[33\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[32\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[30\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[31\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[28\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[29\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[27\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[18\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[26\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[25\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[23\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[24\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[21\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[22\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[20\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[19\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[1\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[16\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_clock0_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[15\]_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (894.351:894.351:894.351) (894.351:894.351:894.351))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_rce_b_output_0_0_to_lut_\$abc\$3886\$auto\$rtlil\.cc\:2388\:ReduceOr\$3326_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1317.98:1317.98:1317.98) (1317.98:1317.98:1317.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_rce_b_output_0_0_to_lut_genblk1\[0\]\.dpram_36x1024_submodule\.rce_b_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1317.98:1317.98:1317.98) (1317.98:1317.98:1317.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_rce_b_output_0_0_to_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1317.98:1317.98:1317.98) (1317.98:1317.98:1317.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_b\[0\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_2_5)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1412.71:1412.71:1412.71) (1412.71:1412.71:1412.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_b\[0\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_3_5)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1412.71:1412.71:1412.71) (1412.71:1412.71:1412.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_b\[1\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_2_6)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1534.63:1534.63:1534.63) (1534.63:1534.63:1534.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_b\[1\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_3_6)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1534.63:1534.63:1534.63) (1534.63:1534.63:1534.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_b\[2\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_2_7)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1412.71:1412.71:1412.71) (1412.71:1412.71:1412.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_b\[2\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_3_7)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1412.71:1412.71:1412.71) (1412.71:1412.71:1412.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_b\[3\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_2_8)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1473.67:1473.67:1473.67) (1473.67:1473.67:1473.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_b\[3\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_3_8)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1473.67:1473.67:1473.67) (1473.67:1473.67:1473.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_b\[4\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_2_9)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1412.71:1412.71:1412.71) (1412.71:1412.71:1412.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_b\[4\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_3_9)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1412.71:1412.71:1412.71) (1412.71:1412.71:1412.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_b\[5\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_2_10)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1412.71:1412.71:1412.71) (1412.71:1412.71:1412.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_b\[5\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_3_10)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1412.71:1412.71:1412.71) (1412.71:1412.71:1412.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_b\[6\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_2_11)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1412.71:1412.71:1412.71) (1412.71:1412.71:1412.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_b\[6\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_3_11)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1412.71:1412.71:1412.71) (1412.71:1412.71:1412.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_b\[7\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_2_12)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1473.67:1473.67:1473.67) (1473.67:1473.67:1473.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_b\[7\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_3_12)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1473.67:1473.67:1473.67) (1473.67:1473.67:1473.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_b\[8\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_2_13)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1473.67:1473.67:1473.67) (1473.67:1473.67:1473.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_b\[8\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_3_13)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1473.67:1473.67:1473.67) (1473.67:1473.67:1473.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_addr_b\[9\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_2_14)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1473.67:1473.67:1473.67) (1473.67:1473.67:1473.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wce_b_output_0_0_to_lut_\$abc\$3886\$auto\$rtlil\.cc\:2388\:ReduceOr\$3326_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1378.94:1378.94:1378.94) (1378.94:1378.94:1378.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_b\[0\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1470.65:1470.65:1470.65) (1470.65:1470.65:1470.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_b\[1\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1232.85:1232.85:1232.85) (1232.85:1232.85:1232.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_b\[2\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1412.71:1412.71:1412.71) (1412.71:1412.71:1412.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_b\[3\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1232.85:1232.85:1232.85) (1232.85:1232.85:1232.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_b\[4\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1470.65:1470.65:1470.65) (1470.65:1470.65:1470.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_b\[5\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_0_5)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1354.77:1354.77:1354.77) (1354.77:1354.77:1354.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_b\[6\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_0_6)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1354.77:1354.77:1354.77) (1354.77:1354.77:1354.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_b\[7\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_0_7)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1354.77:1354.77:1354.77) (1354.77:1354.77:1354.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_b\[8\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_0_16)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1412.71:1412.71:1412.71) (1412.71:1412.71:1412.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_b\[9\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_0_8)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1531.61:1531.61:1531.61) (1531.61:1531.61:1531.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_b\[10\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_0_9)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1412.71:1412.71:1412.71) (1412.71:1412.71:1412.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_b\[11\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_0_10)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1592.57:1592.57:1592.57) (1592.57:1592.57:1592.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_b\[12\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_0_11)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1479.71:1479.71:1479.71) (1479.71:1479.71:1479.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_b\[13\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_0_12)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1351.75:1351.75:1351.75) (1351.75:1351.75:1351.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_b\[14\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_0_13)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1412.71:1412.71:1412.71) (1412.71:1412.71:1412.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_b\[15\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_0_14)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1232.85:1232.85:1232.85) (1232.85:1232.85:1232.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_b\[16\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_0_15)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1412.71:1412.71:1412.71) (1412.71:1412.71:1412.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_b\[17\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_0_17)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1412.71:1412.71:1412.71) (1412.71:1412.71:1412.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_b\[18\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1232.85:1232.85:1232.85) (1232.85:1232.85:1232.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_b\[19\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_1_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1235.87:1235.87:1235.87) (1235.87:1235.87:1235.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_b\[20\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_1_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1473.67:1473.67:1473.67) (1473.67:1473.67:1473.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_b\[21\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_1_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1415.73:1415.73:1415.73) (1415.73:1415.73:1415.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_b\[22\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_1_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1534.63:1534.63:1534.63) (1534.63:1534.63:1534.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_b\[23\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_1_5)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1531.61:1531.61:1531.61) (1531.61:1531.61:1531.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_b\[24\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_1_6)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1412.71:1412.71:1412.71) (1412.71:1412.71:1412.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_b\[25\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_1_7)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1412.71:1412.71:1412.71) (1412.71:1412.71:1412.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_b\[26\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_1_16)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1293.81:1293.81:1293.81) (1293.81:1293.81:1293.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_b\[27\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_1_8)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1293.81:1293.81:1293.81) (1293.81:1293.81:1293.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_b\[28\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_1_9)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1531.61:1531.61:1531.61) (1531.61:1531.61:1531.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_b\[29\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_1_10)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1473.67:1473.67:1473.67) (1473.67:1473.67:1473.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_b\[30\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_1_11)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1412.71:1412.71:1412.71) (1412.71:1412.71:1412.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_b\[31\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_1_12)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1293.81:1293.81:1293.81) (1293.81:1293.81:1293.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_b\[32\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_1_13)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1534.63:1534.63:1534.63) (1534.63:1534.63:1534.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_b\[33\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_1_14)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1415.73:1415.73:1415.73) (1415.73:1415.73:1415.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_b\[34\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_1_15)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1473.67:1473.67:1473.67) (1473.67:1473.67:1473.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_wd_b\[35\]_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_1_17)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1412.71:1412.71:1412.71) (1412.71:1412.71:1412.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_id\[0\]_output_0_0_to_lut_genblk1\[0\]\.dpram_36x1024_submodule\.rce_a_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1616.74:1616.74:1616.74) (1616.74:1616.74:1616.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_id\[0\]_output_0_0_to_lut_\$abc\$3886\$auto\$rtlil\.cc\:2388\:ReduceOr\$3329_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1616.74:1616.74:1616.74) (1616.74:1616.74:1616.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_id\[0\]_output_0_0_to_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1616.74:1616.74:1616.74) (1616.74:1616.74:1616.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_id\[0\]_output_0_0_to_lut_\$abc\$3886\$auto\$rtlil\.cc\:2388\:ReduceOr\$3326_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1616.74:1616.74:1616.74) (1616.74:1616.74:1616.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_id\[0\]_output_0_0_to_lut_genblk1\[0\]\.dpram_36x1024_submodule\.rce_b_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1616.74:1616.74:1616.74) (1616.74:1616.74:1616.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_id\[0\]_output_0_0_to_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1616.74:1616.74:1616.74) (1616.74:1616.74:1616.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[0\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[0\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (184.32:184.32:184.32) (184.32:184.32:184.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[0\]_output_0_0_to_rq_a\[0\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1309.08:1309.08:1309.08) (1309.08:1309.08:1309.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[1\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[1\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (702.69:702.69:702.69) (702.69:702.69:702.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[1\]_output_0_0_to_rq_a\[1\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1312.1:1312.1:1312.1) (1312.1:1312.1:1312.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[2\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[2\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (303.23:303.23:303.23) (303.23:303.23:303.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[2\]_output_0_0_to_rq_a\[2\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1312.1:1312.1:1312.1) (1312.1:1312.1:1312.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[3\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[3\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (406.94:406.94:406.94) (406.94:406.94:406.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[3\]_output_0_0_to_rq_a\[3\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.24:1132.24:1132.24) (1132.24:1132.24:1132.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[4\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[4\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (303.23:303.23:303.23) (303.23:303.23:303.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[4\]_output_0_0_to_rq_a\[4\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1312.1:1312.1:1312.1) (1312.1:1312.1:1312.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[5\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[5\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (800.39:800.39:800.39) (800.39:800.39:800.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[5\]_output_0_0_to_rq_a\[5\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1251.14:1251.14:1251.14) (1251.14:1251.14:1251.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[6\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[6\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (220.63:220.63:220.63) (220.63:220.63:220.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[6\]_output_0_0_to_rq_a\[6\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1254.16:1254.16:1254.16) (1254.16:1254.16:1254.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[7\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[7\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (443.69:443.69:443.69) (443.69:443.69:443.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[7\]_output_0_0_to_rq_a\[7\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1190.18:1190.18:1190.18) (1190.18:1190.18:1190.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[8\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[8\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (522.82:522.82:522.82) (522.82:522.82:522.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[8\]_output_0_0_to_rq_a\[8\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1251.14:1251.14:1251.14) (1251.14:1251.14:1251.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[9\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[9\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (220.63:220.63:220.63) (220.63:220.63:220.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[9\]_output_0_0_to_rq_a\[9\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1251.14:1251.14:1251.14) (1251.14:1251.14:1251.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[10\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[10\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (751.29:751.29:751.29) (751.29:751.29:751.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[10\]_output_0_0_to_rq_a\[10\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1251.14:1251.14:1251.14) (1251.14:1251.14:1251.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[11\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[11\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (522.83:522.83:522.83) (522.83:522.83:522.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[11\]_output_0_0_to_rq_a\[11\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.24:1132.24:1132.24) (1132.24:1132.24:1132.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[12\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[12\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (922.31:922.31:922.31) (922.31:922.31:922.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[12\]_output_0_0_to_rq_a\[12\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1251.14:1251.14:1251.14) (1251.14:1251.14:1251.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[13\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[13\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (501.63:501.63:501.63) (501.63:501.63:501.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[13\]_output_0_0_to_rq_a\[13\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1312.1:1312.1:1312.1) (1312.1:1312.1:1312.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[14\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[14\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (184.32:184.32:184.32) (184.32:184.32:184.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[14\]_output_0_0_to_rq_a\[14\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1431:1431:1431) (1431:1431:1431))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[15\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[15\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (681.49:681.49:681.49) (681.49:681.49:681.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[15\]_output_0_0_to_rq_a\[15\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1315.12:1315.12:1315.12) (1315.12:1315.12:1315.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[16\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[16\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (976.79:976.79:976.79) (976.79:976.79:976.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[16\]_output_0_0_to_rq_a\[16\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1309.08:1309.08:1309.08) (1309.08:1309.08:1309.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[17\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[17\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (282.03:282.03:282.03) (282.03:282.03:282.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[17\]_output_0_0_to_rq_a\[17\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1312.1:1312.1:1312.1) (1312.1:1312.1:1312.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[18\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[18\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (501.63:501.63:501.63) (501.63:501.63:501.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[18\]_output_0_0_to_rq_a\[18\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1251.14:1251.14:1251.14) (1251.14:1251.14:1251.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[19\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[19\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (382.29:382.29:382.29) (382.29:382.29:382.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[19\]_output_0_0_to_rq_a\[19\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1196.22:1196.22:1196.22) (1196.22:1196.22:1196.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[20\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[20\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (455.55:455.55:455.55) (455.55:455.55:455.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[20\]_output_0_0_to_rq_a\[20\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1373.06:1373.06:1373.06) (1373.06:1373.06:1373.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[21\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[21\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (184.32:184.32:184.32) (184.32:184.32:184.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[21\]_output_0_0_to_rq_a\[21\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1315.12:1315.12:1315.12) (1315.12:1315.12:1315.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[22\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[22\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (501.19:501.19:501.19) (501.19:501.19:501.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[22\]_output_0_0_to_rq_a\[22\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1013.34:1013.34:1013.34) (1013.34:1013.34:1013.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[23\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[23\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (705.7:705.7:705.7) (705.7:705.7:705.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[23\]_output_0_0_to_rq_a\[23\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1315.12:1315.12:1315.12) (1315.12:1315.12:1315.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[24\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[24\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (443.69:443.69:443.69) (443.69:443.69:443.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[24\]_output_0_0_to_rq_a\[24\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1071.28:1071.28:1071.28) (1071.28:1071.28:1071.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[25\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[25\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (282.03:282.03:282.03) (282.03:282.03:282.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[25\]_output_0_0_to_rq_a\[25\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1251.14:1251.14:1251.14) (1251.14:1251.14:1251.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[26\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[26\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (303.23:303.23:303.23) (303.23:303.23:303.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[26\]_output_0_0_to_rq_a\[26\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1074.3:1074.3:1074.3) (1074.3:1074.3:1074.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[27\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[27\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (455.55:455.55:455.55) (455.55:455.55:455.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[27\]_output_0_0_to_rq_a\[27\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1254.16:1254.16:1254.16) (1254.16:1254.16:1254.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[28\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[28\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (184.32:184.32:184.32) (184.32:184.32:184.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[28\]_output_0_0_to_rq_a\[28\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1257.18:1257.18:1257.18) (1257.18:1257.18:1257.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[29\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[29\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (501.19:501.19:501.19) (501.19:501.19:501.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[29\]_output_0_0_to_rq_a\[29\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1254.16:1254.16:1254.16) (1254.16:1254.16:1254.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[30\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[30\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (403.92:403.92:403.92) (403.92:403.92:403.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[30\]_output_0_0_to_rq_a\[30\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1135.26:1135.26:1135.26) (1135.26:1135.26:1135.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[31\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[31\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (443.69:443.69:443.69) (443.69:443.69:443.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[31\]_output_0_0_to_rq_a\[31\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1431:1431:1431) (1431:1431:1431))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[32\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[32\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (282.03:282.03:282.03) (282.03:282.03:282.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[32\]_output_0_0_to_rq_a\[32\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.24:1132.24:1132.24) (1132.24:1132.24:1132.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[33\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[33\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (303.23:303.23:303.23) (303.23:303.23:303.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[33\]_output_0_0_to_rq_a\[33\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1135.26:1135.26:1135.26) (1135.26:1135.26:1135.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[34\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[34\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (812.25:812.25:812.25) (812.25:812.25:812.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[34\]_output_0_0_to_rq_a\[34\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1315.12:1315.12:1315.12) (1315.12:1315.12:1315.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[35\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[35\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (799.95:799.95:799.95) (799.95:799.95:799.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_a\[35\]_output_0_0_to_rq_a\[35\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.24:1132.24:1132.24) (1132.24:1132.24:1132.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[0\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[0\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (583.79:583.79:583.79) (583.79:583.79:583.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[0\]_output_0_0_to_rq_b\[0\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1309.08:1309.08:1309.08) (1309.08:1309.08:1309.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[1\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[1\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (464.88:464.88:464.88) (464.88:464.88:464.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[1\]_output_0_0_to_rq_b\[1\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1254.16:1254.16:1254.16) (1254.16:1254.16:1254.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[2\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[2\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (702.69:702.69:702.69) (702.69:702.69:702.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[2\]_output_0_0_to_rq_b\[2\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1312.1:1312.1:1312.1) (1312.1:1312.1:1312.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[3\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[3\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (562.59:562.59:562.59) (562.59:562.59:562.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[3\]_output_0_0_to_rq_b\[3\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1309.08:1309.08:1309.08) (1309.08:1309.08:1309.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[4\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[4\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (583.78:583.78:583.78) (583.78:583.78:583.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[4\]_output_0_0_to_rq_b\[4\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1312.1:1312.1:1312.1) (1312.1:1312.1:1312.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[5\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[5\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (443.25:443.25:443.25) (443.25:443.25:443.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[5\]_output_0_0_to_rq_b\[5\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1251.14:1251.14:1251.14) (1251.14:1251.14:1251.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[6\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[6\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (220.63:220.63:220.63) (220.63:220.63:220.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[6\]_output_0_0_to_rq_b\[6\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1309.08:1309.08:1309.08) (1309.08:1309.08:1309.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[7\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[7\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (681.05:681.05:681.05) (681.05:681.05:681.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[7\]_output_0_0_to_rq_b\[7\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1254.16:1254.16:1254.16) (1254.16:1254.16:1254.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[8\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[8\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (501.63:501.63:501.63) (501.63:501.63:501.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[8\]_output_0_0_to_rq_b\[8\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1251.14:1251.14:1251.14) (1251.14:1251.14:1251.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[9\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[9\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (644.75:644.75:644.75) (644.75:644.75:644.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[9\]_output_0_0_to_rq_b\[9\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1251.14:1251.14:1251.14) (1251.14:1251.14:1251.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[10\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[10\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (681.49:681.49:681.49) (681.49:681.49:681.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[10\]_output_0_0_to_rq_b\[10\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1254.16:1254.16:1254.16) (1254.16:1254.16:1254.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[11\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[11\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (681.49:681.49:681.49) (681.49:681.49:681.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[11\]_output_0_0_to_rq_b\[11\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1254.16:1254.16:1254.16) (1254.16:1254.16:1254.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[12\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[12\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (574.45:574.45:574.45) (574.45:574.45:574.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[12\]_output_0_0_to_rq_b\[12\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1193.2:1193.2:1193.2) (1193.2:1193.2:1193.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[13\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[13\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (583.79:583.79:583.79) (583.79:583.79:583.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[13\]_output_0_0_to_rq_b\[13\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1254.16:1254.16:1254.16) (1254.16:1254.16:1254.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[14\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[14\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (513.49:513.49:513.49) (513.49:513.49:513.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[14\]_output_0_0_to_rq_b\[14\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1251.14:1251.14:1251.14) (1251.14:1251.14:1251.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[15\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[15\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (513.49:513.49:513.49) (513.49:513.49:513.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[15\]_output_0_0_to_rq_b\[15\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1251.14:1251.14:1251.14) (1251.14:1251.14:1251.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[16\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[16\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (702.69:702.69:702.69) (702.69:702.69:702.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[16\]_output_0_0_to_rq_b\[16\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1251.14:1251.14:1251.14) (1251.14:1251.14:1251.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[17\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[17\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (623.55:623.55:623.55) (623.55:623.55:623.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[17\]_output_0_0_to_rq_b\[17\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1251.14:1251.14:1251.14) (1251.14:1251.14:1251.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[18\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[18\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (467.9:467.9:467.9) (467.9:467.9:467.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[18\]_output_0_0_to_rq_b\[18\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1312.1:1312.1:1312.1) (1312.1:1312.1:1312.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[19\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[19\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (394.59:394.59:394.59) (394.59:394.59:394.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[19\]_output_0_0_to_rq_b\[19\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1251.14:1251.14:1251.14) (1251.14:1251.14:1251.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[20\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[20\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (232.93:232.93:232.93) (232.93:232.93:232.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[20\]_output_0_0_to_rq_b\[20\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1312.1:1312.1:1312.1) (1312.1:1312.1:1312.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[21\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[21\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (620.09:620.09:620.09) (620.09:620.09:620.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[21\]_output_0_0_to_rq_b\[21\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1251.14:1251.14:1251.14) (1251.14:1251.14:1251.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[22\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[22\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (464.88:464.88:464.88) (464.88:464.88:464.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[22\]_output_0_0_to_rq_b\[22\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.24:1132.24:1132.24) (1132.24:1132.24:1132.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[23\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[23\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (681.05:681.05:681.05) (681.05:681.05:681.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[23\]_output_0_0_to_rq_b\[23\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1312.1:1312.1:1312.1) (1312.1:1312.1:1312.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[24\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[24\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (501.19:501.19:501.19) (501.19:501.19:501.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[24\]_output_0_0_to_rq_b\[24\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1312.1:1312.1:1312.1) (1312.1:1312.1:1312.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[25\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[25\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (522.82:522.82:522.82) (522.82:522.82:522.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[25\]_output_0_0_to_rq_b\[25\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1309.08:1309.08:1309.08) (1309.08:1309.08:1309.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[26\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[26\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (620.09:620.09:620.09) (620.09:620.09:620.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[26\]_output_0_0_to_rq_b\[26\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1251.14:1251.14:1251.14) (1251.14:1251.14:1251.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[27\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[27\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (574.45:574.45:574.45) (574.45:574.45:574.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[27\]_output_0_0_to_rq_b\[27\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1373.06:1373.06:1373.06) (1373.06:1373.06:1373.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[28\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[28\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (583.78:583.78:583.78) (583.78:583.78:583.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[28\]_output_0_0_to_rq_b\[28\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1254.16:1254.16:1254.16) (1254.16:1254.16:1254.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[29\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[29\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (821.59:821.59:821.59) (821.59:821.59:821.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[29\]_output_0_0_to_rq_b\[29\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1315.12:1315.12:1315.12) (1315.12:1315.12:1315.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[30\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[30\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (571.43:571.43:571.43) (571.43:571.43:571.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[30\]_output_0_0_to_rq_b\[30\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1370.04:1370.04:1370.04) (1370.04:1370.04:1370.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[31\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[31\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (620.09:620.09:620.09) (620.09:620.09:620.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[31\]_output_0_0_to_rq_b\[31\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1373.06:1373.06:1373.06) (1373.06:1373.06:1373.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[32\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[32\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (620.09:620.09:620.09) (620.09:620.09:620.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[32\]_output_0_0_to_rq_b\[32\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1254.16:1254.16:1254.16) (1254.16:1254.16:1254.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[33\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[33\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (467.9:467.9:467.9) (467.9:467.9:467.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[33\]_output_0_0_to_rq_b\[33\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1315.12:1315.12:1315.12) (1315.12:1315.12:1315.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[34\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[34\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (516.51:516.51:516.51) (516.51:516.51:516.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[34\]_output_0_0_to_rq_b\[34\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1431:1431:1431) (1431:1431:1431))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[35\]_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[35\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (513.49:513.49:513.49) (513.49:513.49:513.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_rq_b\[35\]_output_0_0_to_rq_b\[35\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1434.02:1434.02:1434.02) (1434.02:1434.02:1434.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$false_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (399.46:399.46:399.46) (399.46:399.46:399.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$false_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_2_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (878.08:878.08:878.08) (878.08:878.08:878.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$false_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_2_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (399.46:399.46:399.46) (399.46:399.46:399.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$false_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_2_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (759.18:759.18:759.18) (759.18:759.18:759.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$false_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_2_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1356.7:1356.7:1356.7) (1356.7:1356.7:1356.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$false_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (399.46:399.46:399.46) (399.46:399.46:399.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$false_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_3_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (878.08:878.08:878.08) (878.08:878.08:878.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$false_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_3_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (399.46:399.46:399.46) (399.46:399.46:399.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$false_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_3_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (759.18:759.18:759.18) (759.18:759.18:759.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$false_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_3_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1356.7:1356.7:1356.7) (1356.7:1356.7:1356.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$false_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (878.08:878.08:878.08) (878.08:878.08:878.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$false_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_12_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (878.08:878.08:878.08) (878.08:878.08:878.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$false_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_12_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (399.46:399.46:399.46) (399.46:399.46:399.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$false_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_12_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (759.18:759.18:759.18) (759.18:759.18:759.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$false_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_12_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1356.7:1356.7:1356.7) (1356.7:1356.7:1356.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$false_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_13_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (399.46:399.46:399.46) (399.46:399.46:399.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$false_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_13_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (878.08:878.08:878.08) (878.08:878.08:878.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$false_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_13_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (399.46:399.46:399.46) (399.46:399.46:399.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$false_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_13_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (759.18:759.18:759.18) (759.18:759.18:759.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$false_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_13_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1356.7:1356.7:1356.7) (1356.7:1356.7:1356.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$false_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_20_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (878.08:878.08:878.08) (878.08:878.08:878.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$false_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_21_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (878.08:878.08:878.08) (878.08:878.08:878.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[19\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (603.49:603.49:603.49) (603.49:603.49:603.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[20\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (603.49:603.49:603.49) (603.49:603.49:603.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[6\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (603.49:603.49:603.49) (603.49:603.49:603.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (603.49:603.49:603.49) (603.49:603.49:603.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (603.49:603.49:603.49) (603.49:603.49:603.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[17\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[35\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[4\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (722.39:722.39:722.39) (722.39:722.39:722.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[12\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (722.39:722.39:722.39) (722.39:722.39:722.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[6\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (722.39:722.39:722.39) (722.39:722.39:722.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[5\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (722.39:722.39:722.39) (722.39:722.39:722.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[7\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (722.39:722.39:722.39) (722.39:722.39:722.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[3\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (783.35:783.35:783.35) (783.35:783.35:783.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[10\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (783.35:783.35:783.35) (783.35:783.35:783.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[8\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (783.35:783.35:783.35) (783.35:783.35:783.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[9\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (783.35:783.35:783.35) (783.35:783.35:783.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[2\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (902.25:902.25:902.25) (902.25:902.25:902.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[11\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (902.25:902.25:902.25) (902.25:902.25:902.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[14\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (902.25:902.25:902.25) (902.25:902.25:902.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[0\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (902.25:902.25:902.25) (902.25:902.25:902.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[34\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (902.25:902.25:902.25) (902.25:902.25:902.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[13\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (542.53:542.53:542.53) (542.53:542.53:542.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[33\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (542.53:542.53:542.53) (542.53:542.53:542.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[32\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (542.53:542.53:542.53) (542.53:542.53:542.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[30\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (542.53:542.53:542.53) (542.53:542.53:542.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[31\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (542.53:542.53:542.53) (542.53:542.53:542.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[28\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (542.53:542.53:542.53) (542.53:542.53:542.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[29\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (542.53:542.53:542.53) (542.53:542.53:542.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[27\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (542.53:542.53:542.53) (542.53:542.53:542.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[18\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (542.53:542.53:542.53) (542.53:542.53:542.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[26\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (542.53:542.53:542.53) (542.53:542.53:542.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[25\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (542.53:542.53:542.53) (542.53:542.53:542.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[23\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (542.53:542.53:542.53) (542.53:542.53:542.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[24\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (542.53:542.53:542.53) (542.53:542.53:542.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[21\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (542.53:542.53:542.53) (542.53:542.53:542.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[22\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (542.53:542.53:542.53) (542.53:542.53:542.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[20\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (542.53:542.53:542.53) (542.53:542.53:542.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[19\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (661.43:661.43:661.43) (661.43:661.43:661.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[1\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (661.43:661.43:661.43) (661.43:661.43:661.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (661.43:661.43:661.43) (661.43:661.43:661.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (661.43:661.43:661.43) (661.43:661.43:661.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[16\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (661.43:661.43:661.43) (661.43:661.43:661.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[15\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (661.43:661.43:661.43) (661.43:661.43:661.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[0\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[30\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[14\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[13\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[17\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[25\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[12\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[8\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[16\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[15\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[21\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[35\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[7\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[1\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[34\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[31\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[2\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (603.49:603.49:603.49) (603.49:603.49:603.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[23\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (603.49:603.49:603.49) (603.49:603.49:603.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[9\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (603.49:603.49:603.49) (603.49:603.49:603.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[3\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (603.49:603.49:603.49) (603.49:603.49:603.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[11\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (603.49:603.49:603.49) (603.49:603.49:603.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[22\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (603.49:603.49:603.49) (603.49:603.49:603.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[18\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (603.49:603.49:603.49) (603.49:603.49:603.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[10\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (603.49:603.49:603.49) (603.49:603.49:603.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[29\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (603.49:603.49:603.49) (603.49:603.49:603.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[33\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (603.49:603.49:603.49) (603.49:603.49:603.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[32\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (603.49:603.49:603.49) (603.49:603.49:603.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[28\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (603.49:603.49:603.49) (603.49:603.49:603.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[5\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (603.49:603.49:603.49) (603.49:603.49:603.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[4\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (603.49:603.49:603.49) (603.49:603.49:603.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[27\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (603.49:603.49:603.49) (603.49:603.49:603.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[26\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (603.49:603.49:603.49) (603.49:603.49:603.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$true_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[24\]_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (780.33:780.33:780.33) (780.33:780.33:780.33))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[17\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[35\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[4\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[12\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[6\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[5\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[7\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[3\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (545.55:545.55:545.55) (545.55:545.55:545.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[10\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (545.55:545.55:545.55) (545.55:545.55:545.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[8\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (545.55:545.55:545.55) (545.55:545.55:545.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[9\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (545.55:545.55:545.55) (545.55:545.55:545.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[2\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[11\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[14\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[0\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[34\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[13\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (545.55:545.55:545.55) (545.55:545.55:545.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[33\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (545.55:545.55:545.55) (545.55:545.55:545.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[32\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (545.55:545.55:545.55) (545.55:545.55:545.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[30\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (545.55:545.55:545.55) (545.55:545.55:545.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[31\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (545.55:545.55:545.55) (545.55:545.55:545.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[28\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (545.55:545.55:545.55) (545.55:545.55:545.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[29\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (545.55:545.55:545.55) (545.55:545.55:545.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[27\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (545.55:545.55:545.55) (545.55:545.55:545.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[18\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[26\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[25\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[23\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[24\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[21\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[22\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[20\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[19\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[1\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[16\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[15\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[0\]_output_0_0_to_lut_rq_a\[0\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (85.13:85.13:85.13) (85.13:85.13:85.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[1\]_output_0_0_to_lut_rq_a\[1\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[2\]_output_0_0_to_lut_rq_a\[2\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (246.79:246.79:246.79) (246.79:246.79:246.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[3\]_output_0_0_to_lut_rq_a\[3\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (85.13:85.13:85.13) (85.13:85.13:85.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[4\]_output_0_0_to_lut_rq_a\[4\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (85.13:85.13:85.13) (85.13:85.13:85.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[5\]_output_0_0_to_lut_rq_a\[5\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (85.13:85.13:85.13) (85.13:85.13:85.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[6\]_output_0_0_to_lut_rq_a\[6\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (85.13:85.13:85.13) (85.13:85.13:85.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[7\]_output_0_0_to_lut_rq_a\[7\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (307.75:307.75:307.75) (307.75:307.75:307.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[8\]_output_0_0_to_lut_rq_a\[8\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (85.13:85.13:85.13) (85.13:85.13:85.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[9\]_output_0_0_to_lut_rq_a\[9\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (365.69:365.69:365.69) (365.69:365.69:365.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[10\]_output_0_0_to_lut_rq_a\[10\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (85.13:85.13:85.13) (85.13:85.13:85.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[11\]_output_0_0_to_lut_rq_a\[11\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (85.13:85.13:85.13) (85.13:85.13:85.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[12\]_output_0_0_to_lut_rq_a\[12\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (85.13:85.13:85.13) (85.13:85.13:85.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[13\]_output_0_0_to_lut_rq_a\[13\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (85.13:85.13:85.13) (85.13:85.13:85.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[14\]_output_0_0_to_lut_rq_a\[14\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (85.13:85.13:85.13) (85.13:85.13:85.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[15\]_output_0_0_to_lut_rq_a\[15\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[16\]_output_0_0_to_lut_rq_a\[16\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (542.53:542.53:542.53) (542.53:542.53:542.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[17\]_output_0_0_to_lut_rq_a\[17\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (307.75:307.75:307.75) (307.75:307.75:307.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[18\]_output_0_0_to_lut_rq_a\[18\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (85.13:85.13:85.13) (85.13:85.13:85.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[19\]_output_0_0_to_lut_rq_a\[19\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (85.13:85.13:85.13) (85.13:85.13:85.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[20\]_output_0_0_to_lut_rq_a\[20\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (307.75:307.75:307.75) (307.75:307.75:307.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[21\]_output_0_0_to_lut_rq_a\[21\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (85.13:85.13:85.13) (85.13:85.13:85.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[22\]_output_0_0_to_lut_rq_a\[22\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (85.13:85.13:85.13) (85.13:85.13:85.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[23\]_output_0_0_to_lut_rq_a\[23\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (85.13:85.13:85.13) (85.13:85.13:85.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[24\]_output_0_0_to_lut_rq_a\[24\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (85.13:85.13:85.13) (85.13:85.13:85.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[25\]_output_0_0_to_lut_rq_a\[25\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (246.79:246.79:246.79) (246.79:246.79:246.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[26\]_output_0_0_to_lut_rq_a\[26\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (85.13:85.13:85.13) (85.13:85.13:85.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[27\]_output_0_0_to_lut_rq_a\[27\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (365.69:365.69:365.69) (365.69:365.69:365.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[28\]_output_0_0_to_lut_rq_a\[28\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (85.13:85.13:85.13) (85.13:85.13:85.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[29\]_output_0_0_to_lut_rq_a\[29\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (85.13:85.13:85.13) (85.13:85.13:85.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[30\]_output_0_0_to_lut_rq_a\[30\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (85.13:85.13:85.13) (85.13:85.13:85.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[31\]_output_0_0_to_lut_rq_a\[31\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (85.13:85.13:85.13) (85.13:85.13:85.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[32\]_output_0_0_to_lut_rq_a\[32\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (246.79:246.79:246.79) (246.79:246.79:246.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[33\]_output_0_0_to_lut_rq_a\[33\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (85.13:85.13:85.13) (85.13:85.13:85.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[34\]_output_0_0_to_lut_rq_a\[34\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (365.69:365.69:365.69) (365.69:365.69:365.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[35\]_output_0_0_to_lut_rq_a\[35\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (85.13:85.13:85.13) (85.13:85.13:85.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[19\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (307.75:307.75:307.75) (307.75:307.75:307.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[20\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (307.75:307.75:307.75) (307.75:307.75:307.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[6\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (307.75:307.75:307.75) (307.75:307.75:307.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[0\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[30\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[14\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[13\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[17\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[25\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[12\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[8\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[16\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[15\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[21\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[35\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[7\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[1\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[34\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[31\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[2\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[23\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[9\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[3\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[11\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[22\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[18\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[10\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[29\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[33\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[32\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[28\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[5\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[4\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[27\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[26\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[24\]_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (542.53:542.53:542.53) (542.53:542.53:542.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[0\]_output_0_0_to_lut_rq_b\[0\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[1\]_output_0_0_to_lut_rq_b\[1\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (545.55:545.55:545.55) (545.55:545.55:545.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[2\]_output_0_0_to_lut_rq_b\[2\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[3\]_output_0_0_to_lut_rq_b\[3\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (365.69:365.69:365.69) (365.69:365.69:365.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[4\]_output_0_0_to_lut_rq_b\[4\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (429.67:429.67:429.67) (429.67:429.67:429.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[5\]_output_0_0_to_lut_rq_b\[5\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (429.67:429.67:429.67) (429.67:429.67:429.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[6\]_output_0_0_to_lut_rq_b\[6\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (365.69:365.69:365.69) (365.69:365.69:365.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[7\]_output_0_0_to_lut_rq_b\[7\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[8\]_output_0_0_to_lut_rq_b\[8\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[9\]_output_0_0_to_lut_rq_b\[9\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (545.55:545.55:545.55) (545.55:545.55:545.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[10\]_output_0_0_to_lut_rq_b\[10\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (307.75:307.75:307.75) (307.75:307.75:307.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[11\]_output_0_0_to_lut_rq_b\[11\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[12\]_output_0_0_to_lut_rq_b\[12\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (365.69:365.69:365.69) (365.69:365.69:365.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[13\]_output_0_0_to_lut_rq_b\[13\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (545.55:545.55:545.55) (545.55:545.55:545.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[14\]_output_0_0_to_lut_rq_b\[14\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[15\]_output_0_0_to_lut_rq_b\[15\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (304.73:304.73:304.73) (304.73:304.73:304.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[16\]_output_0_0_to_lut_rq_b\[16\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (304.73:304.73:304.73) (304.73:304.73:304.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[17\]_output_0_0_to_lut_rq_b\[17\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (365.69:365.69:365.69) (365.69:365.69:365.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[18\]_output_0_0_to_lut_rq_b\[18\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[19\]_output_0_0_to_lut_rq_b\[19\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (85.13:85.13:85.13) (85.13:85.13:85.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[20\]_output_0_0_to_lut_rq_b\[20\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (365.69:365.69:365.69) (365.69:365.69:365.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[21\]_output_0_0_to_lut_rq_b\[21\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (429.67:429.67:429.67) (429.67:429.67:429.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[22\]_output_0_0_to_lut_rq_b\[22\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[23\]_output_0_0_to_lut_rq_b\[23\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (365.69:365.69:365.69) (365.69:365.69:365.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[24\]_output_0_0_to_lut_rq_b\[24\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (365.69:365.69:365.69) (365.69:365.69:365.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[25\]_output_0_0_to_lut_rq_b\[25\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[26\]_output_0_0_to_lut_rq_b\[26\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (365.69:365.69:365.69) (365.69:365.69:365.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[27\]_output_0_0_to_lut_rq_b\[27\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[28\]_output_0_0_to_lut_rq_b\[28\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[29\]_output_0_0_to_lut_rq_b\[29\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (368.71:368.71:368.71) (368.71:368.71:368.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[30\]_output_0_0_to_lut_rq_b\[30\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[31\]_output_0_0_to_lut_rq_b\[31\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (368.71:368.71:368.71) (368.71:368.71:368.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[32\]_output_0_0_to_lut_rq_b\[32\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (545.55:545.55:545.55) (545.55:545.55:545.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[33\]_output_0_0_to_lut_rq_b\[33\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[34\]_output_0_0_to_lut_rq_b\[34\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (429.67:429.67:429.67) (429.67:429.67:429.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[35\]_output_0_0_to_lut_rq_b\[35\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (368.71:368.71:368.71) (368.71:368.71:368.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_genblk1\[0\]\.dpram_36x1024_submodule\.rce_a_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_14_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (341.52:341.52:341.52) (341.52:341.52:341.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_genblk1\[0\]\.dpram_36x1024_submodule\.rce_a_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_15_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (341.52:341.52:341.52) (341.52:341.52:341.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_genblk1\[0\]\.dpram_36x1024_submodule\.rce_a_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (623.55:623.55:623.55) (623.55:623.55:623.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_output_0_0_to_lut_rq_a\[1\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (542.53:542.53:542.53) (542.53:542.53:542.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_output_0_0_to_lut_rq_a\[16\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (542.53:542.53:542.53) (542.53:542.53:542.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_output_0_0_to_lut_rq_a\[15\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (542.53:542.53:542.53) (542.53:542.53:542.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_output_0_0_to_lut_rq_a\[17\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_output_0_0_to_lut_rq_a\[35\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_output_0_0_to_lut_rq_a\[4\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (304.73:304.73:304.73) (304.73:304.73:304.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_output_0_0_to_lut_rq_a\[12\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (304.73:304.73:304.73) (304.73:304.73:304.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_output_0_0_to_lut_rq_a\[6\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_output_0_0_to_lut_rq_a\[5\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (304.73:304.73:304.73) (304.73:304.73:304.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_output_0_0_to_lut_rq_a\[7\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (304.73:304.73:304.73) (304.73:304.73:304.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_output_0_0_to_lut_rq_a\[3\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (542.53:542.53:542.53) (542.53:542.53:542.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_output_0_0_to_lut_rq_a\[10\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (542.53:542.53:542.53) (542.53:542.53:542.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_output_0_0_to_lut_rq_a\[8\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (542.53:542.53:542.53) (542.53:542.53:542.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_output_0_0_to_lut_rq_a\[9\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (542.53:542.53:542.53) (542.53:542.53:542.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_output_0_0_to_lut_rq_a\[2\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_output_0_0_to_lut_rq_a\[11\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_output_0_0_to_lut_rq_a\[14\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_output_0_0_to_lut_rq_a\[0\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_output_0_0_to_lut_rq_a\[34\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_output_0_0_to_lut_rq_a\[13\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_output_0_0_to_lut_rq_a\[33\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_output_0_0_to_lut_rq_a\[32\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_output_0_0_to_lut_rq_a\[30\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_output_0_0_to_lut_rq_a\[31\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_output_0_0_to_lut_rq_a\[28\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_output_0_0_to_lut_rq_a\[29\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_output_0_0_to_lut_rq_a\[27\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_output_0_0_to_lut_rq_a\[18\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_output_0_0_to_lut_rq_a\[26\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_output_0_0_to_lut_rq_a\[25\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_output_0_0_to_lut_rq_a\[23\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_output_0_0_to_lut_rq_a\[24\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_output_0_0_to_lut_rq_a\[21\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_output_0_0_to_lut_rq_a\[22\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_output_0_0_to_lut_rq_a\[20\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320_output_0_0_to_lut_rq_a\[19\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (85.13:85.13:85.13) (85.13:85.13:85.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_genblk1\[0\]\.dpram_36x1024_submodule\.rce_b_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (518.36:518.36:518.36) (518.36:518.36:518.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_genblk1\[0\]\.dpram_36x1024_submodule\.rce_b_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (518.36:518.36:518.36) (518.36:518.36:518.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_genblk1\[0\]\.dpram_36x1024_submodule\.rce_b_output_0_0_to_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (184.32:184.32:184.32) (184.32:184.32:184.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_output_0_0_to_lut_rq_b\[19\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (85.13:85.13:85.13) (85.13:85.13:85.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_output_0_0_to_lut_rq_b\[20\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (365.69:365.69:365.69) (365.69:365.69:365.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_output_0_0_to_lut_rq_b\[6\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (365.69:365.69:365.69) (365.69:365.69:365.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_output_0_0_to_lut_rq_b\[13\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (307.75:307.75:307.75) (307.75:307.75:307.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_output_0_0_to_lut_rq_b\[12\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (307.75:307.75:307.75) (307.75:307.75:307.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_output_0_0_to_lut_rq_b\[17\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (307.75:307.75:307.75) (307.75:307.75:307.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_output_0_0_to_lut_rq_b\[16\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (307.75:307.75:307.75) (307.75:307.75:307.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_output_0_0_to_lut_rq_b\[30\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (307.75:307.75:307.75) (307.75:307.75:307.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_output_0_0_to_lut_rq_b\[25\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (307.75:307.75:307.75) (307.75:307.75:307.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_output_0_0_to_lut_rq_b\[1\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (307.75:307.75:307.75) (307.75:307.75:307.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_output_0_0_to_lut_rq_b\[0\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (307.75:307.75:307.75) (307.75:307.75:307.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_output_0_0_to_lut_rq_b\[7\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (307.75:307.75:307.75) (307.75:307.75:307.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_output_0_0_to_lut_rq_b\[8\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (307.75:307.75:307.75) (307.75:307.75:307.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_output_0_0_to_lut_rq_b\[15\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (307.75:307.75:307.75) (307.75:307.75:307.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_output_0_0_to_lut_rq_b\[14\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (307.75:307.75:307.75) (307.75:307.75:307.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_output_0_0_to_lut_rq_b\[3\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (365.69:365.69:365.69) (365.69:365.69:365.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_output_0_0_to_lut_rq_b\[2\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (365.69:365.69:365.69) (365.69:365.69:365.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_output_0_0_to_lut_rq_b\[11\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (365.69:365.69:365.69) (365.69:365.69:365.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_output_0_0_to_lut_rq_b\[9\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (365.69:365.69:365.69) (365.69:365.69:365.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_output_0_0_to_lut_rq_b\[23\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (365.69:365.69:365.69) (365.69:365.69:365.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_output_0_0_to_lut_rq_b\[22\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (365.69:365.69:365.69) (365.69:365.69:365.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_output_0_0_to_lut_rq_b\[21\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (365.69:365.69:365.69) (365.69:365.69:365.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_output_0_0_to_lut_rq_b\[31\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (365.69:365.69:365.69) (365.69:365.69:365.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_output_0_0_to_lut_rq_b\[27\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (304.73:304.73:304.73) (304.73:304.73:304.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_output_0_0_to_lut_rq_b\[28\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (304.73:304.73:304.73) (304.73:304.73:304.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_output_0_0_to_lut_rq_b\[26\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (365.69:365.69:365.69) (365.69:365.69:365.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_output_0_0_to_lut_rq_b\[24\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (365.69:365.69:365.69) (365.69:365.69:365.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_output_0_0_to_lut_rq_b\[35\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (365.69:365.69:365.69) (365.69:365.69:365.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_output_0_0_to_lut_rq_b\[34\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (365.69:365.69:365.69) (365.69:365.69:365.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_output_0_0_to_lut_rq_b\[33\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (365.69:365.69:365.69) (365.69:365.69:365.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_output_0_0_to_lut_rq_b\[29\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (365.69:365.69:365.69) (365.69:365.69:365.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_output_0_0_to_lut_rq_b\[4\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (365.69:365.69:365.69) (365.69:365.69:365.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_output_0_0_to_lut_rq_b\[18\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (365.69:365.69:365.69) (365.69:365.69:365.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_output_0_0_to_lut_rq_b\[10\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (365.69:365.69:365.69) (365.69:365.69:365.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_output_0_0_to_lut_rq_b\[5\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (365.69:365.69:365.69) (365.69:365.69:365.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313_output_0_0_to_lut_rq_b\[32\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (545.55:545.55:545.55) (545.55:545.55:545.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_1_13_to_lut_rq_b\[32\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (542.53:542.53:542.53) (542.53:542.53:542.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_0_6_to_lut_rq_b\[6\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (304.73:304.73:304.73) (304.73:304.73:304.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_2_12_to_lut_rq_a\[13\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_2_17_to_lut_rq_a\[17\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_3_0_to_lut_rq_a\[18\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (603.49:603.49:603.49) (603.49:603.49:603.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_3_1_to_lut_rq_a\[19\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (603.49:603.49:603.49) (603.49:603.49:603.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_3_2_to_lut_rq_a\[20\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (542.53:542.53:542.53) (542.53:542.53:542.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_2_4_to_lut_rq_a\[4\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_3_3_to_lut_rq_a\[21\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (542.53:542.53:542.53) (542.53:542.53:542.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_3_4_to_lut_rq_a\[22\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (542.53:542.53:542.53) (542.53:542.53:542.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_3_5_to_lut_rq_a\[23\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (545.55:545.55:545.55) (545.55:545.55:545.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_3_6_to_lut_rq_a\[24\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (603.49:603.49:603.49) (603.49:603.49:603.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_3_7_to_lut_rq_a\[25\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (542.53:542.53:542.53) (542.53:542.53:542.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_3_16_to_lut_rq_a\[26\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (542.53:542.53:542.53) (542.53:542.53:542.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_3_8_to_lut_rq_a\[27\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (542.53:542.53:542.53) (542.53:542.53:542.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_3_9_to_lut_rq_a\[28\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_3_10_to_lut_rq_a\[29\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_3_11_to_lut_rq_a\[30\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (545.55:545.55:545.55) (545.55:545.55:545.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_3_12_to_lut_rq_a\[31\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_3_13_to_lut_rq_a\[32\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_3_14_to_lut_rq_a\[33\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (603.49:603.49:603.49) (603.49:603.49:603.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_3_15_to_lut_rq_a\[34\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (365.69:365.69:365.69) (365.69:365.69:365.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_2_3_to_lut_rq_a\[3\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_2_2_to_lut_rq_a\[2\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_2_1_to_lut_rq_a\[1\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_2_0_to_lut_rq_a\[0\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$3886\$auto\$rtlil\.cc\:2388\:ReduceOr\$3326_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (280.56:280.56:280.56) (280.56:280.56:280.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$3886\$auto\$rtlil\.cc\:2388\:ReduceOr\$3326_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (280.56:280.56:280.56) (280.56:280.56:280.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$3886\$auto\$rtlil\.cc\:2388\:ReduceOr\$3326_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (280.56:280.56:280.56) (280.56:280.56:280.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$3886\$auto\$rtlil\.cc\:2388\:ReduceOr\$3326_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_8_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (280.56:280.56:280.56) (280.56:280.56:280.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$3886\$auto\$rtlil\.cc\:2388\:ReduceOr\$3326_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (280.56:280.56:280.56) (280.56:280.56:280.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$3886\$auto\$rtlil\.cc\:2388\:ReduceOr\$3326_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_9_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (280.56:280.56:280.56) (280.56:280.56:280.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$3886\$auto\$rtlil\.cc\:2388\:ReduceOr\$3329_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_16_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (219.6:219.6:219.6) (219.6:219.6:219.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$3886\$auto\$rtlil\.cc\:2388\:ReduceOr\$3329_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_17_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (219.6:219.6:219.6) (219.6:219.6:219.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$3886\$auto\$rtlil\.cc\:2388\:ReduceOr\$3329_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_18_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (219.6:219.6:219.6) (219.6:219.6:219.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$3886\$auto\$rtlil\.cc\:2388\:ReduceOr\$3329_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_18_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (219.6:219.6:219.6) (219.6:219.6:219.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$3886\$auto\$rtlil\.cc\:2388\:ReduceOr\$3329_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_19_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (219.6:219.6:219.6) (219.6:219.6:219.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_lut_\$abc\$3886\$auto\$rtlil\.cc\:2388\:ReduceOr\$3329_output_0_0_to_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_input_19_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (219.6:219.6:219.6) (219.6:219.6:219.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_0_5_to_lut_rq_b\[5\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_2_13_to_lut_rq_a\[14\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_0_4_to_lut_rq_b\[4\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_1_2_to_lut_rq_b\[20\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_2_14_to_lut_rq_a\[15\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_1_1_to_lut_rq_b\[19\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (487.61:487.61:487.61) (487.61:487.61:487.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_2_15_to_lut_rq_a\[16\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (545.55:545.55:545.55) (545.55:545.55:545.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_1_11_to_lut_rq_b\[30\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (606.51:606.51:606.51) (606.51:606.51:606.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_1_0_to_lut_rq_b\[18\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (365.69:365.69:365.69) (365.69:365.69:365.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_1_7_to_lut_rq_b\[25\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_0_17_to_lut_rq_b\[17\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_0_15_to_lut_rq_b\[16\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_3_17_to_lut_rq_a\[35\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (487.61:487.61:487.61) (487.61:487.61:487.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_0_16_to_lut_rq_b\[8\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_0_7_to_lut_rq_b\[7\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_0_0_to_lut_rq_b\[0\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (542.53:542.53:542.53) (542.53:542.53:542.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_0_1_to_lut_rq_b\[1\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (365.69:365.69:365.69) (365.69:365.69:365.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_0_14_to_lut_rq_b\[15\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (545.55:545.55:545.55) (545.55:545.55:545.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_0_13_to_lut_rq_b\[14\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_0_12_to_lut_rq_b\[13\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_0_11_to_lut_rq_b\[12\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_0_10_to_lut_rq_b\[11\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (368.71:368.71:368.71) (368.71:368.71:368.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_0_9_to_lut_rq_b\[10\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_0_8_to_lut_rq_b\[9\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (368.71:368.71:368.71) (368.71:368.71:368.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_1_5_to_lut_rq_b\[23\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (365.69:365.69:365.69) (365.69:365.69:365.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_1_4_to_lut_rq_b\[22\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (304.73:304.73:304.73) (304.73:304.73:304.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_0_2_to_lut_rq_b\[2\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (368.71:368.71:368.71) (368.71:368.71:368.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_0_3_to_lut_rq_b\[3\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (368.71:368.71:368.71) (368.71:368.71:368.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_2_11_to_lut_rq_a\[12\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (426.65:426.65:426.65) (426.65:426.65:426.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_2_5_to_lut_rq_a\[5\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_2_6_to_lut_rq_a\[6\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_2_7_to_lut_rq_a\[7\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_1_3_to_lut_rq_b\[21\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (545.55:545.55:545.55) (545.55:545.55:545.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_2_10_to_lut_rq_a\[11\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_1_12_to_lut_rq_b\[31\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_2_9_to_lut_rq_a\[10\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (545.55:545.55:545.55) (545.55:545.55:545.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_2_8_to_lut_rq_a\[9\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_2_16_to_lut_rq_a\[8\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_1_6_to_lut_rq_b\[24\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_1_16_to_lut_rq_b\[26\]_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_1_8_to_lut_rq_b\[27\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_1_9_to_lut_rq_b\[28\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_1_17_to_lut_rq_b\[35\]_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (423.63:423.63:423.63) (423.63:423.63:423.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_1_15_to_lut_rq_b\[34\]_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (545.55:545.55:545.55) (545.55:545.55:545.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_1_14_to_lut_rq_b\[33\]_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (484.59:484.59:484.59) (484.59:484.59:484.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\]_output_1_10_to_lut_rq_b\[29\]_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (304.73:304.73:304.73) (304.73:304.73:304.73))
            )
        )
    )

    (CELL
        (CELLTYPE "RS_TDP36K")
        (INSTANCE RS_TDP36K_\$abc\$3886\$auto\$memory_libmap\.cc\:1859\:emit_port\$3324\[0\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge CLK_A1) RDATA_A1 (292.673:292.673:292.673) (292.673:292.673:292.673))
                (IOPATH (posedge CLK_A2) RDATA_A2 (50.662:50.662:50.662) (50.662:50.662:50.662))
                (IOPATH (posedge CLK_B1) RDATA_B1 (345.439:345.439:345.439) (345.439:345.439:345.439))
                (IOPATH (posedge CLK_B2) RDATA_B2 (293.811:293.811:293.811) (293.811:293.811:293.811))
            )
        )
        (TIMINGCHECK
            (SETUP ADDR_A1 (posedge  CLK_A1) (211.9:211.9:211.9))
            (SETUP ADDR_A2 (posedge  CLK_A2) (125.4:125.4:125.4))
            (SETUP ADDR_B1 (posedge  CLK_B1) (130.3:130.3:130.3))
            (SETUP ADDR_B2 (posedge  CLK_B2) (133.5:133.5:133.5))
            (SETUP BE_A1 (posedge  CLK_A1) (111.7:111.7:111.7))
            (SETUP BE_A2 (posedge  CLK_A2) (118.9:118.9:118.9))
            (SETUP BE_B1 (posedge  CLK_B1) (110.9:110.9:110.9))
            (SETUP BE_B2 (posedge  CLK_B2) (109.3:109.3:109.3))
            (SETUP FLUSH1 (posedge  CLK_A1) (29.7:29.7:29.7))
            (SETUP FLUSH2 (posedge  CLK_A2) (60.12:60.12:60.12))
            (SETUP REN_A1 (posedge  CLK_A1) (81.38:81.38:81.38))
            (SETUP REN_A2 (posedge  CLK_A2) (85.36:85.36:85.36))
            (SETUP REN_B1 (posedge  CLK_B1) (140.3:140.3:140.3))
            (SETUP REN_B2 (posedge  CLK_B2) (120.9:120.9:120.9))
            (SETUP WDATA_A1 (posedge  CLK_A1) (98.55:98.55:98.55))
            (SETUP WDATA_A2 (posedge  CLK_A2) (144.3:144.3:144.3))
            (SETUP WDATA_B1 (posedge  CLK_B1) (240.7:240.7:240.7))
            (SETUP WDATA_B2 (posedge  CLK_B2) (167.8:167.8:167.8))
            (SETUP WEN_A1 (posedge  CLK_A1) (158.8:158.8:158.8))
            (SETUP WEN_A2 (posedge  CLK_A2) (198.8:198.8:198.8))
            (SETUP WEN_B1 (posedge  CLK_B1) (230.7:230.7:230.7))
            (SETUP WEN_B2 (posedge  CLK_B2) (227.8:227.8:227.8))
            (HOLD ADDR_A1 (posedge CLK_A1) (211.9:211.9:211.9))
            (HOLD ADDR_A2 (posedge CLK_A2) (125.4:125.4:125.4))
            (HOLD ADDR_B1 (posedge CLK_B1) (130.3:130.3:130.3))
            (HOLD ADDR_B2 (posedge CLK_B2) (133.5:133.5:133.5))
            (HOLD BE_A1 (posedge CLK_A1) (111.7:111.7:111.7))
            (HOLD BE_A2 (posedge CLK_A2) (118.9:118.9:118.9))
            (HOLD BE_B1 (posedge CLK_B1) (110.9:110.9:110.9))
            (HOLD BE_B2 (posedge CLK_B2) (109.3:109.3:109.3))
            (HOLD FLUSH1 (posedge CLK_A1) (29.7:29.7:29.7))
            (HOLD FLUSH2 (posedge CLK_A2) (60.12:60.12:60.12))
            (HOLD REN_A1 (posedge CLK_A1) (81.38:81.38:81.38))
            (HOLD REN_A2 (posedge CLK_A2) (85.36:85.36:85.36))
            (HOLD REN_B1 (posedge CLK_B1) (140.3:140.3:140.3))
            (HOLD REN_B2 (posedge CLK_B2) (120.9:120.9:120.9))
            (HOLD WDATA_A1 (posedge CLK_A1) (98.55:98.55:98.55))
            (HOLD WDATA_A2 (posedge CLK_A2) (144.3:144.3:144.3))
            (HOLD WDATA_B1 (posedge CLK_B1) (240.7:240.7:240.7))
            (HOLD WDATA_B2 (posedge CLK_B2) (167.8:167.8:167.8))
            (HOLD WEN_A1 (posedge CLK_A1) (158.8:158.8:158.8))
            (HOLD WEN_A2 (posedge CLK_A2) (198.8:198.8:198.8))
            (HOLD WEN_B1 (posedge CLK_B1) (230.7:230.7:230.7))
            (HOLD WEN_B2 (posedge CLK_B2) (227.8:227.8:227.8))
        )
    )
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_b\[19\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
            )
        )
    )
    
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[19\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_genblk1\[0\]\.dpram_36x1024_submodule\.rce_a)
        (DELAY
            (ABSOLUTE
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_\$abc\$3886\$auto\$rtlil\.cc\:2388\:ReduceOr\$3329)
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_a\[1\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_\$abc\$8367\$techmap\$techmap7960\$abc\$4190\$auto\$blifparse\.cc\:362\:parse_blif\$4205\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y)
        (DELAY
            (ABSOLUTE
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_b\[20\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[20\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_b\[6\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[6\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3313)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_\$abc\$3886\$auto\$rtlil\.cc\:2388\:ReduceOr\$3326)
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_genblk1\[0\]\.dpram_36x1024_submodule\.rce_b)
        (DELAY
            (ABSOLUTE
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_\$abc\$8367\$techmap\$techmap7352\$abc\$4340\$auto\$blifparse\.cc\:362\:parse_blif\$4376\.\$logic_not\$\/nfs_eda_sw\/softwares\/Raptor\/instl_dir\/01_25_2024_09_15_01\/bin\/\.\.\/share\/yosys\/rapidsilicon\/genesis3\/ffs_map\.v\:89\$7272_Y)
        (DELAY
            (ABSOLUTE
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_a\[16\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_a\[15\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_b\[13\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_b\[12\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_b\[17\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_b\[16\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_a\[17\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[17\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_a\[35\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[35\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_b\[30\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_b\[25\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_b\[1\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_b\[0\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_b\[7\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_b\[8\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_b\[15\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_b\[14\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_b\[3\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_b\[2\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_a\[4\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
            )
        )
    )
    
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[4\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_b\[11\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_b\[9\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_a\[12\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
            )
        )
    )
    
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[12\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_b\[23\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_b\[22\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_a\[6\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[6\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[5\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_a\[5\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_a\[7\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[7\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[3\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_a\[3\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_b\[21\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_b\[31\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_a\[10\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[10\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_a\[8\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
            )
        )
    )
    
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[8\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_a\[9\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[9\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_b\[27\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_b\[28\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_b\[26\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_b\[24\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_b\[35\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_b\[34\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[2\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_a\[2\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_b\[33\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_b\[29\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_a\[11\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[11\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[14\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_b\[4\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_b\[18\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_b\[10\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[0\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_b\[5\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_a\[14\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_a\[0\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[34\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_a\[34\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[13\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_a\[13\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_a\[33\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[33\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_a\[32\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[32\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[30\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_a\[30\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
            )
        )
    )
    
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[31\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_a\[31\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
            )
        )
    )
    
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[28\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_a\[28\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
            )
        )
    )
    
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[29\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_a\[29\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[27\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_a\[27\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[18\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_a\[18\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_a\[26\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[26\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_a\[25\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[25\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[23\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_a\[23\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
            )
        )
    )
    
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[24\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_a\[24\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
            )
        )
    )
    
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[21\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_a\[21\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
            )
        )
    )
    
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[22\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_a\[22\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[20\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_a\[20\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[19\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_a\[19\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[0] out (218.1:218.1:218.1) (218.1:218.1:218.1))
                (IOPATH in[1] out (196.9:196.9:196.9) (196.9:196.9:196.9))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_rq_b\[32\])
        (DELAY
            (ABSOLUTE
                (IOPATH in[2] out (147.8:147.8:147.8) (147.8:147.8:147.8))
                (IOPATH in[3] out (135.5:135.5:135.5) (135.5:135.5:135.5))
                (IOPATH in[4] out (99.19:99.19:99.19) (99.19:99.19:99.19))
            )
        )
    )
    
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_\$false)
    )
    
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[1\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2267\:execute\$3320)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[16\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3319\[15\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[0\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[30\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[14\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[13\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[17\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[25\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[12\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[8\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[16\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[15\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[21\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[35\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[7\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[1\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[34\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[31\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[2\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[23\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[9\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[3\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[11\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[22\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[18\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[10\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[29\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[33\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[32\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[28\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[5\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[4\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[27\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[26\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "dffre")
        (INSTANCE dffre_\$auto\$memory_libmap\.cc\:2266\:execute\$3312\[24\])
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge C) Q (153.995:153.995:153.995) (153.995:153.995:153.995))
            )
        )
        (TIMINGCHECK
            (SETUP D (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP E (posedge  C) (31.5675:31.5675:31.5675))
            (SETUP R (posedge  C) (31.5675:31.5675:31.5675))
            (HOLD D (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD E (posedge C) (-28.3185:-28.3185:-28.3185))
            (HOLD R (posedge C) (-28.3185:-28.3185:-28.3185))
        )
    )
    (CELL
        (CELLTYPE "LUT_K")
        (INSTANCE lut_\$true)
    )
    
)
