;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-29
	MOV -4, <-20
	DJN -1, @-20
	SUB 129, @50
	MOV 16, 23
	SUB 0, 801
	SPL 1, @10
	MOV 121, 0
	ADD @30, @8
	JMZ @0, #0
	SUB @6, @0
	JMZ @0, #0
	MOV 121, 0
	ADD 16, 23
	ADD 16, 23
	ADD 1, 20
	CMP 250, 74
	MOV 1, <-0
	MOV 250, 74
	ADD @6, @0
	CMP 12, @10
	JMN 0, #9
	SUB 0, -0
	JMN 0, #9
	SUB -207, <-120
	CMP @1, 2
	ADD #270, <1
	ADD #270, <1
	DJN 1, @-0
	SLT <300, 90
	SUB @-127, 100
	SLT 0, 200
	SUB 1, <-0
	CMP -207, <-120
	SUB 1, <-0
	CMP -207, <-120
	SUB 121, 0
	SLT #270, <1
	ADD @6, @0
	SPL 0, <332
	CMP @-127, 100
	CMP @-127, 100
	SPL 0, <332
	SUB #72, @201
	SPL 0, <332
	SPL 0, <332
	MOV -1, <-29
	SPL 0, <332
	SPL 0, <332
