Timing Report Max Delay Analysis

SmartTime Version v2021.2
Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)
Date: Fri Jan 21 21:14:38 2022


Design: DRM2_top
Family: IGLOO2
Die: M2GL090T
Package: 676 FBGA
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: BEST, TYPICAL, WORST


-----------------------------------------------------
SUMMARY

Clock Domain:               CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           1.269
Operating Conditions:       BEST

Clock Domain:               CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           0.225
Operating Conditions:       WORST

Clock Domain:               CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           -0.672
Operating Conditions:       WORST

Clock Domain:               CAEN_LINK_instance/I_conet_interf/endpck:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               CAEN_LINK_instance/I_conet_interf/token:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               EPCS_Demo_instance/CCC_0/GL0
Required Period (ns):       50.000
Required Frequency (MHz):   20.000
Worst Slack (ns):           38.610
Operating Conditions:       WORST

Clock Domain:               EPCS_Demo_instance/CCC_0/GL1
Required Period (ns):       25.000
Required Frequency (MHz):   40.000
Worst Slack (ns):           19.720
Operating Conditions:       WORST

Clock Domain:               EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
Required Period (ns):       200.000
Required Frequency (MHz):   5.000
Worst Slack (ns):           1.308
Operating Conditions:       BEST

Clock Domain:               EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
Worst Slack (ns):           17.016
Operating Conditions:       WORST

Clock Domain:               atck
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               vme_int_instance/DS:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               DCLK0
Required Period (ns):       25.000
Required Frequency (MHz):   40.000
Worst Slack (ns):           1.456
Operating Conditions:       WORST

Clock Domain:               tx_clk
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           1.536
Operating Conditions:       WORST

Clock Domain:               rx_clk
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           -1.073
Operating Conditions:       WORST

Clock Domain:               FPGACK40
Required Period (ns):       25.000
Required Frequency (MHz):   40.000
Worst Slack (ns):           -2.439
Operating Conditions:       WORST

                            Input to Output
Max Delay (ns):             16.148

END SUMMARY
-----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[3]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[3]:D
  Delay (ns):              0.872
  Slack (ns):              2.634
  Arrival (ns):            6.493
  Required (ns):           9.127
  Setup (ns):              0.254
  Minimum Period (ns):     2.732
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[2]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[2]:D
  Delay (ns):              0.875
  Slack (ns):              2.650
  Arrival (ns):            6.496
  Required (ns):           9.146
  Setup (ns):              0.254
  Minimum Period (ns):     2.700
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[9]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[9]:D
  Delay (ns):              0.772
  Slack (ns):              2.746
  Arrival (ns):            6.385
  Required (ns):           9.131
  Setup (ns):              0.254
  Minimum Period (ns):     2.508
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[8]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[8]:D
  Delay (ns):              0.474
  Slack (ns):              3.039
  Arrival (ns):            6.113
  Required (ns):           9.152
  Setup (ns):              0.254
  Minimum Period (ns):     1.922
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[7]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[7]:D
  Delay (ns):              0.476
  Slack (ns):              3.040
  Arrival (ns):            6.112
  Required (ns):           9.152
  Setup (ns):              0.254
  Minimum Period (ns):     1.920
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[3]:CLK
  To: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[3]:D
  data required time                                  9.127
  data arrival time                          -        6.493
  slack                                               2.634
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (f)
               +     3.872          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.872                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (r)
               +     0.384          cell: ADLIB:GBM
  4.256                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (r)
               +     0.576          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.832                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB11:An (r)
               +     0.248          cell: ADLIB:RGB
  5.080                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB11:YL (f)
               +     0.541          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB11_rgbl_net_1
  5.621                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[3]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.708                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[3]:Q (r)
               +     0.785          net: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[3]
  6.493                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[3]:D (r)
                                    
  6.493                        data arrival time
  ________________________________________________________
  Data required time calculation
  4.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  4.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  7.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  7.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.596          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  8.588                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB8:An (f)
               +     0.317          cell: ADLIB:RGB
  8.905                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB8:YL (r)
               +     0.476          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB8_rgbl_net_1
  9.381                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[3]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  9.127                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[3]:D
                                    
  9.127                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/ERROR_CNT[2]:ALn
  Delay (ns):              2.900
  Slack (ns):              4.720
  Arrival (ns):            8.312
  Required (ns):          13.032
  Recovery (ns):           0.353
  Minimum Period (ns):     3.280
  Skew (ns):               0.027
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/ERROR_CNT[3]:ALn
  Delay (ns):              2.900
  Slack (ns):              4.732
  Arrival (ns):            8.312
  Required (ns):          13.044
  Recovery (ns):           0.353
  Minimum Period (ns):     3.268
  Skew (ns):               0.015
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/ERROR_CNT[1]:ALn
  Delay (ns):              2.900
  Slack (ns):              4.732
  Arrival (ns):            8.312
  Required (ns):          13.044
  Recovery (ns):           0.353
  Minimum Period (ns):     3.268
  Skew (ns):               0.015
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/ERROR_CNT[0]:ALn
  Delay (ns):              2.900
  Slack (ns):              4.732
  Arrival (ns):            8.312
  Required (ns):          13.044
  Recovery (ns):           0.353
  Minimum Period (ns):     3.268
  Skew (ns):               0.015
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/buf_data[8]:ALn
  Delay (ns):              2.800
  Slack (ns):              4.818
  Arrival (ns):            8.212
  Required (ns):          13.030
  Recovery (ns):           0.353
  Minimum Period (ns):     3.182
  Skew (ns):               0.029
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/ERROR_CNT[2]:ALn
  data required time                                 13.032
  data arrival time                          -        8.312
  slack                                               4.720
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  3.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.591          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.583                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB4:An (f)
               +     0.317          cell: ADLIB:RGB
  4.900                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB4:YL (r)
               +     0.512          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB4_rgbl_net_1
  5.412                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.499                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:Q (r)
               +     0.443          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]
  5.942                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n:B (r)
               +     0.100          cell: ADLIB:CFG2
  6.042                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n:Y (f)
               +     2.270          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n_0
  8.312                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/ERROR_CNT[2]:ALn (r)
                                    
  8.312                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  11.618                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  11.992                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.591          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  12.583                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB4:An (f)
               +     0.317          cell: ADLIB:RGB
  12.900                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB4:YL (r)
               +     0.485          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB4_rgbl_net_1
  13.385                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/ERROR_CNT[2]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  13.032                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/USYNC/ERROR_CNT[2]:ALn
                                    
  13.032                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

No Path 

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

----------------------------------------------------

SET rx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

Path 1
  From: CAEN_LINK_instance/I_conet_interf/bh[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/rl_dti[10]:D
  Delay (ns):              0.822
  Slack (ns):             10.357
  Arrival (ns):            1.172
  Required (ns):          11.529
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/bl[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/rl_dti[3]:D
  Delay (ns):              0.724
  Slack (ns):             10.442
  Arrival (ns):            1.074
  Required (ns):          11.516
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/bl[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/rl_dti[1]:D
  Delay (ns):              0.561
  Slack (ns):             10.612
  Arrival (ns):            0.918
  Required (ns):          11.530
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/bh[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/rl_dti[9]:D
  Delay (ns):              0.555
  Slack (ns):             10.619
  Arrival (ns):            0.905
  Required (ns):          11.524
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/bl[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/rl_dti[0]:D
  Delay (ns):              0.526
  Slack (ns):             10.640
  Arrival (ns):            0.883
  Required (ns):          11.523
  Setup (ns):              0.202
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/bh[2]:CLK
  To: CAEN_LINK_instance/I_conet_interf/rl_dti[10]:D
  data required time                                 11.529
  data arrival time                          -        1.172
  slack                                              10.357
  ________________________________________________________
  Data arrival time calculation
  0.000                        rx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1:YL (r)
               +     0.350          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_CLK
  0.350                        CAEN_LINK_instance/I_conet_interf/bh[2]:CLK (r)
               +     0.060          cell: ADLIB:SLE
  0.410                        CAEN_LINK_instance/I_conet_interf/bh[2]:Q (r)
               +     0.762          net: CAEN_LINK_instance/I_conet_interf/bh[2]
  1.172                        CAEN_LINK_instance/I_conet_interf/rl_dti[10]:D (r)
                                    
  1.172                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     2.500          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  10.500                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.257          cell: ADLIB:GBM
  10.757                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.409          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  11.166                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB8:An (f)
               +     0.219          cell: ADLIB:RGB
  11.385                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB8:YL (r)
               +     0.345          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB8_rgbl_net_1
  11.730                       CAEN_LINK_instance/I_conet_interf/rl_dti[10]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  11.529                       CAEN_LINK_instance/I_conet_interf/rl_dti[10]:D
                                    
  11.529                       data required time


Operating Conditions : BEST

END SET rx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

----------------------------------------------------

SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.323
  Slack (ns):              1.269
  Arrival (ns):            3.245
  Required (ns):           4.514
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.321
  Slack (ns):              1.272
  Arrival (ns):            3.242
  Required (ns):           4.514
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.316
  Slack (ns):              1.275
  Arrival (ns):            3.241
  Required (ns):           4.516
  Setup (ns):              0.202
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.329
  Slack (ns):              1.278
  Arrival (ns):            3.242
  Required (ns):           4.520
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[4]:D
  Delay (ns):              0.330
  Slack (ns):              1.279
  Arrival (ns):            3.240
  Required (ns):           4.519
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
  data required time                                  4.514
  data arrival time                          -        3.245
  slack                                               1.269
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     0.970          cell: ADLIB:IOPADP_IN
  0.970                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     0.894          net: fpgack40_buf/YOUT
  1.864                        fpgack40_buf/U_GB:An (f)
               +     0.061          cell: ADLIB:GBM
  1.925                        fpgack40_buf/U_GB:YWn (f)
               +     0.417          net: fpgack40_buf/U_GB_YWn
  2.342                        fpgack40_buf/U_GB_RGB1_RGB69:An (f)
               +     0.219          cell: ADLIB:RGB
  2.561                        fpgack40_buf/U_GB_RGB1_RGB69:YL (r)
               +     0.361          net: fpgack40_buf/U_GB_RGB1_RGB69_rgbl_net_1
  2.922                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK (r)
               +     0.060          cell: ADLIB:SLE
  2.982                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:Q (r)
               +     0.263          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]
  3.245                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D (r)
                                    
  3.245                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     2.500          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.500                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.257          cell: ADLIB:GBM
  3.757                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.403          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.160                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2:An (f)
               +     0.219          cell: ADLIB:RGB
  4.379                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2:YL (r)
               +     0.336          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2_rgbl_net_1
  4.715                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  4.514                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
                                    
  4.514                        data required time


Operating Conditions : BEST

END SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]
  Delay (ns):              1.112
  Slack (ns):              0.225
  Arrival (ns):            6.063
  Required (ns):           6.288
  Setup (ns):              1.712
  Minimum Period (ns):     7.775
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[1]
  Delay (ns):              1.098
  Slack (ns):              0.251
  Arrival (ns):            6.049
  Required (ns):           6.300
  Setup (ns):              1.700
  Minimum Period (ns):     7.749
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[0]
  Delay (ns):              1.093
  Slack (ns):              0.267
  Arrival (ns):            6.044
  Required (ns):           6.311
  Setup (ns):              1.689
  Minimum Period (ns):     7.733
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[7]
  Delay (ns):              1.113
  Slack (ns):              0.283
  Arrival (ns):            6.064
  Required (ns):           6.347
  Setup (ns):              1.653
  Minimum Period (ns):     7.717
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:D
  Delay (ns):              0.476
  Slack (ns):              7.264
  Arrival (ns):            5.418
  Required (ns):          12.682
  Setup (ns):              0.254
  Minimum Period (ns):     0.736
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]
  data required time                                  6.288
  data arrival time                          -        6.063
  slack                                               0.225
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               +     3.183          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK[0]
  3.183                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:An (f)
               +     0.374          cell: ADLIB:GBM
  3.557                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:YWn (f)
               +     0.580          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_YWn
  4.137                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  4.454                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1:YL (r)
               +     0.497          net: CAEN_LINK_instance/I_EPCS_SERDES/Lane2_TX_CLK
  4.951                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.059                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:Q (f)
               +     0.584          net: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2_txdout[0]
  5.643                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_189:B (f)
               +     0.224          cell: ADLIB:IP_INTERFACE
  5.867                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_189:IPB (f)
               +     0.196          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXDATA_net[9]
  6.063                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9] (f)
                                    
  6.063                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               -     1.712          Library setup time: ADLIB:SERDESIF_075_IP
  6.288                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]
                                    
  6.288                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn
  Delay (ns):              1.626
  Slack (ns):              9.494
  Arrival (ns):            1.626
  Required (ns):          11.120
  Recovery (ns):           0.280
  Minimum Period (ns):    -1.494
  Skew (ns):              -3.400
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:ALn
  Delay (ns):              1.626
  Slack (ns):              9.500
  Arrival (ns):            1.626
  Required (ns):          11.126
  Recovery (ns):           0.280
  Minimum Period (ns):    -1.500
  Skew (ns):              -3.406
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]
  To: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn
  data required time                                 11.120
  data arrival time                          -        1.626
  slack                                               9.494
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               +     0.783          cell: ADLIB:SERDESIF_075_IP
  0.783                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXRSTN[0] (r)
               +     0.843          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_2_TX_RESET_N
  1.626                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn (r)
                                    
  1.626                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               +     2.199          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK[0]
  10.199                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:An (f)
               +     0.257          cell: ADLIB:GBM
  10.456                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:YWn (f)
               +     0.398          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_YWn
  10.854                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1:An (f)
               +     0.219          cell: ADLIB:RGB
  11.073                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1:YL (r)
               +     0.327          net: CAEN_LINK_instance/I_EPCS_SERDES/Lane2_TX_CLK
  11.400                       CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:CLK (r)
               -     0.280          Library recovery time: ADLIB:SLE
  11.120                       CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn
                                    
  11.120                       data required time


Operating Conditions : BEST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[3]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[35]
  Delay (ns):              1.107
  Slack (ns):             -0.672
  Arrival (ns):            6.594
  Required (ns):           5.922
  Setup (ns):              2.078
  Minimum Period (ns):     8.672
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[1]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[33]
  Delay (ns):              1.121
  Slack (ns):             -0.661
  Arrival (ns):            6.598
  Required (ns):           5.937
  Setup (ns):              2.063
  Minimum Period (ns):     8.661
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[32]
  Delay (ns):              1.001
  Slack (ns):             -0.655
  Arrival (ns):            6.504
  Required (ns):           5.849
  Setup (ns):              2.151
  Minimum Period (ns):     8.655
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[5]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[37]
  Delay (ns):              1.113
  Slack (ns):             -0.642
  Arrival (ns):            6.616
  Required (ns):           5.974
  Setup (ns):              2.026
  Minimum Period (ns):     8.642
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[4]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[36]
  Delay (ns):              1.102
  Slack (ns):             -0.613
  Arrival (ns):            6.579
  Required (ns):           5.966
  Setup (ns):              2.034
  Minimum Period (ns):     8.613
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[3]:CLK
  To: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[35]
  data required time                                  5.922
  data arrival time                          -        6.594
  slack                                              -0.672
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  4.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.589          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.656                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB9:An (f)
               +     0.317          cell: ADLIB:RGB
  4.973                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB9:YL (r)
               +     0.514          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB9_rgbl_net_1
  5.487                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[3]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.574                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[3]:Q (r)
               +     0.602          net: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0_txdout[3]
  6.176                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_123:A (r)
               +     0.194          cell: ADLIB:IP_INTERFACE
  6.370                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_123:IPA (r)
               +     0.224          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/M_RDATA_HRDATA_net[35]
  6.594                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[35] (r)
                                    
  6.594                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               -     2.078          Library setup time: ADLIB:SERDESIF_075_IP
  5.922                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[35]
                                    
  5.922                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/URN/YREG[5]:ALn
  Delay (ns):              1.900
  Slack (ns):              5.706
  Arrival (ns):            7.413
  Required (ns):          13.119
  Recovery (ns):           0.353
  Minimum Period (ns):     2.294
  Skew (ns):               0.041
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/URN/YREG[1]:ALn
  Delay (ns):              1.900
  Slack (ns):              5.706
  Arrival (ns):            7.413
  Required (ns):          13.119
  Recovery (ns):           0.353
  Minimum Period (ns):     2.294
  Skew (ns):               0.041
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/URN/SEL_R1[1]:ALn
  Delay (ns):              1.900
  Slack (ns):              5.706
  Arrival (ns):            7.413
  Required (ns):          13.119
  Recovery (ns):           0.353
  Minimum Period (ns):     2.294
  Skew (ns):               0.041
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/URN/SEL_R1[3]:ALn
  Delay (ns):              1.900
  Slack (ns):              5.707
  Arrival (ns):            7.413
  Required (ns):          13.120
  Recovery (ns):           0.353
  Minimum Period (ns):     2.293
  Skew (ns):               0.040
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UK/KCODE_6B[5]:ALn
  Delay (ns):              1.900
  Slack (ns):              5.715
  Arrival (ns):            7.413
  Required (ns):          13.128
  Recovery (ns):           0.353
  Minimum Period (ns):     2.285
  Skew (ns):               0.032
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/URN/YREG[5]:ALn
  data required time                                 13.119
  data arrival time                          -        7.413
  slack                                               5.706
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  4.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.586          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.653                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB8:An (f)
               +     0.317          cell: ADLIB:RGB
  4.970                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB8:YL (r)
               +     0.543          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB8_rgbl_net_1
  5.513                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.600                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:Q (r)
               +     0.313          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]
  5.913                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_rst_n:B (r)
               +     0.074          cell: ADLIB:CFG2
  5.987                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_rst_n:Y (r)
               +     1.426          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_rst_n
  7.413                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/URN/YREG[5]:ALn (r)
                                    
  7.413                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  11.693                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  12.067                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.586          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  12.653                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB8:An (f)
               +     0.317          cell: ADLIB:RGB
  12.970                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB8:YL (r)
               +     0.502          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB8_rgbl_net_1
  13.472                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/URN/YREG[5]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  13.119                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/URN/YREG[5]:ALn
                                    
  13.119                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

No Path 

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

SET CAEN_LINK_instance/I_conet_interf/token:Q to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

No Path 

END SET CAEN_LINK_instance/I_conet_interf/token:Q to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

SET tx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_ADDR_CLK
  To:   CAEN_LINK_instance/I_conet_interf/irq1:D
  Delay (ns):              2.050
  Slack (ns):              9.156
  Arrival (ns):            2.490
  Required (ns):          11.646
  Setup (ns):              0.138
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_ADDR_CLK
  To: CAEN_LINK_instance/I_conet_interf/irq1:D
  data required time                                 11.646
  data arrival time                          -        2.490
  slack                                               9.156
  ________________________________________________________
  Data arrival time calculation
  0.000                        tx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1:YL (r)
               +     0.337          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_TX_CLK
  0.337                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/FF_0:CLK (r)
               +     0.041          cell: ADLIB:SLE_IP_CLK
  0.378                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/FF_0:IPCLKn (f)
               +     0.062          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/A_ADDR_CLK_net
  0.440                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_ADDR_CLK (r)
               +     1.197          cell: ADLIB:RAM64x18_IP
  1.637                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_DOUT[0] (f)
               +     0.853          net: CAEN_LINK_instance/I_conet_interf/irq_tclk
  2.490                        CAEN_LINK_instance/I_conet_interf/irq1:D (f)
                                    
  2.490                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     2.551          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  10.551                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.257          cell: ADLIB:GBM
  10.808                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.399          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  11.207                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB6:An (f)
               +     0.219          cell: ADLIB:RGB
  11.426                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB6:YL (r)
               +     0.358          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB6_rgbl_net_1
  11.784                       CAEN_LINK_instance/I_conet_interf/irq1:CLK (r)
               -     0.138          Library setup time: ADLIB:SLE
  11.646                       CAEN_LINK_instance/I_conet_interf/irq1:D
                                    
  11.646                       data required time


Operating Conditions : BEST

END SET tx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

Path 1
  From: CAEN_LINK_instance/I_conet_interf/pckw:CLK
  To:   CAEN_LINK_instance/I_conet_interf/inc[0]:D
  Delay (ns):              0.569
  Slack (ns):              1.090
  Arrival (ns):            3.482
  Required (ns):           4.572
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.411
  Slack (ns):              1.251
  Arrival (ns):            3.336
  Required (ns):           4.587
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[4]:D
  Delay (ns):              0.414
  Slack (ns):              1.254
  Arrival (ns):            3.332
  Required (ns):           4.586
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.323
  Slack (ns):              1.304
  Arrival (ns):            3.248
  Required (ns):           4.552
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.330
  Slack (ns):              1.305
  Arrival (ns):            3.248
  Required (ns):           4.553
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/pckw:CLK
  To: CAEN_LINK_instance/I_conet_interf/inc[0]:D
  data required time                                  4.572
  data arrival time                          -        3.482
  slack                                               1.090
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     0.970          cell: ADLIB:IOPADP_IN
  0.970                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     0.894          net: fpgack40_buf/YOUT
  1.864                        fpgack40_buf/U_GB:An (f)
               +     0.061          cell: ADLIB:GBM
  1.925                        fpgack40_buf/U_GB:YWn (f)
               +     0.420          net: fpgack40_buf/U_GB_YWn
  2.345                        fpgack40_buf/U_GB_RGB1_RGB70:An (f)
               +     0.219          cell: ADLIB:RGB
  2.564                        fpgack40_buf/U_GB_RGB1_RGB70:YL (r)
               +     0.349          net: fpgack40_buf/U_GB_RGB1_RGB70_rgbl_net_1
  2.913                        CAEN_LINK_instance/I_conet_interf/pckw:CLK (r)
               +     0.060          cell: ADLIB:SLE
  2.973                        CAEN_LINK_instance/I_conet_interf/pckw:Q (r)
               +     0.509          net: CAEN_LINK_instance/I_conet_interf/pckw
  3.482                        CAEN_LINK_instance/I_conet_interf/inc[0]:D (r)
                                    
  3.482                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     2.551          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.551                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.257          cell: ADLIB:GBM
  3.808                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.402          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.210                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB5:An (f)
               +     0.219          cell: ADLIB:RGB
  4.429                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB5:YL (r)
               +     0.344          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB5_rgbl_net_1
  4.773                        CAEN_LINK_instance/I_conet_interf/inc[0]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  4.572                        CAEN_LINK_instance/I_conet_interf/inc[0]:D
                                    
  4.572                        data required time


Operating Conditions : BEST

END SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_conet_interf/endpck:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CAEN_LINK_instance/I_conet_interf/Q_arst0_i_rs:CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_conet_interf/token:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CAEN_LINK_instance/I_conet_interf/toksr:CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain EPCS_Demo_instance/CCC_0/GL0

SET Register to Register

Path 1
  From: EPCS_Demo_instance/ConfigMaster_0/state[3]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D
  Delay (ns):             11.131
  Slack (ns):             38.610
  Arrival (ns):           18.387
  Required (ns):          56.997
  Setup (ns):              0.254
  Minimum Period (ns):    11.390
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/ConfigMaster_0/state[3]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[14]:D
  Delay (ns):             11.042
  Slack (ns):             38.688
  Arrival (ns):           18.298
  Required (ns):          56.986
  Setup (ns):              0.254
  Minimum Period (ns):    11.312
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/ConfigMaster_0/state[3]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[13]:D
  Delay (ns):             11.028
  Slack (ns):             38.713
  Arrival (ns):           18.284
  Required (ns):          56.997
  Setup (ns):              0.254
  Minimum Period (ns):    11.287
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/ConfigMaster_0/state[3]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[12]:D
  Delay (ns):             10.983
  Slack (ns):             38.747
  Arrival (ns):           18.239
  Required (ns):          56.986
  Setup (ns):              0.254
  Minimum Period (ns):    11.253
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/ConfigMaster_0/state[3]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[10]:D
  Delay (ns):             10.980
  Slack (ns):             38.750
  Arrival (ns):           18.236
  Required (ns):          56.986
  Setup (ns):              0.254
  Minimum Period (ns):    11.250
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/ConfigMaster_0/state[3]:CLK
  To: EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D
  data required time                                 56.997
  data arrival time                          -       18.387
  slack                                              38.610
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  5.164                        
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  5.622                        EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.800                        EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.622          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  6.422                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB7:An (f)
               +     0.316          cell: ADLIB:RGB
  6.738                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB7:YR (r)
               +     0.518          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB7_rgbr_net_1
  7.256                        EPCS_Demo_instance/ConfigMaster_0/state[3]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  7.364                        EPCS_Demo_instance/ConfigMaster_0/state[3]:Q (f)
               +     0.847          net: EPCS_Demo_instance/ConfigMaster_0/state_dup[3]
  8.211                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_0_2[5]:D (f)
               +     0.315          cell: ADLIB:CFG4
  8.526                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_0_2[5]:Y (r)
               +     0.225          net: EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_0_2[5]
  8.751                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_0[5]:B (r)
               +     0.074          cell: ADLIB:CFG3
  8.825                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_0[5]:Y (r)
               +     0.630          net: EPCS_Demo_instance/ConfigMaster_0/N_462
  9.455                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2[5]:C (r)
               +     0.202          cell: ADLIB:CFG3
  9.657                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2[5]:Y (r)
               +     0.687          net: EPCS_Demo_instance/ConfigMaster_0/N_441
  10.344                       EPCS_Demo_instance/ConfigMaster_0/d_state88_1_0:D (r)
               +     0.158          cell: ADLIB:CFG4
  10.502                       EPCS_Demo_instance/ConfigMaster_0/d_state88_1_0:Y (r)
               +     0.797          net: EPCS_Demo_instance/ConfigMaster_0/busy_228_1_0
  11.299                       EPCS_Demo_instance/ConfigMaster_0/d_state101:C (r)
               +     0.202          cell: ADLIB:CFG3
  11.501                       EPCS_Demo_instance/ConfigMaster_0/d_state101:Y (r)
               +     0.756          net: EPCS_Demo_instance/ConfigMaster_0/d_state101
  12.257                       EPCS_Demo_instance/ConfigMaster_0/un1_d_HWDATA_1_sqmuxa_tz:D (r)
               +     0.337          cell: ADLIB:CFG4
  12.594                       EPCS_Demo_instance/ConfigMaster_0/un1_d_HWDATA_1_sqmuxa_tz:Y (r)
               +     0.541          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m1
  13.135                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI76S21[0]:B (r)
               +     0.177          cell: ADLIB:ARI1_CC
  13.312                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI76S21[0]:P (f)
               +     0.000          net: NET_CC_CONFIG4120
  13.312                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI76S21[0]_CC_0:P[0] (f)
               +     0.260          cell: ADLIB:CC_CONFIG
  13.572                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI76S21[0]_CC_0:CC[1] (r)
               +     0.000          net: NET_CC_CONFIG4125
  13.572                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNIGEO52[1]:CC (r)
               +     0.066          cell: ADLIB:ARI1_CC
  13.638                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNIGEO52[1]:S (r)
               +     1.411          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m1Z[1]
  15.049                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI7BG43[1]:D (r)
               +     0.404          cell: ADLIB:ARI1_CC
  15.453                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI7BG43[1]:UB (f)
               +     0.000          net: NET_CC_CONFIG4237
  15.453                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI7BG43[1]_CC_0:UB[4] (f)
               +     0.736          cell: ADLIB:CC_CONFIG
  16.189                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI7BG43[1]_CC_0:CC[11] (r)
               +     0.000          net: NET_CC_CONFIG4259
  16.189                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNIOB0LN1[8]:CC (r)
               +     0.066          cell: ADLIB:ARI1_CC
  16.255                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNIOB0LN1[8]:S (r)
               +     0.952          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m2[8]
  17.207                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNILC4FG6[8]:D (r)
               +     0.235          cell: ADLIB:ARI1_CC
  17.442                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNILC4FG6[8]:UB (f)
               +     0.000          net: NET_CC_CONFIG376
  17.442                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI3DMB8[2]_CC_1:UB[0] (f)
               +     0.803          cell: ADLIB:CC_CONFIG
  18.245                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI3DMB8[2]_CC_1:CC[7] (r)
               +     0.000          net: NET_CC_CONFIG398
  18.245                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNO[15]:CC (r)
               +     0.066          cell: ADLIB:ARI1_CC
  18.311                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNO[15]:S (r)
               +     0.076          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m3[15]
  18.387                       EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D (r)
                                    
  18.387                       data arrival time
  ________________________________________________________
  Data required time calculation
  50.000                       EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  50.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  55.164                       
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  55.622                       EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  55.800                       EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.625          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  56.425                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB4:An (f)
               +     0.316          cell: ADLIB:RGB
  56.741                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB4:YR (r)
               +     0.510          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB4_rgbr_net_1
  57.251                       EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  56.997                       EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D
                                    
  56.997                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/HWDATA_int[9]:ALn
  Delay (ns):              3.871
  Slack (ns):             45.803
  Arrival (ns):           11.069
  Required (ns):          56.872
  Recovery (ns):           0.353
  Minimum Period (ns):     4.197
  Skew (ns):              -0.027
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/HWDATA_int[25]:ALn
  Delay (ns):              3.871
  Slack (ns):             45.803
  Arrival (ns):           11.069
  Required (ns):          56.872
  Recovery (ns):           0.353
  Minimum Period (ns):     4.197
  Skew (ns):              -0.027
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/HWDATA_int[1]:ALn
  Delay (ns):              3.871
  Slack (ns):             45.813
  Arrival (ns):           11.069
  Required (ns):          56.882
  Recovery (ns):           0.353
  Minimum Period (ns):     4.187
  Skew (ns):              -0.037
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/ins1[23]:ALn
  Delay (ns):              3.671
  Slack (ns):             46.027
  Arrival (ns):           10.869
  Required (ns):          56.896
  Recovery (ns):           0.353
  Minimum Period (ns):     3.973
  Skew (ns):              -0.051
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/acc[21]:ALn
  Delay (ns):              3.674
  Slack (ns):             46.028
  Arrival (ns):           10.872
  Required (ns):          56.900
  Recovery (ns):           0.353
  Minimum Period (ns):     3.972
  Skew (ns):              -0.055
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To: EPCS_Demo_instance/ConfigMaster_0/HWDATA_int[9]:ALn
  data required time                                 56.872
  data arrival time                          -       11.069
  slack                                              45.803
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  5.164                        
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  5.622                        EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.800                        EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.570          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  6.370                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB13:An (f)
               +     0.316          cell: ADLIB:RGB
  6.686                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB13:YR (r)
               +     0.512          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB13_rgbr_net_1
  7.198                        EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK (r)
               +     0.087          cell: ADLIB:SLE
  7.285                        EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:Q (r)
               +     2.944          net: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep
  10.229                       EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIOB72/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  10.545                       EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIOB72/U0_RGB1:YR (r)
               +     0.524          net: EPCS_Demo_instance/MSS_HPMS_READY_int_arst_RRight
  11.069                       EPCS_Demo_instance/ConfigMaster_0/HWDATA_int[9]:ALn (r)
                                    
  11.069                       data arrival time
  ________________________________________________________
  Data required time calculation
  50.000                       EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  50.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  55.164                       
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  55.622                       EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  55.800                       EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.629          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  56.429                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  56.745                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB0:YR (r)
               +     0.480          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB0_rgbr_net_1
  57.225                       EPCS_Demo_instance/ConfigMaster_0/HWDATA_int[9]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  56.872                       EPCS_Demo_instance/ConfigMaster_0/HWDATA_int[9]:ALn
                                    
  56.872                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB to EPCS_Demo_instance/CCC_0/GL0

No Path 

END SET EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB to EPCS_Demo_instance/CCC_0/GL0

----------------------------------------------------

SET EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT to EPCS_Demo_instance/CCC_0/GL0

No Path 

END SET EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT to EPCS_Demo_instance/CCC_0/GL0

----------------------------------------------------

Clock Domain EPCS_Demo_instance/CCC_0/GL1

SET Register to Register

Path 1
  From: clock_counter[2]:CLK
  To:   state_clock[0]:D
  Delay (ns):              3.141
  Slack (ns):             21.580
  Arrival (ns):           10.004
  Required (ns):          31.584
  Setup (ns):              0.254
  Minimum Period (ns):     3.420
  Operating Conditions:    WORST

Path 2
  From: clock_counter[4]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.944
  Slack (ns):             21.777
  Arrival (ns):            9.807
  Required (ns):          31.584
  Setup (ns):              0.254
  Minimum Period (ns):     3.223
  Operating Conditions:    WORST

Path 3
  From: clock_counter[3]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.902
  Slack (ns):             21.809
  Arrival (ns):            9.775
  Required (ns):          31.584
  Setup (ns):              0.254
  Minimum Period (ns):     3.191
  Operating Conditions:    WORST

Path 4
  From: clock_counter[5]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.877
  Slack (ns):             21.834
  Arrival (ns):            9.750
  Required (ns):          31.584
  Setup (ns):              0.254
  Minimum Period (ns):     3.166
  Operating Conditions:    WORST

Path 5
  From: clock_counter[7]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.864
  Slack (ns):             21.847
  Arrival (ns):            9.737
  Required (ns):          31.584
  Setup (ns):              0.254
  Minimum Period (ns):     3.153
  Operating Conditions:    WORST


Expanded Path 1
  From: clock_counter[2]:CLK
  To: state_clock[0]:D
  data required time                                 31.584
  data arrival time                          -       10.004
  slack                                              21.580
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  4.835                        
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  5.294                        EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  5.471                        EPCS_Demo_instance/CCC_0/GL1_INST:YWn (f)
               +     0.557          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn
  6.028                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  6.344                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YR (r)
               +     0.519          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbr_net_1
  6.863                        clock_counter[2]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  6.971                        clock_counter[2]:Q (f)
               +     0.433          net: clock_counter[2]
  7.404                        state_clock_ns_1_0_.m15_e_11:D (f)
               +     0.287          cell: ADLIB:CFG4
  7.691                        state_clock_ns_1_0_.m15_e_11:Y (f)
               +     0.502          net: state_clock_ns_1_0_.m15_e_11
  8.193                        state_clock_ns_1_0_.m15_e:A (f)
               +     0.287          cell: ADLIB:CFG4
  8.480                        state_clock_ns_1_0_.m15_e:Y (f)
               +     0.619          net: state_clock_ns_1_0_.N_43_mux
  9.099                        state_clock_ns_1_0_.m17:A (f)
               +     0.221          cell: ADLIB:CFG3
  9.320                        state_clock_ns_1_0_.m17:Y (r)
               +     0.307          net: state_clock_ns_1_0_.N_44_mux
  9.627                        state_clock_ns_1_0_.m24:D (r)
               +     0.303          cell: ADLIB:CFG4
  9.930                        state_clock_ns_1_0_.m24:Y (r)
               +     0.074          net: state_clock_ns[0]
  10.004                       state_clock[0]:D (r)
                                    
  10.004                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  25.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  29.835                       
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  30.294                       EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  30.472                       EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.553          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  31.025                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  31.342                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:YL (r)
               +     0.496          net: clk40
  31.838                       state_clock[0]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  31.584                       state_clock[0]:D
                                    
  31.584                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: lvCLKLOS
  To:   state_clock[0]:D
  Delay (ns):              4.083
  Arrival (ns):            4.083
  Setup (ns):              0.201
  External Setup (ns):    -0.305
  Operating Conditions:     BEST

Path 2
  From: lvCLKLOS
  To:   state_clock[1]:D
  Delay (ns):              4.055
  Arrival (ns):            4.055
  Setup (ns):              0.201
  External Setup (ns):    -0.328
  Operating Conditions:     BEST

Path 3
  From: lvCLKLOS
  To:   clock_selection[0]:D
  Delay (ns):              3.885
  Arrival (ns):            3.885
  Setup (ns):              0.201
  External Setup (ns):    -0.504
  Operating Conditions:     BEST

Path 4
  From: lvCLKLOS
  To:   clock_selection[1]:D
  Delay (ns):              3.586
  Arrival (ns):            3.586
  Setup (ns):              0.201
  External Setup (ns):    -0.797
  Operating Conditions:     BEST


Expanded Path 1
  From: lvCLKLOS
  To: state_clock[0]:D
  data required time                                    N/C
  data arrival time                          -        4.083
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        lvCLKLOS (f)
               +     0.000          net: lvCLKLOS
  0.000                        lvCLKLOS_ibuf/U0/U_IOPAD:PAD (f)
               +     1.260          cell: ADLIB:IOPAD_IN
  1.260                        lvCLKLOS_ibuf/U0/U_IOPAD:Y (f)
               +     0.022          net: lvCLKLOS_ibuf/U0/YIN1
  1.282                        lvCLKLOS_ibuf/U0/U_IOINFF:A (f)
               +     0.071          cell: ADLIB:IOINFF_BYPASS
  1.353                        lvCLKLOS_ibuf/U0/U_IOINFF:Y (f)
               +     2.029          net: lvCLKLOS_0
  3.382                        state_clock_ns_1_0_.m22_1_0:B (f)
               +     0.153          cell: ADLIB:CFG3
  3.535                        state_clock_ns_1_0_.m22_1_0:Y (r)
               +     0.151          net: state_clock_ns_1_0_.m22_1_0
  3.686                        state_clock_ns_1_0_.m22:C (r)
               +     0.051          cell: ADLIB:CFG3
  3.737                        state_clock_ns_1_0_.m22:Y (r)
               +     0.156          net: state_clock_ns_1_0_.N_31_mux
  3.893                        state_clock_ns_1_0_.m24:C (r)
               +     0.139          cell: ADLIB:CFG4
  4.032                        state_clock_ns_1_0_.m24:Y (r)
               +     0.051          net: state_clock_ns[0]
  4.083                        state_clock[0]:D (r)
                                    
  4.083                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  N/C                          EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     3.240          Clock generation
  N/C                          
               +     0.308          net: EPCS_Demo_instance/CCC_0/GL1_net
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.118          cell: ADLIB:GBM
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.368          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:An (f)
               +     0.213          cell: ADLIB:RGB
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:YL (r)
               +     0.342          net: clk40
  N/C                          state_clock[0]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  N/C                          state_clock[0]:D


Operating Conditions : BEST

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: clock_selection[1]:CLK
  To:   CLK_SEL2
  Delay (ns):              8.682
  Arrival (ns):           15.526
  Clock to Out (ns):      15.526
  Operating Conditions:    WORST

Path 2
  From: clock_selection[1]:CLK
  To:   CLKLEDG
  Delay (ns):              6.920
  Arrival (ns):           13.764
  Clock to Out (ns):      13.764
  Operating Conditions:    WORST

Path 3
  From: clock_selection[0]:CLK
  To:   CLK_SEL1
  Delay (ns):              6.834
  Arrival (ns):           13.688
  Clock to Out (ns):      13.688
  Operating Conditions:    WORST

Path 4
  From: clock_selection[0]:CLK
  To:   CLKLEDR
  Delay (ns):              6.561
  Arrival (ns):           13.415
  Clock to Out (ns):      13.415
  Operating Conditions:    WORST


Expanded Path 1
  From: clock_selection[1]:CLK
  To: CLK_SEL2
  data required time                                    N/C
  data arrival time                          -       15.526
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  4.835                        
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  5.294                        EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.472                        EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.553          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  6.025                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  6.342                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:YL (r)
               +     0.502          net: clk40
  6.844                        clock_selection[1]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  6.952                        clock_selection[1]:Q (f)
               +     5.745          net: CLKLEDG_c
  12.697                       CLK_SEL2_obuf/U0/U_IOOUTFF:A (f)
               +     0.330          cell: ADLIB:IOOUTFF_BYPASS
  13.027                       CLK_SEL2_obuf/U0/U_IOOUTFF:Y (f)
               +     0.095          net: CLK_SEL2_obuf/U0/DOUT
  13.122                       CLK_SEL2_obuf/U0/U_IOPAD:D (f)
               +     2.404          cell: ADLIB:IOPAD_TRI
  15.526                       CLK_SEL2_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: CLK_SEL2
  15.526                       CLK_SEL2 (f)
                                    
  15.526                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  N/C                          EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  N/C                          
                                    
  N/C                          CLK_SEL2 (f)


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/CCC_0/GL1

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/CCC_0/GL1

----------------------------------------------------

SET FPGACK40 to EPCS_Demo_instance/CCC_0/GL1

Path 1
  From: vme_int_instance/regs.clocksel[0]:CLK
  To:   state_clock[0]:D
  Delay (ns):              1.244
  Slack (ns):             25.342
  Arrival (ns):            4.177
  Required (ns):          29.519
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: vme_int_instance/regs.clocksel[0]:CLK
  To:   state_clock[1]:D
  Delay (ns):              1.089
  Slack (ns):             25.492
  Arrival (ns):            4.022
  Required (ns):          29.514
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: vme_int_instance/regs.clocksel[1]:CLK
  To:   clock_selection[0]:D
  Delay (ns):              1.011
  Slack (ns):             25.584
  Arrival (ns):            3.936
  Required (ns):          29.520
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: vme_int_instance/regs.clocksel[2]:CLK
  To:   clock_selection[0]:D
  Delay (ns):              0.859
  Slack (ns):             25.726
  Arrival (ns):            3.794
  Required (ns):          29.520
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: vme_int_instance/regs.clocksel[1]:CLK
  To:   clock_selection[1]:D
  Delay (ns):              0.644
  Slack (ns):             25.945
  Arrival (ns):            3.569
  Required (ns):          29.514
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: vme_int_instance/regs.clocksel[0]:CLK
  To: state_clock[0]:D
  data required time                                 29.519
  data arrival time                          -        4.177
  slack                                              25.342
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     0.970          cell: ADLIB:IOPADP_IN
  0.970                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     0.894          net: fpgack40_buf/YOUT
  1.864                        fpgack40_buf/U_GB:An (f)
               +     0.061          cell: ADLIB:GBM
  1.925                        fpgack40_buf/U_GB:YEn (f)
               +     0.419          net: fpgack40_buf/U_GB_YWn_GEast
  2.344                        fpgack40_buf/U_GB_RGB1_RGB36:An (f)
               +     0.219          cell: ADLIB:RGB
  2.563                        fpgack40_buf/U_GB_RGB1_RGB36:YL (r)
               +     0.370          net: fpgack40_buf/U_GB_RGB1_RGB36_rgbl_net_1
  2.933                        vme_int_instance/regs.clocksel[0]:CLK (r)
               +     0.074          cell: ADLIB:SLE
  3.007                        vme_int_instance/regs.clocksel[0]:Q (f)
               +     0.595          net: regs.clocksel[0]
  3.602                        state_clock_ns_1_0_.m17:B (f)
               +     0.102          cell: ADLIB:CFG3
  3.704                        state_clock_ns_1_0_.m17:Y (r)
               +     0.212          net: state_clock_ns_1_0_.N_44_mux
  3.916                        state_clock_ns_1_0_.m24:D (r)
               +     0.210          cell: ADLIB:CFG4
  4.126                        state_clock_ns_1_0_.m24:Y (r)
               +     0.051          net: state_clock_ns[0]
  4.177                        state_clock[0]:D (r)
                                    
  4.177                        data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  25.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     3.341          Clock generation
  28.341                       
               +     0.317          net: EPCS_Demo_instance/CCC_0/GL1_net
  28.658                       EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.122          cell: ADLIB:GBM
  28.780                       EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.379          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  29.159                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:An (f)
               +     0.219          cell: ADLIB:RGB
  29.378                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:YL (r)
               +     0.342          net: clk40
  29.720                       state_clock[0]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  29.519                       state_clock[0]:D
                                    
  29.519                       data required time


Operating Conditions : BEST

END SET FPGACK40 to EPCS_Demo_instance/CCC_0/GL1

----------------------------------------------------

SET DCLK0 to EPCS_Demo_instance/CCC_0/GL1

Path 1
  From: GBTX_RXRDY
  To:   state_clock[0]:D
  Delay (ns):              7.753
  Slack (ns):             19.720
  Arrival (ns):           11.753
  Required (ns):          31.473
  Setup (ns):              0.174
  Operating Conditions:    WORST

Path 2
  From: GBTX_RXRDY
  To:   state_clock[1]:D
  Delay (ns):              7.711
  Slack (ns):             19.754
  Arrival (ns):           11.711
  Required (ns):          31.465
  Setup (ns):              0.174
  Operating Conditions:    WORST

Path 3
  From: GBTX_RXRDY
  To:   clock_selection[0]:D
  Delay (ns):              7.026
  Slack (ns):             20.368
  Arrival (ns):           11.026
  Required (ns):          31.394
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: GBTX_RXRDY
  To: state_clock[0]:D
  data required time                                 31.473
  data arrival time                          -       11.753
  slack                                              19.720
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     4.000          Input Delay Constraint
  4.000                        GBTX_RXRDY (f)
               +     0.000          net: GBTX_RXRDY
  4.000                        GBTX_RXRDY_ibuf/U0/U_IOPAD:PAD (f)
               +     1.916          cell: ADLIB:IOPAD_IN
  5.916                        GBTX_RXRDY_ibuf/U0/U_IOPAD:Y (f)
               +     0.098          net: GBTX_RXRDY_ibuf/U0/YIN1
  6.014                        GBTX_RXRDY_ibuf/U0/U_IOINFF:A (f)
               +     0.141          cell: ADLIB:IOINFF_BYPASS
  6.155                        GBTX_RXRDY_ibuf/U0/U_IOINFF:Y (f)
               +     4.699          net: GBTX_RXRDY_0
  10.854                       state_clock_ns_1_0_.m22_1_0:A (f)
               +     0.087          cell: ADLIB:CFG3
  10.941                       state_clock_ns_1_0_.m22_1_0:Y (f)
               +     0.221          net: state_clock_ns_1_0_.m22_1_0
  11.162                       state_clock_ns_1_0_.m22:C (f)
               +     0.087          cell: ADLIB:CFG3
  11.249                       state_clock_ns_1_0_.m22:Y (f)
               +     0.221          net: state_clock_ns_1_0_.N_31_mux
  11.470                       state_clock_ns_1_0_.m24:C (f)
               +     0.209          cell: ADLIB:CFG4
  11.679                       state_clock_ns_1_0_.m24:Y (f)
               +     0.074          net: state_clock_ns[0]
  11.753                       state_clock[0]:D (f)
                                    
  11.753                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  25.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.690          Clock generation
  29.690                       
               +     0.445          net: EPCS_Demo_instance/CCC_0/GL1_net
  30.135                       EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.173          cell: ADLIB:GBM
  30.308                       EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.536          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  30.844                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:An (f)
               +     0.307          cell: ADLIB:RGB
  31.151                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:YL (r)
               +     0.496          net: clk40
  31.647                       state_clock[0]:CLK (r)
               -     0.174          Library setup time: ADLIB:SLE
  31.473                       state_clock[0]:D
                                    
  31.473                       data required time


Operating Conditions : WORST

END SET DCLK0 to EPCS_Demo_instance/CCC_0/GL1

----------------------------------------------------

Clock Domain EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB

SET Register to Register

Path 1
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To:   EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN
  Delay (ns):              2.258
  Slack (ns):              1.308
  Arrival (ns):            2.258
  Required (ns):           3.566
  Setup (ns):              0.245
  Minimum Period (ns):    -1.308
  Operating Conditions:     BEST

Path 2
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To:   EPCS_Demo_instance/CORECONFIGP_0/state[0]:D
  Delay (ns):              1.785
  Slack (ns):              1.818
  Arrival (ns):            1.785
  Required (ns):           3.603
  Setup (ns):              0.201
  Minimum Period (ns):    -1.818
  Operating Conditions:     BEST

Path 3
  From: EPCS_Demo_instance/CORECONFIGP_0/psel:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PSEL
  Delay (ns):              6.404
  Slack (ns):             91.082
  Arrival (ns):           12.040
  Required (ns):         103.122
  Setup (ns):              2.663
  Minimum Period (ns):    17.836
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORECONFIGP_0/SDIF0_PENABLE_0:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PENABLE
  Delay (ns):              6.354
  Slack (ns):             93.061
  Arrival (ns):           12.009
  Required (ns):         105.070
  Setup (ns):              0.715
  Minimum Period (ns):    13.878
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORECONFIGP_0/psel:CLK
  To:   EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN
  Delay (ns):              5.066
  Slack (ns):             94.513
  Arrival (ns):           10.702
  Required (ns):         105.215
  Setup (ns):              0.308
  Minimum Period (ns):    10.974
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To: EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN
  data required time                                  3.566
  data arrival time                          -        2.258
  slack                                               1.308
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     0.587          cell: ADLIB:MSS_075_IP
  0.587                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:PER2_FABRIC_PENABLE (r)
               +     0.950          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_TMP_0_FIC_2_APB_MASTER_PENABLE
  1.537                        EPCS_Demo_instance/CORECONFIGP_0/un1_fic_2_apb_m_psel:A (r)
               +     0.098          cell: ADLIB:CFG2
  1.635                        EPCS_Demo_instance/CORECONFIGP_0/un1_fic_2_apb_m_psel:Y (f)
               +     0.069          net: EPCS_Demo_instance/CORECONFIGP_0/un1_fic_2_apb_m_psel_i_0
  1.704                        EPCS_Demo_instance/CORECONFIGP_0/un1_next_state_0_sqmuxa_i_m4:A (f)
               +     0.060          cell: ADLIB:CFG3
  1.764                        EPCS_Demo_instance/CORECONFIGP_0/un1_next_state_0_sqmuxa_i_m4:Y (f)
               +     0.065          net: EPCS_Demo_instance/CORECONFIGP_0/N_41
  1.829                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0_RNO:B (f)
               +     0.060          cell: ADLIB:CFG3
  1.889                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0_RNO:Y (f)
               +     0.369          net: EPCS_Demo_instance/CORECONFIGP_0/N_40_i
  2.258                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN (f)
                                    
  2.258                        data arrival time
  ________________________________________________________
  Data required time calculation
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     2.543          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
  2.543                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:An (f)
               +     0.257          cell: ADLIB:GBM
  2.800                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:YEn (f)
               +     0.423          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_YWn_GEast
  3.223                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:An (f)
               +     0.218          cell: ADLIB:RGB
  3.441                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:YR (r)
               +     0.370          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_YR
  3.811                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:CLK (r)
               -     0.245          Library setup time: ADLIB:SLE
  3.566                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN
                                    
  3.566                        data required time


Operating Conditions : BEST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK
  To:   EPCS_Demo_instance/CORECONFIGP_0/state[1]:ALn
  Delay (ns):              1.300
  Slack (ns):            198.331
  Arrival (ns):            6.828
  Required (ns):         205.159
  Recovery (ns):           0.353
  Minimum Period (ns):     1.669
  Skew (ns):               0.016
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK
  To:   EPCS_Demo_instance/CORECONFIGP_0/state[0]:ALn
  Delay (ns):              1.300
  Slack (ns):            198.331
  Arrival (ns):            6.828
  Required (ns):         205.159
  Recovery (ns):           0.353
  Minimum Period (ns):     1.669
  Skew (ns):               0.016
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK
  To: EPCS_Demo_instance/CORECONFIGP_0/state[1]:ALn
  data required time                                205.159
  data arrival time                          -        6.828
  slack                                             198.331
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     3.680          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
  3.680                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:An (f)
               +     0.374          cell: ADLIB:GBM
  4.054                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:YEn (f)
               +     0.617          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_YWn_GEast
  4.671                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  4.987                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:YR (r)
               +     0.541          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_YR
  5.528                        EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.636                        EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:Q (f)
               +     0.369          net: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1_0
  6.005                        EPCS_Demo_instance/CORECONFIGP_0/state_4:A (f)
               +     0.099          cell: ADLIB:CFG2
  6.104                        EPCS_Demo_instance/CORECONFIGP_0/state_4:Y (r)
               +     0.724          net: EPCS_Demo_instance/CORECONFIGP_0/N_26_i
  6.828                        EPCS_Demo_instance/CORECONFIGP_0/state[1]:ALn (r)
                                    
  6.828                        data arrival time
  ________________________________________________________
  Data required time calculation
  200.000                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  200.000                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     3.680          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
  203.680                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:An (f)
               +     0.374          cell: ADLIB:GBM
  204.054                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:YEn (f)
               +     0.617          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_YWn_GEast
  204.671                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  204.987                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:YR (r)
               +     0.525          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_YR
  205.512                      EPCS_Demo_instance/CORECONFIGP_0/state[1]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  205.159                      EPCS_Demo_instance/CORECONFIGP_0/state[1]:ALn
                                    
  205.159                      data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB

----------------------------------------------------

Clock Domain EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

SET Register to Register

Path 1
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[9]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              2.620
  Slack (ns):             17.016
  Arrival (ns):           11.288
  Required (ns):          28.304
  Setup (ns):              0.308
  Minimum Period (ns):     2.984
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[12]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              2.497
  Slack (ns):             17.181
  Arrival (ns):           11.123
  Required (ns):          28.304
  Setup (ns):              0.308
  Minimum Period (ns):     2.819
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[3]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              2.406
  Slack (ns):             17.230
  Arrival (ns):           11.074
  Required (ns):          28.304
  Setup (ns):              0.308
  Minimum Period (ns):     2.770
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[11]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              2.378
  Slack (ns):             17.257
  Arrival (ns):           11.047
  Required (ns):          28.304
  Setup (ns):              0.308
  Minimum Period (ns):     2.743
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[10]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              2.352
  Slack (ns):             17.296
  Arrival (ns):           11.008
  Required (ns):          28.304
  Setup (ns):              0.308
  Minimum Period (ns):     2.704
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[9]:CLK
  To: EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  data required time                                 28.304
  data arrival time                          -       11.288
  slack                                              17.016
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  3.101                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  3.253                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  6.817                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  7.191                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.624          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  7.815                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  8.132                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YL (r)
               +     0.536          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbl_net_1
  8.668                        EPCS_Demo_instance/CORERESETP_0/count_sdif0[9]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  8.755                        EPCS_Demo_instance/CORERESETP_0/count_sdif0[9]:Q (r)
               +     0.737          net: EPCS_Demo_instance/CORERESETP_0/count_sdif0[9]
  9.492                        EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0_7:A (r)
               +     0.326          cell: ADLIB:CFG4
  9.818                        EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0_7:Y (f)
               +     0.223          net: EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0_7
  10.041                       EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0:B (f)
               +     0.164          cell: ADLIB:CFG4
  10.205                       EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0:Y (f)
               +     1.083          net: EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0
  11.288                       EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN (f)
                                    
  11.288                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  23.101                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  23.253                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  26.817                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  27.191                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.624          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  27.815                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  28.132                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YL (r)
               +     0.480          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbl_net_1
  28.612                       EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:CLK (r)
               -     0.308          Library setup time: ADLIB:SLE
  28.304                       EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
                                    
  28.304                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0[8]:ALn
  Delay (ns):              1.563
  Slack (ns):             18.091
  Arrival (ns):           10.196
  Required (ns):          28.287
  Recovery (ns):           0.353
  Minimum Period (ns):     1.909
  Skew (ns):              -0.007
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0[6]:ALn
  Delay (ns):              1.563
  Slack (ns):             18.091
  Arrival (ns):           10.196
  Required (ns):          28.287
  Recovery (ns):           0.353
  Minimum Period (ns):     1.909
  Skew (ns):              -0.007
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0[4]:ALn
  Delay (ns):              1.563
  Slack (ns):             18.091
  Arrival (ns):           10.196
  Required (ns):          28.287
  Recovery (ns):           0.353
  Minimum Period (ns):     1.909
  Skew (ns):              -0.007
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0[2]:ALn
  Delay (ns):              1.563
  Slack (ns):             18.091
  Arrival (ns):           10.196
  Required (ns):          28.287
  Recovery (ns):           0.353
  Minimum Period (ns):     1.909
  Skew (ns):              -0.007
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0[10]:ALn
  Delay (ns):              1.563
  Slack (ns):             18.091
  Arrival (ns):           10.196
  Required (ns):          28.287
  Recovery (ns):           0.353
  Minimum Period (ns):     1.909
  Skew (ns):              -0.007
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To: EPCS_Demo_instance/CORERESETP_0/count_sdif0[8]:ALn
  data required time                                 28.287
  data arrival time                          -       10.196
  slack                                              18.091
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  3.101                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  3.253                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  6.817                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  7.191                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.623          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  7.814                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  8.131                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YL (r)
               +     0.502          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_O2F
  8.633                        EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK (r)
               +     0.087          cell: ADLIB:SLE
  8.720                        EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:Q (r)
               +     1.476          net: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc
  10.196                       EPCS_Demo_instance/CORERESETP_0/count_sdif0[8]:ALn (r)
                                    
  10.196                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  23.101                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  23.253                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  26.817                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  27.191                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.624          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  27.815                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  28.132                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YL (r)
               +     0.508          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbl_net_1
  28.640                       EPCS_Demo_instance/CORERESETP_0/count_sdif0[8]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  28.287                       EPCS_Demo_instance/CORERESETP_0/count_sdif0[8]:ALn
                                    
  28.287                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

----------------------------------------------------

Clock Domain atck

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK

SET Register to Register

Path 1
  From: ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              8.039
  Arrival (ns):           16.743
  Setup (ns):             -0.941
  Minimum Period (ns):    31.604
  Operating Conditions:    WORST

Path 2
  From: ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              7.615
  Arrival (ns):           16.334
  Setup (ns):             -0.941
  Minimum Period (ns):    30.786
  Operating Conditions:    WORST

Path 3
  From: ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              7.457
  Arrival (ns):           16.159
  Setup (ns):             -0.941
  Minimum Period (ns):    30.436
  Operating Conditions:    WORST

Path 4
  From: ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              7.394
  Arrival (ns):           16.081
  Setup (ns):             -0.941
  Minimum Period (ns):    30.280
  Operating Conditions:    WORST

Path 5
  From: ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              7.018
  Arrival (ns):           15.716
  Setup (ns):             -0.941
  Minimum Period (ns):    29.550
  Operating Conditions:    WORST


Expanded Path 1
  From: ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[0]:CLK
  To: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  data required time                                    N/C
  data arrival time                          -       16.743
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        atck
               +     0.000          Clock source
  0.000                        atck (r)
               +     0.000          net: atck
  0.000                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK (r)
               +     3.088          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  3.088                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UDRCK (r)
               +     3.825          net: ident_coreinst/comm_block_INST/jtagi/identify_clk_int
  6.913                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:An (f)
               +     0.374          cell: ADLIB:GBM
  7.287                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:YEn (f)
               +     0.573          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_YWn_GEast
  7.860                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB7:An (f)
               +     0.316          cell: ADLIB:RGB
  8.176                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB7:YR (r)
               +     0.528          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB7_rgbr_net_1
  8.704                        ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[0]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  8.812                        ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[0]:Q (f)
               +     0.856          net: ident_coreinst/IICE_INST/b3_SoW/ttdo
  9.668                        ident_coreinst/IICE_INST/b3_SoW/b7_yYh03wy_u_i:C (f)
               +     0.099          cell: ADLIB:CFG4
  9.767                        ident_coreinst/IICE_INST/b3_SoW/b7_yYh03wy_u_i:Y (r)
               +     0.441          net: ident_coreinst/IICE_INST/N_13
  10.208                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_a2:B (r)
               +     0.100          cell: ADLIB:CFG2
  10.308                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_a2:Y (f)
               +     0.588          net: ident_coreinst/IICE_INST/b8_uKr_IFLY/N_61
  10.896                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_1:B (f)
               +     0.164          cell: ADLIB:CFG4
  11.060                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_1:Y (f)
               +     0.094          net: ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_1
  11.154                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_2:C (f)
               +     0.087          cell: ADLIB:CFG4
  11.241                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_2:Y (f)
               +     0.503          net: ident_coreinst/b3_PLF_0_2
  11.744                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_1:C (f)
               +     0.099          cell: ADLIB:CFG4
  11.843                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_1:Y (r)
               +     0.623          net: ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_1
  12.466                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF:B (r)
               +     0.143          cell: ADLIB:CFG3
  12.609                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF:Y (f)
               +     0.226          net: ident_coreinst/comm_block_INST/b6_PLF_Bq
  12.835                       ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2:C (f)
               +     0.209          cell: ADLIB:CFG4
  13.044                       ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2:Y (f)
               +     2.181          net: ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2
  15.225                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/IP_INTERFACE_0:A (f)
               +     0.199          cell: ADLIB:IP_INTERFACE
  15.424                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/IP_INTERFACE_0:IPA (f)
               +     1.319          net: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/UTDO_net
  16.743                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO (f)
                                    
  16.743                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          atck
               +     0.000          Clock source
  N/C                          atck (f)
               +     0.000          net: atck
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK (f)
               -    -0.941          Library setup time: ADLIB:UJTAG_SYSRESET_FF_IP
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: atdi
  To:   ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[29]:D
  Delay (ns):              3.553
  Arrival (ns):            3.553
  Setup (ns):              0.201
  External Setup (ns):    -2.018
  Operating Conditions:     BEST

Path 2
  From: atdi
  To:   ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[4]:D
  Delay (ns):              3.311
  Arrival (ns):            3.311
  Setup (ns):              0.201
  External Setup (ns):    -2.266
  Operating Conditions:     BEST

Path 3
  From: atdi
  To:   ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL[7]:D
  Delay (ns):              3.217
  Arrival (ns):            3.217
  Setup (ns):              0.201
  External Setup (ns):    -2.350
  Operating Conditions:     BEST

Path 4
  From: atdi
  To:   ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b15_vABZ3qsY_ub3Rme:D
  Delay (ns):              3.217
  Arrival (ns):            3.217
  Setup (ns):              0.201
  External Setup (ns):    -2.356
  Operating Conditions:     BEST

Path 5
  From: atdi
  To:   ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nUT_M9kYfr[6]:D
  Delay (ns):              3.209
  Arrival (ns):            3.209
  Setup (ns):              0.201
  External Setup (ns):    -2.361
  Operating Conditions:     BEST


Expanded Path 1
  From: atdi
  To: ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[29]:D
  data required time                                    N/C
  data arrival time                          -        3.553
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        atdi (r)
               +     0.000          net: atdi
  0.000                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TDI (r)
               +     1.370          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  1.370                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDI (r)
               +     2.183          net: ident_coreinst/IICE_comm2iice[7]
  3.553                        ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[29]:D (r)
                                    
  3.553                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          atck
               +     0.000          Clock source
  N/C                          atck (r)
               +     0.000          net: atck
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK (r)
               +     2.024          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UDRCK (r)
               +     2.563          net: ident_coreinst/comm_block_INST/jtagi/identify_clk_int
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:An (f)
               +     0.250          cell: ADLIB:GBM
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:YEn (f)
               +     0.385          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_YWn_GEast
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB8:An (f)
               +     0.213          cell: ADLIB:RGB
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB8:YL (r)
               +     0.337          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB8_rgbl_net_1
  N/C                          ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[29]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  N/C                          ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[29]:D


Operating Conditions : BEST

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FPGACK40 to atck

No Path 

END SET FPGACK40 to atck

----------------------------------------------------

Clock Domain vme_int_instance/DS:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin vme_int_instance/DSINHIB:CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: vme_int_instance/DSINHIB:CLK
  To:   DS0L
  Delay (ns):              6.533
  Arrival (ns):            7.588
  Clock to Out (ns):       7.588
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/DSINHIB:CLK
  To:   DS1L
  Delay (ns):              6.468
  Arrival (ns):            7.523
  Clock to Out (ns):       7.523
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/DSINHIB:CLK
  To: DS0L
  data required time                                    N/C
  data arrival time                          -        7.588
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        vme_int_instance/DS:Q
               +     0.000          Clock source
  0.000                        vme_int_instance/DS:Q (r)
               +     1.055          net: vme_int_instance/DS
  1.055                        vme_int_instance/DSINHIB:CLK (r)
               +     0.108          cell: ADLIB:SLE
  1.163                        vme_int_instance/DSINHIB:Q (f)
               +     0.057          net: vme_int_instance/DSINHIB
  1.220                        vme_int_instance/DS1L:A (f)
               +     0.296          cell: ADLIB:CFG3
  1.516                        vme_int_instance/DS1L:Y (f)
               +     2.841          net: DS0L_c
  4.357                        DS0L_obuf/U0/U_IOOUTFF:A (f)
               +     0.330          cell: ADLIB:IOOUTFF_BYPASS
  4.687                        DS0L_obuf/U0/U_IOOUTFF:Y (f)
               +     0.497          net: DS0L_obuf/U0/DOUT
  5.184                        DS0L_obuf/U0/U_IOPAD:D (f)
               +     2.404          cell: ADLIB:IOPAD_TRI
  7.588                        DS0L_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: DS0L
  7.588                        DS0L (f)
                                    
  7.588                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          vme_int_instance/DS:Q
               +     0.000          Clock source
  N/C                          vme_int_instance/DS:Q (r)
                                    
  N/C                          DS0L (f)


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FPGACK40 to vme_int_instance/DS:Q

No Path 

END SET FPGACK40 to vme_int_instance/DS:Q

----------------------------------------------------

Clock Domain DCLK0

SET Register to Register

Path 1
  From: dout_inbuf_instance.29.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[58]:D
  Delay (ns):              3.592
  Slack (ns):              8.486
  Arrival (ns):            7.389
  Required (ns):          15.875
  Setup (ns):              0.254
  Minimum Period (ns):     8.028
  Operating Conditions:    WORST

Path 2
  From: dout_inbuf_instance.29.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[59]:D
  Delay (ns):              3.557
  Slack (ns):              8.521
  Arrival (ns):            7.354
  Required (ns):          15.875
  Setup (ns):              0.254
  Minimum Period (ns):     7.958
  Operating Conditions:    WORST

Path 3
  From: dout_inbuf_instance.21.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[42]:D
  Delay (ns):              3.066
  Slack (ns):              9.097
  Arrival (ns):            6.854
  Required (ns):          15.951
  Setup (ns):              0.174
  Minimum Period (ns):     6.806
  Operating Conditions:    WORST

Path 4
  From: dout_inbuf_instance.19.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[38]:D
  Delay (ns):              2.877
  Slack (ns):              9.217
  Arrival (ns):            6.665
  Required (ns):          15.882
  Setup (ns):              0.254
  Minimum Period (ns):     6.566
  Operating Conditions:    WORST

Path 5
  From: dout_inbuf_instance.19.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[39]:D
  Delay (ns):              2.802
  Slack (ns):              9.282
  Arrival (ns):            6.590
  Required (ns):          15.872
  Setup (ns):              0.254
  Minimum Period (ns):     6.436
  Operating Conditions:    WORST


Expanded Path 1
  From: dout_inbuf_instance.29.DDR_IN_inst:CLK
  To: GBTx_interface_instance/data_from_gbtx[58]:D
  data required time                                 15.875
  data arrival time                          -        7.389
  slack                                               8.486
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     0.000          Clock source
  0.000                        DCLK00_P (f)
               +     0.000          net: DCLK00_P
  0.000                        DCLK00_buf/U_IOPADP:PAD_P (f)
               +     1.733          cell: ADLIB:IOPADP_IN
  1.733                        DCLK00_buf/U_IOPADP:IOUT_P (f)
               +     0.536          net: DCLK00_buf/YOUT
  2.269                        DCLK00_buf/U_GB:An (r)
               +     0.082          cell: ADLIB:GBM
  2.351                        DCLK00_buf/U_GB:YWn (r)
               +     0.620          net: DCLK00_buf/U_GB_YWn
  2.971                        DCLK00_buf/U_GB_RGB1_RGB22:An (r)
               +     0.248          cell: ADLIB:RGB
  3.219                        DCLK00_buf/U_GB_RGB1_RGB22:YL (f)
               +     0.578          net: DCLK00_buf/U_GB_RGB1_RGB22_rgbl_net_1
  3.797                        dout_inbuf_instance.29.DDR_IN_inst:CLK (r)
               +     0.126          cell: ADLIB:DDR_IN_UNIT
  3.923                        dout_inbuf_instance.29.DDR_IN_inst:QR (r)
               +     3.466          net: GBTX_DOUT_rise[29]
  7.389                        GBTx_interface_instance/data_from_gbtx[58]:D (r)
                                    
  7.389                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       DCLK0
               +     0.000          Clock source
  12.500                       DCLK00_P (r)
               +     0.000          net: DCLK00_P
  12.500                       DCLK00_buf/U_IOPADP:PAD_P (r)
               +     1.705          cell: ADLIB:IOPADP_IN
  14.205                       DCLK00_buf/U_IOPADP:IOUT_P (r)
               +     0.433          net: DCLK00_buf/YOUT
  14.638                       DCLK00_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  14.727                       DCLK00_buf/U_GB:YWn (f)
               +     0.592          net: DCLK00_buf/U_GB_YWn
  15.319                       DCLK00_buf/U_GB_RGB1_RGB57:An (f)
               +     0.316          cell: ADLIB:RGB
  15.635                       DCLK00_buf/U_GB_RGB1_RGB57:YR (r)
               +     0.494          net: DCLK00_buf/U_GB_RGB1_RGB57_rgbr_net_1
  16.129                       GBTx_interface_instance/data_from_gbtx[58]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  15.875                       GBTx_interface_instance/data_from_gbtx[58]:D
                                    
  15.875                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: DO_P[22]
  To:   dout_inbuf_instance.22.DDR_IN_inst:D
  Delay (ns):              1.182
  Slack (ns):              9.458
  Arrival (ns):            5.182
  Required (ns):          14.640
  Setup (ns):              0.262
  External Setup (ns):    -0.958
  Operating Conditions:     BEST

Path 2
  From: DO_N[22]
  To:   dout_inbuf_instance.22.DDR_IN_inst:D
  Delay (ns):              1.182
  Slack (ns):              9.458
  Arrival (ns):            5.182
  Required (ns):          14.640
  Setup (ns):              0.262
  External Setup (ns):    -0.958
  Operating Conditions:     BEST

Path 3
  From: DO_P[5]
  To:   dout_inbuf_instance.5.DDR_IN_inst:D
  Delay (ns):              1.136
  Slack (ns):              9.518
  Arrival (ns):            5.136
  Required (ns):          14.654
  Setup (ns):              0.242
  External Setup (ns):    -1.018
  Operating Conditions:     BEST

Path 4
  From: DO_N[5]
  To:   dout_inbuf_instance.5.DDR_IN_inst:D
  Delay (ns):              1.136
  Slack (ns):              9.518
  Arrival (ns):            5.136
  Required (ns):          14.654
  Setup (ns):              0.242
  External Setup (ns):    -1.018
  Operating Conditions:     BEST

Path 5
  From: DO_N[3]
  To:   dout_inbuf_instance.3.DDR_IN_inst:D
  Delay (ns):              1.142
  Slack (ns):              9.526
  Arrival (ns):            5.142
  Required (ns):          14.668
  Setup (ns):              0.228
  External Setup (ns):    -1.026
  Operating Conditions:     BEST


Expanded Path 1
  From: DO_P[22]
  To: dout_inbuf_instance.22.DDR_IN_inst:D
  data required time                                 14.640
  data arrival time                          -        5.182
  slack                                               9.458
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     4.000          Input Delay Constraint
  4.000                        DO_P[22] (r)
               +     0.000          net: DO_P[22]
  4.000                        dout_inbuf_instance.22.inbuf_instance_low/U0/U_IOPADP:PAD_P (r)
               +     1.086          cell: ADLIB:IOPADP_IN
  5.086                        dout_inbuf_instance.22.inbuf_instance_low/U0/U_IOPADP:IOUT_P (r)
               +     0.096          net: dout_inbuf_instance.22.inbuf_instance_low/U0/NET1
  5.182                        dout_inbuf_instance.22.DDR_IN_inst:D (r)
                                    
  5.182                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       DCLK0
               +     0.000          Clock source
  12.500                       DCLK00_P (f)
               +     0.000          net: DCLK00_P
  12.500                       DCLK00_buf/U_IOPADP:PAD_P (f)
               +     1.031          cell: ADLIB:IOPADP_IN
  13.531                       DCLK00_buf/U_IOPADP:IOUT_P (f)
               +     0.357          net: DCLK00_buf/YOUT
  13.888                       DCLK00_buf/U_GB:An (r)
               +     0.056          cell: ADLIB:GBM
  13.944                       DCLK00_buf/U_GB:YEn (r)
               +     0.386          net: DCLK00_buf/U_GB_YWn_GEast
  14.330                       DCLK00_buf/U_GB_RGB1_RGB76:An (r)
               +     0.165          cell: ADLIB:RGB
  14.495                       DCLK00_buf/U_GB_RGB1_RGB76:YL (f)
               +     0.407          net: DCLK00_buf/U_GB_RGB1_RGB76_rgbl_net_1
  14.902                       dout_inbuf_instance.22.DDR_IN_inst:CLK (r)
               -     0.262          Library setup time: ADLIB:DDR_IN_UNIT
  14.640                       dout_inbuf_instance.22.DDR_IN_inst:D
                                    
  14.640                       data required time


Operating Conditions : BEST

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: din_outbuf_instance.1.DDR_OUT_inst:CLK
  To:   DI_N[1]
  Delay (ns):              3.268
  Slack (ns):              1.456
  Arrival (ns):            7.044
  Required (ns):           8.500
  Clock to Out (ns):       7.044
  Operating Conditions:    WORST

Path 2
  From: din_outbuf_instance.1.DDR_OUT_inst:CLK
  To:   DI_P[1]
  Delay (ns):              3.266
  Slack (ns):              1.458
  Arrival (ns):            7.042
  Required (ns):           8.500
  Clock to Out (ns):       7.042
  Operating Conditions:    WORST

Path 3
  From: din_outbuf_instance.11.DDR_OUT_inst:CLK
  To:   DI_N[11]
  Delay (ns):              2.971
  Slack (ns):              1.761
  Arrival (ns):            6.739
  Required (ns):           8.500
  Clock to Out (ns):       6.739
  Operating Conditions:    WORST

Path 4
  From: din_outbuf_instance.11.DDR_OUT_inst:CLK
  To:   DI_P[11]
  Delay (ns):              2.969
  Slack (ns):              1.763
  Arrival (ns):            6.737
  Required (ns):           8.500
  Clock to Out (ns):       6.737
  Operating Conditions:    WORST

Path 5
  From: din_outbuf_instance.22.DDR_OUT_inst:CLK
  To:   DI_N[22]
  Delay (ns):              2.915
  Slack (ns):              1.811
  Arrival (ns):            6.689
  Required (ns):           8.500
  Clock to Out (ns):       6.689
  Operating Conditions:    WORST


Expanded Path 1
  From: din_outbuf_instance.1.DDR_OUT_inst:CLK
  To: DI_N[1]
  data required time                                  8.500
  data arrival time                          -        7.044
  slack                                               1.456
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     0.000          Clock source
  0.000                        DCLK00_P (f)
               +     0.000          net: DCLK00_P
  0.000                        DCLK00_buf/U_IOPADP:PAD_P (f)
               +     1.733          cell: ADLIB:IOPADP_IN
  1.733                        DCLK00_buf/U_IOPADP:IOUT_P (f)
               +     0.536          net: DCLK00_buf/YOUT
  2.269                        DCLK00_buf/U_GB:An (r)
               +     0.083          cell: ADLIB:GBM
  2.352                        DCLK00_buf/U_GB:YEn (r)
               +     0.577          net: DCLK00_buf/U_GB_YWn_GEast
  2.929                        DCLK00_buf/U_GB_RGB1_RGB76:An (r)
               +     0.248          cell: ADLIB:RGB
  3.177                        DCLK00_buf/U_GB_RGB1_RGB76:YR (f)
               +     0.599          net: DCLK00_buf/U_GB_RGB1_RGB76_rgbr_net_1
  3.776                        din_outbuf_instance.1.DDR_OUT_inst:CLK (f)
               +     0.227          cell: ADLIB:DDR_OE_UNIT
  4.003                        din_outbuf_instance.1.DDR_OUT_inst:Q (r)
               +     0.873          net: din_outbuf_instance.1.outbuf_instance_low/U0/DOUT
  4.876                        din_outbuf_instance.1.outbuf_instance_low/U0/U_IOPADN:OIN_P (r)
               +     2.168          cell: ADLIB:IOPADN_TRI
  7.044                        din_outbuf_instance.1.outbuf_instance_low/U0/U_IOPADN:PAD_P (r)
               +     0.000          net: DI_N[1]
  7.044                        DI_N[1] (r)
                                    
  7.044                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       DCLK0
               +     0.000          Clock source
  12.500                       DCLK00_P (r)
               -     4.000          Output Delay Constraint
  8.500                        DI_N[1] (r)
                                    
  8.500                        data required time


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/re_pulse_d1:ALn
  Delay (ns):              2.390
  Slack (ns):             22.256
  Arrival (ns):            6.020
  Required (ns):          28.276
  Recovery (ns):           0.353
  Minimum Period (ns):     2.744
  Skew (ns):               0.001
  Operating Conditions:    WORST

Path 2
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/RDATA_r[7]:ALn
  Delay (ns):              2.390
  Slack (ns):             22.256
  Arrival (ns):            6.020
  Required (ns):          28.276
  Recovery (ns):           0.353
  Minimum Period (ns):     2.744
  Skew (ns):               0.001
  Operating Conditions:    WORST

Path 3
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/RDATA_r[44]:ALn
  Delay (ns):              2.390
  Slack (ns):             22.256
  Arrival (ns):            6.020
  Required (ns):          28.276
  Recovery (ns):           0.353
  Minimum Period (ns):     2.744
  Skew (ns):               0.001
  Operating Conditions:    WORST

Path 4
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/RDATA_r[19]:ALn
  Delay (ns):              2.390
  Slack (ns):             22.256
  Arrival (ns):            6.020
  Required (ns):          28.276
  Recovery (ns):           0.353
  Minimum Period (ns):     2.744
  Skew (ns):               0.001
  Operating Conditions:    WORST

Path 5
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/RDATA_r[11]:ALn
  Delay (ns):              2.390
  Slack (ns):             22.256
  Arrival (ns):            6.020
  Required (ns):          28.276
  Recovery (ns):           0.353
  Minimum Period (ns):     2.744
  Skew (ns):               0.001
  Operating Conditions:    WORST


Expanded Path 1
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/re_pulse_d1:ALn
  data required time                                 28.276
  data arrival time                          -        6.020
  slack                                              22.256
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     0.000          Clock source
  0.000                        DCLK00_P (r)
               +     0.000          net: DCLK00_P
  0.000                        DCLK00_buf/U_IOPADP:PAD_P (r)
               +     1.705          cell: ADLIB:IOPADP_IN
  1.705                        DCLK00_buf/U_IOPADP:IOUT_P (r)
               +     0.433          net: DCLK00_buf/YOUT
  2.138                        DCLK00_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.227                        DCLK00_buf/U_GB:YEn (f)
               +     0.575          net: DCLK00_buf/U_GB_YWn_GEast
  2.802                        DCLK00_buf/U_GB_RGB1_RGB52:An (f)
               +     0.317          cell: ADLIB:RGB
  3.119                        DCLK00_buf/U_GB_RGB1_RGB52:YL (r)
               +     0.511          net: DCLK00_buf/U_GB_RGB1_RGB52_rgbl_net_1
  3.630                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK (r)
               +     0.092          cell: ADLIB:SLE
  3.722                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:Q (r)
               +     2.298          net: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]
  6.020                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/re_pulse_d1:ALn (r)
                                    
  6.020                        data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       DCLK0
               +     0.000          Clock source
  25.000                       DCLK00_P (r)
               +     0.000          net: DCLK00_P
  25.000                       DCLK00_buf/U_IOPADP:PAD_P (r)
               +     1.705          cell: ADLIB:IOPADP_IN
  26.705                       DCLK00_buf/U_IOPADP:IOUT_P (r)
               +     0.433          net: DCLK00_buf/YOUT
  27.138                       DCLK00_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  27.227                       DCLK00_buf/U_GB:YEn (f)
               +     0.566          net: DCLK00_buf/U_GB_YWn_GEast
  27.793                       DCLK00_buf/U_GB_RGB1_RGB44:An (f)
               +     0.317          cell: ADLIB:RGB
  28.110                       DCLK00_buf/U_GB_RGB1_RGB44:YL (r)
               +     0.519          net: DCLK00_buf/U_GB_RGB1_RGB44_rgbl_net_1
  28.629                       GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/re_pulse_d1:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  28.276                       GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/re_pulse_d1:ALn
                                    
  28.276                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to DCLK0

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to DCLK0

----------------------------------------------------

SET FPGACK40 to DCLK0

Path 1
  From: I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:CLK
  To:   GBTX_RESETB
  Delay (ns):              6.429
  Slack (ns):             11.288
  Arrival (ns):           10.712
  Required (ns):          22.000
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/WPULSE[2]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/RW1.UI_ram_wrapper_1/U5_syncnonpipe/l1msg_gbtck_l1msg_gbtck_0_USRAM_top_R0C10/INST_RAM64x18_IP:B_ADDR_ARST_N
  Delay (ns):              9.602
  Slack (ns):             14.652
  Arrival (ns):           13.910
  Required (ns):          28.562
  Operating Conditions:    WORST

Path 3
  From: vme_int_instance/WPULSE[2]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/RW1.UI_ram_wrapper_1/U5_syncnonpipe/l1msg_gbtck_l1msg_gbtck_0_USRAM_top_R0C15/INST_RAM64x18_IP:A_ADDR_ARST_N
  Delay (ns):              9.372
  Slack (ns):             14.848
  Arrival (ns):           13.680
  Required (ns):          28.528
  Operating Conditions:    WORST

Path 4
  From: vme_int_instance/WPULSE[2]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/RW1.UI_ram_wrapper_1/U5_syncnonpipe/l1msg_gbtck_l1msg_gbtck_0_USRAM_top_R0C6/INST_RAM64x18_IP:B_ADDR_ARST_N
  Delay (ns):              9.313
  Slack (ns):             14.950
  Arrival (ns):           13.621
  Required (ns):          28.571
  Operating Conditions:    WORST

Path 5
  From: vme_int_instance/WPULSE[2]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/RW1.UI_ram_wrapper_1/U5_syncnonpipe/l1msg_gbtck_l1msg_gbtck_0_USRAM_top_R0C17/INST_RAM64x18_IP:B_ADDR_SRST_N
  Delay (ns):              9.102
  Slack (ns):             15.099
  Arrival (ns):           13.410
  Required (ns):          28.509
  Setup (ns):              0.271
  Operating Conditions:    WORST


Expanded Path 1
  From: I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:CLK
  To: GBTX_RESETB
  data required time                                 22.000
  data arrival time                          -       10.712
  slack                                              11.288
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.595          net: fpgack40_buf/U_GB_YWn
  3.444                        fpgack40_buf/U_GB_RGB1_RGB29:An (f)
               +     0.316          cell: ADLIB:RGB
  3.760                        fpgack40_buf/U_GB_RGB1_RGB29:YR (r)
               +     0.523          net: fpgack40_buf/U_GB_RGB1_RGB29_rgbr_net_1
  4.283                        I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:CLK (r)
               +     0.108          cell: ADLIB:SLE
  4.391                        I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:Q (f)
               +     3.150          net: GBTX_RESETB_c
  7.541                        GBTX_RESETB_obuf/U0/U_IOOUTFF:A (f)
               +     0.330          cell: ADLIB:IOOUTFF_BYPASS
  7.871                        GBTX_RESETB_obuf/U0/U_IOOUTFF:Y (f)
               +     0.303          net: GBTX_RESETB_obuf/U0/DOUT
  8.174                        GBTX_RESETB_obuf/U0/U_IOPAD:D (f)
               +     2.538          cell: ADLIB:IOPAD_TRI
  10.712                       GBTX_RESETB_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: GBTX_RESETB
  10.712                       GBTX_RESETB (f)
                                    
  10.712                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       DCLK0
               +     0.000          Clock source
  25.000                       DCLK00_P (r)
               -     3.000          Output Delay Constraint
  22.000                       GBTX_RESETB (f)
                                    
  22.000                       data required time


Operating Conditions : WORST

END SET FPGACK40 to DCLK0

----------------------------------------------------

Clock Domain tx_clk

Info: The maximum frequency of this clock domain is limited by the period of pin CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_ADDR_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to tx_clk

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:B_BLK[1]
  Delay (ns):              1.213
  Slack (ns):              1.536
  Arrival (ns):            6.691
  Required (ns):           8.227
  Setup (ns):              0.409
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:B_ADDR_EN
  Delay (ns):              1.219
  Slack (ns):              1.693
  Arrival (ns):            6.697
  Required (ns):           8.390
  Setup (ns):              0.246
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_BLK[1]
  Delay (ns):              1.058
  Slack (ns):              1.784
  Arrival (ns):            6.536
  Required (ns):           8.320
  Setup (ns):              0.314
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_ADDR_EN
  Delay (ns):              1.056
  Slack (ns):              1.822
  Arrival (ns):            6.534
  Required (ns):           8.356
  Setup (ns):              0.278
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/memraddr_r[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:A_ADDR[2]
  Delay (ns):              0.987
  Slack (ns):              1.944
  Arrival (ns):            6.451
  Required (ns):           8.395
  Setup (ns):              0.239
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:B_BLK[1]
  data required time                                  8.227
  data arrival time                          -        6.691
  slack                                               1.536
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  4.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.574          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.641                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB0:An (f)
               +     0.317          cell: ADLIB:RGB
  4.958                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB0:YL (r)
               +     0.520          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB0_rgbl_net_1
  5.478                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.586                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r:Q (f)
               +     0.987          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/empty_r
  6.573                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/FF_35:EN (r)
               +     0.056          cell: ADLIB:SLE_IP_EN
  6.629                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/FF_35:IPENn (f)
               +     0.062          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/B_BLK_net[1]
  6.691                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:B_BLK[1] (r)
                                    
  6.691                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        tx_clk
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1:YL (r)
               +     0.487          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_TX_CLK
  8.487                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/FF_24:CLK (r)
               +     0.059          cell: ADLIB:SLE_IP_CLK
  8.546                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/FF_24:IPCLKn (f)
               +     0.090          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/B_ADDR_CLK_net
  8.636                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:B_ADDR_CLK (r)
               -     0.409          Library setup time: ADLIB:RAM64x18_IP
  8.227                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/RW1.UI_ram_wrapper_1/U2_asyncnonpipe/trigger_fifo_trigger_fifo_0_USRAM_top_R0C0/INST_RAM64x18_IP:B_BLK[1]
                                    
  8.227                        data required time


Operating Conditions : WORST

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to tx_clk

----------------------------------------------------

Clock Domain rx_clk

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CAEN_LINK_instance/I_conet_interf/bl[1]:CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to rx_clk

Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/RX_WORD[7]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/endpck:EN
  Delay (ns):              3.830
  Slack (ns):             -1.073
  Arrival (ns):            9.266
  Required (ns):           8.193
  Setup (ns):              0.308
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/RX_WORD[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/endpck:EN
  Delay (ns):              3.636
  Slack (ns):             -0.866
  Arrival (ns):            9.059
  Required (ns):           8.193
  Setup (ns):              0.308
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/K:CLK
  To:   CAEN_LINK_instance/I_conet_interf/endpck:EN
  Delay (ns):              3.542
  Slack (ns):             -0.751
  Arrival (ns):            8.944
  Required (ns):           8.193
  Setup (ns):              0.308
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/RX_WORD[6]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/endpck:EN
  Delay (ns):              3.498
  Slack (ns):             -0.729
  Arrival (ns):            8.922
  Required (ns):           8.193
  Setup (ns):              0.308
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/RX_WORD[5]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/endpck:EN
  Delay (ns):              3.366
  Slack (ns):             -0.597
  Arrival (ns):            8.790
  Required (ns):           8.193
  Setup (ns):              0.308
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/RX_WORD[7]:CLK
  To: CAEN_LINK_instance/I_conet_interf/endpck:EN
  data required time                                  8.193
  data arrival time                          -        9.266
  slack                                              -1.073
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  3.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.588          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.580                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2:An (f)
               +     0.317          cell: ADLIB:RGB
  4.897                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2:YL (r)
               +     0.539          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2_rgbl_net_1
  5.436                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/RX_WORD[7]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.544                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/RX_WORD[7]:Q (f)
               +     0.761          net: CAEN_LINK_instance/rx_data[7]
  6.305                        CAEN_LINK_instance/I_conet_interf/F_fsm_rx.un14_rx_data_0_a2_3_a2:C (f)
               +     0.164          cell: ADLIB:CFG3
  6.469                        CAEN_LINK_instance/I_conet_interf/F_fsm_rx.un14_rx_data_0_a2_3_a2:Y (f)
               +     0.235          net: CAEN_LINK_instance/I_conet_interf/N_51
  6.704                        CAEN_LINK_instance/I_conet_interf/F_fsm_rx.un2_rx_data_0_a2_1_a3_0_a2_1:C (f)
               +     0.087          cell: ADLIB:CFG3
  6.791                        CAEN_LINK_instance/I_conet_interf/F_fsm_rx.un2_rx_data_0_a2_1_a3_0_a2_1:Y (f)
               +     0.230          net: CAEN_LINK_instance/I_conet_interf/N_955
  7.021                        CAEN_LINK_instance/I_conet_interf/F_fsm_rx.un12_irqrx_0_a2_1_a2_2_a2:D (f)
               +     0.087          cell: ADLIB:CFG4
  7.108                        CAEN_LINK_instance/I_conet_interf/F_fsm_rx.un12_irqrx_0_a2_1_a2_2_a2:Y (f)
               +     0.644          net: CAEN_LINK_instance/I_conet_interf/un12_irqrx
  7.752                        CAEN_LINK_instance/I_conet_interf/fsm_rx_ns_0_0_0_a2_0[0]:B (f)
               +     0.084          cell: ADLIB:CFG4
  7.836                        CAEN_LINK_instance/I_conet_interf/fsm_rx_ns_0_0_0_a2_0[0]:Y (f)
               +     0.094          net: CAEN_LINK_instance/I_conet_interf/N_947
  7.930                        CAEN_LINK_instance/I_conet_interf/un1_rl_wr9_5_0_0_0:C (f)
               +     0.084          cell: ADLIB:CFG3
  8.014                        CAEN_LINK_instance/I_conet_interf/un1_rl_wr9_5_0_0_0:Y (f)
               +     1.252          net: CAEN_LINK_instance/I_conet_interf/un1_rl_wr9_5_0_0_0
  9.266                        CAEN_LINK_instance/I_conet_interf/endpck:EN (f)
                                    
  9.266                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        rx_clk
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1:YL (r)
               +     0.501          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_CLK
  8.501                        CAEN_LINK_instance/I_conet_interf/endpck:CLK (r)
               -     0.308          Library setup time: ADLIB:SLE
  8.193                        CAEN_LINK_instance/I_conet_interf/endpck:EN
                                    
  8.193                        data required time


Operating Conditions : WORST

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to rx_clk

----------------------------------------------------

Clock Domain FPGACK40

SET Register to Register

Path 1
  From: vme_int_instance/CYC2ESST:CLK
  To:   vme_int_instance/DTACKSN:D
  Delay (ns):              1.565
  Slack (ns):             10.580
  Arrival (ns):            5.876
  Required (ns):          16.456
  Setup (ns):              0.254
  Minimum Period (ns):     3.840
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/DTACKS:CLK
  To:   vme_int_instance/DTACKSN:D
  Delay (ns):              1.212
  Slack (ns):             10.961
  Arrival (ns):            5.495
  Required (ns):          16.456
  Setup (ns):              0.254
  Minimum Period (ns):     3.078
  Operating Conditions:    WORST

Path 3
  From: I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/COREI2C_0/G0a.0.ui2c/fsmsta[8]:CLK
  To:   I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/COREI2C_0/G0a.0.ui2c/serdat[5]:D
  Delay (ns):             10.774
  Slack (ns):             13.971
  Arrival (ns):           15.045
  Required (ns):          29.016
  Setup (ns):              0.254
  Minimum Period (ns):    11.029
  Operating Conditions:    WORST

Path 4
  From: I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/COREI2C_0/G0a.0.ui2c/fsmsta[15]:CLK
  To:   I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/COREI2C_0/G0a.0.ui2c/serdat[5]:D
  Delay (ns):             10.732
  Slack (ns):             14.013
  Arrival (ns):           15.003
  Required (ns):          29.016
  Setup (ns):              0.254
  Minimum Period (ns):    10.987
  Operating Conditions:    WORST

Path 5
  From: I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/COREI2C_0/G0a.0.ui2c/fsmsta[0]:CLK
  To:   I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/COREI2C_0/G0a.0.ui2c/serdat[5]:D
  Delay (ns):             10.655
  Slack (ns):             14.090
  Arrival (ns):           14.926
  Required (ns):          29.016
  Setup (ns):              0.254
  Minimum Period (ns):    10.910
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/CYC2ESST:CLK
  To: vme_int_instance/DTACKSN:D
  data required time                                 16.456
  data arrival time                          -        5.876
  slack                                              10.580
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YEn (f)
               +     0.612          net: fpgack40_buf/U_GB_YWn_GEast
  3.461                        fpgack40_buf/U_GB_RGB1_RGB44:An (f)
               +     0.317          cell: ADLIB:RGB
  3.778                        fpgack40_buf/U_GB_RGB1_RGB44:YL (r)
               +     0.533          net: fpgack40_buf/U_GB_RGB1_RGB44_rgbl_net_1
  4.311                        vme_int_instance/CYC2ESST:CLK (r)
               +     0.108          cell: ADLIB:SLE
  4.419                        vme_int_instance/CYC2ESST:Q (f)
               +     0.624          net: vme_int_instance/CYC2ESST
  5.043                        vme_int_instance/DTACKSN_3:B (f)
               +     0.147          cell: ADLIB:CFG2
  5.190                        vme_int_instance/DTACKSN_3:Y (r)
               +     0.686          net: vme_int_instance/DTACKSN_3
  5.876                        vme_int_instance/DTACKSN:D (r)
                                    
  5.876                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       FPGACK40
               +     0.000          Clock source
  12.500                       FPGACK40_P (f)
               +     0.000          net: FPGACK40_P
  12.500                       fpgack40_buf/U_IOPADP:PAD_P (f)
               +     1.299          cell: ADLIB:IOPADP_IN
  13.799                       fpgack40_buf/U_IOPADP:IOUT_P (f)
               +     1.452          net: fpgack40_buf/YOUT
  15.251                       fpgack40_buf/U_GB:An (r)
               +     0.083          cell: ADLIB:GBM
  15.334                       fpgack40_buf/U_GB:YEn (r)
               +     0.594          net: fpgack40_buf/U_GB_YWn_GEast
  15.928                       fpgack40_buf/U_GB_RGB1_RGB42:An (r)
               +     0.248          cell: ADLIB:RGB
  16.176                       fpgack40_buf/U_GB_RGB1_RGB42:YL (f)
               +     0.534          net: fpgack40_buf/U_GB_RGB1_RGB42_rgbl_net_1
  16.710                       vme_int_instance/DTACKSN:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  16.456                       vme_int_instance/DTACKSN:D
                                    
  16.456                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: PXL_SDN
  To:   I2C_CORE_instance/GBTX_CTRL_0/DO[2]:D
  Delay (ns):              8.207
  Slack (ns):             16.761
  Arrival (ns):           12.207
  Required (ns):          28.968
  Setup (ns):              0.174
  External Setup (ns):     4.239
  Operating Conditions:    WORST

Path 2
  From: VDB[6]
  To:   vme_int_instance/lb_rdata_i[5]:D
  Delay (ns):              8.024
  Slack (ns):             16.867
  Arrival (ns):           12.024
  Required (ns):          28.891
  Setup (ns):              0.254
  External Setup (ns):     4.133
  Operating Conditions:    WORST

Path 3
  From: VDB[2]
  To:   vme_int_instance/event_data[17]:D
  Delay (ns):              7.987
  Slack (ns):             16.914
  Arrival (ns):           11.987
  Required (ns):          28.901
  Setup (ns):              0.254
  External Setup (ns):     4.086
  Operating Conditions:    WORST

Path 4
  From: VDB[1]
  To:   vme_int_instance/lb_rdata_i[0]:D
  Delay (ns):              7.958
  Slack (ns):             16.950
  Arrival (ns):           11.958
  Required (ns):          28.908
  Setup (ns):              0.254
  External Setup (ns):     4.050
  Operating Conditions:    WORST

Path 5
  From: VDB[9]
  To:   vme_int_instance/lb_rdata_i[8]:D
  Delay (ns):              7.847
  Slack (ns):             17.053
  Arrival (ns):           11.847
  Required (ns):          28.900
  Setup (ns):              0.254
  External Setup (ns):     3.947
  Operating Conditions:    WORST


Expanded Path 1
  From: PXL_SDN
  To: I2C_CORE_instance/GBTX_CTRL_0/DO[2]:D
  data required time                                 28.968
  data arrival time                          -       12.207
  slack                                              16.761
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     4.000          Input Delay Constraint
  4.000                        PXL_SDN (f)
               +     0.000          net: PXL_SDN
  4.000                        PXL_SDN_ibuf/U0/U_IOPAD:PAD (f)
               +     1.152          cell: ADLIB:IOPAD_IN
  5.152                        PXL_SDN_ibuf/U0/U_IOPAD:Y (f)
               +     0.003          net: PXL_SDN_ibuf/U0/YIN1
  5.155                        PXL_SDN_ibuf/U0/U_IOINFF:A (f)
               +     0.078          cell: ADLIB:IOINFF_BYPASS
  5.233                        PXL_SDN_ibuf/U0/U_IOINFF:Y (f)
               +     3.998          net: PXL_SDN_c
  9.231                        I2C_CORE_instance/GBTX_CTRL_0/GBTX_CTRL_RW_handler.DO_45_9[2]:B (f)
               +     0.087          cell: ADLIB:CFG3
  9.318                        I2C_CORE_instance/GBTX_CTRL_0/GBTX_CTRL_RW_handler.DO_45_9[2]:Y (f)
               +     0.222          net: I2C_CORE_instance/GBTX_CTRL_0/N_477
  9.540                        I2C_CORE_instance/GBTX_CTRL_0/GBTX_CTRL_RW_handler.DO_45_26[2]:A (f)
               +     0.164          cell: ADLIB:CFG3
  9.704                        I2C_CORE_instance/GBTX_CTRL_0/GBTX_CTRL_RW_handler.DO_45_26[2]:Y (f)
               +     0.438          net: I2C_CORE_instance/GBTX_CTRL_0/N_590
  10.142                       I2C_CORE_instance/GBTX_CTRL_0/GBTX_CTRL_RW_handler.DO_45_33[2]:A (f)
               +     0.209          cell: ADLIB:CFG3
  10.351                       I2C_CORE_instance/GBTX_CTRL_0/GBTX_CTRL_RW_handler.DO_45_33[2]:Y (f)
               +     0.692          net: I2C_CORE_instance/GBTX_CTRL_0/N_638
  11.043                       I2C_CORE_instance/GBTX_CTRL_0/GBTX_CTRL_RW_handler.DO_45_37[2]:C (f)
               +     0.296          cell: ADLIB:CFG4
  11.339                       I2C_CORE_instance/GBTX_CTRL_0/GBTX_CTRL_RW_handler.DO_45_37[2]:Y (f)
               +     0.585          net: I2C_CORE_instance/GBTX_CTRL_0/N_674
  11.924                       I2C_CORE_instance/GBTX_CTRL_0/GBTX_CTRL_RW_handler.DO_45[2]:A (f)
               +     0.209          cell: ADLIB:CFG3
  12.133                       I2C_CORE_instance/GBTX_CTRL_0/GBTX_CTRL_RW_handler.DO_45[2]:Y (f)
               +     0.074          net: I2C_CORE_instance/GBTX_CTRL_0/DO_45[2]
  12.207                       I2C_CORE_instance/GBTX_CTRL_0/DO[2]:D (f)
                                    
  12.207                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  25.000                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.422          cell: ADLIB:IOPADP_IN
  26.422                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.255          net: fpgack40_buf/YOUT
  27.677                       fpgack40_buf/U_GB:An (f)
               +     0.086          cell: ADLIB:GBM
  27.763                       fpgack40_buf/U_GB:YWn (f)
               +     0.577          net: fpgack40_buf/U_GB_YWn
  28.340                       fpgack40_buf/U_GB_RGB1_RGB29:An (f)
               +     0.307          cell: ADLIB:RGB
  28.647                       fpgack40_buf/U_GB_RGB1_RGB29:YR (r)
               +     0.495          net: fpgack40_buf/U_GB_RGB1_RGB29_rgbr_net_1
  29.142                       I2C_CORE_instance/GBTX_CTRL_0/DO[2]:CLK (r)
               -     0.174          Library setup time: ADLIB:SLE
  28.968                       I2C_CORE_instance/GBTX_CTRL_0/DO[2]:D
                                    
  28.968                       data required time


Operating Conditions : WORST

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[2]
  Delay (ns):              9.651
  Slack (ns):              7.082
  Arrival (ns):           13.918
  Required (ns):          21.000
  Clock to Out (ns):      13.918
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[4]
  Delay (ns):              9.642
  Slack (ns):              7.091
  Arrival (ns):           13.909
  Required (ns):          21.000
  Clock to Out (ns):      13.909
  Operating Conditions:    WORST

Path 3
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[5]
  Delay (ns):              9.174
  Slack (ns):              7.559
  Arrival (ns):           13.441
  Required (ns):          21.000
  Clock to Out (ns):      13.441
  Operating Conditions:    WORST

Path 4
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[3]
  Delay (ns):              9.028
  Slack (ns):              7.705
  Arrival (ns):           13.295
  Required (ns):          21.000
  Clock to Out (ns):      13.295
  Operating Conditions:    WORST

Path 5
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[0]
  Delay (ns):              8.968
  Slack (ns):              7.765
  Arrival (ns):           13.235
  Required (ns):          21.000
  Clock to Out (ns):      13.235
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/NOEADWi:CLK
  To: AML[2]
  data required time                                 21.000
  data arrival time                          -       13.918
  slack                                               7.082
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YEn (f)
               +     0.607          net: fpgack40_buf/U_GB_YWn_GEast
  3.456                        fpgack40_buf/U_GB_RGB1_RGB46:An (f)
               +     0.317          cell: ADLIB:RGB
  3.773                        fpgack40_buf/U_GB_RGB1_RGB46:YL (r)
               +     0.494          net: fpgack40_buf/U_GB_RGB1_RGB46_rgbl_net_1
  4.267                        vme_int_instance/NOEADWi:CLK (r)
               +     0.087          cell: ADLIB:SLE
  4.354                        vme_int_instance/NOEADWi:Q (r)
               +     2.456          net: NOEADW_c
  6.810                        vme_int_instance/NOEADWi_RNIR2B5:A (r)
               +     0.100          cell: ADLIB:CFG1
  6.910                        vme_int_instance/NOEADWi_RNIR2B5:Y (f)
               +     1.291          net: NOEADW_c_i
  8.201                        AML_obuft[2]/U0/U_IOENFF:A (f)
               +     0.330          cell: ADLIB:IOENFF_BYPASS
  8.531                        AML_obuft[2]/U0/U_IOENFF:Y (f)
               +     0.655          net: AML_obuft[2]/U0/EOUT
  9.186                        AML_obuft[2]/U0/U_IOPAD:E (f)
               +     4.732          cell: ADLIB:IOPAD_TRI
  13.918                       AML_obuft[2]/U0/U_IOPAD:PAD (f)
               +     0.000          net: AML[2]
  13.918                       AML[2] (f)
                                    
  13.918                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_N (r)
               -     4.000          Output Delay Constraint
  21.000                       AML[2] (f)
                                    
  21.000                       data required time


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: vme_int_instance/DTACKSN:CLK
  To:   vme_int_instance/DRLTC:ALn
  Delay (ns):              2.146
  Slack (ns):             10.033
  Arrival (ns):            6.373
  Required (ns):          16.406
  Recovery (ns):           0.353
  Minimum Period (ns):     4.934
  Skew (ns):              -0.032
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/WPULSE[2]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R1C2/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):             11.403
  Slack (ns):             13.403
  Arrival (ns):           15.711
  Required (ns):          29.114
  Recovery (ns):           0.327
  Minimum Period (ns):    11.597
  Skew (ns):              -0.133
  Operating Conditions:    WORST

Path 3
  From: vme_int_instance/WPULSE[2]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):             11.021
  Slack (ns):             13.788
  Arrival (ns):           15.329
  Required (ns):          29.117
  Recovery (ns):           0.327
  Minimum Period (ns):    11.212
  Skew (ns):              -0.136
  Operating Conditions:    WORST

Path 4
  From: vme_int_instance/WPULSE[2]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R1C24/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):             10.918
  Slack (ns):             13.885
  Arrival (ns):           15.226
  Required (ns):          29.111
  Recovery (ns):           0.327
  Minimum Period (ns):    11.115
  Skew (ns):              -0.130
  Operating Conditions:    WORST

Path 5
  From: vme_int_instance/WPULSE[2]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R1C0/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):             10.854
  Slack (ns):             13.956
  Arrival (ns):           15.162
  Required (ns):          29.118
  Recovery (ns):           0.327
  Minimum Period (ns):    11.044
  Skew (ns):              -0.137
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/DTACKSN:CLK
  To: vme_int_instance/DRLTC:ALn
  data required time                                 16.406
  data arrival time                          -        6.373
  slack                                              10.033
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (f)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (f)
               +     1.299          cell: ADLIB:IOPADP_IN
  1.299                        fpgack40_buf/U_IOPADP:IOUT_P (f)
               +     1.452          net: fpgack40_buf/YOUT
  2.751                        fpgack40_buf/U_GB:An (r)
               +     0.083          cell: ADLIB:GBM
  2.834                        fpgack40_buf/U_GB:YEn (r)
               +     0.594          net: fpgack40_buf/U_GB_YWn_GEast
  3.428                        fpgack40_buf/U_GB_RGB1_RGB42:An (r)
               +     0.248          cell: ADLIB:RGB
  3.676                        fpgack40_buf/U_GB_RGB1_RGB42:YL (f)
               +     0.551          net: fpgack40_buf/U_GB_RGB1_RGB42_rgbl_net_1
  4.227                        vme_int_instance/DTACKSN:CLK (r)
               +     0.108          cell: ADLIB:SLE
  4.335                        vme_int_instance/DTACKSN:Q (f)
               +     0.431          net: vme_int_instance/DTACKSN
  4.766                        vme_int_instance/un23_active_high_reset:B (f)
               +     0.099          cell: ADLIB:CFG3
  4.865                        vme_int_instance/un23_active_high_reset:Y (r)
               +     1.508          net: vme_int_instance/un23_active_high_reset_i
  6.373                        vme_int_instance/DRLTC:ALn (r)
                                    
  6.373                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       FPGACK40
               +     0.000          Clock source
  12.500                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  12.500                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  13.966                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  15.260                       fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  15.349                       fpgack40_buf/U_GB:YEn (f)
               +     0.612          net: fpgack40_buf/U_GB_YWn_GEast
  15.961                       fpgack40_buf/U_GB_RGB1_RGB44:An (f)
               +     0.317          cell: ADLIB:RGB
  16.278                       fpgack40_buf/U_GB_RGB1_RGB44:YL (r)
               +     0.481          net: fpgack40_buf/U_GB_RGB1_RGB44_rgbl_net_1
  16.759                       vme_int_instance/DRLTC:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  16.406                       vme_int_instance/DRLTC:ALn
                                    
  16.406                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to FPGACK40

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to FPGACK40

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL1 to FPGACK40

Path 1
  From: clock_selection[0]:CLK
  To:   vme_int_instance/event_data[16]:D
  Delay (ns):              3.436
  Slack (ns):             18.734
  Arrival (ns):           10.290
  Required (ns):          29.024
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 2
  From: clock_selection[1]:CLK
  To:   vme_int_instance/event_data[17]:D
  Delay (ns):              3.318
  Slack (ns):             18.853
  Arrival (ns):           10.162
  Required (ns):          29.015
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 3
  From: clock_selection[1]:CLK
  To:   vme_int_instance/lb_rdata_i[9]:D
  Delay (ns):              2.905
  Slack (ns):             19.257
  Arrival (ns):            9.749
  Required (ns):          29.006
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: clock_selection[0]:CLK
  To:   vme_int_instance/lb_rdata_i[3]:D
  Delay (ns):              2.438
  Slack (ns):             19.721
  Arrival (ns):            9.292
  Required (ns):          29.013
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: clock_selection[0]:CLK
  To: vme_int_instance/event_data[16]:D
  data required time                                 29.024
  data arrival time                          -       10.290
  slack                                              18.734
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  4.835                        
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  5.294                        EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.472                        EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.553          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  6.025                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  6.342                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:YL (r)
               +     0.512          net: clk40
  6.854                        clock_selection[0]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  6.941                        clock_selection[0]:Q (r)
               +     1.090          net: CLKLEDR_c
  8.031                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_2[16]:D (r)
               +     0.292          cell: ADLIB:CFG4
  8.323                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_2[16]:Y (r)
               +     0.512          net: vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_2[16]
  8.835                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_5[16]:B (r)
               +     0.292          cell: ADLIB:CFG4
  9.127                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_5[16]:Y (r)
               +     0.635          net: vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_5[16]
  9.762                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_7[16]:A (r)
               +     0.074          cell: ADLIB:CFG4
  9.836                        vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_7[16]:Y (r)
               +     0.223          net: vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv_7[16]
  10.059                       vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv[16]:C (r)
               +     0.158          cell: ADLIB:CFG3
  10.217                       vme_int_instance/local_bcid_instance/local_bcid_0/event_data_13_iv[16]:Y (r)
               +     0.073          net: vme_int_instance/event_data_13[16]
  10.290                       vme_int_instance/event_data[16]:D (r)
                                    
  10.290                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  25.000                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  26.466                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  27.760                       fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  27.849                       fpgack40_buf/U_GB:YEn (f)
               +     0.611          net: fpgack40_buf/U_GB_YWn_GEast
  28.460                       fpgack40_buf/U_GB_RGB1_RGB36:An (f)
               +     0.317          cell: ADLIB:RGB
  28.777                       fpgack40_buf/U_GB_RGB1_RGB36:YL (r)
               +     0.501          net: fpgack40_buf/U_GB_RGB1_RGB36_rgbl_net_1
  29.278                       vme_int_instance/event_data[16]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  29.024                       vme_int_instance/event_data[16]:D
                                    
  29.024                       data required time


Operating Conditions : WORST

END SET EPCS_Demo_instance/CCC_0/GL1 to FPGACK40

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to FPGACK40

Path 1
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To:   CAEN_LINK_instance/I_conet_interf/led_opt:ALn
  Delay (ns):              1.587
  Slack (ns):             -2.078
  Arrival (ns):            6.998
  Required (ns):           4.920
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To:   CAEN_LINK_instance/I_conet_interf/tmonos:ALn
  Delay (ns):              1.587
  Slack (ns):             -2.067
  Arrival (ns):            6.998
  Required (ns):           4.931
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/endpck:CLK
  To:   CAEN_LINK_instance/I_conet_interf/endpck_set:ALn
  Delay (ns):              1.531
  Slack (ns):             -2.036
  Arrival (ns):            6.945
  Required (ns):           4.909
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.465
  Slack (ns):             -0.882
  Arrival (ns):            5.895
  Required (ns):           5.013
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.468
  Slack (ns):             -0.877
  Arrival (ns):            5.890
  Required (ns):           5.013
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To: CAEN_LINK_instance/I_conet_interf/led_opt:ALn
  data required time                                  4.920
  data arrival time                          -        6.998
  slack                                              -2.078
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  3.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.585          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.577                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB3:An (f)
               +     0.317          cell: ADLIB:RGB
  4.894                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB3:YL (r)
               +     0.517          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB3_rgbl_net_1
  5.411                        CAEN_LINK_instance/I_conet_interf/rl_wr:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.519                        CAEN_LINK_instance/I_conet_interf/rl_wr:Q (f)
               +     0.347          net: CAEN_LINK_instance/I_conet_interf/fifo_MEMWE
  5.866                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_43_i:A (f)
               +     0.099          cell: ADLIB:CFG2
  5.965                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_43_i:Y (r)
               +     1.033          net: CAEN_LINK_instance/I_conet_interf/N_43_i_i
  6.998                        CAEN_LINK_instance/I_conet_interf/led_opt:ALn (r)
                                    
  6.998                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        FPGACK40
               +     0.000          Clock source
  1.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  1.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  2.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  3.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  3.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.608          net: fpgack40_buf/U_GB_YWn
  4.457                        fpgack40_buf/U_GB_RGB1_RGB69:An (f)
               +     0.317          cell: ADLIB:RGB
  4.774                        fpgack40_buf/U_GB_RGB1_RGB69:YL (r)
               +     0.499          net: fpgack40_buf/U_GB_RGB1_RGB69_rgbl_net_1
  5.273                        CAEN_LINK_instance/I_conet_interf/led_opt:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  4.920                        CAEN_LINK_instance/I_conet_interf/led_opt:ALn
                                    
  4.920                        data required time


Operating Conditions : WORST

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to FPGACK40

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to FPGACK40

Path 1
  From: CAEN_LINK_instance/I_conet_interf/tl_rd:CLK
  To:   CAEN_LINK_instance/I_conet_interf/led_opt:ALn
  Delay (ns):              1.887
  Slack (ns):             -2.439
  Arrival (ns):            7.359
  Required (ns):           4.920
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/tl_rd:CLK
  To:   CAEN_LINK_instance/I_conet_interf/tmonos:ALn
  Delay (ns):              1.887
  Slack (ns):             -2.428
  Arrival (ns):            7.359
  Required (ns):           4.931
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.474
  Slack (ns):             -0.962
  Arrival (ns):            5.961
  Required (ns):           4.999
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.464
  Slack (ns):             -0.962
  Arrival (ns):            5.951
  Required (ns):           4.989
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.467
  Slack (ns):             -0.956
  Arrival (ns):            5.955
  Required (ns):           4.999
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/tl_rd:CLK
  To: CAEN_LINK_instance/I_conet_interf/led_opt:ALn
  data required time                                  4.920
  data arrival time                          -        7.359
  slack                                              -2.439
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  4.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.578          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.645                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB2:An (f)
               +     0.317          cell: ADLIB:RGB
  4.962                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB2:YL (r)
               +     0.510          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB2_rgbl_net_1
  5.472                        CAEN_LINK_instance/I_conet_interf/tl_rd:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.580                        CAEN_LINK_instance/I_conet_interf/tl_rd:Q (f)
               +     0.599          net: CAEN_LINK_instance/I_conet_interf/N_1023_i
  6.179                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_43_i:B (f)
               +     0.147          cell: ADLIB:CFG2
  6.326                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_43_i:Y (r)
               +     1.033          net: CAEN_LINK_instance/I_conet_interf/N_43_i_i
  7.359                        CAEN_LINK_instance/I_conet_interf/led_opt:ALn (r)
                                    
  7.359                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        FPGACK40
               +     0.000          Clock source
  1.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  1.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  2.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  3.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  3.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.608          net: fpgack40_buf/U_GB_YWn
  4.457                        fpgack40_buf/U_GB_RGB1_RGB69:An (f)
               +     0.317          cell: ADLIB:RGB
  4.774                        fpgack40_buf/U_GB_RGB1_RGB69:YL (r)
               +     0.499          net: fpgack40_buf/U_GB_RGB1_RGB69_rgbl_net_1
  5.273                        CAEN_LINK_instance/I_conet_interf/led_opt:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  4.920                        CAEN_LINK_instance/I_conet_interf/led_opt:ALn
                                    
  4.920                        data required time


Operating Conditions : WORST

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to FPGACK40

----------------------------------------------------

SET DCLK0 to FPGACK40

Path 1
  From: GBTX_RXRDY
  To:   vme_int_instance/BUNCH_RES:Dn
  Delay (ns):             10.766
  Slack (ns):             14.258
  Arrival (ns):           14.766
  Required (ns):          29.024
  Setup (ns):              0.159
  Operating Conditions:    WORST

Path 2
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[0]:D
  Delay (ns):             10.014
  Slack (ns):             14.884
  Arrival (ns):           14.014
  Required (ns):          28.898
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 3
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[2]:D
  Delay (ns):             10.039
  Slack (ns):             14.939
  Arrival (ns):           14.039
  Required (ns):          28.978
  Setup (ns):              0.174
  Operating Conditions:    WORST

Path 4
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[5]:D
  Delay (ns):             10.038
  Slack (ns):             14.940
  Arrival (ns):           14.038
  Required (ns):          28.978
  Setup (ns):              0.174
  Operating Conditions:    WORST

Path 5
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[3]:D
  Delay (ns):             10.038
  Slack (ns):             14.940
  Arrival (ns):           14.038
  Required (ns):          28.978
  Setup (ns):              0.174
  Operating Conditions:    WORST


Expanded Path 1
  From: GBTX_RXRDY
  To: vme_int_instance/BUNCH_RES:Dn
  data required time                                 29.024
  data arrival time                          -       14.766
  slack                                              14.258
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     4.000          Input Delay Constraint
  4.000                        GBTX_RXRDY (f)
               +     0.000          net: GBTX_RXRDY
  4.000                        GBTX_RXRDY_ibuf/U0/U_IOPAD:PAD (f)
               +     1.916          cell: ADLIB:IOPAD_IN
  5.916                        GBTX_RXRDY_ibuf/U0/U_IOPAD:Y (f)
               +     0.098          net: GBTX_RXRDY_ibuf/U0/YIN1
  6.014                        GBTX_RXRDY_ibuf/U0/U_IOINFF:A (f)
               +     0.141          cell: ADLIB:IOINFF_BYPASS
  6.155                        GBTX_RXRDY_ibuf/U0/U_IOINFF:Y (f)
               +     4.147          net: GBTX_RXRDY_0
  10.302                       GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_clk_u:C (f)
               +     0.287          cell: ADLIB:CFG4
  10.589                       GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_clk_u:Y (f)
               +     0.622          net: GBTx_interface_instance/bunch_reset_clk
  11.211                       GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_delay:D (f)
               +     0.164          cell: ADLIB:CFG4
  11.375                       GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_delay:Y (f)
               +     1.423          net: bunch_reset_delay
  12.798                       vme_int_instance/p2_trigger_signals_process.BUNCH_RES_2:B (f)
               +     0.209          cell: ADLIB:CFG3
  13.007                       vme_int_instance/p2_trigger_signals_process.BUNCH_RES_2:Y (f)
               +     1.759          net: vme_int_instance/BUNCH_RES_2
  14.766                       vme_int_instance/BUNCH_RES:Dn (r)
                                    
  14.766                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  25.000                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.422          cell: ADLIB:IOPADP_IN
  26.422                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.255          net: fpgack40_buf/YOUT
  27.677                       fpgack40_buf/U_GB:An (f)
               +     0.086          cell: ADLIB:GBM
  27.763                       fpgack40_buf/U_GB:YEn (f)
               +     0.594          net: fpgack40_buf/U_GB_YWn_GEast
  28.357                       fpgack40_buf/U_GB_RGB1_RGB28:An (f)
               +     0.307          cell: ADLIB:RGB
  28.664                       fpgack40_buf/U_GB_RGB1_RGB28:YR (r)
               +     0.519          net: fpgack40_buf/U_GB_RGB1_RGB28_rgbr_net_1
  29.183                       vme_int_instance/BUNCH_RES:CLK (r)
               -     0.159          Library setup time: ADLIB:IOOEFF
  29.024                       vme_int_instance/BUNCH_RES:Dn
                                    
  29.024                       data required time


Operating Conditions : WORST

END SET DCLK0 to FPGACK40

----------------------------------------------------

SET rx_clk to FPGACK40

Path 1
  From: CAEN_LINK_instance/I_conet_interf/endpck:CLK
  To:   CAEN_LINK_instance/I_conet_interf/endpck_set:ALn
  Delay (ns):              1.051
  Slack (ns):              2.211
  Arrival (ns):            1.408
  Required (ns):           3.619
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/endpck:CLK
  To: CAEN_LINK_instance/I_conet_interf/endpck_set:ALn
  data required time                                  3.619
  data arrival time                          -        1.408
  slack                                               2.211
  ________________________________________________________
  Data arrival time calculation
  0.000                        rx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1:YL (r)
               +     0.357          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_CLK
  0.357                        CAEN_LINK_instance/I_conet_interf/endpck:CLK (r)
               +     0.074          cell: ADLIB:SLE
  0.431                        CAEN_LINK_instance/I_conet_interf/endpck:Q (f)
               +     0.977          net: CAEN_LINK_instance/I_conet_interf/endpck
  1.408                        CAEN_LINK_instance/I_conet_interf/endpck_set:ALn (r)
                                    
  1.408                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        FPGACK40
               +     0.000          Clock source
  1.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  1.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     0.970          cell: ADLIB:IOPADP_IN
  1.970                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     0.894          net: fpgack40_buf/YOUT
  2.864                        fpgack40_buf/U_GB:An (f)
               +     0.061          cell: ADLIB:GBM
  2.925                        fpgack40_buf/U_GB:YWn (f)
               +     0.416          net: fpgack40_buf/U_GB_YWn
  3.341                        fpgack40_buf/U_GB_RGB1_RGB65:An (f)
               +     0.218          cell: ADLIB:RGB
  3.559                        fpgack40_buf/U_GB_RGB1_RGB65:YR (r)
               +     0.340          net: fpgack40_buf/U_GB_RGB1_RGB65_rgbr_net_1
  3.899                        CAEN_LINK_instance/I_conet_interf/endpck_set:CLK (r)
               -     0.280          Library recovery time: ADLIB:SLE
  3.619                        CAEN_LINK_instance/I_conet_interf/endpck_set:ALn
                                    
  3.619                        data required time


Operating Conditions : BEST

END SET rx_clk to FPGACK40

----------------------------------------------------

SET CAEN_LINK_instance/I_conet_interf/endpck:Q to FPGACK40

No Path 

END SET CAEN_LINK_instance/I_conet_interf/endpck:Q to FPGACK40

----------------------------------------------------

SET atck to FPGACK40

No Path 

END SET atck to FPGACK40

----------------------------------------------------

SET vme_int_instance/DS:Q to FPGACK40

No Path 

END SET vme_int_instance/DS:Q to FPGACK40

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

Path 1
  From: DCLK00_P
  To:   lvFPGA_SCOPE
  Delay (ns):             12.604
  Arrival (ns):           12.604

Path 2
  From: FPGACK40_P
  To:   lvFPGA_SCOPE
  Delay (ns):             12.579
  Arrival (ns):           12.579

Path 3
  From: FPGACK40_N
  To:   lvFPGA_SCOPE
  Delay (ns):             12.579
  Arrival (ns):           12.579

Path 4
  From: FPGACK40_P
  To:   lvFPGAIO1
  Delay (ns):             11.574
  Arrival (ns):           11.574

Path 5
  From: FPGACK40_N
  To:   lvFPGAIO1
  Delay (ns):             11.574
  Arrival (ns):           11.574


Expanded Path 1
  From: DCLK00_P
  To: lvFPGA_SCOPE
  data required time                                    N/C
  data arrival time                          -       12.604
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     0.000          Clock source
  0.000                        DCLK00_P (r)
               +     0.000          net: DCLK00_P
  0.000                        DCLK00_buf/U_IOPADP:PAD_P (r)
               +     1.705          cell: ADLIB:IOPADP_IN
  1.705                        DCLK00_buf/U_IOPADP:IOUT_P (r)
               +     0.433          net: DCLK00_buf/YOUT
  2.138                        DCLK00_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.227                        DCLK00_buf/U_GB:YEn (f)
               +     0.572          net: DCLK00_buf/U_GB_YWn_GEast
  2.799                        DCLK00_buf/U_GB_RGB1_RGB34:An (f)
               +     0.317          cell: ADLIB:RGB
  3.116                        DCLK00_buf/U_GB_RGB1_RGB34:YL (r)
               +     0.499          net: DCLK00_buf/U_GB_RGB1_RGB34_rgbl_net_1
  3.615                        lvFPGA_SCOPE_m2_1:C (r)
               +     0.346          cell: ADLIB:CFG4
  3.961                        lvFPGA_SCOPE_m2_1:Y (f)
               +     0.224          net: lvFPGA_SCOPE_m2_1
  4.185                        lvFPGA_SCOPE_m2:B (f)
               +     0.221          cell: ADLIB:CFG3
  4.406                        lvFPGA_SCOPE_m2:Y (r)
               +     0.235          net: lvFPGA_SCOPE_m2
  4.641                        lvFPGA_SCOPE_1_2:B (r)
               +     0.225          cell: ADLIB:CFG3
  4.866                        lvFPGA_SCOPE_1_2:Y (f)
               +     0.227          net: lvFPGA_SCOPE_1_2
  5.093                        lvFPGA_SCOPE:B (f)
               +     0.221          cell: ADLIB:CFG3
  5.314                        lvFPGA_SCOPE:Y (r)
               +     3.699          net: lvFPGA_SCOPE_c
  9.013                        lvFPGA_SCOPE_obuf/U0/U_IOOUTFF:A (r)
               +     0.186          cell: ADLIB:IOOUTFF_BYPASS
  9.199                        lvFPGA_SCOPE_obuf/U0/U_IOOUTFF:Y (r)
               +     0.238          net: lvFPGA_SCOPE_obuf/U0/DOUT
  9.437                        lvFPGA_SCOPE_obuf/U0/U_IOPAD:D (r)
               +     3.167          cell: ADLIB:IOPAD_TRI
  12.604                       lvFPGA_SCOPE_obuf/U0/U_IOPAD:PAD (r)
               +     0.000          net: lvFPGA_SCOPE
  12.604                       lvFPGA_SCOPE (r)
                                    
  12.604                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          DCLK00_P (r)
                                    
  N/C                          lvFPGA_SCOPE (r)
                                    
  N/C                          data required time


Operating Conditions : WORST

END SET Input to Output

----------------------------------------------------

Path set User Sets

