{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611912162950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611912162957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 29 03:22:42 2021 " "Processing started: Fri Jan 29 03:22:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611912162957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912162957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912162957 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1611912163408 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1611912163408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementador.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file incrementador.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementador-Behavioral " "Found design unit 1: incrementador-Behavioral" {  } { { "incrementador.vhdl" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/incrementador.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170386 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementador " "Found entity 1: incrementador" {  } { { "incrementador.vhdl" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/incrementador.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_pc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_pc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_pc-Behavioral " "Found design unit 1: mux_pc-Behavioral" {  } { { "mux_pc.vhdl" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_pc.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170388 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_pc " "Found entity 1: mux_pc" {  } { { "mux_pc.vhdl" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_pc.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_pc-Behavioral " "Found design unit 1: registro_pc-Behavioral" {  } { { "registro_pc.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registro_pc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170390 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_pc " "Found entity 1: registro_pc" {  } { { "registro_pc.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registro_pc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_inst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_inst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_inst-Behavioral " "Found design unit 1: memoria_inst-Behavioral" {  } { { "memoria_inst.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/memoria_inst.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170392 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_inst " "Found entity 1: memoria_inst" {  } { { "memoria_inst.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/memoria_inst.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipeline.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_inst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_inst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_inst-Behavioral " "Found design unit 1: registro_inst-Behavioral" {  } { { "registro_inst.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registro_inst.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170395 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_inst " "Found entity 1: registro_inst" {  } { { "registro_inst.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registro_inst.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "etapa1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file etapa1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 etapa1 " "Found entity 1: etapa1" {  } { { "etapa1.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/etapa1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ext_signo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ext_signo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ext_signo-Behavioral " "Found design unit 1: ext_signo-Behavioral" {  } { { "ext_signo.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ext_signo.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170398 ""} { "Info" "ISGN_ENTITY_NAME" "1 ext_signo " "Found entity 1: ext_signo" {  } { { "ext_signo.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ext_signo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "etapa2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file etapa2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 etapa2 " "Found entity 1: etapa2" {  } { { "etapa2.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/etapa2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_dir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_dir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_dir-Behavioral " "Found design unit 1: mux_dir-Behavioral" {  } { { "mux_dir.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_dir.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170402 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_dir " "Found entity 1: mux_dir" {  } { { "mux_dir.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_dir.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador-Behavioral " "Found design unit 1: sumador-Behavioral" {  } { { "sumador.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/sumador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170404 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/sumador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_datos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_datos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_datos-Behavioral " "Found design unit 1: memoria_datos-Behavioral" {  } { { "memoria_datos.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/memoria_datos.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170405 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_datos " "Found entity 1: memoria_datos" {  } { { "memoria_datos.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/memoria_datos.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_src.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_src.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_src-Behavioral " "Found design unit 1: mux_src-Behavioral" {  } { { "mux_src.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_src.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170407 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_src " "Found entity 1: mux_src" {  } { { "mux_src.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_src.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registros.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registros.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 registros " "Found entity 1: registros" {  } { { "registros.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registros.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_regs-Behavioral " "Found design unit 1: mux_regs-Behavioral" {  } { { "mux_regs.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_regs.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170410 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_regs " "Found entity 1: mux_regs" {  } { { "mux_regs.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_regs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_regw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deco_regw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco_regw-Behavioral " "Found design unit 1: deco_regw-Behavioral" {  } { { "deco_regw.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/deco_regw.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170412 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco_regw " "Found entity 1: deco_regw" {  } { { "deco_regw.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/deco_regw.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 u_control-Behavioral " "Found design unit 1: u_control-Behavioral" {  } { { "u_control.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170414 ""} { "Info" "ISGN_ENTITY_NAME" "1 u_control " "Found entity 1: u_control" {  } { { "u_control.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/u_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_acoplo_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_acoplo_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_acoplo_3-Behavioral " "Found design unit 1: reg_acoplo_3-Behavioral" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170416 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_acoplo_3 " "Found entity 1: reg_acoplo_3" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file upa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 upa-Behavioral " "Found design unit 1: upa-Behavioral" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170418 ""} { "Info" "ISGN_ENTITY_NAME" "1 upa " "Found entity 1: upa" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_1-Behavioral " "Found design unit 1: mux_1-Behavioral" {  } { { "mux_1.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170420 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_1 " "Found entity 1: mux_1" {  } { { "mux_1.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "etapa3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file etapa3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 etapa3 " "Found entity 1: etapa3" {  } { { "etapa3.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/etapa3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_result.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_result.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_result-Behavioral " "Found design unit 1: mux_result-Behavioral" {  } { { "mux_result.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_result.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170423 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_result " "Found entity 1: mux_result" {  } { { "mux_result.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_result.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ccr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ccr-Behavioral " "Found design unit 1: ccr-Behavioral" {  } { { "ccr.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170425 ""} { "Info" "ISGN_ENTITY_NAME" "1 ccr " "Found entity 1: ccr" {  } { { "ccr.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch-Behavioral " "Found design unit 1: branch-Behavioral" {  } { { "branch.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/branch.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170427 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch " "Found entity 1: branch" {  } { { "branch.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/branch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_1-Behavioral " "Found design unit 1: registro_1-Behavioral" {  } { { "registro_1.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registro_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170429 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_1 " "Found entity 1: registro_1" {  } { { "registro_1.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registro_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_acoplo_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_acoplo_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_acoplo_4-Behavioral " "Found design unit 1: reg_acoplo_4-Behavioral" {  } { { "reg_acoplo_4.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170430 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_acoplo_4 " "Found entity 1: reg_acoplo_4" {  } { { "reg_acoplo_4.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_dirw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_dirw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_dirw-Behavioral " "Found design unit 1: mux_dirw-Behavioral" {  } { { "mux_dirw.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_dirw.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170432 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_dirw " "Found entity 1: mux_dirw" {  } { { "mux_dirw.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/mux_dirw.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_esp.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file registro_esp.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_esp-Behavioral " "Found design unit 1: registro_esp-Behavioral" {  } { { "registro_esp.vhdl" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registro_esp.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170434 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_esp " "Found entity 1: registro_esp" {  } { { "registro_esp.vhdl" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registro_esp.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_pc2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_pc2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_pc2-Behavioral " "Found design unit 1: registro_pc2-Behavioral" {  } { { "registro_pc2.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registro_pc2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170436 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_pc2 " "Found entity 1: registro_pc2" {  } { { "registro_pc2.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registro_pc2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170436 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipeline " "Elaborating entity \"pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1611912170518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_1 registro_1:inst101 " "Elaborating entity \"registro_1\" for hierarchy \"registro_1:inst101\"" {  } { { "pipeline.bdf" "inst101" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1616 4608 4800 1728 "inst101" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611912170520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ccr ccr:inst " "Elaborating entity \"ccr\" for hierarchy \"ccr:inst\"" {  } { { "pipeline.bdf" "inst" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1472 4048 4208 1616 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611912170521 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ni ccr.vhd(29) " "VHDL Process Statement warning at ccr.vhd(29): inferring latch(es) for signal or variable \"ni\", which holds its previous value in one or more paths through the process" {  } { { "ccr.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1611912170522 "|pipeline|ccr:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zi ccr.vhd(29) " "VHDL Process Statement warning at ccr.vhd(29): inferring latch(es) for signal or variable \"zi\", which holds its previous value in one or more paths through the process" {  } { { "ccr.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1611912170522 "|pipeline|ccr:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vi ccr.vhd(29) " "VHDL Process Statement warning at ccr.vhd(29): inferring latch(es) for signal or variable \"vi\", which holds its previous value in one or more paths through the process" {  } { { "ccr.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1611912170522 "|pipeline|ccr:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ci ccr.vhd(29) " "VHDL Process Statement warning at ccr.vhd(29): inferring latch(es) for signal or variable \"ci\", which holds its previous value in one or more paths through the process" {  } { { "ccr.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1611912170522 "|pipeline|ccr:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hi ccr.vhd(29) " "VHDL Process Statement warning at ccr.vhd(29): inferring latch(es) for signal or variable \"hi\", which holds its previous value in one or more paths through the process" {  } { { "ccr.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1611912170522 "|pipeline|ccr:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ii ccr.vhd(29) " "VHDL Process Statement warning at ccr.vhd(29): inferring latch(es) for signal or variable \"ii\", which holds its previous value in one or more paths through the process" {  } { { "ccr.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1611912170522 "|pipeline|ccr:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ii ccr.vhd(29) " "Inferred latch for \"ii\" at ccr.vhd(29)" {  } { { "ccr.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170522 "|pipeline|ccr:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi ccr.vhd(29) " "Inferred latch for \"hi\" at ccr.vhd(29)" {  } { { "ccr.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170522 "|pipeline|ccr:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ci ccr.vhd(29) " "Inferred latch for \"ci\" at ccr.vhd(29)" {  } { { "ccr.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170522 "|pipeline|ccr:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vi ccr.vhd(29) " "Inferred latch for \"vi\" at ccr.vhd(29)" {  } { { "ccr.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170522 "|pipeline|ccr:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zi ccr.vhd(29) " "Inferred latch for \"zi\" at ccr.vhd(29)" {  } { { "ccr.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170522 "|pipeline|ccr:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ni ccr.vhd(29) " "Inferred latch for \"ni\" at ccr.vhd(29)" {  } { { "ccr.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170522 "|pipeline|ccr:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upa upa:inst33 " "Elaborating entity \"upa\" for hierarchy \"upa:inst33\"" {  } { { "pipeline.bdf" "inst33" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1248 3704 3888 1392 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611912170523 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opres upa.vhd(23) " "VHDL Process Statement warning at upa.vhd(23): inferring latch(es) for signal or variable \"opres\", which holds its previous value in one or more paths through the process" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1611912170524 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[0\] upa.vhd(23) " "Inferred latch for \"opres\[0\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170524 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[1\] upa.vhd(23) " "Inferred latch for \"opres\[1\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170524 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[2\] upa.vhd(23) " "Inferred latch for \"opres\[2\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170524 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[3\] upa.vhd(23) " "Inferred latch for \"opres\[3\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170524 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[4\] upa.vhd(23) " "Inferred latch for \"opres\[4\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170524 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[5\] upa.vhd(23) " "Inferred latch for \"opres\[5\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170524 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[6\] upa.vhd(23) " "Inferred latch for \"opres\[6\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170524 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[7\] upa.vhd(23) " "Inferred latch for \"opres\[7\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170524 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[8\] upa.vhd(23) " "Inferred latch for \"opres\[8\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170524 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[9\] upa.vhd(23) " "Inferred latch for \"opres\[9\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170524 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[10\] upa.vhd(23) " "Inferred latch for \"opres\[10\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170524 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[11\] upa.vhd(23) " "Inferred latch for \"opres\[11\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170524 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[12\] upa.vhd(23) " "Inferred latch for \"opres\[12\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170524 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[13\] upa.vhd(23) " "Inferred latch for \"opres\[13\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170524 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[14\] upa.vhd(23) " "Inferred latch for \"opres\[14\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170524 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[15\] upa.vhd(23) " "Inferred latch for \"opres\[15\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170524 "|pipeline|upa:inst33"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opres\[16\] upa.vhd(23) " "Inferred latch for \"opres\[16\]\" at upa.vhd(23)" {  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170525 "|pipeline|upa:inst33"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst40 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst40\"" {  } { { "pipeline.bdf" "inst40" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1376 3512 3624 1464 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611912170542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst40 " "Elaborated megafunction instantiation \"BUSMUX:inst40\"" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1376 3512 3624 1464 "inst40" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611912170543 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst40 " "Instantiated megafunction \"BUSMUX:inst40\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611912170543 ""}  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1376 3512 3624 1464 "inst40" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611912170543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst40\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst40\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611912170567 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst40\|lpm_mux:\$00000 BUSMUX:inst40 " "Elaborated megafunction instantiation \"BUSMUX:inst40\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst40\"" {  } { { "busmux.tdf" "" { Text "d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1376 3512 3624 1464 "inst40" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611912170568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pjc " "Found entity 1: mux_pjc" {  } { { "db/mux_pjc.tdf" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/db/mux_pjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pjc BUSMUX:inst40\|lpm_mux:\$00000\|mux_pjc:auto_generated " "Elaborating entity \"mux_pjc\" for hierarchy \"BUSMUX:inst40\|lpm_mux:\$00000\|mux_pjc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611912170615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_acoplo_3 reg_acoplo_3:inst16 " "Elaborating entity \"reg_acoplo_3\" for hierarchy \"reg_acoplo_3:inst16\"" {  } { { "pipeline.bdf" "inst16" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1560 3104 3328 1800 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611912170617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "u_control u_control:inst4 " "Elaborating entity \"u_control\" for hierarchy \"u_control:inst4\"" {  } { { "pipeline.bdf" "inst4" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1464 576 768 1800 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611912170618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_inst registro_inst:inst8 " "Elaborating entity \"registro_inst\" for hierarchy \"registro_inst:inst8\"" {  } { { "pipeline.bdf" "inst8" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1216 480 728 1328 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611912170620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_inst memoria_inst:inst1 " "Elaborating entity \"memoria_inst\" for hierarchy \"memoria_inst:inst1\"" {  } { { "pipeline.bdf" "inst1" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1248 184 384 1328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611912170621 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria_inst.vhd(59) " "VHDL Process Statement warning at memoria_inst.vhd(59): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_inst.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/memoria_inst.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1611912170626 "|pipeline|memoria_inst:inst1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "memoria\[23..50\] memoria_inst.vhd(16) " "Using initial value X (don't care) for net \"memoria\[23..50\]\" at memoria_inst.vhd(16)" {  } { { "memoria_inst.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/memoria_inst.vhd" 16 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170628 "|pipeline|memoria_inst:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_pc2 registro_pc2:inst34 " "Elaborating entity \"registro_pc2\" for hierarchy \"registro_pc2:inst34\"" {  } { { "pipeline.bdf" "inst34" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1248 -136 104 1360 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611912170642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst9999 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst9999\"" {  } { { "pipeline.bdf" "inst9999" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 936 128 240 1024 "inst9999" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611912170644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst9999 " "Elaborated megafunction instantiation \"BUSMUX:inst9999\"" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 936 128 240 1024 "inst9999" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611912170644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst9999 " "Instantiated megafunction \"BUSMUX:inst9999\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611912170644 ""}  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 936 128 240 1024 "inst9999" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611912170644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst9999\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst9999\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611912170647 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst9999\|lpm_mux:\$00000 BUSMUX:inst9999 " "Elaborated megafunction instantiation \"BUSMUX:inst9999\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst9999\"" {  } { { "busmux.tdf" "" { Text "d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 936 128 240 1024 "inst9999" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611912170648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_flc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_flc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_flc " "Found entity 1: mux_flc" {  } { { "db/mux_flc.tdf" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/db/mux_flc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912170692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912170692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_flc BUSMUX:inst9999\|lpm_mux:\$00000\|mux_flc:auto_generated " "Elaborating entity \"mux_flc\" for hierarchy \"BUSMUX:inst9999\|lpm_mux:\$00000\|mux_flc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/programas/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611912170693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch branch:inst22 " "Elaborating entity \"branch\" for hierarchy \"branch:inst22\"" {  } { { "pipeline.bdf" "inst22" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1456 4336 4520 1600 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611912170694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementador incrementador:inst7 " "Elaborating entity \"incrementador\" for hierarchy \"incrementador:inst7\"" {  } { { "pipeline.bdf" "inst7" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1096 136 336 1176 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611912170695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_pc registro_pc:inst24 " "Elaborating entity \"registro_pc\" for hierarchy \"registro_pc:inst24\"" {  } { { "pipeline.bdf" "inst24" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1392 4608 4848 1504 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611912170696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_result mux_result:inst20 " "Elaborating entity \"mux_result\" for hierarchy \"mux_result:inst20\"" {  } { { "pipeline.bdf" "inst20" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1312 4280 4480 1456 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611912170697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dir mux_dir:inst10 " "Elaborating entity \"mux_dir\" for hierarchy \"mux_dir:inst10\"" {  } { { "pipeline.bdf" "inst10" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1024 2128 2296 1136 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611912170698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador sumador:inst11 " "Elaborating entity \"sumador\" for hierarchy \"sumador:inst11\"" {  } { { "pipeline.bdf" "inst11" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1040 1784 1952 1152 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611912170700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registros registros:inst700666 " "Elaborating entity \"registros\" for hierarchy \"registros:inst700666\"" {  } { { "pipeline.bdf" "inst700666" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 784 1424 1720 976 "inst700666" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611912170704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_esp registros:inst700666\|registro_esp:ACCA " "Elaborating entity \"registro_esp\" for hierarchy \"registros:inst700666\|registro_esp:ACCA\"" {  } { { "registros.bdf" "ACCA" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registros.bdf" { { 120 536 776 232 "ACCA" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611912170705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco_regw registros:inst700666\|deco_regw:inst1000 " "Elaborating entity \"deco_regw\" for hierarchy \"registros:inst700666\|deco_regw:inst1000\"" {  } { { "registros.bdf" "inst1000" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registros.bdf" { { 240 -16 168 384 "inst1000" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611912170706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_regs registros:inst700666\|mux_regs:inst " "Elaborating entity \"mux_regs\" for hierarchy \"registros:inst700666\|mux_regs:inst\"" {  } { { "registros.bdf" "inst" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/registros.bdf" { { 104 952 1144 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611912170708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_acoplo_4 reg_acoplo_4:inst107 " "Elaborating entity \"reg_acoplo_4\" for hierarchy \"reg_acoplo_4:inst107\"" {  } { { "pipeline.bdf" "inst107" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 2288 4632 4840 2432 "inst107" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611912170710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst39 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst39\"" {  } { { "pipeline.bdf" "inst39" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1096 1600 1712 1184 "inst39" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611912170712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst39 " "Elaborated megafunction instantiation \"BUSMUX:inst39\"" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1096 1600 1712 1184 "inst39" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611912170713 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst39 " "Instantiated megafunction \"BUSMUX:inst39\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611912170713 ""}  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1096 1600 1712 1184 "inst39" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611912170713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dirw mux_dirw:inst17 " "Elaborating entity \"mux_dirw\" for hierarchy \"mux_dirw:inst17\"" {  } { { "pipeline.bdf" "inst17" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1480 1904 2080 1560 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611912170715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_src mux_src:inst202 " "Elaborating entity \"mux_src\" for hierarchy \"mux_src:inst202\"" {  } { { "pipeline.bdf" "inst202" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1280 2760 2944 1424 "inst202" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611912170717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_datos memoria_datos:inst41 " "Elaborating entity \"memoria_datos\" for hierarchy \"memoria_datos:inst41\"" {  } { { "pipeline.bdf" "inst41" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1008 2424 2624 1120 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611912170718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ext_signo ext_signo:inst18 " "Elaborating entity \"ext_signo\" for hierarchy \"ext_signo:inst18\"" {  } { { "pipeline.bdf" "inst18" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1328 1560 1752 1408 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611912170722 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memoria_datos:inst41\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memoria_datos:inst41\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611912171384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611912171384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611912171384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 51 " "Parameter NUMWORDS_A set to 51" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611912171384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611912171384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611912171384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 51 " "Parameter NUMWORDS_B set to 51" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611912171384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611912171384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611912171384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611912171384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611912171384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611912171384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611912171384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611912171384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611912171384 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1611912171384 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1611912171384 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1611912171384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memoria_datos:inst41\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"memoria_datos:inst41\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611912171441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memoria_datos:inst41\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"memoria_datos:inst41\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611912171441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611912171441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611912171441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 51 " "Parameter \"NUMWORDS_A\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611912171441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611912171441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611912171441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 51 " "Parameter \"NUMWORDS_B\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611912171441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611912171441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611912171441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611912171441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611912171441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611912171441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611912171441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611912171441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611912171441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611912171441 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611912171441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_20q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_20q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_20q1 " "Found entity 1: altsyncram_20q1" {  } { { "db/altsyncram_20q1.tdf" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/db/altsyncram_20q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611912171490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912171490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ccr:inst\|vi " "Latch ccr:inst\|vi has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selfalgs\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selfalgs\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611912171651 ""}  } { { "ccr.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/ccr.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611912171651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[15\] " "Latch upa:inst33\|opres\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611912171652 ""}  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611912171652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[1\] " "Latch upa:inst33\|opres\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611912171652 ""}  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611912171652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[2\] " "Latch upa:inst33\|opres\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611912171652 ""}  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611912171652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[3\] " "Latch upa:inst33\|opres\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611912171652 ""}  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611912171652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[4\] " "Latch upa:inst33\|opres\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611912171652 ""}  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611912171652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[5\] " "Latch upa:inst33\|opres\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611912171652 ""}  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611912171652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[6\] " "Latch upa:inst33\|opres\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611912171652 ""}  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611912171652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[7\] " "Latch upa:inst33\|opres\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611912171652 ""}  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611912171652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[8\] " "Latch upa:inst33\|opres\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611912171652 ""}  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611912171652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[9\] " "Latch upa:inst33\|opres\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611912171652 ""}  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611912171652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[10\] " "Latch upa:inst33\|opres\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611912171652 ""}  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611912171652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[11\] " "Latch upa:inst33\|opres\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611912171652 ""}  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611912171652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[12\] " "Latch upa:inst33\|opres\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611912171652 ""}  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611912171652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[13\] " "Latch upa:inst33\|opres\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611912171653 ""}  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611912171653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[14\] " "Latch upa:inst33\|opres\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611912171653 ""}  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611912171653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[0\] " "Latch upa:inst33\|opres\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611912171653 ""}  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611912171653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst33\|opres\[16\] " "Latch upa:inst33\|opres\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reg_acoplo_3:inst16\|selop\[2\] " "Ports D and ENA on the latch are fed by the same signal reg_acoplo_3:inst16\|selop\[2\]" {  } { { "reg_acoplo_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/reg_acoplo_3.vhd" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611912171653 ""}  } { { "upa.vhd" "" { Text "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/upa.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611912171653 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[15\] GND " "Pin \"instruccion\[15\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1400 568 748 1416 "instruccion\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|instruccion[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[14\] GND " "Pin \"instruccion\[14\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1400 568 748 1416 "instruccion\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|instruccion[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[13\] GND " "Pin \"instruccion\[13\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1400 568 748 1416 "instruccion\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|instruccion[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[12\] GND " "Pin \"instruccion\[12\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1400 568 748 1416 "instruccion\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|instruccion[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[11\] GND " "Pin \"instruccion\[11\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1400 568 748 1416 "instruccion\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|instruccion[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[10\] GND " "Pin \"instruccion\[10\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1400 568 748 1416 "instruccion\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|instruccion[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[9\] GND " "Pin \"instruccion\[9\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1400 568 748 1416 "instruccion\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|instruccion[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[8\] GND " "Pin \"instruccion\[8\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 1400 568 748 1416 "instruccion\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|instruccion[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[15\] GND " "Pin \"IX_D\[15\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|IX_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[14\] GND " "Pin \"IX_D\[14\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|IX_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[13\] GND " "Pin \"IX_D\[13\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|IX_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[12\] GND " "Pin \"IX_D\[12\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|IX_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[11\] GND " "Pin \"IX_D\[11\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|IX_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[10\] GND " "Pin \"IX_D\[10\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|IX_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[9\] GND " "Pin \"IX_D\[9\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|IX_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[8\] GND " "Pin \"IX_D\[8\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|IX_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[7\] GND " "Pin \"IX_D\[7\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|IX_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[6\] GND " "Pin \"IX_D\[6\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|IX_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[5\] GND " "Pin \"IX_D\[5\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|IX_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[4\] GND " "Pin \"IX_D\[4\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|IX_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[3\] GND " "Pin \"IX_D\[3\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|IX_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[2\] GND " "Pin \"IX_D\[2\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|IX_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[1\] GND " "Pin \"IX_D\[1\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|IX_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX_D\[0\] GND " "Pin \"IX_D\[0\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 872 1720 1896 888 "IX_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|IX_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[15\] GND " "Pin \"IY_D\[15\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|IY_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[14\] GND " "Pin \"IY_D\[14\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|IY_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[13\] GND " "Pin \"IY_D\[13\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|IY_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[12\] GND " "Pin \"IY_D\[12\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|IY_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[11\] GND " "Pin \"IY_D\[11\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|IY_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[10\] GND " "Pin \"IY_D\[10\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|IY_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[9\] GND " "Pin \"IY_D\[9\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|IY_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[8\] GND " "Pin \"IY_D\[8\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|IY_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[7\] GND " "Pin \"IY_D\[7\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|IY_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[6\] GND " "Pin \"IY_D\[6\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|IY_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[5\] GND " "Pin \"IY_D\[5\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|IY_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[4\] GND " "Pin \"IY_D\[4\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|IY_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[3\] GND " "Pin \"IY_D\[3\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|IY_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[2\] GND " "Pin \"IY_D\[2\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|IY_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[1\] GND " "Pin \"IY_D\[1\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|IY_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IY_D\[0\] GND " "Pin \"IY_D\[0\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 888 1720 1896 904 "IY_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|IY_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[15\] GND " "Pin \"SP_D\[15\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|SP_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[14\] GND " "Pin \"SP_D\[14\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|SP_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[13\] GND " "Pin \"SP_D\[13\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|SP_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[12\] GND " "Pin \"SP_D\[12\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|SP_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[11\] GND " "Pin \"SP_D\[11\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|SP_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[10\] GND " "Pin \"SP_D\[10\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|SP_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[9\] GND " "Pin \"SP_D\[9\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|SP_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[8\] GND " "Pin \"SP_D\[8\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|SP_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[7\] GND " "Pin \"SP_D\[7\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|SP_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[6\] GND " "Pin \"SP_D\[6\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|SP_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[5\] GND " "Pin \"SP_D\[5\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|SP_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[4\] GND " "Pin \"SP_D\[4\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|SP_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[3\] GND " "Pin \"SP_D\[3\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|SP_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[2\] GND " "Pin \"SP_D\[2\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|SP_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[1\] GND " "Pin \"SP_D\[1\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|SP_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SP_D\[0\] GND " "Pin \"SP_D\[0\]\" is stuck at GND" {  } { { "pipeline.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/pipeline.bdf" { { 904 1720 1896 920 "SP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611912172041 "|pipeline|SP_D[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1611912172041 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1611912172120 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "46 " "46 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1611912172438 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1611912172578 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611912172578 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "465 " "Implemented 465 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1611912172646 ""} { "Info" "ICUT_CUT_TM_OPINS" "118 " "Implemented 118 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1611912172646 ""} { "Info" "ICUT_CUT_TM_LCELLS" "329 " "Implemented 329 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1611912172646 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1611912172646 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1611912172646 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4926 " "Peak virtual memory: 4926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611912172667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 29 03:22:52 2021 " "Processing ended: Fri Jan 29 03:22:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611912172667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611912172667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611912172667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1611912172667 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1611912173933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611912173939 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 29 03:22:53 2021 " "Processing started: Fri Jan 29 03:22:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611912173939 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1611912173939 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pipeline -c pipeline " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1611912173939 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1611912174077 ""}
{ "Info" "0" "" "Project  = pipeline" {  } {  } 0 0 "Project  = pipeline" 0 0 "Fitter" 0 0 1611912174077 ""}
{ "Info" "0" "" "Revision = pipeline" {  } {  } 0 0 "Revision = pipeline" 0 0 "Fitter" 0 0 1611912174077 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1611912174199 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1611912174199 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pipeline 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"pipeline\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1611912174211 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1611912174255 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1611912174255 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1611912174659 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1611912174686 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1611912174791 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1611912174798 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "120 120 " "No exact pin location assignment(s) for 120 pins of 120 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1611912175025 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1611912182461 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "RELOJ~inputCLKENA0 165 global CLKCTRL_G10 " "RELOJ~inputCLKENA0 with 165 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1611912183097 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "RESET~inputCLKENA0 149 global CLKCTRL_G8 " "RESET~inputCLKENA0 with 149 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1611912183097 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1611912183097 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611912183098 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1611912183103 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1611912183104 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1611912183106 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1611912183107 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1611912183107 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1611912183107 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "The Timing Analyzer is analyzing 22 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1611912184256 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pipeline.sdc " "Synopsys Design Constraints File file not found: 'pipeline.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1611912184257 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1611912184257 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|ni~0  from: dataa  to: combout " "Cell: inst\|ni~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611912184261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|ni~0  from: datac  to: combout " "Cell: inst\|ni~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611912184261 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1611912184261 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1611912184263 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1611912184264 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1611912184264 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1611912184306 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1611912184306 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1611912184306 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611912184390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1611912188272 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1611912188814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:13 " "Fitter placement preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611912201101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1611912234718 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1611912241128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611912241128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1611912243257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1611912248260 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1611912248260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1611912254708 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1611912254708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611912254712 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.03 " "Total time spent on timing analysis during the Fitter is 2.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1611912257136 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1611912257181 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1611912258014 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1611912258015 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1611912259985 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611912265450 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/output_files/pipeline.fit.smsg " "Generated suppressed messages file D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/output_files/pipeline.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1611912265841 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8040 " "Peak virtual memory: 8040 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611912266545 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 29 03:24:26 2021 " "Processing ended: Fri Jan 29 03:24:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611912266545 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:33 " "Elapsed time: 00:01:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611912266545 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:06 " "Total CPU time (on all processors): 00:08:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611912266545 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1611912266545 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1611912267814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611912267820 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 29 03:24:27 2021 " "Processing started: Fri Jan 29 03:24:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611912267820 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1611912267820 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pipeline -c pipeline " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1611912267820 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1611912268683 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1611912274825 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611912275225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 29 03:24:35 2021 " "Processing ended: Fri Jan 29 03:24:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611912275225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611912275225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611912275225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1611912275225 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1611912275841 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1611912276606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611912276612 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 29 03:24:36 2021 " "Processing started: Fri Jan 29 03:24:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611912276612 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1611912276612 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pipeline -c pipeline " "Command: quartus_sta pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1611912276612 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1611912276752 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1611912277424 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1611912277424 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611912277468 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611912277468 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "The Timing Analyzer is analyzing 22 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1611912278012 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pipeline.sdc " "Synopsys Design Constraints File file not found: 'pipeline.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1611912278041 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1611912278041 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RELOJ RELOJ " "create_clock -period 1.000 -name RELOJ RELOJ" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611912278042 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reg_acoplo_3:inst16\|selop\[0\] reg_acoplo_3:inst16\|selop\[0\] " "create_clock -period 1.000 -name reg_acoplo_3:inst16\|selop\[0\] reg_acoplo_3:inst16\|selop\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611912278042 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reg_acoplo_3:inst16\|selfalgs\[0\] reg_acoplo_3:inst16\|selfalgs\[0\] " "create_clock -period 1.000 -name reg_acoplo_3:inst16\|selfalgs\[0\] reg_acoplo_3:inst16\|selfalgs\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611912278042 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reg_acoplo_3:inst16\|selfalgs\[1\] reg_acoplo_3:inst16\|selfalgs\[1\] " "create_clock -period 1.000 -name reg_acoplo_3:inst16\|selfalgs\[1\] reg_acoplo_3:inst16\|selfalgs\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611912278042 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1611912278042 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|ni~0  from: datac  to: combout " "Cell: inst\|ni~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611912278044 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|ni~0  from: dataf  to: combout " "Cell: inst\|ni~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611912278044 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1611912278044 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1611912278045 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1611912278046 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1611912278047 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1611912278056 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1611912278088 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1611912278088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.914 " "Worst-case setup slack is -12.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912278090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912278090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.914            -154.158 reg_acoplo_3:inst16\|selop\[0\]  " "  -12.914            -154.158 reg_acoplo_3:inst16\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912278090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.436            -788.092 RELOJ  " "   -8.436            -788.092 RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912278090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.527             -15.131 reg_acoplo_3:inst16\|selfalgs\[0\]  " "   -6.527             -15.131 reg_acoplo_3:inst16\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912278090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.159             -14.877 reg_acoplo_3:inst16\|selfalgs\[1\]  " "   -6.159             -14.877 reg_acoplo_3:inst16\|selfalgs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912278090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611912278090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.533 " "Worst-case hold slack is -2.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912278096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912278096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.533              -9.923 RELOJ  " "   -2.533              -9.923 RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912278096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.512              -1.512 reg_acoplo_3:inst16\|selfalgs\[1\]  " "   -1.512              -1.512 reg_acoplo_3:inst16\|selfalgs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912278096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.001              -0.001 reg_acoplo_3:inst16\|selfalgs\[0\]  " "   -0.001              -0.001 reg_acoplo_3:inst16\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912278096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.602               0.000 reg_acoplo_3:inst16\|selop\[0\]  " "    0.602               0.000 reg_acoplo_3:inst16\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912278096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611912278096 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1611912278098 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1611912278100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.555 " "Worst-case minimum pulse width slack is -4.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912278102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912278102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.555            -396.165 RELOJ  " "   -4.555            -396.165 RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912278102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.011               0.000 reg_acoplo_3:inst16\|selfalgs\[1\]  " "    0.011               0.000 reg_acoplo_3:inst16\|selfalgs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912278102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089               0.000 reg_acoplo_3:inst16\|selfalgs\[0\]  " "    0.089               0.000 reg_acoplo_3:inst16\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912278102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 reg_acoplo_3:inst16\|selop\[0\]  " "    0.302               0.000 reg_acoplo_3:inst16\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912278102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611912278102 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1611912278115 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1611912278150 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1611912280882 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|ni~0  from: datac  to: combout " "Cell: inst\|ni~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611912281021 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|ni~0  from: dataf  to: combout " "Cell: inst\|ni~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611912281021 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1611912281021 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1611912281022 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1611912281032 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1611912281032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.026 " "Worst-case setup slack is -13.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912281033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912281033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.026            -157.955 reg_acoplo_3:inst16\|selop\[0\]  " "  -13.026            -157.955 reg_acoplo_3:inst16\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912281033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.742            -777.897 RELOJ  " "   -8.742            -777.897 RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912281033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.607             -15.189 reg_acoplo_3:inst16\|selfalgs\[0\]  " "   -6.607             -15.189 reg_acoplo_3:inst16\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912281033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.191             -14.899 reg_acoplo_3:inst16\|selfalgs\[1\]  " "   -6.191             -14.899 reg_acoplo_3:inst16\|selfalgs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912281033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611912281033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.622 " "Worst-case hold slack is -2.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912281039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912281039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.622             -10.516 RELOJ  " "   -2.622             -10.516 RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912281039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.455              -1.455 reg_acoplo_3:inst16\|selfalgs\[1\]  " "   -1.455              -1.455 reg_acoplo_3:inst16\|selfalgs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912281039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.044              -0.044 reg_acoplo_3:inst16\|selfalgs\[0\]  " "   -0.044              -0.044 reg_acoplo_3:inst16\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912281039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.629               0.000 reg_acoplo_3:inst16\|selop\[0\]  " "    0.629               0.000 reg_acoplo_3:inst16\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912281039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611912281039 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1611912281041 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1611912281043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.555 " "Worst-case minimum pulse width slack is -4.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912281045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912281045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.555            -392.569 RELOJ  " "   -4.555            -392.569 RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912281045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.044               0.000 reg_acoplo_3:inst16\|selfalgs\[1\]  " "    0.044               0.000 reg_acoplo_3:inst16\|selfalgs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912281045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 reg_acoplo_3:inst16\|selfalgs\[0\]  " "    0.092               0.000 reg_acoplo_3:inst16\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912281045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 reg_acoplo_3:inst16\|selop\[0\]  " "    0.271               0.000 reg_acoplo_3:inst16\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912281045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611912281045 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1611912281056 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1611912281313 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1611912282754 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|ni~0  from: datac  to: combout " "Cell: inst\|ni~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611912282824 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|ni~0  from: dataf  to: combout " "Cell: inst\|ni~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611912282824 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1611912282824 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1611912282824 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1611912282828 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1611912282828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.604 " "Worst-case setup slack is -5.604" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912282830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912282830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.604             -59.307 reg_acoplo_3:inst16\|selop\[0\]  " "   -5.604             -59.307 reg_acoplo_3:inst16\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912282830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.816            -243.161 RELOJ  " "   -2.816            -243.161 RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912282830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.481              -4.323 reg_acoplo_3:inst16\|selfalgs\[0\]  " "   -2.481              -4.323 reg_acoplo_3:inst16\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912282830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.356              -4.127 reg_acoplo_3:inst16\|selfalgs\[1\]  " "   -2.356              -4.127 reg_acoplo_3:inst16\|selfalgs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912282830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611912282830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.781 " "Worst-case hold slack is -0.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912282835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912282835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.781              -2.806 RELOJ  " "   -0.781              -2.806 RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912282835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.717              -0.717 reg_acoplo_3:inst16\|selfalgs\[1\]  " "   -0.717              -0.717 reg_acoplo_3:inst16\|selfalgs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912282835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 reg_acoplo_3:inst16\|selfalgs\[0\]  " "    0.248               0.000 reg_acoplo_3:inst16\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912282835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 reg_acoplo_3:inst16\|selop\[0\]  " "    0.277               0.000 reg_acoplo_3:inst16\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912282835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611912282835 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1611912282837 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1611912282840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912282842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912282842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -123.219 RELOJ  " "   -2.636            -123.219 RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912282842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 reg_acoplo_3:inst16\|selfalgs\[1\]  " "    0.149               0.000 reg_acoplo_3:inst16\|selfalgs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912282842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 reg_acoplo_3:inst16\|selfalgs\[0\]  " "    0.239               0.000 reg_acoplo_3:inst16\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912282842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 reg_acoplo_3:inst16\|selop\[0\]  " "    0.396               0.000 reg_acoplo_3:inst16\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912282842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611912282842 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1611912282853 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|ni~0  from: datac  to: combout " "Cell: inst\|ni~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611912283024 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|ni~0  from: dataf  to: combout " "Cell: inst\|ni~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611912283024 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1611912283024 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1611912283025 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1611912283029 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1611912283029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.088 " "Worst-case setup slack is -5.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912283030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912283030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.088             -55.462 reg_acoplo_3:inst16\|selop\[0\]  " "   -5.088             -55.462 reg_acoplo_3:inst16\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912283030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.547            -206.643 RELOJ  " "   -2.547            -206.643 RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912283030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.319              -3.769 reg_acoplo_3:inst16\|selfalgs\[0\]  " "   -2.319              -3.769 reg_acoplo_3:inst16\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912283030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.195              -3.503 reg_acoplo_3:inst16\|selfalgs\[1\]  " "   -2.195              -3.503 reg_acoplo_3:inst16\|selfalgs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912283030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611912283030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.832 " "Worst-case hold slack is -0.832" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912283036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912283036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.832              -2.932 RELOJ  " "   -0.832              -2.932 RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912283036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.626              -0.626 reg_acoplo_3:inst16\|selfalgs\[1\]  " "   -0.626              -0.626 reg_acoplo_3:inst16\|selfalgs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912283036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 reg_acoplo_3:inst16\|selop\[0\]  " "    0.276               0.000 reg_acoplo_3:inst16\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912283036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 reg_acoplo_3:inst16\|selfalgs\[0\]  " "    0.281               0.000 reg_acoplo_3:inst16\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912283036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611912283036 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1611912283039 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1611912283041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912283044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912283044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -124.396 RELOJ  " "   -2.636            -124.396 RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912283044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 reg_acoplo_3:inst16\|selfalgs\[1\]  " "    0.215               0.000 reg_acoplo_3:inst16\|selfalgs\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912283044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 reg_acoplo_3:inst16\|selfalgs\[0\]  " "    0.282               0.000 reg_acoplo_3:inst16\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912283044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 reg_acoplo_3:inst16\|selop\[0\]  " "    0.406               0.000 reg_acoplo_3:inst16\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611912283044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611912283044 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1611912285528 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1611912285529 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5385 " "Peak virtual memory: 5385 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611912285597 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 29 03:24:45 2021 " "Processing ended: Fri Jan 29 03:24:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611912285597 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611912285597 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611912285597 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1611912285597 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1611912286758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611912286765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 29 03:24:46 2021 " "Processing started: Fri Jan 29 03:24:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611912286765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1611912286765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pipeline -c pipeline " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1611912286765 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1611912287761 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1611912287799 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pipeline.vho D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/simulation/modelsim/ simulation " "Generated file pipeline.vho in folder \"D:/Programas/intelFPGA_lite/19.1/PRACTICAS/RISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1611912288009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611912288070 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 29 03:24:48 2021 " "Processing ended: Fri Jan 29 03:24:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611912288070 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611912288070 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611912288070 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1611912288070 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 119 s " "Quartus Prime Full Compilation was successful. 0 errors, 119 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1611912288725 ""}
