-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

-- DATE "05/28/2024 22:26:39"

-- 
-- Device: Altera EP3C16F484C6 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIII;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIII.CYCLONEIII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	memory_tes2 IS
    PORT (
	clock : IN std_logic;
	reset : IN std_logic;
	address : IN std_logic_vector(7 DOWNTO 0);
	write : IN std_logic;
	data_in : IN std_logic_vector(7 DOWNTO 0);
	data_out : BUFFER std_logic_vector(7 DOWNTO 0);
	segmentos_0 : BUFFER std_logic_vector(6 DOWNTO 0);
	segmentos_1 : BUFFER std_logic_vector(6 DOWNTO 0);
	segmentos_2 : BUFFER std_logic_vector(6 DOWNTO 0);
	segmentos_3 : BUFFER std_logic_vector(6 DOWNTO 0)
	);
END memory_tes2;

-- Design Ports Information
-- data_out[0]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_out[1]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_out[2]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_out[3]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_out[4]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_out[5]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_out[6]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_out[7]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segmentos_0[0]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segmentos_0[1]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segmentos_0[2]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segmentos_0[3]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segmentos_0[4]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segmentos_0[5]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segmentos_0[6]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segmentos_1[0]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segmentos_1[1]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segmentos_1[2]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segmentos_1[3]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segmentos_1[4]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segmentos_1[5]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segmentos_1[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segmentos_2[0]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segmentos_2[1]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segmentos_2[2]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segmentos_2[3]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segmentos_2[4]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segmentos_2[5]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segmentos_2[6]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segmentos_3[0]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segmentos_3[1]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segmentos_3[2]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segmentos_3[3]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segmentos_3[4]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segmentos_3[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segmentos_3[6]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[7]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[5]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[6]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[4]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[2]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[3]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[1]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[0]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_in[2]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- write	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_in[0]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_in[1]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_in[3]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_in[6]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_in[4]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_in[5]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data_in[7]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF memory_tes2 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clock : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_address : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_write : std_logic;
SIGNAL ww_data_in : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_data_out : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_segmentos_0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_segmentos_1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_segmentos_2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_segmentos_3 : std_logic_vector(6 DOWNTO 0);
SIGNAL \clock~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \data_out[0]~output_o\ : std_logic;
SIGNAL \data_out[1]~output_o\ : std_logic;
SIGNAL \data_out[2]~output_o\ : std_logic;
SIGNAL \data_out[3]~output_o\ : std_logic;
SIGNAL \data_out[4]~output_o\ : std_logic;
SIGNAL \data_out[5]~output_o\ : std_logic;
SIGNAL \data_out[6]~output_o\ : std_logic;
SIGNAL \data_out[7]~output_o\ : std_logic;
SIGNAL \segmentos_0[0]~output_o\ : std_logic;
SIGNAL \segmentos_0[1]~output_o\ : std_logic;
SIGNAL \segmentos_0[2]~output_o\ : std_logic;
SIGNAL \segmentos_0[3]~output_o\ : std_logic;
SIGNAL \segmentos_0[4]~output_o\ : std_logic;
SIGNAL \segmentos_0[5]~output_o\ : std_logic;
SIGNAL \segmentos_0[6]~output_o\ : std_logic;
SIGNAL \segmentos_1[0]~output_o\ : std_logic;
SIGNAL \segmentos_1[1]~output_o\ : std_logic;
SIGNAL \segmentos_1[2]~output_o\ : std_logic;
SIGNAL \segmentos_1[3]~output_o\ : std_logic;
SIGNAL \segmentos_1[4]~output_o\ : std_logic;
SIGNAL \segmentos_1[5]~output_o\ : std_logic;
SIGNAL \segmentos_1[6]~output_o\ : std_logic;
SIGNAL \segmentos_2[0]~output_o\ : std_logic;
SIGNAL \segmentos_2[1]~output_o\ : std_logic;
SIGNAL \segmentos_2[2]~output_o\ : std_logic;
SIGNAL \segmentos_2[3]~output_o\ : std_logic;
SIGNAL \segmentos_2[4]~output_o\ : std_logic;
SIGNAL \segmentos_2[5]~output_o\ : std_logic;
SIGNAL \segmentos_2[6]~output_o\ : std_logic;
SIGNAL \segmentos_3[0]~output_o\ : std_logic;
SIGNAL \segmentos_3[1]~output_o\ : std_logic;
SIGNAL \segmentos_3[2]~output_o\ : std_logic;
SIGNAL \segmentos_3[3]~output_o\ : std_logic;
SIGNAL \segmentos_3[4]~output_o\ : std_logic;
SIGNAL \segmentos_3[5]~output_o\ : std_logic;
SIGNAL \segmentos_3[6]~output_o\ : std_logic;
SIGNAL \address[6]~input_o\ : std_logic;
SIGNAL \address[5]~input_o\ : std_logic;
SIGNAL \address[3]~input_o\ : std_logic;
SIGNAL \address[2]~input_o\ : std_logic;
SIGNAL \memory1_inst|input_mux_inst|Equal0~0_combout\ : std_logic;
SIGNAL \address[7]~input_o\ : std_logic;
SIGNAL \address[4]~input_o\ : std_logic;
SIGNAL \address[1]~input_o\ : std_logic;
SIGNAL \memory1_inst|input_mux_inst|Equal0~1_combout\ : std_logic;
SIGNAL \memory1_inst|input_mux_inst|data_out[4]~13_combout\ : std_logic;
SIGNAL \memory1_inst|input_mux_inst|data_out[4]~2_combout\ : std_logic;
SIGNAL \clock~input_o\ : std_logic;
SIGNAL \clock~inputclkctrl_outclk\ : std_logic;
SIGNAL \data_in[2]~input_o\ : std_logic;
SIGNAL \memory1_inst|input_mux_inst|MUX1~0_combout\ : std_logic;
SIGNAL \address[0]~input_o\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3499_combout\ : std_logic;
SIGNAL \write~input_o\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3650_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3661_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1883_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1899feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3489_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3660_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1899_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2199_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3504_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3662_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1931_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3494_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3659_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1915_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2200_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1419feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3645_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3649_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1419_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3646_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1387_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3648_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1371_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1403feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3647_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1403_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2192_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2193_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1907feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3449_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3651_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1907_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3451_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3653_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1875_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3457_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3652_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1891_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2194_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3455_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3654_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1923_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2195_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3657_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1363_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1395feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3656_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1395_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2196_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3658_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1411_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3655_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1379_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2197_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2198_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2201_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3668_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3697_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2019_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2051feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3700_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2051_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3663_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3699_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1507_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3698_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1539_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2223_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2224_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1531feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3701_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1531_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3704_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2043_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3703_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1499_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3702_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2011_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2225_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2226_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1523feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3705_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1523_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3708_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2035_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3707_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1491_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2003feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3706_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2003_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2227_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2228_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2229_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3709_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1547_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3712_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2059_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2027feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3710_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2027_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3711_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1515_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2230_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2231_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2232_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3474_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3673_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1443_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3484_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3676_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1475_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3479_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3675_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1427_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1459feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3469_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3674_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1459_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2206_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2207_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1971feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3669_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1971_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3672_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1987_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3671_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1939_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3670_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1955_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2204_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2205_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2208_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1979feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3426_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3677_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1979_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3444_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3680_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1995_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3439_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3679_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1947_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3434_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3678_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1963_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2209_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2210_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1451feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3664_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1451_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3667_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1483_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3666_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1435_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3665_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1467_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2202_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2203_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2211_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3681_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1323_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3684_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1355_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3683_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1307_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1339feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3682_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1339_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2212_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2213_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1851feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3693_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1851_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3696_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1867_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3695_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1819_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3694_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1835_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2219_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2220_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3689_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1315_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3692_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1347_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3691_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1299_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3690_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1331_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2216_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2217_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1827feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3685_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1827_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3688_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1859_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3687_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1811_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3686_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1843_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2214_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2215_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2218_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2221_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2222_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2233_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3432_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3433_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1723_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3425_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3427_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1595_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3430_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3431_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1083_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1211feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3428_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3429_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1211_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2065_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2066_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3448_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1739_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3445_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1611_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3447_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1099_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3446_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1227_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2072_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2073_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3435_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1195_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3438_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1707_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3437_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1067_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1579feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3436_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1579_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2067_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2068_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3440_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1179_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3443_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1691_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3442_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1051_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1563feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3441_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1563_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2069_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2070_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2071_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2074_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3493_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1771_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3490_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1259_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3492_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1131_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3491_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1643_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2096_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2097_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1291feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3505_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1291_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3508_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1803_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3507_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1163_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3506_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1675_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2103_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2104_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3500_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1243_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3503_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1755_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3502_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1115_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1627feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3501_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1627_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2100_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2101_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1275feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3495_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1275_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3498_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1787_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3497_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1147_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1659feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3496_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1659_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2098_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2099_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2102_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2105_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3485_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1603_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3488_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1731_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3487_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1091_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1219feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3486_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1219_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2092_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2093_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1715feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3473_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1715_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3470_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1587_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3472_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1075_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1203feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3471_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1203_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2085_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2086_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1555feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3480_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1555_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3483_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1683_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3482_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1043_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1171feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3481_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1171_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2089_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2090_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3475_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1187_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3478_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1699_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3477_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1059_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1571feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3476_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1571_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2087_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2088_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2091_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2094_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1763feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3465_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1763_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3468_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1795_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3467_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1251_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1283feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3466_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1283_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2082_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2083_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1779feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3454_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1779_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3450_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1267_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3453_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1235_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3452_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1747_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2075_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2076_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1139feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3461_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1139_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3464_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1651_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3463_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1107_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1619feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3462_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1619_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2079_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2080_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3456_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1155_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3460_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1667_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3459_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1123_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3458_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1635_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2077_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2078_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2081_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2084_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2095_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2106_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~515feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3515_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3561_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~515_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3517_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3564_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1027_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3563_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~451_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3562_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~963_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2138_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2139_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3573_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~523_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3576_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1035_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3575_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~459_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~971feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3574_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~971_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2145_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2146_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3511_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3565_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~843_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3568_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~907_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3509_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3567_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~331_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~395feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3566_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~395_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2140_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2141_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3569_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~387_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3572_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~899_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3571_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~323_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3570_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~835_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2142_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2143_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2144_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2147_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3514_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~891_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3510_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~379_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3513_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~371_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3512_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~883_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2107_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2108_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~507feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3525_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~507_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3528_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1019_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3527_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~499_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1011feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3526_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1011_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2114_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2115_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~315feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3521_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~315_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3524_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~827_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3523_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~307_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3522_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~819_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2111_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2112_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~443feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3516_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~443_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3520_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~955_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3519_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~435_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~947feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3518_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~947_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2109_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2110_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2113_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2116_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~483feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3529_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~483_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3532_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~491_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3531_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~419_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~427feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3530_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~427_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2117_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2118_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3539_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~291_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3538_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~299_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2121_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3540_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~363_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~355feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3537_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~355_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2122_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~867feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3533_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~867_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3536_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~875_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3535_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~803_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3534_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~811_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2119_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2120_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2123_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3541_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~995_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3544_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1003_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3543_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~931_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3542_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~939_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2124_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2125_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2126_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~979feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3557_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~979_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3560_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~987_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3559_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~915_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3558_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~923_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2134_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2135_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3553_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~283_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3556_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~347_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3555_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~275_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~339feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3554_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~339_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2131_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2132_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3549_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~411_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3552_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~475_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3551_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~403_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~467feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3550_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~467_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2129_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2130_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2133_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3545_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~851_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3548_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~859_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3547_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~787_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3546_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~795_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2127_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2128_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2136_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2137_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2148_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~763feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3595_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3641_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~763_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3644_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~779_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3597_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3643_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~251_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~267feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3642_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~267_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2187_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2188_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~699feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3629_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~699_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3632_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~715_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3631_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~187_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3630_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~203_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2180_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2181_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3637_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~691_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3640_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~707_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3639_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~179_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~195feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3638_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~195_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2184_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2185_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3635_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~243_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~259feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3634_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~259_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2182_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3636_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~771_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~755feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3633_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~755_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2183_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2186_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2189_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3577_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3582_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~643_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3578_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~579_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3579_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3581_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~67_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3580_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~131_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2149_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2150_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3583_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~571_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3586_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~635_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3585_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~59_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3584_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~123_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2151_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2152_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3587_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~563_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3590_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~627_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3589_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~51_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3588_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~115_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2153_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2154_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2155_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~587feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3591_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~587_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3594_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~651_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3593_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~75_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3592_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~139_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2156_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2157_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2158_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~603feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3625_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~603_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3628_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~619_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3627_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~91_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3626_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~107_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2176_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2177_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~595feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3613_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~595_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3615_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~83_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3614_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~99_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2169_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~611feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3616_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~611_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2170_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3617_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~539_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3620_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~555_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3619_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~27_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~43feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3618_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~43_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2171_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2172_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3621_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~531_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3624_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~547_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3623_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~19_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3622_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~35_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2173_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2174_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2175_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2178_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3596_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~723_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3600_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~739_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3599_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~211_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~227feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3598_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~227_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2159_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2160_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~731feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3609_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~731_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3612_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~747_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3611_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~219_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3610_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~235_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2166_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2167_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~667feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3601_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~667_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3604_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~683_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3603_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~155_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~171feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3602_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~171_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2161_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2162_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3605_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~659_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3608_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~675_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3607_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~147_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~163feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3606_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~163_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2163_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2164_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2165_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2168_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2179_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2190_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2191_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2234_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|data_out[0]~0_combout\ : std_logic;
SIGNAL \memory1_inst|ROM_inst|Mux5~0_combout\ : std_logic;
SIGNAL \memory1_inst|ROM_inst|Mux5~1_combout\ : std_logic;
SIGNAL \memory1_inst|ROM_inst|Mux5~2_combout\ : std_logic;
SIGNAL \memory1_inst|input_mux_inst|data_out[4]~3_combout\ : std_logic;
SIGNAL \memory1_inst|input_mux_inst|data_out[2]~4_combout\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \memory1_inst|input_mux_inst|Equal0~2_combout\ : std_logic;
SIGNAL \memory1_inst|output_ports_inst|process_00~0_combout\ : std_logic;
SIGNAL \memory1_inst|output_ports_inst|process_01~0_combout\ : std_logic;
SIGNAL \memory1_inst|ROM_inst|Mux6~0_combout\ : std_logic;
SIGNAL \memory1_inst|ROM_inst|Mux6~1_combout\ : std_logic;
SIGNAL \data_in[1]~input_o\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1154_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1410_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2422_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1538_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1282_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2423_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1394feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1394_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1522feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1522_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1138_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1266_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2415_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2416_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1234_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1490_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1106_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1362_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2419_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2420_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1250feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1250_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1506_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1122_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1378_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2417_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2418_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2421_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2424_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1458feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1458_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1426_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1298_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1330_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2425_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2426_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1442feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1442_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1474_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1314_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1346feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1346_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2432_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2433_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1170feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1170_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1202feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1202_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1042_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1074_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2429_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2430_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1090_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1218_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1058_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1186feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1186_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2427_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2428_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2431_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2434_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2435_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1418feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1418_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1546_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1402_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1530_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2443_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2444_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1290_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1162_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1146_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1274_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2436_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2437_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1514_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1386_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1370_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1498_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2438_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2439_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1130_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1258_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1114_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1242feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1242_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2440_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2441_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2442_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2445_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1226feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1226_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1098_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1066_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1194feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1194_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2405_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2406_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1482feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1482_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1450_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1322_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1354_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2412_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2413_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1082feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1082_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1210_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1050_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1178_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2409_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2410_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1306_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1338feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1338_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2407_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1466_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1434_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2408_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2411_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2414_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2446_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1978_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2042_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1946_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2010feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2010_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2539_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2540_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1914feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1914_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1850_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1818_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1882feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1882_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2532_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2533_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1938_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2002feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2002_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2534_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2034_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1970_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2535_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1842feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1842_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1906_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1810_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1874feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1874_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2536_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2537_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2538_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2541_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1786feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1786_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1778feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1778_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1722_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1714_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2559_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2560_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1650feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1650_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1658_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1586_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1594_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2552_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2553_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1562feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1562_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1626_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1554_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1618_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2556_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2557_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1690_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1754_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1682_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1746feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1746_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2554_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2555_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2558_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2561_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1794_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1802_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1730_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1738feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1738_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2549_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2550_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1570_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1634feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1634_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2546_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1642_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1578feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1578_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2547_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1706feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1706_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1770_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1698_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1762feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1762_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2544_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2545_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2548_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1666_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1674_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1602_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1610_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2542_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2543_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2551_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2562_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2050_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2058_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2018_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2026_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2570_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2571_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1962_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1994_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1954_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1986_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2563_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2564_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1834feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1834_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1866_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1826_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1858feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1858_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2567_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2568_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1898_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1930_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1890_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1922_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2565_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2566_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2569_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2572_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2573_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~746feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~746_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1002_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~730_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~986feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~986_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2464_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2465_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~738_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~994_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~978_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~722feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~722_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2457_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2458_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~922_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~938_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~666_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~682feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~682_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2459_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2460_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~914_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~930_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~658_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~674_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2461_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2462_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2463_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2466_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~594_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~610_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2467_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~866_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~850_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2468_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~618feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~618_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~874_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~602_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~858_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2474_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2475_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~786_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~802_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~530_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~546_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2471_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2472_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~794_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~810_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~538_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~554_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2469_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2470_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2473_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2476_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2477_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~586_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~650_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2454_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~906_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~842_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2455_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~890_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~634_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~570_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~826_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2447_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2448_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~642_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~898_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~834_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~578_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2449_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2450_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~626_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~882_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~562_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~818feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~818_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2451_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2452_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2453_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2456_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1026_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1034_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1010_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1018_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2485_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2486_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~762_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~778_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~754_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~770feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~770_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2478_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2479_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~690_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~706feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~706_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2482_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~714_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~698_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2483_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~946_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~962feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~962_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2480_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~970_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~954_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2481_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2484_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2487_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2488_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~154feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~154_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~186_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~146_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~178_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2509_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2510_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~218_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~250_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~210_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~242_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2516_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2517_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~26_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~58_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~18_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~50feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~50_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2513_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2514_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~90feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~90_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~122_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~82_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~114feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~114_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2511_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2512_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2515_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2518_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~42feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~42_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~74_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~34_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~66_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2503_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2504_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~106feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~106_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~138_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~98_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~130_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2501_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2502_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2505_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~258feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~258_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~266_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~226_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~234feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~234_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2506_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2507_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~162_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~194feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~194_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2499_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~202_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~170feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~170_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2500_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2508_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2519_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~466_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~474_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2496_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~506_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~498feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~498_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2497_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~378_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~370_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~338_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~346feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~346_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2489_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2490_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~410_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~442_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~402_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~434feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~434_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2491_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2492_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~282feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~282_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~314_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~274_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~306_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2493_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2494_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2495_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2498_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~418_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~450feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~450_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2520_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~458_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~426_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2521_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~298feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~298_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~330_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~290_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~322feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~322_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2524_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2525_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~386feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~386_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~394_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~354_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~362_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2522_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2523_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2526_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~514_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~522_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~482_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~490_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2527_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2528_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2529_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2530_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2531_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2574_combout\ : std_logic;
SIGNAL \memory1_inst|input_mux_inst|data_out[1]~7_combout\ : std_logic;
SIGNAL \memory1_inst|output_ports_inst|port_out_01[1]~feeder_combout\ : std_logic;
SIGNAL \data_in[3]~input_o\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1100_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1356_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~76_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~332_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2690_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2691_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1612_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1868_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~588_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~844_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2697_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2698_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1068feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1068_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1324_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~44_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~300_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2694_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2695_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1580_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1836_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~556_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~812feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~812_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2692_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2693_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2696_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2699_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1820_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1564_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~540_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~796feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~796_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2659_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2660_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1052_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1308_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~28_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~284_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2663_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2664_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1084_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1340_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~60_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~316feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~316_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2661_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2662_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2665_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1596_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1852_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~572_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~828_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2666_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2667_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2668_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1588_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1844_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~564_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~820_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2686_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2687_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1556feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1556_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1812_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~532_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~788_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2679_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2680_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1044_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1300_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~20_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~276feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~276_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2683_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2684_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1076_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1332_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~52_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~308_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2681_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2682_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2685_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2688_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1092_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1348_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~68_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~324_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2669_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2670_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1604_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~580_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~836feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~836_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2676_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1860_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2677_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1060feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1060_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1316_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~36_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~292_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2673_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2674_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1572_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1828_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~548_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~804_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2671_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2672_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2675_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2678_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2689_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2700_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1484_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~460_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~204_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1228_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2648_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2649_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~972_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1996_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~716_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1740_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2655_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2656_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~452_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1476_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~196_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1220feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1220_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2652_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2653_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~964feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~964_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1988_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~708_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1732_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2650_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2651_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2654_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2657_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~700_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~956_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2624_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1980_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1724_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2625_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1468_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~444_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~188_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1212_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2617_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2618_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~948_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1972_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~692_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1716_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2619_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2620_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~436_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1460_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~180_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1204feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1204_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2621_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2622_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2623_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2626_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1428_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1436_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~404_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~412feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~412_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2637_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2638_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1940_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1948_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~916_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~924feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~924_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2644_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2645_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~660_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~668feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~668_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2639_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1692_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1684_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2640_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1172_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1180_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~148_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~156_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2641_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2642_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2643_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2646_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1444_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1452_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~420_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~428feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~428_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2627_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2628_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1956feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1956_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1964_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~932_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~940feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~940_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2634_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2635_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1188feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1188_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1196_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~164_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~172_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2631_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2632_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1700feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1700_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1708_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~676_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~684feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~684_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2629_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2630_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2633_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2636_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2647_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2658_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2701_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1900feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1900_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1644_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~620_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~876_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2582_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2583_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1388feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1388_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1132_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~108_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~364_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2575_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2576_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1116feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1116_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1372_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~92_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~348_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2579_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2580_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1628feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1628_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1884_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~604_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~860_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2577_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2578_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2581_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2584_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1636_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1892_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~612_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~868_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2602_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2603_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1620feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1620_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1876_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~596_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~852feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~852_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2597_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2598_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1108_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1364_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~84_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~340feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~340_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2599_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2600_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2601_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1380_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1124_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~100_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~356_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2595_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2596_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2604_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1668feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1668_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1924_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~644_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~900_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2592_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2593_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1412_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1156_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~132_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~388_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2585_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2586_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1652feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1652_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1908_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~628_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~884_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2587_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2588_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1140_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1396_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~116_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~372_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2589_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2590_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2591_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2594_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2605_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1676_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1932_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~652_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~908feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~908_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2613_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2614_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1420_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1164_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~140_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~396_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2606_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2607_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1660feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1660_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1916_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~636_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~892_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2608_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2609_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1148feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1148_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1404_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~124_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~380feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~380_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2610_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2611_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2612_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2615_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2616_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~524_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1548_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~492_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1516feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1516_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2733_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2734_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2028feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2028_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2060_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1004_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1036feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1036_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2740_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2741_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1292feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1292_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~268feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~268_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~236_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1260feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1260_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2737_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2738_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~780feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~780_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1804_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~748_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1772_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2735_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2736_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2739_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2742_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1748feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1748_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1780_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~756feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~756_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~724_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2724_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2725_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~212_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~244feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~244_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2726_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1268_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1236_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2727_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2728_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1012feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1012_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2036_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~980_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2004_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2729_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2730_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1492_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1524_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~468_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~500_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2722_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2723_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2731_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1764feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1764_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1796_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~740_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~772feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~772_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2714_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2715_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1252feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1252_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1284_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~228_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~260feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~260_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2716_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2717_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2718_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~516feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~516_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1540_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~484_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1508_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2712_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2713_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2052_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1028_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~996_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2020_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2719_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2720_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2721_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2732_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2012feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2012_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~988_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~732_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1756feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1756_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2702_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2703_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1020feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1020_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2044_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~764_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1788feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1788_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2709_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2710_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~220_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1244_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2706_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1500_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~476feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~476_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2707_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~508feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~508_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1532_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~252_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1276feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1276_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2704_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2705_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2708_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2711_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2743_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2744_combout\ : std_logic;
SIGNAL \memory1_inst|ROM_inst|Mux4~0_combout\ : std_logic;
SIGNAL \memory1_inst|input_mux_inst|data_out[3]~8_combout\ : std_logic;
SIGNAL \memory1_inst|output_ports_inst|port_out_01[3]~feeder_combout\ : std_logic;
SIGNAL \data_in[0]~input_o\ : std_logic;
SIGNAL \memory1_inst|input_mux_inst|data_out[0]~5_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~905_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1033feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1033_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2400_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2057_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1929_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2401_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~777_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1801_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1673_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~649_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2393_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2394_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~713feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~713_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1737_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~585_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1609feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1609_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2397_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2398_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1865feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1865_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1993_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~841_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~969_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2395_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2396_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2399_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2402_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1289feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1289_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1225_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2379_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1545_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1481feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1481_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2380_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~265feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~265_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~201feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~201_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2374_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~521_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~457_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2375_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~137feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~137_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~393_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~73_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~329_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2376_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2377_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2378_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1161_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1417_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1097_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1353feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1353_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2372_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2373_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2381_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~57_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~185_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2386_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~441_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~313_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2387_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1337_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1465_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1081_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1209_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2384_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2385_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2388_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1401_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1529_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1145_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1273_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2389_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2390_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~377feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~377_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~505_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~121_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~249feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~249_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2382_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2383_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2391_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2392_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1913_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~889_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~633_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1657feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1657_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2362_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2363_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1017feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1017_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2041_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~761_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1785feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1785_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2369_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2370_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~953_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1977_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~697_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1721feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1721_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2364_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2365_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~825feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~825_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1849_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~569_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1593_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2366_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2367_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2368_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2371_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2403_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~985_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~857_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~793_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~921_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2235_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2236_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2009feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2009_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1945_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1881feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1881_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1817_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2242_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2243_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1689feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1689_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1753_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1561_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1625_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2237_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2238_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~601_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~729_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~537_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~665feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~665_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2239_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2240_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2241_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2244_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1961_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1833_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~809_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~937feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~937_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2266_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2267_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~745_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1769_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~617_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1641feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1641_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2268_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2269_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~681_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1705_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~553_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1577_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2270_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2271_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2272_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1001feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1001_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2025_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~873_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1897_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2273_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2274_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2275_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~489_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~361_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~297_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~425_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2245_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2246_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1449feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1449_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1513_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1321_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1385feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1385_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2252_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2253_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~105feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~105_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~233_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~41_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~169_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2249_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2250_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1193_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1257_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1065_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1129feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1129_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2247_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2248_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2251_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2254_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~473feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~473_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~345_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~281_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~409feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~409_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2255_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2256_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1433_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1497_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1305_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1369_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2262_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2263_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1177feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1177_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1241_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1049_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1113_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2257_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2258_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~89_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~217_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~25_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~153_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2259_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2260_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2261_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2264_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2265_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2276_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1809_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1873_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2326_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2001_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1937_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2327_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~977_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~849_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~785_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~913_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2319_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2320_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1681feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1681_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1745_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1553_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1617feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1617_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2321_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2322_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~593_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~721_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~529_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~657feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~657_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2323_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2324_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2325_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2328_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1185_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1249_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1057_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1121_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2331_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2332_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~161_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~225_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~33_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~97feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~97_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2333_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2334_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2335_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~353_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~481_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~289_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~417_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2329_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2330_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1441feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1441_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1505_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1313_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1377_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2336_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2337_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2338_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1425feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1425_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1489_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1297_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1361_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2346_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2347_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~401_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~465_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~273_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~337feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~337_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2339_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2340_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1169feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1169_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1233_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1041_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1105_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2341_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2342_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~145_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~209_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~17_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~81_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2343_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2344_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2345_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2348_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2349_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1953_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2017_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1825_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1889_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2357_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2358_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~865_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~993_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~801_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~929_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2350_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2351_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1697feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1697_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1761_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1569_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1633_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2352_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2353_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~609feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~609_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~737_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~545_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~673_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2354_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2355_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2356_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2359_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2360_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1665_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1793_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1649_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1777feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1777_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2294_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2295_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~561_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~689feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~689_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2291_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~705_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~577_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2292_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1601_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1729_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1585_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1713_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2289_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2290_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2293_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~641_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~769_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~625_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~753_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2287_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2288_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2296_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1089_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1153_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1073_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1137feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1137_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2297_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2298_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1201_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1265feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1265_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2304_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1281_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1217_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2305_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~193_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~257_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~177_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~241feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~241_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2299_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2300_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~65_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~129_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~49_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~113_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2301_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2302_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2303_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2306_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2307_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1985_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2049_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1969_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2033_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2315_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2316_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~961_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1025_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~945_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1009feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1009_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2308_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2309_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1857_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1921_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1841_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1905_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2310_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2311_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~833feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~833_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~897_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~817_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~881_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2312_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2313_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2314_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2317_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1409_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~385_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~369_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1393_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2277_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2278_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~513feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~513_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1537_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~497_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1521feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1521_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2284_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2285_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~433_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1457_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2279_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1473_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~449_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2280_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~321_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1345_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~305_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1329_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2281_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2282_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2283_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2286_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2318_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2361_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2404_combout\ : std_logic;
SIGNAL \memory1_inst|input_mux_inst|data_out[0]~6_combout\ : std_logic;
SIGNAL \Dec_BCD_0_inst|segmentos[0]~0_combout\ : std_logic;
SIGNAL \Dec_BCD_0_inst|segmentos[1]~1_combout\ : std_logic;
SIGNAL \Dec_BCD_0_inst|segmentos[2]~2_combout\ : std_logic;
SIGNAL \Dec_BCD_0_inst|segmentos[3]~3_combout\ : std_logic;
SIGNAL \Dec_BCD_0_inst|segmentos[4]~4_combout\ : std_logic;
SIGNAL \Dec_BCD_0_inst|segmentos[5]~5_combout\ : std_logic;
SIGNAL \Dec_BCD_0_inst|segmentos[6]~6_combout\ : std_logic;
SIGNAL \memory1_inst|ROM_inst|Mux2~0_combout\ : std_logic;
SIGNAL \memory1_inst|ROM_inst|Mux2~1_combout\ : std_logic;
SIGNAL \data_in[5]~input_o\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1998_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2062_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~974_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1038_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3250_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3251_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~910_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1934_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~846_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1870feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1870_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3243_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3244_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~902_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1926_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~838_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1862_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3247_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3248_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2054_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~966_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1030_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3245_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1990_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3246_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3249_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3252_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1638feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1638_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1766_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1574_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1702_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3232_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3233_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1710_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1774_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1582_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1646feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1646_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3239_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3240_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~678feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~678_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~742_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~550_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~614feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~614_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3236_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3237_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~558_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~622_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3234_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~750_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~686feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~686_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3235_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3238_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3241_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2022_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2030_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1894_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1902_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3229_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3230_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~998_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1006_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~870_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~878_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3222_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3223_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~934feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~934_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~942_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~806_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~814feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~814_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3226_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3227_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1958_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1966_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1830_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1838_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3224_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3225_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3228_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3231_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3242_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1614_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1678feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1678_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3219_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1806_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1742_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3220_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~718_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~782_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~590_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~654feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~654_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3214_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3215_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~646feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~646_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~774_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~582_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~710_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3216_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3217_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3218_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1798feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1798_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1670_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1606_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1734feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1734_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3212_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3213_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3221_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3253_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1158_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1166feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1166_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3092_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1414_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1422feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1422_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3093_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~398_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~390_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~134_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~142_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3085_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3086_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~102_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~110_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3089_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~366_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~358_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3090_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1382feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1382_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1390_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1126_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1134_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3087_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3088_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3091_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3094_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~334_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~326_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~70_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~78feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~78_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3105_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3106_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1350feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1350_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1358_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1094_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1102_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3112_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3113_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~294feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~294_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~302_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~38_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~46feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~46_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3109_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3110_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1318_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1326_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1062_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1070_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3107_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3108_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3111_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3114_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1230_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1486_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1222_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1478_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3102_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3103_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~462_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~454_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~198_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~206_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3095_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3096_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1446feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1446_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1454_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1190_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1198_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3097_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3098_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~422_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~430_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~166_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~174_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3099_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3100_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3101_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3104_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3115_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1542_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1254_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1510feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1510_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3116_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1286_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3117_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~262feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~262_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~518_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~230_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~486_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3120_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3121_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~270feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~270_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~526_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~238_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~494feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~494_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3118_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3119_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3122_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1294feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1294_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1550_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1262_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1518_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3123_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3124_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3125_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3126_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1118_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1150_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1142_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1110_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3179_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3180_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1246_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1278_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1238_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1270_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3186_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3187_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~94feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~94_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~126_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~86_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~118_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3183_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3184_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~222_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~254_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~214_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~246_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3181_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3182_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3185_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3188_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1182feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1182_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1214_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1174_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1206_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3196_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3197_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~150_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~182_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3189_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~190_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~158feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~158_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3190_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1054_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1086_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1046_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1078_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3191_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3192_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~22_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~54_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3193_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~62_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~30feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~30_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3194_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3195_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3198_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3199_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~446feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~446_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~414_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~406_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~438_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3169_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3170_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1438feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1438_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1470_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1430_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1462_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3176_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3177_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1310_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1342_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1302_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1334feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1334_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3171_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3172_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~286_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~318_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~278_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~310feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~310_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3173_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3174_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3175_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3178_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~350feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~350_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~382_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~342_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~374feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~374_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3204_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3205_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~478_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~510_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~502_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~470_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3202_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3203_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3206_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1374feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1374_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1406_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1366_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1398_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3200_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3201_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1502_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1534_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1494_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1526_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3207_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3208_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3209_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3210_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1950feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1950_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1942_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2006_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3160_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2014feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2014_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3161_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~926feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~926_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~990_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~918_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~982feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~982_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3162_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3163_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3164_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1022feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1022_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~958_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~950_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1014_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3158_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3159_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1982feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1982_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2046_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2038_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1974_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3165_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3166_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3167_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~854_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~862_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3127_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~886_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~894_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3128_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1878_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1886feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1886_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3134_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1918_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1910feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1910_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3135_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~790_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~822_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3131_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~798feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~798_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~830feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~830_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3132_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1822_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1854_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1814_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1846feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1846_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3129_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3130_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3133_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3136_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1782_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1790_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1750_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1758feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1758_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3144_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3145_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~758_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~766_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~726_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~734_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3137_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3138_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1694_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1726_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1686_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1718feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1718_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3139_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3140_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~670feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~670_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~702_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~662_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~694feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~694_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3141_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3142_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3143_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3146_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1654_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1662_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1622_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1630feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1630_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3154_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3155_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~606feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~606_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~638_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~598_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~630_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3147_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3148_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1566feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1566_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1598_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1558_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1590feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1590_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3149_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3150_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~542_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~574_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~534_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~566feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~566_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3151_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3152_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3153_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3156_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3157_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3168_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3211_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3254_combout\ : std_logic;
SIGNAL \memory1_inst|input_mux_inst|data_out[5]~11_combout\ : std_logic;
SIGNAL \memory1_inst|output_ports_inst|port_out_01[5]~feeder_combout\ : std_logic;
SIGNAL \data_in[4]~input_o\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1261feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1261_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1133_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1117_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1245feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1245_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2915_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2916_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1581feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1581_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1709_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1565_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1693_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2917_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2918_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1069feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1069_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1197_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1053_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1181_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2919_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2920_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2921_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1773feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1773_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1645_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1629_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1757_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2922_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2923_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2924_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1901_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1837_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1821_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1885_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2946_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2947_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1965_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2029_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1949_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2013_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2953_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2954_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1373feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1373_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1389_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1309_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1325_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2950_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2951_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1501feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1501_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1517_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1437_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1453feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1453_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2948_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2949_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2952_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2955_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~237_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~109_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~93_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~221_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2935_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2936_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~557_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~685_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~669_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~541_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2937_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2938_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~45_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~173_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~29_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~157_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2939_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2940_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2941_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~621_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~749_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~605_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~733_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2942_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2943_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2944_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~493_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~365_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~301_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~429feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~429_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2925_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2926_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~925_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~989_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~797_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~861feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~861_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2927_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2928_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~349_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~477_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~285_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~413feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~413_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2929_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2930_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2931_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~877_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1005_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~813_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~941_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2932_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2933_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2934_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2945_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2956_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~701_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~717_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~189_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~205_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3062_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3063_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~765_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~781_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~253_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~269feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~269_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3069_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3070_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~637_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~653_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~125_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~141feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~141_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3064_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3065_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~573_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~589_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~61_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~77_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3066_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3067_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3068_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3071_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~317_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~333_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3056_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~845_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~829feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~829_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3057_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~893feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~893_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~909_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~381_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~397_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3054_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3055_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3058_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~461_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~973_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~445_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~957_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3052_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3053_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1021feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1021_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1037_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~509_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~525_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3059_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3060_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3061_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3072_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1485_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1997_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1357_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1869_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3073_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3074_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1933_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2061_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1421_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1549feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1549_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3080_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3081_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1469_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1981_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1341_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1853feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1853_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3077_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3078_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1533_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2045_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1405_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1917_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3075_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3076_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3079_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3082_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1213_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1725_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3042_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1229_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1741feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1741_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3043_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1661feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1661_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1677_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1149_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1165_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3044_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3045_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1101feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1101_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1613_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1085_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1597feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1597_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3046_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3047_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3048_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1789feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1789_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1805_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1277_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1293feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1293_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3049_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3050_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3051_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3083_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~981feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~981_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~853_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~789_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~917feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~917_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2999_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3000_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~661_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~533_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~597_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3003_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~725_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3004_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1685_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1749_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1557_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1621feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1621_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3001_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3002_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3005_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1877_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2005_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1813_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1941_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3006_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3007_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3008_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~869_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~997_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~805_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~933feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~933_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3030_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3031_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1893_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2021_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1829_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1957_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3037_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3038_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1701feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1701_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1765_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1573_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1637_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3032_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3033_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~677feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~677_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~741_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~549_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~613_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3034_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3035_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3036_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3039_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~21_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~85_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3023_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~213_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~149_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3024_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1173feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1173_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1237_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1045_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1109_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3021_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3022_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3025_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~341_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~469_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~277_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~405feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~405_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3019_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3020_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1365feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1365_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1493_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1301_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1429_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3026_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3027_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3028_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~357feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~357_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~485_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~293_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~421feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~421_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3009_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3010_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1381_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1509_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1317_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1445_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3016_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3017_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~165_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~229_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~37_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~101_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3013_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3014_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1189_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1253_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1061_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1125_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3011_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3012_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3015_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3018_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3029_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3040_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1477feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1477_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1541_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1221_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1285feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1285_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2974_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2975_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1349_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1413_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1093_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1157_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2967_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2968_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~261feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~261_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~517_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~197_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~453_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2969_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2970_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~133_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~389_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~69_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~325_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2971_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2972_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2973_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2976_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1269feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1269_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1525_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1141_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1397feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1397_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2984_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2985_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~373_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~501_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~117_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~245_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2979_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2980_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~309feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~309_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~437_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~53_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~181_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2981_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2982_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2983_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1333feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1333_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1461_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1077_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1205feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1205_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2977_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2978_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2986_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2987_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1589feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1589_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1717_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~565_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~693_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2961_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2962_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1845_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1973_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~821_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~949_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2959_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2960_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2963_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1013feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1013_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2037_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~885_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1909feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1909_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2964_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2965_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1781feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1781_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1653_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~629_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~757_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2957_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2958_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2966_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~837_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~901_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~581_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~645_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2992_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2993_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~965_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1029_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~709_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~773_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2990_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2991_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2994_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1669_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1925_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1605_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1861_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2988_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2989_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1797_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2053_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1733_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1989feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1989_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2995_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2996_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2997_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2998_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3041_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3084_combout\ : std_logic;
SIGNAL \memory1_inst|ROM_inst|Mux3~0_combout\ : std_logic;
SIGNAL \memory1_inst|input_mux_inst|data_out[4]~10_combout\ : std_logic;
SIGNAL \memory1_inst|output_ports_inst|port_out_01[4]~feeder_combout\ : std_logic;
SIGNAL \memory1_inst|ROM_inst|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \data_in[7]~input_o\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2032_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2064_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1008_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1040feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1040_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3420_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3421_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1264_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1296_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~240_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~272feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~272_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3417_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3418_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1776feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1776_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1808_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~752_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~784feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~784_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3415_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3416_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3419_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1520feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1520_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1552_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~496_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~528_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3413_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3414_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3422_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1240_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1272_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3402_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1784_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1752feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1752_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3403_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~984feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~984_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1016_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~472_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~504feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~504_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3404_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3405_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~728feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~728_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~760_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~216_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~248_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3406_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3407_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3408_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2008feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2008_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2040_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1496_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1528_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3409_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3410_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3411_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~488_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~520_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3394_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1032_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1000feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1000_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3395_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~776_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~264_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~232_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~744_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3396_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3397_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3398_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2024feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2024_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2056_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1512_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1544_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3399_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3400_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1288feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1288_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1800_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1256_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1768feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1768_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3392_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3393_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3401_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3412_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1792feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1792_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1280_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1248_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1760_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3382_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3383_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~480_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~512feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~512_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3384_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1024_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~992feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~992_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3385_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~256feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~256_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~768_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~224_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~736_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3386_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3387_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3388_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1504_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1536feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1536_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3389_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2048_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2016_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3390_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3391_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3423_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1920feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1920_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1888_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~864_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~896_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3262_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3263_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1408feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1408_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1376_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~352_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~384_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3255_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3256_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1120_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1152_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~96_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~128_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3259_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3260_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~608_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1632feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1632_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3257_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~640feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~640_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1664_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3258_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3261_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3264_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~912feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~912_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~880_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~624_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~656feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~656_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3286_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3287_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1904_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1936_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1648_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1680feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1680_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3293_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3294_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~144feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~144_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~400_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~112_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~368feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~368_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3290_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3291_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1168_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1424_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1136_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1392_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3288_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3289_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3292_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3295_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~136_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~392_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~104_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~360_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3269_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3270_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~904feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~904_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~616_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~872_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3267_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~648feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~648_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3268_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3271_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1416feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1416_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1160_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1128_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1384_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3265_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3266_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1672feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1672_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1928_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1640_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1896feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1896_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3272_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3273_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3274_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1400_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1144_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1112_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1368feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1368_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3275_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3276_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~632feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~632_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~888_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~600_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~856_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3277_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3278_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~120feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~120_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~376_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~344feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~344_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~88_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3279_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3280_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3281_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1656_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1912_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1624_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1880feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1880_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3282_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3283_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3284_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3285_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3296_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1104feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1104_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1360_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~80_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~336feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~336_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3370_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3371_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~848feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~848_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1872_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~592_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1616_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3377_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3378_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1088_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1344_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~64_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~320_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3374_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3375_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~832feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~832_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1856_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~576_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1600feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1600_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3372_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3373_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3376_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3379_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~816feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~816_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1840_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~560_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1584feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1584_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3346_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3347_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1824feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1824_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~800_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~544_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1568feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1568_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3339_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3340_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~48_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~304_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3341_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1328_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1072_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3342_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1056_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1312_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~32_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~288_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3343_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3344_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3345_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3348_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1096feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1096_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1352_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~72_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~328_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3349_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3350_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~840_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1864_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~584_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1608feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1608_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3356_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3357_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~824_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1848_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~568_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1592feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1592_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3351_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3352_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1080_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1336_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~56_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~312feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~312_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3353_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3354_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3355_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3358_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~296feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~296_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1320_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~40_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1064_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3359_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3360_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~808feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~808_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1832_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~552_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1576_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3366_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3367_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~280feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~280_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1304_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~24_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1048feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1048_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3363_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3364_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~792_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1816_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~536_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1560feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1560_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3361_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3362_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3365_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3368_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3369_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3380_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1952feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1952_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1968_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1944_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1960_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3314_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3315_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1696feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1696_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1712_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1688_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1704feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1704_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3307_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3308_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~672_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~688_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~664_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~680_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3311_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3312_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~928feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~928_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~944_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~920_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~936_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3309_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3310_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3313_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3316_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1440feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1440_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1456_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1432_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1448_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3324_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3325_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1184feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1184_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1200_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1176_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1192feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1192_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3317_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3318_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~408_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~424feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~424_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3319_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~432_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~416_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3320_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~160feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~160_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~176_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~152_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~168_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3321_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3322_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3323_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3326_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3327_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~464_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1488_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~456_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1480_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3304_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3305_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1232feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1232_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~208_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~200_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1224_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3297_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3298_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~184_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1208_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3301_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1216_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~192feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~192_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3302_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~448_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1472_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~440_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1464feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1464_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3299_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3300_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3303_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3306_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~720feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~720_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~976_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~712_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~968_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3328_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3329_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1744feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1744_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2000_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1736_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1992feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1992_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3335_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3336_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1720_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1976_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3330_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1984_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1728feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1728_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3331_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~704feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~704_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~960_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~696_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~952_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3332_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3333_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3334_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3337_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3338_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3381_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~3424_combout\ : std_logic;
SIGNAL \memory1_inst|input_mux_inst|data_out[7]~12_combout\ : std_logic;
SIGNAL \data_in[6]~input_o\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1671_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1655_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1159feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1159_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1143_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2755_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2756_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1287feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1287_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1799_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1271_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1783_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2762_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2763_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1591_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1607_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1079_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1095_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2759_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2760_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1223_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1735_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1207_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1719feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1719_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2757_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2758_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2761_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2764_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1255feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1255_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1767_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1239_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1751_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2772_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2773_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1639feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1639_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1623_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1111_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1127feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1127_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2765_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2766_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1175_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1687_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2767_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1703_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1191feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1191_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2768_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1559_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1575_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1047_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1063_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2769_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2770_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2771_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2774_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2775_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1775_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1263_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1247_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1759feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1759_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2752_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2753_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1711_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1199_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1183_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1695_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2745_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2746_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1119_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1135_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2747_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1647_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1631_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2748_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1567_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1583_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1055_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1071_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2749_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2750_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2751_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2754_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1295feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1295_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1807_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1279_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1791_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2783_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2784_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1679_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1151_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1167feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1167_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2776_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1663_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2777_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1599feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1599_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1615_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1087_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1103feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1103_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2780_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2781_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1231_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1743_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1215_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1727feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1727_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2778_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2779_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2782_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2785_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2786_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1983_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2047_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1471_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1535feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1535_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2903_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2904_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1407feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1407_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1919_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1343_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1855_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2907_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2908_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1423feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1423_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1935_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1359_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1871_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2905_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2906_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2909_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1999_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2063_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1487_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1551_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2910_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2911_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2912_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1967_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1951_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1823_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1839feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1839_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2872_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2873_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1903_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2031_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1887_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2015_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2879_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2880_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1391feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1391_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1519_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1375_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1503feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1503_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2874_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2875_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1439_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1455_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1311_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1327_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2876_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2877_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2878_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2881_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2007_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2023_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1879_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1895_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2899_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2900_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1367_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1383_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2892_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1511_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1495_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2893_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1431_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1447_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1303_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1319_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2896_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2897_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1815_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1831_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2894_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1959_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1943_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2895_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2898_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2901_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1543feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1543_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2055_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1479_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1991_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2889_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2890_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1415feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1415_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1927_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1351_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1863_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2882_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2883_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1399_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1911_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1335_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1847feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1847_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2886_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2887_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1527_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2039_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1463_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1975feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1975_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2884_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2885_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2888_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2891_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2902_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2913_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~495_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1007_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2825_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1039_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~527feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~527_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2826_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~519feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~519_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1031_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~487_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~999_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2818_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2819_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~511_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1023_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~479_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~991_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2820_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2821_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~503_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~1015_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~471_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~983feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~983_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2822_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2823_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2824_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2827_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~903_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~391_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~375_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~887_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2787_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2788_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~399_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~911_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~383_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~895_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2794_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2795_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~863feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~863_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~879_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~351_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~367feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~367_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2789_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2790_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~855feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~855_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~871_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~343_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~359feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~359_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2791_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2792_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2793_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2796_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~463feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~463_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~975_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~447_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~959_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2804_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2805_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~455feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~455_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~967_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~439_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~951_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2797_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2798_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~927feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~927_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~943_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~415_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~431feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~431_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2799_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2800_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~919_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~935_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~407_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~423_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2801_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2802_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2803_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2806_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~335_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~847_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~319_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~831_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2814_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2815_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~327_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~839_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~311_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~823feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~823_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2807_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2808_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~799_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~815_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~287_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~303_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2809_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2810_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~791_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~807_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~279_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~295_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2811_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2812_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2813_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2816_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2817_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2828_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~247_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~263_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2860_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~775_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~759feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~759_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2861_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~767feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~767_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~783_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~255_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~271feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~271_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2867_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2868_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~727_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~743_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~215_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~231_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2864_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2865_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~735feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~735_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~751_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~223_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~239_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2862_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2863_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2866_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2869_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~639feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~639_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~655_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~127_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~143feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~143_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2846_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2847_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~607feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~607_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~623_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~95_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~111feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~111_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2841_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2842_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~599_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~615_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~87_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~103feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~103_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2843_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2844_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2845_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~631feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~631_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~647_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~119_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~135_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2839_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2840_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2848_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~575_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~591_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~63_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~79feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~79_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2856_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2857_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~535_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~551_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~23_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~39feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~39_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2853_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2854_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~543_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~559_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~31_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~47feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~47_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2851_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2852_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2855_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~567feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~567_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~583_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~55_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~71feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~71_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2849_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2850_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2858_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2859_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~711feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~711_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~695_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~183_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~199_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2829_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2830_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~663_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~679_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~151_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~167_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2833_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2834_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~159_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~175feeder_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~175_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2831_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~687_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~671_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2832_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2835_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~191_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~207_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2836_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~719_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~703_q\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2837_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2838_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2870_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2871_combout\ : std_logic;
SIGNAL \memory1_inst|RAM_inst|RW~2914_combout\ : std_logic;
SIGNAL \memory1_inst|ROM_inst|Mux1~0_combout\ : std_logic;
SIGNAL \memory1_inst|input_mux_inst|data_out[6]~9_combout\ : std_logic;
SIGNAL \Dec_BCD_1_inst|segmentos[0]~0_combout\ : std_logic;
SIGNAL \Dec_BCD_1_inst|segmentos[1]~1_combout\ : std_logic;
SIGNAL \Dec_BCD_1_inst|segmentos[2]~2_combout\ : std_logic;
SIGNAL \Dec_BCD_1_inst|segmentos[3]~3_combout\ : std_logic;
SIGNAL \Dec_BCD_1_inst|segmentos[4]~4_combout\ : std_logic;
SIGNAL \Dec_BCD_1_inst|segmentos[5]~5_combout\ : std_logic;
SIGNAL \Dec_BCD_1_inst|segmentos[6]~6_combout\ : std_logic;
SIGNAL \memory1_inst|ROM_inst|data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \memory1_inst|RAM_inst|data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \memory1_inst|output_ports_inst|port_out_01\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \memory1_inst|output_ports_inst|port_out_00\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \memory1_inst|input_mux_inst|data_out\ : std_logic_vector(7 DOWNTO 0);

BEGIN

ww_clock <= clock;
ww_reset <= reset;
ww_address <= address;
ww_write <= write;
ww_data_in <= data_in;
data_out <= ww_data_out;
segmentos_0 <= ww_segmentos_0;
segmentos_1 <= ww_segmentos_1;
segmentos_2 <= ww_segmentos_2;
segmentos_3 <= ww_segmentos_3;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\clock~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clock~input_o\);

-- Location: IOOBUF_X0_Y2_N16
\data_out[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \data_out[0]~output_o\);

-- Location: IOOBUF_X0_Y7_N2
\data_out[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \data_out[1]~output_o\);

-- Location: IOOBUF_X37_Y0_N9
\data_out[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \data_out[2]~output_o\);

-- Location: IOOBUF_X28_Y0_N16
\data_out[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \data_out[3]~output_o\);

-- Location: IOOBUF_X0_Y11_N16
\data_out[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \data_out[4]~output_o\);

-- Location: IOOBUF_X26_Y0_N23
\data_out[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \data_out[5]~output_o\);

-- Location: IOOBUF_X9_Y0_N30
\data_out[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \data_out[6]~output_o\);

-- Location: IOOBUF_X21_Y0_N30
\data_out[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \data_out[7]~output_o\);

-- Location: IOOBUF_X26_Y29_N16
\segmentos_0[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Dec_BCD_0_inst|segmentos[0]~0_combout\,
	devoe => ww_devoe,
	o => \segmentos_0[0]~output_o\);

-- Location: IOOBUF_X28_Y29_N23
\segmentos_0[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Dec_BCD_0_inst|segmentos[1]~1_combout\,
	devoe => ww_devoe,
	o => \segmentos_0[1]~output_o\);

-- Location: IOOBUF_X26_Y29_N9
\segmentos_0[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Dec_BCD_0_inst|segmentos[2]~2_combout\,
	devoe => ww_devoe,
	o => \segmentos_0[2]~output_o\);

-- Location: IOOBUF_X28_Y29_N30
\segmentos_0[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Dec_BCD_0_inst|segmentos[3]~3_combout\,
	devoe => ww_devoe,
	o => \segmentos_0[3]~output_o\);

-- Location: IOOBUF_X26_Y29_N2
\segmentos_0[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Dec_BCD_0_inst|segmentos[4]~4_combout\,
	devoe => ww_devoe,
	o => \segmentos_0[4]~output_o\);

-- Location: IOOBUF_X21_Y29_N30
\segmentos_0[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Dec_BCD_0_inst|segmentos[5]~5_combout\,
	devoe => ww_devoe,
	o => \segmentos_0[5]~output_o\);

-- Location: IOOBUF_X21_Y29_N23
\segmentos_0[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Dec_BCD_0_inst|segmentos[6]~6_combout\,
	devoe => ww_devoe,
	o => \segmentos_0[6]~output_o\);

-- Location: IOOBUF_X26_Y29_N23
\segmentos_1[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Dec_BCD_1_inst|segmentos[0]~0_combout\,
	devoe => ww_devoe,
	o => \segmentos_1[0]~output_o\);

-- Location: IOOBUF_X28_Y29_N16
\segmentos_1[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Dec_BCD_1_inst|segmentos[1]~1_combout\,
	devoe => ww_devoe,
	o => \segmentos_1[1]~output_o\);

-- Location: IOOBUF_X23_Y29_N30
\segmentos_1[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Dec_BCD_1_inst|segmentos[2]~2_combout\,
	devoe => ww_devoe,
	o => \segmentos_1[2]~output_o\);

-- Location: IOOBUF_X23_Y29_N23
\segmentos_1[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Dec_BCD_1_inst|segmentos[3]~3_combout\,
	devoe => ww_devoe,
	o => \segmentos_1[3]~output_o\);

-- Location: IOOBUF_X23_Y29_N2
\segmentos_1[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Dec_BCD_1_inst|segmentos[4]~4_combout\,
	devoe => ww_devoe,
	o => \segmentos_1[4]~output_o\);

-- Location: IOOBUF_X21_Y29_N9
\segmentos_1[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Dec_BCD_1_inst|segmentos[5]~5_combout\,
	devoe => ww_devoe,
	o => \segmentos_1[5]~output_o\);

-- Location: IOOBUF_X21_Y29_N2
\segmentos_1[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Dec_BCD_1_inst|segmentos[6]~6_combout\,
	devoe => ww_devoe,
	o => \segmentos_1[6]~output_o\);

-- Location: IOOBUF_X37_Y29_N2
\segmentos_2[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \segmentos_2[0]~output_o\);

-- Location: IOOBUF_X30_Y29_N23
\segmentos_2[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \segmentos_2[1]~output_o\);

-- Location: IOOBUF_X30_Y29_N16
\segmentos_2[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \segmentos_2[2]~output_o\);

-- Location: IOOBUF_X30_Y29_N2
\segmentos_2[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \segmentos_2[3]~output_o\);

-- Location: IOOBUF_X28_Y29_N2
\segmentos_2[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \segmentos_2[4]~output_o\);

-- Location: IOOBUF_X30_Y29_N30
\segmentos_2[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \segmentos_2[5]~output_o\);

-- Location: IOOBUF_X32_Y29_N30
\segmentos_2[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \segmentos_2[6]~output_o\);

-- Location: IOOBUF_X39_Y29_N30
\segmentos_3[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \segmentos_3[0]~output_o\);

-- Location: IOOBUF_X37_Y29_N30
\segmentos_3[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \segmentos_3[1]~output_o\);

-- Location: IOOBUF_X37_Y29_N23
\segmentos_3[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \segmentos_3[2]~output_o\);

-- Location: IOOBUF_X32_Y29_N2
\segmentos_3[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \segmentos_3[3]~output_o\);

-- Location: IOOBUF_X32_Y29_N9
\segmentos_3[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \segmentos_3[4]~output_o\);

-- Location: IOOBUF_X39_Y29_N16
\segmentos_3[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \segmentos_3[5]~output_o\);

-- Location: IOOBUF_X32_Y29_N23
\segmentos_3[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \segmentos_3[6]~output_o\);

-- Location: IOIBUF_X0_Y25_N15
\address[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_address(6),
	o => \address[6]~input_o\);

-- Location: IOIBUF_X0_Y22_N15
\address[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_address(5),
	o => \address[5]~input_o\);

-- Location: IOIBUF_X0_Y23_N8
\address[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_address(3),
	o => \address[3]~input_o\);

-- Location: IOIBUF_X0_Y25_N22
\address[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_address(2),
	o => \address[2]~input_o\);

-- Location: LCCOMB_X10_Y17_N10
\memory1_inst|input_mux_inst|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|input_mux_inst|Equal0~0_combout\ = (\address[6]~input_o\ & (!\address[3]~input_o\ & (\address[5]~input_o\ & !\address[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[3]~input_o\,
	datac => \address[5]~input_o\,
	datad => \address[2]~input_o\,
	combout => \memory1_inst|input_mux_inst|Equal0~0_combout\);

-- Location: IOIBUF_X0_Y26_N8
\address[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_address(7),
	o => \address[7]~input_o\);

-- Location: IOIBUF_X0_Y27_N22
\address[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_address(4),
	o => \address[4]~input_o\);

-- Location: IOIBUF_X0_Y27_N1
\address[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_address(1),
	o => \address[1]~input_o\);

-- Location: LCCOMB_X10_Y17_N4
\memory1_inst|input_mux_inst|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|input_mux_inst|Equal0~1_combout\ = (\memory1_inst|input_mux_inst|Equal0~0_combout\ & (\address[7]~input_o\ & (\address[4]~input_o\ & !\address[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|Equal0~0_combout\,
	datab => \address[7]~input_o\,
	datac => \address[4]~input_o\,
	datad => \address[1]~input_o\,
	combout => \memory1_inst|input_mux_inst|Equal0~1_combout\);

-- Location: LCCOMB_X14_Y17_N22
\memory1_inst|input_mux_inst|data_out[4]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|input_mux_inst|data_out[4]~13_combout\ = (\address[6]~input_o\ & (\address[5]~input_o\ & (\memory1_inst|input_mux_inst|Equal0~1_combout\ & \address[7]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|input_mux_inst|Equal0~1_combout\,
	datad => \address[7]~input_o\,
	combout => \memory1_inst|input_mux_inst|data_out[4]~13_combout\);

-- Location: LCCOMB_X17_Y14_N20
\memory1_inst|input_mux_inst|data_out[4]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|input_mux_inst|data_out[4]~2_combout\ = (\address[6]~input_o\ & (\address[5]~input_o\ & \address[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[5]~input_o\,
	datad => \address[7]~input_o\,
	combout => \memory1_inst|input_mux_inst|data_out[4]~2_combout\);

-- Location: IOIBUF_X41_Y15_N1
\clock~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock,
	o => \clock~input_o\);

-- Location: CLKCTRL_G9
\clock~inputclkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clock~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clock~inputclkctrl_outclk\);

-- Location: IOIBUF_X14_Y0_N1
\data_in[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_in(2),
	o => \data_in[2]~input_o\);

-- Location: LCCOMB_X14_Y17_N24
\memory1_inst|input_mux_inst|MUX1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|input_mux_inst|MUX1~0_combout\ = (\address[7]~input_o\ & ((!\address[6]~input_o\) # (!\address[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \address[5]~input_o\,
	datac => \address[6]~input_o\,
	datad => \address[7]~input_o\,
	combout => \memory1_inst|input_mux_inst|MUX1~0_combout\);

-- Location: IOIBUF_X0_Y24_N1
\address[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_address(0),
	o => \address[0]~input_o\);

-- Location: LCCOMB_X11_Y16_N6
\memory1_inst|RAM_inst|RW~3499\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3499_combout\ = (\address[0]~input_o\ & (\address[3]~input_o\ & (!\address[1]~input_o\ & !\address[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[3]~input_o\,
	datac => \address[1]~input_o\,
	datad => \address[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3499_combout\);

-- Location: IOIBUF_X0_Y25_N1
\write~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_write,
	o => \write~input_o\);

-- Location: LCCOMB_X17_Y17_N24
\memory1_inst|RAM_inst|RW~3650\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3650_combout\ = (\address[7]~input_o\ & (\address[5]~input_o\ & (\address[6]~input_o\ & !\address[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \address[6]~input_o\,
	datad => \address[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3650_combout\);

-- Location: LCCOMB_X11_Y17_N28
\memory1_inst|RAM_inst|RW~3661\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3661_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3499_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3650_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3499_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3650_combout\,
	combout => \memory1_inst|RAM_inst|RW~3661_combout\);

-- Location: FF_X9_Y14_N13
\memory1_inst|RAM_inst|RW~1883\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3661_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1883_q\);

-- Location: LCCOMB_X11_Y13_N0
\memory1_inst|RAM_inst|RW~1899feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1899feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1899feeder_combout\);

-- Location: LCCOMB_X11_Y16_N10
\memory1_inst|RAM_inst|RW~3489\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3489_combout\ = (\address[0]~input_o\ & (\address[3]~input_o\ & (\address[1]~input_o\ & !\address[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[3]~input_o\,
	datac => \address[1]~input_o\,
	datad => \address[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3489_combout\);

-- Location: LCCOMB_X10_Y11_N26
\memory1_inst|RAM_inst|RW~3660\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3660_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3489_combout\ & \memory1_inst|RAM_inst|RW~3650_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3489_combout\,
	datad => \memory1_inst|RAM_inst|RW~3650_combout\,
	combout => \memory1_inst|RAM_inst|RW~3660_combout\);

-- Location: FF_X11_Y13_N1
\memory1_inst|RAM_inst|RW~1899\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1899feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1899_q\);

-- Location: LCCOMB_X9_Y14_N12
\memory1_inst|RAM_inst|RW~2199\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2199_combout\ = (\address[2]~input_o\ & (\address[1]~input_o\)) # (!\address[2]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~1899_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~1883_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1883_q\,
	datad => \memory1_inst|RAM_inst|RW~1899_q\,
	combout => \memory1_inst|RAM_inst|RW~2199_combout\);

-- Location: LCCOMB_X11_Y17_N24
\memory1_inst|RAM_inst|RW~3504\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3504_combout\ = (\address[3]~input_o\ & (\address[2]~input_o\ & (\address[1]~input_o\ & \address[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[2]~input_o\,
	datac => \address[1]~input_o\,
	datad => \address[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3504_combout\);

-- Location: LCCOMB_X11_Y17_N2
\memory1_inst|RAM_inst|RW~3662\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3662_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3504_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3650_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3504_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3650_combout\,
	combout => \memory1_inst|RAM_inst|RW~3662_combout\);

-- Location: FF_X10_Y14_N7
\memory1_inst|RAM_inst|RW~1931\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1931_q\);

-- Location: LCCOMB_X11_Y16_N20
\memory1_inst|RAM_inst|RW~3494\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3494_combout\ = (\address[0]~input_o\ & (\address[3]~input_o\ & (!\address[1]~input_o\ & \address[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[3]~input_o\,
	datac => \address[1]~input_o\,
	datad => \address[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3494_combout\);

-- Location: LCCOMB_X10_Y14_N18
\memory1_inst|RAM_inst|RW~3659\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3659_combout\ = (\memory1_inst|RAM_inst|RW~3494_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3650_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3494_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3650_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3659_combout\);

-- Location: FF_X10_Y14_N21
\memory1_inst|RAM_inst|RW~1915\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3659_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1915_q\);

-- Location: LCCOMB_X10_Y14_N6
\memory1_inst|RAM_inst|RW~2200\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2200_combout\ = (\memory1_inst|RAM_inst|RW~2199_combout\ & (((\memory1_inst|RAM_inst|RW~1931_q\)) # (!\address[2]~input_o\))) # (!\memory1_inst|RAM_inst|RW~2199_combout\ & (\address[2]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~1915_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2199_combout\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1931_q\,
	datad => \memory1_inst|RAM_inst|RW~1915_q\,
	combout => \memory1_inst|RAM_inst|RW~2200_combout\);

-- Location: LCCOMB_X9_Y12_N24
\memory1_inst|RAM_inst|RW~1419feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1419feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1419feeder_combout\);

-- Location: LCCOMB_X14_Y17_N28
\memory1_inst|RAM_inst|RW~3645\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3645_combout\ = (!\address[4]~input_o\ & (\address[5]~input_o\ & (!\address[6]~input_o\ & \address[7]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[5]~input_o\,
	datac => \address[6]~input_o\,
	datad => \address[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3645_combout\);

-- Location: LCCOMB_X21_Y14_N16
\memory1_inst|RAM_inst|RW~3649\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3649_combout\ = (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3504_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \memory1_inst|RAM_inst|RW~3645_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3504_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \memory1_inst|RAM_inst|RW~3645_combout\,
	combout => \memory1_inst|RAM_inst|RW~3649_combout\);

-- Location: FF_X9_Y12_N25
\memory1_inst|RAM_inst|RW~1419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1419feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3649_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1419_q\);

-- Location: LCCOMB_X12_Y16_N4
\memory1_inst|RAM_inst|RW~3646\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3646_combout\ = (\memory1_inst|RAM_inst|RW~3489_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3645_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3489_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3645_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3646_combout\);

-- Location: FF_X17_Y13_N13
\memory1_inst|RAM_inst|RW~1387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3646_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1387_q\);

-- Location: LCCOMB_X16_Y14_N4
\memory1_inst|RAM_inst|RW~3648\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3648_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3499_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3645_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3499_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3645_combout\,
	combout => \memory1_inst|RAM_inst|RW~3648_combout\);

-- Location: FF_X16_Y14_N9
\memory1_inst|RAM_inst|RW~1371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1371_q\);

-- Location: LCCOMB_X19_Y16_N28
\memory1_inst|RAM_inst|RW~1403feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1403feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1403feeder_combout\);

-- Location: LCCOMB_X12_Y16_N26
\memory1_inst|RAM_inst|RW~3647\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3647_combout\ = (\memory1_inst|RAM_inst|RW~3645_combout\ & (\memory1_inst|RAM_inst|RW~3494_combout\ & (\write~input_o\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3645_combout\,
	datab => \memory1_inst|RAM_inst|RW~3494_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3647_combout\);

-- Location: FF_X19_Y16_N29
\memory1_inst|RAM_inst|RW~1403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1403feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3647_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1403_q\);

-- Location: LCCOMB_X16_Y14_N8
\memory1_inst|RAM_inst|RW~2192\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2192_combout\ = (\address[1]~input_o\ & (\address[2]~input_o\)) # (!\address[1]~input_o\ & ((\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~1403_q\))) # (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~1371_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1371_q\,
	datad => \memory1_inst|RAM_inst|RW~1403_q\,
	combout => \memory1_inst|RAM_inst|RW~2192_combout\);

-- Location: LCCOMB_X17_Y13_N12
\memory1_inst|RAM_inst|RW~2193\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2193_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2192_combout\ & (\memory1_inst|RAM_inst|RW~1419_q\)) # (!\memory1_inst|RAM_inst|RW~2192_combout\ & ((\memory1_inst|RAM_inst|RW~1387_q\))))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1419_q\,
	datac => \memory1_inst|RAM_inst|RW~1387_q\,
	datad => \memory1_inst|RAM_inst|RW~2192_combout\,
	combout => \memory1_inst|RAM_inst|RW~2193_combout\);

-- Location: LCCOMB_X9_Y9_N0
\memory1_inst|RAM_inst|RW~1907feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1907feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1907feeder_combout\);

-- Location: LCCOMB_X11_Y12_N12
\memory1_inst|RAM_inst|RW~3449\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3449_combout\ = (\address[3]~input_o\ & (\address[2]~input_o\ & (!\address[0]~input_o\ & !\address[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[2]~input_o\,
	datac => \address[0]~input_o\,
	datad => \address[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3449_combout\);

-- Location: LCCOMB_X9_Y9_N20
\memory1_inst|RAM_inst|RW~3651\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3651_combout\ = (\memory1_inst|RAM_inst|RW~3650_combout\ & (\memory1_inst|RAM_inst|RW~3449_combout\ & (\write~input_o\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3650_combout\,
	datab => \memory1_inst|RAM_inst|RW~3449_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3651_combout\);

-- Location: FF_X9_Y9_N1
\memory1_inst|RAM_inst|RW~1907\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1907feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3651_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1907_q\);

-- Location: LCCOMB_X11_Y12_N26
\memory1_inst|RAM_inst|RW~3451\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3451_combout\ = (\address[3]~input_o\ & (!\address[2]~input_o\ & (!\address[0]~input_o\ & !\address[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[2]~input_o\,
	datac => \address[0]~input_o\,
	datad => \address[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3451_combout\);

-- Location: LCCOMB_X8_Y7_N2
\memory1_inst|RAM_inst|RW~3653\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3653_combout\ = (\memory1_inst|RAM_inst|RW~3650_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3451_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3650_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3451_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3653_combout\);

-- Location: FF_X6_Y13_N13
\memory1_inst|RAM_inst|RW~1875\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1875_q\);

-- Location: LCCOMB_X14_Y8_N18
\memory1_inst|RAM_inst|RW~3457\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3457_combout\ = (!\address[0]~input_o\ & (\address[3]~input_o\ & (\address[1]~input_o\ & !\address[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[3]~input_o\,
	datac => \address[1]~input_o\,
	datad => \address[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3457_combout\);

-- Location: LCCOMB_X15_Y17_N2
\memory1_inst|RAM_inst|RW~3652\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3652_combout\ = (\memory1_inst|RAM_inst|RW~3650_combout\ & (\memory1_inst|RAM_inst|RW~3457_combout\ & (\write~input_o\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3650_combout\,
	datab => \memory1_inst|RAM_inst|RW~3457_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3652_combout\);

-- Location: FF_X9_Y13_N5
\memory1_inst|RAM_inst|RW~1891\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1891_q\);

-- Location: LCCOMB_X6_Y13_N12
\memory1_inst|RAM_inst|RW~2194\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2194_combout\ = (\address[1]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~1891_q\)))) # (!\address[1]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~1875_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1875_q\,
	datad => \memory1_inst|RAM_inst|RW~1891_q\,
	combout => \memory1_inst|RAM_inst|RW~2194_combout\);

-- Location: LCCOMB_X14_Y8_N24
\memory1_inst|RAM_inst|RW~3455\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3455_combout\ = (!\address[0]~input_o\ & (\address[3]~input_o\ & (\address[1]~input_o\ & \address[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[3]~input_o\,
	datac => \address[1]~input_o\,
	datad => \address[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3455_combout\);

-- Location: LCCOMB_X11_Y6_N20
\memory1_inst|RAM_inst|RW~3654\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3654_combout\ = (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3455_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \memory1_inst|RAM_inst|RW~3650_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3455_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \memory1_inst|RAM_inst|RW~3650_combout\,
	combout => \memory1_inst|RAM_inst|RW~3654_combout\);

-- Location: FF_X7_Y5_N1
\memory1_inst|RAM_inst|RW~1923\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3654_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1923_q\);

-- Location: LCCOMB_X9_Y10_N6
\memory1_inst|RAM_inst|RW~2195\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2195_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2194_combout\ & ((\memory1_inst|RAM_inst|RW~1923_q\))) # (!\memory1_inst|RAM_inst|RW~2194_combout\ & (\memory1_inst|RAM_inst|RW~1907_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1907_q\,
	datac => \memory1_inst|RAM_inst|RW~2194_combout\,
	datad => \memory1_inst|RAM_inst|RW~1923_q\,
	combout => \memory1_inst|RAM_inst|RW~2195_combout\);

-- Location: LCCOMB_X8_Y7_N0
\memory1_inst|RAM_inst|RW~3657\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3657_combout\ = (\memory1_inst|RAM_inst|RW~3451_combout\ & (\write~input_o\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \memory1_inst|RAM_inst|RW~3645_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3451_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \memory1_inst|RAM_inst|RW~3645_combout\,
	combout => \memory1_inst|RAM_inst|RW~3657_combout\);

-- Location: FF_X8_Y7_N25
\memory1_inst|RAM_inst|RW~1363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1363_q\);

-- Location: LCCOMB_X9_Y9_N2
\memory1_inst|RAM_inst|RW~1395feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1395feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1395feeder_combout\);

-- Location: LCCOMB_X8_Y5_N10
\memory1_inst|RAM_inst|RW~3656\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3656_combout\ = (\write~input_o\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3645_combout\ & \memory1_inst|RAM_inst|RW~3449_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3645_combout\,
	datad => \memory1_inst|RAM_inst|RW~3449_combout\,
	combout => \memory1_inst|RAM_inst|RW~3656_combout\);

-- Location: FF_X9_Y9_N3
\memory1_inst|RAM_inst|RW~1395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1395feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3656_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1395_q\);

-- Location: LCCOMB_X8_Y7_N24
\memory1_inst|RAM_inst|RW~2196\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2196_combout\ = (\address[2]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~1395_q\)))) # (!\address[2]~input_o\ & (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~1363_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1363_q\,
	datad => \memory1_inst|RAM_inst|RW~1395_q\,
	combout => \memory1_inst|RAM_inst|RW~2196_combout\);

-- Location: LCCOMB_X19_Y9_N8
\memory1_inst|RAM_inst|RW~3658\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3658_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3455_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3645_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3455_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3645_combout\,
	combout => \memory1_inst|RAM_inst|RW~3658_combout\);

-- Location: FF_X8_Y9_N23
\memory1_inst|RAM_inst|RW~1411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1411_q\);

-- Location: LCCOMB_X23_Y11_N0
\memory1_inst|RAM_inst|RW~3655\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3655_combout\ = (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3645_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \memory1_inst|RAM_inst|RW~3457_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3645_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \memory1_inst|RAM_inst|RW~3457_combout\,
	combout => \memory1_inst|RAM_inst|RW~3655_combout\);

-- Location: FF_X17_Y6_N17
\memory1_inst|RAM_inst|RW~1379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1379_q\);

-- Location: LCCOMB_X8_Y9_N22
\memory1_inst|RAM_inst|RW~2197\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2197_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2196_combout\ & (\memory1_inst|RAM_inst|RW~1411_q\)) # (!\memory1_inst|RAM_inst|RW~2196_combout\ & ((\memory1_inst|RAM_inst|RW~1379_q\))))) # 
-- (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~2196_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2196_combout\,
	datac => \memory1_inst|RAM_inst|RW~1411_q\,
	datad => \memory1_inst|RAM_inst|RW~1379_q\,
	combout => \memory1_inst|RAM_inst|RW~2197_combout\);

-- Location: LCCOMB_X16_Y10_N18
\memory1_inst|RAM_inst|RW~2198\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2198_combout\ = (\address[0]~input_o\ & (\address[6]~input_o\)) # (!\address[0]~input_o\ & ((\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~2195_combout\)) # (!\address[6]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~2197_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2195_combout\,
	datad => \memory1_inst|RAM_inst|RW~2197_combout\,
	combout => \memory1_inst|RAM_inst|RW~2198_combout\);

-- Location: LCCOMB_X16_Y10_N24
\memory1_inst|RAM_inst|RW~2201\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2201_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2198_combout\ & (\memory1_inst|RAM_inst|RW~2200_combout\)) # (!\memory1_inst|RAM_inst|RW~2198_combout\ & ((\memory1_inst|RAM_inst|RW~2193_combout\))))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~2198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2200_combout\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2193_combout\,
	datad => \memory1_inst|RAM_inst|RW~2198_combout\,
	combout => \memory1_inst|RAM_inst|RW~2201_combout\);

-- Location: LCCOMB_X15_Y10_N28
\memory1_inst|RAM_inst|RW~3668\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3668_combout\ = (\address[5]~input_o\ & (\address[6]~input_o\ & (\address[7]~input_o\ & \address[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[6]~input_o\,
	datac => \address[7]~input_o\,
	datad => \address[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3668_combout\);

-- Location: LCCOMB_X12_Y16_N8
\memory1_inst|RAM_inst|RW~3697\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3697_combout\ = (\memory1_inst|RAM_inst|RW~3457_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3668_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3457_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3668_combout\,
	combout => \memory1_inst|RAM_inst|RW~3697_combout\);

-- Location: FF_X9_Y13_N3
\memory1_inst|RAM_inst|RW~2019\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2019_q\);

-- Location: LCCOMB_X17_Y16_N12
\memory1_inst|RAM_inst|RW~2051feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2051feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~2051feeder_combout\);

-- Location: LCCOMB_X12_Y13_N8
\memory1_inst|RAM_inst|RW~3700\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3700_combout\ = (\memory1_inst|RAM_inst|RW~3668_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3455_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3668_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3455_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3700_combout\);

-- Location: FF_X17_Y16_N13
\memory1_inst|RAM_inst|RW~2051\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~2051feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2051_q\);

-- Location: LCCOMB_X16_Y13_N30
\memory1_inst|RAM_inst|RW~3663\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3663_combout\ = (\address[5]~input_o\ & (!\address[6]~input_o\ & (\address[4]~input_o\ & \address[7]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[6]~input_o\,
	datac => \address[4]~input_o\,
	datad => \address[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3663_combout\);

-- Location: LCCOMB_X17_Y6_N14
\memory1_inst|RAM_inst|RW~3699\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3699_combout\ = (\memory1_inst|RAM_inst|RW~3457_combout\ & (\write~input_o\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \memory1_inst|RAM_inst|RW~3663_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3457_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \memory1_inst|RAM_inst|RW~3663_combout\,
	combout => \memory1_inst|RAM_inst|RW~3699_combout\);

-- Location: FF_X16_Y16_N1
\memory1_inst|RAM_inst|RW~1507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1507_q\);

-- Location: LCCOMB_X19_Y9_N18
\memory1_inst|RAM_inst|RW~3698\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3698_combout\ = (\memory1_inst|RAM_inst|RW~3663_combout\ & (\write~input_o\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \memory1_inst|RAM_inst|RW~3455_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3663_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \memory1_inst|RAM_inst|RW~3455_combout\,
	combout => \memory1_inst|RAM_inst|RW~3698_combout\);

-- Location: FF_X19_Y9_N5
\memory1_inst|RAM_inst|RW~1539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3698_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1539_q\);

-- Location: LCCOMB_X16_Y16_N0
\memory1_inst|RAM_inst|RW~2223\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2223_combout\ = (\address[2]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~1539_q\)))) # (!\address[2]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~1507_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1507_q\,
	datad => \memory1_inst|RAM_inst|RW~1539_q\,
	combout => \memory1_inst|RAM_inst|RW~2223_combout\);

-- Location: LCCOMB_X12_Y16_N16
\memory1_inst|RAM_inst|RW~2224\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2224_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2223_combout\ & ((\memory1_inst|RAM_inst|RW~2051_q\))) # (!\memory1_inst|RAM_inst|RW~2223_combout\ & (\memory1_inst|RAM_inst|RW~2019_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2223_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2019_q\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2051_q\,
	datad => \memory1_inst|RAM_inst|RW~2223_combout\,
	combout => \memory1_inst|RAM_inst|RW~2224_combout\);

-- Location: LCCOMB_X19_Y16_N26
\memory1_inst|RAM_inst|RW~1531feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1531feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1531feeder_combout\);

-- Location: LCCOMB_X12_Y14_N0
\memory1_inst|RAM_inst|RW~3701\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3701_combout\ = (\memory1_inst|RAM_inst|RW~3663_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3494_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3663_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3494_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3701_combout\);

-- Location: FF_X19_Y16_N27
\memory1_inst|RAM_inst|RW~1531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1531feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1531_q\);

-- Location: LCCOMB_X12_Y14_N18
\memory1_inst|RAM_inst|RW~3704\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3704_combout\ = (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3494_combout\ & (\memory1_inst|RAM_inst|RW~3668_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3494_combout\,
	datac => \memory1_inst|RAM_inst|RW~3668_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3704_combout\);

-- Location: FF_X19_Y18_N17
\memory1_inst|RAM_inst|RW~2043\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2043_q\);

-- Location: LCCOMB_X10_Y6_N22
\memory1_inst|RAM_inst|RW~3703\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3703_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3499_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3663_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3499_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3663_combout\,
	combout => \memory1_inst|RAM_inst|RW~3703_combout\);

-- Location: FF_X16_Y18_N23
\memory1_inst|RAM_inst|RW~1499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1499_q\);

-- Location: LCCOMB_X12_Y13_N10
\memory1_inst|RAM_inst|RW~3702\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3702_combout\ = (\memory1_inst|RAM_inst|RW~3668_combout\ & (\memory1_inst|RAM_inst|RW~3499_combout\ & (\write~input_o\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3668_combout\,
	datab => \memory1_inst|RAM_inst|RW~3499_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3702_combout\);

-- Location: FF_X16_Y18_N1
\memory1_inst|RAM_inst|RW~2011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2011_q\);

-- Location: LCCOMB_X16_Y18_N22
\memory1_inst|RAM_inst|RW~2225\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2225_combout\ = (\address[2]~input_o\ & (\address[6]~input_o\)) # (!\address[2]~input_o\ & ((\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2011_q\))) # (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~1499_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1499_q\,
	datad => \memory1_inst|RAM_inst|RW~2011_q\,
	combout => \memory1_inst|RAM_inst|RW~2225_combout\);

-- Location: LCCOMB_X19_Y18_N16
\memory1_inst|RAM_inst|RW~2226\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2226_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2225_combout\ & ((\memory1_inst|RAM_inst|RW~2043_q\))) # (!\memory1_inst|RAM_inst|RW~2225_combout\ & (\memory1_inst|RAM_inst|RW~1531_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1531_q\,
	datac => \memory1_inst|RAM_inst|RW~2043_q\,
	datad => \memory1_inst|RAM_inst|RW~2225_combout\,
	combout => \memory1_inst|RAM_inst|RW~2226_combout\);

-- Location: LCCOMB_X12_Y5_N22
\memory1_inst|RAM_inst|RW~1523feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1523feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1523feeder_combout\);

-- Location: LCCOMB_X11_Y6_N6
\memory1_inst|RAM_inst|RW~3705\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3705_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3449_combout\ & (\memory1_inst|RAM_inst|RW~3663_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3449_combout\,
	datac => \memory1_inst|RAM_inst|RW~3663_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3705_combout\);

-- Location: FF_X12_Y5_N23
\memory1_inst|RAM_inst|RW~1523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1523feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1523_q\);

-- Location: LCCOMB_X12_Y13_N0
\memory1_inst|RAM_inst|RW~3708\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3708_combout\ = (\memory1_inst|RAM_inst|RW~3668_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3449_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3668_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3449_combout\,
	combout => \memory1_inst|RAM_inst|RW~3708_combout\);

-- Location: FF_X12_Y13_N25
\memory1_inst|RAM_inst|RW~2035\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2035_q\);

-- Location: LCCOMB_X12_Y10_N20
\memory1_inst|RAM_inst|RW~3707\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3707_combout\ = (\memory1_inst|RAM_inst|RW~3451_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3663_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3451_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3663_combout\,
	combout => \memory1_inst|RAM_inst|RW~3707_combout\);

-- Location: FF_X12_Y10_N3
\memory1_inst|RAM_inst|RW~1491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1491_q\);

-- Location: LCCOMB_X6_Y13_N10
\memory1_inst|RAM_inst|RW~2003feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2003feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~2003feeder_combout\);

-- Location: LCCOMB_X8_Y10_N0
\memory1_inst|RAM_inst|RW~3706\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3706_combout\ = (\memory1_inst|RAM_inst|RW~3668_combout\ & (\memory1_inst|RAM_inst|RW~3451_combout\ & (\write~input_o\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3668_combout\,
	datab => \memory1_inst|RAM_inst|RW~3451_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3706_combout\);

-- Location: FF_X6_Y13_N11
\memory1_inst|RAM_inst|RW~2003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~2003feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2003_q\);

-- Location: LCCOMB_X12_Y10_N2
\memory1_inst|RAM_inst|RW~2227\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2227_combout\ = (\address[2]~input_o\ & (\address[6]~input_o\)) # (!\address[2]~input_o\ & ((\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2003_q\))) # (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~1491_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1491_q\,
	datad => \memory1_inst|RAM_inst|RW~2003_q\,
	combout => \memory1_inst|RAM_inst|RW~2227_combout\);

-- Location: LCCOMB_X12_Y13_N24
\memory1_inst|RAM_inst|RW~2228\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2228_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2227_combout\ & ((\memory1_inst|RAM_inst|RW~2035_q\))) # (!\memory1_inst|RAM_inst|RW~2227_combout\ & (\memory1_inst|RAM_inst|RW~1523_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1523_q\,
	datac => \memory1_inst|RAM_inst|RW~2035_q\,
	datad => \memory1_inst|RAM_inst|RW~2227_combout\,
	combout => \memory1_inst|RAM_inst|RW~2228_combout\);

-- Location: LCCOMB_X12_Y12_N30
\memory1_inst|RAM_inst|RW~2229\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2229_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~2226_combout\)) # (!\address[0]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~2228_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2226_combout\,
	datad => \memory1_inst|RAM_inst|RW~2228_combout\,
	combout => \memory1_inst|RAM_inst|RW~2229_combout\);

-- Location: LCCOMB_X23_Y13_N18
\memory1_inst|RAM_inst|RW~3709\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3709_combout\ = (\memory1_inst|RAM_inst|RW~3663_combout\ & (\write~input_o\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \memory1_inst|RAM_inst|RW~3504_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3663_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \memory1_inst|RAM_inst|RW~3504_combout\,
	combout => \memory1_inst|RAM_inst|RW~3709_combout\);

-- Location: FF_X19_Y8_N1
\memory1_inst|RAM_inst|RW~1547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1547_q\);

-- Location: LCCOMB_X15_Y17_N26
\memory1_inst|RAM_inst|RW~3712\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3712_combout\ = (\memory1_inst|RAM_inst|RW~3504_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3668_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3504_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3668_combout\,
	combout => \memory1_inst|RAM_inst|RW~3712_combout\);

-- Location: FF_X19_Y8_N25
\memory1_inst|RAM_inst|RW~2059\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2059_q\);

-- Location: LCCOMB_X11_Y13_N6
\memory1_inst|RAM_inst|RW~2027feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2027feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~2027feeder_combout\);

-- Location: LCCOMB_X10_Y15_N30
\memory1_inst|RAM_inst|RW~3710\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3710_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3668_combout\ & (\memory1_inst|RAM_inst|RW~3489_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3668_combout\,
	datac => \memory1_inst|RAM_inst|RW~3489_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3710_combout\);

-- Location: FF_X11_Y13_N7
\memory1_inst|RAM_inst|RW~2027\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~2027feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2027_q\);

-- Location: LCCOMB_X17_Y13_N4
\memory1_inst|RAM_inst|RW~3711\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3711_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3489_combout\ & (\memory1_inst|RAM_inst|RW~3663_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3489_combout\,
	datac => \memory1_inst|RAM_inst|RW~3663_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3711_combout\);

-- Location: FF_X23_Y13_N3
\memory1_inst|RAM_inst|RW~1515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1515_q\);

-- Location: LCCOMB_X19_Y8_N10
\memory1_inst|RAM_inst|RW~2230\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2230_combout\ = (\address[2]~input_o\ & (\address[6]~input_o\)) # (!\address[2]~input_o\ & ((\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~2027_q\)) # (!\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~1515_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2027_q\,
	datad => \memory1_inst|RAM_inst|RW~1515_q\,
	combout => \memory1_inst|RAM_inst|RW~2230_combout\);

-- Location: LCCOMB_X19_Y8_N24
\memory1_inst|RAM_inst|RW~2231\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2231_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2230_combout\ & ((\memory1_inst|RAM_inst|RW~2059_q\))) # (!\memory1_inst|RAM_inst|RW~2230_combout\ & (\memory1_inst|RAM_inst|RW~1547_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2230_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1547_q\,
	datac => \memory1_inst|RAM_inst|RW~2059_q\,
	datad => \memory1_inst|RAM_inst|RW~2230_combout\,
	combout => \memory1_inst|RAM_inst|RW~2231_combout\);

-- Location: LCCOMB_X12_Y12_N12
\memory1_inst|RAM_inst|RW~2232\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2232_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2229_combout\ & ((\memory1_inst|RAM_inst|RW~2231_combout\))) # (!\memory1_inst|RAM_inst|RW~2229_combout\ & (\memory1_inst|RAM_inst|RW~2224_combout\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2224_combout\,
	datac => \memory1_inst|RAM_inst|RW~2229_combout\,
	datad => \memory1_inst|RAM_inst|RW~2231_combout\,
	combout => \memory1_inst|RAM_inst|RW~2232_combout\);

-- Location: LCCOMB_X12_Y9_N12
\memory1_inst|RAM_inst|RW~3474\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3474_combout\ = (\address[1]~input_o\ & (!\address[3]~input_o\ & (!\address[2]~input_o\ & !\address[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[3]~input_o\,
	datac => \address[2]~input_o\,
	datad => \address[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3474_combout\);

-- Location: LCCOMB_X12_Y13_N6
\memory1_inst|RAM_inst|RW~3673\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3673_combout\ = (\memory1_inst|RAM_inst|RW~3474_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3663_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3474_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3663_combout\,
	combout => \memory1_inst|RAM_inst|RW~3673_combout\);

-- Location: FF_X23_Y11_N13
\memory1_inst|RAM_inst|RW~1443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3673_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1443_q\);

-- Location: LCCOMB_X11_Y16_N4
\memory1_inst|RAM_inst|RW~3484\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3484_combout\ = (!\address[0]~input_o\ & (!\address[3]~input_o\ & (\address[1]~input_o\ & \address[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[3]~input_o\,
	datac => \address[1]~input_o\,
	datad => \address[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3484_combout\);

-- Location: LCCOMB_X22_Y9_N4
\memory1_inst|RAM_inst|RW~3676\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3676_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3663_combout\ & \memory1_inst|RAM_inst|RW~3484_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3663_combout\,
	datad => \memory1_inst|RAM_inst|RW~3484_combout\,
	combout => \memory1_inst|RAM_inst|RW~3676_combout\);

-- Location: FF_X22_Y13_N31
\memory1_inst|RAM_inst|RW~1475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1475_q\);

-- Location: LCCOMB_X7_Y12_N24
\memory1_inst|RAM_inst|RW~3479\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3479_combout\ = (!\address[1]~input_o\ & (!\address[0]~input_o\ & (!\address[2]~input_o\ & !\address[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \address[2]~input_o\,
	datad => \address[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3479_combout\);

-- Location: LCCOMB_X22_Y9_N14
\memory1_inst|RAM_inst|RW~3675\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3675_combout\ = (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3663_combout\ & (\memory1_inst|RAM_inst|RW~3479_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3663_combout\,
	datac => \memory1_inst|RAM_inst|RW~3479_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3675_combout\);

-- Location: FF_X22_Y10_N3
\memory1_inst|RAM_inst|RW~1427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1427_q\);

-- Location: LCCOMB_X22_Y14_N26
\memory1_inst|RAM_inst|RW~1459feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1459feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1459feeder_combout\);

-- Location: LCCOMB_X17_Y7_N18
\memory1_inst|RAM_inst|RW~3469\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3469_combout\ = (\address[2]~input_o\ & (!\address[3]~input_o\ & (!\address[0]~input_o\ & !\address[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \address[0]~input_o\,
	datad => \address[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3469_combout\);

-- Location: LCCOMB_X22_Y14_N14
\memory1_inst|RAM_inst|RW~3674\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3674_combout\ = (\memory1_inst|RAM_inst|RW~3469_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3663_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3469_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3663_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3674_combout\);

-- Location: FF_X22_Y14_N27
\memory1_inst|RAM_inst|RW~1459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1459feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3674_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1459_q\);

-- Location: LCCOMB_X22_Y10_N2
\memory1_inst|RAM_inst|RW~2206\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2206_combout\ = (\address[2]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~1459_q\)))) # (!\address[2]~input_o\ & (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~1427_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1427_q\,
	datad => \memory1_inst|RAM_inst|RW~1459_q\,
	combout => \memory1_inst|RAM_inst|RW~2206_combout\);

-- Location: LCCOMB_X22_Y13_N30
\memory1_inst|RAM_inst|RW~2207\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2207_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2206_combout\ & ((\memory1_inst|RAM_inst|RW~1475_q\))) # (!\memory1_inst|RAM_inst|RW~2206_combout\ & (\memory1_inst|RAM_inst|RW~1443_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1443_q\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1475_q\,
	datad => \memory1_inst|RAM_inst|RW~2206_combout\,
	combout => \memory1_inst|RAM_inst|RW~2207_combout\);

-- Location: LCCOMB_X14_Y9_N26
\memory1_inst|RAM_inst|RW~1971feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1971feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1971feeder_combout\);

-- Location: LCCOMB_X15_Y17_N22
\memory1_inst|RAM_inst|RW~3669\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3669_combout\ = (\memory1_inst|RAM_inst|RW~3668_combout\ & (\memory1_inst|RAM_inst|RW~3469_combout\ & (\write~input_o\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3668_combout\,
	datab => \memory1_inst|RAM_inst|RW~3469_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3669_combout\);

-- Location: FF_X14_Y9_N27
\memory1_inst|RAM_inst|RW~1971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1971feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1971_q\);

-- Location: LCCOMB_X15_Y17_N16
\memory1_inst|RAM_inst|RW~3672\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3672_combout\ = (\memory1_inst|RAM_inst|RW~3484_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3668_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3484_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3668_combout\,
	combout => \memory1_inst|RAM_inst|RW~3672_combout\);

-- Location: FF_X22_Y13_N13
\memory1_inst|RAM_inst|RW~1987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1987_q\);

-- Location: LCCOMB_X10_Y16_N8
\memory1_inst|RAM_inst|RW~3671\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3671_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3479_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3668_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3479_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3668_combout\,
	combout => \memory1_inst|RAM_inst|RW~3671_combout\);

-- Location: FF_X10_Y16_N3
\memory1_inst|RAM_inst|RW~1939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3671_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1939_q\);

-- Location: LCCOMB_X10_Y15_N18
\memory1_inst|RAM_inst|RW~3670\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3670_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3474_combout\ & (\memory1_inst|RAM_inst|RW~3668_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3474_combout\,
	datac => \memory1_inst|RAM_inst|RW~3668_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3670_combout\);

-- Location: FF_X10_Y16_N1
\memory1_inst|RAM_inst|RW~1955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3670_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1955_q\);

-- Location: LCCOMB_X10_Y16_N2
\memory1_inst|RAM_inst|RW~2204\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2204_combout\ = (\address[2]~input_o\ & (\address[1]~input_o\)) # (!\address[2]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~1955_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~1939_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1939_q\,
	datad => \memory1_inst|RAM_inst|RW~1955_q\,
	combout => \memory1_inst|RAM_inst|RW~2204_combout\);

-- Location: LCCOMB_X22_Y13_N12
\memory1_inst|RAM_inst|RW~2205\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2205_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2204_combout\ & ((\memory1_inst|RAM_inst|RW~1987_q\))) # (!\memory1_inst|RAM_inst|RW~2204_combout\ & (\memory1_inst|RAM_inst|RW~1971_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1971_q\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1987_q\,
	datad => \memory1_inst|RAM_inst|RW~2204_combout\,
	combout => \memory1_inst|RAM_inst|RW~2205_combout\);

-- Location: LCCOMB_X22_Y13_N20
\memory1_inst|RAM_inst|RW~2208\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2208_combout\ = (\address[6]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~2205_combout\)))) # (!\address[6]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~2207_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2207_combout\,
	datad => \memory1_inst|RAM_inst|RW~2205_combout\,
	combout => \memory1_inst|RAM_inst|RW~2208_combout\);

-- Location: LCCOMB_X14_Y16_N14
\memory1_inst|RAM_inst|RW~1979feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1979feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1979feeder_combout\);

-- Location: LCCOMB_X20_Y8_N24
\memory1_inst|RAM_inst|RW~3426\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3426_combout\ = (\address[0]~input_o\ & (\address[2]~input_o\ & (!\address[3]~input_o\ & !\address[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[2]~input_o\,
	datac => \address[3]~input_o\,
	datad => \address[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3426_combout\);

-- Location: LCCOMB_X16_Y16_N26
\memory1_inst|RAM_inst|RW~3677\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3677_combout\ = (\write~input_o\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3668_combout\ & \memory1_inst|RAM_inst|RW~3426_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3668_combout\,
	datad => \memory1_inst|RAM_inst|RW~3426_combout\,
	combout => \memory1_inst|RAM_inst|RW~3677_combout\);

-- Location: FF_X14_Y16_N15
\memory1_inst|RAM_inst|RW~1979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1979feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1979_q\);

-- Location: LCCOMB_X16_Y12_N2
\memory1_inst|RAM_inst|RW~3444\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3444_combout\ = (\address[0]~input_o\ & (\address[1]~input_o\ & (\address[2]~input_o\ & !\address[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \address[2]~input_o\,
	datad => \address[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3444_combout\);

-- Location: LCCOMB_X21_Y14_N10
\memory1_inst|RAM_inst|RW~3680\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3680_combout\ = (\memory1_inst|RAM_inst|RW~3444_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3668_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3444_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3668_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3680_combout\);

-- Location: FF_X14_Y14_N27
\memory1_inst|RAM_inst|RW~1995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1995_q\);

-- Location: LCCOMB_X15_Y12_N18
\memory1_inst|RAM_inst|RW~3439\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3439_combout\ = (!\address[2]~input_o\ & (\address[0]~input_o\ & (!\address[1]~input_o\ & !\address[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[0]~input_o\,
	datac => \address[1]~input_o\,
	datad => \address[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3439_combout\);

-- Location: LCCOMB_X10_Y15_N24
\memory1_inst|RAM_inst|RW~3679\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3679_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3439_combout\ & (\memory1_inst|RAM_inst|RW~3668_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3439_combout\,
	datac => \memory1_inst|RAM_inst|RW~3668_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3679_combout\);

-- Location: FF_X10_Y15_N9
\memory1_inst|RAM_inst|RW~1947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1947_q\);

-- Location: LCCOMB_X20_Y8_N26
\memory1_inst|RAM_inst|RW~3434\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3434_combout\ = (\address[0]~input_o\ & (!\address[2]~input_o\ & (!\address[3]~input_o\ & \address[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[2]~input_o\,
	datac => \address[3]~input_o\,
	datad => \address[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3434_combout\);

-- Location: LCCOMB_X12_Y14_N6
\memory1_inst|RAM_inst|RW~3678\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3678_combout\ = (\memory1_inst|RAM_inst|RW~3434_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3668_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3434_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3668_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3678_combout\);

-- Location: FF_X14_Y14_N9
\memory1_inst|RAM_inst|RW~1963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3678_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1963_q\);

-- Location: LCCOMB_X10_Y15_N8
\memory1_inst|RAM_inst|RW~2209\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2209_combout\ = (\address[1]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~1963_q\)))) # (!\address[1]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~1947_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1947_q\,
	datad => \memory1_inst|RAM_inst|RW~1963_q\,
	combout => \memory1_inst|RAM_inst|RW~2209_combout\);

-- Location: LCCOMB_X14_Y14_N26
\memory1_inst|RAM_inst|RW~2210\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2210_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2209_combout\ & ((\memory1_inst|RAM_inst|RW~1995_q\))) # (!\memory1_inst|RAM_inst|RW~2209_combout\ & (\memory1_inst|RAM_inst|RW~1979_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1979_q\,
	datac => \memory1_inst|RAM_inst|RW~1995_q\,
	datad => \memory1_inst|RAM_inst|RW~2209_combout\,
	combout => \memory1_inst|RAM_inst|RW~2210_combout\);

-- Location: LCCOMB_X22_Y10_N28
\memory1_inst|RAM_inst|RW~1451feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1451feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1451feeder_combout\);

-- Location: LCCOMB_X21_Y15_N18
\memory1_inst|RAM_inst|RW~3664\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3664_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3434_combout\ & \memory1_inst|RAM_inst|RW~3663_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3434_combout\,
	datad => \memory1_inst|RAM_inst|RW~3663_combout\,
	combout => \memory1_inst|RAM_inst|RW~3664_combout\);

-- Location: FF_X22_Y10_N29
\memory1_inst|RAM_inst|RW~1451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1451feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1451_q\);

-- Location: LCCOMB_X23_Y10_N24
\memory1_inst|RAM_inst|RW~3667\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3667_combout\ = (\memory1_inst|RAM_inst|RW~3444_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3663_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3444_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3663_combout\,
	combout => \memory1_inst|RAM_inst|RW~3667_combout\);

-- Location: FF_X23_Y10_N13
\memory1_inst|RAM_inst|RW~1483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1483_q\);

-- Location: LCCOMB_X23_Y17_N14
\memory1_inst|RAM_inst|RW~3666\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3666_combout\ = (\memory1_inst|RAM_inst|RW~3439_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3663_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3439_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3663_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3666_combout\);

-- Location: FF_X23_Y17_N23
\memory1_inst|RAM_inst|RW~1435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1435_q\);

-- Location: LCCOMB_X15_Y17_N20
\memory1_inst|RAM_inst|RW~3665\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3665_combout\ = (\memory1_inst|RAM_inst|RW~3663_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3426_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3663_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3426_combout\,
	combout => \memory1_inst|RAM_inst|RW~3665_combout\);

-- Location: FF_X23_Y17_N21
\memory1_inst|RAM_inst|RW~1467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1467_q\);

-- Location: LCCOMB_X23_Y17_N22
\memory1_inst|RAM_inst|RW~2202\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2202_combout\ = (\address[1]~input_o\ & (\address[2]~input_o\)) # (!\address[1]~input_o\ & ((\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~1467_q\))) # (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~1435_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1435_q\,
	datad => \memory1_inst|RAM_inst|RW~1467_q\,
	combout => \memory1_inst|RAM_inst|RW~2202_combout\);

-- Location: LCCOMB_X23_Y10_N12
\memory1_inst|RAM_inst|RW~2203\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2203_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2202_combout\ & ((\memory1_inst|RAM_inst|RW~1483_q\))) # (!\memory1_inst|RAM_inst|RW~2202_combout\ & (\memory1_inst|RAM_inst|RW~1451_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1451_q\,
	datac => \memory1_inst|RAM_inst|RW~1483_q\,
	datad => \memory1_inst|RAM_inst|RW~2202_combout\,
	combout => \memory1_inst|RAM_inst|RW~2203_combout\);

-- Location: LCCOMB_X14_Y13_N12
\memory1_inst|RAM_inst|RW~2211\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2211_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2208_combout\ & (\memory1_inst|RAM_inst|RW~2210_combout\)) # (!\memory1_inst|RAM_inst|RW~2208_combout\ & ((\memory1_inst|RAM_inst|RW~2203_combout\))))) # 
-- (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~2208_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2208_combout\,
	datac => \memory1_inst|RAM_inst|RW~2210_combout\,
	datad => \memory1_inst|RAM_inst|RW~2203_combout\,
	combout => \memory1_inst|RAM_inst|RW~2211_combout\);

-- Location: LCCOMB_X21_Y8_N2
\memory1_inst|RAM_inst|RW~3681\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3681_combout\ = (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3645_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \memory1_inst|RAM_inst|RW~3434_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3645_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \memory1_inst|RAM_inst|RW~3434_combout\,
	combout => \memory1_inst|RAM_inst|RW~3681_combout\);

-- Location: FF_X24_Y13_N23
\memory1_inst|RAM_inst|RW~1323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1323_q\);

-- Location: LCCOMB_X21_Y14_N14
\memory1_inst|RAM_inst|RW~3684\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3684_combout\ = (\memory1_inst|RAM_inst|RW~3444_combout\ & (\memory1_inst|RAM_inst|RW~3645_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3444_combout\,
	datab => \memory1_inst|RAM_inst|RW~3645_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3684_combout\);

-- Location: FF_X21_Y14_N31
\memory1_inst|RAM_inst|RW~1355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3684_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1355_q\);

-- Location: LCCOMB_X21_Y14_N8
\memory1_inst|RAM_inst|RW~3683\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3683_combout\ = (\memory1_inst|RAM_inst|RW~3439_combout\ & (\memory1_inst|RAM_inst|RW~3645_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3439_combout\,
	datab => \memory1_inst|RAM_inst|RW~3645_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3683_combout\);

-- Location: FF_X21_Y14_N13
\memory1_inst|RAM_inst|RW~1307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1307_q\);

-- Location: LCCOMB_X20_Y14_N8
\memory1_inst|RAM_inst|RW~1339feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1339feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1339feeder_combout\);

-- Location: LCCOMB_X20_Y14_N16
\memory1_inst|RAM_inst|RW~3682\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3682_combout\ = (\write~input_o\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3645_combout\ & \memory1_inst|RAM_inst|RW~3426_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3645_combout\,
	datad => \memory1_inst|RAM_inst|RW~3426_combout\,
	combout => \memory1_inst|RAM_inst|RW~3682_combout\);

-- Location: FF_X20_Y14_N9
\memory1_inst|RAM_inst|RW~1339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1339feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1339_q\);

-- Location: LCCOMB_X21_Y14_N12
\memory1_inst|RAM_inst|RW~2212\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2212_combout\ = (\address[2]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~1339_q\)))) # (!\address[2]~input_o\ & (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~1307_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1307_q\,
	datad => \memory1_inst|RAM_inst|RW~1339_q\,
	combout => \memory1_inst|RAM_inst|RW~2212_combout\);

-- Location: LCCOMB_X21_Y14_N30
\memory1_inst|RAM_inst|RW~2213\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2213_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2212_combout\ & ((\memory1_inst|RAM_inst|RW~1355_q\))) # (!\memory1_inst|RAM_inst|RW~2212_combout\ & (\memory1_inst|RAM_inst|RW~1323_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1323_q\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1355_q\,
	datad => \memory1_inst|RAM_inst|RW~2212_combout\,
	combout => \memory1_inst|RAM_inst|RW~2213_combout\);

-- Location: LCCOMB_X20_Y14_N14
\memory1_inst|RAM_inst|RW~1851feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1851feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1851feeder_combout\);

-- Location: LCCOMB_X10_Y14_N8
\memory1_inst|RAM_inst|RW~3693\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3693_combout\ = (\write~input_o\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3650_combout\ & \memory1_inst|RAM_inst|RW~3426_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3650_combout\,
	datad => \memory1_inst|RAM_inst|RW~3426_combout\,
	combout => \memory1_inst|RAM_inst|RW~3693_combout\);

-- Location: FF_X20_Y14_N15
\memory1_inst|RAM_inst|RW~1851\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1851feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1851_q\);

-- Location: LCCOMB_X14_Y10_N14
\memory1_inst|RAM_inst|RW~3696\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3696_combout\ = (\memory1_inst|RAM_inst|RW~3650_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3444_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3650_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3444_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3696_combout\);

-- Location: FF_X14_Y10_N11
\memory1_inst|RAM_inst|RW~1867\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1867_q\);

-- Location: LCCOMB_X7_Y14_N2
\memory1_inst|RAM_inst|RW~3695\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3695_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3650_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3439_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3650_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3439_combout\,
	combout => \memory1_inst|RAM_inst|RW~3695_combout\);

-- Location: FF_X7_Y14_N5
\memory1_inst|RAM_inst|RW~1819\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1819_q\);

-- Location: LCCOMB_X17_Y10_N14
\memory1_inst|RAM_inst|RW~3694\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3694_combout\ = (\memory1_inst|RAM_inst|RW~3650_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3434_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3650_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3434_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3694_combout\);

-- Location: FF_X17_Y10_N5
\memory1_inst|RAM_inst|RW~1835\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1835_q\);

-- Location: LCCOMB_X7_Y14_N4
\memory1_inst|RAM_inst|RW~2219\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2219_combout\ = (\address[2]~input_o\ & (\address[1]~input_o\)) # (!\address[2]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~1835_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~1819_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1819_q\,
	datad => \memory1_inst|RAM_inst|RW~1835_q\,
	combout => \memory1_inst|RAM_inst|RW~2219_combout\);

-- Location: LCCOMB_X14_Y10_N10
\memory1_inst|RAM_inst|RW~2220\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2220_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2219_combout\ & ((\memory1_inst|RAM_inst|RW~1867_q\))) # (!\memory1_inst|RAM_inst|RW~2219_combout\ & (\memory1_inst|RAM_inst|RW~1851_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1851_q\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1867_q\,
	datad => \memory1_inst|RAM_inst|RW~2219_combout\,
	combout => \memory1_inst|RAM_inst|RW~2220_combout\);

-- Location: LCCOMB_X10_Y9_N8
\memory1_inst|RAM_inst|RW~3689\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3689_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3474_combout\ & (\memory1_inst|RAM_inst|RW~3645_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3474_combout\,
	datac => \memory1_inst|RAM_inst|RW~3645_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3689_combout\);

-- Location: FF_X10_Y9_N15
\memory1_inst|RAM_inst|RW~1315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1315_q\);

-- Location: LCCOMB_X11_Y9_N10
\memory1_inst|RAM_inst|RW~3692\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3692_combout\ = (\memory1_inst|RAM_inst|RW~3484_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3645_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3484_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3645_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3692_combout\);

-- Location: FF_X11_Y9_N31
\memory1_inst|RAM_inst|RW~1347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1347_q\);

-- Location: LCCOMB_X22_Y8_N22
\memory1_inst|RAM_inst|RW~3691\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3691_combout\ = (\memory1_inst|RAM_inst|RW~3645_combout\ & (\memory1_inst|RAM_inst|RW~3479_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3645_combout\,
	datab => \memory1_inst|RAM_inst|RW~3479_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3691_combout\);

-- Location: FF_X12_Y10_N29
\memory1_inst|RAM_inst|RW~1299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1299_q\);

-- Location: LCCOMB_X8_Y7_N14
\memory1_inst|RAM_inst|RW~3690\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3690_combout\ = (\memory1_inst|RAM_inst|RW~3469_combout\ & (\memory1_inst|RAM_inst|RW~3645_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3469_combout\,
	datab => \memory1_inst|RAM_inst|RW~3645_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3690_combout\);

-- Location: FF_X12_Y6_N21
\memory1_inst|RAM_inst|RW~1331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1331_q\);

-- Location: LCCOMB_X12_Y10_N28
\memory1_inst|RAM_inst|RW~2216\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2216_combout\ = (\address[2]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~1331_q\)))) # (!\address[2]~input_o\ & (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~1299_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1299_q\,
	datad => \memory1_inst|RAM_inst|RW~1331_q\,
	combout => \memory1_inst|RAM_inst|RW~2216_combout\);

-- Location: LCCOMB_X11_Y9_N30
\memory1_inst|RAM_inst|RW~2217\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2217_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2216_combout\ & ((\memory1_inst|RAM_inst|RW~1347_q\))) # (!\memory1_inst|RAM_inst|RW~2216_combout\ & (\memory1_inst|RAM_inst|RW~1315_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1315_q\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1347_q\,
	datad => \memory1_inst|RAM_inst|RW~2216_combout\,
	combout => \memory1_inst|RAM_inst|RW~2217_combout\);

-- Location: LCCOMB_X10_Y13_N14
\memory1_inst|RAM_inst|RW~1827feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1827feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1827feeder_combout\);

-- Location: LCCOMB_X10_Y13_N18
\memory1_inst|RAM_inst|RW~3685\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3685_combout\ = (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3474_combout\ & (\memory1_inst|RAM_inst|RW~3650_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3474_combout\,
	datac => \memory1_inst|RAM_inst|RW~3650_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3685_combout\);

-- Location: FF_X10_Y13_N15
\memory1_inst|RAM_inst|RW~1827\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1827feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1827_q\);

-- Location: LCCOMB_X17_Y9_N10
\memory1_inst|RAM_inst|RW~3688\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3688_combout\ = (\write~input_o\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3484_combout\ & \memory1_inst|RAM_inst|RW~3650_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3484_combout\,
	datad => \memory1_inst|RAM_inst|RW~3650_combout\,
	combout => \memory1_inst|RAM_inst|RW~3688_combout\);

-- Location: FF_X11_Y9_N13
\memory1_inst|RAM_inst|RW~1859\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1859_q\);

-- Location: LCCOMB_X7_Y13_N0
\memory1_inst|RAM_inst|RW~3687\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3687_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3479_combout\ & (\memory1_inst|RAM_inst|RW~3650_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3479_combout\,
	datac => \memory1_inst|RAM_inst|RW~3650_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3687_combout\);

-- Location: FF_X7_Y13_N13
\memory1_inst|RAM_inst|RW~1811\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1811_q\);

-- Location: LCCOMB_X15_Y5_N4
\memory1_inst|RAM_inst|RW~3686\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3686_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3469_combout\ & \memory1_inst|RAM_inst|RW~3650_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3469_combout\,
	datad => \memory1_inst|RAM_inst|RW~3650_combout\,
	combout => \memory1_inst|RAM_inst|RW~3686_combout\);

-- Location: FF_X15_Y9_N7
\memory1_inst|RAM_inst|RW~1843\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3686_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1843_q\);

-- Location: LCCOMB_X7_Y13_N12
\memory1_inst|RAM_inst|RW~2214\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2214_combout\ = (\address[1]~input_o\ & (\address[2]~input_o\)) # (!\address[1]~input_o\ & ((\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~1843_q\))) # (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~1811_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1811_q\,
	datad => \memory1_inst|RAM_inst|RW~1843_q\,
	combout => \memory1_inst|RAM_inst|RW~2214_combout\);

-- Location: LCCOMB_X11_Y9_N12
\memory1_inst|RAM_inst|RW~2215\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2215_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2214_combout\ & ((\memory1_inst|RAM_inst|RW~1859_q\))) # (!\memory1_inst|RAM_inst|RW~2214_combout\ & (\memory1_inst|RAM_inst|RW~1827_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1827_q\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1859_q\,
	datad => \memory1_inst|RAM_inst|RW~2214_combout\,
	combout => \memory1_inst|RAM_inst|RW~2215_combout\);

-- Location: LCCOMB_X11_Y9_N8
\memory1_inst|RAM_inst|RW~2218\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2218_combout\ = (\address[0]~input_o\ & (\address[6]~input_o\)) # (!\address[0]~input_o\ & ((\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2215_combout\))) # (!\address[6]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~2217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2217_combout\,
	datad => \memory1_inst|RAM_inst|RW~2215_combout\,
	combout => \memory1_inst|RAM_inst|RW~2218_combout\);

-- Location: LCCOMB_X14_Y13_N18
\memory1_inst|RAM_inst|RW~2221\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2221_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2218_combout\ & ((\memory1_inst|RAM_inst|RW~2220_combout\))) # (!\memory1_inst|RAM_inst|RW~2218_combout\ & (\memory1_inst|RAM_inst|RW~2213_combout\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~2218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2213_combout\,
	datac => \memory1_inst|RAM_inst|RW~2220_combout\,
	datad => \memory1_inst|RAM_inst|RW~2218_combout\,
	combout => \memory1_inst|RAM_inst|RW~2221_combout\);

-- Location: LCCOMB_X14_Y13_N0
\memory1_inst|RAM_inst|RW~2222\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2222_combout\ = (\address[3]~input_o\ & (((\address[4]~input_o\)))) # (!\address[3]~input_o\ & ((\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~2211_combout\)) # (!\address[4]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~2221_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2211_combout\,
	datab => \address[3]~input_o\,
	datac => \address[4]~input_o\,
	datad => \memory1_inst|RAM_inst|RW~2221_combout\,
	combout => \memory1_inst|RAM_inst|RW~2222_combout\);

-- Location: LCCOMB_X14_Y13_N6
\memory1_inst|RAM_inst|RW~2233\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2233_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2222_combout\ & ((\memory1_inst|RAM_inst|RW~2232_combout\))) # (!\memory1_inst|RAM_inst|RW~2222_combout\ & (\memory1_inst|RAM_inst|RW~2201_combout\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2201_combout\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2232_combout\,
	datad => \memory1_inst|RAM_inst|RW~2222_combout\,
	combout => \memory1_inst|RAM_inst|RW~2233_combout\);

-- Location: LCCOMB_X15_Y13_N24
\memory1_inst|RAM_inst|RW~3432\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3432_combout\ = (\address[4]~input_o\ & (\address[7]~input_o\ & (!\address[5]~input_o\ & \address[6]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[7]~input_o\,
	datac => \address[5]~input_o\,
	datad => \address[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3432_combout\);

-- Location: LCCOMB_X22_Y8_N14
\memory1_inst|RAM_inst|RW~3433\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3433_combout\ = (\memory1_inst|RAM_inst|RW~3426_combout\ & (\memory1_inst|RAM_inst|RW~3432_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3426_combout\,
	datab => \memory1_inst|RAM_inst|RW~3432_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3433_combout\);

-- Location: FF_X7_Y6_N9
\memory1_inst|RAM_inst|RW~1723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1723_q\);

-- Location: LCCOMB_X14_Y13_N26
\memory1_inst|RAM_inst|RW~3425\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3425_combout\ = (\address[6]~input_o\ & (\address[7]~input_o\ & (!\address[5]~input_o\ & !\address[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[7]~input_o\,
	datac => \address[5]~input_o\,
	datad => \address[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3425_combout\);

-- Location: LCCOMB_X22_Y8_N12
\memory1_inst|RAM_inst|RW~3427\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3427_combout\ = (\memory1_inst|RAM_inst|RW~3426_combout\ & (\write~input_o\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \memory1_inst|RAM_inst|RW~3425_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3426_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \memory1_inst|RAM_inst|RW~3425_combout\,
	combout => \memory1_inst|RAM_inst|RW~3427_combout\);

-- Location: FF_X10_Y10_N5
\memory1_inst|RAM_inst|RW~1595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1595_q\);

-- Location: LCCOMB_X12_Y9_N22
\memory1_inst|RAM_inst|RW~3430\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3430_combout\ = (!\address[5]~input_o\ & (!\address[6]~input_o\ & (!\address[4]~input_o\ & \address[7]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[6]~input_o\,
	datac => \address[4]~input_o\,
	datad => \address[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3430_combout\);

-- Location: LCCOMB_X14_Y6_N6
\memory1_inst|RAM_inst|RW~3431\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3431_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3430_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3426_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3430_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3426_combout\,
	combout => \memory1_inst|RAM_inst|RW~3431_combout\);

-- Location: FF_X14_Y6_N5
\memory1_inst|RAM_inst|RW~1083\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1083_q\);

-- Location: LCCOMB_X17_Y4_N8
\memory1_inst|RAM_inst|RW~1211feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1211feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1211feeder_combout\);

-- Location: LCCOMB_X17_Y17_N20
\memory1_inst|RAM_inst|RW~3428\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3428_combout\ = (\address[7]~input_o\ & (!\address[5]~input_o\ & (!\address[6]~input_o\ & \address[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \address[6]~input_o\,
	datad => \address[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3428_combout\);

-- Location: LCCOMB_X17_Y4_N28
\memory1_inst|RAM_inst|RW~3429\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3429_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3428_combout\ & \memory1_inst|RAM_inst|RW~3426_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3428_combout\,
	datad => \memory1_inst|RAM_inst|RW~3426_combout\,
	combout => \memory1_inst|RAM_inst|RW~3429_combout\);

-- Location: FF_X17_Y4_N9
\memory1_inst|RAM_inst|RW~1211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1211feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1211_q\);

-- Location: LCCOMB_X14_Y6_N4
\memory1_inst|RAM_inst|RW~2065\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2065_combout\ = (\address[6]~input_o\ & (\address[4]~input_o\)) # (!\address[6]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~1211_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1083_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1083_q\,
	datad => \memory1_inst|RAM_inst|RW~1211_q\,
	combout => \memory1_inst|RAM_inst|RW~2065_combout\);

-- Location: LCCOMB_X10_Y10_N4
\memory1_inst|RAM_inst|RW~2066\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2066_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2065_combout\ & (\memory1_inst|RAM_inst|RW~1723_q\)) # (!\memory1_inst|RAM_inst|RW~2065_combout\ & ((\memory1_inst|RAM_inst|RW~1595_q\))))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2065_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1723_q\,
	datac => \memory1_inst|RAM_inst|RW~1595_q\,
	datad => \memory1_inst|RAM_inst|RW~2065_combout\,
	combout => \memory1_inst|RAM_inst|RW~2066_combout\);

-- Location: LCCOMB_X22_Y8_N6
\memory1_inst|RAM_inst|RW~3448\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3448_combout\ = (\memory1_inst|RAM_inst|RW~3444_combout\ & (\write~input_o\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \memory1_inst|RAM_inst|RW~3432_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3444_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \memory1_inst|RAM_inst|RW~3432_combout\,
	combout => \memory1_inst|RAM_inst|RW~3448_combout\);

-- Location: FF_X17_Y8_N19
\memory1_inst|RAM_inst|RW~1739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1739_q\);

-- Location: LCCOMB_X14_Y10_N28
\memory1_inst|RAM_inst|RW~3445\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3445_combout\ = (\memory1_inst|RAM_inst|RW~3425_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3444_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3425_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3444_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3445_combout\);

-- Location: FF_X14_Y10_N13
\memory1_inst|RAM_inst|RW~1611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1611_q\);

-- Location: LCCOMB_X8_Y5_N2
\memory1_inst|RAM_inst|RW~3447\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3447_combout\ = (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3430_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \memory1_inst|RAM_inst|RW~3444_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3430_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \memory1_inst|RAM_inst|RW~3444_combout\,
	combout => \memory1_inst|RAM_inst|RW~3447_combout\);

-- Location: FF_X12_Y12_N5
\memory1_inst|RAM_inst|RW~1099\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1099_q\);

-- Location: LCCOMB_X10_Y6_N14
\memory1_inst|RAM_inst|RW~3446\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3446_combout\ = (\memory1_inst|RAM_inst|RW~3428_combout\ & (\memory1_inst|RAM_inst|RW~3444_combout\ & (\write~input_o\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3428_combout\,
	datab => \memory1_inst|RAM_inst|RW~3444_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3446_combout\);

-- Location: FF_X17_Y8_N9
\memory1_inst|RAM_inst|RW~1227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1227_q\);

-- Location: LCCOMB_X12_Y12_N4
\memory1_inst|RAM_inst|RW~2072\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2072_combout\ = (\address[4]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~1227_q\)))) # (!\address[4]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~1099_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1099_q\,
	datad => \memory1_inst|RAM_inst|RW~1227_q\,
	combout => \memory1_inst|RAM_inst|RW~2072_combout\);

-- Location: LCCOMB_X14_Y10_N12
\memory1_inst|RAM_inst|RW~2073\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2073_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2072_combout\ & (\memory1_inst|RAM_inst|RW~1739_q\)) # (!\memory1_inst|RAM_inst|RW~2072_combout\ & ((\memory1_inst|RAM_inst|RW~1611_q\))))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2072_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1739_q\,
	datac => \memory1_inst|RAM_inst|RW~1611_q\,
	datad => \memory1_inst|RAM_inst|RW~2072_combout\,
	combout => \memory1_inst|RAM_inst|RW~2073_combout\);

-- Location: LCCOMB_X12_Y14_N10
\memory1_inst|RAM_inst|RW~3435\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3435_combout\ = (\write~input_o\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3428_combout\ & \memory1_inst|RAM_inst|RW~3434_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3428_combout\,
	datad => \memory1_inst|RAM_inst|RW~3434_combout\,
	combout => \memory1_inst|RAM_inst|RW~3435_combout\);

-- Location: FF_X10_Y7_N1
\memory1_inst|RAM_inst|RW~1195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1195_q\);

-- Location: LCCOMB_X9_Y7_N20
\memory1_inst|RAM_inst|RW~3438\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3438_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3432_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3434_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3432_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3434_combout\,
	combout => \memory1_inst|RAM_inst|RW~3438_combout\);

-- Location: FF_X10_Y7_N11
\memory1_inst|RAM_inst|RW~1707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1707_q\);

-- Location: LCCOMB_X10_Y11_N28
\memory1_inst|RAM_inst|RW~3437\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3437_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3430_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3434_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3430_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3434_combout\,
	combout => \memory1_inst|RAM_inst|RW~3437_combout\);

-- Location: FF_X11_Y10_N29
\memory1_inst|RAM_inst|RW~1067\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1067_q\);

-- Location: LCCOMB_X16_Y10_N8
\memory1_inst|RAM_inst|RW~1579feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1579feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1579feeder_combout\);

-- Location: LCCOMB_X8_Y11_N12
\memory1_inst|RAM_inst|RW~3436\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3436_combout\ = (\memory1_inst|RAM_inst|RW~3425_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3434_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3425_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3434_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3436_combout\);

-- Location: FF_X16_Y10_N9
\memory1_inst|RAM_inst|RW~1579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1579feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1579_q\);

-- Location: LCCOMB_X11_Y10_N28
\memory1_inst|RAM_inst|RW~2067\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2067_combout\ = (\address[6]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~1579_q\)))) # (!\address[6]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1067_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1067_q\,
	datad => \memory1_inst|RAM_inst|RW~1579_q\,
	combout => \memory1_inst|RAM_inst|RW~2067_combout\);

-- Location: LCCOMB_X10_Y7_N10
\memory1_inst|RAM_inst|RW~2068\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2068_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2067_combout\ & ((\memory1_inst|RAM_inst|RW~1707_q\))) # (!\memory1_inst|RAM_inst|RW~2067_combout\ & (\memory1_inst|RAM_inst|RW~1195_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2067_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1195_q\,
	datac => \memory1_inst|RAM_inst|RW~1707_q\,
	datad => \memory1_inst|RAM_inst|RW~2067_combout\,
	combout => \memory1_inst|RAM_inst|RW~2068_combout\);

-- Location: LCCOMB_X14_Y17_N16
\memory1_inst|RAM_inst|RW~3440\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3440_combout\ = (\memory1_inst|RAM_inst|RW~3428_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3439_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3428_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3439_combout\,
	combout => \memory1_inst|RAM_inst|RW~3440_combout\);

-- Location: FF_X12_Y4_N29
\memory1_inst|RAM_inst|RW~1179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1179_q\);

-- Location: LCCOMB_X22_Y8_N20
\memory1_inst|RAM_inst|RW~3443\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3443_combout\ = (\memory1_inst|RAM_inst|RW~3439_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3432_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3439_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3432_combout\,
	combout => \memory1_inst|RAM_inst|RW~3443_combout\);

-- Location: FF_X15_Y4_N9
\memory1_inst|RAM_inst|RW~1691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1691_q\);

-- Location: LCCOMB_X15_Y16_N16
\memory1_inst|RAM_inst|RW~3442\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3442_combout\ = (\memory1_inst|RAM_inst|RW~3439_combout\ & (\memory1_inst|RAM_inst|RW~3430_combout\ & (\write~input_o\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3439_combout\,
	datab => \memory1_inst|RAM_inst|RW~3430_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3442_combout\);

-- Location: FF_X14_Y6_N3
\memory1_inst|RAM_inst|RW~1051\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1051_q\);

-- Location: LCCOMB_X14_Y4_N24
\memory1_inst|RAM_inst|RW~1563feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1563feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1563feeder_combout\);

-- Location: LCCOMB_X11_Y6_N24
\memory1_inst|RAM_inst|RW~3441\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3441_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3425_combout\ & (\memory1_inst|RAM_inst|RW~3439_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3425_combout\,
	datac => \memory1_inst|RAM_inst|RW~3439_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3441_combout\);

-- Location: FF_X14_Y4_N25
\memory1_inst|RAM_inst|RW~1563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1563feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1563_q\);

-- Location: LCCOMB_X14_Y6_N2
\memory1_inst|RAM_inst|RW~2069\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2069_combout\ = (\address[6]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~1563_q\)))) # (!\address[6]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1051_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1051_q\,
	datad => \memory1_inst|RAM_inst|RW~1563_q\,
	combout => \memory1_inst|RAM_inst|RW~2069_combout\);

-- Location: LCCOMB_X15_Y4_N8
\memory1_inst|RAM_inst|RW~2070\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2070_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2069_combout\ & ((\memory1_inst|RAM_inst|RW~1691_q\))) # (!\memory1_inst|RAM_inst|RW~2069_combout\ & (\memory1_inst|RAM_inst|RW~1179_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2069_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1179_q\,
	datac => \memory1_inst|RAM_inst|RW~1691_q\,
	datad => \memory1_inst|RAM_inst|RW~2069_combout\,
	combout => \memory1_inst|RAM_inst|RW~2070_combout\);

-- Location: LCCOMB_X10_Y10_N6
\memory1_inst|RAM_inst|RW~2071\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2071_combout\ = (\address[1]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~2068_combout\)))) # (!\address[1]~input_o\ & (!\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2070_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2068_combout\,
	datad => \memory1_inst|RAM_inst|RW~2070_combout\,
	combout => \memory1_inst|RAM_inst|RW~2071_combout\);

-- Location: LCCOMB_X10_Y10_N8
\memory1_inst|RAM_inst|RW~2074\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2074_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2071_combout\ & ((\memory1_inst|RAM_inst|RW~2073_combout\))) # (!\memory1_inst|RAM_inst|RW~2071_combout\ & (\memory1_inst|RAM_inst|RW~2066_combout\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2071_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2066_combout\,
	datac => \memory1_inst|RAM_inst|RW~2073_combout\,
	datad => \memory1_inst|RAM_inst|RW~2071_combout\,
	combout => \memory1_inst|RAM_inst|RW~2074_combout\);

-- Location: LCCOMB_X11_Y6_N2
\memory1_inst|RAM_inst|RW~3493\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3493_combout\ = (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3489_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \memory1_inst|RAM_inst|RW~3432_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3489_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \memory1_inst|RAM_inst|RW~3432_combout\,
	combout => \memory1_inst|RAM_inst|RW~3493_combout\);

-- Location: FF_X11_Y11_N31
\memory1_inst|RAM_inst|RW~1771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1771_q\);

-- Location: LCCOMB_X11_Y6_N4
\memory1_inst|RAM_inst|RW~3490\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3490_combout\ = (\memory1_inst|RAM_inst|RW~3428_combout\ & (\memory1_inst|RAM_inst|RW~3489_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3428_combout\,
	datab => \memory1_inst|RAM_inst|RW~3489_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3490_combout\);

-- Location: FF_X11_Y10_N15
\memory1_inst|RAM_inst|RW~1259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1259_q\);

-- Location: LCCOMB_X9_Y10_N26
\memory1_inst|RAM_inst|RW~3492\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3492_combout\ = (\memory1_inst|RAM_inst|RW~3489_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3430_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3489_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3430_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3492_combout\);

-- Location: FF_X9_Y10_N9
\memory1_inst|RAM_inst|RW~1131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1131_q\);

-- Location: LCCOMB_X15_Y17_N12
\memory1_inst|RAM_inst|RW~3491\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3491_combout\ = (\memory1_inst|RAM_inst|RW~3489_combout\ & (\memory1_inst|RAM_inst|RW~3425_combout\ & (\write~input_o\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3489_combout\,
	datab => \memory1_inst|RAM_inst|RW~3425_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3491_combout\);

-- Location: FF_X11_Y11_N21
\memory1_inst|RAM_inst|RW~1643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1643_q\);

-- Location: LCCOMB_X9_Y10_N8
\memory1_inst|RAM_inst|RW~2096\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2096_combout\ = (\address[4]~input_o\ & (\address[6]~input_o\)) # (!\address[4]~input_o\ & ((\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~1643_q\))) # (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~1131_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1131_q\,
	datad => \memory1_inst|RAM_inst|RW~1643_q\,
	combout => \memory1_inst|RAM_inst|RW~2096_combout\);

-- Location: LCCOMB_X11_Y10_N14
\memory1_inst|RAM_inst|RW~2097\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2097_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2096_combout\ & (\memory1_inst|RAM_inst|RW~1771_q\)) # (!\memory1_inst|RAM_inst|RW~2096_combout\ & ((\memory1_inst|RAM_inst|RW~1259_q\))))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2096_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1771_q\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1259_q\,
	datad => \memory1_inst|RAM_inst|RW~2096_combout\,
	combout => \memory1_inst|RAM_inst|RW~2097_combout\);

-- Location: LCCOMB_X22_Y7_N8
\memory1_inst|RAM_inst|RW~1291feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1291feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1291feeder_combout\);

-- Location: LCCOMB_X15_Y7_N12
\memory1_inst|RAM_inst|RW~3505\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3505_combout\ = (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3428_combout\ & (\memory1_inst|RAM_inst|RW~3504_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3428_combout\,
	datac => \memory1_inst|RAM_inst|RW~3504_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3505_combout\);

-- Location: FF_X22_Y7_N9
\memory1_inst|RAM_inst|RW~1291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1291feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1291_q\);

-- Location: LCCOMB_X22_Y8_N10
\memory1_inst|RAM_inst|RW~3508\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3508_combout\ = (\memory1_inst|RAM_inst|RW~3504_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3432_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3504_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3432_combout\,
	combout => \memory1_inst|RAM_inst|RW~3508_combout\);

-- Location: FF_X15_Y5_N29
\memory1_inst|RAM_inst|RW~1803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1803_q\);

-- Location: LCCOMB_X22_Y9_N28
\memory1_inst|RAM_inst|RW~3507\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3507_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3430_combout\ & \memory1_inst|RAM_inst|RW~3504_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3430_combout\,
	datad => \memory1_inst|RAM_inst|RW~3504_combout\,
	combout => \memory1_inst|RAM_inst|RW~3507_combout\);

-- Location: FF_X15_Y18_N19
\memory1_inst|RAM_inst|RW~1163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1163_q\);

-- Location: LCCOMB_X11_Y17_N10
\memory1_inst|RAM_inst|RW~3506\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3506_combout\ = (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3504_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \memory1_inst|RAM_inst|RW~3425_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3504_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \memory1_inst|RAM_inst|RW~3425_combout\,
	combout => \memory1_inst|RAM_inst|RW~3506_combout\);

-- Location: FF_X15_Y18_N1
\memory1_inst|RAM_inst|RW~1675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1675_q\);

-- Location: LCCOMB_X15_Y18_N18
\memory1_inst|RAM_inst|RW~2103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2103_combout\ = (\address[4]~input_o\ & (\address[6]~input_o\)) # (!\address[4]~input_o\ & ((\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~1675_q\))) # (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~1163_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1163_q\,
	datad => \memory1_inst|RAM_inst|RW~1675_q\,
	combout => \memory1_inst|RAM_inst|RW~2103_combout\);

-- Location: LCCOMB_X15_Y5_N28
\memory1_inst|RAM_inst|RW~2104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2104_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2103_combout\ & ((\memory1_inst|RAM_inst|RW~1803_q\))) # (!\memory1_inst|RAM_inst|RW~2103_combout\ & (\memory1_inst|RAM_inst|RW~1291_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1291_q\,
	datac => \memory1_inst|RAM_inst|RW~1803_q\,
	datad => \memory1_inst|RAM_inst|RW~2103_combout\,
	combout => \memory1_inst|RAM_inst|RW~2104_combout\);

-- Location: LCCOMB_X14_Y7_N8
\memory1_inst|RAM_inst|RW~3500\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3500_combout\ = (\memory1_inst|RAM_inst|RW~3499_combout\ & (\write~input_o\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \memory1_inst|RAM_inst|RW~3428_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3499_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \memory1_inst|RAM_inst|RW~3428_combout\,
	combout => \memory1_inst|RAM_inst|RW~3500_combout\);

-- Location: FF_X16_Y4_N5
\memory1_inst|RAM_inst|RW~1243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1243_q\);

-- Location: LCCOMB_X15_Y4_N2
\memory1_inst|RAM_inst|RW~3503\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3503_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3499_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3432_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3499_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3432_combout\,
	combout => \memory1_inst|RAM_inst|RW~3503_combout\);

-- Location: FF_X15_Y4_N15
\memory1_inst|RAM_inst|RW~1755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1755_q\);

-- Location: LCCOMB_X15_Y5_N26
\memory1_inst|RAM_inst|RW~3502\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3502_combout\ = (\memory1_inst|RAM_inst|RW~3430_combout\ & (\write~input_o\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \memory1_inst|RAM_inst|RW~3499_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3430_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \memory1_inst|RAM_inst|RW~3499_combout\,
	combout => \memory1_inst|RAM_inst|RW~3502_combout\);

-- Location: FF_X15_Y6_N9
\memory1_inst|RAM_inst|RW~1115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1115_q\);

-- Location: LCCOMB_X14_Y4_N22
\memory1_inst|RAM_inst|RW~1627feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1627feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1627feeder_combout\);

-- Location: LCCOMB_X15_Y17_N18
\memory1_inst|RAM_inst|RW~3501\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3501_combout\ = (\memory1_inst|RAM_inst|RW~3499_combout\ & (\memory1_inst|RAM_inst|RW~3425_combout\ & (\write~input_o\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3499_combout\,
	datab => \memory1_inst|RAM_inst|RW~3425_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3501_combout\);

-- Location: FF_X14_Y4_N23
\memory1_inst|RAM_inst|RW~1627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1627feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1627_q\);

-- Location: LCCOMB_X15_Y6_N8
\memory1_inst|RAM_inst|RW~2100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2100_combout\ = (\address[6]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~1627_q\)))) # (!\address[6]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1115_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1115_q\,
	datad => \memory1_inst|RAM_inst|RW~1627_q\,
	combout => \memory1_inst|RAM_inst|RW~2100_combout\);

-- Location: LCCOMB_X15_Y4_N14
\memory1_inst|RAM_inst|RW~2101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2101_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2100_combout\ & ((\memory1_inst|RAM_inst|RW~1755_q\))) # (!\memory1_inst|RAM_inst|RW~2100_combout\ & (\memory1_inst|RAM_inst|RW~1243_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1243_q\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1755_q\,
	datad => \memory1_inst|RAM_inst|RW~2100_combout\,
	combout => \memory1_inst|RAM_inst|RW~2101_combout\);

-- Location: LCCOMB_X8_Y4_N0
\memory1_inst|RAM_inst|RW~1275feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1275feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1275feeder_combout\);

-- Location: LCCOMB_X11_Y6_N16
\memory1_inst|RAM_inst|RW~3495\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3495_combout\ = (\memory1_inst|RAM_inst|RW~3428_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3494_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3428_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3494_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3495_combout\);

-- Location: FF_X8_Y4_N1
\memory1_inst|RAM_inst|RW~1275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1275feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1275_q\);

-- Location: LCCOMB_X11_Y6_N8
\memory1_inst|RAM_inst|RW~3498\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3498_combout\ = (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3494_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \memory1_inst|RAM_inst|RW~3432_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3494_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \memory1_inst|RAM_inst|RW~3432_combout\,
	combout => \memory1_inst|RAM_inst|RW~3498_combout\);

-- Location: FF_X11_Y4_N21
\memory1_inst|RAM_inst|RW~1787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1787_q\);

-- Location: LCCOMB_X12_Y16_N24
\memory1_inst|RAM_inst|RW~3497\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3497_combout\ = (\memory1_inst|RAM_inst|RW~3430_combout\ & (\memory1_inst|RAM_inst|RW~3494_combout\ & (\write~input_o\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3430_combout\,
	datab => \memory1_inst|RAM_inst|RW~3494_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3497_combout\);

-- Location: FF_X8_Y4_N7
\memory1_inst|RAM_inst|RW~1147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1147_q\);

-- Location: LCCOMB_X9_Y6_N22
\memory1_inst|RAM_inst|RW~1659feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1659feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1659feeder_combout\);

-- Location: LCCOMB_X11_Y6_N22
\memory1_inst|RAM_inst|RW~3496\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3496_combout\ = (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3494_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \memory1_inst|RAM_inst|RW~3425_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3494_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \memory1_inst|RAM_inst|RW~3425_combout\,
	combout => \memory1_inst|RAM_inst|RW~3496_combout\);

-- Location: FF_X9_Y6_N23
\memory1_inst|RAM_inst|RW~1659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1659feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1659_q\);

-- Location: LCCOMB_X8_Y4_N6
\memory1_inst|RAM_inst|RW~2098\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2098_combout\ = (\address[6]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~1659_q\)))) # (!\address[6]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1147_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1147_q\,
	datad => \memory1_inst|RAM_inst|RW~1659_q\,
	combout => \memory1_inst|RAM_inst|RW~2098_combout\);

-- Location: LCCOMB_X11_Y4_N20
\memory1_inst|RAM_inst|RW~2099\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2099_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2098_combout\ & ((\memory1_inst|RAM_inst|RW~1787_q\))) # (!\memory1_inst|RAM_inst|RW~2098_combout\ & (\memory1_inst|RAM_inst|RW~1275_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2098_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1275_q\,
	datac => \memory1_inst|RAM_inst|RW~1787_q\,
	datad => \memory1_inst|RAM_inst|RW~2098_combout\,
	combout => \memory1_inst|RAM_inst|RW~2099_combout\);

-- Location: LCCOMB_X15_Y4_N24
\memory1_inst|RAM_inst|RW~2102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2102_combout\ = (\address[2]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~2099_combout\)))) # (!\address[2]~input_o\ & (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~2101_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2101_combout\,
	datad => \memory1_inst|RAM_inst|RW~2099_combout\,
	combout => \memory1_inst|RAM_inst|RW~2102_combout\);

-- Location: LCCOMB_X10_Y10_N14
\memory1_inst|RAM_inst|RW~2105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2105_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2102_combout\ & ((\memory1_inst|RAM_inst|RW~2104_combout\))) # (!\memory1_inst|RAM_inst|RW~2102_combout\ & (\memory1_inst|RAM_inst|RW~2097_combout\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2097_combout\,
	datac => \memory1_inst|RAM_inst|RW~2104_combout\,
	datad => \memory1_inst|RAM_inst|RW~2102_combout\,
	combout => \memory1_inst|RAM_inst|RW~2105_combout\);

-- Location: LCCOMB_X8_Y8_N10
\memory1_inst|RAM_inst|RW~3485\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3485_combout\ = (\memory1_inst|RAM_inst|RW~3484_combout\ & (\memory1_inst|RAM_inst|RW~3425_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3484_combout\,
	datab => \memory1_inst|RAM_inst|RW~3425_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3485_combout\);

-- Location: FF_X8_Y8_N9
\memory1_inst|RAM_inst|RW~1603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1603_q\);

-- Location: LCCOMB_X22_Y9_N30
\memory1_inst|RAM_inst|RW~3488\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3488_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3432_combout\ & \memory1_inst|RAM_inst|RW~3484_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3432_combout\,
	datad => \memory1_inst|RAM_inst|RW~3484_combout\,
	combout => \memory1_inst|RAM_inst|RW~3488_combout\);

-- Location: FF_X9_Y8_N9
\memory1_inst|RAM_inst|RW~1731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1731_q\);

-- Location: LCCOMB_X22_Y9_N20
\memory1_inst|RAM_inst|RW~3487\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3487_combout\ = (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3484_combout\ & (\memory1_inst|RAM_inst|RW~3430_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3484_combout\,
	datac => \memory1_inst|RAM_inst|RW~3430_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3487_combout\);

-- Location: FF_X8_Y8_N15
\memory1_inst|RAM_inst|RW~1091\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1091_q\);

-- Location: LCCOMB_X12_Y8_N26
\memory1_inst|RAM_inst|RW~1219feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1219feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1219feeder_combout\);

-- Location: LCCOMB_X17_Y4_N18
\memory1_inst|RAM_inst|RW~3486\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3486_combout\ = (\memory1_inst|RAM_inst|RW~3428_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3484_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3428_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3484_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3486_combout\);

-- Location: FF_X12_Y8_N27
\memory1_inst|RAM_inst|RW~1219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1219feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1219_q\);

-- Location: LCCOMB_X8_Y8_N14
\memory1_inst|RAM_inst|RW~2092\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2092_combout\ = (\address[6]~input_o\ & (\address[4]~input_o\)) # (!\address[6]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~1219_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1091_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1091_q\,
	datad => \memory1_inst|RAM_inst|RW~1219_q\,
	combout => \memory1_inst|RAM_inst|RW~2092_combout\);

-- Location: LCCOMB_X9_Y8_N8
\memory1_inst|RAM_inst|RW~2093\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2093_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2092_combout\ & ((\memory1_inst|RAM_inst|RW~1731_q\))) # (!\memory1_inst|RAM_inst|RW~2092_combout\ & (\memory1_inst|RAM_inst|RW~1603_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2092_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1603_q\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1731_q\,
	datad => \memory1_inst|RAM_inst|RW~2092_combout\,
	combout => \memory1_inst|RAM_inst|RW~2093_combout\);

-- Location: LCCOMB_X14_Y9_N4
\memory1_inst|RAM_inst|RW~1715feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1715feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1715feeder_combout\);

-- Location: LCCOMB_X14_Y9_N10
\memory1_inst|RAM_inst|RW~3473\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3473_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3469_combout\ & \memory1_inst|RAM_inst|RW~3432_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3469_combout\,
	datad => \memory1_inst|RAM_inst|RW~3432_combout\,
	combout => \memory1_inst|RAM_inst|RW~3473_combout\);

-- Location: FF_X14_Y9_N5
\memory1_inst|RAM_inst|RW~1715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1715feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1715_q\);

-- Location: LCCOMB_X22_Y8_N4
\memory1_inst|RAM_inst|RW~3470\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3470_combout\ = (\memory1_inst|RAM_inst|RW~3469_combout\ & (\write~input_o\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \memory1_inst|RAM_inst|RW~3425_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3469_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \memory1_inst|RAM_inst|RW~3425_combout\,
	combout => \memory1_inst|RAM_inst|RW~3470_combout\);

-- Location: FF_X9_Y8_N5
\memory1_inst|RAM_inst|RW~1587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1587_q\);

-- Location: LCCOMB_X12_Y6_N26
\memory1_inst|RAM_inst|RW~3472\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3472_combout\ = (\memory1_inst|RAM_inst|RW~3469_combout\ & (\memory1_inst|RAM_inst|RW~3430_combout\ & (\write~input_o\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3469_combout\,
	datab => \memory1_inst|RAM_inst|RW~3430_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3472_combout\);

-- Location: FF_X7_Y6_N3
\memory1_inst|RAM_inst|RW~1075\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1075_q\);

-- Location: LCCOMB_X8_Y6_N4
\memory1_inst|RAM_inst|RW~1203feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1203feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1203feeder_combout\);

-- Location: LCCOMB_X9_Y4_N4
\memory1_inst|RAM_inst|RW~3471\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3471_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3469_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3428_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3469_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3428_combout\,
	combout => \memory1_inst|RAM_inst|RW~3471_combout\);

-- Location: FF_X8_Y6_N5
\memory1_inst|RAM_inst|RW~1203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1203feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1203_q\);

-- Location: LCCOMB_X7_Y6_N2
\memory1_inst|RAM_inst|RW~2085\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2085_combout\ = (\address[4]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~1203_q\)))) # (!\address[4]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~1075_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1075_q\,
	datad => \memory1_inst|RAM_inst|RW~1203_q\,
	combout => \memory1_inst|RAM_inst|RW~2085_combout\);

-- Location: LCCOMB_X9_Y8_N4
\memory1_inst|RAM_inst|RW~2086\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2086_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2085_combout\ & (\memory1_inst|RAM_inst|RW~1715_q\)) # (!\memory1_inst|RAM_inst|RW~2085_combout\ & ((\memory1_inst|RAM_inst|RW~1587_q\))))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2085_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1715_q\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1587_q\,
	datad => \memory1_inst|RAM_inst|RW~2085_combout\,
	combout => \memory1_inst|RAM_inst|RW~2086_combout\);

-- Location: LCCOMB_X10_Y10_N22
\memory1_inst|RAM_inst|RW~1555feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1555feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1555feeder_combout\);

-- Location: LCCOMB_X9_Y6_N16
\memory1_inst|RAM_inst|RW~3480\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3480_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3425_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3479_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3425_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3479_combout\,
	combout => \memory1_inst|RAM_inst|RW~3480_combout\);

-- Location: FF_X10_Y10_N23
\memory1_inst|RAM_inst|RW~1555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1555feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1555_q\);

-- Location: LCCOMB_X7_Y9_N20
\memory1_inst|RAM_inst|RW~3483\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3483_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3479_combout\ & \memory1_inst|RAM_inst|RW~3432_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3479_combout\,
	datad => \memory1_inst|RAM_inst|RW~3432_combout\,
	combout => \memory1_inst|RAM_inst|RW~3483_combout\);

-- Location: FF_X6_Y8_N25
\memory1_inst|RAM_inst|RW~1683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1683_q\);

-- Location: LCCOMB_X9_Y5_N30
\memory1_inst|RAM_inst|RW~3482\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3482_combout\ = (\memory1_inst|RAM_inst|RW~3479_combout\ & (\memory1_inst|RAM_inst|RW~3430_combout\ & (\write~input_o\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3479_combout\,
	datab => \memory1_inst|RAM_inst|RW~3430_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3482_combout\);

-- Location: FF_X6_Y5_N3
\memory1_inst|RAM_inst|RW~1043\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1043_q\);

-- Location: LCCOMB_X6_Y5_N0
\memory1_inst|RAM_inst|RW~1171feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1171feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1171feeder_combout\);

-- Location: LCCOMB_X11_Y6_N26
\memory1_inst|RAM_inst|RW~3481\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3481_combout\ = (\memory1_inst|RAM_inst|RW~3428_combout\ & (\memory1_inst|RAM_inst|RW~3479_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3428_combout\,
	datab => \memory1_inst|RAM_inst|RW~3479_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3481_combout\);

-- Location: FF_X6_Y5_N1
\memory1_inst|RAM_inst|RW~1171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1171feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1171_q\);

-- Location: LCCOMB_X6_Y5_N2
\memory1_inst|RAM_inst|RW~2089\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2089_combout\ = (\address[6]~input_o\ & (\address[4]~input_o\)) # (!\address[6]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~1171_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1043_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1043_q\,
	datad => \memory1_inst|RAM_inst|RW~1171_q\,
	combout => \memory1_inst|RAM_inst|RW~2089_combout\);

-- Location: LCCOMB_X6_Y8_N24
\memory1_inst|RAM_inst|RW~2090\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2090_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2089_combout\ & ((\memory1_inst|RAM_inst|RW~1683_q\))) # (!\memory1_inst|RAM_inst|RW~2089_combout\ & (\memory1_inst|RAM_inst|RW~1555_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2089_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1555_q\,
	datac => \memory1_inst|RAM_inst|RW~1683_q\,
	datad => \memory1_inst|RAM_inst|RW~2089_combout\,
	combout => \memory1_inst|RAM_inst|RW~2090_combout\);

-- Location: LCCOMB_X9_Y7_N30
\memory1_inst|RAM_inst|RW~3475\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3475_combout\ = (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3428_combout\ & (\memory1_inst|RAM_inst|RW~3474_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3428_combout\,
	datac => \memory1_inst|RAM_inst|RW~3474_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3475_combout\);

-- Location: FF_X11_Y8_N7
\memory1_inst|RAM_inst|RW~1187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1187_q\);

-- Location: LCCOMB_X9_Y7_N18
\memory1_inst|RAM_inst|RW~3478\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3478_combout\ = (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3432_combout\ & (\memory1_inst|RAM_inst|RW~3474_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3432_combout\,
	datac => \memory1_inst|RAM_inst|RW~3474_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3478_combout\);

-- Location: FF_X9_Y7_N1
\memory1_inst|RAM_inst|RW~1699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1699_q\);

-- Location: LCCOMB_X16_Y14_N16
\memory1_inst|RAM_inst|RW~3477\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3477_combout\ = (\memory1_inst|RAM_inst|RW~3430_combout\ & (\memory1_inst|RAM_inst|RW~3474_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3430_combout\,
	datab => \memory1_inst|RAM_inst|RW~3474_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3477_combout\);

-- Location: FF_X10_Y9_N17
\memory1_inst|RAM_inst|RW~1059\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1059_q\);

-- Location: LCCOMB_X10_Y13_N16
\memory1_inst|RAM_inst|RW~1571feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1571feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1571feeder_combout\);

-- Location: LCCOMB_X9_Y7_N16
\memory1_inst|RAM_inst|RW~3476\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3476_combout\ = (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3425_combout\ & (\memory1_inst|RAM_inst|RW~3474_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3425_combout\,
	datac => \memory1_inst|RAM_inst|RW~3474_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3476_combout\);

-- Location: FF_X10_Y13_N17
\memory1_inst|RAM_inst|RW~1571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1571feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1571_q\);

-- Location: LCCOMB_X10_Y9_N16
\memory1_inst|RAM_inst|RW~2087\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2087_combout\ = (\address[6]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~1571_q\)))) # (!\address[6]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1059_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1059_q\,
	datad => \memory1_inst|RAM_inst|RW~1571_q\,
	combout => \memory1_inst|RAM_inst|RW~2087_combout\);

-- Location: LCCOMB_X9_Y7_N0
\memory1_inst|RAM_inst|RW~2088\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2088_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2087_combout\ & ((\memory1_inst|RAM_inst|RW~1699_q\))) # (!\memory1_inst|RAM_inst|RW~2087_combout\ & (\memory1_inst|RAM_inst|RW~1187_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2087_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1187_q\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1699_q\,
	datad => \memory1_inst|RAM_inst|RW~2087_combout\,
	combout => \memory1_inst|RAM_inst|RW~2088_combout\);

-- Location: LCCOMB_X9_Y8_N10
\memory1_inst|RAM_inst|RW~2091\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2091_combout\ = (\address[1]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~2088_combout\)))) # (!\address[1]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~2090_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2090_combout\,
	datad => \memory1_inst|RAM_inst|RW~2088_combout\,
	combout => \memory1_inst|RAM_inst|RW~2091_combout\);

-- Location: LCCOMB_X9_Y8_N2
\memory1_inst|RAM_inst|RW~2094\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2094_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2091_combout\ & (\memory1_inst|RAM_inst|RW~2093_combout\)) # (!\memory1_inst|RAM_inst|RW~2091_combout\ & ((\memory1_inst|RAM_inst|RW~2086_combout\))))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2091_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2093_combout\,
	datac => \memory1_inst|RAM_inst|RW~2086_combout\,
	datad => \memory1_inst|RAM_inst|RW~2091_combout\,
	combout => \memory1_inst|RAM_inst|RW~2094_combout\);

-- Location: LCCOMB_X9_Y11_N12
\memory1_inst|RAM_inst|RW~1763feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1763feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1763feeder_combout\);

-- Location: LCCOMB_X9_Y11_N20
\memory1_inst|RAM_inst|RW~3465\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3465_combout\ = (\memory1_inst|RAM_inst|RW~3432_combout\ & (\memory1_inst|RAM_inst|RW~3457_combout\ & (\write~input_o\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3432_combout\,
	datab => \memory1_inst|RAM_inst|RW~3457_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3465_combout\);

-- Location: FF_X9_Y11_N13
\memory1_inst|RAM_inst|RW~1763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1763feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1763_q\);

-- Location: LCCOMB_X10_Y8_N24
\memory1_inst|RAM_inst|RW~3468\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3468_combout\ = (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3455_combout\ & (\memory1_inst|RAM_inst|RW~3432_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3455_combout\,
	datac => \memory1_inst|RAM_inst|RW~3432_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3468_combout\);

-- Location: FF_X10_Y8_N1
\memory1_inst|RAM_inst|RW~1795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1795_q\);

-- Location: LCCOMB_X11_Y8_N10
\memory1_inst|RAM_inst|RW~3467\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3467_combout\ = (\memory1_inst|RAM_inst|RW~3457_combout\ & (\memory1_inst|RAM_inst|RW~3428_combout\ & (\write~input_o\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3457_combout\,
	datab => \memory1_inst|RAM_inst|RW~3428_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3467_combout\);

-- Location: FF_X11_Y8_N5
\memory1_inst|RAM_inst|RW~1251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1251_q\);

-- Location: LCCOMB_X12_Y8_N16
\memory1_inst|RAM_inst|RW~1283feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1283feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1283feeder_combout\);

-- Location: LCCOMB_X12_Y8_N4
\memory1_inst|RAM_inst|RW~3466\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3466_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3455_combout\ & \memory1_inst|RAM_inst|RW~3428_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3455_combout\,
	datad => \memory1_inst|RAM_inst|RW~3428_combout\,
	combout => \memory1_inst|RAM_inst|RW~3466_combout\);

-- Location: FF_X12_Y8_N17
\memory1_inst|RAM_inst|RW~1283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1283feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1283_q\);

-- Location: LCCOMB_X11_Y8_N4
\memory1_inst|RAM_inst|RW~2082\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2082_combout\ = (\address[2]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~1283_q\)))) # (!\address[2]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~1251_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1251_q\,
	datad => \memory1_inst|RAM_inst|RW~1283_q\,
	combout => \memory1_inst|RAM_inst|RW~2082_combout\);

-- Location: LCCOMB_X10_Y8_N0
\memory1_inst|RAM_inst|RW~2083\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2083_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2082_combout\ & ((\memory1_inst|RAM_inst|RW~1795_q\))) # (!\memory1_inst|RAM_inst|RW~2082_combout\ & (\memory1_inst|RAM_inst|RW~1763_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2082_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1763_q\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1795_q\,
	datad => \memory1_inst|RAM_inst|RW~2082_combout\,
	combout => \memory1_inst|RAM_inst|RW~2083_combout\);

-- Location: LCCOMB_X10_Y4_N16
\memory1_inst|RAM_inst|RW~1779feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1779feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1779feeder_combout\);

-- Location: LCCOMB_X10_Y5_N22
\memory1_inst|RAM_inst|RW~3454\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3454_combout\ = (\memory1_inst|RAM_inst|RW~3449_combout\ & (\memory1_inst|RAM_inst|RW~3432_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3449_combout\,
	datab => \memory1_inst|RAM_inst|RW~3432_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3454_combout\);

-- Location: FF_X10_Y4_N17
\memory1_inst|RAM_inst|RW~1779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1779feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1779_q\);

-- Location: LCCOMB_X10_Y6_N4
\memory1_inst|RAM_inst|RW~3450\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3450_combout\ = (\memory1_inst|RAM_inst|RW~3449_combout\ & (\write~input_o\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \memory1_inst|RAM_inst|RW~3428_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3449_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \memory1_inst|RAM_inst|RW~3428_combout\,
	combout => \memory1_inst|RAM_inst|RW~3450_combout\);

-- Location: FF_X10_Y6_N13
\memory1_inst|RAM_inst|RW~1267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1267_q\);

-- Location: LCCOMB_X10_Y6_N30
\memory1_inst|RAM_inst|RW~3453\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3453_combout\ = (\memory1_inst|RAM_inst|RW~3428_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3451_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3428_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3451_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3453_combout\);

-- Location: FF_X10_Y6_N19
\memory1_inst|RAM_inst|RW~1235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1235_q\);

-- Location: LCCOMB_X6_Y10_N12
\memory1_inst|RAM_inst|RW~3452\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3452_combout\ = (\write~input_o\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3432_combout\ & \memory1_inst|RAM_inst|RW~3451_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3432_combout\,
	datad => \memory1_inst|RAM_inst|RW~3451_combout\,
	combout => \memory1_inst|RAM_inst|RW~3452_combout\);

-- Location: FF_X7_Y10_N29
\memory1_inst|RAM_inst|RW~1747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1747_q\);

-- Location: LCCOMB_X10_Y6_N18
\memory1_inst|RAM_inst|RW~2075\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2075_combout\ = (\address[2]~input_o\ & (\address[6]~input_o\)) # (!\address[2]~input_o\ & ((\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~1747_q\))) # (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~1235_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1235_q\,
	datad => \memory1_inst|RAM_inst|RW~1747_q\,
	combout => \memory1_inst|RAM_inst|RW~2075_combout\);

-- Location: LCCOMB_X10_Y6_N12
\memory1_inst|RAM_inst|RW~2076\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2076_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2075_combout\ & (\memory1_inst|RAM_inst|RW~1779_q\)) # (!\memory1_inst|RAM_inst|RW~2075_combout\ & ((\memory1_inst|RAM_inst|RW~1267_q\))))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2075_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1779_q\,
	datac => \memory1_inst|RAM_inst|RW~1267_q\,
	datad => \memory1_inst|RAM_inst|RW~2075_combout\,
	combout => \memory1_inst|RAM_inst|RW~2076_combout\);

-- Location: LCCOMB_X12_Y5_N8
\memory1_inst|RAM_inst|RW~1139feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1139feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1139feeder_combout\);

-- Location: LCCOMB_X12_Y5_N18
\memory1_inst|RAM_inst|RW~3461\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3461_combout\ = (\memory1_inst|RAM_inst|RW~3449_combout\ & (\write~input_o\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \memory1_inst|RAM_inst|RW~3430_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3449_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \memory1_inst|RAM_inst|RW~3430_combout\,
	combout => \memory1_inst|RAM_inst|RW~3461_combout\);

-- Location: FF_X12_Y5_N9
\memory1_inst|RAM_inst|RW~1139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1139feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1139_q\);

-- Location: LCCOMB_X10_Y5_N4
\memory1_inst|RAM_inst|RW~3464\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3464_combout\ = (\memory1_inst|RAM_inst|RW~3449_combout\ & (\memory1_inst|RAM_inst|RW~3425_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3449_combout\,
	datab => \memory1_inst|RAM_inst|RW~3425_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3464_combout\);

-- Location: FF_X10_Y5_N7
\memory1_inst|RAM_inst|RW~1651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1651_q\);

-- Location: LCCOMB_X8_Y5_N0
\memory1_inst|RAM_inst|RW~3463\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3463_combout\ = (\write~input_o\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3451_combout\ & \memory1_inst|RAM_inst|RW~3430_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3451_combout\,
	datad => \memory1_inst|RAM_inst|RW~3430_combout\,
	combout => \memory1_inst|RAM_inst|RW~3463_combout\);

-- Location: FF_X8_Y5_N21
\memory1_inst|RAM_inst|RW~1107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1107_q\);

-- Location: LCCOMB_X9_Y6_N24
\memory1_inst|RAM_inst|RW~1619feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1619feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1619feeder_combout\);

-- Location: LCCOMB_X9_Y6_N6
\memory1_inst|RAM_inst|RW~3462\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3462_combout\ = (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3425_combout\ & (\memory1_inst|RAM_inst|RW~3451_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3425_combout\,
	datac => \memory1_inst|RAM_inst|RW~3451_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3462_combout\);

-- Location: FF_X9_Y6_N25
\memory1_inst|RAM_inst|RW~1619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1619feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1619_q\);

-- Location: LCCOMB_X8_Y5_N20
\memory1_inst|RAM_inst|RW~2079\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2079_combout\ = (\address[6]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~1619_q\)))) # (!\address[6]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~1107_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1107_q\,
	datad => \memory1_inst|RAM_inst|RW~1619_q\,
	combout => \memory1_inst|RAM_inst|RW~2079_combout\);

-- Location: LCCOMB_X10_Y5_N6
\memory1_inst|RAM_inst|RW~2080\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2080_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2079_combout\ & ((\memory1_inst|RAM_inst|RW~1651_q\))) # (!\memory1_inst|RAM_inst|RW~2079_combout\ & (\memory1_inst|RAM_inst|RW~1139_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2079_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1139_q\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1651_q\,
	datad => \memory1_inst|RAM_inst|RW~2079_combout\,
	combout => \memory1_inst|RAM_inst|RW~2080_combout\);

-- Location: LCCOMB_X11_Y5_N28
\memory1_inst|RAM_inst|RW~3456\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3456_combout\ = (\write~input_o\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3430_combout\ & \memory1_inst|RAM_inst|RW~3455_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3430_combout\,
	datad => \memory1_inst|RAM_inst|RW~3455_combout\,
	combout => \memory1_inst|RAM_inst|RW~3456_combout\);

-- Location: FF_X8_Y9_N9
\memory1_inst|RAM_inst|RW~1155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1155_q\);

-- Location: LCCOMB_X12_Y16_N14
\memory1_inst|RAM_inst|RW~3460\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3460_combout\ = (\memory1_inst|RAM_inst|RW~3425_combout\ & (\memory1_inst|RAM_inst|RW~3455_combout\ & (\write~input_o\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3425_combout\,
	datab => \memory1_inst|RAM_inst|RW~3455_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3460_combout\);

-- Location: FF_X10_Y5_N25
\memory1_inst|RAM_inst|RW~1667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1667_q\);

-- Location: LCCOMB_X16_Y16_N12
\memory1_inst|RAM_inst|RW~3459\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3459_combout\ = (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3457_combout\ & (\memory1_inst|RAM_inst|RW~3430_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3457_combout\,
	datac => \memory1_inst|RAM_inst|RW~3430_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3459_combout\);

-- Location: FF_X8_Y13_N23
\memory1_inst|RAM_inst|RW~1123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1123_q\);

-- Location: LCCOMB_X8_Y11_N6
\memory1_inst|RAM_inst|RW~3458\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3458_combout\ = (\memory1_inst|RAM_inst|RW~3425_combout\ & (\memory1_inst|RAM_inst|RW~3457_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3425_combout\,
	datab => \memory1_inst|RAM_inst|RW~3457_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3458_combout\);

-- Location: FF_X8_Y13_N1
\memory1_inst|RAM_inst|RW~1635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1635_q\);

-- Location: LCCOMB_X8_Y13_N22
\memory1_inst|RAM_inst|RW~2077\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2077_combout\ = (\address[6]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~1635_q\)))) # (!\address[6]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~1123_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1123_q\,
	datad => \memory1_inst|RAM_inst|RW~1635_q\,
	combout => \memory1_inst|RAM_inst|RW~2077_combout\);

-- Location: LCCOMB_X10_Y5_N24
\memory1_inst|RAM_inst|RW~2078\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2078_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2077_combout\ & ((\memory1_inst|RAM_inst|RW~1667_q\))) # (!\memory1_inst|RAM_inst|RW~2077_combout\ & (\memory1_inst|RAM_inst|RW~1155_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2077_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1155_q\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1667_q\,
	datad => \memory1_inst|RAM_inst|RW~2077_combout\,
	combout => \memory1_inst|RAM_inst|RW~2078_combout\);

-- Location: LCCOMB_X9_Y8_N24
\memory1_inst|RAM_inst|RW~2081\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2081_combout\ = (\address[1]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~2078_combout\)))) # (!\address[1]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~2080_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2080_combout\,
	datad => \memory1_inst|RAM_inst|RW~2078_combout\,
	combout => \memory1_inst|RAM_inst|RW~2081_combout\);

-- Location: LCCOMB_X9_Y8_N26
\memory1_inst|RAM_inst|RW~2084\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2084_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2081_combout\ & (\memory1_inst|RAM_inst|RW~2083_combout\)) # (!\memory1_inst|RAM_inst|RW~2081_combout\ & ((\memory1_inst|RAM_inst|RW~2076_combout\))))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2081_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2083_combout\,
	datac => \memory1_inst|RAM_inst|RW~2076_combout\,
	datad => \memory1_inst|RAM_inst|RW~2081_combout\,
	combout => \memory1_inst|RAM_inst|RW~2084_combout\);

-- Location: LCCOMB_X10_Y10_N12
\memory1_inst|RAM_inst|RW~2095\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2095_combout\ = (\address[3]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~2084_combout\)))) # (!\address[3]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~2094_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2094_combout\,
	datad => \memory1_inst|RAM_inst|RW~2084_combout\,
	combout => \memory1_inst|RAM_inst|RW~2095_combout\);

-- Location: LCCOMB_X10_Y10_N24
\memory1_inst|RAM_inst|RW~2106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2106_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2095_combout\ & ((\memory1_inst|RAM_inst|RW~2105_combout\))) # (!\memory1_inst|RAM_inst|RW~2095_combout\ & (\memory1_inst|RAM_inst|RW~2074_combout\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~2095_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2074_combout\,
	datac => \memory1_inst|RAM_inst|RW~2105_combout\,
	datad => \memory1_inst|RAM_inst|RW~2095_combout\,
	combout => \memory1_inst|RAM_inst|RW~2106_combout\);

-- Location: LCCOMB_X22_Y18_N0
\memory1_inst|RAM_inst|RW~515feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~515feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~515feeder_combout\);

-- Location: LCCOMB_X12_Y14_N16
\memory1_inst|RAM_inst|RW~3515\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3515_combout\ = (\address[5]~input_o\ & (!\address[7]~input_o\ & (!\address[6]~input_o\ & \address[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \address[6]~input_o\,
	datad => \address[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3515_combout\);

-- Location: LCCOMB_X19_Y9_N2
\memory1_inst|RAM_inst|RW~3561\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3561_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3455_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3515_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3455_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3515_combout\,
	combout => \memory1_inst|RAM_inst|RW~3561_combout\);

-- Location: FF_X22_Y18_N1
\memory1_inst|RAM_inst|RW~515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~515feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~515_q\);

-- Location: LCCOMB_X19_Y12_N0
\memory1_inst|RAM_inst|RW~3517\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3517_combout\ = (\address[6]~input_o\ & (!\address[7]~input_o\ & (\address[4]~input_o\ & \address[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[7]~input_o\,
	datac => \address[4]~input_o\,
	datad => \address[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3517_combout\);

-- Location: LCCOMB_X23_Y12_N12
\memory1_inst|RAM_inst|RW~3564\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3564_combout\ = (\memory1_inst|RAM_inst|RW~3455_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3517_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3455_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3517_combout\,
	combout => \memory1_inst|RAM_inst|RW~3564_combout\);

-- Location: FF_X22_Y18_N11
\memory1_inst|RAM_inst|RW~1027\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1027_q\);

-- Location: LCCOMB_X22_Y9_N18
\memory1_inst|RAM_inst|RW~3563\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3563_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3515_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3484_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3515_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3484_combout\,
	combout => \memory1_inst|RAM_inst|RW~3563_combout\);

-- Location: FF_X23_Y14_N19
\memory1_inst|RAM_inst|RW~451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~451_q\);

-- Location: LCCOMB_X15_Y17_N4
\memory1_inst|RAM_inst|RW~3562\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3562_combout\ = (\memory1_inst|RAM_inst|RW~3484_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3517_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3484_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3517_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3562_combout\);

-- Location: FF_X23_Y14_N1
\memory1_inst|RAM_inst|RW~963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~963_q\);

-- Location: LCCOMB_X23_Y14_N18
\memory1_inst|RAM_inst|RW~2138\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2138_combout\ = (\address[3]~input_o\ & (\address[6]~input_o\)) # (!\address[3]~input_o\ & ((\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~963_q\))) # (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~451_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~451_q\,
	datad => \memory1_inst|RAM_inst|RW~963_q\,
	combout => \memory1_inst|RAM_inst|RW~2138_combout\);

-- Location: LCCOMB_X22_Y18_N10
\memory1_inst|RAM_inst|RW~2139\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2139_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2138_combout\ & ((\memory1_inst|RAM_inst|RW~1027_q\))) # (!\memory1_inst|RAM_inst|RW~2138_combout\ & (\memory1_inst|RAM_inst|RW~515_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~515_q\,
	datac => \memory1_inst|RAM_inst|RW~1027_q\,
	datad => \memory1_inst|RAM_inst|RW~2138_combout\,
	combout => \memory1_inst|RAM_inst|RW~2139_combout\);

-- Location: LCCOMB_X23_Y8_N2
\memory1_inst|RAM_inst|RW~3573\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3573_combout\ = (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3515_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \memory1_inst|RAM_inst|RW~3504_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3515_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \memory1_inst|RAM_inst|RW~3504_combout\,
	combout => \memory1_inst|RAM_inst|RW~3573_combout\);

-- Location: FF_X23_Y8_N17
\memory1_inst|RAM_inst|RW~523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~523_q\);

-- Location: LCCOMB_X11_Y17_N22
\memory1_inst|RAM_inst|RW~3576\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3576_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3504_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3517_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3504_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3517_combout\,
	combout => \memory1_inst|RAM_inst|RW~3576_combout\);

-- Location: FF_X19_Y11_N7
\memory1_inst|RAM_inst|RW~1035\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1035_q\);

-- Location: LCCOMB_X22_Y8_N26
\memory1_inst|RAM_inst|RW~3575\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3575_combout\ = (\memory1_inst|RAM_inst|RW~3444_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3515_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3444_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3515_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3575_combout\);

-- Location: FF_X23_Y8_N19
\memory1_inst|RAM_inst|RW~459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~459_q\);

-- Location: LCCOMB_X19_Y14_N14
\memory1_inst|RAM_inst|RW~971feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~971feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~971feeder_combout\);

-- Location: LCCOMB_X17_Y13_N18
\memory1_inst|RAM_inst|RW~3574\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3574_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3444_combout\ & \memory1_inst|RAM_inst|RW~3517_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3444_combout\,
	datad => \memory1_inst|RAM_inst|RW~3517_combout\,
	combout => \memory1_inst|RAM_inst|RW~3574_combout\);

-- Location: FF_X19_Y14_N15
\memory1_inst|RAM_inst|RW~971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~971feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~971_q\);

-- Location: LCCOMB_X23_Y8_N18
\memory1_inst|RAM_inst|RW~2145\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2145_combout\ = (\address[3]~input_o\ & (\address[6]~input_o\)) # (!\address[3]~input_o\ & ((\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~971_q\))) # (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~459_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~459_q\,
	datad => \memory1_inst|RAM_inst|RW~971_q\,
	combout => \memory1_inst|RAM_inst|RW~2145_combout\);

-- Location: LCCOMB_X19_Y11_N6
\memory1_inst|RAM_inst|RW~2146\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2146_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2145_combout\ & ((\memory1_inst|RAM_inst|RW~1035_q\))) # (!\memory1_inst|RAM_inst|RW~2145_combout\ & (\memory1_inst|RAM_inst|RW~523_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~523_q\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1035_q\,
	datad => \memory1_inst|RAM_inst|RW~2145_combout\,
	combout => \memory1_inst|RAM_inst|RW~2146_combout\);

-- Location: LCCOMB_X14_Y17_N14
\memory1_inst|RAM_inst|RW~3511\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3511_combout\ = (!\address[4]~input_o\ & (\address[5]~input_o\ & (\address[6]~input_o\ & !\address[7]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[5]~input_o\,
	datac => \address[6]~input_o\,
	datad => \address[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3511_combout\);

-- Location: LCCOMB_X17_Y14_N0
\memory1_inst|RAM_inst|RW~3565\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3565_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3511_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3444_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3511_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3444_combout\,
	combout => \memory1_inst|RAM_inst|RW~3565_combout\);

-- Location: FF_X17_Y14_N27
\memory1_inst|RAM_inst|RW~843\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~843_q\);

-- Location: LCCOMB_X12_Y17_N30
\memory1_inst|RAM_inst|RW~3568\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3568_combout\ = (\memory1_inst|RAM_inst|RW~3511_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3504_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3511_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3504_combout\,
	combout => \memory1_inst|RAM_inst|RW~3568_combout\);

-- Location: FF_X19_Y11_N17
\memory1_inst|RAM_inst|RW~907\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~907_q\);

-- Location: LCCOMB_X21_Y11_N26
\memory1_inst|RAM_inst|RW~3509\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3509_combout\ = (!\address[7]~input_o\ & (\address[5]~input_o\ & (!\address[4]~input_o\ & !\address[6]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \address[4]~input_o\,
	datad => \address[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3509_combout\);

-- Location: LCCOMB_X17_Y14_N2
\memory1_inst|RAM_inst|RW~3567\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3567_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3509_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3444_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3509_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3444_combout\,
	combout => \memory1_inst|RAM_inst|RW~3567_combout\);

-- Location: FF_X17_Y14_N9
\memory1_inst|RAM_inst|RW~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~331_q\);

-- Location: LCCOMB_X20_Y11_N22
\memory1_inst|RAM_inst|RW~395feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~395feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~395feeder_combout\);

-- Location: LCCOMB_X20_Y11_N6
\memory1_inst|RAM_inst|RW~3566\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3566_combout\ = (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3504_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \memory1_inst|RAM_inst|RW~3509_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3504_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \memory1_inst|RAM_inst|RW~3509_combout\,
	combout => \memory1_inst|RAM_inst|RW~3566_combout\);

-- Location: FF_X20_Y11_N23
\memory1_inst|RAM_inst|RW~395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~395feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~395_q\);

-- Location: LCCOMB_X17_Y14_N8
\memory1_inst|RAM_inst|RW~2140\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2140_combout\ = (\address[6]~input_o\ & (\address[3]~input_o\)) # (!\address[6]~input_o\ & ((\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~395_q\))) # (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~331_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~331_q\,
	datad => \memory1_inst|RAM_inst|RW~395_q\,
	combout => \memory1_inst|RAM_inst|RW~2140_combout\);

-- Location: LCCOMB_X19_Y11_N16
\memory1_inst|RAM_inst|RW~2141\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2141_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2140_combout\ & ((\memory1_inst|RAM_inst|RW~907_q\))) # (!\memory1_inst|RAM_inst|RW~2140_combout\ & (\memory1_inst|RAM_inst|RW~843_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~843_q\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~907_q\,
	datad => \memory1_inst|RAM_inst|RW~2140_combout\,
	combout => \memory1_inst|RAM_inst|RW~2141_combout\);

-- Location: LCCOMB_X19_Y9_N24
\memory1_inst|RAM_inst|RW~3569\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3569_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3509_combout\ & \memory1_inst|RAM_inst|RW~3455_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3509_combout\,
	datad => \memory1_inst|RAM_inst|RW~3455_combout\,
	combout => \memory1_inst|RAM_inst|RW~3569_combout\);

-- Location: FF_X20_Y9_N29
\memory1_inst|RAM_inst|RW~387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~387_q\);

-- Location: LCCOMB_X12_Y15_N26
\memory1_inst|RAM_inst|RW~3572\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3572_combout\ = (\memory1_inst|RAM_inst|RW~3511_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3455_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3511_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3455_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3572_combout\);

-- Location: FF_X17_Y12_N1
\memory1_inst|RAM_inst|RW~899\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~899_q\);

-- Location: LCCOMB_X24_Y13_N12
\memory1_inst|RAM_inst|RW~3571\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3571_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3484_combout\ & (\memory1_inst|RAM_inst|RW~3509_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3484_combout\,
	datac => \memory1_inst|RAM_inst|RW~3509_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3571_combout\);

-- Location: FF_X24_Y13_N5
\memory1_inst|RAM_inst|RW~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~323_q\);

-- Location: LCCOMB_X17_Y9_N12
\memory1_inst|RAM_inst|RW~3570\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3570_combout\ = (\memory1_inst|RAM_inst|RW~3511_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3484_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3511_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3484_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3570_combout\);

-- Location: FF_X17_Y9_N29
\memory1_inst|RAM_inst|RW~835\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~835_q\);

-- Location: LCCOMB_X24_Y13_N4
\memory1_inst|RAM_inst|RW~2142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2142_combout\ = (\address[3]~input_o\ & (\address[6]~input_o\)) # (!\address[3]~input_o\ & ((\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~835_q\))) # (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~323_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~323_q\,
	datad => \memory1_inst|RAM_inst|RW~835_q\,
	combout => \memory1_inst|RAM_inst|RW~2142_combout\);

-- Location: LCCOMB_X17_Y12_N0
\memory1_inst|RAM_inst|RW~2143\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2143_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2142_combout\ & ((\memory1_inst|RAM_inst|RW~899_q\))) # (!\memory1_inst|RAM_inst|RW~2142_combout\ & (\memory1_inst|RAM_inst|RW~387_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~387_q\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~899_q\,
	datad => \memory1_inst|RAM_inst|RW~2142_combout\,
	combout => \memory1_inst|RAM_inst|RW~2143_combout\);

-- Location: LCCOMB_X14_Y13_N28
\memory1_inst|RAM_inst|RW~2144\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2144_combout\ = (\address[4]~input_o\ & (((\address[0]~input_o\)))) # (!\address[4]~input_o\ & ((\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~2141_combout\)) # (!\address[0]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~2143_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2141_combout\,
	datac => \address[0]~input_o\,
	datad => \memory1_inst|RAM_inst|RW~2143_combout\,
	combout => \memory1_inst|RAM_inst|RW~2144_combout\);

-- Location: LCCOMB_X14_Y13_N22
\memory1_inst|RAM_inst|RW~2147\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2147_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2144_combout\ & ((\memory1_inst|RAM_inst|RW~2146_combout\))) # (!\memory1_inst|RAM_inst|RW~2144_combout\ & (\memory1_inst|RAM_inst|RW~2139_combout\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2139_combout\,
	datac => \memory1_inst|RAM_inst|RW~2146_combout\,
	datad => \memory1_inst|RAM_inst|RW~2144_combout\,
	combout => \memory1_inst|RAM_inst|RW~2147_combout\);

-- Location: LCCOMB_X12_Y17_N20
\memory1_inst|RAM_inst|RW~3514\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3514_combout\ = (\memory1_inst|RAM_inst|RW~3511_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3494_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3511_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3494_combout\,
	combout => \memory1_inst|RAM_inst|RW~3514_combout\);

-- Location: FF_X14_Y12_N21
\memory1_inst|RAM_inst|RW~891\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~891_q\);

-- Location: LCCOMB_X20_Y11_N8
\memory1_inst|RAM_inst|RW~3510\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3510_combout\ = (\memory1_inst|RAM_inst|RW~3494_combout\ & (\memory1_inst|RAM_inst|RW~3509_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3494_combout\,
	datab => \memory1_inst|RAM_inst|RW~3509_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3510_combout\);

-- Location: FF_X20_Y11_N17
\memory1_inst|RAM_inst|RW~379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~379_q\);

-- Location: LCCOMB_X20_Y13_N16
\memory1_inst|RAM_inst|RW~3513\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3513_combout\ = (\memory1_inst|RAM_inst|RW~3449_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3509_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3449_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3509_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3513_combout\);

-- Location: FF_X20_Y13_N27
\memory1_inst|RAM_inst|RW~371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~371_q\);

-- Location: LCCOMB_X20_Y13_N18
\memory1_inst|RAM_inst|RW~3512\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3512_combout\ = (\memory1_inst|RAM_inst|RW~3449_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3511_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3449_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3511_combout\,
	combout => \memory1_inst|RAM_inst|RW~3512_combout\);

-- Location: FF_X20_Y13_N13
\memory1_inst|RAM_inst|RW~883\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~883_q\);

-- Location: LCCOMB_X20_Y13_N26
\memory1_inst|RAM_inst|RW~2107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2107_combout\ = (\address[6]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~883_q\)))) # (!\address[6]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~371_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~371_q\,
	datad => \memory1_inst|RAM_inst|RW~883_q\,
	combout => \memory1_inst|RAM_inst|RW~2107_combout\);

-- Location: LCCOMB_X20_Y11_N16
\memory1_inst|RAM_inst|RW~2108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2108_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2107_combout\ & (\memory1_inst|RAM_inst|RW~891_q\)) # (!\memory1_inst|RAM_inst|RW~2107_combout\ & ((\memory1_inst|RAM_inst|RW~379_q\))))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~2107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~891_q\,
	datac => \memory1_inst|RAM_inst|RW~379_q\,
	datad => \memory1_inst|RAM_inst|RW~2107_combout\,
	combout => \memory1_inst|RAM_inst|RW~2108_combout\);

-- Location: LCCOMB_X21_Y16_N12
\memory1_inst|RAM_inst|RW~507feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~507feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~507feeder_combout\);

-- Location: LCCOMB_X12_Y16_N2
\memory1_inst|RAM_inst|RW~3525\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3525_combout\ = (\memory1_inst|RAM_inst|RW~3515_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3494_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3515_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3494_combout\,
	combout => \memory1_inst|RAM_inst|RW~3525_combout\);

-- Location: FF_X21_Y16_N13
\memory1_inst|RAM_inst|RW~507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~507feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~507_q\);

-- Location: LCCOMB_X16_Y16_N18
\memory1_inst|RAM_inst|RW~3528\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3528_combout\ = (\memory1_inst|RAM_inst|RW~3494_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3517_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3494_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3517_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3528_combout\);

-- Location: FF_X20_Y16_N23
\memory1_inst|RAM_inst|RW~1019\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1019_q\);

-- Location: LCCOMB_X12_Y16_N12
\memory1_inst|RAM_inst|RW~3527\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3527_combout\ = (\memory1_inst|RAM_inst|RW~3515_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3449_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3515_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3449_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3527_combout\);

-- Location: FF_X20_Y17_N21
\memory1_inst|RAM_inst|RW~499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~499_q\);

-- Location: LCCOMB_X20_Y16_N0
\memory1_inst|RAM_inst|RW~1011feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1011feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1011feeder_combout\);

-- Location: LCCOMB_X20_Y16_N6
\memory1_inst|RAM_inst|RW~3526\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3526_combout\ = (\memory1_inst|RAM_inst|RW~3449_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3517_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3449_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3517_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3526_combout\);

-- Location: FF_X20_Y16_N1
\memory1_inst|RAM_inst|RW~1011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1011feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1011_q\);

-- Location: LCCOMB_X20_Y17_N20
\memory1_inst|RAM_inst|RW~2114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2114_combout\ = (\address[0]~input_o\ & (\address[6]~input_o\)) # (!\address[0]~input_o\ & ((\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~1011_q\))) # (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~499_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~499_q\,
	datad => \memory1_inst|RAM_inst|RW~1011_q\,
	combout => \memory1_inst|RAM_inst|RW~2114_combout\);

-- Location: LCCOMB_X20_Y16_N22
\memory1_inst|RAM_inst|RW~2115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2115_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2114_combout\ & ((\memory1_inst|RAM_inst|RW~1019_q\))) # (!\memory1_inst|RAM_inst|RW~2114_combout\ & (\memory1_inst|RAM_inst|RW~507_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~2114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~507_q\,
	datac => \memory1_inst|RAM_inst|RW~1019_q\,
	datad => \memory1_inst|RAM_inst|RW~2114_combout\,
	combout => \memory1_inst|RAM_inst|RW~2115_combout\);

-- Location: LCCOMB_X17_Y15_N6
\memory1_inst|RAM_inst|RW~315feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~315feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~315feeder_combout\);

-- Location: LCCOMB_X17_Y15_N2
\memory1_inst|RAM_inst|RW~3521\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3521_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3426_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3509_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3426_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3509_combout\,
	combout => \memory1_inst|RAM_inst|RW~3521_combout\);

-- Location: FF_X17_Y15_N7
\memory1_inst|RAM_inst|RW~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~315feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~315_q\);

-- Location: LCCOMB_X12_Y17_N22
\memory1_inst|RAM_inst|RW~3524\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3524_combout\ = (\memory1_inst|RAM_inst|RW~3511_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3426_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3511_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3426_combout\,
	combout => \memory1_inst|RAM_inst|RW~3524_combout\);

-- Location: FF_X16_Y17_N27
\memory1_inst|RAM_inst|RW~827\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3524_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~827_q\);

-- Location: LCCOMB_X16_Y17_N6
\memory1_inst|RAM_inst|RW~3523\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3523_combout\ = (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3509_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \memory1_inst|RAM_inst|RW~3469_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3509_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \memory1_inst|RAM_inst|RW~3469_combout\,
	combout => \memory1_inst|RAM_inst|RW~3523_combout\);

-- Location: FF_X16_Y17_N1
\memory1_inst|RAM_inst|RW~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~307_q\);

-- Location: LCCOMB_X12_Y17_N8
\memory1_inst|RAM_inst|RW~3522\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3522_combout\ = (\memory1_inst|RAM_inst|RW~3511_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3469_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3511_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3469_combout\,
	combout => \memory1_inst|RAM_inst|RW~3522_combout\);

-- Location: FF_X15_Y9_N5
\memory1_inst|RAM_inst|RW~819\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~819_q\);

-- Location: LCCOMB_X16_Y17_N0
\memory1_inst|RAM_inst|RW~2111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2111_combout\ = (\address[0]~input_o\ & (\address[6]~input_o\)) # (!\address[0]~input_o\ & ((\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~819_q\))) # (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~307_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~307_q\,
	datad => \memory1_inst|RAM_inst|RW~819_q\,
	combout => \memory1_inst|RAM_inst|RW~2111_combout\);

-- Location: LCCOMB_X16_Y17_N26
\memory1_inst|RAM_inst|RW~2112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2112_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2111_combout\ & ((\memory1_inst|RAM_inst|RW~827_q\))) # (!\memory1_inst|RAM_inst|RW~2111_combout\ & (\memory1_inst|RAM_inst|RW~315_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~2111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~315_q\,
	datac => \memory1_inst|RAM_inst|RW~827_q\,
	datad => \memory1_inst|RAM_inst|RW~2111_combout\,
	combout => \memory1_inst|RAM_inst|RW~2112_combout\);

-- Location: LCCOMB_X17_Y15_N0
\memory1_inst|RAM_inst|RW~443feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~443feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~443feeder_combout\);

-- Location: LCCOMB_X15_Y17_N28
\memory1_inst|RAM_inst|RW~3516\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3516_combout\ = (\memory1_inst|RAM_inst|RW~3515_combout\ & (\memory1_inst|RAM_inst|RW~3426_combout\ & (\write~input_o\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3515_combout\,
	datab => \memory1_inst|RAM_inst|RW~3426_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3516_combout\);

-- Location: FF_X17_Y15_N1
\memory1_inst|RAM_inst|RW~443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~443feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~443_q\);

-- Location: LCCOMB_X14_Y16_N24
\memory1_inst|RAM_inst|RW~3520\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3520_combout\ = (\write~input_o\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3517_combout\ & \memory1_inst|RAM_inst|RW~3426_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3517_combout\,
	datad => \memory1_inst|RAM_inst|RW~3426_combout\,
	combout => \memory1_inst|RAM_inst|RW~3520_combout\);

-- Location: FF_X14_Y16_N17
\memory1_inst|RAM_inst|RW~955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~955_q\);

-- Location: LCCOMB_X17_Y17_N14
\memory1_inst|RAM_inst|RW~3519\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3519_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3515_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3469_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3515_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3469_combout\,
	combout => \memory1_inst|RAM_inst|RW~3519_combout\);

-- Location: FF_X22_Y14_N9
\memory1_inst|RAM_inst|RW~435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3519_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~435_q\);

-- Location: LCCOMB_X19_Y14_N0
\memory1_inst|RAM_inst|RW~947feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~947feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~947feeder_combout\);

-- Location: LCCOMB_X12_Y17_N6
\memory1_inst|RAM_inst|RW~3518\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3518_combout\ = (\memory1_inst|RAM_inst|RW~3517_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3469_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3517_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3469_combout\,
	combout => \memory1_inst|RAM_inst|RW~3518_combout\);

-- Location: FF_X19_Y14_N1
\memory1_inst|RAM_inst|RW~947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~947feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~947_q\);

-- Location: LCCOMB_X22_Y14_N8
\memory1_inst|RAM_inst|RW~2109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2109_combout\ = (\address[6]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~947_q\)))) # (!\address[6]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~435_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~435_q\,
	datad => \memory1_inst|RAM_inst|RW~947_q\,
	combout => \memory1_inst|RAM_inst|RW~2109_combout\);

-- Location: LCCOMB_X14_Y16_N16
\memory1_inst|RAM_inst|RW~2110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2110_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2109_combout\ & ((\memory1_inst|RAM_inst|RW~955_q\))) # (!\memory1_inst|RAM_inst|RW~2109_combout\ & (\memory1_inst|RAM_inst|RW~443_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~2109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~443_q\,
	datac => \memory1_inst|RAM_inst|RW~955_q\,
	datad => \memory1_inst|RAM_inst|RW~2109_combout\,
	combout => \memory1_inst|RAM_inst|RW~2110_combout\);

-- Location: LCCOMB_X16_Y15_N0
\memory1_inst|RAM_inst|RW~2113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2113_combout\ = (\address[3]~input_o\ & (\address[4]~input_o\)) # (!\address[3]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2110_combout\))) # (!\address[4]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~2112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2112_combout\,
	datad => \memory1_inst|RAM_inst|RW~2110_combout\,
	combout => \memory1_inst|RAM_inst|RW~2113_combout\);

-- Location: LCCOMB_X16_Y15_N14
\memory1_inst|RAM_inst|RW~2116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2116_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2113_combout\ & ((\memory1_inst|RAM_inst|RW~2115_combout\))) # (!\memory1_inst|RAM_inst|RW~2113_combout\ & (\memory1_inst|RAM_inst|RW~2108_combout\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2108_combout\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2115_combout\,
	datad => \memory1_inst|RAM_inst|RW~2113_combout\,
	combout => \memory1_inst|RAM_inst|RW~2116_combout\);

-- Location: LCCOMB_X22_Y12_N16
\memory1_inst|RAM_inst|RW~483feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~483feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~483feeder_combout\);

-- Location: LCCOMB_X15_Y17_N10
\memory1_inst|RAM_inst|RW~3529\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3529_combout\ = (\write~input_o\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3457_combout\ & \memory1_inst|RAM_inst|RW~3515_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3457_combout\,
	datad => \memory1_inst|RAM_inst|RW~3515_combout\,
	combout => \memory1_inst|RAM_inst|RW~3529_combout\);

-- Location: FF_X22_Y12_N17
\memory1_inst|RAM_inst|RW~483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~483feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3529_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~483_q\);

-- Location: LCCOMB_X23_Y13_N0
\memory1_inst|RAM_inst|RW~3532\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3532_combout\ = (\memory1_inst|RAM_inst|RW~3515_combout\ & (\write~input_o\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \memory1_inst|RAM_inst|RW~3489_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3515_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \memory1_inst|RAM_inst|RW~3489_combout\,
	combout => \memory1_inst|RAM_inst|RW~3532_combout\);

-- Location: FF_X23_Y13_N9
\memory1_inst|RAM_inst|RW~491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~491_q\);

-- Location: LCCOMB_X12_Y14_N30
\memory1_inst|RAM_inst|RW~3531\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3531_combout\ = (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3515_combout\ & (\memory1_inst|RAM_inst|RW~3474_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3515_combout\,
	datac => \memory1_inst|RAM_inst|RW~3474_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3531_combout\);

-- Location: FF_X22_Y15_N9
\memory1_inst|RAM_inst|RW~419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3531_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~419_q\);

-- Location: LCCOMB_X22_Y17_N0
\memory1_inst|RAM_inst|RW~427feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~427feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~427feeder_combout\);

-- Location: LCCOMB_X15_Y16_N6
\memory1_inst|RAM_inst|RW~3530\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3530_combout\ = (\memory1_inst|RAM_inst|RW~3434_combout\ & (\memory1_inst|RAM_inst|RW~3515_combout\ & (\write~input_o\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3434_combout\,
	datab => \memory1_inst|RAM_inst|RW~3515_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3530_combout\);

-- Location: FF_X22_Y17_N1
\memory1_inst|RAM_inst|RW~427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~427feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3530_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~427_q\);

-- Location: LCCOMB_X22_Y15_N8
\memory1_inst|RAM_inst|RW~2117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2117_combout\ = (\address[3]~input_o\ & (\address[0]~input_o\)) # (!\address[3]~input_o\ & ((\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~427_q\))) # (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~419_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~419_q\,
	datad => \memory1_inst|RAM_inst|RW~427_q\,
	combout => \memory1_inst|RAM_inst|RW~2117_combout\);

-- Location: LCCOMB_X23_Y13_N8
\memory1_inst|RAM_inst|RW~2118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2118_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2117_combout\ & ((\memory1_inst|RAM_inst|RW~491_q\))) # (!\memory1_inst|RAM_inst|RW~2117_combout\ & (\memory1_inst|RAM_inst|RW~483_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~483_q\,
	datac => \memory1_inst|RAM_inst|RW~491_q\,
	datad => \memory1_inst|RAM_inst|RW~2117_combout\,
	combout => \memory1_inst|RAM_inst|RW~2118_combout\);

-- Location: LCCOMB_X21_Y15_N0
\memory1_inst|RAM_inst|RW~3539\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3539_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3509_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3474_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3509_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3474_combout\,
	combout => \memory1_inst|RAM_inst|RW~3539_combout\);

-- Location: FF_X21_Y15_N5
\memory1_inst|RAM_inst|RW~291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3539_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~291_q\);

-- Location: LCCOMB_X24_Y11_N2
\memory1_inst|RAM_inst|RW~3538\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3538_combout\ = (\memory1_inst|RAM_inst|RW~3509_combout\ & (\write~input_o\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \memory1_inst|RAM_inst|RW~3434_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3509_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \memory1_inst|RAM_inst|RW~3434_combout\,
	combout => \memory1_inst|RAM_inst|RW~3538_combout\);

-- Location: FF_X23_Y15_N29
\memory1_inst|RAM_inst|RW~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3538_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~299_q\);

-- Location: LCCOMB_X21_Y15_N4
\memory1_inst|RAM_inst|RW~2121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2121_combout\ = (\address[0]~input_o\ & ((\address[3]~input_o\) # ((\memory1_inst|RAM_inst|RW~299_q\)))) # (!\address[0]~input_o\ & (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~291_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~291_q\,
	datad => \memory1_inst|RAM_inst|RW~299_q\,
	combout => \memory1_inst|RAM_inst|RW~2121_combout\);

-- Location: LCCOMB_X17_Y13_N22
\memory1_inst|RAM_inst|RW~3540\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3540_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3489_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3509_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3489_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3509_combout\,
	combout => \memory1_inst|RAM_inst|RW~3540_combout\);

-- Location: FF_X21_Y15_N15
\memory1_inst|RAM_inst|RW~363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3540_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~363_q\);

-- Location: LCCOMB_X22_Y12_N26
\memory1_inst|RAM_inst|RW~355feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~355feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~355feeder_combout\);

-- Location: LCCOMB_X22_Y12_N10
\memory1_inst|RAM_inst|RW~3537\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3537_combout\ = (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3457_combout\ & (\memory1_inst|RAM_inst|RW~3509_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3457_combout\,
	datac => \memory1_inst|RAM_inst|RW~3509_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3537_combout\);

-- Location: FF_X22_Y12_N27
\memory1_inst|RAM_inst|RW~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~355feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3537_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~355_q\);

-- Location: LCCOMB_X21_Y15_N14
\memory1_inst|RAM_inst|RW~2122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2122_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2121_combout\ & (\memory1_inst|RAM_inst|RW~363_q\)) # (!\memory1_inst|RAM_inst|RW~2121_combout\ & ((\memory1_inst|RAM_inst|RW~355_q\))))) # 
-- (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~2121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2121_combout\,
	datac => \memory1_inst|RAM_inst|RW~363_q\,
	datad => \memory1_inst|RAM_inst|RW~355_q\,
	combout => \memory1_inst|RAM_inst|RW~2122_combout\);

-- Location: LCCOMB_X19_Y13_N8
\memory1_inst|RAM_inst|RW~867feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~867feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~867feeder_combout\);

-- Location: LCCOMB_X12_Y16_N22
\memory1_inst|RAM_inst|RW~3533\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3533_combout\ = (\memory1_inst|RAM_inst|RW~3457_combout\ & (\memory1_inst|RAM_inst|RW~3511_combout\ & (\write~input_o\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3457_combout\,
	datab => \memory1_inst|RAM_inst|RW~3511_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3533_combout\);

-- Location: FF_X19_Y13_N9
\memory1_inst|RAM_inst|RW~867\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~867feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3533_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~867_q\);

-- Location: LCCOMB_X19_Y13_N0
\memory1_inst|RAM_inst|RW~3536\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3536_combout\ = (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3511_combout\ & (\memory1_inst|RAM_inst|RW~3489_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3511_combout\,
	datac => \memory1_inst|RAM_inst|RW~3489_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3536_combout\);

-- Location: FF_X19_Y13_N23
\memory1_inst|RAM_inst|RW~875\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~875_q\);

-- Location: LCCOMB_X7_Y12_N10
\memory1_inst|RAM_inst|RW~3535\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3535_combout\ = (\memory1_inst|RAM_inst|RW~3474_combout\ & (\memory1_inst|RAM_inst|RW~3511_combout\ & (\write~input_o\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3474_combout\,
	datab => \memory1_inst|RAM_inst|RW~3511_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3535_combout\);

-- Location: FF_X10_Y12_N17
\memory1_inst|RAM_inst|RW~803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3535_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~803_q\);

-- Location: LCCOMB_X12_Y15_N12
\memory1_inst|RAM_inst|RW~3534\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3534_combout\ = (\memory1_inst|RAM_inst|RW~3511_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3434_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3511_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3434_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3534_combout\);

-- Location: FF_X12_Y15_N29
\memory1_inst|RAM_inst|RW~811\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3534_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~811_q\);

-- Location: LCCOMB_X10_Y12_N16
\memory1_inst|RAM_inst|RW~2119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2119_combout\ = (\address[3]~input_o\ & (\address[0]~input_o\)) # (!\address[3]~input_o\ & ((\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~811_q\))) # (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~803_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~803_q\,
	datad => \memory1_inst|RAM_inst|RW~811_q\,
	combout => \memory1_inst|RAM_inst|RW~2119_combout\);

-- Location: LCCOMB_X19_Y13_N22
\memory1_inst|RAM_inst|RW~2120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2120_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2119_combout\ & ((\memory1_inst|RAM_inst|RW~875_q\))) # (!\memory1_inst|RAM_inst|RW~2119_combout\ & (\memory1_inst|RAM_inst|RW~867_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~867_q\,
	datac => \memory1_inst|RAM_inst|RW~875_q\,
	datad => \memory1_inst|RAM_inst|RW~2119_combout\,
	combout => \memory1_inst|RAM_inst|RW~2120_combout\);

-- Location: LCCOMB_X14_Y13_N30
\memory1_inst|RAM_inst|RW~2123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2123_combout\ = (\address[6]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~2120_combout\)))) # (!\address[6]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~2122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2122_combout\,
	datad => \memory1_inst|RAM_inst|RW~2120_combout\,
	combout => \memory1_inst|RAM_inst|RW~2123_combout\);

-- Location: LCCOMB_X10_Y12_N14
\memory1_inst|RAM_inst|RW~3541\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3541_combout\ = (\memory1_inst|RAM_inst|RW~3457_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3517_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3457_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3517_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3541_combout\);

-- Location: FF_X10_Y12_N7
\memory1_inst|RAM_inst|RW~995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3541_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~995_q\);

-- Location: LCCOMB_X17_Y13_N28
\memory1_inst|RAM_inst|RW~3544\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3544_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3517_combout\ & (\memory1_inst|RAM_inst|RW~3489_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3517_combout\,
	datac => \memory1_inst|RAM_inst|RW~3489_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3544_combout\);

-- Location: FF_X16_Y8_N1
\memory1_inst|RAM_inst|RW~1003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1003_q\);

-- Location: LCCOMB_X11_Y15_N2
\memory1_inst|RAM_inst|RW~3543\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3543_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3474_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3517_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3474_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3517_combout\,
	combout => \memory1_inst|RAM_inst|RW~3543_combout\);

-- Location: FF_X11_Y15_N9
\memory1_inst|RAM_inst|RW~931\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~931_q\);

-- Location: LCCOMB_X12_Y14_N4
\memory1_inst|RAM_inst|RW~3542\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3542_combout\ = (\memory1_inst|RAM_inst|RW~3517_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3434_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3517_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3434_combout\,
	combout => \memory1_inst|RAM_inst|RW~3542_combout\);

-- Location: FF_X12_Y14_N13
\memory1_inst|RAM_inst|RW~939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3542_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~939_q\);

-- Location: LCCOMB_X11_Y15_N8
\memory1_inst|RAM_inst|RW~2124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2124_combout\ = (\address[0]~input_o\ & ((\address[3]~input_o\) # ((\memory1_inst|RAM_inst|RW~939_q\)))) # (!\address[0]~input_o\ & (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~931_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~931_q\,
	datad => \memory1_inst|RAM_inst|RW~939_q\,
	combout => \memory1_inst|RAM_inst|RW~2124_combout\);

-- Location: LCCOMB_X16_Y8_N0
\memory1_inst|RAM_inst|RW~2125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2125_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2124_combout\ & ((\memory1_inst|RAM_inst|RW~1003_q\))) # (!\memory1_inst|RAM_inst|RW~2124_combout\ & (\memory1_inst|RAM_inst|RW~995_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~995_q\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1003_q\,
	datad => \memory1_inst|RAM_inst|RW~2124_combout\,
	combout => \memory1_inst|RAM_inst|RW~2125_combout\);

-- Location: LCCOMB_X14_Y13_N4
\memory1_inst|RAM_inst|RW~2126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2126_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2123_combout\ & ((\memory1_inst|RAM_inst|RW~2125_combout\))) # (!\memory1_inst|RAM_inst|RW~2123_combout\ & (\memory1_inst|RAM_inst|RW~2118_combout\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2118_combout\,
	datac => \memory1_inst|RAM_inst|RW~2123_combout\,
	datad => \memory1_inst|RAM_inst|RW~2125_combout\,
	combout => \memory1_inst|RAM_inst|RW~2126_combout\);

-- Location: LCCOMB_X6_Y12_N8
\memory1_inst|RAM_inst|RW~979feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~979feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~979feeder_combout\);

-- Location: LCCOMB_X12_Y16_N28
\memory1_inst|RAM_inst|RW~3557\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3557_combout\ = (\memory1_inst|RAM_inst|RW~3451_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3517_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3451_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3517_combout\,
	combout => \memory1_inst|RAM_inst|RW~3557_combout\);

-- Location: FF_X6_Y12_N9
\memory1_inst|RAM_inst|RW~979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~979feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~979_q\);

-- Location: LCCOMB_X12_Y17_N28
\memory1_inst|RAM_inst|RW~3560\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3560_combout\ = (\memory1_inst|RAM_inst|RW~3499_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3517_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3499_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3517_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3560_combout\);

-- Location: FF_X11_Y14_N9
\memory1_inst|RAM_inst|RW~987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~987_q\);

-- Location: LCCOMB_X11_Y17_N4
\memory1_inst|RAM_inst|RW~3559\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3559_combout\ = (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3479_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \memory1_inst|RAM_inst|RW~3517_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3479_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \memory1_inst|RAM_inst|RW~3517_combout\,
	combout => \memory1_inst|RAM_inst|RW~3559_combout\);

-- Location: FF_X11_Y15_N23
\memory1_inst|RAM_inst|RW~915\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~915_q\);

-- Location: LCCOMB_X12_Y17_N26
\memory1_inst|RAM_inst|RW~3558\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3558_combout\ = (\memory1_inst|RAM_inst|RW~3517_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3439_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3517_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3439_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3558_combout\);

-- Location: FF_X12_Y18_N29
\memory1_inst|RAM_inst|RW~923\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~923_q\);

-- Location: LCCOMB_X11_Y15_N22
\memory1_inst|RAM_inst|RW~2134\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2134_combout\ = (\address[0]~input_o\ & ((\address[3]~input_o\) # ((\memory1_inst|RAM_inst|RW~923_q\)))) # (!\address[0]~input_o\ & (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~915_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~915_q\,
	datad => \memory1_inst|RAM_inst|RW~923_q\,
	combout => \memory1_inst|RAM_inst|RW~2134_combout\);

-- Location: LCCOMB_X11_Y14_N8
\memory1_inst|RAM_inst|RW~2135\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2135_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2134_combout\ & ((\memory1_inst|RAM_inst|RW~987_q\))) # (!\memory1_inst|RAM_inst|RW~2134_combout\ & (\memory1_inst|RAM_inst|RW~979_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~979_q\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~987_q\,
	datad => \memory1_inst|RAM_inst|RW~2134_combout\,
	combout => \memory1_inst|RAM_inst|RW~2135_combout\);

-- Location: LCCOMB_X23_Y15_N0
\memory1_inst|RAM_inst|RW~3553\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3553_combout\ = (\write~input_o\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3439_combout\ & \memory1_inst|RAM_inst|RW~3509_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3439_combout\,
	datad => \memory1_inst|RAM_inst|RW~3509_combout\,
	combout => \memory1_inst|RAM_inst|RW~3553_combout\);

-- Location: FF_X23_Y15_N23
\memory1_inst|RAM_inst|RW~283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~283_q\);

-- Location: LCCOMB_X16_Y14_N10
\memory1_inst|RAM_inst|RW~3556\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3556_combout\ = (\memory1_inst|RAM_inst|RW~3509_combout\ & (\memory1_inst|RAM_inst|RW~3499_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3509_combout\,
	datab => \memory1_inst|RAM_inst|RW~3499_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3556_combout\);

-- Location: FF_X20_Y15_N15
\memory1_inst|RAM_inst|RW~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3556_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~347_q\);

-- Location: LCCOMB_X20_Y15_N4
\memory1_inst|RAM_inst|RW~3555\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3555_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3509_combout\ & (\memory1_inst|RAM_inst|RW~3479_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3509_combout\,
	datac => \memory1_inst|RAM_inst|RW~3479_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3555_combout\);

-- Location: FF_X20_Y15_N29
\memory1_inst|RAM_inst|RW~275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~275_q\);

-- Location: LCCOMB_X21_Y13_N16
\memory1_inst|RAM_inst|RW~339feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~339feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~339feeder_combout\);

-- Location: LCCOMB_X21_Y13_N0
\memory1_inst|RAM_inst|RW~3554\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3554_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3451_combout\ & \memory1_inst|RAM_inst|RW~3509_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3451_combout\,
	datad => \memory1_inst|RAM_inst|RW~3509_combout\,
	combout => \memory1_inst|RAM_inst|RW~3554_combout\);

-- Location: FF_X21_Y13_N17
\memory1_inst|RAM_inst|RW~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~339feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~339_q\);

-- Location: LCCOMB_X20_Y15_N28
\memory1_inst|RAM_inst|RW~2131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2131_combout\ = (\address[0]~input_o\ & (\address[3]~input_o\)) # (!\address[0]~input_o\ & ((\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~339_q\))) # (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~275_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~275_q\,
	datad => \memory1_inst|RAM_inst|RW~339_q\,
	combout => \memory1_inst|RAM_inst|RW~2131_combout\);

-- Location: LCCOMB_X20_Y15_N14
\memory1_inst|RAM_inst|RW~2132\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2132_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2131_combout\ & ((\memory1_inst|RAM_inst|RW~347_q\))) # (!\memory1_inst|RAM_inst|RW~2131_combout\ & (\memory1_inst|RAM_inst|RW~283_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~2131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~283_q\,
	datac => \memory1_inst|RAM_inst|RW~347_q\,
	datad => \memory1_inst|RAM_inst|RW~2131_combout\,
	combout => \memory1_inst|RAM_inst|RW~2132_combout\);

-- Location: LCCOMB_X22_Y8_N24
\memory1_inst|RAM_inst|RW~3549\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3549_combout\ = (\memory1_inst|RAM_inst|RW~3439_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3515_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3439_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3515_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3549_combout\);

-- Location: FF_X22_Y16_N17
\memory1_inst|RAM_inst|RW~411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~411_q\);

-- Location: LCCOMB_X19_Y9_N16
\memory1_inst|RAM_inst|RW~3552\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3552_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3499_combout\ & \memory1_inst|RAM_inst|RW~3515_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3499_combout\,
	datad => \memory1_inst|RAM_inst|RW~3515_combout\,
	combout => \memory1_inst|RAM_inst|RW~3552_combout\);

-- Location: FF_X22_Y16_N23
\memory1_inst|RAM_inst|RW~475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3552_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~475_q\);

-- Location: LCCOMB_X22_Y15_N14
\memory1_inst|RAM_inst|RW~3551\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3551_combout\ = (\memory1_inst|RAM_inst|RW~3479_combout\ & (\memory1_inst|RAM_inst|RW~3515_combout\ & (\write~input_o\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3479_combout\,
	datab => \memory1_inst|RAM_inst|RW~3515_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3551_combout\);

-- Location: FF_X22_Y15_N7
\memory1_inst|RAM_inst|RW~403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~403_q\);

-- Location: LCCOMB_X21_Y16_N30
\memory1_inst|RAM_inst|RW~467feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~467feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~467feeder_combout\);

-- Location: LCCOMB_X21_Y16_N0
\memory1_inst|RAM_inst|RW~3550\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3550_combout\ = (\memory1_inst|RAM_inst|RW~3515_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3451_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3515_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3451_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3550_combout\);

-- Location: FF_X21_Y16_N31
\memory1_inst|RAM_inst|RW~467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~467feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~467_q\);

-- Location: LCCOMB_X22_Y15_N6
\memory1_inst|RAM_inst|RW~2129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2129_combout\ = (\address[3]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~467_q\)))) # (!\address[3]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~403_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~403_q\,
	datad => \memory1_inst|RAM_inst|RW~467_q\,
	combout => \memory1_inst|RAM_inst|RW~2129_combout\);

-- Location: LCCOMB_X22_Y16_N22
\memory1_inst|RAM_inst|RW~2130\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2130_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2129_combout\ & ((\memory1_inst|RAM_inst|RW~475_q\))) # (!\memory1_inst|RAM_inst|RW~2129_combout\ & (\memory1_inst|RAM_inst|RW~411_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~2129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~411_q\,
	datac => \memory1_inst|RAM_inst|RW~475_q\,
	datad => \memory1_inst|RAM_inst|RW~2129_combout\,
	combout => \memory1_inst|RAM_inst|RW~2130_combout\);

-- Location: LCCOMB_X14_Y13_N14
\memory1_inst|RAM_inst|RW~2133\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2133_combout\ = (\address[6]~input_o\ & (\address[4]~input_o\)) # (!\address[6]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2130_combout\))) # (!\address[4]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~2132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2132_combout\,
	datad => \memory1_inst|RAM_inst|RW~2130_combout\,
	combout => \memory1_inst|RAM_inst|RW~2133_combout\);

-- Location: LCCOMB_X8_Y11_N0
\memory1_inst|RAM_inst|RW~3545\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3545_combout\ = (\memory1_inst|RAM_inst|RW~3511_combout\ & (\memory1_inst|RAM_inst|RW~3451_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3511_combout\,
	datab => \memory1_inst|RAM_inst|RW~3451_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3545_combout\);

-- Location: FF_X8_Y10_N17
\memory1_inst|RAM_inst|RW~851\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3545_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~851_q\);

-- Location: LCCOMB_X12_Y17_N16
\memory1_inst|RAM_inst|RW~3548\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3548_combout\ = (\memory1_inst|RAM_inst|RW~3499_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3511_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3499_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3511_combout\,
	combout => \memory1_inst|RAM_inst|RW~3548_combout\);

-- Location: FF_X6_Y14_N9
\memory1_inst|RAM_inst|RW~859\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~859_q\);

-- Location: LCCOMB_X12_Y17_N14
\memory1_inst|RAM_inst|RW~3547\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3547_combout\ = (\memory1_inst|RAM_inst|RW~3511_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3479_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3511_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3479_combout\,
	combout => \memory1_inst|RAM_inst|RW~3547_combout\);

-- Location: FF_X12_Y17_N5
\memory1_inst|RAM_inst|RW~787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3547_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~787_q\);

-- Location: LCCOMB_X12_Y17_N24
\memory1_inst|RAM_inst|RW~3546\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3546_combout\ = (\memory1_inst|RAM_inst|RW~3511_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3439_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3511_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3439_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3546_combout\);

-- Location: FF_X12_Y15_N15
\memory1_inst|RAM_inst|RW~795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~795_q\);

-- Location: LCCOMB_X12_Y17_N4
\memory1_inst|RAM_inst|RW~2127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2127_combout\ = (\address[3]~input_o\ & (\address[0]~input_o\)) # (!\address[3]~input_o\ & ((\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~795_q\))) # (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~787_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~787_q\,
	datad => \memory1_inst|RAM_inst|RW~795_q\,
	combout => \memory1_inst|RAM_inst|RW~2127_combout\);

-- Location: LCCOMB_X6_Y14_N8
\memory1_inst|RAM_inst|RW~2128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2128_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2127_combout\ & ((\memory1_inst|RAM_inst|RW~859_q\))) # (!\memory1_inst|RAM_inst|RW~2127_combout\ & (\memory1_inst|RAM_inst|RW~851_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~851_q\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~859_q\,
	datad => \memory1_inst|RAM_inst|RW~2127_combout\,
	combout => \memory1_inst|RAM_inst|RW~2128_combout\);

-- Location: LCCOMB_X14_Y13_N20
\memory1_inst|RAM_inst|RW~2136\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2136_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2133_combout\ & (\memory1_inst|RAM_inst|RW~2135_combout\)) # (!\memory1_inst|RAM_inst|RW~2133_combout\ & ((\memory1_inst|RAM_inst|RW~2128_combout\))))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2135_combout\,
	datac => \memory1_inst|RAM_inst|RW~2133_combout\,
	datad => \memory1_inst|RAM_inst|RW~2128_combout\,
	combout => \memory1_inst|RAM_inst|RW~2136_combout\);

-- Location: LCCOMB_X14_Y13_N10
\memory1_inst|RAM_inst|RW~2137\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2137_combout\ = (\address[1]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~2126_combout\)))) # (!\address[1]~input_o\ & (!\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2126_combout\,
	datad => \memory1_inst|RAM_inst|RW~2136_combout\,
	combout => \memory1_inst|RAM_inst|RW~2137_combout\);

-- Location: LCCOMB_X14_Y13_N8
\memory1_inst|RAM_inst|RW~2148\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2148_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2137_combout\ & (\memory1_inst|RAM_inst|RW~2147_combout\)) # (!\memory1_inst|RAM_inst|RW~2137_combout\ & ((\memory1_inst|RAM_inst|RW~2116_combout\))))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2147_combout\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2116_combout\,
	datad => \memory1_inst|RAM_inst|RW~2137_combout\,
	combout => \memory1_inst|RAM_inst|RW~2148_combout\);

-- Location: LCCOMB_X11_Y7_N18
\memory1_inst|RAM_inst|RW~763feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~763feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~763feeder_combout\);

-- Location: LCCOMB_X7_Y6_N26
\memory1_inst|RAM_inst|RW~3595\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3595_combout\ = (!\address[7]~input_o\ & (!\address[5]~input_o\ & (\address[6]~input_o\ & \address[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \address[6]~input_o\,
	datad => \address[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3595_combout\);

-- Location: LCCOMB_X11_Y7_N2
\memory1_inst|RAM_inst|RW~3641\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3641_combout\ = (\memory1_inst|RAM_inst|RW~3595_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3494_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3595_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3494_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3641_combout\);

-- Location: FF_X11_Y7_N19
\memory1_inst|RAM_inst|RW~763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~763feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3641_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~763_q\);

-- Location: LCCOMB_X15_Y7_N6
\memory1_inst|RAM_inst|RW~3644\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3644_combout\ = (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3595_combout\ & (\memory1_inst|RAM_inst|RW~3504_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3595_combout\,
	datac => \memory1_inst|RAM_inst|RW~3504_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3644_combout\);

-- Location: FF_X15_Y7_N19
\memory1_inst|RAM_inst|RW~779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3644_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~779_q\);

-- Location: LCCOMB_X16_Y16_N16
\memory1_inst|RAM_inst|RW~3597\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3597_combout\ = (\address[4]~input_o\ & (!\address[6]~input_o\ & (!\address[7]~input_o\ & !\address[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[6]~input_o\,
	datac => \address[7]~input_o\,
	datad => \address[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3597_combout\);

-- Location: LCCOMB_X19_Y7_N16
\memory1_inst|RAM_inst|RW~3643\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3643_combout\ = (\memory1_inst|RAM_inst|RW~3494_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3597_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3494_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3597_combout\,
	combout => \memory1_inst|RAM_inst|RW~3643_combout\);

-- Location: FF_X19_Y7_N27
\memory1_inst|RAM_inst|RW~251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3643_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~251_q\);

-- Location: LCCOMB_X20_Y7_N4
\memory1_inst|RAM_inst|RW~267feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~267feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~267feeder_combout\);

-- Location: LCCOMB_X22_Y7_N20
\memory1_inst|RAM_inst|RW~3642\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3642_combout\ = (\memory1_inst|RAM_inst|RW~3504_combout\ & (\memory1_inst|RAM_inst|RW~3597_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3504_combout\,
	datab => \memory1_inst|RAM_inst|RW~3597_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3642_combout\);

-- Location: FF_X20_Y7_N5
\memory1_inst|RAM_inst|RW~267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~267feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3642_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~267_q\);

-- Location: LCCOMB_X19_Y7_N26
\memory1_inst|RAM_inst|RW~2187\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2187_combout\ = (\address[1]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~267_q\)))) # (!\address[1]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~251_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~251_q\,
	datad => \memory1_inst|RAM_inst|RW~267_q\,
	combout => \memory1_inst|RAM_inst|RW~2187_combout\);

-- Location: LCCOMB_X15_Y7_N18
\memory1_inst|RAM_inst|RW~2188\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2188_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2187_combout\ & ((\memory1_inst|RAM_inst|RW~779_q\))) # (!\memory1_inst|RAM_inst|RW~2187_combout\ & (\memory1_inst|RAM_inst|RW~763_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~763_q\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~779_q\,
	datad => \memory1_inst|RAM_inst|RW~2187_combout\,
	combout => \memory1_inst|RAM_inst|RW~2188_combout\);

-- Location: LCCOMB_X11_Y16_N24
\memory1_inst|RAM_inst|RW~699feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~699feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~699feeder_combout\);

-- Location: LCCOMB_X22_Y8_N16
\memory1_inst|RAM_inst|RW~3629\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3629_combout\ = (\memory1_inst|RAM_inst|RW~3595_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3426_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3595_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3426_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3629_combout\);

-- Location: FF_X11_Y16_N25
\memory1_inst|RAM_inst|RW~699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~699feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3629_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~699_q\);

-- Location: LCCOMB_X15_Y8_N28
\memory1_inst|RAM_inst|RW~3632\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3632_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3595_combout\ & \memory1_inst|RAM_inst|RW~3444_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3595_combout\,
	datad => \memory1_inst|RAM_inst|RW~3444_combout\,
	combout => \memory1_inst|RAM_inst|RW~3632_combout\);

-- Location: FF_X15_Y7_N17
\memory1_inst|RAM_inst|RW~715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3632_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~715_q\);

-- Location: LCCOMB_X22_Y7_N18
\memory1_inst|RAM_inst|RW~3631\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3631_combout\ = (\memory1_inst|RAM_inst|RW~3426_combout\ & (\memory1_inst|RAM_inst|RW~3597_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3426_combout\,
	datab => \memory1_inst|RAM_inst|RW~3597_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3631_combout\);

-- Location: FF_X21_Y8_N7
\memory1_inst|RAM_inst|RW~187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3631_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~187_q\);

-- Location: LCCOMB_X10_Y6_N28
\memory1_inst|RAM_inst|RW~3630\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3630_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3444_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3597_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3444_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3597_combout\,
	combout => \memory1_inst|RAM_inst|RW~3630_combout\);

-- Location: FF_X21_Y8_N1
\memory1_inst|RAM_inst|RW~203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3630_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~203_q\);

-- Location: LCCOMB_X21_Y8_N6
\memory1_inst|RAM_inst|RW~2180\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2180_combout\ = (\address[6]~input_o\ & (\address[1]~input_o\)) # (!\address[6]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~203_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~187_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~187_q\,
	datad => \memory1_inst|RAM_inst|RW~203_q\,
	combout => \memory1_inst|RAM_inst|RW~2180_combout\);

-- Location: LCCOMB_X15_Y7_N16
\memory1_inst|RAM_inst|RW~2181\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2181_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2180_combout\ & ((\memory1_inst|RAM_inst|RW~715_q\))) # (!\memory1_inst|RAM_inst|RW~2180_combout\ & (\memory1_inst|RAM_inst|RW~699_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~699_q\,
	datac => \memory1_inst|RAM_inst|RW~715_q\,
	datad => \memory1_inst|RAM_inst|RW~2180_combout\,
	combout => \memory1_inst|RAM_inst|RW~2181_combout\);

-- Location: LCCOMB_X15_Y8_N10
\memory1_inst|RAM_inst|RW~3637\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3637_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3595_combout\ & \memory1_inst|RAM_inst|RW~3469_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3595_combout\,
	datad => \memory1_inst|RAM_inst|RW~3469_combout\,
	combout => \memory1_inst|RAM_inst|RW~3637_combout\);

-- Location: FF_X15_Y8_N25
\memory1_inst|RAM_inst|RW~691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3637_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~691_q\);

-- Location: LCCOMB_X22_Y9_N12
\memory1_inst|RAM_inst|RW~3640\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3640_combout\ = (\memory1_inst|RAM_inst|RW~3595_combout\ & (\memory1_inst|RAM_inst|RW~3484_combout\ & (\write~input_o\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3595_combout\,
	datab => \memory1_inst|RAM_inst|RW~3484_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3640_combout\);

-- Location: FF_X15_Y11_N23
\memory1_inst|RAM_inst|RW~707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3640_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~707_q\);

-- Location: LCCOMB_X21_Y6_N6
\memory1_inst|RAM_inst|RW~3639\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3639_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3597_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3469_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3597_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3469_combout\,
	combout => \memory1_inst|RAM_inst|RW~3639_combout\);

-- Location: FF_X23_Y6_N23
\memory1_inst|RAM_inst|RW~179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3639_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~179_q\);

-- Location: LCCOMB_X23_Y6_N0
\memory1_inst|RAM_inst|RW~195feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~195feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~195feeder_combout\);

-- Location: LCCOMB_X22_Y9_N6
\memory1_inst|RAM_inst|RW~3638\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3638_combout\ = (\memory1_inst|RAM_inst|RW~3597_combout\ & (\memory1_inst|RAM_inst|RW~3484_combout\ & (\write~input_o\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3597_combout\,
	datab => \memory1_inst|RAM_inst|RW~3484_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3638_combout\);

-- Location: FF_X23_Y6_N1
\memory1_inst|RAM_inst|RW~195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~195feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3638_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~195_q\);

-- Location: LCCOMB_X23_Y6_N22
\memory1_inst|RAM_inst|RW~2184\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2184_combout\ = (\address[6]~input_o\ & (\address[1]~input_o\)) # (!\address[6]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~195_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~179_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~179_q\,
	datad => \memory1_inst|RAM_inst|RW~195_q\,
	combout => \memory1_inst|RAM_inst|RW~2184_combout\);

-- Location: LCCOMB_X15_Y11_N22
\memory1_inst|RAM_inst|RW~2185\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2185_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2184_combout\ & ((\memory1_inst|RAM_inst|RW~707_q\))) # (!\memory1_inst|RAM_inst|RW~2184_combout\ & (\memory1_inst|RAM_inst|RW~691_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~691_q\,
	datac => \memory1_inst|RAM_inst|RW~707_q\,
	datad => \memory1_inst|RAM_inst|RW~2184_combout\,
	combout => \memory1_inst|RAM_inst|RW~2185_combout\);

-- Location: LCCOMB_X10_Y6_N20
\memory1_inst|RAM_inst|RW~3635\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3635_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3449_combout\ & \memory1_inst|RAM_inst|RW~3597_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3449_combout\,
	datad => \memory1_inst|RAM_inst|RW~3597_combout\,
	combout => \memory1_inst|RAM_inst|RW~3635_combout\);

-- Location: FF_X16_Y6_N25
\memory1_inst|RAM_inst|RW~243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3635_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~243_q\);

-- Location: LCCOMB_X20_Y6_N24
\memory1_inst|RAM_inst|RW~259feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~259feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~259feeder_combout\);

-- Location: LCCOMB_X10_Y6_N26
\memory1_inst|RAM_inst|RW~3634\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3634_combout\ = (\memory1_inst|RAM_inst|RW~3455_combout\ & (\write~input_o\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \memory1_inst|RAM_inst|RW~3597_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3455_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \memory1_inst|RAM_inst|RW~3597_combout\,
	combout => \memory1_inst|RAM_inst|RW~3634_combout\);

-- Location: FF_X20_Y6_N25
\memory1_inst|RAM_inst|RW~259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~259feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3634_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~259_q\);

-- Location: LCCOMB_X16_Y6_N24
\memory1_inst|RAM_inst|RW~2182\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2182_combout\ = (\address[6]~input_o\ & (\address[1]~input_o\)) # (!\address[6]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~259_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~243_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~243_q\,
	datad => \memory1_inst|RAM_inst|RW~259_q\,
	combout => \memory1_inst|RAM_inst|RW~2182_combout\);

-- Location: LCCOMB_X12_Y6_N0
\memory1_inst|RAM_inst|RW~3636\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3636_combout\ = (\memory1_inst|RAM_inst|RW~3595_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3455_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3595_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3455_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3636_combout\);

-- Location: FF_X16_Y6_N11
\memory1_inst|RAM_inst|RW~771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3636_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~771_q\);

-- Location: LCCOMB_X11_Y7_N0
\memory1_inst|RAM_inst|RW~755feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~755feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~755feeder_combout\);

-- Location: LCCOMB_X16_Y6_N16
\memory1_inst|RAM_inst|RW~3633\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3633_combout\ = (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3595_combout\ & (\memory1_inst|RAM_inst|RW~3449_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3595_combout\,
	datac => \memory1_inst|RAM_inst|RW~3449_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3633_combout\);

-- Location: FF_X11_Y7_N1
\memory1_inst|RAM_inst|RW~755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~755feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3633_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~755_q\);

-- Location: LCCOMB_X16_Y6_N10
\memory1_inst|RAM_inst|RW~2183\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2183_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2182_combout\ & (\memory1_inst|RAM_inst|RW~771_q\)) # (!\memory1_inst|RAM_inst|RW~2182_combout\ & ((\memory1_inst|RAM_inst|RW~755_q\))))) # 
-- (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~2182_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2182_combout\,
	datac => \memory1_inst|RAM_inst|RW~771_q\,
	datad => \memory1_inst|RAM_inst|RW~755_q\,
	combout => \memory1_inst|RAM_inst|RW~2183_combout\);

-- Location: LCCOMB_X15_Y11_N12
\memory1_inst|RAM_inst|RW~2186\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2186_combout\ = (\address[3]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~2183_combout\)))) # (!\address[3]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~2185_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2185_combout\,
	datad => \memory1_inst|RAM_inst|RW~2183_combout\,
	combout => \memory1_inst|RAM_inst|RW~2186_combout\);

-- Location: LCCOMB_X15_Y11_N26
\memory1_inst|RAM_inst|RW~2189\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2189_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2186_combout\ & (\memory1_inst|RAM_inst|RW~2188_combout\)) # (!\memory1_inst|RAM_inst|RW~2186_combout\ & ((\memory1_inst|RAM_inst|RW~2181_combout\))))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~2186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2188_combout\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2181_combout\,
	datad => \memory1_inst|RAM_inst|RW~2186_combout\,
	combout => \memory1_inst|RAM_inst|RW~2189_combout\);

-- Location: LCCOMB_X12_Y9_N18
\memory1_inst|RAM_inst|RW~3577\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3577_combout\ = (!\address[5]~input_o\ & (\address[6]~input_o\ & (!\address[4]~input_o\ & !\address[7]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[6]~input_o\,
	datac => \address[4]~input_o\,
	datad => \address[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3577_combout\);

-- Location: LCCOMB_X11_Y6_N18
\memory1_inst|RAM_inst|RW~3582\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3582_combout\ = (\memory1_inst|RAM_inst|RW~3577_combout\ & (\memory1_inst|RAM_inst|RW~3455_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3577_combout\,
	datab => \memory1_inst|RAM_inst|RW~3455_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3582_combout\);

-- Location: FF_X16_Y9_N19
\memory1_inst|RAM_inst|RW~643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3582_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~643_q\);

-- Location: LCCOMB_X16_Y9_N2
\memory1_inst|RAM_inst|RW~3578\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3578_combout\ = (\memory1_inst|RAM_inst|RW~3484_combout\ & (\memory1_inst|RAM_inst|RW~3577_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3484_combout\,
	datab => \memory1_inst|RAM_inst|RW~3577_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3578_combout\);

-- Location: FF_X16_Y9_N17
\memory1_inst|RAM_inst|RW~579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~579_q\);

-- Location: LCCOMB_X17_Y17_N12
\memory1_inst|RAM_inst|RW~3579\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3579_combout\ = (!\address[7]~input_o\ & (!\address[5]~input_o\ & (!\address[6]~input_o\ & !\address[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \address[6]~input_o\,
	datad => \address[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3579_combout\);

-- Location: LCCOMB_X22_Y9_N22
\memory1_inst|RAM_inst|RW~3581\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3581_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3579_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3484_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3579_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3484_combout\,
	combout => \memory1_inst|RAM_inst|RW~3581_combout\);

-- Location: FF_X24_Y9_N3
\memory1_inst|RAM_inst|RW~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~67_q\);

-- Location: LCCOMB_X22_Y9_N8
\memory1_inst|RAM_inst|RW~3580\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3580_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3579_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3455_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3579_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3455_combout\,
	combout => \memory1_inst|RAM_inst|RW~3580_combout\);

-- Location: FF_X24_Y9_N25
\memory1_inst|RAM_inst|RW~131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~131_q\);

-- Location: LCCOMB_X24_Y9_N2
\memory1_inst|RAM_inst|RW~2149\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2149_combout\ = (\address[3]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~131_q\)))) # (!\address[3]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~67_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~67_q\,
	datad => \memory1_inst|RAM_inst|RW~131_q\,
	combout => \memory1_inst|RAM_inst|RW~2149_combout\);

-- Location: LCCOMB_X16_Y9_N16
\memory1_inst|RAM_inst|RW~2150\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2150_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2149_combout\ & (\memory1_inst|RAM_inst|RW~643_q\)) # (!\memory1_inst|RAM_inst|RW~2149_combout\ & ((\memory1_inst|RAM_inst|RW~579_q\))))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~643_q\,
	datac => \memory1_inst|RAM_inst|RW~579_q\,
	datad => \memory1_inst|RAM_inst|RW~2149_combout\,
	combout => \memory1_inst|RAM_inst|RW~2150_combout\);

-- Location: LCCOMB_X12_Y16_N30
\memory1_inst|RAM_inst|RW~3583\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3583_combout\ = (\memory1_inst|RAM_inst|RW~3426_combout\ & (\memory1_inst|RAM_inst|RW~3577_combout\ & (\write~input_o\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3426_combout\,
	datab => \memory1_inst|RAM_inst|RW~3577_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3583_combout\);

-- Location: FF_X15_Y15_N9
\memory1_inst|RAM_inst|RW~571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3583_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~571_q\);

-- Location: LCCOMB_X11_Y6_N28
\memory1_inst|RAM_inst|RW~3586\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3586_combout\ = (\memory1_inst|RAM_inst|RW~3577_combout\ & (\memory1_inst|RAM_inst|RW~3494_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3577_combout\,
	datab => \memory1_inst|RAM_inst|RW~3494_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3586_combout\);

-- Location: FF_X12_Y11_N5
\memory1_inst|RAM_inst|RW~635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3586_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~635_q\);

-- Location: LCCOMB_X17_Y11_N10
\memory1_inst|RAM_inst|RW~3585\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3585_combout\ = (\write~input_o\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3579_combout\ & \memory1_inst|RAM_inst|RW~3426_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3579_combout\,
	datad => \memory1_inst|RAM_inst|RW~3426_combout\,
	combout => \memory1_inst|RAM_inst|RW~3585_combout\);

-- Location: FF_X17_Y11_N9
\memory1_inst|RAM_inst|RW~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3585_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~59_q\);

-- Location: LCCOMB_X22_Y9_N16
\memory1_inst|RAM_inst|RW~3584\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3584_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3579_combout\ & (\memory1_inst|RAM_inst|RW~3494_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3579_combout\,
	datac => \memory1_inst|RAM_inst|RW~3494_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3584_combout\);

-- Location: FF_X20_Y12_N13
\memory1_inst|RAM_inst|RW~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3584_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~123_q\);

-- Location: LCCOMB_X17_Y11_N8
\memory1_inst|RAM_inst|RW~2151\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2151_combout\ = (\address[3]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~123_q\)))) # (!\address[3]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~59_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~59_q\,
	datad => \memory1_inst|RAM_inst|RW~123_q\,
	combout => \memory1_inst|RAM_inst|RW~2151_combout\);

-- Location: LCCOMB_X12_Y11_N4
\memory1_inst|RAM_inst|RW~2152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2152_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2151_combout\ & ((\memory1_inst|RAM_inst|RW~635_q\))) # (!\memory1_inst|RAM_inst|RW~2151_combout\ & (\memory1_inst|RAM_inst|RW~571_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~571_q\,
	datac => \memory1_inst|RAM_inst|RW~635_q\,
	datad => \memory1_inst|RAM_inst|RW~2151_combout\,
	combout => \memory1_inst|RAM_inst|RW~2152_combout\);

-- Location: LCCOMB_X15_Y11_N10
\memory1_inst|RAM_inst|RW~3587\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3587_combout\ = (\memory1_inst|RAM_inst|RW~3577_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3469_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3577_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3469_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3587_combout\);

-- Location: FF_X15_Y11_N5
\memory1_inst|RAM_inst|RW~563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3587_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~563_q\);

-- Location: LCCOMB_X12_Y11_N2
\memory1_inst|RAM_inst|RW~3590\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3590_combout\ = (\memory1_inst|RAM_inst|RW~3449_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3577_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3449_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3577_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3590_combout\);

-- Location: FF_X12_Y11_N19
\memory1_inst|RAM_inst|RW~627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3590_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~627_q\);

-- Location: LCCOMB_X17_Y17_N18
\memory1_inst|RAM_inst|RW~3589\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3589_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3469_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3579_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3469_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3579_combout\,
	combout => \memory1_inst|RAM_inst|RW~3589_combout\);

-- Location: FF_X17_Y17_N11
\memory1_inst|RAM_inst|RW~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3589_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~51_q\);

-- Location: LCCOMB_X19_Y17_N6
\memory1_inst|RAM_inst|RW~3588\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3588_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3449_combout\ & (\memory1_inst|RAM_inst|RW~3579_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3449_combout\,
	datac => \memory1_inst|RAM_inst|RW~3579_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3588_combout\);

-- Location: FF_X20_Y17_N27
\memory1_inst|RAM_inst|RW~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3588_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~115_q\);

-- Location: LCCOMB_X17_Y17_N10
\memory1_inst|RAM_inst|RW~2153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2153_combout\ = (\address[6]~input_o\ & (\address[3]~input_o\)) # (!\address[6]~input_o\ & ((\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~115_q\))) # (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~51_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~51_q\,
	datad => \memory1_inst|RAM_inst|RW~115_q\,
	combout => \memory1_inst|RAM_inst|RW~2153_combout\);

-- Location: LCCOMB_X12_Y11_N18
\memory1_inst|RAM_inst|RW~2154\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2154_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2153_combout\ & ((\memory1_inst|RAM_inst|RW~627_q\))) # (!\memory1_inst|RAM_inst|RW~2153_combout\ & (\memory1_inst|RAM_inst|RW~563_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~563_q\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~627_q\,
	datad => \memory1_inst|RAM_inst|RW~2153_combout\,
	combout => \memory1_inst|RAM_inst|RW~2154_combout\);

-- Location: LCCOMB_X12_Y11_N8
\memory1_inst|RAM_inst|RW~2155\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2155_combout\ = (\address[0]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~2152_combout\)))) # (!\address[0]~input_o\ & (!\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2152_combout\,
	datad => \memory1_inst|RAM_inst|RW~2154_combout\,
	combout => \memory1_inst|RAM_inst|RW~2155_combout\);

-- Location: LCCOMB_X17_Y11_N6
\memory1_inst|RAM_inst|RW~587feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~587feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~587feeder_combout\);

-- Location: LCCOMB_X17_Y11_N4
\memory1_inst|RAM_inst|RW~3591\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3591_combout\ = (\memory1_inst|RAM_inst|RW~3577_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3444_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3577_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3444_combout\,
	combout => \memory1_inst|RAM_inst|RW~3591_combout\);

-- Location: FF_X17_Y11_N7
\memory1_inst|RAM_inst|RW~587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~587feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3591_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~587_q\);

-- Location: LCCOMB_X14_Y11_N10
\memory1_inst|RAM_inst|RW~3594\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3594_combout\ = (\memory1_inst|RAM_inst|RW~3504_combout\ & (\write~input_o\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \memory1_inst|RAM_inst|RW~3577_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3504_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \memory1_inst|RAM_inst|RW~3577_combout\,
	combout => \memory1_inst|RAM_inst|RW~3594_combout\);

-- Location: FF_X14_Y11_N13
\memory1_inst|RAM_inst|RW~651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3594_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~651_q\);

-- Location: LCCOMB_X17_Y11_N14
\memory1_inst|RAM_inst|RW~3593\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3593_combout\ = (\memory1_inst|RAM_inst|RW~3444_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3579_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3444_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3579_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3593_combout\);

-- Location: FF_X21_Y9_N5
\memory1_inst|RAM_inst|RW~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3593_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~75_q\);

-- Location: LCCOMB_X22_Y9_N10
\memory1_inst|RAM_inst|RW~3592\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3592_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3579_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3504_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3579_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3504_combout\,
	combout => \memory1_inst|RAM_inst|RW~3592_combout\);

-- Location: FF_X21_Y12_N17
\memory1_inst|RAM_inst|RW~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3592_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~139_q\);

-- Location: LCCOMB_X21_Y9_N4
\memory1_inst|RAM_inst|RW~2156\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2156_combout\ = (\address[3]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~139_q\)))) # (!\address[3]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~75_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~75_q\,
	datad => \memory1_inst|RAM_inst|RW~139_q\,
	combout => \memory1_inst|RAM_inst|RW~2156_combout\);

-- Location: LCCOMB_X14_Y11_N12
\memory1_inst|RAM_inst|RW~2157\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2157_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2156_combout\ & ((\memory1_inst|RAM_inst|RW~651_q\))) # (!\memory1_inst|RAM_inst|RW~2156_combout\ & (\memory1_inst|RAM_inst|RW~587_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~587_q\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~651_q\,
	datad => \memory1_inst|RAM_inst|RW~2156_combout\,
	combout => \memory1_inst|RAM_inst|RW~2157_combout\);

-- Location: LCCOMB_X12_Y11_N10
\memory1_inst|RAM_inst|RW~2158\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2158_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2155_combout\ & ((\memory1_inst|RAM_inst|RW~2157_combout\))) # (!\memory1_inst|RAM_inst|RW~2155_combout\ & (\memory1_inst|RAM_inst|RW~2150_combout\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2150_combout\,
	datac => \memory1_inst|RAM_inst|RW~2155_combout\,
	datad => \memory1_inst|RAM_inst|RW~2157_combout\,
	combout => \memory1_inst|RAM_inst|RW~2158_combout\);

-- Location: LCCOMB_X16_Y5_N4
\memory1_inst|RAM_inst|RW~603feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~603feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~603feeder_combout\);

-- Location: LCCOMB_X16_Y5_N14
\memory1_inst|RAM_inst|RW~3625\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3625_combout\ = (\memory1_inst|RAM_inst|RW~3577_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3499_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3577_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3499_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3625_combout\);

-- Location: FF_X16_Y5_N5
\memory1_inst|RAM_inst|RW~603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~603feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3625_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~603_q\);

-- Location: LCCOMB_X11_Y6_N30
\memory1_inst|RAM_inst|RW~3628\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3628_combout\ = (\memory1_inst|RAM_inst|RW~3577_combout\ & (\memory1_inst|RAM_inst|RW~3489_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3577_combout\,
	datab => \memory1_inst|RAM_inst|RW~3489_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3628_combout\);

-- Location: FF_X16_Y11_N19
\memory1_inst|RAM_inst|RW~619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3628_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~619_q\);

-- Location: LCCOMB_X16_Y11_N22
\memory1_inst|RAM_inst|RW~3627\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3627_combout\ = (\memory1_inst|RAM_inst|RW~3499_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3579_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3499_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3579_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3627_combout\);

-- Location: FF_X16_Y11_N13
\memory1_inst|RAM_inst|RW~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3627_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~91_q\);

-- Location: LCCOMB_X21_Y11_N16
\memory1_inst|RAM_inst|RW~3626\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3626_combout\ = (\memory1_inst|RAM_inst|RW~3489_combout\ & (\memory1_inst|RAM_inst|RW~3579_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3489_combout\,
	datab => \memory1_inst|RAM_inst|RW~3579_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3626_combout\);

-- Location: FF_X21_Y11_N21
\memory1_inst|RAM_inst|RW~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3626_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~107_q\);

-- Location: LCCOMB_X16_Y11_N12
\memory1_inst|RAM_inst|RW~2176\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2176_combout\ = (\address[6]~input_o\ & (\address[1]~input_o\)) # (!\address[6]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~107_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~91_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~91_q\,
	datad => \memory1_inst|RAM_inst|RW~107_q\,
	combout => \memory1_inst|RAM_inst|RW~2176_combout\);

-- Location: LCCOMB_X16_Y11_N18
\memory1_inst|RAM_inst|RW~2177\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2177_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2176_combout\ & ((\memory1_inst|RAM_inst|RW~619_q\))) # (!\memory1_inst|RAM_inst|RW~2176_combout\ & (\memory1_inst|RAM_inst|RW~603_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~603_q\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~619_q\,
	datad => \memory1_inst|RAM_inst|RW~2176_combout\,
	combout => \memory1_inst|RAM_inst|RW~2177_combout\);

-- Location: LCCOMB_X8_Y12_N12
\memory1_inst|RAM_inst|RW~595feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~595feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~595feeder_combout\);

-- Location: LCCOMB_X8_Y10_N14
\memory1_inst|RAM_inst|RW~3613\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3613_combout\ = (\memory1_inst|RAM_inst|RW~3577_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3451_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3577_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3451_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3613_combout\);

-- Location: FF_X8_Y12_N13
\memory1_inst|RAM_inst|RW~595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~595feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~595_q\);

-- Location: LCCOMB_X14_Y12_N26
\memory1_inst|RAM_inst|RW~3615\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3615_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3451_combout\ & \memory1_inst|RAM_inst|RW~3579_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3451_combout\,
	datad => \memory1_inst|RAM_inst|RW~3579_combout\,
	combout => \memory1_inst|RAM_inst|RW~3615_combout\);

-- Location: FF_X20_Y12_N23
\memory1_inst|RAM_inst|RW~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~83_q\);

-- Location: LCCOMB_X21_Y12_N10
\memory1_inst|RAM_inst|RW~3614\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3614_combout\ = (\memory1_inst|RAM_inst|RW~3579_combout\ & (\write~input_o\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \memory1_inst|RAM_inst|RW~3457_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3579_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \memory1_inst|RAM_inst|RW~3457_combout\,
	combout => \memory1_inst|RAM_inst|RW~3614_combout\);

-- Location: FF_X21_Y12_N3
\memory1_inst|RAM_inst|RW~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~99_q\);

-- Location: LCCOMB_X20_Y12_N22
\memory1_inst|RAM_inst|RW~2169\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2169_combout\ = (\address[6]~input_o\ & (\address[1]~input_o\)) # (!\address[6]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~99_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~83_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~83_q\,
	datad => \memory1_inst|RAM_inst|RW~99_q\,
	combout => \memory1_inst|RAM_inst|RW~2169_combout\);

-- Location: LCCOMB_X8_Y12_N10
\memory1_inst|RAM_inst|RW~611feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~611feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~611feeder_combout\);

-- Location: LCCOMB_X8_Y12_N2
\memory1_inst|RAM_inst|RW~3616\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3616_combout\ = (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3457_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \memory1_inst|RAM_inst|RW~3577_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3457_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \memory1_inst|RAM_inst|RW~3577_combout\,
	combout => \memory1_inst|RAM_inst|RW~3616_combout\);

-- Location: FF_X8_Y12_N11
\memory1_inst|RAM_inst|RW~611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~611feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~611_q\);

-- Location: LCCOMB_X20_Y12_N20
\memory1_inst|RAM_inst|RW~2170\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2170_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2169_combout\ & ((\memory1_inst|RAM_inst|RW~611_q\))) # (!\memory1_inst|RAM_inst|RW~2169_combout\ & (\memory1_inst|RAM_inst|RW~595_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~595_q\,
	datac => \memory1_inst|RAM_inst|RW~2169_combout\,
	datad => \memory1_inst|RAM_inst|RW~611_q\,
	combout => \memory1_inst|RAM_inst|RW~2170_combout\);

-- Location: LCCOMB_X8_Y12_N24
\memory1_inst|RAM_inst|RW~3617\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3617_combout\ = (\memory1_inst|RAM_inst|RW~3439_combout\ & (\memory1_inst|RAM_inst|RW~3577_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3439_combout\,
	datab => \memory1_inst|RAM_inst|RW~3577_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3617_combout\);

-- Location: FF_X15_Y15_N11
\memory1_inst|RAM_inst|RW~539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~539_q\);

-- Location: LCCOMB_X17_Y16_N28
\memory1_inst|RAM_inst|RW~3620\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3620_combout\ = (\memory1_inst|RAM_inst|RW~3577_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3434_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3577_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3434_combout\,
	combout => \memory1_inst|RAM_inst|RW~3620_combout\);

-- Location: FF_X19_Y15_N15
\memory1_inst|RAM_inst|RW~555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~555_q\);

-- Location: LCCOMB_X19_Y15_N10
\memory1_inst|RAM_inst|RW~3619\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3619_combout\ = (\memory1_inst|RAM_inst|RW~3439_combout\ & (\memory1_inst|RAM_inst|RW~3579_combout\ & (\write~input_o\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3439_combout\,
	datab => \memory1_inst|RAM_inst|RW~3579_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3619_combout\);

-- Location: FF_X19_Y15_N13
\memory1_inst|RAM_inst|RW~27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~27_q\);

-- Location: LCCOMB_X21_Y10_N0
\memory1_inst|RAM_inst|RW~43feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~43feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~43feeder_combout\);

-- Location: LCCOMB_X12_Y14_N24
\memory1_inst|RAM_inst|RW~3618\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3618_combout\ = (\memory1_inst|RAM_inst|RW~3434_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3579_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3434_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3579_combout\,
	combout => \memory1_inst|RAM_inst|RW~3618_combout\);

-- Location: FF_X21_Y10_N1
\memory1_inst|RAM_inst|RW~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~43feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~43_q\);

-- Location: LCCOMB_X19_Y15_N12
\memory1_inst|RAM_inst|RW~2171\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2171_combout\ = (\address[1]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~43_q\)))) # (!\address[1]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~27_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~27_q\,
	datad => \memory1_inst|RAM_inst|RW~43_q\,
	combout => \memory1_inst|RAM_inst|RW~2171_combout\);

-- Location: LCCOMB_X19_Y15_N14
\memory1_inst|RAM_inst|RW~2172\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2172_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2171_combout\ & ((\memory1_inst|RAM_inst|RW~555_q\))) # (!\memory1_inst|RAM_inst|RW~2171_combout\ & (\memory1_inst|RAM_inst|RW~539_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~539_q\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~555_q\,
	datad => \memory1_inst|RAM_inst|RW~2171_combout\,
	combout => \memory1_inst|RAM_inst|RW~2172_combout\);

-- Location: LCCOMB_X7_Y12_N30
\memory1_inst|RAM_inst|RW~3621\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3621_combout\ = (\memory1_inst|RAM_inst|RW~3577_combout\ & (\memory1_inst|RAM_inst|RW~3479_combout\ & (\write~input_o\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3577_combout\,
	datab => \memory1_inst|RAM_inst|RW~3479_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3621_combout\);

-- Location: FF_X7_Y12_N17
\memory1_inst|RAM_inst|RW~531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~531_q\);

-- Location: LCCOMB_X12_Y9_N16
\memory1_inst|RAM_inst|RW~3624\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3624_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3577_combout\ & (\memory1_inst|RAM_inst|RW~3474_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3577_combout\,
	datac => \memory1_inst|RAM_inst|RW~3474_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3624_combout\);

-- Location: FF_X12_Y9_N3
\memory1_inst|RAM_inst|RW~547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3624_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~547_q\);

-- Location: LCCOMB_X22_Y9_N24
\memory1_inst|RAM_inst|RW~3623\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3623_combout\ = (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3579_combout\ & (\memory1_inst|RAM_inst|RW~3479_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3579_combout\,
	datac => \memory1_inst|RAM_inst|RW~3479_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3623_combout\);

-- Location: FF_X12_Y9_N29
\memory1_inst|RAM_inst|RW~19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3623_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~19_q\);

-- Location: LCCOMB_X21_Y9_N16
\memory1_inst|RAM_inst|RW~3622\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3622_combout\ = (\memory1_inst|RAM_inst|RW~3579_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3474_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3579_combout\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3474_combout\,
	combout => \memory1_inst|RAM_inst|RW~3622_combout\);

-- Location: FF_X21_Y9_N7
\memory1_inst|RAM_inst|RW~35\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3622_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~35_q\);

-- Location: LCCOMB_X12_Y9_N28
\memory1_inst|RAM_inst|RW~2173\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2173_combout\ = (\address[1]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~35_q\)))) # (!\address[1]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~19_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~19_q\,
	datad => \memory1_inst|RAM_inst|RW~35_q\,
	combout => \memory1_inst|RAM_inst|RW~2173_combout\);

-- Location: LCCOMB_X12_Y9_N2
\memory1_inst|RAM_inst|RW~2174\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2174_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2173_combout\ & ((\memory1_inst|RAM_inst|RW~547_q\))) # (!\memory1_inst|RAM_inst|RW~2173_combout\ & (\memory1_inst|RAM_inst|RW~531_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~531_q\,
	datac => \memory1_inst|RAM_inst|RW~547_q\,
	datad => \memory1_inst|RAM_inst|RW~2173_combout\,
	combout => \memory1_inst|RAM_inst|RW~2174_combout\);

-- Location: LCCOMB_X16_Y15_N12
\memory1_inst|RAM_inst|RW~2175\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2175_combout\ = (\address[3]~input_o\ & (\address[0]~input_o\)) # (!\address[3]~input_o\ & ((\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~2172_combout\)) # (!\address[0]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~2174_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2172_combout\,
	datad => \memory1_inst|RAM_inst|RW~2174_combout\,
	combout => \memory1_inst|RAM_inst|RW~2175_combout\);

-- Location: LCCOMB_X16_Y15_N30
\memory1_inst|RAM_inst|RW~2178\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2178_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2175_combout\ & (\memory1_inst|RAM_inst|RW~2177_combout\)) # (!\memory1_inst|RAM_inst|RW~2175_combout\ & ((\memory1_inst|RAM_inst|RW~2170_combout\))))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2177_combout\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2170_combout\,
	datad => \memory1_inst|RAM_inst|RW~2175_combout\,
	combout => \memory1_inst|RAM_inst|RW~2178_combout\);

-- Location: LCCOMB_X7_Y12_N20
\memory1_inst|RAM_inst|RW~3596\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3596_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3451_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3595_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3451_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3595_combout\,
	combout => \memory1_inst|RAM_inst|RW~3596_combout\);

-- Location: FF_X7_Y10_N31
\memory1_inst|RAM_inst|RW~723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3596_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~723_q\);

-- Location: LCCOMB_X9_Y11_N14
\memory1_inst|RAM_inst|RW~3600\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3600_combout\ = (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3595_combout\ & (\memory1_inst|RAM_inst|RW~3457_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3595_combout\,
	datac => \memory1_inst|RAM_inst|RW~3457_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3600_combout\);

-- Location: FF_X16_Y7_N25
\memory1_inst|RAM_inst|RW~739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3600_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~739_q\);

-- Location: LCCOMB_X19_Y5_N14
\memory1_inst|RAM_inst|RW~3599\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3599_combout\ = (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3451_combout\ & (\memory1_inst|RAM_inst|RW~3597_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3451_combout\,
	datac => \memory1_inst|RAM_inst|RW~3597_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3599_combout\);

-- Location: FF_X19_Y5_N13
\memory1_inst|RAM_inst|RW~211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3599_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~211_q\);

-- Location: LCCOMB_X20_Y5_N28
\memory1_inst|RAM_inst|RW~227feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~227feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~227feeder_combout\);

-- Location: LCCOMB_X19_Y9_N22
\memory1_inst|RAM_inst|RW~3598\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3598_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3457_combout\ & \memory1_inst|RAM_inst|RW~3597_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3457_combout\,
	datad => \memory1_inst|RAM_inst|RW~3597_combout\,
	combout => \memory1_inst|RAM_inst|RW~3598_combout\);

-- Location: FF_X20_Y5_N29
\memory1_inst|RAM_inst|RW~227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~227feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3598_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~227_q\);

-- Location: LCCOMB_X19_Y5_N12
\memory1_inst|RAM_inst|RW~2159\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2159_combout\ = (\address[1]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~227_q\)))) # (!\address[1]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~211_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~211_q\,
	datad => \memory1_inst|RAM_inst|RW~227_q\,
	combout => \memory1_inst|RAM_inst|RW~2159_combout\);

-- Location: LCCOMB_X16_Y7_N24
\memory1_inst|RAM_inst|RW~2160\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2160_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2159_combout\ & ((\memory1_inst|RAM_inst|RW~739_q\))) # (!\memory1_inst|RAM_inst|RW~2159_combout\ & (\memory1_inst|RAM_inst|RW~723_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~723_q\,
	datac => \memory1_inst|RAM_inst|RW~739_q\,
	datad => \memory1_inst|RAM_inst|RW~2159_combout\,
	combout => \memory1_inst|RAM_inst|RW~2160_combout\);

-- Location: LCCOMB_X16_Y8_N30
\memory1_inst|RAM_inst|RW~731feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~731feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~731feeder_combout\);

-- Location: LCCOMB_X10_Y11_N2
\memory1_inst|RAM_inst|RW~3609\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3609_combout\ = (\memory1_inst|RAM_inst|RW~3595_combout\ & (\write~input_o\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \memory1_inst|RAM_inst|RW~3499_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3595_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \memory1_inst|RAM_inst|RW~3499_combout\,
	combout => \memory1_inst|RAM_inst|RW~3609_combout\);

-- Location: FF_X16_Y8_N31
\memory1_inst|RAM_inst|RW~731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~731feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3609_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~731_q\);

-- Location: LCCOMB_X21_Y11_N22
\memory1_inst|RAM_inst|RW~3612\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3612_combout\ = (\memory1_inst|RAM_inst|RW~3489_combout\ & (\memory1_inst|RAM_inst|RW~3595_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3489_combout\,
	datab => \memory1_inst|RAM_inst|RW~3595_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3612_combout\);

-- Location: FF_X16_Y7_N27
\memory1_inst|RAM_inst|RW~747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~747_q\);

-- Location: LCCOMB_X10_Y11_N12
\memory1_inst|RAM_inst|RW~3611\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3611_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3499_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3597_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3499_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3597_combout\,
	combout => \memory1_inst|RAM_inst|RW~3611_combout\);

-- Location: FF_X19_Y7_N13
\memory1_inst|RAM_inst|RW~219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3611_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~219_q\);

-- Location: LCCOMB_X22_Y11_N4
\memory1_inst|RAM_inst|RW~3610\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3610_combout\ = (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3489_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \memory1_inst|RAM_inst|RW~3597_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3489_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \memory1_inst|RAM_inst|RW~3597_combout\,
	combout => \memory1_inst|RAM_inst|RW~3610_combout\);

-- Location: FF_X22_Y11_N13
\memory1_inst|RAM_inst|RW~235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3610_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~235_q\);

-- Location: LCCOMB_X19_Y7_N12
\memory1_inst|RAM_inst|RW~2166\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2166_combout\ = (\address[1]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~235_q\)))) # (!\address[1]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~219_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~219_q\,
	datad => \memory1_inst|RAM_inst|RW~235_q\,
	combout => \memory1_inst|RAM_inst|RW~2166_combout\);

-- Location: LCCOMB_X16_Y7_N26
\memory1_inst|RAM_inst|RW~2167\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2167_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2166_combout\ & ((\memory1_inst|RAM_inst|RW~747_q\))) # (!\memory1_inst|RAM_inst|RW~2166_combout\ & (\memory1_inst|RAM_inst|RW~731_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~731_q\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~747_q\,
	datad => \memory1_inst|RAM_inst|RW~2166_combout\,
	combout => \memory1_inst|RAM_inst|RW~2167_combout\);

-- Location: LCCOMB_X15_Y14_N8
\memory1_inst|RAM_inst|RW~667feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~667feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~667feeder_combout\);

-- Location: LCCOMB_X21_Y11_N4
\memory1_inst|RAM_inst|RW~3601\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3601_combout\ = (\memory1_inst|RAM_inst|RW~3439_combout\ & (\memory1_inst|RAM_inst|RW~3595_combout\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3439_combout\,
	datab => \memory1_inst|RAM_inst|RW~3595_combout\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3601_combout\);

-- Location: FF_X15_Y14_N9
\memory1_inst|RAM_inst|RW~667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~667feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3601_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~667_q\);

-- Location: LCCOMB_X12_Y14_N22
\memory1_inst|RAM_inst|RW~3604\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3604_combout\ = (\write~input_o\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3595_combout\ & \memory1_inst|RAM_inst|RW~3434_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datac => \memory1_inst|RAM_inst|RW~3595_combout\,
	datad => \memory1_inst|RAM_inst|RW~3434_combout\,
	combout => \memory1_inst|RAM_inst|RW~3604_combout\);

-- Location: FF_X19_Y17_N27
\memory1_inst|RAM_inst|RW~683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3604_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~683_q\);

-- Location: LCCOMB_X19_Y17_N16
\memory1_inst|RAM_inst|RW~3603\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3603_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3439_combout\ & (\memory1_inst|RAM_inst|RW~3597_combout\ & \write~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3439_combout\,
	datac => \memory1_inst|RAM_inst|RW~3597_combout\,
	datad => \write~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3603_combout\);

-- Location: FF_X19_Y17_N13
\memory1_inst|RAM_inst|RW~155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3603_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~155_q\);

-- Location: LCCOMB_X22_Y17_N10
\memory1_inst|RAM_inst|RW~171feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~171feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~171feeder_combout\);

-- Location: LCCOMB_X22_Y17_N24
\memory1_inst|RAM_inst|RW~3602\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3602_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\memory1_inst|RAM_inst|RW~3597_combout\ & (\write~input_o\ & \memory1_inst|RAM_inst|RW~3434_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \memory1_inst|RAM_inst|RW~3597_combout\,
	datac => \write~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3434_combout\,
	combout => \memory1_inst|RAM_inst|RW~3602_combout\);

-- Location: FF_X22_Y17_N11
\memory1_inst|RAM_inst|RW~171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~171feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3602_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~171_q\);

-- Location: LCCOMB_X19_Y17_N12
\memory1_inst|RAM_inst|RW~2161\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2161_combout\ = (\address[6]~input_o\ & (\address[1]~input_o\)) # (!\address[6]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~171_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~155_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~155_q\,
	datad => \memory1_inst|RAM_inst|RW~171_q\,
	combout => \memory1_inst|RAM_inst|RW~2161_combout\);

-- Location: LCCOMB_X19_Y17_N26
\memory1_inst|RAM_inst|RW~2162\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2162_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2161_combout\ & ((\memory1_inst|RAM_inst|RW~683_q\))) # (!\memory1_inst|RAM_inst|RW~2161_combout\ & (\memory1_inst|RAM_inst|RW~667_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~667_q\,
	datac => \memory1_inst|RAM_inst|RW~683_q\,
	datad => \memory1_inst|RAM_inst|RW~2161_combout\,
	combout => \memory1_inst|RAM_inst|RW~2162_combout\);

-- Location: LCCOMB_X8_Y13_N2
\memory1_inst|RAM_inst|RW~3605\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3605_combout\ = (\memory1_inst|RAM_inst|RW~3479_combout\ & (\write~input_o\ & (\memory1_inst|input_mux_inst|MUX1~0_combout\ & \memory1_inst|RAM_inst|RW~3595_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3479_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \memory1_inst|RAM_inst|RW~3595_combout\,
	combout => \memory1_inst|RAM_inst|RW~3605_combout\);

-- Location: FF_X14_Y15_N13
\memory1_inst|RAM_inst|RW~659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3605_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~659_q\);

-- Location: LCCOMB_X15_Y16_N12
\memory1_inst|RAM_inst|RW~3608\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3608_combout\ = (\memory1_inst|input_mux_inst|MUX1~0_combout\ & (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3474_combout\ & \memory1_inst|RAM_inst|RW~3595_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datab => \write~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3474_combout\,
	datad => \memory1_inst|RAM_inst|RW~3595_combout\,
	combout => \memory1_inst|RAM_inst|RW~3608_combout\);

-- Location: FF_X14_Y15_N19
\memory1_inst|RAM_inst|RW~675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3608_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~675_q\);

-- Location: LCCOMB_X19_Y5_N20
\memory1_inst|RAM_inst|RW~3607\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3607_combout\ = (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3479_combout\ & (\memory1_inst|RAM_inst|RW~3597_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3479_combout\,
	datac => \memory1_inst|RAM_inst|RW~3597_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3607_combout\);

-- Location: FF_X19_Y5_N3
\memory1_inst|RAM_inst|RW~147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3607_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~147_q\);

-- Location: LCCOMB_X20_Y5_N22
\memory1_inst|RAM_inst|RW~163feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~163feeder_combout\ = \data_in[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~163feeder_combout\);

-- Location: LCCOMB_X9_Y7_N8
\memory1_inst|RAM_inst|RW~3606\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3606_combout\ = (\write~input_o\ & (\memory1_inst|RAM_inst|RW~3597_combout\ & (\memory1_inst|RAM_inst|RW~3474_combout\ & \memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3597_combout\,
	datac => \memory1_inst|RAM_inst|RW~3474_combout\,
	datad => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	combout => \memory1_inst|RAM_inst|RW~3606_combout\);

-- Location: FF_X20_Y5_N23
\memory1_inst|RAM_inst|RW~163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~163feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3606_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~163_q\);

-- Location: LCCOMB_X19_Y5_N2
\memory1_inst|RAM_inst|RW~2163\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2163_combout\ = (\address[1]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~163_q\)))) # (!\address[1]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~147_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~147_q\,
	datad => \memory1_inst|RAM_inst|RW~163_q\,
	combout => \memory1_inst|RAM_inst|RW~2163_combout\);

-- Location: LCCOMB_X14_Y15_N18
\memory1_inst|RAM_inst|RW~2164\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2164_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2163_combout\ & ((\memory1_inst|RAM_inst|RW~675_q\))) # (!\memory1_inst|RAM_inst|RW~2163_combout\ & (\memory1_inst|RAM_inst|RW~659_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~659_q\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~675_q\,
	datad => \memory1_inst|RAM_inst|RW~2163_combout\,
	combout => \memory1_inst|RAM_inst|RW~2164_combout\);

-- Location: LCCOMB_X16_Y15_N28
\memory1_inst|RAM_inst|RW~2165\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2165_combout\ = (\address[3]~input_o\ & (\address[0]~input_o\)) # (!\address[3]~input_o\ & ((\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~2162_combout\)) # (!\address[0]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~2164_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2162_combout\,
	datad => \memory1_inst|RAM_inst|RW~2164_combout\,
	combout => \memory1_inst|RAM_inst|RW~2165_combout\);

-- Location: LCCOMB_X16_Y15_N2
\memory1_inst|RAM_inst|RW~2168\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2168_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2165_combout\ & ((\memory1_inst|RAM_inst|RW~2167_combout\))) # (!\memory1_inst|RAM_inst|RW~2165_combout\ & (\memory1_inst|RAM_inst|RW~2160_combout\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2160_combout\,
	datac => \memory1_inst|RAM_inst|RW~2167_combout\,
	datad => \memory1_inst|RAM_inst|RW~2165_combout\,
	combout => \memory1_inst|RAM_inst|RW~2168_combout\);

-- Location: LCCOMB_X16_Y15_N4
\memory1_inst|RAM_inst|RW~2179\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2179_combout\ = (\address[2]~input_o\ & (\address[4]~input_o\)) # (!\address[2]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2168_combout\))) # (!\address[4]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~2178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2178_combout\,
	datad => \memory1_inst|RAM_inst|RW~2168_combout\,
	combout => \memory1_inst|RAM_inst|RW~2179_combout\);

-- Location: LCCOMB_X15_Y15_N16
\memory1_inst|RAM_inst|RW~2190\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2190_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2179_combout\ & (\memory1_inst|RAM_inst|RW~2189_combout\)) # (!\memory1_inst|RAM_inst|RW~2179_combout\ & ((\memory1_inst|RAM_inst|RW~2158_combout\))))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2189_combout\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2158_combout\,
	datad => \memory1_inst|RAM_inst|RW~2179_combout\,
	combout => \memory1_inst|RAM_inst|RW~2190_combout\);

-- Location: LCCOMB_X14_Y13_N2
\memory1_inst|RAM_inst|RW~2191\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2191_combout\ = (\address[5]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~2148_combout\)))) # (!\address[5]~input_o\ & (!\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2190_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2148_combout\,
	datad => \memory1_inst|RAM_inst|RW~2190_combout\,
	combout => \memory1_inst|RAM_inst|RW~2191_combout\);

-- Location: LCCOMB_X14_Y13_N16
\memory1_inst|RAM_inst|RW~2234\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2234_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2191_combout\ & (\memory1_inst|RAM_inst|RW~2233_combout\)) # (!\memory1_inst|RAM_inst|RW~2191_combout\ & ((\memory1_inst|RAM_inst|RW~2106_combout\))))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2233_combout\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2106_combout\,
	datad => \memory1_inst|RAM_inst|RW~2191_combout\,
	combout => \memory1_inst|RAM_inst|RW~2234_combout\);

-- Location: LCCOMB_X14_Y13_N24
\memory1_inst|RAM_inst|data_out[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|data_out[0]~0_combout\ = (!\write~input_o\ & (\address[7]~input_o\ & ((!\address[6]~input_o\) # (!\address[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write~input_o\,
	datab => \address[7]~input_o\,
	datac => \address[5]~input_o\,
	datad => \address[6]~input_o\,
	combout => \memory1_inst|RAM_inst|data_out[0]~0_combout\);

-- Location: FF_X14_Y13_N17
\memory1_inst|RAM_inst|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~2234_combout\,
	ena => \memory1_inst|RAM_inst|data_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|data_out\(2));

-- Location: LCCOMB_X10_Y17_N20
\memory1_inst|ROM_inst|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|ROM_inst|Mux5~0_combout\ = (!\address[3]~input_o\ & !\address[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \address[3]~input_o\,
	datad => \address[2]~input_o\,
	combout => \memory1_inst|ROM_inst|Mux5~0_combout\);

-- Location: LCCOMB_X10_Y17_N2
\memory1_inst|ROM_inst|Mux5~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|ROM_inst|Mux5~1_combout\ = (!\address[6]~input_o\ & (!\address[4]~input_o\ & (!\address[5]~input_o\ & \memory1_inst|ROM_inst|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[4]~input_o\,
	datac => \address[5]~input_o\,
	datad => \memory1_inst|ROM_inst|Mux5~0_combout\,
	combout => \memory1_inst|ROM_inst|Mux5~1_combout\);

-- Location: LCCOMB_X10_Y17_N8
\memory1_inst|ROM_inst|Mux5~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|ROM_inst|Mux5~2_combout\ = (!\address[0]~input_o\ & \memory1_inst|ROM_inst|Mux5~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datad => \memory1_inst|ROM_inst|Mux5~1_combout\,
	combout => \memory1_inst|ROM_inst|Mux5~2_combout\);

-- Location: FF_X10_Y17_N9
\memory1_inst|ROM_inst|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|ROM_inst|Mux5~2_combout\,
	sclr => \address[7]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|ROM_inst|data_out\(2));

-- Location: LCCOMB_X14_Y17_N12
\memory1_inst|input_mux_inst|data_out[4]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|input_mux_inst|data_out[4]~3_combout\ = ((\memory1_inst|input_mux_inst|data_out[4]~2_combout\ & (\memory1_inst|input_mux_inst|Equal0~1_combout\ & !\address[0]~input_o\))) # (!\address[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|data_out[4]~2_combout\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|input_mux_inst|Equal0~1_combout\,
	datad => \address[0]~input_o\,
	combout => \memory1_inst|input_mux_inst|data_out[4]~3_combout\);

-- Location: LCCOMB_X14_Y17_N18
\memory1_inst|input_mux_inst|data_out[2]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|input_mux_inst|data_out[2]~4_combout\ = (\memory1_inst|input_mux_inst|data_out[4]~2_combout\ & (((\memory1_inst|input_mux_inst|data_out[4]~3_combout\)))) # (!\memory1_inst|input_mux_inst|data_out[4]~2_combout\ & 
-- ((\memory1_inst|input_mux_inst|data_out[4]~3_combout\ & ((\memory1_inst|ROM_inst|data_out\(2)))) # (!\memory1_inst|input_mux_inst|data_out[4]~3_combout\ & (\memory1_inst|RAM_inst|data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|data_out[4]~2_combout\,
	datab => \memory1_inst|RAM_inst|data_out\(2),
	datac => \memory1_inst|ROM_inst|data_out\(2),
	datad => \memory1_inst|input_mux_inst|data_out[4]~3_combout\,
	combout => \memory1_inst|input_mux_inst|data_out[2]~4_combout\);

-- Location: IOIBUF_X0_Y26_N1
\reset~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: LCCOMB_X10_Y17_N30
\memory1_inst|input_mux_inst|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|input_mux_inst|Equal0~2_combout\ = (\memory1_inst|input_mux_inst|Equal0~0_combout\ & (\address[7]~input_o\ & !\address[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|Equal0~0_combout\,
	datab => \address[7]~input_o\,
	datad => \address[1]~input_o\,
	combout => \memory1_inst|input_mux_inst|Equal0~2_combout\);

-- Location: LCCOMB_X10_Y17_N22
\memory1_inst|output_ports_inst|process_00~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|output_ports_inst|process_00~0_combout\ = (\memory1_inst|input_mux_inst|Equal0~2_combout\ & (\write~input_o\ & (!\address[4]~input_o\ & !\address[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|Equal0~2_combout\,
	datab => \write~input_o\,
	datac => \address[4]~input_o\,
	datad => \address[0]~input_o\,
	combout => \memory1_inst|output_ports_inst|process_00~0_combout\);

-- Location: FF_X14_Y18_N23
\memory1_inst|output_ports_inst|port_out_00[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \memory1_inst|output_ports_inst|process_00~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|output_ports_inst|port_out_00\(2));

-- Location: LCCOMB_X10_Y17_N24
\memory1_inst|output_ports_inst|process_01~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|output_ports_inst|process_01~0_combout\ = (\memory1_inst|input_mux_inst|Equal0~2_combout\ & (\write~input_o\ & (!\address[4]~input_o\ & \address[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|Equal0~2_combout\,
	datab => \write~input_o\,
	datac => \address[4]~input_o\,
	datad => \address[0]~input_o\,
	combout => \memory1_inst|output_ports_inst|process_01~0_combout\);

-- Location: FF_X14_Y18_N25
\memory1_inst|output_ports_inst|port_out_01[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[2]~input_o\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \memory1_inst|output_ports_inst|process_01~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|output_ports_inst|port_out_01\(2));

-- Location: LCCOMB_X14_Y18_N22
\memory1_inst|input_mux_inst|data_out[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|input_mux_inst|data_out\(2) = (\memory1_inst|input_mux_inst|data_out[4]~13_combout\ & ((\memory1_inst|input_mux_inst|data_out[2]~4_combout\ & (\memory1_inst|output_ports_inst|port_out_00\(2))) # 
-- (!\memory1_inst|input_mux_inst|data_out[2]~4_combout\ & ((\memory1_inst|output_ports_inst|port_out_01\(2)))))) # (!\memory1_inst|input_mux_inst|data_out[4]~13_combout\ & (\memory1_inst|input_mux_inst|data_out[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|data_out[4]~13_combout\,
	datab => \memory1_inst|input_mux_inst|data_out[2]~4_combout\,
	datac => \memory1_inst|output_ports_inst|port_out_00\(2),
	datad => \memory1_inst|output_ports_inst|port_out_01\(2),
	combout => \memory1_inst|input_mux_inst|data_out\(2));

-- Location: LCCOMB_X10_Y17_N0
\memory1_inst|ROM_inst|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|ROM_inst|Mux6~0_combout\ = (\address[2]~input_o\) # ((\address[3]~input_o\) # ((\address[1]~input_o\ & \address[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[2]~input_o\,
	datac => \address[3]~input_o\,
	datad => \address[0]~input_o\,
	combout => \memory1_inst|ROM_inst|Mux6~0_combout\);

-- Location: LCCOMB_X10_Y17_N26
\memory1_inst|ROM_inst|Mux6~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|ROM_inst|Mux6~1_combout\ = (!\address[6]~input_o\ & (!\address[4]~input_o\ & (!\address[5]~input_o\ & !\memory1_inst|ROM_inst|Mux6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[4]~input_o\,
	datac => \address[5]~input_o\,
	datad => \memory1_inst|ROM_inst|Mux6~0_combout\,
	combout => \memory1_inst|ROM_inst|Mux6~1_combout\);

-- Location: FF_X10_Y17_N27
\memory1_inst|ROM_inst|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|ROM_inst|Mux6~1_combout\,
	sclr => \address[7]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|ROM_inst|data_out\(1));

-- Location: IOIBUF_X5_Y0_N29
\data_in[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_in(1),
	o => \data_in[1]~input_o\);

-- Location: FF_X8_Y9_N7
\memory1_inst|RAM_inst|RW~1154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1154_q\);

-- Location: FF_X8_Y9_N1
\memory1_inst|RAM_inst|RW~1410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1410_q\);

-- Location: LCCOMB_X8_Y9_N6
\memory1_inst|RAM_inst|RW~2422\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2422_combout\ = (\address[5]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~1410_q\)))) # (!\address[5]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1154_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1154_q\,
	datad => \memory1_inst|RAM_inst|RW~1410_q\,
	combout => \memory1_inst|RAM_inst|RW~2422_combout\);

-- Location: FF_X19_Y9_N31
\memory1_inst|RAM_inst|RW~1538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3698_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1538_q\);

-- Location: FF_X12_Y8_N1
\memory1_inst|RAM_inst|RW~1282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1282_q\);

-- Location: LCCOMB_X19_Y9_N30
\memory1_inst|RAM_inst|RW~2423\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2423_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2422_combout\ & (\memory1_inst|RAM_inst|RW~1538_q\)) # (!\memory1_inst|RAM_inst|RW~2422_combout\ & ((\memory1_inst|RAM_inst|RW~1282_q\))))) # 
-- (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~2422_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2422_combout\,
	datac => \memory1_inst|RAM_inst|RW~1538_q\,
	datad => \memory1_inst|RAM_inst|RW~1282_q\,
	combout => \memory1_inst|RAM_inst|RW~2423_combout\);

-- Location: LCCOMB_X5_Y5_N16
\memory1_inst|RAM_inst|RW~1394feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1394feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1394feeder_combout\);

-- Location: FF_X5_Y5_N17
\memory1_inst|RAM_inst|RW~1394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1394feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3656_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1394_q\);

-- Location: LCCOMB_X5_Y5_N30
\memory1_inst|RAM_inst|RW~1522feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1522feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1522feeder_combout\);

-- Location: FF_X5_Y5_N31
\memory1_inst|RAM_inst|RW~1522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1522feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1522_q\);

-- Location: FF_X12_Y5_N29
\memory1_inst|RAM_inst|RW~1138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1138_q\);

-- Location: FF_X17_Y5_N3
\memory1_inst|RAM_inst|RW~1266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1266_q\);

-- Location: LCCOMB_X12_Y5_N28
\memory1_inst|RAM_inst|RW~2415\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2415_combout\ = (\address[5]~input_o\ & (\address[4]~input_o\)) # (!\address[5]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~1266_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1138_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1138_q\,
	datad => \memory1_inst|RAM_inst|RW~1266_q\,
	combout => \memory1_inst|RAM_inst|RW~2415_combout\);

-- Location: LCCOMB_X9_Y5_N20
\memory1_inst|RAM_inst|RW~2416\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2416_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2415_combout\ & ((\memory1_inst|RAM_inst|RW~1522_q\))) # (!\memory1_inst|RAM_inst|RW~2415_combout\ & (\memory1_inst|RAM_inst|RW~1394_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2415_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1394_q\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1522_q\,
	datad => \memory1_inst|RAM_inst|RW~2415_combout\,
	combout => \memory1_inst|RAM_inst|RW~2416_combout\);

-- Location: FF_X9_Y5_N23
\memory1_inst|RAM_inst|RW~1234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1234_q\);

-- Location: FF_X7_Y8_N17
\memory1_inst|RAM_inst|RW~1490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1490_q\);

-- Location: FF_X8_Y5_N17
\memory1_inst|RAM_inst|RW~1106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1106_q\);

-- Location: FF_X8_Y7_N21
\memory1_inst|RAM_inst|RW~1362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1362_q\);

-- Location: LCCOMB_X8_Y5_N16
\memory1_inst|RAM_inst|RW~2419\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2419_combout\ = (\address[5]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~1362_q\)))) # (!\address[5]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1106_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1106_q\,
	datad => \memory1_inst|RAM_inst|RW~1362_q\,
	combout => \memory1_inst|RAM_inst|RW~2419_combout\);

-- Location: LCCOMB_X7_Y8_N16
\memory1_inst|RAM_inst|RW~2420\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2420_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2419_combout\ & ((\memory1_inst|RAM_inst|RW~1490_q\))) # (!\memory1_inst|RAM_inst|RW~2419_combout\ & (\memory1_inst|RAM_inst|RW~1234_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1234_q\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1490_q\,
	datad => \memory1_inst|RAM_inst|RW~2419_combout\,
	combout => \memory1_inst|RAM_inst|RW~2420_combout\);

-- Location: LCCOMB_X4_Y9_N4
\memory1_inst|RAM_inst|RW~1250feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1250feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1250feeder_combout\);

-- Location: FF_X4_Y9_N5
\memory1_inst|RAM_inst|RW~1250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1250feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1250_q\);

-- Location: FF_X5_Y8_N15
\memory1_inst|RAM_inst|RW~1506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1506_q\);

-- Location: FF_X5_Y8_N1
\memory1_inst|RAM_inst|RW~1122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1122_q\);

-- Location: FF_X5_Y11_N17
\memory1_inst|RAM_inst|RW~1378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1378_q\);

-- Location: LCCOMB_X5_Y8_N0
\memory1_inst|RAM_inst|RW~2417\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2417_combout\ = (\address[4]~input_o\ & (\address[5]~input_o\)) # (!\address[4]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~1378_q\))) # (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~1122_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1122_q\,
	datad => \memory1_inst|RAM_inst|RW~1378_q\,
	combout => \memory1_inst|RAM_inst|RW~2417_combout\);

-- Location: LCCOMB_X5_Y8_N14
\memory1_inst|RAM_inst|RW~2418\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2418_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2417_combout\ & ((\memory1_inst|RAM_inst|RW~1506_q\))) # (!\memory1_inst|RAM_inst|RW~2417_combout\ & (\memory1_inst|RAM_inst|RW~1250_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2417_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1250_q\,
	datac => \memory1_inst|RAM_inst|RW~1506_q\,
	datad => \memory1_inst|RAM_inst|RW~2417_combout\,
	combout => \memory1_inst|RAM_inst|RW~2418_combout\);

-- Location: LCCOMB_X14_Y8_N2
\memory1_inst|RAM_inst|RW~2421\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2421_combout\ = (\address[2]~input_o\ & (((\address[1]~input_o\)))) # (!\address[2]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2418_combout\))) # (!\address[1]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~2420_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2420_combout\,
	datab => \address[2]~input_o\,
	datac => \address[1]~input_o\,
	datad => \memory1_inst|RAM_inst|RW~2418_combout\,
	combout => \memory1_inst|RAM_inst|RW~2421_combout\);

-- Location: LCCOMB_X14_Y8_N4
\memory1_inst|RAM_inst|RW~2424\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2424_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2421_combout\ & (\memory1_inst|RAM_inst|RW~2423_combout\)) # (!\memory1_inst|RAM_inst|RW~2421_combout\ & ((\memory1_inst|RAM_inst|RW~2416_combout\))))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2421_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2423_combout\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2416_combout\,
	datad => \memory1_inst|RAM_inst|RW~2421_combout\,
	combout => \memory1_inst|RAM_inst|RW~2424_combout\);

-- Location: LCCOMB_X22_Y14_N24
\memory1_inst|RAM_inst|RW~1458feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1458feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1458feeder_combout\);

-- Location: FF_X22_Y14_N25
\memory1_inst|RAM_inst|RW~1458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1458feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3674_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1458_q\);

-- Location: FF_X22_Y10_N27
\memory1_inst|RAM_inst|RW~1426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1426_q\);

-- Location: FF_X12_Y10_N17
\memory1_inst|RAM_inst|RW~1298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1298_q\);

-- Location: FF_X12_Y6_N31
\memory1_inst|RAM_inst|RW~1330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1330_q\);

-- Location: LCCOMB_X12_Y10_N16
\memory1_inst|RAM_inst|RW~2425\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2425_combout\ = (\address[4]~input_o\ & (\address[2]~input_o\)) # (!\address[4]~input_o\ & ((\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~1330_q\))) # (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~1298_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1298_q\,
	datad => \memory1_inst|RAM_inst|RW~1330_q\,
	combout => \memory1_inst|RAM_inst|RW~2425_combout\);

-- Location: LCCOMB_X22_Y10_N26
\memory1_inst|RAM_inst|RW~2426\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2426_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2425_combout\ & (\memory1_inst|RAM_inst|RW~1458_q\)) # (!\memory1_inst|RAM_inst|RW~2425_combout\ & ((\memory1_inst|RAM_inst|RW~1426_q\))))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2425_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1458_q\,
	datac => \memory1_inst|RAM_inst|RW~1426_q\,
	datad => \memory1_inst|RAM_inst|RW~2425_combout\,
	combout => \memory1_inst|RAM_inst|RW~2426_combout\);

-- Location: LCCOMB_X23_Y11_N4
\memory1_inst|RAM_inst|RW~1442feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1442feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1442feeder_combout\);

-- Location: FF_X23_Y11_N5
\memory1_inst|RAM_inst|RW~1442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1442feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3673_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1442_q\);

-- Location: FF_X22_Y13_N29
\memory1_inst|RAM_inst|RW~1474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1474_q\);

-- Location: FF_X10_Y9_N31
\memory1_inst|RAM_inst|RW~1314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1314_q\);

-- Location: LCCOMB_X11_Y9_N2
\memory1_inst|RAM_inst|RW~1346feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1346feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1346feeder_combout\);

-- Location: FF_X11_Y9_N3
\memory1_inst|RAM_inst|RW~1346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1346feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1346_q\);

-- Location: LCCOMB_X10_Y9_N30
\memory1_inst|RAM_inst|RW~2432\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2432_combout\ = (\address[2]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~1346_q\)))) # (!\address[2]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1314_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1314_q\,
	datad => \memory1_inst|RAM_inst|RW~1346_q\,
	combout => \memory1_inst|RAM_inst|RW~2432_combout\);

-- Location: LCCOMB_X22_Y13_N28
\memory1_inst|RAM_inst|RW~2433\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2433_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2432_combout\ & ((\memory1_inst|RAM_inst|RW~1474_q\))) # (!\memory1_inst|RAM_inst|RW~2432_combout\ & (\memory1_inst|RAM_inst|RW~1442_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2432_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1442_q\,
	datac => \memory1_inst|RAM_inst|RW~1474_q\,
	datad => \memory1_inst|RAM_inst|RW~2432_combout\,
	combout => \memory1_inst|RAM_inst|RW~2433_combout\);

-- Location: LCCOMB_X9_Y4_N20
\memory1_inst|RAM_inst|RW~1170feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1170feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1170feeder_combout\);

-- Location: FF_X9_Y4_N21
\memory1_inst|RAM_inst|RW~1170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1170feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1170_q\);

-- Location: LCCOMB_X9_Y4_N2
\memory1_inst|RAM_inst|RW~1202feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1202feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1202feeder_combout\);

-- Location: FF_X9_Y4_N3
\memory1_inst|RAM_inst|RW~1202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1202feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1202_q\);

-- Location: FF_X9_Y5_N17
\memory1_inst|RAM_inst|RW~1042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1042_q\);

-- Location: FF_X7_Y6_N21
\memory1_inst|RAM_inst|RW~1074\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1074_q\);

-- Location: LCCOMB_X9_Y5_N16
\memory1_inst|RAM_inst|RW~2429\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2429_combout\ = (\address[2]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~1074_q\)))) # (!\address[2]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1042_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1042_q\,
	datad => \memory1_inst|RAM_inst|RW~1074_q\,
	combout => \memory1_inst|RAM_inst|RW~2429_combout\);

-- Location: LCCOMB_X12_Y5_N14
\memory1_inst|RAM_inst|RW~2430\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2430_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2429_combout\ & ((\memory1_inst|RAM_inst|RW~1202_q\))) # (!\memory1_inst|RAM_inst|RW~2429_combout\ & (\memory1_inst|RAM_inst|RW~1170_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2429_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1170_q\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1202_q\,
	datad => \memory1_inst|RAM_inst|RW~2429_combout\,
	combout => \memory1_inst|RAM_inst|RW~2430_combout\);

-- Location: FF_X8_Y8_N13
\memory1_inst|RAM_inst|RW~1090\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1090_q\);

-- Location: FF_X12_Y8_N7
\memory1_inst|RAM_inst|RW~1218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1218_q\);

-- Location: FF_X10_Y9_N25
\memory1_inst|RAM_inst|RW~1058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1058_q\);

-- Location: LCCOMB_X11_Y8_N0
\memory1_inst|RAM_inst|RW~1186feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1186feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1186feeder_combout\);

-- Location: FF_X11_Y8_N1
\memory1_inst|RAM_inst|RW~1186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1186feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1186_q\);

-- Location: LCCOMB_X10_Y9_N24
\memory1_inst|RAM_inst|RW~2427\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2427_combout\ = (\address[2]~input_o\ & (\address[4]~input_o\)) # (!\address[2]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~1186_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1058_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1058_q\,
	datad => \memory1_inst|RAM_inst|RW~1186_q\,
	combout => \memory1_inst|RAM_inst|RW~2427_combout\);

-- Location: LCCOMB_X12_Y8_N6
\memory1_inst|RAM_inst|RW~2428\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2428_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2427_combout\ & ((\memory1_inst|RAM_inst|RW~1218_q\))) # (!\memory1_inst|RAM_inst|RW~2427_combout\ & (\memory1_inst|RAM_inst|RW~1090_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2427_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1090_q\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1218_q\,
	datad => \memory1_inst|RAM_inst|RW~2427_combout\,
	combout => \memory1_inst|RAM_inst|RW~2428_combout\);

-- Location: LCCOMB_X14_Y8_N10
\memory1_inst|RAM_inst|RW~2431\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2431_combout\ = (\address[5]~input_o\ & (\address[1]~input_o\)) # (!\address[5]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2428_combout\))) # (!\address[1]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~2430_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2430_combout\,
	datad => \memory1_inst|RAM_inst|RW~2428_combout\,
	combout => \memory1_inst|RAM_inst|RW~2431_combout\);

-- Location: LCCOMB_X14_Y8_N16
\memory1_inst|RAM_inst|RW~2434\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2434_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2431_combout\ & ((\memory1_inst|RAM_inst|RW~2433_combout\))) # (!\memory1_inst|RAM_inst|RW~2431_combout\ & (\memory1_inst|RAM_inst|RW~2426_combout\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2431_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2426_combout\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2433_combout\,
	datad => \memory1_inst|RAM_inst|RW~2431_combout\,
	combout => \memory1_inst|RAM_inst|RW~2434_combout\);

-- Location: LCCOMB_X14_Y8_N6
\memory1_inst|RAM_inst|RW~2435\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2435_combout\ = (\address[0]~input_o\ & (\address[3]~input_o\)) # (!\address[0]~input_o\ & ((\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~2424_combout\)) # (!\address[3]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~2434_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2424_combout\,
	datad => \memory1_inst|RAM_inst|RW~2434_combout\,
	combout => \memory1_inst|RAM_inst|RW~2435_combout\);

-- Location: LCCOMB_X9_Y12_N8
\memory1_inst|RAM_inst|RW~1418feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1418feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1418feeder_combout\);

-- Location: FF_X9_Y12_N9
\memory1_inst|RAM_inst|RW~1418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1418feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3649_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1418_q\);

-- Location: FF_X19_Y8_N13
\memory1_inst|RAM_inst|RW~1546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1546_q\);

-- Location: FF_X19_Y16_N15
\memory1_inst|RAM_inst|RW~1402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3647_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1402_q\);

-- Location: FF_X19_Y16_N1
\memory1_inst|RAM_inst|RW~1530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1530_q\);

-- Location: LCCOMB_X19_Y16_N14
\memory1_inst|RAM_inst|RW~2443\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2443_combout\ = (\address[4]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~1530_q\)))) # (!\address[4]~input_o\ & (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~1402_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1402_q\,
	datad => \memory1_inst|RAM_inst|RW~1530_q\,
	combout => \memory1_inst|RAM_inst|RW~2443_combout\);

-- Location: LCCOMB_X19_Y8_N12
\memory1_inst|RAM_inst|RW~2444\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2444_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2443_combout\ & ((\memory1_inst|RAM_inst|RW~1546_q\))) # (!\memory1_inst|RAM_inst|RW~2443_combout\ & (\memory1_inst|RAM_inst|RW~1418_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2443_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1418_q\,
	datac => \memory1_inst|RAM_inst|RW~1546_q\,
	datad => \memory1_inst|RAM_inst|RW~2443_combout\,
	combout => \memory1_inst|RAM_inst|RW~2444_combout\);

-- Location: FF_X22_Y7_N7
\memory1_inst|RAM_inst|RW~1290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1290_q\);

-- Location: FF_X9_Y12_N19
\memory1_inst|RAM_inst|RW~1162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1162_q\);

-- Location: FF_X8_Y4_N19
\memory1_inst|RAM_inst|RW~1146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1146_q\);

-- Location: FF_X8_Y4_N13
\memory1_inst|RAM_inst|RW~1274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1274_q\);

-- Location: LCCOMB_X8_Y4_N18
\memory1_inst|RAM_inst|RW~2436\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2436_combout\ = (\address[1]~input_o\ & (\address[4]~input_o\)) # (!\address[1]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~1274_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1146_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1146_q\,
	datad => \memory1_inst|RAM_inst|RW~1274_q\,
	combout => \memory1_inst|RAM_inst|RW~2436_combout\);

-- Location: LCCOMB_X9_Y12_N18
\memory1_inst|RAM_inst|RW~2437\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2437_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2436_combout\ & (\memory1_inst|RAM_inst|RW~1290_q\)) # (!\memory1_inst|RAM_inst|RW~2436_combout\ & ((\memory1_inst|RAM_inst|RW~1162_q\))))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2436_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1290_q\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1162_q\,
	datad => \memory1_inst|RAM_inst|RW~2436_combout\,
	combout => \memory1_inst|RAM_inst|RW~2437_combout\);

-- Location: FF_X23_Y13_N29
\memory1_inst|RAM_inst|RW~1514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1514_q\);

-- Location: FF_X17_Y13_N25
\memory1_inst|RAM_inst|RW~1386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3646_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1386_q\);

-- Location: FF_X16_Y14_N1
\memory1_inst|RAM_inst|RW~1370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1370_q\);

-- Location: FF_X16_Y18_N29
\memory1_inst|RAM_inst|RW~1498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1498_q\);

-- Location: LCCOMB_X16_Y14_N0
\memory1_inst|RAM_inst|RW~2438\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2438_combout\ = (\address[1]~input_o\ & (\address[4]~input_o\)) # (!\address[1]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~1498_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1370_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1370_q\,
	datad => \memory1_inst|RAM_inst|RW~1498_q\,
	combout => \memory1_inst|RAM_inst|RW~2438_combout\);

-- Location: LCCOMB_X17_Y13_N24
\memory1_inst|RAM_inst|RW~2439\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2439_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2438_combout\ & (\memory1_inst|RAM_inst|RW~1514_q\)) # (!\memory1_inst|RAM_inst|RW~2438_combout\ & ((\memory1_inst|RAM_inst|RW~1386_q\))))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2438_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1514_q\,
	datac => \memory1_inst|RAM_inst|RW~1386_q\,
	datad => \memory1_inst|RAM_inst|RW~2438_combout\,
	combout => \memory1_inst|RAM_inst|RW~2439_combout\);

-- Location: FF_X9_Y10_N15
\memory1_inst|RAM_inst|RW~1130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1130_q\);

-- Location: FF_X11_Y10_N11
\memory1_inst|RAM_inst|RW~1258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1258_q\);

-- Location: FF_X15_Y6_N15
\memory1_inst|RAM_inst|RW~1114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1114_q\);

-- Location: LCCOMB_X19_Y6_N30
\memory1_inst|RAM_inst|RW~1242feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1242feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1242feeder_combout\);

-- Location: FF_X19_Y6_N31
\memory1_inst|RAM_inst|RW~1242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1242feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1242_q\);

-- Location: LCCOMB_X15_Y6_N14
\memory1_inst|RAM_inst|RW~2440\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2440_combout\ = (\address[1]~input_o\ & (\address[4]~input_o\)) # (!\address[1]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~1242_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1114_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1114_q\,
	datad => \memory1_inst|RAM_inst|RW~1242_q\,
	combout => \memory1_inst|RAM_inst|RW~2440_combout\);

-- Location: LCCOMB_X11_Y10_N10
\memory1_inst|RAM_inst|RW~2441\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2441_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2440_combout\ & ((\memory1_inst|RAM_inst|RW~1258_q\))) # (!\memory1_inst|RAM_inst|RW~2440_combout\ & (\memory1_inst|RAM_inst|RW~1130_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2440_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1130_q\,
	datac => \memory1_inst|RAM_inst|RW~1258_q\,
	datad => \memory1_inst|RAM_inst|RW~2440_combout\,
	combout => \memory1_inst|RAM_inst|RW~2441_combout\);

-- Location: LCCOMB_X16_Y10_N10
\memory1_inst|RAM_inst|RW~2442\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2442_combout\ = (\address[5]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~2439_combout\)))) # (!\address[5]~input_o\ & (!\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2441_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2439_combout\,
	datad => \memory1_inst|RAM_inst|RW~2441_combout\,
	combout => \memory1_inst|RAM_inst|RW~2442_combout\);

-- Location: LCCOMB_X16_Y10_N28
\memory1_inst|RAM_inst|RW~2445\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2445_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2442_combout\ & (\memory1_inst|RAM_inst|RW~2444_combout\)) # (!\memory1_inst|RAM_inst|RW~2442_combout\ & ((\memory1_inst|RAM_inst|RW~2437_combout\))))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2442_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2444_combout\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2437_combout\,
	datad => \memory1_inst|RAM_inst|RW~2442_combout\,
	combout => \memory1_inst|RAM_inst|RW~2445_combout\);

-- Location: LCCOMB_X17_Y8_N28
\memory1_inst|RAM_inst|RW~1226feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1226feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1226feeder_combout\);

-- Location: FF_X17_Y8_N29
\memory1_inst|RAM_inst|RW~1226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1226feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1226_q\);

-- Location: FF_X12_Y12_N23
\memory1_inst|RAM_inst|RW~1098\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1098_q\);

-- Location: FF_X11_Y10_N17
\memory1_inst|RAM_inst|RW~1066\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1066_q\);

-- Location: LCCOMB_X10_Y7_N2
\memory1_inst|RAM_inst|RW~1194feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1194feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1194feeder_combout\);

-- Location: FF_X10_Y7_N3
\memory1_inst|RAM_inst|RW~1194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1194feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1194_q\);

-- Location: LCCOMB_X11_Y10_N16
\memory1_inst|RAM_inst|RW~2405\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2405_combout\ = (\address[2]~input_o\ & (\address[4]~input_o\)) # (!\address[2]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~1194_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1066_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1066_q\,
	datad => \memory1_inst|RAM_inst|RW~1194_q\,
	combout => \memory1_inst|RAM_inst|RW~2405_combout\);

-- Location: LCCOMB_X12_Y12_N22
\memory1_inst|RAM_inst|RW~2406\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2406_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2405_combout\ & (\memory1_inst|RAM_inst|RW~1226_q\)) # (!\memory1_inst|RAM_inst|RW~2405_combout\ & ((\memory1_inst|RAM_inst|RW~1098_q\))))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1226_q\,
	datac => \memory1_inst|RAM_inst|RW~1098_q\,
	datad => \memory1_inst|RAM_inst|RW~2405_combout\,
	combout => \memory1_inst|RAM_inst|RW~2406_combout\);

-- Location: LCCOMB_X23_Y10_N16
\memory1_inst|RAM_inst|RW~1482feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1482feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1482feeder_combout\);

-- Location: FF_X23_Y10_N17
\memory1_inst|RAM_inst|RW~1482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1482feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1482_q\);

-- Location: FF_X22_Y10_N5
\memory1_inst|RAM_inst|RW~1450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1450_q\);

-- Location: FF_X24_Y13_N17
\memory1_inst|RAM_inst|RW~1322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1322_q\);

-- Location: FF_X26_Y13_N13
\memory1_inst|RAM_inst|RW~1354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3684_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1354_q\);

-- Location: LCCOMB_X24_Y13_N16
\memory1_inst|RAM_inst|RW~2412\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2412_combout\ = (\address[2]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~1354_q\)))) # (!\address[2]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1322_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1322_q\,
	datad => \memory1_inst|RAM_inst|RW~1354_q\,
	combout => \memory1_inst|RAM_inst|RW~2412_combout\);

-- Location: LCCOMB_X22_Y10_N4
\memory1_inst|RAM_inst|RW~2413\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2413_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2412_combout\ & (\memory1_inst|RAM_inst|RW~1482_q\)) # (!\memory1_inst|RAM_inst|RW~2412_combout\ & ((\memory1_inst|RAM_inst|RW~1450_q\))))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2412_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1482_q\,
	datac => \memory1_inst|RAM_inst|RW~1450_q\,
	datad => \memory1_inst|RAM_inst|RW~2412_combout\,
	combout => \memory1_inst|RAM_inst|RW~2413_combout\);

-- Location: LCCOMB_X14_Y6_N28
\memory1_inst|RAM_inst|RW~1082feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1082feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1082feeder_combout\);

-- Location: FF_X14_Y6_N29
\memory1_inst|RAM_inst|RW~1082\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1082feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1082_q\);

-- Location: FF_X17_Y4_N5
\memory1_inst|RAM_inst|RW~1210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1210_q\);

-- Location: FF_X14_Y6_N27
\memory1_inst|RAM_inst|RW~1050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1050_q\);

-- Location: FF_X12_Y4_N7
\memory1_inst|RAM_inst|RW~1178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1178_q\);

-- Location: LCCOMB_X14_Y6_N26
\memory1_inst|RAM_inst|RW~2409\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2409_combout\ = (\address[2]~input_o\ & (\address[4]~input_o\)) # (!\address[2]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~1178_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1050_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1050_q\,
	datad => \memory1_inst|RAM_inst|RW~1178_q\,
	combout => \memory1_inst|RAM_inst|RW~2409_combout\);

-- Location: LCCOMB_X17_Y4_N4
\memory1_inst|RAM_inst|RW~2410\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2410_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2409_combout\ & ((\memory1_inst|RAM_inst|RW~1210_q\))) # (!\memory1_inst|RAM_inst|RW~2409_combout\ & (\memory1_inst|RAM_inst|RW~1082_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2409_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1082_q\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1210_q\,
	datad => \memory1_inst|RAM_inst|RW~2409_combout\,
	combout => \memory1_inst|RAM_inst|RW~2410_combout\);

-- Location: FF_X23_Y18_N31
\memory1_inst|RAM_inst|RW~1306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1306_q\);

-- Location: LCCOMB_X23_Y18_N0
\memory1_inst|RAM_inst|RW~1338feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1338feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1338feeder_combout\);

-- Location: FF_X23_Y18_N1
\memory1_inst|RAM_inst|RW~1338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1338feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1338_q\);

-- Location: LCCOMB_X23_Y18_N30
\memory1_inst|RAM_inst|RW~2407\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2407_combout\ = (\address[2]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~1338_q\)))) # (!\address[2]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1306_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1306_q\,
	datad => \memory1_inst|RAM_inst|RW~1338_q\,
	combout => \memory1_inst|RAM_inst|RW~2407_combout\);

-- Location: FF_X23_Y17_N5
\memory1_inst|RAM_inst|RW~1466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1466_q\);

-- Location: FF_X23_Y17_N19
\memory1_inst|RAM_inst|RW~1434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1434_q\);

-- Location: LCCOMB_X23_Y17_N4
\memory1_inst|RAM_inst|RW~2408\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2408_combout\ = (\memory1_inst|RAM_inst|RW~2407_combout\ & (((\memory1_inst|RAM_inst|RW~1466_q\)) # (!\address[4]~input_o\))) # (!\memory1_inst|RAM_inst|RW~2407_combout\ & (\address[4]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~1434_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2407_combout\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1466_q\,
	datad => \memory1_inst|RAM_inst|RW~1434_q\,
	combout => \memory1_inst|RAM_inst|RW~2408_combout\);

-- Location: LCCOMB_X17_Y4_N2
\memory1_inst|RAM_inst|RW~2411\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2411_combout\ = (\address[5]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~2408_combout\)))) # (!\address[5]~input_o\ & (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~2410_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2410_combout\,
	datad => \memory1_inst|RAM_inst|RW~2408_combout\,
	combout => \memory1_inst|RAM_inst|RW~2411_combout\);

-- Location: LCCOMB_X17_Y4_N24
\memory1_inst|RAM_inst|RW~2414\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2414_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2411_combout\ & ((\memory1_inst|RAM_inst|RW~2413_combout\))) # (!\memory1_inst|RAM_inst|RW~2411_combout\ & (\memory1_inst|RAM_inst|RW~2406_combout\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2411_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2406_combout\,
	datac => \memory1_inst|RAM_inst|RW~2413_combout\,
	datad => \memory1_inst|RAM_inst|RW~2411_combout\,
	combout => \memory1_inst|RAM_inst|RW~2414_combout\);

-- Location: LCCOMB_X14_Y8_N12
\memory1_inst|RAM_inst|RW~2446\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2446_combout\ = (\memory1_inst|RAM_inst|RW~2435_combout\ & (((\memory1_inst|RAM_inst|RW~2445_combout\)) # (!\address[0]~input_o\))) # (!\memory1_inst|RAM_inst|RW~2435_combout\ & (\address[0]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~2414_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2435_combout\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2445_combout\,
	datad => \memory1_inst|RAM_inst|RW~2414_combout\,
	combout => \memory1_inst|RAM_inst|RW~2446_combout\);

-- Location: FF_X14_Y16_N27
\memory1_inst|RAM_inst|RW~1978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1978_q\);

-- Location: FF_X12_Y13_N21
\memory1_inst|RAM_inst|RW~2042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2042_q\);

-- Location: FF_X11_Y19_N19
\memory1_inst|RAM_inst|RW~1946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1946_q\);

-- Location: LCCOMB_X11_Y19_N0
\memory1_inst|RAM_inst|RW~2010feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2010feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~2010feeder_combout\);

-- Location: FF_X11_Y19_N1
\memory1_inst|RAM_inst|RW~2010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~2010feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2010_q\);

-- Location: LCCOMB_X11_Y19_N18
\memory1_inst|RAM_inst|RW~2539\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2539_combout\ = (\address[3]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~2010_q\)))) # (!\address[3]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~1946_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1946_q\,
	datad => \memory1_inst|RAM_inst|RW~2010_q\,
	combout => \memory1_inst|RAM_inst|RW~2539_combout\);

-- Location: LCCOMB_X12_Y13_N20
\memory1_inst|RAM_inst|RW~2540\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2540_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2539_combout\ & ((\memory1_inst|RAM_inst|RW~2042_q\))) # (!\memory1_inst|RAM_inst|RW~2539_combout\ & (\memory1_inst|RAM_inst|RW~1978_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2539_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1978_q\,
	datac => \memory1_inst|RAM_inst|RW~2042_q\,
	datad => \memory1_inst|RAM_inst|RW~2539_combout\,
	combout => \memory1_inst|RAM_inst|RW~2540_combout\);

-- Location: LCCOMB_X10_Y14_N24
\memory1_inst|RAM_inst|RW~1914feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1914feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1914feeder_combout\);

-- Location: FF_X10_Y14_N25
\memory1_inst|RAM_inst|RW~1914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1914feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3659_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1914_q\);

-- Location: FF_X7_Y14_N9
\memory1_inst|RAM_inst|RW~1850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1850_q\);

-- Location: FF_X7_Y14_N19
\memory1_inst|RAM_inst|RW~1818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1818_q\);

-- Location: LCCOMB_X9_Y14_N28
\memory1_inst|RAM_inst|RW~1882feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1882feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1882feeder_combout\);

-- Location: FF_X9_Y14_N29
\memory1_inst|RAM_inst|RW~1882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1882feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3661_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1882_q\);

-- Location: LCCOMB_X7_Y14_N18
\memory1_inst|RAM_inst|RW~2532\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2532_combout\ = (\address[3]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~1882_q\)))) # (!\address[3]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~1818_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1818_q\,
	datad => \memory1_inst|RAM_inst|RW~1882_q\,
	combout => \memory1_inst|RAM_inst|RW~2532_combout\);

-- Location: LCCOMB_X7_Y14_N8
\memory1_inst|RAM_inst|RW~2533\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2533_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2532_combout\ & (\memory1_inst|RAM_inst|RW~1914_q\)) # (!\memory1_inst|RAM_inst|RW~2532_combout\ & ((\memory1_inst|RAM_inst|RW~1850_q\))))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2532_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1914_q\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1850_q\,
	datad => \memory1_inst|RAM_inst|RW~2532_combout\,
	combout => \memory1_inst|RAM_inst|RW~2533_combout\);

-- Location: FF_X5_Y9_N1
\memory1_inst|RAM_inst|RW~1938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3671_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1938_q\);

-- Location: LCCOMB_X6_Y13_N4
\memory1_inst|RAM_inst|RW~2002feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2002feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~2002feeder_combout\);

-- Location: FF_X6_Y13_N5
\memory1_inst|RAM_inst|RW~2002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~2002feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2002_q\);

-- Location: LCCOMB_X5_Y9_N0
\memory1_inst|RAM_inst|RW~2534\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2534_combout\ = (\address[2]~input_o\ & (\address[3]~input_o\)) # (!\address[2]~input_o\ & ((\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2002_q\))) # (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~1938_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1938_q\,
	datad => \memory1_inst|RAM_inst|RW~2002_q\,
	combout => \memory1_inst|RAM_inst|RW~2534_combout\);

-- Location: FF_X5_Y9_N31
\memory1_inst|RAM_inst|RW~2034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2034_q\);

-- Location: FF_X14_Y9_N29
\memory1_inst|RAM_inst|RW~1970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1970_q\);

-- Location: LCCOMB_X5_Y9_N30
\memory1_inst|RAM_inst|RW~2535\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2535_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2534_combout\ & (\memory1_inst|RAM_inst|RW~2034_q\)) # (!\memory1_inst|RAM_inst|RW~2534_combout\ & ((\memory1_inst|RAM_inst|RW~1970_q\))))) # 
-- (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~2534_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2534_combout\,
	datac => \memory1_inst|RAM_inst|RW~2034_q\,
	datad => \memory1_inst|RAM_inst|RW~1970_q\,
	combout => \memory1_inst|RAM_inst|RW~2535_combout\);

-- Location: LCCOMB_X15_Y9_N18
\memory1_inst|RAM_inst|RW~1842feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1842feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1842feeder_combout\);

-- Location: FF_X15_Y9_N19
\memory1_inst|RAM_inst|RW~1842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1842feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3686_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1842_q\);

-- Location: FF_X9_Y9_N5
\memory1_inst|RAM_inst|RW~1906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3651_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1906_q\);

-- Location: FF_X7_Y13_N17
\memory1_inst|RAM_inst|RW~1810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1810_q\);

-- Location: LCCOMB_X6_Y13_N18
\memory1_inst|RAM_inst|RW~1874feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1874feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1874feeder_combout\);

-- Location: FF_X6_Y13_N19
\memory1_inst|RAM_inst|RW~1874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1874feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1874_q\);

-- Location: LCCOMB_X7_Y13_N16
\memory1_inst|RAM_inst|RW~2536\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2536_combout\ = (\address[3]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~1874_q\)))) # (!\address[3]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~1810_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1810_q\,
	datad => \memory1_inst|RAM_inst|RW~1874_q\,
	combout => \memory1_inst|RAM_inst|RW~2536_combout\);

-- Location: LCCOMB_X9_Y9_N4
\memory1_inst|RAM_inst|RW~2537\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2537_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2536_combout\ & ((\memory1_inst|RAM_inst|RW~1906_q\))) # (!\memory1_inst|RAM_inst|RW~2536_combout\ & (\memory1_inst|RAM_inst|RW~1842_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2536_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1842_q\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1906_q\,
	datad => \memory1_inst|RAM_inst|RW~2536_combout\,
	combout => \memory1_inst|RAM_inst|RW~2537_combout\);

-- Location: LCCOMB_X6_Y8_N26
\memory1_inst|RAM_inst|RW~2538\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2538_combout\ = (\address[0]~input_o\ & (\address[4]~input_o\)) # (!\address[0]~input_o\ & ((\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~2535_combout\)) # (!\address[4]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~2537_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2535_combout\,
	datad => \memory1_inst|RAM_inst|RW~2537_combout\,
	combout => \memory1_inst|RAM_inst|RW~2538_combout\);

-- Location: LCCOMB_X11_Y8_N26
\memory1_inst|RAM_inst|RW~2541\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2541_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2538_combout\ & (\memory1_inst|RAM_inst|RW~2540_combout\)) # (!\memory1_inst|RAM_inst|RW~2538_combout\ & ((\memory1_inst|RAM_inst|RW~2533_combout\))))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~2538_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2540_combout\,
	datab => \memory1_inst|RAM_inst|RW~2533_combout\,
	datac => \address[0]~input_o\,
	datad => \memory1_inst|RAM_inst|RW~2538_combout\,
	combout => \memory1_inst|RAM_inst|RW~2541_combout\);

-- Location: LCCOMB_X11_Y4_N12
\memory1_inst|RAM_inst|RW~1786feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1786feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1786feeder_combout\);

-- Location: FF_X11_Y4_N13
\memory1_inst|RAM_inst|RW~1786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1786feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1786_q\);

-- Location: LCCOMB_X10_Y4_N10
\memory1_inst|RAM_inst|RW~1778feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1778feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1778feeder_combout\);

-- Location: FF_X10_Y4_N11
\memory1_inst|RAM_inst|RW~1778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1778feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1778_q\);

-- Location: FF_X7_Y9_N25
\memory1_inst|RAM_inst|RW~1722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1722_q\);

-- Location: FF_X14_Y9_N31
\memory1_inst|RAM_inst|RW~1714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1714_q\);

-- Location: LCCOMB_X14_Y9_N30
\memory1_inst|RAM_inst|RW~2559\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2559_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~1722_q\) # ((\address[3]~input_o\)))) # (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~1714_q\ & !\address[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1722_q\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1714_q\,
	datad => \address[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~2559_combout\);

-- Location: LCCOMB_X14_Y4_N2
\memory1_inst|RAM_inst|RW~2560\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2560_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2559_combout\ & (\memory1_inst|RAM_inst|RW~1786_q\)) # (!\memory1_inst|RAM_inst|RW~2559_combout\ & ((\memory1_inst|RAM_inst|RW~1778_q\))))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2559_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1786_q\,
	datac => \memory1_inst|RAM_inst|RW~1778_q\,
	datad => \memory1_inst|RAM_inst|RW~2559_combout\,
	combout => \memory1_inst|RAM_inst|RW~2560_combout\);

-- Location: LCCOMB_X10_Y5_N8
\memory1_inst|RAM_inst|RW~1650feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1650feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1650feeder_combout\);

-- Location: FF_X10_Y5_N9
\memory1_inst|RAM_inst|RW~1650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1650feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1650_q\);

-- Location: FF_X9_Y6_N27
\memory1_inst|RAM_inst|RW~1658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1658_q\);

-- Location: FF_X6_Y9_N21
\memory1_inst|RAM_inst|RW~1586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1586_q\);

-- Location: FF_X6_Y9_N11
\memory1_inst|RAM_inst|RW~1594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1594_q\);

-- Location: LCCOMB_X6_Y9_N20
\memory1_inst|RAM_inst|RW~2552\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2552_combout\ = (\address[3]~input_o\ & (\address[0]~input_o\)) # (!\address[3]~input_o\ & ((\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~1594_q\))) # (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~1586_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1586_q\,
	datad => \memory1_inst|RAM_inst|RW~1594_q\,
	combout => \memory1_inst|RAM_inst|RW~2552_combout\);

-- Location: LCCOMB_X9_Y6_N26
\memory1_inst|RAM_inst|RW~2553\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2553_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2552_combout\ & ((\memory1_inst|RAM_inst|RW~1658_q\))) # (!\memory1_inst|RAM_inst|RW~2552_combout\ & (\memory1_inst|RAM_inst|RW~1650_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2552_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1650_q\,
	datac => \memory1_inst|RAM_inst|RW~1658_q\,
	datad => \memory1_inst|RAM_inst|RW~2552_combout\,
	combout => \memory1_inst|RAM_inst|RW~2553_combout\);

-- Location: LCCOMB_X14_Y4_N16
\memory1_inst|RAM_inst|RW~1562feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1562feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1562feeder_combout\);

-- Location: FF_X14_Y4_N17
\memory1_inst|RAM_inst|RW~1562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1562feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1562_q\);

-- Location: FF_X14_Y8_N31
\memory1_inst|RAM_inst|RW~1626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1626_q\);

-- Location: FF_X10_Y10_N17
\memory1_inst|RAM_inst|RW~1554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1554_q\);

-- Location: FF_X9_Y6_N5
\memory1_inst|RAM_inst|RW~1618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1618_q\);

-- Location: LCCOMB_X10_Y10_N16
\memory1_inst|RAM_inst|RW~2556\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2556_combout\ = (\address[3]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~1618_q\)))) # (!\address[3]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~1554_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1554_q\,
	datad => \memory1_inst|RAM_inst|RW~1618_q\,
	combout => \memory1_inst|RAM_inst|RW~2556_combout\);

-- Location: LCCOMB_X14_Y8_N30
\memory1_inst|RAM_inst|RW~2557\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2557_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2556_combout\ & ((\memory1_inst|RAM_inst|RW~1626_q\))) # (!\memory1_inst|RAM_inst|RW~2556_combout\ & (\memory1_inst|RAM_inst|RW~1562_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~2556_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1562_q\,
	datac => \memory1_inst|RAM_inst|RW~1626_q\,
	datad => \memory1_inst|RAM_inst|RW~2556_combout\,
	combout => \memory1_inst|RAM_inst|RW~2557_combout\);

-- Location: FF_X15_Y4_N27
\memory1_inst|RAM_inst|RW~1690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1690_q\);

-- Location: FF_X15_Y4_N5
\memory1_inst|RAM_inst|RW~1754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1754_q\);

-- Location: FF_X7_Y8_N7
\memory1_inst|RAM_inst|RW~1682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1682_q\);

-- Location: LCCOMB_X7_Y10_N2
\memory1_inst|RAM_inst|RW~1746feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1746feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1746feeder_combout\);

-- Location: FF_X7_Y10_N3
\memory1_inst|RAM_inst|RW~1746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1746feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1746_q\);

-- Location: LCCOMB_X7_Y8_N6
\memory1_inst|RAM_inst|RW~2554\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2554_combout\ = (\address[0]~input_o\ & (\address[3]~input_o\)) # (!\address[0]~input_o\ & ((\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~1746_q\))) # (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~1682_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1682_q\,
	datad => \memory1_inst|RAM_inst|RW~1746_q\,
	combout => \memory1_inst|RAM_inst|RW~2554_combout\);

-- Location: LCCOMB_X15_Y4_N4
\memory1_inst|RAM_inst|RW~2555\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2555_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2554_combout\ & ((\memory1_inst|RAM_inst|RW~1754_q\))) # (!\memory1_inst|RAM_inst|RW~2554_combout\ & (\memory1_inst|RAM_inst|RW~1690_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~2554_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1690_q\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1754_q\,
	datad => \memory1_inst|RAM_inst|RW~2554_combout\,
	combout => \memory1_inst|RAM_inst|RW~2555_combout\);

-- Location: LCCOMB_X14_Y8_N20
\memory1_inst|RAM_inst|RW~2558\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2558_combout\ = (\address[4]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~2555_combout\)))) # (!\address[4]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~2557_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2557_combout\,
	datad => \memory1_inst|RAM_inst|RW~2555_combout\,
	combout => \memory1_inst|RAM_inst|RW~2558_combout\);

-- Location: LCCOMB_X14_Y8_N26
\memory1_inst|RAM_inst|RW~2561\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2561_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2558_combout\ & (\memory1_inst|RAM_inst|RW~2560_combout\)) # (!\memory1_inst|RAM_inst|RW~2558_combout\ & ((\memory1_inst|RAM_inst|RW~2553_combout\))))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2558_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2560_combout\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2553_combout\,
	datad => \memory1_inst|RAM_inst|RW~2558_combout\,
	combout => \memory1_inst|RAM_inst|RW~2561_combout\);

-- Location: FF_X10_Y8_N27
\memory1_inst|RAM_inst|RW~1794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1794_q\);

-- Location: FF_X10_Y8_N17
\memory1_inst|RAM_inst|RW~1802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1802_q\);

-- Location: FF_X9_Y8_N13
\memory1_inst|RAM_inst|RW~1730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1730_q\);

-- Location: LCCOMB_X17_Y8_N22
\memory1_inst|RAM_inst|RW~1738feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1738feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1738feeder_combout\);

-- Location: FF_X17_Y8_N23
\memory1_inst|RAM_inst|RW~1738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1738feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1738_q\);

-- Location: LCCOMB_X9_Y8_N12
\memory1_inst|RAM_inst|RW~2549\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2549_combout\ = (\address[0]~input_o\ & ((\address[3]~input_o\) # ((\memory1_inst|RAM_inst|RW~1738_q\)))) # (!\address[0]~input_o\ & (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~1730_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1730_q\,
	datad => \memory1_inst|RAM_inst|RW~1738_q\,
	combout => \memory1_inst|RAM_inst|RW~2549_combout\);

-- Location: LCCOMB_X10_Y8_N16
\memory1_inst|RAM_inst|RW~2550\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2550_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2549_combout\ & ((\memory1_inst|RAM_inst|RW~1802_q\))) # (!\memory1_inst|RAM_inst|RW~2549_combout\ & (\memory1_inst|RAM_inst|RW~1794_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2549_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1794_q\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1802_q\,
	datad => \memory1_inst|RAM_inst|RW~2549_combout\,
	combout => \memory1_inst|RAM_inst|RW~2550_combout\);

-- Location: FF_X10_Y13_N1
\memory1_inst|RAM_inst|RW~1570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1570_q\);

-- Location: LCCOMB_X8_Y13_N24
\memory1_inst|RAM_inst|RW~1634feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1634feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1634feeder_combout\);

-- Location: FF_X8_Y13_N25
\memory1_inst|RAM_inst|RW~1634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1634feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1634_q\);

-- Location: LCCOMB_X10_Y13_N0
\memory1_inst|RAM_inst|RW~2546\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2546_combout\ = (\address[3]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~1634_q\)))) # (!\address[3]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~1570_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1570_q\,
	datad => \memory1_inst|RAM_inst|RW~1634_q\,
	combout => \memory1_inst|RAM_inst|RW~2546_combout\);

-- Location: FF_X11_Y11_N17
\memory1_inst|RAM_inst|RW~1642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1642_q\);

-- Location: LCCOMB_X14_Y7_N10
\memory1_inst|RAM_inst|RW~1578feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1578feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1578feeder_combout\);

-- Location: FF_X14_Y7_N11
\memory1_inst|RAM_inst|RW~1578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1578feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1578_q\);

-- Location: LCCOMB_X11_Y11_N16
\memory1_inst|RAM_inst|RW~2547\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2547_combout\ = (\memory1_inst|RAM_inst|RW~2546_combout\ & (((\memory1_inst|RAM_inst|RW~1642_q\)) # (!\address[0]~input_o\))) # (!\memory1_inst|RAM_inst|RW~2546_combout\ & (\address[0]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~1578_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2546_combout\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1642_q\,
	datad => \memory1_inst|RAM_inst|RW~1578_q\,
	combout => \memory1_inst|RAM_inst|RW~2547_combout\);

-- Location: LCCOMB_X10_Y7_N16
\memory1_inst|RAM_inst|RW~1706feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1706feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1706feeder_combout\);

-- Location: FF_X10_Y7_N17
\memory1_inst|RAM_inst|RW~1706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1706feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1706_q\);

-- Location: FF_X11_Y11_N15
\memory1_inst|RAM_inst|RW~1770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1770_q\);

-- Location: FF_X9_Y7_N25
\memory1_inst|RAM_inst|RW~1698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1698_q\);

-- Location: LCCOMB_X9_Y11_N24
\memory1_inst|RAM_inst|RW~1762feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1762feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1762feeder_combout\);

-- Location: FF_X9_Y11_N25
\memory1_inst|RAM_inst|RW~1762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1762feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1762_q\);

-- Location: LCCOMB_X9_Y7_N24
\memory1_inst|RAM_inst|RW~2544\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2544_combout\ = (\address[0]~input_o\ & (\address[3]~input_o\)) # (!\address[0]~input_o\ & ((\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~1762_q\))) # (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~1698_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1698_q\,
	datad => \memory1_inst|RAM_inst|RW~1762_q\,
	combout => \memory1_inst|RAM_inst|RW~2544_combout\);

-- Location: LCCOMB_X10_Y11_N24
\memory1_inst|RAM_inst|RW~2545\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2545_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2544_combout\ & ((\memory1_inst|RAM_inst|RW~1770_q\))) # (!\memory1_inst|RAM_inst|RW~2544_combout\ & (\memory1_inst|RAM_inst|RW~1706_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~2544_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1706_q\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1770_q\,
	datad => \memory1_inst|RAM_inst|RW~2544_combout\,
	combout => \memory1_inst|RAM_inst|RW~2545_combout\);

-- Location: LCCOMB_X14_Y8_N22
\memory1_inst|RAM_inst|RW~2548\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2548_combout\ = (\address[4]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~2545_combout\)))) # (!\address[4]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~2547_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2547_combout\,
	datad => \memory1_inst|RAM_inst|RW~2545_combout\,
	combout => \memory1_inst|RAM_inst|RW~2548_combout\);

-- Location: FF_X7_Y5_N23
\memory1_inst|RAM_inst|RW~1666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1666_q\);

-- Location: FF_X14_Y11_N21
\memory1_inst|RAM_inst|RW~1674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1674_q\);

-- Location: FF_X8_Y8_N23
\memory1_inst|RAM_inst|RW~1602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1602_q\);

-- Location: FF_X14_Y10_N25
\memory1_inst|RAM_inst|RW~1610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1610_q\);

-- Location: LCCOMB_X8_Y8_N22
\memory1_inst|RAM_inst|RW~2542\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2542_combout\ = (\address[3]~input_o\ & (\address[0]~input_o\)) # (!\address[3]~input_o\ & ((\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~1610_q\))) # (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~1602_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1602_q\,
	datad => \memory1_inst|RAM_inst|RW~1610_q\,
	combout => \memory1_inst|RAM_inst|RW~2542_combout\);

-- Location: LCCOMB_X14_Y11_N20
\memory1_inst|RAM_inst|RW~2543\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2543_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2542_combout\ & ((\memory1_inst|RAM_inst|RW~1674_q\))) # (!\memory1_inst|RAM_inst|RW~2542_combout\ & (\memory1_inst|RAM_inst|RW~1666_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2542_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1666_q\,
	datac => \memory1_inst|RAM_inst|RW~1674_q\,
	datad => \memory1_inst|RAM_inst|RW~2542_combout\,
	combout => \memory1_inst|RAM_inst|RW~2543_combout\);

-- Location: LCCOMB_X14_Y8_N28
\memory1_inst|RAM_inst|RW~2551\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2551_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2548_combout\ & (\memory1_inst|RAM_inst|RW~2550_combout\)) # (!\memory1_inst|RAM_inst|RW~2548_combout\ & ((\memory1_inst|RAM_inst|RW~2543_combout\))))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2548_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2550_combout\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2548_combout\,
	datad => \memory1_inst|RAM_inst|RW~2543_combout\,
	combout => \memory1_inst|RAM_inst|RW~2551_combout\);

-- Location: LCCOMB_X14_Y8_N8
\memory1_inst|RAM_inst|RW~2562\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2562_combout\ = (\address[5]~input_o\ & (\address[1]~input_o\)) # (!\address[5]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2551_combout\))) # (!\address[1]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~2561_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2561_combout\,
	datad => \memory1_inst|RAM_inst|RW~2551_combout\,
	combout => \memory1_inst|RAM_inst|RW~2562_combout\);

-- Location: FF_X11_Y5_N1
\memory1_inst|RAM_inst|RW~2050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2050_q\);

-- Location: FF_X11_Y5_N27
\memory1_inst|RAM_inst|RW~2058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2058_q\);

-- Location: FF_X9_Y13_N15
\memory1_inst|RAM_inst|RW~2018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2018_q\);

-- Location: FF_X11_Y13_N15
\memory1_inst|RAM_inst|RW~2026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2026_q\);

-- Location: LCCOMB_X9_Y13_N14
\memory1_inst|RAM_inst|RW~2570\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2570_combout\ = (\address[2]~input_o\ & (\address[0]~input_o\)) # (!\address[2]~input_o\ & ((\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2026_q\))) # (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~2018_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2018_q\,
	datad => \memory1_inst|RAM_inst|RW~2026_q\,
	combout => \memory1_inst|RAM_inst|RW~2570_combout\);

-- Location: LCCOMB_X11_Y5_N26
\memory1_inst|RAM_inst|RW~2571\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2571_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2570_combout\ & ((\memory1_inst|RAM_inst|RW~2058_q\))) # (!\memory1_inst|RAM_inst|RW~2570_combout\ & (\memory1_inst|RAM_inst|RW~2050_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2570_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2050_q\,
	datac => \memory1_inst|RAM_inst|RW~2058_q\,
	datad => \memory1_inst|RAM_inst|RW~2570_combout\,
	combout => \memory1_inst|RAM_inst|RW~2571_combout\);

-- Location: FF_X14_Y14_N21
\memory1_inst|RAM_inst|RW~1962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3678_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1962_q\);

-- Location: FF_X14_Y14_N31
\memory1_inst|RAM_inst|RW~1994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1994_q\);

-- Location: FF_X10_Y16_N11
\memory1_inst|RAM_inst|RW~1954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3670_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1954_q\);

-- Location: FF_X17_Y16_N21
\memory1_inst|RAM_inst|RW~1986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1986_q\);

-- Location: LCCOMB_X10_Y16_N10
\memory1_inst|RAM_inst|RW~2563\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2563_combout\ = (\address[2]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~1986_q\)))) # (!\address[2]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~1954_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1954_q\,
	datad => \memory1_inst|RAM_inst|RW~1986_q\,
	combout => \memory1_inst|RAM_inst|RW~2563_combout\);

-- Location: LCCOMB_X14_Y14_N30
\memory1_inst|RAM_inst|RW~2564\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2564_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2563_combout\ & ((\memory1_inst|RAM_inst|RW~1994_q\))) # (!\memory1_inst|RAM_inst|RW~2563_combout\ & (\memory1_inst|RAM_inst|RW~1962_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~2563_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1962_q\,
	datac => \memory1_inst|RAM_inst|RW~1994_q\,
	datad => \memory1_inst|RAM_inst|RW~2563_combout\,
	combout => \memory1_inst|RAM_inst|RW~2564_combout\);

-- Location: LCCOMB_X17_Y10_N26
\memory1_inst|RAM_inst|RW~1834feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1834feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1834feeder_combout\);

-- Location: FF_X17_Y10_N27
\memory1_inst|RAM_inst|RW~1834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1834feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1834_q\);

-- Location: FF_X14_Y10_N31
\memory1_inst|RAM_inst|RW~1866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1866_q\);

-- Location: FF_X10_Y13_N31
\memory1_inst|RAM_inst|RW~1826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1826_q\);

-- Location: LCCOMB_X11_Y9_N28
\memory1_inst|RAM_inst|RW~1858feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1858feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1858feeder_combout\);

-- Location: FF_X11_Y9_N29
\memory1_inst|RAM_inst|RW~1858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1858feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1858_q\);

-- Location: LCCOMB_X10_Y13_N30
\memory1_inst|RAM_inst|RW~2567\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2567_combout\ = (\address[2]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~1858_q\)))) # (!\address[2]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~1826_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1826_q\,
	datad => \memory1_inst|RAM_inst|RW~1858_q\,
	combout => \memory1_inst|RAM_inst|RW~2567_combout\);

-- Location: LCCOMB_X14_Y10_N30
\memory1_inst|RAM_inst|RW~2568\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2568_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2567_combout\ & ((\memory1_inst|RAM_inst|RW~1866_q\))) # (!\memory1_inst|RAM_inst|RW~2567_combout\ & (\memory1_inst|RAM_inst|RW~1834_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~2567_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1834_q\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1866_q\,
	datad => \memory1_inst|RAM_inst|RW~2567_combout\,
	combout => \memory1_inst|RAM_inst|RW~2568_combout\);

-- Location: FF_X11_Y13_N9
\memory1_inst|RAM_inst|RW~1898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1898_q\);

-- Location: FF_X8_Y11_N19
\memory1_inst|RAM_inst|RW~1930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1930_q\);

-- Location: FF_X9_Y13_N25
\memory1_inst|RAM_inst|RW~1890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1890_q\);

-- Location: FF_X7_Y5_N13
\memory1_inst|RAM_inst|RW~1922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3654_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1922_q\);

-- Location: LCCOMB_X9_Y13_N24
\memory1_inst|RAM_inst|RW~2565\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2565_combout\ = (\address[2]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~1922_q\)))) # (!\address[2]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~1890_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1890_q\,
	datad => \memory1_inst|RAM_inst|RW~1922_q\,
	combout => \memory1_inst|RAM_inst|RW~2565_combout\);

-- Location: LCCOMB_X8_Y11_N18
\memory1_inst|RAM_inst|RW~2566\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2566_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2565_combout\ & ((\memory1_inst|RAM_inst|RW~1930_q\))) # (!\memory1_inst|RAM_inst|RW~2565_combout\ & (\memory1_inst|RAM_inst|RW~1898_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~2565_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1898_q\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1930_q\,
	datad => \memory1_inst|RAM_inst|RW~2565_combout\,
	combout => \memory1_inst|RAM_inst|RW~2566_combout\);

-- Location: LCCOMB_X9_Y9_N10
\memory1_inst|RAM_inst|RW~2569\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2569_combout\ = (\address[4]~input_o\ & (\address[3]~input_o\)) # (!\address[4]~input_o\ & ((\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2566_combout\))) # (!\address[3]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~2568_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2568_combout\,
	datad => \memory1_inst|RAM_inst|RW~2566_combout\,
	combout => \memory1_inst|RAM_inst|RW~2569_combout\);

-- Location: LCCOMB_X9_Y9_N12
\memory1_inst|RAM_inst|RW~2572\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2572_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2569_combout\ & (\memory1_inst|RAM_inst|RW~2571_combout\)) # (!\memory1_inst|RAM_inst|RW~2569_combout\ & ((\memory1_inst|RAM_inst|RW~2564_combout\))))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2569_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2571_combout\,
	datac => \memory1_inst|RAM_inst|RW~2564_combout\,
	datad => \memory1_inst|RAM_inst|RW~2569_combout\,
	combout => \memory1_inst|RAM_inst|RW~2572_combout\);

-- Location: LCCOMB_X14_Y8_N14
\memory1_inst|RAM_inst|RW~2573\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2573_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2562_combout\ & ((\memory1_inst|RAM_inst|RW~2572_combout\))) # (!\memory1_inst|RAM_inst|RW~2562_combout\ & (\memory1_inst|RAM_inst|RW~2541_combout\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2562_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2541_combout\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2562_combout\,
	datad => \memory1_inst|RAM_inst|RW~2572_combout\,
	combout => \memory1_inst|RAM_inst|RW~2573_combout\);

-- Location: LCCOMB_X16_Y7_N0
\memory1_inst|RAM_inst|RW~746feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~746feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~746feeder_combout\);

-- Location: FF_X16_Y7_N1
\memory1_inst|RAM_inst|RW~746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~746feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~746_q\);

-- Location: FF_X16_Y8_N3
\memory1_inst|RAM_inst|RW~1002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1002_q\);

-- Location: FF_X16_Y8_N17
\memory1_inst|RAM_inst|RW~730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3609_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~730_q\);

-- Location: LCCOMB_X11_Y14_N22
\memory1_inst|RAM_inst|RW~986feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~986feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~986feeder_combout\);

-- Location: FF_X11_Y14_N23
\memory1_inst|RAM_inst|RW~986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~986feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~986_q\);

-- Location: LCCOMB_X16_Y8_N16
\memory1_inst|RAM_inst|RW~2464\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2464_combout\ = (\address[1]~input_o\ & (\address[5]~input_o\)) # (!\address[1]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~986_q\))) # (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~730_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~730_q\,
	datad => \memory1_inst|RAM_inst|RW~986_q\,
	combout => \memory1_inst|RAM_inst|RW~2464_combout\);

-- Location: LCCOMB_X16_Y8_N2
\memory1_inst|RAM_inst|RW~2465\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2465_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2464_combout\ & ((\memory1_inst|RAM_inst|RW~1002_q\))) # (!\memory1_inst|RAM_inst|RW~2464_combout\ & (\memory1_inst|RAM_inst|RW~746_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2464_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~746_q\,
	datac => \memory1_inst|RAM_inst|RW~1002_q\,
	datad => \memory1_inst|RAM_inst|RW~2464_combout\,
	combout => \memory1_inst|RAM_inst|RW~2465_combout\);

-- Location: FF_X5_Y11_N3
\memory1_inst|RAM_inst|RW~738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3600_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~738_q\);

-- Location: FF_X5_Y12_N25
\memory1_inst|RAM_inst|RW~994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3541_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~994_q\);

-- Location: FF_X6_Y12_N25
\memory1_inst|RAM_inst|RW~978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~978_q\);

-- Location: LCCOMB_X7_Y10_N0
\memory1_inst|RAM_inst|RW~722feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~722feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~722feeder_combout\);

-- Location: FF_X7_Y10_N1
\memory1_inst|RAM_inst|RW~722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~722feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3596_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~722_q\);

-- Location: LCCOMB_X6_Y12_N24
\memory1_inst|RAM_inst|RW~2457\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2457_combout\ = (\address[5]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~978_q\)))) # (!\address[5]~input_o\ & (!\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~722_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~978_q\,
	datad => \memory1_inst|RAM_inst|RW~722_q\,
	combout => \memory1_inst|RAM_inst|RW~2457_combout\);

-- Location: LCCOMB_X5_Y12_N24
\memory1_inst|RAM_inst|RW~2458\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2458_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2457_combout\ & ((\memory1_inst|RAM_inst|RW~994_q\))) # (!\memory1_inst|RAM_inst|RW~2457_combout\ & (\memory1_inst|RAM_inst|RW~738_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2457_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~738_q\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~994_q\,
	datad => \memory1_inst|RAM_inst|RW~2457_combout\,
	combout => \memory1_inst|RAM_inst|RW~2458_combout\);

-- Location: FF_X12_Y18_N13
\memory1_inst|RAM_inst|RW~922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~922_q\);

-- Location: FF_X15_Y14_N29
\memory1_inst|RAM_inst|RW~938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3542_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~938_q\);

-- Location: FF_X15_Y14_N3
\memory1_inst|RAM_inst|RW~666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3601_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~666_q\);

-- Location: LCCOMB_X19_Y17_N8
\memory1_inst|RAM_inst|RW~682feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~682feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~682feeder_combout\);

-- Location: FF_X19_Y17_N9
\memory1_inst|RAM_inst|RW~682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~682feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3604_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~682_q\);

-- Location: LCCOMB_X15_Y14_N2
\memory1_inst|RAM_inst|RW~2459\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2459_combout\ = (\address[5]~input_o\ & (\address[1]~input_o\)) # (!\address[5]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~682_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~666_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~666_q\,
	datad => \memory1_inst|RAM_inst|RW~682_q\,
	combout => \memory1_inst|RAM_inst|RW~2459_combout\);

-- Location: LCCOMB_X15_Y14_N28
\memory1_inst|RAM_inst|RW~2460\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2460_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2459_combout\ & ((\memory1_inst|RAM_inst|RW~938_q\))) # (!\memory1_inst|RAM_inst|RW~2459_combout\ & (\memory1_inst|RAM_inst|RW~922_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2459_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~922_q\,
	datac => \memory1_inst|RAM_inst|RW~938_q\,
	datad => \memory1_inst|RAM_inst|RW~2459_combout\,
	combout => \memory1_inst|RAM_inst|RW~2460_combout\);

-- Location: FF_X11_Y15_N15
\memory1_inst|RAM_inst|RW~914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~914_q\);

-- Location: FF_X11_Y15_N13
\memory1_inst|RAM_inst|RW~930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~930_q\);

-- Location: FF_X14_Y15_N21
\memory1_inst|RAM_inst|RW~658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3605_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~658_q\);

-- Location: FF_X14_Y15_N7
\memory1_inst|RAM_inst|RW~674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3608_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~674_q\);

-- Location: LCCOMB_X14_Y15_N20
\memory1_inst|RAM_inst|RW~2461\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2461_combout\ = (\address[5]~input_o\ & (\address[1]~input_o\)) # (!\address[5]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~674_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~658_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~658_q\,
	datad => \memory1_inst|RAM_inst|RW~674_q\,
	combout => \memory1_inst|RAM_inst|RW~2461_combout\);

-- Location: LCCOMB_X11_Y15_N12
\memory1_inst|RAM_inst|RW~2462\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2462_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2461_combout\ & ((\memory1_inst|RAM_inst|RW~930_q\))) # (!\memory1_inst|RAM_inst|RW~2461_combout\ & (\memory1_inst|RAM_inst|RW~914_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2461_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~914_q\,
	datac => \memory1_inst|RAM_inst|RW~930_q\,
	datad => \memory1_inst|RAM_inst|RW~2461_combout\,
	combout => \memory1_inst|RAM_inst|RW~2462_combout\);

-- Location: LCCOMB_X15_Y12_N12
\memory1_inst|RAM_inst|RW~2463\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2463_combout\ = (\address[3]~input_o\ & (\address[0]~input_o\)) # (!\address[3]~input_o\ & ((\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~2460_combout\)) # (!\address[0]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~2462_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2460_combout\,
	datad => \memory1_inst|RAM_inst|RW~2462_combout\,
	combout => \memory1_inst|RAM_inst|RW~2463_combout\);

-- Location: LCCOMB_X15_Y12_N30
\memory1_inst|RAM_inst|RW~2466\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2466_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2463_combout\ & (\memory1_inst|RAM_inst|RW~2465_combout\)) # (!\memory1_inst|RAM_inst|RW~2463_combout\ & ((\memory1_inst|RAM_inst|RW~2458_combout\))))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2463_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2465_combout\,
	datab => \memory1_inst|RAM_inst|RW~2458_combout\,
	datac => \address[3]~input_o\,
	datad => \memory1_inst|RAM_inst|RW~2463_combout\,
	combout => \memory1_inst|RAM_inst|RW~2466_combout\);

-- Location: FF_X8_Y12_N19
\memory1_inst|RAM_inst|RW~594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~594_q\);

-- Location: FF_X8_Y12_N1
\memory1_inst|RAM_inst|RW~610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~610_q\);

-- Location: LCCOMB_X8_Y12_N18
\memory1_inst|RAM_inst|RW~2467\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2467_combout\ = (\address[5]~input_o\ & (\address[1]~input_o\)) # (!\address[5]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~610_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~594_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~594_q\,
	datad => \memory1_inst|RAM_inst|RW~610_q\,
	combout => \memory1_inst|RAM_inst|RW~2467_combout\);

-- Location: FF_X12_Y12_N9
\memory1_inst|RAM_inst|RW~866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3533_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~866_q\);

-- Location: FF_X8_Y10_N23
\memory1_inst|RAM_inst|RW~850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3545_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~850_q\);

-- Location: LCCOMB_X12_Y12_N8
\memory1_inst|RAM_inst|RW~2468\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2468_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2467_combout\ & (\memory1_inst|RAM_inst|RW~866_q\)) # (!\memory1_inst|RAM_inst|RW~2467_combout\ & ((\memory1_inst|RAM_inst|RW~850_q\))))) # 
-- (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~2467_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2467_combout\,
	datac => \memory1_inst|RAM_inst|RW~866_q\,
	datad => \memory1_inst|RAM_inst|RW~850_q\,
	combout => \memory1_inst|RAM_inst|RW~2468_combout\);

-- Location: LCCOMB_X16_Y11_N20
\memory1_inst|RAM_inst|RW~618feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~618feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~618feeder_combout\);

-- Location: FF_X16_Y11_N21
\memory1_inst|RAM_inst|RW~618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~618feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3628_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~618_q\);

-- Location: FF_X19_Y13_N7
\memory1_inst|RAM_inst|RW~874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~874_q\);

-- Location: FF_X16_Y5_N17
\memory1_inst|RAM_inst|RW~602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3625_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~602_q\);

-- Location: FF_X16_Y5_N7
\memory1_inst|RAM_inst|RW~858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~858_q\);

-- Location: LCCOMB_X16_Y5_N16
\memory1_inst|RAM_inst|RW~2474\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2474_combout\ = (\address[1]~input_o\ & (\address[5]~input_o\)) # (!\address[1]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~858_q\))) # (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~602_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~602_q\,
	datad => \memory1_inst|RAM_inst|RW~858_q\,
	combout => \memory1_inst|RAM_inst|RW~2474_combout\);

-- Location: LCCOMB_X19_Y13_N6
\memory1_inst|RAM_inst|RW~2475\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2475_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2474_combout\ & ((\memory1_inst|RAM_inst|RW~874_q\))) # (!\memory1_inst|RAM_inst|RW~2474_combout\ & (\memory1_inst|RAM_inst|RW~618_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2474_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~618_q\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~874_q\,
	datad => \memory1_inst|RAM_inst|RW~2474_combout\,
	combout => \memory1_inst|RAM_inst|RW~2475_combout\);

-- Location: FF_X7_Y13_N31
\memory1_inst|RAM_inst|RW~786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3547_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~786_q\);

-- Location: FF_X7_Y12_N27
\memory1_inst|RAM_inst|RW~802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3535_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~802_q\);

-- Location: FF_X7_Y12_N13
\memory1_inst|RAM_inst|RW~530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~530_q\);

-- Location: FF_X12_Y9_N5
\memory1_inst|RAM_inst|RW~546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3624_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~546_q\);

-- Location: LCCOMB_X7_Y12_N12
\memory1_inst|RAM_inst|RW~2471\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2471_combout\ = (\address[1]~input_o\ & ((\address[5]~input_o\) # ((\memory1_inst|RAM_inst|RW~546_q\)))) # (!\address[1]~input_o\ & (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~530_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~530_q\,
	datad => \memory1_inst|RAM_inst|RW~546_q\,
	combout => \memory1_inst|RAM_inst|RW~2471_combout\);

-- Location: LCCOMB_X7_Y12_N26
\memory1_inst|RAM_inst|RW~2472\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2472_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2471_combout\ & ((\memory1_inst|RAM_inst|RW~802_q\))) # (!\memory1_inst|RAM_inst|RW~2471_combout\ & (\memory1_inst|RAM_inst|RW~786_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2471_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~786_q\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~802_q\,
	datad => \memory1_inst|RAM_inst|RW~2471_combout\,
	combout => \memory1_inst|RAM_inst|RW~2472_combout\);

-- Location: FF_X12_Y15_N3
\memory1_inst|RAM_inst|RW~794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~794_q\);

-- Location: FF_X12_Y15_N25
\memory1_inst|RAM_inst|RW~810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3534_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~810_q\);

-- Location: FF_X15_Y15_N13
\memory1_inst|RAM_inst|RW~538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~538_q\);

-- Location: FF_X19_Y15_N27
\memory1_inst|RAM_inst|RW~554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~554_q\);

-- Location: LCCOMB_X15_Y15_N12
\memory1_inst|RAM_inst|RW~2469\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2469_combout\ = (\address[5]~input_o\ & (\address[1]~input_o\)) # (!\address[5]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~554_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~538_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~538_q\,
	datad => \memory1_inst|RAM_inst|RW~554_q\,
	combout => \memory1_inst|RAM_inst|RW~2469_combout\);

-- Location: LCCOMB_X12_Y15_N24
\memory1_inst|RAM_inst|RW~2470\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2470_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2469_combout\ & ((\memory1_inst|RAM_inst|RW~810_q\))) # (!\memory1_inst|RAM_inst|RW~2469_combout\ & (\memory1_inst|RAM_inst|RW~794_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2469_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~794_q\,
	datac => \memory1_inst|RAM_inst|RW~810_q\,
	datad => \memory1_inst|RAM_inst|RW~2469_combout\,
	combout => \memory1_inst|RAM_inst|RW~2470_combout\);

-- Location: LCCOMB_X15_Y12_N20
\memory1_inst|RAM_inst|RW~2473\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2473_combout\ = (\address[3]~input_o\ & (\address[0]~input_o\)) # (!\address[3]~input_o\ & ((\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2470_combout\))) # (!\address[0]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~2472_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2472_combout\,
	datad => \memory1_inst|RAM_inst|RW~2470_combout\,
	combout => \memory1_inst|RAM_inst|RW~2473_combout\);

-- Location: LCCOMB_X15_Y12_N6
\memory1_inst|RAM_inst|RW~2476\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2476_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2473_combout\ & ((\memory1_inst|RAM_inst|RW~2475_combout\))) # (!\memory1_inst|RAM_inst|RW~2473_combout\ & (\memory1_inst|RAM_inst|RW~2468_combout\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2473_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2468_combout\,
	datac => \memory1_inst|RAM_inst|RW~2475_combout\,
	datad => \memory1_inst|RAM_inst|RW~2473_combout\,
	combout => \memory1_inst|RAM_inst|RW~2476_combout\);

-- Location: LCCOMB_X15_Y12_N24
\memory1_inst|RAM_inst|RW~2477\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2477_combout\ = (\address[2]~input_o\ & (\address[4]~input_o\)) # (!\address[2]~input_o\ & ((\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~2466_combout\)) # (!\address[4]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~2476_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2466_combout\,
	datad => \memory1_inst|RAM_inst|RW~2476_combout\,
	combout => \memory1_inst|RAM_inst|RW~2477_combout\);

-- Location: FF_X17_Y11_N25
\memory1_inst|RAM_inst|RW~586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3591_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~586_q\);

-- Location: FF_X14_Y11_N15
\memory1_inst|RAM_inst|RW~650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3594_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~650_q\);

-- Location: LCCOMB_X17_Y11_N24
\memory1_inst|RAM_inst|RW~2454\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2454_combout\ = (\address[3]~input_o\ & ((\address[5]~input_o\) # ((\memory1_inst|RAM_inst|RW~650_q\)))) # (!\address[3]~input_o\ & (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~586_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~586_q\,
	datad => \memory1_inst|RAM_inst|RW~650_q\,
	combout => \memory1_inst|RAM_inst|RW~2454_combout\);

-- Location: FF_X19_Y11_N1
\memory1_inst|RAM_inst|RW~906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~906_q\);

-- Location: FF_X17_Y14_N13
\memory1_inst|RAM_inst|RW~842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~842_q\);

-- Location: LCCOMB_X19_Y11_N0
\memory1_inst|RAM_inst|RW~2455\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2455_combout\ = (\memory1_inst|RAM_inst|RW~2454_combout\ & (((\memory1_inst|RAM_inst|RW~906_q\)) # (!\address[5]~input_o\))) # (!\memory1_inst|RAM_inst|RW~2454_combout\ & (\address[5]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~842_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2454_combout\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~906_q\,
	datad => \memory1_inst|RAM_inst|RW~842_q\,
	combout => \memory1_inst|RAM_inst|RW~2455_combout\);

-- Location: FF_X14_Y12_N3
\memory1_inst|RAM_inst|RW~890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~890_q\);

-- Location: FF_X14_Y12_N5
\memory1_inst|RAM_inst|RW~634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3586_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~634_q\);

-- Location: FF_X15_Y15_N27
\memory1_inst|RAM_inst|RW~570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3583_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~570_q\);

-- Location: FF_X16_Y17_N9
\memory1_inst|RAM_inst|RW~826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3524_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~826_q\);

-- Location: LCCOMB_X15_Y15_N26
\memory1_inst|RAM_inst|RW~2447\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2447_combout\ = (\address[3]~input_o\ & (\address[5]~input_o\)) # (!\address[3]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~826_q\))) # (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~570_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~570_q\,
	datad => \memory1_inst|RAM_inst|RW~826_q\,
	combout => \memory1_inst|RAM_inst|RW~2447_combout\);

-- Location: LCCOMB_X14_Y12_N4
\memory1_inst|RAM_inst|RW~2448\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2448_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2447_combout\ & (\memory1_inst|RAM_inst|RW~890_q\)) # (!\memory1_inst|RAM_inst|RW~2447_combout\ & ((\memory1_inst|RAM_inst|RW~634_q\))))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2447_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~890_q\,
	datac => \memory1_inst|RAM_inst|RW~634_q\,
	datad => \memory1_inst|RAM_inst|RW~2447_combout\,
	combout => \memory1_inst|RAM_inst|RW~2448_combout\);

-- Location: FF_X16_Y9_N1
\memory1_inst|RAM_inst|RW~642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3582_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~642_q\);

-- Location: FF_X17_Y12_N17
\memory1_inst|RAM_inst|RW~898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~898_q\);

-- Location: FF_X17_Y9_N17
\memory1_inst|RAM_inst|RW~834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~834_q\);

-- Location: FF_X16_Y9_N11
\memory1_inst|RAM_inst|RW~578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~578_q\);

-- Location: LCCOMB_X16_Y9_N10
\memory1_inst|RAM_inst|RW~2449\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2449_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~834_q\) # ((\address[3]~input_o\)))) # (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~578_q\ & !\address[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~834_q\,
	datac => \memory1_inst|RAM_inst|RW~578_q\,
	datad => \address[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~2449_combout\);

-- Location: LCCOMB_X17_Y12_N16
\memory1_inst|RAM_inst|RW~2450\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2450_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2449_combout\ & ((\memory1_inst|RAM_inst|RW~898_q\))) # (!\memory1_inst|RAM_inst|RW~2449_combout\ & (\memory1_inst|RAM_inst|RW~642_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2449_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~642_q\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~898_q\,
	datad => \memory1_inst|RAM_inst|RW~2449_combout\,
	combout => \memory1_inst|RAM_inst|RW~2450_combout\);

-- Location: FF_X12_Y11_N27
\memory1_inst|RAM_inst|RW~626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3590_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~626_q\);

-- Location: FF_X20_Y13_N31
\memory1_inst|RAM_inst|RW~882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~882_q\);

-- Location: FF_X15_Y11_N25
\memory1_inst|RAM_inst|RW~562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3587_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~562_q\);

-- Location: LCCOMB_X15_Y9_N8
\memory1_inst|RAM_inst|RW~818feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~818feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~818feeder_combout\);

-- Location: FF_X15_Y9_N9
\memory1_inst|RAM_inst|RW~818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~818feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~818_q\);

-- Location: LCCOMB_X15_Y11_N24
\memory1_inst|RAM_inst|RW~2451\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2451_combout\ = (\address[3]~input_o\ & (\address[5]~input_o\)) # (!\address[3]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~818_q\))) # (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~562_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~562_q\,
	datad => \memory1_inst|RAM_inst|RW~818_q\,
	combout => \memory1_inst|RAM_inst|RW~2451_combout\);

-- Location: LCCOMB_X20_Y13_N30
\memory1_inst|RAM_inst|RW~2452\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2452_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2451_combout\ & ((\memory1_inst|RAM_inst|RW~882_q\))) # (!\memory1_inst|RAM_inst|RW~2451_combout\ & (\memory1_inst|RAM_inst|RW~626_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2451_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~626_q\,
	datac => \memory1_inst|RAM_inst|RW~882_q\,
	datad => \memory1_inst|RAM_inst|RW~2451_combout\,
	combout => \memory1_inst|RAM_inst|RW~2452_combout\);

-- Location: LCCOMB_X17_Y12_N2
\memory1_inst|RAM_inst|RW~2453\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2453_combout\ = (\address[0]~input_o\ & (((\address[1]~input_o\)))) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~2450_combout\)) # (!\address[1]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~2452_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2450_combout\,
	datac => \address[1]~input_o\,
	datad => \memory1_inst|RAM_inst|RW~2452_combout\,
	combout => \memory1_inst|RAM_inst|RW~2453_combout\);

-- Location: LCCOMB_X14_Y12_N16
\memory1_inst|RAM_inst|RW~2456\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2456_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2453_combout\ & (\memory1_inst|RAM_inst|RW~2455_combout\)) # (!\memory1_inst|RAM_inst|RW~2453_combout\ & ((\memory1_inst|RAM_inst|RW~2448_combout\))))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~2453_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2455_combout\,
	datac => \memory1_inst|RAM_inst|RW~2448_combout\,
	datad => \memory1_inst|RAM_inst|RW~2453_combout\,
	combout => \memory1_inst|RAM_inst|RW~2456_combout\);

-- Location: FF_X23_Y12_N29
\memory1_inst|RAM_inst|RW~1026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1026_q\);

-- Location: FF_X19_Y11_N23
\memory1_inst|RAM_inst|RW~1034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1034_q\);

-- Location: FF_X20_Y16_N31
\memory1_inst|RAM_inst|RW~1010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1010_q\);

-- Location: FF_X20_Y16_N21
\memory1_inst|RAM_inst|RW~1018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1018_q\);

-- Location: LCCOMB_X20_Y16_N30
\memory1_inst|RAM_inst|RW~2485\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2485_combout\ = (\address[1]~input_o\ & (\address[0]~input_o\)) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~1018_q\))) # (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~1010_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1010_q\,
	datad => \memory1_inst|RAM_inst|RW~1018_q\,
	combout => \memory1_inst|RAM_inst|RW~2485_combout\);

-- Location: LCCOMB_X19_Y11_N22
\memory1_inst|RAM_inst|RW~2486\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2486_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2485_combout\ & ((\memory1_inst|RAM_inst|RW~1034_q\))) # (!\memory1_inst|RAM_inst|RW~2485_combout\ & (\memory1_inst|RAM_inst|RW~1026_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2485_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1026_q\,
	datac => \memory1_inst|RAM_inst|RW~1034_q\,
	datad => \memory1_inst|RAM_inst|RW~2485_combout\,
	combout => \memory1_inst|RAM_inst|RW~2486_combout\);

-- Location: FF_X11_Y7_N29
\memory1_inst|RAM_inst|RW~762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3641_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~762_q\);

-- Location: FF_X15_Y7_N11
\memory1_inst|RAM_inst|RW~778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3644_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~778_q\);

-- Location: FF_X11_Y7_N31
\memory1_inst|RAM_inst|RW~754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3633_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~754_q\);

-- Location: LCCOMB_X16_Y6_N22
\memory1_inst|RAM_inst|RW~770feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~770feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~770feeder_combout\);

-- Location: FF_X16_Y6_N23
\memory1_inst|RAM_inst|RW~770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~770feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3636_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~770_q\);

-- Location: LCCOMB_X11_Y7_N30
\memory1_inst|RAM_inst|RW~2478\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2478_combout\ = (\address[1]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~770_q\)))) # (!\address[1]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~754_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~754_q\,
	datad => \memory1_inst|RAM_inst|RW~770_q\,
	combout => \memory1_inst|RAM_inst|RW~2478_combout\);

-- Location: LCCOMB_X15_Y7_N10
\memory1_inst|RAM_inst|RW~2479\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2479_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2478_combout\ & ((\memory1_inst|RAM_inst|RW~778_q\))) # (!\memory1_inst|RAM_inst|RW~2478_combout\ & (\memory1_inst|RAM_inst|RW~762_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~2478_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~762_q\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~778_q\,
	datad => \memory1_inst|RAM_inst|RW~2478_combout\,
	combout => \memory1_inst|RAM_inst|RW~2479_combout\);

-- Location: FF_X15_Y8_N15
\memory1_inst|RAM_inst|RW~690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3637_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~690_q\);

-- Location: LCCOMB_X15_Y11_N18
\memory1_inst|RAM_inst|RW~706feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~706feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~706feeder_combout\);

-- Location: FF_X15_Y11_N19
\memory1_inst|RAM_inst|RW~706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~706feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3640_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~706_q\);

-- Location: LCCOMB_X15_Y8_N14
\memory1_inst|RAM_inst|RW~2482\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2482_combout\ = (\address[0]~input_o\ & (\address[1]~input_o\)) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~706_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~690_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~690_q\,
	datad => \memory1_inst|RAM_inst|RW~706_q\,
	combout => \memory1_inst|RAM_inst|RW~2482_combout\);

-- Location: FF_X15_Y8_N21
\memory1_inst|RAM_inst|RW~714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3632_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~714_q\);

-- Location: FF_X11_Y16_N27
\memory1_inst|RAM_inst|RW~698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3629_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~698_q\);

-- Location: LCCOMB_X15_Y8_N20
\memory1_inst|RAM_inst|RW~2483\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2483_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2482_combout\ & (\memory1_inst|RAM_inst|RW~714_q\)) # (!\memory1_inst|RAM_inst|RW~2482_combout\ & ((\memory1_inst|RAM_inst|RW~698_q\))))) # 
-- (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~2482_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2482_combout\,
	datac => \memory1_inst|RAM_inst|RW~714_q\,
	datad => \memory1_inst|RAM_inst|RW~698_q\,
	combout => \memory1_inst|RAM_inst|RW~2483_combout\);

-- Location: FF_X19_Y14_N13
\memory1_inst|RAM_inst|RW~946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~946_q\);

-- Location: LCCOMB_X23_Y14_N28
\memory1_inst|RAM_inst|RW~962feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~962feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~962feeder_combout\);

-- Location: FF_X23_Y14_N29
\memory1_inst|RAM_inst|RW~962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~962feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~962_q\);

-- Location: LCCOMB_X19_Y14_N12
\memory1_inst|RAM_inst|RW~2480\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2480_combout\ = (\address[0]~input_o\ & (\address[1]~input_o\)) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~962_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~946_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~946_q\,
	datad => \memory1_inst|RAM_inst|RW~962_q\,
	combout => \memory1_inst|RAM_inst|RW~2480_combout\);

-- Location: FF_X19_Y14_N3
\memory1_inst|RAM_inst|RW~970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~970_q\);

-- Location: FF_X14_Y16_N21
\memory1_inst|RAM_inst|RW~954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~954_q\);

-- Location: LCCOMB_X19_Y14_N2
\memory1_inst|RAM_inst|RW~2481\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2481_combout\ = (\memory1_inst|RAM_inst|RW~2480_combout\ & (((\memory1_inst|RAM_inst|RW~970_q\)) # (!\address[0]~input_o\))) # (!\memory1_inst|RAM_inst|RW~2480_combout\ & (\address[0]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~954_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2480_combout\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~970_q\,
	datad => \memory1_inst|RAM_inst|RW~954_q\,
	combout => \memory1_inst|RAM_inst|RW~2481_combout\);

-- Location: LCCOMB_X15_Y8_N6
\memory1_inst|RAM_inst|RW~2484\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2484_combout\ = (\address[5]~input_o\ & (((\address[3]~input_o\) # (\memory1_inst|RAM_inst|RW~2481_combout\)))) # (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~2483_combout\ & (!\address[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2483_combout\,
	datac => \address[3]~input_o\,
	datad => \memory1_inst|RAM_inst|RW~2481_combout\,
	combout => \memory1_inst|RAM_inst|RW~2484_combout\);

-- Location: LCCOMB_X15_Y8_N16
\memory1_inst|RAM_inst|RW~2487\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2487_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2484_combout\ & (\memory1_inst|RAM_inst|RW~2486_combout\)) # (!\memory1_inst|RAM_inst|RW~2484_combout\ & ((\memory1_inst|RAM_inst|RW~2479_combout\))))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2484_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2486_combout\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2479_combout\,
	datad => \memory1_inst|RAM_inst|RW~2484_combout\,
	combout => \memory1_inst|RAM_inst|RW~2487_combout\);

-- Location: LCCOMB_X15_Y12_N14
\memory1_inst|RAM_inst|RW~2488\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2488_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2477_combout\ & ((\memory1_inst|RAM_inst|RW~2487_combout\))) # (!\memory1_inst|RAM_inst|RW~2477_combout\ & (\memory1_inst|RAM_inst|RW~2456_combout\)))) # 
-- (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~2477_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2477_combout\,
	datac => \memory1_inst|RAM_inst|RW~2456_combout\,
	datad => \memory1_inst|RAM_inst|RW~2487_combout\,
	combout => \memory1_inst|RAM_inst|RW~2488_combout\);

-- Location: LCCOMB_X19_Y17_N30
\memory1_inst|RAM_inst|RW~154feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~154feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~154feeder_combout\);

-- Location: FF_X19_Y17_N31
\memory1_inst|RAM_inst|RW~154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~154feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3603_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~154_q\);

-- Location: FF_X19_Y9_N29
\memory1_inst|RAM_inst|RW~186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3631_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~186_q\);

-- Location: FF_X19_Y4_N1
\memory1_inst|RAM_inst|RW~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3607_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~146_q\);

-- Location: FF_X20_Y4_N5
\memory1_inst|RAM_inst|RW~178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3639_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~178_q\);

-- Location: LCCOMB_X19_Y4_N0
\memory1_inst|RAM_inst|RW~2509\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2509_combout\ = (\address[0]~input_o\ & (\address[2]~input_o\)) # (!\address[0]~input_o\ & ((\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~178_q\))) # (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~146_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~146_q\,
	datad => \memory1_inst|RAM_inst|RW~178_q\,
	combout => \memory1_inst|RAM_inst|RW~2509_combout\);

-- Location: LCCOMB_X19_Y9_N28
\memory1_inst|RAM_inst|RW~2510\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2510_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2509_combout\ & ((\memory1_inst|RAM_inst|RW~186_q\))) # (!\memory1_inst|RAM_inst|RW~2509_combout\ & (\memory1_inst|RAM_inst|RW~154_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~2509_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~154_q\,
	datac => \memory1_inst|RAM_inst|RW~186_q\,
	datad => \memory1_inst|RAM_inst|RW~2509_combout\,
	combout => \memory1_inst|RAM_inst|RW~2510_combout\);

-- Location: FF_X19_Y7_N7
\memory1_inst|RAM_inst|RW~218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3611_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~218_q\);

-- Location: FF_X19_Y7_N1
\memory1_inst|RAM_inst|RW~250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3643_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~250_q\);

-- Location: FF_X19_Y5_N25
\memory1_inst|RAM_inst|RW~210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3599_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~210_q\);

-- Location: FF_X20_Y3_N5
\memory1_inst|RAM_inst|RW~242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3635_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~242_q\);

-- Location: LCCOMB_X19_Y5_N24
\memory1_inst|RAM_inst|RW~2516\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2516_combout\ = (\address[2]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~242_q\)))) # (!\address[2]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~210_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~210_q\,
	datad => \memory1_inst|RAM_inst|RW~242_q\,
	combout => \memory1_inst|RAM_inst|RW~2516_combout\);

-- Location: LCCOMB_X19_Y7_N0
\memory1_inst|RAM_inst|RW~2517\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2517_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2516_combout\ & ((\memory1_inst|RAM_inst|RW~250_q\))) # (!\memory1_inst|RAM_inst|RW~2516_combout\ & (\memory1_inst|RAM_inst|RW~218_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~2516_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~218_q\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~250_q\,
	datad => \memory1_inst|RAM_inst|RW~2516_combout\,
	combout => \memory1_inst|RAM_inst|RW~2517_combout\);

-- Location: FF_X19_Y15_N21
\memory1_inst|RAM_inst|RW~26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~26_q\);

-- Location: FF_X15_Y12_N23
\memory1_inst|RAM_inst|RW~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3585_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~58_q\);

-- Location: FF_X15_Y12_N1
\memory1_inst|RAM_inst|RW~18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3623_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~18_q\);

-- Location: LCCOMB_X17_Y17_N30
\memory1_inst|RAM_inst|RW~50feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~50feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~50feeder_combout\);

-- Location: FF_X17_Y17_N31
\memory1_inst|RAM_inst|RW~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~50feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3589_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~50_q\);

-- Location: LCCOMB_X15_Y12_N0
\memory1_inst|RAM_inst|RW~2513\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2513_combout\ = (\address[2]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~50_q\)))) # (!\address[2]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~18_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~18_q\,
	datad => \memory1_inst|RAM_inst|RW~50_q\,
	combout => \memory1_inst|RAM_inst|RW~2513_combout\);

-- Location: LCCOMB_X15_Y12_N22
\memory1_inst|RAM_inst|RW~2514\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2514_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2513_combout\ & ((\memory1_inst|RAM_inst|RW~58_q\))) # (!\memory1_inst|RAM_inst|RW~2513_combout\ & (\memory1_inst|RAM_inst|RW~26_q\)))) # (!\address[0]~input_o\ 
-- & (((\memory1_inst|RAM_inst|RW~2513_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~26_q\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~58_q\,
	datad => \memory1_inst|RAM_inst|RW~2513_combout\,
	combout => \memory1_inst|RAM_inst|RW~2514_combout\);

-- Location: LCCOMB_X16_Y11_N14
\memory1_inst|RAM_inst|RW~90feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~90feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~90feeder_combout\);

-- Location: FF_X16_Y11_N15
\memory1_inst|RAM_inst|RW~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~90feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3627_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~90_q\);

-- Location: FF_X20_Y12_N9
\memory1_inst|RAM_inst|RW~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3584_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~122_q\);

-- Location: FF_X20_Y12_N3
\memory1_inst|RAM_inst|RW~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~82_q\);

-- Location: LCCOMB_X20_Y17_N2
\memory1_inst|RAM_inst|RW~114feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~114feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~114feeder_combout\);

-- Location: FF_X20_Y17_N3
\memory1_inst|RAM_inst|RW~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~114feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3588_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~114_q\);

-- Location: LCCOMB_X20_Y12_N2
\memory1_inst|RAM_inst|RW~2511\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2511_combout\ = (\address[0]~input_o\ & (\address[2]~input_o\)) # (!\address[0]~input_o\ & ((\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~114_q\))) # (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~82_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~82_q\,
	datad => \memory1_inst|RAM_inst|RW~114_q\,
	combout => \memory1_inst|RAM_inst|RW~2511_combout\);

-- Location: LCCOMB_X20_Y12_N8
\memory1_inst|RAM_inst|RW~2512\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2512_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2511_combout\ & ((\memory1_inst|RAM_inst|RW~122_q\))) # (!\memory1_inst|RAM_inst|RW~2511_combout\ & (\memory1_inst|RAM_inst|RW~90_q\)))) # (!\address[0]~input_o\ 
-- & (((\memory1_inst|RAM_inst|RW~2511_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~90_q\,
	datac => \memory1_inst|RAM_inst|RW~122_q\,
	datad => \memory1_inst|RAM_inst|RW~2511_combout\,
	combout => \memory1_inst|RAM_inst|RW~2512_combout\);

-- Location: LCCOMB_X15_Y12_N28
\memory1_inst|RAM_inst|RW~2515\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2515_combout\ = (\address[4]~input_o\ & (\address[3]~input_o\)) # (!\address[4]~input_o\ & ((\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2512_combout\))) # (!\address[3]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~2514_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2514_combout\,
	datad => \memory1_inst|RAM_inst|RW~2512_combout\,
	combout => \memory1_inst|RAM_inst|RW~2515_combout\);

-- Location: LCCOMB_X15_Y12_N26
\memory1_inst|RAM_inst|RW~2518\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2518_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2515_combout\ & ((\memory1_inst|RAM_inst|RW~2517_combout\))) # (!\memory1_inst|RAM_inst|RW~2515_combout\ & (\memory1_inst|RAM_inst|RW~2510_combout\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2515_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2510_combout\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2517_combout\,
	datad => \memory1_inst|RAM_inst|RW~2515_combout\,
	combout => \memory1_inst|RAM_inst|RW~2518_combout\);

-- Location: LCCOMB_X21_Y10_N28
\memory1_inst|RAM_inst|RW~42feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~42feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~42feeder_combout\);

-- Location: FF_X21_Y10_N29
\memory1_inst|RAM_inst|RW~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~42feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~42_q\);

-- Location: FF_X21_Y9_N3
\memory1_inst|RAM_inst|RW~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3593_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~74_q\);

-- Location: FF_X21_Y9_N1
\memory1_inst|RAM_inst|RW~34\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3622_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~34_q\);

-- Location: FF_X24_Y9_N7
\memory1_inst|RAM_inst|RW~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~66_q\);

-- Location: LCCOMB_X21_Y9_N0
\memory1_inst|RAM_inst|RW~2503\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2503_combout\ = (\address[0]~input_o\ & (\address[2]~input_o\)) # (!\address[0]~input_o\ & ((\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~66_q\))) # (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~34_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~34_q\,
	datad => \memory1_inst|RAM_inst|RW~66_q\,
	combout => \memory1_inst|RAM_inst|RW~2503_combout\);

-- Location: LCCOMB_X21_Y9_N2
\memory1_inst|RAM_inst|RW~2504\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2504_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2503_combout\ & ((\memory1_inst|RAM_inst|RW~74_q\))) # (!\memory1_inst|RAM_inst|RW~2503_combout\ & (\memory1_inst|RAM_inst|RW~42_q\)))) # (!\address[0]~input_o\ 
-- & (((\memory1_inst|RAM_inst|RW~2503_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~42_q\,
	datac => \memory1_inst|RAM_inst|RW~74_q\,
	datad => \memory1_inst|RAM_inst|RW~2503_combout\,
	combout => \memory1_inst|RAM_inst|RW~2504_combout\);

-- Location: LCCOMB_X21_Y11_N24
\memory1_inst|RAM_inst|RW~106feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~106feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~106feeder_combout\);

-- Location: FF_X21_Y11_N25
\memory1_inst|RAM_inst|RW~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~106feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3626_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~106_q\);

-- Location: FF_X21_Y12_N23
\memory1_inst|RAM_inst|RW~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3592_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~138_q\);

-- Location: FF_X21_Y12_N13
\memory1_inst|RAM_inst|RW~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~98_q\);

-- Location: FF_X24_Y9_N17
\memory1_inst|RAM_inst|RW~130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~130_q\);

-- Location: LCCOMB_X21_Y12_N12
\memory1_inst|RAM_inst|RW~2501\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2501_combout\ = (\address[2]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~130_q\)))) # (!\address[2]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~98_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~98_q\,
	datad => \memory1_inst|RAM_inst|RW~130_q\,
	combout => \memory1_inst|RAM_inst|RW~2501_combout\);

-- Location: LCCOMB_X21_Y12_N22
\memory1_inst|RAM_inst|RW~2502\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2502_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2501_combout\ & ((\memory1_inst|RAM_inst|RW~138_q\))) # (!\memory1_inst|RAM_inst|RW~2501_combout\ & (\memory1_inst|RAM_inst|RW~106_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~2501_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~106_q\,
	datac => \memory1_inst|RAM_inst|RW~138_q\,
	datad => \memory1_inst|RAM_inst|RW~2501_combout\,
	combout => \memory1_inst|RAM_inst|RW~2502_combout\);

-- Location: LCCOMB_X15_Y12_N16
\memory1_inst|RAM_inst|RW~2505\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2505_combout\ = (\address[4]~input_o\ & (\address[3]~input_o\)) # (!\address[4]~input_o\ & ((\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2502_combout\))) # (!\address[3]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~2504_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2504_combout\,
	datad => \memory1_inst|RAM_inst|RW~2502_combout\,
	combout => \memory1_inst|RAM_inst|RW~2505_combout\);

-- Location: LCCOMB_X21_Y6_N0
\memory1_inst|RAM_inst|RW~258feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~258feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~258feeder_combout\);

-- Location: FF_X21_Y6_N1
\memory1_inst|RAM_inst|RW~258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~258feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3634_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~258_q\);

-- Location: FF_X22_Y7_N1
\memory1_inst|RAM_inst|RW~266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3642_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~266_q\);

-- Location: FF_X23_Y7_N29
\memory1_inst|RAM_inst|RW~226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3598_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~226_q\);

-- Location: LCCOMB_X22_Y11_N20
\memory1_inst|RAM_inst|RW~234feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~234feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~234feeder_combout\);

-- Location: FF_X22_Y11_N21
\memory1_inst|RAM_inst|RW~234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~234feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3610_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~234_q\);

-- Location: LCCOMB_X23_Y7_N28
\memory1_inst|RAM_inst|RW~2506\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2506_combout\ = (\address[0]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~234_q\)))) # (!\address[0]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~226_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~226_q\,
	datad => \memory1_inst|RAM_inst|RW~234_q\,
	combout => \memory1_inst|RAM_inst|RW~2506_combout\);

-- Location: LCCOMB_X22_Y7_N0
\memory1_inst|RAM_inst|RW~2507\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2507_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2506_combout\ & ((\memory1_inst|RAM_inst|RW~266_q\))) # (!\memory1_inst|RAM_inst|RW~2506_combout\ & (\memory1_inst|RAM_inst|RW~258_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2506_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~258_q\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~266_q\,
	datad => \memory1_inst|RAM_inst|RW~2506_combout\,
	combout => \memory1_inst|RAM_inst|RW~2507_combout\);

-- Location: FF_X22_Y5_N3
\memory1_inst|RAM_inst|RW~162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3606_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~162_q\);

-- Location: LCCOMB_X23_Y5_N6
\memory1_inst|RAM_inst|RW~194feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~194feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~194feeder_combout\);

-- Location: FF_X23_Y5_N7
\memory1_inst|RAM_inst|RW~194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~194feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3638_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~194_q\);

-- Location: LCCOMB_X22_Y5_N2
\memory1_inst|RAM_inst|RW~2499\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2499_combout\ = (\address[2]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~194_q\)))) # (!\address[2]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~162_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~162_q\,
	datad => \memory1_inst|RAM_inst|RW~194_q\,
	combout => \memory1_inst|RAM_inst|RW~2499_combout\);

-- Location: FF_X21_Y8_N23
\memory1_inst|RAM_inst|RW~202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3630_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~202_q\);

-- Location: LCCOMB_X23_Y5_N24
\memory1_inst|RAM_inst|RW~170feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~170feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~170feeder_combout\);

-- Location: FF_X23_Y5_N25
\memory1_inst|RAM_inst|RW~170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~170feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3602_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~170_q\);

-- Location: LCCOMB_X21_Y8_N22
\memory1_inst|RAM_inst|RW~2500\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2500_combout\ = (\memory1_inst|RAM_inst|RW~2499_combout\ & (((\memory1_inst|RAM_inst|RW~202_q\)) # (!\address[0]~input_o\))) # (!\memory1_inst|RAM_inst|RW~2499_combout\ & (\address[0]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~170_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2499_combout\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~202_q\,
	datad => \memory1_inst|RAM_inst|RW~170_q\,
	combout => \memory1_inst|RAM_inst|RW~2500_combout\);

-- Location: LCCOMB_X15_Y12_N10
\memory1_inst|RAM_inst|RW~2508\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2508_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2505_combout\ & (\memory1_inst|RAM_inst|RW~2507_combout\)) # (!\memory1_inst|RAM_inst|RW~2505_combout\ & ((\memory1_inst|RAM_inst|RW~2500_combout\))))) # 
-- (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~2505_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2505_combout\,
	datac => \memory1_inst|RAM_inst|RW~2507_combout\,
	datad => \memory1_inst|RAM_inst|RW~2500_combout\,
	combout => \memory1_inst|RAM_inst|RW~2508_combout\);

-- Location: LCCOMB_X15_Y12_N8
\memory1_inst|RAM_inst|RW~2519\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2519_combout\ = (\address[5]~input_o\ & (\address[1]~input_o\)) # (!\address[5]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2508_combout\))) # (!\address[1]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~2518_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2518_combout\,
	datad => \memory1_inst|RAM_inst|RW~2508_combout\,
	combout => \memory1_inst|RAM_inst|RW~2519_combout\);

-- Location: FF_X21_Y16_N11
\memory1_inst|RAM_inst|RW~466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~466_q\);

-- Location: FF_X22_Y16_N19
\memory1_inst|RAM_inst|RW~474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3552_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~474_q\);

-- Location: LCCOMB_X21_Y16_N10
\memory1_inst|RAM_inst|RW~2496\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2496_combout\ = (\address[2]~input_o\ & (\address[0]~input_o\)) # (!\address[2]~input_o\ & ((\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~474_q\))) # (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~466_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~466_q\,
	datad => \memory1_inst|RAM_inst|RW~474_q\,
	combout => \memory1_inst|RAM_inst|RW~2496_combout\);

-- Location: FF_X21_Y16_N9
\memory1_inst|RAM_inst|RW~506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~506_q\);

-- Location: LCCOMB_X20_Y17_N28
\memory1_inst|RAM_inst|RW~498feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~498feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~498feeder_combout\);

-- Location: FF_X20_Y17_N29
\memory1_inst|RAM_inst|RW~498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~498feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~498_q\);

-- Location: LCCOMB_X21_Y16_N8
\memory1_inst|RAM_inst|RW~2497\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2497_combout\ = (\memory1_inst|RAM_inst|RW~2496_combout\ & (((\memory1_inst|RAM_inst|RW~506_q\)) # (!\address[2]~input_o\))) # (!\memory1_inst|RAM_inst|RW~2496_combout\ & (\address[2]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~498_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2496_combout\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~506_q\,
	datad => \memory1_inst|RAM_inst|RW~498_q\,
	combout => \memory1_inst|RAM_inst|RW~2497_combout\);

-- Location: FF_X21_Y13_N27
\memory1_inst|RAM_inst|RW~378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~378_q\);

-- Location: FF_X20_Y13_N21
\memory1_inst|RAM_inst|RW~370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~370_q\);

-- Location: FF_X21_Y13_N5
\memory1_inst|RAM_inst|RW~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~338_q\);

-- Location: LCCOMB_X20_Y15_N8
\memory1_inst|RAM_inst|RW~346feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~346feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~346feeder_combout\);

-- Location: FF_X20_Y15_N9
\memory1_inst|RAM_inst|RW~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~346feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3556_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~346_q\);

-- Location: LCCOMB_X21_Y13_N4
\memory1_inst|RAM_inst|RW~2489\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2489_combout\ = (\address[2]~input_o\ & (\address[0]~input_o\)) # (!\address[2]~input_o\ & ((\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~346_q\))) # (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~338_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~338_q\,
	datad => \memory1_inst|RAM_inst|RW~346_q\,
	combout => \memory1_inst|RAM_inst|RW~2489_combout\);

-- Location: LCCOMB_X20_Y13_N20
\memory1_inst|RAM_inst|RW~2490\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2490_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2489_combout\ & (\memory1_inst|RAM_inst|RW~378_q\)) # (!\memory1_inst|RAM_inst|RW~2489_combout\ & ((\memory1_inst|RAM_inst|RW~370_q\))))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~378_q\,
	datac => \memory1_inst|RAM_inst|RW~370_q\,
	datad => \memory1_inst|RAM_inst|RW~2489_combout\,
	combout => \memory1_inst|RAM_inst|RW~2490_combout\);

-- Location: FF_X22_Y16_N29
\memory1_inst|RAM_inst|RW~410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~410_q\);

-- Location: FF_X17_Y15_N11
\memory1_inst|RAM_inst|RW~442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~442_q\);

-- Location: FF_X22_Y15_N17
\memory1_inst|RAM_inst|RW~402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~402_q\);

-- Location: LCCOMB_X22_Y14_N22
\memory1_inst|RAM_inst|RW~434feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~434feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~434feeder_combout\);

-- Location: FF_X22_Y14_N23
\memory1_inst|RAM_inst|RW~434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~434feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3519_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~434_q\);

-- Location: LCCOMB_X22_Y15_N16
\memory1_inst|RAM_inst|RW~2491\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2491_combout\ = (\address[2]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~434_q\)))) # (!\address[2]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~402_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~402_q\,
	datad => \memory1_inst|RAM_inst|RW~434_q\,
	combout => \memory1_inst|RAM_inst|RW~2491_combout\);

-- Location: LCCOMB_X17_Y15_N10
\memory1_inst|RAM_inst|RW~2492\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2492_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2491_combout\ & ((\memory1_inst|RAM_inst|RW~442_q\))) # (!\memory1_inst|RAM_inst|RW~2491_combout\ & (\memory1_inst|RAM_inst|RW~410_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~2491_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~410_q\,
	datac => \memory1_inst|RAM_inst|RW~442_q\,
	datad => \memory1_inst|RAM_inst|RW~2491_combout\,
	combout => \memory1_inst|RAM_inst|RW~2492_combout\);

-- Location: LCCOMB_X23_Y15_N20
\memory1_inst|RAM_inst|RW~282feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~282feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~282feeder_combout\);

-- Location: FF_X23_Y15_N21
\memory1_inst|RAM_inst|RW~282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~282feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~282_q\);

-- Location: FF_X17_Y15_N5
\memory1_inst|RAM_inst|RW~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~314_q\);

-- Location: FF_X20_Y15_N27
\memory1_inst|RAM_inst|RW~274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~274_q\);

-- Location: FF_X16_Y17_N3
\memory1_inst|RAM_inst|RW~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~306_q\);

-- Location: LCCOMB_X20_Y15_N26
\memory1_inst|RAM_inst|RW~2493\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2493_combout\ = (\address[0]~input_o\ & (\address[2]~input_o\)) # (!\address[0]~input_o\ & ((\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~306_q\))) # (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~274_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~274_q\,
	datad => \memory1_inst|RAM_inst|RW~306_q\,
	combout => \memory1_inst|RAM_inst|RW~2493_combout\);

-- Location: LCCOMB_X17_Y15_N4
\memory1_inst|RAM_inst|RW~2494\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2494_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2493_combout\ & ((\memory1_inst|RAM_inst|RW~314_q\))) # (!\memory1_inst|RAM_inst|RW~2493_combout\ & (\memory1_inst|RAM_inst|RW~282_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~2493_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~282_q\,
	datac => \memory1_inst|RAM_inst|RW~314_q\,
	datad => \memory1_inst|RAM_inst|RW~2493_combout\,
	combout => \memory1_inst|RAM_inst|RW~2494_combout\);

-- Location: LCCOMB_X16_Y15_N24
\memory1_inst|RAM_inst|RW~2495\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2495_combout\ = (\address[3]~input_o\ & (\address[4]~input_o\)) # (!\address[3]~input_o\ & ((\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~2492_combout\)) # (!\address[4]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~2494_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2492_combout\,
	datad => \memory1_inst|RAM_inst|RW~2494_combout\,
	combout => \memory1_inst|RAM_inst|RW~2495_combout\);

-- Location: LCCOMB_X16_Y15_N22
\memory1_inst|RAM_inst|RW~2498\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2498_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2495_combout\ & (\memory1_inst|RAM_inst|RW~2497_combout\)) # (!\memory1_inst|RAM_inst|RW~2495_combout\ & ((\memory1_inst|RAM_inst|RW~2490_combout\))))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2495_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2497_combout\,
	datac => \memory1_inst|RAM_inst|RW~2490_combout\,
	datad => \memory1_inst|RAM_inst|RW~2495_combout\,
	combout => \memory1_inst|RAM_inst|RW~2498_combout\);

-- Location: FF_X22_Y15_N3
\memory1_inst|RAM_inst|RW~418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3531_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~418_q\);

-- Location: LCCOMB_X23_Y14_N14
\memory1_inst|RAM_inst|RW~450feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~450feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~450feeder_combout\);

-- Location: FF_X23_Y14_N15
\memory1_inst|RAM_inst|RW~450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~450feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~450_q\);

-- Location: LCCOMB_X22_Y15_N2
\memory1_inst|RAM_inst|RW~2520\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2520_combout\ = (\address[2]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~450_q\)))) # (!\address[2]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~418_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~418_q\,
	datad => \memory1_inst|RAM_inst|RW~450_q\,
	combout => \memory1_inst|RAM_inst|RW~2520_combout\);

-- Location: FF_X16_Y15_N17
\memory1_inst|RAM_inst|RW~458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~458_q\);

-- Location: FF_X22_Y17_N21
\memory1_inst|RAM_inst|RW~426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3530_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~426_q\);

-- Location: LCCOMB_X16_Y15_N16
\memory1_inst|RAM_inst|RW~2521\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2521_combout\ = (\memory1_inst|RAM_inst|RW~2520_combout\ & (((\memory1_inst|RAM_inst|RW~458_q\)) # (!\address[0]~input_o\))) # (!\memory1_inst|RAM_inst|RW~2520_combout\ & (\address[0]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~426_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2520_combout\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~458_q\,
	datad => \memory1_inst|RAM_inst|RW~426_q\,
	combout => \memory1_inst|RAM_inst|RW~2521_combout\);

-- Location: LCCOMB_X23_Y15_N14
\memory1_inst|RAM_inst|RW~298feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~298feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~298feeder_combout\);

-- Location: FF_X23_Y15_N15
\memory1_inst|RAM_inst|RW~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~298feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3538_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~298_q\);

-- Location: FF_X16_Y15_N27
\memory1_inst|RAM_inst|RW~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~330_q\);

-- Location: FF_X21_Y15_N11
\memory1_inst|RAM_inst|RW~290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3539_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~290_q\);

-- Location: LCCOMB_X26_Y15_N10
\memory1_inst|RAM_inst|RW~322feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~322feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~322feeder_combout\);

-- Location: FF_X26_Y15_N11
\memory1_inst|RAM_inst|RW~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~322feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~322_q\);

-- Location: LCCOMB_X21_Y15_N10
\memory1_inst|RAM_inst|RW~2524\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2524_combout\ = (\address[2]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~322_q\)))) # (!\address[2]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~290_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~290_q\,
	datad => \memory1_inst|RAM_inst|RW~322_q\,
	combout => \memory1_inst|RAM_inst|RW~2524_combout\);

-- Location: LCCOMB_X16_Y15_N26
\memory1_inst|RAM_inst|RW~2525\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2525_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2524_combout\ & ((\memory1_inst|RAM_inst|RW~330_q\))) # (!\memory1_inst|RAM_inst|RW~2524_combout\ & (\memory1_inst|RAM_inst|RW~298_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~2524_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~298_q\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~330_q\,
	datad => \memory1_inst|RAM_inst|RW~2524_combout\,
	combout => \memory1_inst|RAM_inst|RW~2525_combout\);

-- Location: LCCOMB_X26_Y15_N8
\memory1_inst|RAM_inst|RW~386feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~386feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~386feeder_combout\);

-- Location: FF_X26_Y15_N9
\memory1_inst|RAM_inst|RW~386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~386feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~386_q\);

-- Location: FF_X24_Y15_N21
\memory1_inst|RAM_inst|RW~394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~394_q\);

-- Location: FF_X22_Y12_N13
\memory1_inst|RAM_inst|RW~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3537_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~354_q\);

-- Location: FF_X21_Y15_N29
\memory1_inst|RAM_inst|RW~362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3540_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~362_q\);

-- Location: LCCOMB_X22_Y12_N12
\memory1_inst|RAM_inst|RW~2522\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2522_combout\ = (\address[0]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~362_q\)))) # (!\address[0]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~354_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~354_q\,
	datad => \memory1_inst|RAM_inst|RW~362_q\,
	combout => \memory1_inst|RAM_inst|RW~2522_combout\);

-- Location: LCCOMB_X24_Y15_N20
\memory1_inst|RAM_inst|RW~2523\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2523_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2522_combout\ & ((\memory1_inst|RAM_inst|RW~394_q\))) # (!\memory1_inst|RAM_inst|RW~2522_combout\ & (\memory1_inst|RAM_inst|RW~386_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2522_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~386_q\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~394_q\,
	datad => \memory1_inst|RAM_inst|RW~2522_combout\,
	combout => \memory1_inst|RAM_inst|RW~2523_combout\);

-- Location: LCCOMB_X16_Y15_N8
\memory1_inst|RAM_inst|RW~2526\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2526_combout\ = (\address[3]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~2523_combout\)))) # (!\address[3]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~2525_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2525_combout\,
	datad => \memory1_inst|RAM_inst|RW~2523_combout\,
	combout => \memory1_inst|RAM_inst|RW~2526_combout\);

-- Location: FF_X23_Y7_N7
\memory1_inst|RAM_inst|RW~514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~514_q\);

-- Location: FF_X23_Y8_N9
\memory1_inst|RAM_inst|RW~522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~522_q\);

-- Location: FF_X22_Y12_N15
\memory1_inst|RAM_inst|RW~482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3529_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~482_q\);

-- Location: FF_X23_Y13_N7
\memory1_inst|RAM_inst|RW~490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~490_q\);

-- Location: LCCOMB_X22_Y12_N14
\memory1_inst|RAM_inst|RW~2527\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2527_combout\ = (\address[0]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~490_q\)))) # (!\address[0]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~482_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~482_q\,
	datad => \memory1_inst|RAM_inst|RW~490_q\,
	combout => \memory1_inst|RAM_inst|RW~2527_combout\);

-- Location: LCCOMB_X23_Y8_N8
\memory1_inst|RAM_inst|RW~2528\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2528_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2527_combout\ & ((\memory1_inst|RAM_inst|RW~522_q\))) # (!\memory1_inst|RAM_inst|RW~2527_combout\ & (\memory1_inst|RAM_inst|RW~514_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2527_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~514_q\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~522_q\,
	datad => \memory1_inst|RAM_inst|RW~2527_combout\,
	combout => \memory1_inst|RAM_inst|RW~2528_combout\);

-- Location: LCCOMB_X16_Y15_N18
\memory1_inst|RAM_inst|RW~2529\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2529_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2526_combout\ & ((\memory1_inst|RAM_inst|RW~2528_combout\))) # (!\memory1_inst|RAM_inst|RW~2526_combout\ & (\memory1_inst|RAM_inst|RW~2521_combout\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2526_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2521_combout\,
	datac => \memory1_inst|RAM_inst|RW~2526_combout\,
	datad => \memory1_inst|RAM_inst|RW~2528_combout\,
	combout => \memory1_inst|RAM_inst|RW~2529_combout\);

-- Location: LCCOMB_X15_Y12_N2
\memory1_inst|RAM_inst|RW~2530\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2530_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2519_combout\ & ((\memory1_inst|RAM_inst|RW~2529_combout\))) # (!\memory1_inst|RAM_inst|RW~2519_combout\ & (\memory1_inst|RAM_inst|RW~2498_combout\)))) # 
-- (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~2519_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2519_combout\,
	datac => \memory1_inst|RAM_inst|RW~2498_combout\,
	datad => \memory1_inst|RAM_inst|RW~2529_combout\,
	combout => \memory1_inst|RAM_inst|RW~2530_combout\);

-- Location: LCCOMB_X15_Y12_N4
\memory1_inst|RAM_inst|RW~2531\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2531_combout\ = (\address[6]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~2488_combout\)))) # (!\address[6]~input_o\ & (!\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2530_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2488_combout\,
	datad => \memory1_inst|RAM_inst|RW~2530_combout\,
	combout => \memory1_inst|RAM_inst|RW~2531_combout\);

-- Location: LCCOMB_X14_Y8_N0
\memory1_inst|RAM_inst|RW~2574\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2574_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2531_combout\ & ((\memory1_inst|RAM_inst|RW~2573_combout\))) # (!\memory1_inst|RAM_inst|RW~2531_combout\ & (\memory1_inst|RAM_inst|RW~2446_combout\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2531_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2446_combout\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2573_combout\,
	datad => \memory1_inst|RAM_inst|RW~2531_combout\,
	combout => \memory1_inst|RAM_inst|RW~2574_combout\);

-- Location: FF_X14_Y8_N1
\memory1_inst|RAM_inst|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~2574_combout\,
	ena => \memory1_inst|RAM_inst|data_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|data_out\(1));

-- Location: LCCOMB_X14_Y17_N10
\memory1_inst|input_mux_inst|data_out[1]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|input_mux_inst|data_out[1]~7_combout\ = (\memory1_inst|input_mux_inst|data_out[4]~2_combout\ & (((\memory1_inst|input_mux_inst|data_out[4]~3_combout\)))) # (!\memory1_inst|input_mux_inst|data_out[4]~2_combout\ & 
-- ((\memory1_inst|input_mux_inst|data_out[4]~3_combout\ & (\memory1_inst|ROM_inst|data_out\(1))) # (!\memory1_inst|input_mux_inst|data_out[4]~3_combout\ & ((\memory1_inst|RAM_inst|data_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|ROM_inst|data_out\(1),
	datab => \memory1_inst|RAM_inst|data_out\(1),
	datac => \memory1_inst|input_mux_inst|data_out[4]~2_combout\,
	datad => \memory1_inst|input_mux_inst|data_out[4]~3_combout\,
	combout => \memory1_inst|input_mux_inst|data_out[1]~7_combout\);

-- Location: LCCOMB_X14_Y18_N20
\memory1_inst|output_ports_inst|port_out_01[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|output_ports_inst|port_out_01[1]~feeder_combout\ = \data_in[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[1]~input_o\,
	combout => \memory1_inst|output_ports_inst|port_out_01[1]~feeder_combout\);

-- Location: FF_X14_Y18_N21
\memory1_inst|output_ports_inst|port_out_01[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|output_ports_inst|port_out_01[1]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \memory1_inst|output_ports_inst|process_01~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|output_ports_inst|port_out_01\(1));

-- Location: FF_X14_Y18_N19
\memory1_inst|output_ports_inst|port_out_00[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[1]~input_o\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \memory1_inst|output_ports_inst|process_00~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|output_ports_inst|port_out_00\(1));

-- Location: LCCOMB_X14_Y18_N18
\memory1_inst|input_mux_inst|data_out[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|input_mux_inst|data_out\(1) = (\memory1_inst|input_mux_inst|data_out[1]~7_combout\ & (((\memory1_inst|output_ports_inst|port_out_00\(1)) # (!\memory1_inst|input_mux_inst|data_out[4]~13_combout\)))) # 
-- (!\memory1_inst|input_mux_inst|data_out[1]~7_combout\ & (\memory1_inst|output_ports_inst|port_out_01\(1) & ((\memory1_inst|input_mux_inst|data_out[4]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|data_out[1]~7_combout\,
	datab => \memory1_inst|output_ports_inst|port_out_01\(1),
	datac => \memory1_inst|output_ports_inst|port_out_00\(1),
	datad => \memory1_inst|input_mux_inst|data_out[4]~13_combout\,
	combout => \memory1_inst|input_mux_inst|data_out\(1));

-- Location: IOIBUF_X14_Y0_N8
\data_in[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_in(3),
	o => \data_in[3]~input_o\);

-- Location: FF_X12_Y12_N21
\memory1_inst|RAM_inst|RW~1100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1100_q\);

-- Location: FF_X23_Y10_N9
\memory1_inst|RAM_inst|RW~1356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3684_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1356_q\);

-- Location: FF_X21_Y9_N19
\memory1_inst|RAM_inst|RW~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3593_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~76_q\);

-- Location: FF_X17_Y14_N7
\memory1_inst|RAM_inst|RW~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~332_q\);

-- Location: LCCOMB_X21_Y9_N18
\memory1_inst|RAM_inst|RW~2690\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2690_combout\ = (\address[5]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~332_q\)))) # (!\address[5]~input_o\ & (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~76_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~76_q\,
	datad => \memory1_inst|RAM_inst|RW~332_q\,
	combout => \memory1_inst|RAM_inst|RW~2690_combout\);

-- Location: LCCOMB_X23_Y10_N8
\memory1_inst|RAM_inst|RW~2691\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2691_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2690_combout\ & ((\memory1_inst|RAM_inst|RW~1356_q\))) # (!\memory1_inst|RAM_inst|RW~2690_combout\ & (\memory1_inst|RAM_inst|RW~1100_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2690_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1100_q\,
	datac => \memory1_inst|RAM_inst|RW~1356_q\,
	datad => \memory1_inst|RAM_inst|RW~2690_combout\,
	combout => \memory1_inst|RAM_inst|RW~2691_combout\);

-- Location: FF_X14_Y10_N9
\memory1_inst|RAM_inst|RW~1612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1612_q\);

-- Location: FF_X14_Y10_N23
\memory1_inst|RAM_inst|RW~1868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1868_q\);

-- Location: FF_X17_Y11_N21
\memory1_inst|RAM_inst|RW~588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3591_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~588_q\);

-- Location: FF_X17_Y14_N5
\memory1_inst|RAM_inst|RW~844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~844_q\);

-- Location: LCCOMB_X17_Y11_N20
\memory1_inst|RAM_inst|RW~2697\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2697_combout\ = (\address[7]~input_o\ & (\address[5]~input_o\)) # (!\address[7]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~844_q\))) # (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~588_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~588_q\,
	datad => \memory1_inst|RAM_inst|RW~844_q\,
	combout => \memory1_inst|RAM_inst|RW~2697_combout\);

-- Location: LCCOMB_X14_Y10_N22
\memory1_inst|RAM_inst|RW~2698\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2698_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2697_combout\ & ((\memory1_inst|RAM_inst|RW~1868_q\))) # (!\memory1_inst|RAM_inst|RW~2697_combout\ & (\memory1_inst|RAM_inst|RW~1612_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2697_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1612_q\,
	datac => \memory1_inst|RAM_inst|RW~1868_q\,
	datad => \memory1_inst|RAM_inst|RW~2697_combout\,
	combout => \memory1_inst|RAM_inst|RW~2698_combout\);

-- Location: LCCOMB_X11_Y10_N4
\memory1_inst|RAM_inst|RW~1068feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1068feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1068feeder_combout\);

-- Location: FF_X11_Y10_N5
\memory1_inst|RAM_inst|RW~1068\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1068feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1068_q\);

-- Location: FF_X21_Y10_N9
\memory1_inst|RAM_inst|RW~1324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1324_q\);

-- Location: FF_X21_Y10_N3
\memory1_inst|RAM_inst|RW~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~44_q\);

-- Location: FF_X23_Y15_N27
\memory1_inst|RAM_inst|RW~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3538_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~300_q\);

-- Location: LCCOMB_X21_Y10_N2
\memory1_inst|RAM_inst|RW~2694\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2694_combout\ = (\address[7]~input_o\ & (\address[5]~input_o\)) # (!\address[7]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~300_q\))) # (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~44_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~44_q\,
	datad => \memory1_inst|RAM_inst|RW~300_q\,
	combout => \memory1_inst|RAM_inst|RW~2694_combout\);

-- Location: LCCOMB_X21_Y10_N8
\memory1_inst|RAM_inst|RW~2695\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2695_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2694_combout\ & ((\memory1_inst|RAM_inst|RW~1324_q\))) # (!\memory1_inst|RAM_inst|RW~2694_combout\ & (\memory1_inst|RAM_inst|RW~1068_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2694_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1068_q\,
	datac => \memory1_inst|RAM_inst|RW~1324_q\,
	datad => \memory1_inst|RAM_inst|RW~2694_combout\,
	combout => \memory1_inst|RAM_inst|RW~2695_combout\);

-- Location: FF_X17_Y10_N17
\memory1_inst|RAM_inst|RW~1580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1580_q\);

-- Location: FF_X17_Y10_N7
\memory1_inst|RAM_inst|RW~1836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1836_q\);

-- Location: FF_X19_Y15_N17
\memory1_inst|RAM_inst|RW~556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~556_q\);

-- Location: LCCOMB_X12_Y15_N20
\memory1_inst|RAM_inst|RW~812feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~812feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~812feeder_combout\);

-- Location: FF_X12_Y15_N21
\memory1_inst|RAM_inst|RW~812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~812feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3534_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~812_q\);

-- Location: LCCOMB_X19_Y15_N16
\memory1_inst|RAM_inst|RW~2692\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2692_combout\ = (\address[7]~input_o\ & (\address[5]~input_o\)) # (!\address[7]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~812_q\))) # (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~556_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~556_q\,
	datad => \memory1_inst|RAM_inst|RW~812_q\,
	combout => \memory1_inst|RAM_inst|RW~2692_combout\);

-- Location: LCCOMB_X17_Y10_N6
\memory1_inst|RAM_inst|RW~2693\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2693_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2692_combout\ & ((\memory1_inst|RAM_inst|RW~1836_q\))) # (!\memory1_inst|RAM_inst|RW~2692_combout\ & (\memory1_inst|RAM_inst|RW~1580_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2692_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1580_q\,
	datac => \memory1_inst|RAM_inst|RW~1836_q\,
	datad => \memory1_inst|RAM_inst|RW~2692_combout\,
	combout => \memory1_inst|RAM_inst|RW~2693_combout\);

-- Location: LCCOMB_X21_Y10_N18
\memory1_inst|RAM_inst|RW~2696\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2696_combout\ = (\address[2]~input_o\ & (\address[6]~input_o\)) # (!\address[2]~input_o\ & ((\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2693_combout\))) # (!\address[6]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~2695_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2695_combout\,
	datad => \memory1_inst|RAM_inst|RW~2693_combout\,
	combout => \memory1_inst|RAM_inst|RW~2696_combout\);

-- Location: LCCOMB_X21_Y10_N12
\memory1_inst|RAM_inst|RW~2699\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2699_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2696_combout\ & ((\memory1_inst|RAM_inst|RW~2698_combout\))) # (!\memory1_inst|RAM_inst|RW~2696_combout\ & (\memory1_inst|RAM_inst|RW~2691_combout\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2696_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2691_combout\,
	datac => \memory1_inst|RAM_inst|RW~2698_combout\,
	datad => \memory1_inst|RAM_inst|RW~2696_combout\,
	combout => \memory1_inst|RAM_inst|RW~2699_combout\);

-- Location: FF_X7_Y14_N17
\memory1_inst|RAM_inst|RW~1820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1820_q\);

-- Location: FF_X20_Y6_N11
\memory1_inst|RAM_inst|RW~1564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1564_q\);

-- Location: FF_X15_Y15_N7
\memory1_inst|RAM_inst|RW~540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~540_q\);

-- Location: LCCOMB_X12_Y15_N30
\memory1_inst|RAM_inst|RW~796feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~796feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~796feeder_combout\);

-- Location: FF_X12_Y15_N31
\memory1_inst|RAM_inst|RW~796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~796feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~796_q\);

-- Location: LCCOMB_X15_Y15_N6
\memory1_inst|RAM_inst|RW~2659\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2659_combout\ = (\address[7]~input_o\ & (\address[5]~input_o\)) # (!\address[7]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~796_q\))) # (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~540_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~540_q\,
	datad => \memory1_inst|RAM_inst|RW~796_q\,
	combout => \memory1_inst|RAM_inst|RW~2659_combout\);

-- Location: LCCOMB_X20_Y6_N10
\memory1_inst|RAM_inst|RW~2660\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2660_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2659_combout\ & (\memory1_inst|RAM_inst|RW~1820_q\)) # (!\memory1_inst|RAM_inst|RW~2659_combout\ & ((\memory1_inst|RAM_inst|RW~1564_q\))))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2659_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1820_q\,
	datac => \memory1_inst|RAM_inst|RW~1564_q\,
	datad => \memory1_inst|RAM_inst|RW~2659_combout\,
	combout => \memory1_inst|RAM_inst|RW~2660_combout\);

-- Location: FF_X20_Y18_N13
\memory1_inst|RAM_inst|RW~1052\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1052_q\);

-- Location: FF_X20_Y18_N3
\memory1_inst|RAM_inst|RW~1308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1308_q\);

-- Location: FF_X19_Y15_N19
\memory1_inst|RAM_inst|RW~28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~28_q\);

-- Location: FF_X23_Y15_N25
\memory1_inst|RAM_inst|RW~284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~284_q\);

-- Location: LCCOMB_X19_Y15_N18
\memory1_inst|RAM_inst|RW~2663\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2663_combout\ = (\address[7]~input_o\ & (\address[5]~input_o\)) # (!\address[7]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~284_q\))) # (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~28_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~28_q\,
	datad => \memory1_inst|RAM_inst|RW~284_q\,
	combout => \memory1_inst|RAM_inst|RW~2663_combout\);

-- Location: LCCOMB_X20_Y18_N2
\memory1_inst|RAM_inst|RW~2664\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2664_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2663_combout\ & ((\memory1_inst|RAM_inst|RW~1308_q\))) # (!\memory1_inst|RAM_inst|RW~2663_combout\ & (\memory1_inst|RAM_inst|RW~1052_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2663_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1052_q\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1308_q\,
	datad => \memory1_inst|RAM_inst|RW~2663_combout\,
	combout => \memory1_inst|RAM_inst|RW~2664_combout\);

-- Location: FF_X14_Y6_N9
\memory1_inst|RAM_inst|RW~1084\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1084_q\);

-- Location: FF_X20_Y14_N29
\memory1_inst|RAM_inst|RW~1340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1340_q\);

-- Location: FF_X17_Y11_N31
\memory1_inst|RAM_inst|RW~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3585_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~60_q\);

-- Location: LCCOMB_X17_Y15_N8
\memory1_inst|RAM_inst|RW~316feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~316feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~316feeder_combout\);

-- Location: FF_X17_Y15_N9
\memory1_inst|RAM_inst|RW~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~316feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~316_q\);

-- Location: LCCOMB_X17_Y11_N30
\memory1_inst|RAM_inst|RW~2661\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2661_combout\ = (\address[7]~input_o\ & (\address[5]~input_o\)) # (!\address[7]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~316_q\))) # (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~60_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~60_q\,
	datad => \memory1_inst|RAM_inst|RW~316_q\,
	combout => \memory1_inst|RAM_inst|RW~2661_combout\);

-- Location: LCCOMB_X20_Y14_N28
\memory1_inst|RAM_inst|RW~2662\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2662_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2661_combout\ & ((\memory1_inst|RAM_inst|RW~1340_q\))) # (!\memory1_inst|RAM_inst|RW~2661_combout\ & (\memory1_inst|RAM_inst|RW~1084_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2661_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1084_q\,
	datac => \memory1_inst|RAM_inst|RW~1340_q\,
	datad => \memory1_inst|RAM_inst|RW~2661_combout\,
	combout => \memory1_inst|RAM_inst|RW~2662_combout\);

-- Location: LCCOMB_X21_Y10_N30
\memory1_inst|RAM_inst|RW~2665\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2665_combout\ = (\address[2]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~2662_combout\)))) # (!\address[2]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~2664_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2664_combout\,
	datad => \memory1_inst|RAM_inst|RW~2662_combout\,
	combout => \memory1_inst|RAM_inst|RW~2665_combout\);

-- Location: FF_X6_Y9_N23
\memory1_inst|RAM_inst|RW~1596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1596_q\);

-- Location: FF_X7_Y14_N7
\memory1_inst|RAM_inst|RW~1852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1852_q\);

-- Location: FF_X15_Y15_N1
\memory1_inst|RAM_inst|RW~572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3583_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~572_q\);

-- Location: FF_X16_Y17_N25
\memory1_inst|RAM_inst|RW~828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3524_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~828_q\);

-- Location: LCCOMB_X15_Y15_N0
\memory1_inst|RAM_inst|RW~2666\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2666_combout\ = (\address[7]~input_o\ & (\address[5]~input_o\)) # (!\address[7]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~828_q\))) # (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~572_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~572_q\,
	datad => \memory1_inst|RAM_inst|RW~828_q\,
	combout => \memory1_inst|RAM_inst|RW~2666_combout\);

-- Location: LCCOMB_X7_Y14_N6
\memory1_inst|RAM_inst|RW~2667\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2667_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2666_combout\ & ((\memory1_inst|RAM_inst|RW~1852_q\))) # (!\memory1_inst|RAM_inst|RW~2666_combout\ & (\memory1_inst|RAM_inst|RW~1596_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2666_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1596_q\,
	datac => \memory1_inst|RAM_inst|RW~1852_q\,
	datad => \memory1_inst|RAM_inst|RW~2666_combout\,
	combout => \memory1_inst|RAM_inst|RW~2667_combout\);

-- Location: LCCOMB_X21_Y10_N4
\memory1_inst|RAM_inst|RW~2668\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2668_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2665_combout\ & ((\memory1_inst|RAM_inst|RW~2667_combout\))) # (!\memory1_inst|RAM_inst|RW~2665_combout\ & (\memory1_inst|RAM_inst|RW~2660_combout\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2665_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2660_combout\,
	datac => \memory1_inst|RAM_inst|RW~2665_combout\,
	datad => \memory1_inst|RAM_inst|RW~2667_combout\,
	combout => \memory1_inst|RAM_inst|RW~2668_combout\);

-- Location: FF_X9_Y8_N1
\memory1_inst|RAM_inst|RW~1588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1588_q\);

-- Location: FF_X15_Y9_N15
\memory1_inst|RAM_inst|RW~1844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3686_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1844_q\);

-- Location: FF_X15_Y11_N7
\memory1_inst|RAM_inst|RW~564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3587_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~564_q\);

-- Location: FF_X15_Y9_N1
\memory1_inst|RAM_inst|RW~820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~820_q\);

-- Location: LCCOMB_X15_Y11_N6
\memory1_inst|RAM_inst|RW~2686\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2686_combout\ = (\address[5]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~820_q\)))) # (!\address[5]~input_o\ & (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~564_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~564_q\,
	datad => \memory1_inst|RAM_inst|RW~820_q\,
	combout => \memory1_inst|RAM_inst|RW~2686_combout\);

-- Location: LCCOMB_X15_Y9_N14
\memory1_inst|RAM_inst|RW~2687\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2687_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2686_combout\ & ((\memory1_inst|RAM_inst|RW~1844_q\))) # (!\memory1_inst|RAM_inst|RW~2686_combout\ & (\memory1_inst|RAM_inst|RW~1588_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2686_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1588_q\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1844_q\,
	datad => \memory1_inst|RAM_inst|RW~2686_combout\,
	combout => \memory1_inst|RAM_inst|RW~2687_combout\);

-- Location: LCCOMB_X10_Y10_N18
\memory1_inst|RAM_inst|RW~1556feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1556feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1556feeder_combout\);

-- Location: FF_X10_Y10_N19
\memory1_inst|RAM_inst|RW~1556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1556feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1556_q\);

-- Location: FF_X7_Y13_N9
\memory1_inst|RAM_inst|RW~1812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1812_q\);

-- Location: FF_X7_Y12_N1
\memory1_inst|RAM_inst|RW~532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~532_q\);

-- Location: FF_X7_Y13_N11
\memory1_inst|RAM_inst|RW~788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3547_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~788_q\);

-- Location: LCCOMB_X7_Y12_N0
\memory1_inst|RAM_inst|RW~2679\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2679_combout\ = (\address[7]~input_o\ & (\address[5]~input_o\)) # (!\address[7]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~788_q\))) # (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~532_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~532_q\,
	datad => \memory1_inst|RAM_inst|RW~788_q\,
	combout => \memory1_inst|RAM_inst|RW~2679_combout\);

-- Location: LCCOMB_X7_Y13_N8
\memory1_inst|RAM_inst|RW~2680\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2680_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2679_combout\ & ((\memory1_inst|RAM_inst|RW~1812_q\))) # (!\memory1_inst|RAM_inst|RW~2679_combout\ & (\memory1_inst|RAM_inst|RW~1556_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2679_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1556_q\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1812_q\,
	datad => \memory1_inst|RAM_inst|RW~2679_combout\,
	combout => \memory1_inst|RAM_inst|RW~2680_combout\);

-- Location: FF_X9_Y5_N3
\memory1_inst|RAM_inst|RW~1044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1044_q\);

-- Location: FF_X17_Y7_N15
\memory1_inst|RAM_inst|RW~1300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1300_q\);

-- Location: FF_X12_Y9_N21
\memory1_inst|RAM_inst|RW~20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3623_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~20_q\);

-- Location: LCCOMB_X20_Y15_N20
\memory1_inst|RAM_inst|RW~276feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~276feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~276feeder_combout\);

-- Location: FF_X20_Y15_N21
\memory1_inst|RAM_inst|RW~276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~276feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~276_q\);

-- Location: LCCOMB_X12_Y9_N20
\memory1_inst|RAM_inst|RW~2683\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2683_combout\ = (\address[5]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~276_q\)))) # (!\address[5]~input_o\ & (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~20_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~20_q\,
	datad => \memory1_inst|RAM_inst|RW~276_q\,
	combout => \memory1_inst|RAM_inst|RW~2683_combout\);

-- Location: LCCOMB_X17_Y7_N14
\memory1_inst|RAM_inst|RW~2684\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2684_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2683_combout\ & ((\memory1_inst|RAM_inst|RW~1300_q\))) # (!\memory1_inst|RAM_inst|RW~2683_combout\ & (\memory1_inst|RAM_inst|RW~1044_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2683_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1044_q\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1300_q\,
	datad => \memory1_inst|RAM_inst|RW~2683_combout\,
	combout => \memory1_inst|RAM_inst|RW~2684_combout\);

-- Location: FF_X12_Y6_N29
\memory1_inst|RAM_inst|RW~1076\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1076_q\);

-- Location: FF_X12_Y6_N23
\memory1_inst|RAM_inst|RW~1332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1332_q\);

-- Location: FF_X17_Y17_N29
\memory1_inst|RAM_inst|RW~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3589_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~52_q\);

-- Location: FF_X16_Y17_N23
\memory1_inst|RAM_inst|RW~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~308_q\);

-- Location: LCCOMB_X17_Y17_N28
\memory1_inst|RAM_inst|RW~2681\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2681_combout\ = (\address[7]~input_o\ & (\address[5]~input_o\)) # (!\address[7]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~308_q\))) # (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~52_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~52_q\,
	datad => \memory1_inst|RAM_inst|RW~308_q\,
	combout => \memory1_inst|RAM_inst|RW~2681_combout\);

-- Location: LCCOMB_X12_Y6_N22
\memory1_inst|RAM_inst|RW~2682\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2682_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2681_combout\ & ((\memory1_inst|RAM_inst|RW~1332_q\))) # (!\memory1_inst|RAM_inst|RW~2681_combout\ & (\memory1_inst|RAM_inst|RW~1076_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2681_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1076_q\,
	datac => \memory1_inst|RAM_inst|RW~1332_q\,
	datad => \memory1_inst|RAM_inst|RW~2681_combout\,
	combout => \memory1_inst|RAM_inst|RW~2682_combout\);

-- Location: LCCOMB_X17_Y7_N0
\memory1_inst|RAM_inst|RW~2685\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2685_combout\ = (\address[2]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~2682_combout\)))) # (!\address[2]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~2684_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2684_combout\,
	datad => \memory1_inst|RAM_inst|RW~2682_combout\,
	combout => \memory1_inst|RAM_inst|RW~2685_combout\);

-- Location: LCCOMB_X17_Y7_N30
\memory1_inst|RAM_inst|RW~2688\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2688_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2685_combout\ & (\memory1_inst|RAM_inst|RW~2687_combout\)) # (!\memory1_inst|RAM_inst|RW~2685_combout\ & ((\memory1_inst|RAM_inst|RW~2680_combout\))))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2685_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2687_combout\,
	datac => \memory1_inst|RAM_inst|RW~2680_combout\,
	datad => \memory1_inst|RAM_inst|RW~2685_combout\,
	combout => \memory1_inst|RAM_inst|RW~2688_combout\);

-- Location: FF_X22_Y9_N27
\memory1_inst|RAM_inst|RW~1092\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1092_q\);

-- Location: FF_X11_Y9_N27
\memory1_inst|RAM_inst|RW~1348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1348_q\);

-- Location: FF_X24_Y9_N27
\memory1_inst|RAM_inst|RW~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~68_q\);

-- Location: FF_X24_Y13_N15
\memory1_inst|RAM_inst|RW~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~324_q\);

-- Location: LCCOMB_X24_Y9_N26
\memory1_inst|RAM_inst|RW~2669\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2669_combout\ = (\address[7]~input_o\ & (\address[5]~input_o\)) # (!\address[7]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~324_q\))) # (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~68_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~68_q\,
	datad => \memory1_inst|RAM_inst|RW~324_q\,
	combout => \memory1_inst|RAM_inst|RW~2669_combout\);

-- Location: LCCOMB_X11_Y9_N26
\memory1_inst|RAM_inst|RW~2670\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2670_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2669_combout\ & ((\memory1_inst|RAM_inst|RW~1348_q\))) # (!\memory1_inst|RAM_inst|RW~2669_combout\ & (\memory1_inst|RAM_inst|RW~1092_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2669_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1092_q\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1348_q\,
	datad => \memory1_inst|RAM_inst|RW~2669_combout\,
	combout => \memory1_inst|RAM_inst|RW~2670_combout\);

-- Location: FF_X8_Y8_N5
\memory1_inst|RAM_inst|RW~1604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1604_q\);

-- Location: FF_X16_Y9_N7
\memory1_inst|RAM_inst|RW~580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~580_q\);

-- Location: LCCOMB_X17_Y9_N26
\memory1_inst|RAM_inst|RW~836feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~836feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~836feeder_combout\);

-- Location: FF_X17_Y9_N27
\memory1_inst|RAM_inst|RW~836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~836feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~836_q\);

-- Location: LCCOMB_X16_Y9_N6
\memory1_inst|RAM_inst|RW~2676\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2676_combout\ = (\address[5]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~836_q\)))) # (!\address[5]~input_o\ & (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~580_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~580_q\,
	datad => \memory1_inst|RAM_inst|RW~836_q\,
	combout => \memory1_inst|RAM_inst|RW~2676_combout\);

-- Location: FF_X11_Y9_N25
\memory1_inst|RAM_inst|RW~1860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1860_q\);

-- Location: LCCOMB_X11_Y9_N24
\memory1_inst|RAM_inst|RW~2677\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2677_combout\ = (\memory1_inst|RAM_inst|RW~2676_combout\ & (((\memory1_inst|RAM_inst|RW~1860_q\) # (!\address[7]~input_o\)))) # (!\memory1_inst|RAM_inst|RW~2676_combout\ & (\memory1_inst|RAM_inst|RW~1604_q\ & 
-- ((\address[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1604_q\,
	datab => \memory1_inst|RAM_inst|RW~2676_combout\,
	datac => \memory1_inst|RAM_inst|RW~1860_q\,
	datad => \address[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~2677_combout\);

-- Location: LCCOMB_X10_Y9_N20
\memory1_inst|RAM_inst|RW~1060feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1060feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1060feeder_combout\);

-- Location: FF_X10_Y9_N21
\memory1_inst|RAM_inst|RW~1060\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1060feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1060_q\);

-- Location: FF_X10_Y9_N11
\memory1_inst|RAM_inst|RW~1316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1316_q\);

-- Location: FF_X21_Y9_N21
\memory1_inst|RAM_inst|RW~36\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3622_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~36_q\);

-- Location: FF_X21_Y15_N25
\memory1_inst|RAM_inst|RW~292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3539_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~292_q\);

-- Location: LCCOMB_X21_Y9_N20
\memory1_inst|RAM_inst|RW~2673\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2673_combout\ = (\address[5]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~292_q\)))) # (!\address[5]~input_o\ & (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~36_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~36_q\,
	datad => \memory1_inst|RAM_inst|RW~292_q\,
	combout => \memory1_inst|RAM_inst|RW~2673_combout\);

-- Location: LCCOMB_X10_Y9_N10
\memory1_inst|RAM_inst|RW~2674\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2674_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2673_combout\ & ((\memory1_inst|RAM_inst|RW~1316_q\))) # (!\memory1_inst|RAM_inst|RW~2673_combout\ & (\memory1_inst|RAM_inst|RW~1060_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2673_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1060_q\,
	datac => \memory1_inst|RAM_inst|RW~1316_q\,
	datad => \memory1_inst|RAM_inst|RW~2673_combout\,
	combout => \memory1_inst|RAM_inst|RW~2674_combout\);

-- Location: FF_X10_Y13_N9
\memory1_inst|RAM_inst|RW~1572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1572_q\);

-- Location: FF_X10_Y13_N7
\memory1_inst|RAM_inst|RW~1828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1828_q\);

-- Location: FF_X12_Y9_N7
\memory1_inst|RAM_inst|RW~548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3624_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~548_q\);

-- Location: FF_X10_Y12_N5
\memory1_inst|RAM_inst|RW~804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3535_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~804_q\);

-- Location: LCCOMB_X12_Y9_N6
\memory1_inst|RAM_inst|RW~2671\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2671_combout\ = (\address[5]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~804_q\)))) # (!\address[5]~input_o\ & (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~548_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~548_q\,
	datad => \memory1_inst|RAM_inst|RW~804_q\,
	combout => \memory1_inst|RAM_inst|RW~2671_combout\);

-- Location: LCCOMB_X10_Y13_N6
\memory1_inst|RAM_inst|RW~2672\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2672_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2671_combout\ & ((\memory1_inst|RAM_inst|RW~1828_q\))) # (!\memory1_inst|RAM_inst|RW~2671_combout\ & (\memory1_inst|RAM_inst|RW~1572_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2671_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1572_q\,
	datac => \memory1_inst|RAM_inst|RW~1828_q\,
	datad => \memory1_inst|RAM_inst|RW~2671_combout\,
	combout => \memory1_inst|RAM_inst|RW~2672_combout\);

-- Location: LCCOMB_X17_Y7_N6
\memory1_inst|RAM_inst|RW~2675\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2675_combout\ = (\address[2]~input_o\ & (\address[6]~input_o\)) # (!\address[2]~input_o\ & ((\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2672_combout\))) # (!\address[6]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~2674_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2674_combout\,
	datad => \memory1_inst|RAM_inst|RW~2672_combout\,
	combout => \memory1_inst|RAM_inst|RW~2675_combout\);

-- Location: LCCOMB_X17_Y7_N24
\memory1_inst|RAM_inst|RW~2678\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2678_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2675_combout\ & ((\memory1_inst|RAM_inst|RW~2677_combout\))) # (!\memory1_inst|RAM_inst|RW~2675_combout\ & (\memory1_inst|RAM_inst|RW~2670_combout\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2675_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2670_combout\,
	datac => \memory1_inst|RAM_inst|RW~2677_combout\,
	datad => \memory1_inst|RAM_inst|RW~2675_combout\,
	combout => \memory1_inst|RAM_inst|RW~2678_combout\);

-- Location: LCCOMB_X17_Y7_N20
\memory1_inst|RAM_inst|RW~2689\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2689_combout\ = (\address[1]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~2678_combout\)))) # (!\address[1]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~2688_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2688_combout\,
	datad => \memory1_inst|RAM_inst|RW~2678_combout\,
	combout => \memory1_inst|RAM_inst|RW~2689_combout\);

-- Location: LCCOMB_X17_Y7_N22
\memory1_inst|RAM_inst|RW~2700\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2700_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2689_combout\ & (\memory1_inst|RAM_inst|RW~2699_combout\)) # (!\memory1_inst|RAM_inst|RW~2689_combout\ & ((\memory1_inst|RAM_inst|RW~2668_combout\))))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~2689_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2699_combout\,
	datac => \memory1_inst|RAM_inst|RW~2668_combout\,
	datad => \memory1_inst|RAM_inst|RW~2689_combout\,
	combout => \memory1_inst|RAM_inst|RW~2700_combout\);

-- Location: FF_X23_Y10_N19
\memory1_inst|RAM_inst|RW~1484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1484_q\);

-- Location: FF_X23_Y8_N31
\memory1_inst|RAM_inst|RW~460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~460_q\);

-- Location: FF_X21_Y8_N19
\memory1_inst|RAM_inst|RW~204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3630_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~204_q\);

-- Location: FF_X17_Y8_N21
\memory1_inst|RAM_inst|RW~1228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1228_q\);

-- Location: LCCOMB_X21_Y8_N18
\memory1_inst|RAM_inst|RW~2648\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2648_combout\ = (\address[5]~input_o\ & (\address[7]~input_o\)) # (!\address[5]~input_o\ & ((\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~1228_q\))) # (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~204_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~204_q\,
	datad => \memory1_inst|RAM_inst|RW~1228_q\,
	combout => \memory1_inst|RAM_inst|RW~2648_combout\);

-- Location: LCCOMB_X23_Y8_N30
\memory1_inst|RAM_inst|RW~2649\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2649_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2648_combout\ & (\memory1_inst|RAM_inst|RW~1484_q\)) # (!\memory1_inst|RAM_inst|RW~2648_combout\ & ((\memory1_inst|RAM_inst|RW~460_q\))))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2648_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1484_q\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~460_q\,
	datad => \memory1_inst|RAM_inst|RW~2648_combout\,
	combout => \memory1_inst|RAM_inst|RW~2649_combout\);

-- Location: FF_X19_Y14_N19
\memory1_inst|RAM_inst|RW~972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~972_q\);

-- Location: FF_X14_Y14_N19
\memory1_inst|RAM_inst|RW~1996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1996_q\);

-- Location: FF_X15_Y8_N9
\memory1_inst|RAM_inst|RW~716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3632_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~716_q\);

-- Location: FF_X17_Y8_N15
\memory1_inst|RAM_inst|RW~1740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1740_q\);

-- Location: LCCOMB_X15_Y8_N8
\memory1_inst|RAM_inst|RW~2655\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2655_combout\ = (\address[5]~input_o\ & (\address[7]~input_o\)) # (!\address[5]~input_o\ & ((\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~1740_q\))) # (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~716_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~716_q\,
	datad => \memory1_inst|RAM_inst|RW~1740_q\,
	combout => \memory1_inst|RAM_inst|RW~2655_combout\);

-- Location: LCCOMB_X14_Y14_N18
\memory1_inst|RAM_inst|RW~2656\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2656_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2655_combout\ & ((\memory1_inst|RAM_inst|RW~1996_q\))) # (!\memory1_inst|RAM_inst|RW~2655_combout\ & (\memory1_inst|RAM_inst|RW~972_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2655_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~972_q\,
	datac => \memory1_inst|RAM_inst|RW~1996_q\,
	datad => \memory1_inst|RAM_inst|RW~2655_combout\,
	combout => \memory1_inst|RAM_inst|RW~2656_combout\);

-- Location: FF_X24_Y10_N17
\memory1_inst|RAM_inst|RW~452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~452_q\);

-- Location: FF_X22_Y13_N9
\memory1_inst|RAM_inst|RW~1476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1476_q\);

-- Location: FF_X23_Y6_N27
\memory1_inst|RAM_inst|RW~196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3638_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~196_q\);

-- Location: LCCOMB_X22_Y6_N12
\memory1_inst|RAM_inst|RW~1220feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1220feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1220feeder_combout\);

-- Location: FF_X22_Y6_N13
\memory1_inst|RAM_inst|RW~1220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1220feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1220_q\);

-- Location: LCCOMB_X23_Y6_N26
\memory1_inst|RAM_inst|RW~2652\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2652_combout\ = (\address[5]~input_o\ & (\address[7]~input_o\)) # (!\address[5]~input_o\ & ((\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~1220_q\))) # (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~196_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~196_q\,
	datad => \memory1_inst|RAM_inst|RW~1220_q\,
	combout => \memory1_inst|RAM_inst|RW~2652_combout\);

-- Location: LCCOMB_X22_Y13_N8
\memory1_inst|RAM_inst|RW~2653\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2653_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2652_combout\ & ((\memory1_inst|RAM_inst|RW~1476_q\))) # (!\memory1_inst|RAM_inst|RW~2652_combout\ & (\memory1_inst|RAM_inst|RW~452_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2652_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~452_q\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1476_q\,
	datad => \memory1_inst|RAM_inst|RW~2652_combout\,
	combout => \memory1_inst|RAM_inst|RW~2653_combout\);

-- Location: LCCOMB_X23_Y14_N12
\memory1_inst|RAM_inst|RW~964feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~964feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~964feeder_combout\);

-- Location: FF_X23_Y14_N13
\memory1_inst|RAM_inst|RW~964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~964feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~964_q\);

-- Location: FF_X22_Y13_N11
\memory1_inst|RAM_inst|RW~1988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1988_q\);

-- Location: FF_X15_Y11_N29
\memory1_inst|RAM_inst|RW~708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3640_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~708_q\);

-- Location: FF_X9_Y8_N19
\memory1_inst|RAM_inst|RW~1732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1732_q\);

-- Location: LCCOMB_X15_Y11_N28
\memory1_inst|RAM_inst|RW~2650\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2650_combout\ = (\address[5]~input_o\ & (\address[7]~input_o\)) # (!\address[5]~input_o\ & ((\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~1732_q\))) # (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~708_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~708_q\,
	datad => \memory1_inst|RAM_inst|RW~1732_q\,
	combout => \memory1_inst|RAM_inst|RW~2650_combout\);

-- Location: LCCOMB_X22_Y13_N10
\memory1_inst|RAM_inst|RW~2651\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2651_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2650_combout\ & ((\memory1_inst|RAM_inst|RW~1988_q\))) # (!\memory1_inst|RAM_inst|RW~2650_combout\ & (\memory1_inst|RAM_inst|RW~964_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2650_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~964_q\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1988_q\,
	datad => \memory1_inst|RAM_inst|RW~2650_combout\,
	combout => \memory1_inst|RAM_inst|RW~2651_combout\);

-- Location: LCCOMB_X22_Y13_N18
\memory1_inst|RAM_inst|RW~2654\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2654_combout\ = (\address[6]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~2651_combout\)))) # (!\address[6]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~2653_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2653_combout\,
	datad => \memory1_inst|RAM_inst|RW~2651_combout\,
	combout => \memory1_inst|RAM_inst|RW~2654_combout\);

-- Location: LCCOMB_X22_Y13_N4
\memory1_inst|RAM_inst|RW~2657\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2657_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2654_combout\ & ((\memory1_inst|RAM_inst|RW~2656_combout\))) # (!\memory1_inst|RAM_inst|RW~2654_combout\ & (\memory1_inst|RAM_inst|RW~2649_combout\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~2654_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2649_combout\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2656_combout\,
	datad => \memory1_inst|RAM_inst|RW~2654_combout\,
	combout => \memory1_inst|RAM_inst|RW~2657_combout\);

-- Location: FF_X11_Y16_N17
\memory1_inst|RAM_inst|RW~700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3629_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~700_q\);

-- Location: FF_X12_Y16_N7
\memory1_inst|RAM_inst|RW~956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~956_q\);

-- Location: LCCOMB_X11_Y16_N16
\memory1_inst|RAM_inst|RW~2624\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2624_combout\ = (\address[7]~input_o\ & (\address[5]~input_o\)) # (!\address[7]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~956_q\))) # (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~700_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~700_q\,
	datad => \memory1_inst|RAM_inst|RW~956_q\,
	combout => \memory1_inst|RAM_inst|RW~2624_combout\);

-- Location: FF_X14_Y16_N5
\memory1_inst|RAM_inst|RW~1980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1980_q\);

-- Location: FF_X7_Y9_N23
\memory1_inst|RAM_inst|RW~1724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1724_q\);

-- Location: LCCOMB_X14_Y16_N4
\memory1_inst|RAM_inst|RW~2625\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2625_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2624_combout\ & (\memory1_inst|RAM_inst|RW~1980_q\)) # (!\memory1_inst|RAM_inst|RW~2624_combout\ & ((\memory1_inst|RAM_inst|RW~1724_q\))))) # 
-- (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~2624_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2624_combout\,
	datac => \memory1_inst|RAM_inst|RW~1980_q\,
	datad => \memory1_inst|RAM_inst|RW~1724_q\,
	combout => \memory1_inst|RAM_inst|RW~2625_combout\);

-- Location: FF_X23_Y17_N27
\memory1_inst|RAM_inst|RW~1468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1468_q\);

-- Location: FF_X17_Y15_N23
\memory1_inst|RAM_inst|RW~444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~444_q\);

-- Location: FF_X21_Y8_N13
\memory1_inst|RAM_inst|RW~188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3631_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~188_q\);

-- Location: FF_X17_Y4_N11
\memory1_inst|RAM_inst|RW~1212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1212_q\);

-- Location: LCCOMB_X21_Y8_N12
\memory1_inst|RAM_inst|RW~2617\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2617_combout\ = (\address[5]~input_o\ & (\address[7]~input_o\)) # (!\address[5]~input_o\ & ((\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~1212_q\))) # (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~188_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~188_q\,
	datad => \memory1_inst|RAM_inst|RW~1212_q\,
	combout => \memory1_inst|RAM_inst|RW~2617_combout\);

-- Location: LCCOMB_X17_Y15_N22
\memory1_inst|RAM_inst|RW~2618\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2618_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2617_combout\ & (\memory1_inst|RAM_inst|RW~1468_q\)) # (!\memory1_inst|RAM_inst|RW~2617_combout\ & ((\memory1_inst|RAM_inst|RW~444_q\))))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2617_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1468_q\,
	datac => \memory1_inst|RAM_inst|RW~444_q\,
	datad => \memory1_inst|RAM_inst|RW~2617_combout\,
	combout => \memory1_inst|RAM_inst|RW~2618_combout\);

-- Location: FF_X19_Y14_N21
\memory1_inst|RAM_inst|RW~948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~948_q\);

-- Location: FF_X14_Y9_N7
\memory1_inst|RAM_inst|RW~1972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1972_q\);

-- Location: FF_X15_Y8_N31
\memory1_inst|RAM_inst|RW~692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3637_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~692_q\);

-- Location: FF_X14_Y9_N21
\memory1_inst|RAM_inst|RW~1716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1716_q\);

-- Location: LCCOMB_X15_Y8_N30
\memory1_inst|RAM_inst|RW~2619\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2619_combout\ = (\address[5]~input_o\ & (\address[7]~input_o\)) # (!\address[5]~input_o\ & ((\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~1716_q\))) # (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~692_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~692_q\,
	datad => \memory1_inst|RAM_inst|RW~1716_q\,
	combout => \memory1_inst|RAM_inst|RW~2619_combout\);

-- Location: LCCOMB_X14_Y9_N6
\memory1_inst|RAM_inst|RW~2620\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2620_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2619_combout\ & ((\memory1_inst|RAM_inst|RW~1972_q\))) # (!\memory1_inst|RAM_inst|RW~2619_combout\ & (\memory1_inst|RAM_inst|RW~948_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2619_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~948_q\,
	datac => \memory1_inst|RAM_inst|RW~1972_q\,
	datad => \memory1_inst|RAM_inst|RW~2619_combout\,
	combout => \memory1_inst|RAM_inst|RW~2620_combout\);

-- Location: FF_X22_Y14_N1
\memory1_inst|RAM_inst|RW~436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3519_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~436_q\);

-- Location: FF_X22_Y14_N7
\memory1_inst|RAM_inst|RW~1460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3674_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1460_q\);

-- Location: FF_X21_Y6_N23
\memory1_inst|RAM_inst|RW~180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3639_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~180_q\);

-- Location: LCCOMB_X20_Y4_N10
\memory1_inst|RAM_inst|RW~1204feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1204feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1204feeder_combout\);

-- Location: FF_X20_Y4_N11
\memory1_inst|RAM_inst|RW~1204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1204feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1204_q\);

-- Location: LCCOMB_X21_Y6_N22
\memory1_inst|RAM_inst|RW~2621\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2621_combout\ = (\address[7]~input_o\ & ((\address[5]~input_o\) # ((\memory1_inst|RAM_inst|RW~1204_q\)))) # (!\address[7]~input_o\ & (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~180_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~180_q\,
	datad => \memory1_inst|RAM_inst|RW~1204_q\,
	combout => \memory1_inst|RAM_inst|RW~2621_combout\);

-- Location: LCCOMB_X22_Y14_N6
\memory1_inst|RAM_inst|RW~2622\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2622_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2621_combout\ & ((\memory1_inst|RAM_inst|RW~1460_q\))) # (!\memory1_inst|RAM_inst|RW~2621_combout\ & (\memory1_inst|RAM_inst|RW~436_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2621_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~436_q\,
	datac => \memory1_inst|RAM_inst|RW~1460_q\,
	datad => \memory1_inst|RAM_inst|RW~2621_combout\,
	combout => \memory1_inst|RAM_inst|RW~2622_combout\);

-- Location: LCCOMB_X17_Y15_N28
\memory1_inst|RAM_inst|RW~2623\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2623_combout\ = (\address[0]~input_o\ & (\address[6]~input_o\)) # (!\address[0]~input_o\ & ((\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~2620_combout\)) # (!\address[6]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~2622_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2620_combout\,
	datad => \memory1_inst|RAM_inst|RW~2622_combout\,
	combout => \memory1_inst|RAM_inst|RW~2623_combout\);

-- Location: LCCOMB_X17_Y15_N18
\memory1_inst|RAM_inst|RW~2626\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2626_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2623_combout\ & (\memory1_inst|RAM_inst|RW~2625_combout\)) # (!\memory1_inst|RAM_inst|RW~2623_combout\ & ((\memory1_inst|RAM_inst|RW~2618_combout\))))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~2623_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2625_combout\,
	datac => \memory1_inst|RAM_inst|RW~2618_combout\,
	datad => \memory1_inst|RAM_inst|RW~2623_combout\,
	combout => \memory1_inst|RAM_inst|RW~2626_combout\);

-- Location: FF_X22_Y10_N21
\memory1_inst|RAM_inst|RW~1428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1428_q\);

-- Location: FF_X23_Y17_N1
\memory1_inst|RAM_inst|RW~1436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1436_q\);

-- Location: FF_X22_Y15_N11
\memory1_inst|RAM_inst|RW~404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~404_q\);

-- Location: LCCOMB_X22_Y16_N24
\memory1_inst|RAM_inst|RW~412feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~412feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~412feeder_combout\);

-- Location: FF_X22_Y16_N25
\memory1_inst|RAM_inst|RW~412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~412feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~412_q\);

-- Location: LCCOMB_X22_Y15_N10
\memory1_inst|RAM_inst|RW~2637\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2637_combout\ = (\address[7]~input_o\ & (\address[0]~input_o\)) # (!\address[7]~input_o\ & ((\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~412_q\))) # (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~404_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~404_q\,
	datad => \memory1_inst|RAM_inst|RW~412_q\,
	combout => \memory1_inst|RAM_inst|RW~2637_combout\);

-- Location: LCCOMB_X23_Y17_N0
\memory1_inst|RAM_inst|RW~2638\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2638_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2637_combout\ & ((\memory1_inst|RAM_inst|RW~1436_q\))) # (!\memory1_inst|RAM_inst|RW~2637_combout\ & (\memory1_inst|RAM_inst|RW~1428_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2637_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1428_q\,
	datac => \memory1_inst|RAM_inst|RW~1436_q\,
	datad => \memory1_inst|RAM_inst|RW~2637_combout\,
	combout => \memory1_inst|RAM_inst|RW~2638_combout\);

-- Location: FF_X10_Y15_N23
\memory1_inst|RAM_inst|RW~1940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3671_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1940_q\);

-- Location: FF_X10_Y15_N17
\memory1_inst|RAM_inst|RW~1948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1948_q\);

-- Location: FF_X11_Y15_N5
\memory1_inst|RAM_inst|RW~916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~916_q\);

-- Location: LCCOMB_X12_Y18_N18
\memory1_inst|RAM_inst|RW~924feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~924feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~924feeder_combout\);

-- Location: FF_X12_Y18_N19
\memory1_inst|RAM_inst|RW~924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~924feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~924_q\);

-- Location: LCCOMB_X11_Y15_N4
\memory1_inst|RAM_inst|RW~2644\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2644_combout\ = (\address[0]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~924_q\)))) # (!\address[0]~input_o\ & (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~916_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~916_q\,
	datad => \memory1_inst|RAM_inst|RW~924_q\,
	combout => \memory1_inst|RAM_inst|RW~2644_combout\);

-- Location: LCCOMB_X10_Y15_N16
\memory1_inst|RAM_inst|RW~2645\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2645_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2644_combout\ & ((\memory1_inst|RAM_inst|RW~1948_q\))) # (!\memory1_inst|RAM_inst|RW~2644_combout\ & (\memory1_inst|RAM_inst|RW~1940_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2644_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1940_q\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1948_q\,
	datad => \memory1_inst|RAM_inst|RW~2644_combout\,
	combout => \memory1_inst|RAM_inst|RW~2645_combout\);

-- Location: FF_X14_Y15_N9
\memory1_inst|RAM_inst|RW~660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3605_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~660_q\);

-- Location: LCCOMB_X15_Y16_N24
\memory1_inst|RAM_inst|RW~668feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~668feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~668feeder_combout\);

-- Location: FF_X15_Y16_N25
\memory1_inst|RAM_inst|RW~668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~668feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3601_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~668_q\);

-- Location: LCCOMB_X14_Y15_N8
\memory1_inst|RAM_inst|RW~2639\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2639_combout\ = (\address[7]~input_o\ & (\address[0]~input_o\)) # (!\address[7]~input_o\ & ((\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~668_q\))) # (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~660_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~660_q\,
	datad => \memory1_inst|RAM_inst|RW~668_q\,
	combout => \memory1_inst|RAM_inst|RW~2639_combout\);

-- Location: FF_X14_Y17_N27
\memory1_inst|RAM_inst|RW~1692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1692_q\);

-- Location: FF_X7_Y9_N13
\memory1_inst|RAM_inst|RW~1684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1684_q\);

-- Location: LCCOMB_X14_Y17_N26
\memory1_inst|RAM_inst|RW~2640\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2640_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2639_combout\ & (\memory1_inst|RAM_inst|RW~1692_q\)) # (!\memory1_inst|RAM_inst|RW~2639_combout\ & ((\memory1_inst|RAM_inst|RW~1684_q\))))) # 
-- (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~2639_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2639_combout\,
	datac => \memory1_inst|RAM_inst|RW~1692_q\,
	datad => \memory1_inst|RAM_inst|RW~1684_q\,
	combout => \memory1_inst|RAM_inst|RW~2640_combout\);

-- Location: FF_X17_Y4_N1
\memory1_inst|RAM_inst|RW~1172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1172_q\);

-- Location: FF_X14_Y17_N21
\memory1_inst|RAM_inst|RW~1180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1180_q\);

-- Location: FF_X19_Y4_N29
\memory1_inst|RAM_inst|RW~148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3607_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~148_q\);

-- Location: FF_X19_Y4_N3
\memory1_inst|RAM_inst|RW~156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3603_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~156_q\);

-- Location: LCCOMB_X19_Y4_N28
\memory1_inst|RAM_inst|RW~2641\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2641_combout\ = (\address[0]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~156_q\)))) # (!\address[0]~input_o\ & (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~148_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~148_q\,
	datad => \memory1_inst|RAM_inst|RW~156_q\,
	combout => \memory1_inst|RAM_inst|RW~2641_combout\);

-- Location: LCCOMB_X14_Y17_N20
\memory1_inst|RAM_inst|RW~2642\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2642_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2641_combout\ & ((\memory1_inst|RAM_inst|RW~1180_q\))) # (!\memory1_inst|RAM_inst|RW~2641_combout\ & (\memory1_inst|RAM_inst|RW~1172_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2641_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1172_q\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1180_q\,
	datad => \memory1_inst|RAM_inst|RW~2641_combout\,
	combout => \memory1_inst|RAM_inst|RW~2642_combout\);

-- Location: LCCOMB_X14_Y17_N2
\memory1_inst|RAM_inst|RW~2643\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2643_combout\ = (\address[6]~input_o\ & ((\address[5]~input_o\) # ((\memory1_inst|RAM_inst|RW~2640_combout\)))) # (!\address[6]~input_o\ & (!\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2642_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2640_combout\,
	datad => \memory1_inst|RAM_inst|RW~2642_combout\,
	combout => \memory1_inst|RAM_inst|RW~2643_combout\);

-- Location: LCCOMB_X17_Y7_N8
\memory1_inst|RAM_inst|RW~2646\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2646_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2643_combout\ & ((\memory1_inst|RAM_inst|RW~2645_combout\))) # (!\memory1_inst|RAM_inst|RW~2643_combout\ & (\memory1_inst|RAM_inst|RW~2638_combout\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2643_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2638_combout\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2645_combout\,
	datad => \memory1_inst|RAM_inst|RW~2643_combout\,
	combout => \memory1_inst|RAM_inst|RW~2646_combout\);

-- Location: FF_X23_Y11_N3
\memory1_inst|RAM_inst|RW~1444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3673_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1444_q\);

-- Location: FF_X23_Y11_N9
\memory1_inst|RAM_inst|RW~1452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1452_q\);

-- Location: FF_X22_Y15_N21
\memory1_inst|RAM_inst|RW~420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3531_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~420_q\);

-- Location: LCCOMB_X22_Y17_N30
\memory1_inst|RAM_inst|RW~428feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~428feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~428feeder_combout\);

-- Location: FF_X22_Y17_N31
\memory1_inst|RAM_inst|RW~428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~428feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3530_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~428_q\);

-- Location: LCCOMB_X22_Y15_N20
\memory1_inst|RAM_inst|RW~2627\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2627_combout\ = (\address[7]~input_o\ & (\address[0]~input_o\)) # (!\address[7]~input_o\ & ((\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~428_q\))) # (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~420_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~420_q\,
	datad => \memory1_inst|RAM_inst|RW~428_q\,
	combout => \memory1_inst|RAM_inst|RW~2627_combout\);

-- Location: LCCOMB_X23_Y11_N8
\memory1_inst|RAM_inst|RW~2628\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2628_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2627_combout\ & ((\memory1_inst|RAM_inst|RW~1452_q\))) # (!\memory1_inst|RAM_inst|RW~2627_combout\ & (\memory1_inst|RAM_inst|RW~1444_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2627_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1444_q\,
	datac => \memory1_inst|RAM_inst|RW~1452_q\,
	datad => \memory1_inst|RAM_inst|RW~2627_combout\,
	combout => \memory1_inst|RAM_inst|RW~2628_combout\);

-- Location: LCCOMB_X10_Y16_N28
\memory1_inst|RAM_inst|RW~1956feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1956feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1956feeder_combout\);

-- Location: FF_X10_Y16_N29
\memory1_inst|RAM_inst|RW~1956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1956feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3670_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1956_q\);

-- Location: FF_X14_Y14_N1
\memory1_inst|RAM_inst|RW~1964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3678_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1964_q\);

-- Location: FF_X11_Y15_N31
\memory1_inst|RAM_inst|RW~932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~932_q\);

-- Location: LCCOMB_X15_Y14_N26
\memory1_inst|RAM_inst|RW~940feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~940feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~940feeder_combout\);

-- Location: FF_X15_Y14_N27
\memory1_inst|RAM_inst|RW~940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~940feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3542_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~940_q\);

-- Location: LCCOMB_X11_Y15_N30
\memory1_inst|RAM_inst|RW~2634\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2634_combout\ = (\address[0]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~940_q\)))) # (!\address[0]~input_o\ & (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~932_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~932_q\,
	datad => \memory1_inst|RAM_inst|RW~940_q\,
	combout => \memory1_inst|RAM_inst|RW~2634_combout\);

-- Location: LCCOMB_X14_Y14_N0
\memory1_inst|RAM_inst|RW~2635\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2635_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2634_combout\ & ((\memory1_inst|RAM_inst|RW~1964_q\))) # (!\memory1_inst|RAM_inst|RW~2634_combout\ & (\memory1_inst|RAM_inst|RW~1956_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2634_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1956_q\,
	datac => \memory1_inst|RAM_inst|RW~1964_q\,
	datad => \memory1_inst|RAM_inst|RW~2634_combout\,
	combout => \memory1_inst|RAM_inst|RW~2635_combout\);

-- Location: LCCOMB_X11_Y8_N8
\memory1_inst|RAM_inst|RW~1188feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1188feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1188feeder_combout\);

-- Location: FF_X11_Y8_N9
\memory1_inst|RAM_inst|RW~1188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1188feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1188_q\);

-- Location: FF_X10_Y7_N21
\memory1_inst|RAM_inst|RW~1196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1196_q\);

-- Location: FF_X24_Y5_N5
\memory1_inst|RAM_inst|RW~164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3606_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~164_q\);

-- Location: FF_X23_Y5_N13
\memory1_inst|RAM_inst|RW~172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3602_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~172_q\);

-- Location: LCCOMB_X24_Y5_N4
\memory1_inst|RAM_inst|RW~2631\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2631_combout\ = (\address[0]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~172_q\)))) # (!\address[0]~input_o\ & (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~164_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~164_q\,
	datad => \memory1_inst|RAM_inst|RW~172_q\,
	combout => \memory1_inst|RAM_inst|RW~2631_combout\);

-- Location: LCCOMB_X10_Y7_N20
\memory1_inst|RAM_inst|RW~2632\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2632_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2631_combout\ & ((\memory1_inst|RAM_inst|RW~1196_q\))) # (!\memory1_inst|RAM_inst|RW~2631_combout\ & (\memory1_inst|RAM_inst|RW~1188_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2631_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1188_q\,
	datac => \memory1_inst|RAM_inst|RW~1196_q\,
	datad => \memory1_inst|RAM_inst|RW~2631_combout\,
	combout => \memory1_inst|RAM_inst|RW~2632_combout\);

-- Location: LCCOMB_X9_Y7_N14
\memory1_inst|RAM_inst|RW~1700feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1700feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1700feeder_combout\);

-- Location: FF_X9_Y7_N15
\memory1_inst|RAM_inst|RW~1700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1700feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1700_q\);

-- Location: FF_X10_Y7_N7
\memory1_inst|RAM_inst|RW~1708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1708_q\);

-- Location: FF_X14_Y15_N23
\memory1_inst|RAM_inst|RW~676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3608_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~676_q\);

-- Location: LCCOMB_X19_Y17_N4
\memory1_inst|RAM_inst|RW~684feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~684feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~684feeder_combout\);

-- Location: FF_X19_Y17_N5
\memory1_inst|RAM_inst|RW~684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~684feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3604_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~684_q\);

-- Location: LCCOMB_X14_Y15_N22
\memory1_inst|RAM_inst|RW~2629\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2629_combout\ = (\address[7]~input_o\ & (\address[0]~input_o\)) # (!\address[7]~input_o\ & ((\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~684_q\))) # (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~676_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~676_q\,
	datad => \memory1_inst|RAM_inst|RW~684_q\,
	combout => \memory1_inst|RAM_inst|RW~2629_combout\);

-- Location: LCCOMB_X10_Y7_N6
\memory1_inst|RAM_inst|RW~2630\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2630_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2629_combout\ & ((\memory1_inst|RAM_inst|RW~1708_q\))) # (!\memory1_inst|RAM_inst|RW~2629_combout\ & (\memory1_inst|RAM_inst|RW~1700_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2629_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1700_q\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1708_q\,
	datad => \memory1_inst|RAM_inst|RW~2629_combout\,
	combout => \memory1_inst|RAM_inst|RW~2630_combout\);

-- Location: LCCOMB_X10_Y7_N30
\memory1_inst|RAM_inst|RW~2633\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2633_combout\ = (\address[6]~input_o\ & (((\address[5]~input_o\) # (\memory1_inst|RAM_inst|RW~2630_combout\)))) # (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~2632_combout\ & (!\address[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2632_combout\,
	datac => \address[5]~input_o\,
	datad => \memory1_inst|RAM_inst|RW~2630_combout\,
	combout => \memory1_inst|RAM_inst|RW~2633_combout\);

-- Location: LCCOMB_X17_Y7_N10
\memory1_inst|RAM_inst|RW~2636\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2636_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2633_combout\ & ((\memory1_inst|RAM_inst|RW~2635_combout\))) # (!\memory1_inst|RAM_inst|RW~2633_combout\ & (\memory1_inst|RAM_inst|RW~2628_combout\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2633_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2628_combout\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2635_combout\,
	datad => \memory1_inst|RAM_inst|RW~2633_combout\,
	combout => \memory1_inst|RAM_inst|RW~2636_combout\);

-- Location: LCCOMB_X17_Y7_N2
\memory1_inst|RAM_inst|RW~2647\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2647_combout\ = (\address[1]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~2636_combout\)))) # (!\address[1]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~2646_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2646_combout\,
	datad => \memory1_inst|RAM_inst|RW~2636_combout\,
	combout => \memory1_inst|RAM_inst|RW~2647_combout\);

-- Location: LCCOMB_X17_Y7_N28
\memory1_inst|RAM_inst|RW~2658\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2658_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2647_combout\ & (\memory1_inst|RAM_inst|RW~2657_combout\)) # (!\memory1_inst|RAM_inst|RW~2647_combout\ & ((\memory1_inst|RAM_inst|RW~2626_combout\))))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2647_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2657_combout\,
	datac => \memory1_inst|RAM_inst|RW~2626_combout\,
	datad => \memory1_inst|RAM_inst|RW~2647_combout\,
	combout => \memory1_inst|RAM_inst|RW~2658_combout\);

-- Location: LCCOMB_X17_Y7_N4
\memory1_inst|RAM_inst|RW~2701\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2701_combout\ = (\address[3]~input_o\ & (\address[4]~input_o\)) # (!\address[3]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2658_combout\))) # (!\address[4]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~2700_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2700_combout\,
	datad => \memory1_inst|RAM_inst|RW~2658_combout\,
	combout => \memory1_inst|RAM_inst|RW~2701_combout\);

-- Location: LCCOMB_X11_Y13_N24
\memory1_inst|RAM_inst|RW~1900feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1900feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1900feeder_combout\);

-- Location: FF_X11_Y13_N25
\memory1_inst|RAM_inst|RW~1900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1900feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1900_q\);

-- Location: FF_X11_Y11_N3
\memory1_inst|RAM_inst|RW~1644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1644_q\);

-- Location: FF_X16_Y11_N3
\memory1_inst|RAM_inst|RW~620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3628_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~620_q\);

-- Location: FF_X19_Y13_N29
\memory1_inst|RAM_inst|RW~876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~876_q\);

-- Location: LCCOMB_X16_Y11_N2
\memory1_inst|RAM_inst|RW~2582\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2582_combout\ = (\address[7]~input_o\ & (\address[5]~input_o\)) # (!\address[7]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~876_q\))) # (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~620_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~620_q\,
	datad => \memory1_inst|RAM_inst|RW~876_q\,
	combout => \memory1_inst|RAM_inst|RW~2582_combout\);

-- Location: LCCOMB_X11_Y11_N2
\memory1_inst|RAM_inst|RW~2583\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2583_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2582_combout\ & (\memory1_inst|RAM_inst|RW~1900_q\)) # (!\memory1_inst|RAM_inst|RW~2582_combout\ & ((\memory1_inst|RAM_inst|RW~1644_q\))))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2582_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1900_q\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1644_q\,
	datad => \memory1_inst|RAM_inst|RW~2582_combout\,
	combout => \memory1_inst|RAM_inst|RW~2583_combout\);

-- Location: LCCOMB_X17_Y13_N30
\memory1_inst|RAM_inst|RW~1388feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1388feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1388feeder_combout\);

-- Location: FF_X17_Y13_N31
\memory1_inst|RAM_inst|RW~1388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1388feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3646_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1388_q\);

-- Location: FF_X9_Y10_N5
\memory1_inst|RAM_inst|RW~1132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1132_q\);

-- Location: FF_X21_Y11_N31
\memory1_inst|RAM_inst|RW~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3626_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~108_q\);

-- Location: FF_X22_Y9_N1
\memory1_inst|RAM_inst|RW~364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3540_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~364_q\);

-- Location: LCCOMB_X21_Y11_N30
\memory1_inst|RAM_inst|RW~2575\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2575_combout\ = (\address[7]~input_o\ & (\address[5]~input_o\)) # (!\address[7]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~364_q\))) # (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~108_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~108_q\,
	datad => \memory1_inst|RAM_inst|RW~364_q\,
	combout => \memory1_inst|RAM_inst|RW~2575_combout\);

-- Location: LCCOMB_X9_Y10_N4
\memory1_inst|RAM_inst|RW~2576\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2576_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2575_combout\ & (\memory1_inst|RAM_inst|RW~1388_q\)) # (!\memory1_inst|RAM_inst|RW~2575_combout\ & ((\memory1_inst|RAM_inst|RW~1132_q\))))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2575_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1388_q\,
	datac => \memory1_inst|RAM_inst|RW~1132_q\,
	datad => \memory1_inst|RAM_inst|RW~2575_combout\,
	combout => \memory1_inst|RAM_inst|RW~2576_combout\);

-- Location: LCCOMB_X15_Y6_N24
\memory1_inst|RAM_inst|RW~1116feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1116feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1116feeder_combout\);

-- Location: FF_X15_Y6_N25
\memory1_inst|RAM_inst|RW~1116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1116feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1116_q\);

-- Location: FF_X16_Y14_N13
\memory1_inst|RAM_inst|RW~1372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1372_q\);

-- Location: FF_X16_Y11_N5
\memory1_inst|RAM_inst|RW~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3627_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~92_q\);

-- Location: FF_X16_Y14_N27
\memory1_inst|RAM_inst|RW~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3556_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~348_q\);

-- Location: LCCOMB_X16_Y11_N4
\memory1_inst|RAM_inst|RW~2579\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2579_combout\ = (\address[7]~input_o\ & (\address[5]~input_o\)) # (!\address[7]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~348_q\))) # (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~92_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~92_q\,
	datad => \memory1_inst|RAM_inst|RW~348_q\,
	combout => \memory1_inst|RAM_inst|RW~2579_combout\);

-- Location: LCCOMB_X16_Y14_N12
\memory1_inst|RAM_inst|RW~2580\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2580_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2579_combout\ & ((\memory1_inst|RAM_inst|RW~1372_q\))) # (!\memory1_inst|RAM_inst|RW~2579_combout\ & (\memory1_inst|RAM_inst|RW~1116_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2579_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1116_q\,
	datac => \memory1_inst|RAM_inst|RW~1372_q\,
	datad => \memory1_inst|RAM_inst|RW~2579_combout\,
	combout => \memory1_inst|RAM_inst|RW~2580_combout\);

-- Location: LCCOMB_X14_Y4_N8
\memory1_inst|RAM_inst|RW~1628feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1628feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1628feeder_combout\);

-- Location: FF_X14_Y4_N9
\memory1_inst|RAM_inst|RW~1628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1628feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1628_q\);

-- Location: FF_X9_Y14_N3
\memory1_inst|RAM_inst|RW~1884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3661_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1884_q\);

-- Location: FF_X16_Y5_N1
\memory1_inst|RAM_inst|RW~604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3625_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~604_q\);

-- Location: FF_X16_Y5_N19
\memory1_inst|RAM_inst|RW~860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~860_q\);

-- Location: LCCOMB_X16_Y5_N0
\memory1_inst|RAM_inst|RW~2577\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2577_combout\ = (\address[5]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~860_q\)))) # (!\address[5]~input_o\ & (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~604_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~604_q\,
	datad => \memory1_inst|RAM_inst|RW~860_q\,
	combout => \memory1_inst|RAM_inst|RW~2577_combout\);

-- Location: LCCOMB_X9_Y14_N2
\memory1_inst|RAM_inst|RW~2578\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2578_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2577_combout\ & ((\memory1_inst|RAM_inst|RW~1884_q\))) # (!\memory1_inst|RAM_inst|RW~2577_combout\ & (\memory1_inst|RAM_inst|RW~1628_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2577_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1628_q\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1884_q\,
	datad => \memory1_inst|RAM_inst|RW~2577_combout\,
	combout => \memory1_inst|RAM_inst|RW~2578_combout\);

-- Location: LCCOMB_X12_Y14_N2
\memory1_inst|RAM_inst|RW~2581\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2581_combout\ = (\address[1]~input_o\ & (\address[6]~input_o\)) # (!\address[1]~input_o\ & ((\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2578_combout\))) # (!\address[6]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~2580_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2580_combout\,
	datad => \memory1_inst|RAM_inst|RW~2578_combout\,
	combout => \memory1_inst|RAM_inst|RW~2581_combout\);

-- Location: LCCOMB_X12_Y14_N20
\memory1_inst|RAM_inst|RW~2584\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2584_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2581_combout\ & (\memory1_inst|RAM_inst|RW~2583_combout\)) # (!\memory1_inst|RAM_inst|RW~2581_combout\ & ((\memory1_inst|RAM_inst|RW~2576_combout\))))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2581_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2583_combout\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2576_combout\,
	datad => \memory1_inst|RAM_inst|RW~2581_combout\,
	combout => \memory1_inst|RAM_inst|RW~2584_combout\);

-- Location: FF_X8_Y13_N29
\memory1_inst|RAM_inst|RW~1636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1636_q\);

-- Location: FF_X9_Y13_N21
\memory1_inst|RAM_inst|RW~1892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1892_q\);

-- Location: FF_X8_Y12_N9
\memory1_inst|RAM_inst|RW~612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~612_q\);

-- Location: FF_X12_Y12_N11
\memory1_inst|RAM_inst|RW~868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3533_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~868_q\);

-- Location: LCCOMB_X8_Y12_N8
\memory1_inst|RAM_inst|RW~2602\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2602_combout\ = (\address[5]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~868_q\)))) # (!\address[5]~input_o\ & (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~612_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~612_q\,
	datad => \memory1_inst|RAM_inst|RW~868_q\,
	combout => \memory1_inst|RAM_inst|RW~2602_combout\);

-- Location: LCCOMB_X9_Y13_N20
\memory1_inst|RAM_inst|RW~2603\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2603_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2602_combout\ & ((\memory1_inst|RAM_inst|RW~1892_q\))) # (!\memory1_inst|RAM_inst|RW~2602_combout\ & (\memory1_inst|RAM_inst|RW~1636_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2602_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1636_q\,
	datac => \memory1_inst|RAM_inst|RW~1892_q\,
	datad => \memory1_inst|RAM_inst|RW~2602_combout\,
	combout => \memory1_inst|RAM_inst|RW~2603_combout\);

-- Location: LCCOMB_X9_Y6_N30
\memory1_inst|RAM_inst|RW~1620feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1620feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1620feeder_combout\);

-- Location: FF_X9_Y6_N31
\memory1_inst|RAM_inst|RW~1620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1620feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1620_q\);

-- Location: FF_X8_Y7_N27
\memory1_inst|RAM_inst|RW~1876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1876_q\);

-- Location: FF_X8_Y10_N7
\memory1_inst|RAM_inst|RW~596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~596_q\);

-- Location: LCCOMB_X8_Y10_N20
\memory1_inst|RAM_inst|RW~852feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~852feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~852feeder_combout\);

-- Location: FF_X8_Y10_N21
\memory1_inst|RAM_inst|RW~852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~852feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3545_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~852_q\);

-- Location: LCCOMB_X8_Y10_N6
\memory1_inst|RAM_inst|RW~2597\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2597_combout\ = (\address[7]~input_o\ & (\address[5]~input_o\)) # (!\address[7]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~852_q\))) # (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~596_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~596_q\,
	datad => \memory1_inst|RAM_inst|RW~852_q\,
	combout => \memory1_inst|RAM_inst|RW~2597_combout\);

-- Location: LCCOMB_X8_Y7_N26
\memory1_inst|RAM_inst|RW~2598\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2598_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2597_combout\ & ((\memory1_inst|RAM_inst|RW~1876_q\))) # (!\memory1_inst|RAM_inst|RW~2597_combout\ & (\memory1_inst|RAM_inst|RW~1620_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2597_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1620_q\,
	datac => \memory1_inst|RAM_inst|RW~1876_q\,
	datad => \memory1_inst|RAM_inst|RW~2597_combout\,
	combout => \memory1_inst|RAM_inst|RW~2598_combout\);

-- Location: FF_X8_Y5_N5
\memory1_inst|RAM_inst|RW~1108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1108_q\);

-- Location: FF_X8_Y7_N29
\memory1_inst|RAM_inst|RW~1364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1364_q\);

-- Location: FF_X20_Y12_N7
\memory1_inst|RAM_inst|RW~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~84_q\);

-- Location: LCCOMB_X21_Y13_N8
\memory1_inst|RAM_inst|RW~340feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~340feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~340feeder_combout\);

-- Location: FF_X21_Y13_N9
\memory1_inst|RAM_inst|RW~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~340feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~340_q\);

-- Location: LCCOMB_X20_Y12_N6
\memory1_inst|RAM_inst|RW~2599\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2599_combout\ = (\address[5]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~340_q\)))) # (!\address[5]~input_o\ & (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~84_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~84_q\,
	datad => \memory1_inst|RAM_inst|RW~340_q\,
	combout => \memory1_inst|RAM_inst|RW~2599_combout\);

-- Location: LCCOMB_X8_Y7_N28
\memory1_inst|RAM_inst|RW~2600\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2600_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2599_combout\ & ((\memory1_inst|RAM_inst|RW~1364_q\))) # (!\memory1_inst|RAM_inst|RW~2599_combout\ & (\memory1_inst|RAM_inst|RW~1108_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2599_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1108_q\,
	datac => \memory1_inst|RAM_inst|RW~1364_q\,
	datad => \memory1_inst|RAM_inst|RW~2599_combout\,
	combout => \memory1_inst|RAM_inst|RW~2600_combout\);

-- Location: LCCOMB_X8_Y7_N22
\memory1_inst|RAM_inst|RW~2601\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2601_combout\ = (\address[6]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~2598_combout\)))) # (!\address[6]~input_o\ & (!\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2600_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2598_combout\,
	datad => \memory1_inst|RAM_inst|RW~2600_combout\,
	combout => \memory1_inst|RAM_inst|RW~2601_combout\);

-- Location: FF_X17_Y6_N3
\memory1_inst|RAM_inst|RW~1380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1380_q\);

-- Location: FF_X8_Y13_N7
\memory1_inst|RAM_inst|RW~1124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1124_q\);

-- Location: FF_X21_Y12_N25
\memory1_inst|RAM_inst|RW~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~100_q\);

-- Location: FF_X22_Y12_N29
\memory1_inst|RAM_inst|RW~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3537_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~356_q\);

-- Location: LCCOMB_X21_Y12_N24
\memory1_inst|RAM_inst|RW~2595\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2595_combout\ = (\address[5]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~356_q\)))) # (!\address[5]~input_o\ & (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~100_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~100_q\,
	datad => \memory1_inst|RAM_inst|RW~356_q\,
	combout => \memory1_inst|RAM_inst|RW~2595_combout\);

-- Location: LCCOMB_X8_Y13_N6
\memory1_inst|RAM_inst|RW~2596\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2596_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2595_combout\ & (\memory1_inst|RAM_inst|RW~1380_q\)) # (!\memory1_inst|RAM_inst|RW~2595_combout\ & ((\memory1_inst|RAM_inst|RW~1124_q\))))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2595_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1380_q\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1124_q\,
	datad => \memory1_inst|RAM_inst|RW~2595_combout\,
	combout => \memory1_inst|RAM_inst|RW~2596_combout\);

-- Location: LCCOMB_X8_Y7_N4
\memory1_inst|RAM_inst|RW~2604\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2604_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2601_combout\ & (\memory1_inst|RAM_inst|RW~2603_combout\)) # (!\memory1_inst|RAM_inst|RW~2601_combout\ & ((\memory1_inst|RAM_inst|RW~2596_combout\))))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2601_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2603_combout\,
	datac => \memory1_inst|RAM_inst|RW~2601_combout\,
	datad => \memory1_inst|RAM_inst|RW~2596_combout\,
	combout => \memory1_inst|RAM_inst|RW~2604_combout\);

-- Location: LCCOMB_X7_Y5_N10
\memory1_inst|RAM_inst|RW~1668feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1668feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1668feeder_combout\);

-- Location: FF_X7_Y5_N11
\memory1_inst|RAM_inst|RW~1668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1668feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1668_q\);

-- Location: FF_X7_Y5_N9
\memory1_inst|RAM_inst|RW~1924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3654_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1924_q\);

-- Location: FF_X16_Y9_N25
\memory1_inst|RAM_inst|RW~644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3582_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~644_q\);

-- Location: FF_X17_Y12_N29
\memory1_inst|RAM_inst|RW~900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~900_q\);

-- Location: LCCOMB_X16_Y9_N24
\memory1_inst|RAM_inst|RW~2592\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2592_combout\ = (\address[5]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~900_q\)))) # (!\address[5]~input_o\ & (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~644_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~644_q\,
	datad => \memory1_inst|RAM_inst|RW~900_q\,
	combout => \memory1_inst|RAM_inst|RW~2592_combout\);

-- Location: LCCOMB_X7_Y5_N8
\memory1_inst|RAM_inst|RW~2593\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2593_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2592_combout\ & ((\memory1_inst|RAM_inst|RW~1924_q\))) # (!\memory1_inst|RAM_inst|RW~2592_combout\ & (\memory1_inst|RAM_inst|RW~1668_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2592_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1668_q\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1924_q\,
	datad => \memory1_inst|RAM_inst|RW~2592_combout\,
	combout => \memory1_inst|RAM_inst|RW~2593_combout\);

-- Location: FF_X8_Y9_N15
\memory1_inst|RAM_inst|RW~1412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1412_q\);

-- Location: FF_X8_Y9_N29
\memory1_inst|RAM_inst|RW~1156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1156_q\);

-- Location: FF_X24_Y9_N5
\memory1_inst|RAM_inst|RW~132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~132_q\);

-- Location: FF_X20_Y9_N23
\memory1_inst|RAM_inst|RW~388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~388_q\);

-- Location: LCCOMB_X24_Y9_N4
\memory1_inst|RAM_inst|RW~2585\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2585_combout\ = (\address[7]~input_o\ & (\address[5]~input_o\)) # (!\address[7]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~388_q\))) # (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~132_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~132_q\,
	datad => \memory1_inst|RAM_inst|RW~388_q\,
	combout => \memory1_inst|RAM_inst|RW~2585_combout\);

-- Location: LCCOMB_X8_Y9_N28
\memory1_inst|RAM_inst|RW~2586\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2586_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2585_combout\ & (\memory1_inst|RAM_inst|RW~1412_q\)) # (!\memory1_inst|RAM_inst|RW~2585_combout\ & ((\memory1_inst|RAM_inst|RW~1156_q\))))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2585_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1412_q\,
	datac => \memory1_inst|RAM_inst|RW~1156_q\,
	datad => \memory1_inst|RAM_inst|RW~2585_combout\,
	combout => \memory1_inst|RAM_inst|RW~2586_combout\);

-- Location: LCCOMB_X10_Y5_N2
\memory1_inst|RAM_inst|RW~1652feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1652feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1652feeder_combout\);

-- Location: FF_X10_Y5_N3
\memory1_inst|RAM_inst|RW~1652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1652feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1652_q\);

-- Location: FF_X9_Y9_N31
\memory1_inst|RAM_inst|RW~1908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3651_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1908_q\);

-- Location: FF_X12_Y11_N1
\memory1_inst|RAM_inst|RW~628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3590_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~628_q\);

-- Location: FF_X8_Y14_N13
\memory1_inst|RAM_inst|RW~884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~884_q\);

-- Location: LCCOMB_X12_Y11_N0
\memory1_inst|RAM_inst|RW~2587\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2587_combout\ = (\address[5]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~884_q\)))) # (!\address[5]~input_o\ & (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~628_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~628_q\,
	datad => \memory1_inst|RAM_inst|RW~884_q\,
	combout => \memory1_inst|RAM_inst|RW~2587_combout\);

-- Location: LCCOMB_X9_Y9_N30
\memory1_inst|RAM_inst|RW~2588\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2588_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2587_combout\ & ((\memory1_inst|RAM_inst|RW~1908_q\))) # (!\memory1_inst|RAM_inst|RW~2587_combout\ & (\memory1_inst|RAM_inst|RW~1652_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2587_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1652_q\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1908_q\,
	datad => \memory1_inst|RAM_inst|RW~2587_combout\,
	combout => \memory1_inst|RAM_inst|RW~2588_combout\);

-- Location: FF_X12_Y5_N1
\memory1_inst|RAM_inst|RW~1140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1140_q\);

-- Location: FF_X8_Y5_N31
\memory1_inst|RAM_inst|RW~1396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3656_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1396_q\);

-- Location: FF_X20_Y17_N13
\memory1_inst|RAM_inst|RW~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3588_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~116_q\);

-- Location: FF_X20_Y13_N11
\memory1_inst|RAM_inst|RW~372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~372_q\);

-- Location: LCCOMB_X20_Y17_N12
\memory1_inst|RAM_inst|RW~2589\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2589_combout\ = (\address[5]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~372_q\)))) # (!\address[5]~input_o\ & (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~116_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~116_q\,
	datad => \memory1_inst|RAM_inst|RW~372_q\,
	combout => \memory1_inst|RAM_inst|RW~2589_combout\);

-- Location: LCCOMB_X8_Y5_N30
\memory1_inst|RAM_inst|RW~2590\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2590_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2589_combout\ & ((\memory1_inst|RAM_inst|RW~1396_q\))) # (!\memory1_inst|RAM_inst|RW~2589_combout\ & (\memory1_inst|RAM_inst|RW~1140_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2589_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1140_q\,
	datac => \memory1_inst|RAM_inst|RW~1396_q\,
	datad => \memory1_inst|RAM_inst|RW~2589_combout\,
	combout => \memory1_inst|RAM_inst|RW~2590_combout\);

-- Location: LCCOMB_X11_Y5_N12
\memory1_inst|RAM_inst|RW~2591\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2591_combout\ = (\address[1]~input_o\ & (\address[6]~input_o\)) # (!\address[1]~input_o\ & ((\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~2588_combout\)) # (!\address[6]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~2590_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2588_combout\,
	datad => \memory1_inst|RAM_inst|RW~2590_combout\,
	combout => \memory1_inst|RAM_inst|RW~2591_combout\);

-- Location: LCCOMB_X11_Y5_N22
\memory1_inst|RAM_inst|RW~2594\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2594_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2591_combout\ & (\memory1_inst|RAM_inst|RW~2593_combout\)) # (!\memory1_inst|RAM_inst|RW~2591_combout\ & ((\memory1_inst|RAM_inst|RW~2586_combout\))))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2591_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2593_combout\,
	datac => \memory1_inst|RAM_inst|RW~2586_combout\,
	datad => \memory1_inst|RAM_inst|RW~2591_combout\,
	combout => \memory1_inst|RAM_inst|RW~2594_combout\);

-- Location: LCCOMB_X12_Y7_N4
\memory1_inst|RAM_inst|RW~2605\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2605_combout\ = (\address[0]~input_o\ & (\address[2]~input_o\)) # (!\address[0]~input_o\ & ((\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2594_combout\))) # (!\address[2]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~2604_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2604_combout\,
	datad => \memory1_inst|RAM_inst|RW~2594_combout\,
	combout => \memory1_inst|RAM_inst|RW~2605_combout\);

-- Location: FF_X14_Y11_N27
\memory1_inst|RAM_inst|RW~1676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1676_q\);

-- Location: FF_X10_Y14_N1
\memory1_inst|RAM_inst|RW~1932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1932_q\);

-- Location: FF_X14_Y11_N9
\memory1_inst|RAM_inst|RW~652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3594_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~652_q\);

-- Location: LCCOMB_X19_Y11_N12
\memory1_inst|RAM_inst|RW~908feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~908feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~908feeder_combout\);

-- Location: FF_X19_Y11_N13
\memory1_inst|RAM_inst|RW~908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~908feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~908_q\);

-- Location: LCCOMB_X14_Y11_N8
\memory1_inst|RAM_inst|RW~2613\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2613_combout\ = (\address[7]~input_o\ & (\address[5]~input_o\)) # (!\address[7]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~908_q\))) # (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~652_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~652_q\,
	datad => \memory1_inst|RAM_inst|RW~908_q\,
	combout => \memory1_inst|RAM_inst|RW~2613_combout\);

-- Location: LCCOMB_X10_Y14_N0
\memory1_inst|RAM_inst|RW~2614\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2614_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2613_combout\ & ((\memory1_inst|RAM_inst|RW~1932_q\))) # (!\memory1_inst|RAM_inst|RW~2613_combout\ & (\memory1_inst|RAM_inst|RW~1676_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2613_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1676_q\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1932_q\,
	datad => \memory1_inst|RAM_inst|RW~2613_combout\,
	combout => \memory1_inst|RAM_inst|RW~2614_combout\);

-- Location: FF_X9_Y12_N13
\memory1_inst|RAM_inst|RW~1420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3649_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1420_q\);

-- Location: FF_X9_Y12_N23
\memory1_inst|RAM_inst|RW~1164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1164_q\);

-- Location: FF_X21_Y12_N27
\memory1_inst|RAM_inst|RW~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3592_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~140_q\);

-- Location: FF_X20_Y11_N1
\memory1_inst|RAM_inst|RW~396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~396_q\);

-- Location: LCCOMB_X21_Y12_N26
\memory1_inst|RAM_inst|RW~2606\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2606_combout\ = (\address[5]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~396_q\)))) # (!\address[5]~input_o\ & (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~140_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~140_q\,
	datad => \memory1_inst|RAM_inst|RW~396_q\,
	combout => \memory1_inst|RAM_inst|RW~2606_combout\);

-- Location: LCCOMB_X9_Y12_N22
\memory1_inst|RAM_inst|RW~2607\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2607_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2606_combout\ & (\memory1_inst|RAM_inst|RW~1420_q\)) # (!\memory1_inst|RAM_inst|RW~2606_combout\ & ((\memory1_inst|RAM_inst|RW~1164_q\))))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2606_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1420_q\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1164_q\,
	datad => \memory1_inst|RAM_inst|RW~2606_combout\,
	combout => \memory1_inst|RAM_inst|RW~2607_combout\);

-- Location: LCCOMB_X9_Y6_N28
\memory1_inst|RAM_inst|RW~1660feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1660feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1660feeder_combout\);

-- Location: FF_X9_Y6_N29
\memory1_inst|RAM_inst|RW~1660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1660feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1660_q\);

-- Location: FF_X10_Y14_N31
\memory1_inst|RAM_inst|RW~1916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3659_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1916_q\);

-- Location: FF_X14_Y12_N1
\memory1_inst|RAM_inst|RW~636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3586_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~636_q\);

-- Location: FF_X14_Y12_N7
\memory1_inst|RAM_inst|RW~892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~892_q\);

-- Location: LCCOMB_X14_Y12_N0
\memory1_inst|RAM_inst|RW~2608\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2608_combout\ = (\address[7]~input_o\ & (\address[5]~input_o\)) # (!\address[7]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~892_q\))) # (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~636_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~636_q\,
	datad => \memory1_inst|RAM_inst|RW~892_q\,
	combout => \memory1_inst|RAM_inst|RW~2608_combout\);

-- Location: LCCOMB_X10_Y11_N22
\memory1_inst|RAM_inst|RW~2609\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2609_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2608_combout\ & ((\memory1_inst|RAM_inst|RW~1916_q\))) # (!\memory1_inst|RAM_inst|RW~2608_combout\ & (\memory1_inst|RAM_inst|RW~1660_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2608_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1660_q\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1916_q\,
	datad => \memory1_inst|RAM_inst|RW~2608_combout\,
	combout => \memory1_inst|RAM_inst|RW~2609_combout\);

-- Location: LCCOMB_X15_Y6_N26
\memory1_inst|RAM_inst|RW~1148feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1148feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1148feeder_combout\);

-- Location: FF_X15_Y6_N27
\memory1_inst|RAM_inst|RW~1148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1148feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1148_q\);

-- Location: FF_X19_Y16_N9
\memory1_inst|RAM_inst|RW~1404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3647_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1404_q\);

-- Location: FF_X20_Y12_N1
\memory1_inst|RAM_inst|RW~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3584_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~124_q\);

-- Location: LCCOMB_X21_Y13_N6
\memory1_inst|RAM_inst|RW~380feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~380feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~380feeder_combout\);

-- Location: FF_X21_Y13_N7
\memory1_inst|RAM_inst|RW~380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~380feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~380_q\);

-- Location: LCCOMB_X20_Y12_N0
\memory1_inst|RAM_inst|RW~2610\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2610_combout\ = (\address[5]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~380_q\)))) # (!\address[5]~input_o\ & (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~124_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~124_q\,
	datad => \memory1_inst|RAM_inst|RW~380_q\,
	combout => \memory1_inst|RAM_inst|RW~2610_combout\);

-- Location: LCCOMB_X19_Y16_N8
\memory1_inst|RAM_inst|RW~2611\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2611_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2610_combout\ & ((\memory1_inst|RAM_inst|RW~1404_q\))) # (!\memory1_inst|RAM_inst|RW~2610_combout\ & (\memory1_inst|RAM_inst|RW~1148_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2610_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1148_q\,
	datac => \memory1_inst|RAM_inst|RW~1404_q\,
	datad => \memory1_inst|RAM_inst|RW~2610_combout\,
	combout => \memory1_inst|RAM_inst|RW~2611_combout\);

-- Location: LCCOMB_X10_Y11_N16
\memory1_inst|RAM_inst|RW~2612\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2612_combout\ = (\address[6]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~2609_combout\)))) # (!\address[6]~input_o\ & (!\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2611_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2609_combout\,
	datad => \memory1_inst|RAM_inst|RW~2611_combout\,
	combout => \memory1_inst|RAM_inst|RW~2612_combout\);

-- Location: LCCOMB_X10_Y11_N14
\memory1_inst|RAM_inst|RW~2615\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2615_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2612_combout\ & (\memory1_inst|RAM_inst|RW~2614_combout\)) # (!\memory1_inst|RAM_inst|RW~2612_combout\ & ((\memory1_inst|RAM_inst|RW~2607_combout\))))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2612_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2614_combout\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2607_combout\,
	datad => \memory1_inst|RAM_inst|RW~2612_combout\,
	combout => \memory1_inst|RAM_inst|RW~2615_combout\);

-- Location: LCCOMB_X12_Y7_N14
\memory1_inst|RAM_inst|RW~2616\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2616_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2605_combout\ & ((\memory1_inst|RAM_inst|RW~2615_combout\))) # (!\memory1_inst|RAM_inst|RW~2605_combout\ & (\memory1_inst|RAM_inst|RW~2584_combout\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~2605_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2584_combout\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2605_combout\,
	datad => \memory1_inst|RAM_inst|RW~2615_combout\,
	combout => \memory1_inst|RAM_inst|RW~2616_combout\);

-- Location: FF_X23_Y8_N13
\memory1_inst|RAM_inst|RW~524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~524_q\);

-- Location: FF_X19_Y8_N31
\memory1_inst|RAM_inst|RW~1548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1548_q\);

-- Location: FF_X23_Y13_N31
\memory1_inst|RAM_inst|RW~492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~492_q\);

-- Location: LCCOMB_X23_Y13_N12
\memory1_inst|RAM_inst|RW~1516feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1516feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1516feeder_combout\);

-- Location: FF_X23_Y13_N13
\memory1_inst|RAM_inst|RW~1516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1516feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1516_q\);

-- Location: LCCOMB_X23_Y13_N30
\memory1_inst|RAM_inst|RW~2733\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2733_combout\ = (\address[2]~input_o\ & (\address[7]~input_o\)) # (!\address[2]~input_o\ & ((\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~1516_q\))) # (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~492_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~492_q\,
	datad => \memory1_inst|RAM_inst|RW~1516_q\,
	combout => \memory1_inst|RAM_inst|RW~2733_combout\);

-- Location: LCCOMB_X19_Y8_N30
\memory1_inst|RAM_inst|RW~2734\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2734_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2733_combout\ & ((\memory1_inst|RAM_inst|RW~1548_q\))) # (!\memory1_inst|RAM_inst|RW~2733_combout\ & (\memory1_inst|RAM_inst|RW~524_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2733_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~524_q\,
	datac => \memory1_inst|RAM_inst|RW~1548_q\,
	datad => \memory1_inst|RAM_inst|RW~2733_combout\,
	combout => \memory1_inst|RAM_inst|RW~2734_combout\);

-- Location: LCCOMB_X11_Y13_N30
\memory1_inst|RAM_inst|RW~2028feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2028feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~2028feeder_combout\);

-- Location: FF_X11_Y13_N31
\memory1_inst|RAM_inst|RW~2028\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~2028feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2028_q\);

-- Location: FF_X19_Y8_N17
\memory1_inst|RAM_inst|RW~2060\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2060_q\);

-- Location: FF_X16_Y8_N11
\memory1_inst|RAM_inst|RW~1004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1004_q\);

-- Location: LCCOMB_X19_Y11_N30
\memory1_inst|RAM_inst|RW~1036feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1036feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1036feeder_combout\);

-- Location: FF_X19_Y11_N31
\memory1_inst|RAM_inst|RW~1036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1036feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1036_q\);

-- Location: LCCOMB_X16_Y8_N10
\memory1_inst|RAM_inst|RW~2740\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2740_combout\ = (\address[7]~input_o\ & (\address[2]~input_o\)) # (!\address[7]~input_o\ & ((\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~1036_q\))) # (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~1004_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1004_q\,
	datad => \memory1_inst|RAM_inst|RW~1036_q\,
	combout => \memory1_inst|RAM_inst|RW~2740_combout\);

-- Location: LCCOMB_X19_Y8_N16
\memory1_inst|RAM_inst|RW~2741\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2741_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2740_combout\ & ((\memory1_inst|RAM_inst|RW~2060_q\))) # (!\memory1_inst|RAM_inst|RW~2740_combout\ & (\memory1_inst|RAM_inst|RW~2028_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2740_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2028_q\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2060_q\,
	datad => \memory1_inst|RAM_inst|RW~2740_combout\,
	combout => \memory1_inst|RAM_inst|RW~2741_combout\);

-- Location: LCCOMB_X22_Y7_N24
\memory1_inst|RAM_inst|RW~1292feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1292feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1292feeder_combout\);

-- Location: FF_X22_Y7_N25
\memory1_inst|RAM_inst|RW~1292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1292feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1292_q\);

-- Location: LCCOMB_X22_Y7_N10
\memory1_inst|RAM_inst|RW~268feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~268feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~268feeder_combout\);

-- Location: FF_X22_Y7_N11
\memory1_inst|RAM_inst|RW~268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~268feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3642_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~268_q\);

-- Location: FF_X22_Y11_N23
\memory1_inst|RAM_inst|RW~236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3610_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~236_q\);

-- Location: LCCOMB_X11_Y10_N18
\memory1_inst|RAM_inst|RW~1260feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1260feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1260feeder_combout\);

-- Location: FF_X11_Y10_N19
\memory1_inst|RAM_inst|RW~1260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1260feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1260_q\);

-- Location: LCCOMB_X22_Y11_N22
\memory1_inst|RAM_inst|RW~2737\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2737_combout\ = (\address[2]~input_o\ & (\address[7]~input_o\)) # (!\address[2]~input_o\ & ((\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~1260_q\))) # (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~236_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~236_q\,
	datad => \memory1_inst|RAM_inst|RW~1260_q\,
	combout => \memory1_inst|RAM_inst|RW~2737_combout\);

-- Location: LCCOMB_X21_Y7_N0
\memory1_inst|RAM_inst|RW~2738\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2738_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2737_combout\ & (\memory1_inst|RAM_inst|RW~1292_q\)) # (!\memory1_inst|RAM_inst|RW~2737_combout\ & ((\memory1_inst|RAM_inst|RW~268_q\))))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2737_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1292_q\,
	datac => \memory1_inst|RAM_inst|RW~268_q\,
	datad => \memory1_inst|RAM_inst|RW~2737_combout\,
	combout => \memory1_inst|RAM_inst|RW~2738_combout\);

-- Location: LCCOMB_X15_Y7_N24
\memory1_inst|RAM_inst|RW~780feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~780feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~780feeder_combout\);

-- Location: FF_X15_Y7_N25
\memory1_inst|RAM_inst|RW~780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~780feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3644_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~780_q\);

-- Location: FF_X15_Y5_N3
\memory1_inst|RAM_inst|RW~1804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1804_q\);

-- Location: FF_X16_Y7_N9
\memory1_inst|RAM_inst|RW~748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~748_q\);

-- Location: FF_X14_Y7_N5
\memory1_inst|RAM_inst|RW~1772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1772_q\);

-- Location: LCCOMB_X16_Y7_N8
\memory1_inst|RAM_inst|RW~2735\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2735_combout\ = (\address[7]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~1772_q\)))) # (!\address[7]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~748_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~748_q\,
	datad => \memory1_inst|RAM_inst|RW~1772_q\,
	combout => \memory1_inst|RAM_inst|RW~2735_combout\);

-- Location: LCCOMB_X15_Y5_N2
\memory1_inst|RAM_inst|RW~2736\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2736_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2735_combout\ & ((\memory1_inst|RAM_inst|RW~1804_q\))) # (!\memory1_inst|RAM_inst|RW~2735_combout\ & (\memory1_inst|RAM_inst|RW~780_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2735_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~780_q\,
	datac => \memory1_inst|RAM_inst|RW~1804_q\,
	datad => \memory1_inst|RAM_inst|RW~2735_combout\,
	combout => \memory1_inst|RAM_inst|RW~2736_combout\);

-- Location: LCCOMB_X12_Y7_N16
\memory1_inst|RAM_inst|RW~2739\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2739_combout\ = (\address[6]~input_o\ & ((\address[5]~input_o\) # ((\memory1_inst|RAM_inst|RW~2736_combout\)))) # (!\address[6]~input_o\ & (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~2738_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2738_combout\,
	datad => \memory1_inst|RAM_inst|RW~2736_combout\,
	combout => \memory1_inst|RAM_inst|RW~2739_combout\);

-- Location: LCCOMB_X12_Y7_N6
\memory1_inst|RAM_inst|RW~2742\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2742_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2739_combout\ & ((\memory1_inst|RAM_inst|RW~2741_combout\))) # (!\memory1_inst|RAM_inst|RW~2739_combout\ & (\memory1_inst|RAM_inst|RW~2734_combout\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2739_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2734_combout\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2741_combout\,
	datad => \memory1_inst|RAM_inst|RW~2739_combout\,
	combout => \memory1_inst|RAM_inst|RW~2742_combout\);

-- Location: LCCOMB_X11_Y4_N24
\memory1_inst|RAM_inst|RW~1748feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1748feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1748feeder_combout\);

-- Location: FF_X11_Y4_N25
\memory1_inst|RAM_inst|RW~1748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1748feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1748_q\);

-- Location: FF_X12_Y7_N23
\memory1_inst|RAM_inst|RW~1780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1780_q\);

-- Location: LCCOMB_X11_Y7_N14
\memory1_inst|RAM_inst|RW~756feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~756feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~756feeder_combout\);

-- Location: FF_X11_Y7_N15
\memory1_inst|RAM_inst|RW~756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~756feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3633_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~756_q\);

-- Location: FF_X7_Y10_N5
\memory1_inst|RAM_inst|RW~724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3596_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~724_q\);

-- Location: LCCOMB_X12_Y7_N28
\memory1_inst|RAM_inst|RW~2724\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2724_combout\ = (\address[7]~input_o\ & (((\address[2]~input_o\)))) # (!\address[7]~input_o\ & ((\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~756_q\)) # (!\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~724_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~756_q\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~724_q\,
	datad => \address[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~2724_combout\);

-- Location: LCCOMB_X12_Y7_N22
\memory1_inst|RAM_inst|RW~2725\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2725_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2724_combout\ & ((\memory1_inst|RAM_inst|RW~1780_q\))) # (!\memory1_inst|RAM_inst|RW~2724_combout\ & (\memory1_inst|RAM_inst|RW~1748_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2724_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1748_q\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1780_q\,
	datad => \memory1_inst|RAM_inst|RW~2724_combout\,
	combout => \memory1_inst|RAM_inst|RW~2725_combout\);

-- Location: FF_X6_Y6_N1
\memory1_inst|RAM_inst|RW~212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3599_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~212_q\);

-- Location: LCCOMB_X6_Y6_N18
\memory1_inst|RAM_inst|RW~244feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~244feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~244feeder_combout\);

-- Location: FF_X6_Y6_N19
\memory1_inst|RAM_inst|RW~244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~244feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3635_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~244_q\);

-- Location: LCCOMB_X6_Y6_N0
\memory1_inst|RAM_inst|RW~2726\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2726_combout\ = (\address[7]~input_o\ & (\address[2]~input_o\)) # (!\address[7]~input_o\ & ((\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~244_q\))) # (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~212_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~212_q\,
	datad => \memory1_inst|RAM_inst|RW~244_q\,
	combout => \memory1_inst|RAM_inst|RW~2726_combout\);

-- Location: FF_X12_Y7_N1
\memory1_inst|RAM_inst|RW~1268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1268_q\);

-- Location: FF_X9_Y5_N1
\memory1_inst|RAM_inst|RW~1236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1236_q\);

-- Location: LCCOMB_X12_Y7_N0
\memory1_inst|RAM_inst|RW~2727\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2727_combout\ = (\memory1_inst|RAM_inst|RW~2726_combout\ & (((\memory1_inst|RAM_inst|RW~1268_q\)) # (!\address[7]~input_o\))) # (!\memory1_inst|RAM_inst|RW~2726_combout\ & (\address[7]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~1236_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2726_combout\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1268_q\,
	datad => \memory1_inst|RAM_inst|RW~1236_q\,
	combout => \memory1_inst|RAM_inst|RW~2727_combout\);

-- Location: LCCOMB_X12_Y7_N26
\memory1_inst|RAM_inst|RW~2728\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2728_combout\ = (\address[6]~input_o\ & ((\address[5]~input_o\) # ((\memory1_inst|RAM_inst|RW~2725_combout\)))) # (!\address[6]~input_o\ & (!\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2727_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2725_combout\,
	datad => \memory1_inst|RAM_inst|RW~2727_combout\,
	combout => \memory1_inst|RAM_inst|RW~2728_combout\);

-- Location: LCCOMB_X20_Y16_N14
\memory1_inst|RAM_inst|RW~1012feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1012feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1012feeder_combout\);

-- Location: FF_X20_Y16_N15
\memory1_inst|RAM_inst|RW~1012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1012feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1012_q\);

-- Location: FF_X12_Y13_N19
\memory1_inst|RAM_inst|RW~2036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2036_q\);

-- Location: FF_X6_Y12_N3
\memory1_inst|RAM_inst|RW~980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~980_q\);

-- Location: FF_X6_Y13_N9
\memory1_inst|RAM_inst|RW~2004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2004_q\);

-- Location: LCCOMB_X6_Y12_N2
\memory1_inst|RAM_inst|RW~2729\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2729_combout\ = (\address[7]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~2004_q\)))) # (!\address[7]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~980_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~980_q\,
	datad => \memory1_inst|RAM_inst|RW~2004_q\,
	combout => \memory1_inst|RAM_inst|RW~2729_combout\);

-- Location: LCCOMB_X12_Y13_N18
\memory1_inst|RAM_inst|RW~2730\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2730_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2729_combout\ & ((\memory1_inst|RAM_inst|RW~2036_q\))) # (!\memory1_inst|RAM_inst|RW~2729_combout\ & (\memory1_inst|RAM_inst|RW~1012_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2729_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1012_q\,
	datac => \memory1_inst|RAM_inst|RW~2036_q\,
	datad => \memory1_inst|RAM_inst|RW~2729_combout\,
	combout => \memory1_inst|RAM_inst|RW~2730_combout\);

-- Location: FF_X12_Y10_N31
\memory1_inst|RAM_inst|RW~1492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1492_q\);

-- Location: FF_X12_Y5_N27
\memory1_inst|RAM_inst|RW~1524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1524_q\);

-- Location: FF_X21_Y16_N21
\memory1_inst|RAM_inst|RW~468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~468_q\);

-- Location: FF_X20_Y17_N19
\memory1_inst|RAM_inst|RW~500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~500_q\);

-- Location: LCCOMB_X21_Y16_N20
\memory1_inst|RAM_inst|RW~2722\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2722_combout\ = (\address[7]~input_o\ & (\address[2]~input_o\)) # (!\address[7]~input_o\ & ((\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~500_q\))) # (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~468_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~468_q\,
	datad => \memory1_inst|RAM_inst|RW~500_q\,
	combout => \memory1_inst|RAM_inst|RW~2722_combout\);

-- Location: LCCOMB_X12_Y5_N26
\memory1_inst|RAM_inst|RW~2723\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2723_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2722_combout\ & ((\memory1_inst|RAM_inst|RW~1524_q\))) # (!\memory1_inst|RAM_inst|RW~2722_combout\ & (\memory1_inst|RAM_inst|RW~1492_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2722_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1492_q\,
	datac => \memory1_inst|RAM_inst|RW~1524_q\,
	datad => \memory1_inst|RAM_inst|RW~2722_combout\,
	combout => \memory1_inst|RAM_inst|RW~2723_combout\);

-- Location: LCCOMB_X12_Y7_N24
\memory1_inst|RAM_inst|RW~2731\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2731_combout\ = (\memory1_inst|RAM_inst|RW~2728_combout\ & (((\memory1_inst|RAM_inst|RW~2730_combout\)) # (!\address[5]~input_o\))) # (!\memory1_inst|RAM_inst|RW~2728_combout\ & (\address[5]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~2723_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2728_combout\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2730_combout\,
	datad => \memory1_inst|RAM_inst|RW~2723_combout\,
	combout => \memory1_inst|RAM_inst|RW~2731_combout\);

-- Location: LCCOMB_X9_Y11_N30
\memory1_inst|RAM_inst|RW~1764feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1764feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1764feeder_combout\);

-- Location: FF_X9_Y11_N31
\memory1_inst|RAM_inst|RW~1764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1764feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1764_q\);

-- Location: FF_X10_Y8_N31
\memory1_inst|RAM_inst|RW~1796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1796_q\);

-- Location: FF_X16_Y7_N31
\memory1_inst|RAM_inst|RW~740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3600_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~740_q\);

-- Location: LCCOMB_X16_Y6_N20
\memory1_inst|RAM_inst|RW~772feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~772feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~772feeder_combout\);

-- Location: FF_X16_Y6_N21
\memory1_inst|RAM_inst|RW~772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~772feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3636_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~772_q\);

-- Location: LCCOMB_X16_Y7_N30
\memory1_inst|RAM_inst|RW~2714\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2714_combout\ = (\address[7]~input_o\ & (\address[2]~input_o\)) # (!\address[7]~input_o\ & ((\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~772_q\))) # (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~740_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~740_q\,
	datad => \memory1_inst|RAM_inst|RW~772_q\,
	combout => \memory1_inst|RAM_inst|RW~2714_combout\);

-- Location: LCCOMB_X10_Y8_N30
\memory1_inst|RAM_inst|RW~2715\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2715_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2714_combout\ & ((\memory1_inst|RAM_inst|RW~1796_q\))) # (!\memory1_inst|RAM_inst|RW~2714_combout\ & (\memory1_inst|RAM_inst|RW~1764_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2714_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1764_q\,
	datac => \memory1_inst|RAM_inst|RW~1796_q\,
	datad => \memory1_inst|RAM_inst|RW~2714_combout\,
	combout => \memory1_inst|RAM_inst|RW~2715_combout\);

-- Location: LCCOMB_X11_Y8_N14
\memory1_inst|RAM_inst|RW~1252feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1252feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1252feeder_combout\);

-- Location: FF_X11_Y8_N15
\memory1_inst|RAM_inst|RW~1252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1252feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1252_q\);

-- Location: FF_X12_Y8_N21
\memory1_inst|RAM_inst|RW~1284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1284_q\);

-- Location: FF_X20_Y5_N17
\memory1_inst|RAM_inst|RW~228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3598_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~228_q\);

-- Location: LCCOMB_X20_Y6_N4
\memory1_inst|RAM_inst|RW~260feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~260feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~260feeder_combout\);

-- Location: FF_X20_Y6_N5
\memory1_inst|RAM_inst|RW~260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~260feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3634_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~260_q\);

-- Location: LCCOMB_X20_Y5_N16
\memory1_inst|RAM_inst|RW~2716\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2716_combout\ = (\address[7]~input_o\ & (\address[2]~input_o\)) # (!\address[7]~input_o\ & ((\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~260_q\))) # (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~228_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~228_q\,
	datad => \memory1_inst|RAM_inst|RW~260_q\,
	combout => \memory1_inst|RAM_inst|RW~2716_combout\);

-- Location: LCCOMB_X12_Y8_N20
\memory1_inst|RAM_inst|RW~2717\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2717_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2716_combout\ & ((\memory1_inst|RAM_inst|RW~1284_q\))) # (!\memory1_inst|RAM_inst|RW~2716_combout\ & (\memory1_inst|RAM_inst|RW~1252_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2716_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1252_q\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1284_q\,
	datad => \memory1_inst|RAM_inst|RW~2716_combout\,
	combout => \memory1_inst|RAM_inst|RW~2717_combout\);

-- Location: LCCOMB_X12_Y7_N12
\memory1_inst|RAM_inst|RW~2718\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2718_combout\ = (\address[6]~input_o\ & ((\address[5]~input_o\) # ((\memory1_inst|RAM_inst|RW~2715_combout\)))) # (!\address[6]~input_o\ & (!\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2717_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2715_combout\,
	datad => \memory1_inst|RAM_inst|RW~2717_combout\,
	combout => \memory1_inst|RAM_inst|RW~2718_combout\);

-- Location: LCCOMB_X26_Y12_N0
\memory1_inst|RAM_inst|RW~516feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~516feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~516feeder_combout\);

-- Location: FF_X26_Y12_N1
\memory1_inst|RAM_inst|RW~516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~516feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~516_q\);

-- Location: FF_X26_Y12_N31
\memory1_inst|RAM_inst|RW~1540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3698_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1540_q\);

-- Location: FF_X22_Y12_N7
\memory1_inst|RAM_inst|RW~484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3529_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~484_q\);

-- Location: FF_X16_Y16_N23
\memory1_inst|RAM_inst|RW~1508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1508_q\);

-- Location: LCCOMB_X22_Y12_N6
\memory1_inst|RAM_inst|RW~2712\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2712_combout\ = (\address[2]~input_o\ & (\address[7]~input_o\)) # (!\address[2]~input_o\ & ((\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~1508_q\))) # (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~484_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~484_q\,
	datad => \memory1_inst|RAM_inst|RW~1508_q\,
	combout => \memory1_inst|RAM_inst|RW~2712_combout\);

-- Location: LCCOMB_X26_Y12_N30
\memory1_inst|RAM_inst|RW~2713\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2713_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2712_combout\ & ((\memory1_inst|RAM_inst|RW~1540_q\))) # (!\memory1_inst|RAM_inst|RW~2712_combout\ & (\memory1_inst|RAM_inst|RW~516_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2712_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~516_q\,
	datac => \memory1_inst|RAM_inst|RW~1540_q\,
	datad => \memory1_inst|RAM_inst|RW~2712_combout\,
	combout => \memory1_inst|RAM_inst|RW~2713_combout\);

-- Location: FF_X17_Y16_N27
\memory1_inst|RAM_inst|RW~2052\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2052_q\);

-- Location: FF_X23_Y12_N27
\memory1_inst|RAM_inst|RW~1028\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1028_q\);

-- Location: FF_X10_Y12_N3
\memory1_inst|RAM_inst|RW~996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3541_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~996_q\);

-- Location: FF_X9_Y13_N31
\memory1_inst|RAM_inst|RW~2020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2020_q\);

-- Location: LCCOMB_X10_Y12_N2
\memory1_inst|RAM_inst|RW~2719\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2719_combout\ = (\address[7]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~2020_q\)))) # (!\address[7]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~996_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~996_q\,
	datad => \memory1_inst|RAM_inst|RW~2020_q\,
	combout => \memory1_inst|RAM_inst|RW~2719_combout\);

-- Location: LCCOMB_X16_Y16_N20
\memory1_inst|RAM_inst|RW~2720\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2720_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2719_combout\ & (\memory1_inst|RAM_inst|RW~2052_q\)) # (!\memory1_inst|RAM_inst|RW~2719_combout\ & ((\memory1_inst|RAM_inst|RW~1028_q\))))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2719_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2052_q\,
	datac => \memory1_inst|RAM_inst|RW~1028_q\,
	datad => \memory1_inst|RAM_inst|RW~2719_combout\,
	combout => \memory1_inst|RAM_inst|RW~2720_combout\);

-- Location: LCCOMB_X12_Y7_N2
\memory1_inst|RAM_inst|RW~2721\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2721_combout\ = (\memory1_inst|RAM_inst|RW~2718_combout\ & (((\memory1_inst|RAM_inst|RW~2720_combout\)) # (!\address[5]~input_o\))) # (!\memory1_inst|RAM_inst|RW~2718_combout\ & (\address[5]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~2713_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2718_combout\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2713_combout\,
	datad => \memory1_inst|RAM_inst|RW~2720_combout\,
	combout => \memory1_inst|RAM_inst|RW~2721_combout\);

-- Location: LCCOMB_X12_Y7_N30
\memory1_inst|RAM_inst|RW~2732\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2732_combout\ = (\address[1]~input_o\ & (((\address[0]~input_o\) # (\memory1_inst|RAM_inst|RW~2721_combout\)))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~2731_combout\ & (!\address[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2731_combout\,
	datac => \address[0]~input_o\,
	datad => \memory1_inst|RAM_inst|RW~2721_combout\,
	combout => \memory1_inst|RAM_inst|RW~2732_combout\);

-- Location: LCCOMB_X10_Y18_N14
\memory1_inst|RAM_inst|RW~2012feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2012feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~2012feeder_combout\);

-- Location: FF_X10_Y18_N15
\memory1_inst|RAM_inst|RW~2012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~2012feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2012_q\);

-- Location: FF_X11_Y14_N29
\memory1_inst|RAM_inst|RW~988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~988_q\);

-- Location: FF_X16_Y8_N29
\memory1_inst|RAM_inst|RW~732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3609_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~732_q\);

-- Location: LCCOMB_X15_Y4_N22
\memory1_inst|RAM_inst|RW~1756feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1756feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1756feeder_combout\);

-- Location: FF_X15_Y4_N23
\memory1_inst|RAM_inst|RW~1756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1756feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1756_q\);

-- Location: LCCOMB_X16_Y8_N28
\memory1_inst|RAM_inst|RW~2702\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2702_combout\ = (\address[7]~input_o\ & ((\address[5]~input_o\) # ((\memory1_inst|RAM_inst|RW~1756_q\)))) # (!\address[7]~input_o\ & (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~732_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~732_q\,
	datad => \memory1_inst|RAM_inst|RW~1756_q\,
	combout => \memory1_inst|RAM_inst|RW~2702_combout\);

-- Location: LCCOMB_X11_Y14_N28
\memory1_inst|RAM_inst|RW~2703\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2703_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2702_combout\ & (\memory1_inst|RAM_inst|RW~2012_q\)) # (!\memory1_inst|RAM_inst|RW~2702_combout\ & ((\memory1_inst|RAM_inst|RW~988_q\))))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2702_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2012_q\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~988_q\,
	datad => \memory1_inst|RAM_inst|RW~2702_combout\,
	combout => \memory1_inst|RAM_inst|RW~2703_combout\);

-- Location: LCCOMB_X20_Y16_N28
\memory1_inst|RAM_inst|RW~1020feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1020feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1020feeder_combout\);

-- Location: FF_X20_Y16_N29
\memory1_inst|RAM_inst|RW~1020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1020feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1020_q\);

-- Location: FF_X19_Y18_N11
\memory1_inst|RAM_inst|RW~2044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2044_q\);

-- Location: FF_X11_Y7_N9
\memory1_inst|RAM_inst|RW~764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3641_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~764_q\);

-- Location: LCCOMB_X11_Y4_N26
\memory1_inst|RAM_inst|RW~1788feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1788feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1788feeder_combout\);

-- Location: FF_X11_Y4_N27
\memory1_inst|RAM_inst|RW~1788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1788feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1788_q\);

-- Location: LCCOMB_X11_Y7_N8
\memory1_inst|RAM_inst|RW~2709\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2709_combout\ = (\address[5]~input_o\ & (\address[7]~input_o\)) # (!\address[5]~input_o\ & ((\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~1788_q\))) # (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~764_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~764_q\,
	datad => \memory1_inst|RAM_inst|RW~1788_q\,
	combout => \memory1_inst|RAM_inst|RW~2709_combout\);

-- Location: LCCOMB_X19_Y18_N10
\memory1_inst|RAM_inst|RW~2710\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2710_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2709_combout\ & ((\memory1_inst|RAM_inst|RW~2044_q\))) # (!\memory1_inst|RAM_inst|RW~2709_combout\ & (\memory1_inst|RAM_inst|RW~1020_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2709_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1020_q\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2044_q\,
	datad => \memory1_inst|RAM_inst|RW~2709_combout\,
	combout => \memory1_inst|RAM_inst|RW~2710_combout\);

-- Location: FF_X19_Y7_N25
\memory1_inst|RAM_inst|RW~220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3611_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~220_q\);

-- Location: FF_X19_Y6_N17
\memory1_inst|RAM_inst|RW~1244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1244_q\);

-- Location: LCCOMB_X19_Y7_N24
\memory1_inst|RAM_inst|RW~2706\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2706_combout\ = (\address[7]~input_o\ & ((\address[5]~input_o\) # ((\memory1_inst|RAM_inst|RW~1244_q\)))) # (!\address[7]~input_o\ & (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~220_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~220_q\,
	datad => \memory1_inst|RAM_inst|RW~1244_q\,
	combout => \memory1_inst|RAM_inst|RW~2706_combout\);

-- Location: FF_X19_Y6_N11
\memory1_inst|RAM_inst|RW~1500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1500_q\);

-- Location: LCCOMB_X22_Y16_N14
\memory1_inst|RAM_inst|RW~476feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~476feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~476feeder_combout\);

-- Location: FF_X22_Y16_N15
\memory1_inst|RAM_inst|RW~476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~476feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3552_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~476_q\);

-- Location: LCCOMB_X19_Y6_N10
\memory1_inst|RAM_inst|RW~2707\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2707_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2706_combout\ & (\memory1_inst|RAM_inst|RW~1500_q\)) # (!\memory1_inst|RAM_inst|RW~2706_combout\ & ((\memory1_inst|RAM_inst|RW~476_q\))))) # 
-- (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~2706_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2706_combout\,
	datac => \memory1_inst|RAM_inst|RW~1500_q\,
	datad => \memory1_inst|RAM_inst|RW~476_q\,
	combout => \memory1_inst|RAM_inst|RW~2707_combout\);

-- Location: LCCOMB_X21_Y16_N18
\memory1_inst|RAM_inst|RW~508feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~508feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~508feeder_combout\);

-- Location: FF_X21_Y16_N19
\memory1_inst|RAM_inst|RW~508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~508feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~508_q\);

-- Location: FF_X19_Y16_N23
\memory1_inst|RAM_inst|RW~1532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1532_q\);

-- Location: FF_X19_Y7_N3
\memory1_inst|RAM_inst|RW~252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3643_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~252_q\);

-- Location: LCCOMB_X16_Y4_N16
\memory1_inst|RAM_inst|RW~1276feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1276feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1276feeder_combout\);

-- Location: FF_X16_Y4_N17
\memory1_inst|RAM_inst|RW~1276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1276feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1276_q\);

-- Location: LCCOMB_X19_Y7_N2
\memory1_inst|RAM_inst|RW~2704\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2704_combout\ = (\address[7]~input_o\ & ((\address[5]~input_o\) # ((\memory1_inst|RAM_inst|RW~1276_q\)))) # (!\address[7]~input_o\ & (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~252_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~252_q\,
	datad => \memory1_inst|RAM_inst|RW~1276_q\,
	combout => \memory1_inst|RAM_inst|RW~2704_combout\);

-- Location: LCCOMB_X19_Y16_N22
\memory1_inst|RAM_inst|RW~2705\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2705_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2704_combout\ & ((\memory1_inst|RAM_inst|RW~1532_q\))) # (!\memory1_inst|RAM_inst|RW~2704_combout\ & (\memory1_inst|RAM_inst|RW~508_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2704_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~508_q\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1532_q\,
	datad => \memory1_inst|RAM_inst|RW~2704_combout\,
	combout => \memory1_inst|RAM_inst|RW~2705_combout\);

-- Location: LCCOMB_X12_Y7_N20
\memory1_inst|RAM_inst|RW~2708\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2708_combout\ = (\address[6]~input_o\ & (\address[2]~input_o\)) # (!\address[6]~input_o\ & ((\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2705_combout\))) # (!\address[2]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~2707_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2707_combout\,
	datad => \memory1_inst|RAM_inst|RW~2705_combout\,
	combout => \memory1_inst|RAM_inst|RW~2708_combout\);

-- Location: LCCOMB_X12_Y7_N10
\memory1_inst|RAM_inst|RW~2711\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2711_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2708_combout\ & ((\memory1_inst|RAM_inst|RW~2710_combout\))) # (!\memory1_inst|RAM_inst|RW~2708_combout\ & (\memory1_inst|RAM_inst|RW~2703_combout\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2708_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2703_combout\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2710_combout\,
	datad => \memory1_inst|RAM_inst|RW~2708_combout\,
	combout => \memory1_inst|RAM_inst|RW~2711_combout\);

-- Location: LCCOMB_X12_Y7_N8
\memory1_inst|RAM_inst|RW~2743\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2743_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2732_combout\ & (\memory1_inst|RAM_inst|RW~2742_combout\)) # (!\memory1_inst|RAM_inst|RW~2732_combout\ & ((\memory1_inst|RAM_inst|RW~2711_combout\))))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~2732_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2742_combout\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2732_combout\,
	datad => \memory1_inst|RAM_inst|RW~2711_combout\,
	combout => \memory1_inst|RAM_inst|RW~2743_combout\);

-- Location: LCCOMB_X17_Y7_N12
\memory1_inst|RAM_inst|RW~2744\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2744_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2701_combout\ & ((\memory1_inst|RAM_inst|RW~2743_combout\))) # (!\memory1_inst|RAM_inst|RW~2701_combout\ & (\memory1_inst|RAM_inst|RW~2616_combout\)))) # 
-- (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~2701_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2701_combout\,
	datac => \memory1_inst|RAM_inst|RW~2616_combout\,
	datad => \memory1_inst|RAM_inst|RW~2743_combout\,
	combout => \memory1_inst|RAM_inst|RW~2744_combout\);

-- Location: FF_X17_Y7_N13
\memory1_inst|RAM_inst|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~2744_combout\,
	ena => \memory1_inst|RAM_inst|data_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|data_out\(3));

-- Location: LCCOMB_X10_Y17_N12
\memory1_inst|ROM_inst|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|ROM_inst|Mux4~0_combout\ = (!\address[1]~input_o\ & (\memory1_inst|ROM_inst|Mux5~1_combout\ & \address[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|ROM_inst|Mux5~1_combout\,
	datad => \address[0]~input_o\,
	combout => \memory1_inst|ROM_inst|Mux4~0_combout\);

-- Location: FF_X10_Y17_N13
\memory1_inst|ROM_inst|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|ROM_inst|Mux4~0_combout\,
	sclr => \address[7]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|ROM_inst|data_out\(3));

-- Location: LCCOMB_X14_Y17_N0
\memory1_inst|input_mux_inst|data_out[3]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|input_mux_inst|data_out[3]~8_combout\ = (\memory1_inst|input_mux_inst|data_out[4]~2_combout\ & (((\memory1_inst|input_mux_inst|data_out[4]~3_combout\)))) # (!\memory1_inst|input_mux_inst|data_out[4]~2_combout\ & 
-- ((\memory1_inst|input_mux_inst|data_out[4]~3_combout\ & ((\memory1_inst|ROM_inst|data_out\(3)))) # (!\memory1_inst|input_mux_inst|data_out[4]~3_combout\ & (\memory1_inst|RAM_inst|data_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|data_out[4]~2_combout\,
	datab => \memory1_inst|RAM_inst|data_out\(3),
	datac => \memory1_inst|ROM_inst|data_out\(3),
	datad => \memory1_inst|input_mux_inst|data_out[4]~3_combout\,
	combout => \memory1_inst|input_mux_inst|data_out[3]~8_combout\);

-- Location: FF_X14_Y18_N3
\memory1_inst|output_ports_inst|port_out_00[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[3]~input_o\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \memory1_inst|output_ports_inst|process_00~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|output_ports_inst|port_out_00\(3));

-- Location: LCCOMB_X14_Y18_N16
\memory1_inst|output_ports_inst|port_out_01[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|output_ports_inst|port_out_01[3]~feeder_combout\ = \data_in[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[3]~input_o\,
	combout => \memory1_inst|output_ports_inst|port_out_01[3]~feeder_combout\);

-- Location: FF_X14_Y18_N17
\memory1_inst|output_ports_inst|port_out_01[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|output_ports_inst|port_out_01[3]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \memory1_inst|output_ports_inst|process_01~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|output_ports_inst|port_out_01\(3));

-- Location: LCCOMB_X14_Y18_N2
\memory1_inst|input_mux_inst|data_out[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|input_mux_inst|data_out\(3) = (\memory1_inst|input_mux_inst|data_out[4]~13_combout\ & ((\memory1_inst|input_mux_inst|data_out[3]~8_combout\ & (\memory1_inst|output_ports_inst|port_out_00\(3))) # 
-- (!\memory1_inst|input_mux_inst|data_out[3]~8_combout\ & ((\memory1_inst|output_ports_inst|port_out_01\(3)))))) # (!\memory1_inst|input_mux_inst|data_out[4]~13_combout\ & (\memory1_inst|input_mux_inst|data_out[3]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|data_out[4]~13_combout\,
	datab => \memory1_inst|input_mux_inst|data_out[3]~8_combout\,
	datac => \memory1_inst|output_ports_inst|port_out_00\(3),
	datad => \memory1_inst|output_ports_inst|port_out_01\(3),
	combout => \memory1_inst|input_mux_inst|data_out\(3));

-- Location: IOIBUF_X3_Y0_N1
\data_in[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_in(0),
	o => \data_in[0]~input_o\);

-- Location: FF_X14_Y18_N31
\memory1_inst|output_ports_inst|port_out_00[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \memory1_inst|output_ports_inst|process_00~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|output_ports_inst|port_out_00\(0));

-- Location: FF_X14_Y18_N29
\memory1_inst|output_ports_inst|port_out_01[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \memory1_inst|output_ports_inst|process_01~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|output_ports_inst|port_out_01\(0));

-- Location: LCCOMB_X14_Y18_N30
\memory1_inst|input_mux_inst|data_out[0]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|input_mux_inst|data_out[0]~5_combout\ = (\memory1_inst|input_mux_inst|Equal0~1_combout\ & ((\address[0]~input_o\ & ((\memory1_inst|output_ports_inst|port_out_01\(0)))) # (!\address[0]~input_o\ & 
-- (\memory1_inst|output_ports_inst|port_out_00\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|input_mux_inst|Equal0~1_combout\,
	datac => \memory1_inst|output_ports_inst|port_out_00\(0),
	datad => \memory1_inst|output_ports_inst|port_out_01\(0),
	combout => \memory1_inst|input_mux_inst|data_out[0]~5_combout\);

-- Location: FF_X19_Y11_N11
\memory1_inst|RAM_inst|RW~905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~905_q\);

-- Location: LCCOMB_X19_Y11_N20
\memory1_inst|RAM_inst|RW~1033feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1033feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1033feeder_combout\);

-- Location: FF_X19_Y11_N21
\memory1_inst|RAM_inst|RW~1033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1033feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1033_q\);

-- Location: LCCOMB_X19_Y11_N10
\memory1_inst|RAM_inst|RW~2400\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2400_combout\ = (\address[4]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~1033_q\)))) # (!\address[4]~input_o\ & (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~905_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~905_q\,
	datad => \memory1_inst|RAM_inst|RW~1033_q\,
	combout => \memory1_inst|RAM_inst|RW~2400_combout\);

-- Location: FF_X19_Y8_N23
\memory1_inst|RAM_inst|RW~2057\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2057_q\);

-- Location: FF_X10_Y14_N15
\memory1_inst|RAM_inst|RW~1929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1929_q\);

-- Location: LCCOMB_X19_Y8_N22
\memory1_inst|RAM_inst|RW~2401\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2401_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2400_combout\ & (\memory1_inst|RAM_inst|RW~2057_q\)) # (!\memory1_inst|RAM_inst|RW~2400_combout\ & ((\memory1_inst|RAM_inst|RW~1929_q\))))) # 
-- (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~2400_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2400_combout\,
	datac => \memory1_inst|RAM_inst|RW~2057_q\,
	datad => \memory1_inst|RAM_inst|RW~1929_q\,
	combout => \memory1_inst|RAM_inst|RW~2401_combout\);

-- Location: FF_X15_Y7_N1
\memory1_inst|RAM_inst|RW~777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3644_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~777_q\);

-- Location: FF_X10_Y8_N29
\memory1_inst|RAM_inst|RW~1801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1801_q\);

-- Location: FF_X14_Y11_N19
\memory1_inst|RAM_inst|RW~1673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1673_q\);

-- Location: FF_X14_Y11_N5
\memory1_inst|RAM_inst|RW~649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3594_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~649_q\);

-- Location: LCCOMB_X14_Y11_N4
\memory1_inst|RAM_inst|RW~2393\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2393_combout\ = (\address[4]~input_o\ & (((\address[7]~input_o\)))) # (!\address[4]~input_o\ & ((\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~1673_q\)) # (!\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~649_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1673_q\,
	datac => \memory1_inst|RAM_inst|RW~649_q\,
	datad => \address[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~2393_combout\);

-- Location: LCCOMB_X10_Y8_N28
\memory1_inst|RAM_inst|RW~2394\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2394_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2393_combout\ & ((\memory1_inst|RAM_inst|RW~1801_q\))) # (!\memory1_inst|RAM_inst|RW~2393_combout\ & (\memory1_inst|RAM_inst|RW~777_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~777_q\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1801_q\,
	datad => \memory1_inst|RAM_inst|RW~2393_combout\,
	combout => \memory1_inst|RAM_inst|RW~2394_combout\);

-- Location: LCCOMB_X15_Y8_N4
\memory1_inst|RAM_inst|RW~713feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~713feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~713feeder_combout\);

-- Location: FF_X15_Y8_N5
\memory1_inst|RAM_inst|RW~713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~713feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3632_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~713_q\);

-- Location: FF_X17_Y8_N3
\memory1_inst|RAM_inst|RW~1737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1737_q\);

-- Location: FF_X17_Y11_N27
\memory1_inst|RAM_inst|RW~585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3591_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~585_q\);

-- Location: LCCOMB_X14_Y10_N2
\memory1_inst|RAM_inst|RW~1609feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1609feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1609feeder_combout\);

-- Location: FF_X14_Y10_N3
\memory1_inst|RAM_inst|RW~1609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1609feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1609_q\);

-- Location: LCCOMB_X17_Y11_N26
\memory1_inst|RAM_inst|RW~2397\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2397_combout\ = (\address[4]~input_o\ & (\address[7]~input_o\)) # (!\address[4]~input_o\ & ((\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~1609_q\))) # (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~585_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~585_q\,
	datad => \memory1_inst|RAM_inst|RW~1609_q\,
	combout => \memory1_inst|RAM_inst|RW~2397_combout\);

-- Location: LCCOMB_X17_Y8_N2
\memory1_inst|RAM_inst|RW~2398\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2398_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2397_combout\ & ((\memory1_inst|RAM_inst|RW~1737_q\))) # (!\memory1_inst|RAM_inst|RW~2397_combout\ & (\memory1_inst|RAM_inst|RW~713_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2397_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~713_q\,
	datac => \memory1_inst|RAM_inst|RW~1737_q\,
	datad => \memory1_inst|RAM_inst|RW~2397_combout\,
	combout => \memory1_inst|RAM_inst|RW~2398_combout\);

-- Location: LCCOMB_X14_Y10_N4
\memory1_inst|RAM_inst|RW~1865feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1865feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1865feeder_combout\);

-- Location: FF_X14_Y10_N5
\memory1_inst|RAM_inst|RW~1865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1865feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1865_q\);

-- Location: FF_X14_Y14_N15
\memory1_inst|RAM_inst|RW~1993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1993_q\);

-- Location: FF_X17_Y14_N15
\memory1_inst|RAM_inst|RW~841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~841_q\);

-- Location: FF_X19_Y14_N27
\memory1_inst|RAM_inst|RW~969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~969_q\);

-- Location: LCCOMB_X17_Y14_N14
\memory1_inst|RAM_inst|RW~2395\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2395_combout\ = (\address[7]~input_o\ & (\address[4]~input_o\)) # (!\address[7]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~969_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~841_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~841_q\,
	datad => \memory1_inst|RAM_inst|RW~969_q\,
	combout => \memory1_inst|RAM_inst|RW~2395_combout\);

-- Location: LCCOMB_X14_Y14_N14
\memory1_inst|RAM_inst|RW~2396\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2396_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2395_combout\ & ((\memory1_inst|RAM_inst|RW~1993_q\))) # (!\memory1_inst|RAM_inst|RW~2395_combout\ & (\memory1_inst|RAM_inst|RW~1865_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2395_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1865_q\,
	datac => \memory1_inst|RAM_inst|RW~1993_q\,
	datad => \memory1_inst|RAM_inst|RW~2395_combout\,
	combout => \memory1_inst|RAM_inst|RW~2396_combout\);

-- Location: LCCOMB_X14_Y12_N18
\memory1_inst|RAM_inst|RW~2399\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2399_combout\ = (\address[3]~input_o\ & (\address[5]~input_o\)) # (!\address[3]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2396_combout\))) # (!\address[5]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~2398_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2398_combout\,
	datad => \memory1_inst|RAM_inst|RW~2396_combout\,
	combout => \memory1_inst|RAM_inst|RW~2399_combout\);

-- Location: LCCOMB_X19_Y12_N24
\memory1_inst|RAM_inst|RW~2402\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2402_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2399_combout\ & (\memory1_inst|RAM_inst|RW~2401_combout\)) # (!\memory1_inst|RAM_inst|RW~2399_combout\ & ((\memory1_inst|RAM_inst|RW~2394_combout\))))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2401_combout\,
	datac => \memory1_inst|RAM_inst|RW~2394_combout\,
	datad => \memory1_inst|RAM_inst|RW~2399_combout\,
	combout => \memory1_inst|RAM_inst|RW~2402_combout\);

-- Location: LCCOMB_X22_Y7_N12
\memory1_inst|RAM_inst|RW~1289feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1289feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1289feeder_combout\);

-- Location: FF_X22_Y7_N13
\memory1_inst|RAM_inst|RW~1289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1289feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1289_q\);

-- Location: FF_X17_Y8_N17
\memory1_inst|RAM_inst|RW~1225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1225_q\);

-- Location: LCCOMB_X19_Y8_N6
\memory1_inst|RAM_inst|RW~2379\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2379_combout\ = (\address[3]~input_o\ & ((\address[5]~input_o\) # ((\memory1_inst|RAM_inst|RW~1289_q\)))) # (!\address[3]~input_o\ & (!\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~1225_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1289_q\,
	datad => \memory1_inst|RAM_inst|RW~1225_q\,
	combout => \memory1_inst|RAM_inst|RW~2379_combout\);

-- Location: FF_X19_Y8_N5
\memory1_inst|RAM_inst|RW~1545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1545_q\);

-- Location: LCCOMB_X23_Y10_N10
\memory1_inst|RAM_inst|RW~1481feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1481feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1481feeder_combout\);

-- Location: FF_X23_Y10_N11
\memory1_inst|RAM_inst|RW~1481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1481feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1481_q\);

-- Location: LCCOMB_X19_Y8_N4
\memory1_inst|RAM_inst|RW~2380\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2380_combout\ = (\memory1_inst|RAM_inst|RW~2379_combout\ & (((\memory1_inst|RAM_inst|RW~1545_q\)) # (!\address[5]~input_o\))) # (!\memory1_inst|RAM_inst|RW~2379_combout\ & (\address[5]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~1481_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2379_combout\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1545_q\,
	datad => \memory1_inst|RAM_inst|RW~1481_q\,
	combout => \memory1_inst|RAM_inst|RW~2380_combout\);

-- Location: LCCOMB_X22_Y7_N30
\memory1_inst|RAM_inst|RW~265feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~265feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~265feeder_combout\);

-- Location: FF_X22_Y7_N31
\memory1_inst|RAM_inst|RW~265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~265feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3642_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~265_q\);

-- Location: LCCOMB_X21_Y8_N24
\memory1_inst|RAM_inst|RW~201feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~201feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~201feeder_combout\);

-- Location: FF_X21_Y8_N25
\memory1_inst|RAM_inst|RW~201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~201feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3630_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~201_q\);

-- Location: LCCOMB_X22_Y8_N8
\memory1_inst|RAM_inst|RW~2374\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2374_combout\ = (\address[5]~input_o\ & (\address[3]~input_o\)) # (!\address[5]~input_o\ & ((\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~265_q\)) # (!\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~201_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~265_q\,
	datad => \memory1_inst|RAM_inst|RW~201_q\,
	combout => \memory1_inst|RAM_inst|RW~2374_combout\);

-- Location: FF_X23_Y8_N11
\memory1_inst|RAM_inst|RW~521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~521_q\);

-- Location: FF_X23_Y8_N29
\memory1_inst|RAM_inst|RW~457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~457_q\);

-- Location: LCCOMB_X23_Y8_N10
\memory1_inst|RAM_inst|RW~2375\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2375_combout\ = (\memory1_inst|RAM_inst|RW~2374_combout\ & (((\memory1_inst|RAM_inst|RW~521_q\)) # (!\address[5]~input_o\))) # (!\memory1_inst|RAM_inst|RW~2374_combout\ & (\address[5]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~457_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2374_combout\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~521_q\,
	datad => \memory1_inst|RAM_inst|RW~457_q\,
	combout => \memory1_inst|RAM_inst|RW~2375_combout\);

-- Location: LCCOMB_X21_Y12_N30
\memory1_inst|RAM_inst|RW~137feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~137feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~137feeder_combout\);

-- Location: FF_X21_Y12_N31
\memory1_inst|RAM_inst|RW~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~137feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3592_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~137_q\);

-- Location: FF_X20_Y11_N13
\memory1_inst|RAM_inst|RW~393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~393_q\);

-- Location: FF_X21_Y9_N27
\memory1_inst|RAM_inst|RW~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3593_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~73_q\);

-- Location: FF_X16_Y15_N7
\memory1_inst|RAM_inst|RW~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~329_q\);

-- Location: LCCOMB_X21_Y9_N26
\memory1_inst|RAM_inst|RW~2376\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2376_combout\ = (\address[3]~input_o\ & (\address[5]~input_o\)) # (!\address[3]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~329_q\))) # (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~73_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~73_q\,
	datad => \memory1_inst|RAM_inst|RW~329_q\,
	combout => \memory1_inst|RAM_inst|RW~2376_combout\);

-- Location: LCCOMB_X20_Y11_N12
\memory1_inst|RAM_inst|RW~2377\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2377_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2376_combout\ & ((\memory1_inst|RAM_inst|RW~393_q\))) # (!\memory1_inst|RAM_inst|RW~2376_combout\ & (\memory1_inst|RAM_inst|RW~137_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2376_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~137_q\,
	datac => \memory1_inst|RAM_inst|RW~393_q\,
	datad => \memory1_inst|RAM_inst|RW~2376_combout\,
	combout => \memory1_inst|RAM_inst|RW~2377_combout\);

-- Location: LCCOMB_X19_Y12_N22
\memory1_inst|RAM_inst|RW~2378\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2378_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2375_combout\) # ((\address[7]~input_o\)))) # (!\address[4]~input_o\ & (((!\address[7]~input_o\ & \memory1_inst|RAM_inst|RW~2377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2375_combout\,
	datab => \address[4]~input_o\,
	datac => \address[7]~input_o\,
	datad => \memory1_inst|RAM_inst|RW~2377_combout\,
	combout => \memory1_inst|RAM_inst|RW~2378_combout\);

-- Location: FF_X9_Y12_N3
\memory1_inst|RAM_inst|RW~1161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1161_q\);

-- Location: FF_X9_Y12_N17
\memory1_inst|RAM_inst|RW~1417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3649_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1417_q\);

-- Location: FF_X12_Y12_N25
\memory1_inst|RAM_inst|RW~1097\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1097_q\);

-- Location: LCCOMB_X21_Y14_N22
\memory1_inst|RAM_inst|RW~1353feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1353feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1353feeder_combout\);

-- Location: FF_X21_Y14_N23
\memory1_inst|RAM_inst|RW~1353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1353feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3684_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1353_q\);

-- Location: LCCOMB_X12_Y12_N24
\memory1_inst|RAM_inst|RW~2372\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2372_combout\ = (\address[5]~input_o\ & ((\address[3]~input_o\) # ((\memory1_inst|RAM_inst|RW~1353_q\)))) # (!\address[5]~input_o\ & (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~1097_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1097_q\,
	datad => \memory1_inst|RAM_inst|RW~1353_q\,
	combout => \memory1_inst|RAM_inst|RW~2372_combout\);

-- Location: LCCOMB_X9_Y12_N16
\memory1_inst|RAM_inst|RW~2373\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2373_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2372_combout\ & ((\memory1_inst|RAM_inst|RW~1417_q\))) # (!\memory1_inst|RAM_inst|RW~2372_combout\ & (\memory1_inst|RAM_inst|RW~1161_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2372_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1161_q\,
	datac => \memory1_inst|RAM_inst|RW~1417_q\,
	datad => \memory1_inst|RAM_inst|RW~2372_combout\,
	combout => \memory1_inst|RAM_inst|RW~2373_combout\);

-- Location: LCCOMB_X19_Y12_N4
\memory1_inst|RAM_inst|RW~2381\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2381_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2378_combout\ & (\memory1_inst|RAM_inst|RW~2380_combout\)) # (!\memory1_inst|RAM_inst|RW~2378_combout\ & ((\memory1_inst|RAM_inst|RW~2373_combout\))))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2378_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2380_combout\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2378_combout\,
	datad => \memory1_inst|RAM_inst|RW~2373_combout\,
	combout => \memory1_inst|RAM_inst|RW~2381_combout\);

-- Location: FF_X17_Y11_N1
\memory1_inst|RAM_inst|RW~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3585_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~57_q\);

-- Location: FF_X19_Y9_N21
\memory1_inst|RAM_inst|RW~185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3631_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~185_q\);

-- Location: LCCOMB_X17_Y11_N0
\memory1_inst|RAM_inst|RW~2386\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2386_combout\ = (\address[4]~input_o\ & ((\address[5]~input_o\) # ((\memory1_inst|RAM_inst|RW~185_q\)))) # (!\address[4]~input_o\ & (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~57_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~57_q\,
	datad => \memory1_inst|RAM_inst|RW~185_q\,
	combout => \memory1_inst|RAM_inst|RW~2386_combout\);

-- Location: FF_X19_Y12_N9
\memory1_inst|RAM_inst|RW~441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~441_q\);

-- Location: FF_X17_Y15_N17
\memory1_inst|RAM_inst|RW~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~313_q\);

-- Location: LCCOMB_X19_Y12_N8
\memory1_inst|RAM_inst|RW~2387\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2387_combout\ = (\memory1_inst|RAM_inst|RW~2386_combout\ & (((\memory1_inst|RAM_inst|RW~441_q\)) # (!\address[5]~input_o\))) # (!\memory1_inst|RAM_inst|RW~2386_combout\ & (\address[5]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~313_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2386_combout\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~441_q\,
	datad => \memory1_inst|RAM_inst|RW~313_q\,
	combout => \memory1_inst|RAM_inst|RW~2387_combout\);

-- Location: FF_X20_Y14_N23
\memory1_inst|RAM_inst|RW~1337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1337_q\);

-- Location: FF_X19_Y12_N19
\memory1_inst|RAM_inst|RW~1465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1465_q\);

-- Location: FF_X14_Y6_N15
\memory1_inst|RAM_inst|RW~1081\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1081_q\);

-- Location: FF_X17_Y4_N27
\memory1_inst|RAM_inst|RW~1209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1209_q\);

-- Location: LCCOMB_X14_Y6_N14
\memory1_inst|RAM_inst|RW~2384\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2384_combout\ = (\address[5]~input_o\ & (\address[4]~input_o\)) # (!\address[5]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~1209_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1081_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1081_q\,
	datad => \memory1_inst|RAM_inst|RW~1209_q\,
	combout => \memory1_inst|RAM_inst|RW~2384_combout\);

-- Location: LCCOMB_X19_Y12_N18
\memory1_inst|RAM_inst|RW~2385\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2385_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2384_combout\ & ((\memory1_inst|RAM_inst|RW~1465_q\))) # (!\memory1_inst|RAM_inst|RW~2384_combout\ & (\memory1_inst|RAM_inst|RW~1337_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2384_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1337_q\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1465_q\,
	datad => \memory1_inst|RAM_inst|RW~2384_combout\,
	combout => \memory1_inst|RAM_inst|RW~2385_combout\);

-- Location: LCCOMB_X19_Y12_N26
\memory1_inst|RAM_inst|RW~2388\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2388_combout\ = (\address[3]~input_o\ & (\address[7]~input_o\)) # (!\address[3]~input_o\ & ((\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2385_combout\))) # (!\address[7]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~2387_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2387_combout\,
	datad => \memory1_inst|RAM_inst|RW~2385_combout\,
	combout => \memory1_inst|RAM_inst|RW~2388_combout\);

-- Location: FF_X19_Y16_N13
\memory1_inst|RAM_inst|RW~1401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3647_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1401_q\);

-- Location: FF_X19_Y16_N11
\memory1_inst|RAM_inst|RW~1529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1529_q\);

-- Location: FF_X15_Y6_N13
\memory1_inst|RAM_inst|RW~1145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1145_q\);

-- Location: FF_X16_Y4_N3
\memory1_inst|RAM_inst|RW~1273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1273_q\);

-- Location: LCCOMB_X15_Y6_N12
\memory1_inst|RAM_inst|RW~2389\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2389_combout\ = (\address[5]~input_o\ & (\address[4]~input_o\)) # (!\address[5]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~1273_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1145_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1145_q\,
	datad => \memory1_inst|RAM_inst|RW~1273_q\,
	combout => \memory1_inst|RAM_inst|RW~2389_combout\);

-- Location: LCCOMB_X19_Y16_N10
\memory1_inst|RAM_inst|RW~2390\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2390_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2389_combout\ & ((\memory1_inst|RAM_inst|RW~1529_q\))) # (!\memory1_inst|RAM_inst|RW~2389_combout\ & (\memory1_inst|RAM_inst|RW~1401_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2389_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1401_q\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1529_q\,
	datad => \memory1_inst|RAM_inst|RW~2389_combout\,
	combout => \memory1_inst|RAM_inst|RW~2390_combout\);

-- Location: LCCOMB_X20_Y11_N2
\memory1_inst|RAM_inst|RW~377feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~377feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~377feeder_combout\);

-- Location: FF_X20_Y11_N3
\memory1_inst|RAM_inst|RW~377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~377feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~377_q\);

-- Location: FF_X12_Y18_N7
\memory1_inst|RAM_inst|RW~505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~505_q\);

-- Location: FF_X20_Y12_N17
\memory1_inst|RAM_inst|RW~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3584_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~121_q\);

-- Location: LCCOMB_X19_Y7_N4
\memory1_inst|RAM_inst|RW~249feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~249feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~249feeder_combout\);

-- Location: FF_X19_Y7_N5
\memory1_inst|RAM_inst|RW~249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~249feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3643_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~249_q\);

-- Location: LCCOMB_X20_Y12_N16
\memory1_inst|RAM_inst|RW~2382\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2382_combout\ = (\address[5]~input_o\ & (\address[4]~input_o\)) # (!\address[5]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~249_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~121_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~121_q\,
	datad => \memory1_inst|RAM_inst|RW~249_q\,
	combout => \memory1_inst|RAM_inst|RW~2382_combout\);

-- Location: LCCOMB_X19_Y18_N0
\memory1_inst|RAM_inst|RW~2383\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2383_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2382_combout\ & ((\memory1_inst|RAM_inst|RW~505_q\))) # (!\memory1_inst|RAM_inst|RW~2382_combout\ & (\memory1_inst|RAM_inst|RW~377_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2382_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~377_q\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~505_q\,
	datad => \memory1_inst|RAM_inst|RW~2382_combout\,
	combout => \memory1_inst|RAM_inst|RW~2383_combout\);

-- Location: LCCOMB_X19_Y12_N28
\memory1_inst|RAM_inst|RW~2391\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2391_combout\ = (\memory1_inst|RAM_inst|RW~2388_combout\ & (((\memory1_inst|RAM_inst|RW~2390_combout\)) # (!\address[3]~input_o\))) # (!\memory1_inst|RAM_inst|RW~2388_combout\ & (\address[3]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~2383_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2388_combout\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2390_combout\,
	datad => \memory1_inst|RAM_inst|RW~2383_combout\,
	combout => \memory1_inst|RAM_inst|RW~2391_combout\);

-- Location: LCCOMB_X19_Y12_N30
\memory1_inst|RAM_inst|RW~2392\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2392_combout\ = (\address[1]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~2381_combout\)))) # (!\address[1]~input_o\ & (!\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2391_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2381_combout\,
	datad => \memory1_inst|RAM_inst|RW~2391_combout\,
	combout => \memory1_inst|RAM_inst|RW~2392_combout\);

-- Location: FF_X10_Y14_N13
\memory1_inst|RAM_inst|RW~1913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3659_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1913_q\);

-- Location: FF_X14_Y12_N11
\memory1_inst|RAM_inst|RW~889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~889_q\);

-- Location: FF_X14_Y12_N13
\memory1_inst|RAM_inst|RW~633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3586_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~633_q\);

-- Location: LCCOMB_X17_Y5_N0
\memory1_inst|RAM_inst|RW~1657feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1657feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1657feeder_combout\);

-- Location: FF_X17_Y5_N1
\memory1_inst|RAM_inst|RW~1657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1657feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1657_q\);

-- Location: LCCOMB_X14_Y12_N12
\memory1_inst|RAM_inst|RW~2362\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2362_combout\ = (\address[7]~input_o\ & ((\address[5]~input_o\) # ((\memory1_inst|RAM_inst|RW~1657_q\)))) # (!\address[7]~input_o\ & (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~633_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~633_q\,
	datad => \memory1_inst|RAM_inst|RW~1657_q\,
	combout => \memory1_inst|RAM_inst|RW~2362_combout\);

-- Location: LCCOMB_X14_Y12_N10
\memory1_inst|RAM_inst|RW~2363\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2363_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2362_combout\ & (\memory1_inst|RAM_inst|RW~1913_q\)) # (!\memory1_inst|RAM_inst|RW~2362_combout\ & ((\memory1_inst|RAM_inst|RW~889_q\))))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2362_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1913_q\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~889_q\,
	datad => \memory1_inst|RAM_inst|RW~2362_combout\,
	combout => \memory1_inst|RAM_inst|RW~2363_combout\);

-- Location: LCCOMB_X20_Y16_N2
\memory1_inst|RAM_inst|RW~1017feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1017feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1017feeder_combout\);

-- Location: FF_X20_Y16_N3
\memory1_inst|RAM_inst|RW~1017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1017feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1017_q\);

-- Location: FF_X19_Y18_N23
\memory1_inst|RAM_inst|RW~2041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2041_q\);

-- Location: FF_X11_Y7_N27
\memory1_inst|RAM_inst|RW~761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3641_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~761_q\);

-- Location: LCCOMB_X11_Y4_N6
\memory1_inst|RAM_inst|RW~1785feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1785feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1785feeder_combout\);

-- Location: FF_X11_Y4_N7
\memory1_inst|RAM_inst|RW~1785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1785feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1785_q\);

-- Location: LCCOMB_X11_Y7_N26
\memory1_inst|RAM_inst|RW~2369\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2369_combout\ = (\address[5]~input_o\ & (\address[7]~input_o\)) # (!\address[5]~input_o\ & ((\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~1785_q\))) # (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~761_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~761_q\,
	datad => \memory1_inst|RAM_inst|RW~1785_q\,
	combout => \memory1_inst|RAM_inst|RW~2369_combout\);

-- Location: LCCOMB_X19_Y18_N22
\memory1_inst|RAM_inst|RW~2370\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2370_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2369_combout\ & ((\memory1_inst|RAM_inst|RW~2041_q\))) # (!\memory1_inst|RAM_inst|RW~2369_combout\ & (\memory1_inst|RAM_inst|RW~1017_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1017_q\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2041_q\,
	datad => \memory1_inst|RAM_inst|RW~2369_combout\,
	combout => \memory1_inst|RAM_inst|RW~2370_combout\);

-- Location: FF_X14_Y16_N13
\memory1_inst|RAM_inst|RW~953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~953_q\);

-- Location: FF_X14_Y16_N3
\memory1_inst|RAM_inst|RW~1977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1977_q\);

-- Location: FF_X11_Y16_N29
\memory1_inst|RAM_inst|RW~697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3629_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~697_q\);

-- Location: LCCOMB_X7_Y9_N6
\memory1_inst|RAM_inst|RW~1721feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1721feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1721feeder_combout\);

-- Location: FF_X7_Y9_N7
\memory1_inst|RAM_inst|RW~1721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1721feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1721_q\);

-- Location: LCCOMB_X11_Y16_N28
\memory1_inst|RAM_inst|RW~2364\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2364_combout\ = (\address[7]~input_o\ & ((\address[5]~input_o\) # ((\memory1_inst|RAM_inst|RW~1721_q\)))) # (!\address[7]~input_o\ & (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~697_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~697_q\,
	datad => \memory1_inst|RAM_inst|RW~1721_q\,
	combout => \memory1_inst|RAM_inst|RW~2364_combout\);

-- Location: LCCOMB_X14_Y16_N2
\memory1_inst|RAM_inst|RW~2365\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2365_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2364_combout\ & ((\memory1_inst|RAM_inst|RW~1977_q\))) # (!\memory1_inst|RAM_inst|RW~2364_combout\ & (\memory1_inst|RAM_inst|RW~953_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~953_q\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1977_q\,
	datad => \memory1_inst|RAM_inst|RW~2364_combout\,
	combout => \memory1_inst|RAM_inst|RW~2365_combout\);

-- Location: LCCOMB_X16_Y17_N30
\memory1_inst|RAM_inst|RW~825feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~825feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~825feeder_combout\);

-- Location: FF_X16_Y17_N31
\memory1_inst|RAM_inst|RW~825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~825feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3524_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~825_q\);

-- Location: FF_X20_Y14_N13
\memory1_inst|RAM_inst|RW~1849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1849_q\);

-- Location: FF_X15_Y15_N29
\memory1_inst|RAM_inst|RW~569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3583_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~569_q\);

-- Location: FF_X6_Y9_N29
\memory1_inst|RAM_inst|RW~1593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1593_q\);

-- Location: LCCOMB_X15_Y15_N28
\memory1_inst|RAM_inst|RW~2366\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2366_combout\ = (\address[7]~input_o\ & ((\address[5]~input_o\) # ((\memory1_inst|RAM_inst|RW~1593_q\)))) # (!\address[7]~input_o\ & (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~569_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~569_q\,
	datad => \memory1_inst|RAM_inst|RW~1593_q\,
	combout => \memory1_inst|RAM_inst|RW~2366_combout\);

-- Location: LCCOMB_X20_Y14_N12
\memory1_inst|RAM_inst|RW~2367\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2367_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2366_combout\ & ((\memory1_inst|RAM_inst|RW~1849_q\))) # (!\memory1_inst|RAM_inst|RW~2366_combout\ & (\memory1_inst|RAM_inst|RW~825_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2366_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~825_q\,
	datac => \memory1_inst|RAM_inst|RW~1849_q\,
	datad => \memory1_inst|RAM_inst|RW~2366_combout\,
	combout => \memory1_inst|RAM_inst|RW~2367_combout\);

-- Location: LCCOMB_X19_Y12_N6
\memory1_inst|RAM_inst|RW~2368\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2368_combout\ = (\address[3]~input_o\ & (\address[4]~input_o\)) # (!\address[3]~input_o\ & ((\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~2365_combout\)) # (!\address[4]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~2367_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2365_combout\,
	datad => \memory1_inst|RAM_inst|RW~2367_combout\,
	combout => \memory1_inst|RAM_inst|RW~2368_combout\);

-- Location: LCCOMB_X19_Y12_N12
\memory1_inst|RAM_inst|RW~2371\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2371_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2368_combout\ & ((\memory1_inst|RAM_inst|RW~2370_combout\))) # (!\memory1_inst|RAM_inst|RW~2368_combout\ & (\memory1_inst|RAM_inst|RW~2363_combout\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2368_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2363_combout\,
	datac => \memory1_inst|RAM_inst|RW~2370_combout\,
	datad => \memory1_inst|RAM_inst|RW~2368_combout\,
	combout => \memory1_inst|RAM_inst|RW~2371_combout\);

-- Location: LCCOMB_X19_Y12_N14
\memory1_inst|RAM_inst|RW~2403\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2403_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2392_combout\ & (\memory1_inst|RAM_inst|RW~2402_combout\)) # (!\memory1_inst|RAM_inst|RW~2392_combout\ & ((\memory1_inst|RAM_inst|RW~2371_combout\))))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2392_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2402_combout\,
	datac => \memory1_inst|RAM_inst|RW~2392_combout\,
	datad => \memory1_inst|RAM_inst|RW~2371_combout\,
	combout => \memory1_inst|RAM_inst|RW~2403_combout\);

-- Location: FF_X11_Y14_N27
\memory1_inst|RAM_inst|RW~985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~985_q\);

-- Location: FF_X16_Y5_N31
\memory1_inst|RAM_inst|RW~857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~857_q\);

-- Location: FF_X11_Y18_N19
\memory1_inst|RAM_inst|RW~793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~793_q\);

-- Location: FF_X11_Y18_N1
\memory1_inst|RAM_inst|RW~921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~921_q\);

-- Location: LCCOMB_X11_Y18_N18
\memory1_inst|RAM_inst|RW~2235\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2235_combout\ = (\address[3]~input_o\ & (\address[4]~input_o\)) # (!\address[3]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~921_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~793_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~793_q\,
	datad => \memory1_inst|RAM_inst|RW~921_q\,
	combout => \memory1_inst|RAM_inst|RW~2235_combout\);

-- Location: LCCOMB_X16_Y5_N30
\memory1_inst|RAM_inst|RW~2236\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2236_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2235_combout\ & (\memory1_inst|RAM_inst|RW~985_q\)) # (!\memory1_inst|RAM_inst|RW~2235_combout\ & ((\memory1_inst|RAM_inst|RW~857_q\))))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~985_q\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~857_q\,
	datad => \memory1_inst|RAM_inst|RW~2235_combout\,
	combout => \memory1_inst|RAM_inst|RW~2236_combout\);

-- Location: LCCOMB_X10_Y18_N28
\memory1_inst|RAM_inst|RW~2009feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2009feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~2009feeder_combout\);

-- Location: FF_X10_Y18_N29
\memory1_inst|RAM_inst|RW~2009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~2009feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2009_q\);

-- Location: FF_X10_Y15_N27
\memory1_inst|RAM_inst|RW~1945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1945_q\);

-- Location: LCCOMB_X9_Y14_N22
\memory1_inst|RAM_inst|RW~1881feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1881feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1881feeder_combout\);

-- Location: FF_X9_Y14_N23
\memory1_inst|RAM_inst|RW~1881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1881feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3661_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1881_q\);

-- Location: FF_X7_Y14_N15
\memory1_inst|RAM_inst|RW~1817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1817_q\);

-- Location: LCCOMB_X7_Y14_N14
\memory1_inst|RAM_inst|RW~2242\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2242_combout\ = (\address[4]~input_o\ & (((\address[3]~input_o\)))) # (!\address[4]~input_o\ & ((\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~1881_q\)) # (!\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~1817_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1881_q\,
	datac => \memory1_inst|RAM_inst|RW~1817_q\,
	datad => \address[3]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~2242_combout\);

-- Location: LCCOMB_X10_Y15_N26
\memory1_inst|RAM_inst|RW~2243\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2243_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2242_combout\ & (\memory1_inst|RAM_inst|RW~2009_q\)) # (!\memory1_inst|RAM_inst|RW~2242_combout\ & ((\memory1_inst|RAM_inst|RW~1945_q\))))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2009_q\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1945_q\,
	datad => \memory1_inst|RAM_inst|RW~2242_combout\,
	combout => \memory1_inst|RAM_inst|RW~2243_combout\);

-- Location: LCCOMB_X15_Y4_N10
\memory1_inst|RAM_inst|RW~1689feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1689feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1689feeder_combout\);

-- Location: FF_X15_Y4_N11
\memory1_inst|RAM_inst|RW~1689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1689feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1689_q\);

-- Location: FF_X15_Y4_N29
\memory1_inst|RAM_inst|RW~1753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1753_q\);

-- Location: FF_X14_Y4_N15
\memory1_inst|RAM_inst|RW~1561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1561_q\);

-- Location: FF_X14_Y4_N29
\memory1_inst|RAM_inst|RW~1625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1625_q\);

-- Location: LCCOMB_X14_Y4_N14
\memory1_inst|RAM_inst|RW~2237\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2237_combout\ = (\address[3]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~1625_q\)))) # (!\address[3]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1561_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1561_q\,
	datad => \memory1_inst|RAM_inst|RW~1625_q\,
	combout => \memory1_inst|RAM_inst|RW~2237_combout\);

-- Location: LCCOMB_X15_Y4_N28
\memory1_inst|RAM_inst|RW~2238\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2238_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2237_combout\ & ((\memory1_inst|RAM_inst|RW~1753_q\))) # (!\memory1_inst|RAM_inst|RW~2237_combout\ & (\memory1_inst|RAM_inst|RW~1689_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1689_q\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1753_q\,
	datad => \memory1_inst|RAM_inst|RW~2237_combout\,
	combout => \memory1_inst|RAM_inst|RW~2238_combout\);

-- Location: FF_X16_Y5_N29
\memory1_inst|RAM_inst|RW~601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3625_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~601_q\);

-- Location: FF_X16_Y8_N13
\memory1_inst|RAM_inst|RW~729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3609_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~729_q\);

-- Location: FF_X15_Y15_N15
\memory1_inst|RAM_inst|RW~537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~537_q\);

-- Location: LCCOMB_X15_Y14_N18
\memory1_inst|RAM_inst|RW~665feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~665feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~665feeder_combout\);

-- Location: FF_X15_Y14_N19
\memory1_inst|RAM_inst|RW~665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~665feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3601_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~665_q\);

-- Location: LCCOMB_X15_Y15_N14
\memory1_inst|RAM_inst|RW~2239\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2239_combout\ = (\address[3]~input_o\ & (\address[4]~input_o\)) # (!\address[3]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~665_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~537_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~537_q\,
	datad => \memory1_inst|RAM_inst|RW~665_q\,
	combout => \memory1_inst|RAM_inst|RW~2239_combout\);

-- Location: LCCOMB_X16_Y8_N12
\memory1_inst|RAM_inst|RW~2240\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2240_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2239_combout\ & ((\memory1_inst|RAM_inst|RW~729_q\))) # (!\memory1_inst|RAM_inst|RW~2239_combout\ & (\memory1_inst|RAM_inst|RW~601_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~601_q\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~729_q\,
	datad => \memory1_inst|RAM_inst|RW~2239_combout\,
	combout => \memory1_inst|RAM_inst|RW~2240_combout\);

-- Location: LCCOMB_X19_Y12_N16
\memory1_inst|RAM_inst|RW~2241\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2241_combout\ = (\address[5]~input_o\ & (((\address[7]~input_o\)))) # (!\address[5]~input_o\ & ((\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~2238_combout\)) # (!\address[7]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~2240_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2238_combout\,
	datab => \address[5]~input_o\,
	datac => \address[7]~input_o\,
	datad => \memory1_inst|RAM_inst|RW~2240_combout\,
	combout => \memory1_inst|RAM_inst|RW~2241_combout\);

-- Location: LCCOMB_X19_Y12_N2
\memory1_inst|RAM_inst|RW~2244\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2244_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2241_combout\ & ((\memory1_inst|RAM_inst|RW~2243_combout\))) # (!\memory1_inst|RAM_inst|RW~2241_combout\ & (\memory1_inst|RAM_inst|RW~2236_combout\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2236_combout\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2243_combout\,
	datad => \memory1_inst|RAM_inst|RW~2241_combout\,
	combout => \memory1_inst|RAM_inst|RW~2244_combout\);

-- Location: FF_X14_Y14_N25
\memory1_inst|RAM_inst|RW~1961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3678_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1961_q\);

-- Location: FF_X17_Y10_N31
\memory1_inst|RAM_inst|RW~1833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1833_q\);

-- Location: FF_X12_Y15_N17
\memory1_inst|RAM_inst|RW~809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3534_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~809_q\);

-- Location: LCCOMB_X15_Y14_N24
\memory1_inst|RAM_inst|RW~937feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~937feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~937feeder_combout\);

-- Location: FF_X15_Y14_N25
\memory1_inst|RAM_inst|RW~937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~937feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3542_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~937_q\);

-- Location: LCCOMB_X12_Y15_N16
\memory1_inst|RAM_inst|RW~2266\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2266_combout\ = (\address[7]~input_o\ & (\address[4]~input_o\)) # (!\address[7]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~937_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~809_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~809_q\,
	datad => \memory1_inst|RAM_inst|RW~937_q\,
	combout => \memory1_inst|RAM_inst|RW~2266_combout\);

-- Location: LCCOMB_X17_Y10_N30
\memory1_inst|RAM_inst|RW~2267\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2267_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2266_combout\ & (\memory1_inst|RAM_inst|RW~1961_q\)) # (!\memory1_inst|RAM_inst|RW~2266_combout\ & ((\memory1_inst|RAM_inst|RW~1833_q\))))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1961_q\,
	datac => \memory1_inst|RAM_inst|RW~1833_q\,
	datad => \memory1_inst|RAM_inst|RW~2266_combout\,
	combout => \memory1_inst|RAM_inst|RW~2267_combout\);

-- Location: FF_X16_Y7_N13
\memory1_inst|RAM_inst|RW~745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~745_q\);

-- Location: FF_X14_Y7_N25
\memory1_inst|RAM_inst|RW~1769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1769_q\);

-- Location: FF_X16_Y11_N7
\memory1_inst|RAM_inst|RW~617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3628_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~617_q\);

-- Location: LCCOMB_X11_Y11_N28
\memory1_inst|RAM_inst|RW~1641feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1641feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1641feeder_combout\);

-- Location: FF_X11_Y11_N29
\memory1_inst|RAM_inst|RW~1641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1641feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1641_q\);

-- Location: LCCOMB_X16_Y11_N6
\memory1_inst|RAM_inst|RW~2268\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2268_combout\ = (\address[7]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~1641_q\)))) # (!\address[7]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~617_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~617_q\,
	datad => \memory1_inst|RAM_inst|RW~1641_q\,
	combout => \memory1_inst|RAM_inst|RW~2268_combout\);

-- Location: LCCOMB_X14_Y7_N24
\memory1_inst|RAM_inst|RW~2269\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2269_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2268_combout\ & ((\memory1_inst|RAM_inst|RW~1769_q\))) # (!\memory1_inst|RAM_inst|RW~2268_combout\ & (\memory1_inst|RAM_inst|RW~745_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~745_q\,
	datac => \memory1_inst|RAM_inst|RW~1769_q\,
	datad => \memory1_inst|RAM_inst|RW~2268_combout\,
	combout => \memory1_inst|RAM_inst|RW~2269_combout\);

-- Location: FF_X19_Y17_N15
\memory1_inst|RAM_inst|RW~681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3604_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~681_q\);

-- Location: FF_X26_Y9_N31
\memory1_inst|RAM_inst|RW~1705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1705_q\);

-- Location: FF_X26_Y9_N1
\memory1_inst|RAM_inst|RW~553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~553_q\);

-- Location: FF_X17_Y10_N21
\memory1_inst|RAM_inst|RW~1577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1577_q\);

-- Location: LCCOMB_X26_Y9_N0
\memory1_inst|RAM_inst|RW~2270\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2270_combout\ = (\address[7]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~1577_q\)))) # (!\address[7]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~553_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~553_q\,
	datad => \memory1_inst|RAM_inst|RW~1577_q\,
	combout => \memory1_inst|RAM_inst|RW~2270_combout\);

-- Location: LCCOMB_X26_Y9_N30
\memory1_inst|RAM_inst|RW~2271\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2271_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2270_combout\ & ((\memory1_inst|RAM_inst|RW~1705_q\))) # (!\memory1_inst|RAM_inst|RW~2270_combout\ & (\memory1_inst|RAM_inst|RW~681_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2270_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~681_q\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1705_q\,
	datad => \memory1_inst|RAM_inst|RW~2270_combout\,
	combout => \memory1_inst|RAM_inst|RW~2271_combout\);

-- Location: LCCOMB_X17_Y9_N14
\memory1_inst|RAM_inst|RW~2272\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2272_combout\ = (\address[5]~input_o\ & (\address[3]~input_o\)) # (!\address[5]~input_o\ & ((\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~2269_combout\)) # (!\address[3]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~2271_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2269_combout\,
	datad => \memory1_inst|RAM_inst|RW~2271_combout\,
	combout => \memory1_inst|RAM_inst|RW~2272_combout\);

-- Location: LCCOMB_X16_Y8_N26
\memory1_inst|RAM_inst|RW~1001feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1001feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1001feeder_combout\);

-- Location: FF_X16_Y8_N27
\memory1_inst|RAM_inst|RW~1001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1001feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1001_q\);

-- Location: FF_X11_Y13_N27
\memory1_inst|RAM_inst|RW~2025\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2025_q\);

-- Location: FF_X19_Y13_N21
\memory1_inst|RAM_inst|RW~873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~873_q\);

-- Location: FF_X11_Y13_N17
\memory1_inst|RAM_inst|RW~1897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1897_q\);

-- Location: LCCOMB_X19_Y13_N20
\memory1_inst|RAM_inst|RW~2273\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2273_combout\ = (\address[7]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~1897_q\)))) # (!\address[7]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~873_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~873_q\,
	datad => \memory1_inst|RAM_inst|RW~1897_q\,
	combout => \memory1_inst|RAM_inst|RW~2273_combout\);

-- Location: LCCOMB_X11_Y13_N26
\memory1_inst|RAM_inst|RW~2274\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2274_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2273_combout\ & ((\memory1_inst|RAM_inst|RW~2025_q\))) # (!\memory1_inst|RAM_inst|RW~2273_combout\ & (\memory1_inst|RAM_inst|RW~1001_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2273_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1001_q\,
	datac => \memory1_inst|RAM_inst|RW~2025_q\,
	datad => \memory1_inst|RAM_inst|RW~2273_combout\,
	combout => \memory1_inst|RAM_inst|RW~2274_combout\);

-- Location: LCCOMB_X17_Y9_N4
\memory1_inst|RAM_inst|RW~2275\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2275_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2272_combout\ & ((\memory1_inst|RAM_inst|RW~2274_combout\))) # (!\memory1_inst|RAM_inst|RW~2272_combout\ & (\memory1_inst|RAM_inst|RW~2267_combout\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2267_combout\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2272_combout\,
	datad => \memory1_inst|RAM_inst|RW~2274_combout\,
	combout => \memory1_inst|RAM_inst|RW~2275_combout\);

-- Location: FF_X23_Y13_N5
\memory1_inst|RAM_inst|RW~489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~489_q\);

-- Location: FF_X21_Y15_N17
\memory1_inst|RAM_inst|RW~361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3540_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~361_q\);

-- Location: FF_X23_Y15_N9
\memory1_inst|RAM_inst|RW~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3538_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~297_q\);

-- Location: FF_X22_Y17_N5
\memory1_inst|RAM_inst|RW~425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3530_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~425_q\);

-- Location: LCCOMB_X23_Y15_N8
\memory1_inst|RAM_inst|RW~2245\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2245_combout\ = (\address[3]~input_o\ & (\address[4]~input_o\)) # (!\address[3]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~425_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~297_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~297_q\,
	datad => \memory1_inst|RAM_inst|RW~425_q\,
	combout => \memory1_inst|RAM_inst|RW~2245_combout\);

-- Location: LCCOMB_X21_Y15_N16
\memory1_inst|RAM_inst|RW~2246\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2246_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2245_combout\ & (\memory1_inst|RAM_inst|RW~489_q\)) # (!\memory1_inst|RAM_inst|RW~2245_combout\ & ((\memory1_inst|RAM_inst|RW~361_q\))))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~489_q\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~361_q\,
	datad => \memory1_inst|RAM_inst|RW~2245_combout\,
	combout => \memory1_inst|RAM_inst|RW~2246_combout\);

-- Location: LCCOMB_X22_Y10_N24
\memory1_inst|RAM_inst|RW~1449feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1449feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1449feeder_combout\);

-- Location: FF_X22_Y10_N25
\memory1_inst|RAM_inst|RW~1449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1449feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1449_q\);

-- Location: FF_X23_Y13_N15
\memory1_inst|RAM_inst|RW~1513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1513_q\);

-- Location: FF_X24_Y13_N29
\memory1_inst|RAM_inst|RW~1321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1321_q\);

-- Location: LCCOMB_X17_Y13_N10
\memory1_inst|RAM_inst|RW~1385feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1385feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1385feeder_combout\);

-- Location: FF_X17_Y13_N11
\memory1_inst|RAM_inst|RW~1385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1385feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3646_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1385_q\);

-- Location: LCCOMB_X24_Y13_N28
\memory1_inst|RAM_inst|RW~2252\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2252_combout\ = (\address[3]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~1385_q\)))) # (!\address[3]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1321_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1321_q\,
	datad => \memory1_inst|RAM_inst|RW~1385_q\,
	combout => \memory1_inst|RAM_inst|RW~2252_combout\);

-- Location: LCCOMB_X23_Y13_N14
\memory1_inst|RAM_inst|RW~2253\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2253_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2252_combout\ & ((\memory1_inst|RAM_inst|RW~1513_q\))) # (!\memory1_inst|RAM_inst|RW~2252_combout\ & (\memory1_inst|RAM_inst|RW~1449_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1449_q\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1513_q\,
	datad => \memory1_inst|RAM_inst|RW~2252_combout\,
	combout => \memory1_inst|RAM_inst|RW~2253_combout\);

-- Location: LCCOMB_X21_Y11_N14
\memory1_inst|RAM_inst|RW~105feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~105feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~105feeder_combout\);

-- Location: FF_X21_Y11_N15
\memory1_inst|RAM_inst|RW~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~105feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3626_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~105_q\);

-- Location: FF_X22_Y11_N11
\memory1_inst|RAM_inst|RW~233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3610_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~233_q\);

-- Location: FF_X21_Y10_N11
\memory1_inst|RAM_inst|RW~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~41_q\);

-- Location: FF_X22_Y17_N23
\memory1_inst|RAM_inst|RW~169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3602_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~169_q\);

-- Location: LCCOMB_X21_Y10_N10
\memory1_inst|RAM_inst|RW~2249\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2249_combout\ = (\address[3]~input_o\ & (\address[4]~input_o\)) # (!\address[3]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~169_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~41_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~41_q\,
	datad => \memory1_inst|RAM_inst|RW~169_q\,
	combout => \memory1_inst|RAM_inst|RW~2249_combout\);

-- Location: LCCOMB_X22_Y11_N10
\memory1_inst|RAM_inst|RW~2250\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2250_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2249_combout\ & ((\memory1_inst|RAM_inst|RW~233_q\))) # (!\memory1_inst|RAM_inst|RW~2249_combout\ & (\memory1_inst|RAM_inst|RW~105_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~105_q\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~233_q\,
	datad => \memory1_inst|RAM_inst|RW~2249_combout\,
	combout => \memory1_inst|RAM_inst|RW~2250_combout\);

-- Location: FF_X10_Y7_N25
\memory1_inst|RAM_inst|RW~1193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1193_q\);

-- Location: FF_X11_Y10_N3
\memory1_inst|RAM_inst|RW~1257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1257_q\);

-- Location: FF_X11_Y10_N25
\memory1_inst|RAM_inst|RW~1065\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1065_q\);

-- Location: LCCOMB_X9_Y10_N16
\memory1_inst|RAM_inst|RW~1129feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1129feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1129feeder_combout\);

-- Location: FF_X9_Y10_N17
\memory1_inst|RAM_inst|RW~1129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1129feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1129_q\);

-- Location: LCCOMB_X11_Y10_N24
\memory1_inst|RAM_inst|RW~2247\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2247_combout\ = (\address[3]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~1129_q\)))) # (!\address[3]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1065_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1065_q\,
	datad => \memory1_inst|RAM_inst|RW~1129_q\,
	combout => \memory1_inst|RAM_inst|RW~2247_combout\);

-- Location: LCCOMB_X11_Y10_N2
\memory1_inst|RAM_inst|RW~2248\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2248_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2247_combout\ & ((\memory1_inst|RAM_inst|RW~1257_q\))) # (!\memory1_inst|RAM_inst|RW~2247_combout\ & (\memory1_inst|RAM_inst|RW~1193_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1193_q\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1257_q\,
	datad => \memory1_inst|RAM_inst|RW~2247_combout\,
	combout => \memory1_inst|RAM_inst|RW~2248_combout\);

-- Location: LCCOMB_X21_Y15_N6
\memory1_inst|RAM_inst|RW~2251\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2251_combout\ = (\address[7]~input_o\ & ((\address[5]~input_o\) # ((\memory1_inst|RAM_inst|RW~2248_combout\)))) # (!\address[7]~input_o\ & (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~2250_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2250_combout\,
	datad => \memory1_inst|RAM_inst|RW~2248_combout\,
	combout => \memory1_inst|RAM_inst|RW~2251_combout\);

-- Location: LCCOMB_X21_Y15_N20
\memory1_inst|RAM_inst|RW~2254\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2254_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2251_combout\ & ((\memory1_inst|RAM_inst|RW~2253_combout\))) # (!\memory1_inst|RAM_inst|RW~2251_combout\ & (\memory1_inst|RAM_inst|RW~2246_combout\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2251_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2246_combout\,
	datac => \memory1_inst|RAM_inst|RW~2253_combout\,
	datad => \memory1_inst|RAM_inst|RW~2251_combout\,
	combout => \memory1_inst|RAM_inst|RW~2254_combout\);

-- Location: LCCOMB_X22_Y16_N30
\memory1_inst|RAM_inst|RW~473feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~473feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~473feeder_combout\);

-- Location: FF_X22_Y16_N31
\memory1_inst|RAM_inst|RW~473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~473feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3552_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~473_q\);

-- Location: FF_X20_Y15_N13
\memory1_inst|RAM_inst|RW~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3556_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~345_q\);

-- Location: FF_X23_Y15_N19
\memory1_inst|RAM_inst|RW~281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~281_q\);

-- Location: LCCOMB_X22_Y16_N20
\memory1_inst|RAM_inst|RW~409feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~409feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~409feeder_combout\);

-- Location: FF_X22_Y16_N21
\memory1_inst|RAM_inst|RW~409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~409feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~409_q\);

-- Location: LCCOMB_X23_Y15_N18
\memory1_inst|RAM_inst|RW~2255\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2255_combout\ = (\address[3]~input_o\ & (\address[4]~input_o\)) # (!\address[3]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~409_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~281_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~281_q\,
	datad => \memory1_inst|RAM_inst|RW~409_q\,
	combout => \memory1_inst|RAM_inst|RW~2255_combout\);

-- Location: LCCOMB_X20_Y15_N12
\memory1_inst|RAM_inst|RW~2256\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2256_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2255_combout\ & (\memory1_inst|RAM_inst|RW~473_q\)) # (!\memory1_inst|RAM_inst|RW~2255_combout\ & ((\memory1_inst|RAM_inst|RW~345_q\))))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~473_q\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~345_q\,
	datad => \memory1_inst|RAM_inst|RW~2255_combout\,
	combout => \memory1_inst|RAM_inst|RW~2256_combout\);

-- Location: FF_X23_Y17_N17
\memory1_inst|RAM_inst|RW~1433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1433_q\);

-- Location: FF_X17_Y18_N1
\memory1_inst|RAM_inst|RW~1497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1497_q\);

-- Location: FF_X21_Y14_N21
\memory1_inst|RAM_inst|RW~1305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1305_q\);

-- Location: FF_X16_Y14_N19
\memory1_inst|RAM_inst|RW~1369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1369_q\);

-- Location: LCCOMB_X21_Y14_N20
\memory1_inst|RAM_inst|RW~2262\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2262_combout\ = (\address[4]~input_o\ & (\address[3]~input_o\)) # (!\address[4]~input_o\ & ((\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~1369_q\))) # (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~1305_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1305_q\,
	datad => \memory1_inst|RAM_inst|RW~1369_q\,
	combout => \memory1_inst|RAM_inst|RW~2262_combout\);

-- Location: LCCOMB_X17_Y18_N0
\memory1_inst|RAM_inst|RW~2263\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2263_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2262_combout\ & ((\memory1_inst|RAM_inst|RW~1497_q\))) # (!\memory1_inst|RAM_inst|RW~2262_combout\ & (\memory1_inst|RAM_inst|RW~1433_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1433_q\,
	datac => \memory1_inst|RAM_inst|RW~1497_q\,
	datad => \memory1_inst|RAM_inst|RW~2262_combout\,
	combout => \memory1_inst|RAM_inst|RW~2263_combout\);

-- Location: LCCOMB_X22_Y5_N0
\memory1_inst|RAM_inst|RW~1177feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1177feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1177feeder_combout\);

-- Location: FF_X22_Y5_N1
\memory1_inst|RAM_inst|RW~1177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1177feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1177_q\);

-- Location: FF_X19_Y6_N1
\memory1_inst|RAM_inst|RW~1241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1241_q\);

-- Location: FF_X14_Y6_N25
\memory1_inst|RAM_inst|RW~1049\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1049_q\);

-- Location: FF_X15_Y6_N7
\memory1_inst|RAM_inst|RW~1113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1113_q\);

-- Location: LCCOMB_X14_Y6_N24
\memory1_inst|RAM_inst|RW~2257\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2257_combout\ = (\address[3]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~1113_q\)))) # (!\address[3]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1049_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1049_q\,
	datad => \memory1_inst|RAM_inst|RW~1113_q\,
	combout => \memory1_inst|RAM_inst|RW~2257_combout\);

-- Location: LCCOMB_X19_Y6_N0
\memory1_inst|RAM_inst|RW~2258\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2258_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2257_combout\ & ((\memory1_inst|RAM_inst|RW~1241_q\))) # (!\memory1_inst|RAM_inst|RW~2257_combout\ & (\memory1_inst|RAM_inst|RW~1177_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1177_q\,
	datac => \memory1_inst|RAM_inst|RW~1241_q\,
	datad => \memory1_inst|RAM_inst|RW~2257_combout\,
	combout => \memory1_inst|RAM_inst|RW~2258_combout\);

-- Location: FF_X16_Y11_N9
\memory1_inst|RAM_inst|RW~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3627_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~89_q\);

-- Location: FF_X19_Y7_N21
\memory1_inst|RAM_inst|RW~217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3611_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~217_q\);

-- Location: FF_X19_Y15_N1
\memory1_inst|RAM_inst|RW~25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~25_q\);

-- Location: FF_X19_Y17_N21
\memory1_inst|RAM_inst|RW~153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3603_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~153_q\);

-- Location: LCCOMB_X19_Y15_N0
\memory1_inst|RAM_inst|RW~2259\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2259_combout\ = (\address[4]~input_o\ & ((\address[3]~input_o\) # ((\memory1_inst|RAM_inst|RW~153_q\)))) # (!\address[4]~input_o\ & (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~25_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~25_q\,
	datad => \memory1_inst|RAM_inst|RW~153_q\,
	combout => \memory1_inst|RAM_inst|RW~2259_combout\);

-- Location: LCCOMB_X19_Y7_N20
\memory1_inst|RAM_inst|RW~2260\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2260_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2259_combout\ & ((\memory1_inst|RAM_inst|RW~217_q\))) # (!\memory1_inst|RAM_inst|RW~2259_combout\ & (\memory1_inst|RAM_inst|RW~89_q\)))) # (!\address[3]~input_o\ 
-- & (((\memory1_inst|RAM_inst|RW~2259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~89_q\,
	datac => \memory1_inst|RAM_inst|RW~217_q\,
	datad => \memory1_inst|RAM_inst|RW~2259_combout\,
	combout => \memory1_inst|RAM_inst|RW~2260_combout\);

-- Location: LCCOMB_X19_Y7_N22
\memory1_inst|RAM_inst|RW~2261\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2261_combout\ = (\address[5]~input_o\ & (((\address[7]~input_o\)))) # (!\address[5]~input_o\ & ((\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~2258_combout\)) # (!\address[7]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~2260_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2258_combout\,
	datac => \address[7]~input_o\,
	datad => \memory1_inst|RAM_inst|RW~2260_combout\,
	combout => \memory1_inst|RAM_inst|RW~2261_combout\);

-- Location: LCCOMB_X20_Y15_N6
\memory1_inst|RAM_inst|RW~2264\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2264_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2261_combout\ & ((\memory1_inst|RAM_inst|RW~2263_combout\))) # (!\memory1_inst|RAM_inst|RW~2261_combout\ & (\memory1_inst|RAM_inst|RW~2256_combout\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2256_combout\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2263_combout\,
	datad => \memory1_inst|RAM_inst|RW~2261_combout\,
	combout => \memory1_inst|RAM_inst|RW~2264_combout\);

-- Location: LCCOMB_X20_Y15_N16
\memory1_inst|RAM_inst|RW~2265\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2265_combout\ = (\address[6]~input_o\ & (\address[1]~input_o\)) # (!\address[6]~input_o\ & ((\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~2254_combout\)) # (!\address[1]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~2264_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2254_combout\,
	datad => \memory1_inst|RAM_inst|RW~2264_combout\,
	combout => \memory1_inst|RAM_inst|RW~2265_combout\);

-- Location: LCCOMB_X19_Y12_N20
\memory1_inst|RAM_inst|RW~2276\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2276_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2265_combout\ & ((\memory1_inst|RAM_inst|RW~2275_combout\))) # (!\memory1_inst|RAM_inst|RW~2265_combout\ & (\memory1_inst|RAM_inst|RW~2244_combout\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2244_combout\,
	datac => \memory1_inst|RAM_inst|RW~2275_combout\,
	datad => \memory1_inst|RAM_inst|RW~2265_combout\,
	combout => \memory1_inst|RAM_inst|RW~2276_combout\);

-- Location: FF_X7_Y13_N21
\memory1_inst|RAM_inst|RW~1809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1809_q\);

-- Location: FF_X6_Y13_N29
\memory1_inst|RAM_inst|RW~1873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1873_q\);

-- Location: LCCOMB_X7_Y13_N20
\memory1_inst|RAM_inst|RW~2326\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2326_combout\ = (\address[3]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~1873_q\)))) # (!\address[3]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1809_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1809_q\,
	datad => \memory1_inst|RAM_inst|RW~1873_q\,
	combout => \memory1_inst|RAM_inst|RW~2326_combout\);

-- Location: FF_X6_Y13_N7
\memory1_inst|RAM_inst|RW~2001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2001_q\);

-- Location: FF_X10_Y15_N13
\memory1_inst|RAM_inst|RW~1937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3671_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1937_q\);

-- Location: LCCOMB_X6_Y13_N6
\memory1_inst|RAM_inst|RW~2327\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2327_combout\ = (\memory1_inst|RAM_inst|RW~2326_combout\ & (((\memory1_inst|RAM_inst|RW~2001_q\)) # (!\address[4]~input_o\))) # (!\memory1_inst|RAM_inst|RW~2326_combout\ & (\address[4]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~1937_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2326_combout\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2001_q\,
	datad => \memory1_inst|RAM_inst|RW~1937_q\,
	combout => \memory1_inst|RAM_inst|RW~2327_combout\);

-- Location: FF_X6_Y12_N31
\memory1_inst|RAM_inst|RW~977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~977_q\);

-- Location: FF_X8_Y10_N31
\memory1_inst|RAM_inst|RW~849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3545_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~849_q\);

-- Location: FF_X7_Y13_N19
\memory1_inst|RAM_inst|RW~785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3547_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~785_q\);

-- Location: FF_X11_Y14_N21
\memory1_inst|RAM_inst|RW~913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~913_q\);

-- Location: LCCOMB_X7_Y13_N18
\memory1_inst|RAM_inst|RW~2319\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2319_combout\ = (\address[3]~input_o\ & (\address[4]~input_o\)) # (!\address[3]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~913_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~785_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~785_q\,
	datad => \memory1_inst|RAM_inst|RW~913_q\,
	combout => \memory1_inst|RAM_inst|RW~2319_combout\);

-- Location: LCCOMB_X8_Y10_N30
\memory1_inst|RAM_inst|RW~2320\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2320_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2319_combout\ & (\memory1_inst|RAM_inst|RW~977_q\)) # (!\memory1_inst|RAM_inst|RW~2319_combout\ & ((\memory1_inst|RAM_inst|RW~849_q\))))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~977_q\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~849_q\,
	datad => \memory1_inst|RAM_inst|RW~2319_combout\,
	combout => \memory1_inst|RAM_inst|RW~2320_combout\);

-- Location: LCCOMB_X7_Y9_N0
\memory1_inst|RAM_inst|RW~1681feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1681feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1681feeder_combout\);

-- Location: FF_X7_Y9_N1
\memory1_inst|RAM_inst|RW~1681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1681feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1681_q\);

-- Location: FF_X7_Y10_N9
\memory1_inst|RAM_inst|RW~1745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1745_q\);

-- Location: FF_X10_Y10_N27
\memory1_inst|RAM_inst|RW~1553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1553_q\);

-- Location: LCCOMB_X9_Y6_N20
\memory1_inst|RAM_inst|RW~1617feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1617feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1617feeder_combout\);

-- Location: FF_X9_Y6_N21
\memory1_inst|RAM_inst|RW~1617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1617feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1617_q\);

-- Location: LCCOMB_X10_Y10_N26
\memory1_inst|RAM_inst|RW~2321\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2321_combout\ = (\address[4]~input_o\ & (\address[3]~input_o\)) # (!\address[4]~input_o\ & ((\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~1617_q\))) # (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~1553_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1553_q\,
	datad => \memory1_inst|RAM_inst|RW~1617_q\,
	combout => \memory1_inst|RAM_inst|RW~2321_combout\);

-- Location: LCCOMB_X7_Y10_N8
\memory1_inst|RAM_inst|RW~2322\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2322_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2321_combout\ & ((\memory1_inst|RAM_inst|RW~1745_q\))) # (!\memory1_inst|RAM_inst|RW~2321_combout\ & (\memory1_inst|RAM_inst|RW~1681_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1681_q\,
	datac => \memory1_inst|RAM_inst|RW~1745_q\,
	datad => \memory1_inst|RAM_inst|RW~2321_combout\,
	combout => \memory1_inst|RAM_inst|RW~2322_combout\);

-- Location: FF_X8_Y10_N13
\memory1_inst|RAM_inst|RW~593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~593_q\);

-- Location: FF_X7_Y10_N19
\memory1_inst|RAM_inst|RW~721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3596_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~721_q\);

-- Location: FF_X7_Y12_N7
\memory1_inst|RAM_inst|RW~529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~529_q\);

-- Location: LCCOMB_X11_Y16_N30
\memory1_inst|RAM_inst|RW~657feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~657feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~657feeder_combout\);

-- Location: FF_X11_Y16_N31
\memory1_inst|RAM_inst|RW~657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~657feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3605_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~657_q\);

-- Location: LCCOMB_X7_Y12_N6
\memory1_inst|RAM_inst|RW~2323\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2323_combout\ = (\address[3]~input_o\ & (\address[4]~input_o\)) # (!\address[3]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~657_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~529_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~529_q\,
	datad => \memory1_inst|RAM_inst|RW~657_q\,
	combout => \memory1_inst|RAM_inst|RW~2323_combout\);

-- Location: LCCOMB_X7_Y10_N18
\memory1_inst|RAM_inst|RW~2324\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2324_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2323_combout\ & ((\memory1_inst|RAM_inst|RW~721_q\))) # (!\memory1_inst|RAM_inst|RW~2323_combout\ & (\memory1_inst|RAM_inst|RW~593_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2323_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~593_q\,
	datac => \memory1_inst|RAM_inst|RW~721_q\,
	datad => \memory1_inst|RAM_inst|RW~2323_combout\,
	combout => \memory1_inst|RAM_inst|RW~2324_combout\);

-- Location: LCCOMB_X7_Y10_N16
\memory1_inst|RAM_inst|RW~2325\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2325_combout\ = (\address[5]~input_o\ & (\address[7]~input_o\)) # (!\address[5]~input_o\ & ((\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~2322_combout\)) # (!\address[7]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~2324_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2322_combout\,
	datad => \memory1_inst|RAM_inst|RW~2324_combout\,
	combout => \memory1_inst|RAM_inst|RW~2325_combout\);

-- Location: LCCOMB_X7_Y10_N6
\memory1_inst|RAM_inst|RW~2328\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2328_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2325_combout\ & (\memory1_inst|RAM_inst|RW~2327_combout\)) # (!\memory1_inst|RAM_inst|RW~2325_combout\ & ((\memory1_inst|RAM_inst|RW~2320_combout\))))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2325_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2327_combout\,
	datac => \memory1_inst|RAM_inst|RW~2320_combout\,
	datad => \memory1_inst|RAM_inst|RW~2325_combout\,
	combout => \memory1_inst|RAM_inst|RW~2328_combout\);

-- Location: FF_X11_Y8_N13
\memory1_inst|RAM_inst|RW~1185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1185_q\);

-- Location: FF_X11_Y8_N3
\memory1_inst|RAM_inst|RW~1249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1249_q\);

-- Location: FF_X10_Y9_N5
\memory1_inst|RAM_inst|RW~1057\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1057_q\);

-- Location: FF_X8_Y13_N17
\memory1_inst|RAM_inst|RW~1121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1121_q\);

-- Location: LCCOMB_X10_Y9_N4
\memory1_inst|RAM_inst|RW~2331\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2331_combout\ = (\address[3]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~1121_q\)))) # (!\address[3]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1057_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1057_q\,
	datad => \memory1_inst|RAM_inst|RW~1121_q\,
	combout => \memory1_inst|RAM_inst|RW~2331_combout\);

-- Location: LCCOMB_X11_Y8_N2
\memory1_inst|RAM_inst|RW~2332\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2332_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2331_combout\ & ((\memory1_inst|RAM_inst|RW~1249_q\))) # (!\memory1_inst|RAM_inst|RW~2331_combout\ & (\memory1_inst|RAM_inst|RW~1185_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1185_q\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1249_q\,
	datad => \memory1_inst|RAM_inst|RW~2331_combout\,
	combout => \memory1_inst|RAM_inst|RW~2332_combout\);

-- Location: FF_X20_Y5_N9
\memory1_inst|RAM_inst|RW~161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3606_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~161_q\);

-- Location: FF_X20_Y5_N19
\memory1_inst|RAM_inst|RW~225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3598_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~225_q\);

-- Location: FF_X21_Y9_N29
\memory1_inst|RAM_inst|RW~33\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3622_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~33_q\);

-- Location: LCCOMB_X21_Y12_N8
\memory1_inst|RAM_inst|RW~97feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~97feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~97feeder_combout\);

-- Location: FF_X21_Y12_N9
\memory1_inst|RAM_inst|RW~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~97feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~97_q\);

-- Location: LCCOMB_X21_Y9_N28
\memory1_inst|RAM_inst|RW~2333\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2333_combout\ = (\address[3]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~97_q\)))) # (!\address[3]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~33_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~33_q\,
	datad => \memory1_inst|RAM_inst|RW~97_q\,
	combout => \memory1_inst|RAM_inst|RW~2333_combout\);

-- Location: LCCOMB_X20_Y5_N18
\memory1_inst|RAM_inst|RW~2334\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2334_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2333_combout\ & ((\memory1_inst|RAM_inst|RW~225_q\))) # (!\memory1_inst|RAM_inst|RW~2333_combout\ & (\memory1_inst|RAM_inst|RW~161_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2333_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~161_q\,
	datac => \memory1_inst|RAM_inst|RW~225_q\,
	datad => \memory1_inst|RAM_inst|RW~2333_combout\,
	combout => \memory1_inst|RAM_inst|RW~2334_combout\);

-- Location: LCCOMB_X20_Y8_N18
\memory1_inst|RAM_inst|RW~2335\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2335_combout\ = (\address[5]~input_o\ & (\address[7]~input_o\)) # (!\address[5]~input_o\ & ((\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~2332_combout\)) # (!\address[7]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~2334_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2332_combout\,
	datad => \memory1_inst|RAM_inst|RW~2334_combout\,
	combout => \memory1_inst|RAM_inst|RW~2335_combout\);

-- Location: FF_X22_Y12_N9
\memory1_inst|RAM_inst|RW~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3537_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~353_q\);

-- Location: FF_X22_Y12_N23
\memory1_inst|RAM_inst|RW~481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3529_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~481_q\);

-- Location: FF_X21_Y15_N31
\memory1_inst|RAM_inst|RW~289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3539_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~289_q\);

-- Location: FF_X22_Y15_N25
\memory1_inst|RAM_inst|RW~417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3531_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~417_q\);

-- Location: LCCOMB_X21_Y15_N30
\memory1_inst|RAM_inst|RW~2329\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2329_combout\ = (\address[3]~input_o\ & (\address[4]~input_o\)) # (!\address[3]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~417_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~289_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~289_q\,
	datad => \memory1_inst|RAM_inst|RW~417_q\,
	combout => \memory1_inst|RAM_inst|RW~2329_combout\);

-- Location: LCCOMB_X22_Y12_N22
\memory1_inst|RAM_inst|RW~2330\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2330_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2329_combout\ & ((\memory1_inst|RAM_inst|RW~481_q\))) # (!\memory1_inst|RAM_inst|RW~2329_combout\ & (\memory1_inst|RAM_inst|RW~353_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~353_q\,
	datac => \memory1_inst|RAM_inst|RW~481_q\,
	datad => \memory1_inst|RAM_inst|RW~2329_combout\,
	combout => \memory1_inst|RAM_inst|RW~2330_combout\);

-- Location: LCCOMB_X23_Y11_N30
\memory1_inst|RAM_inst|RW~1441feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1441feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1441feeder_combout\);

-- Location: FF_X23_Y11_N31
\memory1_inst|RAM_inst|RW~1441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1441feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3673_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1441_q\);

-- Location: FF_X17_Y6_N13
\memory1_inst|RAM_inst|RW~1505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1505_q\);

-- Location: FF_X10_Y9_N3
\memory1_inst|RAM_inst|RW~1313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1313_q\);

-- Location: FF_X17_Y6_N23
\memory1_inst|RAM_inst|RW~1377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1377_q\);

-- Location: LCCOMB_X10_Y9_N2
\memory1_inst|RAM_inst|RW~2336\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2336_combout\ = (\address[3]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~1377_q\)))) # (!\address[3]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1313_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1313_q\,
	datad => \memory1_inst|RAM_inst|RW~1377_q\,
	combout => \memory1_inst|RAM_inst|RW~2336_combout\);

-- Location: LCCOMB_X17_Y6_N12
\memory1_inst|RAM_inst|RW~2337\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2337_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2336_combout\ & ((\memory1_inst|RAM_inst|RW~1505_q\))) # (!\memory1_inst|RAM_inst|RW~2336_combout\ & (\memory1_inst|RAM_inst|RW~1441_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2336_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1441_q\,
	datac => \memory1_inst|RAM_inst|RW~1505_q\,
	datad => \memory1_inst|RAM_inst|RW~2336_combout\,
	combout => \memory1_inst|RAM_inst|RW~2337_combout\);

-- Location: LCCOMB_X20_Y8_N4
\memory1_inst|RAM_inst|RW~2338\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2338_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2335_combout\ & ((\memory1_inst|RAM_inst|RW~2337_combout\))) # (!\memory1_inst|RAM_inst|RW~2335_combout\ & (\memory1_inst|RAM_inst|RW~2330_combout\)))) # 
-- (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~2335_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2335_combout\,
	datac => \memory1_inst|RAM_inst|RW~2330_combout\,
	datad => \memory1_inst|RAM_inst|RW~2337_combout\,
	combout => \memory1_inst|RAM_inst|RW~2338_combout\);

-- Location: LCCOMB_X22_Y10_N6
\memory1_inst|RAM_inst|RW~1425feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1425feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1425feeder_combout\);

-- Location: FF_X22_Y10_N7
\memory1_inst|RAM_inst|RW~1425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1425feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1425_q\);

-- Location: FF_X12_Y10_N23
\memory1_inst|RAM_inst|RW~1489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1489_q\);

-- Location: FF_X12_Y10_N13
\memory1_inst|RAM_inst|RW~1297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1297_q\);

-- Location: FF_X8_Y7_N19
\memory1_inst|RAM_inst|RW~1361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1361_q\);

-- Location: LCCOMB_X12_Y10_N12
\memory1_inst|RAM_inst|RW~2346\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2346_combout\ = (\address[4]~input_o\ & (\address[3]~input_o\)) # (!\address[4]~input_o\ & ((\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~1361_q\))) # (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~1297_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1297_q\,
	datad => \memory1_inst|RAM_inst|RW~1361_q\,
	combout => \memory1_inst|RAM_inst|RW~2346_combout\);

-- Location: LCCOMB_X12_Y10_N22
\memory1_inst|RAM_inst|RW~2347\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2347_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2346_combout\ & ((\memory1_inst|RAM_inst|RW~1489_q\))) # (!\memory1_inst|RAM_inst|RW~2346_combout\ & (\memory1_inst|RAM_inst|RW~1425_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2346_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1425_q\,
	datac => \memory1_inst|RAM_inst|RW~1489_q\,
	datad => \memory1_inst|RAM_inst|RW~2346_combout\,
	combout => \memory1_inst|RAM_inst|RW~2347_combout\);

-- Location: FF_X22_Y15_N23
\memory1_inst|RAM_inst|RW~401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~401_q\);

-- Location: FF_X21_Y16_N17
\memory1_inst|RAM_inst|RW~465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~465_q\);

-- Location: FF_X20_Y15_N3
\memory1_inst|RAM_inst|RW~273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~273_q\);

-- Location: LCCOMB_X21_Y13_N10
\memory1_inst|RAM_inst|RW~337feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~337feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~337feeder_combout\);

-- Location: FF_X21_Y13_N11
\memory1_inst|RAM_inst|RW~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~337feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~337_q\);

-- Location: LCCOMB_X20_Y15_N2
\memory1_inst|RAM_inst|RW~2339\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2339_combout\ = (\address[4]~input_o\ & (\address[3]~input_o\)) # (!\address[4]~input_o\ & ((\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~337_q\))) # (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~273_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~273_q\,
	datad => \memory1_inst|RAM_inst|RW~337_q\,
	combout => \memory1_inst|RAM_inst|RW~2339_combout\);

-- Location: LCCOMB_X21_Y16_N16
\memory1_inst|RAM_inst|RW~2340\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2340_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2339_combout\ & ((\memory1_inst|RAM_inst|RW~465_q\))) # (!\memory1_inst|RAM_inst|RW~2339_combout\ & (\memory1_inst|RAM_inst|RW~401_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~401_q\,
	datac => \memory1_inst|RAM_inst|RW~465_q\,
	datad => \memory1_inst|RAM_inst|RW~2339_combout\,
	combout => \memory1_inst|RAM_inst|RW~2340_combout\);

-- Location: LCCOMB_X9_Y4_N14
\memory1_inst|RAM_inst|RW~1169feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1169feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1169feeder_combout\);

-- Location: FF_X9_Y4_N15
\memory1_inst|RAM_inst|RW~1169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1169feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1169_q\);

-- Location: FF_X9_Y5_N11
\memory1_inst|RAM_inst|RW~1233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1233_q\);

-- Location: FF_X9_Y5_N13
\memory1_inst|RAM_inst|RW~1041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1041_q\);

-- Location: FF_X8_Y5_N15
\memory1_inst|RAM_inst|RW~1105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1105_q\);

-- Location: LCCOMB_X9_Y5_N12
\memory1_inst|RAM_inst|RW~2341\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2341_combout\ = (\address[3]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~1105_q\)))) # (!\address[3]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1041_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1041_q\,
	datad => \memory1_inst|RAM_inst|RW~1105_q\,
	combout => \memory1_inst|RAM_inst|RW~2341_combout\);

-- Location: LCCOMB_X9_Y5_N10
\memory1_inst|RAM_inst|RW~2342\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2342_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2341_combout\ & ((\memory1_inst|RAM_inst|RW~1233_q\))) # (!\memory1_inst|RAM_inst|RW~2341_combout\ & (\memory1_inst|RAM_inst|RW~1169_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2341_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1169_q\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1233_q\,
	datad => \memory1_inst|RAM_inst|RW~2341_combout\,
	combout => \memory1_inst|RAM_inst|RW~2342_combout\);

-- Location: FF_X19_Y5_N17
\memory1_inst|RAM_inst|RW~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3607_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~145_q\);

-- Location: FF_X19_Y5_N23
\memory1_inst|RAM_inst|RW~209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3599_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~209_q\);

-- Location: FF_X12_Y9_N25
\memory1_inst|RAM_inst|RW~17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3623_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~17_q\);

-- Location: FF_X20_Y12_N27
\memory1_inst|RAM_inst|RW~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~81_q\);

-- Location: LCCOMB_X12_Y9_N24
\memory1_inst|RAM_inst|RW~2343\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2343_combout\ = (\address[4]~input_o\ & (\address[3]~input_o\)) # (!\address[4]~input_o\ & ((\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~81_q\))) # (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~17_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~17_q\,
	datad => \memory1_inst|RAM_inst|RW~81_q\,
	combout => \memory1_inst|RAM_inst|RW~2343_combout\);

-- Location: LCCOMB_X19_Y5_N22
\memory1_inst|RAM_inst|RW~2344\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2344_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2343_combout\ & ((\memory1_inst|RAM_inst|RW~209_q\))) # (!\memory1_inst|RAM_inst|RW~2343_combout\ & (\memory1_inst|RAM_inst|RW~145_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2343_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~145_q\,
	datac => \memory1_inst|RAM_inst|RW~209_q\,
	datad => \memory1_inst|RAM_inst|RW~2343_combout\,
	combout => \memory1_inst|RAM_inst|RW~2344_combout\);

-- Location: LCCOMB_X20_Y8_N10
\memory1_inst|RAM_inst|RW~2345\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2345_combout\ = (\address[5]~input_o\ & (\address[7]~input_o\)) # (!\address[5]~input_o\ & ((\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~2342_combout\)) # (!\address[7]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~2344_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2342_combout\,
	datad => \memory1_inst|RAM_inst|RW~2344_combout\,
	combout => \memory1_inst|RAM_inst|RW~2345_combout\);

-- Location: LCCOMB_X20_Y8_N28
\memory1_inst|RAM_inst|RW~2348\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2348_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2345_combout\ & (\memory1_inst|RAM_inst|RW~2347_combout\)) # (!\memory1_inst|RAM_inst|RW~2345_combout\ & ((\memory1_inst|RAM_inst|RW~2340_combout\))))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2345_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2347_combout\,
	datac => \memory1_inst|RAM_inst|RW~2340_combout\,
	datad => \memory1_inst|RAM_inst|RW~2345_combout\,
	combout => \memory1_inst|RAM_inst|RW~2348_combout\);

-- Location: LCCOMB_X20_Y8_N22
\memory1_inst|RAM_inst|RW~2349\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2349_combout\ = (\address[1]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~2338_combout\)))) # (!\address[1]~input_o\ & (!\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2348_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2338_combout\,
	datad => \memory1_inst|RAM_inst|RW~2348_combout\,
	combout => \memory1_inst|RAM_inst|RW~2349_combout\);

-- Location: FF_X10_Y16_N13
\memory1_inst|RAM_inst|RW~1953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3670_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1953_q\);

-- Location: FF_X9_Y13_N23
\memory1_inst|RAM_inst|RW~2017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2017_q\);

-- Location: FF_X10_Y13_N3
\memory1_inst|RAM_inst|RW~1825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1825_q\);

-- Location: FF_X9_Y13_N9
\memory1_inst|RAM_inst|RW~1889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1889_q\);

-- Location: LCCOMB_X10_Y13_N2
\memory1_inst|RAM_inst|RW~2357\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2357_combout\ = (\address[3]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~1889_q\)))) # (!\address[3]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1825_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1825_q\,
	datad => \memory1_inst|RAM_inst|RW~1889_q\,
	combout => \memory1_inst|RAM_inst|RW~2357_combout\);

-- Location: LCCOMB_X9_Y13_N22
\memory1_inst|RAM_inst|RW~2358\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2358_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2357_combout\ & ((\memory1_inst|RAM_inst|RW~2017_q\))) # (!\memory1_inst|RAM_inst|RW~2357_combout\ & (\memory1_inst|RAM_inst|RW~1953_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1953_q\,
	datac => \memory1_inst|RAM_inst|RW~2017_q\,
	datad => \memory1_inst|RAM_inst|RW~2357_combout\,
	combout => \memory1_inst|RAM_inst|RW~2358_combout\);

-- Location: FF_X12_Y12_N3
\memory1_inst|RAM_inst|RW~865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3533_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~865_q\);

-- Location: FF_X10_Y12_N31
\memory1_inst|RAM_inst|RW~993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3541_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~993_q\);

-- Location: FF_X10_Y12_N21
\memory1_inst|RAM_inst|RW~801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3535_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~801_q\);

-- Location: FF_X11_Y15_N25
\memory1_inst|RAM_inst|RW~929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~929_q\);

-- Location: LCCOMB_X10_Y12_N20
\memory1_inst|RAM_inst|RW~2350\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2350_combout\ = (\address[4]~input_o\ & ((\address[3]~input_o\) # ((\memory1_inst|RAM_inst|RW~929_q\)))) # (!\address[4]~input_o\ & (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~801_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~801_q\,
	datad => \memory1_inst|RAM_inst|RW~929_q\,
	combout => \memory1_inst|RAM_inst|RW~2350_combout\);

-- Location: LCCOMB_X10_Y12_N30
\memory1_inst|RAM_inst|RW~2351\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2351_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2350_combout\ & ((\memory1_inst|RAM_inst|RW~993_q\))) # (!\memory1_inst|RAM_inst|RW~2350_combout\ & (\memory1_inst|RAM_inst|RW~865_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2350_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~865_q\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~993_q\,
	datad => \memory1_inst|RAM_inst|RW~2350_combout\,
	combout => \memory1_inst|RAM_inst|RW~2351_combout\);

-- Location: LCCOMB_X9_Y7_N26
\memory1_inst|RAM_inst|RW~1697feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1697feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1697feeder_combout\);

-- Location: FF_X9_Y7_N27
\memory1_inst|RAM_inst|RW~1697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1697feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1697_q\);

-- Location: FF_X9_Y11_N19
\memory1_inst|RAM_inst|RW~1761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1761_q\);

-- Location: FF_X10_Y13_N25
\memory1_inst|RAM_inst|RW~1569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1569_q\);

-- Location: FF_X8_Y13_N19
\memory1_inst|RAM_inst|RW~1633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1633_q\);

-- Location: LCCOMB_X10_Y13_N24
\memory1_inst|RAM_inst|RW~2352\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2352_combout\ = (\address[3]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~1633_q\)))) # (!\address[3]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1569_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1569_q\,
	datad => \memory1_inst|RAM_inst|RW~1633_q\,
	combout => \memory1_inst|RAM_inst|RW~2352_combout\);

-- Location: LCCOMB_X9_Y11_N18
\memory1_inst|RAM_inst|RW~2353\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2353_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2352_combout\ & ((\memory1_inst|RAM_inst|RW~1761_q\))) # (!\memory1_inst|RAM_inst|RW~2352_combout\ & (\memory1_inst|RAM_inst|RW~1697_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2352_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1697_q\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1761_q\,
	datad => \memory1_inst|RAM_inst|RW~2352_combout\,
	combout => \memory1_inst|RAM_inst|RW~2353_combout\);

-- Location: LCCOMB_X5_Y10_N8
\memory1_inst|RAM_inst|RW~609feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~609feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~609feeder_combout\);

-- Location: FF_X5_Y10_N9
\memory1_inst|RAM_inst|RW~609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~609feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~609_q\);

-- Location: FF_X16_Y7_N11
\memory1_inst|RAM_inst|RW~737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3600_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~737_q\);

-- Location: FF_X12_Y9_N27
\memory1_inst|RAM_inst|RW~545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3624_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~545_q\);

-- Location: FF_X14_Y15_N1
\memory1_inst|RAM_inst|RW~673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3608_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~673_q\);

-- Location: LCCOMB_X12_Y9_N26
\memory1_inst|RAM_inst|RW~2354\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2354_combout\ = (\address[4]~input_o\ & ((\address[3]~input_o\) # ((\memory1_inst|RAM_inst|RW~673_q\)))) # (!\address[4]~input_o\ & (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~545_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~545_q\,
	datad => \memory1_inst|RAM_inst|RW~673_q\,
	combout => \memory1_inst|RAM_inst|RW~2354_combout\);

-- Location: LCCOMB_X16_Y7_N10
\memory1_inst|RAM_inst|RW~2355\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2355_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2354_combout\ & ((\memory1_inst|RAM_inst|RW~737_q\))) # (!\memory1_inst|RAM_inst|RW~2354_combout\ & (\memory1_inst|RAM_inst|RW~609_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2354_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~609_q\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~737_q\,
	datad => \memory1_inst|RAM_inst|RW~2354_combout\,
	combout => \memory1_inst|RAM_inst|RW~2355_combout\);

-- Location: LCCOMB_X16_Y7_N28
\memory1_inst|RAM_inst|RW~2356\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2356_combout\ = (\address[7]~input_o\ & ((\address[5]~input_o\) # ((\memory1_inst|RAM_inst|RW~2353_combout\)))) # (!\address[7]~input_o\ & (!\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2355_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2353_combout\,
	datad => \memory1_inst|RAM_inst|RW~2355_combout\,
	combout => \memory1_inst|RAM_inst|RW~2356_combout\);

-- Location: LCCOMB_X16_Y7_N18
\memory1_inst|RAM_inst|RW~2359\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2359_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2356_combout\ & (\memory1_inst|RAM_inst|RW~2358_combout\)) # (!\memory1_inst|RAM_inst|RW~2356_combout\ & ((\memory1_inst|RAM_inst|RW~2351_combout\))))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2356_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2358_combout\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2351_combout\,
	datad => \memory1_inst|RAM_inst|RW~2356_combout\,
	combout => \memory1_inst|RAM_inst|RW~2359_combout\);

-- Location: LCCOMB_X20_Y8_N8
\memory1_inst|RAM_inst|RW~2360\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2360_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2349_combout\ & ((\memory1_inst|RAM_inst|RW~2359_combout\))) # (!\memory1_inst|RAM_inst|RW~2349_combout\ & (\memory1_inst|RAM_inst|RW~2328_combout\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2328_combout\,
	datac => \memory1_inst|RAM_inst|RW~2349_combout\,
	datad => \memory1_inst|RAM_inst|RW~2359_combout\,
	combout => \memory1_inst|RAM_inst|RW~2360_combout\);

-- Location: FF_X10_Y5_N17
\memory1_inst|RAM_inst|RW~1665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1665_q\);

-- Location: FF_X10_Y8_N3
\memory1_inst|RAM_inst|RW~1793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1793_q\);

-- Location: FF_X10_Y5_N31
\memory1_inst|RAM_inst|RW~1649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1649_q\);

-- Location: LCCOMB_X10_Y4_N30
\memory1_inst|RAM_inst|RW~1777feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1777feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1777feeder_combout\);

-- Location: FF_X10_Y4_N31
\memory1_inst|RAM_inst|RW~1777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1777feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1777_q\);

-- Location: LCCOMB_X10_Y5_N30
\memory1_inst|RAM_inst|RW~2294\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2294_combout\ = (\address[4]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~1777_q\)))) # (!\address[4]~input_o\ & (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~1649_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1649_q\,
	datad => \memory1_inst|RAM_inst|RW~1777_q\,
	combout => \memory1_inst|RAM_inst|RW~2294_combout\);

-- Location: LCCOMB_X10_Y8_N2
\memory1_inst|RAM_inst|RW~2295\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2295_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2294_combout\ & ((\memory1_inst|RAM_inst|RW~1793_q\))) # (!\memory1_inst|RAM_inst|RW~2294_combout\ & (\memory1_inst|RAM_inst|RW~1665_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1665_q\,
	datac => \memory1_inst|RAM_inst|RW~1793_q\,
	datad => \memory1_inst|RAM_inst|RW~2294_combout\,
	combout => \memory1_inst|RAM_inst|RW~2295_combout\);

-- Location: FF_X15_Y11_N1
\memory1_inst|RAM_inst|RW~561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3587_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~561_q\);

-- Location: LCCOMB_X15_Y8_N22
\memory1_inst|RAM_inst|RW~689feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~689feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~689feeder_combout\);

-- Location: FF_X15_Y8_N23
\memory1_inst|RAM_inst|RW~689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~689feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3637_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~689_q\);

-- Location: LCCOMB_X15_Y11_N0
\memory1_inst|RAM_inst|RW~2291\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2291_combout\ = (\address[4]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~689_q\)))) # (!\address[4]~input_o\ & (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~561_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~561_q\,
	datad => \memory1_inst|RAM_inst|RW~689_q\,
	combout => \memory1_inst|RAM_inst|RW~2291_combout\);

-- Location: FF_X15_Y11_N15
\memory1_inst|RAM_inst|RW~705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3640_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~705_q\);

-- Location: FF_X16_Y9_N27
\memory1_inst|RAM_inst|RW~577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~577_q\);

-- Location: LCCOMB_X15_Y11_N14
\memory1_inst|RAM_inst|RW~2292\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2292_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2291_combout\ & (\memory1_inst|RAM_inst|RW~705_q\)) # (!\memory1_inst|RAM_inst|RW~2291_combout\ & ((\memory1_inst|RAM_inst|RW~577_q\))))) # 
-- (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~2291_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2291_combout\,
	datac => \memory1_inst|RAM_inst|RW~705_q\,
	datad => \memory1_inst|RAM_inst|RW~577_q\,
	combout => \memory1_inst|RAM_inst|RW~2292_combout\);

-- Location: FF_X8_Y8_N25
\memory1_inst|RAM_inst|RW~1601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1601_q\);

-- Location: FF_X9_Y8_N23
\memory1_inst|RAM_inst|RW~1729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1729_q\);

-- Location: FF_X9_Y8_N21
\memory1_inst|RAM_inst|RW~1585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1585_q\);

-- Location: FF_X14_Y9_N13
\memory1_inst|RAM_inst|RW~1713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1713_q\);

-- Location: LCCOMB_X9_Y8_N20
\memory1_inst|RAM_inst|RW~2289\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2289_combout\ = (\address[1]~input_o\ & (\address[4]~input_o\)) # (!\address[1]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~1713_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1585_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1585_q\,
	datad => \memory1_inst|RAM_inst|RW~1713_q\,
	combout => \memory1_inst|RAM_inst|RW~2289_combout\);

-- Location: LCCOMB_X9_Y8_N22
\memory1_inst|RAM_inst|RW~2290\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2290_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2289_combout\ & ((\memory1_inst|RAM_inst|RW~1729_q\))) # (!\memory1_inst|RAM_inst|RW~2289_combout\ & (\memory1_inst|RAM_inst|RW~1601_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1601_q\,
	datac => \memory1_inst|RAM_inst|RW~1729_q\,
	datad => \memory1_inst|RAM_inst|RW~2289_combout\,
	combout => \memory1_inst|RAM_inst|RW~2290_combout\);

-- Location: LCCOMB_X20_Y8_N30
\memory1_inst|RAM_inst|RW~2293\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2293_combout\ = (\address[7]~input_o\ & (((\address[3]~input_o\) # (\memory1_inst|RAM_inst|RW~2290_combout\)))) # (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~2292_combout\ & (!\address[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2292_combout\,
	datab => \address[7]~input_o\,
	datac => \address[3]~input_o\,
	datad => \memory1_inst|RAM_inst|RW~2290_combout\,
	combout => \memory1_inst|RAM_inst|RW~2293_combout\);

-- Location: FF_X16_Y9_N29
\memory1_inst|RAM_inst|RW~641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3582_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~641_q\);

-- Location: FF_X16_Y6_N13
\memory1_inst|RAM_inst|RW~769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3636_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~769_q\);

-- Location: FF_X12_Y11_N25
\memory1_inst|RAM_inst|RW~625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3590_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~625_q\);

-- Location: FF_X11_Y7_N25
\memory1_inst|RAM_inst|RW~753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3633_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~753_q\);

-- Location: LCCOMB_X12_Y11_N24
\memory1_inst|RAM_inst|RW~2287\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2287_combout\ = (\address[4]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~753_q\)))) # (!\address[4]~input_o\ & (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~625_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~625_q\,
	datad => \memory1_inst|RAM_inst|RW~753_q\,
	combout => \memory1_inst|RAM_inst|RW~2287_combout\);

-- Location: LCCOMB_X16_Y6_N12
\memory1_inst|RAM_inst|RW~2288\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2288_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2287_combout\ & ((\memory1_inst|RAM_inst|RW~769_q\))) # (!\memory1_inst|RAM_inst|RW~2287_combout\ & (\memory1_inst|RAM_inst|RW~641_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2287_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~641_q\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~769_q\,
	datad => \memory1_inst|RAM_inst|RW~2287_combout\,
	combout => \memory1_inst|RAM_inst|RW~2288_combout\);

-- Location: LCCOMB_X20_Y8_N16
\memory1_inst|RAM_inst|RW~2296\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2296_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2293_combout\ & (\memory1_inst|RAM_inst|RW~2295_combout\)) # (!\memory1_inst|RAM_inst|RW~2293_combout\ & ((\memory1_inst|RAM_inst|RW~2288_combout\))))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2293_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2295_combout\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2293_combout\,
	datad => \memory1_inst|RAM_inst|RW~2288_combout\,
	combout => \memory1_inst|RAM_inst|RW~2296_combout\);

-- Location: FF_X8_Y8_N19
\memory1_inst|RAM_inst|RW~1089\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1089_q\);

-- Location: FF_X8_Y9_N31
\memory1_inst|RAM_inst|RW~1153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1153_q\);

-- Location: FF_X12_Y6_N5
\memory1_inst|RAM_inst|RW~1073\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1073_q\);

-- Location: LCCOMB_X12_Y5_N10
\memory1_inst|RAM_inst|RW~1137feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1137feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1137feeder_combout\);

-- Location: FF_X12_Y5_N11
\memory1_inst|RAM_inst|RW~1137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1137feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1137_q\);

-- Location: LCCOMB_X12_Y6_N4
\memory1_inst|RAM_inst|RW~2297\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2297_combout\ = (\address[3]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~1137_q\)))) # (!\address[3]~input_o\ & (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~1073_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1073_q\,
	datad => \memory1_inst|RAM_inst|RW~1137_q\,
	combout => \memory1_inst|RAM_inst|RW~2297_combout\);

-- Location: LCCOMB_X8_Y9_N30
\memory1_inst|RAM_inst|RW~2298\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2298_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2297_combout\ & ((\memory1_inst|RAM_inst|RW~1153_q\))) # (!\memory1_inst|RAM_inst|RW~2297_combout\ & (\memory1_inst|RAM_inst|RW~1089_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1089_q\,
	datac => \memory1_inst|RAM_inst|RW~1153_q\,
	datad => \memory1_inst|RAM_inst|RW~2297_combout\,
	combout => \memory1_inst|RAM_inst|RW~2298_combout\);

-- Location: FF_X9_Y4_N13
\memory1_inst|RAM_inst|RW~1201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1201_q\);

-- Location: LCCOMB_X10_Y4_N4
\memory1_inst|RAM_inst|RW~1265feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1265feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1265feeder_combout\);

-- Location: FF_X10_Y4_N5
\memory1_inst|RAM_inst|RW~1265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1265feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1265_q\);

-- Location: LCCOMB_X9_Y4_N12
\memory1_inst|RAM_inst|RW~2304\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2304_combout\ = (\address[3]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~1265_q\)))) # (!\address[3]~input_o\ & (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~1201_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1201_q\,
	datad => \memory1_inst|RAM_inst|RW~1265_q\,
	combout => \memory1_inst|RAM_inst|RW~2304_combout\);

-- Location: FF_X12_Y8_N31
\memory1_inst|RAM_inst|RW~1281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1281_q\);

-- Location: FF_X12_Y8_N25
\memory1_inst|RAM_inst|RW~1217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1217_q\);

-- Location: LCCOMB_X12_Y8_N30
\memory1_inst|RAM_inst|RW~2305\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2305_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2304_combout\ & (\memory1_inst|RAM_inst|RW~1281_q\)) # (!\memory1_inst|RAM_inst|RW~2304_combout\ & ((\memory1_inst|RAM_inst|RW~1217_q\))))) # 
-- (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~2304_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2304_combout\,
	datac => \memory1_inst|RAM_inst|RW~1281_q\,
	datad => \memory1_inst|RAM_inst|RW~1217_q\,
	combout => \memory1_inst|RAM_inst|RW~2305_combout\);

-- Location: FF_X23_Y6_N21
\memory1_inst|RAM_inst|RW~193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3638_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~193_q\);

-- Location: FF_X21_Y6_N15
\memory1_inst|RAM_inst|RW~257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3634_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~257_q\);

-- Location: FF_X21_Y6_N25
\memory1_inst|RAM_inst|RW~177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3639_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~177_q\);

-- Location: LCCOMB_X6_Y6_N28
\memory1_inst|RAM_inst|RW~241feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~241feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~241feeder_combout\);

-- Location: FF_X6_Y6_N29
\memory1_inst|RAM_inst|RW~241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~241feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3635_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~241_q\);

-- Location: LCCOMB_X21_Y6_N24
\memory1_inst|RAM_inst|RW~2299\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2299_combout\ = (\address[3]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~241_q\)))) # (!\address[3]~input_o\ & (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~177_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~177_q\,
	datad => \memory1_inst|RAM_inst|RW~241_q\,
	combout => \memory1_inst|RAM_inst|RW~2299_combout\);

-- Location: LCCOMB_X21_Y6_N14
\memory1_inst|RAM_inst|RW~2300\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2300_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2299_combout\ & ((\memory1_inst|RAM_inst|RW~257_q\))) # (!\memory1_inst|RAM_inst|RW~2299_combout\ & (\memory1_inst|RAM_inst|RW~193_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~193_q\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~257_q\,
	datad => \memory1_inst|RAM_inst|RW~2299_combout\,
	combout => \memory1_inst|RAM_inst|RW~2300_combout\);

-- Location: FF_X24_Y9_N29
\memory1_inst|RAM_inst|RW~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~65_q\);

-- Location: FF_X24_Y9_N31
\memory1_inst|RAM_inst|RW~129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~129_q\);

-- Location: FF_X17_Y17_N17
\memory1_inst|RAM_inst|RW~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3589_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~49_q\);

-- Location: FF_X20_Y17_N7
\memory1_inst|RAM_inst|RW~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3588_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~113_q\);

-- Location: LCCOMB_X17_Y17_N16
\memory1_inst|RAM_inst|RW~2301\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2301_combout\ = (\address[1]~input_o\ & (\address[3]~input_o\)) # (!\address[1]~input_o\ & ((\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~113_q\))) # (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~49_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~49_q\,
	datad => \memory1_inst|RAM_inst|RW~113_q\,
	combout => \memory1_inst|RAM_inst|RW~2301_combout\);

-- Location: LCCOMB_X24_Y9_N30
\memory1_inst|RAM_inst|RW~2302\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2302_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2301_combout\ & ((\memory1_inst|RAM_inst|RW~129_q\))) # (!\memory1_inst|RAM_inst|RW~2301_combout\ & (\memory1_inst|RAM_inst|RW~65_q\)))) # (!\address[1]~input_o\ 
-- & (((\memory1_inst|RAM_inst|RW~2301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~65_q\,
	datac => \memory1_inst|RAM_inst|RW~129_q\,
	datad => \memory1_inst|RAM_inst|RW~2301_combout\,
	combout => \memory1_inst|RAM_inst|RW~2302_combout\);

-- Location: LCCOMB_X20_Y8_N2
\memory1_inst|RAM_inst|RW~2303\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2303_combout\ = (\address[4]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~2300_combout\)))) # (!\address[4]~input_o\ & (!\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2300_combout\,
	datad => \memory1_inst|RAM_inst|RW~2302_combout\,
	combout => \memory1_inst|RAM_inst|RW~2303_combout\);

-- Location: LCCOMB_X20_Y8_N0
\memory1_inst|RAM_inst|RW~2306\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2306_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2303_combout\ & ((\memory1_inst|RAM_inst|RW~2305_combout\))) # (!\memory1_inst|RAM_inst|RW~2303_combout\ & (\memory1_inst|RAM_inst|RW~2298_combout\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2298_combout\,
	datab => \memory1_inst|RAM_inst|RW~2305_combout\,
	datac => \address[7]~input_o\,
	datad => \memory1_inst|RAM_inst|RW~2303_combout\,
	combout => \memory1_inst|RAM_inst|RW~2306_combout\);

-- Location: LCCOMB_X20_Y8_N14
\memory1_inst|RAM_inst|RW~2307\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2307_combout\ = (\address[5]~input_o\ & (((\address[6]~input_o\)))) # (!\address[5]~input_o\ & ((\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~2296_combout\)) # (!\address[6]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~2306_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2296_combout\,
	datac => \address[6]~input_o\,
	datad => \memory1_inst|RAM_inst|RW~2306_combout\,
	combout => \memory1_inst|RAM_inst|RW~2307_combout\);

-- Location: FF_X17_Y16_N3
\memory1_inst|RAM_inst|RW~1985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1985_q\);

-- Location: FF_X17_Y16_N5
\memory1_inst|RAM_inst|RW~2049\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2049_q\);

-- Location: FF_X14_Y9_N15
\memory1_inst|RAM_inst|RW~1969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1969_q\);

-- Location: FF_X12_Y13_N31
\memory1_inst|RAM_inst|RW~2033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2033_q\);

-- Location: LCCOMB_X14_Y9_N14
\memory1_inst|RAM_inst|RW~2315\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2315_combout\ = (\address[1]~input_o\ & (\address[3]~input_o\)) # (!\address[1]~input_o\ & ((\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2033_q\))) # (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~1969_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1969_q\,
	datad => \memory1_inst|RAM_inst|RW~2033_q\,
	combout => \memory1_inst|RAM_inst|RW~2315_combout\);

-- Location: LCCOMB_X17_Y16_N4
\memory1_inst|RAM_inst|RW~2316\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2316_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2315_combout\ & ((\memory1_inst|RAM_inst|RW~2049_q\))) # (!\memory1_inst|RAM_inst|RW~2315_combout\ & (\memory1_inst|RAM_inst|RW~1985_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2315_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1985_q\,
	datac => \memory1_inst|RAM_inst|RW~2049_q\,
	datad => \memory1_inst|RAM_inst|RW~2315_combout\,
	combout => \memory1_inst|RAM_inst|RW~2316_combout\);

-- Location: FF_X23_Y14_N27
\memory1_inst|RAM_inst|RW~961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~961_q\);

-- Location: FF_X22_Y18_N25
\memory1_inst|RAM_inst|RW~1025\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1025_q\);

-- Location: FF_X19_Y14_N9
\memory1_inst|RAM_inst|RW~945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~945_q\);

-- Location: LCCOMB_X20_Y16_N4
\memory1_inst|RAM_inst|RW~1009feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1009feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1009feeder_combout\);

-- Location: FF_X20_Y16_N5
\memory1_inst|RAM_inst|RW~1009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1009feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1009_q\);

-- Location: LCCOMB_X19_Y14_N8
\memory1_inst|RAM_inst|RW~2308\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2308_combout\ = (\address[3]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~1009_q\)))) # (!\address[3]~input_o\ & (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~945_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~945_q\,
	datad => \memory1_inst|RAM_inst|RW~1009_q\,
	combout => \memory1_inst|RAM_inst|RW~2308_combout\);

-- Location: LCCOMB_X22_Y18_N24
\memory1_inst|RAM_inst|RW~2309\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2309_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2308_combout\ & ((\memory1_inst|RAM_inst|RW~1025_q\))) # (!\memory1_inst|RAM_inst|RW~2308_combout\ & (\memory1_inst|RAM_inst|RW~961_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~961_q\,
	datac => \memory1_inst|RAM_inst|RW~1025_q\,
	datad => \memory1_inst|RAM_inst|RW~2308_combout\,
	combout => \memory1_inst|RAM_inst|RW~2309_combout\);

-- Location: FF_X11_Y9_N17
\memory1_inst|RAM_inst|RW~1857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1857_q\);

-- Location: FF_X17_Y12_N27
\memory1_inst|RAM_inst|RW~1921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3654_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1921_q\);

-- Location: FF_X15_Y9_N25
\memory1_inst|RAM_inst|RW~1841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3686_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1841_q\);

-- Location: FF_X9_Y9_N19
\memory1_inst|RAM_inst|RW~1905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3651_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1905_q\);

-- Location: LCCOMB_X15_Y9_N24
\memory1_inst|RAM_inst|RW~2310\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2310_combout\ = (\address[3]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~1905_q\)))) # (!\address[3]~input_o\ & (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~1841_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1841_q\,
	datad => \memory1_inst|RAM_inst|RW~1905_q\,
	combout => \memory1_inst|RAM_inst|RW~2310_combout\);

-- Location: LCCOMB_X17_Y12_N26
\memory1_inst|RAM_inst|RW~2311\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2311_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2310_combout\ & ((\memory1_inst|RAM_inst|RW~1921_q\))) # (!\memory1_inst|RAM_inst|RW~2310_combout\ & (\memory1_inst|RAM_inst|RW~1857_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2310_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1857_q\,
	datac => \memory1_inst|RAM_inst|RW~1921_q\,
	datad => \memory1_inst|RAM_inst|RW~2310_combout\,
	combout => \memory1_inst|RAM_inst|RW~2311_combout\);

-- Location: LCCOMB_X17_Y9_N2
\memory1_inst|RAM_inst|RW~833feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~833feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~833feeder_combout\);

-- Location: FF_X17_Y9_N3
\memory1_inst|RAM_inst|RW~833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~833feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~833_q\);

-- Location: FF_X17_Y12_N21
\memory1_inst|RAM_inst|RW~897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~897_q\);

-- Location: FF_X15_Y9_N23
\memory1_inst|RAM_inst|RW~817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~817_q\);

-- Location: FF_X8_Y11_N29
\memory1_inst|RAM_inst|RW~881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~881_q\);

-- Location: LCCOMB_X15_Y9_N22
\memory1_inst|RAM_inst|RW~2312\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2312_combout\ = (\address[3]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~881_q\)))) # (!\address[3]~input_o\ & (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~817_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~817_q\,
	datad => \memory1_inst|RAM_inst|RW~881_q\,
	combout => \memory1_inst|RAM_inst|RW~2312_combout\);

-- Location: LCCOMB_X17_Y12_N20
\memory1_inst|RAM_inst|RW~2313\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2313_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2312_combout\ & ((\memory1_inst|RAM_inst|RW~897_q\))) # (!\memory1_inst|RAM_inst|RW~2312_combout\ & (\memory1_inst|RAM_inst|RW~833_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2312_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~833_q\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~897_q\,
	datad => \memory1_inst|RAM_inst|RW~2312_combout\,
	combout => \memory1_inst|RAM_inst|RW~2313_combout\);

-- Location: LCCOMB_X17_Y12_N6
\memory1_inst|RAM_inst|RW~2314\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2314_combout\ = (\address[4]~input_o\ & (\address[7]~input_o\)) # (!\address[4]~input_o\ & ((\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~2311_combout\)) # (!\address[7]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~2313_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2311_combout\,
	datad => \memory1_inst|RAM_inst|RW~2313_combout\,
	combout => \memory1_inst|RAM_inst|RW~2314_combout\);

-- Location: LCCOMB_X17_Y16_N22
\memory1_inst|RAM_inst|RW~2317\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2317_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2314_combout\ & (\memory1_inst|RAM_inst|RW~2316_combout\)) # (!\memory1_inst|RAM_inst|RW~2314_combout\ & ((\memory1_inst|RAM_inst|RW~2309_combout\))))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2316_combout\,
	datac => \memory1_inst|RAM_inst|RW~2309_combout\,
	datad => \memory1_inst|RAM_inst|RW~2314_combout\,
	combout => \memory1_inst|RAM_inst|RW~2317_combout\);

-- Location: FF_X8_Y9_N21
\memory1_inst|RAM_inst|RW~1409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1409_q\);

-- Location: FF_X20_Y9_N15
\memory1_inst|RAM_inst|RW~385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~385_q\);

-- Location: FF_X20_Y13_N1
\memory1_inst|RAM_inst|RW~369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~369_q\);

-- Location: FF_X9_Y9_N25
\memory1_inst|RAM_inst|RW~1393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3656_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1393_q\);

-- Location: LCCOMB_X20_Y13_N0
\memory1_inst|RAM_inst|RW~2277\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2277_combout\ = (\address[1]~input_o\ & (\address[7]~input_o\)) # (!\address[1]~input_o\ & ((\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~1393_q\))) # (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~369_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~369_q\,
	datad => \memory1_inst|RAM_inst|RW~1393_q\,
	combout => \memory1_inst|RAM_inst|RW~2277_combout\);

-- Location: LCCOMB_X20_Y9_N14
\memory1_inst|RAM_inst|RW~2278\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2278_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2277_combout\ & (\memory1_inst|RAM_inst|RW~1409_q\)) # (!\memory1_inst|RAM_inst|RW~2277_combout\ & ((\memory1_inst|RAM_inst|RW~385_q\))))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1409_q\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~385_q\,
	datad => \memory1_inst|RAM_inst|RW~2277_combout\,
	combout => \memory1_inst|RAM_inst|RW~2278_combout\);

-- Location: LCCOMB_X20_Y9_N6
\memory1_inst|RAM_inst|RW~513feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~513feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~513feeder_combout\);

-- Location: FF_X20_Y9_N7
\memory1_inst|RAM_inst|RW~513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~513feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~513_q\);

-- Location: FF_X19_Y9_N7
\memory1_inst|RAM_inst|RW~1537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3698_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1537_q\);

-- Location: FF_X20_Y17_N17
\memory1_inst|RAM_inst|RW~497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~497_q\);

-- Location: LCCOMB_X12_Y5_N24
\memory1_inst|RAM_inst|RW~1521feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1521feeder_combout\ = \data_in[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1521feeder_combout\);

-- Location: FF_X12_Y5_N25
\memory1_inst|RAM_inst|RW~1521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1521feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1521_q\);

-- Location: LCCOMB_X20_Y17_N16
\memory1_inst|RAM_inst|RW~2284\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2284_combout\ = (\address[1]~input_o\ & (\address[7]~input_o\)) # (!\address[1]~input_o\ & ((\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~1521_q\))) # (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~497_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~497_q\,
	datad => \memory1_inst|RAM_inst|RW~1521_q\,
	combout => \memory1_inst|RAM_inst|RW~2284_combout\);

-- Location: LCCOMB_X19_Y9_N6
\memory1_inst|RAM_inst|RW~2285\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2285_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2284_combout\ & ((\memory1_inst|RAM_inst|RW~1537_q\))) # (!\memory1_inst|RAM_inst|RW~2284_combout\ & (\memory1_inst|RAM_inst|RW~513_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~513_q\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1537_q\,
	datad => \memory1_inst|RAM_inst|RW~2284_combout\,
	combout => \memory1_inst|RAM_inst|RW~2285_combout\);

-- Location: FF_X22_Y14_N11
\memory1_inst|RAM_inst|RW~433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3519_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~433_q\);

-- Location: FF_X22_Y14_N17
\memory1_inst|RAM_inst|RW~1457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3674_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1457_q\);

-- Location: LCCOMB_X22_Y14_N10
\memory1_inst|RAM_inst|RW~2279\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2279_combout\ = (\address[7]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~1457_q\)))) # (!\address[7]~input_o\ & (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~433_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~433_q\,
	datad => \memory1_inst|RAM_inst|RW~1457_q\,
	combout => \memory1_inst|RAM_inst|RW~2279_combout\);

-- Location: FF_X22_Y13_N23
\memory1_inst|RAM_inst|RW~1473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1473_q\);

-- Location: FF_X23_Y14_N21
\memory1_inst|RAM_inst|RW~449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~449_q\);

-- Location: LCCOMB_X22_Y13_N22
\memory1_inst|RAM_inst|RW~2280\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2280_combout\ = (\memory1_inst|RAM_inst|RW~2279_combout\ & (((\memory1_inst|RAM_inst|RW~1473_q\)) # (!\address[1]~input_o\))) # (!\memory1_inst|RAM_inst|RW~2279_combout\ & (\address[1]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~449_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2279_combout\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1473_q\,
	datad => \memory1_inst|RAM_inst|RW~449_q\,
	combout => \memory1_inst|RAM_inst|RW~2280_combout\);

-- Location: FF_X24_Y13_N19
\memory1_inst|RAM_inst|RW~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~321_q\);

-- Location: FF_X11_Y9_N7
\memory1_inst|RAM_inst|RW~1345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1345_q\);

-- Location: FF_X16_Y17_N5
\memory1_inst|RAM_inst|RW~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~305_q\);

-- Location: FF_X12_Y6_N11
\memory1_inst|RAM_inst|RW~1329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[0]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1329_q\);

-- Location: LCCOMB_X16_Y17_N4
\memory1_inst|RAM_inst|RW~2281\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2281_combout\ = (\address[7]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~1329_q\)))) # (!\address[7]~input_o\ & (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~305_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~305_q\,
	datad => \memory1_inst|RAM_inst|RW~1329_q\,
	combout => \memory1_inst|RAM_inst|RW~2281_combout\);

-- Location: LCCOMB_X11_Y9_N6
\memory1_inst|RAM_inst|RW~2282\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2282_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2281_combout\ & ((\memory1_inst|RAM_inst|RW~1345_q\))) # (!\memory1_inst|RAM_inst|RW~2281_combout\ & (\memory1_inst|RAM_inst|RW~321_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~321_q\,
	datac => \memory1_inst|RAM_inst|RW~1345_q\,
	datad => \memory1_inst|RAM_inst|RW~2281_combout\,
	combout => \memory1_inst|RAM_inst|RW~2282_combout\);

-- Location: LCCOMB_X20_Y9_N20
\memory1_inst|RAM_inst|RW~2283\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2283_combout\ = (\address[3]~input_o\ & (\address[4]~input_o\)) # (!\address[3]~input_o\ & ((\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~2280_combout\)) # (!\address[4]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~2282_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2280_combout\,
	datad => \memory1_inst|RAM_inst|RW~2282_combout\,
	combout => \memory1_inst|RAM_inst|RW~2283_combout\);

-- Location: LCCOMB_X20_Y9_N12
\memory1_inst|RAM_inst|RW~2286\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2286_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2283_combout\ & ((\memory1_inst|RAM_inst|RW~2285_combout\))) # (!\memory1_inst|RAM_inst|RW~2283_combout\ & (\memory1_inst|RAM_inst|RW~2278_combout\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2278_combout\,
	datac => \memory1_inst|RAM_inst|RW~2285_combout\,
	datad => \memory1_inst|RAM_inst|RW~2283_combout\,
	combout => \memory1_inst|RAM_inst|RW~2286_combout\);

-- Location: LCCOMB_X20_Y8_N20
\memory1_inst|RAM_inst|RW~2318\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2318_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2307_combout\ & (\memory1_inst|RAM_inst|RW~2317_combout\)) # (!\memory1_inst|RAM_inst|RW~2307_combout\ & ((\memory1_inst|RAM_inst|RW~2286_combout\))))) # 
-- (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~2307_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2307_combout\,
	datac => \memory1_inst|RAM_inst|RW~2317_combout\,
	datad => \memory1_inst|RAM_inst|RW~2286_combout\,
	combout => \memory1_inst|RAM_inst|RW~2318_combout\);

-- Location: LCCOMB_X20_Y8_N6
\memory1_inst|RAM_inst|RW~2361\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2361_combout\ = (\address[0]~input_o\ & (\address[2]~input_o\)) # (!\address[0]~input_o\ & ((\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2318_combout\))) # (!\address[2]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~2360_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2360_combout\,
	datad => \memory1_inst|RAM_inst|RW~2318_combout\,
	combout => \memory1_inst|RAM_inst|RW~2361_combout\);

-- Location: LCCOMB_X20_Y8_N12
\memory1_inst|RAM_inst|RW~2404\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2404_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2361_combout\ & (\memory1_inst|RAM_inst|RW~2403_combout\)) # (!\memory1_inst|RAM_inst|RW~2361_combout\ & ((\memory1_inst|RAM_inst|RW~2276_combout\))))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~2361_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2403_combout\,
	datac => \memory1_inst|RAM_inst|RW~2276_combout\,
	datad => \memory1_inst|RAM_inst|RW~2361_combout\,
	combout => \memory1_inst|RAM_inst|RW~2404_combout\);

-- Location: FF_X20_Y8_N13
\memory1_inst|RAM_inst|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~2404_combout\,
	ena => \memory1_inst|RAM_inst|data_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|data_out\(0));

-- Location: LCCOMB_X17_Y17_N4
\memory1_inst|input_mux_inst|data_out[0]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|input_mux_inst|data_out[0]~6_combout\ = (\memory1_inst|input_mux_inst|data_out[0]~5_combout\ & ((\memory1_inst|input_mux_inst|data_out[4]~2_combout\) # ((\memory1_inst|RAM_inst|data_out\(0) & \memory1_inst|input_mux_inst|MUX1~0_combout\)))) 
-- # (!\memory1_inst|input_mux_inst|data_out[0]~5_combout\ & (\memory1_inst|RAM_inst|data_out\(0) & (\memory1_inst|input_mux_inst|MUX1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|data_out[0]~5_combout\,
	datab => \memory1_inst|RAM_inst|data_out\(0),
	datac => \memory1_inst|input_mux_inst|MUX1~0_combout\,
	datad => \memory1_inst|input_mux_inst|data_out[4]~2_combout\,
	combout => \memory1_inst|input_mux_inst|data_out[0]~6_combout\);

-- Location: LCCOMB_X17_Y25_N4
\Dec_BCD_0_inst|segmentos[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Dec_BCD_0_inst|segmentos[0]~0_combout\ = (\memory1_inst|input_mux_inst|data_out[0]~6_combout\ & (!\memory1_inst|input_mux_inst|data_out\(3) & (\memory1_inst|input_mux_inst|data_out\(2) $ (!\memory1_inst|input_mux_inst|data_out\(1))))) # 
-- (!\memory1_inst|input_mux_inst|data_out[0]~6_combout\ & (!\memory1_inst|input_mux_inst|data_out\(1) & (\memory1_inst|input_mux_inst|data_out\(2) $ (!\memory1_inst|input_mux_inst|data_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|data_out\(2),
	datab => \memory1_inst|input_mux_inst|data_out\(1),
	datac => \memory1_inst|input_mux_inst|data_out\(3),
	datad => \memory1_inst|input_mux_inst|data_out[0]~6_combout\,
	combout => \Dec_BCD_0_inst|segmentos[0]~0_combout\);

-- Location: LCCOMB_X17_Y25_N6
\Dec_BCD_0_inst|segmentos[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Dec_BCD_0_inst|segmentos[1]~1_combout\ = (\memory1_inst|input_mux_inst|data_out\(2) & (\memory1_inst|input_mux_inst|data_out[0]~6_combout\ & (\memory1_inst|input_mux_inst|data_out\(1) $ (\memory1_inst|input_mux_inst|data_out\(3))))) # 
-- (!\memory1_inst|input_mux_inst|data_out\(2) & (!\memory1_inst|input_mux_inst|data_out\(3) & ((\memory1_inst|input_mux_inst|data_out\(1)) # (\memory1_inst|input_mux_inst|data_out[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|data_out\(2),
	datab => \memory1_inst|input_mux_inst|data_out\(1),
	datac => \memory1_inst|input_mux_inst|data_out\(3),
	datad => \memory1_inst|input_mux_inst|data_out[0]~6_combout\,
	combout => \Dec_BCD_0_inst|segmentos[1]~1_combout\);

-- Location: LCCOMB_X17_Y25_N12
\Dec_BCD_0_inst|segmentos[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Dec_BCD_0_inst|segmentos[2]~2_combout\ = (\memory1_inst|input_mux_inst|data_out\(1) & (((!\memory1_inst|input_mux_inst|data_out\(3) & \memory1_inst|input_mux_inst|data_out[0]~6_combout\)))) # (!\memory1_inst|input_mux_inst|data_out\(1) & 
-- ((\memory1_inst|input_mux_inst|data_out\(2) & (!\memory1_inst|input_mux_inst|data_out\(3))) # (!\memory1_inst|input_mux_inst|data_out\(2) & ((\memory1_inst|input_mux_inst|data_out[0]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|data_out\(2),
	datab => \memory1_inst|input_mux_inst|data_out\(1),
	datac => \memory1_inst|input_mux_inst|data_out\(3),
	datad => \memory1_inst|input_mux_inst|data_out[0]~6_combout\,
	combout => \Dec_BCD_0_inst|segmentos[2]~2_combout\);

-- Location: LCCOMB_X17_Y25_N30
\Dec_BCD_0_inst|segmentos[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Dec_BCD_0_inst|segmentos[3]~3_combout\ = (\memory1_inst|input_mux_inst|data_out[0]~6_combout\ & (\memory1_inst|input_mux_inst|data_out\(2) $ ((!\memory1_inst|input_mux_inst|data_out\(1))))) # (!\memory1_inst|input_mux_inst|data_out[0]~6_combout\ & 
-- ((\memory1_inst|input_mux_inst|data_out\(2) & (!\memory1_inst|input_mux_inst|data_out\(1) & !\memory1_inst|input_mux_inst|data_out\(3))) # (!\memory1_inst|input_mux_inst|data_out\(2) & (\memory1_inst|input_mux_inst|data_out\(1) & 
-- \memory1_inst|input_mux_inst|data_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|data_out\(2),
	datab => \memory1_inst|input_mux_inst|data_out\(1),
	datac => \memory1_inst|input_mux_inst|data_out\(3),
	datad => \memory1_inst|input_mux_inst|data_out[0]~6_combout\,
	combout => \Dec_BCD_0_inst|segmentos[3]~3_combout\);

-- Location: LCCOMB_X17_Y25_N24
\Dec_BCD_0_inst|segmentos[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Dec_BCD_0_inst|segmentos[4]~4_combout\ = (\memory1_inst|input_mux_inst|data_out\(2) & (\memory1_inst|input_mux_inst|data_out\(3) & ((\memory1_inst|input_mux_inst|data_out\(1)) # (!\memory1_inst|input_mux_inst|data_out[0]~6_combout\)))) # 
-- (!\memory1_inst|input_mux_inst|data_out\(2) & (\memory1_inst|input_mux_inst|data_out\(1) & (!\memory1_inst|input_mux_inst|data_out\(3) & !\memory1_inst|input_mux_inst|data_out[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|data_out\(2),
	datab => \memory1_inst|input_mux_inst|data_out\(1),
	datac => \memory1_inst|input_mux_inst|data_out\(3),
	datad => \memory1_inst|input_mux_inst|data_out[0]~6_combout\,
	combout => \Dec_BCD_0_inst|segmentos[4]~4_combout\);

-- Location: LCCOMB_X17_Y25_N10
\Dec_BCD_0_inst|segmentos[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Dec_BCD_0_inst|segmentos[5]~5_combout\ = (\memory1_inst|input_mux_inst|data_out\(1) & ((\memory1_inst|input_mux_inst|data_out[0]~6_combout\ & ((\memory1_inst|input_mux_inst|data_out\(3)))) # (!\memory1_inst|input_mux_inst|data_out[0]~6_combout\ & 
-- (\memory1_inst|input_mux_inst|data_out\(2))))) # (!\memory1_inst|input_mux_inst|data_out\(1) & (\memory1_inst|input_mux_inst|data_out\(2) & (\memory1_inst|input_mux_inst|data_out\(3) $ (\memory1_inst|input_mux_inst|data_out[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|data_out\(2),
	datab => \memory1_inst|input_mux_inst|data_out\(1),
	datac => \memory1_inst|input_mux_inst|data_out\(3),
	datad => \memory1_inst|input_mux_inst|data_out[0]~6_combout\,
	combout => \Dec_BCD_0_inst|segmentos[5]~5_combout\);

-- Location: LCCOMB_X17_Y25_N16
\Dec_BCD_0_inst|segmentos[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Dec_BCD_0_inst|segmentos[6]~6_combout\ = (\memory1_inst|input_mux_inst|data_out\(2) & (!\memory1_inst|input_mux_inst|data_out\(1) & (\memory1_inst|input_mux_inst|data_out\(3) $ (!\memory1_inst|input_mux_inst|data_out[0]~6_combout\)))) # 
-- (!\memory1_inst|input_mux_inst|data_out\(2) & (\memory1_inst|input_mux_inst|data_out[0]~6_combout\ & (\memory1_inst|input_mux_inst|data_out\(1) $ (!\memory1_inst|input_mux_inst|data_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|data_out\(2),
	datab => \memory1_inst|input_mux_inst|data_out\(1),
	datac => \memory1_inst|input_mux_inst|data_out\(3),
	datad => \memory1_inst|input_mux_inst|data_out[0]~6_combout\,
	combout => \Dec_BCD_0_inst|segmentos[6]~6_combout\);

-- Location: LCCOMB_X10_Y17_N6
\memory1_inst|ROM_inst|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|ROM_inst|Mux2~0_combout\ = (!\address[3]~input_o\ & ((\address[2]~input_o\ & (!\address[1]~input_o\ & !\address[0]~input_o\)) # (!\address[2]~input_o\ & ((\address[0]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[2]~input_o\,
	datac => \address[3]~input_o\,
	datad => \address[0]~input_o\,
	combout => \memory1_inst|ROM_inst|Mux2~0_combout\);

-- Location: LCCOMB_X10_Y17_N18
\memory1_inst|ROM_inst|Mux2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|ROM_inst|Mux2~1_combout\ = (!\address[6]~input_o\ & (!\address[4]~input_o\ & (!\address[5]~input_o\ & \memory1_inst|ROM_inst|Mux2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[4]~input_o\,
	datac => \address[5]~input_o\,
	datad => \memory1_inst|ROM_inst|Mux2~0_combout\,
	combout => \memory1_inst|ROM_inst|Mux2~1_combout\);

-- Location: FF_X10_Y17_N19
\memory1_inst|ROM_inst|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|ROM_inst|Mux2~1_combout\,
	sclr => \address[7]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|ROM_inst|data_out\(5));

-- Location: IOIBUF_X1_Y0_N8
\data_in[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_in(5),
	o => \data_in[5]~input_o\);

-- Location: FF_X14_Y14_N11
\memory1_inst|RAM_inst|RW~1998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1998_q\);

-- Location: FF_X15_Y16_N1
\memory1_inst|RAM_inst|RW~2062\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2062_q\);

-- Location: FF_X19_Y14_N7
\memory1_inst|RAM_inst|RW~974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~974_q\);

-- Location: FF_X19_Y11_N3
\memory1_inst|RAM_inst|RW~1038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1038_q\);

-- Location: LCCOMB_X19_Y14_N6
\memory1_inst|RAM_inst|RW~3250\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3250_combout\ = (\address[7]~input_o\ & (\address[3]~input_o\)) # (!\address[7]~input_o\ & ((\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~1038_q\))) # (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~974_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~974_q\,
	datad => \memory1_inst|RAM_inst|RW~1038_q\,
	combout => \memory1_inst|RAM_inst|RW~3250_combout\);

-- Location: LCCOMB_X15_Y16_N0
\memory1_inst|RAM_inst|RW~3251\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3251_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~3250_combout\ & ((\memory1_inst|RAM_inst|RW~2062_q\))) # (!\memory1_inst|RAM_inst|RW~3250_combout\ & (\memory1_inst|RAM_inst|RW~1998_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~3250_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1998_q\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2062_q\,
	datad => \memory1_inst|RAM_inst|RW~3250_combout\,
	combout => \memory1_inst|RAM_inst|RW~3251_combout\);

-- Location: FF_X19_Y11_N29
\memory1_inst|RAM_inst|RW~910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~910_q\);

-- Location: FF_X15_Y17_N31
\memory1_inst|RAM_inst|RW~1934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1934_q\);

-- Location: FF_X17_Y14_N23
\memory1_inst|RAM_inst|RW~846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~846_q\);

-- Location: LCCOMB_X14_Y10_N18
\memory1_inst|RAM_inst|RW~1870feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1870feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1870feeder_combout\);

-- Location: FF_X14_Y10_N19
\memory1_inst|RAM_inst|RW~1870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1870feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1870_q\);

-- Location: LCCOMB_X17_Y14_N22
\memory1_inst|RAM_inst|RW~3243\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3243_combout\ = (\address[7]~input_o\ & ((\address[3]~input_o\) # ((\memory1_inst|RAM_inst|RW~1870_q\)))) # (!\address[7]~input_o\ & (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~846_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~846_q\,
	datad => \memory1_inst|RAM_inst|RW~1870_q\,
	combout => \memory1_inst|RAM_inst|RW~3243_combout\);

-- Location: LCCOMB_X15_Y17_N30
\memory1_inst|RAM_inst|RW~3244\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3244_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~3243_combout\ & ((\memory1_inst|RAM_inst|RW~1934_q\))) # (!\memory1_inst|RAM_inst|RW~3243_combout\ & (\memory1_inst|RAM_inst|RW~910_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~3243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~910_q\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1934_q\,
	datad => \memory1_inst|RAM_inst|RW~3243_combout\,
	combout => \memory1_inst|RAM_inst|RW~3244_combout\);

-- Location: FF_X17_Y12_N13
\memory1_inst|RAM_inst|RW~902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~902_q\);

-- Location: FF_X17_Y12_N19
\memory1_inst|RAM_inst|RW~1926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3654_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1926_q\);

-- Location: FF_X17_Y9_N23
\memory1_inst|RAM_inst|RW~838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~838_q\);

-- Location: FF_X17_Y9_N25
\memory1_inst|RAM_inst|RW~1862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1862_q\);

-- Location: LCCOMB_X17_Y9_N22
\memory1_inst|RAM_inst|RW~3247\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3247_combout\ = (\address[7]~input_o\ & ((\address[3]~input_o\) # ((\memory1_inst|RAM_inst|RW~1862_q\)))) # (!\address[7]~input_o\ & (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~838_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~838_q\,
	datad => \memory1_inst|RAM_inst|RW~1862_q\,
	combout => \memory1_inst|RAM_inst|RW~3247_combout\);

-- Location: LCCOMB_X17_Y12_N18
\memory1_inst|RAM_inst|RW~3248\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3248_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~3247_combout\ & ((\memory1_inst|RAM_inst|RW~1926_q\))) # (!\memory1_inst|RAM_inst|RW~3247_combout\ & (\memory1_inst|RAM_inst|RW~902_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~3247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~902_q\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1926_q\,
	datad => \memory1_inst|RAM_inst|RW~3247_combout\,
	combout => \memory1_inst|RAM_inst|RW~3248_combout\);

-- Location: FF_X17_Y16_N1
\memory1_inst|RAM_inst|RW~2054\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2054_q\);

-- Location: FF_X21_Y18_N31
\memory1_inst|RAM_inst|RW~966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~966_q\);

-- Location: FF_X22_Y18_N7
\memory1_inst|RAM_inst|RW~1030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1030_q\);

-- Location: LCCOMB_X21_Y18_N30
\memory1_inst|RAM_inst|RW~3245\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3245_combout\ = (\address[7]~input_o\ & (\address[3]~input_o\)) # (!\address[7]~input_o\ & ((\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~1030_q\))) # (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~966_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~966_q\,
	datad => \memory1_inst|RAM_inst|RW~1030_q\,
	combout => \memory1_inst|RAM_inst|RW~3245_combout\);

-- Location: FF_X17_Y16_N19
\memory1_inst|RAM_inst|RW~1990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1990_q\);

-- Location: LCCOMB_X16_Y16_N10
\memory1_inst|RAM_inst|RW~3246\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3246_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~3245_combout\ & (\memory1_inst|RAM_inst|RW~2054_q\)) # (!\memory1_inst|RAM_inst|RW~3245_combout\ & ((\memory1_inst|RAM_inst|RW~1990_q\))))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~3245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2054_q\,
	datac => \memory1_inst|RAM_inst|RW~3245_combout\,
	datad => \memory1_inst|RAM_inst|RW~1990_q\,
	combout => \memory1_inst|RAM_inst|RW~3246_combout\);

-- Location: LCCOMB_X15_Y17_N0
\memory1_inst|RAM_inst|RW~3249\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3249_combout\ = (\address[0]~input_o\ & (\address[4]~input_o\)) # (!\address[0]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~3246_combout\))) # (!\address[4]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~3248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3248_combout\,
	datad => \memory1_inst|RAM_inst|RW~3246_combout\,
	combout => \memory1_inst|RAM_inst|RW~3249_combout\);

-- Location: LCCOMB_X15_Y17_N6
\memory1_inst|RAM_inst|RW~3252\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3252_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3249_combout\ & (\memory1_inst|RAM_inst|RW~3251_combout\)) # (!\memory1_inst|RAM_inst|RW~3249_combout\ & ((\memory1_inst|RAM_inst|RW~3244_combout\))))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3251_combout\,
	datac => \memory1_inst|RAM_inst|RW~3244_combout\,
	datad => \memory1_inst|RAM_inst|RW~3249_combout\,
	combout => \memory1_inst|RAM_inst|RW~3252_combout\);

-- Location: LCCOMB_X8_Y13_N12
\memory1_inst|RAM_inst|RW~1638feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1638feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1638feeder_combout\);

-- Location: FF_X8_Y13_N13
\memory1_inst|RAM_inst|RW~1638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1638feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1638_q\);

-- Location: FF_X9_Y11_N23
\memory1_inst|RAM_inst|RW~1766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1766_q\);

-- Location: FF_X9_Y7_N23
\memory1_inst|RAM_inst|RW~1574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1574_q\);

-- Location: FF_X9_Y7_N13
\memory1_inst|RAM_inst|RW~1702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1702_q\);

-- Location: LCCOMB_X9_Y7_N22
\memory1_inst|RAM_inst|RW~3232\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3232_combout\ = (\address[4]~input_o\ & ((\address[3]~input_o\) # ((\memory1_inst|RAM_inst|RW~1702_q\)))) # (!\address[4]~input_o\ & (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~1574_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1574_q\,
	datad => \memory1_inst|RAM_inst|RW~1702_q\,
	combout => \memory1_inst|RAM_inst|RW~3232_combout\);

-- Location: LCCOMB_X9_Y11_N22
\memory1_inst|RAM_inst|RW~3233\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3233_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~3232_combout\ & ((\memory1_inst|RAM_inst|RW~1766_q\))) # (!\memory1_inst|RAM_inst|RW~3232_combout\ & (\memory1_inst|RAM_inst|RW~1638_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~3232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1638_q\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1766_q\,
	datad => \memory1_inst|RAM_inst|RW~3232_combout\,
	combout => \memory1_inst|RAM_inst|RW~3233_combout\);

-- Location: FF_X22_Y8_N31
\memory1_inst|RAM_inst|RW~1710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1710_q\);

-- Location: FF_X14_Y7_N23
\memory1_inst|RAM_inst|RW~1774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1774_q\);

-- Location: FF_X14_Y7_N17
\memory1_inst|RAM_inst|RW~1582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1582_q\);

-- Location: LCCOMB_X11_Y11_N0
\memory1_inst|RAM_inst|RW~1646feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1646feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1646feeder_combout\);

-- Location: FF_X11_Y11_N1
\memory1_inst|RAM_inst|RW~1646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1646feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1646_q\);

-- Location: LCCOMB_X14_Y7_N16
\memory1_inst|RAM_inst|RW~3239\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3239_combout\ = (\address[4]~input_o\ & (\address[3]~input_o\)) # (!\address[4]~input_o\ & ((\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~1646_q\))) # (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~1582_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1582_q\,
	datad => \memory1_inst|RAM_inst|RW~1646_q\,
	combout => \memory1_inst|RAM_inst|RW~3239_combout\);

-- Location: LCCOMB_X14_Y7_N22
\memory1_inst|RAM_inst|RW~3240\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3240_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~3239_combout\ & ((\memory1_inst|RAM_inst|RW~1774_q\))) # (!\memory1_inst|RAM_inst|RW~3239_combout\ & (\memory1_inst|RAM_inst|RW~1710_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~3239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1710_q\,
	datac => \memory1_inst|RAM_inst|RW~1774_q\,
	datad => \memory1_inst|RAM_inst|RW~3239_combout\,
	combout => \memory1_inst|RAM_inst|RW~3240_combout\);

-- Location: LCCOMB_X10_Y18_N20
\memory1_inst|RAM_inst|RW~678feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~678feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~678feeder_combout\);

-- Location: FF_X10_Y18_N21
\memory1_inst|RAM_inst|RW~678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~678feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3608_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~678_q\);

-- Location: FF_X9_Y11_N17
\memory1_inst|RAM_inst|RW~742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3600_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~742_q\);

-- Location: FF_X7_Y11_N15
\memory1_inst|RAM_inst|RW~550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3624_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~550_q\);

-- Location: LCCOMB_X8_Y12_N4
\memory1_inst|RAM_inst|RW~614feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~614feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~614feeder_combout\);

-- Location: FF_X8_Y12_N5
\memory1_inst|RAM_inst|RW~614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~614feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~614_q\);

-- Location: LCCOMB_X7_Y11_N14
\memory1_inst|RAM_inst|RW~3236\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3236_combout\ = (\address[3]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~614_q\)))) # (!\address[3]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~550_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~550_q\,
	datad => \memory1_inst|RAM_inst|RW~614_q\,
	combout => \memory1_inst|RAM_inst|RW~3236_combout\);

-- Location: LCCOMB_X9_Y11_N16
\memory1_inst|RAM_inst|RW~3237\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3237_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~3236_combout\ & ((\memory1_inst|RAM_inst|RW~742_q\))) # (!\memory1_inst|RAM_inst|RW~3236_combout\ & (\memory1_inst|RAM_inst|RW~678_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~3236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~678_q\,
	datac => \memory1_inst|RAM_inst|RW~742_q\,
	datad => \memory1_inst|RAM_inst|RW~3236_combout\,
	combout => \memory1_inst|RAM_inst|RW~3237_combout\);

-- Location: FF_X21_Y7_N15
\memory1_inst|RAM_inst|RW~558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~558_q\);

-- Location: FF_X21_Y7_N21
\memory1_inst|RAM_inst|RW~622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3628_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~622_q\);

-- Location: LCCOMB_X21_Y7_N14
\memory1_inst|RAM_inst|RW~3234\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3234_combout\ = (\address[3]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~622_q\)))) # (!\address[3]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~558_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~558_q\,
	datad => \memory1_inst|RAM_inst|RW~622_q\,
	combout => \memory1_inst|RAM_inst|RW~3234_combout\);

-- Location: FF_X21_Y11_N3
\memory1_inst|RAM_inst|RW~750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~750_q\);

-- Location: LCCOMB_X19_Y17_N2
\memory1_inst|RAM_inst|RW~686feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~686feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~686feeder_combout\);

-- Location: FF_X19_Y17_N3
\memory1_inst|RAM_inst|RW~686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~686feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3604_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~686_q\);

-- Location: LCCOMB_X21_Y11_N2
\memory1_inst|RAM_inst|RW~3235\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3235_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~3234_combout\ & (\memory1_inst|RAM_inst|RW~750_q\)) # (!\memory1_inst|RAM_inst|RW~3234_combout\ & ((\memory1_inst|RAM_inst|RW~686_q\))))) # 
-- (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~3234_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3234_combout\,
	datac => \memory1_inst|RAM_inst|RW~750_q\,
	datad => \memory1_inst|RAM_inst|RW~686_q\,
	combout => \memory1_inst|RAM_inst|RW~3235_combout\);

-- Location: LCCOMB_X15_Y14_N6
\memory1_inst|RAM_inst|RW~3238\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3238_combout\ = (\address[0]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~3235_combout\)))) # (!\address[0]~input_o\ & (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~3237_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3237_combout\,
	datad => \memory1_inst|RAM_inst|RW~3235_combout\,
	combout => \memory1_inst|RAM_inst|RW~3238_combout\);

-- Location: LCCOMB_X15_Y14_N4
\memory1_inst|RAM_inst|RW~3241\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3241_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~3238_combout\ & ((\memory1_inst|RAM_inst|RW~3240_combout\))) # (!\memory1_inst|RAM_inst|RW~3238_combout\ & (\memory1_inst|RAM_inst|RW~3233_combout\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~3238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3233_combout\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3240_combout\,
	datad => \memory1_inst|RAM_inst|RW~3238_combout\,
	combout => \memory1_inst|RAM_inst|RW~3241_combout\);

-- Location: FF_X9_Y13_N1
\memory1_inst|RAM_inst|RW~2022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2022_q\);

-- Location: FF_X11_Y13_N23
\memory1_inst|RAM_inst|RW~2030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2030_q\);

-- Location: FF_X9_Y13_N19
\memory1_inst|RAM_inst|RW~1894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1894_q\);

-- Location: FF_X11_Y13_N29
\memory1_inst|RAM_inst|RW~1902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1902_q\);

-- Location: LCCOMB_X9_Y13_N18
\memory1_inst|RAM_inst|RW~3229\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3229_combout\ = (\address[4]~input_o\ & (\address[0]~input_o\)) # (!\address[4]~input_o\ & ((\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~1902_q\))) # (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~1894_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1894_q\,
	datad => \memory1_inst|RAM_inst|RW~1902_q\,
	combout => \memory1_inst|RAM_inst|RW~3229_combout\);

-- Location: LCCOMB_X11_Y13_N22
\memory1_inst|RAM_inst|RW~3230\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3230_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~3229_combout\ & ((\memory1_inst|RAM_inst|RW~2030_q\))) # (!\memory1_inst|RAM_inst|RW~3229_combout\ & (\memory1_inst|RAM_inst|RW~2022_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~3229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2022_q\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2030_q\,
	datad => \memory1_inst|RAM_inst|RW~3229_combout\,
	combout => \memory1_inst|RAM_inst|RW~3230_combout\);

-- Location: FF_X10_Y12_N13
\memory1_inst|RAM_inst|RW~998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3541_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~998_q\);

-- Location: FF_X16_Y8_N7
\memory1_inst|RAM_inst|RW~1006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1006_q\);

-- Location: FF_X19_Y13_N5
\memory1_inst|RAM_inst|RW~870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3533_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~870_q\);

-- Location: FF_X19_Y13_N11
\memory1_inst|RAM_inst|RW~878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~878_q\);

-- Location: LCCOMB_X19_Y13_N4
\memory1_inst|RAM_inst|RW~3222\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3222_combout\ = (\address[0]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~878_q\)))) # (!\address[0]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~870_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~870_q\,
	datad => \memory1_inst|RAM_inst|RW~878_q\,
	combout => \memory1_inst|RAM_inst|RW~3222_combout\);

-- Location: LCCOMB_X16_Y8_N6
\memory1_inst|RAM_inst|RW~3223\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3223_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~3222_combout\ & ((\memory1_inst|RAM_inst|RW~1006_q\))) # (!\memory1_inst|RAM_inst|RW~3222_combout\ & (\memory1_inst|RAM_inst|RW~998_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~3222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~998_q\,
	datac => \memory1_inst|RAM_inst|RW~1006_q\,
	datad => \memory1_inst|RAM_inst|RW~3222_combout\,
	combout => \memory1_inst|RAM_inst|RW~3223_combout\);

-- Location: LCCOMB_X11_Y15_N20
\memory1_inst|RAM_inst|RW~934feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~934feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~934feeder_combout\);

-- Location: FF_X11_Y15_N21
\memory1_inst|RAM_inst|RW~934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~934feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~934_q\);

-- Location: FF_X15_Y14_N13
\memory1_inst|RAM_inst|RW~942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3542_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~942_q\);

-- Location: FF_X10_Y12_N23
\memory1_inst|RAM_inst|RW~806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3535_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~806_q\);

-- Location: LCCOMB_X12_Y15_N0
\memory1_inst|RAM_inst|RW~814feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~814feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~814feeder_combout\);

-- Location: FF_X12_Y15_N1
\memory1_inst|RAM_inst|RW~814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~814feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3534_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~814_q\);

-- Location: LCCOMB_X10_Y12_N22
\memory1_inst|RAM_inst|RW~3226\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3226_combout\ = (\address[4]~input_o\ & (\address[0]~input_o\)) # (!\address[4]~input_o\ & ((\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~814_q\))) # (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~806_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~806_q\,
	datad => \memory1_inst|RAM_inst|RW~814_q\,
	combout => \memory1_inst|RAM_inst|RW~3226_combout\);

-- Location: LCCOMB_X15_Y14_N12
\memory1_inst|RAM_inst|RW~3227\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3227_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~3226_combout\ & ((\memory1_inst|RAM_inst|RW~942_q\))) # (!\memory1_inst|RAM_inst|RW~3226_combout\ & (\memory1_inst|RAM_inst|RW~934_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~3226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~934_q\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~942_q\,
	datad => \memory1_inst|RAM_inst|RW~3226_combout\,
	combout => \memory1_inst|RAM_inst|RW~3227_combout\);

-- Location: FF_X10_Y16_N15
\memory1_inst|RAM_inst|RW~1958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3670_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1958_q\);

-- Location: FF_X14_Y14_N29
\memory1_inst|RAM_inst|RW~1966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3678_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1966_q\);

-- Location: FF_X10_Y13_N13
\memory1_inst|RAM_inst|RW~1830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1830_q\);

-- Location: FF_X17_Y10_N11
\memory1_inst|RAM_inst|RW~1838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1838_q\);

-- Location: LCCOMB_X10_Y13_N12
\memory1_inst|RAM_inst|RW~3224\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3224_combout\ = (\address[0]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~1838_q\)))) # (!\address[0]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1830_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1830_q\,
	datad => \memory1_inst|RAM_inst|RW~1838_q\,
	combout => \memory1_inst|RAM_inst|RW~3224_combout\);

-- Location: LCCOMB_X14_Y14_N28
\memory1_inst|RAM_inst|RW~3225\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3225_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~3224_combout\ & ((\memory1_inst|RAM_inst|RW~1966_q\))) # (!\memory1_inst|RAM_inst|RW~3224_combout\ & (\memory1_inst|RAM_inst|RW~1958_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~3224_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1958_q\,
	datac => \memory1_inst|RAM_inst|RW~1966_q\,
	datad => \memory1_inst|RAM_inst|RW~3224_combout\,
	combout => \memory1_inst|RAM_inst|RW~3225_combout\);

-- Location: LCCOMB_X15_Y14_N10
\memory1_inst|RAM_inst|RW~3228\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3228_combout\ = (\address[3]~input_o\ & (((\address[7]~input_o\)))) # (!\address[3]~input_o\ & ((\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~3225_combout\))) # (!\address[7]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~3227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3227_combout\,
	datab => \address[3]~input_o\,
	datac => \address[7]~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3225_combout\,
	combout => \memory1_inst|RAM_inst|RW~3228_combout\);

-- Location: LCCOMB_X15_Y14_N0
\memory1_inst|RAM_inst|RW~3231\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3231_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~3228_combout\ & (\memory1_inst|RAM_inst|RW~3230_combout\)) # (!\memory1_inst|RAM_inst|RW~3228_combout\ & ((\memory1_inst|RAM_inst|RW~3223_combout\))))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~3228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3230_combout\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3223_combout\,
	datad => \memory1_inst|RAM_inst|RW~3228_combout\,
	combout => \memory1_inst|RAM_inst|RW~3231_combout\);

-- Location: LCCOMB_X15_Y14_N14
\memory1_inst|RAM_inst|RW~3242\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3242_combout\ = (\address[2]~input_o\ & (\address[5]~input_o\)) # (!\address[2]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~3231_combout\))) # (!\address[5]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~3241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3241_combout\,
	datad => \memory1_inst|RAM_inst|RW~3231_combout\,
	combout => \memory1_inst|RAM_inst|RW~3242_combout\);

-- Location: FF_X15_Y5_N25
\memory1_inst|RAM_inst|RW~1614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1614_q\);

-- Location: LCCOMB_X14_Y11_N2
\memory1_inst|RAM_inst|RW~1678feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1678feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1678feeder_combout\);

-- Location: FF_X14_Y11_N3
\memory1_inst|RAM_inst|RW~1678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1678feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1678_q\);

-- Location: LCCOMB_X15_Y5_N24
\memory1_inst|RAM_inst|RW~3219\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3219_combout\ = (\address[4]~input_o\ & (\address[3]~input_o\)) # (!\address[4]~input_o\ & ((\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~1678_q\))) # (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~1614_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1614_q\,
	datad => \memory1_inst|RAM_inst|RW~1678_q\,
	combout => \memory1_inst|RAM_inst|RW~3219_combout\);

-- Location: FF_X15_Y5_N31
\memory1_inst|RAM_inst|RW~1806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1806_q\);

-- Location: FF_X17_Y8_N25
\memory1_inst|RAM_inst|RW~1742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1742_q\);

-- Location: LCCOMB_X15_Y5_N30
\memory1_inst|RAM_inst|RW~3220\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3220_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~3219_combout\ & (\memory1_inst|RAM_inst|RW~1806_q\)) # (!\memory1_inst|RAM_inst|RW~3219_combout\ & ((\memory1_inst|RAM_inst|RW~1742_q\))))) # 
-- (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~3219_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3219_combout\,
	datac => \memory1_inst|RAM_inst|RW~1806_q\,
	datad => \memory1_inst|RAM_inst|RW~1742_q\,
	combout => \memory1_inst|RAM_inst|RW~3220_combout\);

-- Location: FF_X15_Y7_N29
\memory1_inst|RAM_inst|RW~718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3632_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~718_q\);

-- Location: FF_X15_Y7_N31
\memory1_inst|RAM_inst|RW~782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3644_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~782_q\);

-- Location: FF_X17_Y11_N23
\memory1_inst|RAM_inst|RW~590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3591_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~590_q\);

-- Location: LCCOMB_X14_Y11_N16
\memory1_inst|RAM_inst|RW~654feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~654feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~654feeder_combout\);

-- Location: FF_X14_Y11_N17
\memory1_inst|RAM_inst|RW~654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~654feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3594_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~654_q\);

-- Location: LCCOMB_X17_Y11_N22
\memory1_inst|RAM_inst|RW~3214\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3214_combout\ = (\address[4]~input_o\ & (\address[3]~input_o\)) # (!\address[4]~input_o\ & ((\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~654_q\))) # (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~590_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~590_q\,
	datad => \memory1_inst|RAM_inst|RW~654_q\,
	combout => \memory1_inst|RAM_inst|RW~3214_combout\);

-- Location: LCCOMB_X15_Y7_N30
\memory1_inst|RAM_inst|RW~3215\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3215_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~3214_combout\ & ((\memory1_inst|RAM_inst|RW~782_q\))) # (!\memory1_inst|RAM_inst|RW~3214_combout\ & (\memory1_inst|RAM_inst|RW~718_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~3214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~718_q\,
	datac => \memory1_inst|RAM_inst|RW~782_q\,
	datad => \memory1_inst|RAM_inst|RW~3214_combout\,
	combout => \memory1_inst|RAM_inst|RW~3215_combout\);

-- Location: LCCOMB_X11_Y6_N10
\memory1_inst|RAM_inst|RW~646feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~646feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~646feeder_combout\);

-- Location: FF_X11_Y6_N11
\memory1_inst|RAM_inst|RW~646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~646feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3582_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~646_q\);

-- Location: FF_X16_Y6_N29
\memory1_inst|RAM_inst|RW~774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3636_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~774_q\);

-- Location: FF_X16_Y9_N9
\memory1_inst|RAM_inst|RW~582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~582_q\);

-- Location: FF_X23_Y12_N3
\memory1_inst|RAM_inst|RW~710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3640_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~710_q\);

-- Location: LCCOMB_X16_Y9_N8
\memory1_inst|RAM_inst|RW~3216\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3216_combout\ = (\address[4]~input_o\ & ((\address[3]~input_o\) # ((\memory1_inst|RAM_inst|RW~710_q\)))) # (!\address[4]~input_o\ & (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~582_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~582_q\,
	datad => \memory1_inst|RAM_inst|RW~710_q\,
	combout => \memory1_inst|RAM_inst|RW~3216_combout\);

-- Location: LCCOMB_X16_Y6_N28
\memory1_inst|RAM_inst|RW~3217\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3217_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~3216_combout\ & ((\memory1_inst|RAM_inst|RW~774_q\))) # (!\memory1_inst|RAM_inst|RW~3216_combout\ & (\memory1_inst|RAM_inst|RW~646_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~3216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~646_q\,
	datac => \memory1_inst|RAM_inst|RW~774_q\,
	datad => \memory1_inst|RAM_inst|RW~3216_combout\,
	combout => \memory1_inst|RAM_inst|RW~3217_combout\);

-- Location: LCCOMB_X16_Y6_N14
\memory1_inst|RAM_inst|RW~3218\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3218_combout\ = (\address[7]~input_o\ & (\address[0]~input_o\)) # (!\address[7]~input_o\ & ((\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~3215_combout\)) # (!\address[0]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~3217_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3215_combout\,
	datad => \memory1_inst|RAM_inst|RW~3217_combout\,
	combout => \memory1_inst|RAM_inst|RW~3218_combout\);

-- Location: LCCOMB_X10_Y8_N4
\memory1_inst|RAM_inst|RW~1798feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1798feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1798feeder_combout\);

-- Location: FF_X10_Y8_N5
\memory1_inst|RAM_inst|RW~1798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1798feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1798_q\);

-- Location: FF_X10_Y5_N27
\memory1_inst|RAM_inst|RW~1670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1670_q\);

-- Location: FF_X8_Y8_N21
\memory1_inst|RAM_inst|RW~1606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1606_q\);

-- Location: LCCOMB_X9_Y8_N6
\memory1_inst|RAM_inst|RW~1734feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1734feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1734feeder_combout\);

-- Location: FF_X9_Y8_N7
\memory1_inst|RAM_inst|RW~1734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1734feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1734_q\);

-- Location: LCCOMB_X8_Y8_N20
\memory1_inst|RAM_inst|RW~3212\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3212_combout\ = (\address[4]~input_o\ & ((\address[3]~input_o\) # ((\memory1_inst|RAM_inst|RW~1734_q\)))) # (!\address[4]~input_o\ & (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~1606_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1606_q\,
	datad => \memory1_inst|RAM_inst|RW~1734_q\,
	combout => \memory1_inst|RAM_inst|RW~3212_combout\);

-- Location: LCCOMB_X10_Y5_N26
\memory1_inst|RAM_inst|RW~3213\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3213_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~3212_combout\ & (\memory1_inst|RAM_inst|RW~1798_q\)) # (!\memory1_inst|RAM_inst|RW~3212_combout\ & ((\memory1_inst|RAM_inst|RW~1670_q\))))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~3212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1798_q\,
	datac => \memory1_inst|RAM_inst|RW~1670_q\,
	datad => \memory1_inst|RAM_inst|RW~3212_combout\,
	combout => \memory1_inst|RAM_inst|RW~3213_combout\);

-- Location: LCCOMB_X16_Y6_N4
\memory1_inst|RAM_inst|RW~3221\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3221_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~3218_combout\ & (\memory1_inst|RAM_inst|RW~3220_combout\)) # (!\memory1_inst|RAM_inst|RW~3218_combout\ & ((\memory1_inst|RAM_inst|RW~3213_combout\))))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~3218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3220_combout\,
	datac => \memory1_inst|RAM_inst|RW~3218_combout\,
	datad => \memory1_inst|RAM_inst|RW~3213_combout\,
	combout => \memory1_inst|RAM_inst|RW~3221_combout\);

-- Location: LCCOMB_X15_Y14_N16
\memory1_inst|RAM_inst|RW~3253\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3253_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~3242_combout\ & (\memory1_inst|RAM_inst|RW~3252_combout\)) # (!\memory1_inst|RAM_inst|RW~3242_combout\ & ((\memory1_inst|RAM_inst|RW~3221_combout\))))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~3242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3252_combout\,
	datac => \memory1_inst|RAM_inst|RW~3242_combout\,
	datad => \memory1_inst|RAM_inst|RW~3221_combout\,
	combout => \memory1_inst|RAM_inst|RW~3253_combout\);

-- Location: FF_X8_Y9_N3
\memory1_inst|RAM_inst|RW~1158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1158_q\);

-- Location: LCCOMB_X9_Y12_N28
\memory1_inst|RAM_inst|RW~1166feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1166feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1166feeder_combout\);

-- Location: FF_X9_Y12_N29
\memory1_inst|RAM_inst|RW~1166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1166feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1166_q\);

-- Location: LCCOMB_X8_Y9_N2
\memory1_inst|RAM_inst|RW~3092\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3092_combout\ = (\address[5]~input_o\ & (\address[0]~input_o\)) # (!\address[5]~input_o\ & ((\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~1166_q\))) # (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~1158_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1158_q\,
	datad => \memory1_inst|RAM_inst|RW~1166_q\,
	combout => \memory1_inst|RAM_inst|RW~3092_combout\);

-- Location: FF_X8_Y9_N25
\memory1_inst|RAM_inst|RW~1414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1414_q\);

-- Location: LCCOMB_X9_Y12_N6
\memory1_inst|RAM_inst|RW~1422feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1422feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1422feeder_combout\);

-- Location: FF_X9_Y12_N7
\memory1_inst|RAM_inst|RW~1422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1422feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3649_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1422_q\);

-- Location: LCCOMB_X8_Y9_N24
\memory1_inst|RAM_inst|RW~3093\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3093_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~3092_combout\ & ((\memory1_inst|RAM_inst|RW~1422_q\))) # (!\memory1_inst|RAM_inst|RW~3092_combout\ & (\memory1_inst|RAM_inst|RW~1414_q\)))) # 
-- (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~3092_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3092_combout\,
	datac => \memory1_inst|RAM_inst|RW~1414_q\,
	datad => \memory1_inst|RAM_inst|RW~1422_q\,
	combout => \memory1_inst|RAM_inst|RW~3093_combout\);

-- Location: FF_X20_Y11_N15
\memory1_inst|RAM_inst|RW~398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~398_q\);

-- Location: FF_X20_Y9_N1
\memory1_inst|RAM_inst|RW~390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~390_q\);

-- Location: FF_X24_Y9_N11
\memory1_inst|RAM_inst|RW~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~134_q\);

-- Location: FF_X21_Y12_N15
\memory1_inst|RAM_inst|RW~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3592_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~142_q\);

-- Location: LCCOMB_X24_Y9_N10
\memory1_inst|RAM_inst|RW~3085\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3085_combout\ = (\address[0]~input_o\ & ((\address[5]~input_o\) # ((\memory1_inst|RAM_inst|RW~142_q\)))) # (!\address[0]~input_o\ & (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~134_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~134_q\,
	datad => \memory1_inst|RAM_inst|RW~142_q\,
	combout => \memory1_inst|RAM_inst|RW~3085_combout\);

-- Location: LCCOMB_X20_Y9_N0
\memory1_inst|RAM_inst|RW~3086\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3086_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~3085_combout\ & (\memory1_inst|RAM_inst|RW~398_q\)) # (!\memory1_inst|RAM_inst|RW~3085_combout\ & ((\memory1_inst|RAM_inst|RW~390_q\))))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~3085_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~398_q\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~390_q\,
	datad => \memory1_inst|RAM_inst|RW~3085_combout\,
	combout => \memory1_inst|RAM_inst|RW~3086_combout\);

-- Location: FF_X21_Y12_N1
\memory1_inst|RAM_inst|RW~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~102_q\);

-- Location: FF_X21_Y11_N1
\memory1_inst|RAM_inst|RW~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3626_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~110_q\);

-- Location: LCCOMB_X21_Y12_N0
\memory1_inst|RAM_inst|RW~3089\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3089_combout\ = (\address[5]~input_o\ & (\address[0]~input_o\)) # (!\address[5]~input_o\ & ((\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~110_q\))) # (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~102_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~102_q\,
	datad => \memory1_inst|RAM_inst|RW~110_q\,
	combout => \memory1_inst|RAM_inst|RW~3089_combout\);

-- Location: FF_X17_Y13_N15
\memory1_inst|RAM_inst|RW~366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3540_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~366_q\);

-- Location: FF_X22_Y12_N21
\memory1_inst|RAM_inst|RW~358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3537_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~358_q\);

-- Location: LCCOMB_X17_Y13_N14
\memory1_inst|RAM_inst|RW~3090\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3090_combout\ = (\memory1_inst|RAM_inst|RW~3089_combout\ & (((\memory1_inst|RAM_inst|RW~366_q\)) # (!\address[5]~input_o\))) # (!\memory1_inst|RAM_inst|RW~3089_combout\ & (\address[5]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~358_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3089_combout\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~366_q\,
	datad => \memory1_inst|RAM_inst|RW~358_q\,
	combout => \memory1_inst|RAM_inst|RW~3090_combout\);

-- Location: LCCOMB_X17_Y6_N18
\memory1_inst|RAM_inst|RW~1382feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1382feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1382feeder_combout\);

-- Location: FF_X17_Y6_N19
\memory1_inst|RAM_inst|RW~1382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1382feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1382_q\);

-- Location: FF_X17_Y13_N17
\memory1_inst|RAM_inst|RW~1390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3646_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1390_q\);

-- Location: FF_X8_Y13_N15
\memory1_inst|RAM_inst|RW~1126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1126_q\);

-- Location: FF_X9_Y10_N23
\memory1_inst|RAM_inst|RW~1134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1134_q\);

-- Location: LCCOMB_X8_Y13_N14
\memory1_inst|RAM_inst|RW~3087\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3087_combout\ = (\address[5]~input_o\ & (\address[0]~input_o\)) # (!\address[5]~input_o\ & ((\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~1134_q\))) # (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~1126_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1126_q\,
	datad => \memory1_inst|RAM_inst|RW~1134_q\,
	combout => \memory1_inst|RAM_inst|RW~3087_combout\);

-- Location: LCCOMB_X17_Y13_N16
\memory1_inst|RAM_inst|RW~3088\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3088_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~3087_combout\ & ((\memory1_inst|RAM_inst|RW~1390_q\))) # (!\memory1_inst|RAM_inst|RW~3087_combout\ & (\memory1_inst|RAM_inst|RW~1382_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~3087_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1382_q\,
	datac => \memory1_inst|RAM_inst|RW~1390_q\,
	datad => \memory1_inst|RAM_inst|RW~3087_combout\,
	combout => \memory1_inst|RAM_inst|RW~3088_combout\);

-- Location: LCCOMB_X16_Y10_N12
\memory1_inst|RAM_inst|RW~3091\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3091_combout\ = (\address[7]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~3088_combout\)))) # (!\address[7]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~3090_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3090_combout\,
	datad => \memory1_inst|RAM_inst|RW~3088_combout\,
	combout => \memory1_inst|RAM_inst|RW~3091_combout\);

-- Location: LCCOMB_X16_Y10_N26
\memory1_inst|RAM_inst|RW~3094\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3094_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~3091_combout\ & (\memory1_inst|RAM_inst|RW~3093_combout\)) # (!\memory1_inst|RAM_inst|RW~3091_combout\ & ((\memory1_inst|RAM_inst|RW~3086_combout\))))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~3091_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3093_combout\,
	datac => \memory1_inst|RAM_inst|RW~3086_combout\,
	datad => \memory1_inst|RAM_inst|RW~3091_combout\,
	combout => \memory1_inst|RAM_inst|RW~3094_combout\);

-- Location: FF_X17_Y14_N25
\memory1_inst|RAM_inst|RW~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~334_q\);

-- Location: FF_X24_Y13_N9
\memory1_inst|RAM_inst|RW~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~326_q\);

-- Location: FF_X24_Y9_N13
\memory1_inst|RAM_inst|RW~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~70_q\);

-- Location: LCCOMB_X21_Y9_N30
\memory1_inst|RAM_inst|RW~78feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~78feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~78feeder_combout\);

-- Location: FF_X21_Y9_N31
\memory1_inst|RAM_inst|RW~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~78feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3593_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~78_q\);

-- Location: LCCOMB_X24_Y9_N12
\memory1_inst|RAM_inst|RW~3105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3105_combout\ = (\address[0]~input_o\ & ((\address[5]~input_o\) # ((\memory1_inst|RAM_inst|RW~78_q\)))) # (!\address[0]~input_o\ & (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~70_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~70_q\,
	datad => \memory1_inst|RAM_inst|RW~78_q\,
	combout => \memory1_inst|RAM_inst|RW~3105_combout\);

-- Location: LCCOMB_X24_Y13_N8
\memory1_inst|RAM_inst|RW~3106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3106_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~3105_combout\ & (\memory1_inst|RAM_inst|RW~334_q\)) # (!\memory1_inst|RAM_inst|RW~3105_combout\ & ((\memory1_inst|RAM_inst|RW~326_q\))))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~3105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~334_q\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~326_q\,
	datad => \memory1_inst|RAM_inst|RW~3105_combout\,
	combout => \memory1_inst|RAM_inst|RW~3106_combout\);

-- Location: LCCOMB_X11_Y9_N22
\memory1_inst|RAM_inst|RW~1350feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1350feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1350feeder_combout\);

-- Location: FF_X11_Y9_N23
\memory1_inst|RAM_inst|RW~1350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1350feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1350_q\);

-- Location: FF_X23_Y10_N5
\memory1_inst|RAM_inst|RW~1358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3684_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1358_q\);

-- Location: FF_X8_Y8_N3
\memory1_inst|RAM_inst|RW~1094\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1094_q\);

-- Location: FF_X12_Y12_N27
\memory1_inst|RAM_inst|RW~1102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1102_q\);

-- Location: LCCOMB_X8_Y8_N2
\memory1_inst|RAM_inst|RW~3112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3112_combout\ = (\address[5]~input_o\ & (\address[0]~input_o\)) # (!\address[5]~input_o\ & ((\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~1102_q\))) # (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~1094_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1094_q\,
	datad => \memory1_inst|RAM_inst|RW~1102_q\,
	combout => \memory1_inst|RAM_inst|RW~3112_combout\);

-- Location: LCCOMB_X23_Y10_N4
\memory1_inst|RAM_inst|RW~3113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3113_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~3112_combout\ & ((\memory1_inst|RAM_inst|RW~1358_q\))) # (!\memory1_inst|RAM_inst|RW~3112_combout\ & (\memory1_inst|RAM_inst|RW~1350_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~3112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1350_q\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1358_q\,
	datad => \memory1_inst|RAM_inst|RW~3112_combout\,
	combout => \memory1_inst|RAM_inst|RW~3113_combout\);

-- Location: LCCOMB_X21_Y15_N22
\memory1_inst|RAM_inst|RW~294feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~294feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~294feeder_combout\);

-- Location: FF_X21_Y15_N23
\memory1_inst|RAM_inst|RW~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~294feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3539_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~294_q\);

-- Location: FF_X24_Y11_N31
\memory1_inst|RAM_inst|RW~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3538_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~302_q\);

-- Location: FF_X24_Y11_N1
\memory1_inst|RAM_inst|RW~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3622_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~38_q\);

-- Location: LCCOMB_X21_Y10_N22
\memory1_inst|RAM_inst|RW~46feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~46feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~46feeder_combout\);

-- Location: FF_X21_Y10_N23
\memory1_inst|RAM_inst|RW~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~46feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~46_q\);

-- Location: LCCOMB_X24_Y11_N0
\memory1_inst|RAM_inst|RW~3109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3109_combout\ = (\address[0]~input_o\ & ((\address[5]~input_o\) # ((\memory1_inst|RAM_inst|RW~46_q\)))) # (!\address[0]~input_o\ & (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~38_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~38_q\,
	datad => \memory1_inst|RAM_inst|RW~46_q\,
	combout => \memory1_inst|RAM_inst|RW~3109_combout\);

-- Location: LCCOMB_X24_Y11_N30
\memory1_inst|RAM_inst|RW~3110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3110_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~3109_combout\ & ((\memory1_inst|RAM_inst|RW~302_q\))) # (!\memory1_inst|RAM_inst|RW~3109_combout\ & (\memory1_inst|RAM_inst|RW~294_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~3109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~294_q\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~302_q\,
	datad => \memory1_inst|RAM_inst|RW~3109_combout\,
	combout => \memory1_inst|RAM_inst|RW~3110_combout\);

-- Location: FF_X10_Y9_N27
\memory1_inst|RAM_inst|RW~1318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1318_q\);

-- Location: FF_X23_Y9_N1
\memory1_inst|RAM_inst|RW~1326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1326_q\);

-- Location: FF_X10_Y9_N1
\memory1_inst|RAM_inst|RW~1062\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1062_q\);

-- Location: FF_X11_Y10_N9
\memory1_inst|RAM_inst|RW~1070\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1070_q\);

-- Location: LCCOMB_X10_Y9_N0
\memory1_inst|RAM_inst|RW~3107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3107_combout\ = (\address[0]~input_o\ & ((\address[5]~input_o\) # ((\memory1_inst|RAM_inst|RW~1070_q\)))) # (!\address[0]~input_o\ & (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~1062_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1062_q\,
	datad => \memory1_inst|RAM_inst|RW~1070_q\,
	combout => \memory1_inst|RAM_inst|RW~3107_combout\);

-- Location: LCCOMB_X23_Y9_N0
\memory1_inst|RAM_inst|RW~3108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3108_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~3107_combout\ & ((\memory1_inst|RAM_inst|RW~1326_q\))) # (!\memory1_inst|RAM_inst|RW~3107_combout\ & (\memory1_inst|RAM_inst|RW~1318_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~3107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1318_q\,
	datac => \memory1_inst|RAM_inst|RW~1326_q\,
	datad => \memory1_inst|RAM_inst|RW~3107_combout\,
	combout => \memory1_inst|RAM_inst|RW~3108_combout\);

-- Location: LCCOMB_X24_Y10_N6
\memory1_inst|RAM_inst|RW~3111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3111_combout\ = (\address[7]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~3108_combout\)))) # (!\address[7]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~3110_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3110_combout\,
	datad => \memory1_inst|RAM_inst|RW~3108_combout\,
	combout => \memory1_inst|RAM_inst|RW~3111_combout\);

-- Location: LCCOMB_X24_Y10_N8
\memory1_inst|RAM_inst|RW~3114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3114_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~3111_combout\ & ((\memory1_inst|RAM_inst|RW~3113_combout\))) # (!\memory1_inst|RAM_inst|RW~3111_combout\ & (\memory1_inst|RAM_inst|RW~3106_combout\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~3111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3106_combout\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3113_combout\,
	datad => \memory1_inst|RAM_inst|RW~3111_combout\,
	combout => \memory1_inst|RAM_inst|RW~3114_combout\);

-- Location: FF_X17_Y8_N31
\memory1_inst|RAM_inst|RW~1230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1230_q\);

-- Location: FF_X23_Y10_N15
\memory1_inst|RAM_inst|RW~1486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1486_q\);

-- Location: FF_X22_Y6_N5
\memory1_inst|RAM_inst|RW~1222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1222_q\);

-- Location: FF_X22_Y13_N1
\memory1_inst|RAM_inst|RW~1478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1478_q\);

-- Location: LCCOMB_X22_Y6_N4
\memory1_inst|RAM_inst|RW~3102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3102_combout\ = (\address[5]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~1478_q\)))) # (!\address[5]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~1222_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1222_q\,
	datad => \memory1_inst|RAM_inst|RW~1478_q\,
	combout => \memory1_inst|RAM_inst|RW~3102_combout\);

-- Location: LCCOMB_X23_Y10_N14
\memory1_inst|RAM_inst|RW~3103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3103_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3102_combout\ & ((\memory1_inst|RAM_inst|RW~1486_q\))) # (!\memory1_inst|RAM_inst|RW~3102_combout\ & (\memory1_inst|RAM_inst|RW~1230_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1230_q\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1486_q\,
	datad => \memory1_inst|RAM_inst|RW~3102_combout\,
	combout => \memory1_inst|RAM_inst|RW~3103_combout\);

-- Location: FF_X23_Y8_N7
\memory1_inst|RAM_inst|RW~462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~462_q\);

-- Location: FF_X24_Y10_N23
\memory1_inst|RAM_inst|RW~454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~454_q\);

-- Location: FF_X24_Y10_N1
\memory1_inst|RAM_inst|RW~198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3638_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~198_q\);

-- Location: FF_X21_Y8_N17
\memory1_inst|RAM_inst|RW~206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3630_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~206_q\);

-- Location: LCCOMB_X24_Y10_N0
\memory1_inst|RAM_inst|RW~3095\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3095_combout\ = (\address[5]~input_o\ & (\address[0]~input_o\)) # (!\address[5]~input_o\ & ((\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~206_q\))) # (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~198_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~198_q\,
	datad => \memory1_inst|RAM_inst|RW~206_q\,
	combout => \memory1_inst|RAM_inst|RW~3095_combout\);

-- Location: LCCOMB_X24_Y10_N22
\memory1_inst|RAM_inst|RW~3096\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3096_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~3095_combout\ & (\memory1_inst|RAM_inst|RW~462_q\)) # (!\memory1_inst|RAM_inst|RW~3095_combout\ & ((\memory1_inst|RAM_inst|RW~454_q\))))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~3095_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~462_q\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~454_q\,
	datad => \memory1_inst|RAM_inst|RW~3095_combout\,
	combout => \memory1_inst|RAM_inst|RW~3096_combout\);

-- Location: LCCOMB_X23_Y11_N24
\memory1_inst|RAM_inst|RW~1446feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1446feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1446feeder_combout\);

-- Location: FF_X23_Y11_N25
\memory1_inst|RAM_inst|RW~1446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1446feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3673_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1446_q\);

-- Location: FF_X22_Y10_N9
\memory1_inst|RAM_inst|RW~1454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1454_q\);

-- Location: FF_X11_Y8_N21
\memory1_inst|RAM_inst|RW~1190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1190_q\);

-- Location: FF_X10_Y7_N9
\memory1_inst|RAM_inst|RW~1198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1198_q\);

-- Location: LCCOMB_X11_Y8_N20
\memory1_inst|RAM_inst|RW~3097\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3097_combout\ = (\address[0]~input_o\ & ((\address[5]~input_o\) # ((\memory1_inst|RAM_inst|RW~1198_q\)))) # (!\address[0]~input_o\ & (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~1190_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1190_q\,
	datad => \memory1_inst|RAM_inst|RW~1198_q\,
	combout => \memory1_inst|RAM_inst|RW~3097_combout\);

-- Location: LCCOMB_X22_Y10_N8
\memory1_inst|RAM_inst|RW~3098\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3098_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~3097_combout\ & ((\memory1_inst|RAM_inst|RW~1454_q\))) # (!\memory1_inst|RAM_inst|RW~3097_combout\ & (\memory1_inst|RAM_inst|RW~1446_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~3097_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1446_q\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1454_q\,
	datad => \memory1_inst|RAM_inst|RW~3097_combout\,
	combout => \memory1_inst|RAM_inst|RW~3098_combout\);

-- Location: FF_X26_Y5_N13
\memory1_inst|RAM_inst|RW~422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3531_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~422_q\);

-- Location: FF_X24_Y5_N13
\memory1_inst|RAM_inst|RW~430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3530_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~430_q\);

-- Location: FF_X24_Y5_N3
\memory1_inst|RAM_inst|RW~166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3606_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~166_q\);

-- Location: FF_X23_Y5_N15
\memory1_inst|RAM_inst|RW~174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3602_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~174_q\);

-- Location: LCCOMB_X24_Y5_N2
\memory1_inst|RAM_inst|RW~3099\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3099_combout\ = (\address[0]~input_o\ & ((\address[5]~input_o\) # ((\memory1_inst|RAM_inst|RW~174_q\)))) # (!\address[0]~input_o\ & (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~166_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~166_q\,
	datad => \memory1_inst|RAM_inst|RW~174_q\,
	combout => \memory1_inst|RAM_inst|RW~3099_combout\);

-- Location: LCCOMB_X24_Y5_N12
\memory1_inst|RAM_inst|RW~3100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3100_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~3099_combout\ & ((\memory1_inst|RAM_inst|RW~430_q\))) # (!\memory1_inst|RAM_inst|RW~3099_combout\ & (\memory1_inst|RAM_inst|RW~422_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~3099_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~422_q\,
	datac => \memory1_inst|RAM_inst|RW~430_q\,
	datad => \memory1_inst|RAM_inst|RW~3099_combout\,
	combout => \memory1_inst|RAM_inst|RW~3100_combout\);

-- Location: LCCOMB_X24_Y10_N10
\memory1_inst|RAM_inst|RW~3101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3101_combout\ = (\address[7]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~3098_combout\)))) # (!\address[7]~input_o\ & (!\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~3100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3098_combout\,
	datad => \memory1_inst|RAM_inst|RW~3100_combout\,
	combout => \memory1_inst|RAM_inst|RW~3101_combout\);

-- Location: LCCOMB_X24_Y10_N28
\memory1_inst|RAM_inst|RW~3104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3104_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~3101_combout\ & (\memory1_inst|RAM_inst|RW~3103_combout\)) # (!\memory1_inst|RAM_inst|RW~3101_combout\ & ((\memory1_inst|RAM_inst|RW~3096_combout\))))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~3101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3103_combout\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3096_combout\,
	datad => \memory1_inst|RAM_inst|RW~3101_combout\,
	combout => \memory1_inst|RAM_inst|RW~3104_combout\);

-- Location: LCCOMB_X24_Y10_N14
\memory1_inst|RAM_inst|RW~3115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3115_combout\ = (\address[4]~input_o\ & ((\address[3]~input_o\) # ((\memory1_inst|RAM_inst|RW~3104_combout\)))) # (!\address[4]~input_o\ & (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~3114_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3114_combout\,
	datad => \memory1_inst|RAM_inst|RW~3104_combout\,
	combout => \memory1_inst|RAM_inst|RW~3115_combout\);

-- Location: FF_X19_Y9_N15
\memory1_inst|RAM_inst|RW~1542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3698_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1542_q\);

-- Location: FF_X11_Y8_N31
\memory1_inst|RAM_inst|RW~1254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1254_q\);

-- Location: LCCOMB_X17_Y6_N24
\memory1_inst|RAM_inst|RW~1510feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1510feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1510feeder_combout\);

-- Location: FF_X17_Y6_N25
\memory1_inst|RAM_inst|RW~1510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1510feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1510_q\);

-- Location: LCCOMB_X11_Y8_N30
\memory1_inst|RAM_inst|RW~3116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3116_combout\ = (\address[2]~input_o\ & (\address[5]~input_o\)) # (!\address[2]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~1510_q\))) # (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~1254_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1254_q\,
	datad => \memory1_inst|RAM_inst|RW~1510_q\,
	combout => \memory1_inst|RAM_inst|RW~3116_combout\);

-- Location: FF_X12_Y8_N29
\memory1_inst|RAM_inst|RW~1286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1286_q\);

-- Location: LCCOMB_X20_Y7_N8
\memory1_inst|RAM_inst|RW~3117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3117_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~3116_combout\ & (\memory1_inst|RAM_inst|RW~1542_q\)) # (!\memory1_inst|RAM_inst|RW~3116_combout\ & ((\memory1_inst|RAM_inst|RW~1286_q\))))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~3116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1542_q\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3116_combout\,
	datad => \memory1_inst|RAM_inst|RW~1286_q\,
	combout => \memory1_inst|RAM_inst|RW~3117_combout\);

-- Location: LCCOMB_X20_Y6_N0
\memory1_inst|RAM_inst|RW~262feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~262feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~262feeder_combout\);

-- Location: FF_X20_Y6_N1
\memory1_inst|RAM_inst|RW~262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~262feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3634_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~262_q\);

-- Location: FF_X23_Y7_N23
\memory1_inst|RAM_inst|RW~518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~518_q\);

-- Location: FF_X23_Y7_N13
\memory1_inst|RAM_inst|RW~230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3598_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~230_q\);

-- Location: FF_X22_Y12_N3
\memory1_inst|RAM_inst|RW~486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3529_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~486_q\);

-- Location: LCCOMB_X23_Y7_N12
\memory1_inst|RAM_inst|RW~3120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3120_combout\ = (\address[5]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~486_q\)))) # (!\address[5]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~230_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~230_q\,
	datad => \memory1_inst|RAM_inst|RW~486_q\,
	combout => \memory1_inst|RAM_inst|RW~3120_combout\);

-- Location: LCCOMB_X23_Y7_N22
\memory1_inst|RAM_inst|RW~3121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3121_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~3120_combout\ & ((\memory1_inst|RAM_inst|RW~518_q\))) # (!\memory1_inst|RAM_inst|RW~3120_combout\ & (\memory1_inst|RAM_inst|RW~262_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~3120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~262_q\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~518_q\,
	datad => \memory1_inst|RAM_inst|RW~3120_combout\,
	combout => \memory1_inst|RAM_inst|RW~3121_combout\);

-- Location: LCCOMB_X22_Y7_N26
\memory1_inst|RAM_inst|RW~270feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~270feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~270feeder_combout\);

-- Location: FF_X22_Y7_N27
\memory1_inst|RAM_inst|RW~270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~270feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3642_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~270_q\);

-- Location: FF_X23_Y8_N1
\memory1_inst|RAM_inst|RW~526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~526_q\);

-- Location: FF_X22_Y11_N15
\memory1_inst|RAM_inst|RW~238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3610_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~238_q\);

-- Location: LCCOMB_X23_Y13_N24
\memory1_inst|RAM_inst|RW~494feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~494feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~494feeder_combout\);

-- Location: FF_X23_Y13_N25
\memory1_inst|RAM_inst|RW~494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~494feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~494_q\);

-- Location: LCCOMB_X22_Y11_N14
\memory1_inst|RAM_inst|RW~3118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3118_combout\ = (\address[5]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~494_q\)))) # (!\address[5]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~238_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~238_q\,
	datad => \memory1_inst|RAM_inst|RW~494_q\,
	combout => \memory1_inst|RAM_inst|RW~3118_combout\);

-- Location: LCCOMB_X23_Y8_N0
\memory1_inst|RAM_inst|RW~3119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3119_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~3118_combout\ & ((\memory1_inst|RAM_inst|RW~526_q\))) # (!\memory1_inst|RAM_inst|RW~3118_combout\ & (\memory1_inst|RAM_inst|RW~270_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~3118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~270_q\,
	datac => \memory1_inst|RAM_inst|RW~526_q\,
	datad => \memory1_inst|RAM_inst|RW~3118_combout\,
	combout => \memory1_inst|RAM_inst|RW~3119_combout\);

-- Location: LCCOMB_X23_Y7_N8
\memory1_inst|RAM_inst|RW~3122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3122_combout\ = (\address[0]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~3119_combout\)))) # (!\address[0]~input_o\ & (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~3121_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3121_combout\,
	datad => \memory1_inst|RAM_inst|RW~3119_combout\,
	combout => \memory1_inst|RAM_inst|RW~3122_combout\);

-- Location: LCCOMB_X22_Y7_N4
\memory1_inst|RAM_inst|RW~1294feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1294feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1294feeder_combout\);

-- Location: FF_X22_Y7_N5
\memory1_inst|RAM_inst|RW~1294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1294feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1294_q\);

-- Location: FF_X19_Y8_N21
\memory1_inst|RAM_inst|RW~1550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1550_q\);

-- Location: FF_X11_Y10_N7
\memory1_inst|RAM_inst|RW~1262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1262_q\);

-- Location: FF_X7_Y7_N25
\memory1_inst|RAM_inst|RW~1518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1518_q\);

-- Location: LCCOMB_X11_Y10_N6
\memory1_inst|RAM_inst|RW~3123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3123_combout\ = (\address[2]~input_o\ & (\address[5]~input_o\)) # (!\address[2]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~1518_q\))) # (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~1262_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1262_q\,
	datad => \memory1_inst|RAM_inst|RW~1518_q\,
	combout => \memory1_inst|RAM_inst|RW~3123_combout\);

-- Location: LCCOMB_X19_Y8_N20
\memory1_inst|RAM_inst|RW~3124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3124_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~3123_combout\ & ((\memory1_inst|RAM_inst|RW~1550_q\))) # (!\memory1_inst|RAM_inst|RW~3123_combout\ & (\memory1_inst|RAM_inst|RW~1294_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~3123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1294_q\,
	datac => \memory1_inst|RAM_inst|RW~1550_q\,
	datad => \memory1_inst|RAM_inst|RW~3123_combout\,
	combout => \memory1_inst|RAM_inst|RW~3124_combout\);

-- Location: LCCOMB_X20_Y7_N30
\memory1_inst|RAM_inst|RW~3125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3125_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~3122_combout\ & ((\memory1_inst|RAM_inst|RW~3124_combout\))) # (!\memory1_inst|RAM_inst|RW~3122_combout\ & (\memory1_inst|RAM_inst|RW~3117_combout\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~3122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3117_combout\,
	datac => \memory1_inst|RAM_inst|RW~3122_combout\,
	datad => \memory1_inst|RAM_inst|RW~3124_combout\,
	combout => \memory1_inst|RAM_inst|RW~3125_combout\);

-- Location: LCCOMB_X24_Y10_N24
\memory1_inst|RAM_inst|RW~3126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3126_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~3115_combout\ & ((\memory1_inst|RAM_inst|RW~3125_combout\))) # (!\memory1_inst|RAM_inst|RW~3115_combout\ & (\memory1_inst|RAM_inst|RW~3094_combout\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~3115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3094_combout\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3115_combout\,
	datad => \memory1_inst|RAM_inst|RW~3125_combout\,
	combout => \memory1_inst|RAM_inst|RW~3126_combout\);

-- Location: FF_X15_Y6_N3
\memory1_inst|RAM_inst|RW~1118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1118_q\);

-- Location: FF_X15_Y6_N29
\memory1_inst|RAM_inst|RW~1150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1150_q\);

-- Location: FF_X12_Y5_N13
\memory1_inst|RAM_inst|RW~1142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1142_q\);

-- Location: FF_X8_Y5_N7
\memory1_inst|RAM_inst|RW~1110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1110_q\);

-- Location: LCCOMB_X11_Y5_N18
\memory1_inst|RAM_inst|RW~3179\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3179_combout\ = (\address[2]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~1142_q\)))) # (!\address[2]~input_o\ & (!\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~1110_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1142_q\,
	datad => \memory1_inst|RAM_inst|RW~1110_q\,
	combout => \memory1_inst|RAM_inst|RW~3179_combout\);

-- Location: LCCOMB_X15_Y6_N28
\memory1_inst|RAM_inst|RW~3180\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3180_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3179_combout\ & ((\memory1_inst|RAM_inst|RW~1150_q\))) # (!\memory1_inst|RAM_inst|RW~3179_combout\ & (\memory1_inst|RAM_inst|RW~1118_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1118_q\,
	datac => \memory1_inst|RAM_inst|RW~1150_q\,
	datad => \memory1_inst|RAM_inst|RW~3179_combout\,
	combout => \memory1_inst|RAM_inst|RW~3180_combout\);

-- Location: FF_X16_Y4_N1
\memory1_inst|RAM_inst|RW~1246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1246_q\);

-- Location: FF_X16_Y4_N15
\memory1_inst|RAM_inst|RW~1278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1278_q\);

-- Location: FF_X10_Y6_N17
\memory1_inst|RAM_inst|RW~1238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1238_q\);

-- Location: FF_X10_Y6_N3
\memory1_inst|RAM_inst|RW~1270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1270_q\);

-- Location: LCCOMB_X10_Y6_N16
\memory1_inst|RAM_inst|RW~3186\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3186_combout\ = (\address[2]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~1270_q\)))) # (!\address[2]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~1238_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1238_q\,
	datad => \memory1_inst|RAM_inst|RW~1270_q\,
	combout => \memory1_inst|RAM_inst|RW~3186_combout\);

-- Location: LCCOMB_X16_Y4_N14
\memory1_inst|RAM_inst|RW~3187\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3187_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3186_combout\ & ((\memory1_inst|RAM_inst|RW~1278_q\))) # (!\memory1_inst|RAM_inst|RW~3186_combout\ & (\memory1_inst|RAM_inst|RW~1246_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1246_q\,
	datac => \memory1_inst|RAM_inst|RW~1278_q\,
	datad => \memory1_inst|RAM_inst|RW~3186_combout\,
	combout => \memory1_inst|RAM_inst|RW~3187_combout\);

-- Location: LCCOMB_X16_Y11_N30
\memory1_inst|RAM_inst|RW~94feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~94feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~94feeder_combout\);

-- Location: FF_X16_Y11_N31
\memory1_inst|RAM_inst|RW~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~94feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3627_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~94_q\);

-- Location: FF_X20_Y12_N5
\memory1_inst|RAM_inst|RW~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3584_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~126_q\);

-- Location: FF_X20_Y12_N11
\memory1_inst|RAM_inst|RW~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~86_q\);

-- Location: FF_X20_Y17_N1
\memory1_inst|RAM_inst|RW~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3588_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~118_q\);

-- Location: LCCOMB_X20_Y12_N10
\memory1_inst|RAM_inst|RW~3183\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3183_combout\ = (\address[0]~input_o\ & (\address[2]~input_o\)) # (!\address[0]~input_o\ & ((\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~118_q\))) # (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~86_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~86_q\,
	datad => \memory1_inst|RAM_inst|RW~118_q\,
	combout => \memory1_inst|RAM_inst|RW~3183_combout\);

-- Location: LCCOMB_X20_Y12_N4
\memory1_inst|RAM_inst|RW~3184\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3184_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3183_combout\ & ((\memory1_inst|RAM_inst|RW~126_q\))) # (!\memory1_inst|RAM_inst|RW~3183_combout\ & (\memory1_inst|RAM_inst|RW~94_q\)))) # (!\address[0]~input_o\ 
-- & (((\memory1_inst|RAM_inst|RW~3183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~94_q\,
	datac => \memory1_inst|RAM_inst|RW~126_q\,
	datad => \memory1_inst|RAM_inst|RW~3183_combout\,
	combout => \memory1_inst|RAM_inst|RW~3184_combout\);

-- Location: FF_X19_Y7_N11
\memory1_inst|RAM_inst|RW~222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3611_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~222_q\);

-- Location: FF_X19_Y7_N9
\memory1_inst|RAM_inst|RW~254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3643_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~254_q\);

-- Location: FF_X19_Y5_N29
\memory1_inst|RAM_inst|RW~214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3599_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~214_q\);

-- Location: FF_X16_Y6_N31
\memory1_inst|RAM_inst|RW~246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3635_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~246_q\);

-- Location: LCCOMB_X19_Y5_N28
\memory1_inst|RAM_inst|RW~3181\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3181_combout\ = (\address[2]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~246_q\)))) # (!\address[2]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~214_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~214_q\,
	datad => \memory1_inst|RAM_inst|RW~246_q\,
	combout => \memory1_inst|RAM_inst|RW~3181_combout\);

-- Location: LCCOMB_X19_Y7_N8
\memory1_inst|RAM_inst|RW~3182\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3182_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3181_combout\ & ((\memory1_inst|RAM_inst|RW~254_q\))) # (!\memory1_inst|RAM_inst|RW~3181_combout\ & (\memory1_inst|RAM_inst|RW~222_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~222_q\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~254_q\,
	datad => \memory1_inst|RAM_inst|RW~3181_combout\,
	combout => \memory1_inst|RAM_inst|RW~3182_combout\);

-- Location: LCCOMB_X15_Y10_N0
\memory1_inst|RAM_inst|RW~3185\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3185_combout\ = (\address[4]~input_o\ & (((\address[7]~input_o\) # (\memory1_inst|RAM_inst|RW~3182_combout\)))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~3184_combout\ & (!\address[7]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3184_combout\,
	datab => \address[4]~input_o\,
	datac => \address[7]~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3182_combout\,
	combout => \memory1_inst|RAM_inst|RW~3185_combout\);

-- Location: LCCOMB_X15_Y10_N30
\memory1_inst|RAM_inst|RW~3188\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3188_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~3185_combout\ & ((\memory1_inst|RAM_inst|RW~3187_combout\))) # (!\memory1_inst|RAM_inst|RW~3185_combout\ & (\memory1_inst|RAM_inst|RW~3180_combout\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~3185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3180_combout\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3187_combout\,
	datad => \memory1_inst|RAM_inst|RW~3185_combout\,
	combout => \memory1_inst|RAM_inst|RW~3188_combout\);

-- Location: LCCOMB_X12_Y4_N22
\memory1_inst|RAM_inst|RW~1182feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1182feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1182feeder_combout\);

-- Location: FF_X12_Y4_N23
\memory1_inst|RAM_inst|RW~1182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1182feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1182_q\);

-- Location: FF_X17_Y4_N21
\memory1_inst|RAM_inst|RW~1214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1214_q\);

-- Location: FF_X17_Y4_N7
\memory1_inst|RAM_inst|RW~1174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1174_q\);

-- Location: FF_X20_Y4_N17
\memory1_inst|RAM_inst|RW~1206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1206_q\);

-- Location: LCCOMB_X17_Y4_N6
\memory1_inst|RAM_inst|RW~3196\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3196_combout\ = (\address[0]~input_o\ & (\address[2]~input_o\)) # (!\address[0]~input_o\ & ((\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~1206_q\))) # (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~1174_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1174_q\,
	datad => \memory1_inst|RAM_inst|RW~1206_q\,
	combout => \memory1_inst|RAM_inst|RW~3196_combout\);

-- Location: LCCOMB_X17_Y4_N20
\memory1_inst|RAM_inst|RW~3197\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3197_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3196_combout\ & ((\memory1_inst|RAM_inst|RW~1214_q\))) # (!\memory1_inst|RAM_inst|RW~3196_combout\ & (\memory1_inst|RAM_inst|RW~1182_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1182_q\,
	datac => \memory1_inst|RAM_inst|RW~1214_q\,
	datad => \memory1_inst|RAM_inst|RW~3196_combout\,
	combout => \memory1_inst|RAM_inst|RW~3197_combout\);

-- Location: FF_X19_Y5_N11
\memory1_inst|RAM_inst|RW~150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3607_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~150_q\);

-- Location: FF_X23_Y6_N29
\memory1_inst|RAM_inst|RW~182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3639_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~182_q\);

-- Location: LCCOMB_X19_Y5_N10
\memory1_inst|RAM_inst|RW~3189\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3189_combout\ = (\address[2]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~182_q\)))) # (!\address[2]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~150_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~150_q\,
	datad => \memory1_inst|RAM_inst|RW~182_q\,
	combout => \memory1_inst|RAM_inst|RW~3189_combout\);

-- Location: FF_X19_Y9_N1
\memory1_inst|RAM_inst|RW~190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3631_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~190_q\);

-- Location: LCCOMB_X19_Y4_N14
\memory1_inst|RAM_inst|RW~158feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~158feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~158feeder_combout\);

-- Location: FF_X19_Y4_N15
\memory1_inst|RAM_inst|RW~158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~158feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3603_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~158_q\);

-- Location: LCCOMB_X19_Y9_N0
\memory1_inst|RAM_inst|RW~3190\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3190_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3189_combout\ & (\memory1_inst|RAM_inst|RW~190_q\)) # (!\memory1_inst|RAM_inst|RW~3189_combout\ & ((\memory1_inst|RAM_inst|RW~158_q\))))) # 
-- (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~3189_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3189_combout\,
	datac => \memory1_inst|RAM_inst|RW~190_q\,
	datad => \memory1_inst|RAM_inst|RW~158_q\,
	combout => \memory1_inst|RAM_inst|RW~3190_combout\);

-- Location: FF_X14_Y6_N19
\memory1_inst|RAM_inst|RW~1054\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1054_q\);

-- Location: FF_X14_Y6_N1
\memory1_inst|RAM_inst|RW~1086\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1086_q\);

-- Location: FF_X5_Y6_N19
\memory1_inst|RAM_inst|RW~1046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1046_q\);

-- Location: FF_X5_Y6_N1
\memory1_inst|RAM_inst|RW~1078\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1078_q\);

-- Location: LCCOMB_X5_Y6_N18
\memory1_inst|RAM_inst|RW~3191\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3191_combout\ = (\address[0]~input_o\ & (\address[2]~input_o\)) # (!\address[0]~input_o\ & ((\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~1078_q\))) # (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~1046_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1046_q\,
	datad => \memory1_inst|RAM_inst|RW~1078_q\,
	combout => \memory1_inst|RAM_inst|RW~3191_combout\);

-- Location: LCCOMB_X14_Y6_N0
\memory1_inst|RAM_inst|RW~3192\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3192_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3191_combout\ & ((\memory1_inst|RAM_inst|RW~1086_q\))) # (!\memory1_inst|RAM_inst|RW~3191_combout\ & (\memory1_inst|RAM_inst|RW~1054_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1054_q\,
	datac => \memory1_inst|RAM_inst|RW~1086_q\,
	datad => \memory1_inst|RAM_inst|RW~3191_combout\,
	combout => \memory1_inst|RAM_inst|RW~3192_combout\);

-- Location: FF_X12_Y9_N1
\memory1_inst|RAM_inst|RW~22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3623_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~22_q\);

-- Location: FF_X17_Y17_N9
\memory1_inst|RAM_inst|RW~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3589_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~54_q\);

-- Location: LCCOMB_X12_Y9_N0
\memory1_inst|RAM_inst|RW~3193\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3193_combout\ = (\address[2]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~54_q\)))) # (!\address[2]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~22_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~22_q\,
	datad => \memory1_inst|RAM_inst|RW~54_q\,
	combout => \memory1_inst|RAM_inst|RW~3193_combout\);

-- Location: FF_X15_Y10_N25
\memory1_inst|RAM_inst|RW~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3585_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~62_q\);

-- Location: LCCOMB_X19_Y15_N22
\memory1_inst|RAM_inst|RW~30feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~30feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~30feeder_combout\);

-- Location: FF_X19_Y15_N23
\memory1_inst|RAM_inst|RW~30\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~30feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~30_q\);

-- Location: LCCOMB_X15_Y10_N24
\memory1_inst|RAM_inst|RW~3194\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3194_combout\ = (\memory1_inst|RAM_inst|RW~3193_combout\ & (((\memory1_inst|RAM_inst|RW~62_q\)) # (!\address[0]~input_o\))) # (!\memory1_inst|RAM_inst|RW~3193_combout\ & (\address[0]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~30_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3193_combout\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~62_q\,
	datad => \memory1_inst|RAM_inst|RW~30_q\,
	combout => \memory1_inst|RAM_inst|RW~3194_combout\);

-- Location: LCCOMB_X15_Y10_N2
\memory1_inst|RAM_inst|RW~3195\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3195_combout\ = (\address[4]~input_o\ & (((\address[7]~input_o\)))) # (!\address[4]~input_o\ & ((\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~3192_combout\)) # (!\address[7]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~3194_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3192_combout\,
	datab => \address[4]~input_o\,
	datac => \address[7]~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3194_combout\,
	combout => \memory1_inst|RAM_inst|RW~3195_combout\);

-- Location: LCCOMB_X15_Y10_N12
\memory1_inst|RAM_inst|RW~3198\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3198_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~3195_combout\ & (\memory1_inst|RAM_inst|RW~3197_combout\)) # (!\memory1_inst|RAM_inst|RW~3195_combout\ & ((\memory1_inst|RAM_inst|RW~3190_combout\))))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~3195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3197_combout\,
	datab => \memory1_inst|RAM_inst|RW~3190_combout\,
	datac => \address[4]~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3195_combout\,
	combout => \memory1_inst|RAM_inst|RW~3198_combout\);

-- Location: LCCOMB_X15_Y10_N26
\memory1_inst|RAM_inst|RW~3199\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3199_combout\ = (\address[3]~input_o\ & ((\address[5]~input_o\) # ((\memory1_inst|RAM_inst|RW~3188_combout\)))) # (!\address[3]~input_o\ & (!\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~3198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3188_combout\,
	datad => \memory1_inst|RAM_inst|RW~3198_combout\,
	combout => \memory1_inst|RAM_inst|RW~3199_combout\);

-- Location: LCCOMB_X24_Y17_N30
\memory1_inst|RAM_inst|RW~446feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~446feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~446feeder_combout\);

-- Location: FF_X24_Y17_N31
\memory1_inst|RAM_inst|RW~446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~446feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~446_q\);

-- Location: FF_X22_Y16_N13
\memory1_inst|RAM_inst|RW~414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~414_q\);

-- Location: FF_X22_Y15_N1
\memory1_inst|RAM_inst|RW~406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~406_q\);

-- Location: FF_X22_Y14_N3
\memory1_inst|RAM_inst|RW~438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3519_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~438_q\);

-- Location: LCCOMB_X22_Y15_N0
\memory1_inst|RAM_inst|RW~3169\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3169_combout\ = (\address[2]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~438_q\)))) # (!\address[2]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~406_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~406_q\,
	datad => \memory1_inst|RAM_inst|RW~438_q\,
	combout => \memory1_inst|RAM_inst|RW~3169_combout\);

-- Location: LCCOMB_X22_Y16_N12
\memory1_inst|RAM_inst|RW~3170\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3170_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3169_combout\ & (\memory1_inst|RAM_inst|RW~446_q\)) # (!\memory1_inst|RAM_inst|RW~3169_combout\ & ((\memory1_inst|RAM_inst|RW~414_q\))))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~446_q\,
	datac => \memory1_inst|RAM_inst|RW~414_q\,
	datad => \memory1_inst|RAM_inst|RW~3169_combout\,
	combout => \memory1_inst|RAM_inst|RW~3170_combout\);

-- Location: LCCOMB_X23_Y17_N10
\memory1_inst|RAM_inst|RW~1438feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1438feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1438feeder_combout\);

-- Location: FF_X23_Y17_N11
\memory1_inst|RAM_inst|RW~1438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1438feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1438_q\);

-- Location: FF_X23_Y17_N25
\memory1_inst|RAM_inst|RW~1470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1470_q\);

-- Location: FF_X22_Y10_N15
\memory1_inst|RAM_inst|RW~1430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1430_q\);

-- Location: FF_X22_Y14_N5
\memory1_inst|RAM_inst|RW~1462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3674_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1462_q\);

-- Location: LCCOMB_X22_Y10_N14
\memory1_inst|RAM_inst|RW~3176\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3176_combout\ = (\address[0]~input_o\ & (\address[2]~input_o\)) # (!\address[0]~input_o\ & ((\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~1462_q\))) # (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~1430_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1430_q\,
	datad => \memory1_inst|RAM_inst|RW~1462_q\,
	combout => \memory1_inst|RAM_inst|RW~3176_combout\);

-- Location: LCCOMB_X23_Y17_N24
\memory1_inst|RAM_inst|RW~3177\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3177_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3176_combout\ & ((\memory1_inst|RAM_inst|RW~1470_q\))) # (!\memory1_inst|RAM_inst|RW~3176_combout\ & (\memory1_inst|RAM_inst|RW~1438_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1438_q\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1470_q\,
	datad => \memory1_inst|RAM_inst|RW~3176_combout\,
	combout => \memory1_inst|RAM_inst|RW~3177_combout\);

-- Location: FF_X21_Y14_N7
\memory1_inst|RAM_inst|RW~1310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1310_q\);

-- Location: FF_X20_Y14_N31
\memory1_inst|RAM_inst|RW~1342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1342_q\);

-- Location: FF_X12_Y10_N9
\memory1_inst|RAM_inst|RW~1302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1302_q\);

-- Location: LCCOMB_X12_Y6_N12
\memory1_inst|RAM_inst|RW~1334feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1334feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1334feeder_combout\);

-- Location: FF_X12_Y6_N13
\memory1_inst|RAM_inst|RW~1334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1334feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1334_q\);

-- Location: LCCOMB_X12_Y10_N8
\memory1_inst|RAM_inst|RW~3171\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3171_combout\ = (\address[2]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~1334_q\)))) # (!\address[2]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~1302_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1302_q\,
	datad => \memory1_inst|RAM_inst|RW~1334_q\,
	combout => \memory1_inst|RAM_inst|RW~3171_combout\);

-- Location: LCCOMB_X20_Y14_N30
\memory1_inst|RAM_inst|RW~3172\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3172_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3171_combout\ & ((\memory1_inst|RAM_inst|RW~1342_q\))) # (!\memory1_inst|RAM_inst|RW~3171_combout\ & (\memory1_inst|RAM_inst|RW~1310_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1310_q\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1342_q\,
	datad => \memory1_inst|RAM_inst|RW~3171_combout\,
	combout => \memory1_inst|RAM_inst|RW~3172_combout\);

-- Location: FF_X23_Y15_N17
\memory1_inst|RAM_inst|RW~286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~286_q\);

-- Location: FF_X17_Y15_N15
\memory1_inst|RAM_inst|RW~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~318_q\);

-- Location: FF_X20_Y15_N25
\memory1_inst|RAM_inst|RW~278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~278_q\);

-- Location: LCCOMB_X16_Y17_N10
\memory1_inst|RAM_inst|RW~310feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~310feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~310feeder_combout\);

-- Location: FF_X16_Y17_N11
\memory1_inst|RAM_inst|RW~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~310feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~310_q\);

-- Location: LCCOMB_X20_Y15_N24
\memory1_inst|RAM_inst|RW~3173\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3173_combout\ = (\address[0]~input_o\ & (\address[2]~input_o\)) # (!\address[0]~input_o\ & ((\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~310_q\))) # (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~278_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~278_q\,
	datad => \memory1_inst|RAM_inst|RW~310_q\,
	combout => \memory1_inst|RAM_inst|RW~3173_combout\);

-- Location: LCCOMB_X17_Y15_N14
\memory1_inst|RAM_inst|RW~3174\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3174_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3173_combout\ & ((\memory1_inst|RAM_inst|RW~318_q\))) # (!\memory1_inst|RAM_inst|RW~3173_combout\ & (\memory1_inst|RAM_inst|RW~286_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~286_q\,
	datac => \memory1_inst|RAM_inst|RW~318_q\,
	datad => \memory1_inst|RAM_inst|RW~3173_combout\,
	combout => \memory1_inst|RAM_inst|RW~3174_combout\);

-- Location: LCCOMB_X21_Y13_N20
\memory1_inst|RAM_inst|RW~3175\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3175_combout\ = (\address[7]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~3172_combout\)))) # (!\address[7]~input_o\ & (!\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~3174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3172_combout\,
	datad => \memory1_inst|RAM_inst|RW~3174_combout\,
	combout => \memory1_inst|RAM_inst|RW~3175_combout\);

-- Location: LCCOMB_X21_Y13_N14
\memory1_inst|RAM_inst|RW~3178\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3178_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~3175_combout\ & ((\memory1_inst|RAM_inst|RW~3177_combout\))) # (!\memory1_inst|RAM_inst|RW~3175_combout\ & (\memory1_inst|RAM_inst|RW~3170_combout\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~3175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3170_combout\,
	datac => \memory1_inst|RAM_inst|RW~3177_combout\,
	datad => \memory1_inst|RAM_inst|RW~3175_combout\,
	combout => \memory1_inst|RAM_inst|RW~3178_combout\);

-- Location: LCCOMB_X16_Y14_N14
\memory1_inst|RAM_inst|RW~350feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~350feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~350feeder_combout\);

-- Location: FF_X16_Y14_N15
\memory1_inst|RAM_inst|RW~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~350feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3556_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~350_q\);

-- Location: FF_X21_Y13_N23
\memory1_inst|RAM_inst|RW~382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~382_q\);

-- Location: FF_X21_Y13_N29
\memory1_inst|RAM_inst|RW~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~342_q\);

-- Location: LCCOMB_X20_Y13_N22
\memory1_inst|RAM_inst|RW~374feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~374feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~374feeder_combout\);

-- Location: FF_X20_Y13_N23
\memory1_inst|RAM_inst|RW~374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~374feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~374_q\);

-- Location: LCCOMB_X21_Y13_N28
\memory1_inst|RAM_inst|RW~3204\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3204_combout\ = (\address[2]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~374_q\)))) # (!\address[2]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~342_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~342_q\,
	datad => \memory1_inst|RAM_inst|RW~374_q\,
	combout => \memory1_inst|RAM_inst|RW~3204_combout\);

-- Location: LCCOMB_X21_Y13_N22
\memory1_inst|RAM_inst|RW~3205\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3205_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3204_combout\ & ((\memory1_inst|RAM_inst|RW~382_q\))) # (!\memory1_inst|RAM_inst|RW~3204_combout\ & (\memory1_inst|RAM_inst|RW~350_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~350_q\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~382_q\,
	datad => \memory1_inst|RAM_inst|RW~3204_combout\,
	combout => \memory1_inst|RAM_inst|RW~3205_combout\);

-- Location: FF_X22_Y16_N7
\memory1_inst|RAM_inst|RW~478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3552_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~478_q\);

-- Location: FF_X21_Y16_N7
\memory1_inst|RAM_inst|RW~510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~510_q\);

-- Location: FF_X20_Y17_N31
\memory1_inst|RAM_inst|RW~502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~502_q\);

-- Location: FF_X21_Y16_N29
\memory1_inst|RAM_inst|RW~470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~470_q\);

-- Location: LCCOMB_X21_Y16_N28
\memory1_inst|RAM_inst|RW~3202\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3202_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~502_q\) # ((\address[0]~input_o\)))) # (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~470_q\ & !\address[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~502_q\,
	datac => \memory1_inst|RAM_inst|RW~470_q\,
	datad => \address[0]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3202_combout\);

-- Location: LCCOMB_X21_Y16_N6
\memory1_inst|RAM_inst|RW~3203\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3203_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3202_combout\ & ((\memory1_inst|RAM_inst|RW~510_q\))) # (!\memory1_inst|RAM_inst|RW~3202_combout\ & (\memory1_inst|RAM_inst|RW~478_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~478_q\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~510_q\,
	datad => \memory1_inst|RAM_inst|RW~3202_combout\,
	combout => \memory1_inst|RAM_inst|RW~3203_combout\);

-- Location: LCCOMB_X21_Y13_N12
\memory1_inst|RAM_inst|RW~3206\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3206_combout\ = (\address[7]~input_o\ & (\address[4]~input_o\)) # (!\address[7]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~3203_combout\))) # (!\address[4]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~3205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3205_combout\,
	datad => \memory1_inst|RAM_inst|RW~3203_combout\,
	combout => \memory1_inst|RAM_inst|RW~3206_combout\);

-- Location: LCCOMB_X16_Y14_N20
\memory1_inst|RAM_inst|RW~1374feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1374feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1374feeder_combout\);

-- Location: FF_X16_Y14_N21
\memory1_inst|RAM_inst|RW~1374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1374feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1374_q\);

-- Location: FF_X19_Y16_N3
\memory1_inst|RAM_inst|RW~1406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3647_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1406_q\);

-- Location: FF_X8_Y7_N11
\memory1_inst|RAM_inst|RW~1366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1366_q\);

-- Location: FF_X8_Y5_N13
\memory1_inst|RAM_inst|RW~1398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3656_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1398_q\);

-- Location: LCCOMB_X8_Y7_N10
\memory1_inst|RAM_inst|RW~3200\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3200_combout\ = (\address[0]~input_o\ & (\address[2]~input_o\)) # (!\address[0]~input_o\ & ((\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~1398_q\))) # (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~1366_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1366_q\,
	datad => \memory1_inst|RAM_inst|RW~1398_q\,
	combout => \memory1_inst|RAM_inst|RW~3200_combout\);

-- Location: LCCOMB_X19_Y16_N2
\memory1_inst|RAM_inst|RW~3201\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3201_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3200_combout\ & ((\memory1_inst|RAM_inst|RW~1406_q\))) # (!\memory1_inst|RAM_inst|RW~3200_combout\ & (\memory1_inst|RAM_inst|RW~1374_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3200_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1374_q\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1406_q\,
	datad => \memory1_inst|RAM_inst|RW~3200_combout\,
	combout => \memory1_inst|RAM_inst|RW~3201_combout\);

-- Location: FF_X17_Y18_N5
\memory1_inst|RAM_inst|RW~1502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1502_q\);

-- Location: FF_X19_Y16_N5
\memory1_inst|RAM_inst|RW~1534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1534_q\);

-- Location: FF_X12_Y10_N15
\memory1_inst|RAM_inst|RW~1494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1494_q\);

-- Location: FF_X12_Y5_N7
\memory1_inst|RAM_inst|RW~1526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1526_q\);

-- Location: LCCOMB_X12_Y10_N14
\memory1_inst|RAM_inst|RW~3207\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3207_combout\ = (\address[2]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~1526_q\)))) # (!\address[2]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~1494_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1494_q\,
	datad => \memory1_inst|RAM_inst|RW~1526_q\,
	combout => \memory1_inst|RAM_inst|RW~3207_combout\);

-- Location: LCCOMB_X19_Y16_N4
\memory1_inst|RAM_inst|RW~3208\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3208_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3207_combout\ & ((\memory1_inst|RAM_inst|RW~1534_q\))) # (!\memory1_inst|RAM_inst|RW~3207_combout\ & (\memory1_inst|RAM_inst|RW~1502_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1502_q\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1534_q\,
	datad => \memory1_inst|RAM_inst|RW~3207_combout\,
	combout => \memory1_inst|RAM_inst|RW~3208_combout\);

-- Location: LCCOMB_X16_Y16_N24
\memory1_inst|RAM_inst|RW~3209\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3209_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~3206_combout\ & ((\memory1_inst|RAM_inst|RW~3208_combout\))) # (!\memory1_inst|RAM_inst|RW~3206_combout\ & (\memory1_inst|RAM_inst|RW~3201_combout\)))) # 
-- (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~3206_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3206_combout\,
	datac => \memory1_inst|RAM_inst|RW~3201_combout\,
	datad => \memory1_inst|RAM_inst|RW~3208_combout\,
	combout => \memory1_inst|RAM_inst|RW~3209_combout\);

-- Location: LCCOMB_X15_Y10_N8
\memory1_inst|RAM_inst|RW~3210\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3210_combout\ = (\memory1_inst|RAM_inst|RW~3199_combout\ & (((\memory1_inst|RAM_inst|RW~3209_combout\)) # (!\address[5]~input_o\))) # (!\memory1_inst|RAM_inst|RW~3199_combout\ & (\address[5]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~3178_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3199_combout\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3178_combout\,
	datad => \memory1_inst|RAM_inst|RW~3209_combout\,
	combout => \memory1_inst|RAM_inst|RW~3210_combout\);

-- Location: LCCOMB_X10_Y15_N6
\memory1_inst|RAM_inst|RW~1950feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1950feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1950feeder_combout\);

-- Location: FF_X10_Y15_N7
\memory1_inst|RAM_inst|RW~1950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1950feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1950_q\);

-- Location: FF_X10_Y16_N23
\memory1_inst|RAM_inst|RW~1942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3671_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1942_q\);

-- Location: FF_X6_Y13_N17
\memory1_inst|RAM_inst|RW~2006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2006_q\);

-- Location: LCCOMB_X10_Y16_N22
\memory1_inst|RAM_inst|RW~3160\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3160_combout\ = (\address[3]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~2006_q\)))) # (!\address[3]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~1942_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1942_q\,
	datad => \memory1_inst|RAM_inst|RW~2006_q\,
	combout => \memory1_inst|RAM_inst|RW~3160_combout\);

-- Location: LCCOMB_X10_Y18_N10
\memory1_inst|RAM_inst|RW~2014feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2014feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~2014feeder_combout\);

-- Location: FF_X10_Y18_N11
\memory1_inst|RAM_inst|RW~2014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~2014feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2014_q\);

-- Location: LCCOMB_X10_Y16_N24
\memory1_inst|RAM_inst|RW~3161\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3161_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3160_combout\ & ((\memory1_inst|RAM_inst|RW~2014_q\))) # (!\memory1_inst|RAM_inst|RW~3160_combout\ & (\memory1_inst|RAM_inst|RW~1950_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1950_q\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3160_combout\,
	datad => \memory1_inst|RAM_inst|RW~2014_q\,
	combout => \memory1_inst|RAM_inst|RW~3161_combout\);

-- Location: LCCOMB_X9_Y14_N16
\memory1_inst|RAM_inst|RW~926feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~926feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~926feeder_combout\);

-- Location: FF_X9_Y14_N17
\memory1_inst|RAM_inst|RW~926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~926feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~926_q\);

-- Location: FF_X11_Y14_N3
\memory1_inst|RAM_inst|RW~990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~990_q\);

-- Location: FF_X11_Y14_N25
\memory1_inst|RAM_inst|RW~918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~918_q\);

-- Location: LCCOMB_X6_Y12_N6
\memory1_inst|RAM_inst|RW~982feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~982feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~982feeder_combout\);

-- Location: FF_X6_Y12_N7
\memory1_inst|RAM_inst|RW~982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~982feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~982_q\);

-- Location: LCCOMB_X11_Y14_N24
\memory1_inst|RAM_inst|RW~3162\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3162_combout\ = (\address[0]~input_o\ & (\address[3]~input_o\)) # (!\address[0]~input_o\ & ((\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~982_q\))) # (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~918_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~918_q\,
	datad => \memory1_inst|RAM_inst|RW~982_q\,
	combout => \memory1_inst|RAM_inst|RW~3162_combout\);

-- Location: LCCOMB_X11_Y14_N2
\memory1_inst|RAM_inst|RW~3163\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3163_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3162_combout\ & ((\memory1_inst|RAM_inst|RW~990_q\))) # (!\memory1_inst|RAM_inst|RW~3162_combout\ & (\memory1_inst|RAM_inst|RW~926_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~926_q\,
	datac => \memory1_inst|RAM_inst|RW~990_q\,
	datad => \memory1_inst|RAM_inst|RW~3162_combout\,
	combout => \memory1_inst|RAM_inst|RW~3163_combout\);

-- Location: LCCOMB_X11_Y14_N12
\memory1_inst|RAM_inst|RW~3164\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3164_combout\ = (\address[7]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~3161_combout\)))) # (!\address[7]~input_o\ & (!\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~3163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3161_combout\,
	datad => \memory1_inst|RAM_inst|RW~3163_combout\,
	combout => \memory1_inst|RAM_inst|RW~3164_combout\);

-- Location: LCCOMB_X16_Y16_N6
\memory1_inst|RAM_inst|RW~1022feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1022feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1022feeder_combout\);

-- Location: FF_X16_Y16_N7
\memory1_inst|RAM_inst|RW~1022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1022feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1022_q\);

-- Location: FF_X14_Y16_N23
\memory1_inst|RAM_inst|RW~958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~958_q\);

-- Location: FF_X19_Y14_N29
\memory1_inst|RAM_inst|RW~950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~950_q\);

-- Location: FF_X20_Y16_N25
\memory1_inst|RAM_inst|RW~1014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1014_q\);

-- Location: LCCOMB_X19_Y14_N28
\memory1_inst|RAM_inst|RW~3158\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3158_combout\ = (\address[3]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~1014_q\)))) # (!\address[3]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~950_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~950_q\,
	datad => \memory1_inst|RAM_inst|RW~1014_q\,
	combout => \memory1_inst|RAM_inst|RW~3158_combout\);

-- Location: LCCOMB_X12_Y14_N14
\memory1_inst|RAM_inst|RW~3159\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3159_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3158_combout\ & (\memory1_inst|RAM_inst|RW~1022_q\)) # (!\memory1_inst|RAM_inst|RW~3158_combout\ & ((\memory1_inst|RAM_inst|RW~958_q\))))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1022_q\,
	datac => \memory1_inst|RAM_inst|RW~958_q\,
	datad => \memory1_inst|RAM_inst|RW~3158_combout\,
	combout => \memory1_inst|RAM_inst|RW~3159_combout\);

-- Location: LCCOMB_X19_Y18_N4
\memory1_inst|RAM_inst|RW~1982feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1982feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1982feeder_combout\);

-- Location: FF_X19_Y18_N5
\memory1_inst|RAM_inst|RW~1982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1982feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1982_q\);

-- Location: FF_X19_Y18_N3
\memory1_inst|RAM_inst|RW~2046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2046_q\);

-- Location: FF_X17_Y18_N23
\memory1_inst|RAM_inst|RW~2038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2038_q\);

-- Location: FF_X21_Y18_N17
\memory1_inst|RAM_inst|RW~1974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1974_q\);

-- Location: LCCOMB_X17_Y18_N22
\memory1_inst|RAM_inst|RW~3165\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3165_combout\ = (\address[3]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~2038_q\)))) # (!\address[3]~input_o\ & (!\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~1974_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2038_q\,
	datad => \memory1_inst|RAM_inst|RW~1974_q\,
	combout => \memory1_inst|RAM_inst|RW~3165_combout\);

-- Location: LCCOMB_X19_Y18_N2
\memory1_inst|RAM_inst|RW~3166\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3166_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3165_combout\ & ((\memory1_inst|RAM_inst|RW~2046_q\))) # (!\memory1_inst|RAM_inst|RW~3165_combout\ & (\memory1_inst|RAM_inst|RW~1982_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1982_q\,
	datac => \memory1_inst|RAM_inst|RW~2046_q\,
	datad => \memory1_inst|RAM_inst|RW~3165_combout\,
	combout => \memory1_inst|RAM_inst|RW~3166_combout\);

-- Location: LCCOMB_X11_Y14_N10
\memory1_inst|RAM_inst|RW~3167\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3167_combout\ = (\memory1_inst|RAM_inst|RW~3164_combout\ & (((\memory1_inst|RAM_inst|RW~3166_combout\)) # (!\address[2]~input_o\))) # (!\memory1_inst|RAM_inst|RW~3164_combout\ & (\address[2]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~3159_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3164_combout\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3159_combout\,
	datad => \memory1_inst|RAM_inst|RW~3166_combout\,
	combout => \memory1_inst|RAM_inst|RW~3167_combout\);

-- Location: FF_X6_Y14_N21
\memory1_inst|RAM_inst|RW~854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3545_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~854_q\);

-- Location: FF_X6_Y14_N3
\memory1_inst|RAM_inst|RW~862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~862_q\);

-- Location: LCCOMB_X6_Y14_N20
\memory1_inst|RAM_inst|RW~3127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3127_combout\ = (\address[0]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~862_q\)))) # (!\address[0]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~854_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~854_q\,
	datad => \memory1_inst|RAM_inst|RW~862_q\,
	combout => \memory1_inst|RAM_inst|RW~3127_combout\);

-- Location: FF_X8_Y14_N3
\memory1_inst|RAM_inst|RW~886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~886_q\);

-- Location: FF_X14_Y12_N15
\memory1_inst|RAM_inst|RW~894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~894_q\);

-- Location: LCCOMB_X8_Y14_N2
\memory1_inst|RAM_inst|RW~3128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3128_combout\ = (\memory1_inst|RAM_inst|RW~3127_combout\ & (((\memory1_inst|RAM_inst|RW~894_q\)) # (!\address[2]~input_o\))) # (!\memory1_inst|RAM_inst|RW~3127_combout\ & (\address[2]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~886_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3127_combout\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~886_q\,
	datad => \memory1_inst|RAM_inst|RW~894_q\,
	combout => \memory1_inst|RAM_inst|RW~3128_combout\);

-- Location: FF_X6_Y13_N23
\memory1_inst|RAM_inst|RW~1878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1878_q\);

-- Location: LCCOMB_X9_Y14_N30
\memory1_inst|RAM_inst|RW~1886feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1886feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1886feeder_combout\);

-- Location: FF_X9_Y14_N31
\memory1_inst|RAM_inst|RW~1886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1886feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3661_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1886_q\);

-- Location: LCCOMB_X6_Y13_N22
\memory1_inst|RAM_inst|RW~3134\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3134_combout\ = (\address[2]~input_o\ & (\address[0]~input_o\)) # (!\address[2]~input_o\ & ((\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~1886_q\))) # (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~1878_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1878_q\,
	datad => \memory1_inst|RAM_inst|RW~1886_q\,
	combout => \memory1_inst|RAM_inst|RW~3134_combout\);

-- Location: FF_X10_Y14_N27
\memory1_inst|RAM_inst|RW~1918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3659_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1918_q\);

-- Location: LCCOMB_X9_Y9_N28
\memory1_inst|RAM_inst|RW~1910feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1910feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1910feeder_combout\);

-- Location: FF_X9_Y9_N29
\memory1_inst|RAM_inst|RW~1910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1910feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3651_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1910_q\);

-- Location: LCCOMB_X10_Y14_N26
\memory1_inst|RAM_inst|RW~3135\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3135_combout\ = (\memory1_inst|RAM_inst|RW~3134_combout\ & (((\memory1_inst|RAM_inst|RW~1918_q\)) # (!\address[2]~input_o\))) # (!\memory1_inst|RAM_inst|RW~3134_combout\ & (\address[2]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~1910_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3134_combout\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1918_q\,
	datad => \memory1_inst|RAM_inst|RW~1910_q\,
	combout => \memory1_inst|RAM_inst|RW~3135_combout\);

-- Location: FF_X12_Y17_N13
\memory1_inst|RAM_inst|RW~790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3547_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~790_q\);

-- Location: FF_X12_Y17_N11
\memory1_inst|RAM_inst|RW~822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~822_q\);

-- Location: LCCOMB_X12_Y17_N12
\memory1_inst|RAM_inst|RW~3131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3131_combout\ = (\address[2]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~822_q\)))) # (!\address[2]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~790_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~790_q\,
	datad => \memory1_inst|RAM_inst|RW~822_q\,
	combout => \memory1_inst|RAM_inst|RW~3131_combout\);

-- Location: LCCOMB_X12_Y15_N18
\memory1_inst|RAM_inst|RW~798feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~798feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~798feeder_combout\);

-- Location: FF_X12_Y15_N19
\memory1_inst|RAM_inst|RW~798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~798feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~798_q\);

-- Location: LCCOMB_X16_Y17_N20
\memory1_inst|RAM_inst|RW~830feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~830feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~830feeder_combout\);

-- Location: FF_X16_Y17_N21
\memory1_inst|RAM_inst|RW~830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~830feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3524_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~830_q\);

-- Location: LCCOMB_X12_Y17_N18
\memory1_inst|RAM_inst|RW~3132\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3132_combout\ = (\memory1_inst|RAM_inst|RW~3131_combout\ & (((\memory1_inst|RAM_inst|RW~830_q\)) # (!\address[0]~input_o\))) # (!\memory1_inst|RAM_inst|RW~3131_combout\ & (\address[0]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~798_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3131_combout\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~798_q\,
	datad => \memory1_inst|RAM_inst|RW~830_q\,
	combout => \memory1_inst|RAM_inst|RW~3132_combout\);

-- Location: FF_X7_Y14_N1
\memory1_inst|RAM_inst|RW~1822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1822_q\);

-- Location: FF_X7_Y14_N23
\memory1_inst|RAM_inst|RW~1854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1854_q\);

-- Location: FF_X7_Y13_N27
\memory1_inst|RAM_inst|RW~1814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1814_q\);

-- Location: LCCOMB_X15_Y9_N26
\memory1_inst|RAM_inst|RW~1846feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1846feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1846feeder_combout\);

-- Location: FF_X15_Y9_N27
\memory1_inst|RAM_inst|RW~1846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1846feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3686_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1846_q\);

-- Location: LCCOMB_X7_Y13_N26
\memory1_inst|RAM_inst|RW~3129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3129_combout\ = (\address[2]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~1846_q\)))) # (!\address[2]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~1814_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1814_q\,
	datad => \memory1_inst|RAM_inst|RW~1846_q\,
	combout => \memory1_inst|RAM_inst|RW~3129_combout\);

-- Location: LCCOMB_X7_Y14_N22
\memory1_inst|RAM_inst|RW~3130\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3130_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3129_combout\ & ((\memory1_inst|RAM_inst|RW~1854_q\))) # (!\memory1_inst|RAM_inst|RW~3129_combout\ & (\memory1_inst|RAM_inst|RW~1822_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1822_q\,
	datac => \memory1_inst|RAM_inst|RW~1854_q\,
	datad => \memory1_inst|RAM_inst|RW~3129_combout\,
	combout => \memory1_inst|RAM_inst|RW~3130_combout\);

-- Location: LCCOMB_X11_Y14_N18
\memory1_inst|RAM_inst|RW~3133\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3133_combout\ = (\address[7]~input_o\ & ((\address[3]~input_o\) # ((\memory1_inst|RAM_inst|RW~3130_combout\)))) # (!\address[7]~input_o\ & (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~3132_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3132_combout\,
	datad => \memory1_inst|RAM_inst|RW~3130_combout\,
	combout => \memory1_inst|RAM_inst|RW~3133_combout\);

-- Location: LCCOMB_X11_Y14_N4
\memory1_inst|RAM_inst|RW~3136\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3136_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~3133_combout\ & ((\memory1_inst|RAM_inst|RW~3135_combout\))) # (!\memory1_inst|RAM_inst|RW~3133_combout\ & (\memory1_inst|RAM_inst|RW~3128_combout\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~3133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3128_combout\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3135_combout\,
	datad => \memory1_inst|RAM_inst|RW~3133_combout\,
	combout => \memory1_inst|RAM_inst|RW~3136_combout\);

-- Location: FF_X10_Y4_N25
\memory1_inst|RAM_inst|RW~1782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1782_q\);

-- Location: FF_X11_Y4_N17
\memory1_inst|RAM_inst|RW~1790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1790_q\);

-- Location: FF_X11_Y4_N3
\memory1_inst|RAM_inst|RW~1750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1750_q\);

-- Location: LCCOMB_X15_Y4_N30
\memory1_inst|RAM_inst|RW~1758feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1758feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1758feeder_combout\);

-- Location: FF_X15_Y4_N31
\memory1_inst|RAM_inst|RW~1758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1758feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1758_q\);

-- Location: LCCOMB_X11_Y4_N2
\memory1_inst|RAM_inst|RW~3144\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3144_combout\ = (\address[2]~input_o\ & (\address[0]~input_o\)) # (!\address[2]~input_o\ & ((\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~1758_q\))) # (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~1750_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1750_q\,
	datad => \memory1_inst|RAM_inst|RW~1758_q\,
	combout => \memory1_inst|RAM_inst|RW~3144_combout\);

-- Location: LCCOMB_X11_Y4_N16
\memory1_inst|RAM_inst|RW~3145\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3145_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~3144_combout\ & ((\memory1_inst|RAM_inst|RW~1790_q\))) # (!\memory1_inst|RAM_inst|RW~3144_combout\ & (\memory1_inst|RAM_inst|RW~1782_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~3144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1782_q\,
	datac => \memory1_inst|RAM_inst|RW~1790_q\,
	datad => \memory1_inst|RAM_inst|RW~3144_combout\,
	combout => \memory1_inst|RAM_inst|RW~3145_combout\);

-- Location: FF_X11_Y7_N13
\memory1_inst|RAM_inst|RW~758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3633_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~758_q\);

-- Location: FF_X11_Y7_N23
\memory1_inst|RAM_inst|RW~766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3641_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~766_q\);

-- Location: FF_X7_Y10_N27
\memory1_inst|RAM_inst|RW~726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3596_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~726_q\);

-- Location: FF_X8_Y14_N5
\memory1_inst|RAM_inst|RW~734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3609_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~734_q\);

-- Location: LCCOMB_X7_Y10_N26
\memory1_inst|RAM_inst|RW~3137\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3137_combout\ = (\address[0]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~734_q\)))) # (!\address[0]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~726_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~726_q\,
	datad => \memory1_inst|RAM_inst|RW~734_q\,
	combout => \memory1_inst|RAM_inst|RW~3137_combout\);

-- Location: LCCOMB_X11_Y7_N22
\memory1_inst|RAM_inst|RW~3138\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3138_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~3137_combout\ & ((\memory1_inst|RAM_inst|RW~766_q\))) # (!\memory1_inst|RAM_inst|RW~3137_combout\ & (\memory1_inst|RAM_inst|RW~758_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~3137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~758_q\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~766_q\,
	datad => \memory1_inst|RAM_inst|RW~3137_combout\,
	combout => \memory1_inst|RAM_inst|RW~3138_combout\);

-- Location: FF_X7_Y11_N17
\memory1_inst|RAM_inst|RW~1694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1694_q\);

-- Location: FF_X7_Y9_N27
\memory1_inst|RAM_inst|RW~1726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1726_q\);

-- Location: FF_X7_Y9_N29
\memory1_inst|RAM_inst|RW~1686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1686_q\);

-- Location: LCCOMB_X14_Y9_N8
\memory1_inst|RAM_inst|RW~1718feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1718feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1718feeder_combout\);

-- Location: FF_X14_Y9_N9
\memory1_inst|RAM_inst|RW~1718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1718feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1718_q\);

-- Location: LCCOMB_X7_Y9_N28
\memory1_inst|RAM_inst|RW~3139\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3139_combout\ = (\address[2]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~1718_q\)))) # (!\address[2]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~1686_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1686_q\,
	datad => \memory1_inst|RAM_inst|RW~1718_q\,
	combout => \memory1_inst|RAM_inst|RW~3139_combout\);

-- Location: LCCOMB_X7_Y9_N26
\memory1_inst|RAM_inst|RW~3140\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3140_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3139_combout\ & ((\memory1_inst|RAM_inst|RW~1726_q\))) # (!\memory1_inst|RAM_inst|RW~3139_combout\ & (\memory1_inst|RAM_inst|RW~1694_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1694_q\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1726_q\,
	datad => \memory1_inst|RAM_inst|RW~3139_combout\,
	combout => \memory1_inst|RAM_inst|RW~3140_combout\);

-- Location: LCCOMB_X15_Y16_N26
\memory1_inst|RAM_inst|RW~670feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~670feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~670feeder_combout\);

-- Location: FF_X15_Y16_N27
\memory1_inst|RAM_inst|RW~670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~670feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3601_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~670_q\);

-- Location: FF_X11_Y16_N13
\memory1_inst|RAM_inst|RW~702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3629_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~702_q\);

-- Location: FF_X11_Y16_N3
\memory1_inst|RAM_inst|RW~662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3605_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~662_q\);

-- Location: LCCOMB_X15_Y8_N0
\memory1_inst|RAM_inst|RW~694feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~694feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~694feeder_combout\);

-- Location: FF_X15_Y8_N1
\memory1_inst|RAM_inst|RW~694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~694feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3637_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~694_q\);

-- Location: LCCOMB_X11_Y16_N2
\memory1_inst|RAM_inst|RW~3141\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3141_combout\ = (\address[0]~input_o\ & (\address[2]~input_o\)) # (!\address[0]~input_o\ & ((\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~694_q\))) # (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~662_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~662_q\,
	datad => \memory1_inst|RAM_inst|RW~694_q\,
	combout => \memory1_inst|RAM_inst|RW~3141_combout\);

-- Location: LCCOMB_X11_Y16_N12
\memory1_inst|RAM_inst|RW~3142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3142_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3141_combout\ & ((\memory1_inst|RAM_inst|RW~702_q\))) # (!\memory1_inst|RAM_inst|RW~3141_combout\ & (\memory1_inst|RAM_inst|RW~670_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~670_q\,
	datac => \memory1_inst|RAM_inst|RW~702_q\,
	datad => \memory1_inst|RAM_inst|RW~3141_combout\,
	combout => \memory1_inst|RAM_inst|RW~3142_combout\);

-- Location: LCCOMB_X11_Y14_N14
\memory1_inst|RAM_inst|RW~3143\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3143_combout\ = (\address[7]~input_o\ & ((\address[3]~input_o\) # ((\memory1_inst|RAM_inst|RW~3140_combout\)))) # (!\address[7]~input_o\ & (!\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~3142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3140_combout\,
	datad => \memory1_inst|RAM_inst|RW~3142_combout\,
	combout => \memory1_inst|RAM_inst|RW~3143_combout\);

-- Location: LCCOMB_X15_Y10_N14
\memory1_inst|RAM_inst|RW~3146\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3146_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~3143_combout\ & (\memory1_inst|RAM_inst|RW~3145_combout\)) # (!\memory1_inst|RAM_inst|RW~3143_combout\ & ((\memory1_inst|RAM_inst|RW~3138_combout\))))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~3143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3145_combout\,
	datac => \memory1_inst|RAM_inst|RW~3138_combout\,
	datad => \memory1_inst|RAM_inst|RW~3143_combout\,
	combout => \memory1_inst|RAM_inst|RW~3146_combout\);

-- Location: FF_X10_Y5_N13
\memory1_inst|RAM_inst|RW~1654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1654_q\);

-- Location: FF_X9_Y6_N11
\memory1_inst|RAM_inst|RW~1662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1662_q\);

-- Location: FF_X9_Y6_N1
\memory1_inst|RAM_inst|RW~1622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1622_q\);

-- Location: LCCOMB_X14_Y4_N6
\memory1_inst|RAM_inst|RW~1630feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1630feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1630feeder_combout\);

-- Location: FF_X14_Y4_N7
\memory1_inst|RAM_inst|RW~1630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1630feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1630_q\);

-- Location: LCCOMB_X9_Y6_N0
\memory1_inst|RAM_inst|RW~3154\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3154_combout\ = (\address[0]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~1630_q\)))) # (!\address[0]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~1622_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1622_q\,
	datad => \memory1_inst|RAM_inst|RW~1630_q\,
	combout => \memory1_inst|RAM_inst|RW~3154_combout\);

-- Location: LCCOMB_X9_Y6_N10
\memory1_inst|RAM_inst|RW~3155\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3155_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~3154_combout\ & ((\memory1_inst|RAM_inst|RW~1662_q\))) # (!\memory1_inst|RAM_inst|RW~3154_combout\ & (\memory1_inst|RAM_inst|RW~1654_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~3154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1654_q\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1662_q\,
	datad => \memory1_inst|RAM_inst|RW~3154_combout\,
	combout => \memory1_inst|RAM_inst|RW~3155_combout\);

-- Location: LCCOMB_X16_Y5_N8
\memory1_inst|RAM_inst|RW~606feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~606feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~606feeder_combout\);

-- Location: FF_X16_Y5_N9
\memory1_inst|RAM_inst|RW~606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~606feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3625_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~606_q\);

-- Location: FF_X14_Y12_N9
\memory1_inst|RAM_inst|RW~638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3586_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~638_q\);

-- Location: FF_X8_Y12_N7
\memory1_inst|RAM_inst|RW~598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~598_q\);

-- Location: FF_X5_Y14_N29
\memory1_inst|RAM_inst|RW~630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3590_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~630_q\);

-- Location: LCCOMB_X8_Y12_N6
\memory1_inst|RAM_inst|RW~3147\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3147_combout\ = (\address[2]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~630_q\)))) # (!\address[2]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~598_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~598_q\,
	datad => \memory1_inst|RAM_inst|RW~630_q\,
	combout => \memory1_inst|RAM_inst|RW~3147_combout\);

-- Location: LCCOMB_X14_Y12_N8
\memory1_inst|RAM_inst|RW~3148\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3148_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3147_combout\ & ((\memory1_inst|RAM_inst|RW~638_q\))) # (!\memory1_inst|RAM_inst|RW~3147_combout\ & (\memory1_inst|RAM_inst|RW~606_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~606_q\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~638_q\,
	datad => \memory1_inst|RAM_inst|RW~3147_combout\,
	combout => \memory1_inst|RAM_inst|RW~3148_combout\);

-- Location: LCCOMB_X14_Y4_N12
\memory1_inst|RAM_inst|RW~1566feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1566feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1566feeder_combout\);

-- Location: FF_X14_Y4_N13
\memory1_inst|RAM_inst|RW~1566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1566feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1566_q\);

-- Location: FF_X10_Y10_N3
\memory1_inst|RAM_inst|RW~1598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1598_q\);

-- Location: FF_X10_Y10_N21
\memory1_inst|RAM_inst|RW~1558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1558_q\);

-- Location: LCCOMB_X9_Y8_N16
\memory1_inst|RAM_inst|RW~1590feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1590feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1590feeder_combout\);

-- Location: FF_X9_Y8_N17
\memory1_inst|RAM_inst|RW~1590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1590feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1590_q\);

-- Location: LCCOMB_X10_Y10_N20
\memory1_inst|RAM_inst|RW~3149\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3149_combout\ = (\address[2]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~1590_q\)))) # (!\address[2]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~1558_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1558_q\,
	datad => \memory1_inst|RAM_inst|RW~1590_q\,
	combout => \memory1_inst|RAM_inst|RW~3149_combout\);

-- Location: LCCOMB_X10_Y10_N2
\memory1_inst|RAM_inst|RW~3150\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3150_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3149_combout\ & ((\memory1_inst|RAM_inst|RW~1598_q\))) # (!\memory1_inst|RAM_inst|RW~3149_combout\ & (\memory1_inst|RAM_inst|RW~1566_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1566_q\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1598_q\,
	datad => \memory1_inst|RAM_inst|RW~3149_combout\,
	combout => \memory1_inst|RAM_inst|RW~3150_combout\);

-- Location: FF_X15_Y15_N3
\memory1_inst|RAM_inst|RW~542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~542_q\);

-- Location: FF_X15_Y15_N25
\memory1_inst|RAM_inst|RW~574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3583_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~574_q\);

-- Location: FF_X7_Y12_N29
\memory1_inst|RAM_inst|RW~534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~534_q\);

-- Location: LCCOMB_X15_Y11_N30
\memory1_inst|RAM_inst|RW~566feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~566feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~566feeder_combout\);

-- Location: FF_X15_Y11_N31
\memory1_inst|RAM_inst|RW~566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~566feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3587_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~566_q\);

-- Location: LCCOMB_X7_Y12_N28
\memory1_inst|RAM_inst|RW~3151\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3151_combout\ = (\address[2]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~566_q\)))) # (!\address[2]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~534_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~534_q\,
	datad => \memory1_inst|RAM_inst|RW~566_q\,
	combout => \memory1_inst|RAM_inst|RW~3151_combout\);

-- Location: LCCOMB_X15_Y15_N24
\memory1_inst|RAM_inst|RW~3152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3152_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3151_combout\ & ((\memory1_inst|RAM_inst|RW~574_q\))) # (!\memory1_inst|RAM_inst|RW~3151_combout\ & (\memory1_inst|RAM_inst|RW~542_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~542_q\,
	datac => \memory1_inst|RAM_inst|RW~574_q\,
	datad => \memory1_inst|RAM_inst|RW~3151_combout\,
	combout => \memory1_inst|RAM_inst|RW~3152_combout\);

-- Location: LCCOMB_X15_Y10_N16
\memory1_inst|RAM_inst|RW~3153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3153_combout\ = (\address[3]~input_o\ & (\address[7]~input_o\)) # (!\address[3]~input_o\ & ((\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~3150_combout\)) # (!\address[7]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~3152_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3150_combout\,
	datad => \memory1_inst|RAM_inst|RW~3152_combout\,
	combout => \memory1_inst|RAM_inst|RW~3153_combout\);

-- Location: LCCOMB_X15_Y10_N6
\memory1_inst|RAM_inst|RW~3156\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3156_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~3153_combout\ & (\memory1_inst|RAM_inst|RW~3155_combout\)) # (!\memory1_inst|RAM_inst|RW~3153_combout\ & ((\memory1_inst|RAM_inst|RW~3148_combout\))))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~3153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3155_combout\,
	datac => \memory1_inst|RAM_inst|RW~3148_combout\,
	datad => \memory1_inst|RAM_inst|RW~3153_combout\,
	combout => \memory1_inst|RAM_inst|RW~3156_combout\);

-- Location: LCCOMB_X15_Y10_N20
\memory1_inst|RAM_inst|RW~3157\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3157_combout\ = (\address[5]~input_o\ & (\address[4]~input_o\)) # (!\address[5]~input_o\ & ((\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~3146_combout\)) # (!\address[4]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~3156_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3146_combout\,
	datad => \memory1_inst|RAM_inst|RW~3156_combout\,
	combout => \memory1_inst|RAM_inst|RW~3157_combout\);

-- Location: LCCOMB_X15_Y10_N18
\memory1_inst|RAM_inst|RW~3168\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3168_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~3157_combout\ & (\memory1_inst|RAM_inst|RW~3167_combout\)) # (!\memory1_inst|RAM_inst|RW~3157_combout\ & ((\memory1_inst|RAM_inst|RW~3136_combout\))))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~3157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3167_combout\,
	datac => \memory1_inst|RAM_inst|RW~3136_combout\,
	datad => \memory1_inst|RAM_inst|RW~3157_combout\,
	combout => \memory1_inst|RAM_inst|RW~3168_combout\);

-- Location: LCCOMB_X15_Y10_N10
\memory1_inst|RAM_inst|RW~3211\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3211_combout\ = (\address[6]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~3168_combout\)))) # (!\address[6]~input_o\ & (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~3210_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3210_combout\,
	datad => \memory1_inst|RAM_inst|RW~3168_combout\,
	combout => \memory1_inst|RAM_inst|RW~3211_combout\);

-- Location: LCCOMB_X15_Y10_N4
\memory1_inst|RAM_inst|RW~3254\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3254_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~3211_combout\ & (\memory1_inst|RAM_inst|RW~3253_combout\)) # (!\memory1_inst|RAM_inst|RW~3211_combout\ & ((\memory1_inst|RAM_inst|RW~3126_combout\))))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~3211_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3253_combout\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3126_combout\,
	datad => \memory1_inst|RAM_inst|RW~3211_combout\,
	combout => \memory1_inst|RAM_inst|RW~3254_combout\);

-- Location: FF_X15_Y10_N5
\memory1_inst|RAM_inst|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~3254_combout\,
	ena => \memory1_inst|RAM_inst|data_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|data_out\(5));

-- Location: LCCOMB_X14_Y17_N30
\memory1_inst|input_mux_inst|data_out[5]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|input_mux_inst|data_out[5]~11_combout\ = (\memory1_inst|input_mux_inst|data_out[4]~3_combout\ & ((\memory1_inst|ROM_inst|data_out\(5)) # ((\memory1_inst|input_mux_inst|data_out[4]~2_combout\)))) # 
-- (!\memory1_inst|input_mux_inst|data_out[4]~3_combout\ & (((!\memory1_inst|input_mux_inst|data_out[4]~2_combout\ & \memory1_inst|RAM_inst|data_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|data_out[4]~3_combout\,
	datab => \memory1_inst|ROM_inst|data_out\(5),
	datac => \memory1_inst|input_mux_inst|data_out[4]~2_combout\,
	datad => \memory1_inst|RAM_inst|data_out\(5),
	combout => \memory1_inst|input_mux_inst|data_out[5]~11_combout\);

-- Location: LCCOMB_X14_Y18_N8
\memory1_inst|output_ports_inst|port_out_01[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|output_ports_inst|port_out_01[5]~feeder_combout\ = \data_in[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[5]~input_o\,
	combout => \memory1_inst|output_ports_inst|port_out_01[5]~feeder_combout\);

-- Location: FF_X14_Y18_N9
\memory1_inst|output_ports_inst|port_out_01[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|output_ports_inst|port_out_01[5]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \memory1_inst|output_ports_inst|process_01~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|output_ports_inst|port_out_01\(5));

-- Location: FF_X14_Y18_N11
\memory1_inst|output_ports_inst|port_out_00[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[5]~input_o\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \memory1_inst|output_ports_inst|process_00~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|output_ports_inst|port_out_00\(5));

-- Location: LCCOMB_X14_Y18_N10
\memory1_inst|input_mux_inst|data_out[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|input_mux_inst|data_out\(5) = (\memory1_inst|input_mux_inst|data_out[5]~11_combout\ & (((\memory1_inst|output_ports_inst|port_out_00\(5)) # (!\memory1_inst|input_mux_inst|data_out[4]~13_combout\)))) # 
-- (!\memory1_inst|input_mux_inst|data_out[5]~11_combout\ & (\memory1_inst|output_ports_inst|port_out_01\(5) & ((\memory1_inst|input_mux_inst|data_out[4]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|data_out[5]~11_combout\,
	datab => \memory1_inst|output_ports_inst|port_out_01\(5),
	datac => \memory1_inst|output_ports_inst|port_out_00\(5),
	datad => \memory1_inst|input_mux_inst|data_out[4]~13_combout\,
	combout => \memory1_inst|input_mux_inst|data_out\(5));

-- Location: IOIBUF_X9_Y0_N1
\data_in[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_in(4),
	o => \data_in[4]~input_o\);

-- Location: LCCOMB_X11_Y10_N0
\memory1_inst|RAM_inst|RW~1261feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1261feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1261feeder_combout\);

-- Location: FF_X11_Y10_N1
\memory1_inst|RAM_inst|RW~1261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1261feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1261_q\);

-- Location: FF_X11_Y6_N1
\memory1_inst|RAM_inst|RW~1133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1133_q\);

-- Location: FF_X15_Y6_N23
\memory1_inst|RAM_inst|RW~1117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1117_q\);

-- Location: LCCOMB_X19_Y6_N8
\memory1_inst|RAM_inst|RW~1245feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1245feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1245feeder_combout\);

-- Location: FF_X19_Y6_N9
\memory1_inst|RAM_inst|RW~1245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1245feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1245_q\);

-- Location: LCCOMB_X15_Y6_N22
\memory1_inst|RAM_inst|RW~2915\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2915_combout\ = (\address[1]~input_o\ & (\address[4]~input_o\)) # (!\address[1]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~1245_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1117_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1117_q\,
	datad => \memory1_inst|RAM_inst|RW~1245_q\,
	combout => \memory1_inst|RAM_inst|RW~2915_combout\);

-- Location: LCCOMB_X11_Y6_N0
\memory1_inst|RAM_inst|RW~2916\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2916_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2915_combout\ & (\memory1_inst|RAM_inst|RW~1261_q\)) # (!\memory1_inst|RAM_inst|RW~2915_combout\ & ((\memory1_inst|RAM_inst|RW~1133_q\))))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2915_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1261_q\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1133_q\,
	datad => \memory1_inst|RAM_inst|RW~2915_combout\,
	combout => \memory1_inst|RAM_inst|RW~2916_combout\);

-- Location: LCCOMB_X14_Y7_N2
\memory1_inst|RAM_inst|RW~1581feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1581feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1581feeder_combout\);

-- Location: FF_X14_Y7_N3
\memory1_inst|RAM_inst|RW~1581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1581feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1581_q\);

-- Location: FF_X10_Y7_N29
\memory1_inst|RAM_inst|RW~1709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1709_q\);

-- Location: FF_X14_Y4_N21
\memory1_inst|RAM_inst|RW~1565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1565_q\);

-- Location: FF_X15_Y4_N7
\memory1_inst|RAM_inst|RW~1693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1693_q\);

-- Location: LCCOMB_X14_Y4_N20
\memory1_inst|RAM_inst|RW~2917\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2917_combout\ = (\address[1]~input_o\ & (\address[4]~input_o\)) # (!\address[1]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~1693_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1565_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1565_q\,
	datad => \memory1_inst|RAM_inst|RW~1693_q\,
	combout => \memory1_inst|RAM_inst|RW~2917_combout\);

-- Location: LCCOMB_X10_Y7_N28
\memory1_inst|RAM_inst|RW~2918\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2918_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2917_combout\ & ((\memory1_inst|RAM_inst|RW~1709_q\))) # (!\memory1_inst|RAM_inst|RW~2917_combout\ & (\memory1_inst|RAM_inst|RW~1581_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2917_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1581_q\,
	datac => \memory1_inst|RAM_inst|RW~1709_q\,
	datad => \memory1_inst|RAM_inst|RW~2917_combout\,
	combout => \memory1_inst|RAM_inst|RW~2918_combout\);

-- Location: LCCOMB_X11_Y10_N26
\memory1_inst|RAM_inst|RW~1069feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1069feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1069feeder_combout\);

-- Location: FF_X11_Y10_N27
\memory1_inst|RAM_inst|RW~1069\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1069feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1069_q\);

-- Location: FF_X10_Y7_N19
\memory1_inst|RAM_inst|RW~1197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1197_q\);

-- Location: FF_X14_Y6_N31
\memory1_inst|RAM_inst|RW~1053\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1053_q\);

-- Location: FF_X12_Y4_N5
\memory1_inst|RAM_inst|RW~1181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1181_q\);

-- Location: LCCOMB_X14_Y6_N30
\memory1_inst|RAM_inst|RW~2919\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2919_combout\ = (\address[1]~input_o\ & (\address[4]~input_o\)) # (!\address[1]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~1181_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1053_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1053_q\,
	datad => \memory1_inst|RAM_inst|RW~1181_q\,
	combout => \memory1_inst|RAM_inst|RW~2919_combout\);

-- Location: LCCOMB_X10_Y7_N18
\memory1_inst|RAM_inst|RW~2920\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2920_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2919_combout\ & ((\memory1_inst|RAM_inst|RW~1197_q\))) # (!\memory1_inst|RAM_inst|RW~2919_combout\ & (\memory1_inst|RAM_inst|RW~1069_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2919_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1069_q\,
	datac => \memory1_inst|RAM_inst|RW~1197_q\,
	datad => \memory1_inst|RAM_inst|RW~2919_combout\,
	combout => \memory1_inst|RAM_inst|RW~2920_combout\);

-- Location: LCCOMB_X10_Y7_N4
\memory1_inst|RAM_inst|RW~2921\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2921_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2918_combout\) # ((\address[3]~input_o\)))) # (!\address[6]~input_o\ & (((!\address[3]~input_o\ & \memory1_inst|RAM_inst|RW~2920_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2918_combout\,
	datac => \address[3]~input_o\,
	datad => \memory1_inst|RAM_inst|RW~2920_combout\,
	combout => \memory1_inst|RAM_inst|RW~2921_combout\);

-- Location: LCCOMB_X11_Y11_N26
\memory1_inst|RAM_inst|RW~1773feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1773feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1773feeder_combout\);

-- Location: FF_X11_Y11_N27
\memory1_inst|RAM_inst|RW~1773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1773feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1773_q\);

-- Location: FF_X11_Y11_N25
\memory1_inst|RAM_inst|RW~1645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1645_q\);

-- Location: FF_X14_Y4_N11
\memory1_inst|RAM_inst|RW~1629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1629_q\);

-- Location: FF_X15_Y4_N17
\memory1_inst|RAM_inst|RW~1757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1757_q\);

-- Location: LCCOMB_X14_Y4_N10
\memory1_inst|RAM_inst|RW~2922\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2922_combout\ = (\address[1]~input_o\ & (\address[4]~input_o\)) # (!\address[1]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~1757_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1629_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1629_q\,
	datad => \memory1_inst|RAM_inst|RW~1757_q\,
	combout => \memory1_inst|RAM_inst|RW~2922_combout\);

-- Location: LCCOMB_X11_Y11_N24
\memory1_inst|RAM_inst|RW~2923\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2923_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2922_combout\ & (\memory1_inst|RAM_inst|RW~1773_q\)) # (!\memory1_inst|RAM_inst|RW~2922_combout\ & ((\memory1_inst|RAM_inst|RW~1645_q\))))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2922_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1773_q\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1645_q\,
	datad => \memory1_inst|RAM_inst|RW~2922_combout\,
	combout => \memory1_inst|RAM_inst|RW~2923_combout\);

-- Location: LCCOMB_X10_Y7_N22
\memory1_inst|RAM_inst|RW~2924\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2924_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2921_combout\ & ((\memory1_inst|RAM_inst|RW~2923_combout\))) # (!\memory1_inst|RAM_inst|RW~2921_combout\ & (\memory1_inst|RAM_inst|RW~2916_combout\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2921_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2916_combout\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2921_combout\,
	datad => \memory1_inst|RAM_inst|RW~2923_combout\,
	combout => \memory1_inst|RAM_inst|RW~2924_combout\);

-- Location: FF_X11_Y13_N5
\memory1_inst|RAM_inst|RW~1901\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1901_q\);

-- Location: FF_X17_Y10_N29
\memory1_inst|RAM_inst|RW~1837\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1837_q\);

-- Location: FF_X7_Y14_N27
\memory1_inst|RAM_inst|RW~1821\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1821_q\);

-- Location: FF_X9_Y14_N5
\memory1_inst|RAM_inst|RW~1885\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3661_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1885_q\);

-- Location: LCCOMB_X7_Y14_N26
\memory1_inst|RAM_inst|RW~2946\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2946_combout\ = (\address[3]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~1885_q\)))) # (!\address[3]~input_o\ & (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~1821_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1821_q\,
	datad => \memory1_inst|RAM_inst|RW~1885_q\,
	combout => \memory1_inst|RAM_inst|RW~2946_combout\);

-- Location: LCCOMB_X17_Y10_N28
\memory1_inst|RAM_inst|RW~2947\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2947_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2946_combout\ & (\memory1_inst|RAM_inst|RW~1901_q\)) # (!\memory1_inst|RAM_inst|RW~2946_combout\ & ((\memory1_inst|RAM_inst|RW~1837_q\))))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2946_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1901_q\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1837_q\,
	datad => \memory1_inst|RAM_inst|RW~2946_combout\,
	combout => \memory1_inst|RAM_inst|RW~2947_combout\);

-- Location: FF_X14_Y14_N13
\memory1_inst|RAM_inst|RW~1965\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3678_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1965_q\);

-- Location: FF_X11_Y13_N11
\memory1_inst|RAM_inst|RW~2029\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2029_q\);

-- Location: FF_X10_Y15_N3
\memory1_inst|RAM_inst|RW~1949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1949_q\);

-- Location: FF_X10_Y18_N17
\memory1_inst|RAM_inst|RW~2013\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2013_q\);

-- Location: LCCOMB_X10_Y15_N2
\memory1_inst|RAM_inst|RW~2953\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2953_combout\ = (\address[1]~input_o\ & (\address[3]~input_o\)) # (!\address[1]~input_o\ & ((\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2013_q\))) # (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~1949_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1949_q\,
	datad => \memory1_inst|RAM_inst|RW~2013_q\,
	combout => \memory1_inst|RAM_inst|RW~2953_combout\);

-- Location: LCCOMB_X11_Y13_N10
\memory1_inst|RAM_inst|RW~2954\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2954_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2953_combout\ & ((\memory1_inst|RAM_inst|RW~2029_q\))) # (!\memory1_inst|RAM_inst|RW~2953_combout\ & (\memory1_inst|RAM_inst|RW~1965_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2953_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1965_q\,
	datac => \memory1_inst|RAM_inst|RW~2029_q\,
	datad => \memory1_inst|RAM_inst|RW~2953_combout\,
	combout => \memory1_inst|RAM_inst|RW~2954_combout\);

-- Location: LCCOMB_X16_Y14_N6
\memory1_inst|RAM_inst|RW~1373feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1373feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1373feeder_combout\);

-- Location: FF_X16_Y14_N7
\memory1_inst|RAM_inst|RW~1373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1373feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1373_q\);

-- Location: FF_X17_Y13_N3
\memory1_inst|RAM_inst|RW~1389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3646_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1389_q\);

-- Location: FF_X21_Y14_N25
\memory1_inst|RAM_inst|RW~1309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1309_q\);

-- Location: FF_X24_Y13_N1
\memory1_inst|RAM_inst|RW~1325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1325_q\);

-- Location: LCCOMB_X21_Y14_N24
\memory1_inst|RAM_inst|RW~2950\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2950_combout\ = (\address[3]~input_o\ & (\address[1]~input_o\)) # (!\address[3]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~1325_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~1309_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1309_q\,
	datad => \memory1_inst|RAM_inst|RW~1325_q\,
	combout => \memory1_inst|RAM_inst|RW~2950_combout\);

-- Location: LCCOMB_X17_Y13_N2
\memory1_inst|RAM_inst|RW~2951\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2951_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2950_combout\ & ((\memory1_inst|RAM_inst|RW~1389_q\))) # (!\memory1_inst|RAM_inst|RW~2950_combout\ & (\memory1_inst|RAM_inst|RW~1373_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2950_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1373_q\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1389_q\,
	datad => \memory1_inst|RAM_inst|RW~2950_combout\,
	combout => \memory1_inst|RAM_inst|RW~2951_combout\);

-- Location: LCCOMB_X19_Y6_N14
\memory1_inst|RAM_inst|RW~1501feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1501feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1501feeder_combout\);

-- Location: FF_X19_Y6_N15
\memory1_inst|RAM_inst|RW~1501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1501feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1501_q\);

-- Location: FF_X23_Y13_N23
\memory1_inst|RAM_inst|RW~1517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1517_q\);

-- Location: FF_X23_Y17_N31
\memory1_inst|RAM_inst|RW~1437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1437_q\);

-- Location: LCCOMB_X23_Y11_N22
\memory1_inst|RAM_inst|RW~1453feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1453feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1453feeder_combout\);

-- Location: FF_X23_Y11_N23
\memory1_inst|RAM_inst|RW~1453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1453feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1453_q\);

-- Location: LCCOMB_X23_Y17_N30
\memory1_inst|RAM_inst|RW~2948\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2948_combout\ = (\address[1]~input_o\ & ((\address[3]~input_o\) # ((\memory1_inst|RAM_inst|RW~1453_q\)))) # (!\address[1]~input_o\ & (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~1437_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1437_q\,
	datad => \memory1_inst|RAM_inst|RW~1453_q\,
	combout => \memory1_inst|RAM_inst|RW~2948_combout\);

-- Location: LCCOMB_X23_Y13_N22
\memory1_inst|RAM_inst|RW~2949\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2949_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2948_combout\ & ((\memory1_inst|RAM_inst|RW~1517_q\))) # (!\memory1_inst|RAM_inst|RW~2948_combout\ & (\memory1_inst|RAM_inst|RW~1501_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2948_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1501_q\,
	datac => \memory1_inst|RAM_inst|RW~1517_q\,
	datad => \memory1_inst|RAM_inst|RW~2948_combout\,
	combout => \memory1_inst|RAM_inst|RW~2949_combout\);

-- Location: LCCOMB_X17_Y10_N18
\memory1_inst|RAM_inst|RW~2952\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2952_combout\ = (\address[6]~input_o\ & (\address[4]~input_o\)) # (!\address[6]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2949_combout\))) # (!\address[4]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~2951_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2951_combout\,
	datad => \memory1_inst|RAM_inst|RW~2949_combout\,
	combout => \memory1_inst|RAM_inst|RW~2952_combout\);

-- Location: LCCOMB_X17_Y10_N8
\memory1_inst|RAM_inst|RW~2955\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2955_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2952_combout\ & ((\memory1_inst|RAM_inst|RW~2954_combout\))) # (!\memory1_inst|RAM_inst|RW~2952_combout\ & (\memory1_inst|RAM_inst|RW~2947_combout\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2952_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2947_combout\,
	datac => \memory1_inst|RAM_inst|RW~2954_combout\,
	datad => \memory1_inst|RAM_inst|RW~2952_combout\,
	combout => \memory1_inst|RAM_inst|RW~2955_combout\);

-- Location: FF_X22_Y11_N25
\memory1_inst|RAM_inst|RW~237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3610_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~237_q\);

-- Location: FF_X21_Y11_N11
\memory1_inst|RAM_inst|RW~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3626_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~109_q\);

-- Location: FF_X16_Y11_N17
\memory1_inst|RAM_inst|RW~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3627_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~93_q\);

-- Location: FF_X10_Y11_N5
\memory1_inst|RAM_inst|RW~221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3611_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~221_q\);

-- Location: LCCOMB_X16_Y11_N16
\memory1_inst|RAM_inst|RW~2935\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2935_combout\ = (\address[4]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~221_q\)))) # (!\address[4]~input_o\ & (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~93_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~93_q\,
	datad => \memory1_inst|RAM_inst|RW~221_q\,
	combout => \memory1_inst|RAM_inst|RW~2935_combout\);

-- Location: LCCOMB_X21_Y11_N10
\memory1_inst|RAM_inst|RW~2936\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2936_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2935_combout\ & (\memory1_inst|RAM_inst|RW~237_q\)) # (!\memory1_inst|RAM_inst|RW~2935_combout\ & ((\memory1_inst|RAM_inst|RW~109_q\))))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2935_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~237_q\,
	datac => \memory1_inst|RAM_inst|RW~109_q\,
	datad => \memory1_inst|RAM_inst|RW~2935_combout\,
	combout => \memory1_inst|RAM_inst|RW~2936_combout\);

-- Location: FF_X19_Y15_N3
\memory1_inst|RAM_inst|RW~557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~557_q\);

-- Location: FF_X19_Y17_N23
\memory1_inst|RAM_inst|RW~685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3604_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~685_q\);

-- Location: FF_X15_Y16_N31
\memory1_inst|RAM_inst|RW~669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3601_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~669_q\);

-- Location: FF_X15_Y15_N31
\memory1_inst|RAM_inst|RW~541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~541_q\);

-- Location: LCCOMB_X15_Y15_N30
\memory1_inst|RAM_inst|RW~2937\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2937_combout\ = (\address[1]~input_o\ & (((\address[4]~input_o\)))) # (!\address[1]~input_o\ & ((\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~669_q\)) # (!\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~541_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~669_q\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~541_q\,
	datad => \address[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~2937_combout\);

-- Location: LCCOMB_X19_Y17_N22
\memory1_inst|RAM_inst|RW~2938\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2938_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2937_combout\ & ((\memory1_inst|RAM_inst|RW~685_q\))) # (!\memory1_inst|RAM_inst|RW~2937_combout\ & (\memory1_inst|RAM_inst|RW~557_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2937_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~557_q\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~685_q\,
	datad => \memory1_inst|RAM_inst|RW~2937_combout\,
	combout => \memory1_inst|RAM_inst|RW~2938_combout\);

-- Location: FF_X21_Y10_N21
\memory1_inst|RAM_inst|RW~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~45_q\);

-- Location: FF_X22_Y17_N9
\memory1_inst|RAM_inst|RW~173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3602_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~173_q\);

-- Location: FF_X19_Y15_N25
\memory1_inst|RAM_inst|RW~29\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~29_q\);

-- Location: FF_X19_Y17_N1
\memory1_inst|RAM_inst|RW~157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3603_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~157_q\);

-- Location: LCCOMB_X19_Y15_N24
\memory1_inst|RAM_inst|RW~2939\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2939_combout\ = (\address[4]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~157_q\)))) # (!\address[4]~input_o\ & (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~29_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~29_q\,
	datad => \memory1_inst|RAM_inst|RW~157_q\,
	combout => \memory1_inst|RAM_inst|RW~2939_combout\);

-- Location: LCCOMB_X22_Y17_N8
\memory1_inst|RAM_inst|RW~2940\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2940_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2939_combout\ & ((\memory1_inst|RAM_inst|RW~173_q\))) # (!\memory1_inst|RAM_inst|RW~2939_combout\ & (\memory1_inst|RAM_inst|RW~45_q\)))) # (!\address[1]~input_o\ 
-- & (((\memory1_inst|RAM_inst|RW~2939_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~45_q\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~173_q\,
	datad => \memory1_inst|RAM_inst|RW~2939_combout\,
	combout => \memory1_inst|RAM_inst|RW~2940_combout\);

-- Location: LCCOMB_X15_Y13_N30
\memory1_inst|RAM_inst|RW~2941\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2941_combout\ = (\address[6]~input_o\ & ((\address[3]~input_o\) # ((\memory1_inst|RAM_inst|RW~2938_combout\)))) # (!\address[6]~input_o\ & (!\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2940_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2938_combout\,
	datad => \memory1_inst|RAM_inst|RW~2940_combout\,
	combout => \memory1_inst|RAM_inst|RW~2941_combout\);

-- Location: FF_X21_Y7_N7
\memory1_inst|RAM_inst|RW~621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3628_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~621_q\);

-- Location: FF_X20_Y7_N13
\memory1_inst|RAM_inst|RW~749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~749_q\);

-- Location: FF_X16_Y5_N11
\memory1_inst|RAM_inst|RW~605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3625_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~605_q\);

-- Location: FF_X16_Y8_N21
\memory1_inst|RAM_inst|RW~733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3609_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~733_q\);

-- Location: LCCOMB_X16_Y5_N10
\memory1_inst|RAM_inst|RW~2942\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2942_combout\ = (\address[1]~input_o\ & (\address[4]~input_o\)) # (!\address[1]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~733_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~605_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~605_q\,
	datad => \memory1_inst|RAM_inst|RW~733_q\,
	combout => \memory1_inst|RAM_inst|RW~2942_combout\);

-- Location: LCCOMB_X20_Y7_N12
\memory1_inst|RAM_inst|RW~2943\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2943_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2942_combout\ & ((\memory1_inst|RAM_inst|RW~749_q\))) # (!\memory1_inst|RAM_inst|RW~2942_combout\ & (\memory1_inst|RAM_inst|RW~621_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2942_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~621_q\,
	datac => \memory1_inst|RAM_inst|RW~749_q\,
	datad => \memory1_inst|RAM_inst|RW~2942_combout\,
	combout => \memory1_inst|RAM_inst|RW~2943_combout\);

-- Location: LCCOMB_X15_Y13_N8
\memory1_inst|RAM_inst|RW~2944\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2944_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2941_combout\ & ((\memory1_inst|RAM_inst|RW~2943_combout\))) # (!\memory1_inst|RAM_inst|RW~2941_combout\ & (\memory1_inst|RAM_inst|RW~2936_combout\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2941_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2936_combout\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2941_combout\,
	datad => \memory1_inst|RAM_inst|RW~2943_combout\,
	combout => \memory1_inst|RAM_inst|RW~2944_combout\);

-- Location: FF_X23_Y13_N21
\memory1_inst|RAM_inst|RW~493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~493_q\);

-- Location: FF_X17_Y13_N21
\memory1_inst|RAM_inst|RW~365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3540_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~365_q\);

-- Location: FF_X23_Y15_N5
\memory1_inst|RAM_inst|RW~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3538_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~301_q\);

-- Location: LCCOMB_X16_Y10_N6
\memory1_inst|RAM_inst|RW~429feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~429feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~429feeder_combout\);

-- Location: FF_X16_Y10_N7
\memory1_inst|RAM_inst|RW~429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~429feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3530_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~429_q\);

-- Location: LCCOMB_X23_Y15_N4
\memory1_inst|RAM_inst|RW~2925\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2925_combout\ = (\address[3]~input_o\ & (\address[4]~input_o\)) # (!\address[3]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~429_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~301_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~301_q\,
	datad => \memory1_inst|RAM_inst|RW~429_q\,
	combout => \memory1_inst|RAM_inst|RW~2925_combout\);

-- Location: LCCOMB_X17_Y13_N20
\memory1_inst|RAM_inst|RW~2926\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2926_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2925_combout\ & (\memory1_inst|RAM_inst|RW~493_q\)) # (!\memory1_inst|RAM_inst|RW~2925_combout\ & ((\memory1_inst|RAM_inst|RW~365_q\))))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2925_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~493_q\,
	datac => \memory1_inst|RAM_inst|RW~365_q\,
	datad => \memory1_inst|RAM_inst|RW~2925_combout\,
	combout => \memory1_inst|RAM_inst|RW~2926_combout\);

-- Location: FF_X9_Y14_N27
\memory1_inst|RAM_inst|RW~925\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~925_q\);

-- Location: FF_X11_Y14_N31
\memory1_inst|RAM_inst|RW~989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~989_q\);

-- Location: FF_X12_Y15_N7
\memory1_inst|RAM_inst|RW~797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~797_q\);

-- Location: LCCOMB_X6_Y12_N18
\memory1_inst|RAM_inst|RW~861feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~861feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~861feeder_combout\);

-- Location: FF_X6_Y12_N19
\memory1_inst|RAM_inst|RW~861\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~861feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~861_q\);

-- Location: LCCOMB_X12_Y15_N6
\memory1_inst|RAM_inst|RW~2927\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2927_combout\ = (\address[3]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~861_q\)))) # (!\address[3]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~797_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~797_q\,
	datad => \memory1_inst|RAM_inst|RW~861_q\,
	combout => \memory1_inst|RAM_inst|RW~2927_combout\);

-- Location: LCCOMB_X11_Y14_N30
\memory1_inst|RAM_inst|RW~2928\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2928_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2927_combout\ & ((\memory1_inst|RAM_inst|RW~989_q\))) # (!\memory1_inst|RAM_inst|RW~2927_combout\ & (\memory1_inst|RAM_inst|RW~925_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2927_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~925_q\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~989_q\,
	datad => \memory1_inst|RAM_inst|RW~2927_combout\,
	combout => \memory1_inst|RAM_inst|RW~2928_combout\);

-- Location: FF_X20_Y15_N1
\memory1_inst|RAM_inst|RW~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3556_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~349_q\);

-- Location: FF_X22_Y16_N27
\memory1_inst|RAM_inst|RW~477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3552_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~477_q\);

-- Location: FF_X23_Y15_N11
\memory1_inst|RAM_inst|RW~285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~285_q\);

-- Location: LCCOMB_X22_Y16_N8
\memory1_inst|RAM_inst|RW~413feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~413feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~413feeder_combout\);

-- Location: FF_X22_Y16_N9
\memory1_inst|RAM_inst|RW~413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~413feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~413_q\);

-- Location: LCCOMB_X23_Y15_N10
\memory1_inst|RAM_inst|RW~2929\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2929_combout\ = (\address[3]~input_o\ & (\address[4]~input_o\)) # (!\address[3]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~413_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~285_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~285_q\,
	datad => \memory1_inst|RAM_inst|RW~413_q\,
	combout => \memory1_inst|RAM_inst|RW~2929_combout\);

-- Location: LCCOMB_X22_Y16_N26
\memory1_inst|RAM_inst|RW~2930\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2930_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2929_combout\ & ((\memory1_inst|RAM_inst|RW~477_q\))) # (!\memory1_inst|RAM_inst|RW~2929_combout\ & (\memory1_inst|RAM_inst|RW~349_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2929_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~349_q\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~477_q\,
	datad => \memory1_inst|RAM_inst|RW~2929_combout\,
	combout => \memory1_inst|RAM_inst|RW~2930_combout\);

-- Location: LCCOMB_X15_Y13_N22
\memory1_inst|RAM_inst|RW~2931\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2931_combout\ = (\address[6]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~2928_combout\)))) # (!\address[6]~input_o\ & (!\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2930_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2928_combout\,
	datad => \memory1_inst|RAM_inst|RW~2930_combout\,
	combout => \memory1_inst|RAM_inst|RW~2931_combout\);

-- Location: FF_X19_Y13_N25
\memory1_inst|RAM_inst|RW~877\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~877_q\);

-- Location: FF_X16_Y8_N15
\memory1_inst|RAM_inst|RW~1005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1005_q\);

-- Location: FF_X12_Y15_N9
\memory1_inst|RAM_inst|RW~813\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3534_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~813_q\);

-- Location: FF_X15_Y14_N23
\memory1_inst|RAM_inst|RW~941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3542_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~941_q\);

-- Location: LCCOMB_X12_Y15_N8
\memory1_inst|RAM_inst|RW~2932\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2932_combout\ = (\address[3]~input_o\ & (\address[4]~input_o\)) # (!\address[3]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~941_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~813_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~813_q\,
	datad => \memory1_inst|RAM_inst|RW~941_q\,
	combout => \memory1_inst|RAM_inst|RW~2932_combout\);

-- Location: LCCOMB_X16_Y8_N14
\memory1_inst|RAM_inst|RW~2933\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2933_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2932_combout\ & ((\memory1_inst|RAM_inst|RW~1005_q\))) # (!\memory1_inst|RAM_inst|RW~2932_combout\ & (\memory1_inst|RAM_inst|RW~877_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2932_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~877_q\,
	datac => \memory1_inst|RAM_inst|RW~1005_q\,
	datad => \memory1_inst|RAM_inst|RW~2932_combout\,
	combout => \memory1_inst|RAM_inst|RW~2933_combout\);

-- Location: LCCOMB_X15_Y13_N20
\memory1_inst|RAM_inst|RW~2934\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2934_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2931_combout\ & ((\memory1_inst|RAM_inst|RW~2933_combout\))) # (!\memory1_inst|RAM_inst|RW~2931_combout\ & (\memory1_inst|RAM_inst|RW~2926_combout\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2931_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2926_combout\,
	datac => \memory1_inst|RAM_inst|RW~2931_combout\,
	datad => \memory1_inst|RAM_inst|RW~2933_combout\,
	combout => \memory1_inst|RAM_inst|RW~2934_combout\);

-- Location: LCCOMB_X15_Y13_N6
\memory1_inst|RAM_inst|RW~2945\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2945_combout\ = (\address[5]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~2934_combout\)))) # (!\address[5]~input_o\ & (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~2944_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2944_combout\,
	datad => \memory1_inst|RAM_inst|RW~2934_combout\,
	combout => \memory1_inst|RAM_inst|RW~2945_combout\);

-- Location: LCCOMB_X15_Y13_N16
\memory1_inst|RAM_inst|RW~2956\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2956_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2945_combout\ & ((\memory1_inst|RAM_inst|RW~2955_combout\))) # (!\memory1_inst|RAM_inst|RW~2945_combout\ & (\memory1_inst|RAM_inst|RW~2924_combout\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2945_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2924_combout\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2955_combout\,
	datad => \memory1_inst|RAM_inst|RW~2945_combout\,
	combout => \memory1_inst|RAM_inst|RW~2956_combout\);

-- Location: FF_X11_Y16_N9
\memory1_inst|RAM_inst|RW~701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3629_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~701_q\);

-- Location: FF_X15_Y8_N19
\memory1_inst|RAM_inst|RW~717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3632_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~717_q\);

-- Location: FF_X21_Y8_N11
\memory1_inst|RAM_inst|RW~189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3631_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~189_q\);

-- Location: FF_X21_Y8_N21
\memory1_inst|RAM_inst|RW~205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3630_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~205_q\);

-- Location: LCCOMB_X21_Y8_N10
\memory1_inst|RAM_inst|RW~3062\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3062_combout\ = (\address[6]~input_o\ & (\address[1]~input_o\)) # (!\address[6]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~205_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~189_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~189_q\,
	datad => \memory1_inst|RAM_inst|RW~205_q\,
	combout => \memory1_inst|RAM_inst|RW~3062_combout\);

-- Location: LCCOMB_X15_Y8_N18
\memory1_inst|RAM_inst|RW~3063\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3063_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~3062_combout\ & ((\memory1_inst|RAM_inst|RW~717_q\))) # (!\memory1_inst|RAM_inst|RW~3062_combout\ & (\memory1_inst|RAM_inst|RW~701_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~3062_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~701_q\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~717_q\,
	datad => \memory1_inst|RAM_inst|RW~3062_combout\,
	combout => \memory1_inst|RAM_inst|RW~3063_combout\);

-- Location: FF_X11_Y7_N7
\memory1_inst|RAM_inst|RW~765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3641_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~765_q\);

-- Location: FF_X15_Y7_N3
\memory1_inst|RAM_inst|RW~781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3644_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~781_q\);

-- Location: FF_X19_Y7_N29
\memory1_inst|RAM_inst|RW~253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3643_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~253_q\);

-- Location: LCCOMB_X20_Y7_N26
\memory1_inst|RAM_inst|RW~269feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~269feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~269feeder_combout\);

-- Location: FF_X20_Y7_N27
\memory1_inst|RAM_inst|RW~269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~269feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3642_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~269_q\);

-- Location: LCCOMB_X19_Y7_N28
\memory1_inst|RAM_inst|RW~3069\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3069_combout\ = (\address[1]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~269_q\)))) # (!\address[1]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~253_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~253_q\,
	datad => \memory1_inst|RAM_inst|RW~269_q\,
	combout => \memory1_inst|RAM_inst|RW~3069_combout\);

-- Location: LCCOMB_X15_Y7_N2
\memory1_inst|RAM_inst|RW~3070\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3070_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~3069_combout\ & ((\memory1_inst|RAM_inst|RW~781_q\))) # (!\memory1_inst|RAM_inst|RW~3069_combout\ & (\memory1_inst|RAM_inst|RW~765_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~3069_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~765_q\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~781_q\,
	datad => \memory1_inst|RAM_inst|RW~3069_combout\,
	combout => \memory1_inst|RAM_inst|RW~3070_combout\);

-- Location: FF_X12_Y11_N29
\memory1_inst|RAM_inst|RW~637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3586_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~637_q\);

-- Location: FF_X14_Y11_N23
\memory1_inst|RAM_inst|RW~653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3594_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~653_q\);

-- Location: FF_X20_Y12_N29
\memory1_inst|RAM_inst|RW~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3584_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~125_q\);

-- Location: LCCOMB_X21_Y12_N4
\memory1_inst|RAM_inst|RW~141feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~141feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~141feeder_combout\);

-- Location: FF_X21_Y12_N5
\memory1_inst|RAM_inst|RW~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~141feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3592_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~141_q\);

-- Location: LCCOMB_X20_Y12_N28
\memory1_inst|RAM_inst|RW~3064\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3064_combout\ = (\address[6]~input_o\ & (\address[1]~input_o\)) # (!\address[6]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~141_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~125_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~125_q\,
	datad => \memory1_inst|RAM_inst|RW~141_q\,
	combout => \memory1_inst|RAM_inst|RW~3064_combout\);

-- Location: LCCOMB_X14_Y11_N22
\memory1_inst|RAM_inst|RW~3065\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3065_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~3064_combout\ & ((\memory1_inst|RAM_inst|RW~653_q\))) # (!\memory1_inst|RAM_inst|RW~3064_combout\ & (\memory1_inst|RAM_inst|RW~637_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~3064_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~637_q\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~653_q\,
	datad => \memory1_inst|RAM_inst|RW~3064_combout\,
	combout => \memory1_inst|RAM_inst|RW~3065_combout\);

-- Location: FF_X15_Y15_N21
\memory1_inst|RAM_inst|RW~573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3583_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~573_q\);

-- Location: FF_X17_Y11_N13
\memory1_inst|RAM_inst|RW~589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3591_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~589_q\);

-- Location: FF_X17_Y11_N19
\memory1_inst|RAM_inst|RW~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3585_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~61_q\);

-- Location: FF_X21_Y9_N9
\memory1_inst|RAM_inst|RW~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3593_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~77_q\);

-- Location: LCCOMB_X17_Y11_N18
\memory1_inst|RAM_inst|RW~3066\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3066_combout\ = (\address[6]~input_o\ & (\address[1]~input_o\)) # (!\address[6]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~77_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~61_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~61_q\,
	datad => \memory1_inst|RAM_inst|RW~77_q\,
	combout => \memory1_inst|RAM_inst|RW~3066_combout\);

-- Location: LCCOMB_X17_Y11_N12
\memory1_inst|RAM_inst|RW~3067\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3067_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~3066_combout\ & ((\memory1_inst|RAM_inst|RW~589_q\))) # (!\memory1_inst|RAM_inst|RW~3066_combout\ & (\memory1_inst|RAM_inst|RW~573_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~3066_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~573_q\,
	datac => \memory1_inst|RAM_inst|RW~589_q\,
	datad => \memory1_inst|RAM_inst|RW~3066_combout\,
	combout => \memory1_inst|RAM_inst|RW~3067_combout\);

-- Location: LCCOMB_X15_Y13_N10
\memory1_inst|RAM_inst|RW~3068\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3068_combout\ = (\address[4]~input_o\ & (\address[3]~input_o\)) # (!\address[4]~input_o\ & ((\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~3065_combout\)) # (!\address[3]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~3067_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3065_combout\,
	datad => \memory1_inst|RAM_inst|RW~3067_combout\,
	combout => \memory1_inst|RAM_inst|RW~3068_combout\);

-- Location: LCCOMB_X15_Y13_N12
\memory1_inst|RAM_inst|RW~3071\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3071_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~3068_combout\ & ((\memory1_inst|RAM_inst|RW~3070_combout\))) # (!\memory1_inst|RAM_inst|RW~3068_combout\ & (\memory1_inst|RAM_inst|RW~3063_combout\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~3068_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3063_combout\,
	datac => \memory1_inst|RAM_inst|RW~3070_combout\,
	datad => \memory1_inst|RAM_inst|RW~3068_combout\,
	combout => \memory1_inst|RAM_inst|RW~3071_combout\);

-- Location: FF_X17_Y15_N25
\memory1_inst|RAM_inst|RW~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~317_q\);

-- Location: FF_X16_Y15_N21
\memory1_inst|RAM_inst|RW~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~333_q\);

-- Location: LCCOMB_X17_Y15_N24
\memory1_inst|RAM_inst|RW~3056\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3056_combout\ = (\address[1]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~333_q\)))) # (!\address[1]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~317_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~317_q\,
	datad => \memory1_inst|RAM_inst|RW~333_q\,
	combout => \memory1_inst|RAM_inst|RW~3056_combout\);

-- Location: FF_X17_Y14_N31
\memory1_inst|RAM_inst|RW~845\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~845_q\);

-- Location: LCCOMB_X16_Y17_N14
\memory1_inst|RAM_inst|RW~829feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~829feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~829feeder_combout\);

-- Location: FF_X16_Y17_N15
\memory1_inst|RAM_inst|RW~829\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~829feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3524_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~829_q\);

-- Location: LCCOMB_X17_Y14_N30
\memory1_inst|RAM_inst|RW~3057\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3057_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~3056_combout\ & (\memory1_inst|RAM_inst|RW~845_q\)) # (!\memory1_inst|RAM_inst|RW~3056_combout\ & ((\memory1_inst|RAM_inst|RW~829_q\))))) # 
-- (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~3056_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3056_combout\,
	datac => \memory1_inst|RAM_inst|RW~845_q\,
	datad => \memory1_inst|RAM_inst|RW~829_q\,
	combout => \memory1_inst|RAM_inst|RW~3057_combout\);

-- Location: LCCOMB_X14_Y12_N24
\memory1_inst|RAM_inst|RW~893feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~893feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~893feeder_combout\);

-- Location: FF_X14_Y12_N25
\memory1_inst|RAM_inst|RW~893\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~893feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~893_q\);

-- Location: FF_X19_Y11_N15
\memory1_inst|RAM_inst|RW~909\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~909_q\);

-- Location: FF_X20_Y11_N29
\memory1_inst|RAM_inst|RW~381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~381_q\);

-- Location: FF_X20_Y11_N11
\memory1_inst|RAM_inst|RW~397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~397_q\);

-- Location: LCCOMB_X20_Y11_N28
\memory1_inst|RAM_inst|RW~3054\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3054_combout\ = (\address[6]~input_o\ & (\address[1]~input_o\)) # (!\address[6]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~397_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~381_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~381_q\,
	datad => \memory1_inst|RAM_inst|RW~397_q\,
	combout => \memory1_inst|RAM_inst|RW~3054_combout\);

-- Location: LCCOMB_X19_Y11_N14
\memory1_inst|RAM_inst|RW~3055\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3055_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~3054_combout\ & ((\memory1_inst|RAM_inst|RW~909_q\))) # (!\memory1_inst|RAM_inst|RW~3054_combout\ & (\memory1_inst|RAM_inst|RW~893_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~3054_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~893_q\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~909_q\,
	datad => \memory1_inst|RAM_inst|RW~3054_combout\,
	combout => \memory1_inst|RAM_inst|RW~3055_combout\);

-- Location: LCCOMB_X15_Y13_N14
\memory1_inst|RAM_inst|RW~3058\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3058_combout\ = (\address[4]~input_o\ & (\address[3]~input_o\)) # (!\address[4]~input_o\ & ((\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~3055_combout\))) # (!\address[3]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~3057_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3057_combout\,
	datad => \memory1_inst|RAM_inst|RW~3055_combout\,
	combout => \memory1_inst|RAM_inst|RW~3058_combout\);

-- Location: FF_X23_Y8_N27
\memory1_inst|RAM_inst|RW~461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~461_q\);

-- Location: FF_X19_Y14_N31
\memory1_inst|RAM_inst|RW~973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~973_q\);

-- Location: FF_X17_Y15_N31
\memory1_inst|RAM_inst|RW~445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~445_q\);

-- Location: FF_X14_Y16_N1
\memory1_inst|RAM_inst|RW~957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~957_q\);

-- Location: LCCOMB_X17_Y15_N30
\memory1_inst|RAM_inst|RW~3052\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3052_combout\ = (\address[1]~input_o\ & (\address[6]~input_o\)) # (!\address[1]~input_o\ & ((\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~957_q\))) # (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~445_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~445_q\,
	datad => \memory1_inst|RAM_inst|RW~957_q\,
	combout => \memory1_inst|RAM_inst|RW~3052_combout\);

-- Location: LCCOMB_X19_Y14_N30
\memory1_inst|RAM_inst|RW~3053\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3053_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~3052_combout\ & ((\memory1_inst|RAM_inst|RW~973_q\))) # (!\memory1_inst|RAM_inst|RW~3052_combout\ & (\memory1_inst|RAM_inst|RW~461_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~3052_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~461_q\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~973_q\,
	datad => \memory1_inst|RAM_inst|RW~3052_combout\,
	combout => \memory1_inst|RAM_inst|RW~3053_combout\);

-- Location: LCCOMB_X20_Y16_N26
\memory1_inst|RAM_inst|RW~1021feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1021feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1021feeder_combout\);

-- Location: FF_X20_Y16_N27
\memory1_inst|RAM_inst|RW~1021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1021feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1021_q\);

-- Location: FF_X21_Y17_N23
\memory1_inst|RAM_inst|RW~1037\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1037_q\);

-- Location: FF_X21_Y17_N1
\memory1_inst|RAM_inst|RW~509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~509_q\);

-- Location: FF_X23_Y8_N5
\memory1_inst|RAM_inst|RW~525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~525_q\);

-- Location: LCCOMB_X21_Y17_N0
\memory1_inst|RAM_inst|RW~3059\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3059_combout\ = (\address[1]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~525_q\)))) # (!\address[1]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~509_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~509_q\,
	datad => \memory1_inst|RAM_inst|RW~525_q\,
	combout => \memory1_inst|RAM_inst|RW~3059_combout\);

-- Location: LCCOMB_X21_Y17_N22
\memory1_inst|RAM_inst|RW~3060\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3060_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~3059_combout\ & ((\memory1_inst|RAM_inst|RW~1037_q\))) # (!\memory1_inst|RAM_inst|RW~3059_combout\ & (\memory1_inst|RAM_inst|RW~1021_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~3059_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1021_q\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1037_q\,
	datad => \memory1_inst|RAM_inst|RW~3059_combout\,
	combout => \memory1_inst|RAM_inst|RW~3060_combout\);

-- Location: LCCOMB_X15_Y13_N0
\memory1_inst|RAM_inst|RW~3061\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3061_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~3058_combout\ & ((\memory1_inst|RAM_inst|RW~3060_combout\))) # (!\memory1_inst|RAM_inst|RW~3058_combout\ & (\memory1_inst|RAM_inst|RW~3053_combout\)))) # 
-- (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~3058_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3058_combout\,
	datac => \memory1_inst|RAM_inst|RW~3053_combout\,
	datad => \memory1_inst|RAM_inst|RW~3060_combout\,
	combout => \memory1_inst|RAM_inst|RW~3061_combout\);

-- Location: LCCOMB_X15_Y13_N18
\memory1_inst|RAM_inst|RW~3072\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3072_combout\ = (\address[7]~input_o\ & (((\address[5]~input_o\)))) # (!\address[7]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~3061_combout\))) # (!\address[5]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~3071_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3071_combout\,
	datab => \address[7]~input_o\,
	datac => \address[5]~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3061_combout\,
	combout => \memory1_inst|RAM_inst|RW~3072_combout\);

-- Location: FF_X23_Y10_N1
\memory1_inst|RAM_inst|RW~1485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1485_q\);

-- Location: FF_X14_Y14_N7
\memory1_inst|RAM_inst|RW~1997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1997_q\);

-- Location: FF_X6_Y11_N11
\memory1_inst|RAM_inst|RW~1357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3684_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1357_q\);

-- Location: FF_X6_Y11_N1
\memory1_inst|RAM_inst|RW~1869\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1869_q\);

-- Location: LCCOMB_X6_Y11_N10
\memory1_inst|RAM_inst|RW~3073\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3073_combout\ = (\address[4]~input_o\ & (\address[6]~input_o\)) # (!\address[4]~input_o\ & ((\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~1869_q\))) # (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~1357_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1357_q\,
	datad => \memory1_inst|RAM_inst|RW~1869_q\,
	combout => \memory1_inst|RAM_inst|RW~3073_combout\);

-- Location: LCCOMB_X14_Y14_N6
\memory1_inst|RAM_inst|RW~3074\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3074_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~3073_combout\ & ((\memory1_inst|RAM_inst|RW~1997_q\))) # (!\memory1_inst|RAM_inst|RW~3073_combout\ & (\memory1_inst|RAM_inst|RW~1485_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~3073_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1485_q\,
	datac => \memory1_inst|RAM_inst|RW~1997_q\,
	datad => \memory1_inst|RAM_inst|RW~3073_combout\,
	combout => \memory1_inst|RAM_inst|RW~3074_combout\);

-- Location: FF_X10_Y14_N29
\memory1_inst|RAM_inst|RW~1933\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1933_q\);

-- Location: FF_X15_Y16_N29
\memory1_inst|RAM_inst|RW~2061\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2061_q\);

-- Location: FF_X12_Y16_N21
\memory1_inst|RAM_inst|RW~1421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3649_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1421_q\);

-- Location: LCCOMB_X19_Y8_N18
\memory1_inst|RAM_inst|RW~1549feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1549feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1549feeder_combout\);

-- Location: FF_X19_Y8_N19
\memory1_inst|RAM_inst|RW~1549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1549feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1549_q\);

-- Location: LCCOMB_X12_Y16_N20
\memory1_inst|RAM_inst|RW~3080\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3080_combout\ = (\address[4]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~1549_q\)))) # (!\address[4]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~1421_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1421_q\,
	datad => \memory1_inst|RAM_inst|RW~1549_q\,
	combout => \memory1_inst|RAM_inst|RW~3080_combout\);

-- Location: LCCOMB_X15_Y16_N28
\memory1_inst|RAM_inst|RW~3081\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3081_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~3080_combout\ & ((\memory1_inst|RAM_inst|RW~2061_q\))) # (!\memory1_inst|RAM_inst|RW~3080_combout\ & (\memory1_inst|RAM_inst|RW~1933_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~3080_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1933_q\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2061_q\,
	datad => \memory1_inst|RAM_inst|RW~3080_combout\,
	combout => \memory1_inst|RAM_inst|RW~3081_combout\);

-- Location: FF_X23_Y17_N29
\memory1_inst|RAM_inst|RW~1469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1469_q\);

-- Location: FF_X19_Y18_N15
\memory1_inst|RAM_inst|RW~1981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1981_q\);

-- Location: FF_X20_Y14_N25
\memory1_inst|RAM_inst|RW~1341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1341_q\);

-- Location: LCCOMB_X20_Y14_N6
\memory1_inst|RAM_inst|RW~1853feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1853feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1853feeder_combout\);

-- Location: FF_X20_Y14_N7
\memory1_inst|RAM_inst|RW~1853\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1853feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1853_q\);

-- Location: LCCOMB_X20_Y14_N24
\memory1_inst|RAM_inst|RW~3077\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3077_combout\ = (\address[4]~input_o\ & (\address[6]~input_o\)) # (!\address[4]~input_o\ & ((\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~1853_q\))) # (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~1341_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1341_q\,
	datad => \memory1_inst|RAM_inst|RW~1853_q\,
	combout => \memory1_inst|RAM_inst|RW~3077_combout\);

-- Location: LCCOMB_X19_Y18_N14
\memory1_inst|RAM_inst|RW~3078\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3078_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~3077_combout\ & ((\memory1_inst|RAM_inst|RW~1981_q\))) # (!\memory1_inst|RAM_inst|RW~3077_combout\ & (\memory1_inst|RAM_inst|RW~1469_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~3077_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1469_q\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1981_q\,
	datad => \memory1_inst|RAM_inst|RW~3077_combout\,
	combout => \memory1_inst|RAM_inst|RW~3078_combout\);

-- Location: FF_X19_Y16_N31
\memory1_inst|RAM_inst|RW~1533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1533_q\);

-- Location: FF_X19_Y18_N21
\memory1_inst|RAM_inst|RW~2045\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2045_q\);

-- Location: FF_X19_Y16_N25
\memory1_inst|RAM_inst|RW~1405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3647_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1405_q\);

-- Location: FF_X10_Y14_N11
\memory1_inst|RAM_inst|RW~1917\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3659_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1917_q\);

-- Location: LCCOMB_X19_Y16_N24
\memory1_inst|RAM_inst|RW~3075\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3075_combout\ = (\address[4]~input_o\ & (\address[6]~input_o\)) # (!\address[4]~input_o\ & ((\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~1917_q\))) # (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~1405_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1405_q\,
	datad => \memory1_inst|RAM_inst|RW~1917_q\,
	combout => \memory1_inst|RAM_inst|RW~3075_combout\);

-- Location: LCCOMB_X19_Y18_N20
\memory1_inst|RAM_inst|RW~3076\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3076_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~3075_combout\ & ((\memory1_inst|RAM_inst|RW~2045_q\))) # (!\memory1_inst|RAM_inst|RW~3075_combout\ & (\memory1_inst|RAM_inst|RW~1533_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~3075_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1533_q\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2045_q\,
	datad => \memory1_inst|RAM_inst|RW~3075_combout\,
	combout => \memory1_inst|RAM_inst|RW~3076_combout\);

-- Location: LCCOMB_X12_Y12_N6
\memory1_inst|RAM_inst|RW~3079\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3079_combout\ = (\address[1]~input_o\ & (\address[3]~input_o\)) # (!\address[1]~input_o\ & ((\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~3076_combout\))) # (!\address[3]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~3078_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3078_combout\,
	datad => \memory1_inst|RAM_inst|RW~3076_combout\,
	combout => \memory1_inst|RAM_inst|RW~3079_combout\);

-- Location: LCCOMB_X12_Y12_N0
\memory1_inst|RAM_inst|RW~3082\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3082_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~3079_combout\ & ((\memory1_inst|RAM_inst|RW~3081_combout\))) # (!\memory1_inst|RAM_inst|RW~3079_combout\ & (\memory1_inst|RAM_inst|RW~3074_combout\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~3079_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3074_combout\,
	datac => \memory1_inst|RAM_inst|RW~3081_combout\,
	datad => \memory1_inst|RAM_inst|RW~3079_combout\,
	combout => \memory1_inst|RAM_inst|RW~3082_combout\);

-- Location: FF_X16_Y3_N13
\memory1_inst|RAM_inst|RW~1213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1213_q\);

-- Location: FF_X15_Y3_N15
\memory1_inst|RAM_inst|RW~1725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1725_q\);

-- Location: LCCOMB_X16_Y3_N12
\memory1_inst|RAM_inst|RW~3042\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3042_combout\ = (\address[6]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~1725_q\)))) # (!\address[6]~input_o\ & (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~1213_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1213_q\,
	datad => \memory1_inst|RAM_inst|RW~1725_q\,
	combout => \memory1_inst|RAM_inst|RW~3042_combout\);

-- Location: FF_X16_Y3_N11
\memory1_inst|RAM_inst|RW~1229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1229_q\);

-- Location: LCCOMB_X17_Y8_N0
\memory1_inst|RAM_inst|RW~1741feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1741feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1741feeder_combout\);

-- Location: FF_X17_Y8_N1
\memory1_inst|RAM_inst|RW~1741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1741feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1741_q\);

-- Location: LCCOMB_X16_Y3_N10
\memory1_inst|RAM_inst|RW~3043\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3043_combout\ = (\memory1_inst|RAM_inst|RW~3042_combout\ & (((\memory1_inst|RAM_inst|RW~1741_q\)) # (!\address[1]~input_o\))) # (!\memory1_inst|RAM_inst|RW~3042_combout\ & (\address[1]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~1229_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3042_combout\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1229_q\,
	datad => \memory1_inst|RAM_inst|RW~1741_q\,
	combout => \memory1_inst|RAM_inst|RW~3043_combout\);

-- Location: LCCOMB_X17_Y5_N12
\memory1_inst|RAM_inst|RW~1661feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1661feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1661feeder_combout\);

-- Location: FF_X17_Y5_N13
\memory1_inst|RAM_inst|RW~1661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1661feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1661_q\);

-- Location: FF_X14_Y11_N31
\memory1_inst|RAM_inst|RW~1677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1677_q\);

-- Location: FF_X15_Y6_N1
\memory1_inst|RAM_inst|RW~1149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1149_q\);

-- Location: FF_X9_Y12_N15
\memory1_inst|RAM_inst|RW~1165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1165_q\);

-- Location: LCCOMB_X15_Y6_N0
\memory1_inst|RAM_inst|RW~3044\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3044_combout\ = (\address[1]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~1165_q\)))) # (!\address[1]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~1149_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1149_q\,
	datad => \memory1_inst|RAM_inst|RW~1165_q\,
	combout => \memory1_inst|RAM_inst|RW~3044_combout\);

-- Location: LCCOMB_X14_Y11_N30
\memory1_inst|RAM_inst|RW~3045\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3045_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~3044_combout\ & ((\memory1_inst|RAM_inst|RW~1677_q\))) # (!\memory1_inst|RAM_inst|RW~3044_combout\ & (\memory1_inst|RAM_inst|RW~1661_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~3044_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1661_q\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1677_q\,
	datad => \memory1_inst|RAM_inst|RW~3044_combout\,
	combout => \memory1_inst|RAM_inst|RW~3045_combout\);

-- Location: LCCOMB_X12_Y12_N28
\memory1_inst|RAM_inst|RW~1101feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1101feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1101feeder_combout\);

-- Location: FF_X12_Y12_N29
\memory1_inst|RAM_inst|RW~1101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1101feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1101_q\);

-- Location: FF_X14_Y10_N1
\memory1_inst|RAM_inst|RW~1613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1613_q\);

-- Location: FF_X14_Y6_N21
\memory1_inst|RAM_inst|RW~1085\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1085_q\);

-- Location: LCCOMB_X6_Y9_N8
\memory1_inst|RAM_inst|RW~1597feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1597feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1597feeder_combout\);

-- Location: FF_X6_Y9_N9
\memory1_inst|RAM_inst|RW~1597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1597feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1597_q\);

-- Location: LCCOMB_X14_Y6_N20
\memory1_inst|RAM_inst|RW~3046\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3046_combout\ = (\address[1]~input_o\ & (\address[6]~input_o\)) # (!\address[1]~input_o\ & ((\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~1597_q\))) # (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~1085_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1085_q\,
	datad => \memory1_inst|RAM_inst|RW~1597_q\,
	combout => \memory1_inst|RAM_inst|RW~3046_combout\);

-- Location: LCCOMB_X14_Y10_N0
\memory1_inst|RAM_inst|RW~3047\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3047_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~3046_combout\ & ((\memory1_inst|RAM_inst|RW~1613_q\))) # (!\memory1_inst|RAM_inst|RW~3046_combout\ & (\memory1_inst|RAM_inst|RW~1101_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~3046_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1101_q\,
	datac => \memory1_inst|RAM_inst|RW~1613_q\,
	datad => \memory1_inst|RAM_inst|RW~3046_combout\,
	combout => \memory1_inst|RAM_inst|RW~3047_combout\);

-- Location: LCCOMB_X14_Y11_N28
\memory1_inst|RAM_inst|RW~3048\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3048_combout\ = (\address[4]~input_o\ & (\address[3]~input_o\)) # (!\address[4]~input_o\ & ((\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~3045_combout\)) # (!\address[3]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~3047_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3045_combout\,
	datad => \memory1_inst|RAM_inst|RW~3047_combout\,
	combout => \memory1_inst|RAM_inst|RW~3048_combout\);

-- Location: LCCOMB_X11_Y4_N0
\memory1_inst|RAM_inst|RW~1789feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1789feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1789feeder_combout\);

-- Location: FF_X11_Y4_N1
\memory1_inst|RAM_inst|RW~1789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1789feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1789_q\);

-- Location: FF_X15_Y5_N19
\memory1_inst|RAM_inst|RW~1805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1805_q\);

-- Location: FF_X16_Y4_N19
\memory1_inst|RAM_inst|RW~1277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1277_q\);

-- Location: LCCOMB_X22_Y7_N28
\memory1_inst|RAM_inst|RW~1293feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1293feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1293feeder_combout\);

-- Location: FF_X22_Y7_N29
\memory1_inst|RAM_inst|RW~1293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1293feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1293_q\);

-- Location: LCCOMB_X16_Y4_N18
\memory1_inst|RAM_inst|RW~3049\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3049_combout\ = (\address[1]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~1293_q\)))) # (!\address[1]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~1277_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1277_q\,
	datad => \memory1_inst|RAM_inst|RW~1293_q\,
	combout => \memory1_inst|RAM_inst|RW~3049_combout\);

-- Location: LCCOMB_X15_Y5_N18
\memory1_inst|RAM_inst|RW~3050\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3050_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~3049_combout\ & ((\memory1_inst|RAM_inst|RW~1805_q\))) # (!\memory1_inst|RAM_inst|RW~3049_combout\ & (\memory1_inst|RAM_inst|RW~1789_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~3049_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1789_q\,
	datac => \memory1_inst|RAM_inst|RW~1805_q\,
	datad => \memory1_inst|RAM_inst|RW~3049_combout\,
	combout => \memory1_inst|RAM_inst|RW~3050_combout\);

-- Location: LCCOMB_X15_Y9_N20
\memory1_inst|RAM_inst|RW~3051\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3051_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~3048_combout\ & ((\memory1_inst|RAM_inst|RW~3050_combout\))) # (!\memory1_inst|RAM_inst|RW~3048_combout\ & (\memory1_inst|RAM_inst|RW~3043_combout\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~3048_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3043_combout\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3048_combout\,
	datad => \memory1_inst|RAM_inst|RW~3050_combout\,
	combout => \memory1_inst|RAM_inst|RW~3051_combout\);

-- Location: LCCOMB_X15_Y13_N4
\memory1_inst|RAM_inst|RW~3083\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3083_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~3072_combout\ & (\memory1_inst|RAM_inst|RW~3082_combout\)) # (!\memory1_inst|RAM_inst|RW~3072_combout\ & ((\memory1_inst|RAM_inst|RW~3051_combout\))))) # 
-- (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~3072_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3072_combout\,
	datac => \memory1_inst|RAM_inst|RW~3082_combout\,
	datad => \memory1_inst|RAM_inst|RW~3051_combout\,
	combout => \memory1_inst|RAM_inst|RW~3083_combout\);

-- Location: LCCOMB_X6_Y12_N4
\memory1_inst|RAM_inst|RW~981feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~981feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~981feeder_combout\);

-- Location: FF_X6_Y12_N5
\memory1_inst|RAM_inst|RW~981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~981feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~981_q\);

-- Location: FF_X8_Y10_N3
\memory1_inst|RAM_inst|RW~853\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3545_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~853_q\);

-- Location: FF_X7_Y13_N23
\memory1_inst|RAM_inst|RW~789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3547_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~789_q\);

-- Location: LCCOMB_X11_Y14_N16
\memory1_inst|RAM_inst|RW~917feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~917feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~917feeder_combout\);

-- Location: FF_X11_Y14_N17
\memory1_inst|RAM_inst|RW~917\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~917feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~917_q\);

-- Location: LCCOMB_X7_Y13_N22
\memory1_inst|RAM_inst|RW~2999\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2999_combout\ = (\address[3]~input_o\ & (\address[4]~input_o\)) # (!\address[3]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~917_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~789_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~789_q\,
	datad => \memory1_inst|RAM_inst|RW~917_q\,
	combout => \memory1_inst|RAM_inst|RW~2999_combout\);

-- Location: LCCOMB_X8_Y10_N2
\memory1_inst|RAM_inst|RW~3000\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3000_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2999_combout\ & (\memory1_inst|RAM_inst|RW~981_q\)) # (!\memory1_inst|RAM_inst|RW~2999_combout\ & ((\memory1_inst|RAM_inst|RW~853_q\))))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2999_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~981_q\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~853_q\,
	datad => \memory1_inst|RAM_inst|RW~2999_combout\,
	combout => \memory1_inst|RAM_inst|RW~3000_combout\);

-- Location: FF_X6_Y10_N21
\memory1_inst|RAM_inst|RW~661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3605_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~661_q\);

-- Location: FF_X7_Y12_N19
\memory1_inst|RAM_inst|RW~533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~533_q\);

-- Location: FF_X8_Y12_N27
\memory1_inst|RAM_inst|RW~597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~597_q\);

-- Location: LCCOMB_X7_Y12_N18
\memory1_inst|RAM_inst|RW~3003\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3003_combout\ = (\address[3]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~597_q\)))) # (!\address[3]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~533_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~533_q\,
	datad => \memory1_inst|RAM_inst|RW~597_q\,
	combout => \memory1_inst|RAM_inst|RW~3003_combout\);

-- Location: FF_X7_Y10_N25
\memory1_inst|RAM_inst|RW~725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3596_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~725_q\);

-- Location: LCCOMB_X8_Y10_N8
\memory1_inst|RAM_inst|RW~3004\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3004_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~3003_combout\ & ((\memory1_inst|RAM_inst|RW~725_q\))) # (!\memory1_inst|RAM_inst|RW~3003_combout\ & (\memory1_inst|RAM_inst|RW~661_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~3003_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~661_q\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3003_combout\,
	datad => \memory1_inst|RAM_inst|RW~725_q\,
	combout => \memory1_inst|RAM_inst|RW~3004_combout\);

-- Location: FF_X7_Y9_N3
\memory1_inst|RAM_inst|RW~1685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1685_q\);

-- Location: FF_X7_Y10_N11
\memory1_inst|RAM_inst|RW~1749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1749_q\);

-- Location: FF_X10_Y10_N11
\memory1_inst|RAM_inst|RW~1557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1557_q\);

-- Location: LCCOMB_X9_Y6_N14
\memory1_inst|RAM_inst|RW~1621feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1621feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1621feeder_combout\);

-- Location: FF_X9_Y6_N15
\memory1_inst|RAM_inst|RW~1621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1621feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1621_q\);

-- Location: LCCOMB_X10_Y10_N10
\memory1_inst|RAM_inst|RW~3001\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3001_combout\ = (\address[4]~input_o\ & (\address[3]~input_o\)) # (!\address[4]~input_o\ & ((\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~1621_q\))) # (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~1557_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1557_q\,
	datad => \memory1_inst|RAM_inst|RW~1621_q\,
	combout => \memory1_inst|RAM_inst|RW~3001_combout\);

-- Location: LCCOMB_X7_Y10_N10
\memory1_inst|RAM_inst|RW~3002\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3002_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~3001_combout\ & ((\memory1_inst|RAM_inst|RW~1749_q\))) # (!\memory1_inst|RAM_inst|RW~3001_combout\ & (\memory1_inst|RAM_inst|RW~1685_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~3001_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1685_q\,
	datac => \memory1_inst|RAM_inst|RW~1749_q\,
	datad => \memory1_inst|RAM_inst|RW~3001_combout\,
	combout => \memory1_inst|RAM_inst|RW~3002_combout\);

-- Location: LCCOMB_X8_Y10_N26
\memory1_inst|RAM_inst|RW~3005\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3005_combout\ = (\address[7]~input_o\ & ((\address[5]~input_o\) # ((\memory1_inst|RAM_inst|RW~3002_combout\)))) # (!\address[7]~input_o\ & (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~3004_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3004_combout\,
	datad => \memory1_inst|RAM_inst|RW~3002_combout\,
	combout => \memory1_inst|RAM_inst|RW~3005_combout\);

-- Location: FF_X6_Y13_N31
\memory1_inst|RAM_inst|RW~1877\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1877_q\);

-- Location: FF_X6_Y13_N1
\memory1_inst|RAM_inst|RW~2005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2005_q\);

-- Location: FF_X7_Y13_N25
\memory1_inst|RAM_inst|RW~1813\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1813_q\);

-- Location: FF_X10_Y15_N21
\memory1_inst|RAM_inst|RW~1941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3671_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1941_q\);

-- Location: LCCOMB_X7_Y13_N24
\memory1_inst|RAM_inst|RW~3006\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3006_combout\ = (\address[3]~input_o\ & (\address[4]~input_o\)) # (!\address[3]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~1941_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1813_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1813_q\,
	datad => \memory1_inst|RAM_inst|RW~1941_q\,
	combout => \memory1_inst|RAM_inst|RW~3006_combout\);

-- Location: LCCOMB_X6_Y13_N0
\memory1_inst|RAM_inst|RW~3007\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3007_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~3006_combout\ & ((\memory1_inst|RAM_inst|RW~2005_q\))) # (!\memory1_inst|RAM_inst|RW~3006_combout\ & (\memory1_inst|RAM_inst|RW~1877_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~3006_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1877_q\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2005_q\,
	datad => \memory1_inst|RAM_inst|RW~3006_combout\,
	combout => \memory1_inst|RAM_inst|RW~3007_combout\);

-- Location: LCCOMB_X8_Y10_N28
\memory1_inst|RAM_inst|RW~3008\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3008_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~3005_combout\ & ((\memory1_inst|RAM_inst|RW~3007_combout\))) # (!\memory1_inst|RAM_inst|RW~3005_combout\ & (\memory1_inst|RAM_inst|RW~3000_combout\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~3005_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3000_combout\,
	datac => \memory1_inst|RAM_inst|RW~3005_combout\,
	datad => \memory1_inst|RAM_inst|RW~3007_combout\,
	combout => \memory1_inst|RAM_inst|RW~3008_combout\);

-- Location: FF_X6_Y10_N7
\memory1_inst|RAM_inst|RW~869\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3533_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~869_q\);

-- Location: FF_X10_Y12_N19
\memory1_inst|RAM_inst|RW~997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3541_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~997_q\);

-- Location: FF_X10_Y12_N29
\memory1_inst|RAM_inst|RW~805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3535_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~805_q\);

-- Location: LCCOMB_X11_Y15_N26
\memory1_inst|RAM_inst|RW~933feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~933feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~933feeder_combout\);

-- Location: FF_X11_Y15_N27
\memory1_inst|RAM_inst|RW~933\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~933feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~933_q\);

-- Location: LCCOMB_X10_Y12_N28
\memory1_inst|RAM_inst|RW~3030\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3030_combout\ = (\address[4]~input_o\ & ((\address[3]~input_o\) # ((\memory1_inst|RAM_inst|RW~933_q\)))) # (!\address[4]~input_o\ & (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~805_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~805_q\,
	datad => \memory1_inst|RAM_inst|RW~933_q\,
	combout => \memory1_inst|RAM_inst|RW~3030_combout\);

-- Location: LCCOMB_X10_Y12_N18
\memory1_inst|RAM_inst|RW~3031\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3031_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~3030_combout\ & ((\memory1_inst|RAM_inst|RW~997_q\))) # (!\memory1_inst|RAM_inst|RW~3030_combout\ & (\memory1_inst|RAM_inst|RW~869_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~3030_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~869_q\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~997_q\,
	datad => \memory1_inst|RAM_inst|RW~3030_combout\,
	combout => \memory1_inst|RAM_inst|RW~3031_combout\);

-- Location: FF_X9_Y13_N13
\memory1_inst|RAM_inst|RW~1893\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1893_q\);

-- Location: FF_X9_Y13_N7
\memory1_inst|RAM_inst|RW~2021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2021_q\);

-- Location: FF_X10_Y13_N23
\memory1_inst|RAM_inst|RW~1829\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1829_q\);

-- Location: FF_X10_Y16_N17
\memory1_inst|RAM_inst|RW~1957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3670_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1957_q\);

-- Location: LCCOMB_X10_Y13_N22
\memory1_inst|RAM_inst|RW~3037\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3037_combout\ = (\address[3]~input_o\ & (\address[4]~input_o\)) # (!\address[3]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~1957_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1829_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1829_q\,
	datad => \memory1_inst|RAM_inst|RW~1957_q\,
	combout => \memory1_inst|RAM_inst|RW~3037_combout\);

-- Location: LCCOMB_X9_Y13_N6
\memory1_inst|RAM_inst|RW~3038\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3038_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~3037_combout\ & ((\memory1_inst|RAM_inst|RW~2021_q\))) # (!\memory1_inst|RAM_inst|RW~3037_combout\ & (\memory1_inst|RAM_inst|RW~1893_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~3037_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1893_q\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2021_q\,
	datad => \memory1_inst|RAM_inst|RW~3037_combout\,
	combout => \memory1_inst|RAM_inst|RW~3038_combout\);

-- Location: LCCOMB_X9_Y7_N10
\memory1_inst|RAM_inst|RW~1701feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1701feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1701feeder_combout\);

-- Location: FF_X9_Y7_N11
\memory1_inst|RAM_inst|RW~1701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1701feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1701_q\);

-- Location: FF_X9_Y11_N27
\memory1_inst|RAM_inst|RW~1765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1765_q\);

-- Location: FF_X10_Y13_N5
\memory1_inst|RAM_inst|RW~1573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1573_q\);

-- Location: FF_X8_Y13_N9
\memory1_inst|RAM_inst|RW~1637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1637_q\);

-- Location: LCCOMB_X10_Y13_N4
\memory1_inst|RAM_inst|RW~3032\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3032_combout\ = (\address[3]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~1637_q\)))) # (!\address[3]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1573_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1573_q\,
	datad => \memory1_inst|RAM_inst|RW~1637_q\,
	combout => \memory1_inst|RAM_inst|RW~3032_combout\);

-- Location: LCCOMB_X9_Y11_N26
\memory1_inst|RAM_inst|RW~3033\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3033_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~3032_combout\ & ((\memory1_inst|RAM_inst|RW~1765_q\))) # (!\memory1_inst|RAM_inst|RW~3032_combout\ & (\memory1_inst|RAM_inst|RW~1701_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~3032_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1701_q\,
	datac => \memory1_inst|RAM_inst|RW~1765_q\,
	datad => \memory1_inst|RAM_inst|RW~3032_combout\,
	combout => \memory1_inst|RAM_inst|RW~3033_combout\);

-- Location: LCCOMB_X14_Y15_N30
\memory1_inst|RAM_inst|RW~677feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~677feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~677feeder_combout\);

-- Location: FF_X14_Y15_N31
\memory1_inst|RAM_inst|RW~677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~677feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3608_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~677_q\);

-- Location: FF_X9_Y11_N29
\memory1_inst|RAM_inst|RW~741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3600_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~741_q\);

-- Location: FF_X12_Y9_N15
\memory1_inst|RAM_inst|RW~549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3624_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~549_q\);

-- Location: FF_X8_Y12_N29
\memory1_inst|RAM_inst|RW~613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~613_q\);

-- Location: LCCOMB_X12_Y9_N14
\memory1_inst|RAM_inst|RW~3034\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3034_combout\ = (\address[4]~input_o\ & (\address[3]~input_o\)) # (!\address[4]~input_o\ & ((\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~613_q\))) # (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~549_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~549_q\,
	datad => \memory1_inst|RAM_inst|RW~613_q\,
	combout => \memory1_inst|RAM_inst|RW~3034_combout\);

-- Location: LCCOMB_X9_Y11_N28
\memory1_inst|RAM_inst|RW~3035\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3035_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~3034_combout\ & ((\memory1_inst|RAM_inst|RW~741_q\))) # (!\memory1_inst|RAM_inst|RW~3034_combout\ & (\memory1_inst|RAM_inst|RW~677_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~3034_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~677_q\,
	datac => \memory1_inst|RAM_inst|RW~741_q\,
	datad => \memory1_inst|RAM_inst|RW~3034_combout\,
	combout => \memory1_inst|RAM_inst|RW~3035_combout\);

-- Location: LCCOMB_X9_Y11_N6
\memory1_inst|RAM_inst|RW~3036\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3036_combout\ = (\address[7]~input_o\ & ((\address[5]~input_o\) # ((\memory1_inst|RAM_inst|RW~3033_combout\)))) # (!\address[7]~input_o\ & (!\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~3035_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3033_combout\,
	datad => \memory1_inst|RAM_inst|RW~3035_combout\,
	combout => \memory1_inst|RAM_inst|RW~3036_combout\);

-- Location: LCCOMB_X9_Y11_N8
\memory1_inst|RAM_inst|RW~3039\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3039_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~3036_combout\ & ((\memory1_inst|RAM_inst|RW~3038_combout\))) # (!\memory1_inst|RAM_inst|RW~3036_combout\ & (\memory1_inst|RAM_inst|RW~3031_combout\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~3036_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3031_combout\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3038_combout\,
	datad => \memory1_inst|RAM_inst|RW~3036_combout\,
	combout => \memory1_inst|RAM_inst|RW~3039_combout\);

-- Location: FF_X16_Y13_N25
\memory1_inst|RAM_inst|RW~21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3623_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~21_q\);

-- Location: FF_X20_Y12_N31
\memory1_inst|RAM_inst|RW~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~85_q\);

-- Location: LCCOMB_X16_Y13_N24
\memory1_inst|RAM_inst|RW~3023\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3023_combout\ = (\address[4]~input_o\ & (\address[3]~input_o\)) # (!\address[4]~input_o\ & ((\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~85_q\))) # (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~21_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~21_q\,
	datad => \memory1_inst|RAM_inst|RW~85_q\,
	combout => \memory1_inst|RAM_inst|RW~3023_combout\);

-- Location: FF_X16_Y13_N3
\memory1_inst|RAM_inst|RW~213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3599_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~213_q\);

-- Location: FF_X19_Y5_N19
\memory1_inst|RAM_inst|RW~149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3607_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~149_q\);

-- Location: LCCOMB_X16_Y13_N2
\memory1_inst|RAM_inst|RW~3024\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3024_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~3023_combout\ & (\memory1_inst|RAM_inst|RW~213_q\)) # (!\memory1_inst|RAM_inst|RW~3023_combout\ & ((\memory1_inst|RAM_inst|RW~149_q\))))) # 
-- (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~3023_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3023_combout\,
	datac => \memory1_inst|RAM_inst|RW~213_q\,
	datad => \memory1_inst|RAM_inst|RW~149_q\,
	combout => \memory1_inst|RAM_inst|RW~3024_combout\);

-- Location: LCCOMB_X9_Y4_N0
\memory1_inst|RAM_inst|RW~1173feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1173feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1173feeder_combout\);

-- Location: FF_X9_Y4_N1
\memory1_inst|RAM_inst|RW~1173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1173feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1173_q\);

-- Location: FF_X9_Y5_N27
\memory1_inst|RAM_inst|RW~1237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1237_q\);

-- Location: FF_X9_Y5_N25
\memory1_inst|RAM_inst|RW~1045\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1045_q\);

-- Location: FF_X8_Y5_N29
\memory1_inst|RAM_inst|RW~1109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1109_q\);

-- Location: LCCOMB_X9_Y5_N24
\memory1_inst|RAM_inst|RW~3021\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3021_combout\ = (\address[3]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~1109_q\)))) # (!\address[3]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1045_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1045_q\,
	datad => \memory1_inst|RAM_inst|RW~1109_q\,
	combout => \memory1_inst|RAM_inst|RW~3021_combout\);

-- Location: LCCOMB_X9_Y5_N26
\memory1_inst|RAM_inst|RW~3022\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3022_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~3021_combout\ & ((\memory1_inst|RAM_inst|RW~1237_q\))) # (!\memory1_inst|RAM_inst|RW~3021_combout\ & (\memory1_inst|RAM_inst|RW~1173_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~3021_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1173_q\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1237_q\,
	datad => \memory1_inst|RAM_inst|RW~3021_combout\,
	combout => \memory1_inst|RAM_inst|RW~3022_combout\);

-- Location: LCCOMB_X16_Y13_N16
\memory1_inst|RAM_inst|RW~3025\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3025_combout\ = (\address[5]~input_o\ & (((\address[7]~input_o\)))) # (!\address[5]~input_o\ & ((\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~3022_combout\))) # (!\address[7]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~3024_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3024_combout\,
	datac => \address[7]~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3022_combout\,
	combout => \memory1_inst|RAM_inst|RW~3025_combout\);

-- Location: FF_X21_Y13_N3
\memory1_inst|RAM_inst|RW~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~341_q\);

-- Location: FF_X21_Y16_N23
\memory1_inst|RAM_inst|RW~469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~469_q\);

-- Location: FF_X20_Y15_N11
\memory1_inst|RAM_inst|RW~277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~277_q\);

-- Location: LCCOMB_X22_Y15_N26
\memory1_inst|RAM_inst|RW~405feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~405feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~405feeder_combout\);

-- Location: FF_X22_Y15_N27
\memory1_inst|RAM_inst|RW~405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~405feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~405_q\);

-- Location: LCCOMB_X20_Y15_N10
\memory1_inst|RAM_inst|RW~3019\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3019_combout\ = (\address[4]~input_o\ & ((\address[3]~input_o\) # ((\memory1_inst|RAM_inst|RW~405_q\)))) # (!\address[4]~input_o\ & (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~277_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~277_q\,
	datad => \memory1_inst|RAM_inst|RW~405_q\,
	combout => \memory1_inst|RAM_inst|RW~3019_combout\);

-- Location: LCCOMB_X21_Y16_N22
\memory1_inst|RAM_inst|RW~3020\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3020_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~3019_combout\ & ((\memory1_inst|RAM_inst|RW~469_q\))) # (!\memory1_inst|RAM_inst|RW~3019_combout\ & (\memory1_inst|RAM_inst|RW~341_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~3019_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~341_q\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~469_q\,
	datad => \memory1_inst|RAM_inst|RW~3019_combout\,
	combout => \memory1_inst|RAM_inst|RW~3020_combout\);

-- Location: LCCOMB_X8_Y7_N16
\memory1_inst|RAM_inst|RW~1365feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1365feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1365feeder_combout\);

-- Location: FF_X8_Y7_N17
\memory1_inst|RAM_inst|RW~1365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1365feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1365_q\);

-- Location: FF_X12_Y10_N11
\memory1_inst|RAM_inst|RW~1493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1493_q\);

-- Location: FF_X12_Y10_N1
\memory1_inst|RAM_inst|RW~1301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1301_q\);

-- Location: FF_X22_Y10_N11
\memory1_inst|RAM_inst|RW~1429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1429_q\);

-- Location: LCCOMB_X12_Y10_N0
\memory1_inst|RAM_inst|RW~3026\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3026_combout\ = (\address[4]~input_o\ & ((\address[3]~input_o\) # ((\memory1_inst|RAM_inst|RW~1429_q\)))) # (!\address[4]~input_o\ & (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~1301_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1301_q\,
	datad => \memory1_inst|RAM_inst|RW~1429_q\,
	combout => \memory1_inst|RAM_inst|RW~3026_combout\);

-- Location: LCCOMB_X12_Y10_N10
\memory1_inst|RAM_inst|RW~3027\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3027_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~3026_combout\ & ((\memory1_inst|RAM_inst|RW~1493_q\))) # (!\memory1_inst|RAM_inst|RW~3026_combout\ & (\memory1_inst|RAM_inst|RW~1365_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~3026_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1365_q\,
	datac => \memory1_inst|RAM_inst|RW~1493_q\,
	datad => \memory1_inst|RAM_inst|RW~3026_combout\,
	combout => \memory1_inst|RAM_inst|RW~3027_combout\);

-- Location: LCCOMB_X16_Y13_N26
\memory1_inst|RAM_inst|RW~3028\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3028_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~3025_combout\ & ((\memory1_inst|RAM_inst|RW~3027_combout\))) # (!\memory1_inst|RAM_inst|RW~3025_combout\ & (\memory1_inst|RAM_inst|RW~3020_combout\)))) # 
-- (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~3025_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3025_combout\,
	datac => \memory1_inst|RAM_inst|RW~3020_combout\,
	datad => \memory1_inst|RAM_inst|RW~3027_combout\,
	combout => \memory1_inst|RAM_inst|RW~3028_combout\);

-- Location: LCCOMB_X22_Y12_N4
\memory1_inst|RAM_inst|RW~357feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~357feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~357feeder_combout\);

-- Location: FF_X22_Y12_N5
\memory1_inst|RAM_inst|RW~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~357feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3537_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~357_q\);

-- Location: FF_X22_Y12_N19
\memory1_inst|RAM_inst|RW~485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3529_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~485_q\);

-- Location: FF_X21_Y15_N13
\memory1_inst|RAM_inst|RW~293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3539_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~293_q\);

-- Location: LCCOMB_X22_Y15_N4
\memory1_inst|RAM_inst|RW~421feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~421feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~421feeder_combout\);

-- Location: FF_X22_Y15_N5
\memory1_inst|RAM_inst|RW~421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~421feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3531_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~421_q\);

-- Location: LCCOMB_X21_Y15_N12
\memory1_inst|RAM_inst|RW~3009\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3009_combout\ = (\address[3]~input_o\ & (\address[4]~input_o\)) # (!\address[3]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~421_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~293_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~293_q\,
	datad => \memory1_inst|RAM_inst|RW~421_q\,
	combout => \memory1_inst|RAM_inst|RW~3009_combout\);

-- Location: LCCOMB_X22_Y12_N18
\memory1_inst|RAM_inst|RW~3010\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3010_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~3009_combout\ & ((\memory1_inst|RAM_inst|RW~485_q\))) # (!\memory1_inst|RAM_inst|RW~3009_combout\ & (\memory1_inst|RAM_inst|RW~357_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~3009_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~357_q\,
	datac => \memory1_inst|RAM_inst|RW~485_q\,
	datad => \memory1_inst|RAM_inst|RW~3009_combout\,
	combout => \memory1_inst|RAM_inst|RW~3010_combout\);

-- Location: FF_X17_Y6_N31
\memory1_inst|RAM_inst|RW~1381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1381_q\);

-- Location: FF_X17_Y6_N1
\memory1_inst|RAM_inst|RW~1509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1509_q\);

-- Location: FF_X24_Y7_N31
\memory1_inst|RAM_inst|RW~1317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1317_q\);

-- Location: FF_X24_Y7_N1
\memory1_inst|RAM_inst|RW~1445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3673_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1445_q\);

-- Location: LCCOMB_X24_Y7_N30
\memory1_inst|RAM_inst|RW~3016\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3016_combout\ = (\address[3]~input_o\ & (\address[4]~input_o\)) # (!\address[3]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~1445_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1317_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1317_q\,
	datad => \memory1_inst|RAM_inst|RW~1445_q\,
	combout => \memory1_inst|RAM_inst|RW~3016_combout\);

-- Location: LCCOMB_X17_Y6_N0
\memory1_inst|RAM_inst|RW~3017\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3017_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~3016_combout\ & ((\memory1_inst|RAM_inst|RW~1509_q\))) # (!\memory1_inst|RAM_inst|RW~3016_combout\ & (\memory1_inst|RAM_inst|RW~1381_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~3016_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1381_q\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1509_q\,
	datad => \memory1_inst|RAM_inst|RW~3016_combout\,
	combout => \memory1_inst|RAM_inst|RW~3017_combout\);

-- Location: FF_X20_Y5_N11
\memory1_inst|RAM_inst|RW~165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3606_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~165_q\);

-- Location: FF_X20_Y5_N25
\memory1_inst|RAM_inst|RW~229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3598_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~229_q\);

-- Location: FF_X21_Y5_N7
\memory1_inst|RAM_inst|RW~37\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3622_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~37_q\);

-- Location: FF_X21_Y5_N1
\memory1_inst|RAM_inst|RW~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~101_q\);

-- Location: LCCOMB_X21_Y5_N6
\memory1_inst|RAM_inst|RW~3013\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3013_combout\ = (\address[4]~input_o\ & (\address[3]~input_o\)) # (!\address[4]~input_o\ & ((\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~101_q\))) # (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~37_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~37_q\,
	datad => \memory1_inst|RAM_inst|RW~101_q\,
	combout => \memory1_inst|RAM_inst|RW~3013_combout\);

-- Location: LCCOMB_X20_Y5_N24
\memory1_inst|RAM_inst|RW~3014\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3014_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~3013_combout\ & ((\memory1_inst|RAM_inst|RW~229_q\))) # (!\memory1_inst|RAM_inst|RW~3013_combout\ & (\memory1_inst|RAM_inst|RW~165_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~3013_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~165_q\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~229_q\,
	datad => \memory1_inst|RAM_inst|RW~3013_combout\,
	combout => \memory1_inst|RAM_inst|RW~3014_combout\);

-- Location: FF_X11_Y8_N29
\memory1_inst|RAM_inst|RW~1189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1189_q\);

-- Location: FF_X11_Y8_N19
\memory1_inst|RAM_inst|RW~1253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1253_q\);

-- Location: FF_X10_Y9_N13
\memory1_inst|RAM_inst|RW~1061\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1061_q\);

-- Location: FF_X8_Y13_N27
\memory1_inst|RAM_inst|RW~1125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1125_q\);

-- Location: LCCOMB_X10_Y9_N12
\memory1_inst|RAM_inst|RW~3011\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3011_combout\ = (\address[3]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~1125_q\)))) # (!\address[3]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1061_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1061_q\,
	datad => \memory1_inst|RAM_inst|RW~1125_q\,
	combout => \memory1_inst|RAM_inst|RW~3011_combout\);

-- Location: LCCOMB_X11_Y8_N18
\memory1_inst|RAM_inst|RW~3012\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3012_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~3011_combout\ & ((\memory1_inst|RAM_inst|RW~1253_q\))) # (!\memory1_inst|RAM_inst|RW~3011_combout\ & (\memory1_inst|RAM_inst|RW~1189_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~3011_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1189_q\,
	datac => \memory1_inst|RAM_inst|RW~1253_q\,
	datad => \memory1_inst|RAM_inst|RW~3011_combout\,
	combout => \memory1_inst|RAM_inst|RW~3012_combout\);

-- Location: LCCOMB_X16_Y13_N20
\memory1_inst|RAM_inst|RW~3015\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3015_combout\ = (\address[5]~input_o\ & (\address[7]~input_o\)) # (!\address[5]~input_o\ & ((\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~3012_combout\))) # (!\address[7]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~3014_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3014_combout\,
	datad => \memory1_inst|RAM_inst|RW~3012_combout\,
	combout => \memory1_inst|RAM_inst|RW~3015_combout\);

-- Location: LCCOMB_X16_Y13_N6
\memory1_inst|RAM_inst|RW~3018\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3018_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~3015_combout\ & ((\memory1_inst|RAM_inst|RW~3017_combout\))) # (!\memory1_inst|RAM_inst|RW~3015_combout\ & (\memory1_inst|RAM_inst|RW~3010_combout\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~3015_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3010_combout\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3017_combout\,
	datad => \memory1_inst|RAM_inst|RW~3015_combout\,
	combout => \memory1_inst|RAM_inst|RW~3018_combout\);

-- Location: LCCOMB_X16_Y13_N12
\memory1_inst|RAM_inst|RW~3029\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3029_combout\ = (\address[1]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~3018_combout\)))) # (!\address[1]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~3028_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3028_combout\,
	datad => \memory1_inst|RAM_inst|RW~3018_combout\,
	combout => \memory1_inst|RAM_inst|RW~3029_combout\);

-- Location: LCCOMB_X16_Y13_N22
\memory1_inst|RAM_inst|RW~3040\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3040_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~3029_combout\ & ((\memory1_inst|RAM_inst|RW~3039_combout\))) # (!\memory1_inst|RAM_inst|RW~3029_combout\ & (\memory1_inst|RAM_inst|RW~3008_combout\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~3029_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3008_combout\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3039_combout\,
	datad => \memory1_inst|RAM_inst|RW~3029_combout\,
	combout => \memory1_inst|RAM_inst|RW~3040_combout\);

-- Location: LCCOMB_X22_Y13_N26
\memory1_inst|RAM_inst|RW~1477feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1477feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1477feeder_combout\);

-- Location: FF_X22_Y13_N27
\memory1_inst|RAM_inst|RW~1477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1477feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1477_q\);

-- Location: FF_X19_Y9_N13
\memory1_inst|RAM_inst|RW~1541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3698_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1541_q\);

-- Location: FF_X12_Y8_N15
\memory1_inst|RAM_inst|RW~1221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1221_q\);

-- Location: LCCOMB_X12_Y8_N12
\memory1_inst|RAM_inst|RW~1285feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1285feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1285feeder_combout\);

-- Location: FF_X12_Y8_N13
\memory1_inst|RAM_inst|RW~1285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1285feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1285_q\);

-- Location: LCCOMB_X12_Y8_N14
\memory1_inst|RAM_inst|RW~2974\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2974_combout\ = (\address[5]~input_o\ & (\address[3]~input_o\)) # (!\address[5]~input_o\ & ((\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~1285_q\))) # (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~1221_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1221_q\,
	datad => \memory1_inst|RAM_inst|RW~1285_q\,
	combout => \memory1_inst|RAM_inst|RW~2974_combout\);

-- Location: LCCOMB_X19_Y9_N12
\memory1_inst|RAM_inst|RW~2975\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2975_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2974_combout\ & ((\memory1_inst|RAM_inst|RW~1541_q\))) # (!\memory1_inst|RAM_inst|RW~2974_combout\ & (\memory1_inst|RAM_inst|RW~1477_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2974_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1477_q\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1541_q\,
	datad => \memory1_inst|RAM_inst|RW~2974_combout\,
	combout => \memory1_inst|RAM_inst|RW~2975_combout\);

-- Location: FF_X11_Y9_N15
\memory1_inst|RAM_inst|RW~1349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1349_q\);

-- Location: FF_X8_Y9_N27
\memory1_inst|RAM_inst|RW~1413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1413_q\);

-- Location: FF_X8_Y8_N27
\memory1_inst|RAM_inst|RW~1093\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1093_q\);

-- Location: FF_X8_Y9_N17
\memory1_inst|RAM_inst|RW~1157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1157_q\);

-- Location: LCCOMB_X8_Y8_N26
\memory1_inst|RAM_inst|RW~2967\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2967_combout\ = (\address[5]~input_o\ & (\address[3]~input_o\)) # (!\address[5]~input_o\ & ((\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~1157_q\))) # (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~1093_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1093_q\,
	datad => \memory1_inst|RAM_inst|RW~1157_q\,
	combout => \memory1_inst|RAM_inst|RW~2967_combout\);

-- Location: LCCOMB_X8_Y9_N26
\memory1_inst|RAM_inst|RW~2968\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2968_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2967_combout\ & ((\memory1_inst|RAM_inst|RW~1413_q\))) # (!\memory1_inst|RAM_inst|RW~2967_combout\ & (\memory1_inst|RAM_inst|RW~1349_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2967_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1349_q\,
	datac => \memory1_inst|RAM_inst|RW~1413_q\,
	datad => \memory1_inst|RAM_inst|RW~2967_combout\,
	combout => \memory1_inst|RAM_inst|RW~2968_combout\);

-- Location: LCCOMB_X20_Y6_N18
\memory1_inst|RAM_inst|RW~261feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~261feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~261feeder_combout\);

-- Location: FF_X20_Y6_N19
\memory1_inst|RAM_inst|RW~261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~261feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3634_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~261_q\);

-- Location: FF_X20_Y9_N9
\memory1_inst|RAM_inst|RW~517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~517_q\);

-- Location: FF_X24_Y10_N13
\memory1_inst|RAM_inst|RW~197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3638_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~197_q\);

-- Location: FF_X24_Y10_N3
\memory1_inst|RAM_inst|RW~453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~453_q\);

-- Location: LCCOMB_X24_Y10_N12
\memory1_inst|RAM_inst|RW~2969\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2969_combout\ = (\address[5]~input_o\ & ((\address[3]~input_o\) # ((\memory1_inst|RAM_inst|RW~453_q\)))) # (!\address[5]~input_o\ & (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~197_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~197_q\,
	datad => \memory1_inst|RAM_inst|RW~453_q\,
	combout => \memory1_inst|RAM_inst|RW~2969_combout\);

-- Location: LCCOMB_X20_Y9_N8
\memory1_inst|RAM_inst|RW~2970\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2970_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2969_combout\ & ((\memory1_inst|RAM_inst|RW~517_q\))) # (!\memory1_inst|RAM_inst|RW~2969_combout\ & (\memory1_inst|RAM_inst|RW~261_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2969_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~261_q\,
	datac => \memory1_inst|RAM_inst|RW~517_q\,
	datad => \memory1_inst|RAM_inst|RW~2969_combout\,
	combout => \memory1_inst|RAM_inst|RW~2970_combout\);

-- Location: FF_X24_Y9_N19
\memory1_inst|RAM_inst|RW~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~133_q\);

-- Location: FF_X20_Y9_N27
\memory1_inst|RAM_inst|RW~389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~389_q\);

-- Location: FF_X24_Y9_N21
\memory1_inst|RAM_inst|RW~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~69_q\);

-- Location: FF_X24_Y13_N7
\memory1_inst|RAM_inst|RW~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~325_q\);

-- Location: LCCOMB_X24_Y9_N20
\memory1_inst|RAM_inst|RW~2971\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2971_combout\ = (\address[3]~input_o\ & (\address[5]~input_o\)) # (!\address[3]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~325_q\))) # (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~69_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~69_q\,
	datad => \memory1_inst|RAM_inst|RW~325_q\,
	combout => \memory1_inst|RAM_inst|RW~2971_combout\);

-- Location: LCCOMB_X20_Y9_N26
\memory1_inst|RAM_inst|RW~2972\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2972_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2971_combout\ & ((\memory1_inst|RAM_inst|RW~389_q\))) # (!\memory1_inst|RAM_inst|RW~2971_combout\ & (\memory1_inst|RAM_inst|RW~133_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2971_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~133_q\,
	datac => \memory1_inst|RAM_inst|RW~389_q\,
	datad => \memory1_inst|RAM_inst|RW~2971_combout\,
	combout => \memory1_inst|RAM_inst|RW~2972_combout\);

-- Location: LCCOMB_X16_Y13_N0
\memory1_inst|RAM_inst|RW~2973\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2973_combout\ = (\address[4]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~2970_combout\)))) # (!\address[4]~input_o\ & (!\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2972_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2970_combout\,
	datad => \memory1_inst|RAM_inst|RW~2972_combout\,
	combout => \memory1_inst|RAM_inst|RW~2973_combout\);

-- Location: LCCOMB_X16_Y13_N14
\memory1_inst|RAM_inst|RW~2976\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2976_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2973_combout\ & (\memory1_inst|RAM_inst|RW~2975_combout\)) # (!\memory1_inst|RAM_inst|RW~2973_combout\ & ((\memory1_inst|RAM_inst|RW~2968_combout\))))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2973_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2975_combout\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2968_combout\,
	datad => \memory1_inst|RAM_inst|RW~2973_combout\,
	combout => \memory1_inst|RAM_inst|RW~2976_combout\);

-- Location: LCCOMB_X10_Y4_N18
\memory1_inst|RAM_inst|RW~1269feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1269feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1269feeder_combout\);

-- Location: FF_X10_Y4_N19
\memory1_inst|RAM_inst|RW~1269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1269feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1269_q\);

-- Location: FF_X12_Y5_N3
\memory1_inst|RAM_inst|RW~1525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1525_q\);

-- Location: FF_X12_Y5_N21
\memory1_inst|RAM_inst|RW~1141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1141_q\);

-- Location: LCCOMB_X9_Y9_N14
\memory1_inst|RAM_inst|RW~1397feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1397feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1397feeder_combout\);

-- Location: FF_X9_Y9_N15
\memory1_inst|RAM_inst|RW~1397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1397feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3656_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1397_q\);

-- Location: LCCOMB_X12_Y5_N20
\memory1_inst|RAM_inst|RW~2984\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2984_combout\ = (\address[5]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~1397_q\)))) # (!\address[5]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1141_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1141_q\,
	datad => \memory1_inst|RAM_inst|RW~1397_q\,
	combout => \memory1_inst|RAM_inst|RW~2984_combout\);

-- Location: LCCOMB_X12_Y5_N2
\memory1_inst|RAM_inst|RW~2985\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2985_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2984_combout\ & ((\memory1_inst|RAM_inst|RW~1525_q\))) # (!\memory1_inst|RAM_inst|RW~2984_combout\ & (\memory1_inst|RAM_inst|RW~1269_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2984_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1269_q\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1525_q\,
	datad => \memory1_inst|RAM_inst|RW~2984_combout\,
	combout => \memory1_inst|RAM_inst|RW~2985_combout\);

-- Location: FF_X20_Y13_N5
\memory1_inst|RAM_inst|RW~373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~373_q\);

-- Location: FF_X20_Y17_N15
\memory1_inst|RAM_inst|RW~501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~501_q\);

-- Location: FF_X20_Y17_N25
\memory1_inst|RAM_inst|RW~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3588_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~117_q\);

-- Location: FF_X16_Y6_N7
\memory1_inst|RAM_inst|RW~245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3635_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~245_q\);

-- Location: LCCOMB_X20_Y17_N24
\memory1_inst|RAM_inst|RW~2979\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2979_combout\ = (\address[5]~input_o\ & (\address[4]~input_o\)) # (!\address[5]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~245_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~117_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~117_q\,
	datad => \memory1_inst|RAM_inst|RW~245_q\,
	combout => \memory1_inst|RAM_inst|RW~2979_combout\);

-- Location: LCCOMB_X20_Y17_N14
\memory1_inst|RAM_inst|RW~2980\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2980_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2979_combout\ & ((\memory1_inst|RAM_inst|RW~501_q\))) # (!\memory1_inst|RAM_inst|RW~2979_combout\ & (\memory1_inst|RAM_inst|RW~373_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2979_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~373_q\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~501_q\,
	datad => \memory1_inst|RAM_inst|RW~2979_combout\,
	combout => \memory1_inst|RAM_inst|RW~2980_combout\);

-- Location: LCCOMB_X16_Y17_N16
\memory1_inst|RAM_inst|RW~309feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~309feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~309feeder_combout\);

-- Location: FF_X16_Y17_N17
\memory1_inst|RAM_inst|RW~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~309feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~309_q\);

-- Location: FF_X17_Y17_N7
\memory1_inst|RAM_inst|RW~437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3519_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~437_q\);

-- Location: FF_X17_Y17_N1
\memory1_inst|RAM_inst|RW~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3589_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~53_q\);

-- Location: FF_X21_Y6_N9
\memory1_inst|RAM_inst|RW~181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3639_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~181_q\);

-- Location: LCCOMB_X17_Y17_N0
\memory1_inst|RAM_inst|RW~2981\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2981_combout\ = (\address[4]~input_o\ & ((\address[5]~input_o\) # ((\memory1_inst|RAM_inst|RW~181_q\)))) # (!\address[4]~input_o\ & (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~53_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~53_q\,
	datad => \memory1_inst|RAM_inst|RW~181_q\,
	combout => \memory1_inst|RAM_inst|RW~2981_combout\);

-- Location: LCCOMB_X17_Y17_N6
\memory1_inst|RAM_inst|RW~2982\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2982_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2981_combout\ & ((\memory1_inst|RAM_inst|RW~437_q\))) # (!\memory1_inst|RAM_inst|RW~2981_combout\ & (\memory1_inst|RAM_inst|RW~309_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2981_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~309_q\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~437_q\,
	datad => \memory1_inst|RAM_inst|RW~2981_combout\,
	combout => \memory1_inst|RAM_inst|RW~2982_combout\);

-- Location: LCCOMB_X16_Y13_N4
\memory1_inst|RAM_inst|RW~2983\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2983_combout\ = (\address[3]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~2980_combout\)))) # (!\address[3]~input_o\ & (!\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2982_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2980_combout\,
	datad => \memory1_inst|RAM_inst|RW~2982_combout\,
	combout => \memory1_inst|RAM_inst|RW~2983_combout\);

-- Location: LCCOMB_X12_Y6_N6
\memory1_inst|RAM_inst|RW~1333feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1333feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1333feeder_combout\);

-- Location: FF_X12_Y6_N7
\memory1_inst|RAM_inst|RW~1333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1333feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1333_q\);

-- Location: FF_X22_Y14_N21
\memory1_inst|RAM_inst|RW~1461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3674_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1461_q\);

-- Location: FF_X7_Y6_N29
\memory1_inst|RAM_inst|RW~1077\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1077_q\);

-- Location: LCCOMB_X8_Y6_N6
\memory1_inst|RAM_inst|RW~1205feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1205feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1205feeder_combout\);

-- Location: FF_X8_Y6_N7
\memory1_inst|RAM_inst|RW~1205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1205feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1205_q\);

-- Location: LCCOMB_X7_Y6_N28
\memory1_inst|RAM_inst|RW~2977\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2977_combout\ = (\address[4]~input_o\ & ((\address[5]~input_o\) # ((\memory1_inst|RAM_inst|RW~1205_q\)))) # (!\address[4]~input_o\ & (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~1077_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1077_q\,
	datad => \memory1_inst|RAM_inst|RW~1205_q\,
	combout => \memory1_inst|RAM_inst|RW~2977_combout\);

-- Location: LCCOMB_X22_Y14_N20
\memory1_inst|RAM_inst|RW~2978\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2978_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2977_combout\ & ((\memory1_inst|RAM_inst|RW~1461_q\))) # (!\memory1_inst|RAM_inst|RW~2977_combout\ & (\memory1_inst|RAM_inst|RW~1333_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2977_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1333_q\,
	datac => \memory1_inst|RAM_inst|RW~1461_q\,
	datad => \memory1_inst|RAM_inst|RW~2977_combout\,
	combout => \memory1_inst|RAM_inst|RW~2978_combout\);

-- Location: LCCOMB_X16_Y13_N18
\memory1_inst|RAM_inst|RW~2986\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2986_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2983_combout\ & (\memory1_inst|RAM_inst|RW~2985_combout\)) # (!\memory1_inst|RAM_inst|RW~2983_combout\ & ((\memory1_inst|RAM_inst|RW~2978_combout\))))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2983_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2985_combout\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2983_combout\,
	datad => \memory1_inst|RAM_inst|RW~2978_combout\,
	combout => \memory1_inst|RAM_inst|RW~2986_combout\);

-- Location: LCCOMB_X16_Y13_N8
\memory1_inst|RAM_inst|RW~2987\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2987_combout\ = (\address[1]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~2976_combout\)))) # (!\address[1]~input_o\ & (!\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2986_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2976_combout\,
	datad => \memory1_inst|RAM_inst|RW~2986_combout\,
	combout => \memory1_inst|RAM_inst|RW~2987_combout\);

-- Location: LCCOMB_X6_Y9_N18
\memory1_inst|RAM_inst|RW~1589feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1589feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1589feeder_combout\);

-- Location: FF_X6_Y9_N19
\memory1_inst|RAM_inst|RW~1589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1589feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1589_q\);

-- Location: FF_X14_Y9_N23
\memory1_inst|RAM_inst|RW~1717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1717_q\);

-- Location: FF_X15_Y11_N21
\memory1_inst|RAM_inst|RW~565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3587_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~565_q\);

-- Location: FF_X15_Y8_N13
\memory1_inst|RAM_inst|RW~693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3637_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~693_q\);

-- Location: LCCOMB_X15_Y11_N20
\memory1_inst|RAM_inst|RW~2961\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2961_combout\ = (\address[4]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~693_q\)))) # (!\address[4]~input_o\ & (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~565_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~565_q\,
	datad => \memory1_inst|RAM_inst|RW~693_q\,
	combout => \memory1_inst|RAM_inst|RW~2961_combout\);

-- Location: LCCOMB_X14_Y9_N22
\memory1_inst|RAM_inst|RW~2962\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2962_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2961_combout\ & ((\memory1_inst|RAM_inst|RW~1717_q\))) # (!\memory1_inst|RAM_inst|RW~2961_combout\ & (\memory1_inst|RAM_inst|RW~1589_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2961_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1589_q\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1717_q\,
	datad => \memory1_inst|RAM_inst|RW~2961_combout\,
	combout => \memory1_inst|RAM_inst|RW~2962_combout\);

-- Location: FF_X15_Y9_N13
\memory1_inst|RAM_inst|RW~1845\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3686_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1845_q\);

-- Location: FF_X14_Y9_N1
\memory1_inst|RAM_inst|RW~1973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1973_q\);

-- Location: FF_X15_Y9_N3
\memory1_inst|RAM_inst|RW~821\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~821_q\);

-- Location: FF_X19_Y14_N5
\memory1_inst|RAM_inst|RW~949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~949_q\);

-- Location: LCCOMB_X15_Y9_N2
\memory1_inst|RAM_inst|RW~2959\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2959_combout\ = (\address[7]~input_o\ & (\address[4]~input_o\)) # (!\address[7]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~949_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~821_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~821_q\,
	datad => \memory1_inst|RAM_inst|RW~949_q\,
	combout => \memory1_inst|RAM_inst|RW~2959_combout\);

-- Location: LCCOMB_X14_Y9_N0
\memory1_inst|RAM_inst|RW~2960\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2960_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2959_combout\ & ((\memory1_inst|RAM_inst|RW~1973_q\))) # (!\memory1_inst|RAM_inst|RW~2959_combout\ & (\memory1_inst|RAM_inst|RW~1845_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2959_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1845_q\,
	datac => \memory1_inst|RAM_inst|RW~1973_q\,
	datad => \memory1_inst|RAM_inst|RW~2959_combout\,
	combout => \memory1_inst|RAM_inst|RW~2960_combout\);

-- Location: LCCOMB_X17_Y9_N30
\memory1_inst|RAM_inst|RW~2963\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2963_combout\ = (\address[5]~input_o\ & ((\address[3]~input_o\) # ((\memory1_inst|RAM_inst|RW~2960_combout\)))) # (!\address[5]~input_o\ & (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~2962_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2962_combout\,
	datad => \memory1_inst|RAM_inst|RW~2960_combout\,
	combout => \memory1_inst|RAM_inst|RW~2963_combout\);

-- Location: LCCOMB_X20_Y16_N12
\memory1_inst|RAM_inst|RW~1013feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1013feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1013feeder_combout\);

-- Location: FF_X20_Y16_N13
\memory1_inst|RAM_inst|RW~1013\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1013feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1013_q\);

-- Location: FF_X12_Y13_N3
\memory1_inst|RAM_inst|RW~2037\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2037_q\);

-- Location: FF_X8_Y11_N21
\memory1_inst|RAM_inst|RW~885\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~885_q\);

-- Location: LCCOMB_X9_Y9_N16
\memory1_inst|RAM_inst|RW~1909feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1909feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1909feeder_combout\);

-- Location: FF_X9_Y9_N17
\memory1_inst|RAM_inst|RW~1909\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1909feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3651_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1909_q\);

-- Location: LCCOMB_X8_Y11_N20
\memory1_inst|RAM_inst|RW~2964\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2964_combout\ = (\address[7]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~1909_q\)))) # (!\address[7]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~885_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~885_q\,
	datad => \memory1_inst|RAM_inst|RW~1909_q\,
	combout => \memory1_inst|RAM_inst|RW~2964_combout\);

-- Location: LCCOMB_X12_Y13_N2
\memory1_inst|RAM_inst|RW~2965\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2965_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2964_combout\ & ((\memory1_inst|RAM_inst|RW~2037_q\))) # (!\memory1_inst|RAM_inst|RW~2964_combout\ & (\memory1_inst|RAM_inst|RW~1013_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2964_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1013_q\,
	datac => \memory1_inst|RAM_inst|RW~2037_q\,
	datad => \memory1_inst|RAM_inst|RW~2964_combout\,
	combout => \memory1_inst|RAM_inst|RW~2965_combout\);

-- Location: LCCOMB_X10_Y4_N0
\memory1_inst|RAM_inst|RW~1781feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1781feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1781feeder_combout\);

-- Location: FF_X10_Y4_N1
\memory1_inst|RAM_inst|RW~1781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1781feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1781_q\);

-- Location: FF_X10_Y5_N29
\memory1_inst|RAM_inst|RW~1653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1653_q\);

-- Location: FF_X12_Y11_N23
\memory1_inst|RAM_inst|RW~629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3590_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~629_q\);

-- Location: FF_X11_Y7_N5
\memory1_inst|RAM_inst|RW~757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3633_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~757_q\);

-- Location: LCCOMB_X12_Y11_N22
\memory1_inst|RAM_inst|RW~2957\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2957_combout\ = (\address[4]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~757_q\)))) # (!\address[4]~input_o\ & (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~629_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~629_q\,
	datad => \memory1_inst|RAM_inst|RW~757_q\,
	combout => \memory1_inst|RAM_inst|RW~2957_combout\);

-- Location: LCCOMB_X10_Y5_N28
\memory1_inst|RAM_inst|RW~2958\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2958_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2957_combout\ & (\memory1_inst|RAM_inst|RW~1781_q\)) # (!\memory1_inst|RAM_inst|RW~2957_combout\ & ((\memory1_inst|RAM_inst|RW~1653_q\))))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2957_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1781_q\,
	datac => \memory1_inst|RAM_inst|RW~1653_q\,
	datad => \memory1_inst|RAM_inst|RW~2957_combout\,
	combout => \memory1_inst|RAM_inst|RW~2958_combout\);

-- Location: LCCOMB_X17_Y9_N8
\memory1_inst|RAM_inst|RW~2966\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2966_combout\ = (\memory1_inst|RAM_inst|RW~2963_combout\ & (((\memory1_inst|RAM_inst|RW~2965_combout\)) # (!\address[3]~input_o\))) # (!\memory1_inst|RAM_inst|RW~2963_combout\ & (\address[3]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~2958_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2963_combout\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2965_combout\,
	datad => \memory1_inst|RAM_inst|RW~2958_combout\,
	combout => \memory1_inst|RAM_inst|RW~2966_combout\);

-- Location: FF_X17_Y9_N7
\memory1_inst|RAM_inst|RW~837\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~837_q\);

-- Location: FF_X17_Y12_N23
\memory1_inst|RAM_inst|RW~901\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~901_q\);

-- Location: FF_X16_Y9_N15
\memory1_inst|RAM_inst|RW~581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~581_q\);

-- Location: FF_X16_Y9_N13
\memory1_inst|RAM_inst|RW~645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3582_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~645_q\);

-- Location: LCCOMB_X16_Y9_N14
\memory1_inst|RAM_inst|RW~2992\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2992_combout\ = (\address[5]~input_o\ & (\address[3]~input_o\)) # (!\address[5]~input_o\ & ((\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~645_q\))) # (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~581_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~581_q\,
	datad => \memory1_inst|RAM_inst|RW~645_q\,
	combout => \memory1_inst|RAM_inst|RW~2992_combout\);

-- Location: LCCOMB_X17_Y12_N22
\memory1_inst|RAM_inst|RW~2993\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2993_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2992_combout\ & ((\memory1_inst|RAM_inst|RW~901_q\))) # (!\memory1_inst|RAM_inst|RW~2992_combout\ & (\memory1_inst|RAM_inst|RW~837_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2992_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~837_q\,
	datac => \memory1_inst|RAM_inst|RW~901_q\,
	datad => \memory1_inst|RAM_inst|RW~2992_combout\,
	combout => \memory1_inst|RAM_inst|RW~2993_combout\);

-- Location: FF_X23_Y14_N31
\memory1_inst|RAM_inst|RW~965\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~965_q\);

-- Location: FF_X23_Y12_N21
\memory1_inst|RAM_inst|RW~1029\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1029_q\);

-- Location: FF_X23_Y12_N11
\memory1_inst|RAM_inst|RW~709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3640_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~709_q\);

-- Location: FF_X16_Y6_N9
\memory1_inst|RAM_inst|RW~773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3636_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~773_q\);

-- Location: LCCOMB_X23_Y12_N10
\memory1_inst|RAM_inst|RW~2990\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2990_combout\ = (\address[3]~input_o\ & ((\address[5]~input_o\) # ((\memory1_inst|RAM_inst|RW~773_q\)))) # (!\address[3]~input_o\ & (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~709_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~709_q\,
	datad => \memory1_inst|RAM_inst|RW~773_q\,
	combout => \memory1_inst|RAM_inst|RW~2990_combout\);

-- Location: LCCOMB_X23_Y12_N20
\memory1_inst|RAM_inst|RW~2991\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2991_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~2990_combout\ & ((\memory1_inst|RAM_inst|RW~1029_q\))) # (!\memory1_inst|RAM_inst|RW~2990_combout\ & (\memory1_inst|RAM_inst|RW~965_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~2990_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~965_q\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1029_q\,
	datad => \memory1_inst|RAM_inst|RW~2990_combout\,
	combout => \memory1_inst|RAM_inst|RW~2991_combout\);

-- Location: LCCOMB_X17_Y12_N24
\memory1_inst|RAM_inst|RW~2994\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2994_combout\ = (\address[4]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~2991_combout\)))) # (!\address[4]~input_o\ & (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~2993_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2993_combout\,
	datad => \memory1_inst|RAM_inst|RW~2991_combout\,
	combout => \memory1_inst|RAM_inst|RW~2994_combout\);

-- Location: FF_X10_Y5_N15
\memory1_inst|RAM_inst|RW~1669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1669_q\);

-- Location: FF_X17_Y12_N5
\memory1_inst|RAM_inst|RW~1925\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3654_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1925_q\);

-- Location: FF_X8_Y8_N29
\memory1_inst|RAM_inst|RW~1605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1605_q\);

-- Location: FF_X11_Y9_N5
\memory1_inst|RAM_inst|RW~1861\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1861_q\);

-- Location: LCCOMB_X8_Y8_N28
\memory1_inst|RAM_inst|RW~2988\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2988_combout\ = (\address[5]~input_o\ & ((\address[3]~input_o\) # ((\memory1_inst|RAM_inst|RW~1861_q\)))) # (!\address[5]~input_o\ & (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~1605_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1605_q\,
	datad => \memory1_inst|RAM_inst|RW~1861_q\,
	combout => \memory1_inst|RAM_inst|RW~2988_combout\);

-- Location: LCCOMB_X17_Y12_N4
\memory1_inst|RAM_inst|RW~2989\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2989_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2988_combout\ & ((\memory1_inst|RAM_inst|RW~1925_q\))) # (!\memory1_inst|RAM_inst|RW~2988_combout\ & (\memory1_inst|RAM_inst|RW~1669_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2988_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1669_q\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1925_q\,
	datad => \memory1_inst|RAM_inst|RW~2988_combout\,
	combout => \memory1_inst|RAM_inst|RW~2989_combout\);

-- Location: FF_X10_Y8_N11
\memory1_inst|RAM_inst|RW~1797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1797_q\);

-- Location: FF_X17_Y16_N9
\memory1_inst|RAM_inst|RW~2053\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2053_q\);

-- Location: FF_X9_Y8_N31
\memory1_inst|RAM_inst|RW~1733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1733_q\);

-- Location: LCCOMB_X17_Y16_N6
\memory1_inst|RAM_inst|RW~1989feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1989feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1989feeder_combout\);

-- Location: FF_X17_Y16_N7
\memory1_inst|RAM_inst|RW~1989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1989feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1989_q\);

-- Location: LCCOMB_X9_Y8_N30
\memory1_inst|RAM_inst|RW~2995\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2995_combout\ = (\address[5]~input_o\ & ((\address[3]~input_o\) # ((\memory1_inst|RAM_inst|RW~1989_q\)))) # (!\address[5]~input_o\ & (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~1733_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1733_q\,
	datad => \memory1_inst|RAM_inst|RW~1989_q\,
	combout => \memory1_inst|RAM_inst|RW~2995_combout\);

-- Location: LCCOMB_X17_Y16_N8
\memory1_inst|RAM_inst|RW~2996\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2996_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2995_combout\ & ((\memory1_inst|RAM_inst|RW~2053_q\))) # (!\memory1_inst|RAM_inst|RW~2995_combout\ & (\memory1_inst|RAM_inst|RW~1797_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2995_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1797_q\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2053_q\,
	datad => \memory1_inst|RAM_inst|RW~2995_combout\,
	combout => \memory1_inst|RAM_inst|RW~2996_combout\);

-- Location: LCCOMB_X17_Y12_N10
\memory1_inst|RAM_inst|RW~2997\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2997_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2994_combout\ & ((\memory1_inst|RAM_inst|RW~2996_combout\))) # (!\memory1_inst|RAM_inst|RW~2994_combout\ & (\memory1_inst|RAM_inst|RW~2989_combout\)))) # 
-- (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~2994_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2994_combout\,
	datac => \memory1_inst|RAM_inst|RW~2989_combout\,
	datad => \memory1_inst|RAM_inst|RW~2996_combout\,
	combout => \memory1_inst|RAM_inst|RW~2997_combout\);

-- Location: LCCOMB_X16_Y13_N10
\memory1_inst|RAM_inst|RW~2998\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2998_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2987_combout\ & ((\memory1_inst|RAM_inst|RW~2997_combout\))) # (!\memory1_inst|RAM_inst|RW~2987_combout\ & (\memory1_inst|RAM_inst|RW~2966_combout\)))) # 
-- (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~2987_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2987_combout\,
	datac => \memory1_inst|RAM_inst|RW~2966_combout\,
	datad => \memory1_inst|RAM_inst|RW~2997_combout\,
	combout => \memory1_inst|RAM_inst|RW~2998_combout\);

-- Location: LCCOMB_X16_Y13_N28
\memory1_inst|RAM_inst|RW~3041\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3041_combout\ = (\address[0]~input_o\ & (\address[2]~input_o\)) # (!\address[0]~input_o\ & ((\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2998_combout\))) # (!\address[2]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~3040_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3040_combout\,
	datad => \memory1_inst|RAM_inst|RW~2998_combout\,
	combout => \memory1_inst|RAM_inst|RW~3041_combout\);

-- Location: LCCOMB_X15_Y13_N28
\memory1_inst|RAM_inst|RW~3084\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3084_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3041_combout\ & ((\memory1_inst|RAM_inst|RW~3083_combout\))) # (!\memory1_inst|RAM_inst|RW~3041_combout\ & (\memory1_inst|RAM_inst|RW~2956_combout\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3041_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2956_combout\,
	datac => \memory1_inst|RAM_inst|RW~3083_combout\,
	datad => \memory1_inst|RAM_inst|RW~3041_combout\,
	combout => \memory1_inst|RAM_inst|RW~3084_combout\);

-- Location: FF_X15_Y13_N29
\memory1_inst|RAM_inst|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~3084_combout\,
	ena => \memory1_inst|RAM_inst|data_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|data_out\(4));

-- Location: LCCOMB_X10_Y17_N28
\memory1_inst|ROM_inst|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|ROM_inst|Mux3~0_combout\ = (\address[1]~input_o\ & (\memory1_inst|ROM_inst|Mux5~1_combout\ & !\address[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|ROM_inst|Mux5~1_combout\,
	datad => \address[0]~input_o\,
	combout => \memory1_inst|ROM_inst|Mux3~0_combout\);

-- Location: FF_X10_Y17_N29
\memory1_inst|ROM_inst|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|ROM_inst|Mux3~0_combout\,
	sclr => \address[7]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|ROM_inst|data_out\(4));

-- Location: LCCOMB_X14_Y17_N4
\memory1_inst|input_mux_inst|data_out[4]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|input_mux_inst|data_out[4]~10_combout\ = (\memory1_inst|input_mux_inst|data_out[4]~3_combout\ & (((\memory1_inst|input_mux_inst|data_out[4]~2_combout\) # (\memory1_inst|ROM_inst|data_out\(4))))) # 
-- (!\memory1_inst|input_mux_inst|data_out[4]~3_combout\ & (\memory1_inst|RAM_inst|data_out\(4) & (!\memory1_inst|input_mux_inst|data_out[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|data_out[4]~3_combout\,
	datab => \memory1_inst|RAM_inst|data_out\(4),
	datac => \memory1_inst|input_mux_inst|data_out[4]~2_combout\,
	datad => \memory1_inst|ROM_inst|data_out\(4),
	combout => \memory1_inst|input_mux_inst|data_out[4]~10_combout\);

-- Location: LCCOMB_X14_Y18_N0
\memory1_inst|output_ports_inst|port_out_01[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|output_ports_inst|port_out_01[4]~feeder_combout\ = \data_in[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[4]~input_o\,
	combout => \memory1_inst|output_ports_inst|port_out_01[4]~feeder_combout\);

-- Location: FF_X14_Y18_N1
\memory1_inst|output_ports_inst|port_out_01[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|output_ports_inst|port_out_01[4]~feeder_combout\,
	clrn => \reset~input_o\,
	ena => \memory1_inst|output_ports_inst|process_01~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|output_ports_inst|port_out_01\(4));

-- Location: FF_X14_Y18_N27
\memory1_inst|output_ports_inst|port_out_00[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[4]~input_o\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \memory1_inst|output_ports_inst|process_00~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|output_ports_inst|port_out_00\(4));

-- Location: LCCOMB_X14_Y18_N26
\memory1_inst|input_mux_inst|data_out[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|input_mux_inst|data_out\(4) = (\memory1_inst|input_mux_inst|data_out[4]~10_combout\ & (((\memory1_inst|output_ports_inst|port_out_00\(4)) # (!\memory1_inst|input_mux_inst|data_out[4]~13_combout\)))) # 
-- (!\memory1_inst|input_mux_inst|data_out[4]~10_combout\ & (\memory1_inst|output_ports_inst|port_out_01\(4) & ((\memory1_inst|input_mux_inst|data_out[4]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|data_out[4]~10_combout\,
	datab => \memory1_inst|output_ports_inst|port_out_01\(4),
	datac => \memory1_inst|output_ports_inst|port_out_00\(4),
	datad => \memory1_inst|input_mux_inst|data_out[4]~13_combout\,
	combout => \memory1_inst|input_mux_inst|data_out\(4));

-- Location: LCCOMB_X10_Y17_N16
\memory1_inst|ROM_inst|data_out[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|ROM_inst|data_out[7]~feeder_combout\ = \memory1_inst|ROM_inst|Mux5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \memory1_inst|ROM_inst|Mux5~1_combout\,
	combout => \memory1_inst|ROM_inst|data_out[7]~feeder_combout\);

-- Location: FF_X10_Y17_N17
\memory1_inst|ROM_inst|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|ROM_inst|data_out[7]~feeder_combout\,
	sclr => \address[7]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|ROM_inst|data_out\(7));

-- Location: IOIBUF_X3_Y0_N15
\data_in[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_in(7),
	o => \data_in[7]~input_o\);

-- Location: FF_X11_Y13_N3
\memory1_inst|RAM_inst|RW~2032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2032_q\);

-- Location: FF_X19_Y8_N27
\memory1_inst|RAM_inst|RW~2064\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2064_q\);

-- Location: FF_X16_Y8_N23
\memory1_inst|RAM_inst|RW~1008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1008_q\);

-- Location: LCCOMB_X19_Y11_N26
\memory1_inst|RAM_inst|RW~1040feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1040feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1040feeder_combout\);

-- Location: FF_X19_Y11_N27
\memory1_inst|RAM_inst|RW~1040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1040feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1040_q\);

-- Location: LCCOMB_X16_Y8_N22
\memory1_inst|RAM_inst|RW~3420\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3420_combout\ = (\address[7]~input_o\ & (\address[2]~input_o\)) # (!\address[7]~input_o\ & ((\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~1040_q\))) # (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~1008_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1008_q\,
	datad => \memory1_inst|RAM_inst|RW~1040_q\,
	combout => \memory1_inst|RAM_inst|RW~3420_combout\);

-- Location: LCCOMB_X19_Y8_N26
\memory1_inst|RAM_inst|RW~3421\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3421_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~3420_combout\ & ((\memory1_inst|RAM_inst|RW~2064_q\))) # (!\memory1_inst|RAM_inst|RW~3420_combout\ & (\memory1_inst|RAM_inst|RW~2032_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~3420_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2032_q\,
	datac => \memory1_inst|RAM_inst|RW~2064_q\,
	datad => \memory1_inst|RAM_inst|RW~3420_combout\,
	combout => \memory1_inst|RAM_inst|RW~3421_combout\);

-- Location: FF_X11_Y10_N31
\memory1_inst|RAM_inst|RW~1264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1264_q\);

-- Location: FF_X22_Y11_N31
\memory1_inst|RAM_inst|RW~1296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1296_q\);

-- Location: FF_X22_Y11_N1
\memory1_inst|RAM_inst|RW~240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3610_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~240_q\);

-- Location: LCCOMB_X20_Y7_N16
\memory1_inst|RAM_inst|RW~272feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~272feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~272feeder_combout\);

-- Location: FF_X20_Y7_N17
\memory1_inst|RAM_inst|RW~272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~272feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3642_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~272_q\);

-- Location: LCCOMB_X22_Y11_N0
\memory1_inst|RAM_inst|RW~3417\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3417_combout\ = (\address[2]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~272_q\)))) # (!\address[2]~input_o\ & (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~240_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~240_q\,
	datad => \memory1_inst|RAM_inst|RW~272_q\,
	combout => \memory1_inst|RAM_inst|RW~3417_combout\);

-- Location: LCCOMB_X22_Y11_N30
\memory1_inst|RAM_inst|RW~3418\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3418_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~3417_combout\ & ((\memory1_inst|RAM_inst|RW~1296_q\))) # (!\memory1_inst|RAM_inst|RW~3417_combout\ & (\memory1_inst|RAM_inst|RW~1264_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~3417_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1264_q\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1296_q\,
	datad => \memory1_inst|RAM_inst|RW~3417_combout\,
	combout => \memory1_inst|RAM_inst|RW~3418_combout\);

-- Location: LCCOMB_X14_Y7_N6
\memory1_inst|RAM_inst|RW~1776feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1776feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1776feeder_combout\);

-- Location: FF_X14_Y7_N7
\memory1_inst|RAM_inst|RW~1776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1776feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1776_q\);

-- Location: FF_X15_Y5_N1
\memory1_inst|RAM_inst|RW~1808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1808_q\);

-- Location: FF_X16_Y7_N21
\memory1_inst|RAM_inst|RW~752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~752_q\);

-- Location: LCCOMB_X15_Y7_N22
\memory1_inst|RAM_inst|RW~784feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~784feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~784feeder_combout\);

-- Location: FF_X15_Y7_N23
\memory1_inst|RAM_inst|RW~784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~784feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3644_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~784_q\);

-- Location: LCCOMB_X16_Y7_N20
\memory1_inst|RAM_inst|RW~3415\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3415_combout\ = (\address[7]~input_o\ & (\address[2]~input_o\)) # (!\address[7]~input_o\ & ((\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~784_q\))) # (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~752_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~752_q\,
	datad => \memory1_inst|RAM_inst|RW~784_q\,
	combout => \memory1_inst|RAM_inst|RW~3415_combout\);

-- Location: LCCOMB_X15_Y5_N0
\memory1_inst|RAM_inst|RW~3416\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3416_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~3415_combout\ & ((\memory1_inst|RAM_inst|RW~1808_q\))) # (!\memory1_inst|RAM_inst|RW~3415_combout\ & (\memory1_inst|RAM_inst|RW~1776_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~3415_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1776_q\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1808_q\,
	datad => \memory1_inst|RAM_inst|RW~3415_combout\,
	combout => \memory1_inst|RAM_inst|RW~3416_combout\);

-- Location: LCCOMB_X20_Y10_N4
\memory1_inst|RAM_inst|RW~3419\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3419_combout\ = (\address[5]~input_o\ & (((\address[6]~input_o\)))) # (!\address[5]~input_o\ & ((\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~3416_combout\))) # (!\address[6]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~3418_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3418_combout\,
	datac => \address[6]~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3416_combout\,
	combout => \memory1_inst|RAM_inst|RW~3419_combout\);

-- Location: LCCOMB_X23_Y13_N10
\memory1_inst|RAM_inst|RW~1520feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1520feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1520feeder_combout\);

-- Location: FF_X23_Y13_N11
\memory1_inst|RAM_inst|RW~1520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1520feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1520_q\);

-- Location: FF_X24_Y14_N21
\memory1_inst|RAM_inst|RW~1552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1552_q\);

-- Location: FF_X24_Y8_N19
\memory1_inst|RAM_inst|RW~496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~496_q\);

-- Location: FF_X23_Y8_N21
\memory1_inst|RAM_inst|RW~528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~528_q\);

-- Location: LCCOMB_X24_Y8_N18
\memory1_inst|RAM_inst|RW~3413\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3413_combout\ = (\address[7]~input_o\ & (\address[2]~input_o\)) # (!\address[7]~input_o\ & ((\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~528_q\))) # (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~496_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~496_q\,
	datad => \memory1_inst|RAM_inst|RW~528_q\,
	combout => \memory1_inst|RAM_inst|RW~3413_combout\);

-- Location: LCCOMB_X24_Y14_N20
\memory1_inst|RAM_inst|RW~3414\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3414_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~3413_combout\ & ((\memory1_inst|RAM_inst|RW~1552_q\))) # (!\memory1_inst|RAM_inst|RW~3413_combout\ & (\memory1_inst|RAM_inst|RW~1520_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~3413_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1520_q\,
	datac => \memory1_inst|RAM_inst|RW~1552_q\,
	datad => \memory1_inst|RAM_inst|RW~3413_combout\,
	combout => \memory1_inst|RAM_inst|RW~3414_combout\);

-- Location: LCCOMB_X20_Y10_N18
\memory1_inst|RAM_inst|RW~3422\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3422_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~3419_combout\ & (\memory1_inst|RAM_inst|RW~3421_combout\)) # (!\memory1_inst|RAM_inst|RW~3419_combout\ & ((\memory1_inst|RAM_inst|RW~3414_combout\))))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~3419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3421_combout\,
	datac => \memory1_inst|RAM_inst|RW~3419_combout\,
	datad => \memory1_inst|RAM_inst|RW~3414_combout\,
	combout => \memory1_inst|RAM_inst|RW~3422_combout\);

-- Location: FF_X10_Y6_N9
\memory1_inst|RAM_inst|RW~1240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1240_q\);

-- Location: FF_X10_Y6_N11
\memory1_inst|RAM_inst|RW~1272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1272_q\);

-- Location: LCCOMB_X10_Y6_N8
\memory1_inst|RAM_inst|RW~3402\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3402_combout\ = (\address[2]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~1272_q\)))) # (!\address[2]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~1240_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1240_q\,
	datad => \memory1_inst|RAM_inst|RW~1272_q\,
	combout => \memory1_inst|RAM_inst|RW~3402_combout\);

-- Location: FF_X10_Y4_N27
\memory1_inst|RAM_inst|RW~1784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1784_q\);

-- Location: LCCOMB_X11_Y4_N4
\memory1_inst|RAM_inst|RW~1752feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1752feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1752feeder_combout\);

-- Location: FF_X11_Y4_N5
\memory1_inst|RAM_inst|RW~1752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1752feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1752_q\);

-- Location: LCCOMB_X10_Y4_N26
\memory1_inst|RAM_inst|RW~3403\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3403_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~3402_combout\ & (\memory1_inst|RAM_inst|RW~1784_q\)) # (!\memory1_inst|RAM_inst|RW~3402_combout\ & ((\memory1_inst|RAM_inst|RW~1752_q\))))) # 
-- (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~3402_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3402_combout\,
	datac => \memory1_inst|RAM_inst|RW~1784_q\,
	datad => \memory1_inst|RAM_inst|RW~1752_q\,
	combout => \memory1_inst|RAM_inst|RW~3403_combout\);

-- Location: LCCOMB_X6_Y12_N22
\memory1_inst|RAM_inst|RW~984feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~984feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~984feeder_combout\);

-- Location: FF_X6_Y12_N23
\memory1_inst|RAM_inst|RW~984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~984feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~984_q\);

-- Location: FF_X20_Y10_N27
\memory1_inst|RAM_inst|RW~1016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1016_q\);

-- Location: FF_X21_Y16_N27
\memory1_inst|RAM_inst|RW~472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~472_q\);

-- Location: LCCOMB_X20_Y17_N10
\memory1_inst|RAM_inst|RW~504feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~504feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~504feeder_combout\);

-- Location: FF_X20_Y17_N11
\memory1_inst|RAM_inst|RW~504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~504feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~504_q\);

-- Location: LCCOMB_X21_Y16_N26
\memory1_inst|RAM_inst|RW~3404\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3404_combout\ = (\address[6]~input_o\ & (\address[2]~input_o\)) # (!\address[6]~input_o\ & ((\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~504_q\))) # (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~472_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~472_q\,
	datad => \memory1_inst|RAM_inst|RW~504_q\,
	combout => \memory1_inst|RAM_inst|RW~3404_combout\);

-- Location: LCCOMB_X20_Y10_N26
\memory1_inst|RAM_inst|RW~3405\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3405_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~3404_combout\ & ((\memory1_inst|RAM_inst|RW~1016_q\))) # (!\memory1_inst|RAM_inst|RW~3404_combout\ & (\memory1_inst|RAM_inst|RW~984_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~3404_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~984_q\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1016_q\,
	datad => \memory1_inst|RAM_inst|RW~3404_combout\,
	combout => \memory1_inst|RAM_inst|RW~3405_combout\);

-- Location: LCCOMB_X7_Y10_N20
\memory1_inst|RAM_inst|RW~728feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~728feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~728feeder_combout\);

-- Location: FF_X7_Y10_N21
\memory1_inst|RAM_inst|RW~728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~728feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3596_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~728_q\);

-- Location: FF_X20_Y10_N1
\memory1_inst|RAM_inst|RW~760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3633_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~760_q\);

-- Location: FF_X6_Y6_N21
\memory1_inst|RAM_inst|RW~216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3599_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~216_q\);

-- Location: FF_X6_Y6_N3
\memory1_inst|RAM_inst|RW~248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3635_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~248_q\);

-- Location: LCCOMB_X6_Y6_N20
\memory1_inst|RAM_inst|RW~3406\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3406_combout\ = (\address[2]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~248_q\)))) # (!\address[2]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~216_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~216_q\,
	datad => \memory1_inst|RAM_inst|RW~248_q\,
	combout => \memory1_inst|RAM_inst|RW~3406_combout\);

-- Location: LCCOMB_X20_Y10_N0
\memory1_inst|RAM_inst|RW~3407\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3407_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~3406_combout\ & ((\memory1_inst|RAM_inst|RW~760_q\))) # (!\memory1_inst|RAM_inst|RW~3406_combout\ & (\memory1_inst|RAM_inst|RW~728_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~3406_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~728_q\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~760_q\,
	datad => \memory1_inst|RAM_inst|RW~3406_combout\,
	combout => \memory1_inst|RAM_inst|RW~3407_combout\);

-- Location: LCCOMB_X20_Y10_N30
\memory1_inst|RAM_inst|RW~3408\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3408_combout\ = (\address[5]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~3405_combout\)))) # (!\address[5]~input_o\ & (!\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~3407_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3405_combout\,
	datad => \memory1_inst|RAM_inst|RW~3407_combout\,
	combout => \memory1_inst|RAM_inst|RW~3408_combout\);

-- Location: LCCOMB_X6_Y13_N20
\memory1_inst|RAM_inst|RW~2008feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2008feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~2008feeder_combout\);

-- Location: FF_X6_Y13_N21
\memory1_inst|RAM_inst|RW~2008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~2008feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2008_q\);

-- Location: FF_X12_Y13_N29
\memory1_inst|RAM_inst|RW~2040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2040_q\);

-- Location: FF_X5_Y13_N11
\memory1_inst|RAM_inst|RW~1496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1496_q\);

-- Location: FF_X5_Y13_N1
\memory1_inst|RAM_inst|RW~1528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1528_q\);

-- Location: LCCOMB_X5_Y13_N10
\memory1_inst|RAM_inst|RW~3409\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3409_combout\ = (\address[2]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~1528_q\)))) # (!\address[2]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~1496_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1496_q\,
	datad => \memory1_inst|RAM_inst|RW~1528_q\,
	combout => \memory1_inst|RAM_inst|RW~3409_combout\);

-- Location: LCCOMB_X12_Y13_N28
\memory1_inst|RAM_inst|RW~3410\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3410_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~3409_combout\ & ((\memory1_inst|RAM_inst|RW~2040_q\))) # (!\memory1_inst|RAM_inst|RW~3409_combout\ & (\memory1_inst|RAM_inst|RW~2008_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~3409_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2008_q\,
	datac => \memory1_inst|RAM_inst|RW~2040_q\,
	datad => \memory1_inst|RAM_inst|RW~3409_combout\,
	combout => \memory1_inst|RAM_inst|RW~3410_combout\);

-- Location: LCCOMB_X20_Y10_N24
\memory1_inst|RAM_inst|RW~3411\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3411_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~3408_combout\ & ((\memory1_inst|RAM_inst|RW~3410_combout\))) # (!\memory1_inst|RAM_inst|RW~3408_combout\ & (\memory1_inst|RAM_inst|RW~3403_combout\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~3408_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3403_combout\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3408_combout\,
	datad => \memory1_inst|RAM_inst|RW~3410_combout\,
	combout => \memory1_inst|RAM_inst|RW~3411_combout\);

-- Location: FF_X24_Y12_N5
\memory1_inst|RAM_inst|RW~488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3529_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~488_q\);

-- Location: FF_X24_Y12_N3
\memory1_inst|RAM_inst|RW~520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~520_q\);

-- Location: LCCOMB_X24_Y12_N4
\memory1_inst|RAM_inst|RW~3394\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3394_combout\ = (\address[2]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~520_q\)))) # (!\address[2]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~488_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~488_q\,
	datad => \memory1_inst|RAM_inst|RW~520_q\,
	combout => \memory1_inst|RAM_inst|RW~3394_combout\);

-- Location: FF_X23_Y12_N23
\memory1_inst|RAM_inst|RW~1032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1032_q\);

-- Location: LCCOMB_X23_Y16_N16
\memory1_inst|RAM_inst|RW~1000feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1000feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1000feeder_combout\);

-- Location: FF_X23_Y16_N17
\memory1_inst|RAM_inst|RW~1000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1000feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3541_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1000_q\);

-- Location: LCCOMB_X23_Y12_N22
\memory1_inst|RAM_inst|RW~3395\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3395_combout\ = (\memory1_inst|RAM_inst|RW~3394_combout\ & (((\memory1_inst|RAM_inst|RW~1032_q\)) # (!\address[6]~input_o\))) # (!\memory1_inst|RAM_inst|RW~3394_combout\ & (\address[6]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~1000_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3394_combout\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1032_q\,
	datad => \memory1_inst|RAM_inst|RW~1000_q\,
	combout => \memory1_inst|RAM_inst|RW~3395_combout\);

-- Location: FF_X16_Y6_N19
\memory1_inst|RAM_inst|RW~776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3636_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~776_q\);

-- Location: FF_X20_Y6_N15
\memory1_inst|RAM_inst|RW~264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3634_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~264_q\);

-- Location: FF_X20_Y5_N1
\memory1_inst|RAM_inst|RW~232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3598_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~232_q\);

-- Location: FF_X16_Y7_N15
\memory1_inst|RAM_inst|RW~744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3600_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~744_q\);

-- Location: LCCOMB_X20_Y5_N0
\memory1_inst|RAM_inst|RW~3396\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3396_combout\ = (\address[6]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~744_q\)))) # (!\address[6]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~232_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~232_q\,
	datad => \memory1_inst|RAM_inst|RW~744_q\,
	combout => \memory1_inst|RAM_inst|RW~3396_combout\);

-- Location: LCCOMB_X20_Y6_N14
\memory1_inst|RAM_inst|RW~3397\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3397_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~3396_combout\ & (\memory1_inst|RAM_inst|RW~776_q\)) # (!\memory1_inst|RAM_inst|RW~3396_combout\ & ((\memory1_inst|RAM_inst|RW~264_q\))))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~3396_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~776_q\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~264_q\,
	datad => \memory1_inst|RAM_inst|RW~3396_combout\,
	combout => \memory1_inst|RAM_inst|RW~3397_combout\);

-- Location: LCCOMB_X20_Y10_N6
\memory1_inst|RAM_inst|RW~3398\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3398_combout\ = (\address[5]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~3395_combout\)))) # (!\address[5]~input_o\ & (!\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~3397_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3395_combout\,
	datad => \memory1_inst|RAM_inst|RW~3397_combout\,
	combout => \memory1_inst|RAM_inst|RW~3398_combout\);

-- Location: LCCOMB_X9_Y13_N26
\memory1_inst|RAM_inst|RW~2024feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2024feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~2024feeder_combout\);

-- Location: FF_X9_Y13_N27
\memory1_inst|RAM_inst|RW~2024\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~2024feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2024_q\);

-- Location: FF_X17_Y16_N15
\memory1_inst|RAM_inst|RW~2056\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2056_q\);

-- Location: FF_X16_Y16_N15
\memory1_inst|RAM_inst|RW~1512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1512_q\);

-- Location: FF_X19_Y9_N11
\memory1_inst|RAM_inst|RW~1544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3698_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1544_q\);

-- Location: LCCOMB_X16_Y16_N14
\memory1_inst|RAM_inst|RW~3399\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3399_combout\ = (\address[2]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~1544_q\)))) # (!\address[2]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~1512_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1512_q\,
	datad => \memory1_inst|RAM_inst|RW~1544_q\,
	combout => \memory1_inst|RAM_inst|RW~3399_combout\);

-- Location: LCCOMB_X17_Y16_N14
\memory1_inst|RAM_inst|RW~3400\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3400_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~3399_combout\ & ((\memory1_inst|RAM_inst|RW~2056_q\))) # (!\memory1_inst|RAM_inst|RW~3399_combout\ & (\memory1_inst|RAM_inst|RW~2024_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~3399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2024_q\,
	datac => \memory1_inst|RAM_inst|RW~2056_q\,
	datad => \memory1_inst|RAM_inst|RW~3399_combout\,
	combout => \memory1_inst|RAM_inst|RW~3400_combout\);

-- Location: LCCOMB_X12_Y8_N22
\memory1_inst|RAM_inst|RW~1288feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1288feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1288feeder_combout\);

-- Location: FF_X12_Y8_N23
\memory1_inst|RAM_inst|RW~1288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1288feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1288_q\);

-- Location: FF_X10_Y8_N19
\memory1_inst|RAM_inst|RW~1800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1800_q\);

-- Location: FF_X11_Y8_N25
\memory1_inst|RAM_inst|RW~1256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1256_q\);

-- Location: LCCOMB_X9_Y11_N10
\memory1_inst|RAM_inst|RW~1768feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1768feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1768feeder_combout\);

-- Location: FF_X9_Y11_N11
\memory1_inst|RAM_inst|RW~1768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1768feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1768_q\);

-- Location: LCCOMB_X11_Y8_N24
\memory1_inst|RAM_inst|RW~3392\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3392_combout\ = (\address[2]~input_o\ & (\address[6]~input_o\)) # (!\address[2]~input_o\ & ((\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~1768_q\))) # (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~1256_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1256_q\,
	datad => \memory1_inst|RAM_inst|RW~1768_q\,
	combout => \memory1_inst|RAM_inst|RW~3392_combout\);

-- Location: LCCOMB_X10_Y8_N18
\memory1_inst|RAM_inst|RW~3393\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3393_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~3392_combout\ & ((\memory1_inst|RAM_inst|RW~1800_q\))) # (!\memory1_inst|RAM_inst|RW~3392_combout\ & (\memory1_inst|RAM_inst|RW~1288_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~3392_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1288_q\,
	datac => \memory1_inst|RAM_inst|RW~1800_q\,
	datad => \memory1_inst|RAM_inst|RW~3392_combout\,
	combout => \memory1_inst|RAM_inst|RW~3393_combout\);

-- Location: LCCOMB_X20_Y10_N8
\memory1_inst|RAM_inst|RW~3401\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3401_combout\ = (\memory1_inst|RAM_inst|RW~3398_combout\ & (((\memory1_inst|RAM_inst|RW~3400_combout\)) # (!\address[7]~input_o\))) # (!\memory1_inst|RAM_inst|RW~3398_combout\ & (\address[7]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~3393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3398_combout\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3400_combout\,
	datad => \memory1_inst|RAM_inst|RW~3393_combout\,
	combout => \memory1_inst|RAM_inst|RW~3401_combout\);

-- Location: LCCOMB_X20_Y10_N14
\memory1_inst|RAM_inst|RW~3412\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3412_combout\ = (\address[0]~input_o\ & (((\address[1]~input_o\)))) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~3401_combout\))) # (!\address[1]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~3411_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3411_combout\,
	datac => \memory1_inst|RAM_inst|RW~3401_combout\,
	datad => \address[1]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3412_combout\);

-- Location: LCCOMB_X11_Y4_N10
\memory1_inst|RAM_inst|RW~1792feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1792feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1792feeder_combout\);

-- Location: FF_X11_Y4_N11
\memory1_inst|RAM_inst|RW~1792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1792feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1792_q\);

-- Location: FF_X16_Y4_N25
\memory1_inst|RAM_inst|RW~1280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1280_q\);

-- Location: FF_X16_Y4_N11
\memory1_inst|RAM_inst|RW~1248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1248_q\);

-- Location: FF_X15_Y4_N13
\memory1_inst|RAM_inst|RW~1760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1760_q\);

-- Location: LCCOMB_X16_Y4_N10
\memory1_inst|RAM_inst|RW~3382\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3382_combout\ = (\address[6]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~1760_q\)))) # (!\address[6]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~1248_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1248_q\,
	datad => \memory1_inst|RAM_inst|RW~1760_q\,
	combout => \memory1_inst|RAM_inst|RW~3382_combout\);

-- Location: LCCOMB_X16_Y4_N24
\memory1_inst|RAM_inst|RW~3383\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3383_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~3382_combout\ & (\memory1_inst|RAM_inst|RW~1792_q\)) # (!\memory1_inst|RAM_inst|RW~3382_combout\ & ((\memory1_inst|RAM_inst|RW~1280_q\))))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~3382_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1792_q\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1280_q\,
	datad => \memory1_inst|RAM_inst|RW~3382_combout\,
	combout => \memory1_inst|RAM_inst|RW~3383_combout\);

-- Location: FF_X22_Y16_N3
\memory1_inst|RAM_inst|RW~480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3552_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~480_q\);

-- Location: LCCOMB_X21_Y16_N24
\memory1_inst|RAM_inst|RW~512feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~512feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~512feeder_combout\);

-- Location: FF_X21_Y16_N25
\memory1_inst|RAM_inst|RW~512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~512feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~512_q\);

-- Location: LCCOMB_X22_Y16_N2
\memory1_inst|RAM_inst|RW~3384\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3384_combout\ = (\address[2]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~512_q\)))) # (!\address[2]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~480_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~480_q\,
	datad => \memory1_inst|RAM_inst|RW~512_q\,
	combout => \memory1_inst|RAM_inst|RW~3384_combout\);

-- Location: FF_X16_Y16_N9
\memory1_inst|RAM_inst|RW~1024\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1024_q\);

-- Location: LCCOMB_X23_Y16_N26
\memory1_inst|RAM_inst|RW~992feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~992feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~992feeder_combout\);

-- Location: FF_X23_Y16_N27
\memory1_inst|RAM_inst|RW~992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~992feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~992_q\);

-- Location: LCCOMB_X16_Y16_N8
\memory1_inst|RAM_inst|RW~3385\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3385_combout\ = (\memory1_inst|RAM_inst|RW~3384_combout\ & (((\memory1_inst|RAM_inst|RW~1024_q\)) # (!\address[6]~input_o\))) # (!\memory1_inst|RAM_inst|RW~3384_combout\ & (\address[6]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~992_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3384_combout\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1024_q\,
	datad => \memory1_inst|RAM_inst|RW~992_q\,
	combout => \memory1_inst|RAM_inst|RW~3385_combout\);

-- Location: LCCOMB_X19_Y7_N14
\memory1_inst|RAM_inst|RW~256feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~256feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~256feeder_combout\);

-- Location: FF_X19_Y7_N15
\memory1_inst|RAM_inst|RW~256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~256feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3643_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~256_q\);

-- Location: FF_X11_Y7_N17
\memory1_inst|RAM_inst|RW~768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3641_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~768_q\);

-- Location: FF_X10_Y11_N7
\memory1_inst|RAM_inst|RW~224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3611_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~224_q\);

-- Location: FF_X16_Y8_N5
\memory1_inst|RAM_inst|RW~736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3609_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~736_q\);

-- Location: LCCOMB_X10_Y11_N6
\memory1_inst|RAM_inst|RW~3386\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3386_combout\ = (\address[6]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~736_q\)))) # (!\address[6]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~224_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~224_q\,
	datad => \memory1_inst|RAM_inst|RW~736_q\,
	combout => \memory1_inst|RAM_inst|RW~3386_combout\);

-- Location: LCCOMB_X11_Y7_N16
\memory1_inst|RAM_inst|RW~3387\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3387_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~3386_combout\ & ((\memory1_inst|RAM_inst|RW~768_q\))) # (!\memory1_inst|RAM_inst|RW~3386_combout\ & (\memory1_inst|RAM_inst|RW~256_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~3386_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~256_q\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~768_q\,
	datad => \memory1_inst|RAM_inst|RW~3386_combout\,
	combout => \memory1_inst|RAM_inst|RW~3387_combout\);

-- Location: LCCOMB_X20_Y10_N22
\memory1_inst|RAM_inst|RW~3388\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3388_combout\ = (\address[5]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~3385_combout\)))) # (!\address[5]~input_o\ & (!\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~3387_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3385_combout\,
	datad => \memory1_inst|RAM_inst|RW~3387_combout\,
	combout => \memory1_inst|RAM_inst|RW~3388_combout\);

-- Location: FF_X16_Y18_N11
\memory1_inst|RAM_inst|RW~1504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1504_q\);

-- Location: LCCOMB_X19_Y16_N16
\memory1_inst|RAM_inst|RW~1536feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1536feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1536feeder_combout\);

-- Location: FF_X19_Y16_N17
\memory1_inst|RAM_inst|RW~1536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1536feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1536_q\);

-- Location: LCCOMB_X16_Y18_N10
\memory1_inst|RAM_inst|RW~3389\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3389_combout\ = (\address[2]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~1536_q\)))) # (!\address[2]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~1504_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1504_q\,
	datad => \memory1_inst|RAM_inst|RW~1536_q\,
	combout => \memory1_inst|RAM_inst|RW~3389_combout\);

-- Location: FF_X19_Y18_N29
\memory1_inst|RAM_inst|RW~2048\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2048_q\);

-- Location: FF_X16_Y18_N21
\memory1_inst|RAM_inst|RW~2016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2016_q\);

-- Location: LCCOMB_X19_Y18_N28
\memory1_inst|RAM_inst|RW~3390\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3390_combout\ = (\memory1_inst|RAM_inst|RW~3389_combout\ & (((\memory1_inst|RAM_inst|RW~2048_q\)) # (!\address[6]~input_o\))) # (!\memory1_inst|RAM_inst|RW~3389_combout\ & (\address[6]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~2016_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3389_combout\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2048_q\,
	datad => \memory1_inst|RAM_inst|RW~2016_q\,
	combout => \memory1_inst|RAM_inst|RW~3390_combout\);

-- Location: LCCOMB_X20_Y10_N28
\memory1_inst|RAM_inst|RW~3391\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3391_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~3388_combout\ & ((\memory1_inst|RAM_inst|RW~3390_combout\))) # (!\memory1_inst|RAM_inst|RW~3388_combout\ & (\memory1_inst|RAM_inst|RW~3383_combout\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~3388_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3383_combout\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3388_combout\,
	datad => \memory1_inst|RAM_inst|RW~3390_combout\,
	combout => \memory1_inst|RAM_inst|RW~3391_combout\);

-- Location: LCCOMB_X20_Y10_N16
\memory1_inst|RAM_inst|RW~3423\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3423_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3412_combout\ & (\memory1_inst|RAM_inst|RW~3422_combout\)) # (!\memory1_inst|RAM_inst|RW~3412_combout\ & ((\memory1_inst|RAM_inst|RW~3391_combout\))))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3412_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3422_combout\,
	datac => \memory1_inst|RAM_inst|RW~3412_combout\,
	datad => \memory1_inst|RAM_inst|RW~3391_combout\,
	combout => \memory1_inst|RAM_inst|RW~3423_combout\);

-- Location: LCCOMB_X10_Y14_N4
\memory1_inst|RAM_inst|RW~1920feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1920feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1920feeder_combout\);

-- Location: FF_X10_Y14_N5
\memory1_inst|RAM_inst|RW~1920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1920feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3659_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1920_q\);

-- Location: FF_X9_Y14_N7
\memory1_inst|RAM_inst|RW~1888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3661_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1888_q\);

-- Location: FF_X6_Y12_N21
\memory1_inst|RAM_inst|RW~864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~864_q\);

-- Location: FF_X5_Y12_N15
\memory1_inst|RAM_inst|RW~896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~896_q\);

-- Location: LCCOMB_X6_Y12_N20
\memory1_inst|RAM_inst|RW~3262\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3262_combout\ = (\address[7]~input_o\ & (\address[2]~input_o\)) # (!\address[7]~input_o\ & ((\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~896_q\))) # (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~864_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~864_q\,
	datad => \memory1_inst|RAM_inst|RW~896_q\,
	combout => \memory1_inst|RAM_inst|RW~3262_combout\);

-- Location: LCCOMB_X9_Y14_N6
\memory1_inst|RAM_inst|RW~3263\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3263_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~3262_combout\ & (\memory1_inst|RAM_inst|RW~1920_q\)) # (!\memory1_inst|RAM_inst|RW~3262_combout\ & ((\memory1_inst|RAM_inst|RW~1888_q\))))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~3262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1920_q\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1888_q\,
	datad => \memory1_inst|RAM_inst|RW~3262_combout\,
	combout => \memory1_inst|RAM_inst|RW~3263_combout\);

-- Location: LCCOMB_X19_Y16_N18
\memory1_inst|RAM_inst|RW~1408feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1408feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1408feeder_combout\);

-- Location: FF_X19_Y16_N19
\memory1_inst|RAM_inst|RW~1408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1408feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3647_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1408_q\);

-- Location: FF_X16_Y14_N29
\memory1_inst|RAM_inst|RW~1376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1376_q\);

-- Location: FF_X16_Y14_N3
\memory1_inst|RAM_inst|RW~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3556_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~352_q\);

-- Location: FF_X20_Y11_N5
\memory1_inst|RAM_inst|RW~384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~384_q\);

-- Location: LCCOMB_X16_Y14_N2
\memory1_inst|RAM_inst|RW~3255\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3255_combout\ = (\address[7]~input_o\ & (\address[2]~input_o\)) # (!\address[7]~input_o\ & ((\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~384_q\))) # (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~352_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~352_q\,
	datad => \memory1_inst|RAM_inst|RW~384_q\,
	combout => \memory1_inst|RAM_inst|RW~3255_combout\);

-- Location: LCCOMB_X16_Y14_N28
\memory1_inst|RAM_inst|RW~3256\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3256_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~3255_combout\ & (\memory1_inst|RAM_inst|RW~1408_q\)) # (!\memory1_inst|RAM_inst|RW~3255_combout\ & ((\memory1_inst|RAM_inst|RW~1376_q\))))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~3255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1408_q\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1376_q\,
	datad => \memory1_inst|RAM_inst|RW~3255_combout\,
	combout => \memory1_inst|RAM_inst|RW~3256_combout\);

-- Location: FF_X15_Y6_N19
\memory1_inst|RAM_inst|RW~1120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1120_q\);

-- Location: FF_X15_Y6_N17
\memory1_inst|RAM_inst|RW~1152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1152_q\);

-- Location: FF_X14_Y5_N15
\memory1_inst|RAM_inst|RW~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3627_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~96_q\);

-- Location: FF_X14_Y5_N1
\memory1_inst|RAM_inst|RW~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3584_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~128_q\);

-- Location: LCCOMB_X14_Y5_N14
\memory1_inst|RAM_inst|RW~3259\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3259_combout\ = (\address[2]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~128_q\)))) # (!\address[2]~input_o\ & (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~96_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~96_q\,
	datad => \memory1_inst|RAM_inst|RW~128_q\,
	combout => \memory1_inst|RAM_inst|RW~3259_combout\);

-- Location: LCCOMB_X15_Y6_N16
\memory1_inst|RAM_inst|RW~3260\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3260_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~3259_combout\ & ((\memory1_inst|RAM_inst|RW~1152_q\))) # (!\memory1_inst|RAM_inst|RW~3259_combout\ & (\memory1_inst|RAM_inst|RW~1120_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~3259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1120_q\,
	datac => \memory1_inst|RAM_inst|RW~1152_q\,
	datad => \memory1_inst|RAM_inst|RW~3259_combout\,
	combout => \memory1_inst|RAM_inst|RW~3260_combout\);

-- Location: FF_X16_Y5_N23
\memory1_inst|RAM_inst|RW~608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3625_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~608_q\);

-- Location: LCCOMB_X14_Y4_N0
\memory1_inst|RAM_inst|RW~1632feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1632feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1632feeder_combout\);

-- Location: FF_X14_Y4_N1
\memory1_inst|RAM_inst|RW~1632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1632feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1632_q\);

-- Location: LCCOMB_X16_Y5_N22
\memory1_inst|RAM_inst|RW~3257\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3257_combout\ = (\address[2]~input_o\ & (\address[7]~input_o\)) # (!\address[2]~input_o\ & ((\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~1632_q\))) # (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~608_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~608_q\,
	datad => \memory1_inst|RAM_inst|RW~1632_q\,
	combout => \memory1_inst|RAM_inst|RW~3257_combout\);

-- Location: LCCOMB_X12_Y11_N14
\memory1_inst|RAM_inst|RW~640feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~640feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~640feeder_combout\);

-- Location: FF_X12_Y11_N15
\memory1_inst|RAM_inst|RW~640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~640feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3586_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~640_q\);

-- Location: FF_X17_Y5_N19
\memory1_inst|RAM_inst|RW~1664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1664_q\);

-- Location: LCCOMB_X16_Y5_N24
\memory1_inst|RAM_inst|RW~3258\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3258_combout\ = (\memory1_inst|RAM_inst|RW~3257_combout\ & (((\memory1_inst|RAM_inst|RW~1664_q\)) # (!\address[2]~input_o\))) # (!\memory1_inst|RAM_inst|RW~3257_combout\ & (\address[2]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~640_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3257_combout\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~640_q\,
	datad => \memory1_inst|RAM_inst|RW~1664_q\,
	combout => \memory1_inst|RAM_inst|RW~3258_combout\);

-- Location: LCCOMB_X16_Y10_N16
\memory1_inst|RAM_inst|RW~3261\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3261_combout\ = (\address[6]~input_o\ & (((\address[5]~input_o\) # (\memory1_inst|RAM_inst|RW~3258_combout\)))) # (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~3260_combout\ & (!\address[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3260_combout\,
	datab => \address[6]~input_o\,
	datac => \address[5]~input_o\,
	datad => \memory1_inst|RAM_inst|RW~3258_combout\,
	combout => \memory1_inst|RAM_inst|RW~3261_combout\);

-- Location: LCCOMB_X16_Y10_N2
\memory1_inst|RAM_inst|RW~3264\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3264_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~3261_combout\ & (\memory1_inst|RAM_inst|RW~3263_combout\)) # (!\memory1_inst|RAM_inst|RW~3261_combout\ & ((\memory1_inst|RAM_inst|RW~3256_combout\))))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~3261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3263_combout\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3256_combout\,
	datad => \memory1_inst|RAM_inst|RW~3261_combout\,
	combout => \memory1_inst|RAM_inst|RW~3264_combout\);

-- Location: LCCOMB_X19_Y11_N8
\memory1_inst|RAM_inst|RW~912feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~912feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~912feeder_combout\);

-- Location: FF_X19_Y11_N9
\memory1_inst|RAM_inst|RW~912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~912feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~912_q\);

-- Location: FF_X19_Y13_N31
\memory1_inst|RAM_inst|RW~880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~880_q\);

-- Location: FF_X16_Y11_N29
\memory1_inst|RAM_inst|RW~624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3628_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~624_q\);

-- Location: LCCOMB_X14_Y11_N24
\memory1_inst|RAM_inst|RW~656feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~656feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~656feeder_combout\);

-- Location: FF_X14_Y11_N25
\memory1_inst|RAM_inst|RW~656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~656feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3594_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~656_q\);

-- Location: LCCOMB_X16_Y11_N28
\memory1_inst|RAM_inst|RW~3286\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3286_combout\ = (\address[5]~input_o\ & (\address[2]~input_o\)) # (!\address[5]~input_o\ & ((\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~656_q\))) # (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~624_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~624_q\,
	datad => \memory1_inst|RAM_inst|RW~656_q\,
	combout => \memory1_inst|RAM_inst|RW~3286_combout\);

-- Location: LCCOMB_X19_Y13_N30
\memory1_inst|RAM_inst|RW~3287\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3287_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~3286_combout\ & (\memory1_inst|RAM_inst|RW~912_q\)) # (!\memory1_inst|RAM_inst|RW~3286_combout\ & ((\memory1_inst|RAM_inst|RW~880_q\))))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~3286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~912_q\,
	datac => \memory1_inst|RAM_inst|RW~880_q\,
	datad => \memory1_inst|RAM_inst|RW~3286_combout\,
	combout => \memory1_inst|RAM_inst|RW~3287_combout\);

-- Location: FF_X11_Y13_N13
\memory1_inst|RAM_inst|RW~1904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1904_q\);

-- Location: FF_X8_Y11_N11
\memory1_inst|RAM_inst|RW~1936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1936_q\);

-- Location: FF_X11_Y11_N7
\memory1_inst|RAM_inst|RW~1648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1648_q\);

-- Location: LCCOMB_X15_Y18_N28
\memory1_inst|RAM_inst|RW~1680feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1680feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1680feeder_combout\);

-- Location: FF_X15_Y18_N29
\memory1_inst|RAM_inst|RW~1680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1680feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1680_q\);

-- Location: LCCOMB_X11_Y11_N6
\memory1_inst|RAM_inst|RW~3293\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3293_combout\ = (\address[2]~input_o\ & ((\address[5]~input_o\) # ((\memory1_inst|RAM_inst|RW~1680_q\)))) # (!\address[2]~input_o\ & (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~1648_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1648_q\,
	datad => \memory1_inst|RAM_inst|RW~1680_q\,
	combout => \memory1_inst|RAM_inst|RW~3293_combout\);

-- Location: LCCOMB_X8_Y11_N10
\memory1_inst|RAM_inst|RW~3294\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3294_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~3293_combout\ & ((\memory1_inst|RAM_inst|RW~1936_q\))) # (!\memory1_inst|RAM_inst|RW~3293_combout\ & (\memory1_inst|RAM_inst|RW~1904_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~3293_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1904_q\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1936_q\,
	datad => \memory1_inst|RAM_inst|RW~3293_combout\,
	combout => \memory1_inst|RAM_inst|RW~3294_combout\);

-- Location: LCCOMB_X21_Y12_N20
\memory1_inst|RAM_inst|RW~144feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~144feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~144feeder_combout\);

-- Location: FF_X21_Y12_N21
\memory1_inst|RAM_inst|RW~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~144feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3592_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~144_q\);

-- Location: FF_X20_Y11_N27
\memory1_inst|RAM_inst|RW~400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~400_q\);

-- Location: FF_X21_Y11_N29
\memory1_inst|RAM_inst|RW~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3626_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~112_q\);

-- Location: LCCOMB_X21_Y15_N8
\memory1_inst|RAM_inst|RW~368feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~368feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~368feeder_combout\);

-- Location: FF_X21_Y15_N9
\memory1_inst|RAM_inst|RW~368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~368feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3540_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~368_q\);

-- Location: LCCOMB_X21_Y11_N28
\memory1_inst|RAM_inst|RW~3290\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3290_combout\ = (\address[2]~input_o\ & (\address[5]~input_o\)) # (!\address[2]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~368_q\))) # (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~112_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~112_q\,
	datad => \memory1_inst|RAM_inst|RW~368_q\,
	combout => \memory1_inst|RAM_inst|RW~3290_combout\);

-- Location: LCCOMB_X20_Y11_N26
\memory1_inst|RAM_inst|RW~3291\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3291_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~3290_combout\ & ((\memory1_inst|RAM_inst|RW~400_q\))) # (!\memory1_inst|RAM_inst|RW~3290_combout\ & (\memory1_inst|RAM_inst|RW~144_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~3290_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~144_q\,
	datac => \memory1_inst|RAM_inst|RW~400_q\,
	datad => \memory1_inst|RAM_inst|RW~3290_combout\,
	combout => \memory1_inst|RAM_inst|RW~3291_combout\);

-- Location: FF_X9_Y12_N1
\memory1_inst|RAM_inst|RW~1168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1168_q\);

-- Location: FF_X9_Y12_N31
\memory1_inst|RAM_inst|RW~1424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3649_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1424_q\);

-- Location: FF_X9_Y10_N13
\memory1_inst|RAM_inst|RW~1136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1136_q\);

-- Location: FF_X17_Y13_N9
\memory1_inst|RAM_inst|RW~1392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3646_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1392_q\);

-- Location: LCCOMB_X9_Y10_N12
\memory1_inst|RAM_inst|RW~3288\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3288_combout\ = (\address[5]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~1392_q\)))) # (!\address[5]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~1136_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1136_q\,
	datad => \memory1_inst|RAM_inst|RW~1392_q\,
	combout => \memory1_inst|RAM_inst|RW~3288_combout\);

-- Location: LCCOMB_X9_Y12_N30
\memory1_inst|RAM_inst|RW~3289\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3289_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~3288_combout\ & ((\memory1_inst|RAM_inst|RW~1424_q\))) # (!\memory1_inst|RAM_inst|RW~3288_combout\ & (\memory1_inst|RAM_inst|RW~1168_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~3288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1168_q\,
	datac => \memory1_inst|RAM_inst|RW~1424_q\,
	datad => \memory1_inst|RAM_inst|RW~3288_combout\,
	combout => \memory1_inst|RAM_inst|RW~3289_combout\);

-- Location: LCCOMB_X20_Y11_N20
\memory1_inst|RAM_inst|RW~3292\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3292_combout\ = (\address[6]~input_o\ & (\address[7]~input_o\)) # (!\address[6]~input_o\ & ((\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~3289_combout\))) # (!\address[7]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~3291_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3291_combout\,
	datad => \memory1_inst|RAM_inst|RW~3289_combout\,
	combout => \memory1_inst|RAM_inst|RW~3292_combout\);

-- Location: LCCOMB_X20_Y11_N30
\memory1_inst|RAM_inst|RW~3295\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3295_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~3292_combout\ & ((\memory1_inst|RAM_inst|RW~3294_combout\))) # (!\memory1_inst|RAM_inst|RW~3292_combout\ & (\memory1_inst|RAM_inst|RW~3287_combout\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~3292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3287_combout\,
	datac => \memory1_inst|RAM_inst|RW~3294_combout\,
	datad => \memory1_inst|RAM_inst|RW~3292_combout\,
	combout => \memory1_inst|RAM_inst|RW~3295_combout\);

-- Location: FF_X24_Y9_N15
\memory1_inst|RAM_inst|RW~136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~136_q\);

-- Location: FF_X20_Y9_N31
\memory1_inst|RAM_inst|RW~392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~392_q\);

-- Location: FF_X21_Y12_N7
\memory1_inst|RAM_inst|RW~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~104_q\);

-- Location: FF_X22_Y12_N25
\memory1_inst|RAM_inst|RW~360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3537_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~360_q\);

-- Location: LCCOMB_X21_Y12_N6
\memory1_inst|RAM_inst|RW~3269\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3269_combout\ = (\address[5]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~360_q\)))) # (!\address[5]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~104_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~104_q\,
	datad => \memory1_inst|RAM_inst|RW~360_q\,
	combout => \memory1_inst|RAM_inst|RW~3269_combout\);

-- Location: LCCOMB_X20_Y9_N30
\memory1_inst|RAM_inst|RW~3270\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3270_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~3269_combout\ & ((\memory1_inst|RAM_inst|RW~392_q\))) # (!\memory1_inst|RAM_inst|RW~3269_combout\ & (\memory1_inst|RAM_inst|RW~136_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~3269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~136_q\,
	datac => \memory1_inst|RAM_inst|RW~392_q\,
	datad => \memory1_inst|RAM_inst|RW~3269_combout\,
	combout => \memory1_inst|RAM_inst|RW~3270_combout\);

-- Location: LCCOMB_X17_Y12_N8
\memory1_inst|RAM_inst|RW~904feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~904feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~904feeder_combout\);

-- Location: FF_X17_Y12_N9
\memory1_inst|RAM_inst|RW~904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~904feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~904_q\);

-- Location: FF_X5_Y10_N5
\memory1_inst|RAM_inst|RW~616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~616_q\);

-- Location: FF_X5_Y10_N3
\memory1_inst|RAM_inst|RW~872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3533_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~872_q\);

-- Location: LCCOMB_X5_Y10_N4
\memory1_inst|RAM_inst|RW~3267\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3267_combout\ = (\address[2]~input_o\ & (\address[5]~input_o\)) # (!\address[2]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~872_q\))) # (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~616_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~616_q\,
	datad => \memory1_inst|RAM_inst|RW~872_q\,
	combout => \memory1_inst|RAM_inst|RW~3267_combout\);

-- Location: LCCOMB_X16_Y9_N30
\memory1_inst|RAM_inst|RW~648feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~648feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~648feeder_combout\);

-- Location: FF_X16_Y9_N31
\memory1_inst|RAM_inst|RW~648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~648feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3582_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~648_q\);

-- Location: LCCOMB_X16_Y10_N0
\memory1_inst|RAM_inst|RW~3268\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3268_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~3267_combout\ & (\memory1_inst|RAM_inst|RW~904_q\)) # (!\memory1_inst|RAM_inst|RW~3267_combout\ & ((\memory1_inst|RAM_inst|RW~648_q\))))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~3267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~904_q\,
	datac => \memory1_inst|RAM_inst|RW~3267_combout\,
	datad => \memory1_inst|RAM_inst|RW~648_q\,
	combout => \memory1_inst|RAM_inst|RW~3268_combout\);

-- Location: LCCOMB_X16_Y10_N14
\memory1_inst|RAM_inst|RW~3271\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3271_combout\ = (\address[7]~input_o\ & (\address[6]~input_o\)) # (!\address[7]~input_o\ & ((\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~3268_combout\))) # (!\address[6]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~3270_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3270_combout\,
	datad => \memory1_inst|RAM_inst|RW~3268_combout\,
	combout => \memory1_inst|RAM_inst|RW~3271_combout\);

-- Location: LCCOMB_X8_Y9_N10
\memory1_inst|RAM_inst|RW~1416feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1416feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1416feeder_combout\);

-- Location: FF_X8_Y9_N11
\memory1_inst|RAM_inst|RW~1416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1416feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1416_q\);

-- Location: FF_X8_Y9_N13
\memory1_inst|RAM_inst|RW~1160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1160_q\);

-- Location: FF_X8_Y13_N31
\memory1_inst|RAM_inst|RW~1128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1128_q\);

-- Location: FF_X8_Y6_N13
\memory1_inst|RAM_inst|RW~1384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1384_q\);

-- Location: LCCOMB_X8_Y13_N30
\memory1_inst|RAM_inst|RW~3265\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3265_combout\ = (\address[5]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~1384_q\)))) # (!\address[5]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~1128_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1128_q\,
	datad => \memory1_inst|RAM_inst|RW~1384_q\,
	combout => \memory1_inst|RAM_inst|RW~3265_combout\);

-- Location: LCCOMB_X8_Y9_N12
\memory1_inst|RAM_inst|RW~3266\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3266_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~3265_combout\ & (\memory1_inst|RAM_inst|RW~1416_q\)) # (!\memory1_inst|RAM_inst|RW~3265_combout\ & ((\memory1_inst|RAM_inst|RW~1160_q\))))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~3265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1416_q\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1160_q\,
	datad => \memory1_inst|RAM_inst|RW~3265_combout\,
	combout => \memory1_inst|RAM_inst|RW~3266_combout\);

-- Location: LCCOMB_X7_Y5_N24
\memory1_inst|RAM_inst|RW~1672feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1672feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1672feeder_combout\);

-- Location: FF_X7_Y5_N25
\memory1_inst|RAM_inst|RW~1672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1672feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1672_q\);

-- Location: FF_X7_Y5_N19
\memory1_inst|RAM_inst|RW~1928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3654_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1928_q\);

-- Location: FF_X8_Y13_N5
\memory1_inst|RAM_inst|RW~1640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1640_q\);

-- Location: LCCOMB_X9_Y13_N28
\memory1_inst|RAM_inst|RW~1896feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1896feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1896feeder_combout\);

-- Location: FF_X9_Y13_N29
\memory1_inst|RAM_inst|RW~1896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1896feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1896_q\);

-- Location: LCCOMB_X8_Y13_N4
\memory1_inst|RAM_inst|RW~3272\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3272_combout\ = (\address[5]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~1896_q\)))) # (!\address[5]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~1640_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1640_q\,
	datad => \memory1_inst|RAM_inst|RW~1896_q\,
	combout => \memory1_inst|RAM_inst|RW~3272_combout\);

-- Location: LCCOMB_X7_Y5_N18
\memory1_inst|RAM_inst|RW~3273\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3273_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~3272_combout\ & ((\memory1_inst|RAM_inst|RW~1928_q\))) # (!\memory1_inst|RAM_inst|RW~3272_combout\ & (\memory1_inst|RAM_inst|RW~1672_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~3272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1672_q\,
	datac => \memory1_inst|RAM_inst|RW~1928_q\,
	datad => \memory1_inst|RAM_inst|RW~3272_combout\,
	combout => \memory1_inst|RAM_inst|RW~3273_combout\);

-- Location: LCCOMB_X16_Y10_N4
\memory1_inst|RAM_inst|RW~3274\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3274_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~3271_combout\ & ((\memory1_inst|RAM_inst|RW~3273_combout\))) # (!\memory1_inst|RAM_inst|RW~3271_combout\ & (\memory1_inst|RAM_inst|RW~3266_combout\)))) # 
-- (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~3271_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3271_combout\,
	datac => \memory1_inst|RAM_inst|RW~3266_combout\,
	datad => \memory1_inst|RAM_inst|RW~3273_combout\,
	combout => \memory1_inst|RAM_inst|RW~3274_combout\);

-- Location: FF_X8_Y5_N25
\memory1_inst|RAM_inst|RW~1400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3656_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1400_q\);

-- Location: FF_X12_Y5_N17
\memory1_inst|RAM_inst|RW~1144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1144_q\);

-- Location: FF_X8_Y5_N23
\memory1_inst|RAM_inst|RW~1112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1112_q\);

-- Location: LCCOMB_X8_Y7_N12
\memory1_inst|RAM_inst|RW~1368feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1368feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1368feeder_combout\);

-- Location: FF_X8_Y7_N13
\memory1_inst|RAM_inst|RW~1368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1368feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1368_q\);

-- Location: LCCOMB_X8_Y5_N22
\memory1_inst|RAM_inst|RW~3275\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3275_combout\ = (\address[5]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~1368_q\)))) # (!\address[5]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~1112_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1112_q\,
	datad => \memory1_inst|RAM_inst|RW~1368_q\,
	combout => \memory1_inst|RAM_inst|RW~3275_combout\);

-- Location: LCCOMB_X12_Y5_N16
\memory1_inst|RAM_inst|RW~3276\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3276_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~3275_combout\ & (\memory1_inst|RAM_inst|RW~1400_q\)) # (!\memory1_inst|RAM_inst|RW~3275_combout\ & ((\memory1_inst|RAM_inst|RW~1144_q\))))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~3275_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1400_q\,
	datac => \memory1_inst|RAM_inst|RW~1144_q\,
	datad => \memory1_inst|RAM_inst|RW~3275_combout\,
	combout => \memory1_inst|RAM_inst|RW~3276_combout\);

-- Location: LCCOMB_X12_Y11_N16
\memory1_inst|RAM_inst|RW~632feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~632feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~632feeder_combout\);

-- Location: FF_X12_Y11_N17
\memory1_inst|RAM_inst|RW~632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~632feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3590_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~632_q\);

-- Location: FF_X20_Y13_N9
\memory1_inst|RAM_inst|RW~888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~888_q\);

-- Location: FF_X8_Y10_N5
\memory1_inst|RAM_inst|RW~600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~600_q\);

-- Location: FF_X8_Y10_N19
\memory1_inst|RAM_inst|RW~856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3545_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~856_q\);

-- Location: LCCOMB_X8_Y10_N4
\memory1_inst|RAM_inst|RW~3277\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3277_combout\ = (\address[5]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~856_q\)))) # (!\address[5]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~600_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~600_q\,
	datad => \memory1_inst|RAM_inst|RW~856_q\,
	combout => \memory1_inst|RAM_inst|RW~3277_combout\);

-- Location: LCCOMB_X20_Y13_N8
\memory1_inst|RAM_inst|RW~3278\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3278_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~3277_combout\ & ((\memory1_inst|RAM_inst|RW~888_q\))) # (!\memory1_inst|RAM_inst|RW~3277_combout\ & (\memory1_inst|RAM_inst|RW~632_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~3277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~632_q\,
	datac => \memory1_inst|RAM_inst|RW~888_q\,
	datad => \memory1_inst|RAM_inst|RW~3277_combout\,
	combout => \memory1_inst|RAM_inst|RW~3278_combout\);

-- Location: LCCOMB_X20_Y17_N8
\memory1_inst|RAM_inst|RW~120feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~120feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~120feeder_combout\);

-- Location: FF_X20_Y17_N9
\memory1_inst|RAM_inst|RW~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~120feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3588_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~120_q\);

-- Location: FF_X20_Y13_N7
\memory1_inst|RAM_inst|RW~376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~376_q\);

-- Location: LCCOMB_X21_Y13_N30
\memory1_inst|RAM_inst|RW~344feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~344feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~344feeder_combout\);

-- Location: FF_X21_Y13_N31
\memory1_inst|RAM_inst|RW~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~344feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~344_q\);

-- Location: FF_X20_Y12_N15
\memory1_inst|RAM_inst|RW~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~88_q\);

-- Location: LCCOMB_X20_Y12_N14
\memory1_inst|RAM_inst|RW~3279\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3279_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~344_q\) # ((\address[2]~input_o\)))) # (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~88_q\ & !\address[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~344_q\,
	datac => \memory1_inst|RAM_inst|RW~88_q\,
	datad => \address[2]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~3279_combout\);

-- Location: LCCOMB_X20_Y13_N6
\memory1_inst|RAM_inst|RW~3280\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3280_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~3279_combout\ & ((\memory1_inst|RAM_inst|RW~376_q\))) # (!\memory1_inst|RAM_inst|RW~3279_combout\ & (\memory1_inst|RAM_inst|RW~120_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~3279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~120_q\,
	datac => \memory1_inst|RAM_inst|RW~376_q\,
	datad => \memory1_inst|RAM_inst|RW~3279_combout\,
	combout => \memory1_inst|RAM_inst|RW~3280_combout\);

-- Location: LCCOMB_X20_Y13_N24
\memory1_inst|RAM_inst|RW~3281\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3281_combout\ = (\address[6]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~3278_combout\)))) # (!\address[6]~input_o\ & (!\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~3280_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3278_combout\,
	datad => \memory1_inst|RAM_inst|RW~3280_combout\,
	combout => \memory1_inst|RAM_inst|RW~3281_combout\);

-- Location: FF_X10_Y5_N1
\memory1_inst|RAM_inst|RW~1656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1656_q\);

-- Location: FF_X9_Y9_N27
\memory1_inst|RAM_inst|RW~1912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3651_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1912_q\);

-- Location: FF_X9_Y6_N13
\memory1_inst|RAM_inst|RW~1624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1624_q\);

-- Location: LCCOMB_X6_Y13_N26
\memory1_inst|RAM_inst|RW~1880feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1880feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1880feeder_combout\);

-- Location: FF_X6_Y13_N27
\memory1_inst|RAM_inst|RW~1880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1880feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1880_q\);

-- Location: LCCOMB_X9_Y6_N12
\memory1_inst|RAM_inst|RW~3282\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3282_combout\ = (\address[5]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~1880_q\)))) # (!\address[5]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~1624_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1624_q\,
	datad => \memory1_inst|RAM_inst|RW~1880_q\,
	combout => \memory1_inst|RAM_inst|RW~3282_combout\);

-- Location: LCCOMB_X9_Y9_N26
\memory1_inst|RAM_inst|RW~3283\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3283_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~3282_combout\ & ((\memory1_inst|RAM_inst|RW~1912_q\))) # (!\memory1_inst|RAM_inst|RW~3282_combout\ & (\memory1_inst|RAM_inst|RW~1656_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~3282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1656_q\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1912_q\,
	datad => \memory1_inst|RAM_inst|RW~3282_combout\,
	combout => \memory1_inst|RAM_inst|RW~3283_combout\);

-- Location: LCCOMB_X20_Y10_N12
\memory1_inst|RAM_inst|RW~3284\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3284_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~3281_combout\ & ((\memory1_inst|RAM_inst|RW~3283_combout\))) # (!\memory1_inst|RAM_inst|RW~3281_combout\ & (\memory1_inst|RAM_inst|RW~3276_combout\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~3281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3276_combout\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3281_combout\,
	datad => \memory1_inst|RAM_inst|RW~3283_combout\,
	combout => \memory1_inst|RAM_inst|RW~3284_combout\);

-- Location: LCCOMB_X20_Y10_N2
\memory1_inst|RAM_inst|RW~3285\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3285_combout\ = (\address[1]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~3274_combout\)))) # (!\address[1]~input_o\ & (!\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3274_combout\,
	datad => \memory1_inst|RAM_inst|RW~3284_combout\,
	combout => \memory1_inst|RAM_inst|RW~3285_combout\);

-- Location: LCCOMB_X20_Y10_N20
\memory1_inst|RAM_inst|RW~3296\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3296_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3285_combout\ & ((\memory1_inst|RAM_inst|RW~3295_combout\))) # (!\memory1_inst|RAM_inst|RW~3285_combout\ & (\memory1_inst|RAM_inst|RW~3264_combout\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3285_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3264_combout\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3295_combout\,
	datad => \memory1_inst|RAM_inst|RW~3285_combout\,
	combout => \memory1_inst|RAM_inst|RW~3296_combout\);

-- Location: LCCOMB_X12_Y12_N16
\memory1_inst|RAM_inst|RW~1104feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1104feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1104feeder_combout\);

-- Location: FF_X12_Y12_N17
\memory1_inst|RAM_inst|RW~1104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1104feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1104_q\);

-- Location: FF_X21_Y14_N3
\memory1_inst|RAM_inst|RW~1360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3684_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1360_q\);

-- Location: FF_X21_Y9_N23
\memory1_inst|RAM_inst|RW~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3593_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~80_q\);

-- Location: LCCOMB_X17_Y14_N28
\memory1_inst|RAM_inst|RW~336feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~336feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~336feeder_combout\);

-- Location: FF_X17_Y14_N29
\memory1_inst|RAM_inst|RW~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~336feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~336_q\);

-- Location: LCCOMB_X21_Y9_N22
\memory1_inst|RAM_inst|RW~3370\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3370_combout\ = (\address[5]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~336_q\)))) # (!\address[5]~input_o\ & (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~80_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~80_q\,
	datad => \memory1_inst|RAM_inst|RW~336_q\,
	combout => \memory1_inst|RAM_inst|RW~3370_combout\);

-- Location: LCCOMB_X21_Y14_N2
\memory1_inst|RAM_inst|RW~3371\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3371_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~3370_combout\ & ((\memory1_inst|RAM_inst|RW~1360_q\))) # (!\memory1_inst|RAM_inst|RW~3370_combout\ & (\memory1_inst|RAM_inst|RW~1104_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~3370_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1104_q\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1360_q\,
	datad => \memory1_inst|RAM_inst|RW~3370_combout\,
	combout => \memory1_inst|RAM_inst|RW~3371_combout\);

-- Location: LCCOMB_X17_Y14_N10
\memory1_inst|RAM_inst|RW~848feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~848feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~848feeder_combout\);

-- Location: FF_X17_Y14_N11
\memory1_inst|RAM_inst|RW~848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~848feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~848_q\);

-- Location: FF_X14_Y10_N27
\memory1_inst|RAM_inst|RW~1872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1872_q\);

-- Location: FF_X15_Y13_N3
\memory1_inst|RAM_inst|RW~592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3591_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~592_q\);

-- Location: FF_X14_Y10_N17
\memory1_inst|RAM_inst|RW~1616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1616_q\);

-- Location: LCCOMB_X15_Y13_N2
\memory1_inst|RAM_inst|RW~3377\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3377_combout\ = (\address[5]~input_o\ & (\address[7]~input_o\)) # (!\address[5]~input_o\ & ((\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~1616_q\))) # (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~592_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~592_q\,
	datad => \memory1_inst|RAM_inst|RW~1616_q\,
	combout => \memory1_inst|RAM_inst|RW~3377_combout\);

-- Location: LCCOMB_X14_Y10_N26
\memory1_inst|RAM_inst|RW~3378\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3378_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~3377_combout\ & ((\memory1_inst|RAM_inst|RW~1872_q\))) # (!\memory1_inst|RAM_inst|RW~3377_combout\ & (\memory1_inst|RAM_inst|RW~848_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~3377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~848_q\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1872_q\,
	datad => \memory1_inst|RAM_inst|RW~3377_combout\,
	combout => \memory1_inst|RAM_inst|RW~3378_combout\);

-- Location: FF_X14_Y6_N13
\memory1_inst|RAM_inst|RW~1088\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1088_q\);

-- Location: FF_X20_Y14_N27
\memory1_inst|RAM_inst|RW~1344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1344_q\);

-- Location: FF_X17_Y11_N29
\memory1_inst|RAM_inst|RW~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3585_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~64_q\);

-- Location: FF_X17_Y15_N21
\memory1_inst|RAM_inst|RW~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~320_q\);

-- Location: LCCOMB_X17_Y11_N28
\memory1_inst|RAM_inst|RW~3374\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3374_combout\ = (\address[7]~input_o\ & (\address[5]~input_o\)) # (!\address[7]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~320_q\))) # (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~64_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~64_q\,
	datad => \memory1_inst|RAM_inst|RW~320_q\,
	combout => \memory1_inst|RAM_inst|RW~3374_combout\);

-- Location: LCCOMB_X20_Y14_N26
\memory1_inst|RAM_inst|RW~3375\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3375_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~3374_combout\ & ((\memory1_inst|RAM_inst|RW~1344_q\))) # (!\memory1_inst|RAM_inst|RW~3374_combout\ & (\memory1_inst|RAM_inst|RW~1088_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~3374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1088_q\,
	datac => \memory1_inst|RAM_inst|RW~1344_q\,
	datad => \memory1_inst|RAM_inst|RW~3374_combout\,
	combout => \memory1_inst|RAM_inst|RW~3375_combout\);

-- Location: LCCOMB_X26_Y10_N28
\memory1_inst|RAM_inst|RW~832feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~832feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~832feeder_combout\);

-- Location: FF_X26_Y10_N29
\memory1_inst|RAM_inst|RW~832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~832feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3524_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~832_q\);

-- Location: FF_X20_Y14_N1
\memory1_inst|RAM_inst|RW~1856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1856_q\);

-- Location: FF_X15_Y15_N23
\memory1_inst|RAM_inst|RW~576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3583_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~576_q\);

-- Location: LCCOMB_X6_Y9_N12
\memory1_inst|RAM_inst|RW~1600feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1600feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1600feeder_combout\);

-- Location: FF_X6_Y9_N13
\memory1_inst|RAM_inst|RW~1600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1600feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1600_q\);

-- Location: LCCOMB_X15_Y15_N22
\memory1_inst|RAM_inst|RW~3372\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3372_combout\ = (\address[7]~input_o\ & ((\address[5]~input_o\) # ((\memory1_inst|RAM_inst|RW~1600_q\)))) # (!\address[7]~input_o\ & (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~576_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~576_q\,
	datad => \memory1_inst|RAM_inst|RW~1600_q\,
	combout => \memory1_inst|RAM_inst|RW~3372_combout\);

-- Location: LCCOMB_X20_Y14_N0
\memory1_inst|RAM_inst|RW~3373\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3373_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~3372_combout\ & ((\memory1_inst|RAM_inst|RW~1856_q\))) # (!\memory1_inst|RAM_inst|RW~3372_combout\ & (\memory1_inst|RAM_inst|RW~832_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~3372_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~832_q\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1856_q\,
	datad => \memory1_inst|RAM_inst|RW~3372_combout\,
	combout => \memory1_inst|RAM_inst|RW~3373_combout\);

-- Location: LCCOMB_X20_Y14_N20
\memory1_inst|RAM_inst|RW~3376\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3376_combout\ = (\address[6]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~3373_combout\)))) # (!\address[6]~input_o\ & (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~3375_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3375_combout\,
	datad => \memory1_inst|RAM_inst|RW~3373_combout\,
	combout => \memory1_inst|RAM_inst|RW~3376_combout\);

-- Location: LCCOMB_X20_Y14_N2
\memory1_inst|RAM_inst|RW~3379\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3379_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~3376_combout\ & ((\memory1_inst|RAM_inst|RW~3378_combout\))) # (!\memory1_inst|RAM_inst|RW~3376_combout\ & (\memory1_inst|RAM_inst|RW~3371_combout\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~3376_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3371_combout\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3378_combout\,
	datad => \memory1_inst|RAM_inst|RW~3376_combout\,
	combout => \memory1_inst|RAM_inst|RW~3379_combout\);

-- Location: LCCOMB_X12_Y15_N10
\memory1_inst|RAM_inst|RW~816feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~816feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~816feeder_combout\);

-- Location: FF_X12_Y15_N11
\memory1_inst|RAM_inst|RW~816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~816feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3534_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~816_q\);

-- Location: FF_X17_Y10_N25
\memory1_inst|RAM_inst|RW~1840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1840_q\);

-- Location: FF_X21_Y7_N9
\memory1_inst|RAM_inst|RW~560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~560_q\);

-- Location: LCCOMB_X14_Y7_N0
\memory1_inst|RAM_inst|RW~1584feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1584feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1584feeder_combout\);

-- Location: FF_X14_Y7_N1
\memory1_inst|RAM_inst|RW~1584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1584feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1584_q\);

-- Location: LCCOMB_X21_Y7_N8
\memory1_inst|RAM_inst|RW~3346\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3346_combout\ = (\address[5]~input_o\ & (\address[7]~input_o\)) # (!\address[5]~input_o\ & ((\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~1584_q\))) # (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~560_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~560_q\,
	datad => \memory1_inst|RAM_inst|RW~1584_q\,
	combout => \memory1_inst|RAM_inst|RW~3346_combout\);

-- Location: LCCOMB_X17_Y10_N24
\memory1_inst|RAM_inst|RW~3347\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3347_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~3346_combout\ & ((\memory1_inst|RAM_inst|RW~1840_q\))) # (!\memory1_inst|RAM_inst|RW~3346_combout\ & (\memory1_inst|RAM_inst|RW~816_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~3346_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~816_q\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1840_q\,
	datad => \memory1_inst|RAM_inst|RW~3346_combout\,
	combout => \memory1_inst|RAM_inst|RW~3347_combout\);

-- Location: LCCOMB_X7_Y14_N24
\memory1_inst|RAM_inst|RW~1824feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1824feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1824feeder_combout\);

-- Location: FF_X7_Y14_N25
\memory1_inst|RAM_inst|RW~1824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1824feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1824_q\);

-- Location: FF_X6_Y7_N9
\memory1_inst|RAM_inst|RW~800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~800_q\);

-- Location: FF_X6_Y7_N3
\memory1_inst|RAM_inst|RW~544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~544_q\);

-- Location: LCCOMB_X14_Y4_N30
\memory1_inst|RAM_inst|RW~1568feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1568feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1568feeder_combout\);

-- Location: FF_X14_Y4_N31
\memory1_inst|RAM_inst|RW~1568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1568feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1568_q\);

-- Location: LCCOMB_X6_Y7_N2
\memory1_inst|RAM_inst|RW~3339\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3339_combout\ = (\address[5]~input_o\ & (\address[7]~input_o\)) # (!\address[5]~input_o\ & ((\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~1568_q\))) # (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~544_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~544_q\,
	datad => \memory1_inst|RAM_inst|RW~1568_q\,
	combout => \memory1_inst|RAM_inst|RW~3339_combout\);

-- Location: LCCOMB_X6_Y7_N8
\memory1_inst|RAM_inst|RW~3340\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3340_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~3339_combout\ & (\memory1_inst|RAM_inst|RW~1824_q\)) # (!\memory1_inst|RAM_inst|RW~3339_combout\ & ((\memory1_inst|RAM_inst|RW~800_q\))))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~3339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1824_q\,
	datac => \memory1_inst|RAM_inst|RW~800_q\,
	datad => \memory1_inst|RAM_inst|RW~3339_combout\,
	combout => \memory1_inst|RAM_inst|RW~3340_combout\);

-- Location: FF_X21_Y10_N25
\memory1_inst|RAM_inst|RW~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~48_q\);

-- Location: FF_X24_Y11_N29
\memory1_inst|RAM_inst|RW~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3538_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~304_q\);

-- Location: LCCOMB_X21_Y10_N24
\memory1_inst|RAM_inst|RW~3341\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3341_combout\ = (\address[7]~input_o\ & (\address[5]~input_o\)) # (!\address[7]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~304_q\))) # (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~48_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~48_q\,
	datad => \memory1_inst|RAM_inst|RW~304_q\,
	combout => \memory1_inst|RAM_inst|RW~3341_combout\);

-- Location: FF_X21_Y10_N15
\memory1_inst|RAM_inst|RW~1328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1328_q\);

-- Location: FF_X11_Y10_N13
\memory1_inst|RAM_inst|RW~1072\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1072_q\);

-- Location: LCCOMB_X21_Y10_N14
\memory1_inst|RAM_inst|RW~3342\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3342_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~3341_combout\ & (\memory1_inst|RAM_inst|RW~1328_q\)) # (!\memory1_inst|RAM_inst|RW~3341_combout\ & ((\memory1_inst|RAM_inst|RW~1072_q\))))) # 
-- (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~3341_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3341_combout\,
	datac => \memory1_inst|RAM_inst|RW~1328_q\,
	datad => \memory1_inst|RAM_inst|RW~1072_q\,
	combout => \memory1_inst|RAM_inst|RW~3342_combout\);

-- Location: FF_X14_Y6_N11
\memory1_inst|RAM_inst|RW~1056\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1056_q\);

-- Location: FF_X21_Y14_N5
\memory1_inst|RAM_inst|RW~1312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1312_q\);

-- Location: FF_X19_Y15_N5
\memory1_inst|RAM_inst|RW~32\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~32_q\);

-- Location: FF_X23_Y15_N7
\memory1_inst|RAM_inst|RW~288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~288_q\);

-- Location: LCCOMB_X19_Y15_N4
\memory1_inst|RAM_inst|RW~3343\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3343_combout\ = (\address[7]~input_o\ & (\address[5]~input_o\)) # (!\address[7]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~288_q\))) # (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~32_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~32_q\,
	datad => \memory1_inst|RAM_inst|RW~288_q\,
	combout => \memory1_inst|RAM_inst|RW~3343_combout\);

-- Location: LCCOMB_X21_Y14_N4
\memory1_inst|RAM_inst|RW~3344\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3344_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~3343_combout\ & ((\memory1_inst|RAM_inst|RW~1312_q\))) # (!\memory1_inst|RAM_inst|RW~3343_combout\ & (\memory1_inst|RAM_inst|RW~1056_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~3343_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1056_q\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1312_q\,
	datad => \memory1_inst|RAM_inst|RW~3343_combout\,
	combout => \memory1_inst|RAM_inst|RW~3344_combout\);

-- Location: LCCOMB_X21_Y10_N16
\memory1_inst|RAM_inst|RW~3345\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3345_combout\ = (\address[1]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~3342_combout\)))) # (!\address[1]~input_o\ & (!\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~3344_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3342_combout\,
	datad => \memory1_inst|RAM_inst|RW~3344_combout\,
	combout => \memory1_inst|RAM_inst|RW~3345_combout\);

-- Location: LCCOMB_X21_Y10_N6
\memory1_inst|RAM_inst|RW~3348\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3348_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~3345_combout\ & (\memory1_inst|RAM_inst|RW~3347_combout\)) # (!\memory1_inst|RAM_inst|RW~3345_combout\ & ((\memory1_inst|RAM_inst|RW~3340_combout\))))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~3345_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3347_combout\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3340_combout\,
	datad => \memory1_inst|RAM_inst|RW~3345_combout\,
	combout => \memory1_inst|RAM_inst|RW~3348_combout\);

-- Location: LCCOMB_X8_Y8_N6
\memory1_inst|RAM_inst|RW~1096feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1096feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1096feeder_combout\);

-- Location: FF_X8_Y8_N7
\memory1_inst|RAM_inst|RW~1096\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1096feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1096_q\);

-- Location: FF_X11_Y9_N1
\memory1_inst|RAM_inst|RW~1352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1352_q\);

-- Location: FF_X24_Y9_N9
\memory1_inst|RAM_inst|RW~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~72_q\);

-- Location: FF_X24_Y13_N27
\memory1_inst|RAM_inst|RW~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~328_q\);

-- Location: LCCOMB_X24_Y9_N8
\memory1_inst|RAM_inst|RW~3349\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3349_combout\ = (\address[7]~input_o\ & (\address[5]~input_o\)) # (!\address[7]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~328_q\))) # (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~72_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~72_q\,
	datad => \memory1_inst|RAM_inst|RW~328_q\,
	combout => \memory1_inst|RAM_inst|RW~3349_combout\);

-- Location: LCCOMB_X11_Y9_N0
\memory1_inst|RAM_inst|RW~3350\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3350_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~3349_combout\ & ((\memory1_inst|RAM_inst|RW~1352_q\))) # (!\memory1_inst|RAM_inst|RW~3349_combout\ & (\memory1_inst|RAM_inst|RW~1096_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~3349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1096_q\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1352_q\,
	datad => \memory1_inst|RAM_inst|RW~3349_combout\,
	combout => \memory1_inst|RAM_inst|RW~3350_combout\);

-- Location: FF_X17_Y9_N1
\memory1_inst|RAM_inst|RW~840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~840_q\);

-- Location: FF_X17_Y9_N19
\memory1_inst|RAM_inst|RW~1864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1864_q\);

-- Location: FF_X16_Y9_N21
\memory1_inst|RAM_inst|RW~584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~584_q\);

-- Location: LCCOMB_X8_Y8_N0
\memory1_inst|RAM_inst|RW~1608feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1608feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1608feeder_combout\);

-- Location: FF_X8_Y8_N1
\memory1_inst|RAM_inst|RW~1608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1608feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1608_q\);

-- Location: LCCOMB_X16_Y9_N20
\memory1_inst|RAM_inst|RW~3356\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3356_combout\ = (\address[5]~input_o\ & (\address[7]~input_o\)) # (!\address[5]~input_o\ & ((\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~1608_q\))) # (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~584_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~584_q\,
	datad => \memory1_inst|RAM_inst|RW~1608_q\,
	combout => \memory1_inst|RAM_inst|RW~3356_combout\);

-- Location: LCCOMB_X17_Y9_N18
\memory1_inst|RAM_inst|RW~3357\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3357_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~3356_combout\ & ((\memory1_inst|RAM_inst|RW~1864_q\))) # (!\memory1_inst|RAM_inst|RW~3356_combout\ & (\memory1_inst|RAM_inst|RW~840_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~3356_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~840_q\,
	datac => \memory1_inst|RAM_inst|RW~1864_q\,
	datad => \memory1_inst|RAM_inst|RW~3356_combout\,
	combout => \memory1_inst|RAM_inst|RW~3357_combout\);

-- Location: FF_X15_Y9_N29
\memory1_inst|RAM_inst|RW~824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~824_q\);

-- Location: FF_X15_Y9_N31
\memory1_inst|RAM_inst|RW~1848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3686_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1848_q\);

-- Location: FF_X15_Y11_N17
\memory1_inst|RAM_inst|RW~568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3587_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~568_q\);

-- Location: LCCOMB_X6_Y9_N14
\memory1_inst|RAM_inst|RW~1592feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1592feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1592feeder_combout\);

-- Location: FF_X6_Y9_N15
\memory1_inst|RAM_inst|RW~1592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1592feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1592_q\);

-- Location: LCCOMB_X15_Y11_N16
\memory1_inst|RAM_inst|RW~3351\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3351_combout\ = (\address[5]~input_o\ & (\address[7]~input_o\)) # (!\address[5]~input_o\ & ((\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~1592_q\))) # (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~568_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~568_q\,
	datad => \memory1_inst|RAM_inst|RW~1592_q\,
	combout => \memory1_inst|RAM_inst|RW~3351_combout\);

-- Location: LCCOMB_X15_Y9_N30
\memory1_inst|RAM_inst|RW~3352\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3352_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~3351_combout\ & ((\memory1_inst|RAM_inst|RW~1848_q\))) # (!\memory1_inst|RAM_inst|RW~3351_combout\ & (\memory1_inst|RAM_inst|RW~824_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~3351_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~824_q\,
	datac => \memory1_inst|RAM_inst|RW~1848_q\,
	datad => \memory1_inst|RAM_inst|RW~3351_combout\,
	combout => \memory1_inst|RAM_inst|RW~3352_combout\);

-- Location: FF_X12_Y6_N19
\memory1_inst|RAM_inst|RW~1080\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1080_q\);

-- Location: FF_X12_Y6_N9
\memory1_inst|RAM_inst|RW~1336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1336_q\);

-- Location: FF_X17_Y17_N27
\memory1_inst|RAM_inst|RW~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3589_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~56_q\);

-- Location: LCCOMB_X16_Y17_N12
\memory1_inst|RAM_inst|RW~312feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~312feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~312feeder_combout\);

-- Location: FF_X16_Y17_N13
\memory1_inst|RAM_inst|RW~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~312feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~312_q\);

-- Location: LCCOMB_X17_Y17_N26
\memory1_inst|RAM_inst|RW~3353\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3353_combout\ = (\address[7]~input_o\ & (\address[5]~input_o\)) # (!\address[7]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~312_q\))) # (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~56_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~56_q\,
	datad => \memory1_inst|RAM_inst|RW~312_q\,
	combout => \memory1_inst|RAM_inst|RW~3353_combout\);

-- Location: LCCOMB_X12_Y6_N8
\memory1_inst|RAM_inst|RW~3354\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3354_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~3353_combout\ & ((\memory1_inst|RAM_inst|RW~1336_q\))) # (!\memory1_inst|RAM_inst|RW~3353_combout\ & (\memory1_inst|RAM_inst|RW~1080_q\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~3353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1080_q\,
	datac => \memory1_inst|RAM_inst|RW~1336_q\,
	datad => \memory1_inst|RAM_inst|RW~3353_combout\,
	combout => \memory1_inst|RAM_inst|RW~3354_combout\);

-- Location: LCCOMB_X19_Y10_N6
\memory1_inst|RAM_inst|RW~3355\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3355_combout\ = (\address[1]~input_o\ & (\address[6]~input_o\)) # (!\address[1]~input_o\ & ((\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~3352_combout\)) # (!\address[6]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~3354_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3352_combout\,
	datad => \memory1_inst|RAM_inst|RW~3354_combout\,
	combout => \memory1_inst|RAM_inst|RW~3355_combout\);

-- Location: LCCOMB_X19_Y10_N8
\memory1_inst|RAM_inst|RW~3358\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3358_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~3355_combout\ & ((\memory1_inst|RAM_inst|RW~3357_combout\))) # (!\memory1_inst|RAM_inst|RW~3355_combout\ & (\memory1_inst|RAM_inst|RW~3350_combout\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~3355_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3350_combout\,
	datac => \memory1_inst|RAM_inst|RW~3357_combout\,
	datad => \memory1_inst|RAM_inst|RW~3355_combout\,
	combout => \memory1_inst|RAM_inst|RW~3358_combout\);

-- Location: LCCOMB_X21_Y15_N2
\memory1_inst|RAM_inst|RW~296feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~296feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~296feeder_combout\);

-- Location: FF_X21_Y15_N3
\memory1_inst|RAM_inst|RW~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~296feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3539_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~296_q\);

-- Location: FF_X10_Y9_N19
\memory1_inst|RAM_inst|RW~1320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1320_q\);

-- Location: FF_X21_Y9_N25
\memory1_inst|RAM_inst|RW~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3622_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~40_q\);

-- Location: FF_X23_Y9_N3
\memory1_inst|RAM_inst|RW~1064\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1064_q\);

-- Location: LCCOMB_X21_Y9_N24
\memory1_inst|RAM_inst|RW~3359\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3359_combout\ = (\address[5]~input_o\ & (\address[7]~input_o\)) # (!\address[5]~input_o\ & ((\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~1064_q\))) # (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~40_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~40_q\,
	datad => \memory1_inst|RAM_inst|RW~1064_q\,
	combout => \memory1_inst|RAM_inst|RW~3359_combout\);

-- Location: LCCOMB_X10_Y9_N18
\memory1_inst|RAM_inst|RW~3360\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3360_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~3359_combout\ & ((\memory1_inst|RAM_inst|RW~1320_q\))) # (!\memory1_inst|RAM_inst|RW~3359_combout\ & (\memory1_inst|RAM_inst|RW~296_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~3359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~296_q\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1320_q\,
	datad => \memory1_inst|RAM_inst|RW~3359_combout\,
	combout => \memory1_inst|RAM_inst|RW~3360_combout\);

-- Location: LCCOMB_X10_Y12_N0
\memory1_inst|RAM_inst|RW~808feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~808feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~808feeder_combout\);

-- Location: FF_X10_Y12_N1
\memory1_inst|RAM_inst|RW~808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~808feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3535_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~808_q\);

-- Location: FF_X10_Y13_N21
\memory1_inst|RAM_inst|RW~1832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1832_q\);

-- Location: FF_X12_Y9_N9
\memory1_inst|RAM_inst|RW~552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3624_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~552_q\);

-- Location: FF_X10_Y13_N11
\memory1_inst|RAM_inst|RW~1576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1576_q\);

-- Location: LCCOMB_X12_Y9_N8
\memory1_inst|RAM_inst|RW~3366\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3366_combout\ = (\address[5]~input_o\ & (\address[7]~input_o\)) # (!\address[5]~input_o\ & ((\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~1576_q\))) # (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~552_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~552_q\,
	datad => \memory1_inst|RAM_inst|RW~1576_q\,
	combout => \memory1_inst|RAM_inst|RW~3366_combout\);

-- Location: LCCOMB_X10_Y13_N20
\memory1_inst|RAM_inst|RW~3367\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3367_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~3366_combout\ & ((\memory1_inst|RAM_inst|RW~1832_q\))) # (!\memory1_inst|RAM_inst|RW~3366_combout\ & (\memory1_inst|RAM_inst|RW~808_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~3366_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~808_q\,
	datac => \memory1_inst|RAM_inst|RW~1832_q\,
	datad => \memory1_inst|RAM_inst|RW~3366_combout\,
	combout => \memory1_inst|RAM_inst|RW~3367_combout\);

-- Location: LCCOMB_X20_Y15_N30
\memory1_inst|RAM_inst|RW~280feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~280feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~280feeder_combout\);

-- Location: FF_X20_Y15_N31
\memory1_inst|RAM_inst|RW~280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~280feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~280_q\);

-- Location: FF_X19_Y10_N3
\memory1_inst|RAM_inst|RW~1304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1304_q\);

-- Location: FF_X12_Y9_N31
\memory1_inst|RAM_inst|RW~24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3623_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~24_q\);

-- Location: LCCOMB_X9_Y5_N8
\memory1_inst|RAM_inst|RW~1048feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1048feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1048feeder_combout\);

-- Location: FF_X9_Y5_N9
\memory1_inst|RAM_inst|RW~1048\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1048feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1048_q\);

-- Location: LCCOMB_X12_Y9_N30
\memory1_inst|RAM_inst|RW~3363\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3363_combout\ = (\address[5]~input_o\ & (\address[7]~input_o\)) # (!\address[5]~input_o\ & ((\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~1048_q\))) # (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~24_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~24_q\,
	datad => \memory1_inst|RAM_inst|RW~1048_q\,
	combout => \memory1_inst|RAM_inst|RW~3363_combout\);

-- Location: LCCOMB_X19_Y10_N2
\memory1_inst|RAM_inst|RW~3364\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3364_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~3363_combout\ & ((\memory1_inst|RAM_inst|RW~1304_q\))) # (!\memory1_inst|RAM_inst|RW~3363_combout\ & (\memory1_inst|RAM_inst|RW~280_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~3363_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~280_q\,
	datac => \memory1_inst|RAM_inst|RW~1304_q\,
	datad => \memory1_inst|RAM_inst|RW~3363_combout\,
	combout => \memory1_inst|RAM_inst|RW~3364_combout\);

-- Location: FF_X7_Y13_N29
\memory1_inst|RAM_inst|RW~792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3547_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~792_q\);

-- Location: FF_X7_Y13_N3
\memory1_inst|RAM_inst|RW~1816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1816_q\);

-- Location: FF_X7_Y12_N3
\memory1_inst|RAM_inst|RW~536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~536_q\);

-- Location: LCCOMB_X10_Y10_N28
\memory1_inst|RAM_inst|RW~1560feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1560feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1560feeder_combout\);

-- Location: FF_X10_Y10_N29
\memory1_inst|RAM_inst|RW~1560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1560feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1560_q\);

-- Location: LCCOMB_X7_Y12_N2
\memory1_inst|RAM_inst|RW~3361\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3361_combout\ = (\address[7]~input_o\ & ((\address[5]~input_o\) # ((\memory1_inst|RAM_inst|RW~1560_q\)))) # (!\address[7]~input_o\ & (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~536_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~536_q\,
	datad => \memory1_inst|RAM_inst|RW~1560_q\,
	combout => \memory1_inst|RAM_inst|RW~3361_combout\);

-- Location: LCCOMB_X7_Y13_N2
\memory1_inst|RAM_inst|RW~3362\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3362_combout\ = (\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~3361_combout\ & ((\memory1_inst|RAM_inst|RW~1816_q\))) # (!\memory1_inst|RAM_inst|RW~3361_combout\ & (\memory1_inst|RAM_inst|RW~792_q\)))) # 
-- (!\address[5]~input_o\ & (((\memory1_inst|RAM_inst|RW~3361_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~792_q\,
	datac => \memory1_inst|RAM_inst|RW~1816_q\,
	datad => \memory1_inst|RAM_inst|RW~3361_combout\,
	combout => \memory1_inst|RAM_inst|RW~3362_combout\);

-- Location: LCCOMB_X19_Y10_N16
\memory1_inst|RAM_inst|RW~3365\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3365_combout\ = (\address[1]~input_o\ & (\address[6]~input_o\)) # (!\address[1]~input_o\ & ((\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~3362_combout\))) # (!\address[6]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~3364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3364_combout\,
	datad => \memory1_inst|RAM_inst|RW~3362_combout\,
	combout => \memory1_inst|RAM_inst|RW~3365_combout\);

-- Location: LCCOMB_X19_Y10_N18
\memory1_inst|RAM_inst|RW~3368\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3368_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~3365_combout\ & ((\memory1_inst|RAM_inst|RW~3367_combout\))) # (!\memory1_inst|RAM_inst|RW~3365_combout\ & (\memory1_inst|RAM_inst|RW~3360_combout\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~3365_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3360_combout\,
	datac => \memory1_inst|RAM_inst|RW~3367_combout\,
	datad => \memory1_inst|RAM_inst|RW~3365_combout\,
	combout => \memory1_inst|RAM_inst|RW~3368_combout\);

-- Location: LCCOMB_X19_Y10_N24
\memory1_inst|RAM_inst|RW~3369\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3369_combout\ = (\address[2]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~3358_combout\)))) # (!\address[2]~input_o\ & (!\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3368_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3358_combout\,
	datad => \memory1_inst|RAM_inst|RW~3368_combout\,
	combout => \memory1_inst|RAM_inst|RW~3369_combout\);

-- Location: LCCOMB_X19_Y10_N26
\memory1_inst|RAM_inst|RW~3380\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3380_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3369_combout\ & (\memory1_inst|RAM_inst|RW~3379_combout\)) # (!\memory1_inst|RAM_inst|RW~3369_combout\ & ((\memory1_inst|RAM_inst|RW~3348_combout\))))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3379_combout\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3348_combout\,
	datad => \memory1_inst|RAM_inst|RW~3369_combout\,
	combout => \memory1_inst|RAM_inst|RW~3380_combout\);

-- Location: LCCOMB_X10_Y15_N4
\memory1_inst|RAM_inst|RW~1952feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1952feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1952feeder_combout\);

-- Location: FF_X10_Y15_N5
\memory1_inst|RAM_inst|RW~1952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1952feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1952_q\);

-- Location: FF_X14_Y14_N5
\memory1_inst|RAM_inst|RW~1968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3678_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1968_q\);

-- Location: FF_X10_Y16_N19
\memory1_inst|RAM_inst|RW~1944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3671_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1944_q\);

-- Location: FF_X10_Y16_N21
\memory1_inst|RAM_inst|RW~1960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3670_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1960_q\);

-- Location: LCCOMB_X10_Y16_N18
\memory1_inst|RAM_inst|RW~3314\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3314_combout\ = (\address[0]~input_o\ & (\address[1]~input_o\)) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~1960_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~1944_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1944_q\,
	datad => \memory1_inst|RAM_inst|RW~1960_q\,
	combout => \memory1_inst|RAM_inst|RW~3314_combout\);

-- Location: LCCOMB_X14_Y14_N4
\memory1_inst|RAM_inst|RW~3315\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3315_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3314_combout\ & ((\memory1_inst|RAM_inst|RW~1968_q\))) # (!\memory1_inst|RAM_inst|RW~3314_combout\ & (\memory1_inst|RAM_inst|RW~1952_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1952_q\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1968_q\,
	datad => \memory1_inst|RAM_inst|RW~3314_combout\,
	combout => \memory1_inst|RAM_inst|RW~3315_combout\);

-- Location: LCCOMB_X22_Y8_N0
\memory1_inst|RAM_inst|RW~1696feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1696feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1696feeder_combout\);

-- Location: FF_X22_Y8_N1
\memory1_inst|RAM_inst|RW~1696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1696feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1696_q\);

-- Location: FF_X22_Y8_N19
\memory1_inst|RAM_inst|RW~1712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1712_q\);

-- Location: FF_X7_Y8_N21
\memory1_inst|RAM_inst|RW~1688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1688_q\);

-- Location: LCCOMB_X7_Y7_N22
\memory1_inst|RAM_inst|RW~1704feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1704feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1704feeder_combout\);

-- Location: FF_X7_Y7_N23
\memory1_inst|RAM_inst|RW~1704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1704feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1704_q\);

-- Location: LCCOMB_X7_Y8_N20
\memory1_inst|RAM_inst|RW~3307\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3307_combout\ = (\address[0]~input_o\ & (\address[1]~input_o\)) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~1704_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~1688_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1688_q\,
	datad => \memory1_inst|RAM_inst|RW~1704_q\,
	combout => \memory1_inst|RAM_inst|RW~3307_combout\);

-- Location: LCCOMB_X22_Y8_N18
\memory1_inst|RAM_inst|RW~3308\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3308_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3307_combout\ & ((\memory1_inst|RAM_inst|RW~1712_q\))) # (!\memory1_inst|RAM_inst|RW~3307_combout\ & (\memory1_inst|RAM_inst|RW~1696_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1696_q\,
	datac => \memory1_inst|RAM_inst|RW~1712_q\,
	datad => \memory1_inst|RAM_inst|RW~3307_combout\,
	combout => \memory1_inst|RAM_inst|RW~3308_combout\);

-- Location: FF_X15_Y16_N3
\memory1_inst|RAM_inst|RW~672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3601_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~672_q\);

-- Location: FF_X12_Y14_N27
\memory1_inst|RAM_inst|RW~688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3604_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~688_q\);

-- Location: FF_X14_Y15_N11
\memory1_inst|RAM_inst|RW~664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3605_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~664_q\);

-- Location: FF_X14_Y15_N29
\memory1_inst|RAM_inst|RW~680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3608_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~680_q\);

-- Location: LCCOMB_X14_Y15_N10
\memory1_inst|RAM_inst|RW~3311\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3311_combout\ = (\address[0]~input_o\ & (\address[1]~input_o\)) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~680_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~664_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~664_q\,
	datad => \memory1_inst|RAM_inst|RW~680_q\,
	combout => \memory1_inst|RAM_inst|RW~3311_combout\);

-- Location: LCCOMB_X12_Y14_N26
\memory1_inst|RAM_inst|RW~3312\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3312_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3311_combout\ & ((\memory1_inst|RAM_inst|RW~688_q\))) # (!\memory1_inst|RAM_inst|RW~3311_combout\ & (\memory1_inst|RAM_inst|RW~672_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~672_q\,
	datac => \memory1_inst|RAM_inst|RW~688_q\,
	datad => \memory1_inst|RAM_inst|RW~3311_combout\,
	combout => \memory1_inst|RAM_inst|RW~3312_combout\);

-- Location: LCCOMB_X9_Y14_N24
\memory1_inst|RAM_inst|RW~928feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~928feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~928feeder_combout\);

-- Location: FF_X9_Y14_N25
\memory1_inst|RAM_inst|RW~928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~928feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~928_q\);

-- Location: FF_X12_Y14_N29
\memory1_inst|RAM_inst|RW~944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3542_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~944_q\);

-- Location: FF_X11_Y15_N29
\memory1_inst|RAM_inst|RW~920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~920_q\);

-- Location: FF_X11_Y15_N19
\memory1_inst|RAM_inst|RW~936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~936_q\);

-- Location: LCCOMB_X11_Y15_N28
\memory1_inst|RAM_inst|RW~3309\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3309_combout\ = (\address[0]~input_o\ & (\address[1]~input_o\)) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~936_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~920_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~920_q\,
	datad => \memory1_inst|RAM_inst|RW~936_q\,
	combout => \memory1_inst|RAM_inst|RW~3309_combout\);

-- Location: LCCOMB_X12_Y14_N28
\memory1_inst|RAM_inst|RW~3310\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3310_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3309_combout\ & ((\memory1_inst|RAM_inst|RW~944_q\))) # (!\memory1_inst|RAM_inst|RW~3309_combout\ & (\memory1_inst|RAM_inst|RW~928_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~928_q\,
	datac => \memory1_inst|RAM_inst|RW~944_q\,
	datad => \memory1_inst|RAM_inst|RW~3309_combout\,
	combout => \memory1_inst|RAM_inst|RW~3310_combout\);

-- Location: LCCOMB_X12_Y14_N8
\memory1_inst|RAM_inst|RW~3313\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3313_combout\ = (\address[5]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~3310_combout\)))) # (!\address[5]~input_o\ & (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~3312_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3312_combout\,
	datad => \memory1_inst|RAM_inst|RW~3310_combout\,
	combout => \memory1_inst|RAM_inst|RW~3313_combout\);

-- Location: LCCOMB_X19_Y10_N30
\memory1_inst|RAM_inst|RW~3316\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3316_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~3313_combout\ & (\memory1_inst|RAM_inst|RW~3315_combout\)) # (!\memory1_inst|RAM_inst|RW~3313_combout\ & ((\memory1_inst|RAM_inst|RW~3308_combout\))))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~3313_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3315_combout\,
	datac => \memory1_inst|RAM_inst|RW~3308_combout\,
	datad => \memory1_inst|RAM_inst|RW~3313_combout\,
	combout => \memory1_inst|RAM_inst|RW~3316_combout\);

-- Location: LCCOMB_X23_Y17_N12
\memory1_inst|RAM_inst|RW~1440feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1440feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1440feeder_combout\);

-- Location: FF_X23_Y17_N13
\memory1_inst|RAM_inst|RW~1440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1440feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1440_q\);

-- Location: FF_X22_Y10_N23
\memory1_inst|RAM_inst|RW~1456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1456_q\);

-- Location: FF_X22_Y10_N1
\memory1_inst|RAM_inst|RW~1432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1432_q\);

-- Location: FF_X23_Y11_N7
\memory1_inst|RAM_inst|RW~1448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3673_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1448_q\);

-- Location: LCCOMB_X22_Y10_N0
\memory1_inst|RAM_inst|RW~3324\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3324_combout\ = (\address[0]~input_o\ & (\address[1]~input_o\)) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~1448_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~1432_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1432_q\,
	datad => \memory1_inst|RAM_inst|RW~1448_q\,
	combout => \memory1_inst|RAM_inst|RW~3324_combout\);

-- Location: LCCOMB_X22_Y10_N22
\memory1_inst|RAM_inst|RW~3325\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3325_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3324_combout\ & ((\memory1_inst|RAM_inst|RW~1456_q\))) # (!\memory1_inst|RAM_inst|RW~3324_combout\ & (\memory1_inst|RAM_inst|RW~1440_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1440_q\,
	datac => \memory1_inst|RAM_inst|RW~1456_q\,
	datad => \memory1_inst|RAM_inst|RW~3324_combout\,
	combout => \memory1_inst|RAM_inst|RW~3325_combout\);

-- Location: LCCOMB_X12_Y4_N8
\memory1_inst|RAM_inst|RW~1184feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1184feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1184feeder_combout\);

-- Location: FF_X12_Y4_N9
\memory1_inst|RAM_inst|RW~1184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1184feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1184_q\);

-- Location: FF_X10_Y7_N27
\memory1_inst|RAM_inst|RW~1200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1200_q\);

-- Location: FF_X9_Y4_N27
\memory1_inst|RAM_inst|RW~1176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1176_q\);

-- Location: LCCOMB_X7_Y4_N28
\memory1_inst|RAM_inst|RW~1192feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1192feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1192feeder_combout\);

-- Location: FF_X7_Y4_N29
\memory1_inst|RAM_inst|RW~1192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1192feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1192_q\);

-- Location: LCCOMB_X9_Y4_N26
\memory1_inst|RAM_inst|RW~3317\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3317_combout\ = (\address[0]~input_o\ & (\address[1]~input_o\)) # (!\address[0]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~1192_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~1176_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1176_q\,
	datad => \memory1_inst|RAM_inst|RW~1192_q\,
	combout => \memory1_inst|RAM_inst|RW~3317_combout\);

-- Location: LCCOMB_X10_Y7_N26
\memory1_inst|RAM_inst|RW~3318\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3318_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3317_combout\ & ((\memory1_inst|RAM_inst|RW~1200_q\))) # (!\memory1_inst|RAM_inst|RW~3317_combout\ & (\memory1_inst|RAM_inst|RW~1184_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1184_q\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1200_q\,
	datad => \memory1_inst|RAM_inst|RW~3317_combout\,
	combout => \memory1_inst|RAM_inst|RW~3318_combout\);

-- Location: FF_X22_Y15_N29
\memory1_inst|RAM_inst|RW~408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~408_q\);

-- Location: LCCOMB_X22_Y15_N18
\memory1_inst|RAM_inst|RW~424feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~424feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~424feeder_combout\);

-- Location: FF_X22_Y15_N19
\memory1_inst|RAM_inst|RW~424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~424feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3531_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~424_q\);

-- Location: LCCOMB_X22_Y15_N28
\memory1_inst|RAM_inst|RW~3319\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3319_combout\ = (\address[1]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~424_q\)))) # (!\address[1]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~408_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~408_q\,
	datad => \memory1_inst|RAM_inst|RW~424_q\,
	combout => \memory1_inst|RAM_inst|RW~3319_combout\);

-- Location: FF_X22_Y17_N27
\memory1_inst|RAM_inst|RW~432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3530_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~432_q\);

-- Location: FF_X22_Y16_N1
\memory1_inst|RAM_inst|RW~416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~416_q\);

-- Location: LCCOMB_X22_Y17_N26
\memory1_inst|RAM_inst|RW~3320\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3320_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3319_combout\ & (\memory1_inst|RAM_inst|RW~432_q\)) # (!\memory1_inst|RAM_inst|RW~3319_combout\ & ((\memory1_inst|RAM_inst|RW~416_q\))))) # 
-- (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~3319_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3319_combout\,
	datac => \memory1_inst|RAM_inst|RW~432_q\,
	datad => \memory1_inst|RAM_inst|RW~416_q\,
	combout => \memory1_inst|RAM_inst|RW~3320_combout\);

-- Location: LCCOMB_X19_Y17_N28
\memory1_inst|RAM_inst|RW~160feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~160feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~160feeder_combout\);

-- Location: FF_X19_Y17_N29
\memory1_inst|RAM_inst|RW~160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~160feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3603_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~160_q\);

-- Location: FF_X22_Y17_N13
\memory1_inst|RAM_inst|RW~176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3602_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~176_q\);

-- Location: FF_X19_Y5_N5
\memory1_inst|RAM_inst|RW~152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3607_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~152_q\);

-- Location: FF_X20_Y5_N7
\memory1_inst|RAM_inst|RW~168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3606_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~168_q\);

-- Location: LCCOMB_X19_Y5_N4
\memory1_inst|RAM_inst|RW~3321\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3321_combout\ = (\address[1]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~168_q\)))) # (!\address[1]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~152_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~152_q\,
	datad => \memory1_inst|RAM_inst|RW~168_q\,
	combout => \memory1_inst|RAM_inst|RW~3321_combout\);

-- Location: LCCOMB_X22_Y17_N12
\memory1_inst|RAM_inst|RW~3322\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3322_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3321_combout\ & ((\memory1_inst|RAM_inst|RW~176_q\))) # (!\memory1_inst|RAM_inst|RW~3321_combout\ & (\memory1_inst|RAM_inst|RW~160_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~160_q\,
	datac => \memory1_inst|RAM_inst|RW~176_q\,
	datad => \memory1_inst|RAM_inst|RW~3321_combout\,
	combout => \memory1_inst|RAM_inst|RW~3322_combout\);

-- Location: LCCOMB_X22_Y17_N6
\memory1_inst|RAM_inst|RW~3323\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3323_combout\ = (\address[7]~input_o\ & (\address[5]~input_o\)) # (!\address[7]~input_o\ & ((\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~3320_combout\)) # (!\address[5]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~3322_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3320_combout\,
	datad => \memory1_inst|RAM_inst|RW~3322_combout\,
	combout => \memory1_inst|RAM_inst|RW~3323_combout\);

-- Location: LCCOMB_X19_Y10_N0
\memory1_inst|RAM_inst|RW~3326\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3326_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~3323_combout\ & (\memory1_inst|RAM_inst|RW~3325_combout\)) # (!\memory1_inst|RAM_inst|RW~3323_combout\ & ((\memory1_inst|RAM_inst|RW~3318_combout\))))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~3323_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3325_combout\,
	datac => \memory1_inst|RAM_inst|RW~3318_combout\,
	datad => \memory1_inst|RAM_inst|RW~3323_combout\,
	combout => \memory1_inst|RAM_inst|RW~3326_combout\);

-- Location: LCCOMB_X19_Y10_N14
\memory1_inst|RAM_inst|RW~3327\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3327_combout\ = (\address[2]~input_o\ & (\address[6]~input_o\)) # (!\address[2]~input_o\ & ((\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~3316_combout\)) # (!\address[6]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~3326_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3316_combout\,
	datad => \memory1_inst|RAM_inst|RW~3326_combout\,
	combout => \memory1_inst|RAM_inst|RW~3327_combout\);

-- Location: FF_X23_Y8_N15
\memory1_inst|RAM_inst|RW~464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~464_q\);

-- Location: FF_X23_Y10_N27
\memory1_inst|RAM_inst|RW~1488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1488_q\);

-- Location: FF_X24_Y16_N31
\memory1_inst|RAM_inst|RW~456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~456_q\);

-- Location: FF_X24_Y16_N1
\memory1_inst|RAM_inst|RW~1480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1480_q\);

-- Location: LCCOMB_X24_Y16_N30
\memory1_inst|RAM_inst|RW~3304\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3304_combout\ = (\address[7]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~1480_q\)))) # (!\address[7]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~456_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~456_q\,
	datad => \memory1_inst|RAM_inst|RW~1480_q\,
	combout => \memory1_inst|RAM_inst|RW~3304_combout\);

-- Location: LCCOMB_X23_Y10_N26
\memory1_inst|RAM_inst|RW~3305\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3305_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3304_combout\ & ((\memory1_inst|RAM_inst|RW~1488_q\))) # (!\memory1_inst|RAM_inst|RW~3304_combout\ & (\memory1_inst|RAM_inst|RW~464_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~464_q\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1488_q\,
	datad => \memory1_inst|RAM_inst|RW~3304_combout\,
	combout => \memory1_inst|RAM_inst|RW~3305_combout\);

-- Location: LCCOMB_X17_Y8_N10
\memory1_inst|RAM_inst|RW~1232feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1232feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1232feeder_combout\);

-- Location: FF_X17_Y8_N11
\memory1_inst|RAM_inst|RW~1232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1232feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1232_q\);

-- Location: FF_X21_Y8_N15
\memory1_inst|RAM_inst|RW~208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3630_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~208_q\);

-- Location: FF_X24_Y10_N27
\memory1_inst|RAM_inst|RW~200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3638_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~200_q\);

-- Location: FF_X24_Y8_N21
\memory1_inst|RAM_inst|RW~1224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1224_q\);

-- Location: LCCOMB_X24_Y10_N26
\memory1_inst|RAM_inst|RW~3297\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3297_combout\ = (\address[7]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~1224_q\)))) # (!\address[7]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~200_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~200_q\,
	datad => \memory1_inst|RAM_inst|RW~1224_q\,
	combout => \memory1_inst|RAM_inst|RW~3297_combout\);

-- Location: LCCOMB_X21_Y8_N14
\memory1_inst|RAM_inst|RW~3298\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3298_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3297_combout\ & (\memory1_inst|RAM_inst|RW~1232_q\)) # (!\memory1_inst|RAM_inst|RW~3297_combout\ & ((\memory1_inst|RAM_inst|RW~208_q\))))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1232_q\,
	datac => \memory1_inst|RAM_inst|RW~208_q\,
	datad => \memory1_inst|RAM_inst|RW~3297_combout\,
	combout => \memory1_inst|RAM_inst|RW~3298_combout\);

-- Location: FF_X20_Y4_N29
\memory1_inst|RAM_inst|RW~184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3639_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~184_q\);

-- Location: FF_X20_Y4_N3
\memory1_inst|RAM_inst|RW~1208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1208_q\);

-- Location: LCCOMB_X20_Y4_N28
\memory1_inst|RAM_inst|RW~3301\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3301_combout\ = (\address[0]~input_o\ & (\address[7]~input_o\)) # (!\address[0]~input_o\ & ((\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~1208_q\))) # (!\address[7]~input_o\ & (\memory1_inst|RAM_inst|RW~184_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~184_q\,
	datad => \memory1_inst|RAM_inst|RW~1208_q\,
	combout => \memory1_inst|RAM_inst|RW~3301_combout\);

-- Location: FF_X17_Y4_N23
\memory1_inst|RAM_inst|RW~1216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1216_q\);

-- Location: LCCOMB_X21_Y8_N4
\memory1_inst|RAM_inst|RW~192feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~192feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~192feeder_combout\);

-- Location: FF_X21_Y8_N5
\memory1_inst|RAM_inst|RW~192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~192feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3631_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~192_q\);

-- Location: LCCOMB_X17_Y4_N22
\memory1_inst|RAM_inst|RW~3302\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3302_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3301_combout\ & (\memory1_inst|RAM_inst|RW~1216_q\)) # (!\memory1_inst|RAM_inst|RW~3301_combout\ & ((\memory1_inst|RAM_inst|RW~192_q\))))) # 
-- (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~3301_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3301_combout\,
	datac => \memory1_inst|RAM_inst|RW~1216_q\,
	datad => \memory1_inst|RAM_inst|RW~192_q\,
	combout => \memory1_inst|RAM_inst|RW~3302_combout\);

-- Location: FF_X24_Y17_N5
\memory1_inst|RAM_inst|RW~448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~448_q\);

-- Location: FF_X23_Y17_N7
\memory1_inst|RAM_inst|RW~1472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1472_q\);

-- Location: FF_X22_Y14_N29
\memory1_inst|RAM_inst|RW~440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3519_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~440_q\);

-- Location: LCCOMB_X22_Y14_N18
\memory1_inst|RAM_inst|RW~1464feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1464feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1464feeder_combout\);

-- Location: FF_X22_Y14_N19
\memory1_inst|RAM_inst|RW~1464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1464feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3674_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1464_q\);

-- Location: LCCOMB_X22_Y14_N28
\memory1_inst|RAM_inst|RW~3299\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3299_combout\ = (\address[7]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~1464_q\)))) # (!\address[7]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~440_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~440_q\,
	datad => \memory1_inst|RAM_inst|RW~1464_q\,
	combout => \memory1_inst|RAM_inst|RW~3299_combout\);

-- Location: LCCOMB_X23_Y17_N6
\memory1_inst|RAM_inst|RW~3300\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3300_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3299_combout\ & ((\memory1_inst|RAM_inst|RW~1472_q\))) # (!\memory1_inst|RAM_inst|RW~3299_combout\ & (\memory1_inst|RAM_inst|RW~448_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~448_q\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1472_q\,
	datad => \memory1_inst|RAM_inst|RW~3299_combout\,
	combout => \memory1_inst|RAM_inst|RW~3300_combout\);

-- Location: LCCOMB_X17_Y4_N16
\memory1_inst|RAM_inst|RW~3303\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3303_combout\ = (\address[5]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~3300_combout\)))) # (!\address[5]~input_o\ & (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~3302_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3302_combout\,
	datad => \memory1_inst|RAM_inst|RW~3300_combout\,
	combout => \memory1_inst|RAM_inst|RW~3303_combout\);

-- Location: LCCOMB_X17_Y4_N30
\memory1_inst|RAM_inst|RW~3306\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3306_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~3303_combout\ & (\memory1_inst|RAM_inst|RW~3305_combout\)) # (!\memory1_inst|RAM_inst|RW~3303_combout\ & ((\memory1_inst|RAM_inst|RW~3298_combout\))))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~3303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3305_combout\,
	datac => \memory1_inst|RAM_inst|RW~3298_combout\,
	datad => \memory1_inst|RAM_inst|RW~3303_combout\,
	combout => \memory1_inst|RAM_inst|RW~3306_combout\);

-- Location: LCCOMB_X15_Y7_N8
\memory1_inst|RAM_inst|RW~720feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~720feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~720feeder_combout\);

-- Location: FF_X15_Y7_N9
\memory1_inst|RAM_inst|RW~720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~720feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3632_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~720_q\);

-- Location: FF_X19_Y14_N17
\memory1_inst|RAM_inst|RW~976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~976_q\);

-- Location: FF_X23_Y12_N1
\memory1_inst|RAM_inst|RW~712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3640_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~712_q\);

-- Location: FF_X23_Y14_N9
\memory1_inst|RAM_inst|RW~968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~968_q\);

-- Location: LCCOMB_X23_Y12_N0
\memory1_inst|RAM_inst|RW~3328\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3328_combout\ = (\address[0]~input_o\ & (\address[5]~input_o\)) # (!\address[0]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~968_q\))) # (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~712_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~712_q\,
	datad => \memory1_inst|RAM_inst|RW~968_q\,
	combout => \memory1_inst|RAM_inst|RW~3328_combout\);

-- Location: LCCOMB_X19_Y14_N16
\memory1_inst|RAM_inst|RW~3329\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3329_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3328_combout\ & ((\memory1_inst|RAM_inst|RW~976_q\))) # (!\memory1_inst|RAM_inst|RW~3328_combout\ & (\memory1_inst|RAM_inst|RW~720_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~720_q\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~976_q\,
	datad => \memory1_inst|RAM_inst|RW~3328_combout\,
	combout => \memory1_inst|RAM_inst|RW~3329_combout\);

-- Location: LCCOMB_X17_Y8_N4
\memory1_inst|RAM_inst|RW~1744feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1744feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1744feeder_combout\);

-- Location: FF_X17_Y8_N5
\memory1_inst|RAM_inst|RW~1744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1744feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1744_q\);

-- Location: FF_X14_Y14_N23
\memory1_inst|RAM_inst|RW~2000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2000_q\);

-- Location: FF_X22_Y6_N31
\memory1_inst|RAM_inst|RW~1736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1736_q\);

-- Location: LCCOMB_X22_Y13_N6
\memory1_inst|RAM_inst|RW~1992feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1992feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1992feeder_combout\);

-- Location: FF_X22_Y13_N7
\memory1_inst|RAM_inst|RW~1992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1992feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1992_q\);

-- Location: LCCOMB_X22_Y6_N30
\memory1_inst|RAM_inst|RW~3335\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3335_combout\ = (\address[5]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~1992_q\)))) # (!\address[5]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~1736_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1736_q\,
	datad => \memory1_inst|RAM_inst|RW~1992_q\,
	combout => \memory1_inst|RAM_inst|RW~3335_combout\);

-- Location: LCCOMB_X14_Y14_N22
\memory1_inst|RAM_inst|RW~3336\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3336_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3335_combout\ & ((\memory1_inst|RAM_inst|RW~2000_q\))) # (!\memory1_inst|RAM_inst|RW~3335_combout\ & (\memory1_inst|RAM_inst|RW~1744_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3335_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1744_q\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2000_q\,
	datad => \memory1_inst|RAM_inst|RW~3335_combout\,
	combout => \memory1_inst|RAM_inst|RW~3336_combout\);

-- Location: FF_X14_Y9_N17
\memory1_inst|RAM_inst|RW~1720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1720_q\);

-- Location: FF_X14_Y9_N19
\memory1_inst|RAM_inst|RW~1976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1976_q\);

-- Location: LCCOMB_X14_Y9_N16
\memory1_inst|RAM_inst|RW~3330\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3330_combout\ = (\address[5]~input_o\ & ((\address[0]~input_o\) # ((\memory1_inst|RAM_inst|RW~1976_q\)))) # (!\address[5]~input_o\ & (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~1720_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1720_q\,
	datad => \memory1_inst|RAM_inst|RW~1976_q\,
	combout => \memory1_inst|RAM_inst|RW~3330_combout\);

-- Location: FF_X14_Y16_N9
\memory1_inst|RAM_inst|RW~1984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1984_q\);

-- Location: LCCOMB_X4_Y13_N24
\memory1_inst|RAM_inst|RW~1728feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1728feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1728feeder_combout\);

-- Location: FF_X4_Y13_N25
\memory1_inst|RAM_inst|RW~1728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1728feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1728_q\);

-- Location: LCCOMB_X14_Y16_N8
\memory1_inst|RAM_inst|RW~3331\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3331_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3330_combout\ & (\memory1_inst|RAM_inst|RW~1984_q\)) # (!\memory1_inst|RAM_inst|RW~3330_combout\ & ((\memory1_inst|RAM_inst|RW~1728_q\))))) # 
-- (!\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~3330_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3330_combout\,
	datac => \memory1_inst|RAM_inst|RW~1984_q\,
	datad => \memory1_inst|RAM_inst|RW~1728_q\,
	combout => \memory1_inst|RAM_inst|RW~3331_combout\);

-- Location: LCCOMB_X11_Y16_N14
\memory1_inst|RAM_inst|RW~704feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~704feeder_combout\ = \data_in[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[7]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~704feeder_combout\);

-- Location: FF_X11_Y16_N15
\memory1_inst|RAM_inst|RW~704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~704feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3629_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~704_q\);

-- Location: FF_X14_Y16_N7
\memory1_inst|RAM_inst|RW~960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~960_q\);

-- Location: FF_X15_Y8_N27
\memory1_inst|RAM_inst|RW~696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3637_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~696_q\);

-- Location: FF_X19_Y14_N11
\memory1_inst|RAM_inst|RW~952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~952_q\);

-- Location: LCCOMB_X15_Y8_N26
\memory1_inst|RAM_inst|RW~3332\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3332_combout\ = (\address[0]~input_o\ & (\address[5]~input_o\)) # (!\address[0]~input_o\ & ((\address[5]~input_o\ & ((\memory1_inst|RAM_inst|RW~952_q\))) # (!\address[5]~input_o\ & (\memory1_inst|RAM_inst|RW~696_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[5]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~696_q\,
	datad => \memory1_inst|RAM_inst|RW~952_q\,
	combout => \memory1_inst|RAM_inst|RW~3332_combout\);

-- Location: LCCOMB_X14_Y16_N6
\memory1_inst|RAM_inst|RW~3333\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3333_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~3332_combout\ & ((\memory1_inst|RAM_inst|RW~960_q\))) # (!\memory1_inst|RAM_inst|RW~3332_combout\ & (\memory1_inst|RAM_inst|RW~704_q\)))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~3332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~704_q\,
	datac => \memory1_inst|RAM_inst|RW~960_q\,
	datad => \memory1_inst|RAM_inst|RW~3332_combout\,
	combout => \memory1_inst|RAM_inst|RW~3333_combout\);

-- Location: LCCOMB_X14_Y16_N28
\memory1_inst|RAM_inst|RW~3334\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3334_combout\ = (\address[7]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~3331_combout\)))) # (!\address[7]~input_o\ & (!\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~3333_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3331_combout\,
	datad => \memory1_inst|RAM_inst|RW~3333_combout\,
	combout => \memory1_inst|RAM_inst|RW~3334_combout\);

-- Location: LCCOMB_X14_Y16_N10
\memory1_inst|RAM_inst|RW~3337\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3337_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~3334_combout\ & ((\memory1_inst|RAM_inst|RW~3336_combout\))) # (!\memory1_inst|RAM_inst|RW~3334_combout\ & (\memory1_inst|RAM_inst|RW~3329_combout\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~3334_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~3329_combout\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3336_combout\,
	datad => \memory1_inst|RAM_inst|RW~3334_combout\,
	combout => \memory1_inst|RAM_inst|RW~3337_combout\);

-- Location: LCCOMB_X19_Y10_N12
\memory1_inst|RAM_inst|RW~3338\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3338_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~3327_combout\ & ((\memory1_inst|RAM_inst|RW~3337_combout\))) # (!\memory1_inst|RAM_inst|RW~3327_combout\ & (\memory1_inst|RAM_inst|RW~3306_combout\)))) # 
-- (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~3327_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3327_combout\,
	datac => \memory1_inst|RAM_inst|RW~3306_combout\,
	datad => \memory1_inst|RAM_inst|RW~3337_combout\,
	combout => \memory1_inst|RAM_inst|RW~3338_combout\);

-- Location: LCCOMB_X19_Y10_N20
\memory1_inst|RAM_inst|RW~3381\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3381_combout\ = (\address[4]~input_o\ & ((\address[3]~input_o\) # ((\memory1_inst|RAM_inst|RW~3338_combout\)))) # (!\address[4]~input_o\ & (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~3380_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~3380_combout\,
	datad => \memory1_inst|RAM_inst|RW~3338_combout\,
	combout => \memory1_inst|RAM_inst|RW~3381_combout\);

-- Location: LCCOMB_X19_Y10_N4
\memory1_inst|RAM_inst|RW~3424\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~3424_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~3381_combout\ & (\memory1_inst|RAM_inst|RW~3423_combout\)) # (!\memory1_inst|RAM_inst|RW~3381_combout\ & ((\memory1_inst|RAM_inst|RW~3296_combout\))))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~3381_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~3423_combout\,
	datac => \memory1_inst|RAM_inst|RW~3296_combout\,
	datad => \memory1_inst|RAM_inst|RW~3381_combout\,
	combout => \memory1_inst|RAM_inst|RW~3424_combout\);

-- Location: FF_X19_Y10_N5
\memory1_inst|RAM_inst|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~3424_combout\,
	ena => \memory1_inst|RAM_inst|data_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|data_out\(7));

-- Location: LCCOMB_X14_Y17_N8
\memory1_inst|input_mux_inst|data_out[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|input_mux_inst|data_out[7]~12_combout\ = (\memory1_inst|input_mux_inst|data_out[4]~2_combout\ & (((\memory1_inst|input_mux_inst|data_out[4]~3_combout\)))) # (!\memory1_inst|input_mux_inst|data_out[4]~2_combout\ & 
-- ((\memory1_inst|input_mux_inst|data_out[4]~3_combout\ & (\memory1_inst|ROM_inst|data_out\(7))) # (!\memory1_inst|input_mux_inst|data_out[4]~3_combout\ & ((\memory1_inst|RAM_inst|data_out\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|ROM_inst|data_out\(7),
	datab => \memory1_inst|RAM_inst|data_out\(7),
	datac => \memory1_inst|input_mux_inst|data_out[4]~2_combout\,
	datad => \memory1_inst|input_mux_inst|data_out[4]~3_combout\,
	combout => \memory1_inst|input_mux_inst|data_out[7]~12_combout\);

-- Location: FF_X14_Y18_N5
\memory1_inst|output_ports_inst|port_out_01[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \memory1_inst|output_ports_inst|process_01~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|output_ports_inst|port_out_01\(7));

-- Location: FF_X14_Y18_N7
\memory1_inst|output_ports_inst|port_out_00[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[7]~input_o\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \memory1_inst|output_ports_inst|process_00~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|output_ports_inst|port_out_00\(7));

-- Location: LCCOMB_X14_Y18_N6
\memory1_inst|input_mux_inst|data_out[7]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|input_mux_inst|data_out\(7) = (\memory1_inst|input_mux_inst|data_out[7]~12_combout\ & (((\memory1_inst|output_ports_inst|port_out_00\(7)) # (!\memory1_inst|input_mux_inst|data_out[4]~13_combout\)))) # 
-- (!\memory1_inst|input_mux_inst|data_out[7]~12_combout\ & (\memory1_inst|output_ports_inst|port_out_01\(7) & ((\memory1_inst|input_mux_inst|data_out[4]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|data_out[7]~12_combout\,
	datab => \memory1_inst|output_ports_inst|port_out_01\(7),
	datac => \memory1_inst|output_ports_inst|port_out_00\(7),
	datad => \memory1_inst|input_mux_inst|data_out[4]~13_combout\,
	combout => \memory1_inst|input_mux_inst|data_out\(7));

-- Location: IOIBUF_X9_Y0_N8
\data_in[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_data_in(6),
	o => \data_in[6]~input_o\);

-- Location: FF_X14_Y18_N13
\memory1_inst|output_ports_inst|port_out_01[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \memory1_inst|output_ports_inst|process_01~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|output_ports_inst|port_out_01\(6));

-- Location: FF_X10_Y5_N19
\memory1_inst|RAM_inst|RW~1671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3460_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1671_q\);

-- Location: FF_X10_Y5_N21
\memory1_inst|RAM_inst|RW~1655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1655_q\);

-- Location: LCCOMB_X8_Y9_N4
\memory1_inst|RAM_inst|RW~1159feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1159feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1159feeder_combout\);

-- Location: FF_X8_Y9_N5
\memory1_inst|RAM_inst|RW~1159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1159feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1159_q\);

-- Location: FF_X12_Y5_N5
\memory1_inst|RAM_inst|RW~1143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1143_q\);

-- Location: LCCOMB_X11_Y5_N24
\memory1_inst|RAM_inst|RW~2755\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2755_combout\ = (\address[1]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~1159_q\)))) # (!\address[1]~input_o\ & (!\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~1143_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1159_q\,
	datad => \memory1_inst|RAM_inst|RW~1143_q\,
	combout => \memory1_inst|RAM_inst|RW~2755_combout\);

-- Location: LCCOMB_X10_Y5_N20
\memory1_inst|RAM_inst|RW~2756\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2756_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2755_combout\ & (\memory1_inst|RAM_inst|RW~1671_q\)) # (!\memory1_inst|RAM_inst|RW~2755_combout\ & ((\memory1_inst|RAM_inst|RW~1655_q\))))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2755_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1671_q\,
	datac => \memory1_inst|RAM_inst|RW~1655_q\,
	datad => \memory1_inst|RAM_inst|RW~2755_combout\,
	combout => \memory1_inst|RAM_inst|RW~2756_combout\);

-- Location: LCCOMB_X12_Y8_N18
\memory1_inst|RAM_inst|RW~1287feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1287feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1287feeder_combout\);

-- Location: FF_X12_Y8_N19
\memory1_inst|RAM_inst|RW~1287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1287feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1287_q\);

-- Location: FF_X10_Y8_N21
\memory1_inst|RAM_inst|RW~1799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1799_q\);

-- Location: FF_X10_Y4_N7
\memory1_inst|RAM_inst|RW~1271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3450_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1271_q\);

-- Location: FF_X10_Y4_N21
\memory1_inst|RAM_inst|RW~1783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1783_q\);

-- Location: LCCOMB_X10_Y4_N6
\memory1_inst|RAM_inst|RW~2762\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2762_combout\ = (\address[6]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~1783_q\)))) # (!\address[6]~input_o\ & (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~1271_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1271_q\,
	datad => \memory1_inst|RAM_inst|RW~1783_q\,
	combout => \memory1_inst|RAM_inst|RW~2762_combout\);

-- Location: LCCOMB_X10_Y8_N20
\memory1_inst|RAM_inst|RW~2763\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2763_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2762_combout\ & ((\memory1_inst|RAM_inst|RW~1799_q\))) # (!\memory1_inst|RAM_inst|RW~2762_combout\ & (\memory1_inst|RAM_inst|RW~1287_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2762_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1287_q\,
	datac => \memory1_inst|RAM_inst|RW~1799_q\,
	datad => \memory1_inst|RAM_inst|RW~2762_combout\,
	combout => \memory1_inst|RAM_inst|RW~2763_combout\);

-- Location: FF_X9_Y8_N29
\memory1_inst|RAM_inst|RW~1591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1591_q\);

-- Location: FF_X8_Y8_N17
\memory1_inst|RAM_inst|RW~1607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3485_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1607_q\);

-- Location: FF_X7_Y6_N23
\memory1_inst|RAM_inst|RW~1079\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1079_q\);

-- Location: FF_X8_Y8_N31
\memory1_inst|RAM_inst|RW~1095\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1095_q\);

-- Location: LCCOMB_X7_Y6_N22
\memory1_inst|RAM_inst|RW~2759\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2759_combout\ = (\address[6]~input_o\ & (\address[1]~input_o\)) # (!\address[6]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~1095_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~1079_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1079_q\,
	datad => \memory1_inst|RAM_inst|RW~1095_q\,
	combout => \memory1_inst|RAM_inst|RW~2759_combout\);

-- Location: LCCOMB_X8_Y8_N16
\memory1_inst|RAM_inst|RW~2760\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2760_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2759_combout\ & ((\memory1_inst|RAM_inst|RW~1607_q\))) # (!\memory1_inst|RAM_inst|RW~2759_combout\ & (\memory1_inst|RAM_inst|RW~1591_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2759_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1591_q\,
	datac => \memory1_inst|RAM_inst|RW~1607_q\,
	datad => \memory1_inst|RAM_inst|RW~2759_combout\,
	combout => \memory1_inst|RAM_inst|RW~2760_combout\);

-- Location: FF_X22_Y6_N3
\memory1_inst|RAM_inst|RW~1223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1223_q\);

-- Location: FF_X9_Y8_N15
\memory1_inst|RAM_inst|RW~1735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3488_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1735_q\);

-- Location: FF_X8_Y6_N3
\memory1_inst|RAM_inst|RW~1207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1207_q\);

-- Location: LCCOMB_X14_Y9_N24
\memory1_inst|RAM_inst|RW~1719feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1719feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1719feeder_combout\);

-- Location: FF_X14_Y9_N25
\memory1_inst|RAM_inst|RW~1719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1719feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3473_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1719_q\);

-- Location: LCCOMB_X8_Y6_N2
\memory1_inst|RAM_inst|RW~2757\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2757_combout\ = (\address[6]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~1719_q\)))) # (!\address[6]~input_o\ & (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~1207_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1207_q\,
	datad => \memory1_inst|RAM_inst|RW~1719_q\,
	combout => \memory1_inst|RAM_inst|RW~2757_combout\);

-- Location: LCCOMB_X9_Y8_N14
\memory1_inst|RAM_inst|RW~2758\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2758_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2757_combout\ & ((\memory1_inst|RAM_inst|RW~1735_q\))) # (!\memory1_inst|RAM_inst|RW~2757_combout\ & (\memory1_inst|RAM_inst|RW~1223_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2757_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1223_q\,
	datac => \memory1_inst|RAM_inst|RW~1735_q\,
	datad => \memory1_inst|RAM_inst|RW~2757_combout\,
	combout => \memory1_inst|RAM_inst|RW~2758_combout\);

-- Location: LCCOMB_X11_Y12_N6
\memory1_inst|RAM_inst|RW~2761\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2761_combout\ = (\address[3]~input_o\ & (((\address[4]~input_o\)))) # (!\address[3]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2758_combout\))) # (!\address[4]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~2760_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2760_combout\,
	datab => \address[3]~input_o\,
	datac => \address[4]~input_o\,
	datad => \memory1_inst|RAM_inst|RW~2758_combout\,
	combout => \memory1_inst|RAM_inst|RW~2761_combout\);

-- Location: LCCOMB_X11_Y12_N8
\memory1_inst|RAM_inst|RW~2764\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2764_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2761_combout\ & ((\memory1_inst|RAM_inst|RW~2763_combout\))) # (!\memory1_inst|RAM_inst|RW~2761_combout\ & (\memory1_inst|RAM_inst|RW~2756_combout\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2761_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2756_combout\,
	datac => \memory1_inst|RAM_inst|RW~2763_combout\,
	datad => \memory1_inst|RAM_inst|RW~2761_combout\,
	combout => \memory1_inst|RAM_inst|RW~2764_combout\);

-- Location: LCCOMB_X11_Y8_N22
\memory1_inst|RAM_inst|RW~1255feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1255feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1255feeder_combout\);

-- Location: FF_X11_Y8_N23
\memory1_inst|RAM_inst|RW~1255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1255feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1255_q\);

-- Location: FF_X9_Y11_N1
\memory1_inst|RAM_inst|RW~1767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1767_q\);

-- Location: FF_X10_Y6_N1
\memory1_inst|RAM_inst|RW~1239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1239_q\);

-- Location: FF_X7_Y10_N15
\memory1_inst|RAM_inst|RW~1751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1751_q\);

-- Location: LCCOMB_X10_Y6_N0
\memory1_inst|RAM_inst|RW~2772\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2772_combout\ = (\address[6]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~1751_q\)))) # (!\address[6]~input_o\ & (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~1239_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1239_q\,
	datad => \memory1_inst|RAM_inst|RW~1751_q\,
	combout => \memory1_inst|RAM_inst|RW~2772_combout\);

-- Location: LCCOMB_X9_Y11_N0
\memory1_inst|RAM_inst|RW~2773\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2773_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2772_combout\ & ((\memory1_inst|RAM_inst|RW~1767_q\))) # (!\memory1_inst|RAM_inst|RW~2772_combout\ & (\memory1_inst|RAM_inst|RW~1255_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2772_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1255_q\,
	datac => \memory1_inst|RAM_inst|RW~1767_q\,
	datad => \memory1_inst|RAM_inst|RW~2772_combout\,
	combout => \memory1_inst|RAM_inst|RW~2773_combout\);

-- Location: LCCOMB_X8_Y13_N20
\memory1_inst|RAM_inst|RW~1639feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1639feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1639feeder_combout\);

-- Location: FF_X8_Y13_N21
\memory1_inst|RAM_inst|RW~1639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1639feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1639_q\);

-- Location: FF_X9_Y6_N3
\memory1_inst|RAM_inst|RW~1623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1623_q\);

-- Location: FF_X8_Y5_N19
\memory1_inst|RAM_inst|RW~1111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3463_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1111_q\);

-- Location: LCCOMB_X8_Y13_N10
\memory1_inst|RAM_inst|RW~1127feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1127feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1127feeder_combout\);

-- Location: FF_X8_Y13_N11
\memory1_inst|RAM_inst|RW~1127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1127feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1127_q\);

-- Location: LCCOMB_X8_Y5_N18
\memory1_inst|RAM_inst|RW~2765\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2765_combout\ = (\address[6]~input_o\ & (\address[1]~input_o\)) # (!\address[6]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~1127_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~1111_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1111_q\,
	datad => \memory1_inst|RAM_inst|RW~1127_q\,
	combout => \memory1_inst|RAM_inst|RW~2765_combout\);

-- Location: LCCOMB_X9_Y6_N2
\memory1_inst|RAM_inst|RW~2766\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2766_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2765_combout\ & (\memory1_inst|RAM_inst|RW~1639_q\)) # (!\memory1_inst|RAM_inst|RW~2765_combout\ & ((\memory1_inst|RAM_inst|RW~1623_q\))))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2765_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1639_q\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1623_q\,
	datad => \memory1_inst|RAM_inst|RW~2765_combout\,
	combout => \memory1_inst|RAM_inst|RW~2766_combout\);

-- Location: FF_X6_Y8_N31
\memory1_inst|RAM_inst|RW~1175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1175_q\);

-- Location: FF_X6_Y8_N1
\memory1_inst|RAM_inst|RW~1687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1687_q\);

-- Location: LCCOMB_X6_Y8_N30
\memory1_inst|RAM_inst|RW~2767\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2767_combout\ = (\address[6]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~1687_q\)))) # (!\address[6]~input_o\ & (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~1175_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1175_q\,
	datad => \memory1_inst|RAM_inst|RW~1687_q\,
	combout => \memory1_inst|RAM_inst|RW~2767_combout\);

-- Location: FF_X9_Y7_N29
\memory1_inst|RAM_inst|RW~1703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1703_q\);

-- Location: LCCOMB_X11_Y8_N16
\memory1_inst|RAM_inst|RW~1191feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1191feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1191feeder_combout\);

-- Location: FF_X11_Y8_N17
\memory1_inst|RAM_inst|RW~1191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1191feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1191_q\);

-- Location: LCCOMB_X9_Y7_N28
\memory1_inst|RAM_inst|RW~2768\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2768_combout\ = (\memory1_inst|RAM_inst|RW~2767_combout\ & (((\memory1_inst|RAM_inst|RW~1703_q\)) # (!\address[1]~input_o\))) # (!\memory1_inst|RAM_inst|RW~2767_combout\ & (\address[1]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~1191_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2767_combout\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1703_q\,
	datad => \memory1_inst|RAM_inst|RW~1191_q\,
	combout => \memory1_inst|RAM_inst|RW~2768_combout\);

-- Location: FF_X10_Y10_N1
\memory1_inst|RAM_inst|RW~1559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1559_q\);

-- Location: FF_X10_Y13_N29
\memory1_inst|RAM_inst|RW~1575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1575_q\);

-- Location: FF_X9_Y5_N15
\memory1_inst|RAM_inst|RW~1047\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3482_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1047_q\);

-- Location: FF_X10_Y9_N29
\memory1_inst|RAM_inst|RW~1063\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1063_q\);

-- Location: LCCOMB_X9_Y5_N14
\memory1_inst|RAM_inst|RW~2769\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2769_combout\ = (\address[6]~input_o\ & (\address[1]~input_o\)) # (!\address[6]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~1063_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~1047_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1047_q\,
	datad => \memory1_inst|RAM_inst|RW~1063_q\,
	combout => \memory1_inst|RAM_inst|RW~2769_combout\);

-- Location: LCCOMB_X10_Y13_N28
\memory1_inst|RAM_inst|RW~2770\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2770_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2769_combout\ & ((\memory1_inst|RAM_inst|RW~1575_q\))) # (!\memory1_inst|RAM_inst|RW~2769_combout\ & (\memory1_inst|RAM_inst|RW~1559_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2769_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1559_q\,
	datac => \memory1_inst|RAM_inst|RW~1575_q\,
	datad => \memory1_inst|RAM_inst|RW~2769_combout\,
	combout => \memory1_inst|RAM_inst|RW~2770_combout\);

-- Location: LCCOMB_X11_Y12_N2
\memory1_inst|RAM_inst|RW~2771\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2771_combout\ = (\address[3]~input_o\ & (\address[4]~input_o\)) # (!\address[3]~input_o\ & ((\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~2768_combout\)) # (!\address[4]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~2770_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2768_combout\,
	datad => \memory1_inst|RAM_inst|RW~2770_combout\,
	combout => \memory1_inst|RAM_inst|RW~2771_combout\);

-- Location: LCCOMB_X11_Y12_N28
\memory1_inst|RAM_inst|RW~2774\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2774_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2771_combout\ & (\memory1_inst|RAM_inst|RW~2773_combout\)) # (!\memory1_inst|RAM_inst|RW~2771_combout\ & ((\memory1_inst|RAM_inst|RW~2766_combout\))))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2771_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2773_combout\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2766_combout\,
	datad => \memory1_inst|RAM_inst|RW~2771_combout\,
	combout => \memory1_inst|RAM_inst|RW~2774_combout\);

-- Location: LCCOMB_X11_Y12_N10
\memory1_inst|RAM_inst|RW~2775\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2775_combout\ = (\address[0]~input_o\ & (\address[2]~input_o\)) # (!\address[0]~input_o\ & ((\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~2764_combout\)) # (!\address[2]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~2774_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2764_combout\,
	datad => \memory1_inst|RAM_inst|RW~2774_combout\,
	combout => \memory1_inst|RAM_inst|RW~2775_combout\);

-- Location: FF_X11_Y11_N9
\memory1_inst|RAM_inst|RW~1775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1775_q\);

-- Location: FF_X11_Y10_N23
\memory1_inst|RAM_inst|RW~1263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1263_q\);

-- Location: FF_X16_Y4_N27
\memory1_inst|RAM_inst|RW~1247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1247_q\);

-- Location: LCCOMB_X15_Y4_N20
\memory1_inst|RAM_inst|RW~1759feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1759feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1759feeder_combout\);

-- Location: FF_X15_Y4_N21
\memory1_inst|RAM_inst|RW~1759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1759feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1759_q\);

-- Location: LCCOMB_X16_Y4_N26
\memory1_inst|RAM_inst|RW~2752\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2752_combout\ = (\address[1]~input_o\ & (\address[6]~input_o\)) # (!\address[1]~input_o\ & ((\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~1759_q\))) # (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~1247_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1247_q\,
	datad => \memory1_inst|RAM_inst|RW~1759_q\,
	combout => \memory1_inst|RAM_inst|RW~2752_combout\);

-- Location: LCCOMB_X11_Y10_N22
\memory1_inst|RAM_inst|RW~2753\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2753_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2752_combout\ & (\memory1_inst|RAM_inst|RW~1775_q\)) # (!\memory1_inst|RAM_inst|RW~2752_combout\ & ((\memory1_inst|RAM_inst|RW~1263_q\))))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2752_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1775_q\,
	datac => \memory1_inst|RAM_inst|RW~1263_q\,
	datad => \memory1_inst|RAM_inst|RW~2752_combout\,
	combout => \memory1_inst|RAM_inst|RW~2753_combout\);

-- Location: FF_X10_Y7_N15
\memory1_inst|RAM_inst|RW~1711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3438_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1711_q\);

-- Location: FF_X10_Y7_N13
\memory1_inst|RAM_inst|RW~1199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1199_q\);

-- Location: FF_X12_Y4_N11
\memory1_inst|RAM_inst|RW~1183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3440_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1183_q\);

-- Location: FF_X12_Y4_N13
\memory1_inst|RAM_inst|RW~1695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1695_q\);

-- Location: LCCOMB_X12_Y4_N10
\memory1_inst|RAM_inst|RW~2745\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2745_combout\ = (\address[6]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~1695_q\)))) # (!\address[6]~input_o\ & (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~1183_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1183_q\,
	datad => \memory1_inst|RAM_inst|RW~1695_q\,
	combout => \memory1_inst|RAM_inst|RW~2745_combout\);

-- Location: LCCOMB_X10_Y7_N12
\memory1_inst|RAM_inst|RW~2746\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2746_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2745_combout\ & (\memory1_inst|RAM_inst|RW~1711_q\)) # (!\memory1_inst|RAM_inst|RW~2745_combout\ & ((\memory1_inst|RAM_inst|RW~1199_q\))))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2745_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1711_q\,
	datac => \memory1_inst|RAM_inst|RW~1199_q\,
	datad => \memory1_inst|RAM_inst|RW~2745_combout\,
	combout => \memory1_inst|RAM_inst|RW~2746_combout\);

-- Location: FF_X9_Y10_N1
\memory1_inst|RAM_inst|RW~1119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1119_q\);

-- Location: FF_X9_Y10_N19
\memory1_inst|RAM_inst|RW~1135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1135_q\);

-- Location: LCCOMB_X9_Y10_N0
\memory1_inst|RAM_inst|RW~2747\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2747_combout\ = (\address[1]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~1135_q\)))) # (!\address[1]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~1119_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1119_q\,
	datad => \memory1_inst|RAM_inst|RW~1135_q\,
	combout => \memory1_inst|RAM_inst|RW~2747_combout\);

-- Location: FF_X11_Y11_N5
\memory1_inst|RAM_inst|RW~1647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1647_q\);

-- Location: FF_X14_Y4_N19
\memory1_inst|RAM_inst|RW~1631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1631_q\);

-- Location: LCCOMB_X11_Y11_N4
\memory1_inst|RAM_inst|RW~2748\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2748_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2747_combout\ & (\memory1_inst|RAM_inst|RW~1647_q\)) # (!\memory1_inst|RAM_inst|RW~2747_combout\ & ((\memory1_inst|RAM_inst|RW~1631_q\))))) # 
-- (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~2747_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2747_combout\,
	datac => \memory1_inst|RAM_inst|RW~1647_q\,
	datad => \memory1_inst|RAM_inst|RW~1631_q\,
	combout => \memory1_inst|RAM_inst|RW~2748_combout\);

-- Location: FF_X20_Y6_N3
\memory1_inst|RAM_inst|RW~1567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1567_q\);

-- Location: FF_X17_Y10_N1
\memory1_inst|RAM_inst|RW~1583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1583_q\);

-- Location: FF_X14_Y6_N23
\memory1_inst|RAM_inst|RW~1055\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1055_q\);

-- Location: FF_X11_Y10_N21
\memory1_inst|RAM_inst|RW~1071\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1071_q\);

-- Location: LCCOMB_X14_Y6_N22
\memory1_inst|RAM_inst|RW~2749\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2749_combout\ = (\address[1]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~1071_q\)))) # (!\address[1]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~1055_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1055_q\,
	datad => \memory1_inst|RAM_inst|RW~1071_q\,
	combout => \memory1_inst|RAM_inst|RW~2749_combout\);

-- Location: LCCOMB_X17_Y10_N0
\memory1_inst|RAM_inst|RW~2750\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2750_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2749_combout\ & ((\memory1_inst|RAM_inst|RW~1583_q\))) # (!\memory1_inst|RAM_inst|RW~2749_combout\ & (\memory1_inst|RAM_inst|RW~1567_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2749_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1567_q\,
	datac => \memory1_inst|RAM_inst|RW~1583_q\,
	datad => \memory1_inst|RAM_inst|RW~2749_combout\,
	combout => \memory1_inst|RAM_inst|RW~2750_combout\);

-- Location: LCCOMB_X11_Y11_N18
\memory1_inst|RAM_inst|RW~2751\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2751_combout\ = (\address[3]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~2748_combout\)))) # (!\address[3]~input_o\ & (!\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2750_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2748_combout\,
	datad => \memory1_inst|RAM_inst|RW~2750_combout\,
	combout => \memory1_inst|RAM_inst|RW~2751_combout\);

-- Location: LCCOMB_X11_Y11_N10
\memory1_inst|RAM_inst|RW~2754\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2754_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2751_combout\ & (\memory1_inst|RAM_inst|RW~2753_combout\)) # (!\memory1_inst|RAM_inst|RW~2751_combout\ & ((\memory1_inst|RAM_inst|RW~2746_combout\))))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2751_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2753_combout\,
	datab => \memory1_inst|RAM_inst|RW~2746_combout\,
	datac => \address[4]~input_o\,
	datad => \memory1_inst|RAM_inst|RW~2751_combout\,
	combout => \memory1_inst|RAM_inst|RW~2754_combout\);

-- Location: LCCOMB_X22_Y7_N22
\memory1_inst|RAM_inst|RW~1295feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1295feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1295feeder_combout\);

-- Location: FF_X22_Y7_N23
\memory1_inst|RAM_inst|RW~1295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1295feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1295_q\);

-- Location: FF_X15_Y5_N13
\memory1_inst|RAM_inst|RW~1807\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1807_q\);

-- Location: FF_X16_Y4_N13
\memory1_inst|RAM_inst|RW~1279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1279_q\);

-- Location: FF_X11_Y4_N31
\memory1_inst|RAM_inst|RW~1791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1791_q\);

-- Location: LCCOMB_X16_Y4_N12
\memory1_inst|RAM_inst|RW~2783\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2783_combout\ = (\address[1]~input_o\ & (\address[6]~input_o\)) # (!\address[1]~input_o\ & ((\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~1791_q\))) # (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~1279_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1279_q\,
	datad => \memory1_inst|RAM_inst|RW~1791_q\,
	combout => \memory1_inst|RAM_inst|RW~2783_combout\);

-- Location: LCCOMB_X15_Y5_N12
\memory1_inst|RAM_inst|RW~2784\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2784_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2783_combout\ & ((\memory1_inst|RAM_inst|RW~1807_q\))) # (!\memory1_inst|RAM_inst|RW~2783_combout\ & (\memory1_inst|RAM_inst|RW~1295_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2783_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1295_q\,
	datac => \memory1_inst|RAM_inst|RW~1807_q\,
	datad => \memory1_inst|RAM_inst|RW~2783_combout\,
	combout => \memory1_inst|RAM_inst|RW~2784_combout\);

-- Location: FF_X14_Y11_N7
\memory1_inst|RAM_inst|RW~1679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1679_q\);

-- Location: FF_X15_Y6_N21
\memory1_inst|RAM_inst|RW~1151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1151_q\);

-- Location: LCCOMB_X9_Y12_N26
\memory1_inst|RAM_inst|RW~1167feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1167feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1167feeder_combout\);

-- Location: FF_X9_Y12_N27
\memory1_inst|RAM_inst|RW~1167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1167feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1167_q\);

-- Location: LCCOMB_X15_Y6_N20
\memory1_inst|RAM_inst|RW~2776\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2776_combout\ = (\address[1]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~1167_q\)))) # (!\address[1]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~1151_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1151_q\,
	datad => \memory1_inst|RAM_inst|RW~1167_q\,
	combout => \memory1_inst|RAM_inst|RW~2776_combout\);

-- Location: FF_X9_Y6_N9
\memory1_inst|RAM_inst|RW~1663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1663_q\);

-- Location: LCCOMB_X10_Y12_N8
\memory1_inst|RAM_inst|RW~2777\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2777_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2776_combout\ & (\memory1_inst|RAM_inst|RW~1679_q\)) # (!\memory1_inst|RAM_inst|RW~2776_combout\ & ((\memory1_inst|RAM_inst|RW~1663_q\))))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2776_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1679_q\,
	datac => \memory1_inst|RAM_inst|RW~2776_combout\,
	datad => \memory1_inst|RAM_inst|RW~1663_q\,
	combout => \memory1_inst|RAM_inst|RW~2777_combout\);

-- Location: LCCOMB_X6_Y9_N0
\memory1_inst|RAM_inst|RW~1599feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1599feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1599feeder_combout\);

-- Location: FF_X6_Y9_N1
\memory1_inst|RAM_inst|RW~1599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1599feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3427_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1599_q\);

-- Location: FF_X14_Y10_N21
\memory1_inst|RAM_inst|RW~1615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1615_q\);

-- Location: FF_X14_Y6_N17
\memory1_inst|RAM_inst|RW~1087\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1087_q\);

-- Location: LCCOMB_X12_Y12_N14
\memory1_inst|RAM_inst|RW~1103feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1103feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1103feeder_combout\);

-- Location: FF_X12_Y12_N15
\memory1_inst|RAM_inst|RW~1103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1103feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1103_q\);

-- Location: LCCOMB_X14_Y6_N16
\memory1_inst|RAM_inst|RW~2780\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2780_combout\ = (\address[1]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~1103_q\)))) # (!\address[1]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~1087_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1087_q\,
	datad => \memory1_inst|RAM_inst|RW~1103_q\,
	combout => \memory1_inst|RAM_inst|RW~2780_combout\);

-- Location: LCCOMB_X14_Y10_N20
\memory1_inst|RAM_inst|RW~2781\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2781_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2780_combout\ & ((\memory1_inst|RAM_inst|RW~1615_q\))) # (!\memory1_inst|RAM_inst|RW~2780_combout\ & (\memory1_inst|RAM_inst|RW~1599_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2780_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1599_q\,
	datac => \memory1_inst|RAM_inst|RW~1615_q\,
	datad => \memory1_inst|RAM_inst|RW~2780_combout\,
	combout => \memory1_inst|RAM_inst|RW~2781_combout\);

-- Location: FF_X17_Y8_N13
\memory1_inst|RAM_inst|RW~1231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1231_q\);

-- Location: FF_X17_Y8_N27
\memory1_inst|RAM_inst|RW~1743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3448_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1743_q\);

-- Location: FF_X16_Y3_N1
\memory1_inst|RAM_inst|RW~1215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3429_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1215_q\);

-- Location: LCCOMB_X15_Y3_N24
\memory1_inst|RAM_inst|RW~1727feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1727feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1727feeder_combout\);

-- Location: FF_X15_Y3_N25
\memory1_inst|RAM_inst|RW~1727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1727feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1727_q\);

-- Location: LCCOMB_X16_Y3_N0
\memory1_inst|RAM_inst|RW~2778\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2778_combout\ = (\address[6]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~1727_q\)))) # (!\address[6]~input_o\ & (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~1215_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1215_q\,
	datad => \memory1_inst|RAM_inst|RW~1727_q\,
	combout => \memory1_inst|RAM_inst|RW~2778_combout\);

-- Location: LCCOMB_X17_Y8_N26
\memory1_inst|RAM_inst|RW~2779\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2779_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2778_combout\ & ((\memory1_inst|RAM_inst|RW~1743_q\))) # (!\memory1_inst|RAM_inst|RW~2778_combout\ & (\memory1_inst|RAM_inst|RW~1231_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2778_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1231_q\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1743_q\,
	datad => \memory1_inst|RAM_inst|RW~2778_combout\,
	combout => \memory1_inst|RAM_inst|RW~2779_combout\);

-- Location: LCCOMB_X10_Y12_N10
\memory1_inst|RAM_inst|RW~2782\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2782_combout\ = (\address[4]~input_o\ & ((\address[3]~input_o\) # ((\memory1_inst|RAM_inst|RW~2779_combout\)))) # (!\address[4]~input_o\ & (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~2781_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2781_combout\,
	datad => \memory1_inst|RAM_inst|RW~2779_combout\,
	combout => \memory1_inst|RAM_inst|RW~2782_combout\);

-- Location: LCCOMB_X10_Y12_N24
\memory1_inst|RAM_inst|RW~2785\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2785_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2782_combout\ & (\memory1_inst|RAM_inst|RW~2784_combout\)) # (!\memory1_inst|RAM_inst|RW~2782_combout\ & ((\memory1_inst|RAM_inst|RW~2777_combout\))))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2782_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2784_combout\,
	datac => \memory1_inst|RAM_inst|RW~2777_combout\,
	datad => \memory1_inst|RAM_inst|RW~2782_combout\,
	combout => \memory1_inst|RAM_inst|RW~2785_combout\);

-- Location: LCCOMB_X11_Y12_N4
\memory1_inst|RAM_inst|RW~2786\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2786_combout\ = (\memory1_inst|RAM_inst|RW~2775_combout\ & (((\memory1_inst|RAM_inst|RW~2785_combout\)) # (!\address[0]~input_o\))) # (!\memory1_inst|RAM_inst|RW~2775_combout\ & (\address[0]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~2754_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2775_combout\,
	datab => \address[0]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2754_combout\,
	datad => \memory1_inst|RAM_inst|RW~2785_combout\,
	combout => \memory1_inst|RAM_inst|RW~2786_combout\);

-- Location: FF_X19_Y18_N13
\memory1_inst|RAM_inst|RW~1983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3677_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1983_q\);

-- Location: FF_X19_Y18_N19
\memory1_inst|RAM_inst|RW~2047\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3704_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2047_q\);

-- Location: FF_X23_Y17_N9
\memory1_inst|RAM_inst|RW~1471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3665_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1471_q\);

-- Location: LCCOMB_X24_Y17_N16
\memory1_inst|RAM_inst|RW~1535feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1535feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1535feeder_combout\);

-- Location: FF_X24_Y17_N17
\memory1_inst|RAM_inst|RW~1535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1535feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3701_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1535_q\);

-- Location: LCCOMB_X23_Y17_N8
\memory1_inst|RAM_inst|RW~2903\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2903_combout\ = (\address[6]~input_o\ & (\address[3]~input_o\)) # (!\address[6]~input_o\ & ((\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~1535_q\))) # (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~1471_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1471_q\,
	datad => \memory1_inst|RAM_inst|RW~1535_q\,
	combout => \memory1_inst|RAM_inst|RW~2903_combout\);

-- Location: LCCOMB_X19_Y18_N18
\memory1_inst|RAM_inst|RW~2904\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2904_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2903_combout\ & ((\memory1_inst|RAM_inst|RW~2047_q\))) # (!\memory1_inst|RAM_inst|RW~2903_combout\ & (\memory1_inst|RAM_inst|RW~1983_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2903_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1983_q\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2047_q\,
	datad => \memory1_inst|RAM_inst|RW~2903_combout\,
	combout => \memory1_inst|RAM_inst|RW~2904_combout\);

-- Location: LCCOMB_X19_Y16_N20
\memory1_inst|RAM_inst|RW~1407feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1407feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1407feeder_combout\);

-- Location: FF_X19_Y16_N21
\memory1_inst|RAM_inst|RW~1407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1407feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3647_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1407_q\);

-- Location: FF_X10_Y14_N17
\memory1_inst|RAM_inst|RW~1919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3659_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1919_q\);

-- Location: FF_X20_Y14_N5
\memory1_inst|RAM_inst|RW~1343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3682_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1343_q\);

-- Location: FF_X20_Y14_N19
\memory1_inst|RAM_inst|RW~1855\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3693_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1855_q\);

-- Location: LCCOMB_X20_Y14_N4
\memory1_inst|RAM_inst|RW~2907\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2907_combout\ = (\address[3]~input_o\ & (\address[6]~input_o\)) # (!\address[3]~input_o\ & ((\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~1855_q\))) # (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~1343_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1343_q\,
	datad => \memory1_inst|RAM_inst|RW~1855_q\,
	combout => \memory1_inst|RAM_inst|RW~2907_combout\);

-- Location: LCCOMB_X10_Y14_N16
\memory1_inst|RAM_inst|RW~2908\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2908_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2907_combout\ & ((\memory1_inst|RAM_inst|RW~1919_q\))) # (!\memory1_inst|RAM_inst|RW~2907_combout\ & (\memory1_inst|RAM_inst|RW~1407_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2907_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1407_q\,
	datac => \memory1_inst|RAM_inst|RW~1919_q\,
	datad => \memory1_inst|RAM_inst|RW~2907_combout\,
	combout => \memory1_inst|RAM_inst|RW~2908_combout\);

-- Location: LCCOMB_X9_Y12_N20
\memory1_inst|RAM_inst|RW~1423feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1423feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1423feeder_combout\);

-- Location: FF_X9_Y12_N21
\memory1_inst|RAM_inst|RW~1423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1423feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3649_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1423_q\);

-- Location: FF_X10_Y14_N23
\memory1_inst|RAM_inst|RW~1935\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1935_q\);

-- Location: FF_X21_Y14_N27
\memory1_inst|RAM_inst|RW~1359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3684_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1359_q\);

-- Location: FF_X14_Y10_N7
\memory1_inst|RAM_inst|RW~1871\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3696_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1871_q\);

-- Location: LCCOMB_X21_Y14_N26
\memory1_inst|RAM_inst|RW~2905\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2905_combout\ = (\address[3]~input_o\ & (\address[6]~input_o\)) # (!\address[3]~input_o\ & ((\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~1871_q\))) # (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~1359_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1359_q\,
	datad => \memory1_inst|RAM_inst|RW~1871_q\,
	combout => \memory1_inst|RAM_inst|RW~2905_combout\);

-- Location: LCCOMB_X10_Y14_N22
\memory1_inst|RAM_inst|RW~2906\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2906_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2905_combout\ & ((\memory1_inst|RAM_inst|RW~1935_q\))) # (!\memory1_inst|RAM_inst|RW~2905_combout\ & (\memory1_inst|RAM_inst|RW~1423_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2905_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1423_q\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1935_q\,
	datad => \memory1_inst|RAM_inst|RW~2905_combout\,
	combout => \memory1_inst|RAM_inst|RW~2906_combout\);

-- Location: LCCOMB_X10_Y16_N4
\memory1_inst|RAM_inst|RW~2909\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2909_combout\ = (\address[4]~input_o\ & (\address[1]~input_o\)) # (!\address[4]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2906_combout\))) # (!\address[1]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~2908_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2908_combout\,
	datad => \memory1_inst|RAM_inst|RW~2906_combout\,
	combout => \memory1_inst|RAM_inst|RW~2909_combout\);

-- Location: FF_X14_Y14_N3
\memory1_inst|RAM_inst|RW~1999\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3680_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1999_q\);

-- Location: FF_X15_Y16_N5
\memory1_inst|RAM_inst|RW~2063\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3712_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2063_q\);

-- Location: FF_X23_Y10_N23
\memory1_inst|RAM_inst|RW~1487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3667_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1487_q\);

-- Location: FF_X24_Y14_N19
\memory1_inst|RAM_inst|RW~1551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3709_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1551_q\);

-- Location: LCCOMB_X23_Y10_N22
\memory1_inst|RAM_inst|RW~2910\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2910_combout\ = (\address[3]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~1551_q\)))) # (!\address[3]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~1487_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1487_q\,
	datad => \memory1_inst|RAM_inst|RW~1551_q\,
	combout => \memory1_inst|RAM_inst|RW~2910_combout\);

-- Location: LCCOMB_X15_Y16_N4
\memory1_inst|RAM_inst|RW~2911\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2911_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2910_combout\ & ((\memory1_inst|RAM_inst|RW~2063_q\))) # (!\memory1_inst|RAM_inst|RW~2910_combout\ & (\memory1_inst|RAM_inst|RW~1999_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2910_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1999_q\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2063_q\,
	datad => \memory1_inst|RAM_inst|RW~2910_combout\,
	combout => \memory1_inst|RAM_inst|RW~2911_combout\);

-- Location: LCCOMB_X10_Y16_N6
\memory1_inst|RAM_inst|RW~2912\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2912_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2909_combout\ & ((\memory1_inst|RAM_inst|RW~2911_combout\))) # (!\memory1_inst|RAM_inst|RW~2909_combout\ & (\memory1_inst|RAM_inst|RW~2904_combout\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2909_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2904_combout\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2909_combout\,
	datad => \memory1_inst|RAM_inst|RW~2911_combout\,
	combout => \memory1_inst|RAM_inst|RW~2912_combout\);

-- Location: FF_X14_Y14_N17
\memory1_inst|RAM_inst|RW~1967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3678_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1967_q\);

-- Location: FF_X10_Y15_N15
\memory1_inst|RAM_inst|RW~1951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3679_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1951_q\);

-- Location: FF_X7_Y14_N21
\memory1_inst|RAM_inst|RW~1823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3695_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1823_q\);

-- Location: LCCOMB_X17_Y10_N22
\memory1_inst|RAM_inst|RW~1839feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1839feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1839feeder_combout\);

-- Location: FF_X17_Y10_N23
\memory1_inst|RAM_inst|RW~1839\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1839feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3694_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1839_q\);

-- Location: LCCOMB_X7_Y14_N20
\memory1_inst|RAM_inst|RW~2872\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2872_combout\ = (\address[4]~input_o\ & (\address[1]~input_o\)) # (!\address[4]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~1839_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~1823_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1823_q\,
	datad => \memory1_inst|RAM_inst|RW~1839_q\,
	combout => \memory1_inst|RAM_inst|RW~2872_combout\);

-- Location: LCCOMB_X10_Y15_N14
\memory1_inst|RAM_inst|RW~2873\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2873_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2872_combout\ & (\memory1_inst|RAM_inst|RW~1967_q\)) # (!\memory1_inst|RAM_inst|RW~2872_combout\ & ((\memory1_inst|RAM_inst|RW~1951_q\))))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2872_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1967_q\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1951_q\,
	datad => \memory1_inst|RAM_inst|RW~2872_combout\,
	combout => \memory1_inst|RAM_inst|RW~2873_combout\);

-- Location: FF_X11_Y13_N21
\memory1_inst|RAM_inst|RW~1903\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3660_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1903_q\);

-- Location: FF_X11_Y13_N19
\memory1_inst|RAM_inst|RW~2031\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3710_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2031_q\);

-- Location: FF_X11_Y17_N7
\memory1_inst|RAM_inst|RW~1887\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3661_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1887_q\);

-- Location: FF_X11_Y17_N1
\memory1_inst|RAM_inst|RW~2015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3702_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2015_q\);

-- Location: LCCOMB_X11_Y17_N6
\memory1_inst|RAM_inst|RW~2879\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2879_combout\ = (\address[1]~input_o\ & (\address[4]~input_o\)) # (!\address[1]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2015_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1887_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1887_q\,
	datad => \memory1_inst|RAM_inst|RW~2015_q\,
	combout => \memory1_inst|RAM_inst|RW~2879_combout\);

-- Location: LCCOMB_X11_Y13_N18
\memory1_inst|RAM_inst|RW~2880\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2880_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2879_combout\ & ((\memory1_inst|RAM_inst|RW~2031_q\))) # (!\memory1_inst|RAM_inst|RW~2879_combout\ & (\memory1_inst|RAM_inst|RW~1903_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2879_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1903_q\,
	datac => \memory1_inst|RAM_inst|RW~2031_q\,
	datad => \memory1_inst|RAM_inst|RW~2879_combout\,
	combout => \memory1_inst|RAM_inst|RW~2880_combout\);

-- Location: LCCOMB_X17_Y13_N26
\memory1_inst|RAM_inst|RW~1391feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1391feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1391feeder_combout\);

-- Location: FF_X17_Y13_N27
\memory1_inst|RAM_inst|RW~1391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1391feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3646_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1391_q\);

-- Location: FF_X15_Y17_N25
\memory1_inst|RAM_inst|RW~1519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3711_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1519_q\);

-- Location: FF_X16_Y14_N25
\memory1_inst|RAM_inst|RW~1375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3648_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1375_q\);

-- Location: LCCOMB_X16_Y18_N6
\memory1_inst|RAM_inst|RW~1503feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1503feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1503feeder_combout\);

-- Location: FF_X16_Y18_N7
\memory1_inst|RAM_inst|RW~1503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1503feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3703_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1503_q\);

-- Location: LCCOMB_X16_Y14_N24
\memory1_inst|RAM_inst|RW~2874\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2874_combout\ = (\address[1]~input_o\ & (\address[4]~input_o\)) # (!\address[1]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~1503_q\))) # (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1375_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1375_q\,
	datad => \memory1_inst|RAM_inst|RW~1503_q\,
	combout => \memory1_inst|RAM_inst|RW~2874_combout\);

-- Location: LCCOMB_X15_Y17_N24
\memory1_inst|RAM_inst|RW~2875\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2875_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2874_combout\ & ((\memory1_inst|RAM_inst|RW~1519_q\))) # (!\memory1_inst|RAM_inst|RW~2874_combout\ & (\memory1_inst|RAM_inst|RW~1391_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2874_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1391_q\,
	datac => \memory1_inst|RAM_inst|RW~1519_q\,
	datad => \memory1_inst|RAM_inst|RW~2874_combout\,
	combout => \memory1_inst|RAM_inst|RW~2875_combout\);

-- Location: FF_X23_Y17_N3
\memory1_inst|RAM_inst|RW~1439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3666_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1439_q\);

-- Location: FF_X22_Y10_N31
\memory1_inst|RAM_inst|RW~1455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3664_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1455_q\);

-- Location: FF_X21_Y14_N29
\memory1_inst|RAM_inst|RW~1311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3683_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1311_q\);

-- Location: FF_X24_Y13_N31
\memory1_inst|RAM_inst|RW~1327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3681_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1327_q\);

-- Location: LCCOMB_X21_Y14_N28
\memory1_inst|RAM_inst|RW~2876\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2876_combout\ = (\address[4]~input_o\ & (\address[1]~input_o\)) # (!\address[4]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~1327_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~1311_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1311_q\,
	datad => \memory1_inst|RAM_inst|RW~1327_q\,
	combout => \memory1_inst|RAM_inst|RW~2876_combout\);

-- Location: LCCOMB_X22_Y10_N30
\memory1_inst|RAM_inst|RW~2877\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2877_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2876_combout\ & ((\memory1_inst|RAM_inst|RW~1455_q\))) # (!\memory1_inst|RAM_inst|RW~2876_combout\ & (\memory1_inst|RAM_inst|RW~1439_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2876_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1439_q\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1455_q\,
	datad => \memory1_inst|RAM_inst|RW~2876_combout\,
	combout => \memory1_inst|RAM_inst|RW~2877_combout\);

-- Location: LCCOMB_X10_Y15_N28
\memory1_inst|RAM_inst|RW~2878\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2878_combout\ = (\address[6]~input_o\ & (((\address[3]~input_o\)))) # (!\address[6]~input_o\ & ((\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~2875_combout\)) # (!\address[3]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~2877_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2875_combout\,
	datac => \address[3]~input_o\,
	datad => \memory1_inst|RAM_inst|RW~2877_combout\,
	combout => \memory1_inst|RAM_inst|RW~2878_combout\);

-- Location: LCCOMB_X10_Y15_N10
\memory1_inst|RAM_inst|RW~2881\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2881_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2878_combout\ & ((\memory1_inst|RAM_inst|RW~2880_combout\))) # (!\memory1_inst|RAM_inst|RW~2878_combout\ & (\memory1_inst|RAM_inst|RW~2873_combout\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2878_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2873_combout\,
	datac => \memory1_inst|RAM_inst|RW~2880_combout\,
	datad => \memory1_inst|RAM_inst|RW~2878_combout\,
	combout => \memory1_inst|RAM_inst|RW~2881_combout\);

-- Location: FF_X6_Y13_N3
\memory1_inst|RAM_inst|RW~2007\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2007_q\);

-- Location: FF_X9_Y13_N11
\memory1_inst|RAM_inst|RW~2023\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2023_q\);

-- Location: FF_X6_Y13_N25
\memory1_inst|RAM_inst|RW~1879\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1879_q\);

-- Location: FF_X9_Y13_N17
\memory1_inst|RAM_inst|RW~1895\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3652_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1895_q\);

-- Location: LCCOMB_X6_Y13_N24
\memory1_inst|RAM_inst|RW~2899\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2899_combout\ = (\address[1]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~1895_q\)))) # (!\address[1]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1879_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1879_q\,
	datad => \memory1_inst|RAM_inst|RW~1895_q\,
	combout => \memory1_inst|RAM_inst|RW~2899_combout\);

-- Location: LCCOMB_X9_Y13_N10
\memory1_inst|RAM_inst|RW~2900\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2900_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2899_combout\ & ((\memory1_inst|RAM_inst|RW~2023_q\))) # (!\memory1_inst|RAM_inst|RW~2899_combout\ & (\memory1_inst|RAM_inst|RW~2007_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2899_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2007_q\,
	datac => \memory1_inst|RAM_inst|RW~2023_q\,
	datad => \memory1_inst|RAM_inst|RW~2899_combout\,
	combout => \memory1_inst|RAM_inst|RW~2900_combout\);

-- Location: FF_X8_Y7_N31
\memory1_inst|RAM_inst|RW~1367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3657_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1367_q\);

-- Location: FF_X8_Y6_N1
\memory1_inst|RAM_inst|RW~1383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3655_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1383_q\);

-- Location: LCCOMB_X8_Y7_N30
\memory1_inst|RAM_inst|RW~2892\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2892_combout\ = (\address[4]~input_o\ & (\address[1]~input_o\)) # (!\address[4]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~1383_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~1367_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1367_q\,
	datad => \memory1_inst|RAM_inst|RW~1383_q\,
	combout => \memory1_inst|RAM_inst|RW~2892_combout\);

-- Location: FF_X17_Y6_N5
\memory1_inst|RAM_inst|RW~1511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3699_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1511_q\);

-- Location: FF_X12_Y10_N25
\memory1_inst|RAM_inst|RW~1495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3707_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1495_q\);

-- Location: LCCOMB_X17_Y6_N4
\memory1_inst|RAM_inst|RW~2893\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2893_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2892_combout\ & (\memory1_inst|RAM_inst|RW~1511_q\)) # (!\memory1_inst|RAM_inst|RW~2892_combout\ & ((\memory1_inst|RAM_inst|RW~1495_q\))))) # 
-- (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~2892_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2892_combout\,
	datac => \memory1_inst|RAM_inst|RW~1511_q\,
	datad => \memory1_inst|RAM_inst|RW~1495_q\,
	combout => \memory1_inst|RAM_inst|RW~2893_combout\);

-- Location: FF_X22_Y10_N17
\memory1_inst|RAM_inst|RW~1431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1431_q\);

-- Location: FF_X11_Y12_N15
\memory1_inst|RAM_inst|RW~1447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3673_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1447_q\);

-- Location: FF_X12_Y10_N19
\memory1_inst|RAM_inst|RW~1303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3691_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1303_q\);

-- Location: FF_X10_Y9_N7
\memory1_inst|RAM_inst|RW~1319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3689_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1319_q\);

-- Location: LCCOMB_X12_Y10_N18
\memory1_inst|RAM_inst|RW~2896\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2896_combout\ = (\address[4]~input_o\ & (\address[1]~input_o\)) # (!\address[4]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~1319_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~1303_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1303_q\,
	datad => \memory1_inst|RAM_inst|RW~1319_q\,
	combout => \memory1_inst|RAM_inst|RW~2896_combout\);

-- Location: LCCOMB_X11_Y12_N14
\memory1_inst|RAM_inst|RW~2897\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2897_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2896_combout\ & ((\memory1_inst|RAM_inst|RW~1447_q\))) # (!\memory1_inst|RAM_inst|RW~2896_combout\ & (\memory1_inst|RAM_inst|RW~1431_q\)))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2896_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1431_q\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1447_q\,
	datad => \memory1_inst|RAM_inst|RW~2896_combout\,
	combout => \memory1_inst|RAM_inst|RW~2897_combout\);

-- Location: FF_X7_Y13_N5
\memory1_inst|RAM_inst|RW~1815\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3687_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1815_q\);

-- Location: FF_X10_Y13_N27
\memory1_inst|RAM_inst|RW~1831\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3685_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1831_q\);

-- Location: LCCOMB_X7_Y13_N4
\memory1_inst|RAM_inst|RW~2894\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2894_combout\ = (\address[1]~input_o\ & ((\address[4]~input_o\) # ((\memory1_inst|RAM_inst|RW~1831_q\)))) # (!\address[1]~input_o\ & (!\address[4]~input_o\ & (\memory1_inst|RAM_inst|RW~1815_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1815_q\,
	datad => \memory1_inst|RAM_inst|RW~1831_q\,
	combout => \memory1_inst|RAM_inst|RW~2894_combout\);

-- Location: FF_X10_Y16_N31
\memory1_inst|RAM_inst|RW~1959\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3670_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1959_q\);

-- Location: FF_X10_Y15_N1
\memory1_inst|RAM_inst|RW~1943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3671_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1943_q\);

-- Location: LCCOMB_X10_Y16_N30
\memory1_inst|RAM_inst|RW~2895\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2895_combout\ = (\memory1_inst|RAM_inst|RW~2894_combout\ & (((\memory1_inst|RAM_inst|RW~1959_q\)) # (!\address[4]~input_o\))) # (!\memory1_inst|RAM_inst|RW~2894_combout\ & (\address[4]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~1943_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2894_combout\,
	datab => \address[4]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1959_q\,
	datad => \memory1_inst|RAM_inst|RW~1943_q\,
	combout => \memory1_inst|RAM_inst|RW~2895_combout\);

-- Location: LCCOMB_X11_Y12_N0
\memory1_inst|RAM_inst|RW~2898\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2898_combout\ = (\address[6]~input_o\ & ((\address[3]~input_o\) # ((\memory1_inst|RAM_inst|RW~2895_combout\)))) # (!\address[6]~input_o\ & (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~2897_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2897_combout\,
	datad => \memory1_inst|RAM_inst|RW~2895_combout\,
	combout => \memory1_inst|RAM_inst|RW~2898_combout\);

-- Location: LCCOMB_X11_Y12_N30
\memory1_inst|RAM_inst|RW~2901\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2901_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2898_combout\ & (\memory1_inst|RAM_inst|RW~2900_combout\)) # (!\memory1_inst|RAM_inst|RW~2898_combout\ & ((\memory1_inst|RAM_inst|RW~2893_combout\))))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2898_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2900_combout\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2893_combout\,
	datad => \memory1_inst|RAM_inst|RW~2898_combout\,
	combout => \memory1_inst|RAM_inst|RW~2901_combout\);

-- Location: LCCOMB_X19_Y9_N26
\memory1_inst|RAM_inst|RW~1543feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1543feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1543feeder_combout\);

-- Location: FF_X19_Y9_N27
\memory1_inst|RAM_inst|RW~1543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1543feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3698_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1543_q\);

-- Location: FF_X17_Y16_N25
\memory1_inst|RAM_inst|RW~2055\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3700_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2055_q\);

-- Location: FF_X22_Y13_N17
\memory1_inst|RAM_inst|RW~1479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3676_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1479_q\);

-- Location: FF_X22_Y13_N3
\memory1_inst|RAM_inst|RW~1991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3672_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1991_q\);

-- Location: LCCOMB_X22_Y13_N16
\memory1_inst|RAM_inst|RW~2889\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2889_combout\ = (\address[6]~input_o\ & ((\address[3]~input_o\) # ((\memory1_inst|RAM_inst|RW~1991_q\)))) # (!\address[6]~input_o\ & (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~1479_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1479_q\,
	datad => \memory1_inst|RAM_inst|RW~1991_q\,
	combout => \memory1_inst|RAM_inst|RW~2889_combout\);

-- Location: LCCOMB_X17_Y16_N24
\memory1_inst|RAM_inst|RW~2890\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2890_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2889_combout\ & ((\memory1_inst|RAM_inst|RW~2055_q\))) # (!\memory1_inst|RAM_inst|RW~2889_combout\ & (\memory1_inst|RAM_inst|RW~1543_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2889_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~1543_q\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2055_q\,
	datad => \memory1_inst|RAM_inst|RW~2889_combout\,
	combout => \memory1_inst|RAM_inst|RW~2890_combout\);

-- Location: LCCOMB_X8_Y9_N18
\memory1_inst|RAM_inst|RW~1415feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1415feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1415feeder_combout\);

-- Location: FF_X8_Y9_N19
\memory1_inst|RAM_inst|RW~1415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1415feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3658_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1415_q\);

-- Location: FF_X7_Y5_N3
\memory1_inst|RAM_inst|RW~1927\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3654_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1927_q\);

-- Location: FF_X11_Y9_N21
\memory1_inst|RAM_inst|RW~1351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3692_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1351_q\);

-- Location: FF_X11_Y9_N19
\memory1_inst|RAM_inst|RW~1863\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3688_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1863_q\);

-- Location: LCCOMB_X11_Y9_N20
\memory1_inst|RAM_inst|RW~2882\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2882_combout\ = (\address[3]~input_o\ & (\address[6]~input_o\)) # (!\address[3]~input_o\ & ((\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~1863_q\))) # (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~1351_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1351_q\,
	datad => \memory1_inst|RAM_inst|RW~1863_q\,
	combout => \memory1_inst|RAM_inst|RW~2882_combout\);

-- Location: LCCOMB_X7_Y5_N2
\memory1_inst|RAM_inst|RW~2883\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2883_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2882_combout\ & ((\memory1_inst|RAM_inst|RW~1927_q\))) # (!\memory1_inst|RAM_inst|RW~2882_combout\ & (\memory1_inst|RAM_inst|RW~1415_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2882_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1415_q\,
	datac => \memory1_inst|RAM_inst|RW~1927_q\,
	datad => \memory1_inst|RAM_inst|RW~2882_combout\,
	combout => \memory1_inst|RAM_inst|RW~2883_combout\);

-- Location: FF_X9_Y9_N9
\memory1_inst|RAM_inst|RW~1399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3656_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1399_q\);

-- Location: FF_X9_Y9_N23
\memory1_inst|RAM_inst|RW~1911\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3651_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1911_q\);

-- Location: FF_X12_Y6_N25
\memory1_inst|RAM_inst|RW~1335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3690_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1335_q\);

-- Location: LCCOMB_X15_Y9_N10
\memory1_inst|RAM_inst|RW~1847feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1847feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1847feeder_combout\);

-- Location: FF_X15_Y9_N11
\memory1_inst|RAM_inst|RW~1847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1847feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3686_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1847_q\);

-- Location: LCCOMB_X12_Y6_N24
\memory1_inst|RAM_inst|RW~2886\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2886_combout\ = (\address[3]~input_o\ & (\address[6]~input_o\)) # (!\address[3]~input_o\ & ((\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~1847_q\))) # (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~1335_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1335_q\,
	datad => \memory1_inst|RAM_inst|RW~1847_q\,
	combout => \memory1_inst|RAM_inst|RW~2886_combout\);

-- Location: LCCOMB_X9_Y9_N22
\memory1_inst|RAM_inst|RW~2887\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2887_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2886_combout\ & ((\memory1_inst|RAM_inst|RW~1911_q\))) # (!\memory1_inst|RAM_inst|RW~2886_combout\ & (\memory1_inst|RAM_inst|RW~1399_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2886_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1399_q\,
	datac => \memory1_inst|RAM_inst|RW~1911_q\,
	datad => \memory1_inst|RAM_inst|RW~2886_combout\,
	combout => \memory1_inst|RAM_inst|RW~2887_combout\);

-- Location: FF_X12_Y5_N31
\memory1_inst|RAM_inst|RW~1527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3705_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1527_q\);

-- Location: FF_X12_Y13_N13
\memory1_inst|RAM_inst|RW~2039\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3708_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~2039_q\);

-- Location: FF_X22_Y14_N31
\memory1_inst|RAM_inst|RW~1463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3674_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1463_q\);

-- Location: LCCOMB_X14_Y9_N2
\memory1_inst|RAM_inst|RW~1975feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~1975feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~1975feeder_combout\);

-- Location: FF_X14_Y9_N3
\memory1_inst|RAM_inst|RW~1975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~1975feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3669_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1975_q\);

-- Location: LCCOMB_X22_Y14_N30
\memory1_inst|RAM_inst|RW~2884\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2884_combout\ = (\address[6]~input_o\ & ((\address[3]~input_o\) # ((\memory1_inst|RAM_inst|RW~1975_q\)))) # (!\address[6]~input_o\ & (!\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~1463_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1463_q\,
	datad => \memory1_inst|RAM_inst|RW~1975_q\,
	combout => \memory1_inst|RAM_inst|RW~2884_combout\);

-- Location: LCCOMB_X12_Y13_N12
\memory1_inst|RAM_inst|RW~2885\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2885_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2884_combout\ & ((\memory1_inst|RAM_inst|RW~2039_q\))) # (!\memory1_inst|RAM_inst|RW~2884_combout\ & (\memory1_inst|RAM_inst|RW~1527_q\)))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2884_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~1527_q\,
	datac => \memory1_inst|RAM_inst|RW~2039_q\,
	datad => \memory1_inst|RAM_inst|RW~2884_combout\,
	combout => \memory1_inst|RAM_inst|RW~2885_combout\);

-- Location: LCCOMB_X11_Y12_N18
\memory1_inst|RAM_inst|RW~2888\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2888_combout\ = (\address[1]~input_o\ & (((\address[4]~input_o\)))) # (!\address[1]~input_o\ & ((\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2885_combout\))) # (!\address[4]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~2887_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2887_combout\,
	datab => \address[1]~input_o\,
	datac => \address[4]~input_o\,
	datad => \memory1_inst|RAM_inst|RW~2885_combout\,
	combout => \memory1_inst|RAM_inst|RW~2888_combout\);

-- Location: LCCOMB_X11_Y12_N20
\memory1_inst|RAM_inst|RW~2891\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2891_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2888_combout\ & (\memory1_inst|RAM_inst|RW~2890_combout\)) # (!\memory1_inst|RAM_inst|RW~2888_combout\ & ((\memory1_inst|RAM_inst|RW~2883_combout\))))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2888_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2890_combout\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2883_combout\,
	datad => \memory1_inst|RAM_inst|RW~2888_combout\,
	combout => \memory1_inst|RAM_inst|RW~2891_combout\);

-- Location: LCCOMB_X11_Y12_N16
\memory1_inst|RAM_inst|RW~2902\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2902_combout\ = (\address[0]~input_o\ & (\address[2]~input_o\)) # (!\address[0]~input_o\ & ((\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2891_combout\))) # (!\address[2]~input_o\ & 
-- (\memory1_inst|RAM_inst|RW~2901_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2901_combout\,
	datad => \memory1_inst|RAM_inst|RW~2891_combout\,
	combout => \memory1_inst|RAM_inst|RW~2902_combout\);

-- Location: LCCOMB_X11_Y12_N22
\memory1_inst|RAM_inst|RW~2913\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2913_combout\ = (\address[0]~input_o\ & ((\memory1_inst|RAM_inst|RW~2902_combout\ & (\memory1_inst|RAM_inst|RW~2912_combout\)) # (!\memory1_inst|RAM_inst|RW~2902_combout\ & ((\memory1_inst|RAM_inst|RW~2881_combout\))))) # 
-- (!\address[0]~input_o\ & (((\memory1_inst|RAM_inst|RW~2902_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2912_combout\,
	datac => \memory1_inst|RAM_inst|RW~2881_combout\,
	datad => \memory1_inst|RAM_inst|RW~2902_combout\,
	combout => \memory1_inst|RAM_inst|RW~2913_combout\);

-- Location: FF_X26_Y14_N15
\memory1_inst|RAM_inst|RW~495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3532_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~495_q\);

-- Location: FF_X26_Y14_N1
\memory1_inst|RAM_inst|RW~1007\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1007_q\);

-- Location: LCCOMB_X26_Y14_N14
\memory1_inst|RAM_inst|RW~2825\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2825_combout\ = (\address[2]~input_o\ & (\address[6]~input_o\)) # (!\address[2]~input_o\ & ((\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~1007_q\))) # (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~495_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~495_q\,
	datad => \memory1_inst|RAM_inst|RW~1007_q\,
	combout => \memory1_inst|RAM_inst|RW~2825_combout\);

-- Location: FF_X24_Y14_N5
\memory1_inst|RAM_inst|RW~1039\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1039_q\);

-- Location: LCCOMB_X23_Y8_N24
\memory1_inst|RAM_inst|RW~527feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~527feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~527feeder_combout\);

-- Location: FF_X23_Y8_N25
\memory1_inst|RAM_inst|RW~527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~527feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~527_q\);

-- Location: LCCOMB_X24_Y14_N4
\memory1_inst|RAM_inst|RW~2826\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2826_combout\ = (\memory1_inst|RAM_inst|RW~2825_combout\ & (((\memory1_inst|RAM_inst|RW~1039_q\)) # (!\address[2]~input_o\))) # (!\memory1_inst|RAM_inst|RW~2825_combout\ & (\address[2]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~527_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2825_combout\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1039_q\,
	datad => \memory1_inst|RAM_inst|RW~527_q\,
	combout => \memory1_inst|RAM_inst|RW~2826_combout\);

-- Location: LCCOMB_X24_Y12_N20
\memory1_inst|RAM_inst|RW~519feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~519feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~519feeder_combout\);

-- Location: FF_X24_Y12_N21
\memory1_inst|RAM_inst|RW~519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~519feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~519_q\);

-- Location: FF_X23_Y12_N17
\memory1_inst|RAM_inst|RW~1031\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1031_q\);

-- Location: FF_X22_Y12_N31
\memory1_inst|RAM_inst|RW~487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3529_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~487_q\);

-- Location: FF_X10_Y12_N27
\memory1_inst|RAM_inst|RW~999\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3541_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~999_q\);

-- Location: LCCOMB_X22_Y12_N30
\memory1_inst|RAM_inst|RW~2818\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2818_combout\ = (\address[6]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~999_q\)))) # (!\address[6]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~487_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~487_q\,
	datad => \memory1_inst|RAM_inst|RW~999_q\,
	combout => \memory1_inst|RAM_inst|RW~2818_combout\);

-- Location: LCCOMB_X23_Y12_N16
\memory1_inst|RAM_inst|RW~2819\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2819_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2818_combout\ & ((\memory1_inst|RAM_inst|RW~1031_q\))) # (!\memory1_inst|RAM_inst|RW~2818_combout\ & (\memory1_inst|RAM_inst|RW~519_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2818_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~519_q\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1031_q\,
	datad => \memory1_inst|RAM_inst|RW~2818_combout\,
	combout => \memory1_inst|RAM_inst|RW~2819_combout\);

-- Location: FF_X21_Y16_N3
\memory1_inst|RAM_inst|RW~511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3525_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~511_q\);

-- Location: FF_X20_Y16_N9
\memory1_inst|RAM_inst|RW~1023\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3528_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1023_q\);

-- Location: FF_X22_Y16_N11
\memory1_inst|RAM_inst|RW~479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3552_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~479_q\);

-- Location: FF_X23_Y16_N5
\memory1_inst|RAM_inst|RW~991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~991_q\);

-- Location: LCCOMB_X22_Y16_N10
\memory1_inst|RAM_inst|RW~2820\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2820_combout\ = (\address[2]~input_o\ & (\address[6]~input_o\)) # (!\address[2]~input_o\ & ((\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~991_q\))) # (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~479_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~479_q\,
	datad => \memory1_inst|RAM_inst|RW~991_q\,
	combout => \memory1_inst|RAM_inst|RW~2820_combout\);

-- Location: LCCOMB_X20_Y16_N8
\memory1_inst|RAM_inst|RW~2821\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2821_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2820_combout\ & ((\memory1_inst|RAM_inst|RW~1023_q\))) # (!\memory1_inst|RAM_inst|RW~2820_combout\ & (\memory1_inst|RAM_inst|RW~511_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2820_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~511_q\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1023_q\,
	datad => \memory1_inst|RAM_inst|RW~2820_combout\,
	combout => \memory1_inst|RAM_inst|RW~2821_combout\);

-- Location: FF_X20_Y17_N5
\memory1_inst|RAM_inst|RW~503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3527_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~503_q\);

-- Location: FF_X20_Y16_N19
\memory1_inst|RAM_inst|RW~1015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~1015_q\);

-- Location: FF_X21_Y16_N5
\memory1_inst|RAM_inst|RW~471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~471_q\);

-- Location: LCCOMB_X6_Y12_N0
\memory1_inst|RAM_inst|RW~983feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~983feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~983feeder_combout\);

-- Location: FF_X6_Y12_N1
\memory1_inst|RAM_inst|RW~983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~983feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~983_q\);

-- Location: LCCOMB_X21_Y16_N4
\memory1_inst|RAM_inst|RW~2822\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2822_combout\ = (\address[6]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~983_q\)))) # (!\address[6]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~471_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~471_q\,
	datad => \memory1_inst|RAM_inst|RW~983_q\,
	combout => \memory1_inst|RAM_inst|RW~2822_combout\);

-- Location: LCCOMB_X20_Y16_N18
\memory1_inst|RAM_inst|RW~2823\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2823_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2822_combout\ & ((\memory1_inst|RAM_inst|RW~1015_q\))) # (!\memory1_inst|RAM_inst|RW~2822_combout\ & (\memory1_inst|RAM_inst|RW~503_q\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2822_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~503_q\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~1015_q\,
	datad => \memory1_inst|RAM_inst|RW~2822_combout\,
	combout => \memory1_inst|RAM_inst|RW~2823_combout\);

-- Location: LCCOMB_X20_Y16_N16
\memory1_inst|RAM_inst|RW~2824\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2824_combout\ = (\address[1]~input_o\ & (((\address[0]~input_o\)))) # (!\address[1]~input_o\ & ((\address[0]~input_o\ & (\memory1_inst|RAM_inst|RW~2821_combout\)) # (!\address[0]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~2823_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2821_combout\,
	datac => \address[0]~input_o\,
	datad => \memory1_inst|RAM_inst|RW~2823_combout\,
	combout => \memory1_inst|RAM_inst|RW~2824_combout\);

-- Location: LCCOMB_X20_Y16_N10
\memory1_inst|RAM_inst|RW~2827\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2827_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2824_combout\ & (\memory1_inst|RAM_inst|RW~2826_combout\)) # (!\memory1_inst|RAM_inst|RW~2824_combout\ & ((\memory1_inst|RAM_inst|RW~2819_combout\))))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2824_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2826_combout\,
	datac => \memory1_inst|RAM_inst|RW~2819_combout\,
	datad => \memory1_inst|RAM_inst|RW~2824_combout\,
	combout => \memory1_inst|RAM_inst|RW~2827_combout\);

-- Location: FF_X17_Y12_N15
\memory1_inst|RAM_inst|RW~903\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~903_q\);

-- Location: FF_X20_Y9_N5
\memory1_inst|RAM_inst|RW~391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~391_q\);

-- Location: FF_X20_Y13_N15
\memory1_inst|RAM_inst|RW~375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~375_q\);

-- Location: FF_X20_Y13_N29
\memory1_inst|RAM_inst|RW~887\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~887_q\);

-- Location: LCCOMB_X20_Y13_N14
\memory1_inst|RAM_inst|RW~2787\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2787_combout\ = (\address[1]~input_o\ & (\address[6]~input_o\)) # (!\address[1]~input_o\ & ((\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~887_q\))) # (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~375_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~375_q\,
	datad => \memory1_inst|RAM_inst|RW~887_q\,
	combout => \memory1_inst|RAM_inst|RW~2787_combout\);

-- Location: LCCOMB_X20_Y9_N4
\memory1_inst|RAM_inst|RW~2788\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2788_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2787_combout\ & (\memory1_inst|RAM_inst|RW~903_q\)) # (!\memory1_inst|RAM_inst|RW~2787_combout\ & ((\memory1_inst|RAM_inst|RW~391_q\))))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2787_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~903_q\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~391_q\,
	datad => \memory1_inst|RAM_inst|RW~2787_combout\,
	combout => \memory1_inst|RAM_inst|RW~2788_combout\);

-- Location: FF_X20_Y11_N19
\memory1_inst|RAM_inst|RW~399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~399_q\);

-- Location: FF_X19_Y11_N5
\memory1_inst|RAM_inst|RW~911\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~911_q\);

-- Location: FF_X20_Y11_N25
\memory1_inst|RAM_inst|RW~383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~383_q\);

-- Location: FF_X14_Y12_N31
\memory1_inst|RAM_inst|RW~895\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3514_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~895_q\);

-- Location: LCCOMB_X20_Y11_N24
\memory1_inst|RAM_inst|RW~2794\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2794_combout\ = (\address[6]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~895_q\)))) # (!\address[6]~input_o\ & (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~383_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~383_q\,
	datad => \memory1_inst|RAM_inst|RW~895_q\,
	combout => \memory1_inst|RAM_inst|RW~2794_combout\);

-- Location: LCCOMB_X19_Y11_N4
\memory1_inst|RAM_inst|RW~2795\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2795_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2794_combout\ & ((\memory1_inst|RAM_inst|RW~911_q\))) # (!\memory1_inst|RAM_inst|RW~2794_combout\ & (\memory1_inst|RAM_inst|RW~399_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2794_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~399_q\,
	datac => \memory1_inst|RAM_inst|RW~911_q\,
	datad => \memory1_inst|RAM_inst|RW~2794_combout\,
	combout => \memory1_inst|RAM_inst|RW~2795_combout\);

-- Location: LCCOMB_X16_Y5_N26
\memory1_inst|RAM_inst|RW~863feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~863feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~863feeder_combout\);

-- Location: FF_X16_Y5_N27
\memory1_inst|RAM_inst|RW~863\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~863feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~863_q\);

-- Location: FF_X19_Y13_N27
\memory1_inst|RAM_inst|RW~879\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~879_q\);

-- Location: FF_X16_Y14_N31
\memory1_inst|RAM_inst|RW~351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3556_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~351_q\);

-- Location: LCCOMB_X17_Y13_N0
\memory1_inst|RAM_inst|RW~367feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~367feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~367feeder_combout\);

-- Location: FF_X17_Y13_N1
\memory1_inst|RAM_inst|RW~367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~367feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3540_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~367_q\);

-- Location: LCCOMB_X16_Y14_N30
\memory1_inst|RAM_inst|RW~2789\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2789_combout\ = (\address[1]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~367_q\)))) # (!\address[1]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~351_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~351_q\,
	datad => \memory1_inst|RAM_inst|RW~367_q\,
	combout => \memory1_inst|RAM_inst|RW~2789_combout\);

-- Location: LCCOMB_X19_Y13_N26
\memory1_inst|RAM_inst|RW~2790\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2790_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2789_combout\ & ((\memory1_inst|RAM_inst|RW~879_q\))) # (!\memory1_inst|RAM_inst|RW~2789_combout\ & (\memory1_inst|RAM_inst|RW~863_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2789_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~863_q\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~879_q\,
	datad => \memory1_inst|RAM_inst|RW~2789_combout\,
	combout => \memory1_inst|RAM_inst|RW~2790_combout\);

-- Location: LCCOMB_X8_Y10_N24
\memory1_inst|RAM_inst|RW~855feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~855feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~855feeder_combout\);

-- Location: FF_X8_Y10_N25
\memory1_inst|RAM_inst|RW~855\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~855feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3545_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~855_q\);

-- Location: FF_X19_Y13_N13
\memory1_inst|RAM_inst|RW~871\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3533_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~871_q\);

-- Location: FF_X21_Y13_N25
\memory1_inst|RAM_inst|RW~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~343_q\);

-- Location: LCCOMB_X22_Y12_N0
\memory1_inst|RAM_inst|RW~359feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~359feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~359feeder_combout\);

-- Location: FF_X22_Y12_N1
\memory1_inst|RAM_inst|RW~359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~359feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3537_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~359_q\);

-- Location: LCCOMB_X21_Y13_N24
\memory1_inst|RAM_inst|RW~2791\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2791_combout\ = (\address[6]~input_o\ & (\address[1]~input_o\)) # (!\address[6]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~359_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~343_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~343_q\,
	datad => \memory1_inst|RAM_inst|RW~359_q\,
	combout => \memory1_inst|RAM_inst|RW~2791_combout\);

-- Location: LCCOMB_X19_Y13_N12
\memory1_inst|RAM_inst|RW~2792\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2792_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2791_combout\ & ((\memory1_inst|RAM_inst|RW~871_q\))) # (!\memory1_inst|RAM_inst|RW~2791_combout\ & (\memory1_inst|RAM_inst|RW~855_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2791_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~855_q\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~871_q\,
	datad => \memory1_inst|RAM_inst|RW~2791_combout\,
	combout => \memory1_inst|RAM_inst|RW~2792_combout\);

-- Location: LCCOMB_X19_Y13_N14
\memory1_inst|RAM_inst|RW~2793\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2793_combout\ = (\address[0]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~2790_combout\)))) # (!\address[0]~input_o\ & (!\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2792_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2790_combout\,
	datad => \memory1_inst|RAM_inst|RW~2792_combout\,
	combout => \memory1_inst|RAM_inst|RW~2793_combout\);

-- Location: LCCOMB_X20_Y9_N2
\memory1_inst|RAM_inst|RW~2796\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2796_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2793_combout\ & ((\memory1_inst|RAM_inst|RW~2795_combout\))) # (!\memory1_inst|RAM_inst|RW~2793_combout\ & (\memory1_inst|RAM_inst|RW~2788_combout\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2793_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2788_combout\,
	datac => \memory1_inst|RAM_inst|RW~2795_combout\,
	datad => \memory1_inst|RAM_inst|RW~2793_combout\,
	combout => \memory1_inst|RAM_inst|RW~2796_combout\);

-- Location: LCCOMB_X23_Y8_N22
\memory1_inst|RAM_inst|RW~463feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~463feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~463feeder_combout\);

-- Location: FF_X23_Y8_N23
\memory1_inst|RAM_inst|RW~463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~463feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~463_q\);

-- Location: FF_X19_Y14_N23
\memory1_inst|RAM_inst|RW~975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~975_q\);

-- Location: FF_X17_Y15_N27
\memory1_inst|RAM_inst|RW~447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~447_q\);

-- Location: FF_X14_Y16_N31
\memory1_inst|RAM_inst|RW~959\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3520_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~959_q\);

-- Location: LCCOMB_X17_Y15_N26
\memory1_inst|RAM_inst|RW~2804\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2804_combout\ = (\address[1]~input_o\ & (\address[6]~input_o\)) # (!\address[1]~input_o\ & ((\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~959_q\))) # (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~447_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~447_q\,
	datad => \memory1_inst|RAM_inst|RW~959_q\,
	combout => \memory1_inst|RAM_inst|RW~2804_combout\);

-- Location: LCCOMB_X19_Y14_N22
\memory1_inst|RAM_inst|RW~2805\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2805_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2804_combout\ & ((\memory1_inst|RAM_inst|RW~975_q\))) # (!\memory1_inst|RAM_inst|RW~2804_combout\ & (\memory1_inst|RAM_inst|RW~463_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2804_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~463_q\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~975_q\,
	datad => \memory1_inst|RAM_inst|RW~2804_combout\,
	combout => \memory1_inst|RAM_inst|RW~2805_combout\);

-- Location: LCCOMB_X23_Y14_N10
\memory1_inst|RAM_inst|RW~455feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~455feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~455feeder_combout\);

-- Location: FF_X23_Y14_N11
\memory1_inst|RAM_inst|RW~455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~455feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~455_q\);

-- Location: FF_X23_Y14_N25
\memory1_inst|RAM_inst|RW~967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~967_q\);

-- Location: FF_X22_Y14_N13
\memory1_inst|RAM_inst|RW~439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3519_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~439_q\);

-- Location: FF_X19_Y14_N25
\memory1_inst|RAM_inst|RW~951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~951_q\);

-- Location: LCCOMB_X22_Y14_N12
\memory1_inst|RAM_inst|RW~2797\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2797_combout\ = (\address[6]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~951_q\)))) # (!\address[6]~input_o\ & (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~439_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~439_q\,
	datad => \memory1_inst|RAM_inst|RW~951_q\,
	combout => \memory1_inst|RAM_inst|RW~2797_combout\);

-- Location: LCCOMB_X23_Y14_N24
\memory1_inst|RAM_inst|RW~2798\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2798_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2797_combout\ & ((\memory1_inst|RAM_inst|RW~967_q\))) # (!\memory1_inst|RAM_inst|RW~2797_combout\ & (\memory1_inst|RAM_inst|RW~455_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2797_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~455_q\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~967_q\,
	datad => \memory1_inst|RAM_inst|RW~2797_combout\,
	combout => \memory1_inst|RAM_inst|RW~2798_combout\);

-- Location: LCCOMB_X9_Y14_N20
\memory1_inst|RAM_inst|RW~927feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~927feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~927feeder_combout\);

-- Location: FF_X9_Y14_N21
\memory1_inst|RAM_inst|RW~927\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~927feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~927_q\);

-- Location: FF_X15_Y14_N21
\memory1_inst|RAM_inst|RW~943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3542_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~943_q\);

-- Location: FF_X22_Y16_N5
\memory1_inst|RAM_inst|RW~415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~415_q\);

-- Location: LCCOMB_X22_Y17_N28
\memory1_inst|RAM_inst|RW~431feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~431feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~431feeder_combout\);

-- Location: FF_X22_Y17_N29
\memory1_inst|RAM_inst|RW~431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~431feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3530_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~431_q\);

-- Location: LCCOMB_X22_Y16_N4
\memory1_inst|RAM_inst|RW~2799\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2799_combout\ = (\address[6]~input_o\ & (\address[1]~input_o\)) # (!\address[6]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~431_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~415_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~415_q\,
	datad => \memory1_inst|RAM_inst|RW~431_q\,
	combout => \memory1_inst|RAM_inst|RW~2799_combout\);

-- Location: LCCOMB_X15_Y14_N20
\memory1_inst|RAM_inst|RW~2800\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2800_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2799_combout\ & ((\memory1_inst|RAM_inst|RW~943_q\))) # (!\memory1_inst|RAM_inst|RW~2799_combout\ & (\memory1_inst|RAM_inst|RW~927_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2799_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~927_q\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~943_q\,
	datad => \memory1_inst|RAM_inst|RW~2799_combout\,
	combout => \memory1_inst|RAM_inst|RW~2800_combout\);

-- Location: FF_X11_Y15_N11
\memory1_inst|RAM_inst|RW~919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~919_q\);

-- Location: FF_X11_Y15_N17
\memory1_inst|RAM_inst|RW~935\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~935_q\);

-- Location: FF_X22_Y15_N31
\memory1_inst|RAM_inst|RW~407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~407_q\);

-- Location: FF_X22_Y15_N13
\memory1_inst|RAM_inst|RW~423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3531_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~423_q\);

-- Location: LCCOMB_X22_Y15_N30
\memory1_inst|RAM_inst|RW~2801\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2801_combout\ = (\address[1]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~423_q\)))) # (!\address[1]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~407_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~407_q\,
	datad => \memory1_inst|RAM_inst|RW~423_q\,
	combout => \memory1_inst|RAM_inst|RW~2801_combout\);

-- Location: LCCOMB_X11_Y15_N16
\memory1_inst|RAM_inst|RW~2802\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2802_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2801_combout\ & ((\memory1_inst|RAM_inst|RW~935_q\))) # (!\memory1_inst|RAM_inst|RW~2801_combout\ & (\memory1_inst|RAM_inst|RW~919_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2801_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~919_q\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~935_q\,
	datad => \memory1_inst|RAM_inst|RW~2801_combout\,
	combout => \memory1_inst|RAM_inst|RW~2802_combout\);

-- Location: LCCOMB_X16_Y12_N20
\memory1_inst|RAM_inst|RW~2803\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2803_combout\ = (\address[0]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~2800_combout\)))) # (!\address[0]~input_o\ & (!\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2802_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2800_combout\,
	datad => \memory1_inst|RAM_inst|RW~2802_combout\,
	combout => \memory1_inst|RAM_inst|RW~2803_combout\);

-- Location: LCCOMB_X16_Y12_N14
\memory1_inst|RAM_inst|RW~2806\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2806_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2803_combout\ & (\memory1_inst|RAM_inst|RW~2805_combout\)) # (!\memory1_inst|RAM_inst|RW~2803_combout\ & ((\memory1_inst|RAM_inst|RW~2798_combout\))))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2803_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2805_combout\,
	datac => \memory1_inst|RAM_inst|RW~2798_combout\,
	datad => \memory1_inst|RAM_inst|RW~2803_combout\,
	combout => \memory1_inst|RAM_inst|RW~2806_combout\);

-- Location: FF_X17_Y14_N19
\memory1_inst|RAM_inst|RW~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~335_q\);

-- Location: FF_X17_Y14_N17
\memory1_inst|RAM_inst|RW~847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~847_q\);

-- Location: FF_X17_Y15_N13
\memory1_inst|RAM_inst|RW~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~319_q\);

-- Location: FF_X16_Y17_N19
\memory1_inst|RAM_inst|RW~831\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3524_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~831_q\);

-- Location: LCCOMB_X17_Y15_N12
\memory1_inst|RAM_inst|RW~2814\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2814_combout\ = (\address[1]~input_o\ & (\address[6]~input_o\)) # (!\address[1]~input_o\ & ((\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~831_q\))) # (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~319_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~319_q\,
	datad => \memory1_inst|RAM_inst|RW~831_q\,
	combout => \memory1_inst|RAM_inst|RW~2814_combout\);

-- Location: LCCOMB_X17_Y14_N16
\memory1_inst|RAM_inst|RW~2815\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2815_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2814_combout\ & ((\memory1_inst|RAM_inst|RW~847_q\))) # (!\memory1_inst|RAM_inst|RW~2814_combout\ & (\memory1_inst|RAM_inst|RW~335_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2814_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~335_q\,
	datac => \memory1_inst|RAM_inst|RW~847_q\,
	datad => \memory1_inst|RAM_inst|RW~2814_combout\,
	combout => \memory1_inst|RAM_inst|RW~2815_combout\);

-- Location: FF_X24_Y13_N25
\memory1_inst|RAM_inst|RW~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~327_q\);

-- Location: FF_X17_Y9_N21
\memory1_inst|RAM_inst|RW~839\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~839_q\);

-- Location: FF_X16_Y17_N29
\memory1_inst|RAM_inst|RW~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3523_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~311_q\);

-- Location: LCCOMB_X15_Y9_N16
\memory1_inst|RAM_inst|RW~823feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~823feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~823feeder_combout\);

-- Location: FF_X15_Y9_N17
\memory1_inst|RAM_inst|RW~823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~823feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3522_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~823_q\);

-- Location: LCCOMB_X16_Y17_N28
\memory1_inst|RAM_inst|RW~2807\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2807_combout\ = (\address[6]~input_o\ & ((\address[1]~input_o\) # ((\memory1_inst|RAM_inst|RW~823_q\)))) # (!\address[6]~input_o\ & (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~311_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~311_q\,
	datad => \memory1_inst|RAM_inst|RW~823_q\,
	combout => \memory1_inst|RAM_inst|RW~2807_combout\);

-- Location: LCCOMB_X17_Y9_N20
\memory1_inst|RAM_inst|RW~2808\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2808_combout\ = (\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~2807_combout\ & ((\memory1_inst|RAM_inst|RW~839_q\))) # (!\memory1_inst|RAM_inst|RW~2807_combout\ & (\memory1_inst|RAM_inst|RW~327_q\)))) # 
-- (!\address[1]~input_o\ & (((\memory1_inst|RAM_inst|RW~2807_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~327_q\,
	datac => \memory1_inst|RAM_inst|RW~839_q\,
	datad => \memory1_inst|RAM_inst|RW~2807_combout\,
	combout => \memory1_inst|RAM_inst|RW~2808_combout\);

-- Location: FF_X12_Y15_N23
\memory1_inst|RAM_inst|RW~799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~799_q\);

-- Location: FF_X12_Y15_N5
\memory1_inst|RAM_inst|RW~815\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3534_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~815_q\);

-- Location: FF_X23_Y15_N3
\memory1_inst|RAM_inst|RW~287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~287_q\);

-- Location: FF_X23_Y15_N13
\memory1_inst|RAM_inst|RW~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3538_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~303_q\);

-- Location: LCCOMB_X23_Y15_N2
\memory1_inst|RAM_inst|RW~2809\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2809_combout\ = (\address[1]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~303_q\)))) # (!\address[1]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~287_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~287_q\,
	datad => \memory1_inst|RAM_inst|RW~303_q\,
	combout => \memory1_inst|RAM_inst|RW~2809_combout\);

-- Location: LCCOMB_X12_Y15_N4
\memory1_inst|RAM_inst|RW~2810\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2810_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2809_combout\ & ((\memory1_inst|RAM_inst|RW~815_q\))) # (!\memory1_inst|RAM_inst|RW~2809_combout\ & (\memory1_inst|RAM_inst|RW~799_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2809_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~799_q\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~815_q\,
	datad => \memory1_inst|RAM_inst|RW~2809_combout\,
	combout => \memory1_inst|RAM_inst|RW~2810_combout\);

-- Location: FF_X7_Y13_N15
\memory1_inst|RAM_inst|RW~791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3547_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~791_q\);

-- Location: FF_X7_Y12_N15
\memory1_inst|RAM_inst|RW~807\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3535_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~807_q\);

-- Location: FF_X20_Y15_N23
\memory1_inst|RAM_inst|RW~279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~279_q\);

-- Location: FF_X21_Y15_N27
\memory1_inst|RAM_inst|RW~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3539_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~295_q\);

-- Location: LCCOMB_X20_Y15_N22
\memory1_inst|RAM_inst|RW~2811\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2811_combout\ = (\address[6]~input_o\ & (\address[1]~input_o\)) # (!\address[6]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~295_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~279_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~279_q\,
	datad => \memory1_inst|RAM_inst|RW~295_q\,
	combout => \memory1_inst|RAM_inst|RW~2811_combout\);

-- Location: LCCOMB_X7_Y12_N14
\memory1_inst|RAM_inst|RW~2812\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2812_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2811_combout\ & ((\memory1_inst|RAM_inst|RW~807_q\))) # (!\memory1_inst|RAM_inst|RW~2811_combout\ & (\memory1_inst|RAM_inst|RW~791_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2811_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~791_q\,
	datac => \memory1_inst|RAM_inst|RW~807_q\,
	datad => \memory1_inst|RAM_inst|RW~2811_combout\,
	combout => \memory1_inst|RAM_inst|RW~2812_combout\);

-- Location: LCCOMB_X16_Y12_N0
\memory1_inst|RAM_inst|RW~2813\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2813_combout\ = (\address[0]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~2810_combout\)))) # (!\address[0]~input_o\ & (!\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2812_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2810_combout\,
	datad => \memory1_inst|RAM_inst|RW~2812_combout\,
	combout => \memory1_inst|RAM_inst|RW~2813_combout\);

-- Location: LCCOMB_X16_Y12_N6
\memory1_inst|RAM_inst|RW~2816\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2816_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2813_combout\ & (\memory1_inst|RAM_inst|RW~2815_combout\)) # (!\memory1_inst|RAM_inst|RW~2813_combout\ & ((\memory1_inst|RAM_inst|RW~2808_combout\))))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2813_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2815_combout\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2808_combout\,
	datad => \memory1_inst|RAM_inst|RW~2813_combout\,
	combout => \memory1_inst|RAM_inst|RW~2816_combout\);

-- Location: LCCOMB_X16_Y12_N24
\memory1_inst|RAM_inst|RW~2817\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2817_combout\ = (\address[4]~input_o\ & ((\address[3]~input_o\) # ((\memory1_inst|RAM_inst|RW~2806_combout\)))) # (!\address[4]~input_o\ & (!\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2816_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2806_combout\,
	datad => \memory1_inst|RAM_inst|RW~2816_combout\,
	combout => \memory1_inst|RAM_inst|RW~2817_combout\);

-- Location: LCCOMB_X16_Y12_N30
\memory1_inst|RAM_inst|RW~2828\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2828_combout\ = (\address[3]~input_o\ & ((\memory1_inst|RAM_inst|RW~2817_combout\ & (\memory1_inst|RAM_inst|RW~2827_combout\)) # (!\memory1_inst|RAM_inst|RW~2817_combout\ & ((\memory1_inst|RAM_inst|RW~2796_combout\))))) # 
-- (!\address[3]~input_o\ & (((\memory1_inst|RAM_inst|RW~2817_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[3]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2827_combout\,
	datac => \memory1_inst|RAM_inst|RW~2796_combout\,
	datad => \memory1_inst|RAM_inst|RW~2817_combout\,
	combout => \memory1_inst|RAM_inst|RW~2828_combout\);

-- Location: FF_X16_Y6_N27
\memory1_inst|RAM_inst|RW~247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3635_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~247_q\);

-- Location: FF_X20_Y6_N21
\memory1_inst|RAM_inst|RW~263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3634_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~263_q\);

-- Location: LCCOMB_X16_Y6_N26
\memory1_inst|RAM_inst|RW~2860\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2860_combout\ = (\address[6]~input_o\ & (\address[1]~input_o\)) # (!\address[6]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~263_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~247_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~247_q\,
	datad => \memory1_inst|RAM_inst|RW~263_q\,
	combout => \memory1_inst|RAM_inst|RW~2860_combout\);

-- Location: FF_X16_Y6_N1
\memory1_inst|RAM_inst|RW~775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3636_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~775_q\);

-- Location: LCCOMB_X11_Y7_N20
\memory1_inst|RAM_inst|RW~759feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~759feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~759feeder_combout\);

-- Location: FF_X11_Y7_N21
\memory1_inst|RAM_inst|RW~759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~759feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3633_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~759_q\);

-- Location: LCCOMB_X16_Y6_N0
\memory1_inst|RAM_inst|RW~2861\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2861_combout\ = (\memory1_inst|RAM_inst|RW~2860_combout\ & (((\memory1_inst|RAM_inst|RW~775_q\)) # (!\address[6]~input_o\))) # (!\memory1_inst|RAM_inst|RW~2860_combout\ & (\address[6]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~759_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2860_combout\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~775_q\,
	datad => \memory1_inst|RAM_inst|RW~759_q\,
	combout => \memory1_inst|RAM_inst|RW~2861_combout\);

-- Location: LCCOMB_X11_Y7_N10
\memory1_inst|RAM_inst|RW~767feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~767feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~767feeder_combout\);

-- Location: FF_X11_Y7_N11
\memory1_inst|RAM_inst|RW~767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~767feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3641_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~767_q\);

-- Location: FF_X15_Y7_N5
\memory1_inst|RAM_inst|RW~783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3644_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~783_q\);

-- Location: FF_X19_Y7_N31
\memory1_inst|RAM_inst|RW~255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3643_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~255_q\);

-- Location: LCCOMB_X20_Y7_N6
\memory1_inst|RAM_inst|RW~271feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~271feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~271feeder_combout\);

-- Location: FF_X20_Y7_N7
\memory1_inst|RAM_inst|RW~271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~271feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3642_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~271_q\);

-- Location: LCCOMB_X19_Y7_N30
\memory1_inst|RAM_inst|RW~2867\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2867_combout\ = (\address[1]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~271_q\)))) # (!\address[1]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~255_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~255_q\,
	datad => \memory1_inst|RAM_inst|RW~271_q\,
	combout => \memory1_inst|RAM_inst|RW~2867_combout\);

-- Location: LCCOMB_X15_Y7_N4
\memory1_inst|RAM_inst|RW~2868\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2868_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2867_combout\ & ((\memory1_inst|RAM_inst|RW~783_q\))) # (!\memory1_inst|RAM_inst|RW~2867_combout\ & (\memory1_inst|RAM_inst|RW~767_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2867_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~767_q\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~783_q\,
	datad => \memory1_inst|RAM_inst|RW~2867_combout\,
	combout => \memory1_inst|RAM_inst|RW~2868_combout\);

-- Location: FF_X7_Y10_N13
\memory1_inst|RAM_inst|RW~727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3596_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~727_q\);

-- Location: FF_X16_Y7_N5
\memory1_inst|RAM_inst|RW~743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3600_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~743_q\);

-- Location: FF_X19_Y5_N1
\memory1_inst|RAM_inst|RW~215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3599_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~215_q\);

-- Location: FF_X20_Y5_N5
\memory1_inst|RAM_inst|RW~231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3598_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~231_q\);

-- Location: LCCOMB_X19_Y5_N0
\memory1_inst|RAM_inst|RW~2864\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2864_combout\ = (\address[1]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~231_q\)))) # (!\address[1]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~215_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~215_q\,
	datad => \memory1_inst|RAM_inst|RW~231_q\,
	combout => \memory1_inst|RAM_inst|RW~2864_combout\);

-- Location: LCCOMB_X16_Y7_N4
\memory1_inst|RAM_inst|RW~2865\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2865_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2864_combout\ & ((\memory1_inst|RAM_inst|RW~743_q\))) # (!\memory1_inst|RAM_inst|RW~2864_combout\ & (\memory1_inst|RAM_inst|RW~727_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2864_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~727_q\,
	datac => \memory1_inst|RAM_inst|RW~743_q\,
	datad => \memory1_inst|RAM_inst|RW~2864_combout\,
	combout => \memory1_inst|RAM_inst|RW~2865_combout\);

-- Location: LCCOMB_X16_Y8_N24
\memory1_inst|RAM_inst|RW~735feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~735feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~735feeder_combout\);

-- Location: FF_X16_Y8_N25
\memory1_inst|RAM_inst|RW~735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~735feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3609_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~735_q\);

-- Location: FF_X16_Y7_N3
\memory1_inst|RAM_inst|RW~751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3612_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~751_q\);

-- Location: FF_X10_Y11_N11
\memory1_inst|RAM_inst|RW~223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3611_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~223_q\);

-- Location: FF_X10_Y11_N1
\memory1_inst|RAM_inst|RW~239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3610_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~239_q\);

-- Location: LCCOMB_X10_Y11_N10
\memory1_inst|RAM_inst|RW~2862\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2862_combout\ = (\address[6]~input_o\ & (\address[1]~input_o\)) # (!\address[6]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~239_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~223_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~223_q\,
	datad => \memory1_inst|RAM_inst|RW~239_q\,
	combout => \memory1_inst|RAM_inst|RW~2862_combout\);

-- Location: LCCOMB_X16_Y7_N2
\memory1_inst|RAM_inst|RW~2863\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2863_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2862_combout\ & ((\memory1_inst|RAM_inst|RW~751_q\))) # (!\memory1_inst|RAM_inst|RW~2862_combout\ & (\memory1_inst|RAM_inst|RW~735_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2862_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~735_q\,
	datac => \memory1_inst|RAM_inst|RW~751_q\,
	datad => \memory1_inst|RAM_inst|RW~2862_combout\,
	combout => \memory1_inst|RAM_inst|RW~2863_combout\);

-- Location: LCCOMB_X16_Y7_N6
\memory1_inst|RAM_inst|RW~2866\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2866_combout\ = (\address[0]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~2863_combout\)))) # (!\address[0]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~2865_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2865_combout\,
	datad => \memory1_inst|RAM_inst|RW~2863_combout\,
	combout => \memory1_inst|RAM_inst|RW~2866_combout\);

-- Location: LCCOMB_X16_Y7_N16
\memory1_inst|RAM_inst|RW~2869\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2869_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2866_combout\ & ((\memory1_inst|RAM_inst|RW~2868_combout\))) # (!\memory1_inst|RAM_inst|RW~2866_combout\ & (\memory1_inst|RAM_inst|RW~2861_combout\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2866_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2861_combout\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2868_combout\,
	datad => \memory1_inst|RAM_inst|RW~2866_combout\,
	combout => \memory1_inst|RAM_inst|RW~2869_combout\);

-- Location: LCCOMB_X12_Y11_N12
\memory1_inst|RAM_inst|RW~639feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~639feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~639feeder_combout\);

-- Location: FF_X12_Y11_N13
\memory1_inst|RAM_inst|RW~639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~639feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3586_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~639_q\);

-- Location: FF_X14_Y11_N1
\memory1_inst|RAM_inst|RW~655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3594_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~655_q\);

-- Location: FF_X20_Y12_N25
\memory1_inst|RAM_inst|RW~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3584_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~127_q\);

-- Location: LCCOMB_X21_Y12_N18
\memory1_inst|RAM_inst|RW~143feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~143feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~143feeder_combout\);

-- Location: FF_X21_Y12_N19
\memory1_inst|RAM_inst|RW~143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~143feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3592_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~143_q\);

-- Location: LCCOMB_X20_Y12_N24
\memory1_inst|RAM_inst|RW~2846\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2846_combout\ = (\address[6]~input_o\ & (\address[1]~input_o\)) # (!\address[6]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~143_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~127_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~127_q\,
	datad => \memory1_inst|RAM_inst|RW~143_q\,
	combout => \memory1_inst|RAM_inst|RW~2846_combout\);

-- Location: LCCOMB_X14_Y11_N0
\memory1_inst|RAM_inst|RW~2847\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2847_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2846_combout\ & ((\memory1_inst|RAM_inst|RW~655_q\))) # (!\memory1_inst|RAM_inst|RW~2846_combout\ & (\memory1_inst|RAM_inst|RW~639_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2846_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~639_q\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~655_q\,
	datad => \memory1_inst|RAM_inst|RW~2846_combout\,
	combout => \memory1_inst|RAM_inst|RW~2847_combout\);

-- Location: LCCOMB_X16_Y5_N12
\memory1_inst|RAM_inst|RW~607feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~607feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~607feeder_combout\);

-- Location: FF_X16_Y5_N13
\memory1_inst|RAM_inst|RW~607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~607feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3625_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~607_q\);

-- Location: FF_X16_Y11_N11
\memory1_inst|RAM_inst|RW~623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3628_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~623_q\);

-- Location: FF_X16_Y11_N25
\memory1_inst|RAM_inst|RW~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3627_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~95_q\);

-- Location: LCCOMB_X21_Y11_N12
\memory1_inst|RAM_inst|RW~111feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~111feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~111feeder_combout\);

-- Location: FF_X21_Y11_N13
\memory1_inst|RAM_inst|RW~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~111feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3626_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~111_q\);

-- Location: LCCOMB_X16_Y11_N24
\memory1_inst|RAM_inst|RW~2841\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2841_combout\ = (\address[6]~input_o\ & (\address[1]~input_o\)) # (!\address[6]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~111_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~95_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~95_q\,
	datad => \memory1_inst|RAM_inst|RW~111_q\,
	combout => \memory1_inst|RAM_inst|RW~2841_combout\);

-- Location: LCCOMB_X16_Y11_N10
\memory1_inst|RAM_inst|RW~2842\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2842_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2841_combout\ & ((\memory1_inst|RAM_inst|RW~623_q\))) # (!\memory1_inst|RAM_inst|RW~2841_combout\ & (\memory1_inst|RAM_inst|RW~607_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2841_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~607_q\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~623_q\,
	datad => \memory1_inst|RAM_inst|RW~2841_combout\,
	combout => \memory1_inst|RAM_inst|RW~2842_combout\);

-- Location: FF_X8_Y12_N23
\memory1_inst|RAM_inst|RW~599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~599_q\);

-- Location: FF_X8_Y12_N21
\memory1_inst|RAM_inst|RW~615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~615_q\);

-- Location: FF_X20_Y12_N19
\memory1_inst|RAM_inst|RW~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~87_q\);

-- Location: LCCOMB_X21_Y12_N28
\memory1_inst|RAM_inst|RW~103feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~103feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~103feeder_combout\);

-- Location: FF_X21_Y12_N29
\memory1_inst|RAM_inst|RW~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~103feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3614_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~103_q\);

-- Location: LCCOMB_X20_Y12_N18
\memory1_inst|RAM_inst|RW~2843\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2843_combout\ = (\address[6]~input_o\ & (\address[1]~input_o\)) # (!\address[6]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~103_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~87_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~87_q\,
	datad => \memory1_inst|RAM_inst|RW~103_q\,
	combout => \memory1_inst|RAM_inst|RW~2843_combout\);

-- Location: LCCOMB_X8_Y12_N20
\memory1_inst|RAM_inst|RW~2844\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2844_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2843_combout\ & ((\memory1_inst|RAM_inst|RW~615_q\))) # (!\memory1_inst|RAM_inst|RW~2843_combout\ & (\memory1_inst|RAM_inst|RW~599_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2843_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~599_q\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~615_q\,
	datad => \memory1_inst|RAM_inst|RW~2843_combout\,
	combout => \memory1_inst|RAM_inst|RW~2844_combout\);

-- Location: LCCOMB_X16_Y12_N4
\memory1_inst|RAM_inst|RW~2845\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2845_combout\ = (\address[0]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~2842_combout\)))) # (!\address[0]~input_o\ & (!\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2844_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2842_combout\,
	datad => \memory1_inst|RAM_inst|RW~2844_combout\,
	combout => \memory1_inst|RAM_inst|RW~2845_combout\);

-- Location: LCCOMB_X12_Y11_N6
\memory1_inst|RAM_inst|RW~631feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~631feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~631feeder_combout\);

-- Location: FF_X12_Y11_N7
\memory1_inst|RAM_inst|RW~631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~631feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3590_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~631_q\);

-- Location: FF_X16_Y9_N5
\memory1_inst|RAM_inst|RW~647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3582_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~647_q\);

-- Location: FF_X20_Y17_N23
\memory1_inst|RAM_inst|RW~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3588_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~119_q\);

-- Location: FF_X24_Y15_N15
\memory1_inst|RAM_inst|RW~135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3580_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~135_q\);

-- Location: LCCOMB_X20_Y17_N22
\memory1_inst|RAM_inst|RW~2839\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2839_combout\ = (\address[1]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~135_q\)))) # (!\address[1]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~119_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~119_q\,
	datad => \memory1_inst|RAM_inst|RW~135_q\,
	combout => \memory1_inst|RAM_inst|RW~2839_combout\);

-- Location: LCCOMB_X16_Y9_N4
\memory1_inst|RAM_inst|RW~2840\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2840_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2839_combout\ & ((\memory1_inst|RAM_inst|RW~647_q\))) # (!\memory1_inst|RAM_inst|RW~2839_combout\ & (\memory1_inst|RAM_inst|RW~631_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2839_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~631_q\,
	datac => \memory1_inst|RAM_inst|RW~647_q\,
	datad => \memory1_inst|RAM_inst|RW~2839_combout\,
	combout => \memory1_inst|RAM_inst|RW~2840_combout\);

-- Location: LCCOMB_X16_Y12_N22
\memory1_inst|RAM_inst|RW~2848\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2848_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2845_combout\ & (\memory1_inst|RAM_inst|RW~2847_combout\)) # (!\memory1_inst|RAM_inst|RW~2845_combout\ & ((\memory1_inst|RAM_inst|RW~2840_combout\))))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2845_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2847_combout\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2845_combout\,
	datad => \memory1_inst|RAM_inst|RW~2840_combout\,
	combout => \memory1_inst|RAM_inst|RW~2848_combout\);

-- Location: FF_X15_Y15_N5
\memory1_inst|RAM_inst|RW~575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3583_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~575_q\);

-- Location: FF_X17_Y11_N17
\memory1_inst|RAM_inst|RW~591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3591_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~591_q\);

-- Location: FF_X17_Y11_N3
\memory1_inst|RAM_inst|RW~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3585_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~63_q\);

-- Location: LCCOMB_X21_Y9_N14
\memory1_inst|RAM_inst|RW~79feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~79feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~79feeder_combout\);

-- Location: FF_X21_Y9_N15
\memory1_inst|RAM_inst|RW~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~79feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3593_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~79_q\);

-- Location: LCCOMB_X17_Y11_N2
\memory1_inst|RAM_inst|RW~2856\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2856_combout\ = (\address[6]~input_o\ & (\address[1]~input_o\)) # (!\address[6]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~79_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~63_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~63_q\,
	datad => \memory1_inst|RAM_inst|RW~79_q\,
	combout => \memory1_inst|RAM_inst|RW~2856_combout\);

-- Location: LCCOMB_X17_Y11_N16
\memory1_inst|RAM_inst|RW~2857\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2857_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2856_combout\ & ((\memory1_inst|RAM_inst|RW~591_q\))) # (!\memory1_inst|RAM_inst|RW~2856_combout\ & (\memory1_inst|RAM_inst|RW~575_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2856_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~575_q\,
	datac => \memory1_inst|RAM_inst|RW~591_q\,
	datad => \memory1_inst|RAM_inst|RW~2856_combout\,
	combout => \memory1_inst|RAM_inst|RW~2857_combout\);

-- Location: FF_X7_Y12_N5
\memory1_inst|RAM_inst|RW~535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~535_q\);

-- Location: FF_X16_Y12_N27
\memory1_inst|RAM_inst|RW~551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3624_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~551_q\);

-- Location: FF_X16_Y12_N13
\memory1_inst|RAM_inst|RW~23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3623_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~23_q\);

-- Location: LCCOMB_X21_Y9_N12
\memory1_inst|RAM_inst|RW~39feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~39feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~39feeder_combout\);

-- Location: FF_X21_Y9_N13
\memory1_inst|RAM_inst|RW~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~39feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3622_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~39_q\);

-- Location: LCCOMB_X16_Y12_N12
\memory1_inst|RAM_inst|RW~2853\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2853_combout\ = (\address[6]~input_o\ & (\address[1]~input_o\)) # (!\address[6]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~39_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~23_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~23_q\,
	datad => \memory1_inst|RAM_inst|RW~39_q\,
	combout => \memory1_inst|RAM_inst|RW~2853_combout\);

-- Location: LCCOMB_X16_Y12_N26
\memory1_inst|RAM_inst|RW~2854\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2854_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2853_combout\ & ((\memory1_inst|RAM_inst|RW~551_q\))) # (!\memory1_inst|RAM_inst|RW~2853_combout\ & (\memory1_inst|RAM_inst|RW~535_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2853_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~535_q\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~551_q\,
	datad => \memory1_inst|RAM_inst|RW~2853_combout\,
	combout => \memory1_inst|RAM_inst|RW~2854_combout\);

-- Location: FF_X15_Y15_N19
\memory1_inst|RAM_inst|RW~543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~543_q\);

-- Location: FF_X19_Y15_N29
\memory1_inst|RAM_inst|RW~559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~559_q\);

-- Location: FF_X19_Y15_N7
\memory1_inst|RAM_inst|RW~31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~31_q\);

-- Location: LCCOMB_X21_Y10_N26
\memory1_inst|RAM_inst|RW~47feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~47feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~47feeder_combout\);

-- Location: FF_X21_Y10_N27
\memory1_inst|RAM_inst|RW~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~47feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~47_q\);

-- Location: LCCOMB_X19_Y15_N6
\memory1_inst|RAM_inst|RW~2851\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2851_combout\ = (\address[1]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~47_q\)))) # (!\address[1]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~31_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~31_q\,
	datad => \memory1_inst|RAM_inst|RW~47_q\,
	combout => \memory1_inst|RAM_inst|RW~2851_combout\);

-- Location: LCCOMB_X19_Y15_N28
\memory1_inst|RAM_inst|RW~2852\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2852_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2851_combout\ & ((\memory1_inst|RAM_inst|RW~559_q\))) # (!\memory1_inst|RAM_inst|RW~2851_combout\ & (\memory1_inst|RAM_inst|RW~543_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2851_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~543_q\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~559_q\,
	datad => \memory1_inst|RAM_inst|RW~2851_combout\,
	combout => \memory1_inst|RAM_inst|RW~2852_combout\);

-- Location: LCCOMB_X16_Y12_N16
\memory1_inst|RAM_inst|RW~2855\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2855_combout\ = (\address[0]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~2852_combout\)))) # (!\address[0]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~2854_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2854_combout\,
	datad => \memory1_inst|RAM_inst|RW~2852_combout\,
	combout => \memory1_inst|RAM_inst|RW~2855_combout\);

-- Location: LCCOMB_X15_Y11_N2
\memory1_inst|RAM_inst|RW~567feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~567feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~567feeder_combout\);

-- Location: FF_X15_Y11_N3
\memory1_inst|RAM_inst|RW~567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~567feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3587_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~567_q\);

-- Location: FF_X16_Y9_N23
\memory1_inst|RAM_inst|RW~583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~583_q\);

-- Location: FF_X17_Y17_N3
\memory1_inst|RAM_inst|RW~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3589_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~55_q\);

-- Location: LCCOMB_X24_Y9_N0
\memory1_inst|RAM_inst|RW~71feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~71feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~71feeder_combout\);

-- Location: FF_X24_Y9_N1
\memory1_inst|RAM_inst|RW~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~71feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~71_q\);

-- Location: LCCOMB_X17_Y17_N2
\memory1_inst|RAM_inst|RW~2849\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2849_combout\ = (\address[1]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~71_q\)))) # (!\address[1]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~55_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~55_q\,
	datad => \memory1_inst|RAM_inst|RW~71_q\,
	combout => \memory1_inst|RAM_inst|RW~2849_combout\);

-- Location: LCCOMB_X16_Y9_N22
\memory1_inst|RAM_inst|RW~2850\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2850_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2849_combout\ & ((\memory1_inst|RAM_inst|RW~583_q\))) # (!\memory1_inst|RAM_inst|RW~2849_combout\ & (\memory1_inst|RAM_inst|RW~567_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2849_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~567_q\,
	datac => \memory1_inst|RAM_inst|RW~583_q\,
	datad => \memory1_inst|RAM_inst|RW~2849_combout\,
	combout => \memory1_inst|RAM_inst|RW~2850_combout\);

-- Location: LCCOMB_X16_Y12_N10
\memory1_inst|RAM_inst|RW~2858\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2858_combout\ = (\memory1_inst|RAM_inst|RW~2855_combout\ & ((\memory1_inst|RAM_inst|RW~2857_combout\) # ((!\address[2]~input_o\)))) # (!\memory1_inst|RAM_inst|RW~2855_combout\ & (((\address[2]~input_o\ & 
-- \memory1_inst|RAM_inst|RW~2850_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2857_combout\,
	datab => \memory1_inst|RAM_inst|RW~2855_combout\,
	datac => \address[2]~input_o\,
	datad => \memory1_inst|RAM_inst|RW~2850_combout\,
	combout => \memory1_inst|RAM_inst|RW~2858_combout\);

-- Location: LCCOMB_X16_Y12_N8
\memory1_inst|RAM_inst|RW~2859\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2859_combout\ = (\address[4]~input_o\ & (\address[3]~input_o\)) # (!\address[4]~input_o\ & ((\address[3]~input_o\ & (\memory1_inst|RAM_inst|RW~2848_combout\)) # (!\address[3]~input_o\ & 
-- ((\memory1_inst|RAM_inst|RW~2858_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \address[3]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2848_combout\,
	datad => \memory1_inst|RAM_inst|RW~2858_combout\,
	combout => \memory1_inst|RAM_inst|RW~2859_combout\);

-- Location: LCCOMB_X15_Y11_N8
\memory1_inst|RAM_inst|RW~711feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~711feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~711feeder_combout\);

-- Location: FF_X15_Y11_N9
\memory1_inst|RAM_inst|RW~711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~711feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3640_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~711_q\);

-- Location: FF_X15_Y8_N3
\memory1_inst|RAM_inst|RW~695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3637_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~695_q\);

-- Location: FF_X23_Y6_N3
\memory1_inst|RAM_inst|RW~183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3639_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~183_q\);

-- Location: FF_X23_Y6_N13
\memory1_inst|RAM_inst|RW~199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3638_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~199_q\);

-- Location: LCCOMB_X23_Y6_N2
\memory1_inst|RAM_inst|RW~2829\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2829_combout\ = (\address[6]~input_o\ & (\address[1]~input_o\)) # (!\address[6]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~199_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~183_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~183_q\,
	datad => \memory1_inst|RAM_inst|RW~199_q\,
	combout => \memory1_inst|RAM_inst|RW~2829_combout\);

-- Location: LCCOMB_X15_Y8_N2
\memory1_inst|RAM_inst|RW~2830\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2830_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2829_combout\ & (\memory1_inst|RAM_inst|RW~711_q\)) # (!\memory1_inst|RAM_inst|RW~2829_combout\ & ((\memory1_inst|RAM_inst|RW~695_q\))))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2829_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~711_q\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~695_q\,
	datad => \memory1_inst|RAM_inst|RW~2829_combout\,
	combout => \memory1_inst|RAM_inst|RW~2830_combout\);

-- Location: FF_X14_Y15_N27
\memory1_inst|RAM_inst|RW~663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3605_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~663_q\);

-- Location: FF_X14_Y15_N5
\memory1_inst|RAM_inst|RW~679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3608_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~679_q\);

-- Location: FF_X19_Y5_N27
\memory1_inst|RAM_inst|RW~151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3607_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~151_q\);

-- Location: FF_X20_Y5_N27
\memory1_inst|RAM_inst|RW~167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3606_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~167_q\);

-- Location: LCCOMB_X19_Y5_N26
\memory1_inst|RAM_inst|RW~2833\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2833_combout\ = (\address[1]~input_o\ & ((\address[6]~input_o\) # ((\memory1_inst|RAM_inst|RW~167_q\)))) # (!\address[1]~input_o\ & (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~151_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~151_q\,
	datad => \memory1_inst|RAM_inst|RW~167_q\,
	combout => \memory1_inst|RAM_inst|RW~2833_combout\);

-- Location: LCCOMB_X14_Y15_N4
\memory1_inst|RAM_inst|RW~2834\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2834_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2833_combout\ & ((\memory1_inst|RAM_inst|RW~679_q\))) # (!\memory1_inst|RAM_inst|RW~2833_combout\ & (\memory1_inst|RAM_inst|RW~663_q\)))) # 
-- (!\address[6]~input_o\ & (((\memory1_inst|RAM_inst|RW~2833_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~663_q\,
	datab => \address[6]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~679_q\,
	datad => \memory1_inst|RAM_inst|RW~2833_combout\,
	combout => \memory1_inst|RAM_inst|RW~2834_combout\);

-- Location: FF_X19_Y17_N19
\memory1_inst|RAM_inst|RW~159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3603_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~159_q\);

-- Location: LCCOMB_X22_Y17_N18
\memory1_inst|RAM_inst|RW~175feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~175feeder_combout\ = \data_in[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \data_in[6]~input_o\,
	combout => \memory1_inst|RAM_inst|RW~175feeder_combout\);

-- Location: FF_X22_Y17_N19
\memory1_inst|RAM_inst|RW~175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~175feeder_combout\,
	ena => \memory1_inst|RAM_inst|RW~3602_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~175_q\);

-- Location: LCCOMB_X19_Y17_N18
\memory1_inst|RAM_inst|RW~2831\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2831_combout\ = (\address[6]~input_o\ & (\address[1]~input_o\)) # (!\address[6]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~175_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~159_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~159_q\,
	datad => \memory1_inst|RAM_inst|RW~175_q\,
	combout => \memory1_inst|RAM_inst|RW~2831_combout\);

-- Location: FF_X19_Y17_N25
\memory1_inst|RAM_inst|RW~687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3604_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~687_q\);

-- Location: FF_X15_Y16_N11
\memory1_inst|RAM_inst|RW~671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3601_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~671_q\);

-- Location: LCCOMB_X19_Y17_N24
\memory1_inst|RAM_inst|RW~2832\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2832_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2831_combout\ & (\memory1_inst|RAM_inst|RW~687_q\)) # (!\memory1_inst|RAM_inst|RW~2831_combout\ & ((\memory1_inst|RAM_inst|RW~671_q\))))) # 
-- (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~2831_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2831_combout\,
	datac => \memory1_inst|RAM_inst|RW~687_q\,
	datad => \memory1_inst|RAM_inst|RW~671_q\,
	combout => \memory1_inst|RAM_inst|RW~2832_combout\);

-- Location: LCCOMB_X14_Y15_N14
\memory1_inst|RAM_inst|RW~2835\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2835_combout\ = (\address[0]~input_o\ & ((\address[2]~input_o\) # ((\memory1_inst|RAM_inst|RW~2832_combout\)))) # (!\address[0]~input_o\ & (!\address[2]~input_o\ & (\memory1_inst|RAM_inst|RW~2834_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[0]~input_o\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2834_combout\,
	datad => \memory1_inst|RAM_inst|RW~2832_combout\,
	combout => \memory1_inst|RAM_inst|RW~2835_combout\);

-- Location: FF_X21_Y8_N31
\memory1_inst|RAM_inst|RW~191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3631_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~191_q\);

-- Location: FF_X21_Y8_N29
\memory1_inst|RAM_inst|RW~207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3630_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~207_q\);

-- Location: LCCOMB_X21_Y8_N30
\memory1_inst|RAM_inst|RW~2836\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2836_combout\ = (\address[6]~input_o\ & (\address[1]~input_o\)) # (!\address[6]~input_o\ & ((\address[1]~input_o\ & ((\memory1_inst|RAM_inst|RW~207_q\))) # (!\address[1]~input_o\ & (\memory1_inst|RAM_inst|RW~191_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \address[1]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~191_q\,
	datad => \memory1_inst|RAM_inst|RW~207_q\,
	combout => \memory1_inst|RAM_inst|RW~2836_combout\);

-- Location: FF_X15_Y7_N27
\memory1_inst|RAM_inst|RW~719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3632_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~719_q\);

-- Location: FF_X11_Y16_N23
\memory1_inst|RAM_inst|RW~703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	sload => VCC,
	ena => \memory1_inst|RAM_inst|RW~3629_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|RW~703_q\);

-- Location: LCCOMB_X15_Y7_N26
\memory1_inst|RAM_inst|RW~2837\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2837_combout\ = (\address[6]~input_o\ & ((\memory1_inst|RAM_inst|RW~2836_combout\ & (\memory1_inst|RAM_inst|RW~719_q\)) # (!\memory1_inst|RAM_inst|RW~2836_combout\ & ((\memory1_inst|RAM_inst|RW~703_q\))))) # 
-- (!\address[6]~input_o\ & (\memory1_inst|RAM_inst|RW~2836_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[6]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2836_combout\,
	datac => \memory1_inst|RAM_inst|RW~719_q\,
	datad => \memory1_inst|RAM_inst|RW~703_q\,
	combout => \memory1_inst|RAM_inst|RW~2837_combout\);

-- Location: LCCOMB_X14_Y15_N24
\memory1_inst|RAM_inst|RW~2838\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2838_combout\ = (\address[2]~input_o\ & ((\memory1_inst|RAM_inst|RW~2835_combout\ & ((\memory1_inst|RAM_inst|RW~2837_combout\))) # (!\memory1_inst|RAM_inst|RW~2835_combout\ & (\memory1_inst|RAM_inst|RW~2830_combout\)))) # 
-- (!\address[2]~input_o\ & (((\memory1_inst|RAM_inst|RW~2835_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|RAM_inst|RW~2830_combout\,
	datab => \address[2]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2835_combout\,
	datad => \memory1_inst|RAM_inst|RW~2837_combout\,
	combout => \memory1_inst|RAM_inst|RW~2838_combout\);

-- Location: LCCOMB_X16_Y12_N18
\memory1_inst|RAM_inst|RW~2870\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2870_combout\ = (\address[4]~input_o\ & ((\memory1_inst|RAM_inst|RW~2859_combout\ & (\memory1_inst|RAM_inst|RW~2869_combout\)) # (!\memory1_inst|RAM_inst|RW~2859_combout\ & ((\memory1_inst|RAM_inst|RW~2838_combout\))))) # 
-- (!\address[4]~input_o\ & (((\memory1_inst|RAM_inst|RW~2859_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[4]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2869_combout\,
	datac => \memory1_inst|RAM_inst|RW~2859_combout\,
	datad => \memory1_inst|RAM_inst|RW~2838_combout\,
	combout => \memory1_inst|RAM_inst|RW~2870_combout\);

-- Location: LCCOMB_X16_Y12_N28
\memory1_inst|RAM_inst|RW~2871\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2871_combout\ = (\address[5]~input_o\ & ((\address[7]~input_o\) # ((\memory1_inst|RAM_inst|RW~2828_combout\)))) # (!\address[5]~input_o\ & (!\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2870_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[5]~input_o\,
	datab => \address[7]~input_o\,
	datac => \memory1_inst|RAM_inst|RW~2828_combout\,
	datad => \memory1_inst|RAM_inst|RW~2870_combout\,
	combout => \memory1_inst|RAM_inst|RW~2871_combout\);

-- Location: LCCOMB_X11_Y12_N24
\memory1_inst|RAM_inst|RW~2914\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|RAM_inst|RW~2914_combout\ = (\address[7]~input_o\ & ((\memory1_inst|RAM_inst|RW~2871_combout\ & ((\memory1_inst|RAM_inst|RW~2913_combout\))) # (!\memory1_inst|RAM_inst|RW~2871_combout\ & (\memory1_inst|RAM_inst|RW~2786_combout\)))) # 
-- (!\address[7]~input_o\ & (((\memory1_inst|RAM_inst|RW~2871_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[7]~input_o\,
	datab => \memory1_inst|RAM_inst|RW~2786_combout\,
	datac => \memory1_inst|RAM_inst|RW~2913_combout\,
	datad => \memory1_inst|RAM_inst|RW~2871_combout\,
	combout => \memory1_inst|RAM_inst|RW~2914_combout\);

-- Location: FF_X11_Y12_N25
\memory1_inst|RAM_inst|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|RAM_inst|RW~2914_combout\,
	ena => \memory1_inst|RAM_inst|data_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|RAM_inst|data_out\(6));

-- Location: LCCOMB_X10_Y17_N14
\memory1_inst|ROM_inst|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|ROM_inst|Mux1~0_combout\ = (\address[1]~input_o\ & (\memory1_inst|ROM_inst|Mux5~1_combout\ & \address[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[1]~input_o\,
	datab => \memory1_inst|ROM_inst|Mux5~1_combout\,
	datad => \address[0]~input_o\,
	combout => \memory1_inst|ROM_inst|Mux1~0_combout\);

-- Location: FF_X10_Y17_N15
\memory1_inst|ROM_inst|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	d => \memory1_inst|ROM_inst|Mux1~0_combout\,
	sclr => \address[7]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|ROM_inst|data_out\(6));

-- Location: LCCOMB_X14_Y17_N6
\memory1_inst|input_mux_inst|data_out[6]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|input_mux_inst|data_out[6]~9_combout\ = (\memory1_inst|input_mux_inst|data_out[4]~3_combout\ & (((\memory1_inst|input_mux_inst|data_out[4]~2_combout\) # (\memory1_inst|ROM_inst|data_out\(6))))) # 
-- (!\memory1_inst|input_mux_inst|data_out[4]~3_combout\ & (\memory1_inst|RAM_inst|data_out\(6) & (!\memory1_inst|input_mux_inst|data_out[4]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|data_out[4]~3_combout\,
	datab => \memory1_inst|RAM_inst|data_out\(6),
	datac => \memory1_inst|input_mux_inst|data_out[4]~2_combout\,
	datad => \memory1_inst|ROM_inst|data_out\(6),
	combout => \memory1_inst|input_mux_inst|data_out[6]~9_combout\);

-- Location: FF_X14_Y18_N15
\memory1_inst|output_ports_inst|port_out_00[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputclkctrl_outclk\,
	asdata => \data_in[6]~input_o\,
	clrn => \reset~input_o\,
	sload => VCC,
	ena => \memory1_inst|output_ports_inst|process_00~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory1_inst|output_ports_inst|port_out_00\(6));

-- Location: LCCOMB_X14_Y18_N14
\memory1_inst|input_mux_inst|data_out[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \memory1_inst|input_mux_inst|data_out\(6) = (\memory1_inst|input_mux_inst|data_out[6]~9_combout\ & (((\memory1_inst|output_ports_inst|port_out_00\(6)) # (!\memory1_inst|input_mux_inst|data_out[4]~13_combout\)))) # 
-- (!\memory1_inst|input_mux_inst|data_out[6]~9_combout\ & (\memory1_inst|output_ports_inst|port_out_01\(6) & ((\memory1_inst|input_mux_inst|data_out[4]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|output_ports_inst|port_out_01\(6),
	datab => \memory1_inst|input_mux_inst|data_out[6]~9_combout\,
	datac => \memory1_inst|output_ports_inst|port_out_00\(6),
	datad => \memory1_inst|input_mux_inst|data_out[4]~13_combout\,
	combout => \memory1_inst|input_mux_inst|data_out\(6));

-- Location: LCCOMB_X22_Y25_N4
\Dec_BCD_1_inst|segmentos[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Dec_BCD_1_inst|segmentos[0]~0_combout\ = (\memory1_inst|input_mux_inst|data_out\(4) & (!\memory1_inst|input_mux_inst|data_out\(7) & (\memory1_inst|input_mux_inst|data_out\(5) $ (!\memory1_inst|input_mux_inst|data_out\(6))))) # 
-- (!\memory1_inst|input_mux_inst|data_out\(4) & (!\memory1_inst|input_mux_inst|data_out\(5) & (\memory1_inst|input_mux_inst|data_out\(7) $ (!\memory1_inst|input_mux_inst|data_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|data_out\(5),
	datab => \memory1_inst|input_mux_inst|data_out\(4),
	datac => \memory1_inst|input_mux_inst|data_out\(7),
	datad => \memory1_inst|input_mux_inst|data_out\(6),
	combout => \Dec_BCD_1_inst|segmentos[0]~0_combout\);

-- Location: LCCOMB_X22_Y25_N6
\Dec_BCD_1_inst|segmentos[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Dec_BCD_1_inst|segmentos[1]~1_combout\ = (\memory1_inst|input_mux_inst|data_out\(5) & (!\memory1_inst|input_mux_inst|data_out\(7) & ((\memory1_inst|input_mux_inst|data_out\(4)) # (!\memory1_inst|input_mux_inst|data_out\(6))))) # 
-- (!\memory1_inst|input_mux_inst|data_out\(5) & (\memory1_inst|input_mux_inst|data_out\(4) & (\memory1_inst|input_mux_inst|data_out\(7) $ (!\memory1_inst|input_mux_inst|data_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|data_out\(5),
	datab => \memory1_inst|input_mux_inst|data_out\(4),
	datac => \memory1_inst|input_mux_inst|data_out\(7),
	datad => \memory1_inst|input_mux_inst|data_out\(6),
	combout => \Dec_BCD_1_inst|segmentos[1]~1_combout\);

-- Location: LCCOMB_X22_Y25_N0
\Dec_BCD_1_inst|segmentos[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Dec_BCD_1_inst|segmentos[2]~2_combout\ = (\memory1_inst|input_mux_inst|data_out\(5) & (\memory1_inst|input_mux_inst|data_out\(4) & (!\memory1_inst|input_mux_inst|data_out\(7)))) # (!\memory1_inst|input_mux_inst|data_out\(5) & 
-- ((\memory1_inst|input_mux_inst|data_out\(6) & ((!\memory1_inst|input_mux_inst|data_out\(7)))) # (!\memory1_inst|input_mux_inst|data_out\(6) & (\memory1_inst|input_mux_inst|data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|data_out\(5),
	datab => \memory1_inst|input_mux_inst|data_out\(4),
	datac => \memory1_inst|input_mux_inst|data_out\(7),
	datad => \memory1_inst|input_mux_inst|data_out\(6),
	combout => \Dec_BCD_1_inst|segmentos[2]~2_combout\);

-- Location: LCCOMB_X22_Y25_N2
\Dec_BCD_1_inst|segmentos[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Dec_BCD_1_inst|segmentos[3]~3_combout\ = (\memory1_inst|input_mux_inst|data_out\(4) & (\memory1_inst|input_mux_inst|data_out\(5) $ (((!\memory1_inst|input_mux_inst|data_out\(6)))))) # (!\memory1_inst|input_mux_inst|data_out\(4) & 
-- ((\memory1_inst|input_mux_inst|data_out\(5) & (\memory1_inst|input_mux_inst|data_out\(7) & !\memory1_inst|input_mux_inst|data_out\(6))) # (!\memory1_inst|input_mux_inst|data_out\(5) & (!\memory1_inst|input_mux_inst|data_out\(7) & 
-- \memory1_inst|input_mux_inst|data_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|data_out\(5),
	datab => \memory1_inst|input_mux_inst|data_out\(4),
	datac => \memory1_inst|input_mux_inst|data_out\(7),
	datad => \memory1_inst|input_mux_inst|data_out\(6),
	combout => \Dec_BCD_1_inst|segmentos[3]~3_combout\);

-- Location: LCCOMB_X22_Y25_N12
\Dec_BCD_1_inst|segmentos[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Dec_BCD_1_inst|segmentos[4]~4_combout\ = (\memory1_inst|input_mux_inst|data_out\(7) & (\memory1_inst|input_mux_inst|data_out\(6) & ((\memory1_inst|input_mux_inst|data_out\(5)) # (!\memory1_inst|input_mux_inst|data_out\(4))))) # 
-- (!\memory1_inst|input_mux_inst|data_out\(7) & (\memory1_inst|input_mux_inst|data_out\(5) & (!\memory1_inst|input_mux_inst|data_out\(4) & !\memory1_inst|input_mux_inst|data_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|data_out\(5),
	datab => \memory1_inst|input_mux_inst|data_out\(4),
	datac => \memory1_inst|input_mux_inst|data_out\(7),
	datad => \memory1_inst|input_mux_inst|data_out\(6),
	combout => \Dec_BCD_1_inst|segmentos[4]~4_combout\);

-- Location: LCCOMB_X22_Y25_N10
\Dec_BCD_1_inst|segmentos[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Dec_BCD_1_inst|segmentos[5]~5_combout\ = (\memory1_inst|input_mux_inst|data_out\(5) & ((\memory1_inst|input_mux_inst|data_out\(4) & (\memory1_inst|input_mux_inst|data_out\(7))) # (!\memory1_inst|input_mux_inst|data_out\(4) & 
-- ((\memory1_inst|input_mux_inst|data_out\(6)))))) # (!\memory1_inst|input_mux_inst|data_out\(5) & (\memory1_inst|input_mux_inst|data_out\(6) & (\memory1_inst|input_mux_inst|data_out\(4) $ (\memory1_inst|input_mux_inst|data_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|data_out\(5),
	datab => \memory1_inst|input_mux_inst|data_out\(4),
	datac => \memory1_inst|input_mux_inst|data_out\(7),
	datad => \memory1_inst|input_mux_inst|data_out\(6),
	combout => \Dec_BCD_1_inst|segmentos[5]~5_combout\);

-- Location: LCCOMB_X22_Y25_N24
\Dec_BCD_1_inst|segmentos[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Dec_BCD_1_inst|segmentos[6]~6_combout\ = (\memory1_inst|input_mux_inst|data_out\(7) & (\memory1_inst|input_mux_inst|data_out\(4) & (\memory1_inst|input_mux_inst|data_out\(5) $ (\memory1_inst|input_mux_inst|data_out\(6))))) # 
-- (!\memory1_inst|input_mux_inst|data_out\(7) & (!\memory1_inst|input_mux_inst|data_out\(5) & (\memory1_inst|input_mux_inst|data_out\(4) $ (\memory1_inst|input_mux_inst|data_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory1_inst|input_mux_inst|data_out\(5),
	datab => \memory1_inst|input_mux_inst|data_out\(4),
	datac => \memory1_inst|input_mux_inst|data_out\(7),
	datad => \memory1_inst|input_mux_inst|data_out\(6),
	combout => \Dec_BCD_1_inst|segmentos[6]~6_combout\);

ww_data_out(0) <= \data_out[0]~output_o\;

ww_data_out(1) <= \data_out[1]~output_o\;

ww_data_out(2) <= \data_out[2]~output_o\;

ww_data_out(3) <= \data_out[3]~output_o\;

ww_data_out(4) <= \data_out[4]~output_o\;

ww_data_out(5) <= \data_out[5]~output_o\;

ww_data_out(6) <= \data_out[6]~output_o\;

ww_data_out(7) <= \data_out[7]~output_o\;

ww_segmentos_0(0) <= \segmentos_0[0]~output_o\;

ww_segmentos_0(1) <= \segmentos_0[1]~output_o\;

ww_segmentos_0(2) <= \segmentos_0[2]~output_o\;

ww_segmentos_0(3) <= \segmentos_0[3]~output_o\;

ww_segmentos_0(4) <= \segmentos_0[4]~output_o\;

ww_segmentos_0(5) <= \segmentos_0[5]~output_o\;

ww_segmentos_0(6) <= \segmentos_0[6]~output_o\;

ww_segmentos_1(0) <= \segmentos_1[0]~output_o\;

ww_segmentos_1(1) <= \segmentos_1[1]~output_o\;

ww_segmentos_1(2) <= \segmentos_1[2]~output_o\;

ww_segmentos_1(3) <= \segmentos_1[3]~output_o\;

ww_segmentos_1(4) <= \segmentos_1[4]~output_o\;

ww_segmentos_1(5) <= \segmentos_1[5]~output_o\;

ww_segmentos_1(6) <= \segmentos_1[6]~output_o\;

ww_segmentos_2(0) <= \segmentos_2[0]~output_o\;

ww_segmentos_2(1) <= \segmentos_2[1]~output_o\;

ww_segmentos_2(2) <= \segmentos_2[2]~output_o\;

ww_segmentos_2(3) <= \segmentos_2[3]~output_o\;

ww_segmentos_2(4) <= \segmentos_2[4]~output_o\;

ww_segmentos_2(5) <= \segmentos_2[5]~output_o\;

ww_segmentos_2(6) <= \segmentos_2[6]~output_o\;

ww_segmentos_3(0) <= \segmentos_3[0]~output_o\;

ww_segmentos_3(1) <= \segmentos_3[1]~output_o\;

ww_segmentos_3(2) <= \segmentos_3[2]~output_o\;

ww_segmentos_3(3) <= \segmentos_3[3]~output_o\;

ww_segmentos_3(4) <= \segmentos_3[4]~output_o\;

ww_segmentos_3(5) <= \segmentos_3[5]~output_o\;

ww_segmentos_3(6) <= \segmentos_3[6]~output_o\;
END structure;


