{
  "cells": [
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "collapsed": false
      },
      "outputs": [],
      "source": [
        "%matplotlib inline"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {},
      "source": [
        "\n# Two-Bit Counter Bitstream TMR\nTriplicates different circuit elements and inserts voters into simple two-bit \ncounter design\n\nIn this example, a simple design with a two-bit counter with a one-shot detector for a Digilent BASYS3 board is used. The example is included in the `spydernet_TMR/support_files/EDIF_netlists` folder. \n\nBelow is are the SystemVerilog modules used to create the design, as well as an .xdc constraints file.\n\n.. code-block:: sv\n\n    module two_bit_counter_top(\n        input wire logic btnC, btnU, clk,\n        output logic [1:0] led\n    );\n    \n        logic btnU_one_shot;\n        \n        one_shot one_shot(.btn_press(btnU), .btn_output(btnU_one_shot), .clk(clk));\n        \n        two_bit_counter two_bit_conter(\n            .reset(btnC), .clk(clk), .increment(btnU_one_shot), .count(led)\n        );\n    \n    endmodule\n\n.. code-block:: sv\n\n    module one_shot(\n        input wire logic btn_press, clk,\n        output logic btn_output\n    );\n    \n        logic btn_f1, btn_f2;\n        \n        always_ff @(posedge clk) begin\n            btn_f1 <= btn_press;\n            btn_f2 <= btn_f1;\n        end\n        \n        assign btn_output = btn_f1 && !btn_f2;\n    \n    endmodule\n\n.. code-block:: sv\n\n\n    module two_bit_counter(\n        input wire logic reset, increment, clk,\n        output logic [1:0] count\n    );\n        \n        \n        always_ff @(posedge clk) begin\n            if(reset)\n                count <= 0;\n            else if(increment)\n                count <= count + 1;\n        end\n        \n    endmodule\n\n.. code-block::\n\n    # Clock signal\n    set_property PACKAGE_PIN W5 [get_ports clk]\n        set_property IOSTANDARD LVCMOS33 [get_ports clk]\n        create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]\n\n    # LEDs\n    set_property PACKAGE_PIN U16 [get_ports {led[0]}]\n        set_property IOSTANDARD LVCMOS33 [get_ports {led[0]}]\n    set_property PACKAGE_PIN E19 [get_ports {led[1]}]\n        set_property IOSTANDARD LVCMOS33 [get_ports {led[1]}]\n\n    # Buttons\n    set_property PACKAGE_PIN U18 [get_ports btnC]\n        set_property IOSTANDARD LVCMOS33 [get_ports btnC]\n    set_property PACKAGE_PIN T18 [get_ports btnU]\n        set_property IOSTANDARD LVCMOS33 [get_ports btnU]\n\n    set_property CONFIG_VOLTAGE 3.3 [current_design]\n    set_property CFGBVS VCCO [current_design]\n\nNote that this example does not use the `apply_tmr_to_netlist`, but rather shows how TMR can be applied without using that function in the case that customization is required. \n\nSpyDrNet TMR allows for some flexibility when it comes to replicating instances and ports, and this is shown here in this example. Only the two LED ports ('led[1:0]') will be replicated from all of the top ports, which means the total LEDs used in the final netlist will be 6 (2 LEDs x 3 = 6 LEDs). All instances inside the netlist will be replicated.\n\nThe SpyDrNet TMR TMR flow generally follows this set of steps:\n1. Parse in a netlist with SpyDrNet. This can be done either by loading in your own netlist with `spydrnet.parse(<filename>)` or a pre-existing netlist with `spydrnet.load_example_netlist_by_name(<name>)` (SpyDrNet-TMR has its own examples that can be loaded similarly with `spydrnet_tmr.load_example_netlist_by_name(<name>)`)\n2. Set which instances to replicate. This example replicates all instances.\n3. Set which ports to replicate. This example selects all hierarchical ports (ports between hierarchical modules), and only the LED port from the top-level ports.\n4. Find insertion points for reduction and feedback voters.\n5. Replicate the previously selected instances and ports.\n6. Insert voters at the previously selected insertion points. \n\nHere is the constraints file for the design after triplication. The only difference is the constraints for all six of the new two-bit counter outputs. \n\n.. code-block::\n\n    # Clock signal\n    set_property PACKAGE_PIN W5 [get_ports clk]\n        set_property IOSTANDARD LVCMOS33 [get_ports clk]\n        create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]\n\n    # LEDs\n    set_property PACKAGE_PIN U16 [get_ports {led_TMR_0[0]}]\n        set_property IOSTANDARD LVCMOS33 [get_ports {led_TMR_0[0]}]\n    set_property PACKAGE_PIN E19 [get_ports {led_TMR_0[1]}]\n        set_property IOSTANDARD LVCMOS33 [get_ports {led_TMR_0[1]}]\n    set_property PACKAGE_PIN U19 [get_ports {led_TMR_1[0]}]\n        set_property IOSTANDARD LVCMOS33 [get_ports {led_TMR_1[0]}]\n    set_property PACKAGE_PIN V19 [get_ports {led_TMR_1[1]}]\n        set_property IOSTANDARD LVCMOS33 [get_ports {led_TMR_1[1]}]\n    set_property PACKAGE_PIN W18 [get_ports {led_TMR_2[0]}]\n        set_property IOSTANDARD LVCMOS33 [get_ports {led_TMR_2[0]}]\n    set_property PACKAGE_PIN U15 [get_ports {led_TMR_2[1]}]\n        set_property IOSTANDARD LVCMOS33 [get_ports {led_TMR_2[1]}]\n\n    # Buttons\n    set_property PACKAGE_PIN U18 [get_ports btnC]\n        set_property IOSTANDARD LVCMOS33 [get_ports btnC]\n    set_property PACKAGE_PIN T18 [get_ports btnU]\n        set_property IOSTANDARD LVCMOS33 [get_ports btnU]\n\n    set_property CONFIG_VOLTAGE 3.3 [current_design]\n    set_property CFGBVS VCCO [current_design]\n\nThis script will also build a bitstream if desired. To build it, simple set the `build_bitstream_flag` boolean to 'True' at the top of the script. A TCL script for Vivado's batch mode will be created that will load in the TMR netlist and build a bitstream for the correct part for the FPGA on the BASYS3 board. If Vivado is installed correctly, the script will then execute the commands in the auto-generated TCL script, and if successful, will output a bitstream (.bit) file ready to be downloaded to a board.\n\n\n"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "collapsed": false
      },
      "outputs": [],
      "source": [
        "from spydrnet.uniquify import uniquify\nfrom spydrnet_tmr import apply_nmr, insert_organs\nimport spydrnet_tmr\nfrom spydrnet_tmr.analysis.voter_insertion.find_voter_insertion_points_after_ff import (\n    find_voter_insertion_points_after_ff,\n)\nfrom spydrnet_tmr.transformation.replication.organ import XilinxTMRVoter\nimport pathlib\n\nfrom spydrnet_tmr.support_files.xilinx_primitive_tokens import FF_CELLS\nfrom spydrnet_tmr.support_files.vendor_names import XILINX\nfrom spydrnet_tmr.utils.load_primitive_info import load_primitive_info\n\n# Set this flag to 'True' to build the bitstream, and 'False' to skip it\nbuild_bitstream_flag = False\n\n\ndef run():\n\n    netlist_name = \"two_bit_counter_top\"\n    netlist = spydrnet_tmr.load_example_netlist_by_name(netlist_name)\n\n    uniquify(netlist)\n\n    # set instances_to_replicate [get_cells -hierarchical -filter {PRIMITIVE_LEVEL==LEAF||PRIMITIVE_LEVEL==MACRO}]\n    hinstances_to_replicate = list(\n        netlist.get_hinstances(\n            recursive=True, filter=lambda x: x.item.reference.is_leaf() is True\n        )\n    )\n    instances_to_replicate = list(x.item for x in hinstances_to_replicate)\n\n    # set ports_to_replicate [get_ports]\n    hports_to_replicate = list(netlist.get_hports())\n    ports_to_replicate = list(\n        x.item for x in hports_to_replicate if x.name == str(\"led[1:0]\")\n    )\n\n    primitive_info = load_primitive_info(netlist, XILINX)\n\n    # find out where to insert reduction and feedback voters\n    insertion_points = find_voter_insertion_points_after_ff(\n        [*hinstances_to_replicate, *hports_to_replicate],\n        [cell.name for cell in primitive_info[FF_CELLS]],\n    )\n\n    # replicate instances and ports\n    replicas = apply_nmr(\n        [*instances_to_replicate, *ports_to_replicate],\n        3,\n        name_suffix=\"TMR\",\n        rename_original=True,\n    )\n\n    # insert voters on the selected drivers\n    insert_organs(replicas, insertion_points, XilinxTMRVoter(), \"VOTER\")\n\n    netlist_tmr_name = netlist_name + \"_tmr\"\n\n    netlist.compose(netlist_tmr_name + \".edf\")\n\n    if build_bitstream_flag is True:\n\n        repo_path = pathlib.Path(__file__).absolute().parent.resolve()\n        # part for basys3 board\n        part = \"xc7a35tcpg236-1\"\n\n        build_bitstream_from_netlist(repo_path, netlist_tmr_name, part)\n\n\ndef build_bitstream_from_netlist(extract_path, netlist_name, part):\n    import subprocess\n\n    # build_set = [\"datapath\", [\"xdc\"], [ \"constants\", \"alu\", \"regfile\", \"datapath\" ] ]\n\n    bitfile_filename = str(netlist_name + \".bit\")\n\n    print(\"Attempting to build bitfile \", bitfile_filename)\n\n    tcl_build_script_filename = create_tcl_build_script(\n        extract_path, netlist_name, part\n    )\n\n    # Generate bitfile\n    build_cmd = [\n        \"vivado\",\n        \"-nolog\",\n        \"-mode\",\n        \"batch\",\n        \"-nojournal\",\n        \"-source\",\n        tcl_build_script_filename,\n    ]\n    proc = subprocess.run(build_cmd, cwd=extract_path, check=False)\n    if proc.returncode:\n        return False\n\n    # See if the bitfile exists (make sure it is newer)\n    bitstream_file = extract_path / bitfile_filename\n    if not bitstream_file.exists():\n        print(\"Bistream file \", bitstream_file, \" not created\")\n    else:\n        print(\"Bitstream file \", bitstream_file, \" exists\")\n\n    return True\n\n\ndef create_tcl_build_script(extract_path, netlist_name, part):\n    tcl_build_script_filename = str(netlist_name + \"_buildscript.tcl\")\n    tmp_tcl = extract_path / tcl_build_script_filename\n\n    log = open(tmp_tcl, \"w\")\n    log.write(\"# Bitfile Generation script\\n\")\n    log.write(\"#\\n\")\n\n    log.write(\"# Add netlist source\\n\")\n    log.write(\"read_edif \" + netlist_name + \".edf\" + \"\\n\")\n\n    log.write(\"# Add XDC file\\n\")\n    log.write(\"read_xdc \" + netlist_name + \".xdc\" + \"\\n\")\n\n    log.write(\"# Set source and part\\n\")\n    log.write(\"link_design -name \" + netlist_name + \" -part \" + part + \"\\n\")\n\n    log.write(\"# Implement Design\\n\")\n    log.write(\"place_design\\n\")\n    log.write(\"route_design\\n\")\n    log.write(\"write_bitstream -force \" + netlist_name + \".bit\" + \"\\n\")\n\n    log.write(\"# End of build script\\n\")\n    log.close()\n\n    return tcl_build_script_filename\n\n\nrun()"
      ]
    }
  ],
  "metadata": {
    "kernelspec": {
      "display_name": "Python 3",
      "language": "python",
      "name": "python3"
    },
    "language_info": {
      "codemirror_mode": {
        "name": "ipython",
        "version": 3
      },
      "file_extension": ".py",
      "mimetype": "text/x-python",
      "name": "python",
      "nbconvert_exporter": "python",
      "pygments_lexer": "ipython3",
      "version": "3.6.9"
    }
  },
  "nbformat": 4,
  "nbformat_minor": 0
}