<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RISC-V VHDL: System-on-Chip: Interrupt Controller</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="fixed_styles.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RISC-V VHDL: System-on-Chip
   &#160;<span id="projectnumber">2.0</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('periphery_page_4.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">Interrupt Controller </div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><h1><a class="anchor" id="irqmp_overview"></a>
IRQ assignments</h1>
<p>IRQ pins configuration is the part of generic constants defined in file <em>ambalib/types_amba4.vhd</em>. Number of interrupts and its indexes can changed in future releases.</p>
<table class="doxtable">
<tr>
<th align="center">Pin </th><th align="left">Name </th><th align="left">Description  </th></tr>
<tr>
<td align="center">0 </td><td align="left">Unused </td><td align="left"><b>Zero</b> Interrupt pin is unsued and connected to Ground. </td></tr>
<tr>
<td align="center">1 </td><td align="left">UART1 </td><td align="left"><b>Uart 1 IRQ</b>. UART device used this line to signal CPU via Interrupt Controller that new data is available or device ready to accept new Rx data. </td></tr>
<tr>
<td align="center">2 </td><td align="left">ETHMAC </td><td align="left"><b>Ethernet IRQ</b>. </td></tr>
<tr>
<td align="center">3 </td><td align="left">GPTIMERS </td><td align="left"><b>General Purpose Timers IRQ</b>. </td></tr>
<tr>
<td align="center">4 </td><td align="left">MISS_ACCESS </td><td align="left"><b>Memory Miss Access IRQ</b>. This interrupt is generated by AXI Controller in a case of access to unmapped memory region. </td></tr>
<tr>
<td align="center">5 </td><td align="left">GNSSENGINE </td><td align="left"><b>Gnss Engine IRQ</b>. Device Specific 1 msec interrupt that schedules critical Navigation Task. </td></tr>
</table>
<h1><a class="anchor" id="irqmp_regs"></a>
IRQ Controller registers mapping</h1>
<p>IRQ Controller acts like a slave AMBA AXI4 device that is directly mapped into physical memory. Default address location for our implementation is defined by 0x80002000. Memory size is 4 KB.</p>
<dl class="section user"><dt>Interrupts Mask register (0x000).</dt><dd></dd></dl>
<table class="doxtable">
<tr>
<th align="center">Bits </th><th align="center">Type</th><th align="center">Reset </th><th align="left">Field Name</th><th align="center">Bits </th><th align="left">Description  </th></tr>
<tr>
<td align="center">32-N </td><td align="center">RW </td><td align="center">h'0 </td><td align="left">reserved </td><td align="center">31:N </td><td align="left">Reserved </td></tr>
<tr>
<td align="center">N </td><td align="center">RW </td><td align="center">all 1 </td><td align="left">mask </td><td align="center">N-1:0 </td><td align="left"><b>IRQ mask</b>. 1 equals interrupt disabled; 0 is enabled. </td></tr>
</table>
<dl class="section user"><dt>Pending Interrupts register (0x004).</dt><dd></dd></dl>
<table class="doxtable">
<tr>
<th align="center">Bits </th><th align="center">Type</th><th align="center">Reset </th><th align="left">Field Name</th><th align="center">Bits </th><th align="left">Description  </th></tr>
<tr>
<td align="center">32-N </td><td align="center">RO </td><td align="center">h'0 </td><td align="left">reserved </td><td align="center">31:N </td><td align="left">Reserved </td></tr>
<tr>
<td align="center">N </td><td align="center">RO </td><td align="center">0 </td><td align="left">pending </td><td align="center">N-1:0 </td><td align="left"><b>Pending Bits</b>. 1 signals rised interrupt. This bit is cleared by writing 1 into the register 'Clear IRQ' or writing 1 into 'Lock Register'. </td></tr>
</table>
<dl class="section user"><dt>Clear Interrupt Mask register (0x008).</dt><dd></dd></dl>
<table class="doxtable">
<tr>
<th align="center">Bits </th><th align="center">Type</th><th align="center">Reset </th><th align="left">Field Name</th><th align="center">Bits </th><th align="left">Description  </th></tr>
<tr>
<td align="center">32-N </td><td align="center">WO </td><td align="center">h'0 </td><td align="left">reserved </td><td align="center">31:N </td><td align="left">Reserved </td></tr>
<tr>
<td align="center">N </td><td align="center">WO </td><td align="center">0 </td><td align="left">clear_bit</td><td align="center">N-1:0 </td><td align="left"><b>Clear IRQ line</b>. Clear Pending interrupt register bits that are marked with 1s. </td></tr>
</table>
<dl class="section user"><dt>Raise Interrupt Mask register (0x00C).</dt><dd></dd></dl>
<table class="doxtable">
<tr>
<th align="center">Bits </th><th align="center">Type</th><th align="center">Reset </th><th align="left">Field Name</th><th align="center">Bits </th><th align="left">Description  </th></tr>
<tr>
<td align="center">32-N </td><td align="center">WO </td><td align="center">h'0 </td><td align="left">reserved </td><td align="center">31:N </td><td align="left">Reserved </td></tr>
<tr>
<td align="center">N </td><td align="center">WO </td><td align="center">0 </td><td align="left">raise_irq</td><td align="center">N-1:0 </td><td align="left"><b>Rise specified IRQ line manually</b>. This register can be used for test and debugging either as for 'system calls'. </td></tr>
</table>
<dl class="section user"><dt>ISR table address (low word) (0x010).</dt><dd></dd></dl>
<table class="doxtable">
<tr>
<th align="center">Bits </th><th align="center">Type</th><th align="center">Reset </th><th align="left">Field Name</th><th align="center">Bits </th><th align="left">Description  </th></tr>
<tr>
<td align="center">32 </td><td align="center">WR </td><td align="center">0 </td><td align="left">isr_table</td><td align="center">31:0 </td><td align="left"><b>Interrupts table address LSB</b>. This register stores address where located ISR table. This value must be intialized be Software. </td></tr>
</table>
<dl class="section user"><dt>ISR table address (high word) (0x014).</dt><dd></dd></dl>
<table class="doxtable">
<tr>
<th align="center">Bits </th><th align="center">Type</th><th align="center">Reset </th><th align="left">Field Name</th><th align="center">Bits </th><th align="left">Description  </th></tr>
<tr>
<td align="center">32 </td><td align="center">WR </td><td align="center">0 </td><td align="left">isr_table</td><td align="center">31:0 </td><td align="left"><b>Interrupts table address MSB</b>. This register stores address where located ISR table. This value must be intialized be Software. </td></tr>
</table>
<dl class="section user"><dt>ISR cause code (low word) (0x018).</dt><dd></dd></dl>
<table class="doxtable">
<tr>
<th align="center">Bits </th><th align="center">Type</th><th align="center">Reset </th><th align="left">Field Name</th><th align="center">Bits </th><th align="left">Description  </th></tr>
<tr>
<td align="center">32 </td><td align="center">WR </td><td align="center">0 </td><td align="left">dbg_cause</td><td align="center">31:0 </td><td align="left"><b>Cause of te Interrupt LSB</b>. This register stores the latest cause of the interrupt. This value is optional and updates by ROM ISR handler in current implementation. </td></tr>
</table>
<dl class="section user"><dt>ISR cause code (high word) (0x01C).</dt><dd></dd></dl>
<table class="doxtable">
<tr>
<th align="center">Bits </th><th align="center">Type</th><th align="center">Reset </th><th align="left">Field Name</th><th align="center">Bits </th><th align="left">Description  </th></tr>
<tr>
<td align="center">32 </td><td align="center">WR </td><td align="center">0 </td><td align="left">dbg_cause</td><td align="center">31:0 </td><td align="left"><b>Cause of the Interrupt MSB</b>. This register stores the latest cause of the interrupt. This value is optional and updates by ROM ISR handler in current implementation. </td></tr>
</table>
<dl class="section user"><dt>Instruction Pointer before trap (low word) (0x020).</dt><dd></dd></dl>
<table class="doxtable">
<tr>
<th align="center">Bits </th><th align="center">Type</th><th align="center">Reset </th><th align="left">Field Name</th><th align="center">Bits </th><th align="left">Description  </th></tr>
<tr>
<td align="center">32 </td><td align="center">WR </td><td align="center">0 </td><td align="left">dbg_epc </td><td align="center">31:0 </td><td align="left"><b>npc[31:0] register value before trap </b>. This register stores copy of xEPC value. This value is optional and updates by ROM ISR handler in current implementation. </td></tr>
</table>
<dl class="section user"><dt>Instruction Pointer before trap (high word) (0x024).</dt><dd></dd></dl>
<table class="doxtable">
<tr>
<th align="center">Bits </th><th align="center">Type</th><th align="center">Reset </th><th align="left">Field Name</th><th align="center">Bits </th><th align="left">Description  </th></tr>
<tr>
<td align="center">32 </td><td align="center">WR </td><td align="center">0 </td><td align="left">dbg_epc </td><td align="center">31:0 </td><td align="left"><b>npc[63:32] register value before trap</b>. This register stores copy of xEPC value. This value is optional and updates by ROM ISR handler in current implementation. </td></tr>
</table>
<dl class="section user"><dt>Lock interrupt register (0x028).</dt><dd></dd></dl>
<table class="doxtable">
<tr>
<th align="center">Bits </th><th align="center">Type</th><th align="center">Reset </th><th align="left">Field Name</th><th align="center">Bits </th><th align="left">Description  </th></tr>
<tr>
<td align="center">31 </td><td align="center">WR </td><td align="center">31h'0 </td><td align="left">reserved </td><td align="center">31:1 </td><td align="left">Reserved </td></tr>
<tr>
<td align="center">1 </td><td align="center">WR </td><td align="center">1b' </td><td align="left">lock </td><td align="center">0 </td><td align="left"><b>Lock interrupts</b>. Disabled all interrupts when this bit is 1. All new interrupt request marked as postponed and will be raised when 'lock' signal will be cleared. </td></tr>
</table>
<dl class="section user"><dt>Lock interrupt register (0x02C).</dt><dd></dd></dl>
<table class="doxtable">
<tr>
<th align="center">Bits </th><th align="center">Type</th><th align="center">Reset </th><th align="left">Field Name</th><th align="center">Bits </th><th align="left">Description  </th></tr>
<tr>
<td align="center">32 </td><td align="center">WR </td><td align="center">0 </td><td align="left">irq_idx </td><td align="center">31:0 </td><td align="left"><b>Interrupt Index</b>. This register stores current interrupt index while in ISR handler. This value is optional and updates by ROM ISR handler in current implementation. </td></tr>
</table>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
