
Airost_Week2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006004  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000027c  08006110  08006110  00007110  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800638c  0800638c  00008084  2**0
                  CONTENTS
  4 .ARM          00000008  0800638c  0800638c  0000738c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006394  08006394  00008084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006394  08006394  00007394  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006398  08006398  00007398  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000084  20000000  0800639c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c0  20000084  08006420  00008084  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000344  08006420  00008344  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00008084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c699  00000000  00000000  000080ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001dcb  00000000  00000000  00014746  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d00  00000000  00000000  00016518  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a29  00000000  00000000  00017218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000186b1  00000000  00000000  00017c41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e9ca  00000000  00000000  000302f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c2e9  00000000  00000000  0003ecbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cafa5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004450  00000000  00000000  000cafe8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000cf438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000084 	.word	0x20000084
 8000128:	00000000 	.word	0x00000000
 800012c:	080060f8 	.word	0x080060f8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000088 	.word	0x20000088
 8000148:	080060f8 	.word	0x080060f8

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <strlen>:
 8000160:	4603      	mov	r3, r0
 8000162:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000166:	2a00      	cmp	r2, #0
 8000168:	d1fb      	bne.n	8000162 <strlen+0x2>
 800016a:	1a18      	subs	r0, r3, r0
 800016c:	3801      	subs	r0, #1
 800016e:	4770      	bx	lr

08000170 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000170:	b590      	push	{r4, r7, lr}
 8000172:	b08f      	sub	sp, #60	@ 0x3c
 8000174:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000176:	f001 fcb1 	bl	8001adc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800017a:	f000 fd2b 	bl	8000bd4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800017e:	f000 febb 	bl	8000ef8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000182:	f000 fe8f 	bl	8000ea4 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8000186:	f000 fd6b 	bl	8000c60 <MX_TIM1_Init>
  MX_TIM4_Init();
 800018a:	f000 fe09 	bl	8000da0 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, &rxByte, 1);
 800018e:	2201      	movs	r2, #1
 8000190:	496e      	ldr	r1, [pc, #440]	@ (800034c <main+0x1dc>)
 8000192:	486f      	ldr	r0, [pc, #444]	@ (8000350 <main+0x1e0>)
 8000194:	f003 fb96 	bl	80038c4 <HAL_UART_Receive_IT>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1); // motor
 8000198:	2100      	movs	r1, #0
 800019a:	486e      	ldr	r0, [pc, #440]	@ (8000354 <main+0x1e4>)
 800019c:	f002 fd2c 	bl	8002bf8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1); // motor
 80001a0:	2100      	movs	r1, #0
 80001a2:	486d      	ldr	r0, [pc, #436]	@ (8000358 <main+0x1e8>)
 80001a4:	f002 fd28 	bl	8002bf8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4); // servo
 80001a8:	210c      	movs	r1, #12
 80001aa:	486b      	ldr	r0, [pc, #428]	@ (8000358 <main+0x1e8>)
 80001ac:	f002 fd24 	bl	8002bf8 <HAL_TIM_PWM_Start>
  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 24);
 80001b0:	4b69      	ldr	r3, [pc, #420]	@ (8000358 <main+0x1e8>)
 80001b2:	681b      	ldr	r3, [r3, #0]
 80001b4:	2218      	movs	r2, #24
 80001b6:	641a      	str	r2, [r3, #64]	@ 0x40
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	uint8_t buttonNow = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2);
 80001b8:	2104      	movs	r1, #4
 80001ba:	4868      	ldr	r0, [pc, #416]	@ (800035c <main+0x1ec>)
 80001bc:	f002 f834 	bl	8002228 <HAL_GPIO_ReadPin>
 80001c0:	4603      	mov	r3, r0
 80001c2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

	if (buttonPrev == 1 && buttonNow == 0)
 80001c6:	4b66      	ldr	r3, [pc, #408]	@ (8000360 <main+0x1f0>)
 80001c8:	781b      	ldrb	r3, [r3, #0]
 80001ca:	2b01      	cmp	r3, #1
 80001cc:	d11f      	bne.n	800020e <main+0x9e>
 80001ce:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80001d2:	2b00      	cmp	r3, #0
 80001d4:	d11b      	bne.n	800020e <main+0x9e>
	{
	    if (HAL_GetTick() - buttonDebounce > 10)
 80001d6:	f001 fcd9 	bl	8001b8c <HAL_GetTick>
 80001da:	4602      	mov	r2, r0
 80001dc:	4b61      	ldr	r3, [pc, #388]	@ (8000364 <main+0x1f4>)
 80001de:	681b      	ldr	r3, [r3, #0]
 80001e0:	1ad3      	subs	r3, r2, r3
 80001e2:	2b0a      	cmp	r3, #10
 80001e4:	d913      	bls.n	800020e <main+0x9e>
	    {
	        mode++;
 80001e6:	4b60      	ldr	r3, [pc, #384]	@ (8000368 <main+0x1f8>)
 80001e8:	781b      	ldrb	r3, [r3, #0]
 80001ea:	b2db      	uxtb	r3, r3
 80001ec:	3301      	adds	r3, #1
 80001ee:	b2da      	uxtb	r2, r3
 80001f0:	4b5d      	ldr	r3, [pc, #372]	@ (8000368 <main+0x1f8>)
 80001f2:	701a      	strb	r2, [r3, #0]
	        if (mode > 4)
 80001f4:	4b5c      	ldr	r3, [pc, #368]	@ (8000368 <main+0x1f8>)
 80001f6:	781b      	ldrb	r3, [r3, #0]
 80001f8:	b2db      	uxtb	r3, r3
 80001fa:	2b04      	cmp	r3, #4
 80001fc:	d902      	bls.n	8000204 <main+0x94>
	        	mode = 1;
 80001fe:	4b5a      	ldr	r3, [pc, #360]	@ (8000368 <main+0x1f8>)
 8000200:	2201      	movs	r2, #1
 8000202:	701a      	strb	r2, [r3, #0]
	        buttonDebounce = HAL_GetTick();
 8000204:	f001 fcc2 	bl	8001b8c <HAL_GetTick>
 8000208:	4603      	mov	r3, r0
 800020a:	4a56      	ldr	r2, [pc, #344]	@ (8000364 <main+0x1f4>)
 800020c:	6013      	str	r3, [r2, #0]
	    }
	}

	buttonPrev = buttonNow;
 800020e:	4a54      	ldr	r2, [pc, #336]	@ (8000360 <main+0x1f0>)
 8000210:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000214:	7013      	strb	r3, [r2, #0]

	irValue =  (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) << 3)|(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) << 2)|
 8000216:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800021a:	4854      	ldr	r0, [pc, #336]	@ (800036c <main+0x1fc>)
 800021c:	f002 f804 	bl	8002228 <HAL_GPIO_ReadPin>
 8000220:	4603      	mov	r3, r0
 8000222:	00db      	lsls	r3, r3, #3
 8000224:	b25c      	sxtb	r4, r3
 8000226:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800022a:	4850      	ldr	r0, [pc, #320]	@ (800036c <main+0x1fc>)
 800022c:	f001 fffc 	bl	8002228 <HAL_GPIO_ReadPin>
 8000230:	4603      	mov	r3, r0
 8000232:	009b      	lsls	r3, r3, #2
 8000234:	b25b      	sxtb	r3, r3
 8000236:	4323      	orrs	r3, r4
 8000238:	b25c      	sxtb	r4, r3
			(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14) << 1)|HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15);
 800023a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800023e:	484b      	ldr	r0, [pc, #300]	@ (800036c <main+0x1fc>)
 8000240:	f001 fff2 	bl	8002228 <HAL_GPIO_ReadPin>
 8000244:	4603      	mov	r3, r0
 8000246:	005b      	lsls	r3, r3, #1
	irValue =  (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) << 3)|(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) << 2)|
 8000248:	b25b      	sxtb	r3, r3
 800024a:	4323      	orrs	r3, r4
 800024c:	b25c      	sxtb	r4, r3
			(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14) << 1)|HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15);
 800024e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000252:	4846      	ldr	r0, [pc, #280]	@ (800036c <main+0x1fc>)
 8000254:	f001 ffe8 	bl	8002228 <HAL_GPIO_ReadPin>
 8000258:	4603      	mov	r3, r0
 800025a:	b25b      	sxtb	r3, r3
 800025c:	4323      	orrs	r3, r4
 800025e:	b25b      	sxtb	r3, r3
 8000260:	b2da      	uxtb	r2, r3
	irValue =  (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) << 3)|(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) << 2)|
 8000262:	4b43      	ldr	r3, [pc, #268]	@ (8000370 <main+0x200>)
 8000264:	701a      	strb	r2, [r3, #0]

	if (mode != prev_mode)
 8000266:	4b40      	ldr	r3, [pc, #256]	@ (8000368 <main+0x1f8>)
 8000268:	781b      	ldrb	r3, [r3, #0]
 800026a:	b2da      	uxtb	r2, r3
 800026c:	4b41      	ldr	r3, [pc, #260]	@ (8000374 <main+0x204>)
 800026e:	781b      	ldrb	r3, [r3, #0]
 8000270:	429a      	cmp	r2, r3
 8000272:	d00d      	beq.n	8000290 <main+0x120>
	{
		case2_triggered = 0;
 8000274:	4b40      	ldr	r3, [pc, #256]	@ (8000378 <main+0x208>)
 8000276:	2200      	movs	r2, #0
 8000278:	701a      	strb	r2, [r3, #0]
		prev_mode = mode;
 800027a:	4b3b      	ldr	r3, [pc, #236]	@ (8000368 <main+0x1f8>)
 800027c:	781b      	ldrb	r3, [r3, #0]
 800027e:	b2da      	uxtb	r2, r3
 8000280:	4b3c      	ldr	r3, [pc, #240]	@ (8000374 <main+0x204>)
 8000282:	701a      	strb	r2, [r3, #0]
		ModeLED(mode);
 8000284:	4b38      	ldr	r3, [pc, #224]	@ (8000368 <main+0x1f8>)
 8000286:	781b      	ldrb	r3, [r3, #0]
 8000288:	b2db      	uxtb	r3, r3
 800028a:	4618      	mov	r0, r3
 800028c:	f001 f8bc 	bl	8001408 <ModeLED>
	}

	switch(mode)
 8000290:	4b35      	ldr	r3, [pc, #212]	@ (8000368 <main+0x1f8>)
 8000292:	781b      	ldrb	r3, [r3, #0]
 8000294:	b2db      	uxtb	r3, r3
 8000296:	2b01      	cmp	r3, #1
 8000298:	d007      	beq.n	80002aa <main+0x13a>
 800029a:	2b00      	cmp	r3, #0
 800029c:	f340 848b 	ble.w	8000bb6 <main+0xa46>
 80002a0:	3b02      	subs	r3, #2
 80002a2:	2b02      	cmp	r3, #2
 80002a4:	f200 8487 	bhi.w	8000bb6 <main+0xa46>
 80002a8:	e06c      	b.n	8000384 <main+0x214>
	{
		case 1:
		  switch(control)
 80002aa:	4b34      	ldr	r3, [pc, #208]	@ (800037c <main+0x20c>)
 80002ac:	781b      	ldrb	r3, [r3, #0]
 80002ae:	b2db      	uxtb	r3, r3
 80002b0:	3b62      	subs	r3, #98	@ 0x62
 80002b2:	2b11      	cmp	r3, #17
 80002b4:	d835      	bhi.n	8000322 <main+0x1b2>
 80002b6:	a201      	add	r2, pc, #4	@ (adr r2, 80002bc <main+0x14c>)
 80002b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002bc:	0800030b 	.word	0x0800030b
 80002c0:	08000323 	.word	0x08000323
 80002c4:	08000323 	.word	0x08000323
 80002c8:	08000323 	.word	0x08000323
 80002cc:	08000305 	.word	0x08000305
 80002d0:	08000323 	.word	0x08000323
 80002d4:	08000323 	.word	0x08000323
 80002d8:	08000323 	.word	0x08000323
 80002dc:	08000323 	.word	0x08000323
 80002e0:	08000323 	.word	0x08000323
 80002e4:	08000311 	.word	0x08000311
 80002e8:	08000323 	.word	0x08000323
 80002ec:	08000323 	.word	0x08000323
 80002f0:	08000323 	.word	0x08000323
 80002f4:	08000323 	.word	0x08000323
 80002f8:	08000323 	.word	0x08000323
 80002fc:	08000317 	.word	0x08000317
 8000300:	0800031d 	.word	0x0800031d
		  {
			  case 'f': Forward(); break;
 8000304:	f001 f8aa 	bl	800145c <Forward>
 8000308:	e00e      	b.n	8000328 <main+0x1b8>
			  case 'b': Backward(); break;
 800030a:	f001 f8d1 	bl	80014b0 <Backward>
 800030e:	e00b      	b.n	8000328 <main+0x1b8>
			  case 'l': Left(); break;
 8000310:	f001 f8f8 	bl	8001504 <Left>
 8000314:	e008      	b.n	8000328 <main+0x1b8>
			  case 'r': Right(); break;
 8000316:	f001 f949 	bl	80015ac <Right>
 800031a:	e005      	b.n	8000328 <main+0x1b8>
			  case 's': Stop(); break;
 800031c:	f001 f970 	bl	8001600 <Stop>
 8000320:	e002      	b.n	8000328 <main+0x1b8>
			  default: Stop(); break;
 8000322:	f001 f96d 	bl	8001600 <Stop>
 8000326:	bf00      	nop
		  }
		  switch(servo)
 8000328:	4b15      	ldr	r3, [pc, #84]	@ (8000380 <main+0x210>)
 800032a:	781b      	ldrb	r3, [r3, #0]
 800032c:	b2db      	uxtb	r3, r3
 800032e:	2b47      	cmp	r3, #71	@ 0x47
 8000330:	d003      	beq.n	800033a <main+0x1ca>
 8000332:	2b52      	cmp	r3, #82	@ 0x52
 8000334:	d004      	beq.n	8000340 <main+0x1d0>
		  {
			  case 'G': Grip(); break;
			  case 'R': Release(); break;
		  }
		  break;
 8000336:	f000 bc42 	b.w	8000bbe <main+0xa4e>
			  case 'G': Grip(); break;
 800033a:	f001 f97f 	bl	800163c <Grip>
 800033e:	e002      	b.n	8000346 <main+0x1d6>
			  case 'R': Release(); break;
 8000340:	f001 f988 	bl	8001654 <Release>
 8000344:	bf00      	nop
		  break;
 8000346:	f000 bc3a 	b.w	8000bbe <main+0xa4e>
 800034a:	bf00      	nop
 800034c:	20000178 	.word	0x20000178
 8000350:	20000130 	.word	0x20000130
 8000354:	200000a0 	.word	0x200000a0
 8000358:	200000e8 	.word	0x200000e8
 800035c:	40010800 	.word	0x40010800
 8000360:	20000000 	.word	0x20000000
 8000364:	2000017c 	.word	0x2000017c
 8000368:	20000001 	.word	0x20000001
 800036c:	40010c00 	.word	0x40010c00
 8000370:	200001a1 	.word	0x200001a1
 8000374:	20000002 	.word	0x20000002
 8000378:	200001a2 	.word	0x200001a2
 800037c:	20000003 	.word	0x20000003
 8000380:	20000004 	.word	0x20000004
		case 2:
		case 3:
		case 4:
			if(!case2_triggered && (irValue == 0x0))
 8000384:	4b94      	ldr	r3, [pc, #592]	@ (80005d8 <main+0x468>)
 8000386:	781b      	ldrb	r3, [r3, #0]
 8000388:	2b00      	cmp	r3, #0
 800038a:	d146      	bne.n	800041a <main+0x2aa>
 800038c:	4b93      	ldr	r3, [pc, #588]	@ (80005dc <main+0x46c>)
 800038e:	781b      	ldrb	r3, [r3, #0]
 8000390:	2b00      	cmp	r3, #0
 8000392:	d142      	bne.n	800041a <main+0x2aa>
			{
			    Forward();
 8000394:	f001 f862 	bl	800145c <Forward>
			    case2_triggered = 1;
 8000398:	4b8f      	ldr	r3, [pc, #572]	@ (80005d8 <main+0x468>)
 800039a:	2201      	movs	r2, #1
 800039c:	701a      	strb	r2, [r3, #0]
			    case2_startTick = HAL_GetTick();
 800039e:	f001 fbf5 	bl	8001b8c <HAL_GetTick>
 80003a2:	4603      	mov	r3, r0
 80003a4:	4a8e      	ldr	r2, [pc, #568]	@ (80005e0 <main+0x470>)
 80003a6:	6013      	str	r3, [r2, #0]

			    junctionStartTime = 0;
 80003a8:	4b8e      	ldr	r3, [pc, #568]	@ (80005e4 <main+0x474>)
 80003aa:	2200      	movs	r2, #0
 80003ac:	601a      	str	r2, [r3, #0]
			    junctionDetected = 0;
 80003ae:	4b8e      	ldr	r3, [pc, #568]	@ (80005e8 <main+0x478>)
 80003b0:	2200      	movs	r2, #0
 80003b2:	701a      	strb	r2, [r3, #0]
			    junctionCounter = 0;
 80003b4:	4b8d      	ldr	r3, [pc, #564]	@ (80005ec <main+0x47c>)
 80003b6:	2200      	movs	r2, #0
 80003b8:	801a      	strh	r2, [r3, #0]
			    cooldown1 = 0;
 80003ba:	4b8d      	ldr	r3, [pc, #564]	@ (80005f0 <main+0x480>)
 80003bc:	2200      	movs	r2, #0
 80003be:	601a      	str	r2, [r3, #0]
			    lastSent = 0;
 80003c0:	4b8c      	ldr	r3, [pc, #560]	@ (80005f4 <main+0x484>)
 80003c2:	2200      	movs	r2, #0
 80003c4:	701a      	strb	r2, [r3, #0]

			    junction2StartTime = 0;
 80003c6:	4b8c      	ldr	r3, [pc, #560]	@ (80005f8 <main+0x488>)
 80003c8:	2200      	movs	r2, #0
 80003ca:	601a      	str	r2, [r3, #0]
			    junction2Detected = 0;
 80003cc:	4b8b      	ldr	r3, [pc, #556]	@ (80005fc <main+0x48c>)
 80003ce:	2200      	movs	r2, #0
 80003d0:	701a      	strb	r2, [r3, #0]
			    junction2Counter = 0;
 80003d2:	4b8b      	ldr	r3, [pc, #556]	@ (8000600 <main+0x490>)
 80003d4:	2200      	movs	r2, #0
 80003d6:	801a      	strh	r2, [r3, #0]
			    cooldown2 = 0;
 80003d8:	4b8a      	ldr	r3, [pc, #552]	@ (8000604 <main+0x494>)
 80003da:	2200      	movs	r2, #0
 80003dc:	601a      	str	r2, [r3, #0]
			    lastSentJ2 = 0;
 80003de:	4b8a      	ldr	r3, [pc, #552]	@ (8000608 <main+0x498>)
 80003e0:	2200      	movs	r2, #0
 80003e2:	701a      	strb	r2, [r3, #0]

			    RotateStartTime = 0;
 80003e4:	4b89      	ldr	r3, [pc, #548]	@ (800060c <main+0x49c>)
 80003e6:	2200      	movs	r2, #0
 80003e8:	601a      	str	r2, [r3, #0]
			    rotated = 0;
 80003ea:	4b89      	ldr	r3, [pc, #548]	@ (8000610 <main+0x4a0>)
 80003ec:	2200      	movs	r2, #0
 80003ee:	701a      	strb	r2, [r3, #0]

			    RotateBackStartTime = 0;
 80003f0:	4b88      	ldr	r3, [pc, #544]	@ (8000614 <main+0x4a4>)
 80003f2:	2200      	movs	r2, #0
 80003f4:	601a      	str	r2, [r3, #0]
			    reach = 0;
 80003f6:	4b88      	ldr	r3, [pc, #544]	@ (8000618 <main+0x4a8>)
 80003f8:	2200      	movs	r2, #0
 80003fa:	701a      	strb	r2, [r3, #0]

			    ReturnStartTime = 0;
 80003fc:	4b87      	ldr	r3, [pc, #540]	@ (800061c <main+0x4ac>)
 80003fe:	2200      	movs	r2, #0
 8000400:	601a      	str	r2, [r3, #0]
			    returnIndicationStartTime = 0;
 8000402:	4b87      	ldr	r3, [pc, #540]	@ (8000620 <main+0x4b0>)
 8000404:	2200      	movs	r2, #0
 8000406:	601a      	str	r2, [r3, #0]
			    returnIndicationCounter = 0;
 8000408:	4b86      	ldr	r3, [pc, #536]	@ (8000624 <main+0x4b4>)
 800040a:	2200      	movs	r2, #0
 800040c:	801a      	strh	r2, [r3, #0]
			    returnIndicationDetected = 0;
 800040e:	4b86      	ldr	r3, [pc, #536]	@ (8000628 <main+0x4b8>)
 8000410:	2200      	movs	r2, #0
 8000412:	701a      	strb	r2, [r3, #0]

			    j2StopTrigger = 0;
 8000414:	4b85      	ldr	r3, [pc, #532]	@ (800062c <main+0x4bc>)
 8000416:	2200      	movs	r2, #0
 8000418:	701a      	strb	r2, [r3, #0]
			}

			if(case2_triggered && !j2StopTrigger)
 800041a:	4b6f      	ldr	r3, [pc, #444]	@ (80005d8 <main+0x468>)
 800041c:	781b      	ldrb	r3, [r3, #0]
 800041e:	2b00      	cmp	r3, #0
 8000420:	f000 81b6 	beq.w	8000790 <main+0x620>
 8000424:	4b81      	ldr	r3, [pc, #516]	@ (800062c <main+0x4bc>)
 8000426:	781b      	ldrb	r3, [r3, #0]
 8000428:	2b00      	cmp	r3, #0
 800042a:	f040 81b1 	bne.w	8000790 <main+0x620>
			{
				if(HAL_GetTick() - case2_startTick >= SB)
 800042e:	f001 fbad 	bl	8001b8c <HAL_GetTick>
 8000432:	4602      	mov	r2, r0
 8000434:	4b6a      	ldr	r3, [pc, #424]	@ (80005e0 <main+0x470>)
 8000436:	681b      	ldr	r3, [r3, #0]
 8000438:	1ad3      	subs	r3, r2, r3
 800043a:	4a7d      	ldr	r2, [pc, #500]	@ (8000630 <main+0x4c0>)
 800043c:	8812      	ldrh	r2, [r2, #0]
 800043e:	b292      	uxth	r2, r2
 8000440:	4293      	cmp	r3, r2
 8000442:	f0c0 83b6 	bcc.w	8000bb2 <main+0xa42>
				{
					if ((mode == 3 && junctionCounter >= 2 && junction2Counter <= 1) ||
 8000446:	4b7b      	ldr	r3, [pc, #492]	@ (8000634 <main+0x4c4>)
 8000448:	781b      	ldrb	r3, [r3, #0]
 800044a:	b2db      	uxtb	r3, r3
 800044c:	2b03      	cmp	r3, #3
 800044e:	d107      	bne.n	8000460 <main+0x2f0>
 8000450:	4b66      	ldr	r3, [pc, #408]	@ (80005ec <main+0x47c>)
 8000452:	881b      	ldrh	r3, [r3, #0]
 8000454:	2b01      	cmp	r3, #1
 8000456:	d903      	bls.n	8000460 <main+0x2f0>
 8000458:	4b69      	ldr	r3, [pc, #420]	@ (8000600 <main+0x490>)
 800045a:	881b      	ldrh	r3, [r3, #0]
 800045c:	2b01      	cmp	r3, #1
 800045e:	d90c      	bls.n	800047a <main+0x30a>
							(mode == 4 && junctionCounter >= 2 && junction2Counter <= 2))
 8000460:	4b74      	ldr	r3, [pc, #464]	@ (8000634 <main+0x4c4>)
 8000462:	781b      	ldrb	r3, [r3, #0]
 8000464:	b2db      	uxtb	r3, r3
					if ((mode == 3 && junctionCounter >= 2 && junction2Counter <= 1) ||
 8000466:	2b04      	cmp	r3, #4
 8000468:	d13e      	bne.n	80004e8 <main+0x378>
							(mode == 4 && junctionCounter >= 2 && junction2Counter <= 2))
 800046a:	4b60      	ldr	r3, [pc, #384]	@ (80005ec <main+0x47c>)
 800046c:	881b      	ldrh	r3, [r3, #0]
 800046e:	2b01      	cmp	r3, #1
 8000470:	d93a      	bls.n	80004e8 <main+0x378>
 8000472:	4b63      	ldr	r3, [pc, #396]	@ (8000600 <main+0x490>)
 8000474:	881b      	ldrh	r3, [r3, #0]
 8000476:	2b02      	cmp	r3, #2
 8000478:	d836      	bhi.n	80004e8 <main+0x378>
					{
						switch(irValue)
 800047a:	4b58      	ldr	r3, [pc, #352]	@ (80005dc <main+0x46c>)
 800047c:	781b      	ldrb	r3, [r3, #0]
 800047e:	2b0f      	cmp	r3, #15
 8000480:	bf8c      	ite	hi
 8000482:	2201      	movhi	r2, #1
 8000484:	2200      	movls	r2, #0
 8000486:	b2d2      	uxtb	r2, r2
 8000488:	2a00      	cmp	r2, #0
 800048a:	d129      	bne.n	80004e0 <main+0x370>
 800048c:	2201      	movs	r2, #1
 800048e:	fa02 f303 	lsl.w	r3, r2, r3
 8000492:	f248 028f 	movw	r2, #32911	@ 0x808f
 8000496:	401a      	ands	r2, r3
 8000498:	2a00      	cmp	r2, #0
 800049a:	bf14      	ite	ne
 800049c:	2201      	movne	r2, #1
 800049e:	2200      	moveq	r2, #0
 80004a0:	b2d2      	uxtb	r2, r2
 80004a2:	2a00      	cmp	r2, #0
 80004a4:	d119      	bne.n	80004da <main+0x36a>
 80004a6:	f241 1210 	movw	r2, #4368	@ 0x1110
 80004aa:	401a      	ands	r2, r3
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	bf14      	ite	ne
 80004b0:	2201      	movne	r2, #1
 80004b2:	2200      	moveq	r2, #0
 80004b4:	b2d2      	uxtb	r2, r2
 80004b6:	2a00      	cmp	r2, #0
 80004b8:	d10c      	bne.n	80004d4 <main+0x364>
 80004ba:	f244 0240 	movw	r2, #16448	@ 0x4040
 80004be:	401a      	ands	r2, r3
 80004c0:	2a00      	cmp	r2, #0
 80004c2:	bf14      	ite	ne
 80004c4:	2301      	movne	r3, #1
 80004c6:	2300      	moveq	r3, #0
 80004c8:	b2db      	uxtb	r3, r3
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d008      	beq.n	80004e0 <main+0x370>
						{
							case 0b0110:case 0b1110:
								Forward();
 80004ce:	f000 ffc5 	bl	800145c <Forward>
								break;
 80004d2:	e008      	b.n	80004e6 <main+0x376>
							case 0b0100:case 0b1000:case 0b1100:
								Left();
 80004d4:	f001 f816 	bl	8001504 <Left>
								break;
 80004d8:	e005      	b.n	80004e6 <main+0x376>
							case 0b0010:case 0b0001:case 0b0011:case 0b0111:case 0b0000:case 0b1111:
								Right();
 80004da:	f001 f867 	bl	80015ac <Right>
								break;
 80004de:	e002      	b.n	80004e6 <main+0x376>
							default:
								Stop();
 80004e0:	f001 f88e 	bl	8001600 <Stop>
								break;
 80004e4:	bf00      	nop
						switch(irValue)
 80004e6:	e034      	b.n	8000552 <main+0x3e2>
						}
					}
					else
					{
						switch(irValue)
 80004e8:	4b3c      	ldr	r3, [pc, #240]	@ (80005dc <main+0x46c>)
 80004ea:	781b      	ldrb	r3, [r3, #0]
 80004ec:	2b0f      	cmp	r3, #15
 80004ee:	bf8c      	ite	hi
 80004f0:	2201      	movhi	r2, #1
 80004f2:	2200      	movls	r2, #0
 80004f4:	b2d2      	uxtb	r2, r2
 80004f6:	2a00      	cmp	r2, #0
 80004f8:	d128      	bne.n	800054c <main+0x3dc>
 80004fa:	2201      	movs	r2, #1
 80004fc:	fa02 f303 	lsl.w	r3, r2, r3
 8000500:	f248 028f 	movw	r2, #32911	@ 0x808f
 8000504:	401a      	ands	r2, r3
 8000506:	2a00      	cmp	r2, #0
 8000508:	bf14      	ite	ne
 800050a:	2201      	movne	r2, #1
 800050c:	2200      	moveq	r2, #0
 800050e:	b2d2      	uxtb	r2, r2
 8000510:	2a00      	cmp	r2, #0
 8000512:	d118      	bne.n	8000546 <main+0x3d6>
 8000514:	f245 1210 	movw	r2, #20752	@ 0x5110
 8000518:	401a      	ands	r2, r3
 800051a:	2a00      	cmp	r2, #0
 800051c:	bf14      	ite	ne
 800051e:	2201      	movne	r2, #1
 8000520:	2200      	moveq	r2, #0
 8000522:	b2d2      	uxtb	r2, r2
 8000524:	2a00      	cmp	r2, #0
 8000526:	d10b      	bne.n	8000540 <main+0x3d0>
 8000528:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800052c:	2b00      	cmp	r3, #0
 800052e:	bf14      	ite	ne
 8000530:	2301      	movne	r3, #1
 8000532:	2300      	moveq	r3, #0
 8000534:	b2db      	uxtb	r3, r3
 8000536:	2b00      	cmp	r3, #0
 8000538:	d008      	beq.n	800054c <main+0x3dc>
						{
							case 0b0110:
								Forward();
 800053a:	f000 ff8f 	bl	800145c <Forward>
								break;
 800053e:	e008      	b.n	8000552 <main+0x3e2>
							case 0b0100:case 0b1110:case 0b1000:case 0b1100:
								Left();
 8000540:	f000 ffe0 	bl	8001504 <Left>
								break;
 8000544:	e005      	b.n	8000552 <main+0x3e2>
							case 0b0010:case 0b0001:case 0b0011:case 0b0111:case 0b0000:case 0b1111:
								Right();
 8000546:	f001 f831 	bl	80015ac <Right>
								break;
 800054a:	e002      	b.n	8000552 <main+0x3e2>
							default:
								Stop();
 800054c:	f001 f858 	bl	8001600 <Stop>
								break;
 8000550:	bf00      	nop
						}
					}

			        if(HAL_GetTick() - case2_startTick >= J1B)
 8000552:	f001 fb1b 	bl	8001b8c <HAL_GetTick>
 8000556:	4602      	mov	r2, r0
 8000558:	4b21      	ldr	r3, [pc, #132]	@ (80005e0 <main+0x470>)
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	1ad3      	subs	r3, r2, r3
 800055e:	4a36      	ldr	r2, [pc, #216]	@ (8000638 <main+0x4c8>)
 8000560:	8812      	ldrh	r2, [r2, #0]
 8000562:	b292      	uxth	r2, r2
 8000564:	4293      	cmp	r3, r2
 8000566:	f0c0 808f 	bcc.w	8000688 <main+0x518>
			        {
						if (irValue == 0b0111)
 800056a:	4b1c      	ldr	r3, [pc, #112]	@ (80005dc <main+0x46c>)
 800056c:	781b      	ldrb	r3, [r3, #0]
 800056e:	2b07      	cmp	r3, #7
 8000570:	d166      	bne.n	8000640 <main+0x4d0>
						{
		                    if(junctionStartTime == 0)
 8000572:	4b1c      	ldr	r3, [pc, #112]	@ (80005e4 <main+0x474>)
 8000574:	681b      	ldr	r3, [r3, #0]
 8000576:	2b00      	cmp	r3, #0
 8000578:	d105      	bne.n	8000586 <main+0x416>
		                        junctionStartTime = HAL_GetTick();
 800057a:	f001 fb07 	bl	8001b8c <HAL_GetTick>
 800057e:	4603      	mov	r3, r0
 8000580:	4a18      	ldr	r2, [pc, #96]	@ (80005e4 <main+0x474>)
 8000582:	6013      	str	r3, [r2, #0]
 8000584:	e062      	b.n	800064c <main+0x4dc>
		                    else if(HAL_GetTick() - junctionStartTime >= J1F)
 8000586:	f001 fb01 	bl	8001b8c <HAL_GetTick>
 800058a:	4602      	mov	r2, r0
 800058c:	4b15      	ldr	r3, [pc, #84]	@ (80005e4 <main+0x474>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	1ad3      	subs	r3, r2, r3
 8000592:	4a2a      	ldr	r2, [pc, #168]	@ (800063c <main+0x4cc>)
 8000594:	8812      	ldrh	r2, [r2, #0]
 8000596:	b292      	uxth	r2, r2
 8000598:	4293      	cmp	r3, r2
 800059a:	d357      	bcc.n	800064c <main+0x4dc>
		                    {
		                        if(!junctionDetected && (HAL_GetTick() - cooldown1 >= 3000))
 800059c:	4b12      	ldr	r3, [pc, #72]	@ (80005e8 <main+0x478>)
 800059e:	781b      	ldrb	r3, [r3, #0]
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d153      	bne.n	800064c <main+0x4dc>
 80005a4:	f001 faf2 	bl	8001b8c <HAL_GetTick>
 80005a8:	4602      	mov	r2, r0
 80005aa:	4b11      	ldr	r3, [pc, #68]	@ (80005f0 <main+0x480>)
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	1ad3      	subs	r3, r2, r3
 80005b0:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 80005b4:	4293      	cmp	r3, r2
 80005b6:	d949      	bls.n	800064c <main+0x4dc>
		                        {
		                            junctionCounter++;
 80005b8:	4b0c      	ldr	r3, [pc, #48]	@ (80005ec <main+0x47c>)
 80005ba:	881b      	ldrh	r3, [r3, #0]
 80005bc:	3301      	adds	r3, #1
 80005be:	b29a      	uxth	r2, r3
 80005c0:	4b0a      	ldr	r3, [pc, #40]	@ (80005ec <main+0x47c>)
 80005c2:	801a      	strh	r2, [r3, #0]
		                            junctionDetected = 1;
 80005c4:	4b08      	ldr	r3, [pc, #32]	@ (80005e8 <main+0x478>)
 80005c6:	2201      	movs	r2, #1
 80005c8:	701a      	strb	r2, [r3, #0]
		                            cooldown1 = HAL_GetTick();
 80005ca:	f001 fadf 	bl	8001b8c <HAL_GetTick>
 80005ce:	4603      	mov	r3, r0
 80005d0:	4a07      	ldr	r2, [pc, #28]	@ (80005f0 <main+0x480>)
 80005d2:	6013      	str	r3, [r2, #0]
 80005d4:	e03a      	b.n	800064c <main+0x4dc>
 80005d6:	bf00      	nop
 80005d8:	200001a2 	.word	0x200001a2
 80005dc:	200001a1 	.word	0x200001a1
 80005e0:	200001a4 	.word	0x200001a4
 80005e4:	200001b4 	.word	0x200001b4
 80005e8:	200001a8 	.word	0x200001a8
 80005ec:	200001b0 	.word	0x200001b0
 80005f0:	200001ac 	.word	0x200001ac
 80005f4:	200001b8 	.word	0x200001b8
 80005f8:	200001c4 	.word	0x200001c4
 80005fc:	200001b9 	.word	0x200001b9
 8000600:	200001c0 	.word	0x200001c0
 8000604:	200001bc 	.word	0x200001bc
 8000608:	200001c8 	.word	0x200001c8
 800060c:	200001d0 	.word	0x200001d0
 8000610:	200001d4 	.word	0x200001d4
 8000614:	200001dc 	.word	0x200001dc
 8000618:	200001e0 	.word	0x200001e0
 800061c:	200001e4 	.word	0x200001e4
 8000620:	200001ec 	.word	0x200001ec
 8000624:	200001ea 	.word	0x200001ea
 8000628:	200001e8 	.word	0x200001e8
 800062c:	200001c9 	.word	0x200001c9
 8000630:	20000006 	.word	0x20000006
 8000634:	20000001 	.word	0x20000001
 8000638:	20000008 	.word	0x20000008
 800063c:	2000000a 	.word	0x2000000a
		                    }
						}

		                else
		                {
		                    junctionStartTime = 0;
 8000640:	4b8e      	ldr	r3, [pc, #568]	@ (800087c <main+0x70c>)
 8000642:	2200      	movs	r2, #0
 8000644:	601a      	str	r2, [r3, #0]
		                    junctionDetected = 0;
 8000646:	4b8e      	ldr	r3, [pc, #568]	@ (8000880 <main+0x710>)
 8000648:	2200      	movs	r2, #0
 800064a:	701a      	strb	r2, [r3, #0]
		                }

						if (junctionCounter != lastSent)
 800064c:	4b8d      	ldr	r3, [pc, #564]	@ (8000884 <main+0x714>)
 800064e:	781b      	ldrb	r3, [r3, #0]
 8000650:	461a      	mov	r2, r3
 8000652:	4b8d      	ldr	r3, [pc, #564]	@ (8000888 <main+0x718>)
 8000654:	881b      	ldrh	r3, [r3, #0]
 8000656:	429a      	cmp	r2, r3
 8000658:	d016      	beq.n	8000688 <main+0x518>
						{
							char msg[20];
							int len = sprintf(msg, "J:%d\n", junctionCounter);
 800065a:	4b8b      	ldr	r3, [pc, #556]	@ (8000888 <main+0x718>)
 800065c:	881b      	ldrh	r3, [r3, #0]
 800065e:	461a      	mov	r2, r3
 8000660:	f107 0318 	add.w	r3, r7, #24
 8000664:	4989      	ldr	r1, [pc, #548]	@ (800088c <main+0x71c>)
 8000666:	4618      	mov	r0, r3
 8000668:	f003 ff7e 	bl	8004568 <siprintf>
 800066c:	6338      	str	r0, [r7, #48]	@ 0x30
							HAL_UART_Transmit(&huart1, (uint16_t*)msg, len, 10);
 800066e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000670:	b29a      	uxth	r2, r3
 8000672:	f107 0118 	add.w	r1, r7, #24
 8000676:	230a      	movs	r3, #10
 8000678:	4885      	ldr	r0, [pc, #532]	@ (8000890 <main+0x720>)
 800067a:	f003 f898 	bl	80037ae <HAL_UART_Transmit>
							lastSent = junctionCounter;
 800067e:	4b82      	ldr	r3, [pc, #520]	@ (8000888 <main+0x718>)
 8000680:	881b      	ldrh	r3, [r3, #0]
 8000682:	b2da      	uxtb	r2, r3
 8000684:	4b7f      	ldr	r3, [pc, #508]	@ (8000884 <main+0x714>)
 8000686:	701a      	strb	r2, [r3, #0]
						}
			        }

			        if(junctionCounter >= 2)
 8000688:	4b7f      	ldr	r3, [pc, #508]	@ (8000888 <main+0x718>)
 800068a:	881b      	ldrh	r3, [r3, #0]
 800068c:	2b01      	cmp	r3, #1
 800068e:	d97b      	bls.n	8000788 <main+0x618>
					{
			            if(j2StartTick == 0)
 8000690:	4b80      	ldr	r3, [pc, #512]	@ (8000894 <main+0x724>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	2b00      	cmp	r3, #0
 8000696:	d104      	bne.n	80006a2 <main+0x532>
			            	j2StartTick = HAL_GetTick();
 8000698:	f001 fa78 	bl	8001b8c <HAL_GetTick>
 800069c:	4603      	mov	r3, r0
 800069e:	4a7d      	ldr	r2, [pc, #500]	@ (8000894 <main+0x724>)
 80006a0:	6013      	str	r3, [r2, #0]

			            if(HAL_GetTick() - j2StartTick >= J2B)
 80006a2:	f001 fa73 	bl	8001b8c <HAL_GetTick>
 80006a6:	4602      	mov	r2, r0
 80006a8:	4b7a      	ldr	r3, [pc, #488]	@ (8000894 <main+0x724>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	1ad3      	subs	r3, r2, r3
 80006ae:	4a7a      	ldr	r2, [pc, #488]	@ (8000898 <main+0x728>)
 80006b0:	8812      	ldrh	r2, [r2, #0]
 80006b2:	b292      	uxth	r2, r2
 80006b4:	4293      	cmp	r3, r2
 80006b6:	f0c0 827c 	bcc.w	8000bb2 <main+0xa42>
			            {
			            	if(irValue == 0b1110)
 80006ba:	4b78      	ldr	r3, [pc, #480]	@ (800089c <main+0x72c>)
 80006bc:	781b      	ldrb	r3, [r3, #0]
 80006be:	2b0e      	cmp	r3, #14
 80006c0:	d13e      	bne.n	8000740 <main+0x5d0>
			            	{
								if(junction2StartTime == 0)
 80006c2:	4b77      	ldr	r3, [pc, #476]	@ (80008a0 <main+0x730>)
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d105      	bne.n	80006d6 <main+0x566>
									junction2StartTime = HAL_GetTick();
 80006ca:	f001 fa5f 	bl	8001b8c <HAL_GetTick>
 80006ce:	4603      	mov	r3, r0
 80006d0:	4a73      	ldr	r2, [pc, #460]	@ (80008a0 <main+0x730>)
 80006d2:	6013      	str	r3, [r2, #0]
 80006d4:	e03a      	b.n	800074c <main+0x5dc>
								else if(HAL_GetTick() - junction2StartTime >= J2F)
 80006d6:	f001 fa59 	bl	8001b8c <HAL_GetTick>
 80006da:	4602      	mov	r2, r0
 80006dc:	4b70      	ldr	r3, [pc, #448]	@ (80008a0 <main+0x730>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	1ad3      	subs	r3, r2, r3
 80006e2:	4a70      	ldr	r2, [pc, #448]	@ (80008a4 <main+0x734>)
 80006e4:	8812      	ldrh	r2, [r2, #0]
 80006e6:	b292      	uxth	r2, r2
 80006e8:	4293      	cmp	r3, r2
 80006ea:	d32f      	bcc.n	800074c <main+0x5dc>
								{
									if(!junction2Detected && (HAL_GetTick()-cooldown2 >= 350))
 80006ec:	4b6e      	ldr	r3, [pc, #440]	@ (80008a8 <main+0x738>)
 80006ee:	781b      	ldrb	r3, [r3, #0]
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d12b      	bne.n	800074c <main+0x5dc>
 80006f4:	f001 fa4a 	bl	8001b8c <HAL_GetTick>
 80006f8:	4602      	mov	r2, r0
 80006fa:	4b6c      	ldr	r3, [pc, #432]	@ (80008ac <main+0x73c>)
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	1ad3      	subs	r3, r2, r3
 8000700:	f5b3 7faf 	cmp.w	r3, #350	@ 0x15e
 8000704:	d322      	bcc.n	800074c <main+0x5dc>
									{
										junction2Counter++;
 8000706:	4b6a      	ldr	r3, [pc, #424]	@ (80008b0 <main+0x740>)
 8000708:	881b      	ldrh	r3, [r3, #0]
 800070a:	3301      	adds	r3, #1
 800070c:	b29a      	uxth	r2, r3
 800070e:	4b68      	ldr	r3, [pc, #416]	@ (80008b0 <main+0x740>)
 8000710:	801a      	strh	r2, [r3, #0]
										junction2Detected = 1;
 8000712:	4b65      	ldr	r3, [pc, #404]	@ (80008a8 <main+0x738>)
 8000714:	2201      	movs	r2, #1
 8000716:	701a      	strb	r2, [r3, #0]
										cooldown2 = HAL_GetTick();
 8000718:	f001 fa38 	bl	8001b8c <HAL_GetTick>
 800071c:	4603      	mov	r3, r0
 800071e:	4a63      	ldr	r2, [pc, #396]	@ (80008ac <main+0x73c>)
 8000720:	6013      	str	r3, [r2, #0]
										if(junction2Counter >= mode-1)
 8000722:	4b63      	ldr	r3, [pc, #396]	@ (80008b0 <main+0x740>)
 8000724:	881b      	ldrh	r3, [r3, #0]
 8000726:	461a      	mov	r2, r3
 8000728:	4b62      	ldr	r3, [pc, #392]	@ (80008b4 <main+0x744>)
 800072a:	781b      	ldrb	r3, [r3, #0]
 800072c:	b2db      	uxtb	r3, r3
 800072e:	3b01      	subs	r3, #1
 8000730:	429a      	cmp	r2, r3
 8000732:	db0b      	blt.n	800074c <main+0x5dc>
										{
											j2StopTrigger = 1;
 8000734:	4b60      	ldr	r3, [pc, #384]	@ (80008b8 <main+0x748>)
 8000736:	2201      	movs	r2, #1
 8000738:	701a      	strb	r2, [r3, #0]
											Stop();
 800073a:	f000 ff61 	bl	8001600 <Stop>
 800073e:	e005      	b.n	800074c <main+0x5dc>
									}
								}
			            	}
			            	else
			            	{
			            		junction2StartTime = 0;
 8000740:	4b57      	ldr	r3, [pc, #348]	@ (80008a0 <main+0x730>)
 8000742:	2200      	movs	r2, #0
 8000744:	601a      	str	r2, [r3, #0]
								junction2Detected = 0;
 8000746:	4b58      	ldr	r3, [pc, #352]	@ (80008a8 <main+0x738>)
 8000748:	2200      	movs	r2, #0
 800074a:	701a      	strb	r2, [r3, #0]
			            	}
			            	if(junction2Counter != lastSentJ2)
 800074c:	4b5b      	ldr	r3, [pc, #364]	@ (80008bc <main+0x74c>)
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	461a      	mov	r2, r3
 8000752:	4b57      	ldr	r3, [pc, #348]	@ (80008b0 <main+0x740>)
 8000754:	881b      	ldrh	r3, [r3, #0]
 8000756:	429a      	cmp	r2, r3
 8000758:	f000 822b 	beq.w	8000bb2 <main+0xa42>
			            	{
								char msg2[20];
								int len2 = sprintf(msg2, "J2:%d\n", junction2Counter);
 800075c:	4b54      	ldr	r3, [pc, #336]	@ (80008b0 <main+0x740>)
 800075e:	881b      	ldrh	r3, [r3, #0]
 8000760:	461a      	mov	r2, r3
 8000762:	1d3b      	adds	r3, r7, #4
 8000764:	4956      	ldr	r1, [pc, #344]	@ (80008c0 <main+0x750>)
 8000766:	4618      	mov	r0, r3
 8000768:	f003 fefe 	bl	8004568 <siprintf>
 800076c:	62f8      	str	r0, [r7, #44]	@ 0x2c
								HAL_UART_Transmit(&huart1, (uint8_t*)msg2, len2, 10);
 800076e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000770:	b29a      	uxth	r2, r3
 8000772:	1d39      	adds	r1, r7, #4
 8000774:	230a      	movs	r3, #10
 8000776:	4846      	ldr	r0, [pc, #280]	@ (8000890 <main+0x720>)
 8000778:	f003 f819 	bl	80037ae <HAL_UART_Transmit>
								lastSentJ2 = junction2Counter;
 800077c:	4b4c      	ldr	r3, [pc, #304]	@ (80008b0 <main+0x740>)
 800077e:	881b      	ldrh	r3, [r3, #0]
 8000780:	b2da      	uxtb	r2, r3
 8000782:	4b4e      	ldr	r3, [pc, #312]	@ (80008bc <main+0x74c>)
 8000784:	701a      	strb	r2, [r3, #0]
				if(HAL_GetTick() - case2_startTick >= SB)
 8000786:	e214      	b.n	8000bb2 <main+0xa42>
			            	}
			            }
					}
			        else
			        {
			        	j2StartTick = 0;
 8000788:	4b42      	ldr	r3, [pc, #264]	@ (8000894 <main+0x724>)
 800078a:	2200      	movs	r2, #0
 800078c:	601a      	str	r2, [r3, #0]
				if(HAL_GetTick() - case2_startTick >= SB)
 800078e:	e210      	b.n	8000bb2 <main+0xa42>
			        }
				}
			}
			else if (j2StopTrigger == 1)
 8000790:	4b49      	ldr	r3, [pc, #292]	@ (80008b8 <main+0x748>)
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	2b01      	cmp	r3, #1
 8000796:	f040 809d 	bne.w	80008d4 <main+0x764>
			{
			    if (RotateStartTime == 0)
 800079a:	4b4a      	ldr	r3, [pc, #296]	@ (80008c4 <main+0x754>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d106      	bne.n	80007b0 <main+0x640>
			    {
			    	Left();
 80007a2:	f000 feaf 	bl	8001504 <Left>
			    	RotateStartTime = HAL_GetTick();
 80007a6:	f001 f9f1 	bl	8001b8c <HAL_GetTick>
 80007aa:	4603      	mov	r3, r0
 80007ac:	4a45      	ldr	r2, [pc, #276]	@ (80008c4 <main+0x754>)
 80007ae:	6013      	str	r3, [r2, #0]
			    }

			    if (!rotated && (HAL_GetTick() - RotateStartTime >= R1B))
 80007b0:	4b45      	ldr	r3, [pc, #276]	@ (80008c8 <main+0x758>)
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d118      	bne.n	80007ea <main+0x67a>
 80007b8:	f001 f9e8 	bl	8001b8c <HAL_GetTick>
 80007bc:	4602      	mov	r2, r0
 80007be:	4b41      	ldr	r3, [pc, #260]	@ (80008c4 <main+0x754>)
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	1ad3      	subs	r3, r2, r3
 80007c4:	4a41      	ldr	r2, [pc, #260]	@ (80008cc <main+0x75c>)
 80007c6:	8812      	ldrh	r2, [r2, #0]
 80007c8:	b292      	uxth	r2, r2
 80007ca:	4293      	cmp	r3, r2
 80007cc:	d30d      	bcc.n	80007ea <main+0x67a>
			    {
			        if (irValue == 0b0110)
 80007ce:	4b33      	ldr	r3, [pc, #204]	@ (800089c <main+0x72c>)
 80007d0:	781b      	ldrb	r3, [r3, #0]
 80007d2:	2b06      	cmp	r3, #6
 80007d4:	d109      	bne.n	80007ea <main+0x67a>
			        {
			        	rotated = 1;
 80007d6:	4b3c      	ldr	r3, [pc, #240]	@ (80008c8 <main+0x758>)
 80007d8:	2201      	movs	r2, #1
 80007da:	701a      	strb	r2, [r3, #0]
			        	settleStart = HAL_GetTick();
 80007dc:	f001 f9d6 	bl	8001b8c <HAL_GetTick>
 80007e0:	4603      	mov	r3, r0
 80007e2:	4a3b      	ldr	r2, [pc, #236]	@ (80008d0 <main+0x760>)
 80007e4:	6013      	str	r3, [r2, #0]
			            Stop();
 80007e6:	f000 ff0b 	bl	8001600 <Stop>
			        }
			    }

			    if (rotated)
 80007ea:	4b37      	ldr	r3, [pc, #220]	@ (80008c8 <main+0x758>)
 80007ec:	781b      	ldrb	r3, [r3, #0]
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	f000 81e4 	beq.w	8000bbc <main+0xa4c>
				{
			        if (HAL_GetTick() - settleStart < 100)
 80007f4:	f001 f9ca 	bl	8001b8c <HAL_GetTick>
 80007f8:	4602      	mov	r2, r0
 80007fa:	4b35      	ldr	r3, [pc, #212]	@ (80008d0 <main+0x760>)
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	1ad3      	subs	r3, r2, r3
 8000800:	2b63      	cmp	r3, #99	@ 0x63
 8000802:	d802      	bhi.n	800080a <main+0x69a>
			        {
			            Stop();
 8000804:	f000 fefc 	bl	8001600 <Stop>
			else if (j2StopTrigger == 4)
			{
				Stop();
				Release();
			}
			break;
 8000808:	e1d8      	b.n	8000bbc <main+0xa4c>
			        	switch(irValue)
 800080a:	4b24      	ldr	r3, [pc, #144]	@ (800089c <main+0x72c>)
 800080c:	781b      	ldrb	r3, [r3, #0]
 800080e:	2b0f      	cmp	r3, #15
 8000810:	d831      	bhi.n	8000876 <main+0x706>
 8000812:	a201      	add	r2, pc, #4	@ (adr r2, 8000818 <main+0x6a8>)
 8000814:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000818:	0800085f 	.word	0x0800085f
 800081c:	08000865 	.word	0x08000865
 8000820:	08000865 	.word	0x08000865
 8000824:	08000865 	.word	0x08000865
 8000828:	0800085f 	.word	0x0800085f
 800082c:	08000877 	.word	0x08000877
 8000830:	08000859 	.word	0x08000859
 8000834:	08000865 	.word	0x08000865
 8000838:	0800085f 	.word	0x0800085f
 800083c:	08000877 	.word	0x08000877
 8000840:	08000877 	.word	0x08000877
 8000844:	08000877 	.word	0x08000877
 8000848:	0800085f 	.word	0x0800085f
 800084c:	08000877 	.word	0x08000877
 8000850:	0800085f 	.word	0x0800085f
 8000854:	0800086b 	.word	0x0800086b
								Forward();
 8000858:	f000 fe00 	bl	800145c <Forward>
								break;
 800085c:	e1aa      	b.n	8000bb4 <main+0xa44>
								Left();
 800085e:	f000 fe51 	bl	8001504 <Left>
								break;
 8000862:	e1a7      	b.n	8000bb4 <main+0xa44>
								Right();
 8000864:	f000 fea2 	bl	80015ac <Right>
								break;
 8000868:	e1a4      	b.n	8000bb4 <main+0xa44>
								j2StopTrigger=2;
 800086a:	4b13      	ldr	r3, [pc, #76]	@ (80008b8 <main+0x748>)
 800086c:	2202      	movs	r2, #2
 800086e:	701a      	strb	r2, [r3, #0]
								Grip();
 8000870:	f000 fee4 	bl	800163c <Grip>
								break;
 8000874:	e19e      	b.n	8000bb4 <main+0xa44>
								Stop();
 8000876:	f000 fec3 	bl	8001600 <Stop>
								break;
 800087a:	e19b      	b.n	8000bb4 <main+0xa44>
 800087c:	200001b4 	.word	0x200001b4
 8000880:	200001a8 	.word	0x200001a8
 8000884:	200001b8 	.word	0x200001b8
 8000888:	200001b0 	.word	0x200001b0
 800088c:	08006110 	.word	0x08006110
 8000890:	20000130 	.word	0x20000130
 8000894:	200001cc 	.word	0x200001cc
 8000898:	2000000c 	.word	0x2000000c
 800089c:	200001a1 	.word	0x200001a1
 80008a0:	200001c4 	.word	0x200001c4
 80008a4:	2000000e 	.word	0x2000000e
 80008a8:	200001b9 	.word	0x200001b9
 80008ac:	200001bc 	.word	0x200001bc
 80008b0:	200001c0 	.word	0x200001c0
 80008b4:	20000001 	.word	0x20000001
 80008b8:	200001c9 	.word	0x200001c9
 80008bc:	200001c8 	.word	0x200001c8
 80008c0:	08006118 	.word	0x08006118
 80008c4:	200001d0 	.word	0x200001d0
 80008c8:	200001d4 	.word	0x200001d4
 80008cc:	20000010 	.word	0x20000010
 80008d0:	200001d8 	.word	0x200001d8
			else if(j2StopTrigger == 2)
 80008d4:	4b9c      	ldr	r3, [pc, #624]	@ (8000b48 <main+0x9d8>)
 80008d6:	781b      	ldrb	r3, [r3, #0]
 80008d8:	2b02      	cmp	r3, #2
 80008da:	f040 80c0 	bne.w	8000a5e <main+0x8ee>
				if(RotateBackStartTime == 0)
 80008de:	4b9b      	ldr	r3, [pc, #620]	@ (8000b4c <main+0x9dc>)
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d106      	bne.n	80008f4 <main+0x784>
					LeftFast();
 80008e6:	f000 fe37 	bl	8001558 <LeftFast>
					RotateBackStartTime = HAL_GetTick();
 80008ea:	f001 f94f 	bl	8001b8c <HAL_GetTick>
 80008ee:	4603      	mov	r3, r0
 80008f0:	4a96      	ldr	r2, [pc, #600]	@ (8000b4c <main+0x9dc>)
 80008f2:	6013      	str	r3, [r2, #0]
				if (HAL_GetTick() - RotateBackStartTime < RBS)
 80008f4:	f001 f94a 	bl	8001b8c <HAL_GetTick>
 80008f8:	4602      	mov	r2, r0
 80008fa:	4b94      	ldr	r3, [pc, #592]	@ (8000b4c <main+0x9dc>)
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	1ad3      	subs	r3, r2, r3
 8000900:	4a93      	ldr	r2, [pc, #588]	@ (8000b50 <main+0x9e0>)
 8000902:	8812      	ldrh	r2, [r2, #0]
 8000904:	b292      	uxth	r2, r2
 8000906:	4293      	cmp	r3, r2
 8000908:	f080 80a5 	bcs.w	8000a56 <main+0x8e6>
					if(!reach && (HAL_GetTick() - RotateBackStartTime >= LL))
 800090c:	4b91      	ldr	r3, [pc, #580]	@ (8000b54 <main+0x9e4>)
 800090e:	781b      	ldrb	r3, [r3, #0]
 8000910:	2b00      	cmp	r3, #0
 8000912:	d11c      	bne.n	800094e <main+0x7de>
 8000914:	f001 f93a 	bl	8001b8c <HAL_GetTick>
 8000918:	4602      	mov	r2, r0
 800091a:	4b8c      	ldr	r3, [pc, #560]	@ (8000b4c <main+0x9dc>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	1ad3      	subs	r3, r2, r3
 8000920:	4a8d      	ldr	r2, [pc, #564]	@ (8000b58 <main+0x9e8>)
 8000922:	8812      	ldrh	r2, [r2, #0]
 8000924:	b292      	uxth	r2, r2
 8000926:	4293      	cmp	r3, r2
 8000928:	d311      	bcc.n	800094e <main+0x7de>
						LeftFast();
 800092a:	f000 fe15 	bl	8001558 <LeftFast>
						if (irValue == 0b0110)
 800092e:	4b8b      	ldr	r3, [pc, #556]	@ (8000b5c <main+0x9ec>)
 8000930:	781b      	ldrb	r3, [r3, #0]
 8000932:	2b06      	cmp	r3, #6
 8000934:	f040 813e 	bne.w	8000bb4 <main+0xa44>
							reach = 1;
 8000938:	4b86      	ldr	r3, [pc, #536]	@ (8000b54 <main+0x9e4>)
 800093a:	2201      	movs	r2, #1
 800093c:	701a      	strb	r2, [r3, #0]
							settleStart = HAL_GetTick();
 800093e:	f001 f925 	bl	8001b8c <HAL_GetTick>
 8000942:	4603      	mov	r3, r0
 8000944:	4a86      	ldr	r2, [pc, #536]	@ (8000b60 <main+0x9f0>)
 8000946:	6013      	str	r3, [r2, #0]
							Stop();
 8000948:	f000 fe5a 	bl	8001600 <Stop>
						if (irValue == 0b0110)
 800094c:	e132      	b.n	8000bb4 <main+0xa44>
					else if(reach)
 800094e:	4b81      	ldr	r3, [pc, #516]	@ (8000b54 <main+0x9e4>)
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	2b00      	cmp	r3, #0
 8000954:	f000 8132 	beq.w	8000bbc <main+0xa4c>
						if(HAL_GetTick() - settleStart < 200)
 8000958:	f001 f918 	bl	8001b8c <HAL_GetTick>
 800095c:	4602      	mov	r2, r0
 800095e:	4b80      	ldr	r3, [pc, #512]	@ (8000b60 <main+0x9f0>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	1ad3      	subs	r3, r2, r3
 8000964:	2bc7      	cmp	r3, #199	@ 0xc7
 8000966:	d802      	bhi.n	800096e <main+0x7fe>
							Stop();
 8000968:	f000 fe4a 	bl	8001600 <Stop>
			break;
 800096c:	e126      	b.n	8000bbc <main+0xa4c>
							if (mode==2 || mode ==3)
 800096e:	4b7d      	ldr	r3, [pc, #500]	@ (8000b64 <main+0x9f4>)
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	b2db      	uxtb	r3, r3
 8000974:	2b02      	cmp	r3, #2
 8000976:	d004      	beq.n	8000982 <main+0x812>
 8000978:	4b7a      	ldr	r3, [pc, #488]	@ (8000b64 <main+0x9f4>)
 800097a:	781b      	ldrb	r3, [r3, #0]
 800097c:	b2db      	uxtb	r3, r3
 800097e:	2b03      	cmp	r3, #3
 8000980:	d135      	bne.n	80009ee <main+0x87e>
								switch(irValue)
 8000982:	4b76      	ldr	r3, [pc, #472]	@ (8000b5c <main+0x9ec>)
 8000984:	781b      	ldrb	r3, [r3, #0]
 8000986:	2b0f      	cmp	r3, #15
 8000988:	bf8c      	ite	hi
 800098a:	2201      	movhi	r2, #1
 800098c:	2200      	movls	r2, #0
 800098e:	b2d2      	uxtb	r2, r2
 8000990:	2a00      	cmp	r2, #0
 8000992:	d128      	bne.n	80009e6 <main+0x876>
 8000994:	2201      	movs	r2, #1
 8000996:	fa02 f303 	lsl.w	r3, r2, r3
 800099a:	f248 028f 	movw	r2, #32911	@ 0x808f
 800099e:	401a      	ands	r2, r3
 80009a0:	2a00      	cmp	r2, #0
 80009a2:	bf14      	ite	ne
 80009a4:	2201      	movne	r2, #1
 80009a6:	2200      	moveq	r2, #0
 80009a8:	b2d2      	uxtb	r2, r2
 80009aa:	2a00      	cmp	r2, #0
 80009ac:	d118      	bne.n	80009e0 <main+0x870>
 80009ae:	f245 1210 	movw	r2, #20752	@ 0x5110
 80009b2:	401a      	ands	r2, r3
 80009b4:	2a00      	cmp	r2, #0
 80009b6:	bf14      	ite	ne
 80009b8:	2201      	movne	r2, #1
 80009ba:	2200      	moveq	r2, #0
 80009bc:	b2d2      	uxtb	r2, r2
 80009be:	2a00      	cmp	r2, #0
 80009c0:	d10b      	bne.n	80009da <main+0x86a>
 80009c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	bf14      	ite	ne
 80009ca:	2301      	movne	r3, #1
 80009cc:	2300      	moveq	r3, #0
 80009ce:	b2db      	uxtb	r3, r3
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d008      	beq.n	80009e6 <main+0x876>
										Forward();
 80009d4:	f000 fd42 	bl	800145c <Forward>
										break;
 80009d8:	e008      	b.n	80009ec <main+0x87c>
										Left();
 80009da:	f000 fd93 	bl	8001504 <Left>
										break;
 80009de:	e005      	b.n	80009ec <main+0x87c>
										Right();
 80009e0:	f000 fde4 	bl	80015ac <Right>
										break;
 80009e4:	e002      	b.n	80009ec <main+0x87c>
										Left();
 80009e6:	f000 fd8d 	bl	8001504 <Left>
										break;
 80009ea:	bf00      	nop
								switch(irValue)
 80009ec:	e0e2      	b.n	8000bb4 <main+0xa44>
								switch(irValue)
 80009ee:	4b5b      	ldr	r3, [pc, #364]	@ (8000b5c <main+0x9ec>)
 80009f0:	781b      	ldrb	r3, [r3, #0]
 80009f2:	2b0f      	cmp	r3, #15
 80009f4:	bf8c      	ite	hi
 80009f6:	2201      	movhi	r2, #1
 80009f8:	2200      	movls	r2, #0
 80009fa:	b2d2      	uxtb	r2, r2
 80009fc:	2a00      	cmp	r2, #0
 80009fe:	d127      	bne.n	8000a50 <main+0x8e0>
 8000a00:	2201      	movs	r2, #1
 8000a02:	fa02 f303 	lsl.w	r3, r2, r3
 8000a06:	f003 028f 	and.w	r2, r3, #143	@ 0x8f
 8000a0a:	2a00      	cmp	r2, #0
 8000a0c:	bf14      	ite	ne
 8000a0e:	2201      	movne	r2, #1
 8000a10:	2200      	moveq	r2, #0
 8000a12:	b2d2      	uxtb	r2, r2
 8000a14:	2a00      	cmp	r2, #0
 8000a16:	d118      	bne.n	8000a4a <main+0x8da>
 8000a18:	f24d 1210 	movw	r2, #53520	@ 0xd110
 8000a1c:	401a      	ands	r2, r3
 8000a1e:	2a00      	cmp	r2, #0
 8000a20:	bf14      	ite	ne
 8000a22:	2201      	movne	r2, #1
 8000a24:	2200      	moveq	r2, #0
 8000a26:	b2d2      	uxtb	r2, r2
 8000a28:	2a00      	cmp	r2, #0
 8000a2a:	d10b      	bne.n	8000a44 <main+0x8d4>
 8000a2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	bf14      	ite	ne
 8000a34:	2301      	movne	r3, #1
 8000a36:	2300      	moveq	r3, #0
 8000a38:	b2db      	uxtb	r3, r3
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d008      	beq.n	8000a50 <main+0x8e0>
										Forward();
 8000a3e:	f000 fd0d 	bl	800145c <Forward>
										break;
 8000a42:	e0b7      	b.n	8000bb4 <main+0xa44>
										Left();
 8000a44:	f000 fd5e 	bl	8001504 <Left>
										break;
 8000a48:	e0b4      	b.n	8000bb4 <main+0xa44>
										Right();
 8000a4a:	f000 fdaf 	bl	80015ac <Right>
										break;
 8000a4e:	e0b1      	b.n	8000bb4 <main+0xa44>
										Left();
 8000a50:	f000 fd58 	bl	8001504 <Left>
										break;
 8000a54:	e0ae      	b.n	8000bb4 <main+0xa44>
					j2StopTrigger = 3;
 8000a56:	4b3c      	ldr	r3, [pc, #240]	@ (8000b48 <main+0x9d8>)
 8000a58:	2203      	movs	r2, #3
 8000a5a:	701a      	strb	r2, [r3, #0]
			break;
 8000a5c:	e0ae      	b.n	8000bbc <main+0xa4c>
			else if(j2StopTrigger==3)
 8000a5e:	4b3a      	ldr	r3, [pc, #232]	@ (8000b48 <main+0x9d8>)
 8000a60:	781b      	ldrb	r3, [r3, #0]
 8000a62:	2b03      	cmp	r3, #3
 8000a64:	f040 809c 	bne.w	8000ba0 <main+0xa30>
				if (ReturnStartTime == 0)
 8000a68:	4b3f      	ldr	r3, [pc, #252]	@ (8000b68 <main+0x9f8>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d104      	bne.n	8000a7a <main+0x90a>
					ReturnStartTime = HAL_GetTick();
 8000a70:	f001 f88c 	bl	8001b8c <HAL_GetTick>
 8000a74:	4603      	mov	r3, r0
 8000a76:	4a3c      	ldr	r2, [pc, #240]	@ (8000b68 <main+0x9f8>)
 8000a78:	6013      	str	r3, [r2, #0]
				switch(irValue)
 8000a7a:	4b38      	ldr	r3, [pc, #224]	@ (8000b5c <main+0x9ec>)
 8000a7c:	781b      	ldrb	r3, [r3, #0]
 8000a7e:	2b0f      	cmp	r3, #15
 8000a80:	bf8c      	ite	hi
 8000a82:	2201      	movhi	r2, #1
 8000a84:	2200      	movls	r2, #0
 8000a86:	b2d2      	uxtb	r2, r2
 8000a88:	2a00      	cmp	r2, #0
 8000a8a:	d127      	bne.n	8000adc <main+0x96c>
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a92:	f24d 1211 	movw	r2, #53521	@ 0xd111
 8000a96:	401a      	ands	r2, r3
 8000a98:	2a00      	cmp	r2, #0
 8000a9a:	bf14      	ite	ne
 8000a9c:	2201      	movne	r2, #1
 8000a9e:	2200      	moveq	r2, #0
 8000aa0:	b2d2      	uxtb	r2, r2
 8000aa2:	2a00      	cmp	r2, #0
 8000aa4:	d114      	bne.n	8000ad0 <main+0x960>
 8000aa6:	f003 028e 	and.w	r2, r3, #142	@ 0x8e
 8000aaa:	2a00      	cmp	r2, #0
 8000aac:	bf14      	ite	ne
 8000aae:	2201      	movne	r2, #1
 8000ab0:	2200      	moveq	r2, #0
 8000ab2:	b2d2      	uxtb	r2, r2
 8000ab4:	2a00      	cmp	r2, #0
 8000ab6:	d10e      	bne.n	8000ad6 <main+0x966>
 8000ab8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	bf14      	ite	ne
 8000ac0:	2301      	movne	r3, #1
 8000ac2:	2300      	moveq	r3, #0
 8000ac4:	b2db      	uxtb	r3, r3
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d008      	beq.n	8000adc <main+0x96c>
						Forward();
 8000aca:	f000 fcc7 	bl	800145c <Forward>
						break;
 8000ace:	e008      	b.n	8000ae2 <main+0x972>
						Left();
 8000ad0:	f000 fd18 	bl	8001504 <Left>
						break;
 8000ad4:	e005      	b.n	8000ae2 <main+0x972>
						Right();
 8000ad6:	f000 fd69 	bl	80015ac <Right>
						break;
 8000ada:	e002      	b.n	8000ae2 <main+0x972>
						Left();
 8000adc:	f000 fd12 	bl	8001504 <Left>
						break;
 8000ae0:	bf00      	nop
		        if(HAL_GetTick() - ReturnStartTime >= RB)
 8000ae2:	f001 f853 	bl	8001b8c <HAL_GetTick>
 8000ae6:	4602      	mov	r2, r0
 8000ae8:	4b1f      	ldr	r3, [pc, #124]	@ (8000b68 <main+0x9f8>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	1ad3      	subs	r3, r2, r3
 8000aee:	4a1f      	ldr	r2, [pc, #124]	@ (8000b6c <main+0x9fc>)
 8000af0:	8812      	ldrh	r2, [r2, #0]
 8000af2:	b292      	uxth	r2, r2
 8000af4:	4293      	cmp	r3, r2
 8000af6:	d361      	bcc.n	8000bbc <main+0xa4c>
					if (irValue == 0b1111)
 8000af8:	4b18      	ldr	r3, [pc, #96]	@ (8000b5c <main+0x9ec>)
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	2b0f      	cmp	r3, #15
 8000afe:	d13f      	bne.n	8000b80 <main+0xa10>
	                    if(returnIndicationStartTime == 0)
 8000b00:	4b1b      	ldr	r3, [pc, #108]	@ (8000b70 <main+0xa00>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d105      	bne.n	8000b14 <main+0x9a4>
	                    	returnIndicationStartTime = HAL_GetTick();
 8000b08:	f001 f840 	bl	8001b8c <HAL_GetTick>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	4a18      	ldr	r2, [pc, #96]	@ (8000b70 <main+0xa00>)
 8000b10:	6013      	str	r3, [r2, #0]
 8000b12:	e03b      	b.n	8000b8c <main+0xa1c>
	                    else if(HAL_GetTick() - returnIndicationStartTime >= RIF)
 8000b14:	f001 f83a 	bl	8001b8c <HAL_GetTick>
 8000b18:	4602      	mov	r2, r0
 8000b1a:	4b15      	ldr	r3, [pc, #84]	@ (8000b70 <main+0xa00>)
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	1ad3      	subs	r3, r2, r3
 8000b20:	4a14      	ldr	r2, [pc, #80]	@ (8000b74 <main+0xa04>)
 8000b22:	8812      	ldrh	r2, [r2, #0]
 8000b24:	b292      	uxth	r2, r2
 8000b26:	4293      	cmp	r3, r2
 8000b28:	d330      	bcc.n	8000b8c <main+0xa1c>
	                        if(!returnIndicationDetected)
 8000b2a:	4b13      	ldr	r3, [pc, #76]	@ (8000b78 <main+0xa08>)
 8000b2c:	781b      	ldrb	r3, [r3, #0]
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d12c      	bne.n	8000b8c <main+0xa1c>
	                            returnIndicationCounter++;
 8000b32:	4b12      	ldr	r3, [pc, #72]	@ (8000b7c <main+0xa0c>)
 8000b34:	881b      	ldrh	r3, [r3, #0]
 8000b36:	3301      	adds	r3, #1
 8000b38:	b29a      	uxth	r2, r3
 8000b3a:	4b10      	ldr	r3, [pc, #64]	@ (8000b7c <main+0xa0c>)
 8000b3c:	801a      	strh	r2, [r3, #0]
	                            returnIndicationDetected = 1;
 8000b3e:	4b0e      	ldr	r3, [pc, #56]	@ (8000b78 <main+0xa08>)
 8000b40:	2201      	movs	r2, #1
 8000b42:	701a      	strb	r2, [r3, #0]
 8000b44:	e022      	b.n	8000b8c <main+0xa1c>
 8000b46:	bf00      	nop
 8000b48:	200001c9 	.word	0x200001c9
 8000b4c:	200001dc 	.word	0x200001dc
 8000b50:	20000012 	.word	0x20000012
 8000b54:	200001e0 	.word	0x200001e0
 8000b58:	20000014 	.word	0x20000014
 8000b5c:	200001a1 	.word	0x200001a1
 8000b60:	200001d8 	.word	0x200001d8
 8000b64:	20000001 	.word	0x20000001
 8000b68:	200001e4 	.word	0x200001e4
 8000b6c:	20000016 	.word	0x20000016
 8000b70:	200001ec 	.word	0x200001ec
 8000b74:	20000018 	.word	0x20000018
 8000b78:	200001e8 	.word	0x200001e8
 8000b7c:	200001ea 	.word	0x200001ea
	                	returnIndicationStartTime = 0;
 8000b80:	4b10      	ldr	r3, [pc, #64]	@ (8000bc4 <main+0xa54>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	601a      	str	r2, [r3, #0]
	                	returnIndicationDetected = 0;
 8000b86:	4b10      	ldr	r3, [pc, #64]	@ (8000bc8 <main+0xa58>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	701a      	strb	r2, [r3, #0]
					if (returnIndicationCounter==1)
 8000b8c:	4b0f      	ldr	r3, [pc, #60]	@ (8000bcc <main+0xa5c>)
 8000b8e:	881b      	ldrh	r3, [r3, #0]
 8000b90:	2b01      	cmp	r3, #1
 8000b92:	d113      	bne.n	8000bbc <main+0xa4c>
						j2StopTrigger = 4;
 8000b94:	4b0e      	ldr	r3, [pc, #56]	@ (8000bd0 <main+0xa60>)
 8000b96:	2204      	movs	r2, #4
 8000b98:	701a      	strb	r2, [r3, #0]
						Stop();
 8000b9a:	f000 fd31 	bl	8001600 <Stop>
			break;
 8000b9e:	e00d      	b.n	8000bbc <main+0xa4c>
			else if (j2StopTrigger == 4)
 8000ba0:	4b0b      	ldr	r3, [pc, #44]	@ (8000bd0 <main+0xa60>)
 8000ba2:	781b      	ldrb	r3, [r3, #0]
 8000ba4:	2b04      	cmp	r3, #4
 8000ba6:	d109      	bne.n	8000bbc <main+0xa4c>
				Stop();
 8000ba8:	f000 fd2a 	bl	8001600 <Stop>
				Release();
 8000bac:	f000 fd52 	bl	8001654 <Release>
			break;
 8000bb0:	e004      	b.n	8000bbc <main+0xa4c>
				if(HAL_GetTick() - case2_startTick >= SB)
 8000bb2:	bf00      	nop
			break;
 8000bb4:	e002      	b.n	8000bbc <main+0xa4c>
		default:
			break;
 8000bb6:	bf00      	nop
 8000bb8:	f7ff bafe 	b.w	80001b8 <main+0x48>
			break;
 8000bbc:	bf00      	nop
  {
 8000bbe:	f7ff bafb 	b.w	80001b8 <main+0x48>
 8000bc2:	bf00      	nop
 8000bc4:	200001ec 	.word	0x200001ec
 8000bc8:	200001e8 	.word	0x200001e8
 8000bcc:	200001ea 	.word	0x200001ea
 8000bd0:	200001c9 	.word	0x200001c9

08000bd4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b090      	sub	sp, #64	@ 0x40
 8000bd8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bda:	f107 0318 	add.w	r3, r7, #24
 8000bde:	2228      	movs	r2, #40	@ 0x28
 8000be0:	2100      	movs	r1, #0
 8000be2:	4618      	mov	r0, r3
 8000be4:	f003 fd4f 	bl	8004686 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000be8:	1d3b      	adds	r3, r7, #4
 8000bea:	2200      	movs	r2, #0
 8000bec:	601a      	str	r2, [r3, #0]
 8000bee:	605a      	str	r2, [r3, #4]
 8000bf0:	609a      	str	r2, [r3, #8]
 8000bf2:	60da      	str	r2, [r3, #12]
 8000bf4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000bf6:	2301      	movs	r3, #1
 8000bf8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000bfa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000bfe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000c00:	2300      	movs	r3, #0
 8000c02:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c04:	2301      	movs	r3, #1
 8000c06:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c08:	2302      	movs	r3, #2
 8000c0a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c0c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000c10:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000c12:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000c16:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c18:	f107 0318 	add.w	r3, r7, #24
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	f001 fb33 	bl	8002288 <HAL_RCC_OscConfig>
 8000c22:	4603      	mov	r3, r0
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d001      	beq.n	8000c2c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000c28:	f000 fd20 	bl	800166c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c2c:	230f      	movs	r3, #15
 8000c2e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c30:	2302      	movs	r3, #2
 8000c32:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c34:	2300      	movs	r3, #0
 8000c36:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c38:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c3c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c42:	1d3b      	adds	r3, r7, #4
 8000c44:	2102      	movs	r1, #2
 8000c46:	4618      	mov	r0, r3
 8000c48:	f001 fda0 	bl	800278c <HAL_RCC_ClockConfig>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d001      	beq.n	8000c56 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000c52:	f000 fd0b 	bl	800166c <Error_Handler>
  }
}
 8000c56:	bf00      	nop
 8000c58:	3740      	adds	r7, #64	@ 0x40
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
	...

08000c60 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b096      	sub	sp, #88	@ 0x58
 8000c64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c66:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	601a      	str	r2, [r3, #0]
 8000c6e:	605a      	str	r2, [r3, #4]
 8000c70:	609a      	str	r2, [r3, #8]
 8000c72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c74:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000c78:	2200      	movs	r2, #0
 8000c7a:	601a      	str	r2, [r3, #0]
 8000c7c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c82:	2200      	movs	r2, #0
 8000c84:	601a      	str	r2, [r3, #0]
 8000c86:	605a      	str	r2, [r3, #4]
 8000c88:	609a      	str	r2, [r3, #8]
 8000c8a:	60da      	str	r2, [r3, #12]
 8000c8c:	611a      	str	r2, [r3, #16]
 8000c8e:	615a      	str	r2, [r3, #20]
 8000c90:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000c92:	1d3b      	adds	r3, r7, #4
 8000c94:	2220      	movs	r2, #32
 8000c96:	2100      	movs	r1, #0
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f003 fcf4 	bl	8004686 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000c9e:	4b3e      	ldr	r3, [pc, #248]	@ (8000d98 <MX_TIM1_Init+0x138>)
 8000ca0:	4a3e      	ldr	r2, [pc, #248]	@ (8000d9c <MX_TIM1_Init+0x13c>)
 8000ca2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7199;
 8000ca4:	4b3c      	ldr	r3, [pc, #240]	@ (8000d98 <MX_TIM1_Init+0x138>)
 8000ca6:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8000caa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cac:	4b3a      	ldr	r3, [pc, #232]	@ (8000d98 <MX_TIM1_Init+0x138>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 199;
 8000cb2:	4b39      	ldr	r3, [pc, #228]	@ (8000d98 <MX_TIM1_Init+0x138>)
 8000cb4:	22c7      	movs	r2, #199	@ 0xc7
 8000cb6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cb8:	4b37      	ldr	r3, [pc, #220]	@ (8000d98 <MX_TIM1_Init+0x138>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000cbe:	4b36      	ldr	r3, [pc, #216]	@ (8000d98 <MX_TIM1_Init+0x138>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cc4:	4b34      	ldr	r3, [pc, #208]	@ (8000d98 <MX_TIM1_Init+0x138>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000cca:	4833      	ldr	r0, [pc, #204]	@ (8000d98 <MX_TIM1_Init+0x138>)
 8000ccc:	f001 feec 	bl	8002aa8 <HAL_TIM_Base_Init>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d001      	beq.n	8000cda <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8000cd6:	f000 fcc9 	bl	800166c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cda:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cde:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000ce0:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	482c      	ldr	r0, [pc, #176]	@ (8000d98 <MX_TIM1_Init+0x138>)
 8000ce8:	f002 f8ea 	bl	8002ec0 <HAL_TIM_ConfigClockSource>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d001      	beq.n	8000cf6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000cf2:	f000 fcbb 	bl	800166c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000cf6:	4828      	ldr	r0, [pc, #160]	@ (8000d98 <MX_TIM1_Init+0x138>)
 8000cf8:	f001 ff25 	bl	8002b46 <HAL_TIM_PWM_Init>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d001      	beq.n	8000d06 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8000d02:	f000 fcb3 	bl	800166c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d06:	2300      	movs	r3, #0
 8000d08:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000d0e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000d12:	4619      	mov	r1, r3
 8000d14:	4820      	ldr	r0, [pc, #128]	@ (8000d98 <MX_TIM1_Init+0x138>)
 8000d16:	f002 fc4b 	bl	80035b0 <HAL_TIMEx_MasterConfigSynchronization>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d001      	beq.n	8000d24 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8000d20:	f000 fca4 	bl	800166c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d24:	2360      	movs	r3, #96	@ 0x60
 8000d26:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000d30:	2300      	movs	r3, #0
 8000d32:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d34:	2300      	movs	r3, #0
 8000d36:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d40:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d44:	2200      	movs	r2, #0
 8000d46:	4619      	mov	r1, r3
 8000d48:	4813      	ldr	r0, [pc, #76]	@ (8000d98 <MX_TIM1_Init+0x138>)
 8000d4a:	f001 fff7 	bl	8002d3c <HAL_TIM_PWM_ConfigChannel>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d001      	beq.n	8000d58 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8000d54:	f000 fc8a 	bl	800166c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000d60:	2300      	movs	r3, #0
 8000d62:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000d64:	2300      	movs	r3, #0
 8000d66:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000d6c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d70:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000d72:	2300      	movs	r3, #0
 8000d74:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000d76:	1d3b      	adds	r3, r7, #4
 8000d78:	4619      	mov	r1, r3
 8000d7a:	4807      	ldr	r0, [pc, #28]	@ (8000d98 <MX_TIM1_Init+0x138>)
 8000d7c:	f002 fc76 	bl	800366c <HAL_TIMEx_ConfigBreakDeadTime>
 8000d80:	4603      	mov	r3, r0
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d001      	beq.n	8000d8a <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8000d86:	f000 fc71 	bl	800166c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000d8a:	4803      	ldr	r0, [pc, #12]	@ (8000d98 <MX_TIM1_Init+0x138>)
 8000d8c:	f000 fcd8 	bl	8001740 <HAL_TIM_MspPostInit>

}
 8000d90:	bf00      	nop
 8000d92:	3758      	adds	r7, #88	@ 0x58
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}
 8000d98:	200000a0 	.word	0x200000a0
 8000d9c:	40012c00 	.word	0x40012c00

08000da0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b08e      	sub	sp, #56	@ 0x38
 8000da4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000da6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000daa:	2200      	movs	r2, #0
 8000dac:	601a      	str	r2, [r3, #0]
 8000dae:	605a      	str	r2, [r3, #4]
 8000db0:	609a      	str	r2, [r3, #8]
 8000db2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000db4:	f107 0320 	add.w	r3, r7, #32
 8000db8:	2200      	movs	r2, #0
 8000dba:	601a      	str	r2, [r3, #0]
 8000dbc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000dbe:	1d3b      	adds	r3, r7, #4
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	601a      	str	r2, [r3, #0]
 8000dc4:	605a      	str	r2, [r3, #4]
 8000dc6:	609a      	str	r2, [r3, #8]
 8000dc8:	60da      	str	r2, [r3, #12]
 8000dca:	611a      	str	r2, [r3, #16]
 8000dcc:	615a      	str	r2, [r3, #20]
 8000dce:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000dd0:	4b32      	ldr	r3, [pc, #200]	@ (8000e9c <MX_TIM4_Init+0xfc>)
 8000dd2:	4a33      	ldr	r2, [pc, #204]	@ (8000ea0 <MX_TIM4_Init+0x100>)
 8000dd4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7199;
 8000dd6:	4b31      	ldr	r3, [pc, #196]	@ (8000e9c <MX_TIM4_Init+0xfc>)
 8000dd8:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8000ddc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dde:	4b2f      	ldr	r3, [pc, #188]	@ (8000e9c <MX_TIM4_Init+0xfc>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 199;
 8000de4:	4b2d      	ldr	r3, [pc, #180]	@ (8000e9c <MX_TIM4_Init+0xfc>)
 8000de6:	22c7      	movs	r2, #199	@ 0xc7
 8000de8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dea:	4b2c      	ldr	r3, [pc, #176]	@ (8000e9c <MX_TIM4_Init+0xfc>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000df0:	4b2a      	ldr	r3, [pc, #168]	@ (8000e9c <MX_TIM4_Init+0xfc>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000df6:	4829      	ldr	r0, [pc, #164]	@ (8000e9c <MX_TIM4_Init+0xfc>)
 8000df8:	f001 fe56 	bl	8002aa8 <HAL_TIM_Base_Init>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d001      	beq.n	8000e06 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8000e02:	f000 fc33 	bl	800166c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e06:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000e0c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e10:	4619      	mov	r1, r3
 8000e12:	4822      	ldr	r0, [pc, #136]	@ (8000e9c <MX_TIM4_Init+0xfc>)
 8000e14:	f002 f854 	bl	8002ec0 <HAL_TIM_ConfigClockSource>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d001      	beq.n	8000e22 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8000e1e:	f000 fc25 	bl	800166c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000e22:	481e      	ldr	r0, [pc, #120]	@ (8000e9c <MX_TIM4_Init+0xfc>)
 8000e24:	f001 fe8f 	bl	8002b46 <HAL_TIM_PWM_Init>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d001      	beq.n	8000e32 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8000e2e:	f000 fc1d 	bl	800166c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e32:	2300      	movs	r3, #0
 8000e34:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e36:	2300      	movs	r3, #0
 8000e38:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000e3a:	f107 0320 	add.w	r3, r7, #32
 8000e3e:	4619      	mov	r1, r3
 8000e40:	4816      	ldr	r0, [pc, #88]	@ (8000e9c <MX_TIM4_Init+0xfc>)
 8000e42:	f002 fbb5 	bl	80035b0 <HAL_TIMEx_MasterConfigSynchronization>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d001      	beq.n	8000e50 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8000e4c:	f000 fc0e 	bl	800166c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e50:	2360      	movs	r3, #96	@ 0x60
 8000e52:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000e54:	2300      	movs	r3, #0
 8000e56:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e60:	1d3b      	adds	r3, r7, #4
 8000e62:	2200      	movs	r2, #0
 8000e64:	4619      	mov	r1, r3
 8000e66:	480d      	ldr	r0, [pc, #52]	@ (8000e9c <MX_TIM4_Init+0xfc>)
 8000e68:	f001 ff68 	bl	8002d3c <HAL_TIM_PWM_ConfigChannel>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d001      	beq.n	8000e76 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8000e72:	f000 fbfb 	bl	800166c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000e76:	1d3b      	adds	r3, r7, #4
 8000e78:	220c      	movs	r2, #12
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	4807      	ldr	r0, [pc, #28]	@ (8000e9c <MX_TIM4_Init+0xfc>)
 8000e7e:	f001 ff5d 	bl	8002d3c <HAL_TIM_PWM_ConfigChannel>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d001      	beq.n	8000e8c <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8000e88:	f000 fbf0 	bl	800166c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000e8c:	4803      	ldr	r0, [pc, #12]	@ (8000e9c <MX_TIM4_Init+0xfc>)
 8000e8e:	f000 fc57 	bl	8001740 <HAL_TIM_MspPostInit>

}
 8000e92:	bf00      	nop
 8000e94:	3738      	adds	r7, #56	@ 0x38
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	200000e8 	.word	0x200000e8
 8000ea0:	40000800 	.word	0x40000800

08000ea4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ea8:	4b11      	ldr	r3, [pc, #68]	@ (8000ef0 <MX_USART1_UART_Init+0x4c>)
 8000eaa:	4a12      	ldr	r2, [pc, #72]	@ (8000ef4 <MX_USART1_UART_Init+0x50>)
 8000eac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000eae:	4b10      	ldr	r3, [pc, #64]	@ (8000ef0 <MX_USART1_UART_Init+0x4c>)
 8000eb0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000eb4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000eb6:	4b0e      	ldr	r3, [pc, #56]	@ (8000ef0 <MX_USART1_UART_Init+0x4c>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000ebc:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef0 <MX_USART1_UART_Init+0x4c>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000ec2:	4b0b      	ldr	r3, [pc, #44]	@ (8000ef0 <MX_USART1_UART_Init+0x4c>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ec8:	4b09      	ldr	r3, [pc, #36]	@ (8000ef0 <MX_USART1_UART_Init+0x4c>)
 8000eca:	220c      	movs	r2, #12
 8000ecc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ece:	4b08      	ldr	r3, [pc, #32]	@ (8000ef0 <MX_USART1_UART_Init+0x4c>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ed4:	4b06      	ldr	r3, [pc, #24]	@ (8000ef0 <MX_USART1_UART_Init+0x4c>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000eda:	4805      	ldr	r0, [pc, #20]	@ (8000ef0 <MX_USART1_UART_Init+0x4c>)
 8000edc:	f002 fc17 	bl	800370e <HAL_UART_Init>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d001      	beq.n	8000eea <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000ee6:	f000 fbc1 	bl	800166c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000eea:	bf00      	nop
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	20000130 	.word	0x20000130
 8000ef4:	40013800 	.word	0x40013800

08000ef8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b088      	sub	sp, #32
 8000efc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000efe:	f107 0310 	add.w	r3, r7, #16
 8000f02:	2200      	movs	r2, #0
 8000f04:	601a      	str	r2, [r3, #0]
 8000f06:	605a      	str	r2, [r3, #4]
 8000f08:	609a      	str	r2, [r3, #8]
 8000f0a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f0c:	4b44      	ldr	r3, [pc, #272]	@ (8001020 <MX_GPIO_Init+0x128>)
 8000f0e:	699b      	ldr	r3, [r3, #24]
 8000f10:	4a43      	ldr	r2, [pc, #268]	@ (8001020 <MX_GPIO_Init+0x128>)
 8000f12:	f043 0310 	orr.w	r3, r3, #16
 8000f16:	6193      	str	r3, [r2, #24]
 8000f18:	4b41      	ldr	r3, [pc, #260]	@ (8001020 <MX_GPIO_Init+0x128>)
 8000f1a:	699b      	ldr	r3, [r3, #24]
 8000f1c:	f003 0310 	and.w	r3, r3, #16
 8000f20:	60fb      	str	r3, [r7, #12]
 8000f22:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f24:	4b3e      	ldr	r3, [pc, #248]	@ (8001020 <MX_GPIO_Init+0x128>)
 8000f26:	699b      	ldr	r3, [r3, #24]
 8000f28:	4a3d      	ldr	r2, [pc, #244]	@ (8001020 <MX_GPIO_Init+0x128>)
 8000f2a:	f043 0320 	orr.w	r3, r3, #32
 8000f2e:	6193      	str	r3, [r2, #24]
 8000f30:	4b3b      	ldr	r3, [pc, #236]	@ (8001020 <MX_GPIO_Init+0x128>)
 8000f32:	699b      	ldr	r3, [r3, #24]
 8000f34:	f003 0320 	and.w	r3, r3, #32
 8000f38:	60bb      	str	r3, [r7, #8]
 8000f3a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f3c:	4b38      	ldr	r3, [pc, #224]	@ (8001020 <MX_GPIO_Init+0x128>)
 8000f3e:	699b      	ldr	r3, [r3, #24]
 8000f40:	4a37      	ldr	r2, [pc, #220]	@ (8001020 <MX_GPIO_Init+0x128>)
 8000f42:	f043 0304 	orr.w	r3, r3, #4
 8000f46:	6193      	str	r3, [r2, #24]
 8000f48:	4b35      	ldr	r3, [pc, #212]	@ (8001020 <MX_GPIO_Init+0x128>)
 8000f4a:	699b      	ldr	r3, [r3, #24]
 8000f4c:	f003 0304 	and.w	r3, r3, #4
 8000f50:	607b      	str	r3, [r7, #4]
 8000f52:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f54:	4b32      	ldr	r3, [pc, #200]	@ (8001020 <MX_GPIO_Init+0x128>)
 8000f56:	699b      	ldr	r3, [r3, #24]
 8000f58:	4a31      	ldr	r2, [pc, #196]	@ (8001020 <MX_GPIO_Init+0x128>)
 8000f5a:	f043 0308 	orr.w	r3, r3, #8
 8000f5e:	6193      	str	r3, [r2, #24]
 8000f60:	4b2f      	ldr	r3, [pc, #188]	@ (8001020 <MX_GPIO_Init+0x128>)
 8000f62:	699b      	ldr	r3, [r3, #24]
 8000f64:	f003 0308 	and.w	r3, r3, #8
 8000f68:	603b      	str	r3, [r7, #0]
 8000f6a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f72:	482c      	ldr	r0, [pc, #176]	@ (8001024 <MX_GPIO_Init+0x12c>)
 8000f74:	f001 f96f 	bl	8002256 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_11
 8000f78:	2200      	movs	r2, #0
 8000f7a:	f44f 51c7 	mov.w	r1, #6368	@ 0x18e0
 8000f7e:	482a      	ldr	r0, [pc, #168]	@ (8001028 <MX_GPIO_Init+0x130>)
 8000f80:	f001 f969 	bl	8002256 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5|GPIO_PIN_7, GPIO_PIN_RESET);
 8000f84:	2200      	movs	r2, #0
 8000f86:	21a0      	movs	r1, #160	@ 0xa0
 8000f88:	4828      	ldr	r0, [pc, #160]	@ (800102c <MX_GPIO_Init+0x134>)
 8000f8a:	f001 f964 	bl	8002256 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000f8e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f92:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f94:	2301      	movs	r3, #1
 8000f96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f9c:	2302      	movs	r3, #2
 8000f9e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fa0:	f107 0310 	add.w	r3, r7, #16
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	481f      	ldr	r0, [pc, #124]	@ (8001024 <MX_GPIO_Init+0x12c>)
 8000fa8:	f000 ffba 	bl	8001f20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000fac:	2304      	movs	r3, #4
 8000fae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fb8:	f107 0310 	add.w	r3, r7, #16
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	481a      	ldr	r0, [pc, #104]	@ (8001028 <MX_GPIO_Init+0x130>)
 8000fc0:	f000 ffae 	bl	8001f20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_11
 8000fc4:	f44f 53c7 	mov.w	r3, #6368	@ 0x18e0
 8000fc8:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fd6:	f107 0310 	add.w	r3, r7, #16
 8000fda:	4619      	mov	r1, r3
 8000fdc:	4812      	ldr	r0, [pc, #72]	@ (8001028 <MX_GPIO_Init+0x130>)
 8000fde:	f000 ff9f 	bl	8001f20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000fe2:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000fe6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fec:	2300      	movs	r3, #0
 8000fee:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ff0:	f107 0310 	add.w	r3, r7, #16
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	480d      	ldr	r0, [pc, #52]	@ (800102c <MX_GPIO_Init+0x134>)
 8000ff8:	f000 ff92 	bl	8001f20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000ffc:	23a0      	movs	r3, #160	@ 0xa0
 8000ffe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001000:	2301      	movs	r3, #1
 8001002:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001004:	2300      	movs	r3, #0
 8001006:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001008:	2302      	movs	r3, #2
 800100a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800100c:	f107 0310 	add.w	r3, r7, #16
 8001010:	4619      	mov	r1, r3
 8001012:	4806      	ldr	r0, [pc, #24]	@ (800102c <MX_GPIO_Init+0x134>)
 8001014:	f000 ff84 	bl	8001f20 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001018:	bf00      	nop
 800101a:	3720      	adds	r7, #32
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}
 8001020:	40021000 	.word	0x40021000
 8001024:	40011000 	.word	0x40011000
 8001028:	40010800 	.word	0x40010800
 800102c:	40010c00 	.word	0x40010c00

08001030 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b084      	sub	sp, #16
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4a70      	ldr	r2, [pc, #448]	@ (8001200 <HAL_UART_RxCpltCallback+0x1d0>)
 800103e:	4293      	cmp	r3, r2
 8001040:	f040 80da 	bne.w	80011f8 <HAL_UART_RxCpltCallback+0x1c8>
	{
	    if (rxByte != '\n' && rxByte != '\r')
 8001044:	4b6f      	ldr	r3, [pc, #444]	@ (8001204 <HAL_UART_RxCpltCallback+0x1d4>)
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	2b0a      	cmp	r3, #10
 800104a:	d017      	beq.n	800107c <HAL_UART_RxCpltCallback+0x4c>
 800104c:	4b6d      	ldr	r3, [pc, #436]	@ (8001204 <HAL_UART_RxCpltCallback+0x1d4>)
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	2b0d      	cmp	r3, #13
 8001052:	d013      	beq.n	800107c <HAL_UART_RxCpltCallback+0x4c>
	    {
	        if (uartIndex < sizeof(uartBuffer) - 1)
 8001054:	4b6c      	ldr	r3, [pc, #432]	@ (8001208 <HAL_UART_RxCpltCallback+0x1d8>)
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	2b1e      	cmp	r3, #30
 800105a:	d80b      	bhi.n	8001074 <HAL_UART_RxCpltCallback+0x44>
	            uartBuffer[uartIndex++] = rxByte;
 800105c:	4b6a      	ldr	r3, [pc, #424]	@ (8001208 <HAL_UART_RxCpltCallback+0x1d8>)
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	1c5a      	adds	r2, r3, #1
 8001062:	b2d1      	uxtb	r1, r2
 8001064:	4a68      	ldr	r2, [pc, #416]	@ (8001208 <HAL_UART_RxCpltCallback+0x1d8>)
 8001066:	7011      	strb	r1, [r2, #0]
 8001068:	461a      	mov	r2, r3
 800106a:	4b66      	ldr	r3, [pc, #408]	@ (8001204 <HAL_UART_RxCpltCallback+0x1d4>)
 800106c:	7819      	ldrb	r1, [r3, #0]
 800106e:	4b67      	ldr	r3, [pc, #412]	@ (800120c <HAL_UART_RxCpltCallback+0x1dc>)
 8001070:	5499      	strb	r1, [r3, r2]
	        if (uartIndex < sizeof(uartBuffer) - 1)
 8001072:	e0bc      	b.n	80011ee <HAL_UART_RxCpltCallback+0x1be>
	        else
	            uartIndex = 0;
 8001074:	4b64      	ldr	r3, [pc, #400]	@ (8001208 <HAL_UART_RxCpltCallback+0x1d8>)
 8001076:	2200      	movs	r2, #0
 8001078:	701a      	strb	r2, [r3, #0]
	        if (uartIndex < sizeof(uartBuffer) - 1)
 800107a:	e0b8      	b.n	80011ee <HAL_UART_RxCpltCallback+0x1be>
	    }
	    else
	    {
	        if (uartIndex == 0)
 800107c:	4b62      	ldr	r3, [pc, #392]	@ (8001208 <HAL_UART_RxCpltCallback+0x1d8>)
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d105      	bne.n	8001090 <HAL_UART_RxCpltCallback+0x60>
	        {
	            HAL_UART_Receive_IT(&huart1, &rxByte, 1);
 8001084:	2201      	movs	r2, #1
 8001086:	495f      	ldr	r1, [pc, #380]	@ (8001204 <HAL_UART_RxCpltCallback+0x1d4>)
 8001088:	4861      	ldr	r0, [pc, #388]	@ (8001210 <HAL_UART_RxCpltCallback+0x1e0>)
 800108a:	f002 fc1b 	bl	80038c4 <HAL_UART_Receive_IT>
	            return;
 800108e:	e0b3      	b.n	80011f8 <HAL_UART_RxCpltCallback+0x1c8>
	        }
	        uartBuffer[uartIndex] = '\0';
 8001090:	4b5d      	ldr	r3, [pc, #372]	@ (8001208 <HAL_UART_RxCpltCallback+0x1d8>)
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	461a      	mov	r2, r3
 8001096:	4b5d      	ldr	r3, [pc, #372]	@ (800120c <HAL_UART_RxCpltCallback+0x1dc>)
 8001098:	2100      	movs	r1, #0
 800109a:	5499      	strb	r1, [r3, r2]

	        if (strchr(uartBuffer, '=') != NULL)
 800109c:	213d      	movs	r1, #61	@ 0x3d
 800109e:	485b      	ldr	r0, [pc, #364]	@ (800120c <HAL_UART_RxCpltCallback+0x1dc>)
 80010a0:	f003 faf9 	bl	8004696 <strchr>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d003      	beq.n	80010b2 <HAL_UART_RxCpltCallback+0x82>
	        {
	            parseMultipleCommands(uartBuffer);
 80010aa:	4858      	ldr	r0, [pc, #352]	@ (800120c <HAL_UART_RxCpltCallback+0x1dc>)
 80010ac:	f000 f990 	bl	80013d0 <parseMultipleCommands>
 80010b0:	e09a      	b.n	80011e8 <HAL_UART_RxCpltCallback+0x1b8>
	        }
	        else if (uartIndex == 1)
 80010b2:	4b55      	ldr	r3, [pc, #340]	@ (8001208 <HAL_UART_RxCpltCallback+0x1d8>)
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	f040 8096 	bne.w	80011e8 <HAL_UART_RxCpltCallback+0x1b8>
	        {
	            char c = uartBuffer[0];
 80010bc:	4b53      	ldr	r3, [pc, #332]	@ (800120c <HAL_UART_RxCpltCallback+0x1dc>)
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	73fb      	strb	r3, [r7, #15]

	            switch(c)
 80010c2:	7bfb      	ldrb	r3, [r7, #15]
 80010c4:	2b52      	cmp	r3, #82	@ 0x52
 80010c6:	dc63      	bgt.n	8001190 <HAL_UART_RxCpltCallback+0x160>
 80010c8:	2b31      	cmp	r3, #49	@ 0x31
 80010ca:	da16      	bge.n	80010fa <HAL_UART_RxCpltCallback+0xca>
	                case 'R':
	                    if (mode == 1) servo = c;
	                    break;

	                default:
	                    break;
 80010cc:	e087      	b.n	80011de <HAL_UART_RxCpltCallback+0x1ae>
	            switch(c)
 80010ce:	3b62      	subs	r3, #98	@ 0x62
 80010d0:	2201      	movs	r2, #1
 80010d2:	409a      	lsls	r2, r3
 80010d4:	4b4f      	ldr	r3, [pc, #316]	@ (8001214 <HAL_UART_RxCpltCallback+0x1e4>)
 80010d6:	4013      	ands	r3, r2
 80010d8:	2b00      	cmp	r3, #0
 80010da:	bf14      	ite	ne
 80010dc:	2301      	movne	r3, #1
 80010de:	2300      	moveq	r3, #0
 80010e0:	b2db      	uxtb	r3, r3
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d169      	bne.n	80011ba <HAL_UART_RxCpltCallback+0x18a>
 80010e6:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	bf14      	ite	ne
 80010ee:	2301      	movne	r3, #1
 80010f0:	2300      	moveq	r3, #0
 80010f2:	b2db      	uxtb	r3, r3
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d150      	bne.n	800119a <HAL_UART_RxCpltCallback+0x16a>
	                    break;
 80010f8:	e071      	b.n	80011de <HAL_UART_RxCpltCallback+0x1ae>
	            switch(c)
 80010fa:	3b31      	subs	r3, #49	@ 0x31
 80010fc:	2b21      	cmp	r3, #33	@ 0x21
 80010fe:	d86e      	bhi.n	80011de <HAL_UART_RxCpltCallback+0x1ae>
 8001100:	a201      	add	r2, pc, #4	@ (adr r2, 8001108 <HAL_UART_RxCpltCallback+0xd8>)
 8001102:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001106:	bf00      	nop
 8001108:	080011a3 	.word	0x080011a3
 800110c:	080011ab 	.word	0x080011ab
 8001110:	080011b3 	.word	0x080011b3
 8001114:	080011df 	.word	0x080011df
 8001118:	080011df 	.word	0x080011df
 800111c:	080011df 	.word	0x080011df
 8001120:	080011df 	.word	0x080011df
 8001124:	080011df 	.word	0x080011df
 8001128:	080011df 	.word	0x080011df
 800112c:	080011df 	.word	0x080011df
 8001130:	080011df 	.word	0x080011df
 8001134:	080011df 	.word	0x080011df
 8001138:	080011df 	.word	0x080011df
 800113c:	080011df 	.word	0x080011df
 8001140:	080011df 	.word	0x080011df
 8001144:	080011df 	.word	0x080011df
 8001148:	080011df 	.word	0x080011df
 800114c:	080011df 	.word	0x080011df
 8001150:	080011df 	.word	0x080011df
 8001154:	080011df 	.word	0x080011df
 8001158:	080011df 	.word	0x080011df
 800115c:	080011df 	.word	0x080011df
 8001160:	080011cd 	.word	0x080011cd
 8001164:	080011df 	.word	0x080011df
 8001168:	080011df 	.word	0x080011df
 800116c:	080011df 	.word	0x080011df
 8001170:	080011df 	.word	0x080011df
 8001174:	080011df 	.word	0x080011df
 8001178:	080011df 	.word	0x080011df
 800117c:	080011df 	.word	0x080011df
 8001180:	080011df 	.word	0x080011df
 8001184:	080011df 	.word	0x080011df
 8001188:	080011df 	.word	0x080011df
 800118c:	080011cd 	.word	0x080011cd
 8001190:	2b73      	cmp	r3, #115	@ 0x73
 8001192:	dc24      	bgt.n	80011de <HAL_UART_RxCpltCallback+0x1ae>
 8001194:	2b62      	cmp	r3, #98	@ 0x62
 8001196:	da9a      	bge.n	80010ce <HAL_UART_RxCpltCallback+0x9e>
	                    break;
 8001198:	e021      	b.n	80011de <HAL_UART_RxCpltCallback+0x1ae>
	                case 'm': mode = 1; break;
 800119a:	4b1f      	ldr	r3, [pc, #124]	@ (8001218 <HAL_UART_RxCpltCallback+0x1e8>)
 800119c:	2201      	movs	r2, #1
 800119e:	701a      	strb	r2, [r3, #0]
 80011a0:	e022      	b.n	80011e8 <HAL_UART_RxCpltCallback+0x1b8>
	                case '1': mode = 2; break;
 80011a2:	4b1d      	ldr	r3, [pc, #116]	@ (8001218 <HAL_UART_RxCpltCallback+0x1e8>)
 80011a4:	2202      	movs	r2, #2
 80011a6:	701a      	strb	r2, [r3, #0]
 80011a8:	e01e      	b.n	80011e8 <HAL_UART_RxCpltCallback+0x1b8>
	                case '2': mode = 3; break;
 80011aa:	4b1b      	ldr	r3, [pc, #108]	@ (8001218 <HAL_UART_RxCpltCallback+0x1e8>)
 80011ac:	2203      	movs	r2, #3
 80011ae:	701a      	strb	r2, [r3, #0]
 80011b0:	e01a      	b.n	80011e8 <HAL_UART_RxCpltCallback+0x1b8>
	                case '3': mode = 4; break;
 80011b2:	4b19      	ldr	r3, [pc, #100]	@ (8001218 <HAL_UART_RxCpltCallback+0x1e8>)
 80011b4:	2204      	movs	r2, #4
 80011b6:	701a      	strb	r2, [r3, #0]
 80011b8:	e016      	b.n	80011e8 <HAL_UART_RxCpltCallback+0x1b8>
	                    if (mode == 1) control = c;
 80011ba:	4b17      	ldr	r3, [pc, #92]	@ (8001218 <HAL_UART_RxCpltCallback+0x1e8>)
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	b2db      	uxtb	r3, r3
 80011c0:	2b01      	cmp	r3, #1
 80011c2:	d10e      	bne.n	80011e2 <HAL_UART_RxCpltCallback+0x1b2>
 80011c4:	4a15      	ldr	r2, [pc, #84]	@ (800121c <HAL_UART_RxCpltCallback+0x1ec>)
 80011c6:	7bfb      	ldrb	r3, [r7, #15]
 80011c8:	7013      	strb	r3, [r2, #0]
	                    break;
 80011ca:	e00a      	b.n	80011e2 <HAL_UART_RxCpltCallback+0x1b2>
	                    if (mode == 1) servo = c;
 80011cc:	4b12      	ldr	r3, [pc, #72]	@ (8001218 <HAL_UART_RxCpltCallback+0x1e8>)
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	b2db      	uxtb	r3, r3
 80011d2:	2b01      	cmp	r3, #1
 80011d4:	d107      	bne.n	80011e6 <HAL_UART_RxCpltCallback+0x1b6>
 80011d6:	4a12      	ldr	r2, [pc, #72]	@ (8001220 <HAL_UART_RxCpltCallback+0x1f0>)
 80011d8:	7bfb      	ldrb	r3, [r7, #15]
 80011da:	7013      	strb	r3, [r2, #0]
	                    break;
 80011dc:	e003      	b.n	80011e6 <HAL_UART_RxCpltCallback+0x1b6>
	                    break;
 80011de:	bf00      	nop
 80011e0:	e002      	b.n	80011e8 <HAL_UART_RxCpltCallback+0x1b8>
	                    break;
 80011e2:	bf00      	nop
 80011e4:	e000      	b.n	80011e8 <HAL_UART_RxCpltCallback+0x1b8>
	                    break;
 80011e6:	bf00      	nop
	            }
	        }
	        uartIndex = 0;
 80011e8:	4b07      	ldr	r3, [pc, #28]	@ (8001208 <HAL_UART_RxCpltCallback+0x1d8>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	701a      	strb	r2, [r3, #0]
	    }
	    HAL_UART_Receive_IT(&huart1, &rxByte, 1);
 80011ee:	2201      	movs	r2, #1
 80011f0:	4904      	ldr	r1, [pc, #16]	@ (8001204 <HAL_UART_RxCpltCallback+0x1d4>)
 80011f2:	4807      	ldr	r0, [pc, #28]	@ (8001210 <HAL_UART_RxCpltCallback+0x1e0>)
 80011f4:	f002 fb66 	bl	80038c4 <HAL_UART_Receive_IT>
	}
}
 80011f8:	3710      	adds	r7, #16
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	40013800 	.word	0x40013800
 8001204:	20000178 	.word	0x20000178
 8001208:	200001a0 	.word	0x200001a0
 800120c:	20000180 	.word	0x20000180
 8001210:	20000130 	.word	0x20000130
 8001214:	00030411 	.word	0x00030411
 8001218:	20000001 	.word	0x20000001
 800121c:	20000003 	.word	0x20000003
 8001220:	20000004 	.word	0x20000004

08001224 <parseCommand>:

void parseCommand(char *cmd)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b086      	sub	sp, #24
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
    char name[10];
    int value;

    if (sscanf(cmd, "%[^=]=%d", name, &value) == 2)
 800122c:	f107 0308 	add.w	r3, r7, #8
 8001230:	f107 020c 	add.w	r2, r7, #12
 8001234:	4951      	ldr	r1, [pc, #324]	@ (800137c <parseCommand+0x158>)
 8001236:	6878      	ldr	r0, [r7, #4]
 8001238:	f003 f9b6 	bl	80045a8 <siscanf>
 800123c:	4603      	mov	r3, r0
 800123e:	2b02      	cmp	r3, #2
 8001240:	f040 8098 	bne.w	8001374 <parseCommand+0x150>
    {
        if (value < 0) value = 0;
 8001244:	68bb      	ldr	r3, [r7, #8]
 8001246:	2b00      	cmp	r3, #0
 8001248:	da01      	bge.n	800124e <parseCommand+0x2a>
 800124a:	2300      	movs	r3, #0
 800124c:	60bb      	str	r3, [r7, #8]
        if (value > 10000) value = 10000;
 800124e:	68bb      	ldr	r3, [r7, #8]
 8001250:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001254:	4293      	cmp	r3, r2
 8001256:	dd02      	ble.n	800125e <parseCommand+0x3a>
 8001258:	f242 7310 	movw	r3, #10000	@ 0x2710
 800125c:	60bb      	str	r3, [r7, #8]

        if      (strcmp(name, "SB") == 0)   SB = value;
 800125e:	f107 030c 	add.w	r3, r7, #12
 8001262:	4947      	ldr	r1, [pc, #284]	@ (8001380 <parseCommand+0x15c>)
 8001264:	4618      	mov	r0, r3
 8001266:	f7fe ff71 	bl	800014c <strcmp>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d104      	bne.n	800127a <parseCommand+0x56>
 8001270:	68bb      	ldr	r3, [r7, #8]
 8001272:	b29a      	uxth	r2, r3
 8001274:	4b43      	ldr	r3, [pc, #268]	@ (8001384 <parseCommand+0x160>)
 8001276:	801a      	strh	r2, [r3, #0]
//        else if (strcmp(name, "BWB") == 0)  BWB = value;
//        else if (strcmp(name, "R2B") == 0)  R2B = value;
        else if (strcmp(name, "RB") == 0)   RB = value;
        else if (strcmp(name, "RIF") == 0)  RIF = value;
    }
}
 8001278:	e07c      	b.n	8001374 <parseCommand+0x150>
        else if (strcmp(name, "J1B") == 0)  J1B = value;
 800127a:	f107 030c 	add.w	r3, r7, #12
 800127e:	4942      	ldr	r1, [pc, #264]	@ (8001388 <parseCommand+0x164>)
 8001280:	4618      	mov	r0, r3
 8001282:	f7fe ff63 	bl	800014c <strcmp>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d104      	bne.n	8001296 <parseCommand+0x72>
 800128c:	68bb      	ldr	r3, [r7, #8]
 800128e:	b29a      	uxth	r2, r3
 8001290:	4b3e      	ldr	r3, [pc, #248]	@ (800138c <parseCommand+0x168>)
 8001292:	801a      	strh	r2, [r3, #0]
}
 8001294:	e06e      	b.n	8001374 <parseCommand+0x150>
        else if (strcmp(name, "J1F") == 0)  J1F = value;
 8001296:	f107 030c 	add.w	r3, r7, #12
 800129a:	493d      	ldr	r1, [pc, #244]	@ (8001390 <parseCommand+0x16c>)
 800129c:	4618      	mov	r0, r3
 800129e:	f7fe ff55 	bl	800014c <strcmp>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d104      	bne.n	80012b2 <parseCommand+0x8e>
 80012a8:	68bb      	ldr	r3, [r7, #8]
 80012aa:	b29a      	uxth	r2, r3
 80012ac:	4b39      	ldr	r3, [pc, #228]	@ (8001394 <parseCommand+0x170>)
 80012ae:	801a      	strh	r2, [r3, #0]
}
 80012b0:	e060      	b.n	8001374 <parseCommand+0x150>
        else if (strcmp(name, "J2B") == 0)  J2B = value;
 80012b2:	f107 030c 	add.w	r3, r7, #12
 80012b6:	4938      	ldr	r1, [pc, #224]	@ (8001398 <parseCommand+0x174>)
 80012b8:	4618      	mov	r0, r3
 80012ba:	f7fe ff47 	bl	800014c <strcmp>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d104      	bne.n	80012ce <parseCommand+0xaa>
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	b29a      	uxth	r2, r3
 80012c8:	4b34      	ldr	r3, [pc, #208]	@ (800139c <parseCommand+0x178>)
 80012ca:	801a      	strh	r2, [r3, #0]
}
 80012cc:	e052      	b.n	8001374 <parseCommand+0x150>
        else if (strcmp(name, "J2F") == 0)  J2F = value;
 80012ce:	f107 030c 	add.w	r3, r7, #12
 80012d2:	4933      	ldr	r1, [pc, #204]	@ (80013a0 <parseCommand+0x17c>)
 80012d4:	4618      	mov	r0, r3
 80012d6:	f7fe ff39 	bl	800014c <strcmp>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d104      	bne.n	80012ea <parseCommand+0xc6>
 80012e0:	68bb      	ldr	r3, [r7, #8]
 80012e2:	b29a      	uxth	r2, r3
 80012e4:	4b2f      	ldr	r3, [pc, #188]	@ (80013a4 <parseCommand+0x180>)
 80012e6:	801a      	strh	r2, [r3, #0]
}
 80012e8:	e044      	b.n	8001374 <parseCommand+0x150>
        else if (strcmp(name, "R1B") == 0)  R1B = value;
 80012ea:	f107 030c 	add.w	r3, r7, #12
 80012ee:	492e      	ldr	r1, [pc, #184]	@ (80013a8 <parseCommand+0x184>)
 80012f0:	4618      	mov	r0, r3
 80012f2:	f7fe ff2b 	bl	800014c <strcmp>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d104      	bne.n	8001306 <parseCommand+0xe2>
 80012fc:	68bb      	ldr	r3, [r7, #8]
 80012fe:	b29a      	uxth	r2, r3
 8001300:	4b2a      	ldr	r3, [pc, #168]	@ (80013ac <parseCommand+0x188>)
 8001302:	801a      	strh	r2, [r3, #0]
}
 8001304:	e036      	b.n	8001374 <parseCommand+0x150>
        else if (strcmp(name, "RBS") == 0)  RBS = value;
 8001306:	f107 030c 	add.w	r3, r7, #12
 800130a:	4929      	ldr	r1, [pc, #164]	@ (80013b0 <parseCommand+0x18c>)
 800130c:	4618      	mov	r0, r3
 800130e:	f7fe ff1d 	bl	800014c <strcmp>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d104      	bne.n	8001322 <parseCommand+0xfe>
 8001318:	68bb      	ldr	r3, [r7, #8]
 800131a:	b29a      	uxth	r2, r3
 800131c:	4b25      	ldr	r3, [pc, #148]	@ (80013b4 <parseCommand+0x190>)
 800131e:	801a      	strh	r2, [r3, #0]
}
 8001320:	e028      	b.n	8001374 <parseCommand+0x150>
        else if (strcmp(name, "LL") == 0)  LL = value;
 8001322:	f107 030c 	add.w	r3, r7, #12
 8001326:	4924      	ldr	r1, [pc, #144]	@ (80013b8 <parseCommand+0x194>)
 8001328:	4618      	mov	r0, r3
 800132a:	f7fe ff0f 	bl	800014c <strcmp>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d104      	bne.n	800133e <parseCommand+0x11a>
 8001334:	68bb      	ldr	r3, [r7, #8]
 8001336:	b29a      	uxth	r2, r3
 8001338:	4b20      	ldr	r3, [pc, #128]	@ (80013bc <parseCommand+0x198>)
 800133a:	801a      	strh	r2, [r3, #0]
}
 800133c:	e01a      	b.n	8001374 <parseCommand+0x150>
        else if (strcmp(name, "RB") == 0)   RB = value;
 800133e:	f107 030c 	add.w	r3, r7, #12
 8001342:	491f      	ldr	r1, [pc, #124]	@ (80013c0 <parseCommand+0x19c>)
 8001344:	4618      	mov	r0, r3
 8001346:	f7fe ff01 	bl	800014c <strcmp>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d104      	bne.n	800135a <parseCommand+0x136>
 8001350:	68bb      	ldr	r3, [r7, #8]
 8001352:	b29a      	uxth	r2, r3
 8001354:	4b1b      	ldr	r3, [pc, #108]	@ (80013c4 <parseCommand+0x1a0>)
 8001356:	801a      	strh	r2, [r3, #0]
}
 8001358:	e00c      	b.n	8001374 <parseCommand+0x150>
        else if (strcmp(name, "RIF") == 0)  RIF = value;
 800135a:	f107 030c 	add.w	r3, r7, #12
 800135e:	491a      	ldr	r1, [pc, #104]	@ (80013c8 <parseCommand+0x1a4>)
 8001360:	4618      	mov	r0, r3
 8001362:	f7fe fef3 	bl	800014c <strcmp>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d103      	bne.n	8001374 <parseCommand+0x150>
 800136c:	68bb      	ldr	r3, [r7, #8]
 800136e:	b29a      	uxth	r2, r3
 8001370:	4b16      	ldr	r3, [pc, #88]	@ (80013cc <parseCommand+0x1a8>)
 8001372:	801a      	strh	r2, [r3, #0]
}
 8001374:	bf00      	nop
 8001376:	3718      	adds	r7, #24
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	08006120 	.word	0x08006120
 8001380:	0800612c 	.word	0x0800612c
 8001384:	20000006 	.word	0x20000006
 8001388:	08006130 	.word	0x08006130
 800138c:	20000008 	.word	0x20000008
 8001390:	08006134 	.word	0x08006134
 8001394:	2000000a 	.word	0x2000000a
 8001398:	08006138 	.word	0x08006138
 800139c:	2000000c 	.word	0x2000000c
 80013a0:	0800613c 	.word	0x0800613c
 80013a4:	2000000e 	.word	0x2000000e
 80013a8:	08006140 	.word	0x08006140
 80013ac:	20000010 	.word	0x20000010
 80013b0:	08006144 	.word	0x08006144
 80013b4:	20000012 	.word	0x20000012
 80013b8:	08006148 	.word	0x08006148
 80013bc:	20000014 	.word	0x20000014
 80013c0:	0800614c 	.word	0x0800614c
 80013c4:	20000016 	.word	0x20000016
 80013c8:	08006150 	.word	0x08006150
 80013cc:	20000018 	.word	0x20000018

080013d0 <parseMultipleCommands>:

void parseMultipleCommands(char *line)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b084      	sub	sp, #16
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
    char *cmd = strtok(line, ",");
 80013d8:	490a      	ldr	r1, [pc, #40]	@ (8001404 <parseMultipleCommands+0x34>)
 80013da:	6878      	ldr	r0, [r7, #4]
 80013dc:	f003 f968 	bl	80046b0 <strtok>
 80013e0:	60f8      	str	r0, [r7, #12]

    while (cmd != NULL)
 80013e2:	e007      	b.n	80013f4 <parseMultipleCommands+0x24>
    {
        parseCommand(cmd);
 80013e4:	68f8      	ldr	r0, [r7, #12]
 80013e6:	f7ff ff1d 	bl	8001224 <parseCommand>
        cmd = strtok(NULL, ",");
 80013ea:	4906      	ldr	r1, [pc, #24]	@ (8001404 <parseMultipleCommands+0x34>)
 80013ec:	2000      	movs	r0, #0
 80013ee:	f003 f95f 	bl	80046b0 <strtok>
 80013f2:	60f8      	str	r0, [r7, #12]
    while (cmd != NULL)
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d1f4      	bne.n	80013e4 <parseMultipleCommands+0x14>
    }
}
 80013fa:	bf00      	nop
 80013fc:	bf00      	nop
 80013fe:	3710      	adds	r7, #16
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}
 8001404:	08006154 	.word	0x08006154

08001408 <ModeLED>:

void ModeLED(uint8_t mode)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0
 800140e:	4603      	mov	r3, r0
 8001410:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, (mode & 0x01) ? 1 : 0);
 8001412:	79fb      	ldrb	r3, [r7, #7]
 8001414:	f003 0301 	and.w	r3, r3, #1
 8001418:	b2db      	uxtb	r3, r3
 800141a:	461a      	mov	r2, r3
 800141c:	2120      	movs	r1, #32
 800141e:	480e      	ldr	r0, [pc, #56]	@ (8001458 <ModeLED+0x50>)
 8001420:	f000 ff19 	bl	8002256 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, (mode & 0x02) ? 1 : 0);
 8001424:	79fb      	ldrb	r3, [r7, #7]
 8001426:	105b      	asrs	r3, r3, #1
 8001428:	b2db      	uxtb	r3, r3
 800142a:	f003 0301 	and.w	r3, r3, #1
 800142e:	b2db      	uxtb	r3, r3
 8001430:	461a      	mov	r2, r3
 8001432:	2140      	movs	r1, #64	@ 0x40
 8001434:	4808      	ldr	r0, [pc, #32]	@ (8001458 <ModeLED+0x50>)
 8001436:	f000 ff0e 	bl	8002256 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, (mode & 0x04) ? 1 : 0);
 800143a:	79fb      	ldrb	r3, [r7, #7]
 800143c:	109b      	asrs	r3, r3, #2
 800143e:	b2db      	uxtb	r3, r3
 8001440:	f003 0301 	and.w	r3, r3, #1
 8001444:	b2db      	uxtb	r3, r3
 8001446:	461a      	mov	r2, r3
 8001448:	2180      	movs	r1, #128	@ 0x80
 800144a:	4803      	ldr	r0, [pc, #12]	@ (8001458 <ModeLED+0x50>)
 800144c:	f000 ff03 	bl	8002256 <HAL_GPIO_WritePin>
}
 8001450:	bf00      	nop
 8001452:	3708      	adds	r7, #8
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	40010800 	.word	0x40010800

0800145c <Forward>:


void Forward(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 59);
 8001460:	4b0f      	ldr	r3, [pc, #60]	@ (80014a0 <Forward+0x44>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	223b      	movs	r2, #59	@ 0x3b
 8001466:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 59);
 8001468:	4b0e      	ldr	r3, [pc, #56]	@ (80014a4 <Forward+0x48>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	223b      	movs	r2, #59	@ 0x3b
 800146e:	635a      	str	r2, [r3, #52]	@ 0x34
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
 8001470:	2201      	movs	r2, #1
 8001472:	2120      	movs	r1, #32
 8001474:	480c      	ldr	r0, [pc, #48]	@ (80014a8 <Forward+0x4c>)
 8001476:	f000 feee 	bl	8002256 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 800147a:	2201      	movs	r2, #1
 800147c:	2180      	movs	r1, #128	@ 0x80
 800147e:	480a      	ldr	r0, [pc, #40]	@ (80014a8 <Forward+0x4c>)
 8001480:	f000 fee9 	bl	8002256 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);
 8001484:	2200      	movs	r2, #0
 8001486:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800148a:	4808      	ldr	r0, [pc, #32]	@ (80014ac <Forward+0x50>)
 800148c:	f000 fee3 	bl	8002256 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);
 8001490:	2200      	movs	r2, #0
 8001492:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001496:	4805      	ldr	r0, [pc, #20]	@ (80014ac <Forward+0x50>)
 8001498:	f000 fedd 	bl	8002256 <HAL_GPIO_WritePin>
}
 800149c:	bf00      	nop
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	200000a0 	.word	0x200000a0
 80014a4:	200000e8 	.word	0x200000e8
 80014a8:	40010c00 	.word	0x40010c00
 80014ac:	40010800 	.word	0x40010800

080014b0 <Backward>:

void Backward(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 49);
 80014b4:	4b0f      	ldr	r3, [pc, #60]	@ (80014f4 <Backward+0x44>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	2231      	movs	r2, #49	@ 0x31
 80014ba:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 49);
 80014bc:	4b0e      	ldr	r3, [pc, #56]	@ (80014f8 <Backward+0x48>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	2231      	movs	r2, #49	@ 0x31
 80014c2:	635a      	str	r2, [r3, #52]	@ 0x34
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 0);
 80014c4:	2200      	movs	r2, #0
 80014c6:	2120      	movs	r1, #32
 80014c8:	480c      	ldr	r0, [pc, #48]	@ (80014fc <Backward+0x4c>)
 80014ca:	f000 fec4 	bl	8002256 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 80014ce:	2200      	movs	r2, #0
 80014d0:	2180      	movs	r1, #128	@ 0x80
 80014d2:	480a      	ldr	r0, [pc, #40]	@ (80014fc <Backward+0x4c>)
 80014d4:	f000 febf 	bl	8002256 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 1);
 80014d8:	2201      	movs	r2, #1
 80014da:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80014de:	4808      	ldr	r0, [pc, #32]	@ (8001500 <Backward+0x50>)
 80014e0:	f000 feb9 	bl	8002256 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);
 80014e4:	2201      	movs	r2, #1
 80014e6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80014ea:	4805      	ldr	r0, [pc, #20]	@ (8001500 <Backward+0x50>)
 80014ec:	f000 feb3 	bl	8002256 <HAL_GPIO_WritePin>
}
 80014f0:	bf00      	nop
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	200000a0 	.word	0x200000a0
 80014f8:	200000e8 	.word	0x200000e8
 80014fc:	40010c00 	.word	0x40010c00
 8001500:	40010800 	.word	0x40010800

08001504 <Left>:

void Left(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 54);
 8001508:	4b0f      	ldr	r3, [pc, #60]	@ (8001548 <Left+0x44>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	2236      	movs	r2, #54	@ 0x36
 800150e:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 54);
 8001510:	4b0e      	ldr	r3, [pc, #56]	@ (800154c <Left+0x48>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	2236      	movs	r2, #54	@ 0x36
 8001516:	635a      	str	r2, [r3, #52]	@ 0x34
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 0);
 8001518:	2200      	movs	r2, #0
 800151a:	2120      	movs	r1, #32
 800151c:	480c      	ldr	r0, [pc, #48]	@ (8001550 <Left+0x4c>)
 800151e:	f000 fe9a 	bl	8002256 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 8001522:	2201      	movs	r2, #1
 8001524:	2180      	movs	r1, #128	@ 0x80
 8001526:	480a      	ldr	r0, [pc, #40]	@ (8001550 <Left+0x4c>)
 8001528:	f000 fe95 	bl	8002256 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);
 800152c:	2200      	movs	r2, #0
 800152e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001532:	4808      	ldr	r0, [pc, #32]	@ (8001554 <Left+0x50>)
 8001534:	f000 fe8f 	bl	8002256 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);
 8001538:	2201      	movs	r2, #1
 800153a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800153e:	4805      	ldr	r0, [pc, #20]	@ (8001554 <Left+0x50>)
 8001540:	f000 fe89 	bl	8002256 <HAL_GPIO_WritePin>
}
 8001544:	bf00      	nop
 8001546:	bd80      	pop	{r7, pc}
 8001548:	200000a0 	.word	0x200000a0
 800154c:	200000e8 	.word	0x200000e8
 8001550:	40010c00 	.word	0x40010c00
 8001554:	40010800 	.word	0x40010800

08001558 <LeftFast>:

void LeftFast(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 69);
 800155c:	4b0f      	ldr	r3, [pc, #60]	@ (800159c <LeftFast+0x44>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	2245      	movs	r2, #69	@ 0x45
 8001562:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 69);
 8001564:	4b0e      	ldr	r3, [pc, #56]	@ (80015a0 <LeftFast+0x48>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	2245      	movs	r2, #69	@ 0x45
 800156a:	635a      	str	r2, [r3, #52]	@ 0x34
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 0);
 800156c:	2200      	movs	r2, #0
 800156e:	2120      	movs	r1, #32
 8001570:	480c      	ldr	r0, [pc, #48]	@ (80015a4 <LeftFast+0x4c>)
 8001572:	f000 fe70 	bl	8002256 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 8001576:	2201      	movs	r2, #1
 8001578:	2180      	movs	r1, #128	@ 0x80
 800157a:	480a      	ldr	r0, [pc, #40]	@ (80015a4 <LeftFast+0x4c>)
 800157c:	f000 fe6b 	bl	8002256 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);
 8001580:	2200      	movs	r2, #0
 8001582:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001586:	4808      	ldr	r0, [pc, #32]	@ (80015a8 <LeftFast+0x50>)
 8001588:	f000 fe65 	bl	8002256 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 1);
 800158c:	2201      	movs	r2, #1
 800158e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001592:	4805      	ldr	r0, [pc, #20]	@ (80015a8 <LeftFast+0x50>)
 8001594:	f000 fe5f 	bl	8002256 <HAL_GPIO_WritePin>
}
 8001598:	bf00      	nop
 800159a:	bd80      	pop	{r7, pc}
 800159c:	200000a0 	.word	0x200000a0
 80015a0:	200000e8 	.word	0x200000e8
 80015a4:	40010c00 	.word	0x40010c00
 80015a8:	40010800 	.word	0x40010800

080015ac <Right>:

void Right(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 54);
 80015b0:	4b0f      	ldr	r3, [pc, #60]	@ (80015f0 <Right+0x44>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	2236      	movs	r2, #54	@ 0x36
 80015b6:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 54);
 80015b8:	4b0e      	ldr	r3, [pc, #56]	@ (80015f4 <Right+0x48>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	2236      	movs	r2, #54	@ 0x36
 80015be:	635a      	str	r2, [r3, #52]	@ 0x34
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
 80015c0:	2201      	movs	r2, #1
 80015c2:	2120      	movs	r1, #32
 80015c4:	480c      	ldr	r0, [pc, #48]	@ (80015f8 <Right+0x4c>)
 80015c6:	f000 fe46 	bl	8002256 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 80015ca:	2200      	movs	r2, #0
 80015cc:	2180      	movs	r1, #128	@ 0x80
 80015ce:	480a      	ldr	r0, [pc, #40]	@ (80015f8 <Right+0x4c>)
 80015d0:	f000 fe41 	bl	8002256 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 1);
 80015d4:	2201      	movs	r2, #1
 80015d6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80015da:	4808      	ldr	r0, [pc, #32]	@ (80015fc <Right+0x50>)
 80015dc:	f000 fe3b 	bl	8002256 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);
 80015e0:	2200      	movs	r2, #0
 80015e2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80015e6:	4805      	ldr	r0, [pc, #20]	@ (80015fc <Right+0x50>)
 80015e8:	f000 fe35 	bl	8002256 <HAL_GPIO_WritePin>
}
 80015ec:	bf00      	nop
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	200000a0 	.word	0x200000a0
 80015f4:	200000e8 	.word	0x200000e8
 80015f8:	40010c00 	.word	0x40010c00
 80015fc:	40010800 	.word	0x40010800

08001600 <Stop>:

void Stop(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 0);
 8001604:	2200      	movs	r2, #0
 8001606:	2120      	movs	r1, #32
 8001608:	480a      	ldr	r0, [pc, #40]	@ (8001634 <Stop+0x34>)
 800160a:	f000 fe24 	bl	8002256 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 800160e:	2200      	movs	r2, #0
 8001610:	2180      	movs	r1, #128	@ 0x80
 8001612:	4808      	ldr	r0, [pc, #32]	@ (8001634 <Stop+0x34>)
 8001614:	f000 fe1f 	bl	8002256 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);
 8001618:	2200      	movs	r2, #0
 800161a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800161e:	4806      	ldr	r0, [pc, #24]	@ (8001638 <Stop+0x38>)
 8001620:	f000 fe19 	bl	8002256 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, 0);
 8001624:	2200      	movs	r2, #0
 8001626:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800162a:	4803      	ldr	r0, [pc, #12]	@ (8001638 <Stop+0x38>)
 800162c:	f000 fe13 	bl	8002256 <HAL_GPIO_WritePin>
}
 8001630:	bf00      	nop
 8001632:	bd80      	pop	{r7, pc}
 8001634:	40010c00 	.word	0x40010c00
 8001638:	40010800 	.word	0x40010800

0800163c <Grip>:

void Grip(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 18);
 8001640:	4b03      	ldr	r3, [pc, #12]	@ (8001650 <Grip+0x14>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	2212      	movs	r2, #18
 8001646:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001648:	bf00      	nop
 800164a:	46bd      	mov	sp, r7
 800164c:	bc80      	pop	{r7}
 800164e:	4770      	bx	lr
 8001650:	200000e8 	.word	0x200000e8

08001654 <Release>:

void Release(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 24);
 8001658:	4b03      	ldr	r3, [pc, #12]	@ (8001668 <Release+0x14>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	2218      	movs	r2, #24
 800165e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001660:	bf00      	nop
 8001662:	46bd      	mov	sp, r7
 8001664:	bc80      	pop	{r7}
 8001666:	4770      	bx	lr
 8001668:	200000e8 	.word	0x200000e8

0800166c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001670:	b672      	cpsid	i
}
 8001672:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001674:	bf00      	nop
 8001676:	e7fd      	b.n	8001674 <Error_Handler+0x8>

08001678 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001678:	b480      	push	{r7}
 800167a:	b085      	sub	sp, #20
 800167c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800167e:	4b15      	ldr	r3, [pc, #84]	@ (80016d4 <HAL_MspInit+0x5c>)
 8001680:	699b      	ldr	r3, [r3, #24]
 8001682:	4a14      	ldr	r2, [pc, #80]	@ (80016d4 <HAL_MspInit+0x5c>)
 8001684:	f043 0301 	orr.w	r3, r3, #1
 8001688:	6193      	str	r3, [r2, #24]
 800168a:	4b12      	ldr	r3, [pc, #72]	@ (80016d4 <HAL_MspInit+0x5c>)
 800168c:	699b      	ldr	r3, [r3, #24]
 800168e:	f003 0301 	and.w	r3, r3, #1
 8001692:	60bb      	str	r3, [r7, #8]
 8001694:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001696:	4b0f      	ldr	r3, [pc, #60]	@ (80016d4 <HAL_MspInit+0x5c>)
 8001698:	69db      	ldr	r3, [r3, #28]
 800169a:	4a0e      	ldr	r2, [pc, #56]	@ (80016d4 <HAL_MspInit+0x5c>)
 800169c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016a0:	61d3      	str	r3, [r2, #28]
 80016a2:	4b0c      	ldr	r3, [pc, #48]	@ (80016d4 <HAL_MspInit+0x5c>)
 80016a4:	69db      	ldr	r3, [r3, #28]
 80016a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016aa:	607b      	str	r3, [r7, #4]
 80016ac:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80016ae:	4b0a      	ldr	r3, [pc, #40]	@ (80016d8 <HAL_MspInit+0x60>)
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	60fb      	str	r3, [r7, #12]
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80016ba:	60fb      	str	r3, [r7, #12]
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80016c2:	60fb      	str	r3, [r7, #12]
 80016c4:	4a04      	ldr	r2, [pc, #16]	@ (80016d8 <HAL_MspInit+0x60>)
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016ca:	bf00      	nop
 80016cc:	3714      	adds	r7, #20
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bc80      	pop	{r7}
 80016d2:	4770      	bx	lr
 80016d4:	40021000 	.word	0x40021000
 80016d8:	40010000 	.word	0x40010000

080016dc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80016dc:	b480      	push	{r7}
 80016de:	b085      	sub	sp, #20
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4a12      	ldr	r2, [pc, #72]	@ (8001734 <HAL_TIM_Base_MspInit+0x58>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d10c      	bne.n	8001708 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80016ee:	4b12      	ldr	r3, [pc, #72]	@ (8001738 <HAL_TIM_Base_MspInit+0x5c>)
 80016f0:	699b      	ldr	r3, [r3, #24]
 80016f2:	4a11      	ldr	r2, [pc, #68]	@ (8001738 <HAL_TIM_Base_MspInit+0x5c>)
 80016f4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80016f8:	6193      	str	r3, [r2, #24]
 80016fa:	4b0f      	ldr	r3, [pc, #60]	@ (8001738 <HAL_TIM_Base_MspInit+0x5c>)
 80016fc:	699b      	ldr	r3, [r3, #24]
 80016fe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001702:	60fb      	str	r3, [r7, #12]
 8001704:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001706:	e010      	b.n	800172a <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM4)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a0b      	ldr	r2, [pc, #44]	@ (800173c <HAL_TIM_Base_MspInit+0x60>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d10b      	bne.n	800172a <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001712:	4b09      	ldr	r3, [pc, #36]	@ (8001738 <HAL_TIM_Base_MspInit+0x5c>)
 8001714:	69db      	ldr	r3, [r3, #28]
 8001716:	4a08      	ldr	r2, [pc, #32]	@ (8001738 <HAL_TIM_Base_MspInit+0x5c>)
 8001718:	f043 0304 	orr.w	r3, r3, #4
 800171c:	61d3      	str	r3, [r2, #28]
 800171e:	4b06      	ldr	r3, [pc, #24]	@ (8001738 <HAL_TIM_Base_MspInit+0x5c>)
 8001720:	69db      	ldr	r3, [r3, #28]
 8001722:	f003 0304 	and.w	r3, r3, #4
 8001726:	60bb      	str	r3, [r7, #8]
 8001728:	68bb      	ldr	r3, [r7, #8]
}
 800172a:	bf00      	nop
 800172c:	3714      	adds	r7, #20
 800172e:	46bd      	mov	sp, r7
 8001730:	bc80      	pop	{r7}
 8001732:	4770      	bx	lr
 8001734:	40012c00 	.word	0x40012c00
 8001738:	40021000 	.word	0x40021000
 800173c:	40000800 	.word	0x40000800

08001740 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b088      	sub	sp, #32
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001748:	f107 0310 	add.w	r3, r7, #16
 800174c:	2200      	movs	r2, #0
 800174e:	601a      	str	r2, [r3, #0]
 8001750:	605a      	str	r2, [r3, #4]
 8001752:	609a      	str	r2, [r3, #8]
 8001754:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4a1f      	ldr	r2, [pc, #124]	@ (80017d8 <HAL_TIM_MspPostInit+0x98>)
 800175c:	4293      	cmp	r3, r2
 800175e:	d119      	bne.n	8001794 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001760:	4b1e      	ldr	r3, [pc, #120]	@ (80017dc <HAL_TIM_MspPostInit+0x9c>)
 8001762:	699b      	ldr	r3, [r3, #24]
 8001764:	4a1d      	ldr	r2, [pc, #116]	@ (80017dc <HAL_TIM_MspPostInit+0x9c>)
 8001766:	f043 0304 	orr.w	r3, r3, #4
 800176a:	6193      	str	r3, [r2, #24]
 800176c:	4b1b      	ldr	r3, [pc, #108]	@ (80017dc <HAL_TIM_MspPostInit+0x9c>)
 800176e:	699b      	ldr	r3, [r3, #24]
 8001770:	f003 0304 	and.w	r3, r3, #4
 8001774:	60fb      	str	r3, [r7, #12]
 8001776:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001778:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800177c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800177e:	2302      	movs	r3, #2
 8001780:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001782:	2302      	movs	r3, #2
 8001784:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001786:	f107 0310 	add.w	r3, r7, #16
 800178a:	4619      	mov	r1, r3
 800178c:	4814      	ldr	r0, [pc, #80]	@ (80017e0 <HAL_TIM_MspPostInit+0xa0>)
 800178e:	f000 fbc7 	bl	8001f20 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001792:	e01d      	b.n	80017d0 <HAL_TIM_MspPostInit+0x90>
  else if(htim->Instance==TIM4)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4a12      	ldr	r2, [pc, #72]	@ (80017e4 <HAL_TIM_MspPostInit+0xa4>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d118      	bne.n	80017d0 <HAL_TIM_MspPostInit+0x90>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800179e:	4b0f      	ldr	r3, [pc, #60]	@ (80017dc <HAL_TIM_MspPostInit+0x9c>)
 80017a0:	699b      	ldr	r3, [r3, #24]
 80017a2:	4a0e      	ldr	r2, [pc, #56]	@ (80017dc <HAL_TIM_MspPostInit+0x9c>)
 80017a4:	f043 0308 	orr.w	r3, r3, #8
 80017a8:	6193      	str	r3, [r2, #24]
 80017aa:	4b0c      	ldr	r3, [pc, #48]	@ (80017dc <HAL_TIM_MspPostInit+0x9c>)
 80017ac:	699b      	ldr	r3, [r3, #24]
 80017ae:	f003 0308 	and.w	r3, r3, #8
 80017b2:	60bb      	str	r3, [r7, #8]
 80017b4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 80017b6:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80017ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017bc:	2302      	movs	r3, #2
 80017be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017c0:	2302      	movs	r3, #2
 80017c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017c4:	f107 0310 	add.w	r3, r7, #16
 80017c8:	4619      	mov	r1, r3
 80017ca:	4807      	ldr	r0, [pc, #28]	@ (80017e8 <HAL_TIM_MspPostInit+0xa8>)
 80017cc:	f000 fba8 	bl	8001f20 <HAL_GPIO_Init>
}
 80017d0:	bf00      	nop
 80017d2:	3720      	adds	r7, #32
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	40012c00 	.word	0x40012c00
 80017dc:	40021000 	.word	0x40021000
 80017e0:	40010800 	.word	0x40010800
 80017e4:	40000800 	.word	0x40000800
 80017e8:	40010c00 	.word	0x40010c00

080017ec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b088      	sub	sp, #32
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f4:	f107 0310 	add.w	r3, r7, #16
 80017f8:	2200      	movs	r2, #0
 80017fa:	601a      	str	r2, [r3, #0]
 80017fc:	605a      	str	r2, [r3, #4]
 80017fe:	609a      	str	r2, [r3, #8]
 8001800:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4a20      	ldr	r2, [pc, #128]	@ (8001888 <HAL_UART_MspInit+0x9c>)
 8001808:	4293      	cmp	r3, r2
 800180a:	d139      	bne.n	8001880 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800180c:	4b1f      	ldr	r3, [pc, #124]	@ (800188c <HAL_UART_MspInit+0xa0>)
 800180e:	699b      	ldr	r3, [r3, #24]
 8001810:	4a1e      	ldr	r2, [pc, #120]	@ (800188c <HAL_UART_MspInit+0xa0>)
 8001812:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001816:	6193      	str	r3, [r2, #24]
 8001818:	4b1c      	ldr	r3, [pc, #112]	@ (800188c <HAL_UART_MspInit+0xa0>)
 800181a:	699b      	ldr	r3, [r3, #24]
 800181c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001820:	60fb      	str	r3, [r7, #12]
 8001822:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001824:	4b19      	ldr	r3, [pc, #100]	@ (800188c <HAL_UART_MspInit+0xa0>)
 8001826:	699b      	ldr	r3, [r3, #24]
 8001828:	4a18      	ldr	r2, [pc, #96]	@ (800188c <HAL_UART_MspInit+0xa0>)
 800182a:	f043 0304 	orr.w	r3, r3, #4
 800182e:	6193      	str	r3, [r2, #24]
 8001830:	4b16      	ldr	r3, [pc, #88]	@ (800188c <HAL_UART_MspInit+0xa0>)
 8001832:	699b      	ldr	r3, [r3, #24]
 8001834:	f003 0304 	and.w	r3, r3, #4
 8001838:	60bb      	str	r3, [r7, #8]
 800183a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800183c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001840:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001842:	2302      	movs	r3, #2
 8001844:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001846:	2303      	movs	r3, #3
 8001848:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800184a:	f107 0310 	add.w	r3, r7, #16
 800184e:	4619      	mov	r1, r3
 8001850:	480f      	ldr	r0, [pc, #60]	@ (8001890 <HAL_UART_MspInit+0xa4>)
 8001852:	f000 fb65 	bl	8001f20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001856:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800185a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800185c:	2300      	movs	r3, #0
 800185e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001860:	2300      	movs	r3, #0
 8001862:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001864:	f107 0310 	add.w	r3, r7, #16
 8001868:	4619      	mov	r1, r3
 800186a:	4809      	ldr	r0, [pc, #36]	@ (8001890 <HAL_UART_MspInit+0xa4>)
 800186c:	f000 fb58 	bl	8001f20 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001870:	2200      	movs	r2, #0
 8001872:	2100      	movs	r1, #0
 8001874:	2025      	movs	r0, #37	@ 0x25
 8001876:	f000 fa6a 	bl	8001d4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800187a:	2025      	movs	r0, #37	@ 0x25
 800187c:	f000 fa83 	bl	8001d86 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001880:	bf00      	nop
 8001882:	3720      	adds	r7, #32
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}
 8001888:	40013800 	.word	0x40013800
 800188c:	40021000 	.word	0x40021000
 8001890:	40010800 	.word	0x40010800

08001894 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001898:	bf00      	nop
 800189a:	e7fd      	b.n	8001898 <NMI_Handler+0x4>

0800189c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018a0:	bf00      	nop
 80018a2:	e7fd      	b.n	80018a0 <HardFault_Handler+0x4>

080018a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018a8:	bf00      	nop
 80018aa:	e7fd      	b.n	80018a8 <MemManage_Handler+0x4>

080018ac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018b0:	bf00      	nop
 80018b2:	e7fd      	b.n	80018b0 <BusFault_Handler+0x4>

080018b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018b8:	bf00      	nop
 80018ba:	e7fd      	b.n	80018b8 <UsageFault_Handler+0x4>

080018bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018c0:	bf00      	nop
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bc80      	pop	{r7}
 80018c6:	4770      	bx	lr

080018c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018cc:	bf00      	nop
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bc80      	pop	{r7}
 80018d2:	4770      	bx	lr

080018d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018d8:	bf00      	nop
 80018da:	46bd      	mov	sp, r7
 80018dc:	bc80      	pop	{r7}
 80018de:	4770      	bx	lr

080018e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018e4:	f000 f940 	bl	8001b68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018e8:	bf00      	nop
 80018ea:	bd80      	pop	{r7, pc}

080018ec <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80018f0:	4802      	ldr	r0, [pc, #8]	@ (80018fc <USART1_IRQHandler+0x10>)
 80018f2:	f002 f80d 	bl	8003910 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80018f6:	bf00      	nop
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	20000130 	.word	0x20000130

08001900 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001900:	b480      	push	{r7}
 8001902:	af00      	add	r7, sp, #0
  return 1;
 8001904:	2301      	movs	r3, #1
}
 8001906:	4618      	mov	r0, r3
 8001908:	46bd      	mov	sp, r7
 800190a:	bc80      	pop	{r7}
 800190c:	4770      	bx	lr

0800190e <_kill>:

int _kill(int pid, int sig)
{
 800190e:	b580      	push	{r7, lr}
 8001910:	b082      	sub	sp, #8
 8001912:	af00      	add	r7, sp, #0
 8001914:	6078      	str	r0, [r7, #4]
 8001916:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001918:	f002 ff6c 	bl	80047f4 <__errno>
 800191c:	4603      	mov	r3, r0
 800191e:	2216      	movs	r2, #22
 8001920:	601a      	str	r2, [r3, #0]
  return -1;
 8001922:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001926:	4618      	mov	r0, r3
 8001928:	3708      	adds	r7, #8
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}

0800192e <_exit>:

void _exit (int status)
{
 800192e:	b580      	push	{r7, lr}
 8001930:	b082      	sub	sp, #8
 8001932:	af00      	add	r7, sp, #0
 8001934:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001936:	f04f 31ff 	mov.w	r1, #4294967295
 800193a:	6878      	ldr	r0, [r7, #4]
 800193c:	f7ff ffe7 	bl	800190e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001940:	bf00      	nop
 8001942:	e7fd      	b.n	8001940 <_exit+0x12>

08001944 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b086      	sub	sp, #24
 8001948:	af00      	add	r7, sp, #0
 800194a:	60f8      	str	r0, [r7, #12]
 800194c:	60b9      	str	r1, [r7, #8]
 800194e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001950:	2300      	movs	r3, #0
 8001952:	617b      	str	r3, [r7, #20]
 8001954:	e00a      	b.n	800196c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001956:	f3af 8000 	nop.w
 800195a:	4601      	mov	r1, r0
 800195c:	68bb      	ldr	r3, [r7, #8]
 800195e:	1c5a      	adds	r2, r3, #1
 8001960:	60ba      	str	r2, [r7, #8]
 8001962:	b2ca      	uxtb	r2, r1
 8001964:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001966:	697b      	ldr	r3, [r7, #20]
 8001968:	3301      	adds	r3, #1
 800196a:	617b      	str	r3, [r7, #20]
 800196c:	697a      	ldr	r2, [r7, #20]
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	429a      	cmp	r2, r3
 8001972:	dbf0      	blt.n	8001956 <_read+0x12>
  }

  return len;
 8001974:	687b      	ldr	r3, [r7, #4]
}
 8001976:	4618      	mov	r0, r3
 8001978:	3718      	adds	r7, #24
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}

0800197e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800197e:	b580      	push	{r7, lr}
 8001980:	b086      	sub	sp, #24
 8001982:	af00      	add	r7, sp, #0
 8001984:	60f8      	str	r0, [r7, #12]
 8001986:	60b9      	str	r1, [r7, #8]
 8001988:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800198a:	2300      	movs	r3, #0
 800198c:	617b      	str	r3, [r7, #20]
 800198e:	e009      	b.n	80019a4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001990:	68bb      	ldr	r3, [r7, #8]
 8001992:	1c5a      	adds	r2, r3, #1
 8001994:	60ba      	str	r2, [r7, #8]
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	4618      	mov	r0, r3
 800199a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800199e:	697b      	ldr	r3, [r7, #20]
 80019a0:	3301      	adds	r3, #1
 80019a2:	617b      	str	r3, [r7, #20]
 80019a4:	697a      	ldr	r2, [r7, #20]
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	429a      	cmp	r2, r3
 80019aa:	dbf1      	blt.n	8001990 <_write+0x12>
  }
  return len;
 80019ac:	687b      	ldr	r3, [r7, #4]
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	3718      	adds	r7, #24
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}

080019b6 <_close>:

int _close(int file)
{
 80019b6:	b480      	push	{r7}
 80019b8:	b083      	sub	sp, #12
 80019ba:	af00      	add	r7, sp, #0
 80019bc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80019be:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	370c      	adds	r7, #12
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bc80      	pop	{r7}
 80019ca:	4770      	bx	lr

080019cc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b083      	sub	sp, #12
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
 80019d4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80019dc:	605a      	str	r2, [r3, #4]
  return 0;
 80019de:	2300      	movs	r3, #0
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	370c      	adds	r7, #12
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bc80      	pop	{r7}
 80019e8:	4770      	bx	lr

080019ea <_isatty>:

int _isatty(int file)
{
 80019ea:	b480      	push	{r7}
 80019ec:	b083      	sub	sp, #12
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80019f2:	2301      	movs	r3, #1
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	370c      	adds	r7, #12
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bc80      	pop	{r7}
 80019fc:	4770      	bx	lr

080019fe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019fe:	b480      	push	{r7}
 8001a00:	b085      	sub	sp, #20
 8001a02:	af00      	add	r7, sp, #0
 8001a04:	60f8      	str	r0, [r7, #12]
 8001a06:	60b9      	str	r1, [r7, #8]
 8001a08:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a0a:	2300      	movs	r3, #0
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3714      	adds	r7, #20
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bc80      	pop	{r7}
 8001a14:	4770      	bx	lr
	...

08001a18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b086      	sub	sp, #24
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a20:	4a14      	ldr	r2, [pc, #80]	@ (8001a74 <_sbrk+0x5c>)
 8001a22:	4b15      	ldr	r3, [pc, #84]	@ (8001a78 <_sbrk+0x60>)
 8001a24:	1ad3      	subs	r3, r2, r3
 8001a26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a2c:	4b13      	ldr	r3, [pc, #76]	@ (8001a7c <_sbrk+0x64>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d102      	bne.n	8001a3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a34:	4b11      	ldr	r3, [pc, #68]	@ (8001a7c <_sbrk+0x64>)
 8001a36:	4a12      	ldr	r2, [pc, #72]	@ (8001a80 <_sbrk+0x68>)
 8001a38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a3a:	4b10      	ldr	r3, [pc, #64]	@ (8001a7c <_sbrk+0x64>)
 8001a3c:	681a      	ldr	r2, [r3, #0]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	4413      	add	r3, r2
 8001a42:	693a      	ldr	r2, [r7, #16]
 8001a44:	429a      	cmp	r2, r3
 8001a46:	d207      	bcs.n	8001a58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a48:	f002 fed4 	bl	80047f4 <__errno>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	220c      	movs	r2, #12
 8001a50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a52:	f04f 33ff 	mov.w	r3, #4294967295
 8001a56:	e009      	b.n	8001a6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a58:	4b08      	ldr	r3, [pc, #32]	@ (8001a7c <_sbrk+0x64>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a5e:	4b07      	ldr	r3, [pc, #28]	@ (8001a7c <_sbrk+0x64>)
 8001a60:	681a      	ldr	r2, [r3, #0]
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	4413      	add	r3, r2
 8001a66:	4a05      	ldr	r2, [pc, #20]	@ (8001a7c <_sbrk+0x64>)
 8001a68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a6a:	68fb      	ldr	r3, [r7, #12]
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	3718      	adds	r7, #24
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	20005000 	.word	0x20005000
 8001a78:	00000400 	.word	0x00000400
 8001a7c:	200001f0 	.word	0x200001f0
 8001a80:	20000348 	.word	0x20000348

08001a84 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a88:	bf00      	nop
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bc80      	pop	{r7}
 8001a8e:	4770      	bx	lr

08001a90 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a90:	f7ff fff8 	bl	8001a84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a94:	480b      	ldr	r0, [pc, #44]	@ (8001ac4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001a96:	490c      	ldr	r1, [pc, #48]	@ (8001ac8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001a98:	4a0c      	ldr	r2, [pc, #48]	@ (8001acc <LoopFillZerobss+0x16>)
  movs r3, #0
 8001a9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a9c:	e002      	b.n	8001aa4 <LoopCopyDataInit>

08001a9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001aa0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001aa2:	3304      	adds	r3, #4

08001aa4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001aa4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001aa6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001aa8:	d3f9      	bcc.n	8001a9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001aaa:	4a09      	ldr	r2, [pc, #36]	@ (8001ad0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001aac:	4c09      	ldr	r4, [pc, #36]	@ (8001ad4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001aae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ab0:	e001      	b.n	8001ab6 <LoopFillZerobss>

08001ab2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ab2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ab4:	3204      	adds	r2, #4

08001ab6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ab6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ab8:	d3fb      	bcc.n	8001ab2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001aba:	f002 fea1 	bl	8004800 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001abe:	f7fe fb57 	bl	8000170 <main>
  bx lr
 8001ac2:	4770      	bx	lr
  ldr r0, =_sdata
 8001ac4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ac8:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8001acc:	0800639c 	.word	0x0800639c
  ldr r2, =_sbss
 8001ad0:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8001ad4:	20000344 	.word	0x20000344

08001ad8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ad8:	e7fe      	b.n	8001ad8 <ADC1_2_IRQHandler>
	...

08001adc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ae0:	4b08      	ldr	r3, [pc, #32]	@ (8001b04 <HAL_Init+0x28>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a07      	ldr	r2, [pc, #28]	@ (8001b04 <HAL_Init+0x28>)
 8001ae6:	f043 0310 	orr.w	r3, r3, #16
 8001aea:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001aec:	2003      	movs	r0, #3
 8001aee:	f000 f923 	bl	8001d38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001af2:	200f      	movs	r0, #15
 8001af4:	f000 f808 	bl	8001b08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001af8:	f7ff fdbe 	bl	8001678 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001afc:	2300      	movs	r3, #0
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	40022000 	.word	0x40022000

08001b08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b082      	sub	sp, #8
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b10:	4b12      	ldr	r3, [pc, #72]	@ (8001b5c <HAL_InitTick+0x54>)
 8001b12:	681a      	ldr	r2, [r3, #0]
 8001b14:	4b12      	ldr	r3, [pc, #72]	@ (8001b60 <HAL_InitTick+0x58>)
 8001b16:	781b      	ldrb	r3, [r3, #0]
 8001b18:	4619      	mov	r1, r3
 8001b1a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b22:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b26:	4618      	mov	r0, r3
 8001b28:	f000 f93b 	bl	8001da2 <HAL_SYSTICK_Config>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d001      	beq.n	8001b36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b32:	2301      	movs	r3, #1
 8001b34:	e00e      	b.n	8001b54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	2b0f      	cmp	r3, #15
 8001b3a:	d80a      	bhi.n	8001b52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	6879      	ldr	r1, [r7, #4]
 8001b40:	f04f 30ff 	mov.w	r0, #4294967295
 8001b44:	f000 f903 	bl	8001d4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b48:	4a06      	ldr	r2, [pc, #24]	@ (8001b64 <HAL_InitTick+0x5c>)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	e000      	b.n	8001b54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b52:	2301      	movs	r3, #1
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	3708      	adds	r7, #8
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	2000001c 	.word	0x2000001c
 8001b60:	20000024 	.word	0x20000024
 8001b64:	20000020 	.word	0x20000020

08001b68 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b6c:	4b05      	ldr	r3, [pc, #20]	@ (8001b84 <HAL_IncTick+0x1c>)
 8001b6e:	781b      	ldrb	r3, [r3, #0]
 8001b70:	461a      	mov	r2, r3
 8001b72:	4b05      	ldr	r3, [pc, #20]	@ (8001b88 <HAL_IncTick+0x20>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4413      	add	r3, r2
 8001b78:	4a03      	ldr	r2, [pc, #12]	@ (8001b88 <HAL_IncTick+0x20>)
 8001b7a:	6013      	str	r3, [r2, #0]
}
 8001b7c:	bf00      	nop
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bc80      	pop	{r7}
 8001b82:	4770      	bx	lr
 8001b84:	20000024 	.word	0x20000024
 8001b88:	200001f4 	.word	0x200001f4

08001b8c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0
  return uwTick;
 8001b90:	4b02      	ldr	r3, [pc, #8]	@ (8001b9c <HAL_GetTick+0x10>)
 8001b92:	681b      	ldr	r3, [r3, #0]
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bc80      	pop	{r7}
 8001b9a:	4770      	bx	lr
 8001b9c:	200001f4 	.word	0x200001f4

08001ba0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b085      	sub	sp, #20
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	f003 0307 	and.w	r3, r3, #7
 8001bae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bb0:	4b0c      	ldr	r3, [pc, #48]	@ (8001be4 <__NVIC_SetPriorityGrouping+0x44>)
 8001bb2:	68db      	ldr	r3, [r3, #12]
 8001bb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bb6:	68ba      	ldr	r2, [r7, #8]
 8001bb8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bc4:	68bb      	ldr	r3, [r7, #8]
 8001bc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bc8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001bcc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bd2:	4a04      	ldr	r2, [pc, #16]	@ (8001be4 <__NVIC_SetPriorityGrouping+0x44>)
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	60d3      	str	r3, [r2, #12]
}
 8001bd8:	bf00      	nop
 8001bda:	3714      	adds	r7, #20
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bc80      	pop	{r7}
 8001be0:	4770      	bx	lr
 8001be2:	bf00      	nop
 8001be4:	e000ed00 	.word	0xe000ed00

08001be8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bec:	4b04      	ldr	r3, [pc, #16]	@ (8001c00 <__NVIC_GetPriorityGrouping+0x18>)
 8001bee:	68db      	ldr	r3, [r3, #12]
 8001bf0:	0a1b      	lsrs	r3, r3, #8
 8001bf2:	f003 0307 	and.w	r3, r3, #7
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bc80      	pop	{r7}
 8001bfc:	4770      	bx	lr
 8001bfe:	bf00      	nop
 8001c00:	e000ed00 	.word	0xe000ed00

08001c04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b083      	sub	sp, #12
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	db0b      	blt.n	8001c2e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c16:	79fb      	ldrb	r3, [r7, #7]
 8001c18:	f003 021f 	and.w	r2, r3, #31
 8001c1c:	4906      	ldr	r1, [pc, #24]	@ (8001c38 <__NVIC_EnableIRQ+0x34>)
 8001c1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c22:	095b      	lsrs	r3, r3, #5
 8001c24:	2001      	movs	r0, #1
 8001c26:	fa00 f202 	lsl.w	r2, r0, r2
 8001c2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c2e:	bf00      	nop
 8001c30:	370c      	adds	r7, #12
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bc80      	pop	{r7}
 8001c36:	4770      	bx	lr
 8001c38:	e000e100 	.word	0xe000e100

08001c3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	b083      	sub	sp, #12
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	4603      	mov	r3, r0
 8001c44:	6039      	str	r1, [r7, #0]
 8001c46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	db0a      	blt.n	8001c66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	b2da      	uxtb	r2, r3
 8001c54:	490c      	ldr	r1, [pc, #48]	@ (8001c88 <__NVIC_SetPriority+0x4c>)
 8001c56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c5a:	0112      	lsls	r2, r2, #4
 8001c5c:	b2d2      	uxtb	r2, r2
 8001c5e:	440b      	add	r3, r1
 8001c60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c64:	e00a      	b.n	8001c7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	b2da      	uxtb	r2, r3
 8001c6a:	4908      	ldr	r1, [pc, #32]	@ (8001c8c <__NVIC_SetPriority+0x50>)
 8001c6c:	79fb      	ldrb	r3, [r7, #7]
 8001c6e:	f003 030f 	and.w	r3, r3, #15
 8001c72:	3b04      	subs	r3, #4
 8001c74:	0112      	lsls	r2, r2, #4
 8001c76:	b2d2      	uxtb	r2, r2
 8001c78:	440b      	add	r3, r1
 8001c7a:	761a      	strb	r2, [r3, #24]
}
 8001c7c:	bf00      	nop
 8001c7e:	370c      	adds	r7, #12
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bc80      	pop	{r7}
 8001c84:	4770      	bx	lr
 8001c86:	bf00      	nop
 8001c88:	e000e100 	.word	0xe000e100
 8001c8c:	e000ed00 	.word	0xe000ed00

08001c90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b089      	sub	sp, #36	@ 0x24
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	60f8      	str	r0, [r7, #12]
 8001c98:	60b9      	str	r1, [r7, #8]
 8001c9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	f003 0307 	and.w	r3, r3, #7
 8001ca2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ca4:	69fb      	ldr	r3, [r7, #28]
 8001ca6:	f1c3 0307 	rsb	r3, r3, #7
 8001caa:	2b04      	cmp	r3, #4
 8001cac:	bf28      	it	cs
 8001cae:	2304      	movcs	r3, #4
 8001cb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cb2:	69fb      	ldr	r3, [r7, #28]
 8001cb4:	3304      	adds	r3, #4
 8001cb6:	2b06      	cmp	r3, #6
 8001cb8:	d902      	bls.n	8001cc0 <NVIC_EncodePriority+0x30>
 8001cba:	69fb      	ldr	r3, [r7, #28]
 8001cbc:	3b03      	subs	r3, #3
 8001cbe:	e000      	b.n	8001cc2 <NVIC_EncodePriority+0x32>
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cc4:	f04f 32ff 	mov.w	r2, #4294967295
 8001cc8:	69bb      	ldr	r3, [r7, #24]
 8001cca:	fa02 f303 	lsl.w	r3, r2, r3
 8001cce:	43da      	mvns	r2, r3
 8001cd0:	68bb      	ldr	r3, [r7, #8]
 8001cd2:	401a      	ands	r2, r3
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cd8:	f04f 31ff 	mov.w	r1, #4294967295
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	fa01 f303 	lsl.w	r3, r1, r3
 8001ce2:	43d9      	mvns	r1, r3
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ce8:	4313      	orrs	r3, r2
         );
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	3724      	adds	r7, #36	@ 0x24
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bc80      	pop	{r7}
 8001cf2:	4770      	bx	lr

08001cf4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b082      	sub	sp, #8
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	3b01      	subs	r3, #1
 8001d00:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d04:	d301      	bcc.n	8001d0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d06:	2301      	movs	r3, #1
 8001d08:	e00f      	b.n	8001d2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d0a:	4a0a      	ldr	r2, [pc, #40]	@ (8001d34 <SysTick_Config+0x40>)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	3b01      	subs	r3, #1
 8001d10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d12:	210f      	movs	r1, #15
 8001d14:	f04f 30ff 	mov.w	r0, #4294967295
 8001d18:	f7ff ff90 	bl	8001c3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d1c:	4b05      	ldr	r3, [pc, #20]	@ (8001d34 <SysTick_Config+0x40>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d22:	4b04      	ldr	r3, [pc, #16]	@ (8001d34 <SysTick_Config+0x40>)
 8001d24:	2207      	movs	r2, #7
 8001d26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d28:	2300      	movs	r3, #0
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	3708      	adds	r7, #8
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	e000e010 	.word	0xe000e010

08001d38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b082      	sub	sp, #8
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d40:	6878      	ldr	r0, [r7, #4]
 8001d42:	f7ff ff2d 	bl	8001ba0 <__NVIC_SetPriorityGrouping>
}
 8001d46:	bf00      	nop
 8001d48:	3708      	adds	r7, #8
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}

08001d4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d4e:	b580      	push	{r7, lr}
 8001d50:	b086      	sub	sp, #24
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	4603      	mov	r3, r0
 8001d56:	60b9      	str	r1, [r7, #8]
 8001d58:	607a      	str	r2, [r7, #4]
 8001d5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d60:	f7ff ff42 	bl	8001be8 <__NVIC_GetPriorityGrouping>
 8001d64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d66:	687a      	ldr	r2, [r7, #4]
 8001d68:	68b9      	ldr	r1, [r7, #8]
 8001d6a:	6978      	ldr	r0, [r7, #20]
 8001d6c:	f7ff ff90 	bl	8001c90 <NVIC_EncodePriority>
 8001d70:	4602      	mov	r2, r0
 8001d72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d76:	4611      	mov	r1, r2
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f7ff ff5f 	bl	8001c3c <__NVIC_SetPriority>
}
 8001d7e:	bf00      	nop
 8001d80:	3718      	adds	r7, #24
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}

08001d86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d86:	b580      	push	{r7, lr}
 8001d88:	b082      	sub	sp, #8
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d94:	4618      	mov	r0, r3
 8001d96:	f7ff ff35 	bl	8001c04 <__NVIC_EnableIRQ>
}
 8001d9a:	bf00      	nop
 8001d9c:	3708      	adds	r7, #8
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}

08001da2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001da2:	b580      	push	{r7, lr}
 8001da4:	b082      	sub	sp, #8
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001daa:	6878      	ldr	r0, [r7, #4]
 8001dac:	f7ff ffa2 	bl	8001cf4 <SysTick_Config>
 8001db0:	4603      	mov	r3, r0
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	3708      	adds	r7, #8
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}

08001dba <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001dba:	b480      	push	{r7}
 8001dbc:	b085      	sub	sp, #20
 8001dbe:	af00      	add	r7, sp, #0
 8001dc0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001dcc:	b2db      	uxtb	r3, r3
 8001dce:	2b02      	cmp	r3, #2
 8001dd0:	d008      	beq.n	8001de4 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2204      	movs	r2, #4
 8001dd6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2200      	movs	r2, #0
 8001ddc:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001de0:	2301      	movs	r3, #1
 8001de2:	e020      	b.n	8001e26 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	681a      	ldr	r2, [r3, #0]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f022 020e 	bic.w	r2, r2, #14
 8001df2:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	681a      	ldr	r2, [r3, #0]
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f022 0201 	bic.w	r2, r2, #1
 8001e02:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e0c:	2101      	movs	r1, #1
 8001e0e:	fa01 f202 	lsl.w	r2, r1, r2
 8001e12:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2201      	movs	r2, #1
 8001e18:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2200      	movs	r2, #0
 8001e20:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001e24:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	3714      	adds	r7, #20
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bc80      	pop	{r7}
 8001e2e:	4770      	bx	lr

08001e30 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b084      	sub	sp, #16
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001e42:	b2db      	uxtb	r3, r3
 8001e44:	2b02      	cmp	r3, #2
 8001e46:	d005      	beq.n	8001e54 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2204      	movs	r2, #4
 8001e4c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	73fb      	strb	r3, [r7, #15]
 8001e52:	e051      	b.n	8001ef8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f022 020e 	bic.w	r2, r2, #14
 8001e62:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	681a      	ldr	r2, [r3, #0]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f022 0201 	bic.w	r2, r2, #1
 8001e72:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a22      	ldr	r2, [pc, #136]	@ (8001f04 <HAL_DMA_Abort_IT+0xd4>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d029      	beq.n	8001ed2 <HAL_DMA_Abort_IT+0xa2>
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a21      	ldr	r2, [pc, #132]	@ (8001f08 <HAL_DMA_Abort_IT+0xd8>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d022      	beq.n	8001ece <HAL_DMA_Abort_IT+0x9e>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a1f      	ldr	r2, [pc, #124]	@ (8001f0c <HAL_DMA_Abort_IT+0xdc>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d01a      	beq.n	8001ec8 <HAL_DMA_Abort_IT+0x98>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4a1e      	ldr	r2, [pc, #120]	@ (8001f10 <HAL_DMA_Abort_IT+0xe0>)
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d012      	beq.n	8001ec2 <HAL_DMA_Abort_IT+0x92>
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4a1c      	ldr	r2, [pc, #112]	@ (8001f14 <HAL_DMA_Abort_IT+0xe4>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d00a      	beq.n	8001ebc <HAL_DMA_Abort_IT+0x8c>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4a1b      	ldr	r2, [pc, #108]	@ (8001f18 <HAL_DMA_Abort_IT+0xe8>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d102      	bne.n	8001eb6 <HAL_DMA_Abort_IT+0x86>
 8001eb0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001eb4:	e00e      	b.n	8001ed4 <HAL_DMA_Abort_IT+0xa4>
 8001eb6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001eba:	e00b      	b.n	8001ed4 <HAL_DMA_Abort_IT+0xa4>
 8001ebc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001ec0:	e008      	b.n	8001ed4 <HAL_DMA_Abort_IT+0xa4>
 8001ec2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ec6:	e005      	b.n	8001ed4 <HAL_DMA_Abort_IT+0xa4>
 8001ec8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ecc:	e002      	b.n	8001ed4 <HAL_DMA_Abort_IT+0xa4>
 8001ece:	2310      	movs	r3, #16
 8001ed0:	e000      	b.n	8001ed4 <HAL_DMA_Abort_IT+0xa4>
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	4a11      	ldr	r2, [pc, #68]	@ (8001f1c <HAL_DMA_Abort_IT+0xec>)
 8001ed6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2201      	movs	r2, #1
 8001edc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d003      	beq.n	8001ef8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ef4:	6878      	ldr	r0, [r7, #4]
 8001ef6:	4798      	blx	r3
    } 
  }
  return status;
 8001ef8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001efa:	4618      	mov	r0, r3
 8001efc:	3710      	adds	r7, #16
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	bf00      	nop
 8001f04:	40020008 	.word	0x40020008
 8001f08:	4002001c 	.word	0x4002001c
 8001f0c:	40020030 	.word	0x40020030
 8001f10:	40020044 	.word	0x40020044
 8001f14:	40020058 	.word	0x40020058
 8001f18:	4002006c 	.word	0x4002006c
 8001f1c:	40020000 	.word	0x40020000

08001f20 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b08b      	sub	sp, #44	@ 0x2c
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
 8001f28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f32:	e169      	b.n	8002208 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001f34:	2201      	movs	r2, #1
 8001f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f38:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	69fa      	ldr	r2, [r7, #28]
 8001f44:	4013      	ands	r3, r2
 8001f46:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001f48:	69ba      	ldr	r2, [r7, #24]
 8001f4a:	69fb      	ldr	r3, [r7, #28]
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	f040 8158 	bne.w	8002202 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	4a9a      	ldr	r2, [pc, #616]	@ (80021c0 <HAL_GPIO_Init+0x2a0>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d05e      	beq.n	800201a <HAL_GPIO_Init+0xfa>
 8001f5c:	4a98      	ldr	r2, [pc, #608]	@ (80021c0 <HAL_GPIO_Init+0x2a0>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d875      	bhi.n	800204e <HAL_GPIO_Init+0x12e>
 8001f62:	4a98      	ldr	r2, [pc, #608]	@ (80021c4 <HAL_GPIO_Init+0x2a4>)
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d058      	beq.n	800201a <HAL_GPIO_Init+0xfa>
 8001f68:	4a96      	ldr	r2, [pc, #600]	@ (80021c4 <HAL_GPIO_Init+0x2a4>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d86f      	bhi.n	800204e <HAL_GPIO_Init+0x12e>
 8001f6e:	4a96      	ldr	r2, [pc, #600]	@ (80021c8 <HAL_GPIO_Init+0x2a8>)
 8001f70:	4293      	cmp	r3, r2
 8001f72:	d052      	beq.n	800201a <HAL_GPIO_Init+0xfa>
 8001f74:	4a94      	ldr	r2, [pc, #592]	@ (80021c8 <HAL_GPIO_Init+0x2a8>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d869      	bhi.n	800204e <HAL_GPIO_Init+0x12e>
 8001f7a:	4a94      	ldr	r2, [pc, #592]	@ (80021cc <HAL_GPIO_Init+0x2ac>)
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d04c      	beq.n	800201a <HAL_GPIO_Init+0xfa>
 8001f80:	4a92      	ldr	r2, [pc, #584]	@ (80021cc <HAL_GPIO_Init+0x2ac>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d863      	bhi.n	800204e <HAL_GPIO_Init+0x12e>
 8001f86:	4a92      	ldr	r2, [pc, #584]	@ (80021d0 <HAL_GPIO_Init+0x2b0>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d046      	beq.n	800201a <HAL_GPIO_Init+0xfa>
 8001f8c:	4a90      	ldr	r2, [pc, #576]	@ (80021d0 <HAL_GPIO_Init+0x2b0>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d85d      	bhi.n	800204e <HAL_GPIO_Init+0x12e>
 8001f92:	2b12      	cmp	r3, #18
 8001f94:	d82a      	bhi.n	8001fec <HAL_GPIO_Init+0xcc>
 8001f96:	2b12      	cmp	r3, #18
 8001f98:	d859      	bhi.n	800204e <HAL_GPIO_Init+0x12e>
 8001f9a:	a201      	add	r2, pc, #4	@ (adr r2, 8001fa0 <HAL_GPIO_Init+0x80>)
 8001f9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fa0:	0800201b 	.word	0x0800201b
 8001fa4:	08001ff5 	.word	0x08001ff5
 8001fa8:	08002007 	.word	0x08002007
 8001fac:	08002049 	.word	0x08002049
 8001fb0:	0800204f 	.word	0x0800204f
 8001fb4:	0800204f 	.word	0x0800204f
 8001fb8:	0800204f 	.word	0x0800204f
 8001fbc:	0800204f 	.word	0x0800204f
 8001fc0:	0800204f 	.word	0x0800204f
 8001fc4:	0800204f 	.word	0x0800204f
 8001fc8:	0800204f 	.word	0x0800204f
 8001fcc:	0800204f 	.word	0x0800204f
 8001fd0:	0800204f 	.word	0x0800204f
 8001fd4:	0800204f 	.word	0x0800204f
 8001fd8:	0800204f 	.word	0x0800204f
 8001fdc:	0800204f 	.word	0x0800204f
 8001fe0:	0800204f 	.word	0x0800204f
 8001fe4:	08001ffd 	.word	0x08001ffd
 8001fe8:	08002011 	.word	0x08002011
 8001fec:	4a79      	ldr	r2, [pc, #484]	@ (80021d4 <HAL_GPIO_Init+0x2b4>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d013      	beq.n	800201a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001ff2:	e02c      	b.n	800204e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	623b      	str	r3, [r7, #32]
          break;
 8001ffa:	e029      	b.n	8002050 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	68db      	ldr	r3, [r3, #12]
 8002000:	3304      	adds	r3, #4
 8002002:	623b      	str	r3, [r7, #32]
          break;
 8002004:	e024      	b.n	8002050 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	68db      	ldr	r3, [r3, #12]
 800200a:	3308      	adds	r3, #8
 800200c:	623b      	str	r3, [r7, #32]
          break;
 800200e:	e01f      	b.n	8002050 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	68db      	ldr	r3, [r3, #12]
 8002014:	330c      	adds	r3, #12
 8002016:	623b      	str	r3, [r7, #32]
          break;
 8002018:	e01a      	b.n	8002050 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d102      	bne.n	8002028 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002022:	2304      	movs	r3, #4
 8002024:	623b      	str	r3, [r7, #32]
          break;
 8002026:	e013      	b.n	8002050 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	689b      	ldr	r3, [r3, #8]
 800202c:	2b01      	cmp	r3, #1
 800202e:	d105      	bne.n	800203c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002030:	2308      	movs	r3, #8
 8002032:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	69fa      	ldr	r2, [r7, #28]
 8002038:	611a      	str	r2, [r3, #16]
          break;
 800203a:	e009      	b.n	8002050 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800203c:	2308      	movs	r3, #8
 800203e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	69fa      	ldr	r2, [r7, #28]
 8002044:	615a      	str	r2, [r3, #20]
          break;
 8002046:	e003      	b.n	8002050 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002048:	2300      	movs	r3, #0
 800204a:	623b      	str	r3, [r7, #32]
          break;
 800204c:	e000      	b.n	8002050 <HAL_GPIO_Init+0x130>
          break;
 800204e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002050:	69bb      	ldr	r3, [r7, #24]
 8002052:	2bff      	cmp	r3, #255	@ 0xff
 8002054:	d801      	bhi.n	800205a <HAL_GPIO_Init+0x13a>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	e001      	b.n	800205e <HAL_GPIO_Init+0x13e>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	3304      	adds	r3, #4
 800205e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002060:	69bb      	ldr	r3, [r7, #24]
 8002062:	2bff      	cmp	r3, #255	@ 0xff
 8002064:	d802      	bhi.n	800206c <HAL_GPIO_Init+0x14c>
 8002066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002068:	009b      	lsls	r3, r3, #2
 800206a:	e002      	b.n	8002072 <HAL_GPIO_Init+0x152>
 800206c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800206e:	3b08      	subs	r3, #8
 8002070:	009b      	lsls	r3, r3, #2
 8002072:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	681a      	ldr	r2, [r3, #0]
 8002078:	210f      	movs	r1, #15
 800207a:	693b      	ldr	r3, [r7, #16]
 800207c:	fa01 f303 	lsl.w	r3, r1, r3
 8002080:	43db      	mvns	r3, r3
 8002082:	401a      	ands	r2, r3
 8002084:	6a39      	ldr	r1, [r7, #32]
 8002086:	693b      	ldr	r3, [r7, #16]
 8002088:	fa01 f303 	lsl.w	r3, r1, r3
 800208c:	431a      	orrs	r2, r3
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800209a:	2b00      	cmp	r3, #0
 800209c:	f000 80b1 	beq.w	8002202 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80020a0:	4b4d      	ldr	r3, [pc, #308]	@ (80021d8 <HAL_GPIO_Init+0x2b8>)
 80020a2:	699b      	ldr	r3, [r3, #24]
 80020a4:	4a4c      	ldr	r2, [pc, #304]	@ (80021d8 <HAL_GPIO_Init+0x2b8>)
 80020a6:	f043 0301 	orr.w	r3, r3, #1
 80020aa:	6193      	str	r3, [r2, #24]
 80020ac:	4b4a      	ldr	r3, [pc, #296]	@ (80021d8 <HAL_GPIO_Init+0x2b8>)
 80020ae:	699b      	ldr	r3, [r3, #24]
 80020b0:	f003 0301 	and.w	r3, r3, #1
 80020b4:	60bb      	str	r3, [r7, #8]
 80020b6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80020b8:	4a48      	ldr	r2, [pc, #288]	@ (80021dc <HAL_GPIO_Init+0x2bc>)
 80020ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020bc:	089b      	lsrs	r3, r3, #2
 80020be:	3302      	adds	r3, #2
 80020c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020c4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80020c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020c8:	f003 0303 	and.w	r3, r3, #3
 80020cc:	009b      	lsls	r3, r3, #2
 80020ce:	220f      	movs	r2, #15
 80020d0:	fa02 f303 	lsl.w	r3, r2, r3
 80020d4:	43db      	mvns	r3, r3
 80020d6:	68fa      	ldr	r2, [r7, #12]
 80020d8:	4013      	ands	r3, r2
 80020da:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	4a40      	ldr	r2, [pc, #256]	@ (80021e0 <HAL_GPIO_Init+0x2c0>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d013      	beq.n	800210c <HAL_GPIO_Init+0x1ec>
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	4a3f      	ldr	r2, [pc, #252]	@ (80021e4 <HAL_GPIO_Init+0x2c4>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d00d      	beq.n	8002108 <HAL_GPIO_Init+0x1e8>
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	4a3e      	ldr	r2, [pc, #248]	@ (80021e8 <HAL_GPIO_Init+0x2c8>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d007      	beq.n	8002104 <HAL_GPIO_Init+0x1e4>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	4a3d      	ldr	r2, [pc, #244]	@ (80021ec <HAL_GPIO_Init+0x2cc>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d101      	bne.n	8002100 <HAL_GPIO_Init+0x1e0>
 80020fc:	2303      	movs	r3, #3
 80020fe:	e006      	b.n	800210e <HAL_GPIO_Init+0x1ee>
 8002100:	2304      	movs	r3, #4
 8002102:	e004      	b.n	800210e <HAL_GPIO_Init+0x1ee>
 8002104:	2302      	movs	r3, #2
 8002106:	e002      	b.n	800210e <HAL_GPIO_Init+0x1ee>
 8002108:	2301      	movs	r3, #1
 800210a:	e000      	b.n	800210e <HAL_GPIO_Init+0x1ee>
 800210c:	2300      	movs	r3, #0
 800210e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002110:	f002 0203 	and.w	r2, r2, #3
 8002114:	0092      	lsls	r2, r2, #2
 8002116:	4093      	lsls	r3, r2
 8002118:	68fa      	ldr	r2, [r7, #12]
 800211a:	4313      	orrs	r3, r2
 800211c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800211e:	492f      	ldr	r1, [pc, #188]	@ (80021dc <HAL_GPIO_Init+0x2bc>)
 8002120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002122:	089b      	lsrs	r3, r3, #2
 8002124:	3302      	adds	r3, #2
 8002126:	68fa      	ldr	r2, [r7, #12]
 8002128:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002134:	2b00      	cmp	r3, #0
 8002136:	d006      	beq.n	8002146 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002138:	4b2d      	ldr	r3, [pc, #180]	@ (80021f0 <HAL_GPIO_Init+0x2d0>)
 800213a:	689a      	ldr	r2, [r3, #8]
 800213c:	492c      	ldr	r1, [pc, #176]	@ (80021f0 <HAL_GPIO_Init+0x2d0>)
 800213e:	69bb      	ldr	r3, [r7, #24]
 8002140:	4313      	orrs	r3, r2
 8002142:	608b      	str	r3, [r1, #8]
 8002144:	e006      	b.n	8002154 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002146:	4b2a      	ldr	r3, [pc, #168]	@ (80021f0 <HAL_GPIO_Init+0x2d0>)
 8002148:	689a      	ldr	r2, [r3, #8]
 800214a:	69bb      	ldr	r3, [r7, #24]
 800214c:	43db      	mvns	r3, r3
 800214e:	4928      	ldr	r1, [pc, #160]	@ (80021f0 <HAL_GPIO_Init+0x2d0>)
 8002150:	4013      	ands	r3, r2
 8002152:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800215c:	2b00      	cmp	r3, #0
 800215e:	d006      	beq.n	800216e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002160:	4b23      	ldr	r3, [pc, #140]	@ (80021f0 <HAL_GPIO_Init+0x2d0>)
 8002162:	68da      	ldr	r2, [r3, #12]
 8002164:	4922      	ldr	r1, [pc, #136]	@ (80021f0 <HAL_GPIO_Init+0x2d0>)
 8002166:	69bb      	ldr	r3, [r7, #24]
 8002168:	4313      	orrs	r3, r2
 800216a:	60cb      	str	r3, [r1, #12]
 800216c:	e006      	b.n	800217c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800216e:	4b20      	ldr	r3, [pc, #128]	@ (80021f0 <HAL_GPIO_Init+0x2d0>)
 8002170:	68da      	ldr	r2, [r3, #12]
 8002172:	69bb      	ldr	r3, [r7, #24]
 8002174:	43db      	mvns	r3, r3
 8002176:	491e      	ldr	r1, [pc, #120]	@ (80021f0 <HAL_GPIO_Init+0x2d0>)
 8002178:	4013      	ands	r3, r2
 800217a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002184:	2b00      	cmp	r3, #0
 8002186:	d006      	beq.n	8002196 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002188:	4b19      	ldr	r3, [pc, #100]	@ (80021f0 <HAL_GPIO_Init+0x2d0>)
 800218a:	685a      	ldr	r2, [r3, #4]
 800218c:	4918      	ldr	r1, [pc, #96]	@ (80021f0 <HAL_GPIO_Init+0x2d0>)
 800218e:	69bb      	ldr	r3, [r7, #24]
 8002190:	4313      	orrs	r3, r2
 8002192:	604b      	str	r3, [r1, #4]
 8002194:	e006      	b.n	80021a4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002196:	4b16      	ldr	r3, [pc, #88]	@ (80021f0 <HAL_GPIO_Init+0x2d0>)
 8002198:	685a      	ldr	r2, [r3, #4]
 800219a:	69bb      	ldr	r3, [r7, #24]
 800219c:	43db      	mvns	r3, r3
 800219e:	4914      	ldr	r1, [pc, #80]	@ (80021f0 <HAL_GPIO_Init+0x2d0>)
 80021a0:	4013      	ands	r3, r2
 80021a2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d021      	beq.n	80021f4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80021b0:	4b0f      	ldr	r3, [pc, #60]	@ (80021f0 <HAL_GPIO_Init+0x2d0>)
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	490e      	ldr	r1, [pc, #56]	@ (80021f0 <HAL_GPIO_Init+0x2d0>)
 80021b6:	69bb      	ldr	r3, [r7, #24]
 80021b8:	4313      	orrs	r3, r2
 80021ba:	600b      	str	r3, [r1, #0]
 80021bc:	e021      	b.n	8002202 <HAL_GPIO_Init+0x2e2>
 80021be:	bf00      	nop
 80021c0:	10320000 	.word	0x10320000
 80021c4:	10310000 	.word	0x10310000
 80021c8:	10220000 	.word	0x10220000
 80021cc:	10210000 	.word	0x10210000
 80021d0:	10120000 	.word	0x10120000
 80021d4:	10110000 	.word	0x10110000
 80021d8:	40021000 	.word	0x40021000
 80021dc:	40010000 	.word	0x40010000
 80021e0:	40010800 	.word	0x40010800
 80021e4:	40010c00 	.word	0x40010c00
 80021e8:	40011000 	.word	0x40011000
 80021ec:	40011400 	.word	0x40011400
 80021f0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80021f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002224 <HAL_GPIO_Init+0x304>)
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	69bb      	ldr	r3, [r7, #24]
 80021fa:	43db      	mvns	r3, r3
 80021fc:	4909      	ldr	r1, [pc, #36]	@ (8002224 <HAL_GPIO_Init+0x304>)
 80021fe:	4013      	ands	r3, r2
 8002200:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002204:	3301      	adds	r3, #1
 8002206:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	681a      	ldr	r2, [r3, #0]
 800220c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800220e:	fa22 f303 	lsr.w	r3, r2, r3
 8002212:	2b00      	cmp	r3, #0
 8002214:	f47f ae8e 	bne.w	8001f34 <HAL_GPIO_Init+0x14>
  }
}
 8002218:	bf00      	nop
 800221a:	bf00      	nop
 800221c:	372c      	adds	r7, #44	@ 0x2c
 800221e:	46bd      	mov	sp, r7
 8002220:	bc80      	pop	{r7}
 8002222:	4770      	bx	lr
 8002224:	40010400 	.word	0x40010400

08002228 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002228:	b480      	push	{r7}
 800222a:	b085      	sub	sp, #20
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
 8002230:	460b      	mov	r3, r1
 8002232:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	689a      	ldr	r2, [r3, #8]
 8002238:	887b      	ldrh	r3, [r7, #2]
 800223a:	4013      	ands	r3, r2
 800223c:	2b00      	cmp	r3, #0
 800223e:	d002      	beq.n	8002246 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002240:	2301      	movs	r3, #1
 8002242:	73fb      	strb	r3, [r7, #15]
 8002244:	e001      	b.n	800224a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002246:	2300      	movs	r3, #0
 8002248:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800224a:	7bfb      	ldrb	r3, [r7, #15]
}
 800224c:	4618      	mov	r0, r3
 800224e:	3714      	adds	r7, #20
 8002250:	46bd      	mov	sp, r7
 8002252:	bc80      	pop	{r7}
 8002254:	4770      	bx	lr

08002256 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002256:	b480      	push	{r7}
 8002258:	b083      	sub	sp, #12
 800225a:	af00      	add	r7, sp, #0
 800225c:	6078      	str	r0, [r7, #4]
 800225e:	460b      	mov	r3, r1
 8002260:	807b      	strh	r3, [r7, #2]
 8002262:	4613      	mov	r3, r2
 8002264:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002266:	787b      	ldrb	r3, [r7, #1]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d003      	beq.n	8002274 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800226c:	887a      	ldrh	r2, [r7, #2]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002272:	e003      	b.n	800227c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002274:	887b      	ldrh	r3, [r7, #2]
 8002276:	041a      	lsls	r2, r3, #16
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	611a      	str	r2, [r3, #16]
}
 800227c:	bf00      	nop
 800227e:	370c      	adds	r7, #12
 8002280:	46bd      	mov	sp, r7
 8002282:	bc80      	pop	{r7}
 8002284:	4770      	bx	lr
	...

08002288 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b086      	sub	sp, #24
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d101      	bne.n	800229a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	e272      	b.n	8002780 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f003 0301 	and.w	r3, r3, #1
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	f000 8087 	beq.w	80023b6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80022a8:	4b92      	ldr	r3, [pc, #584]	@ (80024f4 <HAL_RCC_OscConfig+0x26c>)
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	f003 030c 	and.w	r3, r3, #12
 80022b0:	2b04      	cmp	r3, #4
 80022b2:	d00c      	beq.n	80022ce <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80022b4:	4b8f      	ldr	r3, [pc, #572]	@ (80024f4 <HAL_RCC_OscConfig+0x26c>)
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	f003 030c 	and.w	r3, r3, #12
 80022bc:	2b08      	cmp	r3, #8
 80022be:	d112      	bne.n	80022e6 <HAL_RCC_OscConfig+0x5e>
 80022c0:	4b8c      	ldr	r3, [pc, #560]	@ (80024f4 <HAL_RCC_OscConfig+0x26c>)
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022cc:	d10b      	bne.n	80022e6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022ce:	4b89      	ldr	r3, [pc, #548]	@ (80024f4 <HAL_RCC_OscConfig+0x26c>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d06c      	beq.n	80023b4 <HAL_RCC_OscConfig+0x12c>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d168      	bne.n	80023b4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	e24c      	b.n	8002780 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022ee:	d106      	bne.n	80022fe <HAL_RCC_OscConfig+0x76>
 80022f0:	4b80      	ldr	r3, [pc, #512]	@ (80024f4 <HAL_RCC_OscConfig+0x26c>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4a7f      	ldr	r2, [pc, #508]	@ (80024f4 <HAL_RCC_OscConfig+0x26c>)
 80022f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022fa:	6013      	str	r3, [r2, #0]
 80022fc:	e02e      	b.n	800235c <HAL_RCC_OscConfig+0xd4>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d10c      	bne.n	8002320 <HAL_RCC_OscConfig+0x98>
 8002306:	4b7b      	ldr	r3, [pc, #492]	@ (80024f4 <HAL_RCC_OscConfig+0x26c>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4a7a      	ldr	r2, [pc, #488]	@ (80024f4 <HAL_RCC_OscConfig+0x26c>)
 800230c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002310:	6013      	str	r3, [r2, #0]
 8002312:	4b78      	ldr	r3, [pc, #480]	@ (80024f4 <HAL_RCC_OscConfig+0x26c>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4a77      	ldr	r2, [pc, #476]	@ (80024f4 <HAL_RCC_OscConfig+0x26c>)
 8002318:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800231c:	6013      	str	r3, [r2, #0]
 800231e:	e01d      	b.n	800235c <HAL_RCC_OscConfig+0xd4>
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002328:	d10c      	bne.n	8002344 <HAL_RCC_OscConfig+0xbc>
 800232a:	4b72      	ldr	r3, [pc, #456]	@ (80024f4 <HAL_RCC_OscConfig+0x26c>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a71      	ldr	r2, [pc, #452]	@ (80024f4 <HAL_RCC_OscConfig+0x26c>)
 8002330:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002334:	6013      	str	r3, [r2, #0]
 8002336:	4b6f      	ldr	r3, [pc, #444]	@ (80024f4 <HAL_RCC_OscConfig+0x26c>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a6e      	ldr	r2, [pc, #440]	@ (80024f4 <HAL_RCC_OscConfig+0x26c>)
 800233c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002340:	6013      	str	r3, [r2, #0]
 8002342:	e00b      	b.n	800235c <HAL_RCC_OscConfig+0xd4>
 8002344:	4b6b      	ldr	r3, [pc, #428]	@ (80024f4 <HAL_RCC_OscConfig+0x26c>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a6a      	ldr	r2, [pc, #424]	@ (80024f4 <HAL_RCC_OscConfig+0x26c>)
 800234a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800234e:	6013      	str	r3, [r2, #0]
 8002350:	4b68      	ldr	r3, [pc, #416]	@ (80024f4 <HAL_RCC_OscConfig+0x26c>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a67      	ldr	r2, [pc, #412]	@ (80024f4 <HAL_RCC_OscConfig+0x26c>)
 8002356:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800235a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	2b00      	cmp	r3, #0
 8002362:	d013      	beq.n	800238c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002364:	f7ff fc12 	bl	8001b8c <HAL_GetTick>
 8002368:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800236a:	e008      	b.n	800237e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800236c:	f7ff fc0e 	bl	8001b8c <HAL_GetTick>
 8002370:	4602      	mov	r2, r0
 8002372:	693b      	ldr	r3, [r7, #16]
 8002374:	1ad3      	subs	r3, r2, r3
 8002376:	2b64      	cmp	r3, #100	@ 0x64
 8002378:	d901      	bls.n	800237e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800237a:	2303      	movs	r3, #3
 800237c:	e200      	b.n	8002780 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800237e:	4b5d      	ldr	r3, [pc, #372]	@ (80024f4 <HAL_RCC_OscConfig+0x26c>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002386:	2b00      	cmp	r3, #0
 8002388:	d0f0      	beq.n	800236c <HAL_RCC_OscConfig+0xe4>
 800238a:	e014      	b.n	80023b6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800238c:	f7ff fbfe 	bl	8001b8c <HAL_GetTick>
 8002390:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002392:	e008      	b.n	80023a6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002394:	f7ff fbfa 	bl	8001b8c <HAL_GetTick>
 8002398:	4602      	mov	r2, r0
 800239a:	693b      	ldr	r3, [r7, #16]
 800239c:	1ad3      	subs	r3, r2, r3
 800239e:	2b64      	cmp	r3, #100	@ 0x64
 80023a0:	d901      	bls.n	80023a6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80023a2:	2303      	movs	r3, #3
 80023a4:	e1ec      	b.n	8002780 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023a6:	4b53      	ldr	r3, [pc, #332]	@ (80024f4 <HAL_RCC_OscConfig+0x26c>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d1f0      	bne.n	8002394 <HAL_RCC_OscConfig+0x10c>
 80023b2:	e000      	b.n	80023b6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f003 0302 	and.w	r3, r3, #2
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d063      	beq.n	800248a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80023c2:	4b4c      	ldr	r3, [pc, #304]	@ (80024f4 <HAL_RCC_OscConfig+0x26c>)
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	f003 030c 	and.w	r3, r3, #12
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d00b      	beq.n	80023e6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80023ce:	4b49      	ldr	r3, [pc, #292]	@ (80024f4 <HAL_RCC_OscConfig+0x26c>)
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	f003 030c 	and.w	r3, r3, #12
 80023d6:	2b08      	cmp	r3, #8
 80023d8:	d11c      	bne.n	8002414 <HAL_RCC_OscConfig+0x18c>
 80023da:	4b46      	ldr	r3, [pc, #280]	@ (80024f4 <HAL_RCC_OscConfig+0x26c>)
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d116      	bne.n	8002414 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023e6:	4b43      	ldr	r3, [pc, #268]	@ (80024f4 <HAL_RCC_OscConfig+0x26c>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f003 0302 	and.w	r3, r3, #2
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d005      	beq.n	80023fe <HAL_RCC_OscConfig+0x176>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	691b      	ldr	r3, [r3, #16]
 80023f6:	2b01      	cmp	r3, #1
 80023f8:	d001      	beq.n	80023fe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	e1c0      	b.n	8002780 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023fe:	4b3d      	ldr	r3, [pc, #244]	@ (80024f4 <HAL_RCC_OscConfig+0x26c>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	695b      	ldr	r3, [r3, #20]
 800240a:	00db      	lsls	r3, r3, #3
 800240c:	4939      	ldr	r1, [pc, #228]	@ (80024f4 <HAL_RCC_OscConfig+0x26c>)
 800240e:	4313      	orrs	r3, r2
 8002410:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002412:	e03a      	b.n	800248a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	691b      	ldr	r3, [r3, #16]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d020      	beq.n	800245e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800241c:	4b36      	ldr	r3, [pc, #216]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 800241e:	2201      	movs	r2, #1
 8002420:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002422:	f7ff fbb3 	bl	8001b8c <HAL_GetTick>
 8002426:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002428:	e008      	b.n	800243c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800242a:	f7ff fbaf 	bl	8001b8c <HAL_GetTick>
 800242e:	4602      	mov	r2, r0
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	1ad3      	subs	r3, r2, r3
 8002434:	2b02      	cmp	r3, #2
 8002436:	d901      	bls.n	800243c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002438:	2303      	movs	r3, #3
 800243a:	e1a1      	b.n	8002780 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800243c:	4b2d      	ldr	r3, [pc, #180]	@ (80024f4 <HAL_RCC_OscConfig+0x26c>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f003 0302 	and.w	r3, r3, #2
 8002444:	2b00      	cmp	r3, #0
 8002446:	d0f0      	beq.n	800242a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002448:	4b2a      	ldr	r3, [pc, #168]	@ (80024f4 <HAL_RCC_OscConfig+0x26c>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	695b      	ldr	r3, [r3, #20]
 8002454:	00db      	lsls	r3, r3, #3
 8002456:	4927      	ldr	r1, [pc, #156]	@ (80024f4 <HAL_RCC_OscConfig+0x26c>)
 8002458:	4313      	orrs	r3, r2
 800245a:	600b      	str	r3, [r1, #0]
 800245c:	e015      	b.n	800248a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800245e:	4b26      	ldr	r3, [pc, #152]	@ (80024f8 <HAL_RCC_OscConfig+0x270>)
 8002460:	2200      	movs	r2, #0
 8002462:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002464:	f7ff fb92 	bl	8001b8c <HAL_GetTick>
 8002468:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800246a:	e008      	b.n	800247e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800246c:	f7ff fb8e 	bl	8001b8c <HAL_GetTick>
 8002470:	4602      	mov	r2, r0
 8002472:	693b      	ldr	r3, [r7, #16]
 8002474:	1ad3      	subs	r3, r2, r3
 8002476:	2b02      	cmp	r3, #2
 8002478:	d901      	bls.n	800247e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800247a:	2303      	movs	r3, #3
 800247c:	e180      	b.n	8002780 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800247e:	4b1d      	ldr	r3, [pc, #116]	@ (80024f4 <HAL_RCC_OscConfig+0x26c>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f003 0302 	and.w	r3, r3, #2
 8002486:	2b00      	cmp	r3, #0
 8002488:	d1f0      	bne.n	800246c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f003 0308 	and.w	r3, r3, #8
 8002492:	2b00      	cmp	r3, #0
 8002494:	d03a      	beq.n	800250c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	699b      	ldr	r3, [r3, #24]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d019      	beq.n	80024d2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800249e:	4b17      	ldr	r3, [pc, #92]	@ (80024fc <HAL_RCC_OscConfig+0x274>)
 80024a0:	2201      	movs	r2, #1
 80024a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024a4:	f7ff fb72 	bl	8001b8c <HAL_GetTick>
 80024a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024aa:	e008      	b.n	80024be <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024ac:	f7ff fb6e 	bl	8001b8c <HAL_GetTick>
 80024b0:	4602      	mov	r2, r0
 80024b2:	693b      	ldr	r3, [r7, #16]
 80024b4:	1ad3      	subs	r3, r2, r3
 80024b6:	2b02      	cmp	r3, #2
 80024b8:	d901      	bls.n	80024be <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80024ba:	2303      	movs	r3, #3
 80024bc:	e160      	b.n	8002780 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024be:	4b0d      	ldr	r3, [pc, #52]	@ (80024f4 <HAL_RCC_OscConfig+0x26c>)
 80024c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024c2:	f003 0302 	and.w	r3, r3, #2
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d0f0      	beq.n	80024ac <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80024ca:	2001      	movs	r0, #1
 80024cc:	f000 face 	bl	8002a6c <RCC_Delay>
 80024d0:	e01c      	b.n	800250c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024d2:	4b0a      	ldr	r3, [pc, #40]	@ (80024fc <HAL_RCC_OscConfig+0x274>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024d8:	f7ff fb58 	bl	8001b8c <HAL_GetTick>
 80024dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024de:	e00f      	b.n	8002500 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024e0:	f7ff fb54 	bl	8001b8c <HAL_GetTick>
 80024e4:	4602      	mov	r2, r0
 80024e6:	693b      	ldr	r3, [r7, #16]
 80024e8:	1ad3      	subs	r3, r2, r3
 80024ea:	2b02      	cmp	r3, #2
 80024ec:	d908      	bls.n	8002500 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80024ee:	2303      	movs	r3, #3
 80024f0:	e146      	b.n	8002780 <HAL_RCC_OscConfig+0x4f8>
 80024f2:	bf00      	nop
 80024f4:	40021000 	.word	0x40021000
 80024f8:	42420000 	.word	0x42420000
 80024fc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002500:	4b92      	ldr	r3, [pc, #584]	@ (800274c <HAL_RCC_OscConfig+0x4c4>)
 8002502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002504:	f003 0302 	and.w	r3, r3, #2
 8002508:	2b00      	cmp	r3, #0
 800250a:	d1e9      	bne.n	80024e0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f003 0304 	and.w	r3, r3, #4
 8002514:	2b00      	cmp	r3, #0
 8002516:	f000 80a6 	beq.w	8002666 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800251a:	2300      	movs	r3, #0
 800251c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800251e:	4b8b      	ldr	r3, [pc, #556]	@ (800274c <HAL_RCC_OscConfig+0x4c4>)
 8002520:	69db      	ldr	r3, [r3, #28]
 8002522:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002526:	2b00      	cmp	r3, #0
 8002528:	d10d      	bne.n	8002546 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800252a:	4b88      	ldr	r3, [pc, #544]	@ (800274c <HAL_RCC_OscConfig+0x4c4>)
 800252c:	69db      	ldr	r3, [r3, #28]
 800252e:	4a87      	ldr	r2, [pc, #540]	@ (800274c <HAL_RCC_OscConfig+0x4c4>)
 8002530:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002534:	61d3      	str	r3, [r2, #28]
 8002536:	4b85      	ldr	r3, [pc, #532]	@ (800274c <HAL_RCC_OscConfig+0x4c4>)
 8002538:	69db      	ldr	r3, [r3, #28]
 800253a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800253e:	60bb      	str	r3, [r7, #8]
 8002540:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002542:	2301      	movs	r3, #1
 8002544:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002546:	4b82      	ldr	r3, [pc, #520]	@ (8002750 <HAL_RCC_OscConfig+0x4c8>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800254e:	2b00      	cmp	r3, #0
 8002550:	d118      	bne.n	8002584 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002552:	4b7f      	ldr	r3, [pc, #508]	@ (8002750 <HAL_RCC_OscConfig+0x4c8>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a7e      	ldr	r2, [pc, #504]	@ (8002750 <HAL_RCC_OscConfig+0x4c8>)
 8002558:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800255c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800255e:	f7ff fb15 	bl	8001b8c <HAL_GetTick>
 8002562:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002564:	e008      	b.n	8002578 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002566:	f7ff fb11 	bl	8001b8c <HAL_GetTick>
 800256a:	4602      	mov	r2, r0
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	1ad3      	subs	r3, r2, r3
 8002570:	2b64      	cmp	r3, #100	@ 0x64
 8002572:	d901      	bls.n	8002578 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002574:	2303      	movs	r3, #3
 8002576:	e103      	b.n	8002780 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002578:	4b75      	ldr	r3, [pc, #468]	@ (8002750 <HAL_RCC_OscConfig+0x4c8>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002580:	2b00      	cmp	r3, #0
 8002582:	d0f0      	beq.n	8002566 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	68db      	ldr	r3, [r3, #12]
 8002588:	2b01      	cmp	r3, #1
 800258a:	d106      	bne.n	800259a <HAL_RCC_OscConfig+0x312>
 800258c:	4b6f      	ldr	r3, [pc, #444]	@ (800274c <HAL_RCC_OscConfig+0x4c4>)
 800258e:	6a1b      	ldr	r3, [r3, #32]
 8002590:	4a6e      	ldr	r2, [pc, #440]	@ (800274c <HAL_RCC_OscConfig+0x4c4>)
 8002592:	f043 0301 	orr.w	r3, r3, #1
 8002596:	6213      	str	r3, [r2, #32]
 8002598:	e02d      	b.n	80025f6 <HAL_RCC_OscConfig+0x36e>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	68db      	ldr	r3, [r3, #12]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d10c      	bne.n	80025bc <HAL_RCC_OscConfig+0x334>
 80025a2:	4b6a      	ldr	r3, [pc, #424]	@ (800274c <HAL_RCC_OscConfig+0x4c4>)
 80025a4:	6a1b      	ldr	r3, [r3, #32]
 80025a6:	4a69      	ldr	r2, [pc, #420]	@ (800274c <HAL_RCC_OscConfig+0x4c4>)
 80025a8:	f023 0301 	bic.w	r3, r3, #1
 80025ac:	6213      	str	r3, [r2, #32]
 80025ae:	4b67      	ldr	r3, [pc, #412]	@ (800274c <HAL_RCC_OscConfig+0x4c4>)
 80025b0:	6a1b      	ldr	r3, [r3, #32]
 80025b2:	4a66      	ldr	r2, [pc, #408]	@ (800274c <HAL_RCC_OscConfig+0x4c4>)
 80025b4:	f023 0304 	bic.w	r3, r3, #4
 80025b8:	6213      	str	r3, [r2, #32]
 80025ba:	e01c      	b.n	80025f6 <HAL_RCC_OscConfig+0x36e>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	68db      	ldr	r3, [r3, #12]
 80025c0:	2b05      	cmp	r3, #5
 80025c2:	d10c      	bne.n	80025de <HAL_RCC_OscConfig+0x356>
 80025c4:	4b61      	ldr	r3, [pc, #388]	@ (800274c <HAL_RCC_OscConfig+0x4c4>)
 80025c6:	6a1b      	ldr	r3, [r3, #32]
 80025c8:	4a60      	ldr	r2, [pc, #384]	@ (800274c <HAL_RCC_OscConfig+0x4c4>)
 80025ca:	f043 0304 	orr.w	r3, r3, #4
 80025ce:	6213      	str	r3, [r2, #32]
 80025d0:	4b5e      	ldr	r3, [pc, #376]	@ (800274c <HAL_RCC_OscConfig+0x4c4>)
 80025d2:	6a1b      	ldr	r3, [r3, #32]
 80025d4:	4a5d      	ldr	r2, [pc, #372]	@ (800274c <HAL_RCC_OscConfig+0x4c4>)
 80025d6:	f043 0301 	orr.w	r3, r3, #1
 80025da:	6213      	str	r3, [r2, #32]
 80025dc:	e00b      	b.n	80025f6 <HAL_RCC_OscConfig+0x36e>
 80025de:	4b5b      	ldr	r3, [pc, #364]	@ (800274c <HAL_RCC_OscConfig+0x4c4>)
 80025e0:	6a1b      	ldr	r3, [r3, #32]
 80025e2:	4a5a      	ldr	r2, [pc, #360]	@ (800274c <HAL_RCC_OscConfig+0x4c4>)
 80025e4:	f023 0301 	bic.w	r3, r3, #1
 80025e8:	6213      	str	r3, [r2, #32]
 80025ea:	4b58      	ldr	r3, [pc, #352]	@ (800274c <HAL_RCC_OscConfig+0x4c4>)
 80025ec:	6a1b      	ldr	r3, [r3, #32]
 80025ee:	4a57      	ldr	r2, [pc, #348]	@ (800274c <HAL_RCC_OscConfig+0x4c4>)
 80025f0:	f023 0304 	bic.w	r3, r3, #4
 80025f4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	68db      	ldr	r3, [r3, #12]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d015      	beq.n	800262a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025fe:	f7ff fac5 	bl	8001b8c <HAL_GetTick>
 8002602:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002604:	e00a      	b.n	800261c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002606:	f7ff fac1 	bl	8001b8c <HAL_GetTick>
 800260a:	4602      	mov	r2, r0
 800260c:	693b      	ldr	r3, [r7, #16]
 800260e:	1ad3      	subs	r3, r2, r3
 8002610:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002614:	4293      	cmp	r3, r2
 8002616:	d901      	bls.n	800261c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002618:	2303      	movs	r3, #3
 800261a:	e0b1      	b.n	8002780 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800261c:	4b4b      	ldr	r3, [pc, #300]	@ (800274c <HAL_RCC_OscConfig+0x4c4>)
 800261e:	6a1b      	ldr	r3, [r3, #32]
 8002620:	f003 0302 	and.w	r3, r3, #2
 8002624:	2b00      	cmp	r3, #0
 8002626:	d0ee      	beq.n	8002606 <HAL_RCC_OscConfig+0x37e>
 8002628:	e014      	b.n	8002654 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800262a:	f7ff faaf 	bl	8001b8c <HAL_GetTick>
 800262e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002630:	e00a      	b.n	8002648 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002632:	f7ff faab 	bl	8001b8c <HAL_GetTick>
 8002636:	4602      	mov	r2, r0
 8002638:	693b      	ldr	r3, [r7, #16]
 800263a:	1ad3      	subs	r3, r2, r3
 800263c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002640:	4293      	cmp	r3, r2
 8002642:	d901      	bls.n	8002648 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002644:	2303      	movs	r3, #3
 8002646:	e09b      	b.n	8002780 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002648:	4b40      	ldr	r3, [pc, #256]	@ (800274c <HAL_RCC_OscConfig+0x4c4>)
 800264a:	6a1b      	ldr	r3, [r3, #32]
 800264c:	f003 0302 	and.w	r3, r3, #2
 8002650:	2b00      	cmp	r3, #0
 8002652:	d1ee      	bne.n	8002632 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002654:	7dfb      	ldrb	r3, [r7, #23]
 8002656:	2b01      	cmp	r3, #1
 8002658:	d105      	bne.n	8002666 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800265a:	4b3c      	ldr	r3, [pc, #240]	@ (800274c <HAL_RCC_OscConfig+0x4c4>)
 800265c:	69db      	ldr	r3, [r3, #28]
 800265e:	4a3b      	ldr	r2, [pc, #236]	@ (800274c <HAL_RCC_OscConfig+0x4c4>)
 8002660:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002664:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	69db      	ldr	r3, [r3, #28]
 800266a:	2b00      	cmp	r3, #0
 800266c:	f000 8087 	beq.w	800277e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002670:	4b36      	ldr	r3, [pc, #216]	@ (800274c <HAL_RCC_OscConfig+0x4c4>)
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	f003 030c 	and.w	r3, r3, #12
 8002678:	2b08      	cmp	r3, #8
 800267a:	d061      	beq.n	8002740 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	69db      	ldr	r3, [r3, #28]
 8002680:	2b02      	cmp	r3, #2
 8002682:	d146      	bne.n	8002712 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002684:	4b33      	ldr	r3, [pc, #204]	@ (8002754 <HAL_RCC_OscConfig+0x4cc>)
 8002686:	2200      	movs	r2, #0
 8002688:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800268a:	f7ff fa7f 	bl	8001b8c <HAL_GetTick>
 800268e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002690:	e008      	b.n	80026a4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002692:	f7ff fa7b 	bl	8001b8c <HAL_GetTick>
 8002696:	4602      	mov	r2, r0
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	1ad3      	subs	r3, r2, r3
 800269c:	2b02      	cmp	r3, #2
 800269e:	d901      	bls.n	80026a4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80026a0:	2303      	movs	r3, #3
 80026a2:	e06d      	b.n	8002780 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026a4:	4b29      	ldr	r3, [pc, #164]	@ (800274c <HAL_RCC_OscConfig+0x4c4>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d1f0      	bne.n	8002692 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6a1b      	ldr	r3, [r3, #32]
 80026b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026b8:	d108      	bne.n	80026cc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80026ba:	4b24      	ldr	r3, [pc, #144]	@ (800274c <HAL_RCC_OscConfig+0x4c4>)
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	689b      	ldr	r3, [r3, #8]
 80026c6:	4921      	ldr	r1, [pc, #132]	@ (800274c <HAL_RCC_OscConfig+0x4c4>)
 80026c8:	4313      	orrs	r3, r2
 80026ca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80026cc:	4b1f      	ldr	r3, [pc, #124]	@ (800274c <HAL_RCC_OscConfig+0x4c4>)
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6a19      	ldr	r1, [r3, #32]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026dc:	430b      	orrs	r3, r1
 80026de:	491b      	ldr	r1, [pc, #108]	@ (800274c <HAL_RCC_OscConfig+0x4c4>)
 80026e0:	4313      	orrs	r3, r2
 80026e2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026e4:	4b1b      	ldr	r3, [pc, #108]	@ (8002754 <HAL_RCC_OscConfig+0x4cc>)
 80026e6:	2201      	movs	r2, #1
 80026e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026ea:	f7ff fa4f 	bl	8001b8c <HAL_GetTick>
 80026ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026f0:	e008      	b.n	8002704 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026f2:	f7ff fa4b 	bl	8001b8c <HAL_GetTick>
 80026f6:	4602      	mov	r2, r0
 80026f8:	693b      	ldr	r3, [r7, #16]
 80026fa:	1ad3      	subs	r3, r2, r3
 80026fc:	2b02      	cmp	r3, #2
 80026fe:	d901      	bls.n	8002704 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002700:	2303      	movs	r3, #3
 8002702:	e03d      	b.n	8002780 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002704:	4b11      	ldr	r3, [pc, #68]	@ (800274c <HAL_RCC_OscConfig+0x4c4>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800270c:	2b00      	cmp	r3, #0
 800270e:	d0f0      	beq.n	80026f2 <HAL_RCC_OscConfig+0x46a>
 8002710:	e035      	b.n	800277e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002712:	4b10      	ldr	r3, [pc, #64]	@ (8002754 <HAL_RCC_OscConfig+0x4cc>)
 8002714:	2200      	movs	r2, #0
 8002716:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002718:	f7ff fa38 	bl	8001b8c <HAL_GetTick>
 800271c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800271e:	e008      	b.n	8002732 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002720:	f7ff fa34 	bl	8001b8c <HAL_GetTick>
 8002724:	4602      	mov	r2, r0
 8002726:	693b      	ldr	r3, [r7, #16]
 8002728:	1ad3      	subs	r3, r2, r3
 800272a:	2b02      	cmp	r3, #2
 800272c:	d901      	bls.n	8002732 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800272e:	2303      	movs	r3, #3
 8002730:	e026      	b.n	8002780 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002732:	4b06      	ldr	r3, [pc, #24]	@ (800274c <HAL_RCC_OscConfig+0x4c4>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800273a:	2b00      	cmp	r3, #0
 800273c:	d1f0      	bne.n	8002720 <HAL_RCC_OscConfig+0x498>
 800273e:	e01e      	b.n	800277e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	69db      	ldr	r3, [r3, #28]
 8002744:	2b01      	cmp	r3, #1
 8002746:	d107      	bne.n	8002758 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002748:	2301      	movs	r3, #1
 800274a:	e019      	b.n	8002780 <HAL_RCC_OscConfig+0x4f8>
 800274c:	40021000 	.word	0x40021000
 8002750:	40007000 	.word	0x40007000
 8002754:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002758:	4b0b      	ldr	r3, [pc, #44]	@ (8002788 <HAL_RCC_OscConfig+0x500>)
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6a1b      	ldr	r3, [r3, #32]
 8002768:	429a      	cmp	r2, r3
 800276a:	d106      	bne.n	800277a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002776:	429a      	cmp	r2, r3
 8002778:	d001      	beq.n	800277e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e000      	b.n	8002780 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800277e:	2300      	movs	r3, #0
}
 8002780:	4618      	mov	r0, r3
 8002782:	3718      	adds	r7, #24
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}
 8002788:	40021000 	.word	0x40021000

0800278c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b084      	sub	sp, #16
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
 8002794:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d101      	bne.n	80027a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800279c:	2301      	movs	r3, #1
 800279e:	e0d0      	b.n	8002942 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80027a0:	4b6a      	ldr	r3, [pc, #424]	@ (800294c <HAL_RCC_ClockConfig+0x1c0>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f003 0307 	and.w	r3, r3, #7
 80027a8:	683a      	ldr	r2, [r7, #0]
 80027aa:	429a      	cmp	r2, r3
 80027ac:	d910      	bls.n	80027d0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027ae:	4b67      	ldr	r3, [pc, #412]	@ (800294c <HAL_RCC_ClockConfig+0x1c0>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f023 0207 	bic.w	r2, r3, #7
 80027b6:	4965      	ldr	r1, [pc, #404]	@ (800294c <HAL_RCC_ClockConfig+0x1c0>)
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	4313      	orrs	r3, r2
 80027bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027be:	4b63      	ldr	r3, [pc, #396]	@ (800294c <HAL_RCC_ClockConfig+0x1c0>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f003 0307 	and.w	r3, r3, #7
 80027c6:	683a      	ldr	r2, [r7, #0]
 80027c8:	429a      	cmp	r2, r3
 80027ca:	d001      	beq.n	80027d0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	e0b8      	b.n	8002942 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 0302 	and.w	r3, r3, #2
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d020      	beq.n	800281e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f003 0304 	and.w	r3, r3, #4
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d005      	beq.n	80027f4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80027e8:	4b59      	ldr	r3, [pc, #356]	@ (8002950 <HAL_RCC_ClockConfig+0x1c4>)
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	4a58      	ldr	r2, [pc, #352]	@ (8002950 <HAL_RCC_ClockConfig+0x1c4>)
 80027ee:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80027f2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f003 0308 	and.w	r3, r3, #8
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d005      	beq.n	800280c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002800:	4b53      	ldr	r3, [pc, #332]	@ (8002950 <HAL_RCC_ClockConfig+0x1c4>)
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	4a52      	ldr	r2, [pc, #328]	@ (8002950 <HAL_RCC_ClockConfig+0x1c4>)
 8002806:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800280a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800280c:	4b50      	ldr	r3, [pc, #320]	@ (8002950 <HAL_RCC_ClockConfig+0x1c4>)
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	494d      	ldr	r1, [pc, #308]	@ (8002950 <HAL_RCC_ClockConfig+0x1c4>)
 800281a:	4313      	orrs	r3, r2
 800281c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f003 0301 	and.w	r3, r3, #1
 8002826:	2b00      	cmp	r3, #0
 8002828:	d040      	beq.n	80028ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	2b01      	cmp	r3, #1
 8002830:	d107      	bne.n	8002842 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002832:	4b47      	ldr	r3, [pc, #284]	@ (8002950 <HAL_RCC_ClockConfig+0x1c4>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800283a:	2b00      	cmp	r3, #0
 800283c:	d115      	bne.n	800286a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	e07f      	b.n	8002942 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	2b02      	cmp	r3, #2
 8002848:	d107      	bne.n	800285a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800284a:	4b41      	ldr	r3, [pc, #260]	@ (8002950 <HAL_RCC_ClockConfig+0x1c4>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002852:	2b00      	cmp	r3, #0
 8002854:	d109      	bne.n	800286a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002856:	2301      	movs	r3, #1
 8002858:	e073      	b.n	8002942 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800285a:	4b3d      	ldr	r3, [pc, #244]	@ (8002950 <HAL_RCC_ClockConfig+0x1c4>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f003 0302 	and.w	r3, r3, #2
 8002862:	2b00      	cmp	r3, #0
 8002864:	d101      	bne.n	800286a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	e06b      	b.n	8002942 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800286a:	4b39      	ldr	r3, [pc, #228]	@ (8002950 <HAL_RCC_ClockConfig+0x1c4>)
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	f023 0203 	bic.w	r2, r3, #3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	4936      	ldr	r1, [pc, #216]	@ (8002950 <HAL_RCC_ClockConfig+0x1c4>)
 8002878:	4313      	orrs	r3, r2
 800287a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800287c:	f7ff f986 	bl	8001b8c <HAL_GetTick>
 8002880:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002882:	e00a      	b.n	800289a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002884:	f7ff f982 	bl	8001b8c <HAL_GetTick>
 8002888:	4602      	mov	r2, r0
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	1ad3      	subs	r3, r2, r3
 800288e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002892:	4293      	cmp	r3, r2
 8002894:	d901      	bls.n	800289a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002896:	2303      	movs	r3, #3
 8002898:	e053      	b.n	8002942 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800289a:	4b2d      	ldr	r3, [pc, #180]	@ (8002950 <HAL_RCC_ClockConfig+0x1c4>)
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	f003 020c 	and.w	r2, r3, #12
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	009b      	lsls	r3, r3, #2
 80028a8:	429a      	cmp	r2, r3
 80028aa:	d1eb      	bne.n	8002884 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80028ac:	4b27      	ldr	r3, [pc, #156]	@ (800294c <HAL_RCC_ClockConfig+0x1c0>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f003 0307 	and.w	r3, r3, #7
 80028b4:	683a      	ldr	r2, [r7, #0]
 80028b6:	429a      	cmp	r2, r3
 80028b8:	d210      	bcs.n	80028dc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028ba:	4b24      	ldr	r3, [pc, #144]	@ (800294c <HAL_RCC_ClockConfig+0x1c0>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f023 0207 	bic.w	r2, r3, #7
 80028c2:	4922      	ldr	r1, [pc, #136]	@ (800294c <HAL_RCC_ClockConfig+0x1c0>)
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	4313      	orrs	r3, r2
 80028c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028ca:	4b20      	ldr	r3, [pc, #128]	@ (800294c <HAL_RCC_ClockConfig+0x1c0>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f003 0307 	and.w	r3, r3, #7
 80028d2:	683a      	ldr	r2, [r7, #0]
 80028d4:	429a      	cmp	r2, r3
 80028d6:	d001      	beq.n	80028dc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80028d8:	2301      	movs	r3, #1
 80028da:	e032      	b.n	8002942 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f003 0304 	and.w	r3, r3, #4
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d008      	beq.n	80028fa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028e8:	4b19      	ldr	r3, [pc, #100]	@ (8002950 <HAL_RCC_ClockConfig+0x1c4>)
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	68db      	ldr	r3, [r3, #12]
 80028f4:	4916      	ldr	r1, [pc, #88]	@ (8002950 <HAL_RCC_ClockConfig+0x1c4>)
 80028f6:	4313      	orrs	r3, r2
 80028f8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 0308 	and.w	r3, r3, #8
 8002902:	2b00      	cmp	r3, #0
 8002904:	d009      	beq.n	800291a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002906:	4b12      	ldr	r3, [pc, #72]	@ (8002950 <HAL_RCC_ClockConfig+0x1c4>)
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	691b      	ldr	r3, [r3, #16]
 8002912:	00db      	lsls	r3, r3, #3
 8002914:	490e      	ldr	r1, [pc, #56]	@ (8002950 <HAL_RCC_ClockConfig+0x1c4>)
 8002916:	4313      	orrs	r3, r2
 8002918:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800291a:	f000 f821 	bl	8002960 <HAL_RCC_GetSysClockFreq>
 800291e:	4602      	mov	r2, r0
 8002920:	4b0b      	ldr	r3, [pc, #44]	@ (8002950 <HAL_RCC_ClockConfig+0x1c4>)
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	091b      	lsrs	r3, r3, #4
 8002926:	f003 030f 	and.w	r3, r3, #15
 800292a:	490a      	ldr	r1, [pc, #40]	@ (8002954 <HAL_RCC_ClockConfig+0x1c8>)
 800292c:	5ccb      	ldrb	r3, [r1, r3]
 800292e:	fa22 f303 	lsr.w	r3, r2, r3
 8002932:	4a09      	ldr	r2, [pc, #36]	@ (8002958 <HAL_RCC_ClockConfig+0x1cc>)
 8002934:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002936:	4b09      	ldr	r3, [pc, #36]	@ (800295c <HAL_RCC_ClockConfig+0x1d0>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4618      	mov	r0, r3
 800293c:	f7ff f8e4 	bl	8001b08 <HAL_InitTick>

  return HAL_OK;
 8002940:	2300      	movs	r3, #0
}
 8002942:	4618      	mov	r0, r3
 8002944:	3710      	adds	r7, #16
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	40022000 	.word	0x40022000
 8002950:	40021000 	.word	0x40021000
 8002954:	08006164 	.word	0x08006164
 8002958:	2000001c 	.word	0x2000001c
 800295c:	20000020 	.word	0x20000020

08002960 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002960:	b480      	push	{r7}
 8002962:	b087      	sub	sp, #28
 8002964:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002966:	2300      	movs	r3, #0
 8002968:	60fb      	str	r3, [r7, #12]
 800296a:	2300      	movs	r3, #0
 800296c:	60bb      	str	r3, [r7, #8]
 800296e:	2300      	movs	r3, #0
 8002970:	617b      	str	r3, [r7, #20]
 8002972:	2300      	movs	r3, #0
 8002974:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002976:	2300      	movs	r3, #0
 8002978:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800297a:	4b1e      	ldr	r3, [pc, #120]	@ (80029f4 <HAL_RCC_GetSysClockFreq+0x94>)
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	f003 030c 	and.w	r3, r3, #12
 8002986:	2b04      	cmp	r3, #4
 8002988:	d002      	beq.n	8002990 <HAL_RCC_GetSysClockFreq+0x30>
 800298a:	2b08      	cmp	r3, #8
 800298c:	d003      	beq.n	8002996 <HAL_RCC_GetSysClockFreq+0x36>
 800298e:	e027      	b.n	80029e0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002990:	4b19      	ldr	r3, [pc, #100]	@ (80029f8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002992:	613b      	str	r3, [r7, #16]
      break;
 8002994:	e027      	b.n	80029e6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	0c9b      	lsrs	r3, r3, #18
 800299a:	f003 030f 	and.w	r3, r3, #15
 800299e:	4a17      	ldr	r2, [pc, #92]	@ (80029fc <HAL_RCC_GetSysClockFreq+0x9c>)
 80029a0:	5cd3      	ldrb	r3, [r2, r3]
 80029a2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d010      	beq.n	80029d0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80029ae:	4b11      	ldr	r3, [pc, #68]	@ (80029f4 <HAL_RCC_GetSysClockFreq+0x94>)
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	0c5b      	lsrs	r3, r3, #17
 80029b4:	f003 0301 	and.w	r3, r3, #1
 80029b8:	4a11      	ldr	r2, [pc, #68]	@ (8002a00 <HAL_RCC_GetSysClockFreq+0xa0>)
 80029ba:	5cd3      	ldrb	r3, [r2, r3]
 80029bc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	4a0d      	ldr	r2, [pc, #52]	@ (80029f8 <HAL_RCC_GetSysClockFreq+0x98>)
 80029c2:	fb03 f202 	mul.w	r2, r3, r2
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80029cc:	617b      	str	r3, [r7, #20]
 80029ce:	e004      	b.n	80029da <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	4a0c      	ldr	r2, [pc, #48]	@ (8002a04 <HAL_RCC_GetSysClockFreq+0xa4>)
 80029d4:	fb02 f303 	mul.w	r3, r2, r3
 80029d8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	613b      	str	r3, [r7, #16]
      break;
 80029de:	e002      	b.n	80029e6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80029e0:	4b05      	ldr	r3, [pc, #20]	@ (80029f8 <HAL_RCC_GetSysClockFreq+0x98>)
 80029e2:	613b      	str	r3, [r7, #16]
      break;
 80029e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80029e6:	693b      	ldr	r3, [r7, #16]
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	371c      	adds	r7, #28
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bc80      	pop	{r7}
 80029f0:	4770      	bx	lr
 80029f2:	bf00      	nop
 80029f4:	40021000 	.word	0x40021000
 80029f8:	007a1200 	.word	0x007a1200
 80029fc:	0800617c 	.word	0x0800617c
 8002a00:	0800618c 	.word	0x0800618c
 8002a04:	003d0900 	.word	0x003d0900

08002a08 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a0c:	4b02      	ldr	r3, [pc, #8]	@ (8002a18 <HAL_RCC_GetHCLKFreq+0x10>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bc80      	pop	{r7}
 8002a16:	4770      	bx	lr
 8002a18:	2000001c 	.word	0x2000001c

08002a1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002a20:	f7ff fff2 	bl	8002a08 <HAL_RCC_GetHCLKFreq>
 8002a24:	4602      	mov	r2, r0
 8002a26:	4b05      	ldr	r3, [pc, #20]	@ (8002a3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	0a1b      	lsrs	r3, r3, #8
 8002a2c:	f003 0307 	and.w	r3, r3, #7
 8002a30:	4903      	ldr	r1, [pc, #12]	@ (8002a40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a32:	5ccb      	ldrb	r3, [r1, r3]
 8002a34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	40021000 	.word	0x40021000
 8002a40:	08006174 	.word	0x08006174

08002a44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002a48:	f7ff ffde 	bl	8002a08 <HAL_RCC_GetHCLKFreq>
 8002a4c:	4602      	mov	r2, r0
 8002a4e:	4b05      	ldr	r3, [pc, #20]	@ (8002a64 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	0adb      	lsrs	r3, r3, #11
 8002a54:	f003 0307 	and.w	r3, r3, #7
 8002a58:	4903      	ldr	r1, [pc, #12]	@ (8002a68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a5a:	5ccb      	ldrb	r3, [r1, r3]
 8002a5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a60:	4618      	mov	r0, r3
 8002a62:	bd80      	pop	{r7, pc}
 8002a64:	40021000 	.word	0x40021000
 8002a68:	08006174 	.word	0x08006174

08002a6c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b085      	sub	sp, #20
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002a74:	4b0a      	ldr	r3, [pc, #40]	@ (8002aa0 <RCC_Delay+0x34>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a0a      	ldr	r2, [pc, #40]	@ (8002aa4 <RCC_Delay+0x38>)
 8002a7a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a7e:	0a5b      	lsrs	r3, r3, #9
 8002a80:	687a      	ldr	r2, [r7, #4]
 8002a82:	fb02 f303 	mul.w	r3, r2, r3
 8002a86:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002a88:	bf00      	nop
  }
  while (Delay --);
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	1e5a      	subs	r2, r3, #1
 8002a8e:	60fa      	str	r2, [r7, #12]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d1f9      	bne.n	8002a88 <RCC_Delay+0x1c>
}
 8002a94:	bf00      	nop
 8002a96:	bf00      	nop
 8002a98:	3714      	adds	r7, #20
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bc80      	pop	{r7}
 8002a9e:	4770      	bx	lr
 8002aa0:	2000001c 	.word	0x2000001c
 8002aa4:	10624dd3 	.word	0x10624dd3

08002aa8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b082      	sub	sp, #8
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d101      	bne.n	8002aba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	e041      	b.n	8002b3e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ac0:	b2db      	uxtb	r3, r3
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d106      	bne.n	8002ad4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2200      	movs	r2, #0
 8002aca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002ace:	6878      	ldr	r0, [r7, #4]
 8002ad0:	f7fe fe04 	bl	80016dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2202      	movs	r2, #2
 8002ad8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681a      	ldr	r2, [r3, #0]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	3304      	adds	r3, #4
 8002ae4:	4619      	mov	r1, r3
 8002ae6:	4610      	mov	r0, r2
 8002ae8:	f000 fab2 	bl	8003050 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2201      	movs	r2, #1
 8002af0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2201      	movs	r2, #1
 8002af8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2201      	movs	r2, #1
 8002b00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2201      	movs	r2, #1
 8002b08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2201      	movs	r2, #1
 8002b10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2201      	movs	r2, #1
 8002b18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2201      	movs	r2, #1
 8002b20:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2201      	movs	r2, #1
 8002b28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2201      	movs	r2, #1
 8002b30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2201      	movs	r2, #1
 8002b38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002b3c:	2300      	movs	r3, #0
}
 8002b3e:	4618      	mov	r0, r3
 8002b40:	3708      	adds	r7, #8
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}

08002b46 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002b46:	b580      	push	{r7, lr}
 8002b48:	b082      	sub	sp, #8
 8002b4a:	af00      	add	r7, sp, #0
 8002b4c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d101      	bne.n	8002b58 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002b54:	2301      	movs	r3, #1
 8002b56:	e041      	b.n	8002bdc <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b5e:	b2db      	uxtb	r3, r3
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d106      	bne.n	8002b72 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2200      	movs	r2, #0
 8002b68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002b6c:	6878      	ldr	r0, [r7, #4]
 8002b6e:	f000 f839 	bl	8002be4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2202      	movs	r2, #2
 8002b76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	3304      	adds	r3, #4
 8002b82:	4619      	mov	r1, r3
 8002b84:	4610      	mov	r0, r2
 8002b86:	f000 fa63 	bl	8003050 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2201      	movs	r2, #1
 8002b96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2201      	movs	r2, #1
 8002b9e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2201      	movs	r2, #1
 8002bae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2201      	movs	r2, #1
 8002bb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2201      	movs	r2, #1
 8002bce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2201      	movs	r2, #1
 8002bd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002bda:	2300      	movs	r3, #0
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	3708      	adds	r7, #8
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}

08002be4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b083      	sub	sp, #12
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002bec:	bf00      	nop
 8002bee:	370c      	adds	r7, #12
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bc80      	pop	{r7}
 8002bf4:	4770      	bx	lr
	...

08002bf8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b084      	sub	sp, #16
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
 8002c00:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d109      	bne.n	8002c1c <HAL_TIM_PWM_Start+0x24>
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002c0e:	b2db      	uxtb	r3, r3
 8002c10:	2b01      	cmp	r3, #1
 8002c12:	bf14      	ite	ne
 8002c14:	2301      	movne	r3, #1
 8002c16:	2300      	moveq	r3, #0
 8002c18:	b2db      	uxtb	r3, r3
 8002c1a:	e022      	b.n	8002c62 <HAL_TIM_PWM_Start+0x6a>
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	2b04      	cmp	r3, #4
 8002c20:	d109      	bne.n	8002c36 <HAL_TIM_PWM_Start+0x3e>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002c28:	b2db      	uxtb	r3, r3
 8002c2a:	2b01      	cmp	r3, #1
 8002c2c:	bf14      	ite	ne
 8002c2e:	2301      	movne	r3, #1
 8002c30:	2300      	moveq	r3, #0
 8002c32:	b2db      	uxtb	r3, r3
 8002c34:	e015      	b.n	8002c62 <HAL_TIM_PWM_Start+0x6a>
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	2b08      	cmp	r3, #8
 8002c3a:	d109      	bne.n	8002c50 <HAL_TIM_PWM_Start+0x58>
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002c42:	b2db      	uxtb	r3, r3
 8002c44:	2b01      	cmp	r3, #1
 8002c46:	bf14      	ite	ne
 8002c48:	2301      	movne	r3, #1
 8002c4a:	2300      	moveq	r3, #0
 8002c4c:	b2db      	uxtb	r3, r3
 8002c4e:	e008      	b.n	8002c62 <HAL_TIM_PWM_Start+0x6a>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c56:	b2db      	uxtb	r3, r3
 8002c58:	2b01      	cmp	r3, #1
 8002c5a:	bf14      	ite	ne
 8002c5c:	2301      	movne	r3, #1
 8002c5e:	2300      	moveq	r3, #0
 8002c60:	b2db      	uxtb	r3, r3
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d001      	beq.n	8002c6a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	e05e      	b.n	8002d28 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d104      	bne.n	8002c7a <HAL_TIM_PWM_Start+0x82>
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2202      	movs	r2, #2
 8002c74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002c78:	e013      	b.n	8002ca2 <HAL_TIM_PWM_Start+0xaa>
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	2b04      	cmp	r3, #4
 8002c7e:	d104      	bne.n	8002c8a <HAL_TIM_PWM_Start+0x92>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2202      	movs	r2, #2
 8002c84:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002c88:	e00b      	b.n	8002ca2 <HAL_TIM_PWM_Start+0xaa>
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	2b08      	cmp	r3, #8
 8002c8e:	d104      	bne.n	8002c9a <HAL_TIM_PWM_Start+0xa2>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2202      	movs	r2, #2
 8002c94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002c98:	e003      	b.n	8002ca2 <HAL_TIM_PWM_Start+0xaa>
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2202      	movs	r2, #2
 8002c9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	6839      	ldr	r1, [r7, #0]
 8002caa:	4618      	mov	r0, r3
 8002cac:	f000 fc5c 	bl	8003568 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a1e      	ldr	r2, [pc, #120]	@ (8002d30 <HAL_TIM_PWM_Start+0x138>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d107      	bne.n	8002cca <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002cc8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a18      	ldr	r2, [pc, #96]	@ (8002d30 <HAL_TIM_PWM_Start+0x138>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d00e      	beq.n	8002cf2 <HAL_TIM_PWM_Start+0xfa>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002cdc:	d009      	beq.n	8002cf2 <HAL_TIM_PWM_Start+0xfa>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a14      	ldr	r2, [pc, #80]	@ (8002d34 <HAL_TIM_PWM_Start+0x13c>)
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d004      	beq.n	8002cf2 <HAL_TIM_PWM_Start+0xfa>
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a12      	ldr	r2, [pc, #72]	@ (8002d38 <HAL_TIM_PWM_Start+0x140>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d111      	bne.n	8002d16 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	689b      	ldr	r3, [r3, #8]
 8002cf8:	f003 0307 	and.w	r3, r3, #7
 8002cfc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	2b06      	cmp	r3, #6
 8002d02:	d010      	beq.n	8002d26 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	681a      	ldr	r2, [r3, #0]
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f042 0201 	orr.w	r2, r2, #1
 8002d12:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d14:	e007      	b.n	8002d26 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	681a      	ldr	r2, [r3, #0]
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f042 0201 	orr.w	r2, r2, #1
 8002d24:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002d26:	2300      	movs	r3, #0
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	3710      	adds	r7, #16
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	40012c00 	.word	0x40012c00
 8002d34:	40000400 	.word	0x40000400
 8002d38:	40000800 	.word	0x40000800

08002d3c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b086      	sub	sp, #24
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	60f8      	str	r0, [r7, #12]
 8002d44:	60b9      	str	r1, [r7, #8]
 8002d46:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d52:	2b01      	cmp	r3, #1
 8002d54:	d101      	bne.n	8002d5a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002d56:	2302      	movs	r3, #2
 8002d58:	e0ae      	b.n	8002eb8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	2201      	movs	r2, #1
 8002d5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2b0c      	cmp	r3, #12
 8002d66:	f200 809f 	bhi.w	8002ea8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002d6a:	a201      	add	r2, pc, #4	@ (adr r2, 8002d70 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002d6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d70:	08002da5 	.word	0x08002da5
 8002d74:	08002ea9 	.word	0x08002ea9
 8002d78:	08002ea9 	.word	0x08002ea9
 8002d7c:	08002ea9 	.word	0x08002ea9
 8002d80:	08002de5 	.word	0x08002de5
 8002d84:	08002ea9 	.word	0x08002ea9
 8002d88:	08002ea9 	.word	0x08002ea9
 8002d8c:	08002ea9 	.word	0x08002ea9
 8002d90:	08002e27 	.word	0x08002e27
 8002d94:	08002ea9 	.word	0x08002ea9
 8002d98:	08002ea9 	.word	0x08002ea9
 8002d9c:	08002ea9 	.word	0x08002ea9
 8002da0:	08002e67 	.word	0x08002e67
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	68b9      	ldr	r1, [r7, #8]
 8002daa:	4618      	mov	r0, r3
 8002dac:	f000 f9be 	bl	800312c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	699a      	ldr	r2, [r3, #24]
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f042 0208 	orr.w	r2, r2, #8
 8002dbe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	699a      	ldr	r2, [r3, #24]
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f022 0204 	bic.w	r2, r2, #4
 8002dce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	6999      	ldr	r1, [r3, #24]
 8002dd6:	68bb      	ldr	r3, [r7, #8]
 8002dd8:	691a      	ldr	r2, [r3, #16]
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	430a      	orrs	r2, r1
 8002de0:	619a      	str	r2, [r3, #24]
      break;
 8002de2:	e064      	b.n	8002eae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	68b9      	ldr	r1, [r7, #8]
 8002dea:	4618      	mov	r0, r3
 8002dec:	f000 fa04 	bl	80031f8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	699a      	ldr	r2, [r3, #24]
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002dfe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	699a      	ldr	r2, [r3, #24]
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e0e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	6999      	ldr	r1, [r3, #24]
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	691b      	ldr	r3, [r3, #16]
 8002e1a:	021a      	lsls	r2, r3, #8
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	430a      	orrs	r2, r1
 8002e22:	619a      	str	r2, [r3, #24]
      break;
 8002e24:	e043      	b.n	8002eae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	68b9      	ldr	r1, [r7, #8]
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f000 fa4d 	bl	80032cc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	69da      	ldr	r2, [r3, #28]
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f042 0208 	orr.w	r2, r2, #8
 8002e40:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	69da      	ldr	r2, [r3, #28]
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f022 0204 	bic.w	r2, r2, #4
 8002e50:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	69d9      	ldr	r1, [r3, #28]
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	691a      	ldr	r2, [r3, #16]
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	430a      	orrs	r2, r1
 8002e62:	61da      	str	r2, [r3, #28]
      break;
 8002e64:	e023      	b.n	8002eae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	68b9      	ldr	r1, [r7, #8]
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	f000 fa97 	bl	80033a0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	69da      	ldr	r2, [r3, #28]
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002e80:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	69da      	ldr	r2, [r3, #28]
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e90:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	69d9      	ldr	r1, [r3, #28]
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	691b      	ldr	r3, [r3, #16]
 8002e9c:	021a      	lsls	r2, r3, #8
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	430a      	orrs	r2, r1
 8002ea4:	61da      	str	r2, [r3, #28]
      break;
 8002ea6:	e002      	b.n	8002eae <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	75fb      	strb	r3, [r7, #23]
      break;
 8002eac:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002eb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	3718      	adds	r7, #24
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}

08002ec0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b084      	sub	sp, #16
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
 8002ec8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ed4:	2b01      	cmp	r3, #1
 8002ed6:	d101      	bne.n	8002edc <HAL_TIM_ConfigClockSource+0x1c>
 8002ed8:	2302      	movs	r3, #2
 8002eda:	e0b4      	b.n	8003046 <HAL_TIM_ConfigClockSource+0x186>
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2201      	movs	r2, #1
 8002ee0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2202      	movs	r2, #2
 8002ee8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	689b      	ldr	r3, [r3, #8]
 8002ef2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002ef4:	68bb      	ldr	r3, [r7, #8]
 8002ef6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002efa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002f02:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	68ba      	ldr	r2, [r7, #8]
 8002f0a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f14:	d03e      	beq.n	8002f94 <HAL_TIM_ConfigClockSource+0xd4>
 8002f16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f1a:	f200 8087 	bhi.w	800302c <HAL_TIM_ConfigClockSource+0x16c>
 8002f1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f22:	f000 8086 	beq.w	8003032 <HAL_TIM_ConfigClockSource+0x172>
 8002f26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f2a:	d87f      	bhi.n	800302c <HAL_TIM_ConfigClockSource+0x16c>
 8002f2c:	2b70      	cmp	r3, #112	@ 0x70
 8002f2e:	d01a      	beq.n	8002f66 <HAL_TIM_ConfigClockSource+0xa6>
 8002f30:	2b70      	cmp	r3, #112	@ 0x70
 8002f32:	d87b      	bhi.n	800302c <HAL_TIM_ConfigClockSource+0x16c>
 8002f34:	2b60      	cmp	r3, #96	@ 0x60
 8002f36:	d050      	beq.n	8002fda <HAL_TIM_ConfigClockSource+0x11a>
 8002f38:	2b60      	cmp	r3, #96	@ 0x60
 8002f3a:	d877      	bhi.n	800302c <HAL_TIM_ConfigClockSource+0x16c>
 8002f3c:	2b50      	cmp	r3, #80	@ 0x50
 8002f3e:	d03c      	beq.n	8002fba <HAL_TIM_ConfigClockSource+0xfa>
 8002f40:	2b50      	cmp	r3, #80	@ 0x50
 8002f42:	d873      	bhi.n	800302c <HAL_TIM_ConfigClockSource+0x16c>
 8002f44:	2b40      	cmp	r3, #64	@ 0x40
 8002f46:	d058      	beq.n	8002ffa <HAL_TIM_ConfigClockSource+0x13a>
 8002f48:	2b40      	cmp	r3, #64	@ 0x40
 8002f4a:	d86f      	bhi.n	800302c <HAL_TIM_ConfigClockSource+0x16c>
 8002f4c:	2b30      	cmp	r3, #48	@ 0x30
 8002f4e:	d064      	beq.n	800301a <HAL_TIM_ConfigClockSource+0x15a>
 8002f50:	2b30      	cmp	r3, #48	@ 0x30
 8002f52:	d86b      	bhi.n	800302c <HAL_TIM_ConfigClockSource+0x16c>
 8002f54:	2b20      	cmp	r3, #32
 8002f56:	d060      	beq.n	800301a <HAL_TIM_ConfigClockSource+0x15a>
 8002f58:	2b20      	cmp	r3, #32
 8002f5a:	d867      	bhi.n	800302c <HAL_TIM_ConfigClockSource+0x16c>
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d05c      	beq.n	800301a <HAL_TIM_ConfigClockSource+0x15a>
 8002f60:	2b10      	cmp	r3, #16
 8002f62:	d05a      	beq.n	800301a <HAL_TIM_ConfigClockSource+0x15a>
 8002f64:	e062      	b.n	800302c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002f76:	f000 fad8 	bl	800352a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002f82:	68bb      	ldr	r3, [r7, #8]
 8002f84:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002f88:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	68ba      	ldr	r2, [r7, #8]
 8002f90:	609a      	str	r2, [r3, #8]
      break;
 8002f92:	e04f      	b.n	8003034 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002fa4:	f000 fac1 	bl	800352a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	689a      	ldr	r2, [r3, #8]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002fb6:	609a      	str	r2, [r3, #8]
      break;
 8002fb8:	e03c      	b.n	8003034 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002fc6:	461a      	mov	r2, r3
 8002fc8:	f000 fa38 	bl	800343c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	2150      	movs	r1, #80	@ 0x50
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	f000 fa8f 	bl	80034f6 <TIM_ITRx_SetConfig>
      break;
 8002fd8:	e02c      	b.n	8003034 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002fe6:	461a      	mov	r2, r3
 8002fe8:	f000 fa56 	bl	8003498 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	2160      	movs	r1, #96	@ 0x60
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f000 fa7f 	bl	80034f6 <TIM_ITRx_SetConfig>
      break;
 8002ff8:	e01c      	b.n	8003034 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003006:	461a      	mov	r2, r3
 8003008:	f000 fa18 	bl	800343c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	2140      	movs	r1, #64	@ 0x40
 8003012:	4618      	mov	r0, r3
 8003014:	f000 fa6f 	bl	80034f6 <TIM_ITRx_SetConfig>
      break;
 8003018:	e00c      	b.n	8003034 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681a      	ldr	r2, [r3, #0]
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4619      	mov	r1, r3
 8003024:	4610      	mov	r0, r2
 8003026:	f000 fa66 	bl	80034f6 <TIM_ITRx_SetConfig>
      break;
 800302a:	e003      	b.n	8003034 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800302c:	2301      	movs	r3, #1
 800302e:	73fb      	strb	r3, [r7, #15]
      break;
 8003030:	e000      	b.n	8003034 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003032:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2201      	movs	r2, #1
 8003038:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2200      	movs	r2, #0
 8003040:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003044:	7bfb      	ldrb	r3, [r7, #15]
}
 8003046:	4618      	mov	r0, r3
 8003048:	3710      	adds	r7, #16
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}
	...

08003050 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003050:	b480      	push	{r7}
 8003052:	b085      	sub	sp, #20
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
 8003058:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	4a2f      	ldr	r2, [pc, #188]	@ (8003120 <TIM_Base_SetConfig+0xd0>)
 8003064:	4293      	cmp	r3, r2
 8003066:	d00b      	beq.n	8003080 <TIM_Base_SetConfig+0x30>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800306e:	d007      	beq.n	8003080 <TIM_Base_SetConfig+0x30>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	4a2c      	ldr	r2, [pc, #176]	@ (8003124 <TIM_Base_SetConfig+0xd4>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d003      	beq.n	8003080 <TIM_Base_SetConfig+0x30>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	4a2b      	ldr	r2, [pc, #172]	@ (8003128 <TIM_Base_SetConfig+0xd8>)
 800307c:	4293      	cmp	r3, r2
 800307e:	d108      	bne.n	8003092 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003086:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	68fa      	ldr	r2, [r7, #12]
 800308e:	4313      	orrs	r3, r2
 8003090:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	4a22      	ldr	r2, [pc, #136]	@ (8003120 <TIM_Base_SetConfig+0xd0>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d00b      	beq.n	80030b2 <TIM_Base_SetConfig+0x62>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030a0:	d007      	beq.n	80030b2 <TIM_Base_SetConfig+0x62>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	4a1f      	ldr	r2, [pc, #124]	@ (8003124 <TIM_Base_SetConfig+0xd4>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d003      	beq.n	80030b2 <TIM_Base_SetConfig+0x62>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	4a1e      	ldr	r2, [pc, #120]	@ (8003128 <TIM_Base_SetConfig+0xd8>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d108      	bne.n	80030c4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80030b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	68db      	ldr	r3, [r3, #12]
 80030be:	68fa      	ldr	r2, [r7, #12]
 80030c0:	4313      	orrs	r3, r2
 80030c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	695b      	ldr	r3, [r3, #20]
 80030ce:	4313      	orrs	r3, r2
 80030d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	68fa      	ldr	r2, [r7, #12]
 80030d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	689a      	ldr	r2, [r3, #8]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	681a      	ldr	r2, [r3, #0]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	4a0d      	ldr	r2, [pc, #52]	@ (8003120 <TIM_Base_SetConfig+0xd0>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d103      	bne.n	80030f8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	691a      	ldr	r2, [r3, #16]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2201      	movs	r2, #1
 80030fc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	691b      	ldr	r3, [r3, #16]
 8003102:	f003 0301 	and.w	r3, r3, #1
 8003106:	2b00      	cmp	r3, #0
 8003108:	d005      	beq.n	8003116 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	691b      	ldr	r3, [r3, #16]
 800310e:	f023 0201 	bic.w	r2, r3, #1
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	611a      	str	r2, [r3, #16]
  }
}
 8003116:	bf00      	nop
 8003118:	3714      	adds	r7, #20
 800311a:	46bd      	mov	sp, r7
 800311c:	bc80      	pop	{r7}
 800311e:	4770      	bx	lr
 8003120:	40012c00 	.word	0x40012c00
 8003124:	40000400 	.word	0x40000400
 8003128:	40000800 	.word	0x40000800

0800312c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800312c:	b480      	push	{r7}
 800312e:	b087      	sub	sp, #28
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
 8003134:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6a1b      	ldr	r3, [r3, #32]
 800313a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6a1b      	ldr	r3, [r3, #32]
 8003140:	f023 0201 	bic.w	r2, r3, #1
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	699b      	ldr	r3, [r3, #24]
 8003152:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800315a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	f023 0303 	bic.w	r3, r3, #3
 8003162:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	68fa      	ldr	r2, [r7, #12]
 800316a:	4313      	orrs	r3, r2
 800316c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800316e:	697b      	ldr	r3, [r7, #20]
 8003170:	f023 0302 	bic.w	r3, r3, #2
 8003174:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	689b      	ldr	r3, [r3, #8]
 800317a:	697a      	ldr	r2, [r7, #20]
 800317c:	4313      	orrs	r3, r2
 800317e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	4a1c      	ldr	r2, [pc, #112]	@ (80031f4 <TIM_OC1_SetConfig+0xc8>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d10c      	bne.n	80031a2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	f023 0308 	bic.w	r3, r3, #8
 800318e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	68db      	ldr	r3, [r3, #12]
 8003194:	697a      	ldr	r2, [r7, #20]
 8003196:	4313      	orrs	r3, r2
 8003198:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800319a:	697b      	ldr	r3, [r7, #20]
 800319c:	f023 0304 	bic.w	r3, r3, #4
 80031a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	4a13      	ldr	r2, [pc, #76]	@ (80031f4 <TIM_OC1_SetConfig+0xc8>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d111      	bne.n	80031ce <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80031b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80031b2:	693b      	ldr	r3, [r7, #16]
 80031b4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80031b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	695b      	ldr	r3, [r3, #20]
 80031be:	693a      	ldr	r2, [r7, #16]
 80031c0:	4313      	orrs	r3, r2
 80031c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	699b      	ldr	r3, [r3, #24]
 80031c8:	693a      	ldr	r2, [r7, #16]
 80031ca:	4313      	orrs	r3, r2
 80031cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	693a      	ldr	r2, [r7, #16]
 80031d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	68fa      	ldr	r2, [r7, #12]
 80031d8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	685a      	ldr	r2, [r3, #4]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	697a      	ldr	r2, [r7, #20]
 80031e6:	621a      	str	r2, [r3, #32]
}
 80031e8:	bf00      	nop
 80031ea:	371c      	adds	r7, #28
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bc80      	pop	{r7}
 80031f0:	4770      	bx	lr
 80031f2:	bf00      	nop
 80031f4:	40012c00 	.word	0x40012c00

080031f8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b087      	sub	sp, #28
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6a1b      	ldr	r3, [r3, #32]
 8003206:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6a1b      	ldr	r3, [r3, #32]
 800320c:	f023 0210 	bic.w	r2, r3, #16
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	699b      	ldr	r3, [r3, #24]
 800321e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003226:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800322e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	021b      	lsls	r3, r3, #8
 8003236:	68fa      	ldr	r2, [r7, #12]
 8003238:	4313      	orrs	r3, r2
 800323a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	f023 0320 	bic.w	r3, r3, #32
 8003242:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	011b      	lsls	r3, r3, #4
 800324a:	697a      	ldr	r2, [r7, #20]
 800324c:	4313      	orrs	r3, r2
 800324e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	4a1d      	ldr	r2, [pc, #116]	@ (80032c8 <TIM_OC2_SetConfig+0xd0>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d10d      	bne.n	8003274 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800325e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	68db      	ldr	r3, [r3, #12]
 8003264:	011b      	lsls	r3, r3, #4
 8003266:	697a      	ldr	r2, [r7, #20]
 8003268:	4313      	orrs	r3, r2
 800326a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003272:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	4a14      	ldr	r2, [pc, #80]	@ (80032c8 <TIM_OC2_SetConfig+0xd0>)
 8003278:	4293      	cmp	r3, r2
 800327a:	d113      	bne.n	80032a4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800327c:	693b      	ldr	r3, [r7, #16]
 800327e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003282:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003284:	693b      	ldr	r3, [r7, #16]
 8003286:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800328a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	695b      	ldr	r3, [r3, #20]
 8003290:	009b      	lsls	r3, r3, #2
 8003292:	693a      	ldr	r2, [r7, #16]
 8003294:	4313      	orrs	r3, r2
 8003296:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	699b      	ldr	r3, [r3, #24]
 800329c:	009b      	lsls	r3, r3, #2
 800329e:	693a      	ldr	r2, [r7, #16]
 80032a0:	4313      	orrs	r3, r2
 80032a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	693a      	ldr	r2, [r7, #16]
 80032a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	68fa      	ldr	r2, [r7, #12]
 80032ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	685a      	ldr	r2, [r3, #4]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	697a      	ldr	r2, [r7, #20]
 80032bc:	621a      	str	r2, [r3, #32]
}
 80032be:	bf00      	nop
 80032c0:	371c      	adds	r7, #28
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bc80      	pop	{r7}
 80032c6:	4770      	bx	lr
 80032c8:	40012c00 	.word	0x40012c00

080032cc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80032cc:	b480      	push	{r7}
 80032ce:	b087      	sub	sp, #28
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
 80032d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6a1b      	ldr	r3, [r3, #32]
 80032da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6a1b      	ldr	r3, [r3, #32]
 80032e0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	69db      	ldr	r3, [r3, #28]
 80032f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80032fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	f023 0303 	bic.w	r3, r3, #3
 8003302:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	68fa      	ldr	r2, [r7, #12]
 800330a:	4313      	orrs	r3, r2
 800330c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800330e:	697b      	ldr	r3, [r7, #20]
 8003310:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003314:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	689b      	ldr	r3, [r3, #8]
 800331a:	021b      	lsls	r3, r3, #8
 800331c:	697a      	ldr	r2, [r7, #20]
 800331e:	4313      	orrs	r3, r2
 8003320:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	4a1d      	ldr	r2, [pc, #116]	@ (800339c <TIM_OC3_SetConfig+0xd0>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d10d      	bne.n	8003346 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800332a:	697b      	ldr	r3, [r7, #20]
 800332c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003330:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	68db      	ldr	r3, [r3, #12]
 8003336:	021b      	lsls	r3, r3, #8
 8003338:	697a      	ldr	r2, [r7, #20]
 800333a:	4313      	orrs	r3, r2
 800333c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003344:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	4a14      	ldr	r2, [pc, #80]	@ (800339c <TIM_OC3_SetConfig+0xd0>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d113      	bne.n	8003376 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003354:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003356:	693b      	ldr	r3, [r7, #16]
 8003358:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800335c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	695b      	ldr	r3, [r3, #20]
 8003362:	011b      	lsls	r3, r3, #4
 8003364:	693a      	ldr	r2, [r7, #16]
 8003366:	4313      	orrs	r3, r2
 8003368:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	699b      	ldr	r3, [r3, #24]
 800336e:	011b      	lsls	r3, r3, #4
 8003370:	693a      	ldr	r2, [r7, #16]
 8003372:	4313      	orrs	r3, r2
 8003374:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	693a      	ldr	r2, [r7, #16]
 800337a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	68fa      	ldr	r2, [r7, #12]
 8003380:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	685a      	ldr	r2, [r3, #4]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	697a      	ldr	r2, [r7, #20]
 800338e:	621a      	str	r2, [r3, #32]
}
 8003390:	bf00      	nop
 8003392:	371c      	adds	r7, #28
 8003394:	46bd      	mov	sp, r7
 8003396:	bc80      	pop	{r7}
 8003398:	4770      	bx	lr
 800339a:	bf00      	nop
 800339c:	40012c00 	.word	0x40012c00

080033a0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b087      	sub	sp, #28
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
 80033a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6a1b      	ldr	r3, [r3, #32]
 80033ae:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6a1b      	ldr	r3, [r3, #32]
 80033b4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	69db      	ldr	r3, [r3, #28]
 80033c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80033ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80033d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	021b      	lsls	r3, r3, #8
 80033de:	68fa      	ldr	r2, [r7, #12]
 80033e0:	4313      	orrs	r3, r2
 80033e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80033e4:	693b      	ldr	r3, [r7, #16]
 80033e6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80033ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	031b      	lsls	r3, r3, #12
 80033f2:	693a      	ldr	r2, [r7, #16]
 80033f4:	4313      	orrs	r3, r2
 80033f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	4a0f      	ldr	r2, [pc, #60]	@ (8003438 <TIM_OC4_SetConfig+0x98>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d109      	bne.n	8003414 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003406:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	695b      	ldr	r3, [r3, #20]
 800340c:	019b      	lsls	r3, r3, #6
 800340e:	697a      	ldr	r2, [r7, #20]
 8003410:	4313      	orrs	r3, r2
 8003412:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	697a      	ldr	r2, [r7, #20]
 8003418:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	68fa      	ldr	r2, [r7, #12]
 800341e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	685a      	ldr	r2, [r3, #4]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	693a      	ldr	r2, [r7, #16]
 800342c:	621a      	str	r2, [r3, #32]
}
 800342e:	bf00      	nop
 8003430:	371c      	adds	r7, #28
 8003432:	46bd      	mov	sp, r7
 8003434:	bc80      	pop	{r7}
 8003436:	4770      	bx	lr
 8003438:	40012c00 	.word	0x40012c00

0800343c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800343c:	b480      	push	{r7}
 800343e:	b087      	sub	sp, #28
 8003440:	af00      	add	r7, sp, #0
 8003442:	60f8      	str	r0, [r7, #12]
 8003444:	60b9      	str	r1, [r7, #8]
 8003446:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	6a1b      	ldr	r3, [r3, #32]
 800344c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	6a1b      	ldr	r3, [r3, #32]
 8003452:	f023 0201 	bic.w	r2, r3, #1
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	699b      	ldr	r3, [r3, #24]
 800345e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003466:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	011b      	lsls	r3, r3, #4
 800346c:	693a      	ldr	r2, [r7, #16]
 800346e:	4313      	orrs	r3, r2
 8003470:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	f023 030a 	bic.w	r3, r3, #10
 8003478:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800347a:	697a      	ldr	r2, [r7, #20]
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	4313      	orrs	r3, r2
 8003480:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	693a      	ldr	r2, [r7, #16]
 8003486:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	697a      	ldr	r2, [r7, #20]
 800348c:	621a      	str	r2, [r3, #32]
}
 800348e:	bf00      	nop
 8003490:	371c      	adds	r7, #28
 8003492:	46bd      	mov	sp, r7
 8003494:	bc80      	pop	{r7}
 8003496:	4770      	bx	lr

08003498 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003498:	b480      	push	{r7}
 800349a:	b087      	sub	sp, #28
 800349c:	af00      	add	r7, sp, #0
 800349e:	60f8      	str	r0, [r7, #12]
 80034a0:	60b9      	str	r1, [r7, #8]
 80034a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	6a1b      	ldr	r3, [r3, #32]
 80034a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	6a1b      	ldr	r3, [r3, #32]
 80034ae:	f023 0210 	bic.w	r2, r3, #16
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	699b      	ldr	r3, [r3, #24]
 80034ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80034bc:	693b      	ldr	r3, [r7, #16]
 80034be:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80034c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	031b      	lsls	r3, r3, #12
 80034c8:	693a      	ldr	r2, [r7, #16]
 80034ca:	4313      	orrs	r3, r2
 80034cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80034d4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80034d6:	68bb      	ldr	r3, [r7, #8]
 80034d8:	011b      	lsls	r3, r3, #4
 80034da:	697a      	ldr	r2, [r7, #20]
 80034dc:	4313      	orrs	r3, r2
 80034de:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	693a      	ldr	r2, [r7, #16]
 80034e4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	697a      	ldr	r2, [r7, #20]
 80034ea:	621a      	str	r2, [r3, #32]
}
 80034ec:	bf00      	nop
 80034ee:	371c      	adds	r7, #28
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bc80      	pop	{r7}
 80034f4:	4770      	bx	lr

080034f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80034f6:	b480      	push	{r7}
 80034f8:	b085      	sub	sp, #20
 80034fa:	af00      	add	r7, sp, #0
 80034fc:	6078      	str	r0, [r7, #4]
 80034fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800350c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800350e:	683a      	ldr	r2, [r7, #0]
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	4313      	orrs	r3, r2
 8003514:	f043 0307 	orr.w	r3, r3, #7
 8003518:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	68fa      	ldr	r2, [r7, #12]
 800351e:	609a      	str	r2, [r3, #8]
}
 8003520:	bf00      	nop
 8003522:	3714      	adds	r7, #20
 8003524:	46bd      	mov	sp, r7
 8003526:	bc80      	pop	{r7}
 8003528:	4770      	bx	lr

0800352a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800352a:	b480      	push	{r7}
 800352c:	b087      	sub	sp, #28
 800352e:	af00      	add	r7, sp, #0
 8003530:	60f8      	str	r0, [r7, #12]
 8003532:	60b9      	str	r1, [r7, #8]
 8003534:	607a      	str	r2, [r7, #4]
 8003536:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800353e:	697b      	ldr	r3, [r7, #20]
 8003540:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003544:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	021a      	lsls	r2, r3, #8
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	431a      	orrs	r2, r3
 800354e:	68bb      	ldr	r3, [r7, #8]
 8003550:	4313      	orrs	r3, r2
 8003552:	697a      	ldr	r2, [r7, #20]
 8003554:	4313      	orrs	r3, r2
 8003556:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	697a      	ldr	r2, [r7, #20]
 800355c:	609a      	str	r2, [r3, #8]
}
 800355e:	bf00      	nop
 8003560:	371c      	adds	r7, #28
 8003562:	46bd      	mov	sp, r7
 8003564:	bc80      	pop	{r7}
 8003566:	4770      	bx	lr

08003568 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003568:	b480      	push	{r7}
 800356a:	b087      	sub	sp, #28
 800356c:	af00      	add	r7, sp, #0
 800356e:	60f8      	str	r0, [r7, #12]
 8003570:	60b9      	str	r1, [r7, #8]
 8003572:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003574:	68bb      	ldr	r3, [r7, #8]
 8003576:	f003 031f 	and.w	r3, r3, #31
 800357a:	2201      	movs	r2, #1
 800357c:	fa02 f303 	lsl.w	r3, r2, r3
 8003580:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	6a1a      	ldr	r2, [r3, #32]
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	43db      	mvns	r3, r3
 800358a:	401a      	ands	r2, r3
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	6a1a      	ldr	r2, [r3, #32]
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	f003 031f 	and.w	r3, r3, #31
 800359a:	6879      	ldr	r1, [r7, #4]
 800359c:	fa01 f303 	lsl.w	r3, r1, r3
 80035a0:	431a      	orrs	r2, r3
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	621a      	str	r2, [r3, #32]
}
 80035a6:	bf00      	nop
 80035a8:	371c      	adds	r7, #28
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bc80      	pop	{r7}
 80035ae:	4770      	bx	lr

080035b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80035b0:	b480      	push	{r7}
 80035b2:	b085      	sub	sp, #20
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
 80035b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035c0:	2b01      	cmp	r3, #1
 80035c2:	d101      	bne.n	80035c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80035c4:	2302      	movs	r3, #2
 80035c6:	e046      	b.n	8003656 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2201      	movs	r2, #1
 80035cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2202      	movs	r2, #2
 80035d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80035ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	68fa      	ldr	r2, [r7, #12]
 80035f6:	4313      	orrs	r3, r2
 80035f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	68fa      	ldr	r2, [r7, #12]
 8003600:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a16      	ldr	r2, [pc, #88]	@ (8003660 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d00e      	beq.n	800362a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003614:	d009      	beq.n	800362a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a12      	ldr	r2, [pc, #72]	@ (8003664 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800361c:	4293      	cmp	r3, r2
 800361e:	d004      	beq.n	800362a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a10      	ldr	r2, [pc, #64]	@ (8003668 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d10c      	bne.n	8003644 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800362a:	68bb      	ldr	r3, [r7, #8]
 800362c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003630:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	68ba      	ldr	r2, [r7, #8]
 8003638:	4313      	orrs	r3, r2
 800363a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	68ba      	ldr	r2, [r7, #8]
 8003642:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2201      	movs	r2, #1
 8003648:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2200      	movs	r2, #0
 8003650:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003654:	2300      	movs	r3, #0
}
 8003656:	4618      	mov	r0, r3
 8003658:	3714      	adds	r7, #20
 800365a:	46bd      	mov	sp, r7
 800365c:	bc80      	pop	{r7}
 800365e:	4770      	bx	lr
 8003660:	40012c00 	.word	0x40012c00
 8003664:	40000400 	.word	0x40000400
 8003668:	40000800 	.word	0x40000800

0800366c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800366c:	b480      	push	{r7}
 800366e:	b085      	sub	sp, #20
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
 8003674:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003676:	2300      	movs	r3, #0
 8003678:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003680:	2b01      	cmp	r3, #1
 8003682:	d101      	bne.n	8003688 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003684:	2302      	movs	r3, #2
 8003686:	e03d      	b.n	8003704 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2201      	movs	r2, #1
 800368c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	68db      	ldr	r3, [r3, #12]
 800369a:	4313      	orrs	r3, r2
 800369c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	689b      	ldr	r3, [r3, #8]
 80036a8:	4313      	orrs	r3, r2
 80036aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	4313      	orrs	r3, r2
 80036b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4313      	orrs	r3, r2
 80036c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	691b      	ldr	r3, [r3, #16]
 80036d2:	4313      	orrs	r3, r2
 80036d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	695b      	ldr	r3, [r3, #20]
 80036e0:	4313      	orrs	r3, r2
 80036e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	69db      	ldr	r3, [r3, #28]
 80036ee:	4313      	orrs	r3, r2
 80036f0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	68fa      	ldr	r2, [r7, #12]
 80036f8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2200      	movs	r2, #0
 80036fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003702:	2300      	movs	r3, #0
}
 8003704:	4618      	mov	r0, r3
 8003706:	3714      	adds	r7, #20
 8003708:	46bd      	mov	sp, r7
 800370a:	bc80      	pop	{r7}
 800370c:	4770      	bx	lr

0800370e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800370e:	b580      	push	{r7, lr}
 8003710:	b082      	sub	sp, #8
 8003712:	af00      	add	r7, sp, #0
 8003714:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d101      	bne.n	8003720 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800371c:	2301      	movs	r3, #1
 800371e:	e042      	b.n	80037a6 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003726:	b2db      	uxtb	r3, r3
 8003728:	2b00      	cmp	r3, #0
 800372a:	d106      	bne.n	800373a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2200      	movs	r2, #0
 8003730:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003734:	6878      	ldr	r0, [r7, #4]
 8003736:	f7fe f859 	bl	80017ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2224      	movs	r2, #36	@ 0x24
 800373e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	68da      	ldr	r2, [r3, #12]
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003750:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003752:	6878      	ldr	r0, [r7, #4]
 8003754:	f000 fdb8 	bl	80042c8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	691a      	ldr	r2, [r3, #16]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003766:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	695a      	ldr	r2, [r3, #20]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003776:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	68da      	ldr	r2, [r3, #12]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003786:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2200      	movs	r2, #0
 800378c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2220      	movs	r2, #32
 8003792:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2220      	movs	r2, #32
 800379a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2200      	movs	r2, #0
 80037a2:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80037a4:	2300      	movs	r3, #0
}
 80037a6:	4618      	mov	r0, r3
 80037a8:	3708      	adds	r7, #8
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd80      	pop	{r7, pc}

080037ae <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037ae:	b580      	push	{r7, lr}
 80037b0:	b08a      	sub	sp, #40	@ 0x28
 80037b2:	af02      	add	r7, sp, #8
 80037b4:	60f8      	str	r0, [r7, #12]
 80037b6:	60b9      	str	r1, [r7, #8]
 80037b8:	603b      	str	r3, [r7, #0]
 80037ba:	4613      	mov	r3, r2
 80037bc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80037be:	2300      	movs	r3, #0
 80037c0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	2b20      	cmp	r3, #32
 80037cc:	d175      	bne.n	80038ba <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80037ce:	68bb      	ldr	r3, [r7, #8]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d002      	beq.n	80037da <HAL_UART_Transmit+0x2c>
 80037d4:	88fb      	ldrh	r3, [r7, #6]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d101      	bne.n	80037de <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	e06e      	b.n	80038bc <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	2200      	movs	r2, #0
 80037e2:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	2221      	movs	r2, #33	@ 0x21
 80037e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80037ec:	f7fe f9ce 	bl	8001b8c <HAL_GetTick>
 80037f0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	88fa      	ldrh	r2, [r7, #6]
 80037f6:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	88fa      	ldrh	r2, [r7, #6]
 80037fc:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003806:	d108      	bne.n	800381a <HAL_UART_Transmit+0x6c>
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	691b      	ldr	r3, [r3, #16]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d104      	bne.n	800381a <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003810:	2300      	movs	r3, #0
 8003812:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	61bb      	str	r3, [r7, #24]
 8003818:	e003      	b.n	8003822 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800381a:	68bb      	ldr	r3, [r7, #8]
 800381c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800381e:	2300      	movs	r3, #0
 8003820:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003822:	e02e      	b.n	8003882 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	9300      	str	r3, [sp, #0]
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	2200      	movs	r2, #0
 800382c:	2180      	movs	r1, #128	@ 0x80
 800382e:	68f8      	ldr	r0, [r7, #12]
 8003830:	f000 fb1d 	bl	8003e6e <UART_WaitOnFlagUntilTimeout>
 8003834:	4603      	mov	r3, r0
 8003836:	2b00      	cmp	r3, #0
 8003838:	d005      	beq.n	8003846 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	2220      	movs	r2, #32
 800383e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003842:	2303      	movs	r3, #3
 8003844:	e03a      	b.n	80038bc <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003846:	69fb      	ldr	r3, [r7, #28]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d10b      	bne.n	8003864 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800384c:	69bb      	ldr	r3, [r7, #24]
 800384e:	881b      	ldrh	r3, [r3, #0]
 8003850:	461a      	mov	r2, r3
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800385a:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800385c:	69bb      	ldr	r3, [r7, #24]
 800385e:	3302      	adds	r3, #2
 8003860:	61bb      	str	r3, [r7, #24]
 8003862:	e007      	b.n	8003874 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003864:	69fb      	ldr	r3, [r7, #28]
 8003866:	781a      	ldrb	r2, [r3, #0]
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800386e:	69fb      	ldr	r3, [r7, #28]
 8003870:	3301      	adds	r3, #1
 8003872:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003878:	b29b      	uxth	r3, r3
 800387a:	3b01      	subs	r3, #1
 800387c:	b29a      	uxth	r2, r3
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003886:	b29b      	uxth	r3, r3
 8003888:	2b00      	cmp	r3, #0
 800388a:	d1cb      	bne.n	8003824 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	9300      	str	r3, [sp, #0]
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	2200      	movs	r2, #0
 8003894:	2140      	movs	r1, #64	@ 0x40
 8003896:	68f8      	ldr	r0, [r7, #12]
 8003898:	f000 fae9 	bl	8003e6e <UART_WaitOnFlagUntilTimeout>
 800389c:	4603      	mov	r3, r0
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d005      	beq.n	80038ae <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2220      	movs	r2, #32
 80038a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80038aa:	2303      	movs	r3, #3
 80038ac:	e006      	b.n	80038bc <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2220      	movs	r2, #32
 80038b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80038b6:	2300      	movs	r3, #0
 80038b8:	e000      	b.n	80038bc <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80038ba:	2302      	movs	r3, #2
  }
}
 80038bc:	4618      	mov	r0, r3
 80038be:	3720      	adds	r7, #32
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bd80      	pop	{r7, pc}

080038c4 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b084      	sub	sp, #16
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	60f8      	str	r0, [r7, #12]
 80038cc:	60b9      	str	r1, [r7, #8]
 80038ce:	4613      	mov	r3, r2
 80038d0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80038d8:	b2db      	uxtb	r3, r3
 80038da:	2b20      	cmp	r3, #32
 80038dc:	d112      	bne.n	8003904 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80038de:	68bb      	ldr	r3, [r7, #8]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d002      	beq.n	80038ea <HAL_UART_Receive_IT+0x26>
 80038e4:	88fb      	ldrh	r3, [r7, #6]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d101      	bne.n	80038ee <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	e00b      	b.n	8003906 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	2200      	movs	r2, #0
 80038f2:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80038f4:	88fb      	ldrh	r3, [r7, #6]
 80038f6:	461a      	mov	r2, r3
 80038f8:	68b9      	ldr	r1, [r7, #8]
 80038fa:	68f8      	ldr	r0, [r7, #12]
 80038fc:	f000 fb10 	bl	8003f20 <UART_Start_Receive_IT>
 8003900:	4603      	mov	r3, r0
 8003902:	e000      	b.n	8003906 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003904:	2302      	movs	r3, #2
  }
}
 8003906:	4618      	mov	r0, r3
 8003908:	3710      	adds	r7, #16
 800390a:	46bd      	mov	sp, r7
 800390c:	bd80      	pop	{r7, pc}
	...

08003910 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b0ba      	sub	sp, #232	@ 0xe8
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	68db      	ldr	r3, [r3, #12]
 8003928:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	695b      	ldr	r3, [r3, #20]
 8003932:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003936:	2300      	movs	r3, #0
 8003938:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800393c:	2300      	movs	r3, #0
 800393e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003942:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003946:	f003 030f 	and.w	r3, r3, #15
 800394a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800394e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003952:	2b00      	cmp	r3, #0
 8003954:	d10f      	bne.n	8003976 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003956:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800395a:	f003 0320 	and.w	r3, r3, #32
 800395e:	2b00      	cmp	r3, #0
 8003960:	d009      	beq.n	8003976 <HAL_UART_IRQHandler+0x66>
 8003962:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003966:	f003 0320 	and.w	r3, r3, #32
 800396a:	2b00      	cmp	r3, #0
 800396c:	d003      	beq.n	8003976 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800396e:	6878      	ldr	r0, [r7, #4]
 8003970:	f000 fbec 	bl	800414c <UART_Receive_IT>
      return;
 8003974:	e25b      	b.n	8003e2e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003976:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800397a:	2b00      	cmp	r3, #0
 800397c:	f000 80de 	beq.w	8003b3c <HAL_UART_IRQHandler+0x22c>
 8003980:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003984:	f003 0301 	and.w	r3, r3, #1
 8003988:	2b00      	cmp	r3, #0
 800398a:	d106      	bne.n	800399a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800398c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003990:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003994:	2b00      	cmp	r3, #0
 8003996:	f000 80d1 	beq.w	8003b3c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800399a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800399e:	f003 0301 	and.w	r3, r3, #1
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d00b      	beq.n	80039be <HAL_UART_IRQHandler+0xae>
 80039a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80039aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d005      	beq.n	80039be <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039b6:	f043 0201 	orr.w	r2, r3, #1
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80039be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80039c2:	f003 0304 	and.w	r3, r3, #4
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d00b      	beq.n	80039e2 <HAL_UART_IRQHandler+0xd2>
 80039ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80039ce:	f003 0301 	and.w	r3, r3, #1
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d005      	beq.n	80039e2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039da:	f043 0202 	orr.w	r2, r3, #2
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80039e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80039e6:	f003 0302 	and.w	r3, r3, #2
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d00b      	beq.n	8003a06 <HAL_UART_IRQHandler+0xf6>
 80039ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80039f2:	f003 0301 	and.w	r3, r3, #1
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d005      	beq.n	8003a06 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039fe:	f043 0204 	orr.w	r2, r3, #4
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003a06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a0a:	f003 0308 	and.w	r3, r3, #8
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d011      	beq.n	8003a36 <HAL_UART_IRQHandler+0x126>
 8003a12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a16:	f003 0320 	and.w	r3, r3, #32
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d105      	bne.n	8003a2a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003a1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003a22:	f003 0301 	and.w	r3, r3, #1
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d005      	beq.n	8003a36 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a2e:	f043 0208 	orr.w	r2, r3, #8
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	f000 81f2 	beq.w	8003e24 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003a40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a44:	f003 0320 	and.w	r3, r3, #32
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d008      	beq.n	8003a5e <HAL_UART_IRQHandler+0x14e>
 8003a4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a50:	f003 0320 	and.w	r3, r3, #32
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d002      	beq.n	8003a5e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003a58:	6878      	ldr	r0, [r7, #4]
 8003a5a:	f000 fb77 	bl	800414c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	695b      	ldr	r3, [r3, #20]
 8003a64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	bf14      	ite	ne
 8003a6c:	2301      	movne	r3, #1
 8003a6e:	2300      	moveq	r3, #0
 8003a70:	b2db      	uxtb	r3, r3
 8003a72:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a7a:	f003 0308 	and.w	r3, r3, #8
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d103      	bne.n	8003a8a <HAL_UART_IRQHandler+0x17a>
 8003a82:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d04f      	beq.n	8003b2a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003a8a:	6878      	ldr	r0, [r7, #4]
 8003a8c:	f000 fa81 	bl	8003f92 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	695b      	ldr	r3, [r3, #20]
 8003a96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d041      	beq.n	8003b22 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	3314      	adds	r3, #20
 8003aa4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aa8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003aac:	e853 3f00 	ldrex	r3, [r3]
 8003ab0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003ab4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003ab8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003abc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	3314      	adds	r3, #20
 8003ac6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003aca:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003ace:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ad2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003ad6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003ada:	e841 2300 	strex	r3, r2, [r1]
 8003ade:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003ae2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d1d9      	bne.n	8003a9e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d013      	beq.n	8003b1a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003af6:	4a7e      	ldr	r2, [pc, #504]	@ (8003cf0 <HAL_UART_IRQHandler+0x3e0>)
 8003af8:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003afe:	4618      	mov	r0, r3
 8003b00:	f7fe f996 	bl	8001e30 <HAL_DMA_Abort_IT>
 8003b04:	4603      	mov	r3, r0
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d016      	beq.n	8003b38 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b10:	687a      	ldr	r2, [r7, #4]
 8003b12:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003b14:	4610      	mov	r0, r2
 8003b16:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b18:	e00e      	b.n	8003b38 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003b1a:	6878      	ldr	r0, [r7, #4]
 8003b1c:	f000 f993 	bl	8003e46 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b20:	e00a      	b.n	8003b38 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003b22:	6878      	ldr	r0, [r7, #4]
 8003b24:	f000 f98f 	bl	8003e46 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b28:	e006      	b.n	8003b38 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003b2a:	6878      	ldr	r0, [r7, #4]
 8003b2c:	f000 f98b 	bl	8003e46 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2200      	movs	r2, #0
 8003b34:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003b36:	e175      	b.n	8003e24 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b38:	bf00      	nop
    return;
 8003b3a:	e173      	b.n	8003e24 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b40:	2b01      	cmp	r3, #1
 8003b42:	f040 814f 	bne.w	8003de4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003b46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b4a:	f003 0310 	and.w	r3, r3, #16
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	f000 8148 	beq.w	8003de4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003b54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b58:	f003 0310 	and.w	r3, r3, #16
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	f000 8141 	beq.w	8003de4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003b62:	2300      	movs	r3, #0
 8003b64:	60bb      	str	r3, [r7, #8]
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	60bb      	str	r3, [r7, #8]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	60bb      	str	r3, [r7, #8]
 8003b76:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	695b      	ldr	r3, [r3, #20]
 8003b7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	f000 80b6 	beq.w	8003cf4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003b94:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	f000 8145 	beq.w	8003e28 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003ba2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003ba6:	429a      	cmp	r2, r3
 8003ba8:	f080 813e 	bcs.w	8003e28 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003bb2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bb8:	699b      	ldr	r3, [r3, #24]
 8003bba:	2b20      	cmp	r3, #32
 8003bbc:	f000 8088 	beq.w	8003cd0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	330c      	adds	r3, #12
 8003bc6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bca:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003bce:	e853 3f00 	ldrex	r3, [r3]
 8003bd2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003bd6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003bda:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003bde:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	330c      	adds	r3, #12
 8003be8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003bec:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003bf0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bf4:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003bf8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003bfc:	e841 2300 	strex	r3, r2, [r1]
 8003c00:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003c04:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d1d9      	bne.n	8003bc0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	3314      	adds	r3, #20
 8003c12:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c14:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003c16:	e853 3f00 	ldrex	r3, [r3]
 8003c1a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003c1c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003c1e:	f023 0301 	bic.w	r3, r3, #1
 8003c22:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	3314      	adds	r3, #20
 8003c2c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003c30:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003c34:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c36:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003c38:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003c3c:	e841 2300 	strex	r3, r2, [r1]
 8003c40:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003c42:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d1e1      	bne.n	8003c0c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	3314      	adds	r3, #20
 8003c4e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c50:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003c52:	e853 3f00 	ldrex	r3, [r3]
 8003c56:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003c58:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003c5a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003c5e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	3314      	adds	r3, #20
 8003c68:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003c6c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003c6e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c70:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003c72:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003c74:	e841 2300 	strex	r3, r2, [r1]
 8003c78:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003c7a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d1e3      	bne.n	8003c48 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2220      	movs	r2, #32
 8003c84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	330c      	adds	r3, #12
 8003c94:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003c98:	e853 3f00 	ldrex	r3, [r3]
 8003c9c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003c9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003ca0:	f023 0310 	bic.w	r3, r3, #16
 8003ca4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	330c      	adds	r3, #12
 8003cae:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003cb2:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003cb4:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cb6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003cb8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003cba:	e841 2300 	strex	r3, r2, [r1]
 8003cbe:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003cc0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d1e3      	bne.n	8003c8e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f7fe f875 	bl	8001dba <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2202      	movs	r2, #2
 8003cd4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003cde:	b29b      	uxth	r3, r3
 8003ce0:	1ad3      	subs	r3, r2, r3
 8003ce2:	b29b      	uxth	r3, r3
 8003ce4:	4619      	mov	r1, r3
 8003ce6:	6878      	ldr	r0, [r7, #4]
 8003ce8:	f000 f8b6 	bl	8003e58 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003cec:	e09c      	b.n	8003e28 <HAL_UART_IRQHandler+0x518>
 8003cee:	bf00      	nop
 8003cf0:	08004057 	.word	0x08004057
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003cfc:	b29b      	uxth	r3, r3
 8003cfe:	1ad3      	subs	r3, r2, r3
 8003d00:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003d08:	b29b      	uxth	r3, r3
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	f000 808e 	beq.w	8003e2c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003d10:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	f000 8089 	beq.w	8003e2c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	330c      	adds	r3, #12
 8003d20:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d24:	e853 3f00 	ldrex	r3, [r3]
 8003d28:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003d2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d2c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003d30:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	330c      	adds	r3, #12
 8003d3a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003d3e:	647a      	str	r2, [r7, #68]	@ 0x44
 8003d40:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d42:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003d44:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003d46:	e841 2300 	strex	r3, r2, [r1]
 8003d4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003d4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d1e3      	bne.n	8003d1a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	3314      	adds	r3, #20
 8003d58:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d5c:	e853 3f00 	ldrex	r3, [r3]
 8003d60:	623b      	str	r3, [r7, #32]
   return(result);
 8003d62:	6a3b      	ldr	r3, [r7, #32]
 8003d64:	f023 0301 	bic.w	r3, r3, #1
 8003d68:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	3314      	adds	r3, #20
 8003d72:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003d76:	633a      	str	r2, [r7, #48]	@ 0x30
 8003d78:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d7a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003d7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d7e:	e841 2300 	strex	r3, r2, [r1]
 8003d82:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003d84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d1e3      	bne.n	8003d52 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2220      	movs	r2, #32
 8003d8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2200      	movs	r2, #0
 8003d96:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	330c      	adds	r3, #12
 8003d9e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003da0:	693b      	ldr	r3, [r7, #16]
 8003da2:	e853 3f00 	ldrex	r3, [r3]
 8003da6:	60fb      	str	r3, [r7, #12]
   return(result);
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	f023 0310 	bic.w	r3, r3, #16
 8003dae:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	330c      	adds	r3, #12
 8003db8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003dbc:	61fa      	str	r2, [r7, #28]
 8003dbe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dc0:	69b9      	ldr	r1, [r7, #24]
 8003dc2:	69fa      	ldr	r2, [r7, #28]
 8003dc4:	e841 2300 	strex	r3, r2, [r1]
 8003dc8:	617b      	str	r3, [r7, #20]
   return(result);
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d1e3      	bne.n	8003d98 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2202      	movs	r2, #2
 8003dd4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003dd6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003dda:	4619      	mov	r1, r3
 8003ddc:	6878      	ldr	r0, [r7, #4]
 8003dde:	f000 f83b 	bl	8003e58 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003de2:	e023      	b.n	8003e2c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003de4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003de8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d009      	beq.n	8003e04 <HAL_UART_IRQHandler+0x4f4>
 8003df0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003df4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d003      	beq.n	8003e04 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003dfc:	6878      	ldr	r0, [r7, #4]
 8003dfe:	f000 f93e 	bl	800407e <UART_Transmit_IT>
    return;
 8003e02:	e014      	b.n	8003e2e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003e04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d00e      	beq.n	8003e2e <HAL_UART_IRQHandler+0x51e>
 8003e10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d008      	beq.n	8003e2e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003e1c:	6878      	ldr	r0, [r7, #4]
 8003e1e:	f000 f97d 	bl	800411c <UART_EndTransmit_IT>
    return;
 8003e22:	e004      	b.n	8003e2e <HAL_UART_IRQHandler+0x51e>
    return;
 8003e24:	bf00      	nop
 8003e26:	e002      	b.n	8003e2e <HAL_UART_IRQHandler+0x51e>
      return;
 8003e28:	bf00      	nop
 8003e2a:	e000      	b.n	8003e2e <HAL_UART_IRQHandler+0x51e>
      return;
 8003e2c:	bf00      	nop
  }
}
 8003e2e:	37e8      	adds	r7, #232	@ 0xe8
 8003e30:	46bd      	mov	sp, r7
 8003e32:	bd80      	pop	{r7, pc}

08003e34 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003e34:	b480      	push	{r7}
 8003e36:	b083      	sub	sp, #12
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003e3c:	bf00      	nop
 8003e3e:	370c      	adds	r7, #12
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bc80      	pop	{r7}
 8003e44:	4770      	bx	lr

08003e46 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003e46:	b480      	push	{r7}
 8003e48:	b083      	sub	sp, #12
 8003e4a:	af00      	add	r7, sp, #0
 8003e4c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003e4e:	bf00      	nop
 8003e50:	370c      	adds	r7, #12
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bc80      	pop	{r7}
 8003e56:	4770      	bx	lr

08003e58 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b083      	sub	sp, #12
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
 8003e60:	460b      	mov	r3, r1
 8003e62:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003e64:	bf00      	nop
 8003e66:	370c      	adds	r7, #12
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bc80      	pop	{r7}
 8003e6c:	4770      	bx	lr

08003e6e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003e6e:	b580      	push	{r7, lr}
 8003e70:	b086      	sub	sp, #24
 8003e72:	af00      	add	r7, sp, #0
 8003e74:	60f8      	str	r0, [r7, #12]
 8003e76:	60b9      	str	r1, [r7, #8]
 8003e78:	603b      	str	r3, [r7, #0]
 8003e7a:	4613      	mov	r3, r2
 8003e7c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e7e:	e03b      	b.n	8003ef8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e80:	6a3b      	ldr	r3, [r7, #32]
 8003e82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e86:	d037      	beq.n	8003ef8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e88:	f7fd fe80 	bl	8001b8c <HAL_GetTick>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	1ad3      	subs	r3, r2, r3
 8003e92:	6a3a      	ldr	r2, [r7, #32]
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d302      	bcc.n	8003e9e <UART_WaitOnFlagUntilTimeout+0x30>
 8003e98:	6a3b      	ldr	r3, [r7, #32]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d101      	bne.n	8003ea2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003e9e:	2303      	movs	r3, #3
 8003ea0:	e03a      	b.n	8003f18 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	68db      	ldr	r3, [r3, #12]
 8003ea8:	f003 0304 	and.w	r3, r3, #4
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d023      	beq.n	8003ef8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	2b80      	cmp	r3, #128	@ 0x80
 8003eb4:	d020      	beq.n	8003ef8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	2b40      	cmp	r3, #64	@ 0x40
 8003eba:	d01d      	beq.n	8003ef8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 0308 	and.w	r3, r3, #8
 8003ec6:	2b08      	cmp	r3, #8
 8003ec8:	d116      	bne.n	8003ef8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003eca:	2300      	movs	r3, #0
 8003ecc:	617b      	str	r3, [r7, #20]
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	617b      	str	r3, [r7, #20]
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	617b      	str	r3, [r7, #20]
 8003ede:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003ee0:	68f8      	ldr	r0, [r7, #12]
 8003ee2:	f000 f856 	bl	8003f92 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	2208      	movs	r2, #8
 8003eea:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e00f      	b.n	8003f18 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	681a      	ldr	r2, [r3, #0]
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	4013      	ands	r3, r2
 8003f02:	68ba      	ldr	r2, [r7, #8]
 8003f04:	429a      	cmp	r2, r3
 8003f06:	bf0c      	ite	eq
 8003f08:	2301      	moveq	r3, #1
 8003f0a:	2300      	movne	r3, #0
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	461a      	mov	r2, r3
 8003f10:	79fb      	ldrb	r3, [r7, #7]
 8003f12:	429a      	cmp	r2, r3
 8003f14:	d0b4      	beq.n	8003e80 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f16:	2300      	movs	r3, #0
}
 8003f18:	4618      	mov	r0, r3
 8003f1a:	3718      	adds	r7, #24
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bd80      	pop	{r7, pc}

08003f20 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003f20:	b480      	push	{r7}
 8003f22:	b085      	sub	sp, #20
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	60f8      	str	r0, [r7, #12]
 8003f28:	60b9      	str	r1, [r7, #8]
 8003f2a:	4613      	mov	r3, r2
 8003f2c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	68ba      	ldr	r2, [r7, #8]
 8003f32:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	88fa      	ldrh	r2, [r7, #6]
 8003f38:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	88fa      	ldrh	r2, [r7, #6]
 8003f3e:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2200      	movs	r2, #0
 8003f44:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2222      	movs	r2, #34	@ 0x22
 8003f4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	691b      	ldr	r3, [r3, #16]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d007      	beq.n	8003f66 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	68da      	ldr	r2, [r3, #12]
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f64:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	695a      	ldr	r2, [r3, #20]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f042 0201 	orr.w	r2, r2, #1
 8003f74:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	68da      	ldr	r2, [r3, #12]
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f042 0220 	orr.w	r2, r2, #32
 8003f84:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003f86:	2300      	movs	r3, #0
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3714      	adds	r7, #20
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bc80      	pop	{r7}
 8003f90:	4770      	bx	lr

08003f92 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003f92:	b480      	push	{r7}
 8003f94:	b095      	sub	sp, #84	@ 0x54
 8003f96:	af00      	add	r7, sp, #0
 8003f98:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	330c      	adds	r3, #12
 8003fa0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fa2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fa4:	e853 3f00 	ldrex	r3, [r3]
 8003fa8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003faa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003fb0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	330c      	adds	r3, #12
 8003fb8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003fba:	643a      	str	r2, [r7, #64]	@ 0x40
 8003fbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fbe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003fc0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003fc2:	e841 2300 	strex	r3, r2, [r1]
 8003fc6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003fc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d1e5      	bne.n	8003f9a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	3314      	adds	r3, #20
 8003fd4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fd6:	6a3b      	ldr	r3, [r7, #32]
 8003fd8:	e853 3f00 	ldrex	r3, [r3]
 8003fdc:	61fb      	str	r3, [r7, #28]
   return(result);
 8003fde:	69fb      	ldr	r3, [r7, #28]
 8003fe0:	f023 0301 	bic.w	r3, r3, #1
 8003fe4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	3314      	adds	r3, #20
 8003fec:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003fee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003ff0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ff2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ff4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003ff6:	e841 2300 	strex	r3, r2, [r1]
 8003ffa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d1e5      	bne.n	8003fce <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004006:	2b01      	cmp	r3, #1
 8004008:	d119      	bne.n	800403e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	330c      	adds	r3, #12
 8004010:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	e853 3f00 	ldrex	r3, [r3]
 8004018:	60bb      	str	r3, [r7, #8]
   return(result);
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	f023 0310 	bic.w	r3, r3, #16
 8004020:	647b      	str	r3, [r7, #68]	@ 0x44
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	330c      	adds	r3, #12
 8004028:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800402a:	61ba      	str	r2, [r7, #24]
 800402c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800402e:	6979      	ldr	r1, [r7, #20]
 8004030:	69ba      	ldr	r2, [r7, #24]
 8004032:	e841 2300 	strex	r3, r2, [r1]
 8004036:	613b      	str	r3, [r7, #16]
   return(result);
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d1e5      	bne.n	800400a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2220      	movs	r2, #32
 8004042:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2200      	movs	r2, #0
 800404a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800404c:	bf00      	nop
 800404e:	3754      	adds	r7, #84	@ 0x54
 8004050:	46bd      	mov	sp, r7
 8004052:	bc80      	pop	{r7}
 8004054:	4770      	bx	lr

08004056 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004056:	b580      	push	{r7, lr}
 8004058:	b084      	sub	sp, #16
 800405a:	af00      	add	r7, sp, #0
 800405c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004062:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	2200      	movs	r2, #0
 8004068:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	2200      	movs	r2, #0
 800406e:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004070:	68f8      	ldr	r0, [r7, #12]
 8004072:	f7ff fee8 	bl	8003e46 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004076:	bf00      	nop
 8004078:	3710      	adds	r7, #16
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}

0800407e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800407e:	b480      	push	{r7}
 8004080:	b085      	sub	sp, #20
 8004082:	af00      	add	r7, sp, #0
 8004084:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800408c:	b2db      	uxtb	r3, r3
 800408e:	2b21      	cmp	r3, #33	@ 0x21
 8004090:	d13e      	bne.n	8004110 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	689b      	ldr	r3, [r3, #8]
 8004096:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800409a:	d114      	bne.n	80040c6 <UART_Transmit_IT+0x48>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	691b      	ldr	r3, [r3, #16]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d110      	bne.n	80040c6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6a1b      	ldr	r3, [r3, #32]
 80040a8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	881b      	ldrh	r3, [r3, #0]
 80040ae:	461a      	mov	r2, r3
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80040b8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6a1b      	ldr	r3, [r3, #32]
 80040be:	1c9a      	adds	r2, r3, #2
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	621a      	str	r2, [r3, #32]
 80040c4:	e008      	b.n	80040d8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6a1b      	ldr	r3, [r3, #32]
 80040ca:	1c59      	adds	r1, r3, #1
 80040cc:	687a      	ldr	r2, [r7, #4]
 80040ce:	6211      	str	r1, [r2, #32]
 80040d0:	781a      	ldrb	r2, [r3, #0]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80040dc:	b29b      	uxth	r3, r3
 80040de:	3b01      	subs	r3, #1
 80040e0:	b29b      	uxth	r3, r3
 80040e2:	687a      	ldr	r2, [r7, #4]
 80040e4:	4619      	mov	r1, r3
 80040e6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d10f      	bne.n	800410c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	68da      	ldr	r2, [r3, #12]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80040fa:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	68da      	ldr	r2, [r3, #12]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800410a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800410c:	2300      	movs	r3, #0
 800410e:	e000      	b.n	8004112 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004110:	2302      	movs	r3, #2
  }
}
 8004112:	4618      	mov	r0, r3
 8004114:	3714      	adds	r7, #20
 8004116:	46bd      	mov	sp, r7
 8004118:	bc80      	pop	{r7}
 800411a:	4770      	bx	lr

0800411c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b082      	sub	sp, #8
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	68da      	ldr	r2, [r3, #12]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004132:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2220      	movs	r2, #32
 8004138:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800413c:	6878      	ldr	r0, [r7, #4]
 800413e:	f7ff fe79 	bl	8003e34 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004142:	2300      	movs	r3, #0
}
 8004144:	4618      	mov	r0, r3
 8004146:	3708      	adds	r7, #8
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}

0800414c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b08c      	sub	sp, #48	@ 0x30
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800415a:	b2db      	uxtb	r3, r3
 800415c:	2b22      	cmp	r3, #34	@ 0x22
 800415e:	f040 80ae 	bne.w	80042be <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	689b      	ldr	r3, [r3, #8]
 8004166:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800416a:	d117      	bne.n	800419c <UART_Receive_IT+0x50>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	691b      	ldr	r3, [r3, #16]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d113      	bne.n	800419c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004174:	2300      	movs	r3, #0
 8004176:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800417c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	b29b      	uxth	r3, r3
 8004186:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800418a:	b29a      	uxth	r2, r3
 800418c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800418e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004194:	1c9a      	adds	r2, r3, #2
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	629a      	str	r2, [r3, #40]	@ 0x28
 800419a:	e026      	b.n	80041ea <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80041a2:	2300      	movs	r3, #0
 80041a4:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041ae:	d007      	beq.n	80041c0 <UART_Receive_IT+0x74>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	689b      	ldr	r3, [r3, #8]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d10a      	bne.n	80041ce <UART_Receive_IT+0x82>
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	691b      	ldr	r3, [r3, #16]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d106      	bne.n	80041ce <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	b2da      	uxtb	r2, r3
 80041c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041ca:	701a      	strb	r2, [r3, #0]
 80041cc:	e008      	b.n	80041e0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	685b      	ldr	r3, [r3, #4]
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80041da:	b2da      	uxtb	r2, r3
 80041dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041de:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041e4:	1c5a      	adds	r2, r3, #1
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80041ee:	b29b      	uxth	r3, r3
 80041f0:	3b01      	subs	r3, #1
 80041f2:	b29b      	uxth	r3, r3
 80041f4:	687a      	ldr	r2, [r7, #4]
 80041f6:	4619      	mov	r1, r3
 80041f8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d15d      	bne.n	80042ba <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	68da      	ldr	r2, [r3, #12]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f022 0220 	bic.w	r2, r2, #32
 800420c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	68da      	ldr	r2, [r3, #12]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800421c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	695a      	ldr	r2, [r3, #20]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f022 0201 	bic.w	r2, r2, #1
 800422c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2220      	movs	r2, #32
 8004232:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2200      	movs	r2, #0
 800423a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004240:	2b01      	cmp	r3, #1
 8004242:	d135      	bne.n	80042b0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2200      	movs	r2, #0
 8004248:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	330c      	adds	r3, #12
 8004250:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	e853 3f00 	ldrex	r3, [r3]
 8004258:	613b      	str	r3, [r7, #16]
   return(result);
 800425a:	693b      	ldr	r3, [r7, #16]
 800425c:	f023 0310 	bic.w	r3, r3, #16
 8004260:	627b      	str	r3, [r7, #36]	@ 0x24
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	330c      	adds	r3, #12
 8004268:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800426a:	623a      	str	r2, [r7, #32]
 800426c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800426e:	69f9      	ldr	r1, [r7, #28]
 8004270:	6a3a      	ldr	r2, [r7, #32]
 8004272:	e841 2300 	strex	r3, r2, [r1]
 8004276:	61bb      	str	r3, [r7, #24]
   return(result);
 8004278:	69bb      	ldr	r3, [r7, #24]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d1e5      	bne.n	800424a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f003 0310 	and.w	r3, r3, #16
 8004288:	2b10      	cmp	r3, #16
 800428a:	d10a      	bne.n	80042a2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800428c:	2300      	movs	r3, #0
 800428e:	60fb      	str	r3, [r7, #12]
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	60fb      	str	r3, [r7, #12]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	60fb      	str	r3, [r7, #12]
 80042a0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80042a6:	4619      	mov	r1, r3
 80042a8:	6878      	ldr	r0, [r7, #4]
 80042aa:	f7ff fdd5 	bl	8003e58 <HAL_UARTEx_RxEventCallback>
 80042ae:	e002      	b.n	80042b6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80042b0:	6878      	ldr	r0, [r7, #4]
 80042b2:	f7fc febd 	bl	8001030 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80042b6:	2300      	movs	r3, #0
 80042b8:	e002      	b.n	80042c0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80042ba:	2300      	movs	r3, #0
 80042bc:	e000      	b.n	80042c0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80042be:	2302      	movs	r3, #2
  }
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	3730      	adds	r7, #48	@ 0x30
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bd80      	pop	{r7, pc}

080042c8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b084      	sub	sp, #16
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	691b      	ldr	r3, [r3, #16]
 80042d6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	68da      	ldr	r2, [r3, #12]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	430a      	orrs	r2, r1
 80042e4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	689a      	ldr	r2, [r3, #8]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	691b      	ldr	r3, [r3, #16]
 80042ee:	431a      	orrs	r2, r3
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	695b      	ldr	r3, [r3, #20]
 80042f4:	4313      	orrs	r3, r2
 80042f6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	68db      	ldr	r3, [r3, #12]
 80042fe:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004302:	f023 030c 	bic.w	r3, r3, #12
 8004306:	687a      	ldr	r2, [r7, #4]
 8004308:	6812      	ldr	r2, [r2, #0]
 800430a:	68b9      	ldr	r1, [r7, #8]
 800430c:	430b      	orrs	r3, r1
 800430e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	695b      	ldr	r3, [r3, #20]
 8004316:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	699a      	ldr	r2, [r3, #24]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	430a      	orrs	r2, r1
 8004324:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4a2c      	ldr	r2, [pc, #176]	@ (80043dc <UART_SetConfig+0x114>)
 800432c:	4293      	cmp	r3, r2
 800432e:	d103      	bne.n	8004338 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004330:	f7fe fb88 	bl	8002a44 <HAL_RCC_GetPCLK2Freq>
 8004334:	60f8      	str	r0, [r7, #12]
 8004336:	e002      	b.n	800433e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004338:	f7fe fb70 	bl	8002a1c <HAL_RCC_GetPCLK1Freq>
 800433c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800433e:	68fa      	ldr	r2, [r7, #12]
 8004340:	4613      	mov	r3, r2
 8004342:	009b      	lsls	r3, r3, #2
 8004344:	4413      	add	r3, r2
 8004346:	009a      	lsls	r2, r3, #2
 8004348:	441a      	add	r2, r3
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	009b      	lsls	r3, r3, #2
 8004350:	fbb2 f3f3 	udiv	r3, r2, r3
 8004354:	4a22      	ldr	r2, [pc, #136]	@ (80043e0 <UART_SetConfig+0x118>)
 8004356:	fba2 2303 	umull	r2, r3, r2, r3
 800435a:	095b      	lsrs	r3, r3, #5
 800435c:	0119      	lsls	r1, r3, #4
 800435e:	68fa      	ldr	r2, [r7, #12]
 8004360:	4613      	mov	r3, r2
 8004362:	009b      	lsls	r3, r3, #2
 8004364:	4413      	add	r3, r2
 8004366:	009a      	lsls	r2, r3, #2
 8004368:	441a      	add	r2, r3
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	009b      	lsls	r3, r3, #2
 8004370:	fbb2 f2f3 	udiv	r2, r2, r3
 8004374:	4b1a      	ldr	r3, [pc, #104]	@ (80043e0 <UART_SetConfig+0x118>)
 8004376:	fba3 0302 	umull	r0, r3, r3, r2
 800437a:	095b      	lsrs	r3, r3, #5
 800437c:	2064      	movs	r0, #100	@ 0x64
 800437e:	fb00 f303 	mul.w	r3, r0, r3
 8004382:	1ad3      	subs	r3, r2, r3
 8004384:	011b      	lsls	r3, r3, #4
 8004386:	3332      	adds	r3, #50	@ 0x32
 8004388:	4a15      	ldr	r2, [pc, #84]	@ (80043e0 <UART_SetConfig+0x118>)
 800438a:	fba2 2303 	umull	r2, r3, r2, r3
 800438e:	095b      	lsrs	r3, r3, #5
 8004390:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004394:	4419      	add	r1, r3
 8004396:	68fa      	ldr	r2, [r7, #12]
 8004398:	4613      	mov	r3, r2
 800439a:	009b      	lsls	r3, r3, #2
 800439c:	4413      	add	r3, r2
 800439e:	009a      	lsls	r2, r3, #2
 80043a0:	441a      	add	r2, r3
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	009b      	lsls	r3, r3, #2
 80043a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80043ac:	4b0c      	ldr	r3, [pc, #48]	@ (80043e0 <UART_SetConfig+0x118>)
 80043ae:	fba3 0302 	umull	r0, r3, r3, r2
 80043b2:	095b      	lsrs	r3, r3, #5
 80043b4:	2064      	movs	r0, #100	@ 0x64
 80043b6:	fb00 f303 	mul.w	r3, r0, r3
 80043ba:	1ad3      	subs	r3, r2, r3
 80043bc:	011b      	lsls	r3, r3, #4
 80043be:	3332      	adds	r3, #50	@ 0x32
 80043c0:	4a07      	ldr	r2, [pc, #28]	@ (80043e0 <UART_SetConfig+0x118>)
 80043c2:	fba2 2303 	umull	r2, r3, r2, r3
 80043c6:	095b      	lsrs	r3, r3, #5
 80043c8:	f003 020f 	and.w	r2, r3, #15
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	440a      	add	r2, r1
 80043d2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80043d4:	bf00      	nop
 80043d6:	3710      	adds	r7, #16
 80043d8:	46bd      	mov	sp, r7
 80043da:	bd80      	pop	{r7, pc}
 80043dc:	40013800 	.word	0x40013800
 80043e0:	51eb851f 	.word	0x51eb851f

080043e4 <std>:
 80043e4:	2300      	movs	r3, #0
 80043e6:	b510      	push	{r4, lr}
 80043e8:	4604      	mov	r4, r0
 80043ea:	e9c0 3300 	strd	r3, r3, [r0]
 80043ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80043f2:	6083      	str	r3, [r0, #8]
 80043f4:	8181      	strh	r1, [r0, #12]
 80043f6:	6643      	str	r3, [r0, #100]	@ 0x64
 80043f8:	81c2      	strh	r2, [r0, #14]
 80043fa:	6183      	str	r3, [r0, #24]
 80043fc:	4619      	mov	r1, r3
 80043fe:	2208      	movs	r2, #8
 8004400:	305c      	adds	r0, #92	@ 0x5c
 8004402:	f000 f940 	bl	8004686 <memset>
 8004406:	4b0d      	ldr	r3, [pc, #52]	@ (800443c <std+0x58>)
 8004408:	6224      	str	r4, [r4, #32]
 800440a:	6263      	str	r3, [r4, #36]	@ 0x24
 800440c:	4b0c      	ldr	r3, [pc, #48]	@ (8004440 <std+0x5c>)
 800440e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004410:	4b0c      	ldr	r3, [pc, #48]	@ (8004444 <std+0x60>)
 8004412:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004414:	4b0c      	ldr	r3, [pc, #48]	@ (8004448 <std+0x64>)
 8004416:	6323      	str	r3, [r4, #48]	@ 0x30
 8004418:	4b0c      	ldr	r3, [pc, #48]	@ (800444c <std+0x68>)
 800441a:	429c      	cmp	r4, r3
 800441c:	d006      	beq.n	800442c <std+0x48>
 800441e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004422:	4294      	cmp	r4, r2
 8004424:	d002      	beq.n	800442c <std+0x48>
 8004426:	33d0      	adds	r3, #208	@ 0xd0
 8004428:	429c      	cmp	r4, r3
 800442a:	d105      	bne.n	8004438 <std+0x54>
 800442c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004430:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004434:	f000 ba08 	b.w	8004848 <__retarget_lock_init_recursive>
 8004438:	bd10      	pop	{r4, pc}
 800443a:	bf00      	nop
 800443c:	080045fd 	.word	0x080045fd
 8004440:	08004623 	.word	0x08004623
 8004444:	0800465b 	.word	0x0800465b
 8004448:	0800467f 	.word	0x0800467f
 800444c:	200001f8 	.word	0x200001f8

08004450 <stdio_exit_handler>:
 8004450:	4a02      	ldr	r2, [pc, #8]	@ (800445c <stdio_exit_handler+0xc>)
 8004452:	4903      	ldr	r1, [pc, #12]	@ (8004460 <stdio_exit_handler+0x10>)
 8004454:	4803      	ldr	r0, [pc, #12]	@ (8004464 <stdio_exit_handler+0x14>)
 8004456:	f000 b869 	b.w	800452c <_fwalk_sglue>
 800445a:	bf00      	nop
 800445c:	20000028 	.word	0x20000028
 8004460:	08005789 	.word	0x08005789
 8004464:	20000038 	.word	0x20000038

08004468 <cleanup_stdio>:
 8004468:	6841      	ldr	r1, [r0, #4]
 800446a:	4b0c      	ldr	r3, [pc, #48]	@ (800449c <cleanup_stdio+0x34>)
 800446c:	b510      	push	{r4, lr}
 800446e:	4299      	cmp	r1, r3
 8004470:	4604      	mov	r4, r0
 8004472:	d001      	beq.n	8004478 <cleanup_stdio+0x10>
 8004474:	f001 f988 	bl	8005788 <_fflush_r>
 8004478:	68a1      	ldr	r1, [r4, #8]
 800447a:	4b09      	ldr	r3, [pc, #36]	@ (80044a0 <cleanup_stdio+0x38>)
 800447c:	4299      	cmp	r1, r3
 800447e:	d002      	beq.n	8004486 <cleanup_stdio+0x1e>
 8004480:	4620      	mov	r0, r4
 8004482:	f001 f981 	bl	8005788 <_fflush_r>
 8004486:	68e1      	ldr	r1, [r4, #12]
 8004488:	4b06      	ldr	r3, [pc, #24]	@ (80044a4 <cleanup_stdio+0x3c>)
 800448a:	4299      	cmp	r1, r3
 800448c:	d004      	beq.n	8004498 <cleanup_stdio+0x30>
 800448e:	4620      	mov	r0, r4
 8004490:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004494:	f001 b978 	b.w	8005788 <_fflush_r>
 8004498:	bd10      	pop	{r4, pc}
 800449a:	bf00      	nop
 800449c:	200001f8 	.word	0x200001f8
 80044a0:	20000260 	.word	0x20000260
 80044a4:	200002c8 	.word	0x200002c8

080044a8 <global_stdio_init.part.0>:
 80044a8:	b510      	push	{r4, lr}
 80044aa:	4b0b      	ldr	r3, [pc, #44]	@ (80044d8 <global_stdio_init.part.0+0x30>)
 80044ac:	4c0b      	ldr	r4, [pc, #44]	@ (80044dc <global_stdio_init.part.0+0x34>)
 80044ae:	4a0c      	ldr	r2, [pc, #48]	@ (80044e0 <global_stdio_init.part.0+0x38>)
 80044b0:	4620      	mov	r0, r4
 80044b2:	601a      	str	r2, [r3, #0]
 80044b4:	2104      	movs	r1, #4
 80044b6:	2200      	movs	r2, #0
 80044b8:	f7ff ff94 	bl	80043e4 <std>
 80044bc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80044c0:	2201      	movs	r2, #1
 80044c2:	2109      	movs	r1, #9
 80044c4:	f7ff ff8e 	bl	80043e4 <std>
 80044c8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80044cc:	2202      	movs	r2, #2
 80044ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80044d2:	2112      	movs	r1, #18
 80044d4:	f7ff bf86 	b.w	80043e4 <std>
 80044d8:	20000330 	.word	0x20000330
 80044dc:	200001f8 	.word	0x200001f8
 80044e0:	08004451 	.word	0x08004451

080044e4 <__sfp_lock_acquire>:
 80044e4:	4801      	ldr	r0, [pc, #4]	@ (80044ec <__sfp_lock_acquire+0x8>)
 80044e6:	f000 b9b0 	b.w	800484a <__retarget_lock_acquire_recursive>
 80044ea:	bf00      	nop
 80044ec:	20000339 	.word	0x20000339

080044f0 <__sfp_lock_release>:
 80044f0:	4801      	ldr	r0, [pc, #4]	@ (80044f8 <__sfp_lock_release+0x8>)
 80044f2:	f000 b9ab 	b.w	800484c <__retarget_lock_release_recursive>
 80044f6:	bf00      	nop
 80044f8:	20000339 	.word	0x20000339

080044fc <__sinit>:
 80044fc:	b510      	push	{r4, lr}
 80044fe:	4604      	mov	r4, r0
 8004500:	f7ff fff0 	bl	80044e4 <__sfp_lock_acquire>
 8004504:	6a23      	ldr	r3, [r4, #32]
 8004506:	b11b      	cbz	r3, 8004510 <__sinit+0x14>
 8004508:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800450c:	f7ff bff0 	b.w	80044f0 <__sfp_lock_release>
 8004510:	4b04      	ldr	r3, [pc, #16]	@ (8004524 <__sinit+0x28>)
 8004512:	6223      	str	r3, [r4, #32]
 8004514:	4b04      	ldr	r3, [pc, #16]	@ (8004528 <__sinit+0x2c>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d1f5      	bne.n	8004508 <__sinit+0xc>
 800451c:	f7ff ffc4 	bl	80044a8 <global_stdio_init.part.0>
 8004520:	e7f2      	b.n	8004508 <__sinit+0xc>
 8004522:	bf00      	nop
 8004524:	08004469 	.word	0x08004469
 8004528:	20000330 	.word	0x20000330

0800452c <_fwalk_sglue>:
 800452c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004530:	4607      	mov	r7, r0
 8004532:	4688      	mov	r8, r1
 8004534:	4614      	mov	r4, r2
 8004536:	2600      	movs	r6, #0
 8004538:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800453c:	f1b9 0901 	subs.w	r9, r9, #1
 8004540:	d505      	bpl.n	800454e <_fwalk_sglue+0x22>
 8004542:	6824      	ldr	r4, [r4, #0]
 8004544:	2c00      	cmp	r4, #0
 8004546:	d1f7      	bne.n	8004538 <_fwalk_sglue+0xc>
 8004548:	4630      	mov	r0, r6
 800454a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800454e:	89ab      	ldrh	r3, [r5, #12]
 8004550:	2b01      	cmp	r3, #1
 8004552:	d907      	bls.n	8004564 <_fwalk_sglue+0x38>
 8004554:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004558:	3301      	adds	r3, #1
 800455a:	d003      	beq.n	8004564 <_fwalk_sglue+0x38>
 800455c:	4629      	mov	r1, r5
 800455e:	4638      	mov	r0, r7
 8004560:	47c0      	blx	r8
 8004562:	4306      	orrs	r6, r0
 8004564:	3568      	adds	r5, #104	@ 0x68
 8004566:	e7e9      	b.n	800453c <_fwalk_sglue+0x10>

08004568 <siprintf>:
 8004568:	b40e      	push	{r1, r2, r3}
 800456a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800456e:	b500      	push	{lr}
 8004570:	b09c      	sub	sp, #112	@ 0x70
 8004572:	ab1d      	add	r3, sp, #116	@ 0x74
 8004574:	9002      	str	r0, [sp, #8]
 8004576:	9006      	str	r0, [sp, #24]
 8004578:	9107      	str	r1, [sp, #28]
 800457a:	9104      	str	r1, [sp, #16]
 800457c:	4808      	ldr	r0, [pc, #32]	@ (80045a0 <siprintf+0x38>)
 800457e:	4909      	ldr	r1, [pc, #36]	@ (80045a4 <siprintf+0x3c>)
 8004580:	f853 2b04 	ldr.w	r2, [r3], #4
 8004584:	9105      	str	r1, [sp, #20]
 8004586:	6800      	ldr	r0, [r0, #0]
 8004588:	a902      	add	r1, sp, #8
 800458a:	9301      	str	r3, [sp, #4]
 800458c:	f000 fad8 	bl	8004b40 <_svfiprintf_r>
 8004590:	2200      	movs	r2, #0
 8004592:	9b02      	ldr	r3, [sp, #8]
 8004594:	701a      	strb	r2, [r3, #0]
 8004596:	b01c      	add	sp, #112	@ 0x70
 8004598:	f85d eb04 	ldr.w	lr, [sp], #4
 800459c:	b003      	add	sp, #12
 800459e:	4770      	bx	lr
 80045a0:	20000034 	.word	0x20000034
 80045a4:	ffff0208 	.word	0xffff0208

080045a8 <siscanf>:
 80045a8:	b40e      	push	{r1, r2, r3}
 80045aa:	f44f 7201 	mov.w	r2, #516	@ 0x204
 80045ae:	b530      	push	{r4, r5, lr}
 80045b0:	b09c      	sub	sp, #112	@ 0x70
 80045b2:	ac1f      	add	r4, sp, #124	@ 0x7c
 80045b4:	f854 5b04 	ldr.w	r5, [r4], #4
 80045b8:	f8ad 2014 	strh.w	r2, [sp, #20]
 80045bc:	9002      	str	r0, [sp, #8]
 80045be:	9006      	str	r0, [sp, #24]
 80045c0:	f7fb fdce 	bl	8000160 <strlen>
 80045c4:	4b0b      	ldr	r3, [pc, #44]	@ (80045f4 <siscanf+0x4c>)
 80045c6:	9003      	str	r0, [sp, #12]
 80045c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80045ca:	2300      	movs	r3, #0
 80045cc:	930f      	str	r3, [sp, #60]	@ 0x3c
 80045ce:	9314      	str	r3, [sp, #80]	@ 0x50
 80045d0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80045d4:	9007      	str	r0, [sp, #28]
 80045d6:	4808      	ldr	r0, [pc, #32]	@ (80045f8 <siscanf+0x50>)
 80045d8:	f8ad 3016 	strh.w	r3, [sp, #22]
 80045dc:	462a      	mov	r2, r5
 80045de:	4623      	mov	r3, r4
 80045e0:	a902      	add	r1, sp, #8
 80045e2:	6800      	ldr	r0, [r0, #0]
 80045e4:	9401      	str	r4, [sp, #4]
 80045e6:	f000 fbff 	bl	8004de8 <__ssvfiscanf_r>
 80045ea:	b01c      	add	sp, #112	@ 0x70
 80045ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80045f0:	b003      	add	sp, #12
 80045f2:	4770      	bx	lr
 80045f4:	0800461f 	.word	0x0800461f
 80045f8:	20000034 	.word	0x20000034

080045fc <__sread>:
 80045fc:	b510      	push	{r4, lr}
 80045fe:	460c      	mov	r4, r1
 8004600:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004604:	f000 f8d2 	bl	80047ac <_read_r>
 8004608:	2800      	cmp	r0, #0
 800460a:	bfab      	itete	ge
 800460c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800460e:	89a3      	ldrhlt	r3, [r4, #12]
 8004610:	181b      	addge	r3, r3, r0
 8004612:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004616:	bfac      	ite	ge
 8004618:	6563      	strge	r3, [r4, #84]	@ 0x54
 800461a:	81a3      	strhlt	r3, [r4, #12]
 800461c:	bd10      	pop	{r4, pc}

0800461e <__seofread>:
 800461e:	2000      	movs	r0, #0
 8004620:	4770      	bx	lr

08004622 <__swrite>:
 8004622:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004626:	461f      	mov	r7, r3
 8004628:	898b      	ldrh	r3, [r1, #12]
 800462a:	4605      	mov	r5, r0
 800462c:	05db      	lsls	r3, r3, #23
 800462e:	460c      	mov	r4, r1
 8004630:	4616      	mov	r6, r2
 8004632:	d505      	bpl.n	8004640 <__swrite+0x1e>
 8004634:	2302      	movs	r3, #2
 8004636:	2200      	movs	r2, #0
 8004638:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800463c:	f000 f8a4 	bl	8004788 <_lseek_r>
 8004640:	89a3      	ldrh	r3, [r4, #12]
 8004642:	4632      	mov	r2, r6
 8004644:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004648:	81a3      	strh	r3, [r4, #12]
 800464a:	4628      	mov	r0, r5
 800464c:	463b      	mov	r3, r7
 800464e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004652:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004656:	f000 b8bb 	b.w	80047d0 <_write_r>

0800465a <__sseek>:
 800465a:	b510      	push	{r4, lr}
 800465c:	460c      	mov	r4, r1
 800465e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004662:	f000 f891 	bl	8004788 <_lseek_r>
 8004666:	1c43      	adds	r3, r0, #1
 8004668:	89a3      	ldrh	r3, [r4, #12]
 800466a:	bf15      	itete	ne
 800466c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800466e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004672:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004676:	81a3      	strheq	r3, [r4, #12]
 8004678:	bf18      	it	ne
 800467a:	81a3      	strhne	r3, [r4, #12]
 800467c:	bd10      	pop	{r4, pc}

0800467e <__sclose>:
 800467e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004682:	f000 b871 	b.w	8004768 <_close_r>

08004686 <memset>:
 8004686:	4603      	mov	r3, r0
 8004688:	4402      	add	r2, r0
 800468a:	4293      	cmp	r3, r2
 800468c:	d100      	bne.n	8004690 <memset+0xa>
 800468e:	4770      	bx	lr
 8004690:	f803 1b01 	strb.w	r1, [r3], #1
 8004694:	e7f9      	b.n	800468a <memset+0x4>

08004696 <strchr>:
 8004696:	4603      	mov	r3, r0
 8004698:	b2c9      	uxtb	r1, r1
 800469a:	4618      	mov	r0, r3
 800469c:	f813 2b01 	ldrb.w	r2, [r3], #1
 80046a0:	b112      	cbz	r2, 80046a8 <strchr+0x12>
 80046a2:	428a      	cmp	r2, r1
 80046a4:	d1f9      	bne.n	800469a <strchr+0x4>
 80046a6:	4770      	bx	lr
 80046a8:	2900      	cmp	r1, #0
 80046aa:	bf18      	it	ne
 80046ac:	2000      	movne	r0, #0
 80046ae:	4770      	bx	lr

080046b0 <strtok>:
 80046b0:	4b16      	ldr	r3, [pc, #88]	@ (800470c <strtok+0x5c>)
 80046b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046b6:	681f      	ldr	r7, [r3, #0]
 80046b8:	4605      	mov	r5, r0
 80046ba:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 80046bc:	460e      	mov	r6, r1
 80046be:	b9ec      	cbnz	r4, 80046fc <strtok+0x4c>
 80046c0:	2050      	movs	r0, #80	@ 0x50
 80046c2:	f000 f92b 	bl	800491c <malloc>
 80046c6:	4602      	mov	r2, r0
 80046c8:	6478      	str	r0, [r7, #68]	@ 0x44
 80046ca:	b920      	cbnz	r0, 80046d6 <strtok+0x26>
 80046cc:	215b      	movs	r1, #91	@ 0x5b
 80046ce:	4b10      	ldr	r3, [pc, #64]	@ (8004710 <strtok+0x60>)
 80046d0:	4810      	ldr	r0, [pc, #64]	@ (8004714 <strtok+0x64>)
 80046d2:	f000 f8bd 	bl	8004850 <__assert_func>
 80046d6:	e9c0 4400 	strd	r4, r4, [r0]
 80046da:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80046de:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80046e2:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 80046e6:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 80046ea:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 80046ee:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 80046f2:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 80046f6:	6184      	str	r4, [r0, #24]
 80046f8:	7704      	strb	r4, [r0, #28]
 80046fa:	6244      	str	r4, [r0, #36]	@ 0x24
 80046fc:	4631      	mov	r1, r6
 80046fe:	4628      	mov	r0, r5
 8004700:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004702:	2301      	movs	r3, #1
 8004704:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004708:	f000 b806 	b.w	8004718 <__strtok_r>
 800470c:	20000034 	.word	0x20000034
 8004710:	0800618e 	.word	0x0800618e
 8004714:	080061a5 	.word	0x080061a5

08004718 <__strtok_r>:
 8004718:	b5f0      	push	{r4, r5, r6, r7, lr}
 800471a:	4604      	mov	r4, r0
 800471c:	b908      	cbnz	r0, 8004722 <__strtok_r+0xa>
 800471e:	6814      	ldr	r4, [r2, #0]
 8004720:	b144      	cbz	r4, 8004734 <__strtok_r+0x1c>
 8004722:	460f      	mov	r7, r1
 8004724:	4620      	mov	r0, r4
 8004726:	f814 5b01 	ldrb.w	r5, [r4], #1
 800472a:	f817 6b01 	ldrb.w	r6, [r7], #1
 800472e:	b91e      	cbnz	r6, 8004738 <__strtok_r+0x20>
 8004730:	b965      	cbnz	r5, 800474c <__strtok_r+0x34>
 8004732:	6015      	str	r5, [r2, #0]
 8004734:	2000      	movs	r0, #0
 8004736:	e005      	b.n	8004744 <__strtok_r+0x2c>
 8004738:	42b5      	cmp	r5, r6
 800473a:	d1f6      	bne.n	800472a <__strtok_r+0x12>
 800473c:	2b00      	cmp	r3, #0
 800473e:	d1f0      	bne.n	8004722 <__strtok_r+0xa>
 8004740:	6014      	str	r4, [r2, #0]
 8004742:	7003      	strb	r3, [r0, #0]
 8004744:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004746:	461c      	mov	r4, r3
 8004748:	e00c      	b.n	8004764 <__strtok_r+0x4c>
 800474a:	b915      	cbnz	r5, 8004752 <__strtok_r+0x3a>
 800474c:	460e      	mov	r6, r1
 800474e:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004752:	f816 5b01 	ldrb.w	r5, [r6], #1
 8004756:	42ab      	cmp	r3, r5
 8004758:	d1f7      	bne.n	800474a <__strtok_r+0x32>
 800475a:	2b00      	cmp	r3, #0
 800475c:	d0f3      	beq.n	8004746 <__strtok_r+0x2e>
 800475e:	2300      	movs	r3, #0
 8004760:	f804 3c01 	strb.w	r3, [r4, #-1]
 8004764:	6014      	str	r4, [r2, #0]
 8004766:	e7ed      	b.n	8004744 <__strtok_r+0x2c>

08004768 <_close_r>:
 8004768:	b538      	push	{r3, r4, r5, lr}
 800476a:	2300      	movs	r3, #0
 800476c:	4d05      	ldr	r5, [pc, #20]	@ (8004784 <_close_r+0x1c>)
 800476e:	4604      	mov	r4, r0
 8004770:	4608      	mov	r0, r1
 8004772:	602b      	str	r3, [r5, #0]
 8004774:	f7fd f91f 	bl	80019b6 <_close>
 8004778:	1c43      	adds	r3, r0, #1
 800477a:	d102      	bne.n	8004782 <_close_r+0x1a>
 800477c:	682b      	ldr	r3, [r5, #0]
 800477e:	b103      	cbz	r3, 8004782 <_close_r+0x1a>
 8004780:	6023      	str	r3, [r4, #0]
 8004782:	bd38      	pop	{r3, r4, r5, pc}
 8004784:	20000334 	.word	0x20000334

08004788 <_lseek_r>:
 8004788:	b538      	push	{r3, r4, r5, lr}
 800478a:	4604      	mov	r4, r0
 800478c:	4608      	mov	r0, r1
 800478e:	4611      	mov	r1, r2
 8004790:	2200      	movs	r2, #0
 8004792:	4d05      	ldr	r5, [pc, #20]	@ (80047a8 <_lseek_r+0x20>)
 8004794:	602a      	str	r2, [r5, #0]
 8004796:	461a      	mov	r2, r3
 8004798:	f7fd f931 	bl	80019fe <_lseek>
 800479c:	1c43      	adds	r3, r0, #1
 800479e:	d102      	bne.n	80047a6 <_lseek_r+0x1e>
 80047a0:	682b      	ldr	r3, [r5, #0]
 80047a2:	b103      	cbz	r3, 80047a6 <_lseek_r+0x1e>
 80047a4:	6023      	str	r3, [r4, #0]
 80047a6:	bd38      	pop	{r3, r4, r5, pc}
 80047a8:	20000334 	.word	0x20000334

080047ac <_read_r>:
 80047ac:	b538      	push	{r3, r4, r5, lr}
 80047ae:	4604      	mov	r4, r0
 80047b0:	4608      	mov	r0, r1
 80047b2:	4611      	mov	r1, r2
 80047b4:	2200      	movs	r2, #0
 80047b6:	4d05      	ldr	r5, [pc, #20]	@ (80047cc <_read_r+0x20>)
 80047b8:	602a      	str	r2, [r5, #0]
 80047ba:	461a      	mov	r2, r3
 80047bc:	f7fd f8c2 	bl	8001944 <_read>
 80047c0:	1c43      	adds	r3, r0, #1
 80047c2:	d102      	bne.n	80047ca <_read_r+0x1e>
 80047c4:	682b      	ldr	r3, [r5, #0]
 80047c6:	b103      	cbz	r3, 80047ca <_read_r+0x1e>
 80047c8:	6023      	str	r3, [r4, #0]
 80047ca:	bd38      	pop	{r3, r4, r5, pc}
 80047cc:	20000334 	.word	0x20000334

080047d0 <_write_r>:
 80047d0:	b538      	push	{r3, r4, r5, lr}
 80047d2:	4604      	mov	r4, r0
 80047d4:	4608      	mov	r0, r1
 80047d6:	4611      	mov	r1, r2
 80047d8:	2200      	movs	r2, #0
 80047da:	4d05      	ldr	r5, [pc, #20]	@ (80047f0 <_write_r+0x20>)
 80047dc:	602a      	str	r2, [r5, #0]
 80047de:	461a      	mov	r2, r3
 80047e0:	f7fd f8cd 	bl	800197e <_write>
 80047e4:	1c43      	adds	r3, r0, #1
 80047e6:	d102      	bne.n	80047ee <_write_r+0x1e>
 80047e8:	682b      	ldr	r3, [r5, #0]
 80047ea:	b103      	cbz	r3, 80047ee <_write_r+0x1e>
 80047ec:	6023      	str	r3, [r4, #0]
 80047ee:	bd38      	pop	{r3, r4, r5, pc}
 80047f0:	20000334 	.word	0x20000334

080047f4 <__errno>:
 80047f4:	4b01      	ldr	r3, [pc, #4]	@ (80047fc <__errno+0x8>)
 80047f6:	6818      	ldr	r0, [r3, #0]
 80047f8:	4770      	bx	lr
 80047fa:	bf00      	nop
 80047fc:	20000034 	.word	0x20000034

08004800 <__libc_init_array>:
 8004800:	b570      	push	{r4, r5, r6, lr}
 8004802:	2600      	movs	r6, #0
 8004804:	4d0c      	ldr	r5, [pc, #48]	@ (8004838 <__libc_init_array+0x38>)
 8004806:	4c0d      	ldr	r4, [pc, #52]	@ (800483c <__libc_init_array+0x3c>)
 8004808:	1b64      	subs	r4, r4, r5
 800480a:	10a4      	asrs	r4, r4, #2
 800480c:	42a6      	cmp	r6, r4
 800480e:	d109      	bne.n	8004824 <__libc_init_array+0x24>
 8004810:	f001 fc72 	bl	80060f8 <_init>
 8004814:	2600      	movs	r6, #0
 8004816:	4d0a      	ldr	r5, [pc, #40]	@ (8004840 <__libc_init_array+0x40>)
 8004818:	4c0a      	ldr	r4, [pc, #40]	@ (8004844 <__libc_init_array+0x44>)
 800481a:	1b64      	subs	r4, r4, r5
 800481c:	10a4      	asrs	r4, r4, #2
 800481e:	42a6      	cmp	r6, r4
 8004820:	d105      	bne.n	800482e <__libc_init_array+0x2e>
 8004822:	bd70      	pop	{r4, r5, r6, pc}
 8004824:	f855 3b04 	ldr.w	r3, [r5], #4
 8004828:	4798      	blx	r3
 800482a:	3601      	adds	r6, #1
 800482c:	e7ee      	b.n	800480c <__libc_init_array+0xc>
 800482e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004832:	4798      	blx	r3
 8004834:	3601      	adds	r6, #1
 8004836:	e7f2      	b.n	800481e <__libc_init_array+0x1e>
 8004838:	08006394 	.word	0x08006394
 800483c:	08006394 	.word	0x08006394
 8004840:	08006394 	.word	0x08006394
 8004844:	08006398 	.word	0x08006398

08004848 <__retarget_lock_init_recursive>:
 8004848:	4770      	bx	lr

0800484a <__retarget_lock_acquire_recursive>:
 800484a:	4770      	bx	lr

0800484c <__retarget_lock_release_recursive>:
 800484c:	4770      	bx	lr
	...

08004850 <__assert_func>:
 8004850:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004852:	4614      	mov	r4, r2
 8004854:	461a      	mov	r2, r3
 8004856:	4b09      	ldr	r3, [pc, #36]	@ (800487c <__assert_func+0x2c>)
 8004858:	4605      	mov	r5, r0
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	68d8      	ldr	r0, [r3, #12]
 800485e:	b954      	cbnz	r4, 8004876 <__assert_func+0x26>
 8004860:	4b07      	ldr	r3, [pc, #28]	@ (8004880 <__assert_func+0x30>)
 8004862:	461c      	mov	r4, r3
 8004864:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004868:	9100      	str	r1, [sp, #0]
 800486a:	462b      	mov	r3, r5
 800486c:	4905      	ldr	r1, [pc, #20]	@ (8004884 <__assert_func+0x34>)
 800486e:	f000 ffb3 	bl	80057d8 <fiprintf>
 8004872:	f001 f87b 	bl	800596c <abort>
 8004876:	4b04      	ldr	r3, [pc, #16]	@ (8004888 <__assert_func+0x38>)
 8004878:	e7f4      	b.n	8004864 <__assert_func+0x14>
 800487a:	bf00      	nop
 800487c:	20000034 	.word	0x20000034
 8004880:	0800623a 	.word	0x0800623a
 8004884:	0800620c 	.word	0x0800620c
 8004888:	080061ff 	.word	0x080061ff

0800488c <_free_r>:
 800488c:	b538      	push	{r3, r4, r5, lr}
 800488e:	4605      	mov	r5, r0
 8004890:	2900      	cmp	r1, #0
 8004892:	d040      	beq.n	8004916 <_free_r+0x8a>
 8004894:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004898:	1f0c      	subs	r4, r1, #4
 800489a:	2b00      	cmp	r3, #0
 800489c:	bfb8      	it	lt
 800489e:	18e4      	addlt	r4, r4, r3
 80048a0:	f000 f8e6 	bl	8004a70 <__malloc_lock>
 80048a4:	4a1c      	ldr	r2, [pc, #112]	@ (8004918 <_free_r+0x8c>)
 80048a6:	6813      	ldr	r3, [r2, #0]
 80048a8:	b933      	cbnz	r3, 80048b8 <_free_r+0x2c>
 80048aa:	6063      	str	r3, [r4, #4]
 80048ac:	6014      	str	r4, [r2, #0]
 80048ae:	4628      	mov	r0, r5
 80048b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80048b4:	f000 b8e2 	b.w	8004a7c <__malloc_unlock>
 80048b8:	42a3      	cmp	r3, r4
 80048ba:	d908      	bls.n	80048ce <_free_r+0x42>
 80048bc:	6820      	ldr	r0, [r4, #0]
 80048be:	1821      	adds	r1, r4, r0
 80048c0:	428b      	cmp	r3, r1
 80048c2:	bf01      	itttt	eq
 80048c4:	6819      	ldreq	r1, [r3, #0]
 80048c6:	685b      	ldreq	r3, [r3, #4]
 80048c8:	1809      	addeq	r1, r1, r0
 80048ca:	6021      	streq	r1, [r4, #0]
 80048cc:	e7ed      	b.n	80048aa <_free_r+0x1e>
 80048ce:	461a      	mov	r2, r3
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	b10b      	cbz	r3, 80048d8 <_free_r+0x4c>
 80048d4:	42a3      	cmp	r3, r4
 80048d6:	d9fa      	bls.n	80048ce <_free_r+0x42>
 80048d8:	6811      	ldr	r1, [r2, #0]
 80048da:	1850      	adds	r0, r2, r1
 80048dc:	42a0      	cmp	r0, r4
 80048de:	d10b      	bne.n	80048f8 <_free_r+0x6c>
 80048e0:	6820      	ldr	r0, [r4, #0]
 80048e2:	4401      	add	r1, r0
 80048e4:	1850      	adds	r0, r2, r1
 80048e6:	4283      	cmp	r3, r0
 80048e8:	6011      	str	r1, [r2, #0]
 80048ea:	d1e0      	bne.n	80048ae <_free_r+0x22>
 80048ec:	6818      	ldr	r0, [r3, #0]
 80048ee:	685b      	ldr	r3, [r3, #4]
 80048f0:	4408      	add	r0, r1
 80048f2:	6010      	str	r0, [r2, #0]
 80048f4:	6053      	str	r3, [r2, #4]
 80048f6:	e7da      	b.n	80048ae <_free_r+0x22>
 80048f8:	d902      	bls.n	8004900 <_free_r+0x74>
 80048fa:	230c      	movs	r3, #12
 80048fc:	602b      	str	r3, [r5, #0]
 80048fe:	e7d6      	b.n	80048ae <_free_r+0x22>
 8004900:	6820      	ldr	r0, [r4, #0]
 8004902:	1821      	adds	r1, r4, r0
 8004904:	428b      	cmp	r3, r1
 8004906:	bf01      	itttt	eq
 8004908:	6819      	ldreq	r1, [r3, #0]
 800490a:	685b      	ldreq	r3, [r3, #4]
 800490c:	1809      	addeq	r1, r1, r0
 800490e:	6021      	streq	r1, [r4, #0]
 8004910:	6063      	str	r3, [r4, #4]
 8004912:	6054      	str	r4, [r2, #4]
 8004914:	e7cb      	b.n	80048ae <_free_r+0x22>
 8004916:	bd38      	pop	{r3, r4, r5, pc}
 8004918:	20000340 	.word	0x20000340

0800491c <malloc>:
 800491c:	4b02      	ldr	r3, [pc, #8]	@ (8004928 <malloc+0xc>)
 800491e:	4601      	mov	r1, r0
 8004920:	6818      	ldr	r0, [r3, #0]
 8004922:	f000 b825 	b.w	8004970 <_malloc_r>
 8004926:	bf00      	nop
 8004928:	20000034 	.word	0x20000034

0800492c <sbrk_aligned>:
 800492c:	b570      	push	{r4, r5, r6, lr}
 800492e:	4e0f      	ldr	r6, [pc, #60]	@ (800496c <sbrk_aligned+0x40>)
 8004930:	460c      	mov	r4, r1
 8004932:	6831      	ldr	r1, [r6, #0]
 8004934:	4605      	mov	r5, r0
 8004936:	b911      	cbnz	r1, 800493e <sbrk_aligned+0x12>
 8004938:	f000 ffec 	bl	8005914 <_sbrk_r>
 800493c:	6030      	str	r0, [r6, #0]
 800493e:	4621      	mov	r1, r4
 8004940:	4628      	mov	r0, r5
 8004942:	f000 ffe7 	bl	8005914 <_sbrk_r>
 8004946:	1c43      	adds	r3, r0, #1
 8004948:	d103      	bne.n	8004952 <sbrk_aligned+0x26>
 800494a:	f04f 34ff 	mov.w	r4, #4294967295
 800494e:	4620      	mov	r0, r4
 8004950:	bd70      	pop	{r4, r5, r6, pc}
 8004952:	1cc4      	adds	r4, r0, #3
 8004954:	f024 0403 	bic.w	r4, r4, #3
 8004958:	42a0      	cmp	r0, r4
 800495a:	d0f8      	beq.n	800494e <sbrk_aligned+0x22>
 800495c:	1a21      	subs	r1, r4, r0
 800495e:	4628      	mov	r0, r5
 8004960:	f000 ffd8 	bl	8005914 <_sbrk_r>
 8004964:	3001      	adds	r0, #1
 8004966:	d1f2      	bne.n	800494e <sbrk_aligned+0x22>
 8004968:	e7ef      	b.n	800494a <sbrk_aligned+0x1e>
 800496a:	bf00      	nop
 800496c:	2000033c 	.word	0x2000033c

08004970 <_malloc_r>:
 8004970:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004974:	1ccd      	adds	r5, r1, #3
 8004976:	f025 0503 	bic.w	r5, r5, #3
 800497a:	3508      	adds	r5, #8
 800497c:	2d0c      	cmp	r5, #12
 800497e:	bf38      	it	cc
 8004980:	250c      	movcc	r5, #12
 8004982:	2d00      	cmp	r5, #0
 8004984:	4606      	mov	r6, r0
 8004986:	db01      	blt.n	800498c <_malloc_r+0x1c>
 8004988:	42a9      	cmp	r1, r5
 800498a:	d904      	bls.n	8004996 <_malloc_r+0x26>
 800498c:	230c      	movs	r3, #12
 800498e:	6033      	str	r3, [r6, #0]
 8004990:	2000      	movs	r0, #0
 8004992:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004996:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004a6c <_malloc_r+0xfc>
 800499a:	f000 f869 	bl	8004a70 <__malloc_lock>
 800499e:	f8d8 3000 	ldr.w	r3, [r8]
 80049a2:	461c      	mov	r4, r3
 80049a4:	bb44      	cbnz	r4, 80049f8 <_malloc_r+0x88>
 80049a6:	4629      	mov	r1, r5
 80049a8:	4630      	mov	r0, r6
 80049aa:	f7ff ffbf 	bl	800492c <sbrk_aligned>
 80049ae:	1c43      	adds	r3, r0, #1
 80049b0:	4604      	mov	r4, r0
 80049b2:	d158      	bne.n	8004a66 <_malloc_r+0xf6>
 80049b4:	f8d8 4000 	ldr.w	r4, [r8]
 80049b8:	4627      	mov	r7, r4
 80049ba:	2f00      	cmp	r7, #0
 80049bc:	d143      	bne.n	8004a46 <_malloc_r+0xd6>
 80049be:	2c00      	cmp	r4, #0
 80049c0:	d04b      	beq.n	8004a5a <_malloc_r+0xea>
 80049c2:	6823      	ldr	r3, [r4, #0]
 80049c4:	4639      	mov	r1, r7
 80049c6:	4630      	mov	r0, r6
 80049c8:	eb04 0903 	add.w	r9, r4, r3
 80049cc:	f000 ffa2 	bl	8005914 <_sbrk_r>
 80049d0:	4581      	cmp	r9, r0
 80049d2:	d142      	bne.n	8004a5a <_malloc_r+0xea>
 80049d4:	6821      	ldr	r1, [r4, #0]
 80049d6:	4630      	mov	r0, r6
 80049d8:	1a6d      	subs	r5, r5, r1
 80049da:	4629      	mov	r1, r5
 80049dc:	f7ff ffa6 	bl	800492c <sbrk_aligned>
 80049e0:	3001      	adds	r0, #1
 80049e2:	d03a      	beq.n	8004a5a <_malloc_r+0xea>
 80049e4:	6823      	ldr	r3, [r4, #0]
 80049e6:	442b      	add	r3, r5
 80049e8:	6023      	str	r3, [r4, #0]
 80049ea:	f8d8 3000 	ldr.w	r3, [r8]
 80049ee:	685a      	ldr	r2, [r3, #4]
 80049f0:	bb62      	cbnz	r2, 8004a4c <_malloc_r+0xdc>
 80049f2:	f8c8 7000 	str.w	r7, [r8]
 80049f6:	e00f      	b.n	8004a18 <_malloc_r+0xa8>
 80049f8:	6822      	ldr	r2, [r4, #0]
 80049fa:	1b52      	subs	r2, r2, r5
 80049fc:	d420      	bmi.n	8004a40 <_malloc_r+0xd0>
 80049fe:	2a0b      	cmp	r2, #11
 8004a00:	d917      	bls.n	8004a32 <_malloc_r+0xc2>
 8004a02:	1961      	adds	r1, r4, r5
 8004a04:	42a3      	cmp	r3, r4
 8004a06:	6025      	str	r5, [r4, #0]
 8004a08:	bf18      	it	ne
 8004a0a:	6059      	strne	r1, [r3, #4]
 8004a0c:	6863      	ldr	r3, [r4, #4]
 8004a0e:	bf08      	it	eq
 8004a10:	f8c8 1000 	streq.w	r1, [r8]
 8004a14:	5162      	str	r2, [r4, r5]
 8004a16:	604b      	str	r3, [r1, #4]
 8004a18:	4630      	mov	r0, r6
 8004a1a:	f000 f82f 	bl	8004a7c <__malloc_unlock>
 8004a1e:	f104 000b 	add.w	r0, r4, #11
 8004a22:	1d23      	adds	r3, r4, #4
 8004a24:	f020 0007 	bic.w	r0, r0, #7
 8004a28:	1ac2      	subs	r2, r0, r3
 8004a2a:	bf1c      	itt	ne
 8004a2c:	1a1b      	subne	r3, r3, r0
 8004a2e:	50a3      	strne	r3, [r4, r2]
 8004a30:	e7af      	b.n	8004992 <_malloc_r+0x22>
 8004a32:	6862      	ldr	r2, [r4, #4]
 8004a34:	42a3      	cmp	r3, r4
 8004a36:	bf0c      	ite	eq
 8004a38:	f8c8 2000 	streq.w	r2, [r8]
 8004a3c:	605a      	strne	r2, [r3, #4]
 8004a3e:	e7eb      	b.n	8004a18 <_malloc_r+0xa8>
 8004a40:	4623      	mov	r3, r4
 8004a42:	6864      	ldr	r4, [r4, #4]
 8004a44:	e7ae      	b.n	80049a4 <_malloc_r+0x34>
 8004a46:	463c      	mov	r4, r7
 8004a48:	687f      	ldr	r7, [r7, #4]
 8004a4a:	e7b6      	b.n	80049ba <_malloc_r+0x4a>
 8004a4c:	461a      	mov	r2, r3
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	42a3      	cmp	r3, r4
 8004a52:	d1fb      	bne.n	8004a4c <_malloc_r+0xdc>
 8004a54:	2300      	movs	r3, #0
 8004a56:	6053      	str	r3, [r2, #4]
 8004a58:	e7de      	b.n	8004a18 <_malloc_r+0xa8>
 8004a5a:	230c      	movs	r3, #12
 8004a5c:	4630      	mov	r0, r6
 8004a5e:	6033      	str	r3, [r6, #0]
 8004a60:	f000 f80c 	bl	8004a7c <__malloc_unlock>
 8004a64:	e794      	b.n	8004990 <_malloc_r+0x20>
 8004a66:	6005      	str	r5, [r0, #0]
 8004a68:	e7d6      	b.n	8004a18 <_malloc_r+0xa8>
 8004a6a:	bf00      	nop
 8004a6c:	20000340 	.word	0x20000340

08004a70 <__malloc_lock>:
 8004a70:	4801      	ldr	r0, [pc, #4]	@ (8004a78 <__malloc_lock+0x8>)
 8004a72:	f7ff beea 	b.w	800484a <__retarget_lock_acquire_recursive>
 8004a76:	bf00      	nop
 8004a78:	20000338 	.word	0x20000338

08004a7c <__malloc_unlock>:
 8004a7c:	4801      	ldr	r0, [pc, #4]	@ (8004a84 <__malloc_unlock+0x8>)
 8004a7e:	f7ff bee5 	b.w	800484c <__retarget_lock_release_recursive>
 8004a82:	bf00      	nop
 8004a84:	20000338 	.word	0x20000338

08004a88 <__ssputs_r>:
 8004a88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a8c:	461f      	mov	r7, r3
 8004a8e:	688e      	ldr	r6, [r1, #8]
 8004a90:	4682      	mov	sl, r0
 8004a92:	42be      	cmp	r6, r7
 8004a94:	460c      	mov	r4, r1
 8004a96:	4690      	mov	r8, r2
 8004a98:	680b      	ldr	r3, [r1, #0]
 8004a9a:	d82d      	bhi.n	8004af8 <__ssputs_r+0x70>
 8004a9c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004aa0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004aa4:	d026      	beq.n	8004af4 <__ssputs_r+0x6c>
 8004aa6:	6965      	ldr	r5, [r4, #20]
 8004aa8:	6909      	ldr	r1, [r1, #16]
 8004aaa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004aae:	eba3 0901 	sub.w	r9, r3, r1
 8004ab2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004ab6:	1c7b      	adds	r3, r7, #1
 8004ab8:	444b      	add	r3, r9
 8004aba:	106d      	asrs	r5, r5, #1
 8004abc:	429d      	cmp	r5, r3
 8004abe:	bf38      	it	cc
 8004ac0:	461d      	movcc	r5, r3
 8004ac2:	0553      	lsls	r3, r2, #21
 8004ac4:	d527      	bpl.n	8004b16 <__ssputs_r+0x8e>
 8004ac6:	4629      	mov	r1, r5
 8004ac8:	f7ff ff52 	bl	8004970 <_malloc_r>
 8004acc:	4606      	mov	r6, r0
 8004ace:	b360      	cbz	r0, 8004b2a <__ssputs_r+0xa2>
 8004ad0:	464a      	mov	r2, r9
 8004ad2:	6921      	ldr	r1, [r4, #16]
 8004ad4:	f000 ff3c 	bl	8005950 <memcpy>
 8004ad8:	89a3      	ldrh	r3, [r4, #12]
 8004ada:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004ade:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ae2:	81a3      	strh	r3, [r4, #12]
 8004ae4:	6126      	str	r6, [r4, #16]
 8004ae6:	444e      	add	r6, r9
 8004ae8:	6026      	str	r6, [r4, #0]
 8004aea:	463e      	mov	r6, r7
 8004aec:	6165      	str	r5, [r4, #20]
 8004aee:	eba5 0509 	sub.w	r5, r5, r9
 8004af2:	60a5      	str	r5, [r4, #8]
 8004af4:	42be      	cmp	r6, r7
 8004af6:	d900      	bls.n	8004afa <__ssputs_r+0x72>
 8004af8:	463e      	mov	r6, r7
 8004afa:	4632      	mov	r2, r6
 8004afc:	4641      	mov	r1, r8
 8004afe:	6820      	ldr	r0, [r4, #0]
 8004b00:	f000 feed 	bl	80058de <memmove>
 8004b04:	2000      	movs	r0, #0
 8004b06:	68a3      	ldr	r3, [r4, #8]
 8004b08:	1b9b      	subs	r3, r3, r6
 8004b0a:	60a3      	str	r3, [r4, #8]
 8004b0c:	6823      	ldr	r3, [r4, #0]
 8004b0e:	4433      	add	r3, r6
 8004b10:	6023      	str	r3, [r4, #0]
 8004b12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b16:	462a      	mov	r2, r5
 8004b18:	f000 ff2f 	bl	800597a <_realloc_r>
 8004b1c:	4606      	mov	r6, r0
 8004b1e:	2800      	cmp	r0, #0
 8004b20:	d1e0      	bne.n	8004ae4 <__ssputs_r+0x5c>
 8004b22:	4650      	mov	r0, sl
 8004b24:	6921      	ldr	r1, [r4, #16]
 8004b26:	f7ff feb1 	bl	800488c <_free_r>
 8004b2a:	230c      	movs	r3, #12
 8004b2c:	f8ca 3000 	str.w	r3, [sl]
 8004b30:	89a3      	ldrh	r3, [r4, #12]
 8004b32:	f04f 30ff 	mov.w	r0, #4294967295
 8004b36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b3a:	81a3      	strh	r3, [r4, #12]
 8004b3c:	e7e9      	b.n	8004b12 <__ssputs_r+0x8a>
	...

08004b40 <_svfiprintf_r>:
 8004b40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b44:	4698      	mov	r8, r3
 8004b46:	898b      	ldrh	r3, [r1, #12]
 8004b48:	4607      	mov	r7, r0
 8004b4a:	061b      	lsls	r3, r3, #24
 8004b4c:	460d      	mov	r5, r1
 8004b4e:	4614      	mov	r4, r2
 8004b50:	b09d      	sub	sp, #116	@ 0x74
 8004b52:	d510      	bpl.n	8004b76 <_svfiprintf_r+0x36>
 8004b54:	690b      	ldr	r3, [r1, #16]
 8004b56:	b973      	cbnz	r3, 8004b76 <_svfiprintf_r+0x36>
 8004b58:	2140      	movs	r1, #64	@ 0x40
 8004b5a:	f7ff ff09 	bl	8004970 <_malloc_r>
 8004b5e:	6028      	str	r0, [r5, #0]
 8004b60:	6128      	str	r0, [r5, #16]
 8004b62:	b930      	cbnz	r0, 8004b72 <_svfiprintf_r+0x32>
 8004b64:	230c      	movs	r3, #12
 8004b66:	603b      	str	r3, [r7, #0]
 8004b68:	f04f 30ff 	mov.w	r0, #4294967295
 8004b6c:	b01d      	add	sp, #116	@ 0x74
 8004b6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b72:	2340      	movs	r3, #64	@ 0x40
 8004b74:	616b      	str	r3, [r5, #20]
 8004b76:	2300      	movs	r3, #0
 8004b78:	9309      	str	r3, [sp, #36]	@ 0x24
 8004b7a:	2320      	movs	r3, #32
 8004b7c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004b80:	2330      	movs	r3, #48	@ 0x30
 8004b82:	f04f 0901 	mov.w	r9, #1
 8004b86:	f8cd 800c 	str.w	r8, [sp, #12]
 8004b8a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8004d24 <_svfiprintf_r+0x1e4>
 8004b8e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004b92:	4623      	mov	r3, r4
 8004b94:	469a      	mov	sl, r3
 8004b96:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004b9a:	b10a      	cbz	r2, 8004ba0 <_svfiprintf_r+0x60>
 8004b9c:	2a25      	cmp	r2, #37	@ 0x25
 8004b9e:	d1f9      	bne.n	8004b94 <_svfiprintf_r+0x54>
 8004ba0:	ebba 0b04 	subs.w	fp, sl, r4
 8004ba4:	d00b      	beq.n	8004bbe <_svfiprintf_r+0x7e>
 8004ba6:	465b      	mov	r3, fp
 8004ba8:	4622      	mov	r2, r4
 8004baa:	4629      	mov	r1, r5
 8004bac:	4638      	mov	r0, r7
 8004bae:	f7ff ff6b 	bl	8004a88 <__ssputs_r>
 8004bb2:	3001      	adds	r0, #1
 8004bb4:	f000 80a7 	beq.w	8004d06 <_svfiprintf_r+0x1c6>
 8004bb8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004bba:	445a      	add	r2, fp
 8004bbc:	9209      	str	r2, [sp, #36]	@ 0x24
 8004bbe:	f89a 3000 	ldrb.w	r3, [sl]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	f000 809f 	beq.w	8004d06 <_svfiprintf_r+0x1c6>
 8004bc8:	2300      	movs	r3, #0
 8004bca:	f04f 32ff 	mov.w	r2, #4294967295
 8004bce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004bd2:	f10a 0a01 	add.w	sl, sl, #1
 8004bd6:	9304      	str	r3, [sp, #16]
 8004bd8:	9307      	str	r3, [sp, #28]
 8004bda:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004bde:	931a      	str	r3, [sp, #104]	@ 0x68
 8004be0:	4654      	mov	r4, sl
 8004be2:	2205      	movs	r2, #5
 8004be4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004be8:	484e      	ldr	r0, [pc, #312]	@ (8004d24 <_svfiprintf_r+0x1e4>)
 8004bea:	f000 fea3 	bl	8005934 <memchr>
 8004bee:	9a04      	ldr	r2, [sp, #16]
 8004bf0:	b9d8      	cbnz	r0, 8004c2a <_svfiprintf_r+0xea>
 8004bf2:	06d0      	lsls	r0, r2, #27
 8004bf4:	bf44      	itt	mi
 8004bf6:	2320      	movmi	r3, #32
 8004bf8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004bfc:	0711      	lsls	r1, r2, #28
 8004bfe:	bf44      	itt	mi
 8004c00:	232b      	movmi	r3, #43	@ 0x2b
 8004c02:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004c06:	f89a 3000 	ldrb.w	r3, [sl]
 8004c0a:	2b2a      	cmp	r3, #42	@ 0x2a
 8004c0c:	d015      	beq.n	8004c3a <_svfiprintf_r+0xfa>
 8004c0e:	4654      	mov	r4, sl
 8004c10:	2000      	movs	r0, #0
 8004c12:	f04f 0c0a 	mov.w	ip, #10
 8004c16:	9a07      	ldr	r2, [sp, #28]
 8004c18:	4621      	mov	r1, r4
 8004c1a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004c1e:	3b30      	subs	r3, #48	@ 0x30
 8004c20:	2b09      	cmp	r3, #9
 8004c22:	d94b      	bls.n	8004cbc <_svfiprintf_r+0x17c>
 8004c24:	b1b0      	cbz	r0, 8004c54 <_svfiprintf_r+0x114>
 8004c26:	9207      	str	r2, [sp, #28]
 8004c28:	e014      	b.n	8004c54 <_svfiprintf_r+0x114>
 8004c2a:	eba0 0308 	sub.w	r3, r0, r8
 8004c2e:	fa09 f303 	lsl.w	r3, r9, r3
 8004c32:	4313      	orrs	r3, r2
 8004c34:	46a2      	mov	sl, r4
 8004c36:	9304      	str	r3, [sp, #16]
 8004c38:	e7d2      	b.n	8004be0 <_svfiprintf_r+0xa0>
 8004c3a:	9b03      	ldr	r3, [sp, #12]
 8004c3c:	1d19      	adds	r1, r3, #4
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	9103      	str	r1, [sp, #12]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	bfbb      	ittet	lt
 8004c46:	425b      	neglt	r3, r3
 8004c48:	f042 0202 	orrlt.w	r2, r2, #2
 8004c4c:	9307      	strge	r3, [sp, #28]
 8004c4e:	9307      	strlt	r3, [sp, #28]
 8004c50:	bfb8      	it	lt
 8004c52:	9204      	strlt	r2, [sp, #16]
 8004c54:	7823      	ldrb	r3, [r4, #0]
 8004c56:	2b2e      	cmp	r3, #46	@ 0x2e
 8004c58:	d10a      	bne.n	8004c70 <_svfiprintf_r+0x130>
 8004c5a:	7863      	ldrb	r3, [r4, #1]
 8004c5c:	2b2a      	cmp	r3, #42	@ 0x2a
 8004c5e:	d132      	bne.n	8004cc6 <_svfiprintf_r+0x186>
 8004c60:	9b03      	ldr	r3, [sp, #12]
 8004c62:	3402      	adds	r4, #2
 8004c64:	1d1a      	adds	r2, r3, #4
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	9203      	str	r2, [sp, #12]
 8004c6a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004c6e:	9305      	str	r3, [sp, #20]
 8004c70:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8004d28 <_svfiprintf_r+0x1e8>
 8004c74:	2203      	movs	r2, #3
 8004c76:	4650      	mov	r0, sl
 8004c78:	7821      	ldrb	r1, [r4, #0]
 8004c7a:	f000 fe5b 	bl	8005934 <memchr>
 8004c7e:	b138      	cbz	r0, 8004c90 <_svfiprintf_r+0x150>
 8004c80:	2240      	movs	r2, #64	@ 0x40
 8004c82:	9b04      	ldr	r3, [sp, #16]
 8004c84:	eba0 000a 	sub.w	r0, r0, sl
 8004c88:	4082      	lsls	r2, r0
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	3401      	adds	r4, #1
 8004c8e:	9304      	str	r3, [sp, #16]
 8004c90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c94:	2206      	movs	r2, #6
 8004c96:	4825      	ldr	r0, [pc, #148]	@ (8004d2c <_svfiprintf_r+0x1ec>)
 8004c98:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004c9c:	f000 fe4a 	bl	8005934 <memchr>
 8004ca0:	2800      	cmp	r0, #0
 8004ca2:	d036      	beq.n	8004d12 <_svfiprintf_r+0x1d2>
 8004ca4:	4b22      	ldr	r3, [pc, #136]	@ (8004d30 <_svfiprintf_r+0x1f0>)
 8004ca6:	bb1b      	cbnz	r3, 8004cf0 <_svfiprintf_r+0x1b0>
 8004ca8:	9b03      	ldr	r3, [sp, #12]
 8004caa:	3307      	adds	r3, #7
 8004cac:	f023 0307 	bic.w	r3, r3, #7
 8004cb0:	3308      	adds	r3, #8
 8004cb2:	9303      	str	r3, [sp, #12]
 8004cb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004cb6:	4433      	add	r3, r6
 8004cb8:	9309      	str	r3, [sp, #36]	@ 0x24
 8004cba:	e76a      	b.n	8004b92 <_svfiprintf_r+0x52>
 8004cbc:	460c      	mov	r4, r1
 8004cbe:	2001      	movs	r0, #1
 8004cc0:	fb0c 3202 	mla	r2, ip, r2, r3
 8004cc4:	e7a8      	b.n	8004c18 <_svfiprintf_r+0xd8>
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	f04f 0c0a 	mov.w	ip, #10
 8004ccc:	4619      	mov	r1, r3
 8004cce:	3401      	adds	r4, #1
 8004cd0:	9305      	str	r3, [sp, #20]
 8004cd2:	4620      	mov	r0, r4
 8004cd4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004cd8:	3a30      	subs	r2, #48	@ 0x30
 8004cda:	2a09      	cmp	r2, #9
 8004cdc:	d903      	bls.n	8004ce6 <_svfiprintf_r+0x1a6>
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d0c6      	beq.n	8004c70 <_svfiprintf_r+0x130>
 8004ce2:	9105      	str	r1, [sp, #20]
 8004ce4:	e7c4      	b.n	8004c70 <_svfiprintf_r+0x130>
 8004ce6:	4604      	mov	r4, r0
 8004ce8:	2301      	movs	r3, #1
 8004cea:	fb0c 2101 	mla	r1, ip, r1, r2
 8004cee:	e7f0      	b.n	8004cd2 <_svfiprintf_r+0x192>
 8004cf0:	ab03      	add	r3, sp, #12
 8004cf2:	9300      	str	r3, [sp, #0]
 8004cf4:	462a      	mov	r2, r5
 8004cf6:	4638      	mov	r0, r7
 8004cf8:	4b0e      	ldr	r3, [pc, #56]	@ (8004d34 <_svfiprintf_r+0x1f4>)
 8004cfa:	a904      	add	r1, sp, #16
 8004cfc:	f3af 8000 	nop.w
 8004d00:	1c42      	adds	r2, r0, #1
 8004d02:	4606      	mov	r6, r0
 8004d04:	d1d6      	bne.n	8004cb4 <_svfiprintf_r+0x174>
 8004d06:	89ab      	ldrh	r3, [r5, #12]
 8004d08:	065b      	lsls	r3, r3, #25
 8004d0a:	f53f af2d 	bmi.w	8004b68 <_svfiprintf_r+0x28>
 8004d0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004d10:	e72c      	b.n	8004b6c <_svfiprintf_r+0x2c>
 8004d12:	ab03      	add	r3, sp, #12
 8004d14:	9300      	str	r3, [sp, #0]
 8004d16:	462a      	mov	r2, r5
 8004d18:	4638      	mov	r0, r7
 8004d1a:	4b06      	ldr	r3, [pc, #24]	@ (8004d34 <_svfiprintf_r+0x1f4>)
 8004d1c:	a904      	add	r1, sp, #16
 8004d1e:	f000 fa47 	bl	80051b0 <_printf_i>
 8004d22:	e7ed      	b.n	8004d00 <_svfiprintf_r+0x1c0>
 8004d24:	0800623b 	.word	0x0800623b
 8004d28:	08006241 	.word	0x08006241
 8004d2c:	08006245 	.word	0x08006245
 8004d30:	00000000 	.word	0x00000000
 8004d34:	08004a89 	.word	0x08004a89

08004d38 <_sungetc_r>:
 8004d38:	b538      	push	{r3, r4, r5, lr}
 8004d3a:	1c4b      	adds	r3, r1, #1
 8004d3c:	4614      	mov	r4, r2
 8004d3e:	d103      	bne.n	8004d48 <_sungetc_r+0x10>
 8004d40:	f04f 35ff 	mov.w	r5, #4294967295
 8004d44:	4628      	mov	r0, r5
 8004d46:	bd38      	pop	{r3, r4, r5, pc}
 8004d48:	8993      	ldrh	r3, [r2, #12]
 8004d4a:	b2cd      	uxtb	r5, r1
 8004d4c:	f023 0320 	bic.w	r3, r3, #32
 8004d50:	8193      	strh	r3, [r2, #12]
 8004d52:	6853      	ldr	r3, [r2, #4]
 8004d54:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004d56:	b18a      	cbz	r2, 8004d7c <_sungetc_r+0x44>
 8004d58:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8004d5a:	429a      	cmp	r2, r3
 8004d5c:	dd08      	ble.n	8004d70 <_sungetc_r+0x38>
 8004d5e:	6823      	ldr	r3, [r4, #0]
 8004d60:	1e5a      	subs	r2, r3, #1
 8004d62:	6022      	str	r2, [r4, #0]
 8004d64:	f803 5c01 	strb.w	r5, [r3, #-1]
 8004d68:	6863      	ldr	r3, [r4, #4]
 8004d6a:	3301      	adds	r3, #1
 8004d6c:	6063      	str	r3, [r4, #4]
 8004d6e:	e7e9      	b.n	8004d44 <_sungetc_r+0xc>
 8004d70:	4621      	mov	r1, r4
 8004d72:	f000 fd7c 	bl	800586e <__submore>
 8004d76:	2800      	cmp	r0, #0
 8004d78:	d0f1      	beq.n	8004d5e <_sungetc_r+0x26>
 8004d7a:	e7e1      	b.n	8004d40 <_sungetc_r+0x8>
 8004d7c:	6921      	ldr	r1, [r4, #16]
 8004d7e:	6822      	ldr	r2, [r4, #0]
 8004d80:	b141      	cbz	r1, 8004d94 <_sungetc_r+0x5c>
 8004d82:	4291      	cmp	r1, r2
 8004d84:	d206      	bcs.n	8004d94 <_sungetc_r+0x5c>
 8004d86:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 8004d8a:	42a9      	cmp	r1, r5
 8004d8c:	d102      	bne.n	8004d94 <_sungetc_r+0x5c>
 8004d8e:	3a01      	subs	r2, #1
 8004d90:	6022      	str	r2, [r4, #0]
 8004d92:	e7ea      	b.n	8004d6a <_sungetc_r+0x32>
 8004d94:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 8004d98:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004d9c:	6363      	str	r3, [r4, #52]	@ 0x34
 8004d9e:	2303      	movs	r3, #3
 8004da0:	63a3      	str	r3, [r4, #56]	@ 0x38
 8004da2:	4623      	mov	r3, r4
 8004da4:	f803 5f46 	strb.w	r5, [r3, #70]!
 8004da8:	6023      	str	r3, [r4, #0]
 8004daa:	2301      	movs	r3, #1
 8004dac:	e7de      	b.n	8004d6c <_sungetc_r+0x34>

08004dae <__ssrefill_r>:
 8004dae:	b510      	push	{r4, lr}
 8004db0:	460c      	mov	r4, r1
 8004db2:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8004db4:	b169      	cbz	r1, 8004dd2 <__ssrefill_r+0x24>
 8004db6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004dba:	4299      	cmp	r1, r3
 8004dbc:	d001      	beq.n	8004dc2 <__ssrefill_r+0x14>
 8004dbe:	f7ff fd65 	bl	800488c <_free_r>
 8004dc2:	2000      	movs	r0, #0
 8004dc4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004dc6:	6360      	str	r0, [r4, #52]	@ 0x34
 8004dc8:	6063      	str	r3, [r4, #4]
 8004dca:	b113      	cbz	r3, 8004dd2 <__ssrefill_r+0x24>
 8004dcc:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8004dce:	6023      	str	r3, [r4, #0]
 8004dd0:	bd10      	pop	{r4, pc}
 8004dd2:	6923      	ldr	r3, [r4, #16]
 8004dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8004dd8:	6023      	str	r3, [r4, #0]
 8004dda:	2300      	movs	r3, #0
 8004ddc:	6063      	str	r3, [r4, #4]
 8004dde:	89a3      	ldrh	r3, [r4, #12]
 8004de0:	f043 0320 	orr.w	r3, r3, #32
 8004de4:	81a3      	strh	r3, [r4, #12]
 8004de6:	e7f3      	b.n	8004dd0 <__ssrefill_r+0x22>

08004de8 <__ssvfiscanf_r>:
 8004de8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004dec:	460c      	mov	r4, r1
 8004dee:	2100      	movs	r1, #0
 8004df0:	4606      	mov	r6, r0
 8004df2:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 8004df6:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8004dfa:	49aa      	ldr	r1, [pc, #680]	@ (80050a4 <__ssvfiscanf_r+0x2bc>)
 8004dfc:	f10d 0804 	add.w	r8, sp, #4
 8004e00:	91a0      	str	r1, [sp, #640]	@ 0x280
 8004e02:	49a9      	ldr	r1, [pc, #676]	@ (80050a8 <__ssvfiscanf_r+0x2c0>)
 8004e04:	4fa9      	ldr	r7, [pc, #676]	@ (80050ac <__ssvfiscanf_r+0x2c4>)
 8004e06:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8004e0a:	91a1      	str	r1, [sp, #644]	@ 0x284
 8004e0c:	9300      	str	r3, [sp, #0]
 8004e0e:	7813      	ldrb	r3, [r2, #0]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	f000 8159 	beq.w	80050c8 <__ssvfiscanf_r+0x2e0>
 8004e16:	5cf9      	ldrb	r1, [r7, r3]
 8004e18:	1c55      	adds	r5, r2, #1
 8004e1a:	f011 0108 	ands.w	r1, r1, #8
 8004e1e:	d019      	beq.n	8004e54 <__ssvfiscanf_r+0x6c>
 8004e20:	6863      	ldr	r3, [r4, #4]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	dd0f      	ble.n	8004e46 <__ssvfiscanf_r+0x5e>
 8004e26:	6823      	ldr	r3, [r4, #0]
 8004e28:	781a      	ldrb	r2, [r3, #0]
 8004e2a:	5cba      	ldrb	r2, [r7, r2]
 8004e2c:	0712      	lsls	r2, r2, #28
 8004e2e:	d401      	bmi.n	8004e34 <__ssvfiscanf_r+0x4c>
 8004e30:	462a      	mov	r2, r5
 8004e32:	e7ec      	b.n	8004e0e <__ssvfiscanf_r+0x26>
 8004e34:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8004e36:	3301      	adds	r3, #1
 8004e38:	3201      	adds	r2, #1
 8004e3a:	9245      	str	r2, [sp, #276]	@ 0x114
 8004e3c:	6862      	ldr	r2, [r4, #4]
 8004e3e:	6023      	str	r3, [r4, #0]
 8004e40:	3a01      	subs	r2, #1
 8004e42:	6062      	str	r2, [r4, #4]
 8004e44:	e7ec      	b.n	8004e20 <__ssvfiscanf_r+0x38>
 8004e46:	4621      	mov	r1, r4
 8004e48:	4630      	mov	r0, r6
 8004e4a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8004e4c:	4798      	blx	r3
 8004e4e:	2800      	cmp	r0, #0
 8004e50:	d0e9      	beq.n	8004e26 <__ssvfiscanf_r+0x3e>
 8004e52:	e7ed      	b.n	8004e30 <__ssvfiscanf_r+0x48>
 8004e54:	2b25      	cmp	r3, #37	@ 0x25
 8004e56:	d012      	beq.n	8004e7e <__ssvfiscanf_r+0x96>
 8004e58:	4699      	mov	r9, r3
 8004e5a:	6863      	ldr	r3, [r4, #4]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	f340 8094 	ble.w	8004f8a <__ssvfiscanf_r+0x1a2>
 8004e62:	6822      	ldr	r2, [r4, #0]
 8004e64:	7813      	ldrb	r3, [r2, #0]
 8004e66:	454b      	cmp	r3, r9
 8004e68:	f040 812e 	bne.w	80050c8 <__ssvfiscanf_r+0x2e0>
 8004e6c:	6863      	ldr	r3, [r4, #4]
 8004e6e:	3201      	adds	r2, #1
 8004e70:	3b01      	subs	r3, #1
 8004e72:	6063      	str	r3, [r4, #4]
 8004e74:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8004e76:	6022      	str	r2, [r4, #0]
 8004e78:	3301      	adds	r3, #1
 8004e7a:	9345      	str	r3, [sp, #276]	@ 0x114
 8004e7c:	e7d8      	b.n	8004e30 <__ssvfiscanf_r+0x48>
 8004e7e:	9141      	str	r1, [sp, #260]	@ 0x104
 8004e80:	9143      	str	r1, [sp, #268]	@ 0x10c
 8004e82:	7853      	ldrb	r3, [r2, #1]
 8004e84:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e86:	bf04      	itt	eq
 8004e88:	2310      	moveq	r3, #16
 8004e8a:	1c95      	addeq	r5, r2, #2
 8004e8c:	f04f 020a 	mov.w	r2, #10
 8004e90:	bf08      	it	eq
 8004e92:	9341      	streq	r3, [sp, #260]	@ 0x104
 8004e94:	46a9      	mov	r9, r5
 8004e96:	f819 1b01 	ldrb.w	r1, [r9], #1
 8004e9a:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8004e9e:	2b09      	cmp	r3, #9
 8004ea0:	d91e      	bls.n	8004ee0 <__ssvfiscanf_r+0xf8>
 8004ea2:	f8df a20c 	ldr.w	sl, [pc, #524]	@ 80050b0 <__ssvfiscanf_r+0x2c8>
 8004ea6:	2203      	movs	r2, #3
 8004ea8:	4650      	mov	r0, sl
 8004eaa:	f000 fd43 	bl	8005934 <memchr>
 8004eae:	b138      	cbz	r0, 8004ec0 <__ssvfiscanf_r+0xd8>
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	464d      	mov	r5, r9
 8004eb4:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8004eb6:	eba0 000a 	sub.w	r0, r0, sl
 8004eba:	4083      	lsls	r3, r0
 8004ebc:	4313      	orrs	r3, r2
 8004ebe:	9341      	str	r3, [sp, #260]	@ 0x104
 8004ec0:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004ec4:	2b78      	cmp	r3, #120	@ 0x78
 8004ec6:	d806      	bhi.n	8004ed6 <__ssvfiscanf_r+0xee>
 8004ec8:	2b57      	cmp	r3, #87	@ 0x57
 8004eca:	d810      	bhi.n	8004eee <__ssvfiscanf_r+0x106>
 8004ecc:	2b25      	cmp	r3, #37	@ 0x25
 8004ece:	d0c3      	beq.n	8004e58 <__ssvfiscanf_r+0x70>
 8004ed0:	d856      	bhi.n	8004f80 <__ssvfiscanf_r+0x198>
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d064      	beq.n	8004fa0 <__ssvfiscanf_r+0x1b8>
 8004ed6:	2303      	movs	r3, #3
 8004ed8:	9347      	str	r3, [sp, #284]	@ 0x11c
 8004eda:	230a      	movs	r3, #10
 8004edc:	9342      	str	r3, [sp, #264]	@ 0x108
 8004ede:	e077      	b.n	8004fd0 <__ssvfiscanf_r+0x1e8>
 8004ee0:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8004ee2:	464d      	mov	r5, r9
 8004ee4:	fb02 1103 	mla	r1, r2, r3, r1
 8004ee8:	3930      	subs	r1, #48	@ 0x30
 8004eea:	9143      	str	r1, [sp, #268]	@ 0x10c
 8004eec:	e7d2      	b.n	8004e94 <__ssvfiscanf_r+0xac>
 8004eee:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8004ef2:	2a20      	cmp	r2, #32
 8004ef4:	d8ef      	bhi.n	8004ed6 <__ssvfiscanf_r+0xee>
 8004ef6:	a101      	add	r1, pc, #4	@ (adr r1, 8004efc <__ssvfiscanf_r+0x114>)
 8004ef8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004efc:	08004faf 	.word	0x08004faf
 8004f00:	08004ed7 	.word	0x08004ed7
 8004f04:	08004ed7 	.word	0x08004ed7
 8004f08:	08005009 	.word	0x08005009
 8004f0c:	08004ed7 	.word	0x08004ed7
 8004f10:	08004ed7 	.word	0x08004ed7
 8004f14:	08004ed7 	.word	0x08004ed7
 8004f18:	08004ed7 	.word	0x08004ed7
 8004f1c:	08004ed7 	.word	0x08004ed7
 8004f20:	08004ed7 	.word	0x08004ed7
 8004f24:	08004ed7 	.word	0x08004ed7
 8004f28:	0800501f 	.word	0x0800501f
 8004f2c:	08005005 	.word	0x08005005
 8004f30:	08004f87 	.word	0x08004f87
 8004f34:	08004f87 	.word	0x08004f87
 8004f38:	08004f87 	.word	0x08004f87
 8004f3c:	08004ed7 	.word	0x08004ed7
 8004f40:	08004fc1 	.word	0x08004fc1
 8004f44:	08004ed7 	.word	0x08004ed7
 8004f48:	08004ed7 	.word	0x08004ed7
 8004f4c:	08004ed7 	.word	0x08004ed7
 8004f50:	08004ed7 	.word	0x08004ed7
 8004f54:	0800502f 	.word	0x0800502f
 8004f58:	08004fc9 	.word	0x08004fc9
 8004f5c:	08004fa7 	.word	0x08004fa7
 8004f60:	08004ed7 	.word	0x08004ed7
 8004f64:	08004ed7 	.word	0x08004ed7
 8004f68:	0800502b 	.word	0x0800502b
 8004f6c:	08004ed7 	.word	0x08004ed7
 8004f70:	08005005 	.word	0x08005005
 8004f74:	08004ed7 	.word	0x08004ed7
 8004f78:	08004ed7 	.word	0x08004ed7
 8004f7c:	08004faf 	.word	0x08004faf
 8004f80:	3b45      	subs	r3, #69	@ 0x45
 8004f82:	2b02      	cmp	r3, #2
 8004f84:	d8a7      	bhi.n	8004ed6 <__ssvfiscanf_r+0xee>
 8004f86:	2305      	movs	r3, #5
 8004f88:	e021      	b.n	8004fce <__ssvfiscanf_r+0x1e6>
 8004f8a:	4621      	mov	r1, r4
 8004f8c:	4630      	mov	r0, r6
 8004f8e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8004f90:	4798      	blx	r3
 8004f92:	2800      	cmp	r0, #0
 8004f94:	f43f af65 	beq.w	8004e62 <__ssvfiscanf_r+0x7a>
 8004f98:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8004f9a:	2800      	cmp	r0, #0
 8004f9c:	f040 808c 	bne.w	80050b8 <__ssvfiscanf_r+0x2d0>
 8004fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8004fa4:	e08c      	b.n	80050c0 <__ssvfiscanf_r+0x2d8>
 8004fa6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8004fa8:	f042 0220 	orr.w	r2, r2, #32
 8004fac:	9241      	str	r2, [sp, #260]	@ 0x104
 8004fae:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8004fb0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004fb4:	9241      	str	r2, [sp, #260]	@ 0x104
 8004fb6:	2210      	movs	r2, #16
 8004fb8:	2b6e      	cmp	r3, #110	@ 0x6e
 8004fba:	9242      	str	r2, [sp, #264]	@ 0x108
 8004fbc:	d902      	bls.n	8004fc4 <__ssvfiscanf_r+0x1dc>
 8004fbe:	e005      	b.n	8004fcc <__ssvfiscanf_r+0x1e4>
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	9342      	str	r3, [sp, #264]	@ 0x108
 8004fc4:	2303      	movs	r3, #3
 8004fc6:	e002      	b.n	8004fce <__ssvfiscanf_r+0x1e6>
 8004fc8:	2308      	movs	r3, #8
 8004fca:	9342      	str	r3, [sp, #264]	@ 0x108
 8004fcc:	2304      	movs	r3, #4
 8004fce:	9347      	str	r3, [sp, #284]	@ 0x11c
 8004fd0:	6863      	ldr	r3, [r4, #4]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	dd39      	ble.n	800504a <__ssvfiscanf_r+0x262>
 8004fd6:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8004fd8:	0659      	lsls	r1, r3, #25
 8004fda:	d404      	bmi.n	8004fe6 <__ssvfiscanf_r+0x1fe>
 8004fdc:	6823      	ldr	r3, [r4, #0]
 8004fde:	781a      	ldrb	r2, [r3, #0]
 8004fe0:	5cba      	ldrb	r2, [r7, r2]
 8004fe2:	0712      	lsls	r2, r2, #28
 8004fe4:	d438      	bmi.n	8005058 <__ssvfiscanf_r+0x270>
 8004fe6:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8004fe8:	2b02      	cmp	r3, #2
 8004fea:	dc47      	bgt.n	800507c <__ssvfiscanf_r+0x294>
 8004fec:	466b      	mov	r3, sp
 8004fee:	4622      	mov	r2, r4
 8004ff0:	4630      	mov	r0, r6
 8004ff2:	a941      	add	r1, sp, #260	@ 0x104
 8004ff4:	f000 f9fc 	bl	80053f0 <_scanf_chars>
 8004ff8:	2801      	cmp	r0, #1
 8004ffa:	d065      	beq.n	80050c8 <__ssvfiscanf_r+0x2e0>
 8004ffc:	2802      	cmp	r0, #2
 8004ffe:	f47f af17 	bne.w	8004e30 <__ssvfiscanf_r+0x48>
 8005002:	e7c9      	b.n	8004f98 <__ssvfiscanf_r+0x1b0>
 8005004:	220a      	movs	r2, #10
 8005006:	e7d7      	b.n	8004fb8 <__ssvfiscanf_r+0x1d0>
 8005008:	4629      	mov	r1, r5
 800500a:	4640      	mov	r0, r8
 800500c:	f000 fbf6 	bl	80057fc <__sccl>
 8005010:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8005012:	4605      	mov	r5, r0
 8005014:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005018:	9341      	str	r3, [sp, #260]	@ 0x104
 800501a:	2301      	movs	r3, #1
 800501c:	e7d7      	b.n	8004fce <__ssvfiscanf_r+0x1e6>
 800501e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8005020:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005024:	9341      	str	r3, [sp, #260]	@ 0x104
 8005026:	2300      	movs	r3, #0
 8005028:	e7d1      	b.n	8004fce <__ssvfiscanf_r+0x1e6>
 800502a:	2302      	movs	r3, #2
 800502c:	e7cf      	b.n	8004fce <__ssvfiscanf_r+0x1e6>
 800502e:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8005030:	06c3      	lsls	r3, r0, #27
 8005032:	f53f aefd 	bmi.w	8004e30 <__ssvfiscanf_r+0x48>
 8005036:	9b00      	ldr	r3, [sp, #0]
 8005038:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800503a:	1d19      	adds	r1, r3, #4
 800503c:	9100      	str	r1, [sp, #0]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	07c0      	lsls	r0, r0, #31
 8005042:	bf4c      	ite	mi
 8005044:	801a      	strhmi	r2, [r3, #0]
 8005046:	601a      	strpl	r2, [r3, #0]
 8005048:	e6f2      	b.n	8004e30 <__ssvfiscanf_r+0x48>
 800504a:	4621      	mov	r1, r4
 800504c:	4630      	mov	r0, r6
 800504e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8005050:	4798      	blx	r3
 8005052:	2800      	cmp	r0, #0
 8005054:	d0bf      	beq.n	8004fd6 <__ssvfiscanf_r+0x1ee>
 8005056:	e79f      	b.n	8004f98 <__ssvfiscanf_r+0x1b0>
 8005058:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800505a:	3201      	adds	r2, #1
 800505c:	9245      	str	r2, [sp, #276]	@ 0x114
 800505e:	6862      	ldr	r2, [r4, #4]
 8005060:	3a01      	subs	r2, #1
 8005062:	2a00      	cmp	r2, #0
 8005064:	6062      	str	r2, [r4, #4]
 8005066:	dd02      	ble.n	800506e <__ssvfiscanf_r+0x286>
 8005068:	3301      	adds	r3, #1
 800506a:	6023      	str	r3, [r4, #0]
 800506c:	e7b6      	b.n	8004fdc <__ssvfiscanf_r+0x1f4>
 800506e:	4621      	mov	r1, r4
 8005070:	4630      	mov	r0, r6
 8005072:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8005074:	4798      	blx	r3
 8005076:	2800      	cmp	r0, #0
 8005078:	d0b0      	beq.n	8004fdc <__ssvfiscanf_r+0x1f4>
 800507a:	e78d      	b.n	8004f98 <__ssvfiscanf_r+0x1b0>
 800507c:	2b04      	cmp	r3, #4
 800507e:	dc06      	bgt.n	800508e <__ssvfiscanf_r+0x2a6>
 8005080:	466b      	mov	r3, sp
 8005082:	4622      	mov	r2, r4
 8005084:	4630      	mov	r0, r6
 8005086:	a941      	add	r1, sp, #260	@ 0x104
 8005088:	f000 fa0c 	bl	80054a4 <_scanf_i>
 800508c:	e7b4      	b.n	8004ff8 <__ssvfiscanf_r+0x210>
 800508e:	4b09      	ldr	r3, [pc, #36]	@ (80050b4 <__ssvfiscanf_r+0x2cc>)
 8005090:	2b00      	cmp	r3, #0
 8005092:	f43f aecd 	beq.w	8004e30 <__ssvfiscanf_r+0x48>
 8005096:	466b      	mov	r3, sp
 8005098:	4622      	mov	r2, r4
 800509a:	4630      	mov	r0, r6
 800509c:	a941      	add	r1, sp, #260	@ 0x104
 800509e:	f3af 8000 	nop.w
 80050a2:	e7a9      	b.n	8004ff8 <__ssvfiscanf_r+0x210>
 80050a4:	08004d39 	.word	0x08004d39
 80050a8:	08004daf 	.word	0x08004daf
 80050ac:	0800628a 	.word	0x0800628a
 80050b0:	08006241 	.word	0x08006241
 80050b4:	00000000 	.word	0x00000000
 80050b8:	89a3      	ldrh	r3, [r4, #12]
 80050ba:	065b      	lsls	r3, r3, #25
 80050bc:	f53f af70 	bmi.w	8004fa0 <__ssvfiscanf_r+0x1b8>
 80050c0:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 80050c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050c8:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80050ca:	e7f9      	b.n	80050c0 <__ssvfiscanf_r+0x2d8>

080050cc <_printf_common>:
 80050cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050d0:	4616      	mov	r6, r2
 80050d2:	4698      	mov	r8, r3
 80050d4:	688a      	ldr	r2, [r1, #8]
 80050d6:	690b      	ldr	r3, [r1, #16]
 80050d8:	4607      	mov	r7, r0
 80050da:	4293      	cmp	r3, r2
 80050dc:	bfb8      	it	lt
 80050de:	4613      	movlt	r3, r2
 80050e0:	6033      	str	r3, [r6, #0]
 80050e2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80050e6:	460c      	mov	r4, r1
 80050e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80050ec:	b10a      	cbz	r2, 80050f2 <_printf_common+0x26>
 80050ee:	3301      	adds	r3, #1
 80050f0:	6033      	str	r3, [r6, #0]
 80050f2:	6823      	ldr	r3, [r4, #0]
 80050f4:	0699      	lsls	r1, r3, #26
 80050f6:	bf42      	ittt	mi
 80050f8:	6833      	ldrmi	r3, [r6, #0]
 80050fa:	3302      	addmi	r3, #2
 80050fc:	6033      	strmi	r3, [r6, #0]
 80050fe:	6825      	ldr	r5, [r4, #0]
 8005100:	f015 0506 	ands.w	r5, r5, #6
 8005104:	d106      	bne.n	8005114 <_printf_common+0x48>
 8005106:	f104 0a19 	add.w	sl, r4, #25
 800510a:	68e3      	ldr	r3, [r4, #12]
 800510c:	6832      	ldr	r2, [r6, #0]
 800510e:	1a9b      	subs	r3, r3, r2
 8005110:	42ab      	cmp	r3, r5
 8005112:	dc2b      	bgt.n	800516c <_printf_common+0xa0>
 8005114:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005118:	6822      	ldr	r2, [r4, #0]
 800511a:	3b00      	subs	r3, #0
 800511c:	bf18      	it	ne
 800511e:	2301      	movne	r3, #1
 8005120:	0692      	lsls	r2, r2, #26
 8005122:	d430      	bmi.n	8005186 <_printf_common+0xba>
 8005124:	4641      	mov	r1, r8
 8005126:	4638      	mov	r0, r7
 8005128:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800512c:	47c8      	blx	r9
 800512e:	3001      	adds	r0, #1
 8005130:	d023      	beq.n	800517a <_printf_common+0xae>
 8005132:	6823      	ldr	r3, [r4, #0]
 8005134:	6922      	ldr	r2, [r4, #16]
 8005136:	f003 0306 	and.w	r3, r3, #6
 800513a:	2b04      	cmp	r3, #4
 800513c:	bf14      	ite	ne
 800513e:	2500      	movne	r5, #0
 8005140:	6833      	ldreq	r3, [r6, #0]
 8005142:	f04f 0600 	mov.w	r6, #0
 8005146:	bf08      	it	eq
 8005148:	68e5      	ldreq	r5, [r4, #12]
 800514a:	f104 041a 	add.w	r4, r4, #26
 800514e:	bf08      	it	eq
 8005150:	1aed      	subeq	r5, r5, r3
 8005152:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005156:	bf08      	it	eq
 8005158:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800515c:	4293      	cmp	r3, r2
 800515e:	bfc4      	itt	gt
 8005160:	1a9b      	subgt	r3, r3, r2
 8005162:	18ed      	addgt	r5, r5, r3
 8005164:	42b5      	cmp	r5, r6
 8005166:	d11a      	bne.n	800519e <_printf_common+0xd2>
 8005168:	2000      	movs	r0, #0
 800516a:	e008      	b.n	800517e <_printf_common+0xb2>
 800516c:	2301      	movs	r3, #1
 800516e:	4652      	mov	r2, sl
 8005170:	4641      	mov	r1, r8
 8005172:	4638      	mov	r0, r7
 8005174:	47c8      	blx	r9
 8005176:	3001      	adds	r0, #1
 8005178:	d103      	bne.n	8005182 <_printf_common+0xb6>
 800517a:	f04f 30ff 	mov.w	r0, #4294967295
 800517e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005182:	3501      	adds	r5, #1
 8005184:	e7c1      	b.n	800510a <_printf_common+0x3e>
 8005186:	2030      	movs	r0, #48	@ 0x30
 8005188:	18e1      	adds	r1, r4, r3
 800518a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800518e:	1c5a      	adds	r2, r3, #1
 8005190:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005194:	4422      	add	r2, r4
 8005196:	3302      	adds	r3, #2
 8005198:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800519c:	e7c2      	b.n	8005124 <_printf_common+0x58>
 800519e:	2301      	movs	r3, #1
 80051a0:	4622      	mov	r2, r4
 80051a2:	4641      	mov	r1, r8
 80051a4:	4638      	mov	r0, r7
 80051a6:	47c8      	blx	r9
 80051a8:	3001      	adds	r0, #1
 80051aa:	d0e6      	beq.n	800517a <_printf_common+0xae>
 80051ac:	3601      	adds	r6, #1
 80051ae:	e7d9      	b.n	8005164 <_printf_common+0x98>

080051b0 <_printf_i>:
 80051b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80051b4:	7e0f      	ldrb	r7, [r1, #24]
 80051b6:	4691      	mov	r9, r2
 80051b8:	2f78      	cmp	r7, #120	@ 0x78
 80051ba:	4680      	mov	r8, r0
 80051bc:	460c      	mov	r4, r1
 80051be:	469a      	mov	sl, r3
 80051c0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80051c2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80051c6:	d807      	bhi.n	80051d8 <_printf_i+0x28>
 80051c8:	2f62      	cmp	r7, #98	@ 0x62
 80051ca:	d80a      	bhi.n	80051e2 <_printf_i+0x32>
 80051cc:	2f00      	cmp	r7, #0
 80051ce:	f000 80d3 	beq.w	8005378 <_printf_i+0x1c8>
 80051d2:	2f58      	cmp	r7, #88	@ 0x58
 80051d4:	f000 80ba 	beq.w	800534c <_printf_i+0x19c>
 80051d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80051dc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80051e0:	e03a      	b.n	8005258 <_printf_i+0xa8>
 80051e2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80051e6:	2b15      	cmp	r3, #21
 80051e8:	d8f6      	bhi.n	80051d8 <_printf_i+0x28>
 80051ea:	a101      	add	r1, pc, #4	@ (adr r1, 80051f0 <_printf_i+0x40>)
 80051ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80051f0:	08005249 	.word	0x08005249
 80051f4:	0800525d 	.word	0x0800525d
 80051f8:	080051d9 	.word	0x080051d9
 80051fc:	080051d9 	.word	0x080051d9
 8005200:	080051d9 	.word	0x080051d9
 8005204:	080051d9 	.word	0x080051d9
 8005208:	0800525d 	.word	0x0800525d
 800520c:	080051d9 	.word	0x080051d9
 8005210:	080051d9 	.word	0x080051d9
 8005214:	080051d9 	.word	0x080051d9
 8005218:	080051d9 	.word	0x080051d9
 800521c:	0800535f 	.word	0x0800535f
 8005220:	08005287 	.word	0x08005287
 8005224:	08005319 	.word	0x08005319
 8005228:	080051d9 	.word	0x080051d9
 800522c:	080051d9 	.word	0x080051d9
 8005230:	08005381 	.word	0x08005381
 8005234:	080051d9 	.word	0x080051d9
 8005238:	08005287 	.word	0x08005287
 800523c:	080051d9 	.word	0x080051d9
 8005240:	080051d9 	.word	0x080051d9
 8005244:	08005321 	.word	0x08005321
 8005248:	6833      	ldr	r3, [r6, #0]
 800524a:	1d1a      	adds	r2, r3, #4
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	6032      	str	r2, [r6, #0]
 8005250:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005254:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005258:	2301      	movs	r3, #1
 800525a:	e09e      	b.n	800539a <_printf_i+0x1ea>
 800525c:	6833      	ldr	r3, [r6, #0]
 800525e:	6820      	ldr	r0, [r4, #0]
 8005260:	1d19      	adds	r1, r3, #4
 8005262:	6031      	str	r1, [r6, #0]
 8005264:	0606      	lsls	r6, r0, #24
 8005266:	d501      	bpl.n	800526c <_printf_i+0xbc>
 8005268:	681d      	ldr	r5, [r3, #0]
 800526a:	e003      	b.n	8005274 <_printf_i+0xc4>
 800526c:	0645      	lsls	r5, r0, #25
 800526e:	d5fb      	bpl.n	8005268 <_printf_i+0xb8>
 8005270:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005274:	2d00      	cmp	r5, #0
 8005276:	da03      	bge.n	8005280 <_printf_i+0xd0>
 8005278:	232d      	movs	r3, #45	@ 0x2d
 800527a:	426d      	negs	r5, r5
 800527c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005280:	230a      	movs	r3, #10
 8005282:	4859      	ldr	r0, [pc, #356]	@ (80053e8 <_printf_i+0x238>)
 8005284:	e011      	b.n	80052aa <_printf_i+0xfa>
 8005286:	6821      	ldr	r1, [r4, #0]
 8005288:	6833      	ldr	r3, [r6, #0]
 800528a:	0608      	lsls	r0, r1, #24
 800528c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005290:	d402      	bmi.n	8005298 <_printf_i+0xe8>
 8005292:	0649      	lsls	r1, r1, #25
 8005294:	bf48      	it	mi
 8005296:	b2ad      	uxthmi	r5, r5
 8005298:	2f6f      	cmp	r7, #111	@ 0x6f
 800529a:	6033      	str	r3, [r6, #0]
 800529c:	bf14      	ite	ne
 800529e:	230a      	movne	r3, #10
 80052a0:	2308      	moveq	r3, #8
 80052a2:	4851      	ldr	r0, [pc, #324]	@ (80053e8 <_printf_i+0x238>)
 80052a4:	2100      	movs	r1, #0
 80052a6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80052aa:	6866      	ldr	r6, [r4, #4]
 80052ac:	2e00      	cmp	r6, #0
 80052ae:	bfa8      	it	ge
 80052b0:	6821      	ldrge	r1, [r4, #0]
 80052b2:	60a6      	str	r6, [r4, #8]
 80052b4:	bfa4      	itt	ge
 80052b6:	f021 0104 	bicge.w	r1, r1, #4
 80052ba:	6021      	strge	r1, [r4, #0]
 80052bc:	b90d      	cbnz	r5, 80052c2 <_printf_i+0x112>
 80052be:	2e00      	cmp	r6, #0
 80052c0:	d04b      	beq.n	800535a <_printf_i+0x1aa>
 80052c2:	4616      	mov	r6, r2
 80052c4:	fbb5 f1f3 	udiv	r1, r5, r3
 80052c8:	fb03 5711 	mls	r7, r3, r1, r5
 80052cc:	5dc7      	ldrb	r7, [r0, r7]
 80052ce:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80052d2:	462f      	mov	r7, r5
 80052d4:	42bb      	cmp	r3, r7
 80052d6:	460d      	mov	r5, r1
 80052d8:	d9f4      	bls.n	80052c4 <_printf_i+0x114>
 80052da:	2b08      	cmp	r3, #8
 80052dc:	d10b      	bne.n	80052f6 <_printf_i+0x146>
 80052de:	6823      	ldr	r3, [r4, #0]
 80052e0:	07df      	lsls	r7, r3, #31
 80052e2:	d508      	bpl.n	80052f6 <_printf_i+0x146>
 80052e4:	6923      	ldr	r3, [r4, #16]
 80052e6:	6861      	ldr	r1, [r4, #4]
 80052e8:	4299      	cmp	r1, r3
 80052ea:	bfde      	ittt	le
 80052ec:	2330      	movle	r3, #48	@ 0x30
 80052ee:	f806 3c01 	strble.w	r3, [r6, #-1]
 80052f2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80052f6:	1b92      	subs	r2, r2, r6
 80052f8:	6122      	str	r2, [r4, #16]
 80052fa:	464b      	mov	r3, r9
 80052fc:	4621      	mov	r1, r4
 80052fe:	4640      	mov	r0, r8
 8005300:	f8cd a000 	str.w	sl, [sp]
 8005304:	aa03      	add	r2, sp, #12
 8005306:	f7ff fee1 	bl	80050cc <_printf_common>
 800530a:	3001      	adds	r0, #1
 800530c:	d14a      	bne.n	80053a4 <_printf_i+0x1f4>
 800530e:	f04f 30ff 	mov.w	r0, #4294967295
 8005312:	b004      	add	sp, #16
 8005314:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005318:	6823      	ldr	r3, [r4, #0]
 800531a:	f043 0320 	orr.w	r3, r3, #32
 800531e:	6023      	str	r3, [r4, #0]
 8005320:	2778      	movs	r7, #120	@ 0x78
 8005322:	4832      	ldr	r0, [pc, #200]	@ (80053ec <_printf_i+0x23c>)
 8005324:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005328:	6823      	ldr	r3, [r4, #0]
 800532a:	6831      	ldr	r1, [r6, #0]
 800532c:	061f      	lsls	r7, r3, #24
 800532e:	f851 5b04 	ldr.w	r5, [r1], #4
 8005332:	d402      	bmi.n	800533a <_printf_i+0x18a>
 8005334:	065f      	lsls	r7, r3, #25
 8005336:	bf48      	it	mi
 8005338:	b2ad      	uxthmi	r5, r5
 800533a:	6031      	str	r1, [r6, #0]
 800533c:	07d9      	lsls	r1, r3, #31
 800533e:	bf44      	itt	mi
 8005340:	f043 0320 	orrmi.w	r3, r3, #32
 8005344:	6023      	strmi	r3, [r4, #0]
 8005346:	b11d      	cbz	r5, 8005350 <_printf_i+0x1a0>
 8005348:	2310      	movs	r3, #16
 800534a:	e7ab      	b.n	80052a4 <_printf_i+0xf4>
 800534c:	4826      	ldr	r0, [pc, #152]	@ (80053e8 <_printf_i+0x238>)
 800534e:	e7e9      	b.n	8005324 <_printf_i+0x174>
 8005350:	6823      	ldr	r3, [r4, #0]
 8005352:	f023 0320 	bic.w	r3, r3, #32
 8005356:	6023      	str	r3, [r4, #0]
 8005358:	e7f6      	b.n	8005348 <_printf_i+0x198>
 800535a:	4616      	mov	r6, r2
 800535c:	e7bd      	b.n	80052da <_printf_i+0x12a>
 800535e:	6833      	ldr	r3, [r6, #0]
 8005360:	6825      	ldr	r5, [r4, #0]
 8005362:	1d18      	adds	r0, r3, #4
 8005364:	6961      	ldr	r1, [r4, #20]
 8005366:	6030      	str	r0, [r6, #0]
 8005368:	062e      	lsls	r6, r5, #24
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	d501      	bpl.n	8005372 <_printf_i+0x1c2>
 800536e:	6019      	str	r1, [r3, #0]
 8005370:	e002      	b.n	8005378 <_printf_i+0x1c8>
 8005372:	0668      	lsls	r0, r5, #25
 8005374:	d5fb      	bpl.n	800536e <_printf_i+0x1be>
 8005376:	8019      	strh	r1, [r3, #0]
 8005378:	2300      	movs	r3, #0
 800537a:	4616      	mov	r6, r2
 800537c:	6123      	str	r3, [r4, #16]
 800537e:	e7bc      	b.n	80052fa <_printf_i+0x14a>
 8005380:	6833      	ldr	r3, [r6, #0]
 8005382:	2100      	movs	r1, #0
 8005384:	1d1a      	adds	r2, r3, #4
 8005386:	6032      	str	r2, [r6, #0]
 8005388:	681e      	ldr	r6, [r3, #0]
 800538a:	6862      	ldr	r2, [r4, #4]
 800538c:	4630      	mov	r0, r6
 800538e:	f000 fad1 	bl	8005934 <memchr>
 8005392:	b108      	cbz	r0, 8005398 <_printf_i+0x1e8>
 8005394:	1b80      	subs	r0, r0, r6
 8005396:	6060      	str	r0, [r4, #4]
 8005398:	6863      	ldr	r3, [r4, #4]
 800539a:	6123      	str	r3, [r4, #16]
 800539c:	2300      	movs	r3, #0
 800539e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80053a2:	e7aa      	b.n	80052fa <_printf_i+0x14a>
 80053a4:	4632      	mov	r2, r6
 80053a6:	4649      	mov	r1, r9
 80053a8:	4640      	mov	r0, r8
 80053aa:	6923      	ldr	r3, [r4, #16]
 80053ac:	47d0      	blx	sl
 80053ae:	3001      	adds	r0, #1
 80053b0:	d0ad      	beq.n	800530e <_printf_i+0x15e>
 80053b2:	6823      	ldr	r3, [r4, #0]
 80053b4:	079b      	lsls	r3, r3, #30
 80053b6:	d413      	bmi.n	80053e0 <_printf_i+0x230>
 80053b8:	68e0      	ldr	r0, [r4, #12]
 80053ba:	9b03      	ldr	r3, [sp, #12]
 80053bc:	4298      	cmp	r0, r3
 80053be:	bfb8      	it	lt
 80053c0:	4618      	movlt	r0, r3
 80053c2:	e7a6      	b.n	8005312 <_printf_i+0x162>
 80053c4:	2301      	movs	r3, #1
 80053c6:	4632      	mov	r2, r6
 80053c8:	4649      	mov	r1, r9
 80053ca:	4640      	mov	r0, r8
 80053cc:	47d0      	blx	sl
 80053ce:	3001      	adds	r0, #1
 80053d0:	d09d      	beq.n	800530e <_printf_i+0x15e>
 80053d2:	3501      	adds	r5, #1
 80053d4:	68e3      	ldr	r3, [r4, #12]
 80053d6:	9903      	ldr	r1, [sp, #12]
 80053d8:	1a5b      	subs	r3, r3, r1
 80053da:	42ab      	cmp	r3, r5
 80053dc:	dcf2      	bgt.n	80053c4 <_printf_i+0x214>
 80053de:	e7eb      	b.n	80053b8 <_printf_i+0x208>
 80053e0:	2500      	movs	r5, #0
 80053e2:	f104 0619 	add.w	r6, r4, #25
 80053e6:	e7f5      	b.n	80053d4 <_printf_i+0x224>
 80053e8:	0800624c 	.word	0x0800624c
 80053ec:	0800625d 	.word	0x0800625d

080053f0 <_scanf_chars>:
 80053f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80053f4:	4615      	mov	r5, r2
 80053f6:	688a      	ldr	r2, [r1, #8]
 80053f8:	4680      	mov	r8, r0
 80053fa:	460c      	mov	r4, r1
 80053fc:	b932      	cbnz	r2, 800540c <_scanf_chars+0x1c>
 80053fe:	698a      	ldr	r2, [r1, #24]
 8005400:	2a00      	cmp	r2, #0
 8005402:	bf14      	ite	ne
 8005404:	f04f 32ff 	movne.w	r2, #4294967295
 8005408:	2201      	moveq	r2, #1
 800540a:	608a      	str	r2, [r1, #8]
 800540c:	2700      	movs	r7, #0
 800540e:	6822      	ldr	r2, [r4, #0]
 8005410:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 80054a0 <_scanf_chars+0xb0>
 8005414:	06d1      	lsls	r1, r2, #27
 8005416:	bf5f      	itttt	pl
 8005418:	681a      	ldrpl	r2, [r3, #0]
 800541a:	1d11      	addpl	r1, r2, #4
 800541c:	6019      	strpl	r1, [r3, #0]
 800541e:	6816      	ldrpl	r6, [r2, #0]
 8005420:	69a0      	ldr	r0, [r4, #24]
 8005422:	b188      	cbz	r0, 8005448 <_scanf_chars+0x58>
 8005424:	2801      	cmp	r0, #1
 8005426:	d107      	bne.n	8005438 <_scanf_chars+0x48>
 8005428:	682b      	ldr	r3, [r5, #0]
 800542a:	781a      	ldrb	r2, [r3, #0]
 800542c:	6963      	ldr	r3, [r4, #20]
 800542e:	5c9b      	ldrb	r3, [r3, r2]
 8005430:	b953      	cbnz	r3, 8005448 <_scanf_chars+0x58>
 8005432:	2f00      	cmp	r7, #0
 8005434:	d031      	beq.n	800549a <_scanf_chars+0xaa>
 8005436:	e022      	b.n	800547e <_scanf_chars+0x8e>
 8005438:	2802      	cmp	r0, #2
 800543a:	d120      	bne.n	800547e <_scanf_chars+0x8e>
 800543c:	682b      	ldr	r3, [r5, #0]
 800543e:	781b      	ldrb	r3, [r3, #0]
 8005440:	f819 3003 	ldrb.w	r3, [r9, r3]
 8005444:	071b      	lsls	r3, r3, #28
 8005446:	d41a      	bmi.n	800547e <_scanf_chars+0x8e>
 8005448:	6823      	ldr	r3, [r4, #0]
 800544a:	3701      	adds	r7, #1
 800544c:	06da      	lsls	r2, r3, #27
 800544e:	bf5e      	ittt	pl
 8005450:	682b      	ldrpl	r3, [r5, #0]
 8005452:	781b      	ldrbpl	r3, [r3, #0]
 8005454:	f806 3b01 	strbpl.w	r3, [r6], #1
 8005458:	682a      	ldr	r2, [r5, #0]
 800545a:	686b      	ldr	r3, [r5, #4]
 800545c:	3201      	adds	r2, #1
 800545e:	602a      	str	r2, [r5, #0]
 8005460:	68a2      	ldr	r2, [r4, #8]
 8005462:	3b01      	subs	r3, #1
 8005464:	3a01      	subs	r2, #1
 8005466:	606b      	str	r3, [r5, #4]
 8005468:	60a2      	str	r2, [r4, #8]
 800546a:	b142      	cbz	r2, 800547e <_scanf_chars+0x8e>
 800546c:	2b00      	cmp	r3, #0
 800546e:	dcd7      	bgt.n	8005420 <_scanf_chars+0x30>
 8005470:	4629      	mov	r1, r5
 8005472:	4640      	mov	r0, r8
 8005474:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8005478:	4798      	blx	r3
 800547a:	2800      	cmp	r0, #0
 800547c:	d0d0      	beq.n	8005420 <_scanf_chars+0x30>
 800547e:	6823      	ldr	r3, [r4, #0]
 8005480:	f013 0310 	ands.w	r3, r3, #16
 8005484:	d105      	bne.n	8005492 <_scanf_chars+0xa2>
 8005486:	68e2      	ldr	r2, [r4, #12]
 8005488:	3201      	adds	r2, #1
 800548a:	60e2      	str	r2, [r4, #12]
 800548c:	69a2      	ldr	r2, [r4, #24]
 800548e:	b102      	cbz	r2, 8005492 <_scanf_chars+0xa2>
 8005490:	7033      	strb	r3, [r6, #0]
 8005492:	2000      	movs	r0, #0
 8005494:	6923      	ldr	r3, [r4, #16]
 8005496:	443b      	add	r3, r7
 8005498:	6123      	str	r3, [r4, #16]
 800549a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800549e:	bf00      	nop
 80054a0:	0800628a 	.word	0x0800628a

080054a4 <_scanf_i>:
 80054a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054a8:	460c      	mov	r4, r1
 80054aa:	4698      	mov	r8, r3
 80054ac:	4b72      	ldr	r3, [pc, #456]	@ (8005678 <_scanf_i+0x1d4>)
 80054ae:	b087      	sub	sp, #28
 80054b0:	4682      	mov	sl, r0
 80054b2:	4616      	mov	r6, r2
 80054b4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80054b8:	ab03      	add	r3, sp, #12
 80054ba:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80054be:	4b6f      	ldr	r3, [pc, #444]	@ (800567c <_scanf_i+0x1d8>)
 80054c0:	69a1      	ldr	r1, [r4, #24]
 80054c2:	4a6f      	ldr	r2, [pc, #444]	@ (8005680 <_scanf_i+0x1dc>)
 80054c4:	4627      	mov	r7, r4
 80054c6:	2903      	cmp	r1, #3
 80054c8:	bf08      	it	eq
 80054ca:	461a      	moveq	r2, r3
 80054cc:	68a3      	ldr	r3, [r4, #8]
 80054ce:	9201      	str	r2, [sp, #4]
 80054d0:	1e5a      	subs	r2, r3, #1
 80054d2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80054d6:	bf81      	itttt	hi
 80054d8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80054dc:	eb03 0905 	addhi.w	r9, r3, r5
 80054e0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80054e4:	60a3      	strhi	r3, [r4, #8]
 80054e6:	f857 3b1c 	ldr.w	r3, [r7], #28
 80054ea:	bf98      	it	ls
 80054ec:	f04f 0900 	movls.w	r9, #0
 80054f0:	463d      	mov	r5, r7
 80054f2:	f04f 0b00 	mov.w	fp, #0
 80054f6:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 80054fa:	6023      	str	r3, [r4, #0]
 80054fc:	6831      	ldr	r1, [r6, #0]
 80054fe:	ab03      	add	r3, sp, #12
 8005500:	2202      	movs	r2, #2
 8005502:	7809      	ldrb	r1, [r1, #0]
 8005504:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8005508:	f000 fa14 	bl	8005934 <memchr>
 800550c:	b328      	cbz	r0, 800555a <_scanf_i+0xb6>
 800550e:	f1bb 0f01 	cmp.w	fp, #1
 8005512:	d159      	bne.n	80055c8 <_scanf_i+0x124>
 8005514:	6862      	ldr	r2, [r4, #4]
 8005516:	b92a      	cbnz	r2, 8005524 <_scanf_i+0x80>
 8005518:	2108      	movs	r1, #8
 800551a:	6822      	ldr	r2, [r4, #0]
 800551c:	6061      	str	r1, [r4, #4]
 800551e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005522:	6022      	str	r2, [r4, #0]
 8005524:	6822      	ldr	r2, [r4, #0]
 8005526:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800552a:	6022      	str	r2, [r4, #0]
 800552c:	68a2      	ldr	r2, [r4, #8]
 800552e:	1e51      	subs	r1, r2, #1
 8005530:	60a1      	str	r1, [r4, #8]
 8005532:	b192      	cbz	r2, 800555a <_scanf_i+0xb6>
 8005534:	6832      	ldr	r2, [r6, #0]
 8005536:	1c51      	adds	r1, r2, #1
 8005538:	6031      	str	r1, [r6, #0]
 800553a:	7812      	ldrb	r2, [r2, #0]
 800553c:	f805 2b01 	strb.w	r2, [r5], #1
 8005540:	6872      	ldr	r2, [r6, #4]
 8005542:	3a01      	subs	r2, #1
 8005544:	2a00      	cmp	r2, #0
 8005546:	6072      	str	r2, [r6, #4]
 8005548:	dc07      	bgt.n	800555a <_scanf_i+0xb6>
 800554a:	4631      	mov	r1, r6
 800554c:	4650      	mov	r0, sl
 800554e:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8005552:	4790      	blx	r2
 8005554:	2800      	cmp	r0, #0
 8005556:	f040 8085 	bne.w	8005664 <_scanf_i+0x1c0>
 800555a:	f10b 0b01 	add.w	fp, fp, #1
 800555e:	f1bb 0f03 	cmp.w	fp, #3
 8005562:	d1cb      	bne.n	80054fc <_scanf_i+0x58>
 8005564:	6863      	ldr	r3, [r4, #4]
 8005566:	b90b      	cbnz	r3, 800556c <_scanf_i+0xc8>
 8005568:	230a      	movs	r3, #10
 800556a:	6063      	str	r3, [r4, #4]
 800556c:	6863      	ldr	r3, [r4, #4]
 800556e:	4945      	ldr	r1, [pc, #276]	@ (8005684 <_scanf_i+0x1e0>)
 8005570:	6960      	ldr	r0, [r4, #20]
 8005572:	1ac9      	subs	r1, r1, r3
 8005574:	f000 f942 	bl	80057fc <__sccl>
 8005578:	f04f 0b00 	mov.w	fp, #0
 800557c:	68a3      	ldr	r3, [r4, #8]
 800557e:	6822      	ldr	r2, [r4, #0]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d03d      	beq.n	8005600 <_scanf_i+0x15c>
 8005584:	6831      	ldr	r1, [r6, #0]
 8005586:	6960      	ldr	r0, [r4, #20]
 8005588:	f891 c000 	ldrb.w	ip, [r1]
 800558c:	f810 000c 	ldrb.w	r0, [r0, ip]
 8005590:	2800      	cmp	r0, #0
 8005592:	d035      	beq.n	8005600 <_scanf_i+0x15c>
 8005594:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8005598:	d124      	bne.n	80055e4 <_scanf_i+0x140>
 800559a:	0510      	lsls	r0, r2, #20
 800559c:	d522      	bpl.n	80055e4 <_scanf_i+0x140>
 800559e:	f10b 0b01 	add.w	fp, fp, #1
 80055a2:	f1b9 0f00 	cmp.w	r9, #0
 80055a6:	d003      	beq.n	80055b0 <_scanf_i+0x10c>
 80055a8:	3301      	adds	r3, #1
 80055aa:	f109 39ff 	add.w	r9, r9, #4294967295
 80055ae:	60a3      	str	r3, [r4, #8]
 80055b0:	6873      	ldr	r3, [r6, #4]
 80055b2:	3b01      	subs	r3, #1
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	6073      	str	r3, [r6, #4]
 80055b8:	dd1b      	ble.n	80055f2 <_scanf_i+0x14e>
 80055ba:	6833      	ldr	r3, [r6, #0]
 80055bc:	3301      	adds	r3, #1
 80055be:	6033      	str	r3, [r6, #0]
 80055c0:	68a3      	ldr	r3, [r4, #8]
 80055c2:	3b01      	subs	r3, #1
 80055c4:	60a3      	str	r3, [r4, #8]
 80055c6:	e7d9      	b.n	800557c <_scanf_i+0xd8>
 80055c8:	f1bb 0f02 	cmp.w	fp, #2
 80055cc:	d1ae      	bne.n	800552c <_scanf_i+0x88>
 80055ce:	6822      	ldr	r2, [r4, #0]
 80055d0:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 80055d4:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80055d8:	d1bf      	bne.n	800555a <_scanf_i+0xb6>
 80055da:	2110      	movs	r1, #16
 80055dc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80055e0:	6061      	str	r1, [r4, #4]
 80055e2:	e7a2      	b.n	800552a <_scanf_i+0x86>
 80055e4:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 80055e8:	6022      	str	r2, [r4, #0]
 80055ea:	780b      	ldrb	r3, [r1, #0]
 80055ec:	f805 3b01 	strb.w	r3, [r5], #1
 80055f0:	e7de      	b.n	80055b0 <_scanf_i+0x10c>
 80055f2:	4631      	mov	r1, r6
 80055f4:	4650      	mov	r0, sl
 80055f6:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80055fa:	4798      	blx	r3
 80055fc:	2800      	cmp	r0, #0
 80055fe:	d0df      	beq.n	80055c0 <_scanf_i+0x11c>
 8005600:	6823      	ldr	r3, [r4, #0]
 8005602:	05d9      	lsls	r1, r3, #23
 8005604:	d50d      	bpl.n	8005622 <_scanf_i+0x17e>
 8005606:	42bd      	cmp	r5, r7
 8005608:	d909      	bls.n	800561e <_scanf_i+0x17a>
 800560a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800560e:	4632      	mov	r2, r6
 8005610:	4650      	mov	r0, sl
 8005612:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005616:	f105 39ff 	add.w	r9, r5, #4294967295
 800561a:	4798      	blx	r3
 800561c:	464d      	mov	r5, r9
 800561e:	42bd      	cmp	r5, r7
 8005620:	d028      	beq.n	8005674 <_scanf_i+0x1d0>
 8005622:	6822      	ldr	r2, [r4, #0]
 8005624:	f012 0210 	ands.w	r2, r2, #16
 8005628:	d113      	bne.n	8005652 <_scanf_i+0x1ae>
 800562a:	702a      	strb	r2, [r5, #0]
 800562c:	4639      	mov	r1, r7
 800562e:	6863      	ldr	r3, [r4, #4]
 8005630:	4650      	mov	r0, sl
 8005632:	9e01      	ldr	r6, [sp, #4]
 8005634:	47b0      	blx	r6
 8005636:	f8d8 3000 	ldr.w	r3, [r8]
 800563a:	6821      	ldr	r1, [r4, #0]
 800563c:	1d1a      	adds	r2, r3, #4
 800563e:	f8c8 2000 	str.w	r2, [r8]
 8005642:	f011 0f20 	tst.w	r1, #32
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	d00f      	beq.n	800566a <_scanf_i+0x1c6>
 800564a:	6018      	str	r0, [r3, #0]
 800564c:	68e3      	ldr	r3, [r4, #12]
 800564e:	3301      	adds	r3, #1
 8005650:	60e3      	str	r3, [r4, #12]
 8005652:	2000      	movs	r0, #0
 8005654:	6923      	ldr	r3, [r4, #16]
 8005656:	1bed      	subs	r5, r5, r7
 8005658:	445d      	add	r5, fp
 800565a:	442b      	add	r3, r5
 800565c:	6123      	str	r3, [r4, #16]
 800565e:	b007      	add	sp, #28
 8005660:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005664:	f04f 0b00 	mov.w	fp, #0
 8005668:	e7ca      	b.n	8005600 <_scanf_i+0x15c>
 800566a:	07ca      	lsls	r2, r1, #31
 800566c:	bf4c      	ite	mi
 800566e:	8018      	strhmi	r0, [r3, #0]
 8005670:	6018      	strpl	r0, [r3, #0]
 8005672:	e7eb      	b.n	800564c <_scanf_i+0x1a8>
 8005674:	2001      	movs	r0, #1
 8005676:	e7f2      	b.n	800565e <_scanf_i+0x1ba>
 8005678:	08006158 	.word	0x08006158
 800567c:	08005acd 	.word	0x08005acd
 8005680:	08005bad 	.word	0x08005bad
 8005684:	0800627e 	.word	0x0800627e

08005688 <__sflush_r>:
 8005688:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800568c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800568e:	0716      	lsls	r6, r2, #28
 8005690:	4605      	mov	r5, r0
 8005692:	460c      	mov	r4, r1
 8005694:	d454      	bmi.n	8005740 <__sflush_r+0xb8>
 8005696:	684b      	ldr	r3, [r1, #4]
 8005698:	2b00      	cmp	r3, #0
 800569a:	dc02      	bgt.n	80056a2 <__sflush_r+0x1a>
 800569c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800569e:	2b00      	cmp	r3, #0
 80056a0:	dd48      	ble.n	8005734 <__sflush_r+0xac>
 80056a2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80056a4:	2e00      	cmp	r6, #0
 80056a6:	d045      	beq.n	8005734 <__sflush_r+0xac>
 80056a8:	2300      	movs	r3, #0
 80056aa:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80056ae:	682f      	ldr	r7, [r5, #0]
 80056b0:	6a21      	ldr	r1, [r4, #32]
 80056b2:	602b      	str	r3, [r5, #0]
 80056b4:	d030      	beq.n	8005718 <__sflush_r+0x90>
 80056b6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80056b8:	89a3      	ldrh	r3, [r4, #12]
 80056ba:	0759      	lsls	r1, r3, #29
 80056bc:	d505      	bpl.n	80056ca <__sflush_r+0x42>
 80056be:	6863      	ldr	r3, [r4, #4]
 80056c0:	1ad2      	subs	r2, r2, r3
 80056c2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80056c4:	b10b      	cbz	r3, 80056ca <__sflush_r+0x42>
 80056c6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80056c8:	1ad2      	subs	r2, r2, r3
 80056ca:	2300      	movs	r3, #0
 80056cc:	4628      	mov	r0, r5
 80056ce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80056d0:	6a21      	ldr	r1, [r4, #32]
 80056d2:	47b0      	blx	r6
 80056d4:	1c43      	adds	r3, r0, #1
 80056d6:	89a3      	ldrh	r3, [r4, #12]
 80056d8:	d106      	bne.n	80056e8 <__sflush_r+0x60>
 80056da:	6829      	ldr	r1, [r5, #0]
 80056dc:	291d      	cmp	r1, #29
 80056de:	d82b      	bhi.n	8005738 <__sflush_r+0xb0>
 80056e0:	4a28      	ldr	r2, [pc, #160]	@ (8005784 <__sflush_r+0xfc>)
 80056e2:	410a      	asrs	r2, r1
 80056e4:	07d6      	lsls	r6, r2, #31
 80056e6:	d427      	bmi.n	8005738 <__sflush_r+0xb0>
 80056e8:	2200      	movs	r2, #0
 80056ea:	6062      	str	r2, [r4, #4]
 80056ec:	6922      	ldr	r2, [r4, #16]
 80056ee:	04d9      	lsls	r1, r3, #19
 80056f0:	6022      	str	r2, [r4, #0]
 80056f2:	d504      	bpl.n	80056fe <__sflush_r+0x76>
 80056f4:	1c42      	adds	r2, r0, #1
 80056f6:	d101      	bne.n	80056fc <__sflush_r+0x74>
 80056f8:	682b      	ldr	r3, [r5, #0]
 80056fa:	b903      	cbnz	r3, 80056fe <__sflush_r+0x76>
 80056fc:	6560      	str	r0, [r4, #84]	@ 0x54
 80056fe:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005700:	602f      	str	r7, [r5, #0]
 8005702:	b1b9      	cbz	r1, 8005734 <__sflush_r+0xac>
 8005704:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005708:	4299      	cmp	r1, r3
 800570a:	d002      	beq.n	8005712 <__sflush_r+0x8a>
 800570c:	4628      	mov	r0, r5
 800570e:	f7ff f8bd 	bl	800488c <_free_r>
 8005712:	2300      	movs	r3, #0
 8005714:	6363      	str	r3, [r4, #52]	@ 0x34
 8005716:	e00d      	b.n	8005734 <__sflush_r+0xac>
 8005718:	2301      	movs	r3, #1
 800571a:	4628      	mov	r0, r5
 800571c:	47b0      	blx	r6
 800571e:	4602      	mov	r2, r0
 8005720:	1c50      	adds	r0, r2, #1
 8005722:	d1c9      	bne.n	80056b8 <__sflush_r+0x30>
 8005724:	682b      	ldr	r3, [r5, #0]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d0c6      	beq.n	80056b8 <__sflush_r+0x30>
 800572a:	2b1d      	cmp	r3, #29
 800572c:	d001      	beq.n	8005732 <__sflush_r+0xaa>
 800572e:	2b16      	cmp	r3, #22
 8005730:	d11d      	bne.n	800576e <__sflush_r+0xe6>
 8005732:	602f      	str	r7, [r5, #0]
 8005734:	2000      	movs	r0, #0
 8005736:	e021      	b.n	800577c <__sflush_r+0xf4>
 8005738:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800573c:	b21b      	sxth	r3, r3
 800573e:	e01a      	b.n	8005776 <__sflush_r+0xee>
 8005740:	690f      	ldr	r7, [r1, #16]
 8005742:	2f00      	cmp	r7, #0
 8005744:	d0f6      	beq.n	8005734 <__sflush_r+0xac>
 8005746:	0793      	lsls	r3, r2, #30
 8005748:	bf18      	it	ne
 800574a:	2300      	movne	r3, #0
 800574c:	680e      	ldr	r6, [r1, #0]
 800574e:	bf08      	it	eq
 8005750:	694b      	ldreq	r3, [r1, #20]
 8005752:	1bf6      	subs	r6, r6, r7
 8005754:	600f      	str	r7, [r1, #0]
 8005756:	608b      	str	r3, [r1, #8]
 8005758:	2e00      	cmp	r6, #0
 800575a:	ddeb      	ble.n	8005734 <__sflush_r+0xac>
 800575c:	4633      	mov	r3, r6
 800575e:	463a      	mov	r2, r7
 8005760:	4628      	mov	r0, r5
 8005762:	6a21      	ldr	r1, [r4, #32]
 8005764:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8005768:	47e0      	blx	ip
 800576a:	2800      	cmp	r0, #0
 800576c:	dc07      	bgt.n	800577e <__sflush_r+0xf6>
 800576e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005772:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005776:	f04f 30ff 	mov.w	r0, #4294967295
 800577a:	81a3      	strh	r3, [r4, #12]
 800577c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800577e:	4407      	add	r7, r0
 8005780:	1a36      	subs	r6, r6, r0
 8005782:	e7e9      	b.n	8005758 <__sflush_r+0xd0>
 8005784:	dfbffffe 	.word	0xdfbffffe

08005788 <_fflush_r>:
 8005788:	b538      	push	{r3, r4, r5, lr}
 800578a:	690b      	ldr	r3, [r1, #16]
 800578c:	4605      	mov	r5, r0
 800578e:	460c      	mov	r4, r1
 8005790:	b913      	cbnz	r3, 8005798 <_fflush_r+0x10>
 8005792:	2500      	movs	r5, #0
 8005794:	4628      	mov	r0, r5
 8005796:	bd38      	pop	{r3, r4, r5, pc}
 8005798:	b118      	cbz	r0, 80057a2 <_fflush_r+0x1a>
 800579a:	6a03      	ldr	r3, [r0, #32]
 800579c:	b90b      	cbnz	r3, 80057a2 <_fflush_r+0x1a>
 800579e:	f7fe fead 	bl	80044fc <__sinit>
 80057a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d0f3      	beq.n	8005792 <_fflush_r+0xa>
 80057aa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80057ac:	07d0      	lsls	r0, r2, #31
 80057ae:	d404      	bmi.n	80057ba <_fflush_r+0x32>
 80057b0:	0599      	lsls	r1, r3, #22
 80057b2:	d402      	bmi.n	80057ba <_fflush_r+0x32>
 80057b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80057b6:	f7ff f848 	bl	800484a <__retarget_lock_acquire_recursive>
 80057ba:	4628      	mov	r0, r5
 80057bc:	4621      	mov	r1, r4
 80057be:	f7ff ff63 	bl	8005688 <__sflush_r>
 80057c2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80057c4:	4605      	mov	r5, r0
 80057c6:	07da      	lsls	r2, r3, #31
 80057c8:	d4e4      	bmi.n	8005794 <_fflush_r+0xc>
 80057ca:	89a3      	ldrh	r3, [r4, #12]
 80057cc:	059b      	lsls	r3, r3, #22
 80057ce:	d4e1      	bmi.n	8005794 <_fflush_r+0xc>
 80057d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80057d2:	f7ff f83b 	bl	800484c <__retarget_lock_release_recursive>
 80057d6:	e7dd      	b.n	8005794 <_fflush_r+0xc>

080057d8 <fiprintf>:
 80057d8:	b40e      	push	{r1, r2, r3}
 80057da:	b503      	push	{r0, r1, lr}
 80057dc:	4601      	mov	r1, r0
 80057de:	ab03      	add	r3, sp, #12
 80057e0:	4805      	ldr	r0, [pc, #20]	@ (80057f8 <fiprintf+0x20>)
 80057e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80057e6:	6800      	ldr	r0, [r0, #0]
 80057e8:	9301      	str	r3, [sp, #4]
 80057ea:	f000 fa09 	bl	8005c00 <_vfiprintf_r>
 80057ee:	b002      	add	sp, #8
 80057f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80057f4:	b003      	add	sp, #12
 80057f6:	4770      	bx	lr
 80057f8:	20000034 	.word	0x20000034

080057fc <__sccl>:
 80057fc:	b570      	push	{r4, r5, r6, lr}
 80057fe:	780b      	ldrb	r3, [r1, #0]
 8005800:	4604      	mov	r4, r0
 8005802:	2b5e      	cmp	r3, #94	@ 0x5e
 8005804:	bf0b      	itete	eq
 8005806:	784b      	ldrbeq	r3, [r1, #1]
 8005808:	1c4a      	addne	r2, r1, #1
 800580a:	1c8a      	addeq	r2, r1, #2
 800580c:	2100      	movne	r1, #0
 800580e:	bf08      	it	eq
 8005810:	2101      	moveq	r1, #1
 8005812:	3801      	subs	r0, #1
 8005814:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8005818:	f800 1f01 	strb.w	r1, [r0, #1]!
 800581c:	42a8      	cmp	r0, r5
 800581e:	d1fb      	bne.n	8005818 <__sccl+0x1c>
 8005820:	b90b      	cbnz	r3, 8005826 <__sccl+0x2a>
 8005822:	1e50      	subs	r0, r2, #1
 8005824:	bd70      	pop	{r4, r5, r6, pc}
 8005826:	f081 0101 	eor.w	r1, r1, #1
 800582a:	4610      	mov	r0, r2
 800582c:	54e1      	strb	r1, [r4, r3]
 800582e:	4602      	mov	r2, r0
 8005830:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005834:	2d2d      	cmp	r5, #45	@ 0x2d
 8005836:	d005      	beq.n	8005844 <__sccl+0x48>
 8005838:	2d5d      	cmp	r5, #93	@ 0x5d
 800583a:	d016      	beq.n	800586a <__sccl+0x6e>
 800583c:	2d00      	cmp	r5, #0
 800583e:	d0f1      	beq.n	8005824 <__sccl+0x28>
 8005840:	462b      	mov	r3, r5
 8005842:	e7f2      	b.n	800582a <__sccl+0x2e>
 8005844:	7846      	ldrb	r6, [r0, #1]
 8005846:	2e5d      	cmp	r6, #93	@ 0x5d
 8005848:	d0fa      	beq.n	8005840 <__sccl+0x44>
 800584a:	42b3      	cmp	r3, r6
 800584c:	dcf8      	bgt.n	8005840 <__sccl+0x44>
 800584e:	461a      	mov	r2, r3
 8005850:	3002      	adds	r0, #2
 8005852:	3201      	adds	r2, #1
 8005854:	4296      	cmp	r6, r2
 8005856:	54a1      	strb	r1, [r4, r2]
 8005858:	dcfb      	bgt.n	8005852 <__sccl+0x56>
 800585a:	1af2      	subs	r2, r6, r3
 800585c:	3a01      	subs	r2, #1
 800585e:	42b3      	cmp	r3, r6
 8005860:	bfa8      	it	ge
 8005862:	2200      	movge	r2, #0
 8005864:	1c5d      	adds	r5, r3, #1
 8005866:	18ab      	adds	r3, r5, r2
 8005868:	e7e1      	b.n	800582e <__sccl+0x32>
 800586a:	4610      	mov	r0, r2
 800586c:	e7da      	b.n	8005824 <__sccl+0x28>

0800586e <__submore>:
 800586e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005872:	460c      	mov	r4, r1
 8005874:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8005876:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800587a:	4299      	cmp	r1, r3
 800587c:	d11b      	bne.n	80058b6 <__submore+0x48>
 800587e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005882:	f7ff f875 	bl	8004970 <_malloc_r>
 8005886:	b918      	cbnz	r0, 8005890 <__submore+0x22>
 8005888:	f04f 30ff 	mov.w	r0, #4294967295
 800588c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005890:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005894:	63a3      	str	r3, [r4, #56]	@ 0x38
 8005896:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800589a:	6360      	str	r0, [r4, #52]	@ 0x34
 800589c:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 80058a0:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80058a4:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 80058a8:	7043      	strb	r3, [r0, #1]
 80058aa:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80058ae:	7003      	strb	r3, [r0, #0]
 80058b0:	6020      	str	r0, [r4, #0]
 80058b2:	2000      	movs	r0, #0
 80058b4:	e7ea      	b.n	800588c <__submore+0x1e>
 80058b6:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 80058b8:	0077      	lsls	r7, r6, #1
 80058ba:	463a      	mov	r2, r7
 80058bc:	f000 f85d 	bl	800597a <_realloc_r>
 80058c0:	4605      	mov	r5, r0
 80058c2:	2800      	cmp	r0, #0
 80058c4:	d0e0      	beq.n	8005888 <__submore+0x1a>
 80058c6:	eb00 0806 	add.w	r8, r0, r6
 80058ca:	4601      	mov	r1, r0
 80058cc:	4632      	mov	r2, r6
 80058ce:	4640      	mov	r0, r8
 80058d0:	f000 f83e 	bl	8005950 <memcpy>
 80058d4:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 80058d8:	f8c4 8000 	str.w	r8, [r4]
 80058dc:	e7e9      	b.n	80058b2 <__submore+0x44>

080058de <memmove>:
 80058de:	4288      	cmp	r0, r1
 80058e0:	b510      	push	{r4, lr}
 80058e2:	eb01 0402 	add.w	r4, r1, r2
 80058e6:	d902      	bls.n	80058ee <memmove+0x10>
 80058e8:	4284      	cmp	r4, r0
 80058ea:	4623      	mov	r3, r4
 80058ec:	d807      	bhi.n	80058fe <memmove+0x20>
 80058ee:	1e43      	subs	r3, r0, #1
 80058f0:	42a1      	cmp	r1, r4
 80058f2:	d008      	beq.n	8005906 <memmove+0x28>
 80058f4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80058f8:	f803 2f01 	strb.w	r2, [r3, #1]!
 80058fc:	e7f8      	b.n	80058f0 <memmove+0x12>
 80058fe:	4601      	mov	r1, r0
 8005900:	4402      	add	r2, r0
 8005902:	428a      	cmp	r2, r1
 8005904:	d100      	bne.n	8005908 <memmove+0x2a>
 8005906:	bd10      	pop	{r4, pc}
 8005908:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800590c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005910:	e7f7      	b.n	8005902 <memmove+0x24>
	...

08005914 <_sbrk_r>:
 8005914:	b538      	push	{r3, r4, r5, lr}
 8005916:	2300      	movs	r3, #0
 8005918:	4d05      	ldr	r5, [pc, #20]	@ (8005930 <_sbrk_r+0x1c>)
 800591a:	4604      	mov	r4, r0
 800591c:	4608      	mov	r0, r1
 800591e:	602b      	str	r3, [r5, #0]
 8005920:	f7fc f87a 	bl	8001a18 <_sbrk>
 8005924:	1c43      	adds	r3, r0, #1
 8005926:	d102      	bne.n	800592e <_sbrk_r+0x1a>
 8005928:	682b      	ldr	r3, [r5, #0]
 800592a:	b103      	cbz	r3, 800592e <_sbrk_r+0x1a>
 800592c:	6023      	str	r3, [r4, #0]
 800592e:	bd38      	pop	{r3, r4, r5, pc}
 8005930:	20000334 	.word	0x20000334

08005934 <memchr>:
 8005934:	4603      	mov	r3, r0
 8005936:	b510      	push	{r4, lr}
 8005938:	b2c9      	uxtb	r1, r1
 800593a:	4402      	add	r2, r0
 800593c:	4293      	cmp	r3, r2
 800593e:	4618      	mov	r0, r3
 8005940:	d101      	bne.n	8005946 <memchr+0x12>
 8005942:	2000      	movs	r0, #0
 8005944:	e003      	b.n	800594e <memchr+0x1a>
 8005946:	7804      	ldrb	r4, [r0, #0]
 8005948:	3301      	adds	r3, #1
 800594a:	428c      	cmp	r4, r1
 800594c:	d1f6      	bne.n	800593c <memchr+0x8>
 800594e:	bd10      	pop	{r4, pc}

08005950 <memcpy>:
 8005950:	440a      	add	r2, r1
 8005952:	4291      	cmp	r1, r2
 8005954:	f100 33ff 	add.w	r3, r0, #4294967295
 8005958:	d100      	bne.n	800595c <memcpy+0xc>
 800595a:	4770      	bx	lr
 800595c:	b510      	push	{r4, lr}
 800595e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005962:	4291      	cmp	r1, r2
 8005964:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005968:	d1f9      	bne.n	800595e <memcpy+0xe>
 800596a:	bd10      	pop	{r4, pc}

0800596c <abort>:
 800596c:	2006      	movs	r0, #6
 800596e:	b508      	push	{r3, lr}
 8005970:	f000 fb1a 	bl	8005fa8 <raise>
 8005974:	2001      	movs	r0, #1
 8005976:	f7fb ffda 	bl	800192e <_exit>

0800597a <_realloc_r>:
 800597a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800597e:	4680      	mov	r8, r0
 8005980:	4615      	mov	r5, r2
 8005982:	460c      	mov	r4, r1
 8005984:	b921      	cbnz	r1, 8005990 <_realloc_r+0x16>
 8005986:	4611      	mov	r1, r2
 8005988:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800598c:	f7fe bff0 	b.w	8004970 <_malloc_r>
 8005990:	b92a      	cbnz	r2, 800599e <_realloc_r+0x24>
 8005992:	f7fe ff7b 	bl	800488c <_free_r>
 8005996:	2400      	movs	r4, #0
 8005998:	4620      	mov	r0, r4
 800599a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800599e:	f000 fb1f 	bl	8005fe0 <_malloc_usable_size_r>
 80059a2:	4285      	cmp	r5, r0
 80059a4:	4606      	mov	r6, r0
 80059a6:	d802      	bhi.n	80059ae <_realloc_r+0x34>
 80059a8:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80059ac:	d8f4      	bhi.n	8005998 <_realloc_r+0x1e>
 80059ae:	4629      	mov	r1, r5
 80059b0:	4640      	mov	r0, r8
 80059b2:	f7fe ffdd 	bl	8004970 <_malloc_r>
 80059b6:	4607      	mov	r7, r0
 80059b8:	2800      	cmp	r0, #0
 80059ba:	d0ec      	beq.n	8005996 <_realloc_r+0x1c>
 80059bc:	42b5      	cmp	r5, r6
 80059be:	462a      	mov	r2, r5
 80059c0:	4621      	mov	r1, r4
 80059c2:	bf28      	it	cs
 80059c4:	4632      	movcs	r2, r6
 80059c6:	f7ff ffc3 	bl	8005950 <memcpy>
 80059ca:	4621      	mov	r1, r4
 80059cc:	4640      	mov	r0, r8
 80059ce:	f7fe ff5d 	bl	800488c <_free_r>
 80059d2:	463c      	mov	r4, r7
 80059d4:	e7e0      	b.n	8005998 <_realloc_r+0x1e>
	...

080059d8 <_strtol_l.constprop.0>:
 80059d8:	2b24      	cmp	r3, #36	@ 0x24
 80059da:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059de:	4686      	mov	lr, r0
 80059e0:	4690      	mov	r8, r2
 80059e2:	d801      	bhi.n	80059e8 <_strtol_l.constprop.0+0x10>
 80059e4:	2b01      	cmp	r3, #1
 80059e6:	d106      	bne.n	80059f6 <_strtol_l.constprop.0+0x1e>
 80059e8:	f7fe ff04 	bl	80047f4 <__errno>
 80059ec:	2316      	movs	r3, #22
 80059ee:	6003      	str	r3, [r0, #0]
 80059f0:	2000      	movs	r0, #0
 80059f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059f6:	460d      	mov	r5, r1
 80059f8:	4833      	ldr	r0, [pc, #204]	@ (8005ac8 <_strtol_l.constprop.0+0xf0>)
 80059fa:	462a      	mov	r2, r5
 80059fc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005a00:	5d06      	ldrb	r6, [r0, r4]
 8005a02:	f016 0608 	ands.w	r6, r6, #8
 8005a06:	d1f8      	bne.n	80059fa <_strtol_l.constprop.0+0x22>
 8005a08:	2c2d      	cmp	r4, #45	@ 0x2d
 8005a0a:	d12d      	bne.n	8005a68 <_strtol_l.constprop.0+0x90>
 8005a0c:	2601      	movs	r6, #1
 8005a0e:	782c      	ldrb	r4, [r5, #0]
 8005a10:	1c95      	adds	r5, r2, #2
 8005a12:	f033 0210 	bics.w	r2, r3, #16
 8005a16:	d109      	bne.n	8005a2c <_strtol_l.constprop.0+0x54>
 8005a18:	2c30      	cmp	r4, #48	@ 0x30
 8005a1a:	d12a      	bne.n	8005a72 <_strtol_l.constprop.0+0x9a>
 8005a1c:	782a      	ldrb	r2, [r5, #0]
 8005a1e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005a22:	2a58      	cmp	r2, #88	@ 0x58
 8005a24:	d125      	bne.n	8005a72 <_strtol_l.constprop.0+0x9a>
 8005a26:	2310      	movs	r3, #16
 8005a28:	786c      	ldrb	r4, [r5, #1]
 8005a2a:	3502      	adds	r5, #2
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8005a32:	f10c 3cff 	add.w	ip, ip, #4294967295
 8005a36:	fbbc f9f3 	udiv	r9, ip, r3
 8005a3a:	4610      	mov	r0, r2
 8005a3c:	fb03 ca19 	mls	sl, r3, r9, ip
 8005a40:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8005a44:	2f09      	cmp	r7, #9
 8005a46:	d81b      	bhi.n	8005a80 <_strtol_l.constprop.0+0xa8>
 8005a48:	463c      	mov	r4, r7
 8005a4a:	42a3      	cmp	r3, r4
 8005a4c:	dd27      	ble.n	8005a9e <_strtol_l.constprop.0+0xc6>
 8005a4e:	1c57      	adds	r7, r2, #1
 8005a50:	d007      	beq.n	8005a62 <_strtol_l.constprop.0+0x8a>
 8005a52:	4581      	cmp	r9, r0
 8005a54:	d320      	bcc.n	8005a98 <_strtol_l.constprop.0+0xc0>
 8005a56:	d101      	bne.n	8005a5c <_strtol_l.constprop.0+0x84>
 8005a58:	45a2      	cmp	sl, r4
 8005a5a:	db1d      	blt.n	8005a98 <_strtol_l.constprop.0+0xc0>
 8005a5c:	2201      	movs	r2, #1
 8005a5e:	fb00 4003 	mla	r0, r0, r3, r4
 8005a62:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005a66:	e7eb      	b.n	8005a40 <_strtol_l.constprop.0+0x68>
 8005a68:	2c2b      	cmp	r4, #43	@ 0x2b
 8005a6a:	bf04      	itt	eq
 8005a6c:	782c      	ldrbeq	r4, [r5, #0]
 8005a6e:	1c95      	addeq	r5, r2, #2
 8005a70:	e7cf      	b.n	8005a12 <_strtol_l.constprop.0+0x3a>
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d1da      	bne.n	8005a2c <_strtol_l.constprop.0+0x54>
 8005a76:	2c30      	cmp	r4, #48	@ 0x30
 8005a78:	bf0c      	ite	eq
 8005a7a:	2308      	moveq	r3, #8
 8005a7c:	230a      	movne	r3, #10
 8005a7e:	e7d5      	b.n	8005a2c <_strtol_l.constprop.0+0x54>
 8005a80:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8005a84:	2f19      	cmp	r7, #25
 8005a86:	d801      	bhi.n	8005a8c <_strtol_l.constprop.0+0xb4>
 8005a88:	3c37      	subs	r4, #55	@ 0x37
 8005a8a:	e7de      	b.n	8005a4a <_strtol_l.constprop.0+0x72>
 8005a8c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8005a90:	2f19      	cmp	r7, #25
 8005a92:	d804      	bhi.n	8005a9e <_strtol_l.constprop.0+0xc6>
 8005a94:	3c57      	subs	r4, #87	@ 0x57
 8005a96:	e7d8      	b.n	8005a4a <_strtol_l.constprop.0+0x72>
 8005a98:	f04f 32ff 	mov.w	r2, #4294967295
 8005a9c:	e7e1      	b.n	8005a62 <_strtol_l.constprop.0+0x8a>
 8005a9e:	1c53      	adds	r3, r2, #1
 8005aa0:	d108      	bne.n	8005ab4 <_strtol_l.constprop.0+0xdc>
 8005aa2:	2322      	movs	r3, #34	@ 0x22
 8005aa4:	4660      	mov	r0, ip
 8005aa6:	f8ce 3000 	str.w	r3, [lr]
 8005aaa:	f1b8 0f00 	cmp.w	r8, #0
 8005aae:	d0a0      	beq.n	80059f2 <_strtol_l.constprop.0+0x1a>
 8005ab0:	1e69      	subs	r1, r5, #1
 8005ab2:	e006      	b.n	8005ac2 <_strtol_l.constprop.0+0xea>
 8005ab4:	b106      	cbz	r6, 8005ab8 <_strtol_l.constprop.0+0xe0>
 8005ab6:	4240      	negs	r0, r0
 8005ab8:	f1b8 0f00 	cmp.w	r8, #0
 8005abc:	d099      	beq.n	80059f2 <_strtol_l.constprop.0+0x1a>
 8005abe:	2a00      	cmp	r2, #0
 8005ac0:	d1f6      	bne.n	8005ab0 <_strtol_l.constprop.0+0xd8>
 8005ac2:	f8c8 1000 	str.w	r1, [r8]
 8005ac6:	e794      	b.n	80059f2 <_strtol_l.constprop.0+0x1a>
 8005ac8:	0800628a 	.word	0x0800628a

08005acc <_strtol_r>:
 8005acc:	f7ff bf84 	b.w	80059d8 <_strtol_l.constprop.0>

08005ad0 <_strtoul_l.constprop.0>:
 8005ad0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005ad4:	4686      	mov	lr, r0
 8005ad6:	460d      	mov	r5, r1
 8005ad8:	4e33      	ldr	r6, [pc, #204]	@ (8005ba8 <_strtoul_l.constprop.0+0xd8>)
 8005ada:	4628      	mov	r0, r5
 8005adc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005ae0:	5d37      	ldrb	r7, [r6, r4]
 8005ae2:	f017 0708 	ands.w	r7, r7, #8
 8005ae6:	d1f8      	bne.n	8005ada <_strtoul_l.constprop.0+0xa>
 8005ae8:	2c2d      	cmp	r4, #45	@ 0x2d
 8005aea:	d12f      	bne.n	8005b4c <_strtoul_l.constprop.0+0x7c>
 8005aec:	2701      	movs	r7, #1
 8005aee:	782c      	ldrb	r4, [r5, #0]
 8005af0:	1c85      	adds	r5, r0, #2
 8005af2:	f033 0010 	bics.w	r0, r3, #16
 8005af6:	d109      	bne.n	8005b0c <_strtoul_l.constprop.0+0x3c>
 8005af8:	2c30      	cmp	r4, #48	@ 0x30
 8005afa:	d12c      	bne.n	8005b56 <_strtoul_l.constprop.0+0x86>
 8005afc:	7828      	ldrb	r0, [r5, #0]
 8005afe:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8005b02:	2858      	cmp	r0, #88	@ 0x58
 8005b04:	d127      	bne.n	8005b56 <_strtoul_l.constprop.0+0x86>
 8005b06:	2310      	movs	r3, #16
 8005b08:	786c      	ldrb	r4, [r5, #1]
 8005b0a:	3502      	adds	r5, #2
 8005b0c:	f04f 38ff 	mov.w	r8, #4294967295
 8005b10:	fbb8 f8f3 	udiv	r8, r8, r3
 8005b14:	2600      	movs	r6, #0
 8005b16:	fb03 f908 	mul.w	r9, r3, r8
 8005b1a:	4630      	mov	r0, r6
 8005b1c:	ea6f 0909 	mvn.w	r9, r9
 8005b20:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8005b24:	f1bc 0f09 	cmp.w	ip, #9
 8005b28:	d81c      	bhi.n	8005b64 <_strtoul_l.constprop.0+0x94>
 8005b2a:	4664      	mov	r4, ip
 8005b2c:	42a3      	cmp	r3, r4
 8005b2e:	dd2a      	ble.n	8005b86 <_strtoul_l.constprop.0+0xb6>
 8005b30:	f1b6 3fff 	cmp.w	r6, #4294967295
 8005b34:	d007      	beq.n	8005b46 <_strtoul_l.constprop.0+0x76>
 8005b36:	4580      	cmp	r8, r0
 8005b38:	d322      	bcc.n	8005b80 <_strtoul_l.constprop.0+0xb0>
 8005b3a:	d101      	bne.n	8005b40 <_strtoul_l.constprop.0+0x70>
 8005b3c:	45a1      	cmp	r9, r4
 8005b3e:	db1f      	blt.n	8005b80 <_strtoul_l.constprop.0+0xb0>
 8005b40:	2601      	movs	r6, #1
 8005b42:	fb00 4003 	mla	r0, r0, r3, r4
 8005b46:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005b4a:	e7e9      	b.n	8005b20 <_strtoul_l.constprop.0+0x50>
 8005b4c:	2c2b      	cmp	r4, #43	@ 0x2b
 8005b4e:	bf04      	itt	eq
 8005b50:	782c      	ldrbeq	r4, [r5, #0]
 8005b52:	1c85      	addeq	r5, r0, #2
 8005b54:	e7cd      	b.n	8005af2 <_strtoul_l.constprop.0+0x22>
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d1d8      	bne.n	8005b0c <_strtoul_l.constprop.0+0x3c>
 8005b5a:	2c30      	cmp	r4, #48	@ 0x30
 8005b5c:	bf0c      	ite	eq
 8005b5e:	2308      	moveq	r3, #8
 8005b60:	230a      	movne	r3, #10
 8005b62:	e7d3      	b.n	8005b0c <_strtoul_l.constprop.0+0x3c>
 8005b64:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8005b68:	f1bc 0f19 	cmp.w	ip, #25
 8005b6c:	d801      	bhi.n	8005b72 <_strtoul_l.constprop.0+0xa2>
 8005b6e:	3c37      	subs	r4, #55	@ 0x37
 8005b70:	e7dc      	b.n	8005b2c <_strtoul_l.constprop.0+0x5c>
 8005b72:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8005b76:	f1bc 0f19 	cmp.w	ip, #25
 8005b7a:	d804      	bhi.n	8005b86 <_strtoul_l.constprop.0+0xb6>
 8005b7c:	3c57      	subs	r4, #87	@ 0x57
 8005b7e:	e7d5      	b.n	8005b2c <_strtoul_l.constprop.0+0x5c>
 8005b80:	f04f 36ff 	mov.w	r6, #4294967295
 8005b84:	e7df      	b.n	8005b46 <_strtoul_l.constprop.0+0x76>
 8005b86:	1c73      	adds	r3, r6, #1
 8005b88:	d106      	bne.n	8005b98 <_strtoul_l.constprop.0+0xc8>
 8005b8a:	2322      	movs	r3, #34	@ 0x22
 8005b8c:	4630      	mov	r0, r6
 8005b8e:	f8ce 3000 	str.w	r3, [lr]
 8005b92:	b932      	cbnz	r2, 8005ba2 <_strtoul_l.constprop.0+0xd2>
 8005b94:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005b98:	b107      	cbz	r7, 8005b9c <_strtoul_l.constprop.0+0xcc>
 8005b9a:	4240      	negs	r0, r0
 8005b9c:	2a00      	cmp	r2, #0
 8005b9e:	d0f9      	beq.n	8005b94 <_strtoul_l.constprop.0+0xc4>
 8005ba0:	b106      	cbz	r6, 8005ba4 <_strtoul_l.constprop.0+0xd4>
 8005ba2:	1e69      	subs	r1, r5, #1
 8005ba4:	6011      	str	r1, [r2, #0]
 8005ba6:	e7f5      	b.n	8005b94 <_strtoul_l.constprop.0+0xc4>
 8005ba8:	0800628a 	.word	0x0800628a

08005bac <_strtoul_r>:
 8005bac:	f7ff bf90 	b.w	8005ad0 <_strtoul_l.constprop.0>

08005bb0 <__sfputc_r>:
 8005bb0:	6893      	ldr	r3, [r2, #8]
 8005bb2:	b410      	push	{r4}
 8005bb4:	3b01      	subs	r3, #1
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	6093      	str	r3, [r2, #8]
 8005bba:	da07      	bge.n	8005bcc <__sfputc_r+0x1c>
 8005bbc:	6994      	ldr	r4, [r2, #24]
 8005bbe:	42a3      	cmp	r3, r4
 8005bc0:	db01      	blt.n	8005bc6 <__sfputc_r+0x16>
 8005bc2:	290a      	cmp	r1, #10
 8005bc4:	d102      	bne.n	8005bcc <__sfputc_r+0x1c>
 8005bc6:	bc10      	pop	{r4}
 8005bc8:	f000 b932 	b.w	8005e30 <__swbuf_r>
 8005bcc:	6813      	ldr	r3, [r2, #0]
 8005bce:	1c58      	adds	r0, r3, #1
 8005bd0:	6010      	str	r0, [r2, #0]
 8005bd2:	7019      	strb	r1, [r3, #0]
 8005bd4:	4608      	mov	r0, r1
 8005bd6:	bc10      	pop	{r4}
 8005bd8:	4770      	bx	lr

08005bda <__sfputs_r>:
 8005bda:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bdc:	4606      	mov	r6, r0
 8005bde:	460f      	mov	r7, r1
 8005be0:	4614      	mov	r4, r2
 8005be2:	18d5      	adds	r5, r2, r3
 8005be4:	42ac      	cmp	r4, r5
 8005be6:	d101      	bne.n	8005bec <__sfputs_r+0x12>
 8005be8:	2000      	movs	r0, #0
 8005bea:	e007      	b.n	8005bfc <__sfputs_r+0x22>
 8005bec:	463a      	mov	r2, r7
 8005bee:	4630      	mov	r0, r6
 8005bf0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005bf4:	f7ff ffdc 	bl	8005bb0 <__sfputc_r>
 8005bf8:	1c43      	adds	r3, r0, #1
 8005bfa:	d1f3      	bne.n	8005be4 <__sfputs_r+0xa>
 8005bfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005c00 <_vfiprintf_r>:
 8005c00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c04:	460d      	mov	r5, r1
 8005c06:	4614      	mov	r4, r2
 8005c08:	4698      	mov	r8, r3
 8005c0a:	4606      	mov	r6, r0
 8005c0c:	b09d      	sub	sp, #116	@ 0x74
 8005c0e:	b118      	cbz	r0, 8005c18 <_vfiprintf_r+0x18>
 8005c10:	6a03      	ldr	r3, [r0, #32]
 8005c12:	b90b      	cbnz	r3, 8005c18 <_vfiprintf_r+0x18>
 8005c14:	f7fe fc72 	bl	80044fc <__sinit>
 8005c18:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005c1a:	07d9      	lsls	r1, r3, #31
 8005c1c:	d405      	bmi.n	8005c2a <_vfiprintf_r+0x2a>
 8005c1e:	89ab      	ldrh	r3, [r5, #12]
 8005c20:	059a      	lsls	r2, r3, #22
 8005c22:	d402      	bmi.n	8005c2a <_vfiprintf_r+0x2a>
 8005c24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005c26:	f7fe fe10 	bl	800484a <__retarget_lock_acquire_recursive>
 8005c2a:	89ab      	ldrh	r3, [r5, #12]
 8005c2c:	071b      	lsls	r3, r3, #28
 8005c2e:	d501      	bpl.n	8005c34 <_vfiprintf_r+0x34>
 8005c30:	692b      	ldr	r3, [r5, #16]
 8005c32:	b99b      	cbnz	r3, 8005c5c <_vfiprintf_r+0x5c>
 8005c34:	4629      	mov	r1, r5
 8005c36:	4630      	mov	r0, r6
 8005c38:	f000 f938 	bl	8005eac <__swsetup_r>
 8005c3c:	b170      	cbz	r0, 8005c5c <_vfiprintf_r+0x5c>
 8005c3e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005c40:	07dc      	lsls	r4, r3, #31
 8005c42:	d504      	bpl.n	8005c4e <_vfiprintf_r+0x4e>
 8005c44:	f04f 30ff 	mov.w	r0, #4294967295
 8005c48:	b01d      	add	sp, #116	@ 0x74
 8005c4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c4e:	89ab      	ldrh	r3, [r5, #12]
 8005c50:	0598      	lsls	r0, r3, #22
 8005c52:	d4f7      	bmi.n	8005c44 <_vfiprintf_r+0x44>
 8005c54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005c56:	f7fe fdf9 	bl	800484c <__retarget_lock_release_recursive>
 8005c5a:	e7f3      	b.n	8005c44 <_vfiprintf_r+0x44>
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c60:	2320      	movs	r3, #32
 8005c62:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005c66:	2330      	movs	r3, #48	@ 0x30
 8005c68:	f04f 0901 	mov.w	r9, #1
 8005c6c:	f8cd 800c 	str.w	r8, [sp, #12]
 8005c70:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8005e1c <_vfiprintf_r+0x21c>
 8005c74:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005c78:	4623      	mov	r3, r4
 8005c7a:	469a      	mov	sl, r3
 8005c7c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005c80:	b10a      	cbz	r2, 8005c86 <_vfiprintf_r+0x86>
 8005c82:	2a25      	cmp	r2, #37	@ 0x25
 8005c84:	d1f9      	bne.n	8005c7a <_vfiprintf_r+0x7a>
 8005c86:	ebba 0b04 	subs.w	fp, sl, r4
 8005c8a:	d00b      	beq.n	8005ca4 <_vfiprintf_r+0xa4>
 8005c8c:	465b      	mov	r3, fp
 8005c8e:	4622      	mov	r2, r4
 8005c90:	4629      	mov	r1, r5
 8005c92:	4630      	mov	r0, r6
 8005c94:	f7ff ffa1 	bl	8005bda <__sfputs_r>
 8005c98:	3001      	adds	r0, #1
 8005c9a:	f000 80a7 	beq.w	8005dec <_vfiprintf_r+0x1ec>
 8005c9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005ca0:	445a      	add	r2, fp
 8005ca2:	9209      	str	r2, [sp, #36]	@ 0x24
 8005ca4:	f89a 3000 	ldrb.w	r3, [sl]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	f000 809f 	beq.w	8005dec <_vfiprintf_r+0x1ec>
 8005cae:	2300      	movs	r3, #0
 8005cb0:	f04f 32ff 	mov.w	r2, #4294967295
 8005cb4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005cb8:	f10a 0a01 	add.w	sl, sl, #1
 8005cbc:	9304      	str	r3, [sp, #16]
 8005cbe:	9307      	str	r3, [sp, #28]
 8005cc0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005cc4:	931a      	str	r3, [sp, #104]	@ 0x68
 8005cc6:	4654      	mov	r4, sl
 8005cc8:	2205      	movs	r2, #5
 8005cca:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005cce:	4853      	ldr	r0, [pc, #332]	@ (8005e1c <_vfiprintf_r+0x21c>)
 8005cd0:	f7ff fe30 	bl	8005934 <memchr>
 8005cd4:	9a04      	ldr	r2, [sp, #16]
 8005cd6:	b9d8      	cbnz	r0, 8005d10 <_vfiprintf_r+0x110>
 8005cd8:	06d1      	lsls	r1, r2, #27
 8005cda:	bf44      	itt	mi
 8005cdc:	2320      	movmi	r3, #32
 8005cde:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005ce2:	0713      	lsls	r3, r2, #28
 8005ce4:	bf44      	itt	mi
 8005ce6:	232b      	movmi	r3, #43	@ 0x2b
 8005ce8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005cec:	f89a 3000 	ldrb.w	r3, [sl]
 8005cf0:	2b2a      	cmp	r3, #42	@ 0x2a
 8005cf2:	d015      	beq.n	8005d20 <_vfiprintf_r+0x120>
 8005cf4:	4654      	mov	r4, sl
 8005cf6:	2000      	movs	r0, #0
 8005cf8:	f04f 0c0a 	mov.w	ip, #10
 8005cfc:	9a07      	ldr	r2, [sp, #28]
 8005cfe:	4621      	mov	r1, r4
 8005d00:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005d04:	3b30      	subs	r3, #48	@ 0x30
 8005d06:	2b09      	cmp	r3, #9
 8005d08:	d94b      	bls.n	8005da2 <_vfiprintf_r+0x1a2>
 8005d0a:	b1b0      	cbz	r0, 8005d3a <_vfiprintf_r+0x13a>
 8005d0c:	9207      	str	r2, [sp, #28]
 8005d0e:	e014      	b.n	8005d3a <_vfiprintf_r+0x13a>
 8005d10:	eba0 0308 	sub.w	r3, r0, r8
 8005d14:	fa09 f303 	lsl.w	r3, r9, r3
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	46a2      	mov	sl, r4
 8005d1c:	9304      	str	r3, [sp, #16]
 8005d1e:	e7d2      	b.n	8005cc6 <_vfiprintf_r+0xc6>
 8005d20:	9b03      	ldr	r3, [sp, #12]
 8005d22:	1d19      	adds	r1, r3, #4
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	9103      	str	r1, [sp, #12]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	bfbb      	ittet	lt
 8005d2c:	425b      	neglt	r3, r3
 8005d2e:	f042 0202 	orrlt.w	r2, r2, #2
 8005d32:	9307      	strge	r3, [sp, #28]
 8005d34:	9307      	strlt	r3, [sp, #28]
 8005d36:	bfb8      	it	lt
 8005d38:	9204      	strlt	r2, [sp, #16]
 8005d3a:	7823      	ldrb	r3, [r4, #0]
 8005d3c:	2b2e      	cmp	r3, #46	@ 0x2e
 8005d3e:	d10a      	bne.n	8005d56 <_vfiprintf_r+0x156>
 8005d40:	7863      	ldrb	r3, [r4, #1]
 8005d42:	2b2a      	cmp	r3, #42	@ 0x2a
 8005d44:	d132      	bne.n	8005dac <_vfiprintf_r+0x1ac>
 8005d46:	9b03      	ldr	r3, [sp, #12]
 8005d48:	3402      	adds	r4, #2
 8005d4a:	1d1a      	adds	r2, r3, #4
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	9203      	str	r2, [sp, #12]
 8005d50:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005d54:	9305      	str	r3, [sp, #20]
 8005d56:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8005e20 <_vfiprintf_r+0x220>
 8005d5a:	2203      	movs	r2, #3
 8005d5c:	4650      	mov	r0, sl
 8005d5e:	7821      	ldrb	r1, [r4, #0]
 8005d60:	f7ff fde8 	bl	8005934 <memchr>
 8005d64:	b138      	cbz	r0, 8005d76 <_vfiprintf_r+0x176>
 8005d66:	2240      	movs	r2, #64	@ 0x40
 8005d68:	9b04      	ldr	r3, [sp, #16]
 8005d6a:	eba0 000a 	sub.w	r0, r0, sl
 8005d6e:	4082      	lsls	r2, r0
 8005d70:	4313      	orrs	r3, r2
 8005d72:	3401      	adds	r4, #1
 8005d74:	9304      	str	r3, [sp, #16]
 8005d76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d7a:	2206      	movs	r2, #6
 8005d7c:	4829      	ldr	r0, [pc, #164]	@ (8005e24 <_vfiprintf_r+0x224>)
 8005d7e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005d82:	f7ff fdd7 	bl	8005934 <memchr>
 8005d86:	2800      	cmp	r0, #0
 8005d88:	d03f      	beq.n	8005e0a <_vfiprintf_r+0x20a>
 8005d8a:	4b27      	ldr	r3, [pc, #156]	@ (8005e28 <_vfiprintf_r+0x228>)
 8005d8c:	bb1b      	cbnz	r3, 8005dd6 <_vfiprintf_r+0x1d6>
 8005d8e:	9b03      	ldr	r3, [sp, #12]
 8005d90:	3307      	adds	r3, #7
 8005d92:	f023 0307 	bic.w	r3, r3, #7
 8005d96:	3308      	adds	r3, #8
 8005d98:	9303      	str	r3, [sp, #12]
 8005d9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d9c:	443b      	add	r3, r7
 8005d9e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005da0:	e76a      	b.n	8005c78 <_vfiprintf_r+0x78>
 8005da2:	460c      	mov	r4, r1
 8005da4:	2001      	movs	r0, #1
 8005da6:	fb0c 3202 	mla	r2, ip, r2, r3
 8005daa:	e7a8      	b.n	8005cfe <_vfiprintf_r+0xfe>
 8005dac:	2300      	movs	r3, #0
 8005dae:	f04f 0c0a 	mov.w	ip, #10
 8005db2:	4619      	mov	r1, r3
 8005db4:	3401      	adds	r4, #1
 8005db6:	9305      	str	r3, [sp, #20]
 8005db8:	4620      	mov	r0, r4
 8005dba:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005dbe:	3a30      	subs	r2, #48	@ 0x30
 8005dc0:	2a09      	cmp	r2, #9
 8005dc2:	d903      	bls.n	8005dcc <_vfiprintf_r+0x1cc>
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d0c6      	beq.n	8005d56 <_vfiprintf_r+0x156>
 8005dc8:	9105      	str	r1, [sp, #20]
 8005dca:	e7c4      	b.n	8005d56 <_vfiprintf_r+0x156>
 8005dcc:	4604      	mov	r4, r0
 8005dce:	2301      	movs	r3, #1
 8005dd0:	fb0c 2101 	mla	r1, ip, r1, r2
 8005dd4:	e7f0      	b.n	8005db8 <_vfiprintf_r+0x1b8>
 8005dd6:	ab03      	add	r3, sp, #12
 8005dd8:	9300      	str	r3, [sp, #0]
 8005dda:	462a      	mov	r2, r5
 8005ddc:	4630      	mov	r0, r6
 8005dde:	4b13      	ldr	r3, [pc, #76]	@ (8005e2c <_vfiprintf_r+0x22c>)
 8005de0:	a904      	add	r1, sp, #16
 8005de2:	f3af 8000 	nop.w
 8005de6:	4607      	mov	r7, r0
 8005de8:	1c78      	adds	r0, r7, #1
 8005dea:	d1d6      	bne.n	8005d9a <_vfiprintf_r+0x19a>
 8005dec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005dee:	07d9      	lsls	r1, r3, #31
 8005df0:	d405      	bmi.n	8005dfe <_vfiprintf_r+0x1fe>
 8005df2:	89ab      	ldrh	r3, [r5, #12]
 8005df4:	059a      	lsls	r2, r3, #22
 8005df6:	d402      	bmi.n	8005dfe <_vfiprintf_r+0x1fe>
 8005df8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005dfa:	f7fe fd27 	bl	800484c <__retarget_lock_release_recursive>
 8005dfe:	89ab      	ldrh	r3, [r5, #12]
 8005e00:	065b      	lsls	r3, r3, #25
 8005e02:	f53f af1f 	bmi.w	8005c44 <_vfiprintf_r+0x44>
 8005e06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005e08:	e71e      	b.n	8005c48 <_vfiprintf_r+0x48>
 8005e0a:	ab03      	add	r3, sp, #12
 8005e0c:	9300      	str	r3, [sp, #0]
 8005e0e:	462a      	mov	r2, r5
 8005e10:	4630      	mov	r0, r6
 8005e12:	4b06      	ldr	r3, [pc, #24]	@ (8005e2c <_vfiprintf_r+0x22c>)
 8005e14:	a904      	add	r1, sp, #16
 8005e16:	f7ff f9cb 	bl	80051b0 <_printf_i>
 8005e1a:	e7e4      	b.n	8005de6 <_vfiprintf_r+0x1e6>
 8005e1c:	0800623b 	.word	0x0800623b
 8005e20:	08006241 	.word	0x08006241
 8005e24:	08006245 	.word	0x08006245
 8005e28:	00000000 	.word	0x00000000
 8005e2c:	08005bdb 	.word	0x08005bdb

08005e30 <__swbuf_r>:
 8005e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e32:	460e      	mov	r6, r1
 8005e34:	4614      	mov	r4, r2
 8005e36:	4605      	mov	r5, r0
 8005e38:	b118      	cbz	r0, 8005e42 <__swbuf_r+0x12>
 8005e3a:	6a03      	ldr	r3, [r0, #32]
 8005e3c:	b90b      	cbnz	r3, 8005e42 <__swbuf_r+0x12>
 8005e3e:	f7fe fb5d 	bl	80044fc <__sinit>
 8005e42:	69a3      	ldr	r3, [r4, #24]
 8005e44:	60a3      	str	r3, [r4, #8]
 8005e46:	89a3      	ldrh	r3, [r4, #12]
 8005e48:	071a      	lsls	r2, r3, #28
 8005e4a:	d501      	bpl.n	8005e50 <__swbuf_r+0x20>
 8005e4c:	6923      	ldr	r3, [r4, #16]
 8005e4e:	b943      	cbnz	r3, 8005e62 <__swbuf_r+0x32>
 8005e50:	4621      	mov	r1, r4
 8005e52:	4628      	mov	r0, r5
 8005e54:	f000 f82a 	bl	8005eac <__swsetup_r>
 8005e58:	b118      	cbz	r0, 8005e62 <__swbuf_r+0x32>
 8005e5a:	f04f 37ff 	mov.w	r7, #4294967295
 8005e5e:	4638      	mov	r0, r7
 8005e60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e62:	6823      	ldr	r3, [r4, #0]
 8005e64:	6922      	ldr	r2, [r4, #16]
 8005e66:	b2f6      	uxtb	r6, r6
 8005e68:	1a98      	subs	r0, r3, r2
 8005e6a:	6963      	ldr	r3, [r4, #20]
 8005e6c:	4637      	mov	r7, r6
 8005e6e:	4283      	cmp	r3, r0
 8005e70:	dc05      	bgt.n	8005e7e <__swbuf_r+0x4e>
 8005e72:	4621      	mov	r1, r4
 8005e74:	4628      	mov	r0, r5
 8005e76:	f7ff fc87 	bl	8005788 <_fflush_r>
 8005e7a:	2800      	cmp	r0, #0
 8005e7c:	d1ed      	bne.n	8005e5a <__swbuf_r+0x2a>
 8005e7e:	68a3      	ldr	r3, [r4, #8]
 8005e80:	3b01      	subs	r3, #1
 8005e82:	60a3      	str	r3, [r4, #8]
 8005e84:	6823      	ldr	r3, [r4, #0]
 8005e86:	1c5a      	adds	r2, r3, #1
 8005e88:	6022      	str	r2, [r4, #0]
 8005e8a:	701e      	strb	r6, [r3, #0]
 8005e8c:	6962      	ldr	r2, [r4, #20]
 8005e8e:	1c43      	adds	r3, r0, #1
 8005e90:	429a      	cmp	r2, r3
 8005e92:	d004      	beq.n	8005e9e <__swbuf_r+0x6e>
 8005e94:	89a3      	ldrh	r3, [r4, #12]
 8005e96:	07db      	lsls	r3, r3, #31
 8005e98:	d5e1      	bpl.n	8005e5e <__swbuf_r+0x2e>
 8005e9a:	2e0a      	cmp	r6, #10
 8005e9c:	d1df      	bne.n	8005e5e <__swbuf_r+0x2e>
 8005e9e:	4621      	mov	r1, r4
 8005ea0:	4628      	mov	r0, r5
 8005ea2:	f7ff fc71 	bl	8005788 <_fflush_r>
 8005ea6:	2800      	cmp	r0, #0
 8005ea8:	d0d9      	beq.n	8005e5e <__swbuf_r+0x2e>
 8005eaa:	e7d6      	b.n	8005e5a <__swbuf_r+0x2a>

08005eac <__swsetup_r>:
 8005eac:	b538      	push	{r3, r4, r5, lr}
 8005eae:	4b29      	ldr	r3, [pc, #164]	@ (8005f54 <__swsetup_r+0xa8>)
 8005eb0:	4605      	mov	r5, r0
 8005eb2:	6818      	ldr	r0, [r3, #0]
 8005eb4:	460c      	mov	r4, r1
 8005eb6:	b118      	cbz	r0, 8005ec0 <__swsetup_r+0x14>
 8005eb8:	6a03      	ldr	r3, [r0, #32]
 8005eba:	b90b      	cbnz	r3, 8005ec0 <__swsetup_r+0x14>
 8005ebc:	f7fe fb1e 	bl	80044fc <__sinit>
 8005ec0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ec4:	0719      	lsls	r1, r3, #28
 8005ec6:	d422      	bmi.n	8005f0e <__swsetup_r+0x62>
 8005ec8:	06da      	lsls	r2, r3, #27
 8005eca:	d407      	bmi.n	8005edc <__swsetup_r+0x30>
 8005ecc:	2209      	movs	r2, #9
 8005ece:	602a      	str	r2, [r5, #0]
 8005ed0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005ed4:	f04f 30ff 	mov.w	r0, #4294967295
 8005ed8:	81a3      	strh	r3, [r4, #12]
 8005eda:	e033      	b.n	8005f44 <__swsetup_r+0x98>
 8005edc:	0758      	lsls	r0, r3, #29
 8005ede:	d512      	bpl.n	8005f06 <__swsetup_r+0x5a>
 8005ee0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005ee2:	b141      	cbz	r1, 8005ef6 <__swsetup_r+0x4a>
 8005ee4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005ee8:	4299      	cmp	r1, r3
 8005eea:	d002      	beq.n	8005ef2 <__swsetup_r+0x46>
 8005eec:	4628      	mov	r0, r5
 8005eee:	f7fe fccd 	bl	800488c <_free_r>
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	6363      	str	r3, [r4, #52]	@ 0x34
 8005ef6:	89a3      	ldrh	r3, [r4, #12]
 8005ef8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005efc:	81a3      	strh	r3, [r4, #12]
 8005efe:	2300      	movs	r3, #0
 8005f00:	6063      	str	r3, [r4, #4]
 8005f02:	6923      	ldr	r3, [r4, #16]
 8005f04:	6023      	str	r3, [r4, #0]
 8005f06:	89a3      	ldrh	r3, [r4, #12]
 8005f08:	f043 0308 	orr.w	r3, r3, #8
 8005f0c:	81a3      	strh	r3, [r4, #12]
 8005f0e:	6923      	ldr	r3, [r4, #16]
 8005f10:	b94b      	cbnz	r3, 8005f26 <__swsetup_r+0x7a>
 8005f12:	89a3      	ldrh	r3, [r4, #12]
 8005f14:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005f18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f1c:	d003      	beq.n	8005f26 <__swsetup_r+0x7a>
 8005f1e:	4621      	mov	r1, r4
 8005f20:	4628      	mov	r0, r5
 8005f22:	f000 f88a 	bl	800603a <__smakebuf_r>
 8005f26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f2a:	f013 0201 	ands.w	r2, r3, #1
 8005f2e:	d00a      	beq.n	8005f46 <__swsetup_r+0x9a>
 8005f30:	2200      	movs	r2, #0
 8005f32:	60a2      	str	r2, [r4, #8]
 8005f34:	6962      	ldr	r2, [r4, #20]
 8005f36:	4252      	negs	r2, r2
 8005f38:	61a2      	str	r2, [r4, #24]
 8005f3a:	6922      	ldr	r2, [r4, #16]
 8005f3c:	b942      	cbnz	r2, 8005f50 <__swsetup_r+0xa4>
 8005f3e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005f42:	d1c5      	bne.n	8005ed0 <__swsetup_r+0x24>
 8005f44:	bd38      	pop	{r3, r4, r5, pc}
 8005f46:	0799      	lsls	r1, r3, #30
 8005f48:	bf58      	it	pl
 8005f4a:	6962      	ldrpl	r2, [r4, #20]
 8005f4c:	60a2      	str	r2, [r4, #8]
 8005f4e:	e7f4      	b.n	8005f3a <__swsetup_r+0x8e>
 8005f50:	2000      	movs	r0, #0
 8005f52:	e7f7      	b.n	8005f44 <__swsetup_r+0x98>
 8005f54:	20000034 	.word	0x20000034

08005f58 <_raise_r>:
 8005f58:	291f      	cmp	r1, #31
 8005f5a:	b538      	push	{r3, r4, r5, lr}
 8005f5c:	4605      	mov	r5, r0
 8005f5e:	460c      	mov	r4, r1
 8005f60:	d904      	bls.n	8005f6c <_raise_r+0x14>
 8005f62:	2316      	movs	r3, #22
 8005f64:	6003      	str	r3, [r0, #0]
 8005f66:	f04f 30ff 	mov.w	r0, #4294967295
 8005f6a:	bd38      	pop	{r3, r4, r5, pc}
 8005f6c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005f6e:	b112      	cbz	r2, 8005f76 <_raise_r+0x1e>
 8005f70:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005f74:	b94b      	cbnz	r3, 8005f8a <_raise_r+0x32>
 8005f76:	4628      	mov	r0, r5
 8005f78:	f000 f830 	bl	8005fdc <_getpid_r>
 8005f7c:	4622      	mov	r2, r4
 8005f7e:	4601      	mov	r1, r0
 8005f80:	4628      	mov	r0, r5
 8005f82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005f86:	f000 b817 	b.w	8005fb8 <_kill_r>
 8005f8a:	2b01      	cmp	r3, #1
 8005f8c:	d00a      	beq.n	8005fa4 <_raise_r+0x4c>
 8005f8e:	1c59      	adds	r1, r3, #1
 8005f90:	d103      	bne.n	8005f9a <_raise_r+0x42>
 8005f92:	2316      	movs	r3, #22
 8005f94:	6003      	str	r3, [r0, #0]
 8005f96:	2001      	movs	r0, #1
 8005f98:	e7e7      	b.n	8005f6a <_raise_r+0x12>
 8005f9a:	2100      	movs	r1, #0
 8005f9c:	4620      	mov	r0, r4
 8005f9e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005fa2:	4798      	blx	r3
 8005fa4:	2000      	movs	r0, #0
 8005fa6:	e7e0      	b.n	8005f6a <_raise_r+0x12>

08005fa8 <raise>:
 8005fa8:	4b02      	ldr	r3, [pc, #8]	@ (8005fb4 <raise+0xc>)
 8005faa:	4601      	mov	r1, r0
 8005fac:	6818      	ldr	r0, [r3, #0]
 8005fae:	f7ff bfd3 	b.w	8005f58 <_raise_r>
 8005fb2:	bf00      	nop
 8005fb4:	20000034 	.word	0x20000034

08005fb8 <_kill_r>:
 8005fb8:	b538      	push	{r3, r4, r5, lr}
 8005fba:	2300      	movs	r3, #0
 8005fbc:	4d06      	ldr	r5, [pc, #24]	@ (8005fd8 <_kill_r+0x20>)
 8005fbe:	4604      	mov	r4, r0
 8005fc0:	4608      	mov	r0, r1
 8005fc2:	4611      	mov	r1, r2
 8005fc4:	602b      	str	r3, [r5, #0]
 8005fc6:	f7fb fca2 	bl	800190e <_kill>
 8005fca:	1c43      	adds	r3, r0, #1
 8005fcc:	d102      	bne.n	8005fd4 <_kill_r+0x1c>
 8005fce:	682b      	ldr	r3, [r5, #0]
 8005fd0:	b103      	cbz	r3, 8005fd4 <_kill_r+0x1c>
 8005fd2:	6023      	str	r3, [r4, #0]
 8005fd4:	bd38      	pop	{r3, r4, r5, pc}
 8005fd6:	bf00      	nop
 8005fd8:	20000334 	.word	0x20000334

08005fdc <_getpid_r>:
 8005fdc:	f7fb bc90 	b.w	8001900 <_getpid>

08005fe0 <_malloc_usable_size_r>:
 8005fe0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005fe4:	1f18      	subs	r0, r3, #4
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	bfbc      	itt	lt
 8005fea:	580b      	ldrlt	r3, [r1, r0]
 8005fec:	18c0      	addlt	r0, r0, r3
 8005fee:	4770      	bx	lr

08005ff0 <__swhatbuf_r>:
 8005ff0:	b570      	push	{r4, r5, r6, lr}
 8005ff2:	460c      	mov	r4, r1
 8005ff4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ff8:	4615      	mov	r5, r2
 8005ffa:	2900      	cmp	r1, #0
 8005ffc:	461e      	mov	r6, r3
 8005ffe:	b096      	sub	sp, #88	@ 0x58
 8006000:	da0c      	bge.n	800601c <__swhatbuf_r+0x2c>
 8006002:	89a3      	ldrh	r3, [r4, #12]
 8006004:	2100      	movs	r1, #0
 8006006:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800600a:	bf14      	ite	ne
 800600c:	2340      	movne	r3, #64	@ 0x40
 800600e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006012:	2000      	movs	r0, #0
 8006014:	6031      	str	r1, [r6, #0]
 8006016:	602b      	str	r3, [r5, #0]
 8006018:	b016      	add	sp, #88	@ 0x58
 800601a:	bd70      	pop	{r4, r5, r6, pc}
 800601c:	466a      	mov	r2, sp
 800601e:	f000 f849 	bl	80060b4 <_fstat_r>
 8006022:	2800      	cmp	r0, #0
 8006024:	dbed      	blt.n	8006002 <__swhatbuf_r+0x12>
 8006026:	9901      	ldr	r1, [sp, #4]
 8006028:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800602c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006030:	4259      	negs	r1, r3
 8006032:	4159      	adcs	r1, r3
 8006034:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006038:	e7eb      	b.n	8006012 <__swhatbuf_r+0x22>

0800603a <__smakebuf_r>:
 800603a:	898b      	ldrh	r3, [r1, #12]
 800603c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800603e:	079d      	lsls	r5, r3, #30
 8006040:	4606      	mov	r6, r0
 8006042:	460c      	mov	r4, r1
 8006044:	d507      	bpl.n	8006056 <__smakebuf_r+0x1c>
 8006046:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800604a:	6023      	str	r3, [r4, #0]
 800604c:	6123      	str	r3, [r4, #16]
 800604e:	2301      	movs	r3, #1
 8006050:	6163      	str	r3, [r4, #20]
 8006052:	b003      	add	sp, #12
 8006054:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006056:	466a      	mov	r2, sp
 8006058:	ab01      	add	r3, sp, #4
 800605a:	f7ff ffc9 	bl	8005ff0 <__swhatbuf_r>
 800605e:	9f00      	ldr	r7, [sp, #0]
 8006060:	4605      	mov	r5, r0
 8006062:	4639      	mov	r1, r7
 8006064:	4630      	mov	r0, r6
 8006066:	f7fe fc83 	bl	8004970 <_malloc_r>
 800606a:	b948      	cbnz	r0, 8006080 <__smakebuf_r+0x46>
 800606c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006070:	059a      	lsls	r2, r3, #22
 8006072:	d4ee      	bmi.n	8006052 <__smakebuf_r+0x18>
 8006074:	f023 0303 	bic.w	r3, r3, #3
 8006078:	f043 0302 	orr.w	r3, r3, #2
 800607c:	81a3      	strh	r3, [r4, #12]
 800607e:	e7e2      	b.n	8006046 <__smakebuf_r+0xc>
 8006080:	89a3      	ldrh	r3, [r4, #12]
 8006082:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006086:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800608a:	81a3      	strh	r3, [r4, #12]
 800608c:	9b01      	ldr	r3, [sp, #4]
 800608e:	6020      	str	r0, [r4, #0]
 8006090:	b15b      	cbz	r3, 80060aa <__smakebuf_r+0x70>
 8006092:	4630      	mov	r0, r6
 8006094:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006098:	f000 f81e 	bl	80060d8 <_isatty_r>
 800609c:	b128      	cbz	r0, 80060aa <__smakebuf_r+0x70>
 800609e:	89a3      	ldrh	r3, [r4, #12]
 80060a0:	f023 0303 	bic.w	r3, r3, #3
 80060a4:	f043 0301 	orr.w	r3, r3, #1
 80060a8:	81a3      	strh	r3, [r4, #12]
 80060aa:	89a3      	ldrh	r3, [r4, #12]
 80060ac:	431d      	orrs	r5, r3
 80060ae:	81a5      	strh	r5, [r4, #12]
 80060b0:	e7cf      	b.n	8006052 <__smakebuf_r+0x18>
	...

080060b4 <_fstat_r>:
 80060b4:	b538      	push	{r3, r4, r5, lr}
 80060b6:	2300      	movs	r3, #0
 80060b8:	4d06      	ldr	r5, [pc, #24]	@ (80060d4 <_fstat_r+0x20>)
 80060ba:	4604      	mov	r4, r0
 80060bc:	4608      	mov	r0, r1
 80060be:	4611      	mov	r1, r2
 80060c0:	602b      	str	r3, [r5, #0]
 80060c2:	f7fb fc83 	bl	80019cc <_fstat>
 80060c6:	1c43      	adds	r3, r0, #1
 80060c8:	d102      	bne.n	80060d0 <_fstat_r+0x1c>
 80060ca:	682b      	ldr	r3, [r5, #0]
 80060cc:	b103      	cbz	r3, 80060d0 <_fstat_r+0x1c>
 80060ce:	6023      	str	r3, [r4, #0]
 80060d0:	bd38      	pop	{r3, r4, r5, pc}
 80060d2:	bf00      	nop
 80060d4:	20000334 	.word	0x20000334

080060d8 <_isatty_r>:
 80060d8:	b538      	push	{r3, r4, r5, lr}
 80060da:	2300      	movs	r3, #0
 80060dc:	4d05      	ldr	r5, [pc, #20]	@ (80060f4 <_isatty_r+0x1c>)
 80060de:	4604      	mov	r4, r0
 80060e0:	4608      	mov	r0, r1
 80060e2:	602b      	str	r3, [r5, #0]
 80060e4:	f7fb fc81 	bl	80019ea <_isatty>
 80060e8:	1c43      	adds	r3, r0, #1
 80060ea:	d102      	bne.n	80060f2 <_isatty_r+0x1a>
 80060ec:	682b      	ldr	r3, [r5, #0]
 80060ee:	b103      	cbz	r3, 80060f2 <_isatty_r+0x1a>
 80060f0:	6023      	str	r3, [r4, #0]
 80060f2:	bd38      	pop	{r3, r4, r5, pc}
 80060f4:	20000334 	.word	0x20000334

080060f8 <_init>:
 80060f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060fa:	bf00      	nop
 80060fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060fe:	bc08      	pop	{r3}
 8006100:	469e      	mov	lr, r3
 8006102:	4770      	bx	lr

08006104 <_fini>:
 8006104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006106:	bf00      	nop
 8006108:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800610a:	bc08      	pop	{r3}
 800610c:	469e      	mov	lr, r3
 800610e:	4770      	bx	lr
