#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 15;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55850a95f9e0 .scope module, "redux_v_TB" "redux_v_TB" 2 3;
 .timescale -15 -15;
v0x55850a99c840_0 .var "clk", 0 0;
v0x55850a99c8e0 .array "irom", 255 0, 7 0;
v0x55850a99c9a0_0 .var/i "pc_cnt", 31 0;
E_0x55850a94e050 .event edge, v0x55850a96b0b0_0;
S_0x55850a95c960 .scope module, "DUT" "redux_v" 2 8, 3 3 0, S_0x55850a95f9e0;
 .timescale -15 -15;
    .port_info 0 /INPUT 1 "clk";
P_0x55850a8ecc40 .param/l "BITS" 0 3 4, +C4<00000000000000000000000000001000>;
P_0x55850a8ecc80 .param/l "MEMORY_BITS" 0 3 9, +C4<00000000000000000000000000001000>;
P_0x55850a8eccc0 .param/l "MEMORY_SIZE" 0 3 10, +C4<00000000000000000000000100000000>;
P_0x55850a8ecd00 .param/l "OP" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x55850a8ecd40 .param/l "REG_BITS" 0 3 7, +C4<00000000000000000000000000000010>;
P_0x55850a8ecd80 .param/l "REG_SIZE" 0 3 8, +C4<00000000000000000000000000000100>;
P_0x55850a8ecdc0 .param/l "ULA_OP" 0 3 6, +C4<00000000000000000000000000000011>;
L_0x7fb3a12bc0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55850a971590 .functor XNOR 1, L_0x55850a99d1b0, L_0x7fb3a12bc0a8, C4<0>, C4<0>;
L_0x7fb3a12bc138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55850a96cfa0 .functor XNOR 1, L_0x55850a99d5f0, L_0x7fb3a12bc138, C4<0>, C4<0>;
L_0x55850a99d9f0 .functor OR 1, v0x55850a99c4e0_0, L_0x55850a99e270, C4<0>, C4<0>;
L_0x7fb3a12bc258 .functor BUFT 1, C4<000000011>, C4<0>, C4<0>, C4<0>;
L_0x55850a969d70 .functor AND 9, v0x55850a99b650_0, L_0x7fb3a12bc258, C4<111111111>, C4<111111111>;
L_0x7fb3a12bc3c0 .functor BUFT 1, C4<011111111>, C4<0>, C4<0>, C4<0>;
L_0x55850a96c010 .functor AND 9, v0x55850a99b650_0, L_0x7fb3a12bc3c0, C4<111111111>, C4<111111111>;
L_0x55850a9b09c0 .functor AND 1, L_0x55850a9b0720, L_0x55850a9b07c0, C4<1>, C4<1>;
L_0x7fb3a12bc018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55850a9974a0_0 .net/2u *"_ivl_0", 7 0, L_0x7fb3a12bc018;  1 drivers
v0x55850a9975a0_0 .net *"_ivl_100", 8 0, L_0x55850a96c010;  1 drivers
v0x55850a997680_0 .net *"_ivl_103", 0 0, L_0x55850a9afa20;  1 drivers
v0x55850a997740_0 .net *"_ivl_104", 31 0, L_0x55850a9afac0;  1 drivers
L_0x7fb3a12bc408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55850a997820_0 .net *"_ivl_107", 30 0, L_0x7fb3a12bc408;  1 drivers
L_0x7fb3a12bc450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55850a997950_0 .net/2u *"_ivl_108", 31 0, L_0x7fb3a12bc450;  1 drivers
v0x55850a997a30_0 .net *"_ivl_110", 0 0, L_0x55850a9afd20;  1 drivers
v0x55850a997af0_0 .net *"_ivl_112", 8 0, L_0x55850a9afe60;  1 drivers
L_0x7fb3a12bc498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55850a997bd0_0 .net *"_ivl_115", 0 0, L_0x7fb3a12bc498;  1 drivers
v0x55850a997cb0_0 .net *"_ivl_116", 8 0, L_0x55850a9afc00;  1 drivers
L_0x7fb3a12bc4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55850a997d90_0 .net *"_ivl_119", 0 0, L_0x7fb3a12bc4e0;  1 drivers
v0x55850a997e70_0 .net *"_ivl_120", 8 0, L_0x55850a9b0080;  1 drivers
v0x55850a997f50_0 .net *"_ivl_122", 8 0, L_0x55850a9b0350;  1 drivers
v0x55850a998030_0 .net *"_ivl_127", 0 0, L_0x55850a9b0720;  1 drivers
v0x55850a998110_0 .net *"_ivl_129", 0 0, L_0x55850a9b07c0;  1 drivers
L_0x7fb3a12bc528 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55850a9981d0_0 .net/2u *"_ivl_136", 7 0, L_0x7fb3a12bc528;  1 drivers
L_0x7fb3a12bc570 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x55850a9982b0_0 .net/2u *"_ivl_138", 7 0, L_0x7fb3a12bc570;  1 drivers
L_0x7fb3a12bc060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55850a998390_0 .net/2u *"_ivl_14", 7 0, L_0x7fb3a12bc060;  1 drivers
v0x55850a998470_0 .net *"_ivl_140", 7 0, L_0x55850a9b0de0;  1 drivers
L_0x7fb3a12bca38 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x55850a998550_0 .net/2u *"_ivl_154", 9 0, L_0x7fb3a12bca38;  1 drivers
v0x55850a998630_0 .net *"_ivl_156", 31 0, L_0x55850a9b1970;  1 drivers
L_0x7fb3a12bca80 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55850a998710_0 .net *"_ivl_159", 22 0, L_0x7fb3a12bca80;  1 drivers
L_0x7fb3a12bcac8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x55850a9987f0_0 .net/2u *"_ivl_160", 31 0, L_0x7fb3a12bcac8;  1 drivers
v0x55850a9988d0_0 .net *"_ivl_162", 0 0, L_0x55850a9b1c70;  1 drivers
L_0x7fb3a12bcb10 .functor BUFT 1, C4<0000001000>, C4<0>, C4<0>, C4<0>;
v0x55850a998990_0 .net/2u *"_ivl_164", 9 0, L_0x7fb3a12bcb10;  1 drivers
L_0x7fb3a12bcb58 .functor BUFT 1, C4<0000001100>, C4<0>, C4<0>, C4<0>;
v0x55850a998a70_0 .net/2u *"_ivl_166", 9 0, L_0x7fb3a12bcb58;  1 drivers
v0x55850a998b50_0 .net *"_ivl_168", 9 0, L_0x55850a9b1de0;  1 drivers
v0x55850a998c30_0 .net *"_ivl_17", 0 0, L_0x55850a99d1b0;  1 drivers
v0x55850a998d10_0 .net/2u *"_ivl_18", 0 0, L_0x7fb3a12bc0a8;  1 drivers
v0x55850a998df0_0 .net *"_ivl_20", 0 0, L_0x55850a971590;  1 drivers
v0x55850a998eb0_0 .net *"_ivl_22", 7 0, L_0x55850a99d370;  1 drivers
L_0x7fb3a12bc0f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55850a998f90_0 .net/2u *"_ivl_26", 7 0, L_0x7fb3a12bc0f0;  1 drivers
v0x55850a999070_0 .net *"_ivl_29", 0 0, L_0x55850a99d5f0;  1 drivers
v0x55850a999360_0 .net *"_ivl_3", 0 0, L_0x55850a99cac0;  1 drivers
v0x55850a999440_0 .net/2u *"_ivl_30", 0 0, L_0x7fb3a12bc138;  1 drivers
v0x55850a999520_0 .net *"_ivl_32", 0 0, L_0x55850a96cfa0;  1 drivers
v0x55850a9995e0_0 .net *"_ivl_34", 7 0, L_0x55850a99d7c0;  1 drivers
L_0x7fb3a12bc180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55850a9996c0_0 .net/2u *"_ivl_38", 7 0, L_0x7fb3a12bc180;  1 drivers
v0x55850a9997a0_0 .net *"_ivl_4", 3 0, L_0x55850a99cbe0;  1 drivers
v0x55850a999880_0 .net *"_ivl_41", 1 0, L_0x55850a99db90;  1 drivers
v0x55850a999960_0 .net *"_ivl_42", 7 0, L_0x55850a99dcc0;  1 drivers
L_0x7fb3a12bc1c8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x55850a999a40_0 .net *"_ivl_45", 5 0, L_0x7fb3a12bc1c8;  1 drivers
v0x55850a999b20_0 .net *"_ivl_46", 7 0, L_0x55850a99de30;  1 drivers
v0x55850a999c00_0 .net *"_ivl_51", 0 0, L_0x55850a99e140;  1 drivers
v0x55850a999ce0_0 .net *"_ivl_53", 0 0, L_0x55850a99e270;  1 drivers
v0x55850a999da0_0 .net *"_ivl_55", 0 0, L_0x55850a99d9f0;  1 drivers
L_0x7fb3a12bc210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55850a999e60_0 .net/2u *"_ivl_56", 1 0, L_0x7fb3a12bc210;  1 drivers
v0x55850a999f40_0 .net *"_ivl_59", 1 0, L_0x55850a99e400;  1 drivers
v0x55850a99a020_0 .net/2u *"_ivl_62", 8 0, L_0x7fb3a12bc258;  1 drivers
v0x55850a99a100_0 .net *"_ivl_64", 8 0, L_0x55850a969d70;  1 drivers
v0x55850a99a1e0_0 .net *"_ivl_67", 0 0, L_0x55850a99e310;  1 drivers
v0x55850a99a2c0_0 .net *"_ivl_68", 8 0, L_0x55850a9ae740;  1 drivers
v0x55850a99a3a0_0 .net *"_ivl_7", 3 0, L_0x55850a99cd00;  1 drivers
L_0x7fb3a12bc2a0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x55850a99a480_0 .net *"_ivl_71", 6 0, L_0x7fb3a12bc2a0;  1 drivers
v0x55850a99a560_0 .net *"_ivl_72", 8 0, L_0x55850a9ae8f0;  1 drivers
L_0x7fb3a12bc2e8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x55850a99a640_0 .net *"_ivl_75", 6 0, L_0x7fb3a12bc2e8;  1 drivers
v0x55850a99a720_0 .net *"_ivl_76", 8 0, L_0x55850a9ae9e0;  1 drivers
v0x55850a99a800_0 .net *"_ivl_78", 8 0, L_0x55850a9aec40;  1 drivers
v0x55850a99a8e0_0 .net *"_ivl_8", 7 0, L_0x55850a99cda0;  1 drivers
L_0x7fb3a12bc330 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55850a99a9c0_0 .net/2u *"_ivl_82", 7 0, L_0x7fb3a12bc330;  1 drivers
v0x55850a99aaa0_0 .net *"_ivl_85", 0 0, L_0x55850a9aefa0;  1 drivers
v0x55850a99ab80_0 .net *"_ivl_86", 7 0, L_0x55850a9af040;  1 drivers
L_0x7fb3a12bc378 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55850a99ac60_0 .net/2u *"_ivl_90", 7 0, L_0x7fb3a12bc378;  1 drivers
v0x55850a99ad40_0 .net *"_ivl_93", 0 0, L_0x55850a9af450;  1 drivers
v0x55850a99ae20_0 .net *"_ivl_94", 7 0, L_0x55850a9af5f0;  1 drivers
v0x55850a99b310_0 .net/2u *"_ivl_98", 8 0, L_0x7fb3a12bc3c0;  1 drivers
v0x55850a99b3f0_0 .net "address_a_reg", 1 0, L_0x55850a99e4a0;  1 drivers
v0x55850a99b4b0_0 .net "address_b_reg", 1 0, L_0x55850a99df70;  1 drivers
v0x55850a99b580_0 .net "address_dm", 7 0, L_0x55850a9b0490;  1 drivers
v0x55850a99b650_0 .var "address_s", 0 8;
v0x55850a99b710_0 .net "b_in_ula", 7 0, L_0x55850a9af6e0;  1 drivers
v0x55850a99b800_0 .net "clk", 0 0, v0x55850a99c840_0;  1 drivers
v0x55850a99b8a0_0 .net "data_a_reg", 7 0, v0x55850a995d90_0;  1 drivers
v0x55850a99b940_0 .net "data_b_reg", 7 0, v0x55850a995e60_0;  1 drivers
v0x55850a99ba00_0 .net "data_out_dm", 7 0, v0x55850a993b00_0;  1 drivers
v0x55850a99bac0_0 .var "finish", 0 0;
v0x55850a99bb60_0 .net "instruction", 7 0, v0x55850a994300_0;  1 drivers
v0x55850a99bc50_0 .net "mux_dm", 7 0, L_0x55850a99d950;  1 drivers
v0x55850a99bd10_0 .net "mux_rd", 7 0, L_0x55850a99d4b0;  1 drivers
v0x55850a99bdf0_0 .net "next_pc", 7 0, v0x55850a994b10_0;  1 drivers
v0x55850a99bf00_0 .net "pc", 7 0, v0x55850a995500_0;  1 drivers
v0x55850a99c010_0 .net "result_out_ula", 7 0, v0x55850a997260_0;  1 drivers
v0x55850a99c0d0_0 .net "sign_ext", 7 0, L_0x55850a99cef0;  1 drivers
v0x55850a99c190_0 .net "signals", 9 0, L_0x55850a99d030;  1 drivers
v0x55850a99c270_0 .net "signals_cu", 9 0, v0x55850a970ad0_0;  1 drivers
v0x55850a99c330_0 .net "signals_s", 9 0, L_0x55850a9b2160;  1 drivers
v0x55850a99c3f0_0 .net "sp", 7 0, v0x55850a9969b0_0;  1 drivers
v0x55850a99c4e0_0 .var "start_up", 0 0;
v0x55850a99c580_0 .net "ula_op", 2 0, v0x55850a971730_0;  1 drivers
v0x55850a99c690_0 .net "write_address_reg", 1 0, L_0x55850a9aed80;  1 drivers
v0x55850a99c750_0 .net "write_data_reg", 7 0, L_0x55850a9af2c0;  1 drivers
L_0x55850a99cac0 .part v0x55850a994300_0, 3, 1;
L_0x55850a99cbe0 .concat [ 1 1 1 1], L_0x55850a99cac0, L_0x55850a99cac0, L_0x55850a99cac0, L_0x55850a99cac0;
L_0x55850a99cd00 .part v0x55850a994300_0, 0, 4;
L_0x55850a99cda0 .concat [ 4 4 0 0], L_0x55850a99cd00, L_0x55850a99cbe0;
L_0x55850a99cef0 .functor MUXZ 8, L_0x55850a99cda0, L_0x7fb3a12bc018, v0x55850a99c4e0_0, C4<>;
L_0x55850a99d030 .functor MUXZ 10, v0x55850a970ad0_0, L_0x55850a9b2160, v0x55850a99c4e0_0, C4<>;
L_0x55850a99d1b0 .part L_0x55850a99d030, 7, 1;
L_0x55850a99d370 .functor MUXZ 8, L_0x55850a99d950, v0x55850a995e60_0, L_0x55850a971590, C4<>;
L_0x55850a99d4b0 .functor MUXZ 8, L_0x55850a99d370, L_0x7fb3a12bc060, v0x55850a99c4e0_0, C4<>;
L_0x55850a99d5f0 .part L_0x55850a99d030, 6, 1;
L_0x55850a99d7c0 .functor MUXZ 8, v0x55850a997260_0, v0x55850a993b00_0, L_0x55850a96cfa0, C4<>;
L_0x55850a99d950 .functor MUXZ 8, L_0x55850a99d7c0, L_0x7fb3a12bc0f0, v0x55850a99c4e0_0, C4<>;
L_0x55850a99db90 .part v0x55850a994300_0, 0, 2;
L_0x55850a99dcc0 .concat [ 2 6 0 0], L_0x55850a99db90, L_0x7fb3a12bc1c8;
L_0x55850a99de30 .functor MUXZ 8, L_0x55850a99dcc0, L_0x7fb3a12bc180, v0x55850a99c4e0_0, C4<>;
L_0x55850a99df70 .part L_0x55850a99de30, 0, 2;
L_0x55850a99e140 .part L_0x55850a99d030, 0, 1;
L_0x55850a99e270 .reduce/nor L_0x55850a99e140;
L_0x55850a99e400 .part v0x55850a994300_0, 2, 2;
L_0x55850a99e4a0 .functor MUXZ 2, L_0x55850a99e400, L_0x7fb3a12bc210, L_0x55850a99d9f0, C4<>;
L_0x55850a99e310 .part L_0x55850a99d030, 9, 1;
L_0x55850a9ae740 .concat [ 2 7 0 0], L_0x55850a99df70, L_0x7fb3a12bc2a0;
L_0x55850a9ae8f0 .concat [ 2 7 0 0], L_0x55850a99e4a0, L_0x7fb3a12bc2e8;
L_0x55850a9ae9e0 .functor MUXZ 9, L_0x55850a9ae8f0, L_0x55850a9ae740, L_0x55850a99e310, C4<>;
L_0x55850a9aec40 .functor MUXZ 9, L_0x55850a9ae9e0, L_0x55850a969d70, v0x55850a99c4e0_0, C4<>;
L_0x55850a9aed80 .part L_0x55850a9aec40, 0, 2;
L_0x55850a9aefa0 .part L_0x55850a99d030, 9, 1;
L_0x55850a9af040 .functor MUXZ 8, L_0x55850a99d4b0, v0x55850a9969b0_0, L_0x55850a9aefa0, C4<>;
L_0x55850a9af2c0 .functor MUXZ 8, L_0x55850a9af040, L_0x7fb3a12bc330, v0x55850a99c4e0_0, C4<>;
L_0x55850a9af450 .part L_0x55850a99d030, 1, 1;
L_0x55850a9af5f0 .functor MUXZ 8, v0x55850a995e60_0, L_0x55850a99cef0, L_0x55850a9af450, C4<>;
L_0x55850a9af6e0 .functor MUXZ 8, L_0x55850a9af5f0, L_0x7fb3a12bc378, v0x55850a99c4e0_0, C4<>;
L_0x55850a9afa20 .part L_0x55850a99d030, 8, 1;
L_0x55850a9afac0 .concat [ 1 31 0 0], L_0x55850a9afa20, L_0x7fb3a12bc408;
L_0x55850a9afd20 .cmp/eq 32, L_0x55850a9afac0, L_0x7fb3a12bc450;
L_0x55850a9afe60 .concat [ 8 1 0 0], v0x55850a9969b0_0, L_0x7fb3a12bc498;
L_0x55850a9afc00 .concat [ 8 1 0 0], v0x55850a995e60_0, L_0x7fb3a12bc4e0;
L_0x55850a9b0080 .functor MUXZ 9, L_0x55850a9afc00, L_0x55850a9afe60, L_0x55850a9afd20, C4<>;
L_0x55850a9b0350 .functor MUXZ 9, L_0x55850a9b0080, L_0x55850a96c010, v0x55850a99c4e0_0, C4<>;
L_0x55850a9b0490 .part L_0x55850a9b0350, 0, 8;
L_0x55850a9b0720 .part L_0x55850a99d030, 5, 1;
L_0x55850a9b07c0 .reduce/nor v0x55850a995d90_0;
L_0x55850a9b0ac0 .part L_0x55850a99d030, 4, 1;
L_0x55850a9b0b60 .arith/sum 8, v0x55850a995500_0, L_0x55850a99cef0;
L_0x55850a9b0de0 .arith/sum 8, v0x55850a995500_0, L_0x7fb3a12bc570;
L_0x55850a9b0e80 .functor MUXZ 8, L_0x55850a9b0de0, L_0x7fb3a12bc528, v0x55850a99c4e0_0, C4<>;
L_0x55850a9b1140 .part L_0x55850a99d030, 2, 1;
L_0x55850a9b11e0 .part L_0x55850a99d030, 3, 1;
L_0x55850a9b1410 .part v0x55850a994300_0, 4, 1;
L_0x55850a9b14b0 .part L_0x55850a99d030, 8, 1;
L_0x55850a9b1870 .part v0x55850a994300_0, 4, 4;
L_0x55850a9b1970 .concat [ 9 23 0 0], v0x55850a99b650_0, L_0x7fb3a12bca80;
L_0x55850a9b1c70 .cmp/gt 32, L_0x55850a9b1970, L_0x7fb3a12bcac8;
L_0x55850a9b1de0 .functor MUXZ 10, L_0x7fb3a12bcb58, L_0x7fb3a12bcb10, L_0x55850a9b1c70, C4<>;
L_0x55850a9b2160 .functor MUXZ 10, L_0x55850a9b1de0, L_0x7fb3a12bca38, v0x55850a99bac0_0, C4<>;
S_0x55850a921a60 .scope module, "CU" "control_unit" 3 56, 4 3 0, S_0x55850a95c960;
 .timescale -15 -15;
    .port_info 0 /INPUT 4 "op";
    .port_info 1 /OUTPUT 10 "signals";
    .port_info 2 /OUTPUT 3 "ula_op";
P_0x55850a97b950 .param/l "OP" 0 4 4, +C4<00000000000000000000000000000100>;
P_0x55850a97b990 .param/l "ULA_OP" 0 4 5, +C4<00000000000000000000000000000011>;
v0x55850a93d700_0 .net "op", 3 0, L_0x55850a9b1870;  1 drivers
L_0x7fb3a12bc5b8 .functor BUFT 1, C4<0000100001>, C4<0>, C4<0>, C4<0>;
v0x55850a97aa00 .array "op_signals", 16 0;
v0x55850a97aa00_0 .net v0x55850a97aa00 0, 9 0, L_0x7fb3a12bc5b8; 1 drivers
L_0x7fb3a12bc600 .functor BUFT 1, C4<0000010000>, C4<0>, C4<0>, C4<0>;
v0x55850a97aa00_1 .net v0x55850a97aa00 1, 9 0, L_0x7fb3a12bc600; 1 drivers
L_0x7fb3a12bc648 .functor BUFT 1, C4<0001000101>, C4<0>, C4<0>, C4<0>;
v0x55850a97aa00_2 .net v0x55850a97aa00 2, 9 0, L_0x7fb3a12bc648; 1 drivers
L_0x7fb3a12bc690 .functor BUFT 1, C4<0000001000>, C4<0>, C4<0>, C4<0>;
v0x55850a97aa00_3 .net v0x55850a97aa00 3, 9 0, L_0x7fb3a12bc690; 1 drivers
L_0x7fb3a12bc6d8 .functor BUFT 1, C4<0000000110>, C4<0>, C4<0>, C4<0>;
v0x55850a97aa00_4 .net v0x55850a97aa00 4, 9 0, L_0x7fb3a12bc6d8; 1 drivers
L_0x7fb3a12bc720 .functor BUFT 1, C4<1101001101>, C4<0>, C4<0>, C4<0>;
v0x55850a97aa00_5 .net v0x55850a97aa00 5, 9 0, L_0x7fb3a12bc720; 1 drivers
L_0x7fb3a12bc768 .functor BUFT 1, C4<0101000101>, C4<0>, C4<0>, C4<0>;
v0x55850a97aa00_6 .net v0x55850a97aa00 6, 9 0, L_0x7fb3a12bc768; 1 drivers
L_0x7fb3a12bc7b0 .functor BUFT 1, C4<0010000101>, C4<0>, C4<0>, C4<0>;
v0x55850a97aa00_7 .net v0x55850a97aa00 7, 9 0, L_0x7fb3a12bc7b0; 1 drivers
L_0x7fb3a12bc7f8 .functor BUFT 1, C4<0000000101>, C4<0>, C4<0>, C4<0>;
v0x55850a97aa00_8 .net v0x55850a97aa00 8, 9 0, L_0x7fb3a12bc7f8; 1 drivers
L_0x7fb3a12bc840 .functor BUFT 1, C4<0000000101>, C4<0>, C4<0>, C4<0>;
v0x55850a97aa00_9 .net v0x55850a97aa00 9, 9 0, L_0x7fb3a12bc840; 1 drivers
L_0x7fb3a12bc888 .functor BUFT 1, C4<0000000101>, C4<0>, C4<0>, C4<0>;
v0x55850a97aa00_10 .net v0x55850a97aa00 10, 9 0, L_0x7fb3a12bc888; 1 drivers
L_0x7fb3a12bc8d0 .functor BUFT 1, C4<0000000101>, C4<0>, C4<0>, C4<0>;
v0x55850a97aa00_11 .net v0x55850a97aa00 11, 9 0, L_0x7fb3a12bc8d0; 1 drivers
L_0x7fb3a12bc918 .functor BUFT 1, C4<0000000101>, C4<0>, C4<0>, C4<0>;
v0x55850a97aa00_12 .net v0x55850a97aa00 12, 9 0, L_0x7fb3a12bc918; 1 drivers
L_0x7fb3a12bc960 .functor BUFT 1, C4<0000000101>, C4<0>, C4<0>, C4<0>;
v0x55850a97aa00_13 .net v0x55850a97aa00 13, 9 0, L_0x7fb3a12bc960; 1 drivers
L_0x7fb3a12bc9a8 .functor BUFT 1, C4<0000000101>, C4<0>, C4<0>, C4<0>;
v0x55850a97aa00_14 .net v0x55850a97aa00 14, 9 0, L_0x7fb3a12bc9a8; 1 drivers
L_0x7fb3a12bc9f0 .functor BUFT 1, C4<0000000101>, C4<0>, C4<0>, C4<0>;
v0x55850a97aa00_15 .net v0x55850a97aa00 15, 9 0, L_0x7fb3a12bc9f0; 1 drivers
o0x7fb3a1305348 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x55850a97aa00_16 .net v0x55850a97aa00 16, 9 0, o0x7fb3a1305348; 0 drivers
v0x55850a970ad0_0 .var "signals", 9 0;
v0x55850a971730_0 .var "ula_op", 2 0;
E_0x55850a94e5a0/0 .event edge, v0x55850a93d700_0, v0x55850a97aa00_0, v0x55850a97aa00_1, v0x55850a97aa00_2;
E_0x55850a94e5a0/1 .event edge, v0x55850a97aa00_3, v0x55850a97aa00_4, v0x55850a97aa00_5, v0x55850a97aa00_6;
E_0x55850a94e5a0/2 .event edge, v0x55850a97aa00_7, v0x55850a97aa00_8, v0x55850a97aa00_9, v0x55850a97aa00_10;
E_0x55850a94e5a0/3 .event edge, v0x55850a97aa00_11, v0x55850a97aa00_12, v0x55850a97aa00_13, v0x55850a97aa00_14;
E_0x55850a94e5a0/4 .event edge, v0x55850a97aa00_15, v0x55850a97aa00_16;
E_0x55850a94e5a0 .event/or E_0x55850a94e5a0/0, E_0x55850a94e5a0/1, E_0x55850a94e5a0/2, E_0x55850a94e5a0/3, E_0x55850a94e5a0/4;
S_0x55850a9936f0 .scope module, "DM" "data_memory" 3 54, 5 1 0, S_0x55850a95c960;
 .timescale -15 -15;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 8 "address";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x55850a97ba70 .param/l "MEMORY_BITS" 0 5 2, +C4<00000000000000000000000000001000>;
P_0x55850a97bab0 .param/l "MEMORY_SIZE" 0 5 3, +C4<00000000000000000000000100000000>;
v0x55850a96d0c0_0 .net "address", 7 0, L_0x55850a9b0490;  alias, 1 drivers
v0x55850a96b0b0_0 .net "clk", 0 0, v0x55850a99c840_0;  alias, 1 drivers
v0x55850a96c130_0 .net "data_in", 7 0, v0x55850a995d90_0;  alias, 1 drivers
v0x55850a993b00_0 .var "data_out", 7 0;
v0x55850a993be0 .array "dram", 255 0, 7 0;
v0x55850a993cf0_0 .net "write_enable", 0 0, L_0x55850a9b11e0;  1 drivers
E_0x55850a90eb90 .event posedge, v0x55850a96b0b0_0;
E_0x55850a97bd10 .event negedge, v0x55850a96b0b0_0;
S_0x55850a993e50 .scope module, "IM" "instruction_memory" 3 51, 6 1 0, S_0x55850a95c960;
 .timescale -15 -15;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "pc";
    .port_info 2 /OUTPUT 8 "instruction";
P_0x55850a97bb00 .param/l "MEMORY_BITS" 0 6 2, +C4<00000000000000000000000000001000>;
P_0x55850a97bb40 .param/l "MEMORY_SIZE" 0 6 3, +C4<00000000000000000000000100000000>;
v0x55850a994210_0 .net "clk", 0 0, v0x55850a99c840_0;  alias, 1 drivers
v0x55850a994300_0 .var "instruction", 7 0;
v0x55850a9943c0 .array "irom", 255 0, 7 0;
v0x55850a994490_0 .net "pc", 7 0, v0x55850a995500_0;  alias, 1 drivers
S_0x55850a9945f0 .scope module, "NEXT_PC" "next_pc" 3 49, 7 1 0, S_0x55850a95c960;
 .timescale -15 -15;
    .port_info 0 /INPUT 1 "brzr_sel";
    .port_info 1 /INPUT 1 "jmp_sel";
    .port_info 2 /INPUT 8 "pc_brzr";
    .port_info 3 /INPUT 8 "pc_jmp";
    .port_info 4 /INPUT 8 "pc";
    .port_info 5 /OUTPUT 8 "next_pc";
P_0x55850a9947d0 .param/l "BITS" 0 7 2, +C4<00000000000000000000000000001000>;
v0x55850a994970_0 .net "brzr_sel", 0 0, L_0x55850a9b09c0;  1 drivers
v0x55850a994a50_0 .net "jmp_sel", 0 0, L_0x55850a9b0ac0;  1 drivers
v0x55850a994b10_0 .var "next_pc", 7 0;
v0x55850a994c00_0 .net "pc", 7 0, L_0x55850a9b0e80;  1 drivers
v0x55850a994ce0_0 .net "pc_brzr", 7 0, v0x55850a995e60_0;  alias, 1 drivers
v0x55850a994e10_0 .net "pc_jmp", 7 0, L_0x55850a9b0b60;  1 drivers
E_0x55850a97bfa0/0 .event edge, v0x55850a994970_0, v0x55850a994a50_0, v0x55850a994ce0_0, v0x55850a994e10_0;
E_0x55850a97bfa0/1 .event edge, v0x55850a994c00_0;
E_0x55850a97bfa0 .event/or E_0x55850a97bfa0/0, E_0x55850a97bfa0/1;
S_0x55850a994ff0 .scope module, "PC" "pc" 3 50, 8 1 0, S_0x55850a95c960;
 .timescale -15 -15;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "next_pc";
    .port_info 2 /OUTPUT 8 "pc";
P_0x55850a995220 .param/l "BITS" 0 8 2, +C4<00000000000000000000000000001000>;
v0x55850a995330_0 .net "clk", 0 0, v0x55850a99c840_0;  alias, 1 drivers
v0x55850a995440_0 .net "next_pc", 7 0, v0x55850a994b10_0;  alias, 1 drivers
v0x55850a995500_0 .var "pc", 7 0;
S_0x55850a995610 .scope module, "RB" "reg_bank" 3 52, 9 1 0, S_0x55850a95c960;
 .timescale -15 -15;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 2 "address_a";
    .port_info 3 /INPUT 2 "address_b";
    .port_info 4 /INPUT 2 "write_address";
    .port_info 5 /INPUT 8 "write_data";
    .port_info 6 /OUTPUT 8 "data_a";
    .port_info 7 /OUTPUT 8 "data_b";
P_0x55850a994080 .param/l "BITS" 0 9 2, +C4<00000000000000000000000000001000>;
P_0x55850a9940c0 .param/l "REG_SIZE" 0 9 3, +C4<00000000000000000000000000000100>;
v0x55850a995ae0_0 .net "address_a", 0 1, L_0x55850a99e4a0;  alias, 1 drivers
v0x55850a995be0_0 .net "address_b", 0 1, L_0x55850a99df70;  alias, 1 drivers
v0x55850a995cc0_0 .net "clk", 0 0, v0x55850a99c840_0;  alias, 1 drivers
v0x55850a995d90_0 .var "data_a", 7 0;
v0x55850a995e60_0 .var "data_b", 7 0;
v0x55850a995f50 .array "reg_bank", 3 0, 7 0;
v0x55850a9960a0_0 .net "write_address", 0 1, L_0x55850a9aed80;  alias, 1 drivers
v0x55850a996180_0 .net "write_data", 7 0, L_0x55850a9af2c0;  alias, 1 drivers
v0x55850a996260_0 .net "write_enable", 0 0, L_0x55850a9b1140;  1 drivers
v0x55850a995f50_0 .array/port v0x55850a995f50, 0;
v0x55850a995f50_1 .array/port v0x55850a995f50, 1;
v0x55850a995f50_2 .array/port v0x55850a995f50, 2;
E_0x55850a97bf60/0 .event edge, v0x55850a995ae0_0, v0x55850a995f50_0, v0x55850a995f50_1, v0x55850a995f50_2;
v0x55850a995f50_3 .array/port v0x55850a995f50, 3;
E_0x55850a97bf60/1 .event edge, v0x55850a995f50_3, v0x55850a995be0_0;
E_0x55850a97bf60 .event/or E_0x55850a97bf60/0, E_0x55850a97bf60/1;
S_0x55850a996420 .scope module, "SP" "sp" 3 55, 10 1 0, S_0x55850a95c960;
 .timescale -15 -15;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "op";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /OUTPUT 8 "sp";
P_0x55850a9965b0 .param/l "BITS" 0 10 2, +C4<00000000000000000000000000001000>;
v0x55850a996740_0 .net "clk", 0 0, v0x55850a99c840_0;  alias, 1 drivers
v0x55850a996800_0 .net "op", 0 0, L_0x55850a9b1410;  1 drivers
v0x55850a9968c0_0 .var "reg_sp", 8 0;
v0x55850a9969b0_0 .var "sp", 7 0;
v0x55850a996a90_0 .net "write_enable", 0 0, L_0x55850a9b14b0;  1 drivers
S_0x55850a996bd0 .scope module, "ULA" "ula" 3 53, 11 1 0, S_0x55850a95c960;
 .timescale -15 -15;
    .port_info 0 /INPUT 3 "ula_op_in";
    .port_info 1 /INPUT 8 "a_in";
    .port_info 2 /INPUT 8 "b_in";
    .port_info 3 /OUTPUT 8 "result_out";
P_0x55850a996db0 .param/l "BITS" 0 11 3, +C4<00000000000000000000000000001000>;
P_0x55850a996df0 .param/l "ULA_OP" 0 11 2, +C4<00000000000000000000000000000011>;
v0x55850a997050_0 .net "a_in", 7 0, v0x55850a995d90_0;  alias, 1 drivers
v0x55850a997180_0 .net "b_in", 7 0, L_0x55850a9af6e0;  alias, 1 drivers
v0x55850a997260_0 .var "result_out", 7 0;
v0x55850a997320_0 .net "ula_op_in", 2 0, v0x55850a971730_0;  alias, 1 drivers
E_0x55850a996fd0 .event edge, v0x55850a997180_0, v0x55850a96c130_0, v0x55850a971730_0;
    .scope S_0x55850a9945f0;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55850a994b10_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0x55850a9945f0;
T_1 ;
    %wait E_0x55850a97bfa0;
    %load/vec4 v0x55850a994970_0;
    %load/vec4 v0x55850a994a50_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v0x55850a994c00_0;
    %store/vec4 v0x55850a994b10_0, 0, 8;
    %jmp T_1.3;
T_1.0 ;
    %load/vec4 v0x55850a994ce0_0;
    %store/vec4 v0x55850a994b10_0, 0, 8;
    %jmp T_1.3;
T_1.1 ;
    %load/vec4 v0x55850a994e10_0;
    %store/vec4 v0x55850a994b10_0, 0, 8;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55850a994ff0;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55850a995500_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x55850a994ff0;
T_3 ;
    %wait E_0x55850a97bd10;
    %load/vec4 v0x55850a995440_0;
    %assign/vec4 v0x55850a995500_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55850a993e50;
T_4 ;
    %vpi_call 6 13 "$readmemh", "instruction_memory.rom", v0x55850a9943c0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55850a993e50;
T_5 ;
    %wait E_0x55850a90eb90;
    %load/vec4 v0x55850a994490_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55850a9943c0, 4;
    %xor/r;
    %cmpi/e 1, 1, 1;
    %jmp/0xz  T_5.0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55850a994300_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55850a994490_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55850a9943c0, 4;
    %store/vec4 v0x55850a994300_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55850a995610;
T_6 ;
    %wait E_0x55850a97bf60;
    %load/vec4 v0x55850a995ae0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x55850a995f50, 4;
    %store/vec4 v0x55850a995d90_0, 0, 8;
    %load/vec4 v0x55850a995be0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x55850a995f50, 4;
    %store/vec4 v0x55850a995e60_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55850a995610;
T_7 ;
    %wait E_0x55850a90eb90;
    %load/vec4 v0x55850a996260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55850a996180_0;
    %load/vec4 v0x55850a9960a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x55850a995f50, 4, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55850a996bd0;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55850a997260_0, 0, 8;
    %end;
    .thread T_8;
    .scope S_0x55850a996bd0;
T_9 ;
    %wait E_0x55850a996fd0;
    %load/vec4 v0x55850a997320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55850a997260_0, 0, 8;
    %jmp T_9.9;
T_9.0 ;
    %load/vec4 v0x55850a997180_0;
    %inv;
    %store/vec4 v0x55850a997260_0, 0, 8;
    %jmp T_9.9;
T_9.1 ;
    %load/vec4 v0x55850a997050_0;
    %load/vec4 v0x55850a997180_0;
    %and;
    %store/vec4 v0x55850a997260_0, 0, 8;
    %jmp T_9.9;
T_9.2 ;
    %load/vec4 v0x55850a997050_0;
    %load/vec4 v0x55850a997180_0;
    %or;
    %store/vec4 v0x55850a997260_0, 0, 8;
    %jmp T_9.9;
T_9.3 ;
    %load/vec4 v0x55850a997050_0;
    %load/vec4 v0x55850a997180_0;
    %xor;
    %store/vec4 v0x55850a997260_0, 0, 8;
    %jmp T_9.9;
T_9.4 ;
    %load/vec4 v0x55850a997050_0;
    %load/vec4 v0x55850a997180_0;
    %add;
    %store/vec4 v0x55850a997260_0, 0, 8;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v0x55850a997050_0;
    %load/vec4 v0x55850a997180_0;
    %sub;
    %store/vec4 v0x55850a997260_0, 0, 8;
    %jmp T_9.9;
T_9.6 ;
    %load/vec4 v0x55850a997050_0;
    %ix/getv 4, v0x55850a997180_0;
    %shiftl 4;
    %store/vec4 v0x55850a997260_0, 0, 8;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v0x55850a997050_0;
    %ix/getv 4, v0x55850a997180_0;
    %shiftr 4;
    %store/vec4 v0x55850a997260_0, 0, 8;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55850a9936f0;
T_10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55850a993b00_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_0x55850a9936f0;
T_11 ;
    %wait E_0x55850a97bd10;
    %load/vec4 v0x55850a993cf0_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 6;
    %jmp/0 T_11.0, 8;
    %load/vec4 v0x55850a96d0c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55850a993be0, 4;
    %xor/r;
    %cmpi/e 1, 1, 1;
    %flag_mov 9, 6;
    %jmp/0 T_11.2, 9;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_11.3, 9;
T_11.2 ; End of true expr.
    %load/vec4 v0x55850a96d0c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x55850a993be0, 4;
    %jmp/0 T_11.3, 9;
 ; End of false expr.
    %blend;
T_11.3;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %load/vec4 v0x55850a993b00_0;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %store/vec4 v0x55850a993b00_0, 0, 8;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55850a9936f0;
T_12 ;
    %wait E_0x55850a90eb90;
    %load/vec4 v0x55850a993cf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 6;
    %load/vec4 v0x55850a96c130_0;
    %load/vec4 v0x55850a96d0c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x55850a993be0, 4, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55850a996420;
T_13 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55850a9968c0_0, 0, 9;
    %end;
    .thread T_13;
    .scope S_0x55850a996420;
T_14 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55850a9969b0_0, 0, 8;
    %end;
    .thread T_14;
    .scope S_0x55850a996420;
T_15 ;
    %wait E_0x55850a90eb90;
    %load/vec4 v0x55850a9968c0_0;
    %cmpi/e 0, 0, 9;
    %flag_mov 8, 6;
    %jmp/0 T_15.0, 8;
    %load/vec4 v0x55850a9968c0_0;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v0x55850a9968c0_0;
    %subi 1, 0, 9;
    %pushi/vec4 255, 0, 9;
    %and;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %pad/u 8;
    %store/vec4 v0x55850a9969b0_0, 0, 8;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55850a996420;
T_16 ;
    %wait E_0x55850a97bd10;
    %load/vec4 v0x55850a996a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x55850a996800_0;
    %load/vec4 v0x55850a9968c0_0;
    %cmpi/u 255, 0, 9;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x55850a9968c0_0;
    %addi 1, 0, 9;
    %store/vec4 v0x55850a9968c0_0, 0, 9;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x55850a996800_0;
    %nor/r;
    %pushi/vec4 0, 0, 9;
    %load/vec4 v0x55850a9968c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x55850a9968c0_0;
    %subi 1, 0, 9;
    %store/vec4 v0x55850a9968c0_0, 0, 9;
T_16.4 ;
T_16.3 ;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55850a921a60;
T_17 ;
    %wait E_0x55850a94e5a0;
    %load/vec4 v0x55850a93d700_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55850a97aa00, 4;
    %store/vec4 v0x55850a970ad0_0, 0, 10;
    %load/vec4 v0x55850a93d700_0;
    %pushi/vec4 7, 0, 4;
    %and;
    %pad/u 3;
    %store/vec4 v0x55850a971730_0, 0, 3;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55850a95c960;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55850a99bac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55850a99c4e0_0, 0, 1;
    %pushi/vec4 511, 0, 9;
    %store/vec4 v0x55850a99b650_0, 0, 9;
    %end;
    .thread T_18;
    .scope S_0x55850a95c960;
T_19 ;
    %wait E_0x55850a90eb90;
    %load/vec4 v0x55850a99b650_0;
    %pad/u 32;
    %cmpi/e 256, 0, 32;
    %flag_mov 8, 6;
    %jmp/0 T_19.0, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_19.1, 8;
T_19.0 ; End of true expr.
    %load/vec4 v0x55850a99b650_0;
    %addi 1, 0, 9;
    %jmp/0 T_19.1, 8;
 ; End of false expr.
    %blend;
T_19.1;
    %store/vec4 v0x55850a99b650_0, 0, 9;
    %load/vec4 v0x55850a99bac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_19.3, 8;
T_19.2 ; End of true expr.
    %load/vec4 v0x55850a99b650_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %jmp/0 T_19.3, 8;
 ; End of false expr.
    %blend;
T_19.3;
    %store/vec4 v0x55850a99bac0_0, 0, 1;
    %load/vec4 v0x55850a99c4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_19.4, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_19.5, 8;
T_19.4 ; End of true expr.
    %load/vec4 v0x55850a99bac0_0;
    %flag_set/vec4 9;
    %jmp/0 T_19.6, 9;
    %load/vec4 v0x55850a99b650_0;
    %pushi/vec4 7, 0, 9;
    %cmp/ne;
    %flag_get/vec4 6;
    %jmp/1 T_19.7, 9;
T_19.6 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_19.7, 9;
 ; End of false expr.
    %blend;
T_19.7;
    %jmp/0 T_19.5, 8;
 ; End of false expr.
    %blend;
T_19.5;
    %store/vec4 v0x55850a99c4e0_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55850a95f9e0;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55850a99c9a0_0, 0, 32;
    %end;
    .thread T_20;
    .scope S_0x55850a95f9e0;
T_21 ;
    %vpi_call 2 13 "$readmemh", "instruction_memory.rom", v0x55850a99c8e0 {0 0 0};
    %vpi_call 2 14 "$dumpfile", "redux_v_TB.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000011, S_0x55850a95f9e0 {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x55850a95f9e0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55850a99c840_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x55850a95f9e0;
T_23 ;
    %delay 4, 0;
    %load/vec4 v0x55850a99c840_0;
    %nor/r;
    %store/vec4 v0x55850a99c840_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55850a95f9e0;
T_24 ;
    %wait E_0x55850a94e050;
    %load/vec4 v0x55850a99c840_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v0x55850a99c9a0_0;
    %cmpi/e 5120, 0, 32;
    %jmp/0xz  T_24.2, 4;
    %vpi_call 2 25 "$finish" {0 0 0};
T_24.2 ;
    %load/vec4 v0x55850a99c9a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55850a99c9a0_0, 0, 32;
T_24.0 ;
    %jmp T_24;
    .thread T_24, $push;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "../redux_v/redux_v_TB.v";
    "../redux_v/redux_v.v";
    "../control_unit/control_unit.v";
    "../data_memory/data_memory.v";
    "../instruction_memory/instruction_memory.v";
    "../next_pc/next_pc.v";
    "../pc/pc.v";
    "../reg_bank/reg_bank.v";
    "../sp/sp.v";
    "../ula/ula.v";
