git clone --depth 1 --no-tags https://github.com/bakkalzade/verilog-finite-state-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526130730
git clone --depth 1 --no-tags https://github.com/Grad-Project2023/Single_Cycle_MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525087733
git clone --depth 1 --no-tags https://github.com/muse-coder/DARIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524990991
git clone --depth 1 --no-tags https://github.com/GaneshKumarShaw/Extreme_Learning_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527235816
git clone --depth 1 --no-tags https://github.com/sjkeller/smart-sensors-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529003192
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-Galivan_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531041697
git clone --depth 1 --no-tags https://github.com/luchLasarya/LRF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528547082
git clone --depth 1 --no-tags https://github.com/i212431/SPATIAL_SD_ADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530555749
git clone --depth 1 --no-tags https://github.com/adamgreig/tinytapeout-prn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529661469
git clone --depth 1 --no-tags https://github.com/nayanesh-reddy/2-Bit_Add_Mul_Comp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531183436
git clone --depth 1 --no-tags https://github.com/s100projects/T35_GPIO_TEST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531194570
git clone --depth 1 --no-tags https://github.com/MuballighHossain/Mealy_Machine_VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526942253
git clone --depth 1 --no-tags https://github.com/nihonge/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527945549
git clone --depth 1 --no-tags https://github.com/mouer-hub/AHT10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530588713
git clone --depth 1 --no-tags https://github.com/mohammedsaber10/apb_spi_lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524780635
git clone --depth 1 --no-tags https://github.com/SalazarBryan/Proyecto_Electrico.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528209328
git clone --depth 1 --no-tags https://github.com/Only-FPGA/Bus-Handshakes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527099148
git clone --depth 1 --no-tags https://github.com/MuballighHossain/Full_Adder_Priority_Encoder_VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526940610
git clone --depth 1 --no-tags https://github.com/ThorKn/tinytapeout_shiftregister_challenge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531151827
git clone --depth 1 --no-tags https://github.com/nic24-rgb/Arcade-TankBattalion-MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526934429
git clone --depth 1 --no-tags https://github.com/islam-nasser0/MIPS_single_cycle_Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527273473
git clone --depth 1 --no-tags https://github.com/karanmgandhi/DSD-Lab-Sem-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528700671
git clone --depth 1 --no-tags https://github.com/feybm2002/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528980344
git clone --depth 1 --no-tags https://github.com/amrkhalid-star902/UART-implementation-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529793545
git clone --depth 1 --no-tags https://github.com/zhou886/LittleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527156293
git clone --depth 1 --no-tags https://github.com/TrungNgoc20172869/SNN_in_Linux_on_LiteX_VexRiscV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527558668
git clone --depth 1 --no-tags https://github.com/msuadOf/DDS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528282257
git clone --depth 1 --no-tags https://github.com/JohnBagshaw/SoC-FPGA-ASIC-AXI-based-Digital-Designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528366622
git clone --depth 1 --no-tags https://github.com/Ikarthikmb/rtl_designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530697671
git clone --depth 1 --no-tags https://github.com/anniezfy/STAP_algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526535116
git clone --depth 1 --no-tags https://github.com/pretentious7/tinytapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529620313
git clone --depth 1 --no-tags https://github.com/dhanush904/Traffic_lights_4_way_junction.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527099582
git clone --depth 1 --no-tags https://github.com/MuballighHossain/CMOS_3_To_8_Decoder_VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526944593
git clone --depth 1 --no-tags https://github.com/cornell-ece4750/ece4750-tut3-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530940598
git clone --depth 1 --no-tags https://github.com/smunaut/tinytapeout-smolram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530683145
git clone --depth 1 --no-tags https://github.com/siriusm46/tinytapeout_calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530914068
git clone --depth 1 --no-tags https://github.com/WazaAbdulkadir/PWM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527603686
git clone --depth 1 --no-tags https://github.com/skerr92/tinytapeout_frequency_div.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529637817
git clone --depth 1 --no-tags https://github.com/Grad-Project2023/Pipelined_MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529655730
git clone --depth 1 --no-tags https://github.com/ahmed-elhoseiny/a-32-bit-single-cycle-microarchitecture-MIPS-processor-based-on-Harvard-Architecture..git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525076578
git clone --depth 1 --no-tags https://github.com/tonyalfred/Universal-Asynchronous-Receiver-Transmitter-UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525055029
git clone --depth 1 --no-tags https://github.com/amrkhalid-star902/SPI-Communication-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529817574
git clone --depth 1 --no-tags https://github.com/213070088/dadda-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525055429
git clone --depth 1 --no-tags https://github.com/1234robin/booth_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525019542
git clone --depth 1 --no-tags https://github.com/krasin/wokwi-guess-my-number.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527439475
git clone --depth 1 --no-tags https://github.com/shanmukh2607/Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527973066
git clone --depth 1 --no-tags https://github.com/MatheusAssisNeves/MIPS-based-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528147991
git clone --depth 1 --no-tags https://github.com/RDDinesh/MCU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528051170
git clone --depth 1 --no-tags https://github.com/javed-alam01/mips32bit-RISC-PIPELINE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528306325
git clone --depth 1 --no-tags https://github.com/Cram963/Marcxip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526980912
git clone --depth 1 --no-tags https://github.com/EliaIfrach/Processing_Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528413454
git clone --depth 1 --no-tags https://github.com/rahulgaud/Design-of-Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526615489
git clone --depth 1 --no-tags https://github.com/kthomas488/verilog-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526844076
git clone --depth 1 --no-tags https://github.com/phuvg/rtl_sudoku_solver_by_backtracking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526312009
git clone --depth 1 --no-tags https://github.com/pearlste/my_caravel_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526349462
git clone --depth 1 --no-tags https://github.com/sumanmahato027/Booth-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526621371
git clone --depth 1 --no-tags https://github.com/SalmaKhaled95/user_proj_mul32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526658952
git clone --depth 1 --no-tags https://github.com/mattvenn/tinytapeout-test-invert.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531219196
git clone --depth 1 --no-tags https://github.com/Amreen-Kaur/FPGA-Workshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529345973
git clone --depth 1 --no-tags https://github.com/Amreen-Kaur/Processor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530649203
git clone --depth 1 --no-tags https://github.com/cfib/trafficlight-fsm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530646978
git clone --depth 1 --no-tags https://github.com/mguthaus/caravel_test_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531209488
git clone --depth 1 --no-tags https://github.com/mattvenn/tinytapeout-marc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531094221
git clone --depth 1 --no-tags https://github.com/AyaMedhat555/Hamming_Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529400100
git clone --depth 1 --no-tags https://github.com/ArsenioDev/CustomSiliconTest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530784748
git clone --depth 1 --no-tags https://github.com/wpi-ece574-f22/ho-hgcd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530887691
git clone --depth 1 --no-tags https://github.com/evansm7/MR-sys.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530406835
git clone --depth 1 --no-tags https://github.com/Jihal/Verilog-TicTacToe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526137713
git clone --depth 1 --no-tags https://github.com/RanaElGahawy/Simple-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525924290
git clone --depth 1 --no-tags https://github.com/user-4314/flip-flop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528706690
git clone --depth 1 --no-tags https://github.com/seungjoyea/Generic_FIR_Filter-generic-CPS-TAP-parallel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530958989
git clone --depth 1 --no-tags https://github.com/sritech555/sritech555.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528386490
git clone --depth 1 --no-tags https://github.com/nikitasharma7/Car-Parking-System-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524569248
git clone --depth 1 --no-tags https://github.com/amit94302/IITB_RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525098701
git clone --depth 1 --no-tags https://github.com/Aaaaaaakash/Linear-Feedback-Shift-Register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524641259
git clone --depth 1 --no-tags https://github.com/rahultanwar10/DaddaMultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526673783
git clone --depth 1 --no-tags https://github.com/hossamfadeel/user_proj_mul32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526687457
git clone --depth 1 --no-tags https://github.com/MaryamMagdy570/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526692790
git clone --depth 1 --no-tags https://github.com/hisham-hariz/RISC-V-single-cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527131890
git clone --depth 1 --no-tags https://github.com/HALxmont/MixPix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527007664
git clone --depth 1 --no-tags https://github.com/Marwa2019uet/FYP_Matlab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524915326
git clone --depth 1 --no-tags https://github.com/Yashwecan2/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525888303
git clone --depth 1 --no-tags https://github.com/rportocarrero/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526032250
git clone --depth 1 --no-tags https://github.com/dylanlimonlime/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526251248
git clone --depth 1 --no-tags https://github.com/AkshayAnand2931/Verilog-Programming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525807917
git clone --depth 1 --no-tags https://github.com/SDZZGNDRC/Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527354636
git clone --depth 1 --no-tags https://github.com/ChinmaiVignyaKolli/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527748733
git clone --depth 1 --no-tags https://github.com/gsxgoldenlegendary/digital_electronics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527797935
git clone --depth 1 --no-tags https://github.com/Luis0922/Processador.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527721122
git clone --depth 1 --no-tags https://github.com/eslamhussein20/16_Points_16BitFixedPoint_IFFT_Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527598963
git clone --depth 1 --no-tags https://github.com/AdDraw/tinytapeout_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530351703
git clone --depth 1 --no-tags https://github.com/alirafiqmalik/Bresenham-Circle-Algorithm-Hardware-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530495164
git clone --depth 1 --no-tags https://github.com/github-fds/confmc.examples.2022.08.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530491920
git clone --depth 1 --no-tags https://github.com/user-tax-dev/site-static.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529725242
git clone --depth 1 --no-tags https://github.com/AntrikshMehta/Adder_Analysis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529900251
git clone --depth 1 --no-tags https://github.com/gregdavill/tinytapeout-verilog-fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529746794
git clone --depth 1 --no-tags https://github.com/arafatasim/Implementing-Four-bit-computer-in-VerilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530804507
git clone --depth 1 --no-tags https://github.com/mkssoftware/M3-Music_Suite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529191733
git clone --depth 1 --no-tags https://github.com/mattvenn/tinytapeout-test-straight.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531217519
