
Timberman.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004798  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f8  08004928  08004928  00014928  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004a20  08004a20  0002005c  2**0
                  CONTENTS
  4 .ARM          00000000  08004a20  08004a20  0002005c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004a20  08004a20  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004a20  08004a20  00014a20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004a24  08004a24  00014a24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08004a28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001dc  2000005c  08004a84  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000238  08004a84  00020238  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b3c8  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f38  00000000  00000000  0002b497  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b58  00000000  00000000  0002d3d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000883  00000000  00000000  0002df28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027716  00000000  00000000  0002e7ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c9c5  00000000  00000000  00055ec1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f6745  00000000  00000000  00062886  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003280  00000000  00000000  00158fcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  0015c24c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004910 	.word	0x08004910

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08004910 	.word	0x08004910

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <KPAD_init>:

int KPAD_lastkey;
ADC_HandleTypeDef *KPAD_hadc;

void KPAD_init(ADC_HandleTypeDef *hadc)
{
 8000270:	b480      	push	{r7}
 8000272:	b083      	sub	sp, #12
 8000274:	af00      	add	r7, sp, #0
 8000276:	6078      	str	r0, [r7, #4]
	KPAD_lastkey = KPAD_KEYNONE;
 8000278:	4b05      	ldr	r3, [pc, #20]	; (8000290 <KPAD_init+0x20>)
 800027a:	2200      	movs	r2, #0
 800027c:	601a      	str	r2, [r3, #0]
	KPAD_hadc = hadc;
 800027e:	4a05      	ldr	r2, [pc, #20]	; (8000294 <KPAD_init+0x24>)
 8000280:	687b      	ldr	r3, [r7, #4]
 8000282:	6013      	str	r3, [r2, #0]
}
 8000284:	bf00      	nop
 8000286:	370c      	adds	r7, #12
 8000288:	46bd      	mov	sp, r7
 800028a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028e:	4770      	bx	lr
 8000290:	20000078 	.word	0x20000078
 8000294:	2000007c 	.word	0x2000007c

08000298 <Delay>:
#include "stm32l4xx_hal.h"
#include "main.h"
#include "lcd.h"

void Delay(uint32_t nCount)
{
 8000298:	b480      	push	{r7}
 800029a:	b083      	sub	sp, #12
 800029c:	af00      	add	r7, sp, #0
 800029e:	6078      	str	r0, [r7, #4]
  for(; nCount != 0; nCount--);
 80002a0:	e002      	b.n	80002a8 <Delay+0x10>
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	3b01      	subs	r3, #1
 80002a6:	607b      	str	r3, [r7, #4]
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d1f9      	bne.n	80002a2 <Delay+0xa>
}
 80002ae:	bf00      	nop
 80002b0:	bf00      	nop
 80002b2:	370c      	adds	r7, #12
 80002b4:	46bd      	mov	sp, r7
 80002b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ba:	4770      	bx	lr

080002bc <lcd_delay>:
void lcd_delay(void)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	af00      	add	r7, sp, #0
	Delay(200);
 80002c0:	20c8      	movs	r0, #200	; 0xc8
 80002c2:	f7ff ffe9 	bl	8000298 <Delay>
}
 80002c6:	bf00      	nop
 80002c8:	bd80      	pop	{r7, pc}
	...

080002cc <lcd_cmd>:

void lcd_cmd(char out_char)
{
 80002cc:	b580      	push	{r7, lr}
 80002ce:	b082      	sub	sp, #8
 80002d0:	af00      	add	r7, sp, #0
 80002d2:	4603      	mov	r3, r0
 80002d4:	71fb      	strb	r3, [r7, #7]
	LCD_RS_GPIO_Port->BRR  = LCD_RS_Pin;
 80002d6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80002da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80002de:	629a      	str	r2, [r3, #40]	; 0x28

	LCD_EN_GPIO_Port->BRR  = LCD_EN_Pin;
 80002e0:	4b5e      	ldr	r3, [pc, #376]	; (800045c <lcd_cmd+0x190>)
 80002e2:	2280      	movs	r2, #128	; 0x80
 80002e4:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D4_GPIO_Port->BRR  = LCD_D4_Pin;
 80002e6:	4b5e      	ldr	r3, [pc, #376]	; (8000460 <lcd_cmd+0x194>)
 80002e8:	2220      	movs	r2, #32
 80002ea:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D5_GPIO_Port->BRR  = LCD_D5_Pin;
 80002ec:	4b5c      	ldr	r3, [pc, #368]	; (8000460 <lcd_cmd+0x194>)
 80002ee:	2210      	movs	r2, #16
 80002f0:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D6_GPIO_Port->BRR  = LCD_D6_Pin;
 80002f2:	4b5b      	ldr	r3, [pc, #364]	; (8000460 <lcd_cmd+0x194>)
 80002f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80002f8:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D7_GPIO_Port->BRR  = LCD_D7_Pin;
 80002fa:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80002fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000302:	629a      	str	r2, [r3, #40]	; 0x28

	lcd_delay();
 8000304:	f7ff ffda 	bl	80002bc <lcd_delay>

	LCD_EN_GPIO_Port->ODR |= LCD_EN_Pin;
 8000308:	4b54      	ldr	r3, [pc, #336]	; (800045c <lcd_cmd+0x190>)
 800030a:	695b      	ldr	r3, [r3, #20]
 800030c:	4a53      	ldr	r2, [pc, #332]	; (800045c <lcd_cmd+0x190>)
 800030e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000312:	6153      	str	r3, [r2, #20]

	if((out_char & 0x10)>>4) LCD_D4_GPIO_Port->BSRR = LCD_D4_Pin; else LCD_D4_GPIO_Port->BSRR = (uint32_t)LCD_D4_Pin << 16;
 8000314:	79fb      	ldrb	r3, [r7, #7]
 8000316:	f003 0310 	and.w	r3, r3, #16
 800031a:	2b00      	cmp	r3, #0
 800031c:	d003      	beq.n	8000326 <lcd_cmd+0x5a>
 800031e:	4b50      	ldr	r3, [pc, #320]	; (8000460 <lcd_cmd+0x194>)
 8000320:	2220      	movs	r2, #32
 8000322:	619a      	str	r2, [r3, #24]
 8000324:	e003      	b.n	800032e <lcd_cmd+0x62>
 8000326:	4b4e      	ldr	r3, [pc, #312]	; (8000460 <lcd_cmd+0x194>)
 8000328:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800032c:	619a      	str	r2, [r3, #24]
	if((out_char & 0x20)>>5) LCD_D5_GPIO_Port->BSRR = LCD_D5_Pin; else LCD_D5_GPIO_Port->BSRR = (uint32_t)LCD_D5_Pin << 16;
 800032e:	79fb      	ldrb	r3, [r7, #7]
 8000330:	f003 0320 	and.w	r3, r3, #32
 8000334:	2b00      	cmp	r3, #0
 8000336:	d003      	beq.n	8000340 <lcd_cmd+0x74>
 8000338:	4b49      	ldr	r3, [pc, #292]	; (8000460 <lcd_cmd+0x194>)
 800033a:	2210      	movs	r2, #16
 800033c:	619a      	str	r2, [r3, #24]
 800033e:	e003      	b.n	8000348 <lcd_cmd+0x7c>
 8000340:	4b47      	ldr	r3, [pc, #284]	; (8000460 <lcd_cmd+0x194>)
 8000342:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000346:	619a      	str	r2, [r3, #24]
	if((out_char & 0x40)>>6) LCD_D6_GPIO_Port->BSRR = LCD_D6_Pin; else LCD_D6_GPIO_Port->BSRR = (uint32_t)LCD_D6_Pin << 16;
 8000348:	79fb      	ldrb	r3, [r7, #7]
 800034a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800034e:	2b00      	cmp	r3, #0
 8000350:	d004      	beq.n	800035c <lcd_cmd+0x90>
 8000352:	4b43      	ldr	r3, [pc, #268]	; (8000460 <lcd_cmd+0x194>)
 8000354:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000358:	619a      	str	r2, [r3, #24]
 800035a:	e003      	b.n	8000364 <lcd_cmd+0x98>
 800035c:	4b40      	ldr	r3, [pc, #256]	; (8000460 <lcd_cmd+0x194>)
 800035e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000362:	619a      	str	r2, [r3, #24]
	if((out_char & 0x80)>>7) LCD_D7_GPIO_Port->BSRR = LCD_D7_Pin; else LCD_D7_GPIO_Port->BSRR = (uint32_t)LCD_D7_Pin << 16;
 8000364:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000368:	2b00      	cmp	r3, #0
 800036a:	da05      	bge.n	8000378 <lcd_cmd+0xac>
 800036c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000370:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000374:	619a      	str	r2, [r3, #24]
 8000376:	e004      	b.n	8000382 <lcd_cmd+0xb6>
 8000378:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800037c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000380:	619a      	str	r2, [r3, #24]

	lcd_delay();
 8000382:	f7ff ff9b 	bl	80002bc <lcd_delay>

	LCD_EN_GPIO_Port->BRR = LCD_EN_Pin;
 8000386:	4b35      	ldr	r3, [pc, #212]	; (800045c <lcd_cmd+0x190>)
 8000388:	2280      	movs	r2, #128	; 0x80
 800038a:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D4_GPIO_Port->BRR = LCD_D4_Pin;
 800038c:	4b34      	ldr	r3, [pc, #208]	; (8000460 <lcd_cmd+0x194>)
 800038e:	2220      	movs	r2, #32
 8000390:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D5_GPIO_Port->BRR = LCD_D5_Pin;
 8000392:	4b33      	ldr	r3, [pc, #204]	; (8000460 <lcd_cmd+0x194>)
 8000394:	2210      	movs	r2, #16
 8000396:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D6_GPIO_Port->BRR = LCD_D6_Pin;
 8000398:	4b31      	ldr	r3, [pc, #196]	; (8000460 <lcd_cmd+0x194>)
 800039a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800039e:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D7_GPIO_Port->BRR = LCD_D7_Pin;
 80003a0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80003a4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80003a8:	629a      	str	r2, [r3, #40]	; 0x28

	lcd_delay();
 80003aa:	f7ff ff87 	bl	80002bc <lcd_delay>

	LCD_EN_GPIO_Port->ODR |= LCD_EN_Pin;
 80003ae:	4b2b      	ldr	r3, [pc, #172]	; (800045c <lcd_cmd+0x190>)
 80003b0:	695b      	ldr	r3, [r3, #20]
 80003b2:	4a2a      	ldr	r2, [pc, #168]	; (800045c <lcd_cmd+0x190>)
 80003b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80003b8:	6153      	str	r3, [r2, #20]

	if(out_char & 0x01) LCD_D4_GPIO_Port->BSRR = LCD_D4_Pin; else LCD_D4_GPIO_Port->BSRR = (uint32_t)LCD_D4_Pin << 16;
 80003ba:	79fb      	ldrb	r3, [r7, #7]
 80003bc:	f003 0301 	and.w	r3, r3, #1
 80003c0:	2b00      	cmp	r3, #0
 80003c2:	d003      	beq.n	80003cc <lcd_cmd+0x100>
 80003c4:	4b26      	ldr	r3, [pc, #152]	; (8000460 <lcd_cmd+0x194>)
 80003c6:	2220      	movs	r2, #32
 80003c8:	619a      	str	r2, [r3, #24]
 80003ca:	e003      	b.n	80003d4 <lcd_cmd+0x108>
 80003cc:	4b24      	ldr	r3, [pc, #144]	; (8000460 <lcd_cmd+0x194>)
 80003ce:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80003d2:	619a      	str	r2, [r3, #24]
	if((out_char & 0x02)>>1) LCD_D5_GPIO_Port->BSRR = LCD_D5_Pin; else LCD_D5_GPIO_Port->BSRR = (uint32_t)LCD_D5_Pin << 16;
 80003d4:	79fb      	ldrb	r3, [r7, #7]
 80003d6:	f003 0302 	and.w	r3, r3, #2
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d003      	beq.n	80003e6 <lcd_cmd+0x11a>
 80003de:	4b20      	ldr	r3, [pc, #128]	; (8000460 <lcd_cmd+0x194>)
 80003e0:	2210      	movs	r2, #16
 80003e2:	619a      	str	r2, [r3, #24]
 80003e4:	e003      	b.n	80003ee <lcd_cmd+0x122>
 80003e6:	4b1e      	ldr	r3, [pc, #120]	; (8000460 <lcd_cmd+0x194>)
 80003e8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80003ec:	619a      	str	r2, [r3, #24]
	if((out_char & 0x04)>>2) LCD_D6_GPIO_Port->BSRR = LCD_D6_Pin; else LCD_D6_GPIO_Port->BSRR = (uint32_t)LCD_D6_Pin << 16;
 80003ee:	79fb      	ldrb	r3, [r7, #7]
 80003f0:	f003 0304 	and.w	r3, r3, #4
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d004      	beq.n	8000402 <lcd_cmd+0x136>
 80003f8:	4b19      	ldr	r3, [pc, #100]	; (8000460 <lcd_cmd+0x194>)
 80003fa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80003fe:	619a      	str	r2, [r3, #24]
 8000400:	e003      	b.n	800040a <lcd_cmd+0x13e>
 8000402:	4b17      	ldr	r3, [pc, #92]	; (8000460 <lcd_cmd+0x194>)
 8000404:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000408:	619a      	str	r2, [r3, #24]
	if((out_char & 0x08)>>3) LCD_D7_GPIO_Port->BSRR = LCD_D7_Pin; else LCD_D7_GPIO_Port->BSRR = (uint32_t)LCD_D7_Pin << 16;
 800040a:	79fb      	ldrb	r3, [r7, #7]
 800040c:	f003 0308 	and.w	r3, r3, #8
 8000410:	2b00      	cmp	r3, #0
 8000412:	d005      	beq.n	8000420 <lcd_cmd+0x154>
 8000414:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000418:	f44f 7280 	mov.w	r2, #256	; 0x100
 800041c:	619a      	str	r2, [r3, #24]
 800041e:	e004      	b.n	800042a <lcd_cmd+0x15e>
 8000420:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000424:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000428:	619a      	str	r2, [r3, #24]

	lcd_delay();
 800042a:	f7ff ff47 	bl	80002bc <lcd_delay>

	LCD_EN_GPIO_Port->BRR = LCD_EN_Pin;
 800042e:	4b0b      	ldr	r3, [pc, #44]	; (800045c <lcd_cmd+0x190>)
 8000430:	2280      	movs	r2, #128	; 0x80
 8000432:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D4_GPIO_Port->BRR = LCD_D4_Pin;
 8000434:	4b0a      	ldr	r3, [pc, #40]	; (8000460 <lcd_cmd+0x194>)
 8000436:	2220      	movs	r2, #32
 8000438:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D5_GPIO_Port->BRR = LCD_D5_Pin;
 800043a:	4b09      	ldr	r3, [pc, #36]	; (8000460 <lcd_cmd+0x194>)
 800043c:	2210      	movs	r2, #16
 800043e:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D6_GPIO_Port->BRR = LCD_D6_Pin;
 8000440:	4b07      	ldr	r3, [pc, #28]	; (8000460 <lcd_cmd+0x194>)
 8000442:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000446:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D7_GPIO_Port->BRR = LCD_D7_Pin;
 8000448:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800044c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000450:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000452:	bf00      	nop
 8000454:	3708      	adds	r7, #8
 8000456:	46bd      	mov	sp, r7
 8000458:	bd80      	pop	{r7, pc}
 800045a:	bf00      	nop
 800045c:	48000800 	.word	0x48000800
 8000460:	48000400 	.word	0x48000400

08000464 <lcd_char_cp>:

void lcd_char_cp(char out_char)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	b082      	sub	sp, #8
 8000468:	af00      	add	r7, sp, #0
 800046a:	4603      	mov	r3, r0
 800046c:	71fb      	strb	r3, [r7, #7]
	LCD_RS_GPIO_Port->ODR |= LCD_RS_Pin;
 800046e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000472:	695b      	ldr	r3, [r3, #20]
 8000474:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000478:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800047c:	6153      	str	r3, [r2, #20]

	LCD_EN_GPIO_Port->BRR  = LCD_EN_Pin;
 800047e:	4b5e      	ldr	r3, [pc, #376]	; (80005f8 <lcd_char_cp+0x194>)
 8000480:	2280      	movs	r2, #128	; 0x80
 8000482:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D4_GPIO_Port->BRR  = LCD_D4_Pin;
 8000484:	4b5d      	ldr	r3, [pc, #372]	; (80005fc <lcd_char_cp+0x198>)
 8000486:	2220      	movs	r2, #32
 8000488:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D5_GPIO_Port->BRR  = LCD_D5_Pin;
 800048a:	4b5c      	ldr	r3, [pc, #368]	; (80005fc <lcd_char_cp+0x198>)
 800048c:	2210      	movs	r2, #16
 800048e:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D6_GPIO_Port->BRR  = LCD_D6_Pin;
 8000490:	4b5a      	ldr	r3, [pc, #360]	; (80005fc <lcd_char_cp+0x198>)
 8000492:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000496:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D7_GPIO_Port->BRR  = LCD_D7_Pin;
 8000498:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800049c:	f44f 7280 	mov.w	r2, #256	; 0x100
 80004a0:	629a      	str	r2, [r3, #40]	; 0x28

	lcd_delay();
 80004a2:	f7ff ff0b 	bl	80002bc <lcd_delay>

	LCD_EN_GPIO_Port->ODR |= LCD_EN_Pin;
 80004a6:	4b54      	ldr	r3, [pc, #336]	; (80005f8 <lcd_char_cp+0x194>)
 80004a8:	695b      	ldr	r3, [r3, #20]
 80004aa:	4a53      	ldr	r2, [pc, #332]	; (80005f8 <lcd_char_cp+0x194>)
 80004ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80004b0:	6153      	str	r3, [r2, #20]

	if((out_char & 0x10)>>4) LCD_D4_GPIO_Port->BSRR = LCD_D4_Pin; else LCD_D4_GPIO_Port->BSRR = (uint32_t)LCD_D4_Pin << 16;
 80004b2:	79fb      	ldrb	r3, [r7, #7]
 80004b4:	f003 0310 	and.w	r3, r3, #16
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	d003      	beq.n	80004c4 <lcd_char_cp+0x60>
 80004bc:	4b4f      	ldr	r3, [pc, #316]	; (80005fc <lcd_char_cp+0x198>)
 80004be:	2220      	movs	r2, #32
 80004c0:	619a      	str	r2, [r3, #24]
 80004c2:	e003      	b.n	80004cc <lcd_char_cp+0x68>
 80004c4:	4b4d      	ldr	r3, [pc, #308]	; (80005fc <lcd_char_cp+0x198>)
 80004c6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80004ca:	619a      	str	r2, [r3, #24]
	if((out_char & 0x20)>>5) LCD_D5_GPIO_Port->BSRR = LCD_D5_Pin; else LCD_D5_GPIO_Port->BSRR = (uint32_t)LCD_D5_Pin << 16;
 80004cc:	79fb      	ldrb	r3, [r7, #7]
 80004ce:	f003 0320 	and.w	r3, r3, #32
 80004d2:	2b00      	cmp	r3, #0
 80004d4:	d003      	beq.n	80004de <lcd_char_cp+0x7a>
 80004d6:	4b49      	ldr	r3, [pc, #292]	; (80005fc <lcd_char_cp+0x198>)
 80004d8:	2210      	movs	r2, #16
 80004da:	619a      	str	r2, [r3, #24]
 80004dc:	e003      	b.n	80004e6 <lcd_char_cp+0x82>
 80004de:	4b47      	ldr	r3, [pc, #284]	; (80005fc <lcd_char_cp+0x198>)
 80004e0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80004e4:	619a      	str	r2, [r3, #24]
	if((out_char & 0x40)>>6) LCD_D6_GPIO_Port->BSRR = LCD_D6_Pin; else LCD_D6_GPIO_Port->BSRR = (uint32_t)LCD_D6_Pin << 16;
 80004e6:	79fb      	ldrb	r3, [r7, #7]
 80004e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	d004      	beq.n	80004fa <lcd_char_cp+0x96>
 80004f0:	4b42      	ldr	r3, [pc, #264]	; (80005fc <lcd_char_cp+0x198>)
 80004f2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80004f6:	619a      	str	r2, [r3, #24]
 80004f8:	e003      	b.n	8000502 <lcd_char_cp+0x9e>
 80004fa:	4b40      	ldr	r3, [pc, #256]	; (80005fc <lcd_char_cp+0x198>)
 80004fc:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000500:	619a      	str	r2, [r3, #24]
	if((out_char & 0x80)>>7) LCD_D7_GPIO_Port->BSRR = LCD_D7_Pin; else LCD_D7_GPIO_Port->BSRR = (uint32_t)LCD_D7_Pin << 16;
 8000502:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000506:	2b00      	cmp	r3, #0
 8000508:	da05      	bge.n	8000516 <lcd_char_cp+0xb2>
 800050a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800050e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000512:	619a      	str	r2, [r3, #24]
 8000514:	e004      	b.n	8000520 <lcd_char_cp+0xbc>
 8000516:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800051a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800051e:	619a      	str	r2, [r3, #24]

	lcd_delay();
 8000520:	f7ff fecc 	bl	80002bc <lcd_delay>

	LCD_EN_GPIO_Port->BRR = LCD_EN_Pin;
 8000524:	4b34      	ldr	r3, [pc, #208]	; (80005f8 <lcd_char_cp+0x194>)
 8000526:	2280      	movs	r2, #128	; 0x80
 8000528:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D4_GPIO_Port->BRR = LCD_D4_Pin;
 800052a:	4b34      	ldr	r3, [pc, #208]	; (80005fc <lcd_char_cp+0x198>)
 800052c:	2220      	movs	r2, #32
 800052e:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D5_GPIO_Port->BRR = LCD_D5_Pin;
 8000530:	4b32      	ldr	r3, [pc, #200]	; (80005fc <lcd_char_cp+0x198>)
 8000532:	2210      	movs	r2, #16
 8000534:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D6_GPIO_Port->BRR = LCD_D6_Pin;
 8000536:	4b31      	ldr	r3, [pc, #196]	; (80005fc <lcd_char_cp+0x198>)
 8000538:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800053c:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D7_GPIO_Port->BRR = LCD_D7_Pin;
 800053e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000542:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000546:	629a      	str	r2, [r3, #40]	; 0x28

	lcd_delay();
 8000548:	f7ff feb8 	bl	80002bc <lcd_delay>

	LCD_EN_GPIO_Port->ODR |= LCD_EN_Pin;
 800054c:	4b2a      	ldr	r3, [pc, #168]	; (80005f8 <lcd_char_cp+0x194>)
 800054e:	695b      	ldr	r3, [r3, #20]
 8000550:	4a29      	ldr	r2, [pc, #164]	; (80005f8 <lcd_char_cp+0x194>)
 8000552:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000556:	6153      	str	r3, [r2, #20]

	if(out_char & 0x01) LCD_D4_GPIO_Port->BSRR = LCD_D4_Pin; else LCD_D4_GPIO_Port->BSRR = (uint32_t)LCD_D4_Pin << 16;
 8000558:	79fb      	ldrb	r3, [r7, #7]
 800055a:	f003 0301 	and.w	r3, r3, #1
 800055e:	2b00      	cmp	r3, #0
 8000560:	d003      	beq.n	800056a <lcd_char_cp+0x106>
 8000562:	4b26      	ldr	r3, [pc, #152]	; (80005fc <lcd_char_cp+0x198>)
 8000564:	2220      	movs	r2, #32
 8000566:	619a      	str	r2, [r3, #24]
 8000568:	e003      	b.n	8000572 <lcd_char_cp+0x10e>
 800056a:	4b24      	ldr	r3, [pc, #144]	; (80005fc <lcd_char_cp+0x198>)
 800056c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000570:	619a      	str	r2, [r3, #24]
	if((out_char & 0x02)>>1) LCD_D5_GPIO_Port->BSRR = LCD_D5_Pin; else LCD_D5_GPIO_Port->BSRR = (uint32_t)LCD_D5_Pin << 16;
 8000572:	79fb      	ldrb	r3, [r7, #7]
 8000574:	f003 0302 	and.w	r3, r3, #2
 8000578:	2b00      	cmp	r3, #0
 800057a:	d003      	beq.n	8000584 <lcd_char_cp+0x120>
 800057c:	4b1f      	ldr	r3, [pc, #124]	; (80005fc <lcd_char_cp+0x198>)
 800057e:	2210      	movs	r2, #16
 8000580:	619a      	str	r2, [r3, #24]
 8000582:	e003      	b.n	800058c <lcd_char_cp+0x128>
 8000584:	4b1d      	ldr	r3, [pc, #116]	; (80005fc <lcd_char_cp+0x198>)
 8000586:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800058a:	619a      	str	r2, [r3, #24]
	if((out_char & 0x04)>>2) LCD_D6_GPIO_Port->BSRR = LCD_D6_Pin; else LCD_D6_GPIO_Port->BSRR = (uint32_t)LCD_D6_Pin << 16;
 800058c:	79fb      	ldrb	r3, [r7, #7]
 800058e:	f003 0304 	and.w	r3, r3, #4
 8000592:	2b00      	cmp	r3, #0
 8000594:	d004      	beq.n	80005a0 <lcd_char_cp+0x13c>
 8000596:	4b19      	ldr	r3, [pc, #100]	; (80005fc <lcd_char_cp+0x198>)
 8000598:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800059c:	619a      	str	r2, [r3, #24]
 800059e:	e003      	b.n	80005a8 <lcd_char_cp+0x144>
 80005a0:	4b16      	ldr	r3, [pc, #88]	; (80005fc <lcd_char_cp+0x198>)
 80005a2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80005a6:	619a      	str	r2, [r3, #24]
	if((out_char & 0x08)>>3) LCD_D7_GPIO_Port->BSRR = LCD_D7_Pin; else LCD_D7_GPIO_Port->BSRR = (uint32_t)LCD_D7_Pin << 16;
 80005a8:	79fb      	ldrb	r3, [r7, #7]
 80005aa:	f003 0308 	and.w	r3, r3, #8
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d005      	beq.n	80005be <lcd_char_cp+0x15a>
 80005b2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80005b6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80005ba:	619a      	str	r2, [r3, #24]
 80005bc:	e004      	b.n	80005c8 <lcd_char_cp+0x164>
 80005be:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80005c2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80005c6:	619a      	str	r2, [r3, #24]

	lcd_delay();
 80005c8:	f7ff fe78 	bl	80002bc <lcd_delay>

	LCD_EN_GPIO_Port->BRR = LCD_EN_Pin;
 80005cc:	4b0a      	ldr	r3, [pc, #40]	; (80005f8 <lcd_char_cp+0x194>)
 80005ce:	2280      	movs	r2, #128	; 0x80
 80005d0:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D4_GPIO_Port->BRR = LCD_D4_Pin;
 80005d2:	4b0a      	ldr	r3, [pc, #40]	; (80005fc <lcd_char_cp+0x198>)
 80005d4:	2220      	movs	r2, #32
 80005d6:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D5_GPIO_Port->BRR = LCD_D5_Pin;
 80005d8:	4b08      	ldr	r3, [pc, #32]	; (80005fc <lcd_char_cp+0x198>)
 80005da:	2210      	movs	r2, #16
 80005dc:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D6_GPIO_Port->BRR = LCD_D6_Pin;
 80005de:	4b07      	ldr	r3, [pc, #28]	; (80005fc <lcd_char_cp+0x198>)
 80005e0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80005e4:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D7_GPIO_Port->BRR = LCD_D7_Pin;
 80005e6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80005ea:	f44f 7280 	mov.w	r2, #256	; 0x100
 80005ee:	629a      	str	r2, [r3, #40]	; 0x28
}
 80005f0:	bf00      	nop
 80005f2:	3708      	adds	r7, #8
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	48000800 	.word	0x48000800
 80005fc:	48000400 	.word	0x48000400

08000600 <lcd_out_cp>:

void lcd_out_cp(char *out_char)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b082      	sub	sp, #8
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
	while(*out_char)
 8000608:	e008      	b.n	800061c <lcd_out_cp+0x1c>
	{
		lcd_char_cp(*out_char++);
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	1c5a      	adds	r2, r3, #1
 800060e:	607a      	str	r2, [r7, #4]
 8000610:	781b      	ldrb	r3, [r3, #0]
 8000612:	4618      	mov	r0, r3
 8000614:	f7ff ff26 	bl	8000464 <lcd_char_cp>
        lcd_delay();
 8000618:	f7ff fe50 	bl	80002bc <lcd_delay>
	while(*out_char)
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	781b      	ldrb	r3, [r3, #0]
 8000620:	2b00      	cmp	r3, #0
 8000622:	d1f2      	bne.n	800060a <lcd_out_cp+0xa>
	}

}
 8000624:	bf00      	nop
 8000626:	bf00      	nop
 8000628:	3708      	adds	r7, #8
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}

0800062e <lcd_init>:


void lcd_init(char bits, char font, char lines)
{
 800062e:	b580      	push	{r7, lr}
 8000630:	b082      	sub	sp, #8
 8000632:	af00      	add	r7, sp, #0
 8000634:	4603      	mov	r3, r0
 8000636:	71fb      	strb	r3, [r7, #7]
 8000638:	460b      	mov	r3, r1
 800063a:	71bb      	strb	r3, [r7, #6]
 800063c:	4613      	mov	r3, r2
 800063e:	717b      	strb	r3, [r7, #5]
    HAL_Delay(250);
 8000640:	20fa      	movs	r0, #250	; 0xfa
 8000642:	f000 fc9b 	bl	8000f7c <HAL_Delay>
		lcd_cmd(_RETURN_HOME);
 8000646:	2002      	movs	r0, #2
 8000648:	f7ff fe40 	bl	80002cc <lcd_cmd>
    HAL_Delay(50);
 800064c:	2032      	movs	r0, #50	; 0x32
 800064e:	f000 fc95 	bl	8000f7c <HAL_Delay>
    lcd_cmd(0x20 | bits | font | lines);
 8000652:	79fa      	ldrb	r2, [r7, #7]
 8000654:	79bb      	ldrb	r3, [r7, #6]
 8000656:	4313      	orrs	r3, r2
 8000658:	b2da      	uxtb	r2, r3
 800065a:	797b      	ldrb	r3, [r7, #5]
 800065c:	4313      	orrs	r3, r2
 800065e:	b2db      	uxtb	r3, r3
 8000660:	f043 0320 	orr.w	r3, r3, #32
 8000664:	b2db      	uxtb	r3, r3
 8000666:	4618      	mov	r0, r3
 8000668:	f7ff fe30 	bl	80002cc <lcd_cmd>
    HAL_Delay(50);
 800066c:	2032      	movs	r0, #50	; 0x32
 800066e:	f000 fc85 	bl	8000f7c <HAL_Delay>
    lcd_cmd(_LCD_INIT);
 8000672:	2006      	movs	r0, #6
 8000674:	f7ff fe2a 	bl	80002cc <lcd_cmd>
    HAL_Delay(50);
 8000678:	2032      	movs	r0, #50	; 0x32
 800067a:	f000 fc7f 	bl	8000f7c <HAL_Delay>
    lcd_cmd(0x0E);
 800067e:	200e      	movs	r0, #14
 8000680:	f7ff fe24 	bl	80002cc <lcd_cmd>
    HAL_Delay(50);
 8000684:	2032      	movs	r0, #50	; 0x32
 8000686:	f000 fc79 	bl	8000f7c <HAL_Delay>
    lcd_cmd(0x0C);
 800068a:	200c      	movs	r0, #12
 800068c:	f7ff fe1e 	bl	80002cc <lcd_cmd>
    HAL_Delay(50);
 8000690:	2032      	movs	r0, #50	; 0x32
 8000692:	f000 fc73 	bl	8000f7c <HAL_Delay>
    lcd_cmd(0x01);
 8000696:	2001      	movs	r0, #1
 8000698:	f7ff fe18 	bl	80002cc <lcd_cmd>
    HAL_Delay(100);
 800069c:	2064      	movs	r0, #100	; 0x64
 800069e:	f000 fc6d 	bl	8000f7c <HAL_Delay>
}
 80006a2:	bf00      	nop
 80006a4:	3708      	adds	r7, #8
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}

080006aa <lcd_gotoxy>:

void lcd_gotoxy(unsigned char row, unsigned char column)
{
 80006aa:	b580      	push	{r7, lr}
 80006ac:	b082      	sub	sp, #8
 80006ae:	af00      	add	r7, sp, #0
 80006b0:	4603      	mov	r3, r0
 80006b2:	460a      	mov	r2, r1
 80006b4:	71fb      	strb	r3, [r7, #7]
 80006b6:	4613      	mov	r3, r2
 80006b8:	71bb      	strb	r3, [r7, #6]
	if(row == 1)
 80006ba:	79fb      	ldrb	r3, [r7, #7]
 80006bc:	2b01      	cmp	r3, #1
 80006be:	d106      	bne.n	80006ce <lcd_gotoxy+0x24>
	{
		lcd_cmd(0x80 + (column - 1));
 80006c0:	79bb      	ldrb	r3, [r7, #6]
 80006c2:	337f      	adds	r3, #127	; 0x7f
 80006c4:	b2db      	uxtb	r3, r3
 80006c6:	4618      	mov	r0, r3
 80006c8:	f7ff fe00 	bl	80002cc <lcd_cmd>
 80006cc:	e008      	b.n	80006e0 <lcd_gotoxy+0x36>
	}
	else if(row == 2)
 80006ce:	79fb      	ldrb	r3, [r7, #7]
 80006d0:	2b02      	cmp	r3, #2
 80006d2:	d105      	bne.n	80006e0 <lcd_gotoxy+0x36>
	{
		lcd_cmd(0xC0 + (column - 1));
 80006d4:	79bb      	ldrb	r3, [r7, #6]
 80006d6:	3b41      	subs	r3, #65	; 0x41
 80006d8:	b2db      	uxtb	r3, r3
 80006da:	4618      	mov	r0, r3
 80006dc:	f7ff fdf6 	bl	80002cc <lcd_cmd>
	}
    HAL_Delay(5);
 80006e0:	2005      	movs	r0, #5
 80006e2:	f000 fc4b 	bl	8000f7c <HAL_Delay>

}
 80006e6:	bf00      	nop
 80006e8:	3708      	adds	r7, #8
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}

080006ee <lcd_print>:
	lcd_gotoxy(row, column);
	lcd_char_cp(out_char);
}

void lcd_print(unsigned char row, unsigned char column, char *out_char)
{
 80006ee:	b580      	push	{r7, lr}
 80006f0:	b082      	sub	sp, #8
 80006f2:	af00      	add	r7, sp, #0
 80006f4:	4603      	mov	r3, r0
 80006f6:	603a      	str	r2, [r7, #0]
 80006f8:	71fb      	strb	r3, [r7, #7]
 80006fa:	460b      	mov	r3, r1
 80006fc:	71bb      	strb	r3, [r7, #6]
	lcd_gotoxy(row, column);
 80006fe:	79ba      	ldrb	r2, [r7, #6]
 8000700:	79fb      	ldrb	r3, [r7, #7]
 8000702:	4611      	mov	r1, r2
 8000704:	4618      	mov	r0, r3
 8000706:	f7ff ffd0 	bl	80006aa <lcd_gotoxy>
	lcd_out_cp(out_char);
 800070a:	6838      	ldr	r0, [r7, #0]
 800070c:	f7ff ff78 	bl	8000600 <lcd_out_cp>
    HAL_Delay(5);
 8000710:	2005      	movs	r0, #5
 8000712:	f000 fc33 	bl	8000f7c <HAL_Delay>
}
 8000716:	bf00      	nop
 8000718:	3708      	adds	r7, #8
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}

0800071e <lcd_clear>:
void lcd_clear(void) {
 800071e:	b580      	push	{r7, lr}
 8000720:	af00      	add	r7, sp, #0

	lcd_cmd(_CLEAR);
 8000722:	2001      	movs	r0, #1
 8000724:	f7ff fdd2 	bl	80002cc <lcd_cmd>
    HAL_Delay(5);
 8000728:	2005      	movs	r0, #5
 800072a:	f000 fc27 	bl	8000f7c <HAL_Delay>

}
 800072e:	bf00      	nop
 8000730:	bd80      	pop	{r7, pc}
	...

08000734 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000734:	b580      	push	{r7, lr}
 8000736:	b09c      	sub	sp, #112	; 0x70
 8000738:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */

	// ----------------------------------------------------- Custom characters variables ----------------------------------------------------
	char rightManHit[] = { 0x00, 0x00, 0x1F, 0x1D, 0x04, 0x04, 0x1F, 0x1F };
 800073a:	4a8b      	ldr	r2, [pc, #556]	; (8000968 <main+0x234>)
 800073c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000740:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000744:	e883 0003 	stmia.w	r3, {r0, r1}
	char leftManHit[] = { 0x1F, 0x1F, 0x04, 0x04, 0x1D, 0x1F, 0x00, 0x00 };
 8000748:	4a88      	ldr	r2, [pc, #544]	; (800096c <main+0x238>)
 800074a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800074e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000752:	e883 0003 	stmia.w	r3, {r0, r1}

	char rightMan[] = { 0x00, 0x00, 0x1F, 0x1D, 0x04, 0x00, 0x1F, 0x1F };
 8000756:	4a86      	ldr	r2, [pc, #536]	; (8000970 <main+0x23c>)
 8000758:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800075c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000760:	e883 0003 	stmia.w	r3, {r0, r1}
	char leftMan[] = { 0x1F, 0x1F, 0x00, 0x04, 0x1D, 0x1F, 0x00, 0x00 };
 8000764:	4a83      	ldr	r2, [pc, #524]	; (8000974 <main+0x240>)
 8000766:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800076a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800076e:	e883 0003 	stmia.w	r3, {r0, r1}

	char branchRight[] = { 0x00, 0x02, 0x02, 0x02, 0x02, 0x03, 0x1F, 0x1F };
 8000772:	4a81      	ldr	r2, [pc, #516]	; (8000978 <main+0x244>)
 8000774:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000778:	e892 0003 	ldmia.w	r2, {r0, r1}
 800077c:	e883 0003 	stmia.w	r3, {r0, r1}
	char branchLeft[] = { 0x1F, 0x1F, 0x03, 0x02, 0x02, 0x02, 0x02, 0x00 };
 8000780:	4a7e      	ldr	r2, [pc, #504]	; (800097c <main+0x248>)
 8000782:	f107 0320 	add.w	r3, r7, #32
 8000786:	e892 0003 	ldmia.w	r2, {r0, r1}
 800078a:	e883 0003 	stmia.w	r3, {r0, r1}

	char logRight[] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x1F, 0x1F };
 800078e:	4a7c      	ldr	r2, [pc, #496]	; (8000980 <main+0x24c>)
 8000790:	f107 0318 	add.w	r3, r7, #24
 8000794:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000798:	e883 0003 	stmia.w	r3, {r0, r1}
	char logLeft[] = { 0x1F, 0x1F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 800079c:	4a79      	ldr	r2, [pc, #484]	; (8000984 <main+0x250>)
 800079e:	f107 0310 	add.w	r3, r7, #16
 80007a2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80007a6:	e883 0003 	stmia.w	r3, {r0, r1}
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80007aa:	f000 fb72 	bl	8000e92 <HAL_Init>

	/* USER CODE BEGIN Init */

	// ---------------------------------------------------- Initialization of LCD screen -----------------------------------------------------
	lcd_init(_LCD_4BIT, _LCD_FONT_5x8, _LCD_2LINE);
 80007ae:	2208      	movs	r2, #8
 80007b0:	2100      	movs	r1, #0
 80007b2:	2000      	movs	r0, #0
 80007b4:	f7ff ff3b 	bl	800062e <lcd_init>
	//LCD_init();
	// ---------------------------------------------------------------------------------------------------------------------------------------

	KPAD_init(&hadc1);
 80007b8:	4873      	ldr	r0, [pc, #460]	; (8000988 <main+0x254>)
 80007ba:	f7ff fd59 	bl	8000270 <KPAD_init>
	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80007be:	f000 f8e9 	bl	8000994 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80007c2:	f000 f9a3 	bl	8000b0c <MX_GPIO_Init>
	MX_ADC1_Init();
 80007c6:	f000 f92b 	bl	8000a20 <MX_ADC1_Init>
	/* USER CODE BEGIN 2 */
	lcd_clear();
 80007ca:	f7ff ffa8 	bl	800071e <lcd_clear>
	// lcd_print(1,1,"Hello World 2");

	// ------------------------------------------------ Assigning custom characters to memory ------------------------------------------------
	lcd_cmd(0x40);
 80007ce:	2040      	movs	r0, #64	; 0x40
 80007d0:	f7ff fd7c 	bl	80002cc <lcd_cmd>
	for (int i = 0; i < 8; i++)
 80007d4:	2300      	movs	r3, #0
 80007d6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80007d8:	e00a      	b.n	80007f0 <main+0xbc>
		lcd_char_cp(rightManHit[i]);
 80007da:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80007de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80007e0:	4413      	add	r3, r2
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	4618      	mov	r0, r3
 80007e6:	f7ff fe3d 	bl	8000464 <lcd_char_cp>
	for (int i = 0; i < 8; i++)
 80007ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80007ec:	3301      	adds	r3, #1
 80007ee:	66fb      	str	r3, [r7, #108]	; 0x6c
 80007f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80007f2:	2b07      	cmp	r3, #7
 80007f4:	ddf1      	ble.n	80007da <main+0xa6>
	lcd_cmd(0x40 + 8);
 80007f6:	2048      	movs	r0, #72	; 0x48
 80007f8:	f7ff fd68 	bl	80002cc <lcd_cmd>
	for (int i = 0; i < 8; i++)
 80007fc:	2300      	movs	r3, #0
 80007fe:	66bb      	str	r3, [r7, #104]	; 0x68
 8000800:	e00a      	b.n	8000818 <main+0xe4>
		lcd_char_cp(leftManHit[i]);
 8000802:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8000806:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000808:	4413      	add	r3, r2
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	4618      	mov	r0, r3
 800080e:	f7ff fe29 	bl	8000464 <lcd_char_cp>
	for (int i = 0; i < 8; i++)
 8000812:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000814:	3301      	adds	r3, #1
 8000816:	66bb      	str	r3, [r7, #104]	; 0x68
 8000818:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800081a:	2b07      	cmp	r3, #7
 800081c:	ddf1      	ble.n	8000802 <main+0xce>
	lcd_cmd(0x40 + 16);
 800081e:	2050      	movs	r0, #80	; 0x50
 8000820:	f7ff fd54 	bl	80002cc <lcd_cmd>
	for (int i = 0; i < 8; i++)
 8000824:	2300      	movs	r3, #0
 8000826:	667b      	str	r3, [r7, #100]	; 0x64
 8000828:	e00a      	b.n	8000840 <main+0x10c>
		lcd_char_cp(rightMan[i]);
 800082a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800082e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000830:	4413      	add	r3, r2
 8000832:	781b      	ldrb	r3, [r3, #0]
 8000834:	4618      	mov	r0, r3
 8000836:	f7ff fe15 	bl	8000464 <lcd_char_cp>
	for (int i = 0; i < 8; i++)
 800083a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800083c:	3301      	adds	r3, #1
 800083e:	667b      	str	r3, [r7, #100]	; 0x64
 8000840:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000842:	2b07      	cmp	r3, #7
 8000844:	ddf1      	ble.n	800082a <main+0xf6>
	lcd_cmd(0x40 + 24);
 8000846:	2058      	movs	r0, #88	; 0x58
 8000848:	f7ff fd40 	bl	80002cc <lcd_cmd>
	for (int i = 0; i < 8; i++)
 800084c:	2300      	movs	r3, #0
 800084e:	663b      	str	r3, [r7, #96]	; 0x60
 8000850:	e00a      	b.n	8000868 <main+0x134>
		lcd_char_cp(leftMan[i]);
 8000852:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8000856:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000858:	4413      	add	r3, r2
 800085a:	781b      	ldrb	r3, [r3, #0]
 800085c:	4618      	mov	r0, r3
 800085e:	f7ff fe01 	bl	8000464 <lcd_char_cp>
	for (int i = 0; i < 8; i++)
 8000862:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000864:	3301      	adds	r3, #1
 8000866:	663b      	str	r3, [r7, #96]	; 0x60
 8000868:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800086a:	2b07      	cmp	r3, #7
 800086c:	ddf1      	ble.n	8000852 <main+0x11e>
	lcd_cmd(0x40 + 32);
 800086e:	2060      	movs	r0, #96	; 0x60
 8000870:	f7ff fd2c 	bl	80002cc <lcd_cmd>
	for (int i = 0; i < 8; i++)
 8000874:	2300      	movs	r3, #0
 8000876:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000878:	e00a      	b.n	8000890 <main+0x15c>
		lcd_char_cp(branchRight[i]);
 800087a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800087e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000880:	4413      	add	r3, r2
 8000882:	781b      	ldrb	r3, [r3, #0]
 8000884:	4618      	mov	r0, r3
 8000886:	f7ff fded 	bl	8000464 <lcd_char_cp>
	for (int i = 0; i < 8; i++)
 800088a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800088c:	3301      	adds	r3, #1
 800088e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000890:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000892:	2b07      	cmp	r3, #7
 8000894:	ddf1      	ble.n	800087a <main+0x146>
	lcd_cmd(0x40 + 40);
 8000896:	2068      	movs	r0, #104	; 0x68
 8000898:	f7ff fd18 	bl	80002cc <lcd_cmd>
	for (int i = 0; i < 8; i++)
 800089c:	2300      	movs	r3, #0
 800089e:	65bb      	str	r3, [r7, #88]	; 0x58
 80008a0:	e00a      	b.n	80008b8 <main+0x184>
		lcd_char_cp(branchLeft[i]);
 80008a2:	f107 0220 	add.w	r2, r7, #32
 80008a6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80008a8:	4413      	add	r3, r2
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	4618      	mov	r0, r3
 80008ae:	f7ff fdd9 	bl	8000464 <lcd_char_cp>
	for (int i = 0; i < 8; i++)
 80008b2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80008b4:	3301      	adds	r3, #1
 80008b6:	65bb      	str	r3, [r7, #88]	; 0x58
 80008b8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80008ba:	2b07      	cmp	r3, #7
 80008bc:	ddf1      	ble.n	80008a2 <main+0x16e>
	lcd_cmd(0x40 + 48);
 80008be:	2070      	movs	r0, #112	; 0x70
 80008c0:	f7ff fd04 	bl	80002cc <lcd_cmd>
	for (int i = 0; i < 8; i++)
 80008c4:	2300      	movs	r3, #0
 80008c6:	657b      	str	r3, [r7, #84]	; 0x54
 80008c8:	e00a      	b.n	80008e0 <main+0x1ac>
		lcd_char_cp(logRight[i]);
 80008ca:	f107 0218 	add.w	r2, r7, #24
 80008ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80008d0:	4413      	add	r3, r2
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	4618      	mov	r0, r3
 80008d6:	f7ff fdc5 	bl	8000464 <lcd_char_cp>
	for (int i = 0; i < 8; i++)
 80008da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80008dc:	3301      	adds	r3, #1
 80008de:	657b      	str	r3, [r7, #84]	; 0x54
 80008e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80008e2:	2b07      	cmp	r3, #7
 80008e4:	ddf1      	ble.n	80008ca <main+0x196>
	lcd_cmd(0x40 + 56);
 80008e6:	2078      	movs	r0, #120	; 0x78
 80008e8:	f7ff fcf0 	bl	80002cc <lcd_cmd>
	for (int i = 0; i < 8; i++)
 80008ec:	2300      	movs	r3, #0
 80008ee:	653b      	str	r3, [r7, #80]	; 0x50
 80008f0:	e00a      	b.n	8000908 <main+0x1d4>
		lcd_char_cp(logLeft[i]);
 80008f2:	f107 0210 	add.w	r2, r7, #16
 80008f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80008f8:	4413      	add	r3, r2
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	4618      	mov	r0, r3
 80008fe:	f7ff fdb1 	bl	8000464 <lcd_char_cp>
	for (int i = 0; i < 8; i++)
 8000902:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000904:	3301      	adds	r3, #1
 8000906:	653b      	str	r3, [r7, #80]	; 0x50
 8000908:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800090a:	2b07      	cmp	r3, #7
 800090c:	ddf1      	ble.n	80008f2 <main+0x1be>

	lcd_cmd(0x80);
 800090e:	2080      	movs	r0, #128	; 0x80
 8000910:	f7ff fcdc 	bl	80002cc <lcd_cmd>
	//menu();
	//gameOver();
	char zmienna[16];
	while (1) {
		/* USER CODE END WHILE */
		HAL_ADC_Start(&hadc1);
 8000914:	481c      	ldr	r0, [pc, #112]	; (8000988 <main+0x254>)
 8000916:	f000 fe89 	bl	800162c <HAL_ADC_Start>
		HAL_Delay(200);
 800091a:	20c8      	movs	r0, #200	; 0xc8
 800091c:	f000 fb2e 	bl	8000f7c <HAL_Delay>
		if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK) {
 8000920:	210a      	movs	r1, #10
 8000922:	4819      	ldr	r0, [pc, #100]	; (8000988 <main+0x254>)
 8000924:	f000 ff3c 	bl	80017a0 <HAL_ADC_PollForConversion>
 8000928:	4603      	mov	r3, r0
 800092a:	2b00      	cmp	r3, #0
 800092c:	d1f2      	bne.n	8000914 <main+0x1e0>
			lcd_clear();
 800092e:	f7ff fef6 	bl	800071e <lcd_clear>
			value = HAL_ADC_GetValue(&hadc1);
 8000932:	4815      	ldr	r0, [pc, #84]	; (8000988 <main+0x254>)
 8000934:	f001 f80c 	bl	8001950 <HAL_ADC_GetValue>
 8000938:	4603      	mov	r3, r0
 800093a:	b29a      	uxth	r2, r3
 800093c:	4b13      	ldr	r3, [pc, #76]	; (800098c <main+0x258>)
 800093e:	801a      	strh	r2, [r3, #0]

			sprintf(zmienna, "%u", value);
 8000940:	4b12      	ldr	r3, [pc, #72]	; (800098c <main+0x258>)
 8000942:	881b      	ldrh	r3, [r3, #0]
 8000944:	461a      	mov	r2, r3
 8000946:	463b      	mov	r3, r7
 8000948:	4911      	ldr	r1, [pc, #68]	; (8000990 <main+0x25c>)
 800094a:	4618      	mov	r0, r3
 800094c:	f003 fb3c 	bl	8003fc8 <siprintf>
			lcd_print(1, 1, zmienna);
 8000950:	463b      	mov	r3, r7
 8000952:	461a      	mov	r2, r3
 8000954:	2101      	movs	r1, #1
 8000956:	2001      	movs	r0, #1
 8000958:	f7ff fec9 	bl	80006ee <lcd_print>
			HAL_Delay(200);
 800095c:	20c8      	movs	r0, #200	; 0xc8
 800095e:	f000 fb0d 	bl	8000f7c <HAL_Delay>
			lcd_clear();
 8000962:	f7ff fedc 	bl	800071e <lcd_clear>
		HAL_ADC_Start(&hadc1);
 8000966:	e7d5      	b.n	8000914 <main+0x1e0>
 8000968:	0800496c 	.word	0x0800496c
 800096c:	08004974 	.word	0x08004974
 8000970:	0800497c 	.word	0x0800497c
 8000974:	08004984 	.word	0x08004984
 8000978:	0800498c 	.word	0x0800498c
 800097c:	08004994 	.word	0x08004994
 8000980:	0800499c 	.word	0x0800499c
 8000984:	080049a4 	.word	0x080049a4
 8000988:	20000080 	.word	0x20000080
 800098c:	200000e4 	.word	0x200000e4
 8000990:	08004968 	.word	0x08004968

08000994 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000994:	b580      	push	{r7, lr}
 8000996:	b096      	sub	sp, #88	; 0x58
 8000998:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800099a:	f107 0314 	add.w	r3, r7, #20
 800099e:	2244      	movs	r2, #68	; 0x44
 80009a0:	2100      	movs	r1, #0
 80009a2:	4618      	mov	r0, r3
 80009a4:	f003 fb30 	bl	8004008 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80009a8:	463b      	mov	r3, r7
 80009aa:	2200      	movs	r2, #0
 80009ac:	601a      	str	r2, [r3, #0]
 80009ae:	605a      	str	r2, [r3, #4]
 80009b0:	609a      	str	r2, [r3, #8]
 80009b2:	60da      	str	r2, [r3, #12]
 80009b4:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1)
 80009b6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80009ba:	f002 f82b 	bl	8002a14 <HAL_PWREx_ControlVoltageScaling>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d001      	beq.n	80009c8 <SystemClock_Config+0x34>
			!= HAL_OK) {
		Error_Handler();
 80009c4:	f000 f930 	bl	8000c28 <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80009c8:	2310      	movs	r3, #16
 80009ca:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80009cc:	2301      	movs	r3, #1
 80009ce:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.MSICalibrationValue = 0;
 80009d0:	2300      	movs	r3, #0
 80009d2:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80009d4:	2360      	movs	r3, #96	; 0x60
 80009d6:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80009d8:	2300      	movs	r3, #0
 80009da:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80009dc:	f107 0314 	add.w	r3, r7, #20
 80009e0:	4618      	mov	r0, r3
 80009e2:	f002 f86d 	bl	8002ac0 <HAL_RCC_OscConfig>
 80009e6:	4603      	mov	r3, r0
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d001      	beq.n	80009f0 <SystemClock_Config+0x5c>
		Error_Handler();
 80009ec:	f000 f91c 	bl	8000c28 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80009f0:	230f      	movs	r3, #15
 80009f2:	603b      	str	r3, [r7, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80009f4:	2300      	movs	r3, #0
 80009f6:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009f8:	2300      	movs	r3, #0
 80009fa:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009fc:	2300      	movs	r3, #0
 80009fe:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a00:	2300      	movs	r3, #0
 8000a02:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8000a04:	463b      	mov	r3, r7
 8000a06:	2100      	movs	r1, #0
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f002 fc35 	bl	8003278 <HAL_RCC_ClockConfig>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d001      	beq.n	8000a18 <SystemClock_Config+0x84>
		Error_Handler();
 8000a14:	f000 f908 	bl	8000c28 <Error_Handler>
	}
}
 8000a18:	bf00      	nop
 8000a1a:	3758      	adds	r7, #88	; 0x58
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}

08000a20 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b08a      	sub	sp, #40	; 0x28
 8000a24:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_MultiModeTypeDef multimode = { 0 };
 8000a26:	f107 031c 	add.w	r3, r7, #28
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	601a      	str	r2, [r3, #0]
 8000a2e:	605a      	str	r2, [r3, #4]
 8000a30:	609a      	str	r2, [r3, #8]
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8000a32:	1d3b      	adds	r3, r7, #4
 8000a34:	2200      	movs	r2, #0
 8000a36:	601a      	str	r2, [r3, #0]
 8000a38:	605a      	str	r2, [r3, #4]
 8000a3a:	609a      	str	r2, [r3, #8]
 8000a3c:	60da      	str	r2, [r3, #12]
 8000a3e:	611a      	str	r2, [r3, #16]
 8000a40:	615a      	str	r2, [r3, #20]

	/* USER CODE END ADC1_Init 1 */

	/** Common config
	 */
	hadc1.Instance = ADC1;
 8000a42:	4b2f      	ldr	r3, [pc, #188]	; (8000b00 <MX_ADC1_Init+0xe0>)
 8000a44:	4a2f      	ldr	r2, [pc, #188]	; (8000b04 <MX_ADC1_Init+0xe4>)
 8000a46:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000a48:	4b2d      	ldr	r3, [pc, #180]	; (8000b00 <MX_ADC1_Init+0xe0>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000a4e:	4b2c      	ldr	r3, [pc, #176]	; (8000b00 <MX_ADC1_Init+0xe0>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	609a      	str	r2, [r3, #8]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a54:	4b2a      	ldr	r3, [pc, #168]	; (8000b00 <MX_ADC1_Init+0xe0>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	60da      	str	r2, [r3, #12]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000a5a:	4b29      	ldr	r3, [pc, #164]	; (8000b00 <MX_ADC1_Init+0xe0>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	611a      	str	r2, [r3, #16]
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a60:	4b27      	ldr	r3, [pc, #156]	; (8000b00 <MX_ADC1_Init+0xe0>)
 8000a62:	2204      	movs	r2, #4
 8000a64:	615a      	str	r2, [r3, #20]
	hadc1.Init.LowPowerAutoWait = DISABLE;
 8000a66:	4b26      	ldr	r3, [pc, #152]	; (8000b00 <MX_ADC1_Init+0xe0>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	761a      	strb	r2, [r3, #24]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8000a6c:	4b24      	ldr	r3, [pc, #144]	; (8000b00 <MX_ADC1_Init+0xe0>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	765a      	strb	r2, [r3, #25]
	hadc1.Init.NbrOfConversion = 1;
 8000a72:	4b23      	ldr	r3, [pc, #140]	; (8000b00 <MX_ADC1_Init+0xe0>)
 8000a74:	2201      	movs	r2, #1
 8000a76:	61da      	str	r2, [r3, #28]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a78:	4b21      	ldr	r3, [pc, #132]	; (8000b00 <MX_ADC1_Init+0xe0>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a80:	4b1f      	ldr	r3, [pc, #124]	; (8000b00 <MX_ADC1_Init+0xe0>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a86:	4b1e      	ldr	r3, [pc, #120]	; (8000b00 <MX_ADC1_Init+0xe0>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.DMAContinuousRequests = DISABLE;
 8000a8c:	4b1c      	ldr	r3, [pc, #112]	; (8000b00 <MX_ADC1_Init+0xe0>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000a94:	4b1a      	ldr	r3, [pc, #104]	; (8000b00 <MX_ADC1_Init+0xe0>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	635a      	str	r2, [r3, #52]	; 0x34
	hadc1.Init.OversamplingMode = DISABLE;
 8000a9a:	4b19      	ldr	r3, [pc, #100]	; (8000b00 <MX_ADC1_Init+0xe0>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8000aa2:	4817      	ldr	r0, [pc, #92]	; (8000b00 <MX_ADC1_Init+0xe0>)
 8000aa4:	f000 fc72 	bl	800138c <HAL_ADC_Init>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d001      	beq.n	8000ab2 <MX_ADC1_Init+0x92>
		Error_Handler();
 8000aae:	f000 f8bb 	bl	8000c28 <Error_Handler>
	}

	/** Configure the ADC multi-mode
	 */
	multimode.Mode = ADC_MODE_INDEPENDENT;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	61fb      	str	r3, [r7, #28]
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK) {
 8000ab6:	f107 031c 	add.w	r3, r7, #28
 8000aba:	4619      	mov	r1, r3
 8000abc:	4810      	ldr	r0, [pc, #64]	; (8000b00 <MX_ADC1_Init+0xe0>)
 8000abe:	f001 fbf3 	bl	80022a8 <HAL_ADCEx_MultiModeConfigChannel>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <MX_ADC1_Init+0xac>
		Error_Handler();
 8000ac8:	f000 f8ae 	bl	8000c28 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_5;
 8000acc:	4b0e      	ldr	r3, [pc, #56]	; (8000b08 <MX_ADC1_Init+0xe8>)
 8000ace:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ad0:	2306      	movs	r3, #6
 8000ad2:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	60fb      	str	r3, [r7, #12]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ad8:	237f      	movs	r3, #127	; 0x7f
 8000ada:	613b      	str	r3, [r7, #16]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000adc:	2304      	movs	r3, #4
 8000ade:	617b      	str	r3, [r7, #20]
	sConfig.Offset = 0;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	61bb      	str	r3, [r7, #24]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8000ae4:	1d3b      	adds	r3, r7, #4
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	4805      	ldr	r0, [pc, #20]	; (8000b00 <MX_ADC1_Init+0xe0>)
 8000aea:	f000 ff3f 	bl	800196c <HAL_ADC_ConfigChannel>
 8000aee:	4603      	mov	r3, r0
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d001      	beq.n	8000af8 <MX_ADC1_Init+0xd8>
		Error_Handler();
 8000af4:	f000 f898 	bl	8000c28 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8000af8:	bf00      	nop
 8000afa:	3728      	adds	r7, #40	; 0x28
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	20000080 	.word	0x20000080
 8000b04:	50040000 	.word	0x50040000
 8000b08:	14f00020 	.word	0x14f00020

08000b0c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b088      	sub	sp, #32
 8000b10:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000b12:	f107 030c 	add.w	r3, r7, #12
 8000b16:	2200      	movs	r2, #0
 8000b18:	601a      	str	r2, [r3, #0]
 8000b1a:	605a      	str	r2, [r3, #4]
 8000b1c:	609a      	str	r2, [r3, #8]
 8000b1e:	60da      	str	r2, [r3, #12]
 8000b20:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000b22:	4b3e      	ldr	r3, [pc, #248]	; (8000c1c <MX_GPIO_Init+0x110>)
 8000b24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b26:	4a3d      	ldr	r2, [pc, #244]	; (8000c1c <MX_GPIO_Init+0x110>)
 8000b28:	f043 0304 	orr.w	r3, r3, #4
 8000b2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b2e:	4b3b      	ldr	r3, [pc, #236]	; (8000c1c <MX_GPIO_Init+0x110>)
 8000b30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b32:	f003 0304 	and.w	r3, r3, #4
 8000b36:	60bb      	str	r3, [r7, #8]
 8000b38:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000b3a:	4b38      	ldr	r3, [pc, #224]	; (8000c1c <MX_GPIO_Init+0x110>)
 8000b3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b3e:	4a37      	ldr	r2, [pc, #220]	; (8000c1c <MX_GPIO_Init+0x110>)
 8000b40:	f043 0301 	orr.w	r3, r3, #1
 8000b44:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b46:	4b35      	ldr	r3, [pc, #212]	; (8000c1c <MX_GPIO_Init+0x110>)
 8000b48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b4a:	f003 0301 	and.w	r3, r3, #1
 8000b4e:	607b      	str	r3, [r7, #4]
 8000b50:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000b52:	4b32      	ldr	r3, [pc, #200]	; (8000c1c <MX_GPIO_Init+0x110>)
 8000b54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b56:	4a31      	ldr	r2, [pc, #196]	; (8000c1c <MX_GPIO_Init+0x110>)
 8000b58:	f043 0302 	orr.w	r3, r3, #2
 8000b5c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b5e:	4b2f      	ldr	r3, [pc, #188]	; (8000c1c <MX_GPIO_Init+0x110>)
 8000b60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b62:	f003 0302 	and.w	r3, r3, #2
 8000b66:	603b      	str	r3, [r7, #0]
 8000b68:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LCD_D6_Pin | LCD_D5_Pin | LCD_D4_Pin,
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	f44f 6186 	mov.w	r1, #1072	; 0x430
 8000b70:	482b      	ldr	r0, [pc, #172]	; (8000c20 <MX_GPIO_Init+0x114>)
 8000b72:	f001 ff05 	bl	8002980 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LCD_EN_GPIO_Port, LCD_EN_Pin, GPIO_PIN_RESET);
 8000b76:	2200      	movs	r2, #0
 8000b78:	2180      	movs	r1, #128	; 0x80
 8000b7a:	482a      	ldr	r0, [pc, #168]	; (8000c24 <MX_GPIO_Init+0x118>)
 8000b7c:	f001 ff00 	bl	8002980 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, LCD_D7_Pin | LCD_RS_Pin, GPIO_PIN_RESET);
 8000b80:	2200      	movs	r2, #0
 8000b82:	f44f 7140 	mov.w	r1, #768	; 0x300
 8000b86:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b8a:	f001 fef9 	bl	8002980 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : USER_BUTTON_Pin */
	GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 8000b8e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b92:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b94:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000b98:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000b9e:	f107 030c 	add.w	r3, r7, #12
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	481f      	ldr	r0, [pc, #124]	; (8000c24 <MX_GPIO_Init+0x118>)
 8000ba6:	f001 fd41 	bl	800262c <HAL_GPIO_Init>

	/*Configure GPIO pins : LCD_D6_Pin LCD_D5_Pin LCD_D4_Pin */
	GPIO_InitStruct.Pin = LCD_D6_Pin | LCD_D5_Pin | LCD_D4_Pin;
 8000baa:	f44f 6386 	mov.w	r3, #1072	; 0x430
 8000bae:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bb0:	2301      	movs	r3, #1
 8000bb2:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bbc:	f107 030c 	add.w	r3, r7, #12
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	4817      	ldr	r0, [pc, #92]	; (8000c20 <MX_GPIO_Init+0x114>)
 8000bc4:	f001 fd32 	bl	800262c <HAL_GPIO_Init>

	/*Configure GPIO pin : LCD_EN_Pin */
	GPIO_InitStruct.Pin = LCD_EN_Pin;
 8000bc8:	2380      	movs	r3, #128	; 0x80
 8000bca:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bcc:	2301      	movs	r3, #1
 8000bce:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(LCD_EN_GPIO_Port, &GPIO_InitStruct);
 8000bd8:	f107 030c 	add.w	r3, r7, #12
 8000bdc:	4619      	mov	r1, r3
 8000bde:	4811      	ldr	r0, [pc, #68]	; (8000c24 <MX_GPIO_Init+0x118>)
 8000be0:	f001 fd24 	bl	800262c <HAL_GPIO_Init>

	/*Configure GPIO pins : LCD_D7_Pin LCD_RS_Pin */
	GPIO_InitStruct.Pin = LCD_D7_Pin | LCD_RS_Pin;
 8000be4:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000be8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bea:	2301      	movs	r3, #1
 8000bec:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bf6:	f107 030c 	add.w	r3, r7, #12
 8000bfa:	4619      	mov	r1, r3
 8000bfc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c00:	f001 fd14 	bl	800262c <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000c04:	2200      	movs	r2, #0
 8000c06:	2100      	movs	r1, #0
 8000c08:	2028      	movs	r0, #40	; 0x28
 8000c0a:	f001 fcd8 	bl	80025be <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000c0e:	2028      	movs	r0, #40	; 0x28
 8000c10:	f001 fcf1 	bl	80025f6 <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8000c14:	bf00      	nop
 8000c16:	3720      	adds	r7, #32
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	40021000 	.word	0x40021000
 8000c20:	48000400 	.word	0x48000400
 8000c24:	48000800 	.word	0x48000800

08000c28 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c2c:	b672      	cpsid	i
}
 8000c2e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000c30:	e7fe      	b.n	8000c30 <Error_Handler+0x8>
	...

08000c34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	b083      	sub	sp, #12
 8000c38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c3a:	4b0f      	ldr	r3, [pc, #60]	; (8000c78 <HAL_MspInit+0x44>)
 8000c3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c3e:	4a0e      	ldr	r2, [pc, #56]	; (8000c78 <HAL_MspInit+0x44>)
 8000c40:	f043 0301 	orr.w	r3, r3, #1
 8000c44:	6613      	str	r3, [r2, #96]	; 0x60
 8000c46:	4b0c      	ldr	r3, [pc, #48]	; (8000c78 <HAL_MspInit+0x44>)
 8000c48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c4a:	f003 0301 	and.w	r3, r3, #1
 8000c4e:	607b      	str	r3, [r7, #4]
 8000c50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c52:	4b09      	ldr	r3, [pc, #36]	; (8000c78 <HAL_MspInit+0x44>)
 8000c54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c56:	4a08      	ldr	r2, [pc, #32]	; (8000c78 <HAL_MspInit+0x44>)
 8000c58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c5c:	6593      	str	r3, [r2, #88]	; 0x58
 8000c5e:	4b06      	ldr	r3, [pc, #24]	; (8000c78 <HAL_MspInit+0x44>)
 8000c60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c66:	603b      	str	r3, [r7, #0]
 8000c68:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c6a:	bf00      	nop
 8000c6c:	370c      	adds	r7, #12
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop
 8000c78:	40021000 	.word	0x40021000

08000c7c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b0ac      	sub	sp, #176	; 0xb0
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c84:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000c88:	2200      	movs	r2, #0
 8000c8a:	601a      	str	r2, [r3, #0]
 8000c8c:	605a      	str	r2, [r3, #4]
 8000c8e:	609a      	str	r2, [r3, #8]
 8000c90:	60da      	str	r2, [r3, #12]
 8000c92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c94:	f107 0314 	add.w	r3, r7, #20
 8000c98:	2288      	movs	r2, #136	; 0x88
 8000c9a:	2100      	movs	r1, #0
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	f003 f9b3 	bl	8004008 <memset>
  if(hadc->Instance==ADC1)
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	4a27      	ldr	r2, [pc, #156]	; (8000d44 <HAL_ADC_MspInit+0xc8>)
 8000ca8:	4293      	cmp	r3, r2
 8000caa:	d147      	bne.n	8000d3c <HAL_ADC_MspInit+0xc0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000cac:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000cb0:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000cb2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000cb6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000cba:	2301      	movs	r3, #1
 8000cbc:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8000cc2:	2310      	movs	r3, #16
 8000cc4:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000cc6:	2307      	movs	r3, #7
 8000cc8:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000cca:	2302      	movs	r3, #2
 8000ccc:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000cce:	2302      	movs	r3, #2
 8000cd0:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000cd2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000cd6:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cd8:	f107 0314 	add.w	r3, r7, #20
 8000cdc:	4618      	mov	r0, r3
 8000cde:	f002 fcb7 	bl	8003650 <HAL_RCCEx_PeriphCLKConfig>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d001      	beq.n	8000cec <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8000ce8:	f7ff ff9e 	bl	8000c28 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000cec:	4b16      	ldr	r3, [pc, #88]	; (8000d48 <HAL_ADC_MspInit+0xcc>)
 8000cee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cf0:	4a15      	ldr	r2, [pc, #84]	; (8000d48 <HAL_ADC_MspInit+0xcc>)
 8000cf2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000cf6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000cf8:	4b13      	ldr	r3, [pc, #76]	; (8000d48 <HAL_ADC_MspInit+0xcc>)
 8000cfa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cfc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000d00:	613b      	str	r3, [r7, #16]
 8000d02:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d04:	4b10      	ldr	r3, [pc, #64]	; (8000d48 <HAL_ADC_MspInit+0xcc>)
 8000d06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d08:	4a0f      	ldr	r2, [pc, #60]	; (8000d48 <HAL_ADC_MspInit+0xcc>)
 8000d0a:	f043 0301 	orr.w	r3, r3, #1
 8000d0e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d10:	4b0d      	ldr	r3, [pc, #52]	; (8000d48 <HAL_ADC_MspInit+0xcc>)
 8000d12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d14:	f003 0301 	and.w	r3, r3, #1
 8000d18:	60fb      	str	r3, [r7, #12]
 8000d1a:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = LCD_Pin;
 8000d1c:	2301      	movs	r3, #1
 8000d1e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000d22:	230b      	movs	r3, #11
 8000d24:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(LCD_GPIO_Port, &GPIO_InitStruct);
 8000d2e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000d32:	4619      	mov	r1, r3
 8000d34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d38:	f001 fc78 	bl	800262c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000d3c:	bf00      	nop
 8000d3e:	37b0      	adds	r7, #176	; 0xb0
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}
 8000d44:	50040000 	.word	0x50040000
 8000d48:	40021000 	.word	0x40021000

08000d4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d50:	e7fe      	b.n	8000d50 <NMI_Handler+0x4>

08000d52 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d52:	b480      	push	{r7}
 8000d54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d56:	e7fe      	b.n	8000d56 <HardFault_Handler+0x4>

08000d58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d5c:	e7fe      	b.n	8000d5c <MemManage_Handler+0x4>

08000d5e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d5e:	b480      	push	{r7}
 8000d60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d62:	e7fe      	b.n	8000d62 <BusFault_Handler+0x4>

08000d64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d68:	e7fe      	b.n	8000d68 <UsageFault_Handler+0x4>

08000d6a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d6a:	b480      	push	{r7}
 8000d6c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d6e:	bf00      	nop
 8000d70:	46bd      	mov	sp, r7
 8000d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d76:	4770      	bx	lr

08000d78 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d7c:	bf00      	nop
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d84:	4770      	bx	lr

08000d86 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d86:	b480      	push	{r7}
 8000d88:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d8a:	bf00      	nop
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d92:	4770      	bx	lr

08000d94 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d98:	f000 f8d0 	bl	8000f3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d9c:	bf00      	nop
 8000d9e:	bd80      	pop	{r7, pc}

08000da0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_BUTTON_Pin);
 8000da4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000da8:	f001 fe02 	bl	80029b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000dac:	bf00      	nop
 8000dae:	bd80      	pop	{r7, pc}

08000db0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b086      	sub	sp, #24
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000db8:	4a14      	ldr	r2, [pc, #80]	; (8000e0c <_sbrk+0x5c>)
 8000dba:	4b15      	ldr	r3, [pc, #84]	; (8000e10 <_sbrk+0x60>)
 8000dbc:	1ad3      	subs	r3, r2, r3
 8000dbe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000dc0:	697b      	ldr	r3, [r7, #20]
 8000dc2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000dc4:	4b13      	ldr	r3, [pc, #76]	; (8000e14 <_sbrk+0x64>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d102      	bne.n	8000dd2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000dcc:	4b11      	ldr	r3, [pc, #68]	; (8000e14 <_sbrk+0x64>)
 8000dce:	4a12      	ldr	r2, [pc, #72]	; (8000e18 <_sbrk+0x68>)
 8000dd0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dd2:	4b10      	ldr	r3, [pc, #64]	; (8000e14 <_sbrk+0x64>)
 8000dd4:	681a      	ldr	r2, [r3, #0]
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	4413      	add	r3, r2
 8000dda:	693a      	ldr	r2, [r7, #16]
 8000ddc:	429a      	cmp	r2, r3
 8000dde:	d207      	bcs.n	8000df0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000de0:	f003 f91a 	bl	8004018 <__errno>
 8000de4:	4603      	mov	r3, r0
 8000de6:	220c      	movs	r2, #12
 8000de8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000dea:	f04f 33ff 	mov.w	r3, #4294967295
 8000dee:	e009      	b.n	8000e04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000df0:	4b08      	ldr	r3, [pc, #32]	; (8000e14 <_sbrk+0x64>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000df6:	4b07      	ldr	r3, [pc, #28]	; (8000e14 <_sbrk+0x64>)
 8000df8:	681a      	ldr	r2, [r3, #0]
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	4413      	add	r3, r2
 8000dfe:	4a05      	ldr	r2, [pc, #20]	; (8000e14 <_sbrk+0x64>)
 8000e00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e02:	68fb      	ldr	r3, [r7, #12]
}
 8000e04:	4618      	mov	r0, r3
 8000e06:	3718      	adds	r7, #24
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}
 8000e0c:	20018000 	.word	0x20018000
 8000e10:	00000400 	.word	0x00000400
 8000e14:	200000e8 	.word	0x200000e8
 8000e18:	20000238 	.word	0x20000238

08000e1c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000e20:	4b06      	ldr	r3, [pc, #24]	; (8000e3c <SystemInit+0x20>)
 8000e22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e26:	4a05      	ldr	r2, [pc, #20]	; (8000e3c <SystemInit+0x20>)
 8000e28:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e2c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000e30:	bf00      	nop
 8000e32:	46bd      	mov	sp, r7
 8000e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e38:	4770      	bx	lr
 8000e3a:	bf00      	nop
 8000e3c:	e000ed00 	.word	0xe000ed00

08000e40 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000e40:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e78 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e44:	f7ff ffea 	bl	8000e1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e48:	480c      	ldr	r0, [pc, #48]	; (8000e7c <LoopForever+0x6>)
  ldr r1, =_edata
 8000e4a:	490d      	ldr	r1, [pc, #52]	; (8000e80 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e4c:	4a0d      	ldr	r2, [pc, #52]	; (8000e84 <LoopForever+0xe>)
  movs r3, #0
 8000e4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e50:	e002      	b.n	8000e58 <LoopCopyDataInit>

08000e52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e56:	3304      	adds	r3, #4

08000e58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e5c:	d3f9      	bcc.n	8000e52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e5e:	4a0a      	ldr	r2, [pc, #40]	; (8000e88 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e60:	4c0a      	ldr	r4, [pc, #40]	; (8000e8c <LoopForever+0x16>)
  movs r3, #0
 8000e62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e64:	e001      	b.n	8000e6a <LoopFillZerobss>

08000e66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e68:	3204      	adds	r2, #4

08000e6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e6c:	d3fb      	bcc.n	8000e66 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e6e:	f003 f8d9 	bl	8004024 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000e72:	f7ff fc5f 	bl	8000734 <main>

08000e76 <LoopForever>:

LoopForever:
    b LoopForever
 8000e76:	e7fe      	b.n	8000e76 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000e78:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000e7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e80:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000e84:	08004a28 	.word	0x08004a28
  ldr r2, =_sbss
 8000e88:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000e8c:	20000238 	.word	0x20000238

08000e90 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000e90:	e7fe      	b.n	8000e90 <ADC1_2_IRQHandler>

08000e92 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e92:	b580      	push	{r7, lr}
 8000e94:	b082      	sub	sp, #8
 8000e96:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e9c:	2003      	movs	r0, #3
 8000e9e:	f001 fb83 	bl	80025a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ea2:	200f      	movs	r0, #15
 8000ea4:	f000 f80e 	bl	8000ec4 <HAL_InitTick>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d002      	beq.n	8000eb4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000eae:	2301      	movs	r3, #1
 8000eb0:	71fb      	strb	r3, [r7, #7]
 8000eb2:	e001      	b.n	8000eb8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000eb4:	f7ff febe 	bl	8000c34 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000eb8:	79fb      	ldrb	r3, [r7, #7]
}
 8000eba:	4618      	mov	r0, r3
 8000ebc:	3708      	adds	r7, #8
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
	...

08000ec4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b084      	sub	sp, #16
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000ed0:	4b17      	ldr	r3, [pc, #92]	; (8000f30 <HAL_InitTick+0x6c>)
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d023      	beq.n	8000f20 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000ed8:	4b16      	ldr	r3, [pc, #88]	; (8000f34 <HAL_InitTick+0x70>)
 8000eda:	681a      	ldr	r2, [r3, #0]
 8000edc:	4b14      	ldr	r3, [pc, #80]	; (8000f30 <HAL_InitTick+0x6c>)
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ee6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000eea:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f001 fb8f 	bl	8002612 <HAL_SYSTICK_Config>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d10f      	bne.n	8000f1a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	2b0f      	cmp	r3, #15
 8000efe:	d809      	bhi.n	8000f14 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f00:	2200      	movs	r2, #0
 8000f02:	6879      	ldr	r1, [r7, #4]
 8000f04:	f04f 30ff 	mov.w	r0, #4294967295
 8000f08:	f001 fb59 	bl	80025be <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f0c:	4a0a      	ldr	r2, [pc, #40]	; (8000f38 <HAL_InitTick+0x74>)
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	6013      	str	r3, [r2, #0]
 8000f12:	e007      	b.n	8000f24 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000f14:	2301      	movs	r3, #1
 8000f16:	73fb      	strb	r3, [r7, #15]
 8000f18:	e004      	b.n	8000f24 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	73fb      	strb	r3, [r7, #15]
 8000f1e:	e001      	b.n	8000f24 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f20:	2301      	movs	r3, #1
 8000f22:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000f24:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f26:	4618      	mov	r0, r3
 8000f28:	3710      	adds	r7, #16
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	20000008 	.word	0x20000008
 8000f34:	20000000 	.word	0x20000000
 8000f38:	20000004 	.word	0x20000004

08000f3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f40:	4b06      	ldr	r3, [pc, #24]	; (8000f5c <HAL_IncTick+0x20>)
 8000f42:	781b      	ldrb	r3, [r3, #0]
 8000f44:	461a      	mov	r2, r3
 8000f46:	4b06      	ldr	r3, [pc, #24]	; (8000f60 <HAL_IncTick+0x24>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	4413      	add	r3, r2
 8000f4c:	4a04      	ldr	r2, [pc, #16]	; (8000f60 <HAL_IncTick+0x24>)
 8000f4e:	6013      	str	r3, [r2, #0]
}
 8000f50:	bf00      	nop
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	20000008 	.word	0x20000008
 8000f60:	200000ec 	.word	0x200000ec

08000f64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  return uwTick;
 8000f68:	4b03      	ldr	r3, [pc, #12]	; (8000f78 <HAL_GetTick+0x14>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
}
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop
 8000f78:	200000ec 	.word	0x200000ec

08000f7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f84:	f7ff ffee 	bl	8000f64 <HAL_GetTick>
 8000f88:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f94:	d005      	beq.n	8000fa2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000f96:	4b0a      	ldr	r3, [pc, #40]	; (8000fc0 <HAL_Delay+0x44>)
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	461a      	mov	r2, r3
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	4413      	add	r3, r2
 8000fa0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000fa2:	bf00      	nop
 8000fa4:	f7ff ffde 	bl	8000f64 <HAL_GetTick>
 8000fa8:	4602      	mov	r2, r0
 8000faa:	68bb      	ldr	r3, [r7, #8]
 8000fac:	1ad3      	subs	r3, r2, r3
 8000fae:	68fa      	ldr	r2, [r7, #12]
 8000fb0:	429a      	cmp	r2, r3
 8000fb2:	d8f7      	bhi.n	8000fa4 <HAL_Delay+0x28>
  {
  }
}
 8000fb4:	bf00      	nop
 8000fb6:	bf00      	nop
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	20000008 	.word	0x20000008

08000fc4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b083      	sub	sp, #12
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
 8000fcc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	689b      	ldr	r3, [r3, #8]
 8000fd2:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	431a      	orrs	r2, r3
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	609a      	str	r2, [r3, #8]
}
 8000fde:	bf00      	nop
 8000fe0:	370c      	adds	r7, #12
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr

08000fea <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000fea:	b480      	push	{r7}
 8000fec:	b083      	sub	sp, #12
 8000fee:	af00      	add	r7, sp, #0
 8000ff0:	6078      	str	r0, [r7, #4]
 8000ff2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	689b      	ldr	r3, [r3, #8]
 8000ff8:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	431a      	orrs	r2, r3
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	609a      	str	r2, [r3, #8]
}
 8001004:	bf00      	nop
 8001006:	370c      	adds	r7, #12
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr

08001010 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001010:	b480      	push	{r7}
 8001012:	b083      	sub	sp, #12
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	689b      	ldr	r3, [r3, #8]
 800101c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001020:	4618      	mov	r0, r3
 8001022:	370c      	adds	r7, #12
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr

0800102c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800102c:	b480      	push	{r7}
 800102e:	b087      	sub	sp, #28
 8001030:	af00      	add	r7, sp, #0
 8001032:	60f8      	str	r0, [r7, #12]
 8001034:	60b9      	str	r1, [r7, #8]
 8001036:	607a      	str	r2, [r7, #4]
 8001038:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	3360      	adds	r3, #96	; 0x60
 800103e:	461a      	mov	r2, r3
 8001040:	68bb      	ldr	r3, [r7, #8]
 8001042:	009b      	lsls	r3, r3, #2
 8001044:	4413      	add	r3, r2
 8001046:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001048:	697b      	ldr	r3, [r7, #20]
 800104a:	681a      	ldr	r2, [r3, #0]
 800104c:	4b08      	ldr	r3, [pc, #32]	; (8001070 <LL_ADC_SetOffset+0x44>)
 800104e:	4013      	ands	r3, r2
 8001050:	687a      	ldr	r2, [r7, #4]
 8001052:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001056:	683a      	ldr	r2, [r7, #0]
 8001058:	430a      	orrs	r2, r1
 800105a:	4313      	orrs	r3, r2
 800105c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001060:	697b      	ldr	r3, [r7, #20]
 8001062:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001064:	bf00      	nop
 8001066:	371c      	adds	r7, #28
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr
 8001070:	03fff000 	.word	0x03fff000

08001074 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001074:	b480      	push	{r7}
 8001076:	b085      	sub	sp, #20
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
 800107c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	3360      	adds	r3, #96	; 0x60
 8001082:	461a      	mov	r2, r3
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	009b      	lsls	r3, r3, #2
 8001088:	4413      	add	r3, r2
 800108a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001094:	4618      	mov	r0, r3
 8001096:	3714      	adds	r7, #20
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr

080010a0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b087      	sub	sp, #28
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	60f8      	str	r0, [r7, #12]
 80010a8:	60b9      	str	r1, [r7, #8]
 80010aa:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	3360      	adds	r3, #96	; 0x60
 80010b0:	461a      	mov	r2, r3
 80010b2:	68bb      	ldr	r3, [r7, #8]
 80010b4:	009b      	lsls	r3, r3, #2
 80010b6:	4413      	add	r3, r2
 80010b8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80010ba:	697b      	ldr	r3, [r7, #20]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	431a      	orrs	r2, r3
 80010c6:	697b      	ldr	r3, [r7, #20]
 80010c8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80010ca:	bf00      	nop
 80010cc:	371c      	adds	r7, #28
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr

080010d6 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80010d6:	b480      	push	{r7}
 80010d8:	b083      	sub	sp, #12
 80010da:	af00      	add	r7, sp, #0
 80010dc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	68db      	ldr	r3, [r3, #12]
 80010e2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d101      	bne.n	80010ee <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80010ea:	2301      	movs	r3, #1
 80010ec:	e000      	b.n	80010f0 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80010ee:	2300      	movs	r3, #0
}
 80010f0:	4618      	mov	r0, r3
 80010f2:	370c      	adds	r7, #12
 80010f4:	46bd      	mov	sp, r7
 80010f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fa:	4770      	bx	lr

080010fc <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b087      	sub	sp, #28
 8001100:	af00      	add	r7, sp, #0
 8001102:	60f8      	str	r0, [r7, #12]
 8001104:	60b9      	str	r1, [r7, #8]
 8001106:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	3330      	adds	r3, #48	; 0x30
 800110c:	461a      	mov	r2, r3
 800110e:	68bb      	ldr	r3, [r7, #8]
 8001110:	0a1b      	lsrs	r3, r3, #8
 8001112:	009b      	lsls	r3, r3, #2
 8001114:	f003 030c 	and.w	r3, r3, #12
 8001118:	4413      	add	r3, r2
 800111a:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800111c:	697b      	ldr	r3, [r7, #20]
 800111e:	681a      	ldr	r2, [r3, #0]
 8001120:	68bb      	ldr	r3, [r7, #8]
 8001122:	f003 031f 	and.w	r3, r3, #31
 8001126:	211f      	movs	r1, #31
 8001128:	fa01 f303 	lsl.w	r3, r1, r3
 800112c:	43db      	mvns	r3, r3
 800112e:	401a      	ands	r2, r3
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	0e9b      	lsrs	r3, r3, #26
 8001134:	f003 011f 	and.w	r1, r3, #31
 8001138:	68bb      	ldr	r3, [r7, #8]
 800113a:	f003 031f 	and.w	r3, r3, #31
 800113e:	fa01 f303 	lsl.w	r3, r1, r3
 8001142:	431a      	orrs	r2, r3
 8001144:	697b      	ldr	r3, [r7, #20]
 8001146:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001148:	bf00      	nop
 800114a:	371c      	adds	r7, #28
 800114c:	46bd      	mov	sp, r7
 800114e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001152:	4770      	bx	lr

08001154 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001154:	b480      	push	{r7}
 8001156:	b087      	sub	sp, #28
 8001158:	af00      	add	r7, sp, #0
 800115a:	60f8      	str	r0, [r7, #12]
 800115c:	60b9      	str	r1, [r7, #8]
 800115e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	3314      	adds	r3, #20
 8001164:	461a      	mov	r2, r3
 8001166:	68bb      	ldr	r3, [r7, #8]
 8001168:	0e5b      	lsrs	r3, r3, #25
 800116a:	009b      	lsls	r3, r3, #2
 800116c:	f003 0304 	and.w	r3, r3, #4
 8001170:	4413      	add	r3, r2
 8001172:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001174:	697b      	ldr	r3, [r7, #20]
 8001176:	681a      	ldr	r2, [r3, #0]
 8001178:	68bb      	ldr	r3, [r7, #8]
 800117a:	0d1b      	lsrs	r3, r3, #20
 800117c:	f003 031f 	and.w	r3, r3, #31
 8001180:	2107      	movs	r1, #7
 8001182:	fa01 f303 	lsl.w	r3, r1, r3
 8001186:	43db      	mvns	r3, r3
 8001188:	401a      	ands	r2, r3
 800118a:	68bb      	ldr	r3, [r7, #8]
 800118c:	0d1b      	lsrs	r3, r3, #20
 800118e:	f003 031f 	and.w	r3, r3, #31
 8001192:	6879      	ldr	r1, [r7, #4]
 8001194:	fa01 f303 	lsl.w	r3, r1, r3
 8001198:	431a      	orrs	r2, r3
 800119a:	697b      	ldr	r3, [r7, #20]
 800119c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800119e:	bf00      	nop
 80011a0:	371c      	adds	r7, #28
 80011a2:	46bd      	mov	sp, r7
 80011a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a8:	4770      	bx	lr
	...

080011ac <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b085      	sub	sp, #20
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	60f8      	str	r0, [r7, #12]
 80011b4:	60b9      	str	r1, [r7, #8]
 80011b6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80011be:	68bb      	ldr	r3, [r7, #8]
 80011c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80011c4:	43db      	mvns	r3, r3
 80011c6:	401a      	ands	r2, r3
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	f003 0318 	and.w	r3, r3, #24
 80011ce:	4908      	ldr	r1, [pc, #32]	; (80011f0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80011d0:	40d9      	lsrs	r1, r3
 80011d2:	68bb      	ldr	r3, [r7, #8]
 80011d4:	400b      	ands	r3, r1
 80011d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80011da:	431a      	orrs	r2, r3
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80011e2:	bf00      	nop
 80011e4:	3714      	adds	r7, #20
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr
 80011ee:	bf00      	nop
 80011f0:	0007ffff 	.word	0x0007ffff

080011f4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b083      	sub	sp, #12
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	689b      	ldr	r3, [r3, #8]
 8001200:	f003 031f 	and.w	r3, r3, #31
}
 8001204:	4618      	mov	r0, r3
 8001206:	370c      	adds	r7, #12
 8001208:	46bd      	mov	sp, r7
 800120a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120e:	4770      	bx	lr

08001210 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001210:	b480      	push	{r7}
 8001212:	b083      	sub	sp, #12
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	689b      	ldr	r3, [r3, #8]
 800121c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8001220:	4618      	mov	r0, r3
 8001222:	370c      	adds	r7, #12
 8001224:	46bd      	mov	sp, r7
 8001226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122a:	4770      	bx	lr

0800122c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800122c:	b480      	push	{r7}
 800122e:	b083      	sub	sp, #12
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	689b      	ldr	r3, [r3, #8]
 8001238:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800123c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001240:	687a      	ldr	r2, [r7, #4]
 8001242:	6093      	str	r3, [r2, #8]
}
 8001244:	bf00      	nop
 8001246:	370c      	adds	r7, #12
 8001248:	46bd      	mov	sp, r7
 800124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124e:	4770      	bx	lr

08001250 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001250:	b480      	push	{r7}
 8001252:	b083      	sub	sp, #12
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	689b      	ldr	r3, [r3, #8]
 800125c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001260:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001264:	d101      	bne.n	800126a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001266:	2301      	movs	r3, #1
 8001268:	e000      	b.n	800126c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800126a:	2300      	movs	r3, #0
}
 800126c:	4618      	mov	r0, r3
 800126e:	370c      	adds	r7, #12
 8001270:	46bd      	mov	sp, r7
 8001272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001276:	4770      	bx	lr

08001278 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001278:	b480      	push	{r7}
 800127a:	b083      	sub	sp, #12
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	689b      	ldr	r3, [r3, #8]
 8001284:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001288:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800128c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001294:	bf00      	nop
 8001296:	370c      	adds	r7, #12
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr

080012a0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80012a0:	b480      	push	{r7}
 80012a2:	b083      	sub	sp, #12
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	689b      	ldr	r3, [r3, #8]
 80012ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012b0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80012b4:	d101      	bne.n	80012ba <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80012b6:	2301      	movs	r3, #1
 80012b8:	e000      	b.n	80012bc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80012ba:	2300      	movs	r3, #0
}
 80012bc:	4618      	mov	r0, r3
 80012be:	370c      	adds	r7, #12
 80012c0:	46bd      	mov	sp, r7
 80012c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c6:	4770      	bx	lr

080012c8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b083      	sub	sp, #12
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	689b      	ldr	r3, [r3, #8]
 80012d4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80012d8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80012dc:	f043 0201 	orr.w	r2, r3, #1
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80012e4:	bf00      	nop
 80012e6:	370c      	adds	r7, #12
 80012e8:	46bd      	mov	sp, r7
 80012ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ee:	4770      	bx	lr

080012f0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b083      	sub	sp, #12
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	689b      	ldr	r3, [r3, #8]
 80012fc:	f003 0301 	and.w	r3, r3, #1
 8001300:	2b01      	cmp	r3, #1
 8001302:	d101      	bne.n	8001308 <LL_ADC_IsEnabled+0x18>
 8001304:	2301      	movs	r3, #1
 8001306:	e000      	b.n	800130a <LL_ADC_IsEnabled+0x1a>
 8001308:	2300      	movs	r3, #0
}
 800130a:	4618      	mov	r0, r3
 800130c:	370c      	adds	r7, #12
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr

08001316 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001316:	b480      	push	{r7}
 8001318:	b083      	sub	sp, #12
 800131a:	af00      	add	r7, sp, #0
 800131c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	689b      	ldr	r3, [r3, #8]
 8001322:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001326:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800132a:	f043 0204 	orr.w	r2, r3, #4
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001332:	bf00      	nop
 8001334:	370c      	adds	r7, #12
 8001336:	46bd      	mov	sp, r7
 8001338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133c:	4770      	bx	lr

0800133e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800133e:	b480      	push	{r7}
 8001340:	b083      	sub	sp, #12
 8001342:	af00      	add	r7, sp, #0
 8001344:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	689b      	ldr	r3, [r3, #8]
 800134a:	f003 0304 	and.w	r3, r3, #4
 800134e:	2b04      	cmp	r3, #4
 8001350:	d101      	bne.n	8001356 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001352:	2301      	movs	r3, #1
 8001354:	e000      	b.n	8001358 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001356:	2300      	movs	r3, #0
}
 8001358:	4618      	mov	r0, r3
 800135a:	370c      	adds	r7, #12
 800135c:	46bd      	mov	sp, r7
 800135e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001362:	4770      	bx	lr

08001364 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001364:	b480      	push	{r7}
 8001366:	b083      	sub	sp, #12
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	689b      	ldr	r3, [r3, #8]
 8001370:	f003 0308 	and.w	r3, r3, #8
 8001374:	2b08      	cmp	r3, #8
 8001376:	d101      	bne.n	800137c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001378:	2301      	movs	r3, #1
 800137a:	e000      	b.n	800137e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800137c:	2300      	movs	r3, #0
}
 800137e:	4618      	mov	r0, r3
 8001380:	370c      	adds	r7, #12
 8001382:	46bd      	mov	sp, r7
 8001384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001388:	4770      	bx	lr
	...

0800138c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800138c:	b590      	push	{r4, r7, lr}
 800138e:	b089      	sub	sp, #36	; 0x24
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001394:	2300      	movs	r3, #0
 8001396:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001398:	2300      	movs	r3, #0
 800139a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d101      	bne.n	80013a6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80013a2:	2301      	movs	r3, #1
 80013a4:	e130      	b.n	8001608 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	691b      	ldr	r3, [r3, #16]
 80013aa:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d109      	bne.n	80013c8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80013b4:	6878      	ldr	r0, [r7, #4]
 80013b6:	f7ff fc61 	bl	8000c7c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	2200      	movs	r2, #0
 80013be:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2200      	movs	r2, #0
 80013c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4618      	mov	r0, r3
 80013ce:	f7ff ff3f 	bl	8001250 <LL_ADC_IsDeepPowerDownEnabled>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d004      	beq.n	80013e2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4618      	mov	r0, r3
 80013de:	f7ff ff25 	bl	800122c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	4618      	mov	r0, r3
 80013e8:	f7ff ff5a 	bl	80012a0 <LL_ADC_IsInternalRegulatorEnabled>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d115      	bne.n	800141e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4618      	mov	r0, r3
 80013f8:	f7ff ff3e 	bl	8001278 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80013fc:	4b84      	ldr	r3, [pc, #528]	; (8001610 <HAL_ADC_Init+0x284>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	099b      	lsrs	r3, r3, #6
 8001402:	4a84      	ldr	r2, [pc, #528]	; (8001614 <HAL_ADC_Init+0x288>)
 8001404:	fba2 2303 	umull	r2, r3, r2, r3
 8001408:	099b      	lsrs	r3, r3, #6
 800140a:	3301      	adds	r3, #1
 800140c:	005b      	lsls	r3, r3, #1
 800140e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001410:	e002      	b.n	8001418 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	3b01      	subs	r3, #1
 8001416:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d1f9      	bne.n	8001412 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	4618      	mov	r0, r3
 8001424:	f7ff ff3c 	bl	80012a0 <LL_ADC_IsInternalRegulatorEnabled>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d10d      	bne.n	800144a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001432:	f043 0210 	orr.w	r2, r3, #16
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800143e:	f043 0201 	orr.w	r2, r3, #1
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001446:	2301      	movs	r3, #1
 8001448:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4618      	mov	r0, r3
 8001450:	f7ff ff75 	bl	800133e <LL_ADC_REG_IsConversionOngoing>
 8001454:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800145a:	f003 0310 	and.w	r3, r3, #16
 800145e:	2b00      	cmp	r3, #0
 8001460:	f040 80c9 	bne.w	80015f6 <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	2b00      	cmp	r3, #0
 8001468:	f040 80c5 	bne.w	80015f6 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001470:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001474:	f043 0202 	orr.w	r2, r3, #2
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4618      	mov	r0, r3
 8001482:	f7ff ff35 	bl	80012f0 <LL_ADC_IsEnabled>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d115      	bne.n	80014b8 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800148c:	4862      	ldr	r0, [pc, #392]	; (8001618 <HAL_ADC_Init+0x28c>)
 800148e:	f7ff ff2f 	bl	80012f0 <LL_ADC_IsEnabled>
 8001492:	4604      	mov	r4, r0
 8001494:	4861      	ldr	r0, [pc, #388]	; (800161c <HAL_ADC_Init+0x290>)
 8001496:	f7ff ff2b 	bl	80012f0 <LL_ADC_IsEnabled>
 800149a:	4603      	mov	r3, r0
 800149c:	431c      	orrs	r4, r3
 800149e:	4860      	ldr	r0, [pc, #384]	; (8001620 <HAL_ADC_Init+0x294>)
 80014a0:	f7ff ff26 	bl	80012f0 <LL_ADC_IsEnabled>
 80014a4:	4603      	mov	r3, r0
 80014a6:	4323      	orrs	r3, r4
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d105      	bne.n	80014b8 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	4619      	mov	r1, r3
 80014b2:	485c      	ldr	r0, [pc, #368]	; (8001624 <HAL_ADC_Init+0x298>)
 80014b4:	f7ff fd86 	bl	8000fc4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	7e5b      	ldrb	r3, [r3, #25]
 80014bc:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80014c2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80014c8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80014ce:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014d6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80014d8:	4313      	orrs	r3, r2
 80014da:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014e2:	2b01      	cmp	r3, #1
 80014e4:	d106      	bne.n	80014f4 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014ea:	3b01      	subs	r3, #1
 80014ec:	045b      	lsls	r3, r3, #17
 80014ee:	69ba      	ldr	r2, [r7, #24]
 80014f0:	4313      	orrs	r3, r2
 80014f2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d009      	beq.n	8001510 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001500:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001508:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800150a:	69ba      	ldr	r2, [r7, #24]
 800150c:	4313      	orrs	r3, r2
 800150e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	68da      	ldr	r2, [r3, #12]
 8001516:	4b44      	ldr	r3, [pc, #272]	; (8001628 <HAL_ADC_Init+0x29c>)
 8001518:	4013      	ands	r3, r2
 800151a:	687a      	ldr	r2, [r7, #4]
 800151c:	6812      	ldr	r2, [r2, #0]
 800151e:	69b9      	ldr	r1, [r7, #24]
 8001520:	430b      	orrs	r3, r1
 8001522:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4618      	mov	r0, r3
 800152a:	f7ff ff1b 	bl	8001364 <LL_ADC_INJ_IsConversionOngoing>
 800152e:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d13d      	bne.n	80015b2 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001536:	693b      	ldr	r3, [r7, #16]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d13a      	bne.n	80015b2 <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001540:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001548:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800154a:	4313      	orrs	r3, r2
 800154c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	68db      	ldr	r3, [r3, #12]
 8001554:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001558:	f023 0302 	bic.w	r3, r3, #2
 800155c:	687a      	ldr	r2, [r7, #4]
 800155e:	6812      	ldr	r2, [r2, #0]
 8001560:	69b9      	ldr	r1, [r7, #24]
 8001562:	430b      	orrs	r3, r1
 8001564:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800156c:	2b01      	cmp	r3, #1
 800156e:	d118      	bne.n	80015a2 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	691b      	ldr	r3, [r3, #16]
 8001576:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800157a:	f023 0304 	bic.w	r3, r3, #4
 800157e:	687a      	ldr	r2, [r7, #4]
 8001580:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8001582:	687a      	ldr	r2, [r7, #4]
 8001584:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001586:	4311      	orrs	r1, r2
 8001588:	687a      	ldr	r2, [r7, #4]
 800158a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800158c:	4311      	orrs	r1, r2
 800158e:	687a      	ldr	r2, [r7, #4]
 8001590:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001592:	430a      	orrs	r2, r1
 8001594:	431a      	orrs	r2, r3
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f042 0201 	orr.w	r2, r2, #1
 800159e:	611a      	str	r2, [r3, #16]
 80015a0:	e007      	b.n	80015b2 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	691a      	ldr	r2, [r3, #16]
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f022 0201 	bic.w	r2, r2, #1
 80015b0:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	691b      	ldr	r3, [r3, #16]
 80015b6:	2b01      	cmp	r3, #1
 80015b8:	d10c      	bne.n	80015d4 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c0:	f023 010f 	bic.w	r1, r3, #15
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	69db      	ldr	r3, [r3, #28]
 80015c8:	1e5a      	subs	r2, r3, #1
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	430a      	orrs	r2, r1
 80015d0:	631a      	str	r2, [r3, #48]	; 0x30
 80015d2:	e007      	b.n	80015e4 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f022 020f 	bic.w	r2, r2, #15
 80015e2:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015e8:	f023 0303 	bic.w	r3, r3, #3
 80015ec:	f043 0201 	orr.w	r2, r3, #1
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	655a      	str	r2, [r3, #84]	; 0x54
 80015f4:	e007      	b.n	8001606 <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015fa:	f043 0210 	orr.w	r2, r3, #16
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001602:	2301      	movs	r3, #1
 8001604:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001606:	7ffb      	ldrb	r3, [r7, #31]
}
 8001608:	4618      	mov	r0, r3
 800160a:	3724      	adds	r7, #36	; 0x24
 800160c:	46bd      	mov	sp, r7
 800160e:	bd90      	pop	{r4, r7, pc}
 8001610:	20000000 	.word	0x20000000
 8001614:	053e2d63 	.word	0x053e2d63
 8001618:	50040000 	.word	0x50040000
 800161c:	50040100 	.word	0x50040100
 8001620:	50040200 	.word	0x50040200
 8001624:	50040300 	.word	0x50040300
 8001628:	fff0c007 	.word	0xfff0c007

0800162c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b086      	sub	sp, #24
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001634:	4857      	ldr	r0, [pc, #348]	; (8001794 <HAL_ADC_Start+0x168>)
 8001636:	f7ff fddd 	bl	80011f4 <LL_ADC_GetMultimode>
 800163a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4618      	mov	r0, r3
 8001642:	f7ff fe7c 	bl	800133e <LL_ADC_REG_IsConversionOngoing>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	f040 809c 	bne.w	8001786 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001654:	2b01      	cmp	r3, #1
 8001656:	d101      	bne.n	800165c <HAL_ADC_Start+0x30>
 8001658:	2302      	movs	r3, #2
 800165a:	e097      	b.n	800178c <HAL_ADC_Start+0x160>
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	2201      	movs	r2, #1
 8001660:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001664:	6878      	ldr	r0, [r7, #4]
 8001666:	f000 fd73 	bl	8002150 <ADC_Enable>
 800166a:	4603      	mov	r3, r0
 800166c:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800166e:	7dfb      	ldrb	r3, [r7, #23]
 8001670:	2b00      	cmp	r3, #0
 8001672:	f040 8083 	bne.w	800177c <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800167a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800167e:	f023 0301 	bic.w	r3, r3, #1
 8001682:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	4a42      	ldr	r2, [pc, #264]	; (8001798 <HAL_ADC_Start+0x16c>)
 8001690:	4293      	cmp	r3, r2
 8001692:	d002      	beq.n	800169a <HAL_ADC_Start+0x6e>
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	e000      	b.n	800169c <HAL_ADC_Start+0x70>
 800169a:	4b40      	ldr	r3, [pc, #256]	; (800179c <HAL_ADC_Start+0x170>)
 800169c:	687a      	ldr	r2, [r7, #4]
 800169e:	6812      	ldr	r2, [r2, #0]
 80016a0:	4293      	cmp	r3, r2
 80016a2:	d002      	beq.n	80016aa <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80016a4:	693b      	ldr	r3, [r7, #16]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d105      	bne.n	80016b6 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016ae:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016ba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80016be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80016c2:	d106      	bne.n	80016d2 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016c8:	f023 0206 	bic.w	r2, r3, #6
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	659a      	str	r2, [r3, #88]	; 0x58
 80016d0:	e002      	b.n	80016d8 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	2200      	movs	r2, #0
 80016d6:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	221c      	movs	r2, #28
 80016de:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2200      	movs	r2, #0
 80016e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a2a      	ldr	r2, [pc, #168]	; (8001798 <HAL_ADC_Start+0x16c>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d002      	beq.n	80016f8 <HAL_ADC_Start+0xcc>
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	e000      	b.n	80016fa <HAL_ADC_Start+0xce>
 80016f8:	4b28      	ldr	r3, [pc, #160]	; (800179c <HAL_ADC_Start+0x170>)
 80016fa:	687a      	ldr	r2, [r7, #4]
 80016fc:	6812      	ldr	r2, [r2, #0]
 80016fe:	4293      	cmp	r3, r2
 8001700:	d008      	beq.n	8001714 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001702:	693b      	ldr	r3, [r7, #16]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d005      	beq.n	8001714 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001708:	693b      	ldr	r3, [r7, #16]
 800170a:	2b05      	cmp	r3, #5
 800170c:	d002      	beq.n	8001714 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800170e:	693b      	ldr	r3, [r7, #16]
 8001710:	2b09      	cmp	r3, #9
 8001712:	d114      	bne.n	800173e <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	68db      	ldr	r3, [r3, #12]
 800171a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800171e:	2b00      	cmp	r3, #0
 8001720:	d007      	beq.n	8001732 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001726:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800172a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4618      	mov	r0, r3
 8001738:	f7ff fded 	bl	8001316 <LL_ADC_REG_StartConversion>
 800173c:	e025      	b.n	800178a <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001742:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4a12      	ldr	r2, [pc, #72]	; (8001798 <HAL_ADC_Start+0x16c>)
 8001750:	4293      	cmp	r3, r2
 8001752:	d002      	beq.n	800175a <HAL_ADC_Start+0x12e>
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	e000      	b.n	800175c <HAL_ADC_Start+0x130>
 800175a:	4b10      	ldr	r3, [pc, #64]	; (800179c <HAL_ADC_Start+0x170>)
 800175c:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	68db      	ldr	r3, [r3, #12]
 8001762:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001766:	2b00      	cmp	r3, #0
 8001768:	d00f      	beq.n	800178a <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800176e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001772:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	655a      	str	r2, [r3, #84]	; 0x54
 800177a:	e006      	b.n	800178a <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2200      	movs	r2, #0
 8001780:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8001784:	e001      	b.n	800178a <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001786:	2302      	movs	r3, #2
 8001788:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800178a:	7dfb      	ldrb	r3, [r7, #23]
}
 800178c:	4618      	mov	r0, r3
 800178e:	3718      	adds	r7, #24
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}
 8001794:	50040300 	.word	0x50040300
 8001798:	50040100 	.word	0x50040100
 800179c:	50040000 	.word	0x50040000

080017a0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b088      	sub	sp, #32
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
 80017a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80017aa:	4866      	ldr	r0, [pc, #408]	; (8001944 <HAL_ADC_PollForConversion+0x1a4>)
 80017ac:	f7ff fd22 	bl	80011f4 <LL_ADC_GetMultimode>
 80017b0:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	695b      	ldr	r3, [r3, #20]
 80017b6:	2b08      	cmp	r3, #8
 80017b8:	d102      	bne.n	80017c0 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80017ba:	2308      	movs	r3, #8
 80017bc:	61fb      	str	r3, [r7, #28]
 80017be:	e02a      	b.n	8001816 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d005      	beq.n	80017d2 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	2b05      	cmp	r3, #5
 80017ca:	d002      	beq.n	80017d2 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	2b09      	cmp	r3, #9
 80017d0:	d111      	bne.n	80017f6 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	68db      	ldr	r3, [r3, #12]
 80017d8:	f003 0301 	and.w	r3, r3, #1
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d007      	beq.n	80017f0 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017e4:	f043 0220 	orr.w	r2, r3, #32
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 80017ec:	2301      	movs	r3, #1
 80017ee:	e0a4      	b.n	800193a <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80017f0:	2304      	movs	r3, #4
 80017f2:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80017f4:	e00f      	b.n	8001816 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80017f6:	4853      	ldr	r0, [pc, #332]	; (8001944 <HAL_ADC_PollForConversion+0x1a4>)
 80017f8:	f7ff fd0a 	bl	8001210 <LL_ADC_GetMultiDMATransfer>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d007      	beq.n	8001812 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001806:	f043 0220 	orr.w	r2, r3, #32
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 800180e:	2301      	movs	r3, #1
 8001810:	e093      	b.n	800193a <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001812:	2304      	movs	r3, #4
 8001814:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001816:	f7ff fba5 	bl	8000f64 <HAL_GetTick>
 800181a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800181c:	e021      	b.n	8001862 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001824:	d01d      	beq.n	8001862 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001826:	f7ff fb9d 	bl	8000f64 <HAL_GetTick>
 800182a:	4602      	mov	r2, r0
 800182c:	693b      	ldr	r3, [r7, #16]
 800182e:	1ad3      	subs	r3, r2, r3
 8001830:	683a      	ldr	r2, [r7, #0]
 8001832:	429a      	cmp	r2, r3
 8001834:	d302      	bcc.n	800183c <HAL_ADC_PollForConversion+0x9c>
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d112      	bne.n	8001862 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	681a      	ldr	r2, [r3, #0]
 8001842:	69fb      	ldr	r3, [r7, #28]
 8001844:	4013      	ands	r3, r2
 8001846:	2b00      	cmp	r3, #0
 8001848:	d10b      	bne.n	8001862 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800184e:	f043 0204 	orr.w	r2, r3, #4
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	2200      	movs	r2, #0
 800185a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 800185e:	2303      	movs	r3, #3
 8001860:	e06b      	b.n	800193a <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	681a      	ldr	r2, [r3, #0]
 8001868:	69fb      	ldr	r3, [r7, #28]
 800186a:	4013      	ands	r3, r2
 800186c:	2b00      	cmp	r3, #0
 800186e:	d0d6      	beq.n	800181e <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001874:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4618      	mov	r0, r3
 8001882:	f7ff fc28 	bl	80010d6 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d01c      	beq.n	80018c6 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	7e5b      	ldrb	r3, [r3, #25]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d118      	bne.n	80018c6 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f003 0308 	and.w	r3, r3, #8
 800189e:	2b08      	cmp	r3, #8
 80018a0:	d111      	bne.n	80018c6 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018a6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d105      	bne.n	80018c6 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018be:	f043 0201 	orr.w	r2, r3, #1
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4a1f      	ldr	r2, [pc, #124]	; (8001948 <HAL_ADC_PollForConversion+0x1a8>)
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d002      	beq.n	80018d6 <HAL_ADC_PollForConversion+0x136>
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	e000      	b.n	80018d8 <HAL_ADC_PollForConversion+0x138>
 80018d6:	4b1d      	ldr	r3, [pc, #116]	; (800194c <HAL_ADC_PollForConversion+0x1ac>)
 80018d8:	687a      	ldr	r2, [r7, #4]
 80018da:	6812      	ldr	r2, [r2, #0]
 80018dc:	4293      	cmp	r3, r2
 80018de:	d008      	beq.n	80018f2 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d005      	beq.n	80018f2 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	2b05      	cmp	r3, #5
 80018ea:	d002      	beq.n	80018f2 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80018ec:	697b      	ldr	r3, [r7, #20]
 80018ee:	2b09      	cmp	r3, #9
 80018f0:	d104      	bne.n	80018fc <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	68db      	ldr	r3, [r3, #12]
 80018f8:	61bb      	str	r3, [r7, #24]
 80018fa:	e00c      	b.n	8001916 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4a11      	ldr	r2, [pc, #68]	; (8001948 <HAL_ADC_PollForConversion+0x1a8>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d002      	beq.n	800190c <HAL_ADC_PollForConversion+0x16c>
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	e000      	b.n	800190e <HAL_ADC_PollForConversion+0x16e>
 800190c:	4b0f      	ldr	r3, [pc, #60]	; (800194c <HAL_ADC_PollForConversion+0x1ac>)
 800190e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	68db      	ldr	r3, [r3, #12]
 8001914:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001916:	69fb      	ldr	r3, [r7, #28]
 8001918:	2b08      	cmp	r3, #8
 800191a:	d104      	bne.n	8001926 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	2208      	movs	r2, #8
 8001922:	601a      	str	r2, [r3, #0]
 8001924:	e008      	b.n	8001938 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8001926:	69bb      	ldr	r3, [r7, #24]
 8001928:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800192c:	2b00      	cmp	r3, #0
 800192e:	d103      	bne.n	8001938 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	220c      	movs	r2, #12
 8001936:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8001938:	2300      	movs	r3, #0
}
 800193a:	4618      	mov	r0, r3
 800193c:	3720      	adds	r7, #32
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	50040300 	.word	0x50040300
 8001948:	50040100 	.word	0x50040100
 800194c:	50040000 	.word	0x50040000

08001950 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8001950:	b480      	push	{r7}
 8001952:	b083      	sub	sp, #12
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800195e:	4618      	mov	r0, r3
 8001960:	370c      	adds	r7, #12
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr
	...

0800196c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b0b6      	sub	sp, #216	; 0xd8
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
 8001974:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001976:	2300      	movs	r3, #0
 8001978:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800197c:	2300      	movs	r3, #0
 800197e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001986:	2b01      	cmp	r3, #1
 8001988:	d101      	bne.n	800198e <HAL_ADC_ConfigChannel+0x22>
 800198a:	2302      	movs	r3, #2
 800198c:	e3c9      	b.n	8002122 <HAL_ADC_ConfigChannel+0x7b6>
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2201      	movs	r2, #1
 8001992:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4618      	mov	r0, r3
 800199c:	f7ff fccf 	bl	800133e <LL_ADC_REG_IsConversionOngoing>
 80019a0:	4603      	mov	r3, r0
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	f040 83aa 	bne.w	80020fc <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	2b05      	cmp	r3, #5
 80019b6:	d824      	bhi.n	8001a02 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	3b02      	subs	r3, #2
 80019be:	2b03      	cmp	r3, #3
 80019c0:	d81b      	bhi.n	80019fa <HAL_ADC_ConfigChannel+0x8e>
 80019c2:	a201      	add	r2, pc, #4	; (adr r2, 80019c8 <HAL_ADC_ConfigChannel+0x5c>)
 80019c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019c8:	080019d9 	.word	0x080019d9
 80019cc:	080019e1 	.word	0x080019e1
 80019d0:	080019e9 	.word	0x080019e9
 80019d4:	080019f1 	.word	0x080019f1
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 80019d8:	230c      	movs	r3, #12
 80019da:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80019de:	e010      	b.n	8001a02 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 80019e0:	2312      	movs	r3, #18
 80019e2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80019e6:	e00c      	b.n	8001a02 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 80019e8:	2318      	movs	r3, #24
 80019ea:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80019ee:	e008      	b.n	8001a02 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 80019f0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80019f4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 80019f8:	e003      	b.n	8001a02 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 80019fa:	2306      	movs	r3, #6
 80019fc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8001a00:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6818      	ldr	r0, [r3, #0]
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8001a10:	f7ff fb74 	bl	80010fc <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f7ff fc90 	bl	800133e <LL_ADC_REG_IsConversionOngoing>
 8001a1e:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	4618      	mov	r0, r3
 8001a28:	f7ff fc9c 	bl	8001364 <LL_ADC_INJ_IsConversionOngoing>
 8001a2c:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001a30:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	f040 81a4 	bne.w	8001d82 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001a3a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	f040 819f 	bne.w	8001d82 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6818      	ldr	r0, [r3, #0]
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	6819      	ldr	r1, [r3, #0]
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	689b      	ldr	r3, [r3, #8]
 8001a50:	461a      	mov	r2, r3
 8001a52:	f7ff fb7f 	bl	8001154 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	695a      	ldr	r2, [r3, #20]
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	68db      	ldr	r3, [r3, #12]
 8001a60:	08db      	lsrs	r3, r3, #3
 8001a62:	f003 0303 	and.w	r3, r3, #3
 8001a66:	005b      	lsls	r3, r3, #1
 8001a68:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	691b      	ldr	r3, [r3, #16]
 8001a74:	2b04      	cmp	r3, #4
 8001a76:	d00a      	beq.n	8001a8e <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6818      	ldr	r0, [r3, #0]
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	6919      	ldr	r1, [r3, #16]
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	681a      	ldr	r2, [r3, #0]
 8001a84:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001a88:	f7ff fad0 	bl	800102c <LL_ADC_SetOffset>
 8001a8c:	e179      	b.n	8001d82 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	2100      	movs	r1, #0
 8001a94:	4618      	mov	r0, r3
 8001a96:	f7ff faed 	bl	8001074 <LL_ADC_GetOffsetChannel>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d10a      	bne.n	8001aba <HAL_ADC_ConfigChannel+0x14e>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	2100      	movs	r1, #0
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f7ff fae2 	bl	8001074 <LL_ADC_GetOffsetChannel>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	0e9b      	lsrs	r3, r3, #26
 8001ab4:	f003 021f 	and.w	r2, r3, #31
 8001ab8:	e01e      	b.n	8001af8 <HAL_ADC_ConfigChannel+0x18c>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	2100      	movs	r1, #0
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f7ff fad7 	bl	8001074 <LL_ADC_GetOffsetChannel>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001acc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001ad0:	fa93 f3a3 	rbit	r3, r3
 8001ad4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001ad8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001adc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001ae0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d101      	bne.n	8001aec <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8001ae8:	2320      	movs	r3, #32
 8001aea:	e004      	b.n	8001af6 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8001aec:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001af0:	fab3 f383 	clz	r3, r3
 8001af4:	b2db      	uxtb	r3, r3
 8001af6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d105      	bne.n	8001b10 <HAL_ADC_ConfigChannel+0x1a4>
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	0e9b      	lsrs	r3, r3, #26
 8001b0a:	f003 031f 	and.w	r3, r3, #31
 8001b0e:	e018      	b.n	8001b42 <HAL_ADC_ConfigChannel+0x1d6>
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b18:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001b1c:	fa93 f3a3 	rbit	r3, r3
 8001b20:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 8001b24:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001b28:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 8001b2c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d101      	bne.n	8001b38 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8001b34:	2320      	movs	r3, #32
 8001b36:	e004      	b.n	8001b42 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8001b38:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001b3c:	fab3 f383 	clz	r3, r3
 8001b40:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001b42:	429a      	cmp	r2, r3
 8001b44:	d106      	bne.n	8001b54 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	2100      	movs	r1, #0
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f7ff faa6 	bl	80010a0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	2101      	movs	r1, #1
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f7ff fa8a 	bl	8001074 <LL_ADC_GetOffsetChannel>
 8001b60:	4603      	mov	r3, r0
 8001b62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d10a      	bne.n	8001b80 <HAL_ADC_ConfigChannel+0x214>
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	2101      	movs	r1, #1
 8001b70:	4618      	mov	r0, r3
 8001b72:	f7ff fa7f 	bl	8001074 <LL_ADC_GetOffsetChannel>
 8001b76:	4603      	mov	r3, r0
 8001b78:	0e9b      	lsrs	r3, r3, #26
 8001b7a:	f003 021f 	and.w	r2, r3, #31
 8001b7e:	e01e      	b.n	8001bbe <HAL_ADC_ConfigChannel+0x252>
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	2101      	movs	r1, #1
 8001b86:	4618      	mov	r0, r3
 8001b88:	f7ff fa74 	bl	8001074 <LL_ADC_GetOffsetChannel>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b92:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001b96:	fa93 f3a3 	rbit	r3, r3
 8001b9a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 8001b9e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001ba2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8001ba6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d101      	bne.n	8001bb2 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8001bae:	2320      	movs	r3, #32
 8001bb0:	e004      	b.n	8001bbc <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8001bb2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001bb6:	fab3 f383 	clz	r3, r3
 8001bba:	b2db      	uxtb	r3, r3
 8001bbc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d105      	bne.n	8001bd6 <HAL_ADC_ConfigChannel+0x26a>
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	0e9b      	lsrs	r3, r3, #26
 8001bd0:	f003 031f 	and.w	r3, r3, #31
 8001bd4:	e018      	b.n	8001c08 <HAL_ADC_ConfigChannel+0x29c>
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bde:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001be2:	fa93 f3a3 	rbit	r3, r3
 8001be6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 8001bea:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001bee:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 8001bf2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d101      	bne.n	8001bfe <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8001bfa:	2320      	movs	r3, #32
 8001bfc:	e004      	b.n	8001c08 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8001bfe:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001c02:	fab3 f383 	clz	r3, r3
 8001c06:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	d106      	bne.n	8001c1a <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	2200      	movs	r2, #0
 8001c12:	2101      	movs	r1, #1
 8001c14:	4618      	mov	r0, r3
 8001c16:	f7ff fa43 	bl	80010a0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	2102      	movs	r1, #2
 8001c20:	4618      	mov	r0, r3
 8001c22:	f7ff fa27 	bl	8001074 <LL_ADC_GetOffsetChannel>
 8001c26:	4603      	mov	r3, r0
 8001c28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d10a      	bne.n	8001c46 <HAL_ADC_ConfigChannel+0x2da>
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	2102      	movs	r1, #2
 8001c36:	4618      	mov	r0, r3
 8001c38:	f7ff fa1c 	bl	8001074 <LL_ADC_GetOffsetChannel>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	0e9b      	lsrs	r3, r3, #26
 8001c40:	f003 021f 	and.w	r2, r3, #31
 8001c44:	e01e      	b.n	8001c84 <HAL_ADC_ConfigChannel+0x318>
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	2102      	movs	r1, #2
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7ff fa11 	bl	8001074 <LL_ADC_GetOffsetChannel>
 8001c52:	4603      	mov	r3, r0
 8001c54:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c58:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001c5c:	fa93 f3a3 	rbit	r3, r3
 8001c60:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8001c64:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001c68:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8001c6c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d101      	bne.n	8001c78 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8001c74:	2320      	movs	r3, #32
 8001c76:	e004      	b.n	8001c82 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8001c78:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001c7c:	fab3 f383 	clz	r3, r3
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d105      	bne.n	8001c9c <HAL_ADC_ConfigChannel+0x330>
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	0e9b      	lsrs	r3, r3, #26
 8001c96:	f003 031f 	and.w	r3, r3, #31
 8001c9a:	e014      	b.n	8001cc6 <HAL_ADC_ConfigChannel+0x35a>
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ca2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001ca4:	fa93 f3a3 	rbit	r3, r3
 8001ca8:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8001caa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001cac:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 8001cb0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d101      	bne.n	8001cbc <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8001cb8:	2320      	movs	r3, #32
 8001cba:	e004      	b.n	8001cc6 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8001cbc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001cc0:	fab3 f383 	clz	r3, r3
 8001cc4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001cc6:	429a      	cmp	r2, r3
 8001cc8:	d106      	bne.n	8001cd8 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	2200      	movs	r2, #0
 8001cd0:	2102      	movs	r1, #2
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f7ff f9e4 	bl	80010a0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	2103      	movs	r1, #3
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f7ff f9c8 	bl	8001074 <LL_ADC_GetOffsetChannel>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d10a      	bne.n	8001d04 <HAL_ADC_ConfigChannel+0x398>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	2103      	movs	r1, #3
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f7ff f9bd 	bl	8001074 <LL_ADC_GetOffsetChannel>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	0e9b      	lsrs	r3, r3, #26
 8001cfe:	f003 021f 	and.w	r2, r3, #31
 8001d02:	e017      	b.n	8001d34 <HAL_ADC_ConfigChannel+0x3c8>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	2103      	movs	r1, #3
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f7ff f9b2 	bl	8001074 <LL_ADC_GetOffsetChannel>
 8001d10:	4603      	mov	r3, r0
 8001d12:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d14:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001d16:	fa93 f3a3 	rbit	r3, r3
 8001d1a:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001d1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d1e:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8001d20:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d101      	bne.n	8001d2a <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8001d26:	2320      	movs	r3, #32
 8001d28:	e003      	b.n	8001d32 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8001d2a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001d2c:	fab3 f383 	clz	r3, r3
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d105      	bne.n	8001d4c <HAL_ADC_ConfigChannel+0x3e0>
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	0e9b      	lsrs	r3, r3, #26
 8001d46:	f003 031f 	and.w	r3, r3, #31
 8001d4a:	e011      	b.n	8001d70 <HAL_ADC_ConfigChannel+0x404>
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d52:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001d54:	fa93 f3a3 	rbit	r3, r3
 8001d58:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8001d5a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001d5c:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 8001d5e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d101      	bne.n	8001d68 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8001d64:	2320      	movs	r3, #32
 8001d66:	e003      	b.n	8001d70 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8001d68:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001d6a:	fab3 f383 	clz	r3, r3
 8001d6e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001d70:	429a      	cmp	r2, r3
 8001d72:	d106      	bne.n	8001d82 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	2200      	movs	r2, #0
 8001d7a:	2103      	movs	r1, #3
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f7ff f98f 	bl	80010a0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4618      	mov	r0, r3
 8001d88:	f7ff fab2 	bl	80012f0 <LL_ADC_IsEnabled>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	f040 8140 	bne.w	8002014 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6818      	ldr	r0, [r3, #0]
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	6819      	ldr	r1, [r3, #0]
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	68db      	ldr	r3, [r3, #12]
 8001da0:	461a      	mov	r2, r3
 8001da2:	f7ff fa03 	bl	80011ac <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	68db      	ldr	r3, [r3, #12]
 8001daa:	4a8f      	ldr	r2, [pc, #572]	; (8001fe8 <HAL_ADC_ConfigChannel+0x67c>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	f040 8131 	bne.w	8002014 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d10b      	bne.n	8001dda <HAL_ADC_ConfigChannel+0x46e>
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	0e9b      	lsrs	r3, r3, #26
 8001dc8:	3301      	adds	r3, #1
 8001dca:	f003 031f 	and.w	r3, r3, #31
 8001dce:	2b09      	cmp	r3, #9
 8001dd0:	bf94      	ite	ls
 8001dd2:	2301      	movls	r3, #1
 8001dd4:	2300      	movhi	r3, #0
 8001dd6:	b2db      	uxtb	r3, r3
 8001dd8:	e019      	b.n	8001e0e <HAL_ADC_ConfigChannel+0x4a2>
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001de0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001de2:	fa93 f3a3 	rbit	r3, r3
 8001de6:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8001de8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001dea:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8001dec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d101      	bne.n	8001df6 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8001df2:	2320      	movs	r3, #32
 8001df4:	e003      	b.n	8001dfe <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8001df6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001df8:	fab3 f383 	clz	r3, r3
 8001dfc:	b2db      	uxtb	r3, r3
 8001dfe:	3301      	adds	r3, #1
 8001e00:	f003 031f 	and.w	r3, r3, #31
 8001e04:	2b09      	cmp	r3, #9
 8001e06:	bf94      	ite	ls
 8001e08:	2301      	movls	r3, #1
 8001e0a:	2300      	movhi	r3, #0
 8001e0c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d079      	beq.n	8001f06 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d107      	bne.n	8001e2e <HAL_ADC_ConfigChannel+0x4c2>
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	0e9b      	lsrs	r3, r3, #26
 8001e24:	3301      	adds	r3, #1
 8001e26:	069b      	lsls	r3, r3, #26
 8001e28:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001e2c:	e015      	b.n	8001e5a <HAL_ADC_ConfigChannel+0x4ee>
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001e36:	fa93 f3a3 	rbit	r3, r3
 8001e3a:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8001e3c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001e3e:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8001e40:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d101      	bne.n	8001e4a <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8001e46:	2320      	movs	r3, #32
 8001e48:	e003      	b.n	8001e52 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8001e4a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001e4c:	fab3 f383 	clz	r3, r3
 8001e50:	b2db      	uxtb	r3, r3
 8001e52:	3301      	adds	r3, #1
 8001e54:	069b      	lsls	r3, r3, #26
 8001e56:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d109      	bne.n	8001e7a <HAL_ADC_ConfigChannel+0x50e>
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	0e9b      	lsrs	r3, r3, #26
 8001e6c:	3301      	adds	r3, #1
 8001e6e:	f003 031f 	and.w	r3, r3, #31
 8001e72:	2101      	movs	r1, #1
 8001e74:	fa01 f303 	lsl.w	r3, r1, r3
 8001e78:	e017      	b.n	8001eaa <HAL_ADC_ConfigChannel+0x53e>
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e80:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e82:	fa93 f3a3 	rbit	r3, r3
 8001e86:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8001e88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e8a:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8001e8c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d101      	bne.n	8001e96 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8001e92:	2320      	movs	r3, #32
 8001e94:	e003      	b.n	8001e9e <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8001e96:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001e98:	fab3 f383 	clz	r3, r3
 8001e9c:	b2db      	uxtb	r3, r3
 8001e9e:	3301      	adds	r3, #1
 8001ea0:	f003 031f 	and.w	r3, r3, #31
 8001ea4:	2101      	movs	r1, #1
 8001ea6:	fa01 f303 	lsl.w	r3, r1, r3
 8001eaa:	ea42 0103 	orr.w	r1, r2, r3
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d10a      	bne.n	8001ed0 <HAL_ADC_ConfigChannel+0x564>
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	0e9b      	lsrs	r3, r3, #26
 8001ec0:	3301      	adds	r3, #1
 8001ec2:	f003 021f 	and.w	r2, r3, #31
 8001ec6:	4613      	mov	r3, r2
 8001ec8:	005b      	lsls	r3, r3, #1
 8001eca:	4413      	add	r3, r2
 8001ecc:	051b      	lsls	r3, r3, #20
 8001ece:	e018      	b.n	8001f02 <HAL_ADC_ConfigChannel+0x596>
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ed6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ed8:	fa93 f3a3 	rbit	r3, r3
 8001edc:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8001ede:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ee0:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8001ee2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d101      	bne.n	8001eec <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8001ee8:	2320      	movs	r3, #32
 8001eea:	e003      	b.n	8001ef4 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8001eec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001eee:	fab3 f383 	clz	r3, r3
 8001ef2:	b2db      	uxtb	r3, r3
 8001ef4:	3301      	adds	r3, #1
 8001ef6:	f003 021f 	and.w	r2, r3, #31
 8001efa:	4613      	mov	r3, r2
 8001efc:	005b      	lsls	r3, r3, #1
 8001efe:	4413      	add	r3, r2
 8001f00:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f02:	430b      	orrs	r3, r1
 8001f04:	e081      	b.n	800200a <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d107      	bne.n	8001f22 <HAL_ADC_ConfigChannel+0x5b6>
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	0e9b      	lsrs	r3, r3, #26
 8001f18:	3301      	adds	r3, #1
 8001f1a:	069b      	lsls	r3, r3, #26
 8001f1c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001f20:	e015      	b.n	8001f4e <HAL_ADC_ConfigChannel+0x5e2>
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f2a:	fa93 f3a3 	rbit	r3, r3
 8001f2e:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8001f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f32:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8001f34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d101      	bne.n	8001f3e <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8001f3a:	2320      	movs	r3, #32
 8001f3c:	e003      	b.n	8001f46 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8001f3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f40:	fab3 f383 	clz	r3, r3
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	3301      	adds	r3, #1
 8001f48:	069b      	lsls	r3, r3, #26
 8001f4a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d109      	bne.n	8001f6e <HAL_ADC_ConfigChannel+0x602>
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	0e9b      	lsrs	r3, r3, #26
 8001f60:	3301      	adds	r3, #1
 8001f62:	f003 031f 	and.w	r3, r3, #31
 8001f66:	2101      	movs	r1, #1
 8001f68:	fa01 f303 	lsl.w	r3, r1, r3
 8001f6c:	e017      	b.n	8001f9e <HAL_ADC_ConfigChannel+0x632>
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f74:	69fb      	ldr	r3, [r7, #28]
 8001f76:	fa93 f3a3 	rbit	r3, r3
 8001f7a:	61bb      	str	r3, [r7, #24]
  return result;
 8001f7c:	69bb      	ldr	r3, [r7, #24]
 8001f7e:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8001f80:	6a3b      	ldr	r3, [r7, #32]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d101      	bne.n	8001f8a <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8001f86:	2320      	movs	r3, #32
 8001f88:	e003      	b.n	8001f92 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8001f8a:	6a3b      	ldr	r3, [r7, #32]
 8001f8c:	fab3 f383 	clz	r3, r3
 8001f90:	b2db      	uxtb	r3, r3
 8001f92:	3301      	adds	r3, #1
 8001f94:	f003 031f 	and.w	r3, r3, #31
 8001f98:	2101      	movs	r1, #1
 8001f9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f9e:	ea42 0103 	orr.w	r1, r2, r3
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d10d      	bne.n	8001fca <HAL_ADC_ConfigChannel+0x65e>
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	0e9b      	lsrs	r3, r3, #26
 8001fb4:	3301      	adds	r3, #1
 8001fb6:	f003 021f 	and.w	r2, r3, #31
 8001fba:	4613      	mov	r3, r2
 8001fbc:	005b      	lsls	r3, r3, #1
 8001fbe:	4413      	add	r3, r2
 8001fc0:	3b1e      	subs	r3, #30
 8001fc2:	051b      	lsls	r3, r3, #20
 8001fc4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001fc8:	e01e      	b.n	8002008 <HAL_ADC_ConfigChannel+0x69c>
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fd0:	693b      	ldr	r3, [r7, #16]
 8001fd2:	fa93 f3a3 	rbit	r3, r3
 8001fd6:	60fb      	str	r3, [r7, #12]
  return result;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d104      	bne.n	8001fec <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8001fe2:	2320      	movs	r3, #32
 8001fe4:	e006      	b.n	8001ff4 <HAL_ADC_ConfigChannel+0x688>
 8001fe6:	bf00      	nop
 8001fe8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	fab3 f383 	clz	r3, r3
 8001ff2:	b2db      	uxtb	r3, r3
 8001ff4:	3301      	adds	r3, #1
 8001ff6:	f003 021f 	and.w	r2, r3, #31
 8001ffa:	4613      	mov	r3, r2
 8001ffc:	005b      	lsls	r3, r3, #1
 8001ffe:	4413      	add	r3, r2
 8002000:	3b1e      	subs	r3, #30
 8002002:	051b      	lsls	r3, r3, #20
 8002004:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002008:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800200a:	683a      	ldr	r2, [r7, #0]
 800200c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800200e:	4619      	mov	r1, r3
 8002010:	f7ff f8a0 	bl	8001154 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	681a      	ldr	r2, [r3, #0]
 8002018:	4b44      	ldr	r3, [pc, #272]	; (800212c <HAL_ADC_ConfigChannel+0x7c0>)
 800201a:	4013      	ands	r3, r2
 800201c:	2b00      	cmp	r3, #0
 800201e:	d07a      	beq.n	8002116 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002020:	4843      	ldr	r0, [pc, #268]	; (8002130 <HAL_ADC_ConfigChannel+0x7c4>)
 8002022:	f7fe fff5 	bl	8001010 <LL_ADC_GetCommonPathInternalCh>
 8002026:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4a41      	ldr	r2, [pc, #260]	; (8002134 <HAL_ADC_ConfigChannel+0x7c8>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d12c      	bne.n	800208e <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002034:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002038:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800203c:	2b00      	cmp	r3, #0
 800203e:	d126      	bne.n	800208e <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a3c      	ldr	r2, [pc, #240]	; (8002138 <HAL_ADC_ConfigChannel+0x7cc>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d004      	beq.n	8002054 <HAL_ADC_ConfigChannel+0x6e8>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4a3b      	ldr	r2, [pc, #236]	; (800213c <HAL_ADC_ConfigChannel+0x7d0>)
 8002050:	4293      	cmp	r3, r2
 8002052:	d15d      	bne.n	8002110 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002054:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002058:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800205c:	4619      	mov	r1, r3
 800205e:	4834      	ldr	r0, [pc, #208]	; (8002130 <HAL_ADC_ConfigChannel+0x7c4>)
 8002060:	f7fe ffc3 	bl	8000fea <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002064:	4b36      	ldr	r3, [pc, #216]	; (8002140 <HAL_ADC_ConfigChannel+0x7d4>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	099b      	lsrs	r3, r3, #6
 800206a:	4a36      	ldr	r2, [pc, #216]	; (8002144 <HAL_ADC_ConfigChannel+0x7d8>)
 800206c:	fba2 2303 	umull	r2, r3, r2, r3
 8002070:	099b      	lsrs	r3, r3, #6
 8002072:	1c5a      	adds	r2, r3, #1
 8002074:	4613      	mov	r3, r2
 8002076:	005b      	lsls	r3, r3, #1
 8002078:	4413      	add	r3, r2
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800207e:	e002      	b.n	8002086 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	3b01      	subs	r3, #1
 8002084:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002086:	68bb      	ldr	r3, [r7, #8]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d1f9      	bne.n	8002080 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800208c:	e040      	b.n	8002110 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a2d      	ldr	r2, [pc, #180]	; (8002148 <HAL_ADC_ConfigChannel+0x7dc>)
 8002094:	4293      	cmp	r3, r2
 8002096:	d118      	bne.n	80020ca <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002098:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800209c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d112      	bne.n	80020ca <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a23      	ldr	r2, [pc, #140]	; (8002138 <HAL_ADC_ConfigChannel+0x7cc>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d004      	beq.n	80020b8 <HAL_ADC_ConfigChannel+0x74c>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4a22      	ldr	r2, [pc, #136]	; (800213c <HAL_ADC_ConfigChannel+0x7d0>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d12d      	bne.n	8002114 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80020b8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80020bc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80020c0:	4619      	mov	r1, r3
 80020c2:	481b      	ldr	r0, [pc, #108]	; (8002130 <HAL_ADC_ConfigChannel+0x7c4>)
 80020c4:	f7fe ff91 	bl	8000fea <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80020c8:	e024      	b.n	8002114 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4a1f      	ldr	r2, [pc, #124]	; (800214c <HAL_ADC_ConfigChannel+0x7e0>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d120      	bne.n	8002116 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80020d4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80020d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d11a      	bne.n	8002116 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a14      	ldr	r2, [pc, #80]	; (8002138 <HAL_ADC_ConfigChannel+0x7cc>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d115      	bne.n	8002116 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80020ea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80020ee:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80020f2:	4619      	mov	r1, r3
 80020f4:	480e      	ldr	r0, [pc, #56]	; (8002130 <HAL_ADC_ConfigChannel+0x7c4>)
 80020f6:	f7fe ff78 	bl	8000fea <LL_ADC_SetCommonPathInternalCh>
 80020fa:	e00c      	b.n	8002116 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002100:	f043 0220 	orr.w	r2, r3, #32
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002108:	2301      	movs	r3, #1
 800210a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 800210e:	e002      	b.n	8002116 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002110:	bf00      	nop
 8002112:	e000      	b.n	8002116 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002114:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	2200      	movs	r2, #0
 800211a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800211e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002122:	4618      	mov	r0, r3
 8002124:	37d8      	adds	r7, #216	; 0xd8
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	80080000 	.word	0x80080000
 8002130:	50040300 	.word	0x50040300
 8002134:	c7520000 	.word	0xc7520000
 8002138:	50040000 	.word	0x50040000
 800213c:	50040200 	.word	0x50040200
 8002140:	20000000 	.word	0x20000000
 8002144:	053e2d63 	.word	0x053e2d63
 8002148:	cb840000 	.word	0xcb840000
 800214c:	80000001 	.word	0x80000001

08002150 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b084      	sub	sp, #16
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002158:	2300      	movs	r3, #0
 800215a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4618      	mov	r0, r3
 8002162:	f7ff f8c5 	bl	80012f0 <LL_ADC_IsEnabled>
 8002166:	4603      	mov	r3, r0
 8002168:	2b00      	cmp	r3, #0
 800216a:	d169      	bne.n	8002240 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	689a      	ldr	r2, [r3, #8]
 8002172:	4b36      	ldr	r3, [pc, #216]	; (800224c <ADC_Enable+0xfc>)
 8002174:	4013      	ands	r3, r2
 8002176:	2b00      	cmp	r3, #0
 8002178:	d00d      	beq.n	8002196 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800217e:	f043 0210 	orr.w	r2, r3, #16
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800218a:	f043 0201 	orr.w	r2, r3, #1
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8002192:	2301      	movs	r3, #1
 8002194:	e055      	b.n	8002242 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4618      	mov	r0, r3
 800219c:	f7ff f894 	bl	80012c8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80021a0:	482b      	ldr	r0, [pc, #172]	; (8002250 <ADC_Enable+0x100>)
 80021a2:	f7fe ff35 	bl	8001010 <LL_ADC_GetCommonPathInternalCh>
 80021a6:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80021a8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d013      	beq.n	80021d8 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80021b0:	4b28      	ldr	r3, [pc, #160]	; (8002254 <ADC_Enable+0x104>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	099b      	lsrs	r3, r3, #6
 80021b6:	4a28      	ldr	r2, [pc, #160]	; (8002258 <ADC_Enable+0x108>)
 80021b8:	fba2 2303 	umull	r2, r3, r2, r3
 80021bc:	099b      	lsrs	r3, r3, #6
 80021be:	1c5a      	adds	r2, r3, #1
 80021c0:	4613      	mov	r3, r2
 80021c2:	005b      	lsls	r3, r3, #1
 80021c4:	4413      	add	r3, r2
 80021c6:	009b      	lsls	r3, r3, #2
 80021c8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80021ca:	e002      	b.n	80021d2 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	3b01      	subs	r3, #1
 80021d0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80021d2:	68bb      	ldr	r3, [r7, #8]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d1f9      	bne.n	80021cc <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80021d8:	f7fe fec4 	bl	8000f64 <HAL_GetTick>
 80021dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80021de:	e028      	b.n	8002232 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4618      	mov	r0, r3
 80021e6:	f7ff f883 	bl	80012f0 <LL_ADC_IsEnabled>
 80021ea:	4603      	mov	r3, r0
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d104      	bne.n	80021fa <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4618      	mov	r0, r3
 80021f6:	f7ff f867 	bl	80012c8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80021fa:	f7fe feb3 	bl	8000f64 <HAL_GetTick>
 80021fe:	4602      	mov	r2, r0
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	1ad3      	subs	r3, r2, r3
 8002204:	2b02      	cmp	r3, #2
 8002206:	d914      	bls.n	8002232 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f003 0301 	and.w	r3, r3, #1
 8002212:	2b01      	cmp	r3, #1
 8002214:	d00d      	beq.n	8002232 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800221a:	f043 0210 	orr.w	r2, r3, #16
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002226:	f043 0201 	orr.w	r2, r3, #1
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e007      	b.n	8002242 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f003 0301 	and.w	r3, r3, #1
 800223c:	2b01      	cmp	r3, #1
 800223e:	d1cf      	bne.n	80021e0 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002240:	2300      	movs	r3, #0
}
 8002242:	4618      	mov	r0, r3
 8002244:	3710      	adds	r7, #16
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	8000003f 	.word	0x8000003f
 8002250:	50040300 	.word	0x50040300
 8002254:	20000000 	.word	0x20000000
 8002258:	053e2d63 	.word	0x053e2d63

0800225c <LL_ADC_IsEnabled>:
{
 800225c:	b480      	push	{r7}
 800225e:	b083      	sub	sp, #12
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	689b      	ldr	r3, [r3, #8]
 8002268:	f003 0301 	and.w	r3, r3, #1
 800226c:	2b01      	cmp	r3, #1
 800226e:	d101      	bne.n	8002274 <LL_ADC_IsEnabled+0x18>
 8002270:	2301      	movs	r3, #1
 8002272:	e000      	b.n	8002276 <LL_ADC_IsEnabled+0x1a>
 8002274:	2300      	movs	r3, #0
}
 8002276:	4618      	mov	r0, r3
 8002278:	370c      	adds	r7, #12
 800227a:	46bd      	mov	sp, r7
 800227c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002280:	4770      	bx	lr

08002282 <LL_ADC_REG_IsConversionOngoing>:
{
 8002282:	b480      	push	{r7}
 8002284:	b083      	sub	sp, #12
 8002286:	af00      	add	r7, sp, #0
 8002288:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	689b      	ldr	r3, [r3, #8]
 800228e:	f003 0304 	and.w	r3, r3, #4
 8002292:	2b04      	cmp	r3, #4
 8002294:	d101      	bne.n	800229a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002296:	2301      	movs	r3, #1
 8002298:	e000      	b.n	800229c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800229a:	2300      	movs	r3, #0
}
 800229c:	4618      	mov	r0, r3
 800229e:	370c      	adds	r7, #12
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr

080022a8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80022a8:	b590      	push	{r4, r7, lr}
 80022aa:	b09f      	sub	sp, #124	; 0x7c
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
 80022b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022b2:	2300      	movs	r3, #0
 80022b4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80022be:	2b01      	cmp	r3, #1
 80022c0:	d101      	bne.n	80022c6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80022c2:	2302      	movs	r3, #2
 80022c4:	e093      	b.n	80023ee <HAL_ADCEx_MultiModeConfigChannel+0x146>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2201      	movs	r2, #1
 80022ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80022ce:	2300      	movs	r3, #0
 80022d0:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80022d2:	2300      	movs	r3, #0
 80022d4:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4a47      	ldr	r2, [pc, #284]	; (80023f8 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	d102      	bne.n	80022e6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80022e0:	4b46      	ldr	r3, [pc, #280]	; (80023fc <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80022e2:	60bb      	str	r3, [r7, #8]
 80022e4:	e001      	b.n	80022ea <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80022e6:	2300      	movs	r3, #0
 80022e8:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80022ea:	68bb      	ldr	r3, [r7, #8]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d10b      	bne.n	8002308 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022f4:	f043 0220 	orr.w	r2, r3, #32
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2200      	movs	r2, #0
 8002300:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8002304:	2301      	movs	r3, #1
 8002306:	e072      	b.n	80023ee <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	4618      	mov	r0, r3
 800230c:	f7ff ffb9 	bl	8002282 <LL_ADC_REG_IsConversionOngoing>
 8002310:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4618      	mov	r0, r3
 8002318:	f7ff ffb3 	bl	8002282 <LL_ADC_REG_IsConversionOngoing>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	d154      	bne.n	80023cc <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8002322:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002324:	2b00      	cmp	r3, #0
 8002326:	d151      	bne.n	80023cc <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002328:	4b35      	ldr	r3, [pc, #212]	; (8002400 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 800232a:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d02c      	beq.n	800238e <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002334:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002336:	689b      	ldr	r3, [r3, #8]
 8002338:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	6859      	ldr	r1, [r3, #4]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002346:	035b      	lsls	r3, r3, #13
 8002348:	430b      	orrs	r3, r1
 800234a:	431a      	orrs	r2, r3
 800234c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800234e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002350:	4829      	ldr	r0, [pc, #164]	; (80023f8 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002352:	f7ff ff83 	bl	800225c <LL_ADC_IsEnabled>
 8002356:	4604      	mov	r4, r0
 8002358:	4828      	ldr	r0, [pc, #160]	; (80023fc <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800235a:	f7ff ff7f 	bl	800225c <LL_ADC_IsEnabled>
 800235e:	4603      	mov	r3, r0
 8002360:	431c      	orrs	r4, r3
 8002362:	4828      	ldr	r0, [pc, #160]	; (8002404 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002364:	f7ff ff7a 	bl	800225c <LL_ADC_IsEnabled>
 8002368:	4603      	mov	r3, r0
 800236a:	4323      	orrs	r3, r4
 800236c:	2b00      	cmp	r3, #0
 800236e:	d137      	bne.n	80023e0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002370:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002372:	689b      	ldr	r3, [r3, #8]
 8002374:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002378:	f023 030f 	bic.w	r3, r3, #15
 800237c:	683a      	ldr	r2, [r7, #0]
 800237e:	6811      	ldr	r1, [r2, #0]
 8002380:	683a      	ldr	r2, [r7, #0]
 8002382:	6892      	ldr	r2, [r2, #8]
 8002384:	430a      	orrs	r2, r1
 8002386:	431a      	orrs	r2, r3
 8002388:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800238a:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800238c:	e028      	b.n	80023e0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800238e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002396:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002398:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800239a:	4817      	ldr	r0, [pc, #92]	; (80023f8 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800239c:	f7ff ff5e 	bl	800225c <LL_ADC_IsEnabled>
 80023a0:	4604      	mov	r4, r0
 80023a2:	4816      	ldr	r0, [pc, #88]	; (80023fc <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80023a4:	f7ff ff5a 	bl	800225c <LL_ADC_IsEnabled>
 80023a8:	4603      	mov	r3, r0
 80023aa:	431c      	orrs	r4, r3
 80023ac:	4815      	ldr	r0, [pc, #84]	; (8002404 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80023ae:	f7ff ff55 	bl	800225c <LL_ADC_IsEnabled>
 80023b2:	4603      	mov	r3, r0
 80023b4:	4323      	orrs	r3, r4
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d112      	bne.n	80023e0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80023ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023bc:	689b      	ldr	r3, [r3, #8]
 80023be:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80023c2:	f023 030f 	bic.w	r3, r3, #15
 80023c6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80023c8:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80023ca:	e009      	b.n	80023e0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023d0:	f043 0220 	orr.w	r2, r3, #32
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80023d8:	2301      	movs	r3, #1
 80023da:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80023de:	e000      	b.n	80023e2 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80023e0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2200      	movs	r2, #0
 80023e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80023ea:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	377c      	adds	r7, #124	; 0x7c
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd90      	pop	{r4, r7, pc}
 80023f6:	bf00      	nop
 80023f8:	50040000 	.word	0x50040000
 80023fc:	50040100 	.word	0x50040100
 8002400:	50040300 	.word	0x50040300
 8002404:	50040200 	.word	0x50040200

08002408 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002408:	b480      	push	{r7}
 800240a:	b085      	sub	sp, #20
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	f003 0307 	and.w	r3, r3, #7
 8002416:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002418:	4b0c      	ldr	r3, [pc, #48]	; (800244c <__NVIC_SetPriorityGrouping+0x44>)
 800241a:	68db      	ldr	r3, [r3, #12]
 800241c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800241e:	68ba      	ldr	r2, [r7, #8]
 8002420:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002424:	4013      	ands	r3, r2
 8002426:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002430:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002434:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002438:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800243a:	4a04      	ldr	r2, [pc, #16]	; (800244c <__NVIC_SetPriorityGrouping+0x44>)
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	60d3      	str	r3, [r2, #12]
}
 8002440:	bf00      	nop
 8002442:	3714      	adds	r7, #20
 8002444:	46bd      	mov	sp, r7
 8002446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244a:	4770      	bx	lr
 800244c:	e000ed00 	.word	0xe000ed00

08002450 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002450:	b480      	push	{r7}
 8002452:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002454:	4b04      	ldr	r3, [pc, #16]	; (8002468 <__NVIC_GetPriorityGrouping+0x18>)
 8002456:	68db      	ldr	r3, [r3, #12]
 8002458:	0a1b      	lsrs	r3, r3, #8
 800245a:	f003 0307 	and.w	r3, r3, #7
}
 800245e:	4618      	mov	r0, r3
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr
 8002468:	e000ed00 	.word	0xe000ed00

0800246c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800246c:	b480      	push	{r7}
 800246e:	b083      	sub	sp, #12
 8002470:	af00      	add	r7, sp, #0
 8002472:	4603      	mov	r3, r0
 8002474:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002476:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800247a:	2b00      	cmp	r3, #0
 800247c:	db0b      	blt.n	8002496 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800247e:	79fb      	ldrb	r3, [r7, #7]
 8002480:	f003 021f 	and.w	r2, r3, #31
 8002484:	4907      	ldr	r1, [pc, #28]	; (80024a4 <__NVIC_EnableIRQ+0x38>)
 8002486:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800248a:	095b      	lsrs	r3, r3, #5
 800248c:	2001      	movs	r0, #1
 800248e:	fa00 f202 	lsl.w	r2, r0, r2
 8002492:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002496:	bf00      	nop
 8002498:	370c      	adds	r7, #12
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr
 80024a2:	bf00      	nop
 80024a4:	e000e100 	.word	0xe000e100

080024a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b083      	sub	sp, #12
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	4603      	mov	r3, r0
 80024b0:	6039      	str	r1, [r7, #0]
 80024b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	db0a      	blt.n	80024d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	b2da      	uxtb	r2, r3
 80024c0:	490c      	ldr	r1, [pc, #48]	; (80024f4 <__NVIC_SetPriority+0x4c>)
 80024c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024c6:	0112      	lsls	r2, r2, #4
 80024c8:	b2d2      	uxtb	r2, r2
 80024ca:	440b      	add	r3, r1
 80024cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024d0:	e00a      	b.n	80024e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	b2da      	uxtb	r2, r3
 80024d6:	4908      	ldr	r1, [pc, #32]	; (80024f8 <__NVIC_SetPriority+0x50>)
 80024d8:	79fb      	ldrb	r3, [r7, #7]
 80024da:	f003 030f 	and.w	r3, r3, #15
 80024de:	3b04      	subs	r3, #4
 80024e0:	0112      	lsls	r2, r2, #4
 80024e2:	b2d2      	uxtb	r2, r2
 80024e4:	440b      	add	r3, r1
 80024e6:	761a      	strb	r2, [r3, #24]
}
 80024e8:	bf00      	nop
 80024ea:	370c      	adds	r7, #12
 80024ec:	46bd      	mov	sp, r7
 80024ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f2:	4770      	bx	lr
 80024f4:	e000e100 	.word	0xe000e100
 80024f8:	e000ed00 	.word	0xe000ed00

080024fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b089      	sub	sp, #36	; 0x24
 8002500:	af00      	add	r7, sp, #0
 8002502:	60f8      	str	r0, [r7, #12]
 8002504:	60b9      	str	r1, [r7, #8]
 8002506:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	f003 0307 	and.w	r3, r3, #7
 800250e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002510:	69fb      	ldr	r3, [r7, #28]
 8002512:	f1c3 0307 	rsb	r3, r3, #7
 8002516:	2b04      	cmp	r3, #4
 8002518:	bf28      	it	cs
 800251a:	2304      	movcs	r3, #4
 800251c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800251e:	69fb      	ldr	r3, [r7, #28]
 8002520:	3304      	adds	r3, #4
 8002522:	2b06      	cmp	r3, #6
 8002524:	d902      	bls.n	800252c <NVIC_EncodePriority+0x30>
 8002526:	69fb      	ldr	r3, [r7, #28]
 8002528:	3b03      	subs	r3, #3
 800252a:	e000      	b.n	800252e <NVIC_EncodePriority+0x32>
 800252c:	2300      	movs	r3, #0
 800252e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002530:	f04f 32ff 	mov.w	r2, #4294967295
 8002534:	69bb      	ldr	r3, [r7, #24]
 8002536:	fa02 f303 	lsl.w	r3, r2, r3
 800253a:	43da      	mvns	r2, r3
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	401a      	ands	r2, r3
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002544:	f04f 31ff 	mov.w	r1, #4294967295
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	fa01 f303 	lsl.w	r3, r1, r3
 800254e:	43d9      	mvns	r1, r3
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002554:	4313      	orrs	r3, r2
         );
}
 8002556:	4618      	mov	r0, r3
 8002558:	3724      	adds	r7, #36	; 0x24
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr
	...

08002564 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b082      	sub	sp, #8
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	3b01      	subs	r3, #1
 8002570:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002574:	d301      	bcc.n	800257a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002576:	2301      	movs	r3, #1
 8002578:	e00f      	b.n	800259a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800257a:	4a0a      	ldr	r2, [pc, #40]	; (80025a4 <SysTick_Config+0x40>)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	3b01      	subs	r3, #1
 8002580:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002582:	210f      	movs	r1, #15
 8002584:	f04f 30ff 	mov.w	r0, #4294967295
 8002588:	f7ff ff8e 	bl	80024a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800258c:	4b05      	ldr	r3, [pc, #20]	; (80025a4 <SysTick_Config+0x40>)
 800258e:	2200      	movs	r2, #0
 8002590:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002592:	4b04      	ldr	r3, [pc, #16]	; (80025a4 <SysTick_Config+0x40>)
 8002594:	2207      	movs	r2, #7
 8002596:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002598:	2300      	movs	r3, #0
}
 800259a:	4618      	mov	r0, r3
 800259c:	3708      	adds	r7, #8
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	e000e010 	.word	0xe000e010

080025a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025b0:	6878      	ldr	r0, [r7, #4]
 80025b2:	f7ff ff29 	bl	8002408 <__NVIC_SetPriorityGrouping>
}
 80025b6:	bf00      	nop
 80025b8:	3708      	adds	r7, #8
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}

080025be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025be:	b580      	push	{r7, lr}
 80025c0:	b086      	sub	sp, #24
 80025c2:	af00      	add	r7, sp, #0
 80025c4:	4603      	mov	r3, r0
 80025c6:	60b9      	str	r1, [r7, #8]
 80025c8:	607a      	str	r2, [r7, #4]
 80025ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80025cc:	2300      	movs	r3, #0
 80025ce:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80025d0:	f7ff ff3e 	bl	8002450 <__NVIC_GetPriorityGrouping>
 80025d4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025d6:	687a      	ldr	r2, [r7, #4]
 80025d8:	68b9      	ldr	r1, [r7, #8]
 80025da:	6978      	ldr	r0, [r7, #20]
 80025dc:	f7ff ff8e 	bl	80024fc <NVIC_EncodePriority>
 80025e0:	4602      	mov	r2, r0
 80025e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025e6:	4611      	mov	r1, r2
 80025e8:	4618      	mov	r0, r3
 80025ea:	f7ff ff5d 	bl	80024a8 <__NVIC_SetPriority>
}
 80025ee:	bf00      	nop
 80025f0:	3718      	adds	r7, #24
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}

080025f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025f6:	b580      	push	{r7, lr}
 80025f8:	b082      	sub	sp, #8
 80025fa:	af00      	add	r7, sp, #0
 80025fc:	4603      	mov	r3, r0
 80025fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002600:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002604:	4618      	mov	r0, r3
 8002606:	f7ff ff31 	bl	800246c <__NVIC_EnableIRQ>
}
 800260a:	bf00      	nop
 800260c:	3708      	adds	r7, #8
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}

08002612 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002612:	b580      	push	{r7, lr}
 8002614:	b082      	sub	sp, #8
 8002616:	af00      	add	r7, sp, #0
 8002618:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f7ff ffa2 	bl	8002564 <SysTick_Config>
 8002620:	4603      	mov	r3, r0
}
 8002622:	4618      	mov	r0, r3
 8002624:	3708      	adds	r7, #8
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}
	...

0800262c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800262c:	b480      	push	{r7}
 800262e:	b087      	sub	sp, #28
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
 8002634:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002636:	2300      	movs	r3, #0
 8002638:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800263a:	e17f      	b.n	800293c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	681a      	ldr	r2, [r3, #0]
 8002640:	2101      	movs	r1, #1
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	fa01 f303 	lsl.w	r3, r1, r3
 8002648:	4013      	ands	r3, r2
 800264a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	2b00      	cmp	r3, #0
 8002650:	f000 8171 	beq.w	8002936 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	f003 0303 	and.w	r3, r3, #3
 800265c:	2b01      	cmp	r3, #1
 800265e:	d005      	beq.n	800266c <HAL_GPIO_Init+0x40>
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	f003 0303 	and.w	r3, r3, #3
 8002668:	2b02      	cmp	r3, #2
 800266a:	d130      	bne.n	80026ce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	005b      	lsls	r3, r3, #1
 8002676:	2203      	movs	r2, #3
 8002678:	fa02 f303 	lsl.w	r3, r2, r3
 800267c:	43db      	mvns	r3, r3
 800267e:	693a      	ldr	r2, [r7, #16]
 8002680:	4013      	ands	r3, r2
 8002682:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	68da      	ldr	r2, [r3, #12]
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	005b      	lsls	r3, r3, #1
 800268c:	fa02 f303 	lsl.w	r3, r2, r3
 8002690:	693a      	ldr	r2, [r7, #16]
 8002692:	4313      	orrs	r3, r2
 8002694:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	693a      	ldr	r2, [r7, #16]
 800269a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80026a2:	2201      	movs	r2, #1
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	fa02 f303 	lsl.w	r3, r2, r3
 80026aa:	43db      	mvns	r3, r3
 80026ac:	693a      	ldr	r2, [r7, #16]
 80026ae:	4013      	ands	r3, r2
 80026b0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	091b      	lsrs	r3, r3, #4
 80026b8:	f003 0201 	and.w	r2, r3, #1
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	fa02 f303 	lsl.w	r3, r2, r3
 80026c2:	693a      	ldr	r2, [r7, #16]
 80026c4:	4313      	orrs	r3, r2
 80026c6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	693a      	ldr	r2, [r7, #16]
 80026cc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	f003 0303 	and.w	r3, r3, #3
 80026d6:	2b03      	cmp	r3, #3
 80026d8:	d118      	bne.n	800270c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026de:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80026e0:	2201      	movs	r2, #1
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	fa02 f303 	lsl.w	r3, r2, r3
 80026e8:	43db      	mvns	r3, r3
 80026ea:	693a      	ldr	r2, [r7, #16]
 80026ec:	4013      	ands	r3, r2
 80026ee:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	08db      	lsrs	r3, r3, #3
 80026f6:	f003 0201 	and.w	r2, r3, #1
 80026fa:	697b      	ldr	r3, [r7, #20]
 80026fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002700:	693a      	ldr	r2, [r7, #16]
 8002702:	4313      	orrs	r3, r2
 8002704:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	693a      	ldr	r2, [r7, #16]
 800270a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	f003 0303 	and.w	r3, r3, #3
 8002714:	2b03      	cmp	r3, #3
 8002716:	d017      	beq.n	8002748 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	68db      	ldr	r3, [r3, #12]
 800271c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	005b      	lsls	r3, r3, #1
 8002722:	2203      	movs	r2, #3
 8002724:	fa02 f303 	lsl.w	r3, r2, r3
 8002728:	43db      	mvns	r3, r3
 800272a:	693a      	ldr	r2, [r7, #16]
 800272c:	4013      	ands	r3, r2
 800272e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	689a      	ldr	r2, [r3, #8]
 8002734:	697b      	ldr	r3, [r7, #20]
 8002736:	005b      	lsls	r3, r3, #1
 8002738:	fa02 f303 	lsl.w	r3, r2, r3
 800273c:	693a      	ldr	r2, [r7, #16]
 800273e:	4313      	orrs	r3, r2
 8002740:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	693a      	ldr	r2, [r7, #16]
 8002746:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	f003 0303 	and.w	r3, r3, #3
 8002750:	2b02      	cmp	r3, #2
 8002752:	d123      	bne.n	800279c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	08da      	lsrs	r2, r3, #3
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	3208      	adds	r2, #8
 800275c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002760:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	f003 0307 	and.w	r3, r3, #7
 8002768:	009b      	lsls	r3, r3, #2
 800276a:	220f      	movs	r2, #15
 800276c:	fa02 f303 	lsl.w	r3, r2, r3
 8002770:	43db      	mvns	r3, r3
 8002772:	693a      	ldr	r2, [r7, #16]
 8002774:	4013      	ands	r3, r2
 8002776:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	691a      	ldr	r2, [r3, #16]
 800277c:	697b      	ldr	r3, [r7, #20]
 800277e:	f003 0307 	and.w	r3, r3, #7
 8002782:	009b      	lsls	r3, r3, #2
 8002784:	fa02 f303 	lsl.w	r3, r2, r3
 8002788:	693a      	ldr	r2, [r7, #16]
 800278a:	4313      	orrs	r3, r2
 800278c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800278e:	697b      	ldr	r3, [r7, #20]
 8002790:	08da      	lsrs	r2, r3, #3
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	3208      	adds	r2, #8
 8002796:	6939      	ldr	r1, [r7, #16]
 8002798:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80027a2:	697b      	ldr	r3, [r7, #20]
 80027a4:	005b      	lsls	r3, r3, #1
 80027a6:	2203      	movs	r2, #3
 80027a8:	fa02 f303 	lsl.w	r3, r2, r3
 80027ac:	43db      	mvns	r3, r3
 80027ae:	693a      	ldr	r2, [r7, #16]
 80027b0:	4013      	ands	r3, r2
 80027b2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	f003 0203 	and.w	r2, r3, #3
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	005b      	lsls	r3, r3, #1
 80027c0:	fa02 f303 	lsl.w	r3, r2, r3
 80027c4:	693a      	ldr	r2, [r7, #16]
 80027c6:	4313      	orrs	r3, r2
 80027c8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	693a      	ldr	r2, [r7, #16]
 80027ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80027d8:	2b00      	cmp	r3, #0
 80027da:	f000 80ac 	beq.w	8002936 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027de:	4b5f      	ldr	r3, [pc, #380]	; (800295c <HAL_GPIO_Init+0x330>)
 80027e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027e2:	4a5e      	ldr	r2, [pc, #376]	; (800295c <HAL_GPIO_Init+0x330>)
 80027e4:	f043 0301 	orr.w	r3, r3, #1
 80027e8:	6613      	str	r3, [r2, #96]	; 0x60
 80027ea:	4b5c      	ldr	r3, [pc, #368]	; (800295c <HAL_GPIO_Init+0x330>)
 80027ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027ee:	f003 0301 	and.w	r3, r3, #1
 80027f2:	60bb      	str	r3, [r7, #8]
 80027f4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80027f6:	4a5a      	ldr	r2, [pc, #360]	; (8002960 <HAL_GPIO_Init+0x334>)
 80027f8:	697b      	ldr	r3, [r7, #20]
 80027fa:	089b      	lsrs	r3, r3, #2
 80027fc:	3302      	adds	r3, #2
 80027fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002802:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	f003 0303 	and.w	r3, r3, #3
 800280a:	009b      	lsls	r3, r3, #2
 800280c:	220f      	movs	r2, #15
 800280e:	fa02 f303 	lsl.w	r3, r2, r3
 8002812:	43db      	mvns	r3, r3
 8002814:	693a      	ldr	r2, [r7, #16]
 8002816:	4013      	ands	r3, r2
 8002818:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002820:	d025      	beq.n	800286e <HAL_GPIO_Init+0x242>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	4a4f      	ldr	r2, [pc, #316]	; (8002964 <HAL_GPIO_Init+0x338>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d01f      	beq.n	800286a <HAL_GPIO_Init+0x23e>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	4a4e      	ldr	r2, [pc, #312]	; (8002968 <HAL_GPIO_Init+0x33c>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d019      	beq.n	8002866 <HAL_GPIO_Init+0x23a>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	4a4d      	ldr	r2, [pc, #308]	; (800296c <HAL_GPIO_Init+0x340>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d013      	beq.n	8002862 <HAL_GPIO_Init+0x236>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	4a4c      	ldr	r2, [pc, #304]	; (8002970 <HAL_GPIO_Init+0x344>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d00d      	beq.n	800285e <HAL_GPIO_Init+0x232>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	4a4b      	ldr	r2, [pc, #300]	; (8002974 <HAL_GPIO_Init+0x348>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d007      	beq.n	800285a <HAL_GPIO_Init+0x22e>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	4a4a      	ldr	r2, [pc, #296]	; (8002978 <HAL_GPIO_Init+0x34c>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d101      	bne.n	8002856 <HAL_GPIO_Init+0x22a>
 8002852:	2306      	movs	r3, #6
 8002854:	e00c      	b.n	8002870 <HAL_GPIO_Init+0x244>
 8002856:	2307      	movs	r3, #7
 8002858:	e00a      	b.n	8002870 <HAL_GPIO_Init+0x244>
 800285a:	2305      	movs	r3, #5
 800285c:	e008      	b.n	8002870 <HAL_GPIO_Init+0x244>
 800285e:	2304      	movs	r3, #4
 8002860:	e006      	b.n	8002870 <HAL_GPIO_Init+0x244>
 8002862:	2303      	movs	r3, #3
 8002864:	e004      	b.n	8002870 <HAL_GPIO_Init+0x244>
 8002866:	2302      	movs	r3, #2
 8002868:	e002      	b.n	8002870 <HAL_GPIO_Init+0x244>
 800286a:	2301      	movs	r3, #1
 800286c:	e000      	b.n	8002870 <HAL_GPIO_Init+0x244>
 800286e:	2300      	movs	r3, #0
 8002870:	697a      	ldr	r2, [r7, #20]
 8002872:	f002 0203 	and.w	r2, r2, #3
 8002876:	0092      	lsls	r2, r2, #2
 8002878:	4093      	lsls	r3, r2
 800287a:	693a      	ldr	r2, [r7, #16]
 800287c:	4313      	orrs	r3, r2
 800287e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002880:	4937      	ldr	r1, [pc, #220]	; (8002960 <HAL_GPIO_Init+0x334>)
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	089b      	lsrs	r3, r3, #2
 8002886:	3302      	adds	r3, #2
 8002888:	693a      	ldr	r2, [r7, #16]
 800288a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800288e:	4b3b      	ldr	r3, [pc, #236]	; (800297c <HAL_GPIO_Init+0x350>)
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	43db      	mvns	r3, r3
 8002898:	693a      	ldr	r2, [r7, #16]
 800289a:	4013      	ands	r3, r2
 800289c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d003      	beq.n	80028b2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80028aa:	693a      	ldr	r2, [r7, #16]
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	4313      	orrs	r3, r2
 80028b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80028b2:	4a32      	ldr	r2, [pc, #200]	; (800297c <HAL_GPIO_Init+0x350>)
 80028b4:	693b      	ldr	r3, [r7, #16]
 80028b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80028b8:	4b30      	ldr	r3, [pc, #192]	; (800297c <HAL_GPIO_Init+0x350>)
 80028ba:	68db      	ldr	r3, [r3, #12]
 80028bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	43db      	mvns	r3, r3
 80028c2:	693a      	ldr	r2, [r7, #16]
 80028c4:	4013      	ands	r3, r2
 80028c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d003      	beq.n	80028dc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80028d4:	693a      	ldr	r2, [r7, #16]
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	4313      	orrs	r3, r2
 80028da:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80028dc:	4a27      	ldr	r2, [pc, #156]	; (800297c <HAL_GPIO_Init+0x350>)
 80028de:	693b      	ldr	r3, [r7, #16]
 80028e0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80028e2:	4b26      	ldr	r3, [pc, #152]	; (800297c <HAL_GPIO_Init+0x350>)
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	43db      	mvns	r3, r3
 80028ec:	693a      	ldr	r2, [r7, #16]
 80028ee:	4013      	ands	r3, r2
 80028f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d003      	beq.n	8002906 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80028fe:	693a      	ldr	r2, [r7, #16]
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	4313      	orrs	r3, r2
 8002904:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002906:	4a1d      	ldr	r2, [pc, #116]	; (800297c <HAL_GPIO_Init+0x350>)
 8002908:	693b      	ldr	r3, [r7, #16]
 800290a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800290c:	4b1b      	ldr	r3, [pc, #108]	; (800297c <HAL_GPIO_Init+0x350>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	43db      	mvns	r3, r3
 8002916:	693a      	ldr	r2, [r7, #16]
 8002918:	4013      	ands	r3, r2
 800291a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002924:	2b00      	cmp	r3, #0
 8002926:	d003      	beq.n	8002930 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002928:	693a      	ldr	r2, [r7, #16]
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	4313      	orrs	r3, r2
 800292e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002930:	4a12      	ldr	r2, [pc, #72]	; (800297c <HAL_GPIO_Init+0x350>)
 8002932:	693b      	ldr	r3, [r7, #16]
 8002934:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	3301      	adds	r3, #1
 800293a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	681a      	ldr	r2, [r3, #0]
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	fa22 f303 	lsr.w	r3, r2, r3
 8002946:	2b00      	cmp	r3, #0
 8002948:	f47f ae78 	bne.w	800263c <HAL_GPIO_Init+0x10>
  }
}
 800294c:	bf00      	nop
 800294e:	bf00      	nop
 8002950:	371c      	adds	r7, #28
 8002952:	46bd      	mov	sp, r7
 8002954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002958:	4770      	bx	lr
 800295a:	bf00      	nop
 800295c:	40021000 	.word	0x40021000
 8002960:	40010000 	.word	0x40010000
 8002964:	48000400 	.word	0x48000400
 8002968:	48000800 	.word	0x48000800
 800296c:	48000c00 	.word	0x48000c00
 8002970:	48001000 	.word	0x48001000
 8002974:	48001400 	.word	0x48001400
 8002978:	48001800 	.word	0x48001800
 800297c:	40010400 	.word	0x40010400

08002980 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002980:	b480      	push	{r7}
 8002982:	b083      	sub	sp, #12
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
 8002988:	460b      	mov	r3, r1
 800298a:	807b      	strh	r3, [r7, #2]
 800298c:	4613      	mov	r3, r2
 800298e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002990:	787b      	ldrb	r3, [r7, #1]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d003      	beq.n	800299e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002996:	887a      	ldrh	r2, [r7, #2]
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800299c:	e002      	b.n	80029a4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800299e:	887a      	ldrh	r2, [r7, #2]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80029a4:	bf00      	nop
 80029a6:	370c      	adds	r7, #12
 80029a8:	46bd      	mov	sp, r7
 80029aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ae:	4770      	bx	lr

080029b0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b082      	sub	sp, #8
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	4603      	mov	r3, r0
 80029b8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80029ba:	4b08      	ldr	r3, [pc, #32]	; (80029dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80029bc:	695a      	ldr	r2, [r3, #20]
 80029be:	88fb      	ldrh	r3, [r7, #6]
 80029c0:	4013      	ands	r3, r2
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d006      	beq.n	80029d4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80029c6:	4a05      	ldr	r2, [pc, #20]	; (80029dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80029c8:	88fb      	ldrh	r3, [r7, #6]
 80029ca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80029cc:	88fb      	ldrh	r3, [r7, #6]
 80029ce:	4618      	mov	r0, r3
 80029d0:	f000 f806 	bl	80029e0 <HAL_GPIO_EXTI_Callback>
  }
}
 80029d4:	bf00      	nop
 80029d6:	3708      	adds	r7, #8
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}
 80029dc:	40010400 	.word	0x40010400

080029e0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b083      	sub	sp, #12
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	4603      	mov	r3, r0
 80029e8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80029ea:	bf00      	nop
 80029ec:	370c      	adds	r7, #12
 80029ee:	46bd      	mov	sp, r7
 80029f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f4:	4770      	bx	lr
	...

080029f8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80029f8:	b480      	push	{r7}
 80029fa:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80029fc:	4b04      	ldr	r3, [pc, #16]	; (8002a10 <HAL_PWREx_GetVoltageRange+0x18>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	46bd      	mov	sp, r7
 8002a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0c:	4770      	bx	lr
 8002a0e:	bf00      	nop
 8002a10:	40007000 	.word	0x40007000

08002a14 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002a14:	b480      	push	{r7}
 8002a16:	b085      	sub	sp, #20
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a22:	d130      	bne.n	8002a86 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a24:	4b23      	ldr	r3, [pc, #140]	; (8002ab4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002a2c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a30:	d038      	beq.n	8002aa4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a32:	4b20      	ldr	r3, [pc, #128]	; (8002ab4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002a3a:	4a1e      	ldr	r2, [pc, #120]	; (8002ab4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a3c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a40:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002a42:	4b1d      	ldr	r3, [pc, #116]	; (8002ab8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	2232      	movs	r2, #50	; 0x32
 8002a48:	fb02 f303 	mul.w	r3, r2, r3
 8002a4c:	4a1b      	ldr	r2, [pc, #108]	; (8002abc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002a4e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a52:	0c9b      	lsrs	r3, r3, #18
 8002a54:	3301      	adds	r3, #1
 8002a56:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a58:	e002      	b.n	8002a60 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	3b01      	subs	r3, #1
 8002a5e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a60:	4b14      	ldr	r3, [pc, #80]	; (8002ab4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a62:	695b      	ldr	r3, [r3, #20]
 8002a64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a6c:	d102      	bne.n	8002a74 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d1f2      	bne.n	8002a5a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002a74:	4b0f      	ldr	r3, [pc, #60]	; (8002ab4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a76:	695b      	ldr	r3, [r3, #20]
 8002a78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a80:	d110      	bne.n	8002aa4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002a82:	2303      	movs	r3, #3
 8002a84:	e00f      	b.n	8002aa6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002a86:	4b0b      	ldr	r3, [pc, #44]	; (8002ab4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002a8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a92:	d007      	beq.n	8002aa4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002a94:	4b07      	ldr	r3, [pc, #28]	; (8002ab4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002a9c:	4a05      	ldr	r2, [pc, #20]	; (8002ab4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a9e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002aa2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002aa4:	2300      	movs	r3, #0
}
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	3714      	adds	r7, #20
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab0:	4770      	bx	lr
 8002ab2:	bf00      	nop
 8002ab4:	40007000 	.word	0x40007000
 8002ab8:	20000000 	.word	0x20000000
 8002abc:	431bde83 	.word	0x431bde83

08002ac0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b088      	sub	sp, #32
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d101      	bne.n	8002ad2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e3ca      	b.n	8003268 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ad2:	4b97      	ldr	r3, [pc, #604]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002ad4:	689b      	ldr	r3, [r3, #8]
 8002ad6:	f003 030c 	and.w	r3, r3, #12
 8002ada:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002adc:	4b94      	ldr	r3, [pc, #592]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002ade:	68db      	ldr	r3, [r3, #12]
 8002ae0:	f003 0303 	and.w	r3, r3, #3
 8002ae4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f003 0310 	and.w	r3, r3, #16
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	f000 80e4 	beq.w	8002cbc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002af4:	69bb      	ldr	r3, [r7, #24]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d007      	beq.n	8002b0a <HAL_RCC_OscConfig+0x4a>
 8002afa:	69bb      	ldr	r3, [r7, #24]
 8002afc:	2b0c      	cmp	r3, #12
 8002afe:	f040 808b 	bne.w	8002c18 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002b02:	697b      	ldr	r3, [r7, #20]
 8002b04:	2b01      	cmp	r3, #1
 8002b06:	f040 8087 	bne.w	8002c18 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002b0a:	4b89      	ldr	r3, [pc, #548]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 0302 	and.w	r3, r3, #2
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d005      	beq.n	8002b22 <HAL_RCC_OscConfig+0x62>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	699b      	ldr	r3, [r3, #24]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d101      	bne.n	8002b22 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e3a2      	b.n	8003268 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6a1a      	ldr	r2, [r3, #32]
 8002b26:	4b82      	ldr	r3, [pc, #520]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f003 0308 	and.w	r3, r3, #8
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d004      	beq.n	8002b3c <HAL_RCC_OscConfig+0x7c>
 8002b32:	4b7f      	ldr	r3, [pc, #508]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002b3a:	e005      	b.n	8002b48 <HAL_RCC_OscConfig+0x88>
 8002b3c:	4b7c      	ldr	r3, [pc, #496]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002b3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b42:	091b      	lsrs	r3, r3, #4
 8002b44:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d223      	bcs.n	8002b94 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6a1b      	ldr	r3, [r3, #32]
 8002b50:	4618      	mov	r0, r3
 8002b52:	f000 fd1d 	bl	8003590 <RCC_SetFlashLatencyFromMSIRange>
 8002b56:	4603      	mov	r3, r0
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d001      	beq.n	8002b60 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	e383      	b.n	8003268 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b60:	4b73      	ldr	r3, [pc, #460]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a72      	ldr	r2, [pc, #456]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002b66:	f043 0308 	orr.w	r3, r3, #8
 8002b6a:	6013      	str	r3, [r2, #0]
 8002b6c:	4b70      	ldr	r3, [pc, #448]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6a1b      	ldr	r3, [r3, #32]
 8002b78:	496d      	ldr	r1, [pc, #436]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b7e:	4b6c      	ldr	r3, [pc, #432]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	69db      	ldr	r3, [r3, #28]
 8002b8a:	021b      	lsls	r3, r3, #8
 8002b8c:	4968      	ldr	r1, [pc, #416]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	604b      	str	r3, [r1, #4]
 8002b92:	e025      	b.n	8002be0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b94:	4b66      	ldr	r3, [pc, #408]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a65      	ldr	r2, [pc, #404]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002b9a:	f043 0308 	orr.w	r3, r3, #8
 8002b9e:	6013      	str	r3, [r2, #0]
 8002ba0:	4b63      	ldr	r3, [pc, #396]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6a1b      	ldr	r3, [r3, #32]
 8002bac:	4960      	ldr	r1, [pc, #384]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002bb2:	4b5f      	ldr	r3, [pc, #380]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	69db      	ldr	r3, [r3, #28]
 8002bbe:	021b      	lsls	r3, r3, #8
 8002bc0:	495b      	ldr	r1, [pc, #364]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002bc2:	4313      	orrs	r3, r2
 8002bc4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002bc6:	69bb      	ldr	r3, [r7, #24]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d109      	bne.n	8002be0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6a1b      	ldr	r3, [r3, #32]
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f000 fcdd 	bl	8003590 <RCC_SetFlashLatencyFromMSIRange>
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d001      	beq.n	8002be0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e343      	b.n	8003268 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002be0:	f000 fc4a 	bl	8003478 <HAL_RCC_GetSysClockFreq>
 8002be4:	4602      	mov	r2, r0
 8002be6:	4b52      	ldr	r3, [pc, #328]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	091b      	lsrs	r3, r3, #4
 8002bec:	f003 030f 	and.w	r3, r3, #15
 8002bf0:	4950      	ldr	r1, [pc, #320]	; (8002d34 <HAL_RCC_OscConfig+0x274>)
 8002bf2:	5ccb      	ldrb	r3, [r1, r3]
 8002bf4:	f003 031f 	and.w	r3, r3, #31
 8002bf8:	fa22 f303 	lsr.w	r3, r2, r3
 8002bfc:	4a4e      	ldr	r2, [pc, #312]	; (8002d38 <HAL_RCC_OscConfig+0x278>)
 8002bfe:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002c00:	4b4e      	ldr	r3, [pc, #312]	; (8002d3c <HAL_RCC_OscConfig+0x27c>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4618      	mov	r0, r3
 8002c06:	f7fe f95d 	bl	8000ec4 <HAL_InitTick>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002c0e:	7bfb      	ldrb	r3, [r7, #15]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d052      	beq.n	8002cba <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002c14:	7bfb      	ldrb	r3, [r7, #15]
 8002c16:	e327      	b.n	8003268 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	699b      	ldr	r3, [r3, #24]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d032      	beq.n	8002c86 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002c20:	4b43      	ldr	r3, [pc, #268]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a42      	ldr	r2, [pc, #264]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002c26:	f043 0301 	orr.w	r3, r3, #1
 8002c2a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002c2c:	f7fe f99a 	bl	8000f64 <HAL_GetTick>
 8002c30:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002c32:	e008      	b.n	8002c46 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002c34:	f7fe f996 	bl	8000f64 <HAL_GetTick>
 8002c38:	4602      	mov	r2, r0
 8002c3a:	693b      	ldr	r3, [r7, #16]
 8002c3c:	1ad3      	subs	r3, r2, r3
 8002c3e:	2b02      	cmp	r3, #2
 8002c40:	d901      	bls.n	8002c46 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002c42:	2303      	movs	r3, #3
 8002c44:	e310      	b.n	8003268 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002c46:	4b3a      	ldr	r3, [pc, #232]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f003 0302 	and.w	r3, r3, #2
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d0f0      	beq.n	8002c34 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c52:	4b37      	ldr	r3, [pc, #220]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4a36      	ldr	r2, [pc, #216]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002c58:	f043 0308 	orr.w	r3, r3, #8
 8002c5c:	6013      	str	r3, [r2, #0]
 8002c5e:	4b34      	ldr	r3, [pc, #208]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6a1b      	ldr	r3, [r3, #32]
 8002c6a:	4931      	ldr	r1, [pc, #196]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c70:	4b2f      	ldr	r3, [pc, #188]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	69db      	ldr	r3, [r3, #28]
 8002c7c:	021b      	lsls	r3, r3, #8
 8002c7e:	492c      	ldr	r1, [pc, #176]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002c80:	4313      	orrs	r3, r2
 8002c82:	604b      	str	r3, [r1, #4]
 8002c84:	e01a      	b.n	8002cbc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002c86:	4b2a      	ldr	r3, [pc, #168]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4a29      	ldr	r2, [pc, #164]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002c8c:	f023 0301 	bic.w	r3, r3, #1
 8002c90:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002c92:	f7fe f967 	bl	8000f64 <HAL_GetTick>
 8002c96:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002c98:	e008      	b.n	8002cac <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002c9a:	f7fe f963 	bl	8000f64 <HAL_GetTick>
 8002c9e:	4602      	mov	r2, r0
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	1ad3      	subs	r3, r2, r3
 8002ca4:	2b02      	cmp	r3, #2
 8002ca6:	d901      	bls.n	8002cac <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002ca8:	2303      	movs	r3, #3
 8002caa:	e2dd      	b.n	8003268 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002cac:	4b20      	ldr	r3, [pc, #128]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f003 0302 	and.w	r3, r3, #2
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d1f0      	bne.n	8002c9a <HAL_RCC_OscConfig+0x1da>
 8002cb8:	e000      	b.n	8002cbc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002cba:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 0301 	and.w	r3, r3, #1
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d074      	beq.n	8002db2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002cc8:	69bb      	ldr	r3, [r7, #24]
 8002cca:	2b08      	cmp	r3, #8
 8002ccc:	d005      	beq.n	8002cda <HAL_RCC_OscConfig+0x21a>
 8002cce:	69bb      	ldr	r3, [r7, #24]
 8002cd0:	2b0c      	cmp	r3, #12
 8002cd2:	d10e      	bne.n	8002cf2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	2b03      	cmp	r3, #3
 8002cd8:	d10b      	bne.n	8002cf2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cda:	4b15      	ldr	r3, [pc, #84]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d064      	beq.n	8002db0 <HAL_RCC_OscConfig+0x2f0>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d160      	bne.n	8002db0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e2ba      	b.n	8003268 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002cfa:	d106      	bne.n	8002d0a <HAL_RCC_OscConfig+0x24a>
 8002cfc:	4b0c      	ldr	r3, [pc, #48]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a0b      	ldr	r2, [pc, #44]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002d02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d06:	6013      	str	r3, [r2, #0]
 8002d08:	e026      	b.n	8002d58 <HAL_RCC_OscConfig+0x298>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d12:	d115      	bne.n	8002d40 <HAL_RCC_OscConfig+0x280>
 8002d14:	4b06      	ldr	r3, [pc, #24]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a05      	ldr	r2, [pc, #20]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002d1a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d1e:	6013      	str	r3, [r2, #0]
 8002d20:	4b03      	ldr	r3, [pc, #12]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a02      	ldr	r2, [pc, #8]	; (8002d30 <HAL_RCC_OscConfig+0x270>)
 8002d26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d2a:	6013      	str	r3, [r2, #0]
 8002d2c:	e014      	b.n	8002d58 <HAL_RCC_OscConfig+0x298>
 8002d2e:	bf00      	nop
 8002d30:	40021000 	.word	0x40021000
 8002d34:	080049ac 	.word	0x080049ac
 8002d38:	20000000 	.word	0x20000000
 8002d3c:	20000004 	.word	0x20000004
 8002d40:	4ba0      	ldr	r3, [pc, #640]	; (8002fc4 <HAL_RCC_OscConfig+0x504>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a9f      	ldr	r2, [pc, #636]	; (8002fc4 <HAL_RCC_OscConfig+0x504>)
 8002d46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d4a:	6013      	str	r3, [r2, #0]
 8002d4c:	4b9d      	ldr	r3, [pc, #628]	; (8002fc4 <HAL_RCC_OscConfig+0x504>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a9c      	ldr	r2, [pc, #624]	; (8002fc4 <HAL_RCC_OscConfig+0x504>)
 8002d52:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d013      	beq.n	8002d88 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d60:	f7fe f900 	bl	8000f64 <HAL_GetTick>
 8002d64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d66:	e008      	b.n	8002d7a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d68:	f7fe f8fc 	bl	8000f64 <HAL_GetTick>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	1ad3      	subs	r3, r2, r3
 8002d72:	2b64      	cmp	r3, #100	; 0x64
 8002d74:	d901      	bls.n	8002d7a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002d76:	2303      	movs	r3, #3
 8002d78:	e276      	b.n	8003268 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d7a:	4b92      	ldr	r3, [pc, #584]	; (8002fc4 <HAL_RCC_OscConfig+0x504>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d0f0      	beq.n	8002d68 <HAL_RCC_OscConfig+0x2a8>
 8002d86:	e014      	b.n	8002db2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d88:	f7fe f8ec 	bl	8000f64 <HAL_GetTick>
 8002d8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d8e:	e008      	b.n	8002da2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d90:	f7fe f8e8 	bl	8000f64 <HAL_GetTick>
 8002d94:	4602      	mov	r2, r0
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	1ad3      	subs	r3, r2, r3
 8002d9a:	2b64      	cmp	r3, #100	; 0x64
 8002d9c:	d901      	bls.n	8002da2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002d9e:	2303      	movs	r3, #3
 8002da0:	e262      	b.n	8003268 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002da2:	4b88      	ldr	r3, [pc, #544]	; (8002fc4 <HAL_RCC_OscConfig+0x504>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d1f0      	bne.n	8002d90 <HAL_RCC_OscConfig+0x2d0>
 8002dae:	e000      	b.n	8002db2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002db0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f003 0302 	and.w	r3, r3, #2
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d060      	beq.n	8002e80 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002dbe:	69bb      	ldr	r3, [r7, #24]
 8002dc0:	2b04      	cmp	r3, #4
 8002dc2:	d005      	beq.n	8002dd0 <HAL_RCC_OscConfig+0x310>
 8002dc4:	69bb      	ldr	r3, [r7, #24]
 8002dc6:	2b0c      	cmp	r3, #12
 8002dc8:	d119      	bne.n	8002dfe <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	2b02      	cmp	r3, #2
 8002dce:	d116      	bne.n	8002dfe <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002dd0:	4b7c      	ldr	r3, [pc, #496]	; (8002fc4 <HAL_RCC_OscConfig+0x504>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d005      	beq.n	8002de8 <HAL_RCC_OscConfig+0x328>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	68db      	ldr	r3, [r3, #12]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d101      	bne.n	8002de8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	e23f      	b.n	8003268 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002de8:	4b76      	ldr	r3, [pc, #472]	; (8002fc4 <HAL_RCC_OscConfig+0x504>)
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	691b      	ldr	r3, [r3, #16]
 8002df4:	061b      	lsls	r3, r3, #24
 8002df6:	4973      	ldr	r1, [pc, #460]	; (8002fc4 <HAL_RCC_OscConfig+0x504>)
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002dfc:	e040      	b.n	8002e80 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	68db      	ldr	r3, [r3, #12]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d023      	beq.n	8002e4e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e06:	4b6f      	ldr	r3, [pc, #444]	; (8002fc4 <HAL_RCC_OscConfig+0x504>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	4a6e      	ldr	r2, [pc, #440]	; (8002fc4 <HAL_RCC_OscConfig+0x504>)
 8002e0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e10:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e12:	f7fe f8a7 	bl	8000f64 <HAL_GetTick>
 8002e16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e18:	e008      	b.n	8002e2c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e1a:	f7fe f8a3 	bl	8000f64 <HAL_GetTick>
 8002e1e:	4602      	mov	r2, r0
 8002e20:	693b      	ldr	r3, [r7, #16]
 8002e22:	1ad3      	subs	r3, r2, r3
 8002e24:	2b02      	cmp	r3, #2
 8002e26:	d901      	bls.n	8002e2c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002e28:	2303      	movs	r3, #3
 8002e2a:	e21d      	b.n	8003268 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e2c:	4b65      	ldr	r3, [pc, #404]	; (8002fc4 <HAL_RCC_OscConfig+0x504>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d0f0      	beq.n	8002e1a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e38:	4b62      	ldr	r3, [pc, #392]	; (8002fc4 <HAL_RCC_OscConfig+0x504>)
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	691b      	ldr	r3, [r3, #16]
 8002e44:	061b      	lsls	r3, r3, #24
 8002e46:	495f      	ldr	r1, [pc, #380]	; (8002fc4 <HAL_RCC_OscConfig+0x504>)
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	604b      	str	r3, [r1, #4]
 8002e4c:	e018      	b.n	8002e80 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e4e:	4b5d      	ldr	r3, [pc, #372]	; (8002fc4 <HAL_RCC_OscConfig+0x504>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4a5c      	ldr	r2, [pc, #368]	; (8002fc4 <HAL_RCC_OscConfig+0x504>)
 8002e54:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002e58:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e5a:	f7fe f883 	bl	8000f64 <HAL_GetTick>
 8002e5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e60:	e008      	b.n	8002e74 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e62:	f7fe f87f 	bl	8000f64 <HAL_GetTick>
 8002e66:	4602      	mov	r2, r0
 8002e68:	693b      	ldr	r3, [r7, #16]
 8002e6a:	1ad3      	subs	r3, r2, r3
 8002e6c:	2b02      	cmp	r3, #2
 8002e6e:	d901      	bls.n	8002e74 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002e70:	2303      	movs	r3, #3
 8002e72:	e1f9      	b.n	8003268 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e74:	4b53      	ldr	r3, [pc, #332]	; (8002fc4 <HAL_RCC_OscConfig+0x504>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d1f0      	bne.n	8002e62 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f003 0308 	and.w	r3, r3, #8
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d03c      	beq.n	8002f06 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	695b      	ldr	r3, [r3, #20]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d01c      	beq.n	8002ece <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e94:	4b4b      	ldr	r3, [pc, #300]	; (8002fc4 <HAL_RCC_OscConfig+0x504>)
 8002e96:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e9a:	4a4a      	ldr	r2, [pc, #296]	; (8002fc4 <HAL_RCC_OscConfig+0x504>)
 8002e9c:	f043 0301 	orr.w	r3, r3, #1
 8002ea0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ea4:	f7fe f85e 	bl	8000f64 <HAL_GetTick>
 8002ea8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002eaa:	e008      	b.n	8002ebe <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002eac:	f7fe f85a 	bl	8000f64 <HAL_GetTick>
 8002eb0:	4602      	mov	r2, r0
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	1ad3      	subs	r3, r2, r3
 8002eb6:	2b02      	cmp	r3, #2
 8002eb8:	d901      	bls.n	8002ebe <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002eba:	2303      	movs	r3, #3
 8002ebc:	e1d4      	b.n	8003268 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ebe:	4b41      	ldr	r3, [pc, #260]	; (8002fc4 <HAL_RCC_OscConfig+0x504>)
 8002ec0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ec4:	f003 0302 	and.w	r3, r3, #2
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d0ef      	beq.n	8002eac <HAL_RCC_OscConfig+0x3ec>
 8002ecc:	e01b      	b.n	8002f06 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ece:	4b3d      	ldr	r3, [pc, #244]	; (8002fc4 <HAL_RCC_OscConfig+0x504>)
 8002ed0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ed4:	4a3b      	ldr	r2, [pc, #236]	; (8002fc4 <HAL_RCC_OscConfig+0x504>)
 8002ed6:	f023 0301 	bic.w	r3, r3, #1
 8002eda:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ede:	f7fe f841 	bl	8000f64 <HAL_GetTick>
 8002ee2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ee4:	e008      	b.n	8002ef8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ee6:	f7fe f83d 	bl	8000f64 <HAL_GetTick>
 8002eea:	4602      	mov	r2, r0
 8002eec:	693b      	ldr	r3, [r7, #16]
 8002eee:	1ad3      	subs	r3, r2, r3
 8002ef0:	2b02      	cmp	r3, #2
 8002ef2:	d901      	bls.n	8002ef8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002ef4:	2303      	movs	r3, #3
 8002ef6:	e1b7      	b.n	8003268 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ef8:	4b32      	ldr	r3, [pc, #200]	; (8002fc4 <HAL_RCC_OscConfig+0x504>)
 8002efa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002efe:	f003 0302 	and.w	r3, r3, #2
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d1ef      	bne.n	8002ee6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f003 0304 	and.w	r3, r3, #4
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	f000 80a6 	beq.w	8003060 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f14:	2300      	movs	r3, #0
 8002f16:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002f18:	4b2a      	ldr	r3, [pc, #168]	; (8002fc4 <HAL_RCC_OscConfig+0x504>)
 8002f1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d10d      	bne.n	8002f40 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f24:	4b27      	ldr	r3, [pc, #156]	; (8002fc4 <HAL_RCC_OscConfig+0x504>)
 8002f26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f28:	4a26      	ldr	r2, [pc, #152]	; (8002fc4 <HAL_RCC_OscConfig+0x504>)
 8002f2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f2e:	6593      	str	r3, [r2, #88]	; 0x58
 8002f30:	4b24      	ldr	r3, [pc, #144]	; (8002fc4 <HAL_RCC_OscConfig+0x504>)
 8002f32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f38:	60bb      	str	r3, [r7, #8]
 8002f3a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f40:	4b21      	ldr	r3, [pc, #132]	; (8002fc8 <HAL_RCC_OscConfig+0x508>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d118      	bne.n	8002f7e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f4c:	4b1e      	ldr	r3, [pc, #120]	; (8002fc8 <HAL_RCC_OscConfig+0x508>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a1d      	ldr	r2, [pc, #116]	; (8002fc8 <HAL_RCC_OscConfig+0x508>)
 8002f52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f56:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f58:	f7fe f804 	bl	8000f64 <HAL_GetTick>
 8002f5c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f5e:	e008      	b.n	8002f72 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f60:	f7fe f800 	bl	8000f64 <HAL_GetTick>
 8002f64:	4602      	mov	r2, r0
 8002f66:	693b      	ldr	r3, [r7, #16]
 8002f68:	1ad3      	subs	r3, r2, r3
 8002f6a:	2b02      	cmp	r3, #2
 8002f6c:	d901      	bls.n	8002f72 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002f6e:	2303      	movs	r3, #3
 8002f70:	e17a      	b.n	8003268 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f72:	4b15      	ldr	r3, [pc, #84]	; (8002fc8 <HAL_RCC_OscConfig+0x508>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d0f0      	beq.n	8002f60 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	689b      	ldr	r3, [r3, #8]
 8002f82:	2b01      	cmp	r3, #1
 8002f84:	d108      	bne.n	8002f98 <HAL_RCC_OscConfig+0x4d8>
 8002f86:	4b0f      	ldr	r3, [pc, #60]	; (8002fc4 <HAL_RCC_OscConfig+0x504>)
 8002f88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f8c:	4a0d      	ldr	r2, [pc, #52]	; (8002fc4 <HAL_RCC_OscConfig+0x504>)
 8002f8e:	f043 0301 	orr.w	r3, r3, #1
 8002f92:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002f96:	e029      	b.n	8002fec <HAL_RCC_OscConfig+0x52c>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	2b05      	cmp	r3, #5
 8002f9e:	d115      	bne.n	8002fcc <HAL_RCC_OscConfig+0x50c>
 8002fa0:	4b08      	ldr	r3, [pc, #32]	; (8002fc4 <HAL_RCC_OscConfig+0x504>)
 8002fa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fa6:	4a07      	ldr	r2, [pc, #28]	; (8002fc4 <HAL_RCC_OscConfig+0x504>)
 8002fa8:	f043 0304 	orr.w	r3, r3, #4
 8002fac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002fb0:	4b04      	ldr	r3, [pc, #16]	; (8002fc4 <HAL_RCC_OscConfig+0x504>)
 8002fb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fb6:	4a03      	ldr	r2, [pc, #12]	; (8002fc4 <HAL_RCC_OscConfig+0x504>)
 8002fb8:	f043 0301 	orr.w	r3, r3, #1
 8002fbc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002fc0:	e014      	b.n	8002fec <HAL_RCC_OscConfig+0x52c>
 8002fc2:	bf00      	nop
 8002fc4:	40021000 	.word	0x40021000
 8002fc8:	40007000 	.word	0x40007000
 8002fcc:	4b9c      	ldr	r3, [pc, #624]	; (8003240 <HAL_RCC_OscConfig+0x780>)
 8002fce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fd2:	4a9b      	ldr	r2, [pc, #620]	; (8003240 <HAL_RCC_OscConfig+0x780>)
 8002fd4:	f023 0301 	bic.w	r3, r3, #1
 8002fd8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002fdc:	4b98      	ldr	r3, [pc, #608]	; (8003240 <HAL_RCC_OscConfig+0x780>)
 8002fde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fe2:	4a97      	ldr	r2, [pc, #604]	; (8003240 <HAL_RCC_OscConfig+0x780>)
 8002fe4:	f023 0304 	bic.w	r3, r3, #4
 8002fe8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d016      	beq.n	8003022 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ff4:	f7fd ffb6 	bl	8000f64 <HAL_GetTick>
 8002ff8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ffa:	e00a      	b.n	8003012 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ffc:	f7fd ffb2 	bl	8000f64 <HAL_GetTick>
 8003000:	4602      	mov	r2, r0
 8003002:	693b      	ldr	r3, [r7, #16]
 8003004:	1ad3      	subs	r3, r2, r3
 8003006:	f241 3288 	movw	r2, #5000	; 0x1388
 800300a:	4293      	cmp	r3, r2
 800300c:	d901      	bls.n	8003012 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800300e:	2303      	movs	r3, #3
 8003010:	e12a      	b.n	8003268 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003012:	4b8b      	ldr	r3, [pc, #556]	; (8003240 <HAL_RCC_OscConfig+0x780>)
 8003014:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003018:	f003 0302 	and.w	r3, r3, #2
 800301c:	2b00      	cmp	r3, #0
 800301e:	d0ed      	beq.n	8002ffc <HAL_RCC_OscConfig+0x53c>
 8003020:	e015      	b.n	800304e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003022:	f7fd ff9f 	bl	8000f64 <HAL_GetTick>
 8003026:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003028:	e00a      	b.n	8003040 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800302a:	f7fd ff9b 	bl	8000f64 <HAL_GetTick>
 800302e:	4602      	mov	r2, r0
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	1ad3      	subs	r3, r2, r3
 8003034:	f241 3288 	movw	r2, #5000	; 0x1388
 8003038:	4293      	cmp	r3, r2
 800303a:	d901      	bls.n	8003040 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800303c:	2303      	movs	r3, #3
 800303e:	e113      	b.n	8003268 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003040:	4b7f      	ldr	r3, [pc, #508]	; (8003240 <HAL_RCC_OscConfig+0x780>)
 8003042:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003046:	f003 0302 	and.w	r3, r3, #2
 800304a:	2b00      	cmp	r3, #0
 800304c:	d1ed      	bne.n	800302a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800304e:	7ffb      	ldrb	r3, [r7, #31]
 8003050:	2b01      	cmp	r3, #1
 8003052:	d105      	bne.n	8003060 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003054:	4b7a      	ldr	r3, [pc, #488]	; (8003240 <HAL_RCC_OscConfig+0x780>)
 8003056:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003058:	4a79      	ldr	r2, [pc, #484]	; (8003240 <HAL_RCC_OscConfig+0x780>)
 800305a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800305e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003064:	2b00      	cmp	r3, #0
 8003066:	f000 80fe 	beq.w	8003266 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800306e:	2b02      	cmp	r3, #2
 8003070:	f040 80d0 	bne.w	8003214 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003074:	4b72      	ldr	r3, [pc, #456]	; (8003240 <HAL_RCC_OscConfig+0x780>)
 8003076:	68db      	ldr	r3, [r3, #12]
 8003078:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800307a:	697b      	ldr	r3, [r7, #20]
 800307c:	f003 0203 	and.w	r2, r3, #3
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003084:	429a      	cmp	r2, r3
 8003086:	d130      	bne.n	80030ea <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003092:	3b01      	subs	r3, #1
 8003094:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003096:	429a      	cmp	r2, r3
 8003098:	d127      	bne.n	80030ea <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800309a:	697b      	ldr	r3, [r7, #20]
 800309c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030a4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80030a6:	429a      	cmp	r2, r3
 80030a8:	d11f      	bne.n	80030ea <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80030aa:	697b      	ldr	r3, [r7, #20]
 80030ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030b0:	687a      	ldr	r2, [r7, #4]
 80030b2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80030b4:	2a07      	cmp	r2, #7
 80030b6:	bf14      	ite	ne
 80030b8:	2201      	movne	r2, #1
 80030ba:	2200      	moveq	r2, #0
 80030bc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80030be:	4293      	cmp	r3, r2
 80030c0:	d113      	bne.n	80030ea <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80030c2:	697b      	ldr	r3, [r7, #20]
 80030c4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030cc:	085b      	lsrs	r3, r3, #1
 80030ce:	3b01      	subs	r3, #1
 80030d0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80030d2:	429a      	cmp	r2, r3
 80030d4:	d109      	bne.n	80030ea <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e0:	085b      	lsrs	r3, r3, #1
 80030e2:	3b01      	subs	r3, #1
 80030e4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80030e6:	429a      	cmp	r2, r3
 80030e8:	d06e      	beq.n	80031c8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80030ea:	69bb      	ldr	r3, [r7, #24]
 80030ec:	2b0c      	cmp	r3, #12
 80030ee:	d069      	beq.n	80031c4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80030f0:	4b53      	ldr	r3, [pc, #332]	; (8003240 <HAL_RCC_OscConfig+0x780>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d105      	bne.n	8003108 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80030fc:	4b50      	ldr	r3, [pc, #320]	; (8003240 <HAL_RCC_OscConfig+0x780>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003104:	2b00      	cmp	r3, #0
 8003106:	d001      	beq.n	800310c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003108:	2301      	movs	r3, #1
 800310a:	e0ad      	b.n	8003268 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800310c:	4b4c      	ldr	r3, [pc, #304]	; (8003240 <HAL_RCC_OscConfig+0x780>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4a4b      	ldr	r2, [pc, #300]	; (8003240 <HAL_RCC_OscConfig+0x780>)
 8003112:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003116:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003118:	f7fd ff24 	bl	8000f64 <HAL_GetTick>
 800311c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800311e:	e008      	b.n	8003132 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003120:	f7fd ff20 	bl	8000f64 <HAL_GetTick>
 8003124:	4602      	mov	r2, r0
 8003126:	693b      	ldr	r3, [r7, #16]
 8003128:	1ad3      	subs	r3, r2, r3
 800312a:	2b02      	cmp	r3, #2
 800312c:	d901      	bls.n	8003132 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800312e:	2303      	movs	r3, #3
 8003130:	e09a      	b.n	8003268 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003132:	4b43      	ldr	r3, [pc, #268]	; (8003240 <HAL_RCC_OscConfig+0x780>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800313a:	2b00      	cmp	r3, #0
 800313c:	d1f0      	bne.n	8003120 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800313e:	4b40      	ldr	r3, [pc, #256]	; (8003240 <HAL_RCC_OscConfig+0x780>)
 8003140:	68da      	ldr	r2, [r3, #12]
 8003142:	4b40      	ldr	r3, [pc, #256]	; (8003244 <HAL_RCC_OscConfig+0x784>)
 8003144:	4013      	ands	r3, r2
 8003146:	687a      	ldr	r2, [r7, #4]
 8003148:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800314a:	687a      	ldr	r2, [r7, #4]
 800314c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800314e:	3a01      	subs	r2, #1
 8003150:	0112      	lsls	r2, r2, #4
 8003152:	4311      	orrs	r1, r2
 8003154:	687a      	ldr	r2, [r7, #4]
 8003156:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003158:	0212      	lsls	r2, r2, #8
 800315a:	4311      	orrs	r1, r2
 800315c:	687a      	ldr	r2, [r7, #4]
 800315e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003160:	0852      	lsrs	r2, r2, #1
 8003162:	3a01      	subs	r2, #1
 8003164:	0552      	lsls	r2, r2, #21
 8003166:	4311      	orrs	r1, r2
 8003168:	687a      	ldr	r2, [r7, #4]
 800316a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800316c:	0852      	lsrs	r2, r2, #1
 800316e:	3a01      	subs	r2, #1
 8003170:	0652      	lsls	r2, r2, #25
 8003172:	4311      	orrs	r1, r2
 8003174:	687a      	ldr	r2, [r7, #4]
 8003176:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003178:	0912      	lsrs	r2, r2, #4
 800317a:	0452      	lsls	r2, r2, #17
 800317c:	430a      	orrs	r2, r1
 800317e:	4930      	ldr	r1, [pc, #192]	; (8003240 <HAL_RCC_OscConfig+0x780>)
 8003180:	4313      	orrs	r3, r2
 8003182:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003184:	4b2e      	ldr	r3, [pc, #184]	; (8003240 <HAL_RCC_OscConfig+0x780>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a2d      	ldr	r2, [pc, #180]	; (8003240 <HAL_RCC_OscConfig+0x780>)
 800318a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800318e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003190:	4b2b      	ldr	r3, [pc, #172]	; (8003240 <HAL_RCC_OscConfig+0x780>)
 8003192:	68db      	ldr	r3, [r3, #12]
 8003194:	4a2a      	ldr	r2, [pc, #168]	; (8003240 <HAL_RCC_OscConfig+0x780>)
 8003196:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800319a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800319c:	f7fd fee2 	bl	8000f64 <HAL_GetTick>
 80031a0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031a2:	e008      	b.n	80031b6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031a4:	f7fd fede 	bl	8000f64 <HAL_GetTick>
 80031a8:	4602      	mov	r2, r0
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	1ad3      	subs	r3, r2, r3
 80031ae:	2b02      	cmp	r3, #2
 80031b0:	d901      	bls.n	80031b6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80031b2:	2303      	movs	r3, #3
 80031b4:	e058      	b.n	8003268 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031b6:	4b22      	ldr	r3, [pc, #136]	; (8003240 <HAL_RCC_OscConfig+0x780>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d0f0      	beq.n	80031a4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80031c2:	e050      	b.n	8003266 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	e04f      	b.n	8003268 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031c8:	4b1d      	ldr	r3, [pc, #116]	; (8003240 <HAL_RCC_OscConfig+0x780>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d148      	bne.n	8003266 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80031d4:	4b1a      	ldr	r3, [pc, #104]	; (8003240 <HAL_RCC_OscConfig+0x780>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a19      	ldr	r2, [pc, #100]	; (8003240 <HAL_RCC_OscConfig+0x780>)
 80031da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80031de:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80031e0:	4b17      	ldr	r3, [pc, #92]	; (8003240 <HAL_RCC_OscConfig+0x780>)
 80031e2:	68db      	ldr	r3, [r3, #12]
 80031e4:	4a16      	ldr	r2, [pc, #88]	; (8003240 <HAL_RCC_OscConfig+0x780>)
 80031e6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80031ea:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80031ec:	f7fd feba 	bl	8000f64 <HAL_GetTick>
 80031f0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031f2:	e008      	b.n	8003206 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031f4:	f7fd feb6 	bl	8000f64 <HAL_GetTick>
 80031f8:	4602      	mov	r2, r0
 80031fa:	693b      	ldr	r3, [r7, #16]
 80031fc:	1ad3      	subs	r3, r2, r3
 80031fe:	2b02      	cmp	r3, #2
 8003200:	d901      	bls.n	8003206 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003202:	2303      	movs	r3, #3
 8003204:	e030      	b.n	8003268 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003206:	4b0e      	ldr	r3, [pc, #56]	; (8003240 <HAL_RCC_OscConfig+0x780>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800320e:	2b00      	cmp	r3, #0
 8003210:	d0f0      	beq.n	80031f4 <HAL_RCC_OscConfig+0x734>
 8003212:	e028      	b.n	8003266 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003214:	69bb      	ldr	r3, [r7, #24]
 8003216:	2b0c      	cmp	r3, #12
 8003218:	d023      	beq.n	8003262 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800321a:	4b09      	ldr	r3, [pc, #36]	; (8003240 <HAL_RCC_OscConfig+0x780>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a08      	ldr	r2, [pc, #32]	; (8003240 <HAL_RCC_OscConfig+0x780>)
 8003220:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003224:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003226:	f7fd fe9d 	bl	8000f64 <HAL_GetTick>
 800322a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800322c:	e00c      	b.n	8003248 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800322e:	f7fd fe99 	bl	8000f64 <HAL_GetTick>
 8003232:	4602      	mov	r2, r0
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	1ad3      	subs	r3, r2, r3
 8003238:	2b02      	cmp	r3, #2
 800323a:	d905      	bls.n	8003248 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800323c:	2303      	movs	r3, #3
 800323e:	e013      	b.n	8003268 <HAL_RCC_OscConfig+0x7a8>
 8003240:	40021000 	.word	0x40021000
 8003244:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003248:	4b09      	ldr	r3, [pc, #36]	; (8003270 <HAL_RCC_OscConfig+0x7b0>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003250:	2b00      	cmp	r3, #0
 8003252:	d1ec      	bne.n	800322e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003254:	4b06      	ldr	r3, [pc, #24]	; (8003270 <HAL_RCC_OscConfig+0x7b0>)
 8003256:	68da      	ldr	r2, [r3, #12]
 8003258:	4905      	ldr	r1, [pc, #20]	; (8003270 <HAL_RCC_OscConfig+0x7b0>)
 800325a:	4b06      	ldr	r3, [pc, #24]	; (8003274 <HAL_RCC_OscConfig+0x7b4>)
 800325c:	4013      	ands	r3, r2
 800325e:	60cb      	str	r3, [r1, #12]
 8003260:	e001      	b.n	8003266 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e000      	b.n	8003268 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003266:	2300      	movs	r3, #0
}
 8003268:	4618      	mov	r0, r3
 800326a:	3720      	adds	r7, #32
 800326c:	46bd      	mov	sp, r7
 800326e:	bd80      	pop	{r7, pc}
 8003270:	40021000 	.word	0x40021000
 8003274:	feeefffc 	.word	0xfeeefffc

08003278 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b084      	sub	sp, #16
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
 8003280:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d101      	bne.n	800328c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003288:	2301      	movs	r3, #1
 800328a:	e0e7      	b.n	800345c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800328c:	4b75      	ldr	r3, [pc, #468]	; (8003464 <HAL_RCC_ClockConfig+0x1ec>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 0307 	and.w	r3, r3, #7
 8003294:	683a      	ldr	r2, [r7, #0]
 8003296:	429a      	cmp	r2, r3
 8003298:	d910      	bls.n	80032bc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800329a:	4b72      	ldr	r3, [pc, #456]	; (8003464 <HAL_RCC_ClockConfig+0x1ec>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f023 0207 	bic.w	r2, r3, #7
 80032a2:	4970      	ldr	r1, [pc, #448]	; (8003464 <HAL_RCC_ClockConfig+0x1ec>)
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	4313      	orrs	r3, r2
 80032a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032aa:	4b6e      	ldr	r3, [pc, #440]	; (8003464 <HAL_RCC_ClockConfig+0x1ec>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f003 0307 	and.w	r3, r3, #7
 80032b2:	683a      	ldr	r2, [r7, #0]
 80032b4:	429a      	cmp	r2, r3
 80032b6:	d001      	beq.n	80032bc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80032b8:	2301      	movs	r3, #1
 80032ba:	e0cf      	b.n	800345c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f003 0302 	and.w	r3, r3, #2
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d010      	beq.n	80032ea <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	689a      	ldr	r2, [r3, #8]
 80032cc:	4b66      	ldr	r3, [pc, #408]	; (8003468 <HAL_RCC_ClockConfig+0x1f0>)
 80032ce:	689b      	ldr	r3, [r3, #8]
 80032d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80032d4:	429a      	cmp	r2, r3
 80032d6:	d908      	bls.n	80032ea <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032d8:	4b63      	ldr	r3, [pc, #396]	; (8003468 <HAL_RCC_ClockConfig+0x1f0>)
 80032da:	689b      	ldr	r3, [r3, #8]
 80032dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	4960      	ldr	r1, [pc, #384]	; (8003468 <HAL_RCC_ClockConfig+0x1f0>)
 80032e6:	4313      	orrs	r3, r2
 80032e8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f003 0301 	and.w	r3, r3, #1
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d04c      	beq.n	8003390 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	2b03      	cmp	r3, #3
 80032fc:	d107      	bne.n	800330e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032fe:	4b5a      	ldr	r3, [pc, #360]	; (8003468 <HAL_RCC_ClockConfig+0x1f0>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003306:	2b00      	cmp	r3, #0
 8003308:	d121      	bne.n	800334e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e0a6      	b.n	800345c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	2b02      	cmp	r3, #2
 8003314:	d107      	bne.n	8003326 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003316:	4b54      	ldr	r3, [pc, #336]	; (8003468 <HAL_RCC_ClockConfig+0x1f0>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800331e:	2b00      	cmp	r3, #0
 8003320:	d115      	bne.n	800334e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	e09a      	b.n	800345c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d107      	bne.n	800333e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800332e:	4b4e      	ldr	r3, [pc, #312]	; (8003468 <HAL_RCC_ClockConfig+0x1f0>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f003 0302 	and.w	r3, r3, #2
 8003336:	2b00      	cmp	r3, #0
 8003338:	d109      	bne.n	800334e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	e08e      	b.n	800345c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800333e:	4b4a      	ldr	r3, [pc, #296]	; (8003468 <HAL_RCC_ClockConfig+0x1f0>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003346:	2b00      	cmp	r3, #0
 8003348:	d101      	bne.n	800334e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	e086      	b.n	800345c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800334e:	4b46      	ldr	r3, [pc, #280]	; (8003468 <HAL_RCC_ClockConfig+0x1f0>)
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	f023 0203 	bic.w	r2, r3, #3
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	4943      	ldr	r1, [pc, #268]	; (8003468 <HAL_RCC_ClockConfig+0x1f0>)
 800335c:	4313      	orrs	r3, r2
 800335e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003360:	f7fd fe00 	bl	8000f64 <HAL_GetTick>
 8003364:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003366:	e00a      	b.n	800337e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003368:	f7fd fdfc 	bl	8000f64 <HAL_GetTick>
 800336c:	4602      	mov	r2, r0
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	1ad3      	subs	r3, r2, r3
 8003372:	f241 3288 	movw	r2, #5000	; 0x1388
 8003376:	4293      	cmp	r3, r2
 8003378:	d901      	bls.n	800337e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800337a:	2303      	movs	r3, #3
 800337c:	e06e      	b.n	800345c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800337e:	4b3a      	ldr	r3, [pc, #232]	; (8003468 <HAL_RCC_ClockConfig+0x1f0>)
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	f003 020c 	and.w	r2, r3, #12
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	009b      	lsls	r3, r3, #2
 800338c:	429a      	cmp	r2, r3
 800338e:	d1eb      	bne.n	8003368 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f003 0302 	and.w	r3, r3, #2
 8003398:	2b00      	cmp	r3, #0
 800339a:	d010      	beq.n	80033be <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	689a      	ldr	r2, [r3, #8]
 80033a0:	4b31      	ldr	r3, [pc, #196]	; (8003468 <HAL_RCC_ClockConfig+0x1f0>)
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80033a8:	429a      	cmp	r2, r3
 80033aa:	d208      	bcs.n	80033be <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033ac:	4b2e      	ldr	r3, [pc, #184]	; (8003468 <HAL_RCC_ClockConfig+0x1f0>)
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	492b      	ldr	r1, [pc, #172]	; (8003468 <HAL_RCC_ClockConfig+0x1f0>)
 80033ba:	4313      	orrs	r3, r2
 80033bc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80033be:	4b29      	ldr	r3, [pc, #164]	; (8003464 <HAL_RCC_ClockConfig+0x1ec>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f003 0307 	and.w	r3, r3, #7
 80033c6:	683a      	ldr	r2, [r7, #0]
 80033c8:	429a      	cmp	r2, r3
 80033ca:	d210      	bcs.n	80033ee <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033cc:	4b25      	ldr	r3, [pc, #148]	; (8003464 <HAL_RCC_ClockConfig+0x1ec>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f023 0207 	bic.w	r2, r3, #7
 80033d4:	4923      	ldr	r1, [pc, #140]	; (8003464 <HAL_RCC_ClockConfig+0x1ec>)
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	4313      	orrs	r3, r2
 80033da:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033dc:	4b21      	ldr	r3, [pc, #132]	; (8003464 <HAL_RCC_ClockConfig+0x1ec>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f003 0307 	and.w	r3, r3, #7
 80033e4:	683a      	ldr	r2, [r7, #0]
 80033e6:	429a      	cmp	r2, r3
 80033e8:	d001      	beq.n	80033ee <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	e036      	b.n	800345c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f003 0304 	and.w	r3, r3, #4
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d008      	beq.n	800340c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80033fa:	4b1b      	ldr	r3, [pc, #108]	; (8003468 <HAL_RCC_ClockConfig+0x1f0>)
 80033fc:	689b      	ldr	r3, [r3, #8]
 80033fe:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	68db      	ldr	r3, [r3, #12]
 8003406:	4918      	ldr	r1, [pc, #96]	; (8003468 <HAL_RCC_ClockConfig+0x1f0>)
 8003408:	4313      	orrs	r3, r2
 800340a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f003 0308 	and.w	r3, r3, #8
 8003414:	2b00      	cmp	r3, #0
 8003416:	d009      	beq.n	800342c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003418:	4b13      	ldr	r3, [pc, #76]	; (8003468 <HAL_RCC_ClockConfig+0x1f0>)
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	691b      	ldr	r3, [r3, #16]
 8003424:	00db      	lsls	r3, r3, #3
 8003426:	4910      	ldr	r1, [pc, #64]	; (8003468 <HAL_RCC_ClockConfig+0x1f0>)
 8003428:	4313      	orrs	r3, r2
 800342a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800342c:	f000 f824 	bl	8003478 <HAL_RCC_GetSysClockFreq>
 8003430:	4602      	mov	r2, r0
 8003432:	4b0d      	ldr	r3, [pc, #52]	; (8003468 <HAL_RCC_ClockConfig+0x1f0>)
 8003434:	689b      	ldr	r3, [r3, #8]
 8003436:	091b      	lsrs	r3, r3, #4
 8003438:	f003 030f 	and.w	r3, r3, #15
 800343c:	490b      	ldr	r1, [pc, #44]	; (800346c <HAL_RCC_ClockConfig+0x1f4>)
 800343e:	5ccb      	ldrb	r3, [r1, r3]
 8003440:	f003 031f 	and.w	r3, r3, #31
 8003444:	fa22 f303 	lsr.w	r3, r2, r3
 8003448:	4a09      	ldr	r2, [pc, #36]	; (8003470 <HAL_RCC_ClockConfig+0x1f8>)
 800344a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800344c:	4b09      	ldr	r3, [pc, #36]	; (8003474 <HAL_RCC_ClockConfig+0x1fc>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4618      	mov	r0, r3
 8003452:	f7fd fd37 	bl	8000ec4 <HAL_InitTick>
 8003456:	4603      	mov	r3, r0
 8003458:	72fb      	strb	r3, [r7, #11]

  return status;
 800345a:	7afb      	ldrb	r3, [r7, #11]
}
 800345c:	4618      	mov	r0, r3
 800345e:	3710      	adds	r7, #16
 8003460:	46bd      	mov	sp, r7
 8003462:	bd80      	pop	{r7, pc}
 8003464:	40022000 	.word	0x40022000
 8003468:	40021000 	.word	0x40021000
 800346c:	080049ac 	.word	0x080049ac
 8003470:	20000000 	.word	0x20000000
 8003474:	20000004 	.word	0x20000004

08003478 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003478:	b480      	push	{r7}
 800347a:	b089      	sub	sp, #36	; 0x24
 800347c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800347e:	2300      	movs	r3, #0
 8003480:	61fb      	str	r3, [r7, #28]
 8003482:	2300      	movs	r3, #0
 8003484:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003486:	4b3e      	ldr	r3, [pc, #248]	; (8003580 <HAL_RCC_GetSysClockFreq+0x108>)
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	f003 030c 	and.w	r3, r3, #12
 800348e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003490:	4b3b      	ldr	r3, [pc, #236]	; (8003580 <HAL_RCC_GetSysClockFreq+0x108>)
 8003492:	68db      	ldr	r3, [r3, #12]
 8003494:	f003 0303 	and.w	r3, r3, #3
 8003498:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800349a:	693b      	ldr	r3, [r7, #16]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d005      	beq.n	80034ac <HAL_RCC_GetSysClockFreq+0x34>
 80034a0:	693b      	ldr	r3, [r7, #16]
 80034a2:	2b0c      	cmp	r3, #12
 80034a4:	d121      	bne.n	80034ea <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	2b01      	cmp	r3, #1
 80034aa:	d11e      	bne.n	80034ea <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80034ac:	4b34      	ldr	r3, [pc, #208]	; (8003580 <HAL_RCC_GetSysClockFreq+0x108>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f003 0308 	and.w	r3, r3, #8
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d107      	bne.n	80034c8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80034b8:	4b31      	ldr	r3, [pc, #196]	; (8003580 <HAL_RCC_GetSysClockFreq+0x108>)
 80034ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80034be:	0a1b      	lsrs	r3, r3, #8
 80034c0:	f003 030f 	and.w	r3, r3, #15
 80034c4:	61fb      	str	r3, [r7, #28]
 80034c6:	e005      	b.n	80034d4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80034c8:	4b2d      	ldr	r3, [pc, #180]	; (8003580 <HAL_RCC_GetSysClockFreq+0x108>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	091b      	lsrs	r3, r3, #4
 80034ce:	f003 030f 	and.w	r3, r3, #15
 80034d2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80034d4:	4a2b      	ldr	r2, [pc, #172]	; (8003584 <HAL_RCC_GetSysClockFreq+0x10c>)
 80034d6:	69fb      	ldr	r3, [r7, #28]
 80034d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034dc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80034de:	693b      	ldr	r3, [r7, #16]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d10d      	bne.n	8003500 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80034e4:	69fb      	ldr	r3, [r7, #28]
 80034e6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80034e8:	e00a      	b.n	8003500 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	2b04      	cmp	r3, #4
 80034ee:	d102      	bne.n	80034f6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80034f0:	4b25      	ldr	r3, [pc, #148]	; (8003588 <HAL_RCC_GetSysClockFreq+0x110>)
 80034f2:	61bb      	str	r3, [r7, #24]
 80034f4:	e004      	b.n	8003500 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	2b08      	cmp	r3, #8
 80034fa:	d101      	bne.n	8003500 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80034fc:	4b23      	ldr	r3, [pc, #140]	; (800358c <HAL_RCC_GetSysClockFreq+0x114>)
 80034fe:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	2b0c      	cmp	r3, #12
 8003504:	d134      	bne.n	8003570 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003506:	4b1e      	ldr	r3, [pc, #120]	; (8003580 <HAL_RCC_GetSysClockFreq+0x108>)
 8003508:	68db      	ldr	r3, [r3, #12]
 800350a:	f003 0303 	and.w	r3, r3, #3
 800350e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	2b02      	cmp	r3, #2
 8003514:	d003      	beq.n	800351e <HAL_RCC_GetSysClockFreq+0xa6>
 8003516:	68bb      	ldr	r3, [r7, #8]
 8003518:	2b03      	cmp	r3, #3
 800351a:	d003      	beq.n	8003524 <HAL_RCC_GetSysClockFreq+0xac>
 800351c:	e005      	b.n	800352a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800351e:	4b1a      	ldr	r3, [pc, #104]	; (8003588 <HAL_RCC_GetSysClockFreq+0x110>)
 8003520:	617b      	str	r3, [r7, #20]
      break;
 8003522:	e005      	b.n	8003530 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003524:	4b19      	ldr	r3, [pc, #100]	; (800358c <HAL_RCC_GetSysClockFreq+0x114>)
 8003526:	617b      	str	r3, [r7, #20]
      break;
 8003528:	e002      	b.n	8003530 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	617b      	str	r3, [r7, #20]
      break;
 800352e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003530:	4b13      	ldr	r3, [pc, #76]	; (8003580 <HAL_RCC_GetSysClockFreq+0x108>)
 8003532:	68db      	ldr	r3, [r3, #12]
 8003534:	091b      	lsrs	r3, r3, #4
 8003536:	f003 0307 	and.w	r3, r3, #7
 800353a:	3301      	adds	r3, #1
 800353c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800353e:	4b10      	ldr	r3, [pc, #64]	; (8003580 <HAL_RCC_GetSysClockFreq+0x108>)
 8003540:	68db      	ldr	r3, [r3, #12]
 8003542:	0a1b      	lsrs	r3, r3, #8
 8003544:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003548:	697a      	ldr	r2, [r7, #20]
 800354a:	fb03 f202 	mul.w	r2, r3, r2
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	fbb2 f3f3 	udiv	r3, r2, r3
 8003554:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003556:	4b0a      	ldr	r3, [pc, #40]	; (8003580 <HAL_RCC_GetSysClockFreq+0x108>)
 8003558:	68db      	ldr	r3, [r3, #12]
 800355a:	0e5b      	lsrs	r3, r3, #25
 800355c:	f003 0303 	and.w	r3, r3, #3
 8003560:	3301      	adds	r3, #1
 8003562:	005b      	lsls	r3, r3, #1
 8003564:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003566:	697a      	ldr	r2, [r7, #20]
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	fbb2 f3f3 	udiv	r3, r2, r3
 800356e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003570:	69bb      	ldr	r3, [r7, #24]
}
 8003572:	4618      	mov	r0, r3
 8003574:	3724      	adds	r7, #36	; 0x24
 8003576:	46bd      	mov	sp, r7
 8003578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357c:	4770      	bx	lr
 800357e:	bf00      	nop
 8003580:	40021000 	.word	0x40021000
 8003584:	080049bc 	.word	0x080049bc
 8003588:	00f42400 	.word	0x00f42400
 800358c:	007a1200 	.word	0x007a1200

08003590 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b086      	sub	sp, #24
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003598:	2300      	movs	r3, #0
 800359a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800359c:	4b2a      	ldr	r3, [pc, #168]	; (8003648 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800359e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d003      	beq.n	80035b0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80035a8:	f7ff fa26 	bl	80029f8 <HAL_PWREx_GetVoltageRange>
 80035ac:	6178      	str	r0, [r7, #20]
 80035ae:	e014      	b.n	80035da <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80035b0:	4b25      	ldr	r3, [pc, #148]	; (8003648 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80035b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035b4:	4a24      	ldr	r2, [pc, #144]	; (8003648 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80035b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035ba:	6593      	str	r3, [r2, #88]	; 0x58
 80035bc:	4b22      	ldr	r3, [pc, #136]	; (8003648 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80035be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035c4:	60fb      	str	r3, [r7, #12]
 80035c6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80035c8:	f7ff fa16 	bl	80029f8 <HAL_PWREx_GetVoltageRange>
 80035cc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80035ce:	4b1e      	ldr	r3, [pc, #120]	; (8003648 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80035d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035d2:	4a1d      	ldr	r2, [pc, #116]	; (8003648 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80035d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035d8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80035e0:	d10b      	bne.n	80035fa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2b80      	cmp	r3, #128	; 0x80
 80035e6:	d919      	bls.n	800361c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2ba0      	cmp	r3, #160	; 0xa0
 80035ec:	d902      	bls.n	80035f4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80035ee:	2302      	movs	r3, #2
 80035f0:	613b      	str	r3, [r7, #16]
 80035f2:	e013      	b.n	800361c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80035f4:	2301      	movs	r3, #1
 80035f6:	613b      	str	r3, [r7, #16]
 80035f8:	e010      	b.n	800361c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2b80      	cmp	r3, #128	; 0x80
 80035fe:	d902      	bls.n	8003606 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003600:	2303      	movs	r3, #3
 8003602:	613b      	str	r3, [r7, #16]
 8003604:	e00a      	b.n	800361c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2b80      	cmp	r3, #128	; 0x80
 800360a:	d102      	bne.n	8003612 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800360c:	2302      	movs	r3, #2
 800360e:	613b      	str	r3, [r7, #16]
 8003610:	e004      	b.n	800361c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2b70      	cmp	r3, #112	; 0x70
 8003616:	d101      	bne.n	800361c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003618:	2301      	movs	r3, #1
 800361a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800361c:	4b0b      	ldr	r3, [pc, #44]	; (800364c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f023 0207 	bic.w	r2, r3, #7
 8003624:	4909      	ldr	r1, [pc, #36]	; (800364c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	4313      	orrs	r3, r2
 800362a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800362c:	4b07      	ldr	r3, [pc, #28]	; (800364c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f003 0307 	and.w	r3, r3, #7
 8003634:	693a      	ldr	r2, [r7, #16]
 8003636:	429a      	cmp	r2, r3
 8003638:	d001      	beq.n	800363e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800363a:	2301      	movs	r3, #1
 800363c:	e000      	b.n	8003640 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800363e:	2300      	movs	r3, #0
}
 8003640:	4618      	mov	r0, r3
 8003642:	3718      	adds	r7, #24
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}
 8003648:	40021000 	.word	0x40021000
 800364c:	40022000 	.word	0x40022000

08003650 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b086      	sub	sp, #24
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003658:	2300      	movs	r3, #0
 800365a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800365c:	2300      	movs	r3, #0
 800365e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003668:	2b00      	cmp	r3, #0
 800366a:	d041      	beq.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003670:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003674:	d02a      	beq.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003676:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800367a:	d824      	bhi.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800367c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003680:	d008      	beq.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003682:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003686:	d81e      	bhi.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003688:	2b00      	cmp	r3, #0
 800368a:	d00a      	beq.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800368c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003690:	d010      	beq.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003692:	e018      	b.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003694:	4b86      	ldr	r3, [pc, #536]	; (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003696:	68db      	ldr	r3, [r3, #12]
 8003698:	4a85      	ldr	r2, [pc, #532]	; (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800369a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800369e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80036a0:	e015      	b.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	3304      	adds	r3, #4
 80036a6:	2100      	movs	r1, #0
 80036a8:	4618      	mov	r0, r3
 80036aa:	f000 fabb 	bl	8003c24 <RCCEx_PLLSAI1_Config>
 80036ae:	4603      	mov	r3, r0
 80036b0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80036b2:	e00c      	b.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	3320      	adds	r3, #32
 80036b8:	2100      	movs	r1, #0
 80036ba:	4618      	mov	r0, r3
 80036bc:	f000 fba6 	bl	8003e0c <RCCEx_PLLSAI2_Config>
 80036c0:	4603      	mov	r3, r0
 80036c2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80036c4:	e003      	b.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	74fb      	strb	r3, [r7, #19]
      break;
 80036ca:	e000      	b.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80036cc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80036ce:	7cfb      	ldrb	r3, [r7, #19]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d10b      	bne.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80036d4:	4b76      	ldr	r3, [pc, #472]	; (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036da:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80036e2:	4973      	ldr	r1, [pc, #460]	; (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036e4:	4313      	orrs	r3, r2
 80036e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80036ea:	e001      	b.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036ec:	7cfb      	ldrb	r3, [r7, #19]
 80036ee:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d041      	beq.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003700:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003704:	d02a      	beq.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003706:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800370a:	d824      	bhi.n	8003756 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800370c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003710:	d008      	beq.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003712:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003716:	d81e      	bhi.n	8003756 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003718:	2b00      	cmp	r3, #0
 800371a:	d00a      	beq.n	8003732 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800371c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003720:	d010      	beq.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003722:	e018      	b.n	8003756 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003724:	4b62      	ldr	r3, [pc, #392]	; (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003726:	68db      	ldr	r3, [r3, #12]
 8003728:	4a61      	ldr	r2, [pc, #388]	; (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800372a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800372e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003730:	e015      	b.n	800375e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	3304      	adds	r3, #4
 8003736:	2100      	movs	r1, #0
 8003738:	4618      	mov	r0, r3
 800373a:	f000 fa73 	bl	8003c24 <RCCEx_PLLSAI1_Config>
 800373e:	4603      	mov	r3, r0
 8003740:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003742:	e00c      	b.n	800375e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	3320      	adds	r3, #32
 8003748:	2100      	movs	r1, #0
 800374a:	4618      	mov	r0, r3
 800374c:	f000 fb5e 	bl	8003e0c <RCCEx_PLLSAI2_Config>
 8003750:	4603      	mov	r3, r0
 8003752:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003754:	e003      	b.n	800375e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	74fb      	strb	r3, [r7, #19]
      break;
 800375a:	e000      	b.n	800375e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800375c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800375e:	7cfb      	ldrb	r3, [r7, #19]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d10b      	bne.n	800377c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003764:	4b52      	ldr	r3, [pc, #328]	; (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003766:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800376a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003772:	494f      	ldr	r1, [pc, #316]	; (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003774:	4313      	orrs	r3, r2
 8003776:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800377a:	e001      	b.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800377c:	7cfb      	ldrb	r3, [r7, #19]
 800377e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003788:	2b00      	cmp	r3, #0
 800378a:	f000 80a0 	beq.w	80038ce <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800378e:	2300      	movs	r3, #0
 8003790:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003792:	4b47      	ldr	r3, [pc, #284]	; (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003794:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003796:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800379a:	2b00      	cmp	r3, #0
 800379c:	d101      	bne.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800379e:	2301      	movs	r3, #1
 80037a0:	e000      	b.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80037a2:	2300      	movs	r3, #0
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d00d      	beq.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037a8:	4b41      	ldr	r3, [pc, #260]	; (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037ac:	4a40      	ldr	r2, [pc, #256]	; (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037b2:	6593      	str	r3, [r2, #88]	; 0x58
 80037b4:	4b3e      	ldr	r3, [pc, #248]	; (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037bc:	60bb      	str	r3, [r7, #8]
 80037be:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037c0:	2301      	movs	r3, #1
 80037c2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80037c4:	4b3b      	ldr	r3, [pc, #236]	; (80038b4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a3a      	ldr	r2, [pc, #232]	; (80038b4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80037ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037ce:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80037d0:	f7fd fbc8 	bl	8000f64 <HAL_GetTick>
 80037d4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80037d6:	e009      	b.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037d8:	f7fd fbc4 	bl	8000f64 <HAL_GetTick>
 80037dc:	4602      	mov	r2, r0
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	1ad3      	subs	r3, r2, r3
 80037e2:	2b02      	cmp	r3, #2
 80037e4:	d902      	bls.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80037e6:	2303      	movs	r3, #3
 80037e8:	74fb      	strb	r3, [r7, #19]
        break;
 80037ea:	e005      	b.n	80037f8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80037ec:	4b31      	ldr	r3, [pc, #196]	; (80038b4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d0ef      	beq.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80037f8:	7cfb      	ldrb	r3, [r7, #19]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d15c      	bne.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80037fe:	4b2c      	ldr	r3, [pc, #176]	; (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003800:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003804:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003808:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800380a:	697b      	ldr	r3, [r7, #20]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d01f      	beq.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003816:	697a      	ldr	r2, [r7, #20]
 8003818:	429a      	cmp	r2, r3
 800381a:	d019      	beq.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800381c:	4b24      	ldr	r3, [pc, #144]	; (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800381e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003822:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003826:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003828:	4b21      	ldr	r3, [pc, #132]	; (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800382a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800382e:	4a20      	ldr	r2, [pc, #128]	; (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003830:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003834:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003838:	4b1d      	ldr	r3, [pc, #116]	; (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800383a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800383e:	4a1c      	ldr	r2, [pc, #112]	; (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003840:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003844:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003848:	4a19      	ldr	r2, [pc, #100]	; (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003850:	697b      	ldr	r3, [r7, #20]
 8003852:	f003 0301 	and.w	r3, r3, #1
 8003856:	2b00      	cmp	r3, #0
 8003858:	d016      	beq.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800385a:	f7fd fb83 	bl	8000f64 <HAL_GetTick>
 800385e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003860:	e00b      	b.n	800387a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003862:	f7fd fb7f 	bl	8000f64 <HAL_GetTick>
 8003866:	4602      	mov	r2, r0
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	1ad3      	subs	r3, r2, r3
 800386c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003870:	4293      	cmp	r3, r2
 8003872:	d902      	bls.n	800387a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003874:	2303      	movs	r3, #3
 8003876:	74fb      	strb	r3, [r7, #19]
            break;
 8003878:	e006      	b.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800387a:	4b0d      	ldr	r3, [pc, #52]	; (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800387c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003880:	f003 0302 	and.w	r3, r3, #2
 8003884:	2b00      	cmp	r3, #0
 8003886:	d0ec      	beq.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003888:	7cfb      	ldrb	r3, [r7, #19]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d10c      	bne.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800388e:	4b08      	ldr	r3, [pc, #32]	; (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003890:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003894:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800389e:	4904      	ldr	r1, [pc, #16]	; (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038a0:	4313      	orrs	r3, r2
 80038a2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80038a6:	e009      	b.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80038a8:	7cfb      	ldrb	r3, [r7, #19]
 80038aa:	74bb      	strb	r3, [r7, #18]
 80038ac:	e006      	b.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80038ae:	bf00      	nop
 80038b0:	40021000 	.word	0x40021000
 80038b4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038b8:	7cfb      	ldrb	r3, [r7, #19]
 80038ba:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80038bc:	7c7b      	ldrb	r3, [r7, #17]
 80038be:	2b01      	cmp	r3, #1
 80038c0:	d105      	bne.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038c2:	4b9e      	ldr	r3, [pc, #632]	; (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038c6:	4a9d      	ldr	r2, [pc, #628]	; (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80038cc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f003 0301 	and.w	r3, r3, #1
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d00a      	beq.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80038da:	4b98      	ldr	r3, [pc, #608]	; (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038e0:	f023 0203 	bic.w	r2, r3, #3
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038e8:	4994      	ldr	r1, [pc, #592]	; (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038ea:	4313      	orrs	r3, r2
 80038ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f003 0302 	and.w	r3, r3, #2
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d00a      	beq.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80038fc:	4b8f      	ldr	r3, [pc, #572]	; (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003902:	f023 020c 	bic.w	r2, r3, #12
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800390a:	498c      	ldr	r1, [pc, #560]	; (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800390c:	4313      	orrs	r3, r2
 800390e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f003 0304 	and.w	r3, r3, #4
 800391a:	2b00      	cmp	r3, #0
 800391c:	d00a      	beq.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800391e:	4b87      	ldr	r3, [pc, #540]	; (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003920:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003924:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800392c:	4983      	ldr	r1, [pc, #524]	; (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800392e:	4313      	orrs	r3, r2
 8003930:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f003 0308 	and.w	r3, r3, #8
 800393c:	2b00      	cmp	r3, #0
 800393e:	d00a      	beq.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003940:	4b7e      	ldr	r3, [pc, #504]	; (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003942:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003946:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800394e:	497b      	ldr	r1, [pc, #492]	; (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003950:	4313      	orrs	r3, r2
 8003952:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 0310 	and.w	r3, r3, #16
 800395e:	2b00      	cmp	r3, #0
 8003960:	d00a      	beq.n	8003978 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003962:	4b76      	ldr	r3, [pc, #472]	; (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003964:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003968:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003970:	4972      	ldr	r1, [pc, #456]	; (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003972:	4313      	orrs	r3, r2
 8003974:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f003 0320 	and.w	r3, r3, #32
 8003980:	2b00      	cmp	r3, #0
 8003982:	d00a      	beq.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003984:	4b6d      	ldr	r3, [pc, #436]	; (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003986:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800398a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003992:	496a      	ldr	r1, [pc, #424]	; (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003994:	4313      	orrs	r3, r2
 8003996:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d00a      	beq.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80039a6:	4b65      	ldr	r3, [pc, #404]	; (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039ac:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039b4:	4961      	ldr	r1, [pc, #388]	; (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039b6:	4313      	orrs	r3, r2
 80039b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d00a      	beq.n	80039de <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80039c8:	4b5c      	ldr	r3, [pc, #368]	; (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039ce:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039d6:	4959      	ldr	r1, [pc, #356]	; (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039d8:	4313      	orrs	r3, r2
 80039da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d00a      	beq.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80039ea:	4b54      	ldr	r3, [pc, #336]	; (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039f0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039f8:	4950      	ldr	r1, [pc, #320]	; (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039fa:	4313      	orrs	r3, r2
 80039fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d00a      	beq.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003a0c:	4b4b      	ldr	r3, [pc, #300]	; (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a12:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a1a:	4948      	ldr	r1, [pc, #288]	; (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a1c:	4313      	orrs	r3, r2
 8003a1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d00a      	beq.n	8003a44 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003a2e:	4b43      	ldr	r3, [pc, #268]	; (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a34:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a3c:	493f      	ldr	r1, [pc, #252]	; (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d028      	beq.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003a50:	4b3a      	ldr	r3, [pc, #232]	; (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a56:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a5e:	4937      	ldr	r1, [pc, #220]	; (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a60:	4313      	orrs	r3, r2
 8003a62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a6a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003a6e:	d106      	bne.n	8003a7e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a70:	4b32      	ldr	r3, [pc, #200]	; (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a72:	68db      	ldr	r3, [r3, #12]
 8003a74:	4a31      	ldr	r2, [pc, #196]	; (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a76:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003a7a:	60d3      	str	r3, [r2, #12]
 8003a7c:	e011      	b.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a82:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003a86:	d10c      	bne.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	3304      	adds	r3, #4
 8003a8c:	2101      	movs	r1, #1
 8003a8e:	4618      	mov	r0, r3
 8003a90:	f000 f8c8 	bl	8003c24 <RCCEx_PLLSAI1_Config>
 8003a94:	4603      	mov	r3, r0
 8003a96:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003a98:	7cfb      	ldrb	r3, [r7, #19]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d001      	beq.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003a9e:	7cfb      	ldrb	r3, [r7, #19]
 8003aa0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d028      	beq.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003aae:	4b23      	ldr	r3, [pc, #140]	; (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ab0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ab4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003abc:	491f      	ldr	r1, [pc, #124]	; (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ac8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003acc:	d106      	bne.n	8003adc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ace:	4b1b      	ldr	r3, [pc, #108]	; (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ad0:	68db      	ldr	r3, [r3, #12]
 8003ad2:	4a1a      	ldr	r2, [pc, #104]	; (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ad4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003ad8:	60d3      	str	r3, [r2, #12]
 8003ada:	e011      	b.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ae0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003ae4:	d10c      	bne.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	3304      	adds	r3, #4
 8003aea:	2101      	movs	r1, #1
 8003aec:	4618      	mov	r0, r3
 8003aee:	f000 f899 	bl	8003c24 <RCCEx_PLLSAI1_Config>
 8003af2:	4603      	mov	r3, r0
 8003af4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003af6:	7cfb      	ldrb	r3, [r7, #19]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d001      	beq.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003afc:	7cfb      	ldrb	r3, [r7, #19]
 8003afe:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d02b      	beq.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003b0c:	4b0b      	ldr	r3, [pc, #44]	; (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b12:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b1a:	4908      	ldr	r1, [pc, #32]	; (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b26:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003b2a:	d109      	bne.n	8003b40 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b2c:	4b03      	ldr	r3, [pc, #12]	; (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b2e:	68db      	ldr	r3, [r3, #12]
 8003b30:	4a02      	ldr	r2, [pc, #8]	; (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b32:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b36:	60d3      	str	r3, [r2, #12]
 8003b38:	e014      	b.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003b3a:	bf00      	nop
 8003b3c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b44:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003b48:	d10c      	bne.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	3304      	adds	r3, #4
 8003b4e:	2101      	movs	r1, #1
 8003b50:	4618      	mov	r0, r3
 8003b52:	f000 f867 	bl	8003c24 <RCCEx_PLLSAI1_Config>
 8003b56:	4603      	mov	r3, r0
 8003b58:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b5a:	7cfb      	ldrb	r3, [r7, #19]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d001      	beq.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003b60:	7cfb      	ldrb	r3, [r7, #19]
 8003b62:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d02f      	beq.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003b70:	4b2b      	ldr	r3, [pc, #172]	; (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003b72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b76:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003b7e:	4928      	ldr	r1, [pc, #160]	; (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003b80:	4313      	orrs	r3, r2
 8003b82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003b8a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003b8e:	d10d      	bne.n	8003bac <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	3304      	adds	r3, #4
 8003b94:	2102      	movs	r1, #2
 8003b96:	4618      	mov	r0, r3
 8003b98:	f000 f844 	bl	8003c24 <RCCEx_PLLSAI1_Config>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003ba0:	7cfb      	ldrb	r3, [r7, #19]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d014      	beq.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003ba6:	7cfb      	ldrb	r3, [r7, #19]
 8003ba8:	74bb      	strb	r3, [r7, #18]
 8003baa:	e011      	b.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003bb0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003bb4:	d10c      	bne.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	3320      	adds	r3, #32
 8003bba:	2102      	movs	r1, #2
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	f000 f925 	bl	8003e0c <RCCEx_PLLSAI2_Config>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003bc6:	7cfb      	ldrb	r3, [r7, #19]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d001      	beq.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003bcc:	7cfb      	ldrb	r3, [r7, #19]
 8003bce:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d00a      	beq.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003bdc:	4b10      	ldr	r3, [pc, #64]	; (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003bde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003be2:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003bea:	490d      	ldr	r1, [pc, #52]	; (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003bec:	4313      	orrs	r3, r2
 8003bee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d00b      	beq.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003bfe:	4b08      	ldr	r3, [pc, #32]	; (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c04:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003c0e:	4904      	ldr	r1, [pc, #16]	; (8003c20 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c10:	4313      	orrs	r3, r2
 8003c12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003c16:	7cbb      	ldrb	r3, [r7, #18]
}
 8003c18:	4618      	mov	r0, r3
 8003c1a:	3718      	adds	r7, #24
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	bd80      	pop	{r7, pc}
 8003c20:	40021000 	.word	0x40021000

08003c24 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b084      	sub	sp, #16
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
 8003c2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003c2e:	2300      	movs	r3, #0
 8003c30:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003c32:	4b75      	ldr	r3, [pc, #468]	; (8003e08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c34:	68db      	ldr	r3, [r3, #12]
 8003c36:	f003 0303 	and.w	r3, r3, #3
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d018      	beq.n	8003c70 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003c3e:	4b72      	ldr	r3, [pc, #456]	; (8003e08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c40:	68db      	ldr	r3, [r3, #12]
 8003c42:	f003 0203 	and.w	r2, r3, #3
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	429a      	cmp	r2, r3
 8003c4c:	d10d      	bne.n	8003c6a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
       ||
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d009      	beq.n	8003c6a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003c56:	4b6c      	ldr	r3, [pc, #432]	; (8003e08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c58:	68db      	ldr	r3, [r3, #12]
 8003c5a:	091b      	lsrs	r3, r3, #4
 8003c5c:	f003 0307 	and.w	r3, r3, #7
 8003c60:	1c5a      	adds	r2, r3, #1
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	685b      	ldr	r3, [r3, #4]
       ||
 8003c66:	429a      	cmp	r2, r3
 8003c68:	d047      	beq.n	8003cfa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	73fb      	strb	r3, [r7, #15]
 8003c6e:	e044      	b.n	8003cfa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	2b03      	cmp	r3, #3
 8003c76:	d018      	beq.n	8003caa <RCCEx_PLLSAI1_Config+0x86>
 8003c78:	2b03      	cmp	r3, #3
 8003c7a:	d825      	bhi.n	8003cc8 <RCCEx_PLLSAI1_Config+0xa4>
 8003c7c:	2b01      	cmp	r3, #1
 8003c7e:	d002      	beq.n	8003c86 <RCCEx_PLLSAI1_Config+0x62>
 8003c80:	2b02      	cmp	r3, #2
 8003c82:	d009      	beq.n	8003c98 <RCCEx_PLLSAI1_Config+0x74>
 8003c84:	e020      	b.n	8003cc8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003c86:	4b60      	ldr	r3, [pc, #384]	; (8003e08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 0302 	and.w	r3, r3, #2
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d11d      	bne.n	8003cce <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c96:	e01a      	b.n	8003cce <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003c98:	4b5b      	ldr	r3, [pc, #364]	; (8003e08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d116      	bne.n	8003cd2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ca8:	e013      	b.n	8003cd2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003caa:	4b57      	ldr	r3, [pc, #348]	; (8003e08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d10f      	bne.n	8003cd6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003cb6:	4b54      	ldr	r3, [pc, #336]	; (8003e08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d109      	bne.n	8003cd6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003cc6:	e006      	b.n	8003cd6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	73fb      	strb	r3, [r7, #15]
      break;
 8003ccc:	e004      	b.n	8003cd8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003cce:	bf00      	nop
 8003cd0:	e002      	b.n	8003cd8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003cd2:	bf00      	nop
 8003cd4:	e000      	b.n	8003cd8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003cd6:	bf00      	nop
    }

    if(status == HAL_OK)
 8003cd8:	7bfb      	ldrb	r3, [r7, #15]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d10d      	bne.n	8003cfa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003cde:	4b4a      	ldr	r3, [pc, #296]	; (8003e08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ce0:	68db      	ldr	r3, [r3, #12]
 8003ce2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6819      	ldr	r1, [r3, #0]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	3b01      	subs	r3, #1
 8003cf0:	011b      	lsls	r3, r3, #4
 8003cf2:	430b      	orrs	r3, r1
 8003cf4:	4944      	ldr	r1, [pc, #272]	; (8003e08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003cfa:	7bfb      	ldrb	r3, [r7, #15]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d17d      	bne.n	8003dfc <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003d00:	4b41      	ldr	r3, [pc, #260]	; (8003e08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4a40      	ldr	r2, [pc, #256]	; (8003e08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d06:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003d0a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d0c:	f7fd f92a 	bl	8000f64 <HAL_GetTick>
 8003d10:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003d12:	e009      	b.n	8003d28 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003d14:	f7fd f926 	bl	8000f64 <HAL_GetTick>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	68bb      	ldr	r3, [r7, #8]
 8003d1c:	1ad3      	subs	r3, r2, r3
 8003d1e:	2b02      	cmp	r3, #2
 8003d20:	d902      	bls.n	8003d28 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003d22:	2303      	movs	r3, #3
 8003d24:	73fb      	strb	r3, [r7, #15]
        break;
 8003d26:	e005      	b.n	8003d34 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003d28:	4b37      	ldr	r3, [pc, #220]	; (8003e08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d1ef      	bne.n	8003d14 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003d34:	7bfb      	ldrb	r3, [r7, #15]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d160      	bne.n	8003dfc <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d111      	bne.n	8003d64 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003d40:	4b31      	ldr	r3, [pc, #196]	; (8003e08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d42:	691b      	ldr	r3, [r3, #16]
 8003d44:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003d48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d4c:	687a      	ldr	r2, [r7, #4]
 8003d4e:	6892      	ldr	r2, [r2, #8]
 8003d50:	0211      	lsls	r1, r2, #8
 8003d52:	687a      	ldr	r2, [r7, #4]
 8003d54:	68d2      	ldr	r2, [r2, #12]
 8003d56:	0912      	lsrs	r2, r2, #4
 8003d58:	0452      	lsls	r2, r2, #17
 8003d5a:	430a      	orrs	r2, r1
 8003d5c:	492a      	ldr	r1, [pc, #168]	; (8003e08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	610b      	str	r3, [r1, #16]
 8003d62:	e027      	b.n	8003db4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	2b01      	cmp	r3, #1
 8003d68:	d112      	bne.n	8003d90 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003d6a:	4b27      	ldr	r3, [pc, #156]	; (8003e08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d6c:	691b      	ldr	r3, [r3, #16]
 8003d6e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003d72:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003d76:	687a      	ldr	r2, [r7, #4]
 8003d78:	6892      	ldr	r2, [r2, #8]
 8003d7a:	0211      	lsls	r1, r2, #8
 8003d7c:	687a      	ldr	r2, [r7, #4]
 8003d7e:	6912      	ldr	r2, [r2, #16]
 8003d80:	0852      	lsrs	r2, r2, #1
 8003d82:	3a01      	subs	r2, #1
 8003d84:	0552      	lsls	r2, r2, #21
 8003d86:	430a      	orrs	r2, r1
 8003d88:	491f      	ldr	r1, [pc, #124]	; (8003e08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	610b      	str	r3, [r1, #16]
 8003d8e:	e011      	b.n	8003db4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003d90:	4b1d      	ldr	r3, [pc, #116]	; (8003e08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d92:	691b      	ldr	r3, [r3, #16]
 8003d94:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003d98:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003d9c:	687a      	ldr	r2, [r7, #4]
 8003d9e:	6892      	ldr	r2, [r2, #8]
 8003da0:	0211      	lsls	r1, r2, #8
 8003da2:	687a      	ldr	r2, [r7, #4]
 8003da4:	6952      	ldr	r2, [r2, #20]
 8003da6:	0852      	lsrs	r2, r2, #1
 8003da8:	3a01      	subs	r2, #1
 8003daa:	0652      	lsls	r2, r2, #25
 8003dac:	430a      	orrs	r2, r1
 8003dae:	4916      	ldr	r1, [pc, #88]	; (8003e08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003db0:	4313      	orrs	r3, r2
 8003db2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003db4:	4b14      	ldr	r3, [pc, #80]	; (8003e08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a13      	ldr	r2, [pc, #76]	; (8003e08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dba:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003dbe:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dc0:	f7fd f8d0 	bl	8000f64 <HAL_GetTick>
 8003dc4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003dc6:	e009      	b.n	8003ddc <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003dc8:	f7fd f8cc 	bl	8000f64 <HAL_GetTick>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	68bb      	ldr	r3, [r7, #8]
 8003dd0:	1ad3      	subs	r3, r2, r3
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	d902      	bls.n	8003ddc <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003dd6:	2303      	movs	r3, #3
 8003dd8:	73fb      	strb	r3, [r7, #15]
          break;
 8003dda:	e005      	b.n	8003de8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003ddc:	4b0a      	ldr	r3, [pc, #40]	; (8003e08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d0ef      	beq.n	8003dc8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003de8:	7bfb      	ldrb	r3, [r7, #15]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d106      	bne.n	8003dfc <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003dee:	4b06      	ldr	r3, [pc, #24]	; (8003e08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003df0:	691a      	ldr	r2, [r3, #16]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	699b      	ldr	r3, [r3, #24]
 8003df6:	4904      	ldr	r1, [pc, #16]	; (8003e08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003dfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dfe:	4618      	mov	r0, r3
 8003e00:	3710      	adds	r7, #16
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bd80      	pop	{r7, pc}
 8003e06:	bf00      	nop
 8003e08:	40021000 	.word	0x40021000

08003e0c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b084      	sub	sp, #16
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
 8003e14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003e16:	2300      	movs	r3, #0
 8003e18:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003e1a:	4b6a      	ldr	r3, [pc, #424]	; (8003fc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e1c:	68db      	ldr	r3, [r3, #12]
 8003e1e:	f003 0303 	and.w	r3, r3, #3
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d018      	beq.n	8003e58 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003e26:	4b67      	ldr	r3, [pc, #412]	; (8003fc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e28:	68db      	ldr	r3, [r3, #12]
 8003e2a:	f003 0203 	and.w	r2, r3, #3
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	429a      	cmp	r2, r3
 8003e34:	d10d      	bne.n	8003e52 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
       ||
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d009      	beq.n	8003e52 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003e3e:	4b61      	ldr	r3, [pc, #388]	; (8003fc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e40:	68db      	ldr	r3, [r3, #12]
 8003e42:	091b      	lsrs	r3, r3, #4
 8003e44:	f003 0307 	and.w	r3, r3, #7
 8003e48:	1c5a      	adds	r2, r3, #1
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	685b      	ldr	r3, [r3, #4]
       ||
 8003e4e:	429a      	cmp	r2, r3
 8003e50:	d047      	beq.n	8003ee2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	73fb      	strb	r3, [r7, #15]
 8003e56:	e044      	b.n	8003ee2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	2b03      	cmp	r3, #3
 8003e5e:	d018      	beq.n	8003e92 <RCCEx_PLLSAI2_Config+0x86>
 8003e60:	2b03      	cmp	r3, #3
 8003e62:	d825      	bhi.n	8003eb0 <RCCEx_PLLSAI2_Config+0xa4>
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d002      	beq.n	8003e6e <RCCEx_PLLSAI2_Config+0x62>
 8003e68:	2b02      	cmp	r3, #2
 8003e6a:	d009      	beq.n	8003e80 <RCCEx_PLLSAI2_Config+0x74>
 8003e6c:	e020      	b.n	8003eb0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003e6e:	4b55      	ldr	r3, [pc, #340]	; (8003fc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f003 0302 	and.w	r3, r3, #2
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d11d      	bne.n	8003eb6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e7e:	e01a      	b.n	8003eb6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003e80:	4b50      	ldr	r3, [pc, #320]	; (8003fc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d116      	bne.n	8003eba <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e90:	e013      	b.n	8003eba <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003e92:	4b4c      	ldr	r3, [pc, #304]	; (8003fc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d10f      	bne.n	8003ebe <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003e9e:	4b49      	ldr	r3, [pc, #292]	; (8003fc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d109      	bne.n	8003ebe <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003eae:	e006      	b.n	8003ebe <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	73fb      	strb	r3, [r7, #15]
      break;
 8003eb4:	e004      	b.n	8003ec0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003eb6:	bf00      	nop
 8003eb8:	e002      	b.n	8003ec0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003eba:	bf00      	nop
 8003ebc:	e000      	b.n	8003ec0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003ebe:	bf00      	nop
    }

    if(status == HAL_OK)
 8003ec0:	7bfb      	ldrb	r3, [r7, #15]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d10d      	bne.n	8003ee2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003ec6:	4b3f      	ldr	r3, [pc, #252]	; (8003fc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ec8:	68db      	ldr	r3, [r3, #12]
 8003eca:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6819      	ldr	r1, [r3, #0]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	3b01      	subs	r3, #1
 8003ed8:	011b      	lsls	r3, r3, #4
 8003eda:	430b      	orrs	r3, r1
 8003edc:	4939      	ldr	r1, [pc, #228]	; (8003fc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003ee2:	7bfb      	ldrb	r3, [r7, #15]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d167      	bne.n	8003fb8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003ee8:	4b36      	ldr	r3, [pc, #216]	; (8003fc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a35      	ldr	r2, [pc, #212]	; (8003fc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003eee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ef2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ef4:	f7fd f836 	bl	8000f64 <HAL_GetTick>
 8003ef8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003efa:	e009      	b.n	8003f10 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003efc:	f7fd f832 	bl	8000f64 <HAL_GetTick>
 8003f00:	4602      	mov	r2, r0
 8003f02:	68bb      	ldr	r3, [r7, #8]
 8003f04:	1ad3      	subs	r3, r2, r3
 8003f06:	2b02      	cmp	r3, #2
 8003f08:	d902      	bls.n	8003f10 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003f0a:	2303      	movs	r3, #3
 8003f0c:	73fb      	strb	r3, [r7, #15]
        break;
 8003f0e:	e005      	b.n	8003f1c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003f10:	4b2c      	ldr	r3, [pc, #176]	; (8003fc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d1ef      	bne.n	8003efc <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003f1c:	7bfb      	ldrb	r3, [r7, #15]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d14a      	bne.n	8003fb8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d111      	bne.n	8003f4c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003f28:	4b26      	ldr	r3, [pc, #152]	; (8003fc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f2a:	695b      	ldr	r3, [r3, #20]
 8003f2c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003f30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f34:	687a      	ldr	r2, [r7, #4]
 8003f36:	6892      	ldr	r2, [r2, #8]
 8003f38:	0211      	lsls	r1, r2, #8
 8003f3a:	687a      	ldr	r2, [r7, #4]
 8003f3c:	68d2      	ldr	r2, [r2, #12]
 8003f3e:	0912      	lsrs	r2, r2, #4
 8003f40:	0452      	lsls	r2, r2, #17
 8003f42:	430a      	orrs	r2, r1
 8003f44:	491f      	ldr	r1, [pc, #124]	; (8003fc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f46:	4313      	orrs	r3, r2
 8003f48:	614b      	str	r3, [r1, #20]
 8003f4a:	e011      	b.n	8003f70 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003f4c:	4b1d      	ldr	r3, [pc, #116]	; (8003fc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f4e:	695b      	ldr	r3, [r3, #20]
 8003f50:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003f54:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003f58:	687a      	ldr	r2, [r7, #4]
 8003f5a:	6892      	ldr	r2, [r2, #8]
 8003f5c:	0211      	lsls	r1, r2, #8
 8003f5e:	687a      	ldr	r2, [r7, #4]
 8003f60:	6912      	ldr	r2, [r2, #16]
 8003f62:	0852      	lsrs	r2, r2, #1
 8003f64:	3a01      	subs	r2, #1
 8003f66:	0652      	lsls	r2, r2, #25
 8003f68:	430a      	orrs	r2, r1
 8003f6a:	4916      	ldr	r1, [pc, #88]	; (8003fc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003f70:	4b14      	ldr	r3, [pc, #80]	; (8003fc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a13      	ldr	r2, [pc, #76]	; (8003fc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f7a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f7c:	f7fc fff2 	bl	8000f64 <HAL_GetTick>
 8003f80:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003f82:	e009      	b.n	8003f98 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003f84:	f7fc ffee 	bl	8000f64 <HAL_GetTick>
 8003f88:	4602      	mov	r2, r0
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	1ad3      	subs	r3, r2, r3
 8003f8e:	2b02      	cmp	r3, #2
 8003f90:	d902      	bls.n	8003f98 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003f92:	2303      	movs	r3, #3
 8003f94:	73fb      	strb	r3, [r7, #15]
          break;
 8003f96:	e005      	b.n	8003fa4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003f98:	4b0a      	ldr	r3, [pc, #40]	; (8003fc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d0ef      	beq.n	8003f84 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003fa4:	7bfb      	ldrb	r3, [r7, #15]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d106      	bne.n	8003fb8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003faa:	4b06      	ldr	r3, [pc, #24]	; (8003fc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fac:	695a      	ldr	r2, [r3, #20]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	695b      	ldr	r3, [r3, #20]
 8003fb2:	4904      	ldr	r1, [pc, #16]	; (8003fc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003fb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	3710      	adds	r7, #16
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}
 8003fc2:	bf00      	nop
 8003fc4:	40021000 	.word	0x40021000

08003fc8 <siprintf>:
 8003fc8:	b40e      	push	{r1, r2, r3}
 8003fca:	b500      	push	{lr}
 8003fcc:	b09c      	sub	sp, #112	; 0x70
 8003fce:	ab1d      	add	r3, sp, #116	; 0x74
 8003fd0:	9002      	str	r0, [sp, #8]
 8003fd2:	9006      	str	r0, [sp, #24]
 8003fd4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003fd8:	4809      	ldr	r0, [pc, #36]	; (8004000 <siprintf+0x38>)
 8003fda:	9107      	str	r1, [sp, #28]
 8003fdc:	9104      	str	r1, [sp, #16]
 8003fde:	4909      	ldr	r1, [pc, #36]	; (8004004 <siprintf+0x3c>)
 8003fe0:	f853 2b04 	ldr.w	r2, [r3], #4
 8003fe4:	9105      	str	r1, [sp, #20]
 8003fe6:	6800      	ldr	r0, [r0, #0]
 8003fe8:	9301      	str	r3, [sp, #4]
 8003fea:	a902      	add	r1, sp, #8
 8003fec:	f000 f992 	bl	8004314 <_svfiprintf_r>
 8003ff0:	9b02      	ldr	r3, [sp, #8]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	701a      	strb	r2, [r3, #0]
 8003ff6:	b01c      	add	sp, #112	; 0x70
 8003ff8:	f85d eb04 	ldr.w	lr, [sp], #4
 8003ffc:	b003      	add	sp, #12
 8003ffe:	4770      	bx	lr
 8004000:	20000058 	.word	0x20000058
 8004004:	ffff0208 	.word	0xffff0208

08004008 <memset>:
 8004008:	4402      	add	r2, r0
 800400a:	4603      	mov	r3, r0
 800400c:	4293      	cmp	r3, r2
 800400e:	d100      	bne.n	8004012 <memset+0xa>
 8004010:	4770      	bx	lr
 8004012:	f803 1b01 	strb.w	r1, [r3], #1
 8004016:	e7f9      	b.n	800400c <memset+0x4>

08004018 <__errno>:
 8004018:	4b01      	ldr	r3, [pc, #4]	; (8004020 <__errno+0x8>)
 800401a:	6818      	ldr	r0, [r3, #0]
 800401c:	4770      	bx	lr
 800401e:	bf00      	nop
 8004020:	20000058 	.word	0x20000058

08004024 <__libc_init_array>:
 8004024:	b570      	push	{r4, r5, r6, lr}
 8004026:	4d0d      	ldr	r5, [pc, #52]	; (800405c <__libc_init_array+0x38>)
 8004028:	4c0d      	ldr	r4, [pc, #52]	; (8004060 <__libc_init_array+0x3c>)
 800402a:	1b64      	subs	r4, r4, r5
 800402c:	10a4      	asrs	r4, r4, #2
 800402e:	2600      	movs	r6, #0
 8004030:	42a6      	cmp	r6, r4
 8004032:	d109      	bne.n	8004048 <__libc_init_array+0x24>
 8004034:	4d0b      	ldr	r5, [pc, #44]	; (8004064 <__libc_init_array+0x40>)
 8004036:	4c0c      	ldr	r4, [pc, #48]	; (8004068 <__libc_init_array+0x44>)
 8004038:	f000 fc6a 	bl	8004910 <_init>
 800403c:	1b64      	subs	r4, r4, r5
 800403e:	10a4      	asrs	r4, r4, #2
 8004040:	2600      	movs	r6, #0
 8004042:	42a6      	cmp	r6, r4
 8004044:	d105      	bne.n	8004052 <__libc_init_array+0x2e>
 8004046:	bd70      	pop	{r4, r5, r6, pc}
 8004048:	f855 3b04 	ldr.w	r3, [r5], #4
 800404c:	4798      	blx	r3
 800404e:	3601      	adds	r6, #1
 8004050:	e7ee      	b.n	8004030 <__libc_init_array+0xc>
 8004052:	f855 3b04 	ldr.w	r3, [r5], #4
 8004056:	4798      	blx	r3
 8004058:	3601      	adds	r6, #1
 800405a:	e7f2      	b.n	8004042 <__libc_init_array+0x1e>
 800405c:	08004a20 	.word	0x08004a20
 8004060:	08004a20 	.word	0x08004a20
 8004064:	08004a20 	.word	0x08004a20
 8004068:	08004a24 	.word	0x08004a24

0800406c <__retarget_lock_acquire_recursive>:
 800406c:	4770      	bx	lr

0800406e <__retarget_lock_release_recursive>:
 800406e:	4770      	bx	lr

08004070 <_free_r>:
 8004070:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004072:	2900      	cmp	r1, #0
 8004074:	d044      	beq.n	8004100 <_free_r+0x90>
 8004076:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800407a:	9001      	str	r0, [sp, #4]
 800407c:	2b00      	cmp	r3, #0
 800407e:	f1a1 0404 	sub.w	r4, r1, #4
 8004082:	bfb8      	it	lt
 8004084:	18e4      	addlt	r4, r4, r3
 8004086:	f000 f8df 	bl	8004248 <__malloc_lock>
 800408a:	4a1e      	ldr	r2, [pc, #120]	; (8004104 <_free_r+0x94>)
 800408c:	9801      	ldr	r0, [sp, #4]
 800408e:	6813      	ldr	r3, [r2, #0]
 8004090:	b933      	cbnz	r3, 80040a0 <_free_r+0x30>
 8004092:	6063      	str	r3, [r4, #4]
 8004094:	6014      	str	r4, [r2, #0]
 8004096:	b003      	add	sp, #12
 8004098:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800409c:	f000 b8da 	b.w	8004254 <__malloc_unlock>
 80040a0:	42a3      	cmp	r3, r4
 80040a2:	d908      	bls.n	80040b6 <_free_r+0x46>
 80040a4:	6825      	ldr	r5, [r4, #0]
 80040a6:	1961      	adds	r1, r4, r5
 80040a8:	428b      	cmp	r3, r1
 80040aa:	bf01      	itttt	eq
 80040ac:	6819      	ldreq	r1, [r3, #0]
 80040ae:	685b      	ldreq	r3, [r3, #4]
 80040b0:	1949      	addeq	r1, r1, r5
 80040b2:	6021      	streq	r1, [r4, #0]
 80040b4:	e7ed      	b.n	8004092 <_free_r+0x22>
 80040b6:	461a      	mov	r2, r3
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	b10b      	cbz	r3, 80040c0 <_free_r+0x50>
 80040bc:	42a3      	cmp	r3, r4
 80040be:	d9fa      	bls.n	80040b6 <_free_r+0x46>
 80040c0:	6811      	ldr	r1, [r2, #0]
 80040c2:	1855      	adds	r5, r2, r1
 80040c4:	42a5      	cmp	r5, r4
 80040c6:	d10b      	bne.n	80040e0 <_free_r+0x70>
 80040c8:	6824      	ldr	r4, [r4, #0]
 80040ca:	4421      	add	r1, r4
 80040cc:	1854      	adds	r4, r2, r1
 80040ce:	42a3      	cmp	r3, r4
 80040d0:	6011      	str	r1, [r2, #0]
 80040d2:	d1e0      	bne.n	8004096 <_free_r+0x26>
 80040d4:	681c      	ldr	r4, [r3, #0]
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	6053      	str	r3, [r2, #4]
 80040da:	440c      	add	r4, r1
 80040dc:	6014      	str	r4, [r2, #0]
 80040de:	e7da      	b.n	8004096 <_free_r+0x26>
 80040e0:	d902      	bls.n	80040e8 <_free_r+0x78>
 80040e2:	230c      	movs	r3, #12
 80040e4:	6003      	str	r3, [r0, #0]
 80040e6:	e7d6      	b.n	8004096 <_free_r+0x26>
 80040e8:	6825      	ldr	r5, [r4, #0]
 80040ea:	1961      	adds	r1, r4, r5
 80040ec:	428b      	cmp	r3, r1
 80040ee:	bf04      	itt	eq
 80040f0:	6819      	ldreq	r1, [r3, #0]
 80040f2:	685b      	ldreq	r3, [r3, #4]
 80040f4:	6063      	str	r3, [r4, #4]
 80040f6:	bf04      	itt	eq
 80040f8:	1949      	addeq	r1, r1, r5
 80040fa:	6021      	streq	r1, [r4, #0]
 80040fc:	6054      	str	r4, [r2, #4]
 80040fe:	e7ca      	b.n	8004096 <_free_r+0x26>
 8004100:	b003      	add	sp, #12
 8004102:	bd30      	pop	{r4, r5, pc}
 8004104:	20000230 	.word	0x20000230

08004108 <sbrk_aligned>:
 8004108:	b570      	push	{r4, r5, r6, lr}
 800410a:	4e0e      	ldr	r6, [pc, #56]	; (8004144 <sbrk_aligned+0x3c>)
 800410c:	460c      	mov	r4, r1
 800410e:	6831      	ldr	r1, [r6, #0]
 8004110:	4605      	mov	r5, r0
 8004112:	b911      	cbnz	r1, 800411a <sbrk_aligned+0x12>
 8004114:	f000 fba6 	bl	8004864 <_sbrk_r>
 8004118:	6030      	str	r0, [r6, #0]
 800411a:	4621      	mov	r1, r4
 800411c:	4628      	mov	r0, r5
 800411e:	f000 fba1 	bl	8004864 <_sbrk_r>
 8004122:	1c43      	adds	r3, r0, #1
 8004124:	d00a      	beq.n	800413c <sbrk_aligned+0x34>
 8004126:	1cc4      	adds	r4, r0, #3
 8004128:	f024 0403 	bic.w	r4, r4, #3
 800412c:	42a0      	cmp	r0, r4
 800412e:	d007      	beq.n	8004140 <sbrk_aligned+0x38>
 8004130:	1a21      	subs	r1, r4, r0
 8004132:	4628      	mov	r0, r5
 8004134:	f000 fb96 	bl	8004864 <_sbrk_r>
 8004138:	3001      	adds	r0, #1
 800413a:	d101      	bne.n	8004140 <sbrk_aligned+0x38>
 800413c:	f04f 34ff 	mov.w	r4, #4294967295
 8004140:	4620      	mov	r0, r4
 8004142:	bd70      	pop	{r4, r5, r6, pc}
 8004144:	20000234 	.word	0x20000234

08004148 <_malloc_r>:
 8004148:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800414c:	1ccd      	adds	r5, r1, #3
 800414e:	f025 0503 	bic.w	r5, r5, #3
 8004152:	3508      	adds	r5, #8
 8004154:	2d0c      	cmp	r5, #12
 8004156:	bf38      	it	cc
 8004158:	250c      	movcc	r5, #12
 800415a:	2d00      	cmp	r5, #0
 800415c:	4607      	mov	r7, r0
 800415e:	db01      	blt.n	8004164 <_malloc_r+0x1c>
 8004160:	42a9      	cmp	r1, r5
 8004162:	d905      	bls.n	8004170 <_malloc_r+0x28>
 8004164:	230c      	movs	r3, #12
 8004166:	603b      	str	r3, [r7, #0]
 8004168:	2600      	movs	r6, #0
 800416a:	4630      	mov	r0, r6
 800416c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004170:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004244 <_malloc_r+0xfc>
 8004174:	f000 f868 	bl	8004248 <__malloc_lock>
 8004178:	f8d8 3000 	ldr.w	r3, [r8]
 800417c:	461c      	mov	r4, r3
 800417e:	bb5c      	cbnz	r4, 80041d8 <_malloc_r+0x90>
 8004180:	4629      	mov	r1, r5
 8004182:	4638      	mov	r0, r7
 8004184:	f7ff ffc0 	bl	8004108 <sbrk_aligned>
 8004188:	1c43      	adds	r3, r0, #1
 800418a:	4604      	mov	r4, r0
 800418c:	d155      	bne.n	800423a <_malloc_r+0xf2>
 800418e:	f8d8 4000 	ldr.w	r4, [r8]
 8004192:	4626      	mov	r6, r4
 8004194:	2e00      	cmp	r6, #0
 8004196:	d145      	bne.n	8004224 <_malloc_r+0xdc>
 8004198:	2c00      	cmp	r4, #0
 800419a:	d048      	beq.n	800422e <_malloc_r+0xe6>
 800419c:	6823      	ldr	r3, [r4, #0]
 800419e:	4631      	mov	r1, r6
 80041a0:	4638      	mov	r0, r7
 80041a2:	eb04 0903 	add.w	r9, r4, r3
 80041a6:	f000 fb5d 	bl	8004864 <_sbrk_r>
 80041aa:	4581      	cmp	r9, r0
 80041ac:	d13f      	bne.n	800422e <_malloc_r+0xe6>
 80041ae:	6821      	ldr	r1, [r4, #0]
 80041b0:	1a6d      	subs	r5, r5, r1
 80041b2:	4629      	mov	r1, r5
 80041b4:	4638      	mov	r0, r7
 80041b6:	f7ff ffa7 	bl	8004108 <sbrk_aligned>
 80041ba:	3001      	adds	r0, #1
 80041bc:	d037      	beq.n	800422e <_malloc_r+0xe6>
 80041be:	6823      	ldr	r3, [r4, #0]
 80041c0:	442b      	add	r3, r5
 80041c2:	6023      	str	r3, [r4, #0]
 80041c4:	f8d8 3000 	ldr.w	r3, [r8]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d038      	beq.n	800423e <_malloc_r+0xf6>
 80041cc:	685a      	ldr	r2, [r3, #4]
 80041ce:	42a2      	cmp	r2, r4
 80041d0:	d12b      	bne.n	800422a <_malloc_r+0xe2>
 80041d2:	2200      	movs	r2, #0
 80041d4:	605a      	str	r2, [r3, #4]
 80041d6:	e00f      	b.n	80041f8 <_malloc_r+0xb0>
 80041d8:	6822      	ldr	r2, [r4, #0]
 80041da:	1b52      	subs	r2, r2, r5
 80041dc:	d41f      	bmi.n	800421e <_malloc_r+0xd6>
 80041de:	2a0b      	cmp	r2, #11
 80041e0:	d917      	bls.n	8004212 <_malloc_r+0xca>
 80041e2:	1961      	adds	r1, r4, r5
 80041e4:	42a3      	cmp	r3, r4
 80041e6:	6025      	str	r5, [r4, #0]
 80041e8:	bf18      	it	ne
 80041ea:	6059      	strne	r1, [r3, #4]
 80041ec:	6863      	ldr	r3, [r4, #4]
 80041ee:	bf08      	it	eq
 80041f0:	f8c8 1000 	streq.w	r1, [r8]
 80041f4:	5162      	str	r2, [r4, r5]
 80041f6:	604b      	str	r3, [r1, #4]
 80041f8:	4638      	mov	r0, r7
 80041fa:	f104 060b 	add.w	r6, r4, #11
 80041fe:	f000 f829 	bl	8004254 <__malloc_unlock>
 8004202:	f026 0607 	bic.w	r6, r6, #7
 8004206:	1d23      	adds	r3, r4, #4
 8004208:	1af2      	subs	r2, r6, r3
 800420a:	d0ae      	beq.n	800416a <_malloc_r+0x22>
 800420c:	1b9b      	subs	r3, r3, r6
 800420e:	50a3      	str	r3, [r4, r2]
 8004210:	e7ab      	b.n	800416a <_malloc_r+0x22>
 8004212:	42a3      	cmp	r3, r4
 8004214:	6862      	ldr	r2, [r4, #4]
 8004216:	d1dd      	bne.n	80041d4 <_malloc_r+0x8c>
 8004218:	f8c8 2000 	str.w	r2, [r8]
 800421c:	e7ec      	b.n	80041f8 <_malloc_r+0xb0>
 800421e:	4623      	mov	r3, r4
 8004220:	6864      	ldr	r4, [r4, #4]
 8004222:	e7ac      	b.n	800417e <_malloc_r+0x36>
 8004224:	4634      	mov	r4, r6
 8004226:	6876      	ldr	r6, [r6, #4]
 8004228:	e7b4      	b.n	8004194 <_malloc_r+0x4c>
 800422a:	4613      	mov	r3, r2
 800422c:	e7cc      	b.n	80041c8 <_malloc_r+0x80>
 800422e:	230c      	movs	r3, #12
 8004230:	603b      	str	r3, [r7, #0]
 8004232:	4638      	mov	r0, r7
 8004234:	f000 f80e 	bl	8004254 <__malloc_unlock>
 8004238:	e797      	b.n	800416a <_malloc_r+0x22>
 800423a:	6025      	str	r5, [r4, #0]
 800423c:	e7dc      	b.n	80041f8 <_malloc_r+0xb0>
 800423e:	605b      	str	r3, [r3, #4]
 8004240:	deff      	udf	#255	; 0xff
 8004242:	bf00      	nop
 8004244:	20000230 	.word	0x20000230

08004248 <__malloc_lock>:
 8004248:	4801      	ldr	r0, [pc, #4]	; (8004250 <__malloc_lock+0x8>)
 800424a:	f7ff bf0f 	b.w	800406c <__retarget_lock_acquire_recursive>
 800424e:	bf00      	nop
 8004250:	2000022c 	.word	0x2000022c

08004254 <__malloc_unlock>:
 8004254:	4801      	ldr	r0, [pc, #4]	; (800425c <__malloc_unlock+0x8>)
 8004256:	f7ff bf0a 	b.w	800406e <__retarget_lock_release_recursive>
 800425a:	bf00      	nop
 800425c:	2000022c 	.word	0x2000022c

08004260 <__ssputs_r>:
 8004260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004264:	688e      	ldr	r6, [r1, #8]
 8004266:	461f      	mov	r7, r3
 8004268:	42be      	cmp	r6, r7
 800426a:	680b      	ldr	r3, [r1, #0]
 800426c:	4682      	mov	sl, r0
 800426e:	460c      	mov	r4, r1
 8004270:	4690      	mov	r8, r2
 8004272:	d82c      	bhi.n	80042ce <__ssputs_r+0x6e>
 8004274:	898a      	ldrh	r2, [r1, #12]
 8004276:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800427a:	d026      	beq.n	80042ca <__ssputs_r+0x6a>
 800427c:	6965      	ldr	r5, [r4, #20]
 800427e:	6909      	ldr	r1, [r1, #16]
 8004280:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004284:	eba3 0901 	sub.w	r9, r3, r1
 8004288:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800428c:	1c7b      	adds	r3, r7, #1
 800428e:	444b      	add	r3, r9
 8004290:	106d      	asrs	r5, r5, #1
 8004292:	429d      	cmp	r5, r3
 8004294:	bf38      	it	cc
 8004296:	461d      	movcc	r5, r3
 8004298:	0553      	lsls	r3, r2, #21
 800429a:	d527      	bpl.n	80042ec <__ssputs_r+0x8c>
 800429c:	4629      	mov	r1, r5
 800429e:	f7ff ff53 	bl	8004148 <_malloc_r>
 80042a2:	4606      	mov	r6, r0
 80042a4:	b360      	cbz	r0, 8004300 <__ssputs_r+0xa0>
 80042a6:	6921      	ldr	r1, [r4, #16]
 80042a8:	464a      	mov	r2, r9
 80042aa:	f000 faeb 	bl	8004884 <memcpy>
 80042ae:	89a3      	ldrh	r3, [r4, #12]
 80042b0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80042b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80042b8:	81a3      	strh	r3, [r4, #12]
 80042ba:	6126      	str	r6, [r4, #16]
 80042bc:	6165      	str	r5, [r4, #20]
 80042be:	444e      	add	r6, r9
 80042c0:	eba5 0509 	sub.w	r5, r5, r9
 80042c4:	6026      	str	r6, [r4, #0]
 80042c6:	60a5      	str	r5, [r4, #8]
 80042c8:	463e      	mov	r6, r7
 80042ca:	42be      	cmp	r6, r7
 80042cc:	d900      	bls.n	80042d0 <__ssputs_r+0x70>
 80042ce:	463e      	mov	r6, r7
 80042d0:	6820      	ldr	r0, [r4, #0]
 80042d2:	4632      	mov	r2, r6
 80042d4:	4641      	mov	r1, r8
 80042d6:	f000 faab 	bl	8004830 <memmove>
 80042da:	68a3      	ldr	r3, [r4, #8]
 80042dc:	1b9b      	subs	r3, r3, r6
 80042de:	60a3      	str	r3, [r4, #8]
 80042e0:	6823      	ldr	r3, [r4, #0]
 80042e2:	4433      	add	r3, r6
 80042e4:	6023      	str	r3, [r4, #0]
 80042e6:	2000      	movs	r0, #0
 80042e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042ec:	462a      	mov	r2, r5
 80042ee:	f000 fad7 	bl	80048a0 <_realloc_r>
 80042f2:	4606      	mov	r6, r0
 80042f4:	2800      	cmp	r0, #0
 80042f6:	d1e0      	bne.n	80042ba <__ssputs_r+0x5a>
 80042f8:	6921      	ldr	r1, [r4, #16]
 80042fa:	4650      	mov	r0, sl
 80042fc:	f7ff feb8 	bl	8004070 <_free_r>
 8004300:	230c      	movs	r3, #12
 8004302:	f8ca 3000 	str.w	r3, [sl]
 8004306:	89a3      	ldrh	r3, [r4, #12]
 8004308:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800430c:	81a3      	strh	r3, [r4, #12]
 800430e:	f04f 30ff 	mov.w	r0, #4294967295
 8004312:	e7e9      	b.n	80042e8 <__ssputs_r+0x88>

08004314 <_svfiprintf_r>:
 8004314:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004318:	4698      	mov	r8, r3
 800431a:	898b      	ldrh	r3, [r1, #12]
 800431c:	061b      	lsls	r3, r3, #24
 800431e:	b09d      	sub	sp, #116	; 0x74
 8004320:	4607      	mov	r7, r0
 8004322:	460d      	mov	r5, r1
 8004324:	4614      	mov	r4, r2
 8004326:	d50e      	bpl.n	8004346 <_svfiprintf_r+0x32>
 8004328:	690b      	ldr	r3, [r1, #16]
 800432a:	b963      	cbnz	r3, 8004346 <_svfiprintf_r+0x32>
 800432c:	2140      	movs	r1, #64	; 0x40
 800432e:	f7ff ff0b 	bl	8004148 <_malloc_r>
 8004332:	6028      	str	r0, [r5, #0]
 8004334:	6128      	str	r0, [r5, #16]
 8004336:	b920      	cbnz	r0, 8004342 <_svfiprintf_r+0x2e>
 8004338:	230c      	movs	r3, #12
 800433a:	603b      	str	r3, [r7, #0]
 800433c:	f04f 30ff 	mov.w	r0, #4294967295
 8004340:	e0d0      	b.n	80044e4 <_svfiprintf_r+0x1d0>
 8004342:	2340      	movs	r3, #64	; 0x40
 8004344:	616b      	str	r3, [r5, #20]
 8004346:	2300      	movs	r3, #0
 8004348:	9309      	str	r3, [sp, #36]	; 0x24
 800434a:	2320      	movs	r3, #32
 800434c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004350:	f8cd 800c 	str.w	r8, [sp, #12]
 8004354:	2330      	movs	r3, #48	; 0x30
 8004356:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80044fc <_svfiprintf_r+0x1e8>
 800435a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800435e:	f04f 0901 	mov.w	r9, #1
 8004362:	4623      	mov	r3, r4
 8004364:	469a      	mov	sl, r3
 8004366:	f813 2b01 	ldrb.w	r2, [r3], #1
 800436a:	b10a      	cbz	r2, 8004370 <_svfiprintf_r+0x5c>
 800436c:	2a25      	cmp	r2, #37	; 0x25
 800436e:	d1f9      	bne.n	8004364 <_svfiprintf_r+0x50>
 8004370:	ebba 0b04 	subs.w	fp, sl, r4
 8004374:	d00b      	beq.n	800438e <_svfiprintf_r+0x7a>
 8004376:	465b      	mov	r3, fp
 8004378:	4622      	mov	r2, r4
 800437a:	4629      	mov	r1, r5
 800437c:	4638      	mov	r0, r7
 800437e:	f7ff ff6f 	bl	8004260 <__ssputs_r>
 8004382:	3001      	adds	r0, #1
 8004384:	f000 80a9 	beq.w	80044da <_svfiprintf_r+0x1c6>
 8004388:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800438a:	445a      	add	r2, fp
 800438c:	9209      	str	r2, [sp, #36]	; 0x24
 800438e:	f89a 3000 	ldrb.w	r3, [sl]
 8004392:	2b00      	cmp	r3, #0
 8004394:	f000 80a1 	beq.w	80044da <_svfiprintf_r+0x1c6>
 8004398:	2300      	movs	r3, #0
 800439a:	f04f 32ff 	mov.w	r2, #4294967295
 800439e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80043a2:	f10a 0a01 	add.w	sl, sl, #1
 80043a6:	9304      	str	r3, [sp, #16]
 80043a8:	9307      	str	r3, [sp, #28]
 80043aa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80043ae:	931a      	str	r3, [sp, #104]	; 0x68
 80043b0:	4654      	mov	r4, sl
 80043b2:	2205      	movs	r2, #5
 80043b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80043b8:	4850      	ldr	r0, [pc, #320]	; (80044fc <_svfiprintf_r+0x1e8>)
 80043ba:	f7fb ff09 	bl	80001d0 <memchr>
 80043be:	9a04      	ldr	r2, [sp, #16]
 80043c0:	b9d8      	cbnz	r0, 80043fa <_svfiprintf_r+0xe6>
 80043c2:	06d0      	lsls	r0, r2, #27
 80043c4:	bf44      	itt	mi
 80043c6:	2320      	movmi	r3, #32
 80043c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80043cc:	0711      	lsls	r1, r2, #28
 80043ce:	bf44      	itt	mi
 80043d0:	232b      	movmi	r3, #43	; 0x2b
 80043d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80043d6:	f89a 3000 	ldrb.w	r3, [sl]
 80043da:	2b2a      	cmp	r3, #42	; 0x2a
 80043dc:	d015      	beq.n	800440a <_svfiprintf_r+0xf6>
 80043de:	9a07      	ldr	r2, [sp, #28]
 80043e0:	4654      	mov	r4, sl
 80043e2:	2000      	movs	r0, #0
 80043e4:	f04f 0c0a 	mov.w	ip, #10
 80043e8:	4621      	mov	r1, r4
 80043ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80043ee:	3b30      	subs	r3, #48	; 0x30
 80043f0:	2b09      	cmp	r3, #9
 80043f2:	d94d      	bls.n	8004490 <_svfiprintf_r+0x17c>
 80043f4:	b1b0      	cbz	r0, 8004424 <_svfiprintf_r+0x110>
 80043f6:	9207      	str	r2, [sp, #28]
 80043f8:	e014      	b.n	8004424 <_svfiprintf_r+0x110>
 80043fa:	eba0 0308 	sub.w	r3, r0, r8
 80043fe:	fa09 f303 	lsl.w	r3, r9, r3
 8004402:	4313      	orrs	r3, r2
 8004404:	9304      	str	r3, [sp, #16]
 8004406:	46a2      	mov	sl, r4
 8004408:	e7d2      	b.n	80043b0 <_svfiprintf_r+0x9c>
 800440a:	9b03      	ldr	r3, [sp, #12]
 800440c:	1d19      	adds	r1, r3, #4
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	9103      	str	r1, [sp, #12]
 8004412:	2b00      	cmp	r3, #0
 8004414:	bfbb      	ittet	lt
 8004416:	425b      	neglt	r3, r3
 8004418:	f042 0202 	orrlt.w	r2, r2, #2
 800441c:	9307      	strge	r3, [sp, #28]
 800441e:	9307      	strlt	r3, [sp, #28]
 8004420:	bfb8      	it	lt
 8004422:	9204      	strlt	r2, [sp, #16]
 8004424:	7823      	ldrb	r3, [r4, #0]
 8004426:	2b2e      	cmp	r3, #46	; 0x2e
 8004428:	d10c      	bne.n	8004444 <_svfiprintf_r+0x130>
 800442a:	7863      	ldrb	r3, [r4, #1]
 800442c:	2b2a      	cmp	r3, #42	; 0x2a
 800442e:	d134      	bne.n	800449a <_svfiprintf_r+0x186>
 8004430:	9b03      	ldr	r3, [sp, #12]
 8004432:	1d1a      	adds	r2, r3, #4
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	9203      	str	r2, [sp, #12]
 8004438:	2b00      	cmp	r3, #0
 800443a:	bfb8      	it	lt
 800443c:	f04f 33ff 	movlt.w	r3, #4294967295
 8004440:	3402      	adds	r4, #2
 8004442:	9305      	str	r3, [sp, #20]
 8004444:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800450c <_svfiprintf_r+0x1f8>
 8004448:	7821      	ldrb	r1, [r4, #0]
 800444a:	2203      	movs	r2, #3
 800444c:	4650      	mov	r0, sl
 800444e:	f7fb febf 	bl	80001d0 <memchr>
 8004452:	b138      	cbz	r0, 8004464 <_svfiprintf_r+0x150>
 8004454:	9b04      	ldr	r3, [sp, #16]
 8004456:	eba0 000a 	sub.w	r0, r0, sl
 800445a:	2240      	movs	r2, #64	; 0x40
 800445c:	4082      	lsls	r2, r0
 800445e:	4313      	orrs	r3, r2
 8004460:	3401      	adds	r4, #1
 8004462:	9304      	str	r3, [sp, #16]
 8004464:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004468:	4825      	ldr	r0, [pc, #148]	; (8004500 <_svfiprintf_r+0x1ec>)
 800446a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800446e:	2206      	movs	r2, #6
 8004470:	f7fb feae 	bl	80001d0 <memchr>
 8004474:	2800      	cmp	r0, #0
 8004476:	d038      	beq.n	80044ea <_svfiprintf_r+0x1d6>
 8004478:	4b22      	ldr	r3, [pc, #136]	; (8004504 <_svfiprintf_r+0x1f0>)
 800447a:	bb1b      	cbnz	r3, 80044c4 <_svfiprintf_r+0x1b0>
 800447c:	9b03      	ldr	r3, [sp, #12]
 800447e:	3307      	adds	r3, #7
 8004480:	f023 0307 	bic.w	r3, r3, #7
 8004484:	3308      	adds	r3, #8
 8004486:	9303      	str	r3, [sp, #12]
 8004488:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800448a:	4433      	add	r3, r6
 800448c:	9309      	str	r3, [sp, #36]	; 0x24
 800448e:	e768      	b.n	8004362 <_svfiprintf_r+0x4e>
 8004490:	fb0c 3202 	mla	r2, ip, r2, r3
 8004494:	460c      	mov	r4, r1
 8004496:	2001      	movs	r0, #1
 8004498:	e7a6      	b.n	80043e8 <_svfiprintf_r+0xd4>
 800449a:	2300      	movs	r3, #0
 800449c:	3401      	adds	r4, #1
 800449e:	9305      	str	r3, [sp, #20]
 80044a0:	4619      	mov	r1, r3
 80044a2:	f04f 0c0a 	mov.w	ip, #10
 80044a6:	4620      	mov	r0, r4
 80044a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80044ac:	3a30      	subs	r2, #48	; 0x30
 80044ae:	2a09      	cmp	r2, #9
 80044b0:	d903      	bls.n	80044ba <_svfiprintf_r+0x1a6>
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d0c6      	beq.n	8004444 <_svfiprintf_r+0x130>
 80044b6:	9105      	str	r1, [sp, #20]
 80044b8:	e7c4      	b.n	8004444 <_svfiprintf_r+0x130>
 80044ba:	fb0c 2101 	mla	r1, ip, r1, r2
 80044be:	4604      	mov	r4, r0
 80044c0:	2301      	movs	r3, #1
 80044c2:	e7f0      	b.n	80044a6 <_svfiprintf_r+0x192>
 80044c4:	ab03      	add	r3, sp, #12
 80044c6:	9300      	str	r3, [sp, #0]
 80044c8:	462a      	mov	r2, r5
 80044ca:	4b0f      	ldr	r3, [pc, #60]	; (8004508 <_svfiprintf_r+0x1f4>)
 80044cc:	a904      	add	r1, sp, #16
 80044ce:	4638      	mov	r0, r7
 80044d0:	f3af 8000 	nop.w
 80044d4:	1c42      	adds	r2, r0, #1
 80044d6:	4606      	mov	r6, r0
 80044d8:	d1d6      	bne.n	8004488 <_svfiprintf_r+0x174>
 80044da:	89ab      	ldrh	r3, [r5, #12]
 80044dc:	065b      	lsls	r3, r3, #25
 80044de:	f53f af2d 	bmi.w	800433c <_svfiprintf_r+0x28>
 80044e2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80044e4:	b01d      	add	sp, #116	; 0x74
 80044e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044ea:	ab03      	add	r3, sp, #12
 80044ec:	9300      	str	r3, [sp, #0]
 80044ee:	462a      	mov	r2, r5
 80044f0:	4b05      	ldr	r3, [pc, #20]	; (8004508 <_svfiprintf_r+0x1f4>)
 80044f2:	a904      	add	r1, sp, #16
 80044f4:	4638      	mov	r0, r7
 80044f6:	f000 f879 	bl	80045ec <_printf_i>
 80044fa:	e7eb      	b.n	80044d4 <_svfiprintf_r+0x1c0>
 80044fc:	080049ec 	.word	0x080049ec
 8004500:	080049f6 	.word	0x080049f6
 8004504:	00000000 	.word	0x00000000
 8004508:	08004261 	.word	0x08004261
 800450c:	080049f2 	.word	0x080049f2

08004510 <_printf_common>:
 8004510:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004514:	4616      	mov	r6, r2
 8004516:	4699      	mov	r9, r3
 8004518:	688a      	ldr	r2, [r1, #8]
 800451a:	690b      	ldr	r3, [r1, #16]
 800451c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004520:	4293      	cmp	r3, r2
 8004522:	bfb8      	it	lt
 8004524:	4613      	movlt	r3, r2
 8004526:	6033      	str	r3, [r6, #0]
 8004528:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800452c:	4607      	mov	r7, r0
 800452e:	460c      	mov	r4, r1
 8004530:	b10a      	cbz	r2, 8004536 <_printf_common+0x26>
 8004532:	3301      	adds	r3, #1
 8004534:	6033      	str	r3, [r6, #0]
 8004536:	6823      	ldr	r3, [r4, #0]
 8004538:	0699      	lsls	r1, r3, #26
 800453a:	bf42      	ittt	mi
 800453c:	6833      	ldrmi	r3, [r6, #0]
 800453e:	3302      	addmi	r3, #2
 8004540:	6033      	strmi	r3, [r6, #0]
 8004542:	6825      	ldr	r5, [r4, #0]
 8004544:	f015 0506 	ands.w	r5, r5, #6
 8004548:	d106      	bne.n	8004558 <_printf_common+0x48>
 800454a:	f104 0a19 	add.w	sl, r4, #25
 800454e:	68e3      	ldr	r3, [r4, #12]
 8004550:	6832      	ldr	r2, [r6, #0]
 8004552:	1a9b      	subs	r3, r3, r2
 8004554:	42ab      	cmp	r3, r5
 8004556:	dc26      	bgt.n	80045a6 <_printf_common+0x96>
 8004558:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800455c:	1e13      	subs	r3, r2, #0
 800455e:	6822      	ldr	r2, [r4, #0]
 8004560:	bf18      	it	ne
 8004562:	2301      	movne	r3, #1
 8004564:	0692      	lsls	r2, r2, #26
 8004566:	d42b      	bmi.n	80045c0 <_printf_common+0xb0>
 8004568:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800456c:	4649      	mov	r1, r9
 800456e:	4638      	mov	r0, r7
 8004570:	47c0      	blx	r8
 8004572:	3001      	adds	r0, #1
 8004574:	d01e      	beq.n	80045b4 <_printf_common+0xa4>
 8004576:	6823      	ldr	r3, [r4, #0]
 8004578:	6922      	ldr	r2, [r4, #16]
 800457a:	f003 0306 	and.w	r3, r3, #6
 800457e:	2b04      	cmp	r3, #4
 8004580:	bf02      	ittt	eq
 8004582:	68e5      	ldreq	r5, [r4, #12]
 8004584:	6833      	ldreq	r3, [r6, #0]
 8004586:	1aed      	subeq	r5, r5, r3
 8004588:	68a3      	ldr	r3, [r4, #8]
 800458a:	bf0c      	ite	eq
 800458c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004590:	2500      	movne	r5, #0
 8004592:	4293      	cmp	r3, r2
 8004594:	bfc4      	itt	gt
 8004596:	1a9b      	subgt	r3, r3, r2
 8004598:	18ed      	addgt	r5, r5, r3
 800459a:	2600      	movs	r6, #0
 800459c:	341a      	adds	r4, #26
 800459e:	42b5      	cmp	r5, r6
 80045a0:	d11a      	bne.n	80045d8 <_printf_common+0xc8>
 80045a2:	2000      	movs	r0, #0
 80045a4:	e008      	b.n	80045b8 <_printf_common+0xa8>
 80045a6:	2301      	movs	r3, #1
 80045a8:	4652      	mov	r2, sl
 80045aa:	4649      	mov	r1, r9
 80045ac:	4638      	mov	r0, r7
 80045ae:	47c0      	blx	r8
 80045b0:	3001      	adds	r0, #1
 80045b2:	d103      	bne.n	80045bc <_printf_common+0xac>
 80045b4:	f04f 30ff 	mov.w	r0, #4294967295
 80045b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045bc:	3501      	adds	r5, #1
 80045be:	e7c6      	b.n	800454e <_printf_common+0x3e>
 80045c0:	18e1      	adds	r1, r4, r3
 80045c2:	1c5a      	adds	r2, r3, #1
 80045c4:	2030      	movs	r0, #48	; 0x30
 80045c6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80045ca:	4422      	add	r2, r4
 80045cc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80045d0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80045d4:	3302      	adds	r3, #2
 80045d6:	e7c7      	b.n	8004568 <_printf_common+0x58>
 80045d8:	2301      	movs	r3, #1
 80045da:	4622      	mov	r2, r4
 80045dc:	4649      	mov	r1, r9
 80045de:	4638      	mov	r0, r7
 80045e0:	47c0      	blx	r8
 80045e2:	3001      	adds	r0, #1
 80045e4:	d0e6      	beq.n	80045b4 <_printf_common+0xa4>
 80045e6:	3601      	adds	r6, #1
 80045e8:	e7d9      	b.n	800459e <_printf_common+0x8e>
	...

080045ec <_printf_i>:
 80045ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80045f0:	7e0f      	ldrb	r7, [r1, #24]
 80045f2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80045f4:	2f78      	cmp	r7, #120	; 0x78
 80045f6:	4691      	mov	r9, r2
 80045f8:	4680      	mov	r8, r0
 80045fa:	460c      	mov	r4, r1
 80045fc:	469a      	mov	sl, r3
 80045fe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004602:	d807      	bhi.n	8004614 <_printf_i+0x28>
 8004604:	2f62      	cmp	r7, #98	; 0x62
 8004606:	d80a      	bhi.n	800461e <_printf_i+0x32>
 8004608:	2f00      	cmp	r7, #0
 800460a:	f000 80d4 	beq.w	80047b6 <_printf_i+0x1ca>
 800460e:	2f58      	cmp	r7, #88	; 0x58
 8004610:	f000 80c0 	beq.w	8004794 <_printf_i+0x1a8>
 8004614:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004618:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800461c:	e03a      	b.n	8004694 <_printf_i+0xa8>
 800461e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004622:	2b15      	cmp	r3, #21
 8004624:	d8f6      	bhi.n	8004614 <_printf_i+0x28>
 8004626:	a101      	add	r1, pc, #4	; (adr r1, 800462c <_printf_i+0x40>)
 8004628:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800462c:	08004685 	.word	0x08004685
 8004630:	08004699 	.word	0x08004699
 8004634:	08004615 	.word	0x08004615
 8004638:	08004615 	.word	0x08004615
 800463c:	08004615 	.word	0x08004615
 8004640:	08004615 	.word	0x08004615
 8004644:	08004699 	.word	0x08004699
 8004648:	08004615 	.word	0x08004615
 800464c:	08004615 	.word	0x08004615
 8004650:	08004615 	.word	0x08004615
 8004654:	08004615 	.word	0x08004615
 8004658:	0800479d 	.word	0x0800479d
 800465c:	080046c5 	.word	0x080046c5
 8004660:	08004757 	.word	0x08004757
 8004664:	08004615 	.word	0x08004615
 8004668:	08004615 	.word	0x08004615
 800466c:	080047bf 	.word	0x080047bf
 8004670:	08004615 	.word	0x08004615
 8004674:	080046c5 	.word	0x080046c5
 8004678:	08004615 	.word	0x08004615
 800467c:	08004615 	.word	0x08004615
 8004680:	0800475f 	.word	0x0800475f
 8004684:	682b      	ldr	r3, [r5, #0]
 8004686:	1d1a      	adds	r2, r3, #4
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	602a      	str	r2, [r5, #0]
 800468c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004690:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004694:	2301      	movs	r3, #1
 8004696:	e09f      	b.n	80047d8 <_printf_i+0x1ec>
 8004698:	6820      	ldr	r0, [r4, #0]
 800469a:	682b      	ldr	r3, [r5, #0]
 800469c:	0607      	lsls	r7, r0, #24
 800469e:	f103 0104 	add.w	r1, r3, #4
 80046a2:	6029      	str	r1, [r5, #0]
 80046a4:	d501      	bpl.n	80046aa <_printf_i+0xbe>
 80046a6:	681e      	ldr	r6, [r3, #0]
 80046a8:	e003      	b.n	80046b2 <_printf_i+0xc6>
 80046aa:	0646      	lsls	r6, r0, #25
 80046ac:	d5fb      	bpl.n	80046a6 <_printf_i+0xba>
 80046ae:	f9b3 6000 	ldrsh.w	r6, [r3]
 80046b2:	2e00      	cmp	r6, #0
 80046b4:	da03      	bge.n	80046be <_printf_i+0xd2>
 80046b6:	232d      	movs	r3, #45	; 0x2d
 80046b8:	4276      	negs	r6, r6
 80046ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80046be:	485a      	ldr	r0, [pc, #360]	; (8004828 <_printf_i+0x23c>)
 80046c0:	230a      	movs	r3, #10
 80046c2:	e012      	b.n	80046ea <_printf_i+0xfe>
 80046c4:	682b      	ldr	r3, [r5, #0]
 80046c6:	6820      	ldr	r0, [r4, #0]
 80046c8:	1d19      	adds	r1, r3, #4
 80046ca:	6029      	str	r1, [r5, #0]
 80046cc:	0605      	lsls	r5, r0, #24
 80046ce:	d501      	bpl.n	80046d4 <_printf_i+0xe8>
 80046d0:	681e      	ldr	r6, [r3, #0]
 80046d2:	e002      	b.n	80046da <_printf_i+0xee>
 80046d4:	0641      	lsls	r1, r0, #25
 80046d6:	d5fb      	bpl.n	80046d0 <_printf_i+0xe4>
 80046d8:	881e      	ldrh	r6, [r3, #0]
 80046da:	4853      	ldr	r0, [pc, #332]	; (8004828 <_printf_i+0x23c>)
 80046dc:	2f6f      	cmp	r7, #111	; 0x6f
 80046de:	bf0c      	ite	eq
 80046e0:	2308      	moveq	r3, #8
 80046e2:	230a      	movne	r3, #10
 80046e4:	2100      	movs	r1, #0
 80046e6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80046ea:	6865      	ldr	r5, [r4, #4]
 80046ec:	60a5      	str	r5, [r4, #8]
 80046ee:	2d00      	cmp	r5, #0
 80046f0:	bfa2      	ittt	ge
 80046f2:	6821      	ldrge	r1, [r4, #0]
 80046f4:	f021 0104 	bicge.w	r1, r1, #4
 80046f8:	6021      	strge	r1, [r4, #0]
 80046fa:	b90e      	cbnz	r6, 8004700 <_printf_i+0x114>
 80046fc:	2d00      	cmp	r5, #0
 80046fe:	d04b      	beq.n	8004798 <_printf_i+0x1ac>
 8004700:	4615      	mov	r5, r2
 8004702:	fbb6 f1f3 	udiv	r1, r6, r3
 8004706:	fb03 6711 	mls	r7, r3, r1, r6
 800470a:	5dc7      	ldrb	r7, [r0, r7]
 800470c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004710:	4637      	mov	r7, r6
 8004712:	42bb      	cmp	r3, r7
 8004714:	460e      	mov	r6, r1
 8004716:	d9f4      	bls.n	8004702 <_printf_i+0x116>
 8004718:	2b08      	cmp	r3, #8
 800471a:	d10b      	bne.n	8004734 <_printf_i+0x148>
 800471c:	6823      	ldr	r3, [r4, #0]
 800471e:	07de      	lsls	r6, r3, #31
 8004720:	d508      	bpl.n	8004734 <_printf_i+0x148>
 8004722:	6923      	ldr	r3, [r4, #16]
 8004724:	6861      	ldr	r1, [r4, #4]
 8004726:	4299      	cmp	r1, r3
 8004728:	bfde      	ittt	le
 800472a:	2330      	movle	r3, #48	; 0x30
 800472c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004730:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004734:	1b52      	subs	r2, r2, r5
 8004736:	6122      	str	r2, [r4, #16]
 8004738:	f8cd a000 	str.w	sl, [sp]
 800473c:	464b      	mov	r3, r9
 800473e:	aa03      	add	r2, sp, #12
 8004740:	4621      	mov	r1, r4
 8004742:	4640      	mov	r0, r8
 8004744:	f7ff fee4 	bl	8004510 <_printf_common>
 8004748:	3001      	adds	r0, #1
 800474a:	d14a      	bne.n	80047e2 <_printf_i+0x1f6>
 800474c:	f04f 30ff 	mov.w	r0, #4294967295
 8004750:	b004      	add	sp, #16
 8004752:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004756:	6823      	ldr	r3, [r4, #0]
 8004758:	f043 0320 	orr.w	r3, r3, #32
 800475c:	6023      	str	r3, [r4, #0]
 800475e:	4833      	ldr	r0, [pc, #204]	; (800482c <_printf_i+0x240>)
 8004760:	2778      	movs	r7, #120	; 0x78
 8004762:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004766:	6823      	ldr	r3, [r4, #0]
 8004768:	6829      	ldr	r1, [r5, #0]
 800476a:	061f      	lsls	r7, r3, #24
 800476c:	f851 6b04 	ldr.w	r6, [r1], #4
 8004770:	d402      	bmi.n	8004778 <_printf_i+0x18c>
 8004772:	065f      	lsls	r7, r3, #25
 8004774:	bf48      	it	mi
 8004776:	b2b6      	uxthmi	r6, r6
 8004778:	07df      	lsls	r7, r3, #31
 800477a:	bf48      	it	mi
 800477c:	f043 0320 	orrmi.w	r3, r3, #32
 8004780:	6029      	str	r1, [r5, #0]
 8004782:	bf48      	it	mi
 8004784:	6023      	strmi	r3, [r4, #0]
 8004786:	b91e      	cbnz	r6, 8004790 <_printf_i+0x1a4>
 8004788:	6823      	ldr	r3, [r4, #0]
 800478a:	f023 0320 	bic.w	r3, r3, #32
 800478e:	6023      	str	r3, [r4, #0]
 8004790:	2310      	movs	r3, #16
 8004792:	e7a7      	b.n	80046e4 <_printf_i+0xf8>
 8004794:	4824      	ldr	r0, [pc, #144]	; (8004828 <_printf_i+0x23c>)
 8004796:	e7e4      	b.n	8004762 <_printf_i+0x176>
 8004798:	4615      	mov	r5, r2
 800479a:	e7bd      	b.n	8004718 <_printf_i+0x12c>
 800479c:	682b      	ldr	r3, [r5, #0]
 800479e:	6826      	ldr	r6, [r4, #0]
 80047a0:	6961      	ldr	r1, [r4, #20]
 80047a2:	1d18      	adds	r0, r3, #4
 80047a4:	6028      	str	r0, [r5, #0]
 80047a6:	0635      	lsls	r5, r6, #24
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	d501      	bpl.n	80047b0 <_printf_i+0x1c4>
 80047ac:	6019      	str	r1, [r3, #0]
 80047ae:	e002      	b.n	80047b6 <_printf_i+0x1ca>
 80047b0:	0670      	lsls	r0, r6, #25
 80047b2:	d5fb      	bpl.n	80047ac <_printf_i+0x1c0>
 80047b4:	8019      	strh	r1, [r3, #0]
 80047b6:	2300      	movs	r3, #0
 80047b8:	6123      	str	r3, [r4, #16]
 80047ba:	4615      	mov	r5, r2
 80047bc:	e7bc      	b.n	8004738 <_printf_i+0x14c>
 80047be:	682b      	ldr	r3, [r5, #0]
 80047c0:	1d1a      	adds	r2, r3, #4
 80047c2:	602a      	str	r2, [r5, #0]
 80047c4:	681d      	ldr	r5, [r3, #0]
 80047c6:	6862      	ldr	r2, [r4, #4]
 80047c8:	2100      	movs	r1, #0
 80047ca:	4628      	mov	r0, r5
 80047cc:	f7fb fd00 	bl	80001d0 <memchr>
 80047d0:	b108      	cbz	r0, 80047d6 <_printf_i+0x1ea>
 80047d2:	1b40      	subs	r0, r0, r5
 80047d4:	6060      	str	r0, [r4, #4]
 80047d6:	6863      	ldr	r3, [r4, #4]
 80047d8:	6123      	str	r3, [r4, #16]
 80047da:	2300      	movs	r3, #0
 80047dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80047e0:	e7aa      	b.n	8004738 <_printf_i+0x14c>
 80047e2:	6923      	ldr	r3, [r4, #16]
 80047e4:	462a      	mov	r2, r5
 80047e6:	4649      	mov	r1, r9
 80047e8:	4640      	mov	r0, r8
 80047ea:	47d0      	blx	sl
 80047ec:	3001      	adds	r0, #1
 80047ee:	d0ad      	beq.n	800474c <_printf_i+0x160>
 80047f0:	6823      	ldr	r3, [r4, #0]
 80047f2:	079b      	lsls	r3, r3, #30
 80047f4:	d413      	bmi.n	800481e <_printf_i+0x232>
 80047f6:	68e0      	ldr	r0, [r4, #12]
 80047f8:	9b03      	ldr	r3, [sp, #12]
 80047fa:	4298      	cmp	r0, r3
 80047fc:	bfb8      	it	lt
 80047fe:	4618      	movlt	r0, r3
 8004800:	e7a6      	b.n	8004750 <_printf_i+0x164>
 8004802:	2301      	movs	r3, #1
 8004804:	4632      	mov	r2, r6
 8004806:	4649      	mov	r1, r9
 8004808:	4640      	mov	r0, r8
 800480a:	47d0      	blx	sl
 800480c:	3001      	adds	r0, #1
 800480e:	d09d      	beq.n	800474c <_printf_i+0x160>
 8004810:	3501      	adds	r5, #1
 8004812:	68e3      	ldr	r3, [r4, #12]
 8004814:	9903      	ldr	r1, [sp, #12]
 8004816:	1a5b      	subs	r3, r3, r1
 8004818:	42ab      	cmp	r3, r5
 800481a:	dcf2      	bgt.n	8004802 <_printf_i+0x216>
 800481c:	e7eb      	b.n	80047f6 <_printf_i+0x20a>
 800481e:	2500      	movs	r5, #0
 8004820:	f104 0619 	add.w	r6, r4, #25
 8004824:	e7f5      	b.n	8004812 <_printf_i+0x226>
 8004826:	bf00      	nop
 8004828:	080049fd 	.word	0x080049fd
 800482c:	08004a0e 	.word	0x08004a0e

08004830 <memmove>:
 8004830:	4288      	cmp	r0, r1
 8004832:	b510      	push	{r4, lr}
 8004834:	eb01 0402 	add.w	r4, r1, r2
 8004838:	d902      	bls.n	8004840 <memmove+0x10>
 800483a:	4284      	cmp	r4, r0
 800483c:	4623      	mov	r3, r4
 800483e:	d807      	bhi.n	8004850 <memmove+0x20>
 8004840:	1e43      	subs	r3, r0, #1
 8004842:	42a1      	cmp	r1, r4
 8004844:	d008      	beq.n	8004858 <memmove+0x28>
 8004846:	f811 2b01 	ldrb.w	r2, [r1], #1
 800484a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800484e:	e7f8      	b.n	8004842 <memmove+0x12>
 8004850:	4402      	add	r2, r0
 8004852:	4601      	mov	r1, r0
 8004854:	428a      	cmp	r2, r1
 8004856:	d100      	bne.n	800485a <memmove+0x2a>
 8004858:	bd10      	pop	{r4, pc}
 800485a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800485e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004862:	e7f7      	b.n	8004854 <memmove+0x24>

08004864 <_sbrk_r>:
 8004864:	b538      	push	{r3, r4, r5, lr}
 8004866:	4d06      	ldr	r5, [pc, #24]	; (8004880 <_sbrk_r+0x1c>)
 8004868:	2300      	movs	r3, #0
 800486a:	4604      	mov	r4, r0
 800486c:	4608      	mov	r0, r1
 800486e:	602b      	str	r3, [r5, #0]
 8004870:	f7fc fa9e 	bl	8000db0 <_sbrk>
 8004874:	1c43      	adds	r3, r0, #1
 8004876:	d102      	bne.n	800487e <_sbrk_r+0x1a>
 8004878:	682b      	ldr	r3, [r5, #0]
 800487a:	b103      	cbz	r3, 800487e <_sbrk_r+0x1a>
 800487c:	6023      	str	r3, [r4, #0]
 800487e:	bd38      	pop	{r3, r4, r5, pc}
 8004880:	20000228 	.word	0x20000228

08004884 <memcpy>:
 8004884:	440a      	add	r2, r1
 8004886:	4291      	cmp	r1, r2
 8004888:	f100 33ff 	add.w	r3, r0, #4294967295
 800488c:	d100      	bne.n	8004890 <memcpy+0xc>
 800488e:	4770      	bx	lr
 8004890:	b510      	push	{r4, lr}
 8004892:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004896:	f803 4f01 	strb.w	r4, [r3, #1]!
 800489a:	4291      	cmp	r1, r2
 800489c:	d1f9      	bne.n	8004892 <memcpy+0xe>
 800489e:	bd10      	pop	{r4, pc}

080048a0 <_realloc_r>:
 80048a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80048a4:	4680      	mov	r8, r0
 80048a6:	4614      	mov	r4, r2
 80048a8:	460e      	mov	r6, r1
 80048aa:	b921      	cbnz	r1, 80048b6 <_realloc_r+0x16>
 80048ac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80048b0:	4611      	mov	r1, r2
 80048b2:	f7ff bc49 	b.w	8004148 <_malloc_r>
 80048b6:	b92a      	cbnz	r2, 80048c4 <_realloc_r+0x24>
 80048b8:	f7ff fbda 	bl	8004070 <_free_r>
 80048bc:	4625      	mov	r5, r4
 80048be:	4628      	mov	r0, r5
 80048c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80048c4:	f000 f81b 	bl	80048fe <_malloc_usable_size_r>
 80048c8:	4284      	cmp	r4, r0
 80048ca:	4607      	mov	r7, r0
 80048cc:	d802      	bhi.n	80048d4 <_realloc_r+0x34>
 80048ce:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80048d2:	d812      	bhi.n	80048fa <_realloc_r+0x5a>
 80048d4:	4621      	mov	r1, r4
 80048d6:	4640      	mov	r0, r8
 80048d8:	f7ff fc36 	bl	8004148 <_malloc_r>
 80048dc:	4605      	mov	r5, r0
 80048de:	2800      	cmp	r0, #0
 80048e0:	d0ed      	beq.n	80048be <_realloc_r+0x1e>
 80048e2:	42bc      	cmp	r4, r7
 80048e4:	4622      	mov	r2, r4
 80048e6:	4631      	mov	r1, r6
 80048e8:	bf28      	it	cs
 80048ea:	463a      	movcs	r2, r7
 80048ec:	f7ff ffca 	bl	8004884 <memcpy>
 80048f0:	4631      	mov	r1, r6
 80048f2:	4640      	mov	r0, r8
 80048f4:	f7ff fbbc 	bl	8004070 <_free_r>
 80048f8:	e7e1      	b.n	80048be <_realloc_r+0x1e>
 80048fa:	4635      	mov	r5, r6
 80048fc:	e7df      	b.n	80048be <_realloc_r+0x1e>

080048fe <_malloc_usable_size_r>:
 80048fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004902:	1f18      	subs	r0, r3, #4
 8004904:	2b00      	cmp	r3, #0
 8004906:	bfbc      	itt	lt
 8004908:	580b      	ldrlt	r3, [r1, r0]
 800490a:	18c0      	addlt	r0, r0, r3
 800490c:	4770      	bx	lr
	...

08004910 <_init>:
 8004910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004912:	bf00      	nop
 8004914:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004916:	bc08      	pop	{r3}
 8004918:	469e      	mov	lr, r3
 800491a:	4770      	bx	lr

0800491c <_fini>:
 800491c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800491e:	bf00      	nop
 8004920:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004922:	bc08      	pop	{r3}
 8004924:	469e      	mov	lr, r3
 8004926:	4770      	bx	lr
