{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719500772216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719500772221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 12:06:12 2024 " "Processing started: Thu Jun 27 12:06:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719500772221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719500772221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 4bit_multiplier -c 4bit_multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off 4bit_multiplier -c 4bit_multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719500772221 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1719500772528 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1719500772529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file soma4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SOMA4BITS " "Found entity 1: SOMA4BITS" {  } { { "SOMA4BITS.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/SOMA4BITS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719500780934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719500780934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file soma1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SOMA1BIT " "Found entity 1: SOMA1BIT" {  } { { "SOMA1BIT.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/SOMA1BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719500780935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719500780935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 seg " "Found entity 1: seg" {  } { { "seg.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719500780936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719500780936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piso.bdf 1 1 " "Found 1 design units, including 1 entities, in source file piso.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PISO " "Found entity 1: PISO" {  } { { "PISO.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/PISO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719500780937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719500780937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timing_reference10hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timing_reference10hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference10hz-freq_div " "Found design unit 1: Timing_Reference10hz-freq_div" {  } { { "Timing_Reference10hz.vhd" "" { Text "K:/intelFPGA_lite/18.1/multiplier/Timing_Reference10hz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719500781315 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference10hz " "Found entity 1: Timing_Reference10hz" {  } { { "Timing_Reference10hz.vhd" "" { Text "K:/intelFPGA_lite/18.1/multiplier/Timing_Reference10hz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719500781315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719500781315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bit_multiplier.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4bit_multiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bit_multiplier " "Found entity 1: 4bit_multiplier" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719500781316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719500781316 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "PIPOSO.bdf " "Can't analyze file -- file PIPOSO.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1719500781319 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "datapath;bdf.bdf " "Can't analyze file -- file datapath;bdf.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1719500781321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719500781322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719500781322 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "PREGISTER.bdf " "Can't analyze file -- file PREGISTER.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1719500781324 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "QREGISTER.bdf " "Can't analyze file -- file QREGISTER.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1719500781326 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "AUXREGISTER.bdf " "Can't analyze file -- file AUXREGISTER.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1719500781328 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.bdf " "Entity \"mux\" obtained from \"mux.bdf\" instead of from Quartus Prime megafunction library" {  } { { "mux.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/mux.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1719500781329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719500781329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719500781329 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "final_product.bdf " "Can't analyze file -- file final_product.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1719500781331 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Plow.bdf " "Can't analyze file -- file Plow.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1719500781334 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "4bit_multiplier " "Elaborating entity \"4bit_multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1719500781361 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "seg inst2 " "Block or symbol \"seg\" of instance \"inst2\" overlaps another block or symbol" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { 576 160 256 736 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1719500781364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg seg:inst2 " "Elaborating entity \"seg\" for hierarchy \"seg:inst2\"" {  } { { "4bit_multiplier.bdf" "inst2" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { 576 160 256 736 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719500781369 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst14 " "Block or symbol \"AND3\" of instance \"inst14\" overlaps another block or symbol" {  } { { "seg.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/seg.bdf" { { 480 368 432 528 "inst14" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1719500781369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:inst9 " "Elaborating entity \"datapath\" for hierarchy \"datapath:inst9\"" {  } { { "4bit_multiplier.bdf" "inst9" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { 96 800 928 352 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719500781371 ""}
{ "Warning" "WSGN_SEARCH_FILE" "down_ctr2bit.vhd 2 1 " "Using design file down_ctr2bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 down_ctr2bit-rtl " "Found design unit 1: down_ctr2bit-rtl" {  } { { "down_ctr2bit.vhd" "" { Text "K:/intelFPGA_lite/18.1/multiplier/down_ctr2bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719500781380 ""} { "Info" "ISGN_ENTITY_NAME" "1 down_ctr2bit " "Found entity 1: down_ctr2bit" {  } { { "down_ctr2bit.vhd" "" { Text "K:/intelFPGA_lite/18.1/multiplier/down_ctr2bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719500781380 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1719500781380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_ctr2bit datapath:inst9\|down_ctr2bit:instinstinst " "Elaborating entity \"down_ctr2bit\" for hierarchy \"datapath:inst9\|down_ctr2bit:instinstinst\"" {  } { { "datapath.bdf" "instinstinst" { Schematic "K:/intelFPGA_lite/18.1/multiplier/datapath.bdf" { { 72 392 552 184 "instinstinst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719500781381 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable down_ctr2bit.vhd(20) " "VHDL Process Statement warning at down_ctr2bit.vhd(20): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "down_ctr2bit.vhd" "" { Text "K:/intelFPGA_lite/18.1/multiplier/down_ctr2bit.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719500781382 "|4bit_multiplier|datapath:inst6|down_ctr2bit:instinstinst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PISO datapath:inst9\|PISO:inst1 " "Elaborating entity \"PISO\" for hierarchy \"datapath:inst9\|PISO:inst1\"" {  } { { "datapath.bdf" "inst1" { Schematic "K:/intelFPGA_lite/18.1/multiplier/datapath.bdf" { { 8 1400 1496 264 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719500781382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOMA4BITS datapath:inst9\|SOMA4BITS:inst3 " "Elaborating entity \"SOMA4BITS\" for hierarchy \"datapath:inst9\|SOMA4BITS:inst3\"" {  } { { "datapath.bdf" "inst3" { Schematic "K:/intelFPGA_lite/18.1/multiplier/datapath.bdf" { { 256 528 672 448 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719500781383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOMA1BIT datapath:inst9\|SOMA4BITS:inst3\|SOMA1BIT:inst " "Elaborating entity \"SOMA1BIT\" for hierarchy \"datapath:inst9\|SOMA4BITS:inst3\|SOMA1BIT:inst\"" {  } { { "SOMA4BITS.bdf" "inst" { Schematic "K:/intelFPGA_lite/18.1/multiplier/SOMA4BITS.bdf" { { 96 448 544 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719500781384 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pipo.bdf 1 1 " "Using design file pipo.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PIPO " "Found entity 1: PIPO" {  } { { "pipo.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/pipo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719500781394 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1719500781394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPO datapath:inst9\|PIPO:inst2 " "Elaborating entity \"PIPO\" for hierarchy \"datapath:inst9\|PIPO:inst2\"" {  } { { "datapath.bdf" "inst2" { Schematic "K:/intelFPGA_lite/18.1/multiplier/datapath.bdf" { { 320 168 280 448 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719500781394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux datapath:inst9\|mux:inst12 " "Elaborating entity \"mux\" for hierarchy \"datapath:inst9\|mux:inst12\"" {  } { { "datapath.bdf" "inst12" { Schematic "K:/intelFPGA_lite/18.1/multiplier/datapath.bdf" { { 320 32 128 448 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719500781395 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controller.vhd 2 1 " "Using design file controller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-funcionamento " "Found design unit 1: controller-funcionamento" {  } { { "controller.vhd" "" { Text "K:/intelFPGA_lite/18.1/multiplier/controller.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719500781405 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "K:/intelFPGA_lite/18.1/multiplier/controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719500781405 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1719500781405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst " "Elaborating entity \"controller\" for hierarchy \"controller:inst\"" {  } { { "4bit_multiplier.bdf" "inst" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { 16 392 560 128 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719500781405 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX10_PIN_C18 VCC " "Pin \"HEX10_PIN_C18\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { -256 -736 -557 -240 "HEX10_PIN_C18" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500781824 "|4bit_multiplier|HEX10_PIN_C18"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX11_PIN_D18 VCC " "Pin \"HEX11_PIN_D18\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { -240 -736 -560 -224 "HEX11_PIN_D18" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500781824 "|4bit_multiplier|HEX11_PIN_D18"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX12_PIN_E18 VCC " "Pin \"HEX12_PIN_E18\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { -224 -736 -560 -208 "HEX12_PIN_E18" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500781824 "|4bit_multiplier|HEX12_PIN_E18"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX13_PIN_B16 VCC " "Pin \"HEX13_PIN_B16\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { -208 -736 -560 -192 "HEX13_PIN_B16" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500781824 "|4bit_multiplier|HEX13_PIN_B16"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX14_PIN_A17 VCC " "Pin \"HEX14_PIN_A17\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { -192 -736 -560 -176 "HEX14_PIN_A17" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500781824 "|4bit_multiplier|HEX14_PIN_A17"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX15_PIN_A18 VCC " "Pin \"HEX15_PIN_A18\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { -176 -736 -560 -160 "HEX15_PIN_A18\n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500781824 "|4bit_multiplier|HEX15_PIN_A18"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX16_PIN_B17 VCC " "Pin \"HEX16_PIN_B17\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { -160 -736 -560 -144 "HEX16_PIN_B17" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500781824 "|4bit_multiplier|HEX16_PIN_B17"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX17_PIN_A16 VCC " "Pin \"HEX17_PIN_A16\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { -144 -736 -560 -128 "HEX17_PIN_A16" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500781824 "|4bit_multiplier|HEX17_PIN_A16"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX37_PIN_D22 VCC " "Pin \"HEX37_PIN_D22\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { -16 -736 -560 0 "HEX37_PIN_D22" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500781824 "|4bit_multiplier|HEX37_PIN_D22"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX07_PIN_D15 VCC " "Pin \"HEX07_PIN_D15\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { 0 -736 -560 16 "HEX07_PIN_D15" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500781824 "|4bit_multiplier|HEX07_PIN_D15"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX27_PIN_A19 VCC " "Pin \"HEX27_PIN_A19\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { 16 -736 -560 32 "HEX27_PIN_A19" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500781824 "|4bit_multiplier|HEX27_PIN_A19"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX47_PIN_F17 VCC " "Pin \"HEX47_PIN_F17\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { 32 -736 -560 48 "HEX47_PIN_F17" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500781824 "|4bit_multiplier|HEX47_PIN_F17"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX57_PIN_L19 VCC " "Pin \"HEX57_PIN_L19\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { 48 -736 -560 64 "HEX57_PIN_L19" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500781824 "|4bit_multiplier|HEX57_PIN_L19"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR1_PIN_A9 VCC " "Pin \"LEDR1_PIN_A9\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { 80 -736 -560 96 "LEDR1_PIN_A9" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500781824 "|4bit_multiplier|LEDR1_PIN_A9"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR0_PIN_A8 VCC " "Pin \"LEDR0_PIN_A8\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { 64 -736 -560 80 "LEDR0_PIN_A8" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500781824 "|4bit_multiplier|LEDR0_PIN_A8"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR2_PIN_A10 VCC " "Pin \"LEDR2_PIN_A10\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { 96 -736 -560 112 "LEDR2_PIN_A10" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500781824 "|4bit_multiplier|LEDR2_PIN_A10"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR3_PIN_B10 VCC " "Pin \"LEDR3_PIN_B10\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { 112 -736 -560 128 "LEDR3_PIN_B10" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500781824 "|4bit_multiplier|LEDR3_PIN_B10"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR4_PIN_D13 VCC " "Pin \"LEDR4_PIN_D13\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { 128 -736 -560 144 "LEDR4_PIN_D13" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500781824 "|4bit_multiplier|LEDR4_PIN_D13"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR5_PIN_C13 VCC " "Pin \"LEDR5_PIN_C13\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { 144 -736 -560 160 "LEDR5_PIN_C13" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500781824 "|4bit_multiplier|LEDR5_PIN_C13"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR6_PIN_E14 VCC " "Pin \"LEDR6_PIN_E14\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { 160 -736 -560 176 "LEDR6_PIN_E14" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500781824 "|4bit_multiplier|LEDR6_PIN_E14"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR7_PIN_D14 VCC " "Pin \"LEDR7_PIN_D14\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { 176 -736 -560 192 "LEDR7_PIN_D14" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500781824 "|4bit_multiplier|LEDR7_PIN_D14"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR8_PIN_A11 VCC " "Pin \"LEDR8_PIN_A11\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { 192 -736 -560 208 "LEDR8_PIN_A11" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500781824 "|4bit_multiplier|LEDR8_PIN_A11"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR9_PIN_B11 VCC " "Pin \"LEDR9_PIN_B11\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { 208 -736 -560 224 "LEDR9_PIN_B11" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500781824 "|4bit_multiplier|LEDR9_PIN_B11"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX30_PIN_F21 VCC " "Pin \"HEX30_PIN_F21\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { -128 -736 -560 -112 "HEX30_PIN_F21" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500781824 "|4bit_multiplier|HEX30_PIN_F21"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX31_PIN_E22 VCC " "Pin \"HEX31_PIN_E22\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { -112 -736 -560 -96 "HEX31_PIN_E22" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500781824 "|4bit_multiplier|HEX31_PIN_E22"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX32_PIN_E21 VCC " "Pin \"HEX32_PIN_E21\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { -96 -736 -560 -80 "HEX32_PIN_E21" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500781824 "|4bit_multiplier|HEX32_PIN_E21"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX33_PIN_C19 VCC " "Pin \"HEX33_PIN_C19\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { -80 -736 -560 -64 "HEX33_PIN_C19" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500781824 "|4bit_multiplier|HEX33_PIN_C19"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX34_PIN_C20 VCC " "Pin \"HEX34_PIN_C20\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { -64 -736 -560 -48 "HEX34_PIN_C20" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500781824 "|4bit_multiplier|HEX34_PIN_C20"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX35_PIN_D19 VCC " "Pin \"HEX35_PIN_D19\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { -48 -736 -560 -32 "HEX35_PIN_D19" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500781824 "|4bit_multiplier|HEX35_PIN_D19"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX36_PIN_E17 VCC " "Pin \"HEX36_PIN_E17\" is stuck at VCC" {  } { { "4bit_multiplier.bdf" "" { Schematic "K:/intelFPGA_lite/18.1/multiplier/4bit_multiplier.bdf" { { -32 -736 -560 -16 "HEX36_PIN_E17" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719500781824 "|4bit_multiplier|HEX36_PIN_E17"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1719500781824 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1719500781876 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1719500782256 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719500782256 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1719500782279 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1719500782279 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1719500782279 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1719500782279 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719500782296 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 12:06:22 2024 " "Processing ended: Thu Jun 27 12:06:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719500782296 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719500782296 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719500782296 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1719500782296 ""}
