[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/YosysBigSimPong/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PP0103] ${SURELOG_DIR}/third_party/tests/YosysBigSim/verilog-pong/sim/bench.v:5: Undefining an unknown macro "WRITE_FRAMES_PPM".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/verilog-pong/rtl/data.v:1:1: No timescale set for "font_rom".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/verilog-pong/rtl/text_graph.v:1:1: No timescale set for "text_graph".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/verilog-pong/rtl/vga_sync.v:1:1: No timescale set for "vga_sync".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/verilog-pong/sim/bench.v:8:1: No timescale set for "testbench".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/verilog-pong/rtl/debounce.v:2:1: Compile module "work@debounce".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/verilog-pong/rtl/data.v:1:1: Compile module "work@font_rom".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/verilog-pong/rtl/pong_graph.v:2:1: Compile module "work@pong_graph".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/verilog-pong/sim/bench.v:8:1: Compile module "work@testbench".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/verilog-pong/rtl/text_graph.v:1:1: Compile module "work@text_graph".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/verilog-pong/rtl/top.v:2:1: Compile module "work@top".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/verilog-pong/rtl/vga_sync.v:1:1: Compile module "work@vga_sync".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysBigSim/verilog-pong/sim/bench.v:8:1: Top level module "work@testbench".

[WRN:EL0505] ${SURELOG_DIR}/third_party/tests/YosysBigSim/verilog-pong/rtl/front_rom.v:1:1: Multiply defined module "work@font_rom",
             ${SURELOG_DIR}/third_party/tests/YosysBigSim/verilog-pong/rtl/data.v:1:1: previous definition.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 4.

[NTE:EL0510] Nb instances: 10.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                16
array_net                                              1
assign_stmt                                            3
assignment                                          2214
begin                                                 52
bit_select                                            18
case_item                                           2075
case_stmt                                              4
constant                                            4960
cont_assign                                           62
delay_control                                          2
design                                                 1
event_control                                         18
for_stmt                                               3
forever_stmt                                           1
if_else                                               28
if_stmt                                               18
initial                                                4
int_typespec                                          42
integer_typespec                                       6
integer_var                                            5
logic_net                                            271
logic_typespec                                       254
module_inst                                           29
operation                                            316
param_assign                                          46
parameter                                             46
part_select                                           37
port                                                 131
range                                                227
ref_module                                             4
ref_obj                                             3248
ref_var                                                3
repeat                                                 2
sys_func_call                                          7
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/YosysBigSimPong/slpp_unit/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 5
