
NRF_and_LoRa_RX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000089a0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009dc  08008aac  08008aac  00018aac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009488  08009488  000200b4  2**0
                  CONTENTS
  4 .ARM          00000000  08009488  08009488  000200b4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009488  08009488  000200b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009488  08009488  00019488  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800948c  0800948c  0001948c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b4  20000000  08009490  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000918  200000b4  08009544  000200b4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200009cc  08009544  000209cc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018685  00000000  00000000  000200dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032be  00000000  00000000  00038762  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013c8  00000000  00000000  0003ba20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012b0  00000000  00000000  0003cde8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019be7  00000000  00000000  0003e098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018d15  00000000  00000000  00057c7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090616  00000000  00000000  00070994  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00100faa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000058e4  00000000  00000000  00101000  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000b4 	.word	0x200000b4
 8000128:	00000000 	.word	0x00000000
 800012c:	08008a94 	.word	0x08008a94

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000b8 	.word	0x200000b8
 8000148:	08008a94 	.word	0x08008a94

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__aeabi_drsub>:
 800015c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000160:	e002      	b.n	8000168 <__adddf3>
 8000162:	bf00      	nop

08000164 <__aeabi_dsub>:
 8000164:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000168 <__adddf3>:
 8000168:	b530      	push	{r4, r5, lr}
 800016a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800016e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000172:	ea94 0f05 	teq	r4, r5
 8000176:	bf08      	it	eq
 8000178:	ea90 0f02 	teqeq	r0, r2
 800017c:	bf1f      	itttt	ne
 800017e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000182:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000186:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800018e:	f000 80e2 	beq.w	8000356 <__adddf3+0x1ee>
 8000192:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000196:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019a:	bfb8      	it	lt
 800019c:	426d      	neglt	r5, r5
 800019e:	dd0c      	ble.n	80001ba <__adddf3+0x52>
 80001a0:	442c      	add	r4, r5
 80001a2:	ea80 0202 	eor.w	r2, r0, r2
 80001a6:	ea81 0303 	eor.w	r3, r1, r3
 80001aa:	ea82 0000 	eor.w	r0, r2, r0
 80001ae:	ea83 0101 	eor.w	r1, r3, r1
 80001b2:	ea80 0202 	eor.w	r2, r0, r2
 80001b6:	ea81 0303 	eor.w	r3, r1, r3
 80001ba:	2d36      	cmp	r5, #54	; 0x36
 80001bc:	bf88      	it	hi
 80001be:	bd30      	pophi	{r4, r5, pc}
 80001c0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001c8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001cc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d0:	d002      	beq.n	80001d8 <__adddf3+0x70>
 80001d2:	4240      	negs	r0, r0
 80001d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001d8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e4:	d002      	beq.n	80001ec <__adddf3+0x84>
 80001e6:	4252      	negs	r2, r2
 80001e8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001ec:	ea94 0f05 	teq	r4, r5
 80001f0:	f000 80a7 	beq.w	8000342 <__adddf3+0x1da>
 80001f4:	f1a4 0401 	sub.w	r4, r4, #1
 80001f8:	f1d5 0e20 	rsbs	lr, r5, #32
 80001fc:	db0d      	blt.n	800021a <__adddf3+0xb2>
 80001fe:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000202:	fa22 f205 	lsr.w	r2, r2, r5
 8000206:	1880      	adds	r0, r0, r2
 8000208:	f141 0100 	adc.w	r1, r1, #0
 800020c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000210:	1880      	adds	r0, r0, r2
 8000212:	fa43 f305 	asr.w	r3, r3, r5
 8000216:	4159      	adcs	r1, r3
 8000218:	e00e      	b.n	8000238 <__adddf3+0xd0>
 800021a:	f1a5 0520 	sub.w	r5, r5, #32
 800021e:	f10e 0e20 	add.w	lr, lr, #32
 8000222:	2a01      	cmp	r2, #1
 8000224:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000228:	bf28      	it	cs
 800022a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800022e:	fa43 f305 	asr.w	r3, r3, r5
 8000232:	18c0      	adds	r0, r0, r3
 8000234:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000238:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800023c:	d507      	bpl.n	800024e <__adddf3+0xe6>
 800023e:	f04f 0e00 	mov.w	lr, #0
 8000242:	f1dc 0c00 	rsbs	ip, ip, #0
 8000246:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024a:	eb6e 0101 	sbc.w	r1, lr, r1
 800024e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000252:	d31b      	bcc.n	800028c <__adddf3+0x124>
 8000254:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000258:	d30c      	bcc.n	8000274 <__adddf3+0x10c>
 800025a:	0849      	lsrs	r1, r1, #1
 800025c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000260:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000264:	f104 0401 	add.w	r4, r4, #1
 8000268:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800026c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000270:	f080 809a 	bcs.w	80003a8 <__adddf3+0x240>
 8000274:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000278:	bf08      	it	eq
 800027a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800027e:	f150 0000 	adcs.w	r0, r0, #0
 8000282:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000286:	ea41 0105 	orr.w	r1, r1, r5
 800028a:	bd30      	pop	{r4, r5, pc}
 800028c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000290:	4140      	adcs	r0, r0
 8000292:	eb41 0101 	adc.w	r1, r1, r1
 8000296:	3c01      	subs	r4, #1
 8000298:	bf28      	it	cs
 800029a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800029e:	d2e9      	bcs.n	8000274 <__adddf3+0x10c>
 80002a0:	f091 0f00 	teq	r1, #0
 80002a4:	bf04      	itt	eq
 80002a6:	4601      	moveq	r1, r0
 80002a8:	2000      	moveq	r0, #0
 80002aa:	fab1 f381 	clz	r3, r1
 80002ae:	bf08      	it	eq
 80002b0:	3320      	addeq	r3, #32
 80002b2:	f1a3 030b 	sub.w	r3, r3, #11
 80002b6:	f1b3 0220 	subs.w	r2, r3, #32
 80002ba:	da0c      	bge.n	80002d6 <__adddf3+0x16e>
 80002bc:	320c      	adds	r2, #12
 80002be:	dd08      	ble.n	80002d2 <__adddf3+0x16a>
 80002c0:	f102 0c14 	add.w	ip, r2, #20
 80002c4:	f1c2 020c 	rsb	r2, r2, #12
 80002c8:	fa01 f00c 	lsl.w	r0, r1, ip
 80002cc:	fa21 f102 	lsr.w	r1, r1, r2
 80002d0:	e00c      	b.n	80002ec <__adddf3+0x184>
 80002d2:	f102 0214 	add.w	r2, r2, #20
 80002d6:	bfd8      	it	le
 80002d8:	f1c2 0c20 	rsble	ip, r2, #32
 80002dc:	fa01 f102 	lsl.w	r1, r1, r2
 80002e0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e4:	bfdc      	itt	le
 80002e6:	ea41 010c 	orrle.w	r1, r1, ip
 80002ea:	4090      	lslle	r0, r2
 80002ec:	1ae4      	subs	r4, r4, r3
 80002ee:	bfa2      	ittt	ge
 80002f0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f4:	4329      	orrge	r1, r5
 80002f6:	bd30      	popge	{r4, r5, pc}
 80002f8:	ea6f 0404 	mvn.w	r4, r4
 80002fc:	3c1f      	subs	r4, #31
 80002fe:	da1c      	bge.n	800033a <__adddf3+0x1d2>
 8000300:	340c      	adds	r4, #12
 8000302:	dc0e      	bgt.n	8000322 <__adddf3+0x1ba>
 8000304:	f104 0414 	add.w	r4, r4, #20
 8000308:	f1c4 0220 	rsb	r2, r4, #32
 800030c:	fa20 f004 	lsr.w	r0, r0, r4
 8000310:	fa01 f302 	lsl.w	r3, r1, r2
 8000314:	ea40 0003 	orr.w	r0, r0, r3
 8000318:	fa21 f304 	lsr.w	r3, r1, r4
 800031c:	ea45 0103 	orr.w	r1, r5, r3
 8000320:	bd30      	pop	{r4, r5, pc}
 8000322:	f1c4 040c 	rsb	r4, r4, #12
 8000326:	f1c4 0220 	rsb	r2, r4, #32
 800032a:	fa20 f002 	lsr.w	r0, r0, r2
 800032e:	fa01 f304 	lsl.w	r3, r1, r4
 8000332:	ea40 0003 	orr.w	r0, r0, r3
 8000336:	4629      	mov	r1, r5
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	fa21 f004 	lsr.w	r0, r1, r4
 800033e:	4629      	mov	r1, r5
 8000340:	bd30      	pop	{r4, r5, pc}
 8000342:	f094 0f00 	teq	r4, #0
 8000346:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034a:	bf06      	itte	eq
 800034c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000350:	3401      	addeq	r4, #1
 8000352:	3d01      	subne	r5, #1
 8000354:	e74e      	b.n	80001f4 <__adddf3+0x8c>
 8000356:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035a:	bf18      	it	ne
 800035c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000360:	d029      	beq.n	80003b6 <__adddf3+0x24e>
 8000362:	ea94 0f05 	teq	r4, r5
 8000366:	bf08      	it	eq
 8000368:	ea90 0f02 	teqeq	r0, r2
 800036c:	d005      	beq.n	800037a <__adddf3+0x212>
 800036e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000372:	bf04      	itt	eq
 8000374:	4619      	moveq	r1, r3
 8000376:	4610      	moveq	r0, r2
 8000378:	bd30      	pop	{r4, r5, pc}
 800037a:	ea91 0f03 	teq	r1, r3
 800037e:	bf1e      	ittt	ne
 8000380:	2100      	movne	r1, #0
 8000382:	2000      	movne	r0, #0
 8000384:	bd30      	popne	{r4, r5, pc}
 8000386:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038a:	d105      	bne.n	8000398 <__adddf3+0x230>
 800038c:	0040      	lsls	r0, r0, #1
 800038e:	4149      	adcs	r1, r1
 8000390:	bf28      	it	cs
 8000392:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000396:	bd30      	pop	{r4, r5, pc}
 8000398:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800039c:	bf3c      	itt	cc
 800039e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a2:	bd30      	popcc	{r4, r5, pc}
 80003a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003ac:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b0:	f04f 0000 	mov.w	r0, #0
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ba:	bf1a      	itte	ne
 80003bc:	4619      	movne	r1, r3
 80003be:	4610      	movne	r0, r2
 80003c0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c4:	bf1c      	itt	ne
 80003c6:	460b      	movne	r3, r1
 80003c8:	4602      	movne	r2, r0
 80003ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003ce:	bf06      	itte	eq
 80003d0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d4:	ea91 0f03 	teqeq	r1, r3
 80003d8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	bf00      	nop

080003e0 <__aeabi_ui2d>:
 80003e0:	f090 0f00 	teq	r0, #0
 80003e4:	bf04      	itt	eq
 80003e6:	2100      	moveq	r1, #0
 80003e8:	4770      	bxeq	lr
 80003ea:	b530      	push	{r4, r5, lr}
 80003ec:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f4:	f04f 0500 	mov.w	r5, #0
 80003f8:	f04f 0100 	mov.w	r1, #0
 80003fc:	e750      	b.n	80002a0 <__adddf3+0x138>
 80003fe:	bf00      	nop

08000400 <__aeabi_i2d>:
 8000400:	f090 0f00 	teq	r0, #0
 8000404:	bf04      	itt	eq
 8000406:	2100      	moveq	r1, #0
 8000408:	4770      	bxeq	lr
 800040a:	b530      	push	{r4, r5, lr}
 800040c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000410:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000414:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000418:	bf48      	it	mi
 800041a:	4240      	negmi	r0, r0
 800041c:	f04f 0100 	mov.w	r1, #0
 8000420:	e73e      	b.n	80002a0 <__adddf3+0x138>
 8000422:	bf00      	nop

08000424 <__aeabi_f2d>:
 8000424:	0042      	lsls	r2, r0, #1
 8000426:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042a:	ea4f 0131 	mov.w	r1, r1, rrx
 800042e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000432:	bf1f      	itttt	ne
 8000434:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000438:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800043c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000440:	4770      	bxne	lr
 8000442:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000446:	bf08      	it	eq
 8000448:	4770      	bxeq	lr
 800044a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800044e:	bf04      	itt	eq
 8000450:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 7460 	mov.w	r4, #896	; 0x380
 800045c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000460:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000464:	e71c      	b.n	80002a0 <__adddf3+0x138>
 8000466:	bf00      	nop

08000468 <__aeabi_ul2d>:
 8000468:	ea50 0201 	orrs.w	r2, r0, r1
 800046c:	bf08      	it	eq
 800046e:	4770      	bxeq	lr
 8000470:	b530      	push	{r4, r5, lr}
 8000472:	f04f 0500 	mov.w	r5, #0
 8000476:	e00a      	b.n	800048e <__aeabi_l2d+0x16>

08000478 <__aeabi_l2d>:
 8000478:	ea50 0201 	orrs.w	r2, r0, r1
 800047c:	bf08      	it	eq
 800047e:	4770      	bxeq	lr
 8000480:	b530      	push	{r4, r5, lr}
 8000482:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000486:	d502      	bpl.n	800048e <__aeabi_l2d+0x16>
 8000488:	4240      	negs	r0, r0
 800048a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800048e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000492:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000496:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049a:	f43f aed8 	beq.w	800024e <__adddf3+0xe6>
 800049e:	f04f 0203 	mov.w	r2, #3
 80004a2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a6:	bf18      	it	ne
 80004a8:	3203      	addne	r2, #3
 80004aa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ae:	bf18      	it	ne
 80004b0:	3203      	addne	r2, #3
 80004b2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004b6:	f1c2 0320 	rsb	r3, r2, #32
 80004ba:	fa00 fc03 	lsl.w	ip, r0, r3
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 fe03 	lsl.w	lr, r1, r3
 80004c6:	ea40 000e 	orr.w	r0, r0, lr
 80004ca:	fa21 f102 	lsr.w	r1, r1, r2
 80004ce:	4414      	add	r4, r2
 80004d0:	e6bd      	b.n	800024e <__adddf3+0xe6>
 80004d2:	bf00      	nop

080004d4 <__aeabi_d2f>:
 80004d4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80004d8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80004dc:	bf24      	itt	cs
 80004de:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80004e2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80004e6:	d90d      	bls.n	8000504 <__aeabi_d2f+0x30>
 80004e8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80004ec:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80004f0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80004f4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80004f8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80004fc:	bf08      	it	eq
 80004fe:	f020 0001 	biceq.w	r0, r0, #1
 8000502:	4770      	bx	lr
 8000504:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000508:	d121      	bne.n	800054e <__aeabi_d2f+0x7a>
 800050a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800050e:	bfbc      	itt	lt
 8000510:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000514:	4770      	bxlt	lr
 8000516:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800051a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800051e:	f1c2 0218 	rsb	r2, r2, #24
 8000522:	f1c2 0c20 	rsb	ip, r2, #32
 8000526:	fa10 f30c 	lsls.w	r3, r0, ip
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	bf18      	it	ne
 8000530:	f040 0001 	orrne.w	r0, r0, #1
 8000534:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000538:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800053c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000540:	ea40 000c 	orr.w	r0, r0, ip
 8000544:	fa23 f302 	lsr.w	r3, r3, r2
 8000548:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800054c:	e7cc      	b.n	80004e8 <__aeabi_d2f+0x14>
 800054e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000552:	d107      	bne.n	8000564 <__aeabi_d2f+0x90>
 8000554:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000558:	bf1e      	ittt	ne
 800055a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800055e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000562:	4770      	bxne	lr
 8000564:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000568:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800056c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <__aeabi_frsub>:
 8000574:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000578:	e002      	b.n	8000580 <__addsf3>
 800057a:	bf00      	nop

0800057c <__aeabi_fsub>:
 800057c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000580 <__addsf3>:
 8000580:	0042      	lsls	r2, r0, #1
 8000582:	bf1f      	itttt	ne
 8000584:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000588:	ea92 0f03 	teqne	r2, r3
 800058c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000590:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000594:	d06a      	beq.n	800066c <__addsf3+0xec>
 8000596:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800059a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800059e:	bfc1      	itttt	gt
 80005a0:	18d2      	addgt	r2, r2, r3
 80005a2:	4041      	eorgt	r1, r0
 80005a4:	4048      	eorgt	r0, r1
 80005a6:	4041      	eorgt	r1, r0
 80005a8:	bfb8      	it	lt
 80005aa:	425b      	neglt	r3, r3
 80005ac:	2b19      	cmp	r3, #25
 80005ae:	bf88      	it	hi
 80005b0:	4770      	bxhi	lr
 80005b2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80005b6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80005ba:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80005be:	bf18      	it	ne
 80005c0:	4240      	negne	r0, r0
 80005c2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80005c6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80005ca:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80005ce:	bf18      	it	ne
 80005d0:	4249      	negne	r1, r1
 80005d2:	ea92 0f03 	teq	r2, r3
 80005d6:	d03f      	beq.n	8000658 <__addsf3+0xd8>
 80005d8:	f1a2 0201 	sub.w	r2, r2, #1
 80005dc:	fa41 fc03 	asr.w	ip, r1, r3
 80005e0:	eb10 000c 	adds.w	r0, r0, ip
 80005e4:	f1c3 0320 	rsb	r3, r3, #32
 80005e8:	fa01 f103 	lsl.w	r1, r1, r3
 80005ec:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80005f0:	d502      	bpl.n	80005f8 <__addsf3+0x78>
 80005f2:	4249      	negs	r1, r1
 80005f4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80005f8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80005fc:	d313      	bcc.n	8000626 <__addsf3+0xa6>
 80005fe:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000602:	d306      	bcc.n	8000612 <__addsf3+0x92>
 8000604:	0840      	lsrs	r0, r0, #1
 8000606:	ea4f 0131 	mov.w	r1, r1, rrx
 800060a:	f102 0201 	add.w	r2, r2, #1
 800060e:	2afe      	cmp	r2, #254	; 0xfe
 8000610:	d251      	bcs.n	80006b6 <__addsf3+0x136>
 8000612:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000616:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800061a:	bf08      	it	eq
 800061c:	f020 0001 	biceq.w	r0, r0, #1
 8000620:	ea40 0003 	orr.w	r0, r0, r3
 8000624:	4770      	bx	lr
 8000626:	0049      	lsls	r1, r1, #1
 8000628:	eb40 0000 	adc.w	r0, r0, r0
 800062c:	3a01      	subs	r2, #1
 800062e:	bf28      	it	cs
 8000630:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000634:	d2ed      	bcs.n	8000612 <__addsf3+0x92>
 8000636:	fab0 fc80 	clz	ip, r0
 800063a:	f1ac 0c08 	sub.w	ip, ip, #8
 800063e:	ebb2 020c 	subs.w	r2, r2, ip
 8000642:	fa00 f00c 	lsl.w	r0, r0, ip
 8000646:	bfaa      	itet	ge
 8000648:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 800064c:	4252      	neglt	r2, r2
 800064e:	4318      	orrge	r0, r3
 8000650:	bfbc      	itt	lt
 8000652:	40d0      	lsrlt	r0, r2
 8000654:	4318      	orrlt	r0, r3
 8000656:	4770      	bx	lr
 8000658:	f092 0f00 	teq	r2, #0
 800065c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000660:	bf06      	itte	eq
 8000662:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000666:	3201      	addeq	r2, #1
 8000668:	3b01      	subne	r3, #1
 800066a:	e7b5      	b.n	80005d8 <__addsf3+0x58>
 800066c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000670:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000674:	bf18      	it	ne
 8000676:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800067a:	d021      	beq.n	80006c0 <__addsf3+0x140>
 800067c:	ea92 0f03 	teq	r2, r3
 8000680:	d004      	beq.n	800068c <__addsf3+0x10c>
 8000682:	f092 0f00 	teq	r2, #0
 8000686:	bf08      	it	eq
 8000688:	4608      	moveq	r0, r1
 800068a:	4770      	bx	lr
 800068c:	ea90 0f01 	teq	r0, r1
 8000690:	bf1c      	itt	ne
 8000692:	2000      	movne	r0, #0
 8000694:	4770      	bxne	lr
 8000696:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800069a:	d104      	bne.n	80006a6 <__addsf3+0x126>
 800069c:	0040      	lsls	r0, r0, #1
 800069e:	bf28      	it	cs
 80006a0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 80006a4:	4770      	bx	lr
 80006a6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 80006aa:	bf3c      	itt	cc
 80006ac:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80006b0:	4770      	bxcc	lr
 80006b2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80006b6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80006ba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80006be:	4770      	bx	lr
 80006c0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80006c4:	bf16      	itet	ne
 80006c6:	4608      	movne	r0, r1
 80006c8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80006cc:	4601      	movne	r1, r0
 80006ce:	0242      	lsls	r2, r0, #9
 80006d0:	bf06      	itte	eq
 80006d2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80006d6:	ea90 0f01 	teqeq	r0, r1
 80006da:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80006de:	4770      	bx	lr

080006e0 <__aeabi_ui2f>:
 80006e0:	f04f 0300 	mov.w	r3, #0
 80006e4:	e004      	b.n	80006f0 <__aeabi_i2f+0x8>
 80006e6:	bf00      	nop

080006e8 <__aeabi_i2f>:
 80006e8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80006ec:	bf48      	it	mi
 80006ee:	4240      	negmi	r0, r0
 80006f0:	ea5f 0c00 	movs.w	ip, r0
 80006f4:	bf08      	it	eq
 80006f6:	4770      	bxeq	lr
 80006f8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80006fc:	4601      	mov	r1, r0
 80006fe:	f04f 0000 	mov.w	r0, #0
 8000702:	e01c      	b.n	800073e <__aeabi_l2f+0x2a>

08000704 <__aeabi_ul2f>:
 8000704:	ea50 0201 	orrs.w	r2, r0, r1
 8000708:	bf08      	it	eq
 800070a:	4770      	bxeq	lr
 800070c:	f04f 0300 	mov.w	r3, #0
 8000710:	e00a      	b.n	8000728 <__aeabi_l2f+0x14>
 8000712:	bf00      	nop

08000714 <__aeabi_l2f>:
 8000714:	ea50 0201 	orrs.w	r2, r0, r1
 8000718:	bf08      	it	eq
 800071a:	4770      	bxeq	lr
 800071c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000720:	d502      	bpl.n	8000728 <__aeabi_l2f+0x14>
 8000722:	4240      	negs	r0, r0
 8000724:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000728:	ea5f 0c01 	movs.w	ip, r1
 800072c:	bf02      	ittt	eq
 800072e:	4684      	moveq	ip, r0
 8000730:	4601      	moveq	r1, r0
 8000732:	2000      	moveq	r0, #0
 8000734:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000738:	bf08      	it	eq
 800073a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800073e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000742:	fabc f28c 	clz	r2, ip
 8000746:	3a08      	subs	r2, #8
 8000748:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 800074c:	db10      	blt.n	8000770 <__aeabi_l2f+0x5c>
 800074e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000752:	4463      	add	r3, ip
 8000754:	fa00 fc02 	lsl.w	ip, r0, r2
 8000758:	f1c2 0220 	rsb	r2, r2, #32
 800075c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000760:	fa20 f202 	lsr.w	r2, r0, r2
 8000764:	eb43 0002 	adc.w	r0, r3, r2
 8000768:	bf08      	it	eq
 800076a:	f020 0001 	biceq.w	r0, r0, #1
 800076e:	4770      	bx	lr
 8000770:	f102 0220 	add.w	r2, r2, #32
 8000774:	fa01 fc02 	lsl.w	ip, r1, r2
 8000778:	f1c2 0220 	rsb	r2, r2, #32
 800077c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000780:	fa21 f202 	lsr.w	r2, r1, r2
 8000784:	eb43 0002 	adc.w	r0, r3, r2
 8000788:	bf08      	it	eq
 800078a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800078e:	4770      	bx	lr

08000790 <__aeabi_fmul>:
 8000790:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000794:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000798:	bf1e      	ittt	ne
 800079a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800079e:	ea92 0f0c 	teqne	r2, ip
 80007a2:	ea93 0f0c 	teqne	r3, ip
 80007a6:	d06f      	beq.n	8000888 <__aeabi_fmul+0xf8>
 80007a8:	441a      	add	r2, r3
 80007aa:	ea80 0c01 	eor.w	ip, r0, r1
 80007ae:	0240      	lsls	r0, r0, #9
 80007b0:	bf18      	it	ne
 80007b2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80007b6:	d01e      	beq.n	80007f6 <__aeabi_fmul+0x66>
 80007b8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80007bc:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80007c0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80007c4:	fba0 3101 	umull	r3, r1, r0, r1
 80007c8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80007cc:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80007d0:	bf3e      	ittt	cc
 80007d2:	0049      	lslcc	r1, r1, #1
 80007d4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80007d8:	005b      	lslcc	r3, r3, #1
 80007da:	ea40 0001 	orr.w	r0, r0, r1
 80007de:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80007e2:	2afd      	cmp	r2, #253	; 0xfd
 80007e4:	d81d      	bhi.n	8000822 <__aeabi_fmul+0x92>
 80007e6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80007ea:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80007ee:	bf08      	it	eq
 80007f0:	f020 0001 	biceq.w	r0, r0, #1
 80007f4:	4770      	bx	lr
 80007f6:	f090 0f00 	teq	r0, #0
 80007fa:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80007fe:	bf08      	it	eq
 8000800:	0249      	lsleq	r1, r1, #9
 8000802:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000806:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800080a:	3a7f      	subs	r2, #127	; 0x7f
 800080c:	bfc2      	ittt	gt
 800080e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000812:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000816:	4770      	bxgt	lr
 8000818:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800081c:	f04f 0300 	mov.w	r3, #0
 8000820:	3a01      	subs	r2, #1
 8000822:	dc5d      	bgt.n	80008e0 <__aeabi_fmul+0x150>
 8000824:	f112 0f19 	cmn.w	r2, #25
 8000828:	bfdc      	itt	le
 800082a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800082e:	4770      	bxle	lr
 8000830:	f1c2 0200 	rsb	r2, r2, #0
 8000834:	0041      	lsls	r1, r0, #1
 8000836:	fa21 f102 	lsr.w	r1, r1, r2
 800083a:	f1c2 0220 	rsb	r2, r2, #32
 800083e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000842:	ea5f 0031 	movs.w	r0, r1, rrx
 8000846:	f140 0000 	adc.w	r0, r0, #0
 800084a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800084e:	bf08      	it	eq
 8000850:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000854:	4770      	bx	lr
 8000856:	f092 0f00 	teq	r2, #0
 800085a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800085e:	bf02      	ittt	eq
 8000860:	0040      	lsleq	r0, r0, #1
 8000862:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000866:	3a01      	subeq	r2, #1
 8000868:	d0f9      	beq.n	800085e <__aeabi_fmul+0xce>
 800086a:	ea40 000c 	orr.w	r0, r0, ip
 800086e:	f093 0f00 	teq	r3, #0
 8000872:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000876:	bf02      	ittt	eq
 8000878:	0049      	lsleq	r1, r1, #1
 800087a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800087e:	3b01      	subeq	r3, #1
 8000880:	d0f9      	beq.n	8000876 <__aeabi_fmul+0xe6>
 8000882:	ea41 010c 	orr.w	r1, r1, ip
 8000886:	e78f      	b.n	80007a8 <__aeabi_fmul+0x18>
 8000888:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800088c:	ea92 0f0c 	teq	r2, ip
 8000890:	bf18      	it	ne
 8000892:	ea93 0f0c 	teqne	r3, ip
 8000896:	d00a      	beq.n	80008ae <__aeabi_fmul+0x11e>
 8000898:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800089c:	bf18      	it	ne
 800089e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80008a2:	d1d8      	bne.n	8000856 <__aeabi_fmul+0xc6>
 80008a4:	ea80 0001 	eor.w	r0, r0, r1
 80008a8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80008ac:	4770      	bx	lr
 80008ae:	f090 0f00 	teq	r0, #0
 80008b2:	bf17      	itett	ne
 80008b4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80008b8:	4608      	moveq	r0, r1
 80008ba:	f091 0f00 	teqne	r1, #0
 80008be:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80008c2:	d014      	beq.n	80008ee <__aeabi_fmul+0x15e>
 80008c4:	ea92 0f0c 	teq	r2, ip
 80008c8:	d101      	bne.n	80008ce <__aeabi_fmul+0x13e>
 80008ca:	0242      	lsls	r2, r0, #9
 80008cc:	d10f      	bne.n	80008ee <__aeabi_fmul+0x15e>
 80008ce:	ea93 0f0c 	teq	r3, ip
 80008d2:	d103      	bne.n	80008dc <__aeabi_fmul+0x14c>
 80008d4:	024b      	lsls	r3, r1, #9
 80008d6:	bf18      	it	ne
 80008d8:	4608      	movne	r0, r1
 80008da:	d108      	bne.n	80008ee <__aeabi_fmul+0x15e>
 80008dc:	ea80 0001 	eor.w	r0, r0, r1
 80008e0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80008e4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80008e8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80008ec:	4770      	bx	lr
 80008ee:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80008f2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80008f6:	4770      	bx	lr

080008f8 <__aeabi_fdiv>:
 80008f8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008fc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000900:	bf1e      	ittt	ne
 8000902:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000906:	ea92 0f0c 	teqne	r2, ip
 800090a:	ea93 0f0c 	teqne	r3, ip
 800090e:	d069      	beq.n	80009e4 <__aeabi_fdiv+0xec>
 8000910:	eba2 0203 	sub.w	r2, r2, r3
 8000914:	ea80 0c01 	eor.w	ip, r0, r1
 8000918:	0249      	lsls	r1, r1, #9
 800091a:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800091e:	d037      	beq.n	8000990 <__aeabi_fdiv+0x98>
 8000920:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000924:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000928:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 800092c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000930:	428b      	cmp	r3, r1
 8000932:	bf38      	it	cc
 8000934:	005b      	lslcc	r3, r3, #1
 8000936:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 800093a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800093e:	428b      	cmp	r3, r1
 8000940:	bf24      	itt	cs
 8000942:	1a5b      	subcs	r3, r3, r1
 8000944:	ea40 000c 	orrcs.w	r0, r0, ip
 8000948:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 800094c:	bf24      	itt	cs
 800094e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000952:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000956:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800095a:	bf24      	itt	cs
 800095c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000960:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000964:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000968:	bf24      	itt	cs
 800096a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800096e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000972:	011b      	lsls	r3, r3, #4
 8000974:	bf18      	it	ne
 8000976:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800097a:	d1e0      	bne.n	800093e <__aeabi_fdiv+0x46>
 800097c:	2afd      	cmp	r2, #253	; 0xfd
 800097e:	f63f af50 	bhi.w	8000822 <__aeabi_fmul+0x92>
 8000982:	428b      	cmp	r3, r1
 8000984:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000988:	bf08      	it	eq
 800098a:	f020 0001 	biceq.w	r0, r0, #1
 800098e:	4770      	bx	lr
 8000990:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000994:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000998:	327f      	adds	r2, #127	; 0x7f
 800099a:	bfc2      	ittt	gt
 800099c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80009a0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80009a4:	4770      	bxgt	lr
 80009a6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009aa:	f04f 0300 	mov.w	r3, #0
 80009ae:	3a01      	subs	r2, #1
 80009b0:	e737      	b.n	8000822 <__aeabi_fmul+0x92>
 80009b2:	f092 0f00 	teq	r2, #0
 80009b6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80009ba:	bf02      	ittt	eq
 80009bc:	0040      	lsleq	r0, r0, #1
 80009be:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80009c2:	3a01      	subeq	r2, #1
 80009c4:	d0f9      	beq.n	80009ba <__aeabi_fdiv+0xc2>
 80009c6:	ea40 000c 	orr.w	r0, r0, ip
 80009ca:	f093 0f00 	teq	r3, #0
 80009ce:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80009d2:	bf02      	ittt	eq
 80009d4:	0049      	lsleq	r1, r1, #1
 80009d6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80009da:	3b01      	subeq	r3, #1
 80009dc:	d0f9      	beq.n	80009d2 <__aeabi_fdiv+0xda>
 80009de:	ea41 010c 	orr.w	r1, r1, ip
 80009e2:	e795      	b.n	8000910 <__aeabi_fdiv+0x18>
 80009e4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80009e8:	ea92 0f0c 	teq	r2, ip
 80009ec:	d108      	bne.n	8000a00 <__aeabi_fdiv+0x108>
 80009ee:	0242      	lsls	r2, r0, #9
 80009f0:	f47f af7d 	bne.w	80008ee <__aeabi_fmul+0x15e>
 80009f4:	ea93 0f0c 	teq	r3, ip
 80009f8:	f47f af70 	bne.w	80008dc <__aeabi_fmul+0x14c>
 80009fc:	4608      	mov	r0, r1
 80009fe:	e776      	b.n	80008ee <__aeabi_fmul+0x15e>
 8000a00:	ea93 0f0c 	teq	r3, ip
 8000a04:	d104      	bne.n	8000a10 <__aeabi_fdiv+0x118>
 8000a06:	024b      	lsls	r3, r1, #9
 8000a08:	f43f af4c 	beq.w	80008a4 <__aeabi_fmul+0x114>
 8000a0c:	4608      	mov	r0, r1
 8000a0e:	e76e      	b.n	80008ee <__aeabi_fmul+0x15e>
 8000a10:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000a14:	bf18      	it	ne
 8000a16:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000a1a:	d1ca      	bne.n	80009b2 <__aeabi_fdiv+0xba>
 8000a1c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000a20:	f47f af5c 	bne.w	80008dc <__aeabi_fmul+0x14c>
 8000a24:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000a28:	f47f af3c 	bne.w	80008a4 <__aeabi_fmul+0x114>
 8000a2c:	e75f      	b.n	80008ee <__aeabi_fmul+0x15e>
 8000a2e:	bf00      	nop

08000a30 <__aeabi_f2iz>:
 8000a30:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000a34:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000a38:	d30f      	bcc.n	8000a5a <__aeabi_f2iz+0x2a>
 8000a3a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000a3e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000a42:	d90d      	bls.n	8000a60 <__aeabi_f2iz+0x30>
 8000a44:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000a48:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000a50:	fa23 f002 	lsr.w	r0, r3, r2
 8000a54:	bf18      	it	ne
 8000a56:	4240      	negne	r0, r0
 8000a58:	4770      	bx	lr
 8000a5a:	f04f 0000 	mov.w	r0, #0
 8000a5e:	4770      	bx	lr
 8000a60:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000a64:	d101      	bne.n	8000a6a <__aeabi_f2iz+0x3a>
 8000a66:	0242      	lsls	r2, r0, #9
 8000a68:	d105      	bne.n	8000a76 <__aeabi_f2iz+0x46>
 8000a6a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000a6e:	bf08      	it	eq
 8000a70:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a74:	4770      	bx	lr
 8000a76:	f04f 0000 	mov.w	r0, #0
 8000a7a:	4770      	bx	lr

08000a7c <LoRa_RX>:

//----------------------------------------------------------------------------------------
// for receiving data from LoRa module using one function
// "flag" needed for start or stop this function
void LoRa_RX(bool flag)
{
 8000a7c:	b5b0      	push	{r4, r5, r7, lr}
 8000a7e:	b08a      	sub	sp, #40	; 0x28
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	4603      	mov	r3, r0
 8000a84:	71fb      	strb	r3, [r7, #7]
	static bool flag_first_time = true;								// Trigger variable
	char str_1[25] = {0};
 8000a86:	2300      	movs	r3, #0
 8000a88:	60bb      	str	r3, [r7, #8]
 8000a8a:	f107 030c 	add.w	r3, r7, #12
 8000a8e:	2200      	movs	r2, #0
 8000a90:	601a      	str	r2, [r3, #0]
 8000a92:	605a      	str	r2, [r3, #4]
 8000a94:	609a      	str	r2, [r3, #8]
 8000a96:	60da      	str	r2, [r3, #12]
 8000a98:	611a      	str	r2, [r3, #16]
 8000a9a:	751a      	strb	r2, [r3, #20]

	if((flag_first_time == true) && (flag == true))					// Do it only first time (init LoRa RX )
 8000a9c:	4b4f      	ldr	r3, [pc, #316]	; (8000bdc <LoRa_RX+0x160>)
 8000a9e:	781b      	ldrb	r3, [r3, #0]
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d02f      	beq.n	8000b04 <LoRa_RX+0x88>
 8000aa4:	79fb      	ldrb	r3, [r7, #7]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d02c      	beq.n	8000b04 <LoRa_RX+0x88>
	{
		HAL_Delay(100);
 8000aaa:	2064      	movs	r0, #100	; 0x64
 8000aac:	f003 ffd4 	bl	8004a58 <HAL_Delay>
		init_lora_RX();
 8000ab0:	f000 fbf6 	bl	80012a0 <init_lora_RX>
		HAL_Delay(500);
 8000ab4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000ab8:	f003 ffce 	bl	8004a58 <HAL_Delay>

		ssd1306_SetCursor(0, 16);
 8000abc:	2110      	movs	r1, #16
 8000abe:	2000      	movs	r0, #0
 8000ac0:	f001 fbae 	bl	8002220 <ssd1306_SetCursor>
		strcpy(str_1, "Receiving data:");
 8000ac4:	f107 0308 	add.w	r3, r7, #8
 8000ac8:	4a45      	ldr	r2, [pc, #276]	; (8000be0 <LoRa_RX+0x164>)
 8000aca:	461c      	mov	r4, r3
 8000acc:	4613      	mov	r3, r2
 8000ace:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ad0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		ssd1306_WriteString(str_1,  Font_7x10, White);
 8000ad4:	4a43      	ldr	r2, [pc, #268]	; (8000be4 <LoRa_RX+0x168>)
 8000ad6:	f107 0008 	add.w	r0, r7, #8
 8000ada:	2301      	movs	r3, #1
 8000adc:	ca06      	ldmia	r2, {r1, r2}
 8000ade:	f001 fb79 	bl	80021d4 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 8000ae2:	f001 fa67 	bl	8001fb4 <ssd1306_UpdateScreen>

		HAL_UART_Receive_IT(&huart1, str, 1);						// Refresh interrupt
 8000ae6:	2201      	movs	r2, #1
 8000ae8:	493f      	ldr	r1, [pc, #252]	; (8000be8 <LoRa_RX+0x16c>)
 8000aea:	4840      	ldr	r0, [pc, #256]	; (8000bec <LoRa_RX+0x170>)
 8000aec:	f006 fed9 	bl	80078a2 <HAL_UART_Receive_IT>
		memset(str_1, 0, sizeof(str_1));
 8000af0:	f107 0308 	add.w	r3, r7, #8
 8000af4:	2219      	movs	r2, #25
 8000af6:	2100      	movs	r1, #0
 8000af8:	4618      	mov	r0, r3
 8000afa:	f007 fb33 	bl	8008164 <memset>
		flag_first_time = false;
 8000afe:	4b37      	ldr	r3, [pc, #220]	; (8000bdc <LoRa_RX+0x160>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	701a      	strb	r2, [r3, #0]
	}
	if((flag_first_time == false) && (flag == true))				// Do it when data was received
 8000b04:	4b35      	ldr	r3, [pc, #212]	; (8000bdc <LoRa_RX+0x160>)
 8000b06:	781b      	ldrb	r3, [r3, #0]
 8000b08:	f083 0301 	eor.w	r3, r3, #1
 8000b0c:	b2db      	uxtb	r3, r3
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d057      	beq.n	8000bc2 <LoRa_RX+0x146>
 8000b12:	79fb      	ldrb	r3, [r7, #7]
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d054      	beq.n	8000bc2 <LoRa_RX+0x146>
	{
		if(flag_command_received == true)							// If data is ready
 8000b18:	4b35      	ldr	r3, [pc, #212]	; (8000bf0 <LoRa_RX+0x174>)
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d050      	beq.n	8000bc2 <LoRa_RX+0x146>
		{
			// Clean data place on OLED
			strcpy(str_1, "                       ");
 8000b20:	f107 0308 	add.w	r3, r7, #8
 8000b24:	4a33      	ldr	r2, [pc, #204]	; (8000bf4 <LoRa_RX+0x178>)
 8000b26:	461c      	mov	r4, r3
 8000b28:	4615      	mov	r5, r2
 8000b2a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b2c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b2e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000b32:	e884 0003 	stmia.w	r4, {r0, r1}
			ssd1306_SetCursor(0, 28);
 8000b36:	211c      	movs	r1, #28
 8000b38:	2000      	movs	r0, #0
 8000b3a:	f001 fb71 	bl	8002220 <ssd1306_SetCursor>
			ssd1306_WriteString(str_1,  Font_7x10, White);
 8000b3e:	4a29      	ldr	r2, [pc, #164]	; (8000be4 <LoRa_RX+0x168>)
 8000b40:	f107 0008 	add.w	r0, r7, #8
 8000b44:	2301      	movs	r3, #1
 8000b46:	ca06      	ldmia	r2, {r1, r2}
 8000b48:	f001 fb44 	bl	80021d4 <ssd1306_WriteString>
			ssd1306_UpdateScreen();
 8000b4c:	f001 fa32 	bl	8001fb4 <ssd1306_UpdateScreen>

			// Print received data
			// Delete first element of array (because sometimes first element of array can be '\0' it will break down ssd1306_WriteString function)
			ssd1306_SetCursor(0, 28);
 8000b50:	211c      	movs	r1, #28
 8000b52:	2000      	movs	r0, #0
 8000b54:	f001 fb64 	bl	8002220 <ssd1306_SetCursor>
			int i = 0;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	627b      	str	r3, [r7, #36]	; 0x24
			for(i = 0; i <= sizeof(str_1); i++)
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	627b      	str	r3, [r7, #36]	; 0x24
 8000b60:	e013      	b.n	8000b8a <LoRa_RX+0x10e>
			{
				if(i == 0)								// Delay first element of array
 8000b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d102      	bne.n	8000b6e <LoRa_RX+0xf2>
				{
					i++;
 8000b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b6a:	3301      	adds	r3, #1
 8000b6c:	627b      	str	r3, [r7, #36]	; 0x24
				}
				str_1[i-1] = uart_rx_data[i];
 8000b6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b70:	3b01      	subs	r3, #1
 8000b72:	4921      	ldr	r1, [pc, #132]	; (8000bf8 <LoRa_RX+0x17c>)
 8000b74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b76:	440a      	add	r2, r1
 8000b78:	7812      	ldrb	r2, [r2, #0]
 8000b7a:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8000b7e:	440b      	add	r3, r1
 8000b80:	f803 2c20 	strb.w	r2, [r3, #-32]
			for(i = 0; i <= sizeof(str_1); i++)
 8000b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b86:	3301      	adds	r3, #1
 8000b88:	627b      	str	r3, [r7, #36]	; 0x24
 8000b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b8c:	2b19      	cmp	r3, #25
 8000b8e:	d9e8      	bls.n	8000b62 <LoRa_RX+0xe6>
			}
			ssd1306_WriteString(str_1,  Font_7x10, White);
 8000b90:	4a14      	ldr	r2, [pc, #80]	; (8000be4 <LoRa_RX+0x168>)
 8000b92:	f107 0008 	add.w	r0, r7, #8
 8000b96:	2301      	movs	r3, #1
 8000b98:	ca06      	ldmia	r2, {r1, r2}
 8000b9a:	f001 fb1b 	bl	80021d4 <ssd1306_WriteString>
			ssd1306_UpdateScreen();
 8000b9e:	f001 fa09 	bl	8001fb4 <ssd1306_UpdateScreen>

			HAL_Delay(100);
 8000ba2:	2064      	movs	r0, #100	; 0x64
 8000ba4:	f003 ff58 	bl	8004a58 <HAL_Delay>
			flag_command_received = false;							// Set flag. Set show? that data was printed
 8000ba8:	4b11      	ldr	r3, [pc, #68]	; (8000bf0 <LoRa_RX+0x174>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	701a      	strb	r2, [r3, #0]
			memset(uart_rx_data, 0, sizeof(uart_rx_data));			// Cleaning buffer where was received data (From HAL_UART_RxCpltCallback)
 8000bae:	2232      	movs	r2, #50	; 0x32
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	4811      	ldr	r0, [pc, #68]	; (8000bf8 <LoRa_RX+0x17c>)
 8000bb4:	f007 fad6 	bl	8008164 <memset>
			HAL_UART_Receive_IT(&huart1, str, 1);					// Start interrupt again
 8000bb8:	2201      	movs	r2, #1
 8000bba:	490b      	ldr	r1, [pc, #44]	; (8000be8 <LoRa_RX+0x16c>)
 8000bbc:	480b      	ldr	r0, [pc, #44]	; (8000bec <LoRa_RX+0x170>)
 8000bbe:	f006 fe70 	bl	80078a2 <HAL_UART_Receive_IT>
		}
	}
	if(flag == false)												// Stop function
 8000bc2:	79fb      	ldrb	r3, [r7, #7]
 8000bc4:	f083 0301 	eor.w	r3, r3, #1
 8000bc8:	b2db      	uxtb	r3, r3
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d002      	beq.n	8000bd4 <LoRa_RX+0x158>
	{
		flag_first_time = true;
 8000bce:	4b03      	ldr	r3, [pc, #12]	; (8000bdc <LoRa_RX+0x160>)
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	701a      	strb	r2, [r3, #0]
	}
}
 8000bd4:	bf00      	nop
 8000bd6:	3728      	adds	r7, #40	; 0x28
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bdb0      	pop	{r4, r5, r7, pc}
 8000bdc:	20000004 	.word	0x20000004
 8000be0:	08008aac 	.word	0x08008aac
 8000be4:	2000001c 	.word	0x2000001c
 8000be8:	20000584 	.word	0x20000584
 8000bec:	2000064c 	.word	0x2000064c
 8000bf0:	20000585 	.word	0x20000585
 8000bf4:	08008abc 	.word	0x08008abc
 8000bf8:	20000550 	.word	0x20000550

08000bfc <LoRa_TX_send_test_number>:
// -------------------------------------------------------------------------------
// Sent test one test number and increment it every time. tx_lora_data
void LoRa_TX_send_test_number(bool flag)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b088      	sub	sp, #32
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	4603      	mov	r3, r0
 8000c04:	71fb      	strb	r3, [r7, #7]
	static bool flag_first_time = true;								// Trigger variable
	char str_1[20] = {0};
 8000c06:	2300      	movs	r3, #0
 8000c08:	60fb      	str	r3, [r7, #12]
 8000c0a:	f107 0310 	add.w	r3, r7, #16
 8000c0e:	2200      	movs	r2, #0
 8000c10:	601a      	str	r2, [r3, #0]
 8000c12:	605a      	str	r2, [r3, #4]
 8000c14:	609a      	str	r2, [r3, #8]
 8000c16:	60da      	str	r2, [r3, #12]

	if((flag_first_time == true) && (flag == true))					// Do it only first time (init)
 8000c18:	4b59      	ldr	r3, [pc, #356]	; (8000d80 <LoRa_TX_send_test_number+0x184>)
 8000c1a:	781b      	ldrb	r3, [r3, #0]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d047      	beq.n	8000cb0 <LoRa_TX_send_test_number+0xb4>
 8000c20:	79fb      	ldrb	r3, [r7, #7]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d044      	beq.n	8000cb0 <LoRa_TX_send_test_number+0xb4>
	{
		memset(uart_rx_data, 0, sizeof(uart_rx_data)); 				// Clean buf
 8000c26:	2232      	movs	r2, #50	; 0x32
 8000c28:	2100      	movs	r1, #0
 8000c2a:	4856      	ldr	r0, [pc, #344]	; (8000d84 <LoRa_TX_send_test_number+0x188>)
 8000c2c:	f007 fa9a 	bl	8008164 <memset>

		HAL_Delay(100);
 8000c30:	2064      	movs	r0, #100	; 0x64
 8000c32:	f003 ff11 	bl	8004a58 <HAL_Delay>
		init_lora_TX();
 8000c36:	f000 faeb 	bl	8001210 <init_lora_TX>
		HAL_Delay(500);
 8000c3a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c3e:	f003 ff0b 	bl	8004a58 <HAL_Delay>

		ssd1306_SetCursor(0, 16);
 8000c42:	2110      	movs	r1, #16
 8000c44:	2000      	movs	r0, #0
 8000c46:	f001 faeb 	bl	8002220 <ssd1306_SetCursor>
		strcpy(str_1, "TX count:");
 8000c4a:	f107 030c 	add.w	r3, r7, #12
 8000c4e:	4a4e      	ldr	r2, [pc, #312]	; (8000d88 <LoRa_TX_send_test_number+0x18c>)
 8000c50:	ca07      	ldmia	r2, {r0, r1, r2}
 8000c52:	c303      	stmia	r3!, {r0, r1}
 8000c54:	801a      	strh	r2, [r3, #0]
		ssd1306_WriteString(str_1,  Font_7x10, White);
 8000c56:	4a4d      	ldr	r2, [pc, #308]	; (8000d8c <LoRa_TX_send_test_number+0x190>)
 8000c58:	f107 000c 	add.w	r0, r7, #12
 8000c5c:	2301      	movs	r3, #1
 8000c5e:	ca06      	ldmia	r2, {r1, r2}
 8000c60:	f001 fab8 	bl	80021d4 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 8000c64:	f001 f9a6 	bl	8001fb4 <ssd1306_UpdateScreen>

		memset(str_1, 0, sizeof(str_1));
 8000c68:	f107 030c 	add.w	r3, r7, #12
 8000c6c:	2214      	movs	r2, #20
 8000c6e:	2100      	movs	r1, #0
 8000c70:	4618      	mov	r0, r3
 8000c72:	f007 fa77 	bl	8008164 <memset>
		ssd1306_SetCursor(0, 28);
 8000c76:	211c      	movs	r1, #28
 8000c78:	2000      	movs	r0, #0
 8000c7a:	f001 fad1 	bl	8002220 <ssd1306_SetCursor>
		strcpy(str_1, "Data:");
 8000c7e:	f107 030c 	add.w	r3, r7, #12
 8000c82:	4a43      	ldr	r2, [pc, #268]	; (8000d90 <LoRa_TX_send_test_number+0x194>)
 8000c84:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000c88:	6018      	str	r0, [r3, #0]
 8000c8a:	3304      	adds	r3, #4
 8000c8c:	8019      	strh	r1, [r3, #0]
		ssd1306_WriteString(str_1,  Font_7x10, White);
 8000c8e:	4a3f      	ldr	r2, [pc, #252]	; (8000d8c <LoRa_TX_send_test_number+0x190>)
 8000c90:	f107 000c 	add.w	r0, r7, #12
 8000c94:	2301      	movs	r3, #1
 8000c96:	ca06      	ldmia	r2, {r1, r2}
 8000c98:	f001 fa9c 	bl	80021d4 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 8000c9c:	f001 f98a 	bl	8001fb4 <ssd1306_UpdateScreen>

		HAL_UART_Receive_IT(&huart1, str, 1);
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	493c      	ldr	r1, [pc, #240]	; (8000d94 <LoRa_TX_send_test_number+0x198>)
 8000ca4:	483c      	ldr	r0, [pc, #240]	; (8000d98 <LoRa_TX_send_test_number+0x19c>)
 8000ca6:	f006 fdfc 	bl	80078a2 <HAL_UART_Receive_IT>
		flag_first_time = false;
 8000caa:	4b35      	ldr	r3, [pc, #212]	; (8000d80 <LoRa_TX_send_test_number+0x184>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	701a      	strb	r2, [r3, #0]
	}
	if((flag_first_time == false) && (flag == true))				// Repeat it part for transmit data
 8000cb0:	4b33      	ldr	r3, [pc, #204]	; (8000d80 <LoRa_TX_send_test_number+0x184>)
 8000cb2:	781b      	ldrb	r3, [r3, #0]
 8000cb4:	f083 0301 	eor.w	r3, r3, #1
 8000cb8:	b2db      	uxtb	r3, r3
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d04d      	beq.n	8000d5a <LoRa_TX_send_test_number+0x15e>
 8000cbe:	79fb      	ldrb	r3, [r7, #7]
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d04a      	beq.n	8000d5a <LoRa_TX_send_test_number+0x15e>
	{
		lora_transmit_data(tx_lora_data);
 8000cc4:	4b35      	ldr	r3, [pc, #212]	; (8000d9c <LoRa_TX_send_test_number+0x1a0>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4618      	mov	r0, r3
 8000cca:	f000 f86d 	bl	8000da8 <lora_transmit_data>


		// Print transmitter counter
		memset(str_1, 0, sizeof(str_1));
 8000cce:	f107 030c 	add.w	r3, r7, #12
 8000cd2:	2214      	movs	r2, #20
 8000cd4:	2100      	movs	r1, #0
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f007 fa44 	bl	8008164 <memset>
		ssd1306_SetCursor(70, 16);
 8000cdc:	2110      	movs	r1, #16
 8000cde:	2046      	movs	r0, #70	; 0x46
 8000ce0:	f001 fa9e 	bl	8002220 <ssd1306_SetCursor>
		sprintf(str_1, "%d", transmit_count);
 8000ce4:	4b2e      	ldr	r3, [pc, #184]	; (8000da0 <LoRa_TX_send_test_number+0x1a4>)
 8000ce6:	681a      	ldr	r2, [r3, #0]
 8000ce8:	f107 030c 	add.w	r3, r7, #12
 8000cec:	492d      	ldr	r1, [pc, #180]	; (8000da4 <LoRa_TX_send_test_number+0x1a8>)
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f007 faf6 	bl	80082e0 <siprintf>
		ssd1306_WriteString(str_1,  Font_7x10, White);
 8000cf4:	4a25      	ldr	r2, [pc, #148]	; (8000d8c <LoRa_TX_send_test_number+0x190>)
 8000cf6:	f107 000c 	add.w	r0, r7, #12
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	ca06      	ldmia	r2, {r1, r2}
 8000cfe:	f001 fa69 	bl	80021d4 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 8000d02:	f001 f957 	bl	8001fb4 <ssd1306_UpdateScreen>

		// Print transmitter data
		memset(str_1, 0, sizeof(str_1));
 8000d06:	f107 030c 	add.w	r3, r7, #12
 8000d0a:	2214      	movs	r2, #20
 8000d0c:	2100      	movs	r1, #0
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f007 fa28 	bl	8008164 <memset>
		ssd1306_SetCursor(35, 28);
 8000d14:	211c      	movs	r1, #28
 8000d16:	2023      	movs	r0, #35	; 0x23
 8000d18:	f001 fa82 	bl	8002220 <ssd1306_SetCursor>
		sprintf(str_1, "%d", tx_lora_data);
 8000d1c:	4b1f      	ldr	r3, [pc, #124]	; (8000d9c <LoRa_TX_send_test_number+0x1a0>)
 8000d1e:	681a      	ldr	r2, [r3, #0]
 8000d20:	f107 030c 	add.w	r3, r7, #12
 8000d24:	491f      	ldr	r1, [pc, #124]	; (8000da4 <LoRa_TX_send_test_number+0x1a8>)
 8000d26:	4618      	mov	r0, r3
 8000d28:	f007 fada 	bl	80082e0 <siprintf>
		ssd1306_WriteString(str_1,  Font_7x10, White);
 8000d2c:	4a17      	ldr	r2, [pc, #92]	; (8000d8c <LoRa_TX_send_test_number+0x190>)
 8000d2e:	f107 000c 	add.w	r0, r7, #12
 8000d32:	2301      	movs	r3, #1
 8000d34:	ca06      	ldmia	r2, {r1, r2}
 8000d36:	f001 fa4d 	bl	80021d4 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 8000d3a:	f001 f93b 	bl	8001fb4 <ssd1306_UpdateScreen>

		tx_lora_data++;
 8000d3e:	4b17      	ldr	r3, [pc, #92]	; (8000d9c <LoRa_TX_send_test_number+0x1a0>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	3301      	adds	r3, #1
 8000d44:	4a15      	ldr	r2, [pc, #84]	; (8000d9c <LoRa_TX_send_test_number+0x1a0>)
 8000d46:	6013      	str	r3, [r2, #0]
		transmit_count++;											// Increment test data
 8000d48:	4b15      	ldr	r3, [pc, #84]	; (8000da0 <LoRa_TX_send_test_number+0x1a4>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	3301      	adds	r3, #1
 8000d4e:	4a14      	ldr	r2, [pc, #80]	; (8000da0 <LoRa_TX_send_test_number+0x1a4>)
 8000d50:	6013      	str	r3, [r2, #0]
		HAL_Delay(2000);											// Must be more than 1.5 sec
 8000d52:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000d56:	f003 fe7f 	bl	8004a58 <HAL_Delay>
	}
	if(flag == false)
 8000d5a:	79fb      	ldrb	r3, [r7, #7]
 8000d5c:	f083 0301 	eor.w	r3, r3, #1
 8000d60:	b2db      	uxtb	r3, r3
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d008      	beq.n	8000d78 <LoRa_TX_send_test_number+0x17c>
	{
		flag_first_time = true;
 8000d66:	4b06      	ldr	r3, [pc, #24]	; (8000d80 <LoRa_TX_send_test_number+0x184>)
 8000d68:	2201      	movs	r2, #1
 8000d6a:	701a      	strb	r2, [r3, #0]
		transmit_count = 1;
 8000d6c:	4b0c      	ldr	r3, [pc, #48]	; (8000da0 <LoRa_TX_send_test_number+0x1a4>)
 8000d6e:	2201      	movs	r2, #1
 8000d70:	601a      	str	r2, [r3, #0]
		tx_lora_data = 0;											// Every time count will be start from 1
 8000d72:	4b0a      	ldr	r3, [pc, #40]	; (8000d9c <LoRa_TX_send_test_number+0x1a0>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	601a      	str	r2, [r3, #0]
	}
}
 8000d78:	bf00      	nop
 8000d7a:	3720      	adds	r7, #32
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	20000005 	.word	0x20000005
 8000d84:	20000550 	.word	0x20000550
 8000d88:	08008ad4 	.word	0x08008ad4
 8000d8c:	2000001c 	.word	0x2000001c
 8000d90:	08008ae0 	.word	0x08008ae0
 8000d94:	20000584 	.word	0x20000584
 8000d98:	2000064c 	.word	0x2000064c
 8000d9c:	200000d0 	.word	0x200000d0
 8000da0:	20000000 	.word	0x20000000
 8000da4:	08008ae8 	.word	0x08008ae8

08000da8 <lora_transmit_data>:
//----------------------------------------------------------------------------------------
void lora_transmit_data(int transmit_count)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b082      	sub	sp, #8
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
	static uint8_t data[10] = {0};

	data[5] = '0' + transmit_count%10;
 8000db0:	687a      	ldr	r2, [r7, #4]
 8000db2:	4b47      	ldr	r3, [pc, #284]	; (8000ed0 <lora_transmit_data+0x128>)
 8000db4:	fb83 1302 	smull	r1, r3, r3, r2
 8000db8:	1099      	asrs	r1, r3, #2
 8000dba:	17d3      	asrs	r3, r2, #31
 8000dbc:	1ac9      	subs	r1, r1, r3
 8000dbe:	460b      	mov	r3, r1
 8000dc0:	009b      	lsls	r3, r3, #2
 8000dc2:	440b      	add	r3, r1
 8000dc4:	005b      	lsls	r3, r3, #1
 8000dc6:	1ad1      	subs	r1, r2, r3
 8000dc8:	b2cb      	uxtb	r3, r1
 8000dca:	3330      	adds	r3, #48	; 0x30
 8000dcc:	b2da      	uxtb	r2, r3
 8000dce:	4b41      	ldr	r3, [pc, #260]	; (8000ed4 <lora_transmit_data+0x12c>)
 8000dd0:	715a      	strb	r2, [r3, #5]
	data[4] = '0' + (transmit_count/10) % 10;
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	4a3e      	ldr	r2, [pc, #248]	; (8000ed0 <lora_transmit_data+0x128>)
 8000dd6:	fb82 1203 	smull	r1, r2, r2, r3
 8000dda:	1092      	asrs	r2, r2, #2
 8000ddc:	17db      	asrs	r3, r3, #31
 8000dde:	1ad2      	subs	r2, r2, r3
 8000de0:	4b3b      	ldr	r3, [pc, #236]	; (8000ed0 <lora_transmit_data+0x128>)
 8000de2:	fb83 1302 	smull	r1, r3, r3, r2
 8000de6:	1099      	asrs	r1, r3, #2
 8000de8:	17d3      	asrs	r3, r2, #31
 8000dea:	1ac9      	subs	r1, r1, r3
 8000dec:	460b      	mov	r3, r1
 8000dee:	009b      	lsls	r3, r3, #2
 8000df0:	440b      	add	r3, r1
 8000df2:	005b      	lsls	r3, r3, #1
 8000df4:	1ad1      	subs	r1, r2, r3
 8000df6:	b2cb      	uxtb	r3, r1
 8000df8:	3330      	adds	r3, #48	; 0x30
 8000dfa:	b2da      	uxtb	r2, r3
 8000dfc:	4b35      	ldr	r3, [pc, #212]	; (8000ed4 <lora_transmit_data+0x12c>)
 8000dfe:	711a      	strb	r2, [r3, #4]
	data[3] = '0' + (transmit_count/100) % 10;
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	4a35      	ldr	r2, [pc, #212]	; (8000ed8 <lora_transmit_data+0x130>)
 8000e04:	fb82 1203 	smull	r1, r2, r2, r3
 8000e08:	1152      	asrs	r2, r2, #5
 8000e0a:	17db      	asrs	r3, r3, #31
 8000e0c:	1ad2      	subs	r2, r2, r3
 8000e0e:	4b30      	ldr	r3, [pc, #192]	; (8000ed0 <lora_transmit_data+0x128>)
 8000e10:	fb83 1302 	smull	r1, r3, r3, r2
 8000e14:	1099      	asrs	r1, r3, #2
 8000e16:	17d3      	asrs	r3, r2, #31
 8000e18:	1ac9      	subs	r1, r1, r3
 8000e1a:	460b      	mov	r3, r1
 8000e1c:	009b      	lsls	r3, r3, #2
 8000e1e:	440b      	add	r3, r1
 8000e20:	005b      	lsls	r3, r3, #1
 8000e22:	1ad1      	subs	r1, r2, r3
 8000e24:	b2cb      	uxtb	r3, r1
 8000e26:	3330      	adds	r3, #48	; 0x30
 8000e28:	b2da      	uxtb	r2, r3
 8000e2a:	4b2a      	ldr	r3, [pc, #168]	; (8000ed4 <lora_transmit_data+0x12c>)
 8000e2c:	70da      	strb	r2, [r3, #3]
	data[2] = '0' + (transmit_count/1000) % 10;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	4a2a      	ldr	r2, [pc, #168]	; (8000edc <lora_transmit_data+0x134>)
 8000e32:	fb82 1203 	smull	r1, r2, r2, r3
 8000e36:	1192      	asrs	r2, r2, #6
 8000e38:	17db      	asrs	r3, r3, #31
 8000e3a:	1ad2      	subs	r2, r2, r3
 8000e3c:	4b24      	ldr	r3, [pc, #144]	; (8000ed0 <lora_transmit_data+0x128>)
 8000e3e:	fb83 1302 	smull	r1, r3, r3, r2
 8000e42:	1099      	asrs	r1, r3, #2
 8000e44:	17d3      	asrs	r3, r2, #31
 8000e46:	1ac9      	subs	r1, r1, r3
 8000e48:	460b      	mov	r3, r1
 8000e4a:	009b      	lsls	r3, r3, #2
 8000e4c:	440b      	add	r3, r1
 8000e4e:	005b      	lsls	r3, r3, #1
 8000e50:	1ad1      	subs	r1, r2, r3
 8000e52:	b2cb      	uxtb	r3, r1
 8000e54:	3330      	adds	r3, #48	; 0x30
 8000e56:	b2da      	uxtb	r2, r3
 8000e58:	4b1e      	ldr	r3, [pc, #120]	; (8000ed4 <lora_transmit_data+0x12c>)
 8000e5a:	709a      	strb	r2, [r3, #2]
	data[1] = '0' + (transmit_count/10000) % 10;
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	4a20      	ldr	r2, [pc, #128]	; (8000ee0 <lora_transmit_data+0x138>)
 8000e60:	fb82 1203 	smull	r1, r2, r2, r3
 8000e64:	1312      	asrs	r2, r2, #12
 8000e66:	17db      	asrs	r3, r3, #31
 8000e68:	1ad2      	subs	r2, r2, r3
 8000e6a:	4b19      	ldr	r3, [pc, #100]	; (8000ed0 <lora_transmit_data+0x128>)
 8000e6c:	fb83 1302 	smull	r1, r3, r3, r2
 8000e70:	1099      	asrs	r1, r3, #2
 8000e72:	17d3      	asrs	r3, r2, #31
 8000e74:	1ac9      	subs	r1, r1, r3
 8000e76:	460b      	mov	r3, r1
 8000e78:	009b      	lsls	r3, r3, #2
 8000e7a:	440b      	add	r3, r1
 8000e7c:	005b      	lsls	r3, r3, #1
 8000e7e:	1ad1      	subs	r1, r2, r3
 8000e80:	b2cb      	uxtb	r3, r1
 8000e82:	3330      	adds	r3, #48	; 0x30
 8000e84:	b2da      	uxtb	r2, r3
 8000e86:	4b13      	ldr	r3, [pc, #76]	; (8000ed4 <lora_transmit_data+0x12c>)
 8000e88:	705a      	strb	r2, [r3, #1]
	data[0] = '0' + (transmit_count/100000) % 10;
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	4a15      	ldr	r2, [pc, #84]	; (8000ee4 <lora_transmit_data+0x13c>)
 8000e8e:	fb82 1203 	smull	r1, r2, r2, r3
 8000e92:	1352      	asrs	r2, r2, #13
 8000e94:	17db      	asrs	r3, r3, #31
 8000e96:	1ad2      	subs	r2, r2, r3
 8000e98:	4b0d      	ldr	r3, [pc, #52]	; (8000ed0 <lora_transmit_data+0x128>)
 8000e9a:	fb83 1302 	smull	r1, r3, r3, r2
 8000e9e:	1099      	asrs	r1, r3, #2
 8000ea0:	17d3      	asrs	r3, r2, #31
 8000ea2:	1ac9      	subs	r1, r1, r3
 8000ea4:	460b      	mov	r3, r1
 8000ea6:	009b      	lsls	r3, r3, #2
 8000ea8:	440b      	add	r3, r1
 8000eaa:	005b      	lsls	r3, r3, #1
 8000eac:	1ad1      	subs	r1, r2, r3
 8000eae:	b2cb      	uxtb	r3, r1
 8000eb0:	3330      	adds	r3, #48	; 0x30
 8000eb2:	b2da      	uxtb	r2, r3
 8000eb4:	4b07      	ldr	r3, [pc, #28]	; (8000ed4 <lora_transmit_data+0x12c>)
 8000eb6:	701a      	strb	r2, [r3, #0]
	data[6] = '\n';
 8000eb8:	4b06      	ldr	r3, [pc, #24]	; (8000ed4 <lora_transmit_data+0x12c>)
 8000eba:	220a      	movs	r2, #10
 8000ebc:	719a      	strb	r2, [r3, #6]

	HAL_UART_Transmit_IT(&huart1, data, 7);
 8000ebe:	2207      	movs	r2, #7
 8000ec0:	4904      	ldr	r1, [pc, #16]	; (8000ed4 <lora_transmit_data+0x12c>)
 8000ec2:	4809      	ldr	r0, [pc, #36]	; (8000ee8 <lora_transmit_data+0x140>)
 8000ec4:	f006 fca9 	bl	800781a <HAL_UART_Transmit_IT>
}
 8000ec8:	bf00      	nop
 8000eca:	3708      	adds	r7, #8
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	66666667 	.word	0x66666667
 8000ed4:	200000d4 	.word	0x200000d4
 8000ed8:	51eb851f 	.word	0x51eb851f
 8000edc:	10624dd3 	.word	0x10624dd3
 8000ee0:	68db8bad 	.word	0x68db8bad
 8000ee4:	14f8b589 	.word	0x14f8b589
 8000ee8:	2000064c 	.word	0x2000064c

08000eec <LoRa_TX_send_T_and_H>:
// -------------------------------------------------------------------------------
void LoRa_TX_send_T_and_H(bool flag)   //    !!!!
{
 8000eec:	b5b0      	push	{r4, r5, r7, lr}
 8000eee:	b094      	sub	sp, #80	; 0x50
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	71fb      	strb	r3, [r7, #7]
	static bool flag_first_time = true;								// Trigger variable
	//static int transmit_count = 0;									// Variable for transmit
	char str_1[20] = {0};
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000efa:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000efe:	2200      	movs	r2, #0
 8000f00:	601a      	str	r2, [r3, #0]
 8000f02:	605a      	str	r2, [r3, #4]
 8000f04:	609a      	str	r2, [r3, #8]
 8000f06:	60da      	str	r2, [r3, #12]

	if((flag_first_time == true) && (flag == true))					// Do it only first time (init)
 8000f08:	4ba3      	ldr	r3, [pc, #652]	; (8001198 <LoRa_TX_send_T_and_H+0x2ac>)
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d04c      	beq.n	8000faa <LoRa_TX_send_T_and_H+0xbe>
 8000f10:	79fb      	ldrb	r3, [r7, #7]
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d049      	beq.n	8000faa <LoRa_TX_send_T_and_H+0xbe>
	{
		memset(uart_rx_data, 0, sizeof(uart_rx_data));//uart_rx_data[50]
 8000f16:	2232      	movs	r2, #50	; 0x32
 8000f18:	2100      	movs	r1, #0
 8000f1a:	48a0      	ldr	r0, [pc, #640]	; (800119c <LoRa_TX_send_T_and_H+0x2b0>)
 8000f1c:	f007 f922 	bl	8008164 <memset>

		HAL_Delay(100);
 8000f20:	2064      	movs	r0, #100	; 0x64
 8000f22:	f003 fd99 	bl	8004a58 <HAL_Delay>
		init_lora_TX();
 8000f26:	f000 f973 	bl	8001210 <init_lora_TX>
		HAL_Delay(500);
 8000f2a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000f2e:	f003 fd93 	bl	8004a58 <HAL_Delay>

		ssd1306_SetCursor(0, 16);
 8000f32:	2110      	movs	r1, #16
 8000f34:	2000      	movs	r0, #0
 8000f36:	f001 f973 	bl	8002220 <ssd1306_SetCursor>
		strcpy(str_1, "TX count:");
 8000f3a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000f3e:	4a98      	ldr	r2, [pc, #608]	; (80011a0 <LoRa_TX_send_T_and_H+0x2b4>)
 8000f40:	ca07      	ldmia	r2, {r0, r1, r2}
 8000f42:	c303      	stmia	r3!, {r0, r1}
 8000f44:	801a      	strh	r2, [r3, #0]
		ssd1306_WriteString(str_1,  Font_7x10, White);
 8000f46:	4a97      	ldr	r2, [pc, #604]	; (80011a4 <LoRa_TX_send_T_and_H+0x2b8>)
 8000f48:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	ca06      	ldmia	r2, {r1, r2}
 8000f50:	f001 f940 	bl	80021d4 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 8000f54:	f001 f82e 	bl	8001fb4 <ssd1306_UpdateScreen>

		memset(str_1, 0, sizeof(str_1));
 8000f58:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000f5c:	2214      	movs	r2, #20
 8000f5e:	2100      	movs	r1, #0
 8000f60:	4618      	mov	r0, r3
 8000f62:	f007 f8ff 	bl	8008164 <memset>
		ssd1306_SetCursor(0, 28);
 8000f66:	211c      	movs	r1, #28
 8000f68:	2000      	movs	r0, #0
 8000f6a:	f001 f959 	bl	8002220 <ssd1306_SetCursor>
		strcpy(str_1, "Transmitting data:");
 8000f6e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000f72:	4a8d      	ldr	r2, [pc, #564]	; (80011a8 <LoRa_TX_send_T_and_H+0x2bc>)
 8000f74:	461c      	mov	r4, r3
 8000f76:	4615      	mov	r5, r2
 8000f78:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f7c:	682b      	ldr	r3, [r5, #0]
 8000f7e:	461a      	mov	r2, r3
 8000f80:	8022      	strh	r2, [r4, #0]
 8000f82:	3402      	adds	r4, #2
 8000f84:	0c1b      	lsrs	r3, r3, #16
 8000f86:	7023      	strb	r3, [r4, #0]
		ssd1306_WriteString(str_1,  Font_7x10, White);
 8000f88:	4a86      	ldr	r2, [pc, #536]	; (80011a4 <LoRa_TX_send_T_and_H+0x2b8>)
 8000f8a:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 8000f8e:	2301      	movs	r3, #1
 8000f90:	ca06      	ldmia	r2, {r1, r2}
 8000f92:	f001 f91f 	bl	80021d4 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 8000f96:	f001 f80d 	bl	8001fb4 <ssd1306_UpdateScreen>

		HAL_UART_Receive_IT(&huart1, str, 1);
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	4983      	ldr	r1, [pc, #524]	; (80011ac <LoRa_TX_send_T_and_H+0x2c0>)
 8000f9e:	4884      	ldr	r0, [pc, #528]	; (80011b0 <LoRa_TX_send_T_and_H+0x2c4>)
 8000fa0:	f006 fc7f 	bl	80078a2 <HAL_UART_Receive_IT>
		flag_first_time = false;
 8000fa4:	4b7c      	ldr	r3, [pc, #496]	; (8001198 <LoRa_TX_send_T_and_H+0x2ac>)
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	701a      	strb	r2, [r3, #0]
	}
	if((flag_first_time == false) && (flag == true))				// Repeat it part for transmit data
 8000faa:	4b7b      	ldr	r3, [pc, #492]	; (8001198 <LoRa_TX_send_T_and_H+0x2ac>)
 8000fac:	781b      	ldrb	r3, [r3, #0]
 8000fae:	f083 0301 	eor.w	r3, r3, #1
 8000fb2:	b2db      	uxtb	r3, r3
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	f000 80df 	beq.w	8001178 <LoRa_TX_send_T_and_H+0x28c>
 8000fba:	79fb      	ldrb	r3, [r7, #7]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	f000 80db 	beq.w	8001178 <LoRa_TX_send_T_and_H+0x28c>
	{
		// Message look like this:
		// counter| T = 25C H = 55%'\n'
		char str_main_buf[35] = {0};
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	60fb      	str	r3, [r7, #12]
 8000fc6:	f107 0310 	add.w	r3, r7, #16
 8000fca:	221f      	movs	r2, #31
 8000fcc:	2100      	movs	r1, #0
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f007 f8c8 	bl	8008164 <memset>
		char str_buf[10] = {0};
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	633b      	str	r3, [r7, #48]	; 0x30
 8000fd8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000fdc:	2200      	movs	r2, #0
 8000fde:	601a      	str	r2, [r3, #0]
 8000fe0:	809a      	strh	r2, [r3, #4]
		// Add counter to string
		itoa(transmit_count, str_buf, 10);
 8000fe2:	4b74      	ldr	r3, [pc, #464]	; (80011b4 <LoRa_TX_send_T_and_H+0x2c8>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8000fea:	220a      	movs	r2, #10
 8000fec:	4618      	mov	r0, r3
 8000fee:	f007 f8a9 	bl	8008144 <itoa>
		strcat(str_main_buf, str_buf);
 8000ff2:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8000ff6:	f107 030c 	add.w	r3, r7, #12
 8000ffa:	4611      	mov	r1, r2
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f007 f98f 	bl	8008320 <strcat>
		memset(str_buf, 0, sizeof(str_buf));
 8001002:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001006:	220a      	movs	r2, #10
 8001008:	2100      	movs	r1, #0
 800100a:	4618      	mov	r0, r3
 800100c:	f007 f8aa 	bl	8008164 <memset>
		// Add temperature to string
		strcat(str_main_buf, "| T=");
 8001010:	f107 030c 	add.w	r3, r7, #12
 8001014:	4618      	mov	r0, r3
 8001016:	f7ff f899 	bl	800014c <strlen>
 800101a:	4603      	mov	r3, r0
 800101c:	461a      	mov	r2, r3
 800101e:	f107 030c 	add.w	r3, r7, #12
 8001022:	4413      	add	r3, r2
 8001024:	4a64      	ldr	r2, [pc, #400]	; (80011b8 <LoRa_TX_send_T_and_H+0x2cc>)
 8001026:	6810      	ldr	r0, [r2, #0]
 8001028:	6018      	str	r0, [r3, #0]
 800102a:	7912      	ldrb	r2, [r2, #4]
 800102c:	711a      	strb	r2, [r3, #4]
		itoa(am3202_sensor.temterature, str_buf, 10);
 800102e:	4b63      	ldr	r3, [pc, #396]	; (80011bc <LoRa_TX_send_T_and_H+0x2d0>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8001036:	220a      	movs	r2, #10
 8001038:	4618      	mov	r0, r3
 800103a:	f007 f883 	bl	8008144 <itoa>
		strcat(str_main_buf, str_buf);
 800103e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001042:	f107 030c 	add.w	r3, r7, #12
 8001046:	4611      	mov	r1, r2
 8001048:	4618      	mov	r0, r3
 800104a:	f007 f969 	bl	8008320 <strcat>
		memset(str_buf, 0, sizeof(str_buf));
 800104e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001052:	220a      	movs	r2, #10
 8001054:	2100      	movs	r1, #0
 8001056:	4618      	mov	r0, r3
 8001058:	f007 f884 	bl	8008164 <memset>
		strcat(str_main_buf, "C");
 800105c:	f107 030c 	add.w	r3, r7, #12
 8001060:	4618      	mov	r0, r3
 8001062:	f7ff f873 	bl	800014c <strlen>
 8001066:	4603      	mov	r3, r0
 8001068:	461a      	mov	r2, r3
 800106a:	f107 030c 	add.w	r3, r7, #12
 800106e:	4413      	add	r3, r2
 8001070:	4953      	ldr	r1, [pc, #332]	; (80011c0 <LoRa_TX_send_T_and_H+0x2d4>)
 8001072:	461a      	mov	r2, r3
 8001074:	460b      	mov	r3, r1
 8001076:	881b      	ldrh	r3, [r3, #0]
 8001078:	8013      	strh	r3, [r2, #0]
		// Add humidity to string
		strcat(str_main_buf, " H=");
 800107a:	f107 030c 	add.w	r3, r7, #12
 800107e:	4618      	mov	r0, r3
 8001080:	f7ff f864 	bl	800014c <strlen>
 8001084:	4603      	mov	r3, r0
 8001086:	461a      	mov	r2, r3
 8001088:	f107 030c 	add.w	r3, r7, #12
 800108c:	4413      	add	r3, r2
 800108e:	4a4d      	ldr	r2, [pc, #308]	; (80011c4 <LoRa_TX_send_T_and_H+0x2d8>)
 8001090:	6810      	ldr	r0, [r2, #0]
 8001092:	6018      	str	r0, [r3, #0]
		itoa(am3202_sensor.humidity, str_buf, 10);
 8001094:	4b49      	ldr	r3, [pc, #292]	; (80011bc <LoRa_TX_send_T_and_H+0x2d0>)
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800109c:	220a      	movs	r2, #10
 800109e:	4618      	mov	r0, r3
 80010a0:	f007 f850 	bl	8008144 <itoa>
		strcat(str_main_buf, str_buf);
 80010a4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80010a8:	f107 030c 	add.w	r3, r7, #12
 80010ac:	4611      	mov	r1, r2
 80010ae:	4618      	mov	r0, r3
 80010b0:	f007 f936 	bl	8008320 <strcat>
		memset(str_buf, 0, sizeof(str_buf));
 80010b4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80010b8:	220a      	movs	r2, #10
 80010ba:	2100      	movs	r1, #0
 80010bc:	4618      	mov	r0, r3
 80010be:	f007 f851 	bl	8008164 <memset>
		strcat(str_main_buf, "%");
 80010c2:	f107 030c 	add.w	r3, r7, #12
 80010c6:	4618      	mov	r0, r3
 80010c8:	f7ff f840 	bl	800014c <strlen>
 80010cc:	4603      	mov	r3, r0
 80010ce:	461a      	mov	r2, r3
 80010d0:	f107 030c 	add.w	r3, r7, #12
 80010d4:	4413      	add	r3, r2
 80010d6:	493c      	ldr	r1, [pc, #240]	; (80011c8 <LoRa_TX_send_T_and_H+0x2dc>)
 80010d8:	461a      	mov	r2, r3
 80010da:	460b      	mov	r3, r1
 80010dc:	881b      	ldrh	r3, [r3, #0]
 80010de:	8013      	strh	r3, [r2, #0]

		// Print transmitter data
		ssd1306_SetCursor(0, 40);
 80010e0:	2128      	movs	r1, #40	; 0x28
 80010e2:	2000      	movs	r0, #0
 80010e4:	f001 f89c 	bl	8002220 <ssd1306_SetCursor>
		ssd1306_WriteString(str_main_buf,  Font_7x10, White);
 80010e8:	4a2e      	ldr	r2, [pc, #184]	; (80011a4 <LoRa_TX_send_T_and_H+0x2b8>)
 80010ea:	f107 000c 	add.w	r0, r7, #12
 80010ee:	2301      	movs	r3, #1
 80010f0:	ca06      	ldmia	r2, {r1, r2}
 80010f2:	f001 f86f 	bl	80021d4 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 80010f6:	f000 ff5d 	bl	8001fb4 <ssd1306_UpdateScreen>

		// Add end of line to string
		strcat(str_main_buf, "\n");				// Add stop
 80010fa:	f107 030c 	add.w	r3, r7, #12
 80010fe:	4618      	mov	r0, r3
 8001100:	f7ff f824 	bl	800014c <strlen>
 8001104:	4603      	mov	r3, r0
 8001106:	461a      	mov	r2, r3
 8001108:	f107 030c 	add.w	r3, r7, #12
 800110c:	4413      	add	r3, r2
 800110e:	492f      	ldr	r1, [pc, #188]	; (80011cc <LoRa_TX_send_T_and_H+0x2e0>)
 8001110:	461a      	mov	r2, r3
 8001112:	460b      	mov	r3, r1
 8001114:	881b      	ldrh	r3, [r3, #0]
 8001116:	8013      	strh	r3, [r2, #0]

		HAL_UART_Transmit_IT(&huart1, str_main_buf, sizeof(str_main_buf));				// Transmitting over LoRa module
 8001118:	f107 030c 	add.w	r3, r7, #12
 800111c:	2223      	movs	r2, #35	; 0x23
 800111e:	4619      	mov	r1, r3
 8001120:	4823      	ldr	r0, [pc, #140]	; (80011b0 <LoRa_TX_send_T_and_H+0x2c4>)
 8001122:	f006 fb7a 	bl	800781a <HAL_UART_Transmit_IT>
		HAL_Delay(2000);
 8001126:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800112a:	f003 fc95 	bl	8004a58 <HAL_Delay>

		// Print transmitter counter
		memset(str_1, 0, sizeof(str_1));
 800112e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001132:	2214      	movs	r2, #20
 8001134:	2100      	movs	r1, #0
 8001136:	4618      	mov	r0, r3
 8001138:	f007 f814 	bl	8008164 <memset>
		ssd1306_SetCursor(70, 16);
 800113c:	2110      	movs	r1, #16
 800113e:	2046      	movs	r0, #70	; 0x46
 8001140:	f001 f86e 	bl	8002220 <ssd1306_SetCursor>
		sprintf(str_1, "%d", transmit_count);
 8001144:	4b1b      	ldr	r3, [pc, #108]	; (80011b4 <LoRa_TX_send_T_and_H+0x2c8>)
 8001146:	681a      	ldr	r2, [r3, #0]
 8001148:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800114c:	4920      	ldr	r1, [pc, #128]	; (80011d0 <LoRa_TX_send_T_and_H+0x2e4>)
 800114e:	4618      	mov	r0, r3
 8001150:	f007 f8c6 	bl	80082e0 <siprintf>
		ssd1306_WriteString(str_1,  Font_7x10, White);
 8001154:	4a13      	ldr	r2, [pc, #76]	; (80011a4 <LoRa_TX_send_T_and_H+0x2b8>)
 8001156:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 800115a:	2301      	movs	r3, #1
 800115c:	ca06      	ldmia	r2, {r1, r2}
 800115e:	f001 f839 	bl	80021d4 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 8001162:	f000 ff27 	bl	8001fb4 <ssd1306_UpdateScreen>

		transmit_count++;											// Increment test data
 8001166:	4b13      	ldr	r3, [pc, #76]	; (80011b4 <LoRa_TX_send_T_and_H+0x2c8>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	3301      	adds	r3, #1
 800116c:	4a11      	ldr	r2, [pc, #68]	; (80011b4 <LoRa_TX_send_T_and_H+0x2c8>)
 800116e:	6013      	str	r3, [r2, #0]
		HAL_Delay(2000);											// Must be more than 1.5 sec
 8001170:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001174:	f003 fc70 	bl	8004a58 <HAL_Delay>
	}
	if(flag == false)
 8001178:	79fb      	ldrb	r3, [r7, #7]
 800117a:	f083 0301 	eor.w	r3, r3, #1
 800117e:	b2db      	uxtb	r3, r3
 8001180:	2b00      	cmp	r3, #0
 8001182:	d005      	beq.n	8001190 <LoRa_TX_send_T_and_H+0x2a4>
	{
		flag_first_time = true;
 8001184:	4b04      	ldr	r3, [pc, #16]	; (8001198 <LoRa_TX_send_T_and_H+0x2ac>)
 8001186:	2201      	movs	r2, #1
 8001188:	701a      	strb	r2, [r3, #0]
		transmit_count = 1;
 800118a:	4b0a      	ldr	r3, [pc, #40]	; (80011b4 <LoRa_TX_send_T_and_H+0x2c8>)
 800118c:	2201      	movs	r2, #1
 800118e:	601a      	str	r2, [r3, #0]
	}
}
 8001190:	bf00      	nop
 8001192:	3750      	adds	r7, #80	; 0x50
 8001194:	46bd      	mov	sp, r7
 8001196:	bdb0      	pop	{r4, r5, r7, pc}
 8001198:	20000006 	.word	0x20000006
 800119c:	20000550 	.word	0x20000550
 80011a0:	08008ad4 	.word	0x08008ad4
 80011a4:	2000001c 	.word	0x2000001c
 80011a8:	08008aec 	.word	0x08008aec
 80011ac:	20000584 	.word	0x20000584
 80011b0:	2000064c 	.word	0x2000064c
 80011b4:	20000000 	.word	0x20000000
 80011b8:	08008b00 	.word	0x08008b00
 80011bc:	200005a8 	.word	0x200005a8
 80011c0:	08008b08 	.word	0x08008b08
 80011c4:	08008b0c 	.word	0x08008b0c
 80011c8:	08008b10 	.word	0x08008b10
 80011cc:	08008b14 	.word	0x08008b14
 80011d0:	08008ae8 	.word	0x08008ae8

080011d4 <read_all_settings_from_module>:
//-------------------------------------------------------------------------------------------------
void read_all_settings_from_module(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
	// Turn on configuration mode
	set_config_deep_sleep_mode();
 80011d8:	f000 f8aa 	bl	8001330 <set_config_deep_sleep_mode>
	HAL_Delay(10);
 80011dc:	200a      	movs	r0, #10
 80011de:	f003 fc3b 	bl	8004a58 <HAL_Delay>

	static uint8_t data[10] = {0};
	// Read module address, serial port, and airspeed COMMAND
	data[0] = 0xC1;			// 0xC1 - Read register command
 80011e2:	4b09      	ldr	r3, [pc, #36]	; (8001208 <read_all_settings_from_module+0x34>)
 80011e4:	22c1      	movs	r2, #193	; 0xc1
 80011e6:	701a      	strb	r2, [r3, #0]
	data[1] = 0x00;			// Number of register for read
 80011e8:	4b07      	ldr	r3, [pc, #28]	; (8001208 <read_all_settings_from_module+0x34>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	705a      	strb	r2, [r3, #1]
	data[2] = 0x08;			// How many registers must be read
 80011ee:	4b06      	ldr	r3, [pc, #24]	; (8001208 <read_all_settings_from_module+0x34>)
 80011f0:	2208      	movs	r2, #8
 80011f2:	709a      	strb	r2, [r3, #2]

	HAL_UART_Transmit_IT(&huart1, data, 3);
 80011f4:	2203      	movs	r2, #3
 80011f6:	4904      	ldr	r1, [pc, #16]	; (8001208 <read_all_settings_from_module+0x34>)
 80011f8:	4804      	ldr	r0, [pc, #16]	; (800120c <read_all_settings_from_module+0x38>)
 80011fa:	f006 fb0e 	bl	800781a <HAL_UART_Transmit_IT>

	//HAL_UART_Receive_IT(&huart1, str, 1);    <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
//	while    
//	   

	HAL_Delay(100);
 80011fe:	2064      	movs	r0, #100	; 0x64
 8001200:	f003 fc2a 	bl	8004a58 <HAL_Delay>

	// Return:
	// 0xC1 0x00 0x03 0x12 0x34 0x62
	// 0x12 0x34 - Adders 1234
	// 0x62 - 9600, 8n1 and 2,4 k air data rate
}
 8001204:	bf00      	nop
 8001206:	bd80      	pop	{r7, pc}
 8001208:	200000e0 	.word	0x200000e0
 800120c:	2000064c 	.word	0x2000064c

08001210 <init_lora_TX>:
//----------------------------------------------------------------------------------------
bool init_lora_TX(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
	//     .   ,   
	//      

	static uint8_t data[10] = {0};

	set_config_deep_sleep_mode();
 8001214:	f000 f88c 	bl	8001330 <set_config_deep_sleep_mode>
	HAL_Delay(100);
 8001218:	2064      	movs	r0, #100	; 0x64
 800121a:	f003 fc1d 	bl	8004a58 <HAL_Delay>

	// Init module
	// Descripe settings structure
	data[0] = 0xC0;		// 0xC0 - Set register command
 800121e:	4b1e      	ldr	r3, [pc, #120]	; (8001298 <init_lora_TX+0x88>)
 8001220:	22c0      	movs	r2, #192	; 0xc0
 8001222:	701a      	strb	r2, [r3, #0]
	data[1] = 0x00;		// Starting address
 8001224:	4b1c      	ldr	r3, [pc, #112]	; (8001298 <init_lora_TX+0x88>)
 8001226:	2200      	movs	r2, #0
 8001228:	705a      	strb	r2, [r3, #1]
	data[2] = 0x03;		// Length
 800122a:	4b1b      	ldr	r3, [pc, #108]	; (8001298 <init_lora_TX+0x88>)
 800122c:	2203      	movs	r2, #3
 800122e:	709a      	strb	r2, [r3, #2]
	data[3] = 0x12;		// 00H ADD H
 8001230:	4b19      	ldr	r3, [pc, #100]	; (8001298 <init_lora_TX+0x88>)
 8001232:	2212      	movs	r2, #18
 8001234:	70da      	strb	r2, [r3, #3]
	data[4] = 0x34;		// 01H ADD L
 8001236:	4b18      	ldr	r3, [pc, #96]	; (8001298 <init_lora_TX+0x88>)
 8001238:	2234      	movs	r2, #52	; 0x34
 800123a:	711a      	strb	r2, [r3, #4]
	data[5] = 0x62;		// 02H register (see in Datasheet)
 800123c:	4b16      	ldr	r3, [pc, #88]	; (8001298 <init_lora_TX+0x88>)
 800123e:	2262      	movs	r2, #98	; 0x62
 8001240:	715a      	strb	r2, [r3, #5]

	HAL_UART_Transmit_IT(&huart1, data, 6);
 8001242:	2206      	movs	r2, #6
 8001244:	4914      	ldr	r1, [pc, #80]	; (8001298 <init_lora_TX+0x88>)
 8001246:	4815      	ldr	r0, [pc, #84]	; (800129c <init_lora_TX+0x8c>)
 8001248:	f006 fae7 	bl	800781a <HAL_UART_Transmit_IT>
	HAL_Delay(10);
 800124c:	200a      	movs	r0, #10
 800124e:	f003 fc03 	bl	8004a58 <HAL_Delay>

	memset(data, 0, sizeof(data));
 8001252:	220a      	movs	r2, #10
 8001254:	2100      	movs	r1, #0
 8001256:	4810      	ldr	r0, [pc, #64]	; (8001298 <init_lora_TX+0x88>)
 8001258:	f006 ff84 	bl	8008164 <memset>
	// Set WOR Cycle
	data[0] = 0xC0;		// 0xC0 - Set register command
 800125c:	4b0e      	ldr	r3, [pc, #56]	; (8001298 <init_lora_TX+0x88>)
 800125e:	22c0      	movs	r2, #192	; 0xc0
 8001260:	701a      	strb	r2, [r3, #0]
	data[1] = 0x05;		// Starting address
 8001262:	4b0d      	ldr	r3, [pc, #52]	; (8001298 <init_lora_TX+0x88>)
 8001264:	2205      	movs	r2, #5
 8001266:	705a      	strb	r2, [r3, #1]
	data[2] = 0x01;		// Length
 8001268:	4b0b      	ldr	r3, [pc, #44]	; (8001298 <init_lora_TX+0x88>)
 800126a:	2201      	movs	r2, #1
 800126c:	709a      	strb	r2, [r3, #2]
	data[3] = 0x00;		// set WOR Cycle 500ms
 800126e:	4b0a      	ldr	r3, [pc, #40]	; (8001298 <init_lora_TX+0x88>)
 8001270:	2200      	movs	r2, #0
 8001272:	70da      	strb	r2, [r3, #3]
	HAL_UART_Transmit_IT(&huart1, data, 4);
 8001274:	2204      	movs	r2, #4
 8001276:	4908      	ldr	r1, [pc, #32]	; (8001298 <init_lora_TX+0x88>)
 8001278:	4808      	ldr	r0, [pc, #32]	; (800129c <init_lora_TX+0x8c>)
 800127a:	f006 face 	bl	800781a <HAL_UART_Transmit_IT>
	HAL_Delay(10);
 800127e:	200a      	movs	r0, #10
 8001280:	f003 fbea 	bl	8004a58 <HAL_Delay>
	///////////////

	read_all_settings_from_module();
 8001284:	f7ff ffa6 	bl	80011d4 <read_all_settings_from_module>
	set_WOR_TX_mode();
 8001288:	f000 f876 	bl	8001378 <set_WOR_TX_mode>
	HAL_Delay(100);
 800128c:	2064      	movs	r0, #100	; 0x64
 800128e:	f003 fbe3 	bl	8004a58 <HAL_Delay>

	return true;
 8001292:	2301      	movs	r3, #1
}
 8001294:	4618      	mov	r0, r3
 8001296:	bd80      	pop	{r7, pc}
 8001298:	200000ec 	.word	0x200000ec
 800129c:	2000064c 	.word	0x2000064c

080012a0 <init_lora_RX>:
//----------------------------------------------------------------------------------------
bool init_lora_RX(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
	static uint8_t data[10] = {0};
	set_config_deep_sleep_mode();
 80012a4:	f000 f844 	bl	8001330 <set_config_deep_sleep_mode>
	HAL_Delay(100);
 80012a8:	2064      	movs	r0, #100	; 0x64
 80012aa:	f003 fbd5 	bl	8004a58 <HAL_Delay>

	data[0] = 0xC0;
 80012ae:	4b1e      	ldr	r3, [pc, #120]	; (8001328 <init_lora_RX+0x88>)
 80012b0:	22c0      	movs	r2, #192	; 0xc0
 80012b2:	701a      	strb	r2, [r3, #0]
	data[1] = 0x00;		// Starting address
 80012b4:	4b1c      	ldr	r3, [pc, #112]	; (8001328 <init_lora_RX+0x88>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	705a      	strb	r2, [r3, #1]
	data[2] = 0x03;		// Length
 80012ba:	4b1b      	ldr	r3, [pc, #108]	; (8001328 <init_lora_RX+0x88>)
 80012bc:	2203      	movs	r2, #3
 80012be:	709a      	strb	r2, [r3, #2]
	data[3] = 0x12;		// 00H ADD H
 80012c0:	4b19      	ldr	r3, [pc, #100]	; (8001328 <init_lora_RX+0x88>)
 80012c2:	2212      	movs	r2, #18
 80012c4:	70da      	strb	r2, [r3, #3]
	data[4] = 0x34;		// 01H ADD L
 80012c6:	4b18      	ldr	r3, [pc, #96]	; (8001328 <init_lora_RX+0x88>)
 80012c8:	2234      	movs	r2, #52	; 0x34
 80012ca:	711a      	strb	r2, [r3, #4]
	data[5] = 0x62;		// 02H register ()
 80012cc:	4b16      	ldr	r3, [pc, #88]	; (8001328 <init_lora_RX+0x88>)
 80012ce:	2262      	movs	r2, #98	; 0x62
 80012d0:	715a      	strb	r2, [r3, #5]

	HAL_UART_Transmit_IT(&huart1, data, 6);
 80012d2:	2206      	movs	r2, #6
 80012d4:	4914      	ldr	r1, [pc, #80]	; (8001328 <init_lora_RX+0x88>)
 80012d6:	4815      	ldr	r0, [pc, #84]	; (800132c <init_lora_RX+0x8c>)
 80012d8:	f006 fa9f 	bl	800781a <HAL_UART_Transmit_IT>
	HAL_Delay(100);
 80012dc:	2064      	movs	r0, #100	; 0x64
 80012de:	f003 fbbb 	bl	8004a58 <HAL_Delay>

	memset(data, 0, sizeof(data));
 80012e2:	220a      	movs	r2, #10
 80012e4:	2100      	movs	r1, #0
 80012e6:	4810      	ldr	r0, [pc, #64]	; (8001328 <init_lora_RX+0x88>)
 80012e8:	f006 ff3c 	bl	8008164 <memset>
	// Set WOR Cycle
	data[0] = 0xC0;		// 0xC0 - Set register command
 80012ec:	4b0e      	ldr	r3, [pc, #56]	; (8001328 <init_lora_RX+0x88>)
 80012ee:	22c0      	movs	r2, #192	; 0xc0
 80012f0:	701a      	strb	r2, [r3, #0]
	data[1] = 0x05;		// Starting address
 80012f2:	4b0d      	ldr	r3, [pc, #52]	; (8001328 <init_lora_RX+0x88>)
 80012f4:	2205      	movs	r2, #5
 80012f6:	705a      	strb	r2, [r3, #1]
	data[2] = 0x01;		// Length
 80012f8:	4b0b      	ldr	r3, [pc, #44]	; (8001328 <init_lora_RX+0x88>)
 80012fa:	2201      	movs	r2, #1
 80012fc:	709a      	strb	r2, [r3, #2]
	data[3] = 0x00;		// set WOR Cycle 500ms
 80012fe:	4b0a      	ldr	r3, [pc, #40]	; (8001328 <init_lora_RX+0x88>)
 8001300:	2200      	movs	r2, #0
 8001302:	70da      	strb	r2, [r3, #3]
	HAL_UART_Transmit_IT(&huart1, data, 4);
 8001304:	2204      	movs	r2, #4
 8001306:	4908      	ldr	r1, [pc, #32]	; (8001328 <init_lora_RX+0x88>)
 8001308:	4808      	ldr	r0, [pc, #32]	; (800132c <init_lora_RX+0x8c>)
 800130a:	f006 fa86 	bl	800781a <HAL_UART_Transmit_IT>
	HAL_Delay(100);
 800130e:	2064      	movs	r0, #100	; 0x64
 8001310:	f003 fba2 	bl	8004a58 <HAL_Delay>

	read_all_settings_from_module();
 8001314:	f7ff ff5e 	bl	80011d4 <read_all_settings_from_module>
	set_WOR_RX_mode();
 8001318:	f000 f81c 	bl	8001354 <set_WOR_RX_mode>
	HAL_Delay(100);
 800131c:	2064      	movs	r0, #100	; 0x64
 800131e:	f003 fb9b 	bl	8004a58 <HAL_Delay>

	return true;
 8001322:	2301      	movs	r3, #1
}
 8001324:	4618      	mov	r0, r3
 8001326:	bd80      	pop	{r7, pc}
 8001328:	200000f8 	.word	0x200000f8
 800132c:	2000064c 	.word	0x2000064c

08001330 <set_config_deep_sleep_mode>:
//-------------------------------------------------------------------------------------------------
void set_config_deep_sleep_mode (void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0
	// Function use for go to deep sleep and configuration mode
	// Set M0 and M1 PINs
	HAL_GPIO_WritePin(GPIOB, M0_Pin, GPIO_PIN_SET);
 8001334:	2201      	movs	r2, #1
 8001336:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800133a:	4805      	ldr	r0, [pc, #20]	; (8001350 <set_config_deep_sleep_mode+0x20>)
 800133c:	f003 ffc5 	bl	80052ca <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, M1_Pin, GPIO_PIN_SET);
 8001340:	2201      	movs	r2, #1
 8001342:	2101      	movs	r1, #1
 8001344:	4802      	ldr	r0, [pc, #8]	; (8001350 <set_config_deep_sleep_mode+0x20>)
 8001346:	f003 ffc0 	bl	80052ca <HAL_GPIO_WritePin>
}
 800134a:	bf00      	nop
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	40010c00 	.word	0x40010c00

08001354 <set_WOR_RX_mode>:
//-------------------------------------------------------------------------------------------------
void set_WOR_RX_mode (void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
	// Set M0 and M1 PINs in WOR Receiving mode
	HAL_GPIO_WritePin(GPIOB, M0_Pin, GPIO_PIN_RESET);
 8001358:	2200      	movs	r2, #0
 800135a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800135e:	4805      	ldr	r0, [pc, #20]	; (8001374 <set_WOR_RX_mode+0x20>)
 8001360:	f003 ffb3 	bl	80052ca <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, M1_Pin, GPIO_PIN_SET);
 8001364:	2201      	movs	r2, #1
 8001366:	2101      	movs	r1, #1
 8001368:	4802      	ldr	r0, [pc, #8]	; (8001374 <set_WOR_RX_mode+0x20>)
 800136a:	f003 ffae 	bl	80052ca <HAL_GPIO_WritePin>
}
 800136e:	bf00      	nop
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	40010c00 	.word	0x40010c00

08001378 <set_WOR_TX_mode>:
//-------------------------------------------------------------------------------------------------
void set_WOR_TX_mode (void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
	// Set M0 and M1 PINs in WOR Transmitting mode
	HAL_GPIO_WritePin(GPIOB, M0_Pin, GPIO_PIN_SET);
 800137c:	2201      	movs	r2, #1
 800137e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001382:	4805      	ldr	r0, [pc, #20]	; (8001398 <set_WOR_TX_mode+0x20>)
 8001384:	f003 ffa1 	bl	80052ca <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, M1_Pin, GPIO_PIN_RESET);
 8001388:	2200      	movs	r2, #0
 800138a:	2101      	movs	r1, #1
 800138c:	4802      	ldr	r0, [pc, #8]	; (8001398 <set_WOR_TX_mode+0x20>)
 800138e:	f003 ff9c 	bl	80052ca <HAL_GPIO_WritePin>
}
 8001392:	bf00      	nop
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	40010c00 	.word	0x40010c00

0800139c <NRF24L01_RX_Mode>:
		NRF24L01_Receive();
	}
}
//----------------------------------------------------------------------------------------
void NRF24L01_RX_Mode(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b082      	sub	sp, #8
 80013a0:	af00      	add	r7, sp, #0
  uint8_t regval=0x00;
 80013a2:	2300      	movs	r3, #0
 80013a4:	71fb      	strb	r3, [r7, #7]
  regval = NRF24_ReadReg(CONFIG);
 80013a6:	2000      	movs	r0, #0
 80013a8:	f000 fb8c 	bl	8001ac4 <NRF24_ReadReg>
 80013ac:	4603      	mov	r3, r0
 80013ae:	71fb      	strb	r3, [r7, #7]
  regval |= (1<<PWR_UP) | (1<<PRIM_RX);    	// Power up module. Write PWR_UP and PRIM_RX bits
 80013b0:	79fb      	ldrb	r3, [r7, #7]
 80013b2:	f043 0303 	orr.w	r3, r3, #3
 80013b6:	71fb      	strb	r3, [r7, #7]
  NRF24_WriteReg(CONFIG,regval);
 80013b8:	79fb      	ldrb	r3, [r7, #7]
 80013ba:	4619      	mov	r1, r3
 80013bc:	2000      	movs	r0, #0
 80013be:	f000 fbb5 	bl	8001b2c <NRF24_WriteReg>
  NRF24_WriteReg(CONFIG, 0x33);     		//  IRQ WORK  ~ 130 us
 80013c2:	2133      	movs	r1, #51	; 0x33
 80013c4:	2000      	movs	r0, #0
 80013c6:	f000 fbb1 	bl	8001b2c <NRF24_WriteReg>
  CE_SET;
 80013ca:	2201      	movs	r2, #1
 80013cc:	2108      	movs	r1, #8
 80013ce:	4807      	ldr	r0, [pc, #28]	; (80013ec <NRF24L01_RX_Mode+0x50>)
 80013d0:	f003 ff7b 	bl	80052ca <HAL_GPIO_WritePin>
  DelayMicro(150); // Delay 130 us
 80013d4:	2096      	movs	r0, #150	; 0x96
 80013d6:	f000 fb53 	bl	8001a80 <DelayMicro>
  // Flush buffers
  NRF24_FlushRX();
 80013da:	f000 fc5b 	bl	8001c94 <NRF24_FlushRX>
  NRF24_FlushTX();
 80013de:	f000 fc7b 	bl	8001cd8 <NRF24_FlushTX>
}
 80013e2:	bf00      	nop
 80013e4:	3708      	adds	r7, #8
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	40010800 	.word	0x40010800

080013f0 <NRF24L01_Receive>:
//----------------------------------------------------------------------------------------
// Function waite Low IRQ signal from NRF module
bool NRF24L01_Receive(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b088      	sub	sp, #32
 80013f4:	af00      	add	r7, sp, #0
	if(rx_flag == 1)
 80013f6:	4b29      	ldr	r3, [pc, #164]	; (800149c <NRF24L01_Receive+0xac>)
 80013f8:	781b      	ldrb	r3, [r3, #0]
 80013fa:	b2db      	uxtb	r3, r3
 80013fc:	2b01      	cmp	r3, #1
 80013fe:	d148      	bne.n	8001492 <NRF24L01_Receive+0xa2>
	{
		// Detect what's pipes data come from
		if(pipe == 0)
 8001400:	4b27      	ldr	r3, [pc, #156]	; (80014a0 <NRF24L01_Receive+0xb0>)
 8001402:	781b      	ldrb	r3, [r3, #0]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d11f      	bne.n	8001448 <NRF24L01_Receive+0x58>
		{
			ssd1306_SetCursor(0, 16);
 8001408:	2110      	movs	r1, #16
 800140a:	2000      	movs	r0, #0
 800140c:	f000 ff08 	bl	8002220 <ssd1306_SetCursor>
			char str_rx_oled_buffer_pipe_0[15] = {0};
 8001410:	2300      	movs	r3, #0
 8001412:	613b      	str	r3, [r7, #16]
 8001414:	f107 0314 	add.w	r3, r7, #20
 8001418:	2200      	movs	r2, #0
 800141a:	601a      	str	r2, [r3, #0]
 800141c:	605a      	str	r2, [r3, #4]
 800141e:	f8c3 2007 	str.w	r2, [r3, #7]
			strcpy(str_rx_oled_buffer_pipe_0, "P0 data:");
 8001422:	f107 0310 	add.w	r3, r7, #16
 8001426:	4a1f      	ldr	r2, [pc, #124]	; (80014a4 <NRF24L01_Receive+0xb4>)
 8001428:	ca07      	ldmia	r2, {r0, r1, r2}
 800142a:	c303      	stmia	r3!, {r0, r1}
 800142c:	701a      	strb	r2, [r3, #0]
			strcat(str_rx_oled_buffer_pipe_0, RX_BUF);
 800142e:	f107 0310 	add.w	r3, r7, #16
 8001432:	491d      	ldr	r1, [pc, #116]	; (80014a8 <NRF24L01_Receive+0xb8>)
 8001434:	4618      	mov	r0, r3
 8001436:	f006 ff73 	bl	8008320 <strcat>
			ssd1306_WriteString(str_rx_oled_buffer_pipe_0,  Font_7x10, White);
 800143a:	4a1c      	ldr	r2, [pc, #112]	; (80014ac <NRF24L01_Receive+0xbc>)
 800143c:	f107 0010 	add.w	r0, r7, #16
 8001440:	2301      	movs	r3, #1
 8001442:	ca06      	ldmia	r2, {r1, r2}
 8001444:	f000 fec6 	bl	80021d4 <ssd1306_WriteString>
		}
		if(pipe == 1)
 8001448:	4b15      	ldr	r3, [pc, #84]	; (80014a0 <NRF24L01_Receive+0xb0>)
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	2b01      	cmp	r3, #1
 800144e:	d11b      	bne.n	8001488 <NRF24L01_Receive+0x98>
		{
			ssd1306_SetCursor(0, 26);
 8001450:	211a      	movs	r1, #26
 8001452:	2000      	movs	r0, #0
 8001454:	f000 fee4 	bl	8002220 <ssd1306_SetCursor>
			char str_rx_oled_buffer_pipe_1[15] = {0};
 8001458:	2300      	movs	r3, #0
 800145a:	603b      	str	r3, [r7, #0]
 800145c:	1d3b      	adds	r3, r7, #4
 800145e:	2200      	movs	r2, #0
 8001460:	601a      	str	r2, [r3, #0]
 8001462:	605a      	str	r2, [r3, #4]
 8001464:	f8c3 2007 	str.w	r2, [r3, #7]
			strcpy(str_rx_oled_buffer_pipe_1, "P1 data:");
 8001468:	463b      	mov	r3, r7
 800146a:	4a11      	ldr	r2, [pc, #68]	; (80014b0 <NRF24L01_Receive+0xc0>)
 800146c:	ca07      	ldmia	r2, {r0, r1, r2}
 800146e:	c303      	stmia	r3!, {r0, r1}
 8001470:	701a      	strb	r2, [r3, #0]
			strcat(str_rx_oled_buffer_pipe_1, RX_BUF);
 8001472:	463b      	mov	r3, r7
 8001474:	490c      	ldr	r1, [pc, #48]	; (80014a8 <NRF24L01_Receive+0xb8>)
 8001476:	4618      	mov	r0, r3
 8001478:	f006 ff52 	bl	8008320 <strcat>
			ssd1306_WriteString(str_rx_oled_buffer_pipe_1,  Font_7x10, White);
 800147c:	4a0b      	ldr	r2, [pc, #44]	; (80014ac <NRF24L01_Receive+0xbc>)
 800147e:	4638      	mov	r0, r7
 8001480:	2301      	movs	r3, #1
 8001482:	ca06      	ldmia	r2, {r1, r2}
 8001484:	f000 fea6 	bl	80021d4 <ssd1306_WriteString>
		}
		// Print RX data on OLED
		ssd1306_UpdateScreen();
 8001488:	f000 fd94 	bl	8001fb4 <ssd1306_UpdateScreen>
		rx_flag = 0;
 800148c:	4b03      	ldr	r3, [pc, #12]	; (800149c <NRF24L01_Receive+0xac>)
 800148e:	2200      	movs	r2, #0
 8001490:	701a      	strb	r2, [r3, #0]
	}
}
 8001492:	bf00      	nop
 8001494:	4618      	mov	r0, r3
 8001496:	3720      	adds	r7, #32
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	2000010e 	.word	0x2000010e
 80014a0:	20000134 	.word	0x20000134
 80014a4:	08008b18 	.word	0x08008b18
 80014a8:	20000104 	.word	0x20000104
 80014ac:	2000001c 	.word	0x2000001c
 80014b0:	08008b24 	.word	0x08008b24

080014b4 <NRF24_init_RX_mode>:
//----------------------------------------------------------------------------------------
void NRF24_init_RX_mode(void)                  // RECEIVE
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
	reset_nrf24l01();	// <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
 80014b8:	f000 fc70 	bl	8001d9c <reset_nrf24l01>

	tx_or_rx_mode = rx_mode;		// For block interrupt HAL_GPIO_EXTI_Callback
 80014bc:	4b2a      	ldr	r3, [pc, #168]	; (8001568 <NRF24_init_RX_mode+0xb4>)
 80014be:	781a      	ldrb	r2, [r3, #0]
 80014c0:	4b2a      	ldr	r3, [pc, #168]	; (800156c <NRF24_init_RX_mode+0xb8>)
 80014c2:	701a      	strb	r2, [r3, #0]

	CE_RESET;
 80014c4:	2200      	movs	r2, #0
 80014c6:	2108      	movs	r1, #8
 80014c8:	4829      	ldr	r0, [pc, #164]	; (8001570 <NRF24_init_RX_mode+0xbc>)
 80014ca:	f003 fefe 	bl	80052ca <HAL_GPIO_WritePin>
	DelayMicro(5000);
 80014ce:	f241 3088 	movw	r0, #5000	; 0x1388
 80014d2:	f000 fad5 	bl	8001a80 <DelayMicro>

	NRF24_WriteReg(CONFIG, 0x0a); // Set PWR_UP bit, enable CRC(1 byte) &Prim_RX:0 (Transmitter) 0b 0000 1010
 80014d6:	210a      	movs	r1, #10
 80014d8:	2000      	movs	r0, #0
 80014da:	f000 fb27 	bl	8001b2c <NRF24_WriteReg>

	DelayMicro(5000);
 80014de:	f241 3088 	movw	r0, #5000	; 0x1388
 80014e2:	f000 facd 	bl	8001a80 <DelayMicro>

	NRF24_WriteReg(EN_AA, 0x03); 			// Enable Pipe0 and Pipe1
 80014e6:	2103      	movs	r1, #3
 80014e8:	2001      	movs	r0, #1
 80014ea:	f000 fb1f 	bl	8001b2c <NRF24_WriteReg>
	NRF24_WriteReg(EN_RXADDR, 0x03); 		// Enable Pipe0 and Pipe1
 80014ee:	2103      	movs	r1, #3
 80014f0:	2002      	movs	r0, #2
 80014f2:	f000 fb1b 	bl	8001b2c <NRF24_WriteReg>
	NRF24_WriteReg(SETUP_AW, 0x01); 		// Setup address width=3 bytes
 80014f6:	2101      	movs	r1, #1
 80014f8:	2003      	movs	r0, #3
 80014fa:	f000 fb17 	bl	8001b2c <NRF24_WriteReg>
	NRF24_WriteReg(SETUP_RETR, 0x5F); 		// 1500us, 15 retrans
 80014fe:	215f      	movs	r1, #95	; 0x5f
 8001500:	2004      	movs	r0, #4
 8001502:	f000 fb13 	bl	8001b2c <NRF24_WriteReg>
	NRF24_ToggleFeatures();					// Send activated command
 8001506:	f000 fb3f 	bl	8001b88 <NRF24_ToggleFeatures>
	NRF24_WriteReg(FEATURE, 0);				// Turn off all FEATURE register
 800150a:	2100      	movs	r1, #0
 800150c:	201d      	movs	r0, #29
 800150e:	f000 fb0d 	bl	8001b2c <NRF24_WriteReg>
	NRF24_WriteReg(DYNPD, 0); 				// Turn off all payload length data pipe
 8001512:	2100      	movs	r1, #0
 8001514:	201c      	movs	r0, #28
 8001516:	f000 fb09 	bl	8001b2c <NRF24_WriteReg>
	NRF24_WriteReg(STATUS_NRF, 0x70); 		// Reset flags for IRQ
 800151a:	2170      	movs	r1, #112	; 0x70
 800151c:	2007      	movs	r0, #7
 800151e:	f000 fb05 	bl	8001b2c <NRF24_WriteReg>
	NRF24_WriteReg(RF_CH, 76); 				// Frequency = 2476 MHz  // was 76
 8001522:	214c      	movs	r1, #76	; 0x4c
 8001524:	2005      	movs	r0, #5
 8001526:	f000 fb01 	bl	8001b2c <NRF24_WriteReg>
	NRF24_WriteReg(RF_SETUP, 0x26); 	    // TX_PWR:0dBm, Datarate:250kbps
 800152a:	2126      	movs	r1, #38	; 0x26
 800152c:	2006      	movs	r0, #6
 800152e:	f000 fafd 	bl	8001b2c <NRF24_WriteReg>

	NRF24_Write_Buf(TX_ADDR, TX_ADDRESS_0, TX_ADR_WIDTH);		//	set up Transmit address. Used for a PTX device only.
 8001532:	2203      	movs	r2, #3
 8001534:	490f      	ldr	r1, [pc, #60]	; (8001574 <NRF24_init_RX_mode+0xc0>)
 8001536:	2010      	movs	r0, #16
 8001538:	f000 fb7a 	bl	8001c30 <NRF24_Write_Buf>

	NRF24_Write_Buf(RX_ADDR_P0, TX_ADDRESS_0, TX_ADR_WIDTH);    // Set up pipe 0 address
 800153c:	2203      	movs	r2, #3
 800153e:	490d      	ldr	r1, [pc, #52]	; (8001574 <NRF24_init_RX_mode+0xc0>)
 8001540:	200a      	movs	r0, #10
 8001542:	f000 fb75 	bl	8001c30 <NRF24_Write_Buf>
	NRF24_Write_Buf(RX_ADDR_P1, TX_ADDRESS_1, TX_ADR_WIDTH);    // Set up pipe 1 address
 8001546:	2203      	movs	r2, #3
 8001548:	490b      	ldr	r1, [pc, #44]	; (8001578 <NRF24_init_RX_mode+0xc4>)
 800154a:	200b      	movs	r0, #11
 800154c:	f000 fb70 	bl	8001c30 <NRF24_Write_Buf>

	NRF24_WriteReg(RX_PW_P0, TX_PLOAD_WIDTH);				 //Number of bytes in RX pipe 0
 8001550:	210a      	movs	r1, #10
 8001552:	2011      	movs	r0, #17
 8001554:	f000 faea 	bl	8001b2c <NRF24_WriteReg>
	NRF24_WriteReg(RX_PW_P1, TX_PLOAD_WIDTH);				 //Number of bytes in RX pipe 1
 8001558:	210a      	movs	r1, #10
 800155a:	2012      	movs	r0, #18
 800155c:	f000 fae6 	bl	8001b2c <NRF24_WriteReg>

	NRF24L01_RX_Mode();
 8001560:	f7ff ff1c 	bl	800139c <NRF24L01_RX_Mode>
}
 8001564:	bf00      	nop
 8001566:	bd80      	pop	{r7, pc}
 8001568:	20000102 	.word	0x20000102
 800156c:	20000008 	.word	0x20000008
 8001570:	40010800 	.word	0x40010800
 8001574:	2000000c 	.word	0x2000000c
 8001578:	20000010 	.word	0x20000010

0800157c <IRQ_Callback>:

//----------------------------------------------------------------------------------------
// Callback generate when stm32 get falling  signal from IRQ pin (NRF module show that it has data in buffer)
void IRQ_Callback(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b082      	sub	sp, #8
 8001580:	af00      	add	r7, sp, #0
	uint8_t status=0x01;
 8001582:	2301      	movs	r3, #1
 8001584:	71fb      	strb	r3, [r7, #7]
	uint16_t dt=0;
 8001586:	2300      	movs	r3, #0
 8001588:	80bb      	strh	r3, [r7, #4]

	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800158a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800158e:	4814      	ldr	r0, [pc, #80]	; (80015e0 <IRQ_Callback+0x64>)
 8001590:	f003 feb3 	bl	80052fa <HAL_GPIO_TogglePin>

	DelayMicro(10);
 8001594:	200a      	movs	r0, #10
 8001596:	f000 fa73 	bl	8001a80 <DelayMicro>

	status = NRF24_ReadReg(STATUS_NRF);
 800159a:	2007      	movs	r0, #7
 800159c:	f000 fa92 	bl	8001ac4 <NRF24_ReadReg>
 80015a0:	4603      	mov	r3, r0
 80015a2:	71fb      	strb	r3, [r7, #7]
	if(status & 0x40)									    //	Flag: Data ready in FIFO  (Check RX_DR flag)
 80015a4:	79fb      	ldrb	r3, [r7, #7]
 80015a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d013      	beq.n	80015d6 <IRQ_Callback+0x5a>
	{
		pipe = (status>>1) & 0x07;
 80015ae:	79fb      	ldrb	r3, [r7, #7]
 80015b0:	085b      	lsrs	r3, r3, #1
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	f003 0307 	and.w	r3, r3, #7
 80015b8:	b2da      	uxtb	r2, r3
 80015ba:	4b0a      	ldr	r3, [pc, #40]	; (80015e4 <IRQ_Callback+0x68>)
 80015bc:	701a      	strb	r2, [r3, #0]
		NRF24_Read_Buf(RD_RX_PLOAD,RX_BUF,TX_PLOAD_WIDTH);
 80015be:	220a      	movs	r2, #10
 80015c0:	4909      	ldr	r1, [pc, #36]	; (80015e8 <IRQ_Callback+0x6c>)
 80015c2:	2061      	movs	r0, #97	; 0x61
 80015c4:	f000 fb0a 	bl	8001bdc <NRF24_Read_Buf>
		NRF24_WriteReg(STATUS_NRF, 0x40);					// For turn down interrupt in nrf module
 80015c8:	2140      	movs	r1, #64	; 0x40
 80015ca:	2007      	movs	r0, #7
 80015cc:	f000 faae 	bl	8001b2c <NRF24_WriteReg>
		rx_flag = 1;
 80015d0:	4b06      	ldr	r3, [pc, #24]	; (80015ec <IRQ_Callback+0x70>)
 80015d2:	2201      	movs	r2, #1
 80015d4:	701a      	strb	r2, [r3, #0]
	}
}
 80015d6:	bf00      	nop
 80015d8:	3708      	adds	r7, #8
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	40011000 	.word	0x40011000
 80015e4:	20000134 	.word	0x20000134
 80015e8:	20000104 	.word	0x20000104
 80015ec:	2000010e 	.word	0x2000010e

080015f0 <NRF24L01_RX_Mode_for_TX_mode>:
		NRF24L01_Transmission();
	}
}
//----------------------------------------------------------------------------------------
void NRF24L01_RX_Mode_for_TX_mode(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
  uint8_t regval=0x00;
 80015f6:	2300      	movs	r3, #0
 80015f8:	71fb      	strb	r3, [r7, #7]
  regval = NRF24_ReadReg(CONFIG);
 80015fa:	2000      	movs	r0, #0
 80015fc:	f000 fa62 	bl	8001ac4 <NRF24_ReadReg>
 8001600:	4603      	mov	r3, r0
 8001602:	71fb      	strb	r3, [r7, #7]
  regval |= (1<<PWR_UP)|(1<<PRIM_RX);	 // Power up module. Write PWR_UP  PRIM_RX bits
 8001604:	79fb      	ldrb	r3, [r7, #7]
 8001606:	f043 0303 	orr.w	r3, r3, #3
 800160a:	71fb      	strb	r3, [r7, #7]
  NRF24_WriteReg(CONFIG,regval);
 800160c:	79fb      	ldrb	r3, [r7, #7]
 800160e:	4619      	mov	r1, r3
 8001610:	2000      	movs	r0, #0
 8001612:	f000 fa8b 	bl	8001b2c <NRF24_WriteReg>
  CE_SET;
 8001616:	2201      	movs	r2, #1
 8001618:	2108      	movs	r1, #8
 800161a:	4807      	ldr	r0, [pc, #28]	; (8001638 <NRF24L01_RX_Mode_for_TX_mode+0x48>)
 800161c:	f003 fe55 	bl	80052ca <HAL_GPIO_WritePin>
  DelayMicro(150);						 // Delay 130 us
 8001620:	2096      	movs	r0, #150	; 0x96
 8001622:	f000 fa2d 	bl	8001a80 <DelayMicro>
  // Flush buffers
  NRF24_FlushRX();
 8001626:	f000 fb35 	bl	8001c94 <NRF24_FlushRX>
  NRF24_FlushTX();
 800162a:	f000 fb55 	bl	8001cd8 <NRF24_FlushTX>
}
 800162e:	bf00      	nop
 8001630:	3708      	adds	r7, #8
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	40010800 	.word	0x40010800

0800163c <NRF24_init_TX_mode>:
//----------------------------------------------------------------------------------------
void NRF24_init_TX_mode(void)    // TRANSMITTER
{
 800163c:	b580      	push	{r7, lr}
 800163e:	af00      	add	r7, sp, #0
	reset_nrf24l01();
 8001640:	f000 fbac 	bl	8001d9c <reset_nrf24l01>

	tx_or_rx_mode = tx_mode;		// For block interrupt HAL_GPIO_EXTI_Callback
 8001644:	4b27      	ldr	r3, [pc, #156]	; (80016e4 <NRF24_init_TX_mode+0xa8>)
 8001646:	781a      	ldrb	r2, [r3, #0]
 8001648:	4b27      	ldr	r3, [pc, #156]	; (80016e8 <NRF24_init_TX_mode+0xac>)
 800164a:	701a      	strb	r2, [r3, #0]

	CE_RESET;
 800164c:	2200      	movs	r2, #0
 800164e:	2108      	movs	r1, #8
 8001650:	4826      	ldr	r0, [pc, #152]	; (80016ec <NRF24_init_TX_mode+0xb0>)
 8001652:	f003 fe3a 	bl	80052ca <HAL_GPIO_WritePin>
	DelayMicro(5000);
 8001656:	f241 3088 	movw	r0, #5000	; 0x1388
 800165a:	f000 fa11 	bl	8001a80 <DelayMicro>

	NRF24_WriteReg(CONFIG, 0x0a); 			// Set PWR_UP bit, enable CRC(1 byte) &Prim_RX:0 (Transmitter)
 800165e:	210a      	movs	r1, #10
 8001660:	2000      	movs	r0, #0
 8001662:	f000 fa63 	bl	8001b2c <NRF24_WriteReg>

	DelayMicro(5000);
 8001666:	f241 3088 	movw	r0, #5000	; 0x1388
 800166a:	f000 fa09 	bl	8001a80 <DelayMicro>

	NRF24_WriteReg(EN_AA, 0x01); 			// Enable Pipe0
 800166e:	2101      	movs	r1, #1
 8001670:	2001      	movs	r0, #1
 8001672:	f000 fa5b 	bl	8001b2c <NRF24_WriteReg>
	NRF24_WriteReg(EN_RXADDR, 0x01); 		// Enable Pipe0
 8001676:	2101      	movs	r1, #1
 8001678:	2002      	movs	r0, #2
 800167a:	f000 fa57 	bl	8001b2c <NRF24_WriteReg>
	NRF24_WriteReg(SETUP_AW, 0x01); 		// Setup address width=3 bytes
 800167e:	2101      	movs	r1, #1
 8001680:	2003      	movs	r0, #3
 8001682:	f000 fa53 	bl	8001b2c <NRF24_WriteReg>
	NRF24_WriteReg(SETUP_RETR, 0x5F); 		// 1500us, 15 retrans
 8001686:	215f      	movs	r1, #95	; 0x5f
 8001688:	2004      	movs	r0, #4
 800168a:	f000 fa4f 	bl	8001b2c <NRF24_WriteReg>
	NRF24_ToggleFeatures();
 800168e:	f000 fa7b 	bl	8001b88 <NRF24_ToggleFeatures>
	NRF24_WriteReg(FEATURE, 0);
 8001692:	2100      	movs	r1, #0
 8001694:	201d      	movs	r0, #29
 8001696:	f000 fa49 	bl	8001b2c <NRF24_WriteReg>
	NRF24_WriteReg(DYNPD, 0);
 800169a:	2100      	movs	r1, #0
 800169c:	201c      	movs	r0, #28
 800169e:	f000 fa45 	bl	8001b2c <NRF24_WriteReg>
	NRF24_WriteReg(STATUS_NRF, 0x70); 		// Reset flags for IRQ
 80016a2:	2170      	movs	r1, #112	; 0x70
 80016a4:	2007      	movs	r0, #7
 80016a6:	f000 fa41 	bl	8001b2c <NRF24_WriteReg>
	NRF24_WriteReg(RF_CH, 76); 				// Frequency = 2476 MHz
 80016aa:	214c      	movs	r1, #76	; 0x4c
 80016ac:	2005      	movs	r0, #5
 80016ae:	f000 fa3d 	bl	8001b2c <NRF24_WriteReg>
	NRF24_WriteReg(RF_SETUP, 0x26);  		// TX_PWR:0dBm, Datarate:250kbps
 80016b2:	2126      	movs	r1, #38	; 0x26
 80016b4:	2006      	movs	r0, #6
 80016b6:	f000 fa39 	bl	8001b2c <NRF24_WriteReg>

	NRF24_Write_Buf(TX_ADDR, TX_ADDRESS, TX_ADR_WIDTH);			// Write TX address
 80016ba:	2203      	movs	r2, #3
 80016bc:	490c      	ldr	r1, [pc, #48]	; (80016f0 <NRF24_init_TX_mode+0xb4>)
 80016be:	2010      	movs	r0, #16
 80016c0:	f000 fab6 	bl	8001c30 <NRF24_Write_Buf>

	NRF24_Write_Buf(RX_ADDR_P0, TX_ADDRESS, TX_ADR_WIDTH);		// Set up pipe 0 address
 80016c4:	2203      	movs	r2, #3
 80016c6:	490a      	ldr	r1, [pc, #40]	; (80016f0 <NRF24_init_TX_mode+0xb4>)
 80016c8:	200a      	movs	r0, #10
 80016ca:	f000 fab1 	bl	8001c30 <NRF24_Write_Buf>
	NRF24_WriteReg(RX_PW_P0, TX_PLOAD_WIDTH);				 	// Number of bytes in TX buffer
 80016ce:	210a      	movs	r1, #10
 80016d0:	2011      	movs	r0, #17
 80016d2:	f000 fa2b 	bl	8001b2c <NRF24_WriteReg>

	NRF24L01_RX_Mode_for_TX_mode();
 80016d6:	f7ff ff8b 	bl	80015f0 <NRF24L01_RX_Mode_for_TX_mode>

	read_config_registers();	// For debug
 80016da:	f000 fb1f 	bl	8001d1c <read_config_registers>
}
 80016de:	bf00      	nop
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	20000007 	.word	0x20000007
 80016e8:	20000008 	.word	0x20000008
 80016ec:	40010800 	.word	0x40010800
 80016f0:	20000014 	.word	0x20000014

080016f4 <NRF24L01_TX_Mode>:
//----------------------------------------------------------------------------------------
void NRF24L01_TX_Mode(uint8_t *pBuf)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  NRF24_Write_Buf(TX_ADDR, TX_ADDRESS, TX_ADR_WIDTH);
 80016fc:	2203      	movs	r2, #3
 80016fe:	4908      	ldr	r1, [pc, #32]	; (8001720 <NRF24L01_TX_Mode+0x2c>)
 8001700:	2010      	movs	r0, #16
 8001702:	f000 fa95 	bl	8001c30 <NRF24_Write_Buf>
  CE_RESET;
 8001706:	2200      	movs	r2, #0
 8001708:	2108      	movs	r1, #8
 800170a:	4806      	ldr	r0, [pc, #24]	; (8001724 <NRF24L01_TX_Mode+0x30>)
 800170c:	f003 fddd 	bl	80052ca <HAL_GPIO_WritePin>
  // Flush buffers
  NRF24_FlushRX();
 8001710:	f000 fac0 	bl	8001c94 <NRF24_FlushRX>
  NRF24_FlushTX();
 8001714:	f000 fae0 	bl	8001cd8 <NRF24_FlushTX>
}
 8001718:	bf00      	nop
 800171a:	3708      	adds	r7, #8
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}
 8001720:	20000014 	.word	0x20000014
 8001724:	40010800 	.word	0x40010800

08001728 <NRF24_Transmit>:
//----------------------------------------------------------------------------------------
void NRF24_Transmit(uint8_t addr,uint8_t *pBuf,uint8_t bytes)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af00      	add	r7, sp, #0
 800172e:	4603      	mov	r3, r0
 8001730:	6039      	str	r1, [r7, #0]
 8001732:	71fb      	strb	r3, [r7, #7]
 8001734:	4613      	mov	r3, r2
 8001736:	71bb      	strb	r3, [r7, #6]
  CE_RESET;
 8001738:	2200      	movs	r2, #0
 800173a:	2108      	movs	r1, #8
 800173c:	4813      	ldr	r0, [pc, #76]	; (800178c <NRF24_Transmit+0x64>)
 800173e:	f003 fdc4 	bl	80052ca <HAL_GPIO_WritePin>
  CS_ON;
 8001742:	2200      	movs	r2, #0
 8001744:	2110      	movs	r1, #16
 8001746:	4811      	ldr	r0, [pc, #68]	; (800178c <NRF24_Transmit+0x64>)
 8001748:	f003 fdbf 	bl	80052ca <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1,&addr,1,1000);	//Send address in NRF module
 800174c:	1df9      	adds	r1, r7, #7
 800174e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001752:	2201      	movs	r2, #1
 8001754:	480e      	ldr	r0, [pc, #56]	; (8001790 <NRF24_Transmit+0x68>)
 8001756:	f004 fef9 	bl	800654c <HAL_SPI_Transmit>
  DelayMicro(1);
 800175a:	2001      	movs	r0, #1
 800175c:	f000 f990 	bl	8001a80 <DelayMicro>
  HAL_SPI_Transmit(&hspi1,pBuf,bytes,1000); //Send buff in NRF module
 8001760:	79bb      	ldrb	r3, [r7, #6]
 8001762:	b29a      	uxth	r2, r3
 8001764:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001768:	6839      	ldr	r1, [r7, #0]
 800176a:	4809      	ldr	r0, [pc, #36]	; (8001790 <NRF24_Transmit+0x68>)
 800176c:	f004 feee 	bl	800654c <HAL_SPI_Transmit>
  CS_OFF;
 8001770:	2201      	movs	r2, #1
 8001772:	2110      	movs	r1, #16
 8001774:	4805      	ldr	r0, [pc, #20]	; (800178c <NRF24_Transmit+0x64>)
 8001776:	f003 fda8 	bl	80052ca <HAL_GPIO_WritePin>
  CE_SET;
 800177a:	2201      	movs	r2, #1
 800177c:	2108      	movs	r1, #8
 800177e:	4803      	ldr	r0, [pc, #12]	; (800178c <NRF24_Transmit+0x64>)
 8001780:	f003 fda3 	bl	80052ca <HAL_GPIO_WritePin>
}
 8001784:	bf00      	nop
 8001786:	3708      	adds	r7, #8
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	40010800 	.word	0x40010800
 8001790:	200006d8 	.word	0x200006d8

08001794 <NRF24L01_Send>:
//----------------------------------------------------------------------------------------
uint8_t NRF24L01_Send(uint8_t *pBuf)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b084      	sub	sp, #16
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
  uint8_t status=0x00, regval=0x00;
 800179c:	2300      	movs	r3, #0
 800179e:	73fb      	strb	r3, [r7, #15]
 80017a0:	2300      	movs	r3, #0
 80017a2:	73bb      	strb	r3, [r7, #14]
  NRF24L01_TX_Mode(pBuf);
 80017a4:	6878      	ldr	r0, [r7, #4]
 80017a6:	f7ff ffa5 	bl	80016f4 <NRF24L01_TX_Mode>

  regval = NRF24_ReadReg(CONFIG);
 80017aa:	2000      	movs	r0, #0
 80017ac:	f000 f98a 	bl	8001ac4 <NRF24_ReadReg>
 80017b0:	4603      	mov	r3, r0
 80017b2:	73bb      	strb	r3, [r7, #14]

  // If module in sleep mode, wake up it send PWR_UP and PRIM_RX bits in CONFIG
  regval |= (1<<PWR_UP);			// Set power up
 80017b4:	7bbb      	ldrb	r3, [r7, #14]
 80017b6:	f043 0302 	orr.w	r3, r3, #2
 80017ba:	73bb      	strb	r3, [r7, #14]
  regval &= ~(1<<PRIM_RX);			// Set TX mode
 80017bc:	7bbb      	ldrb	r3, [r7, #14]
 80017be:	f023 0301 	bic.w	r3, r3, #1
 80017c2:	73bb      	strb	r3, [r7, #14]
  NRF24_WriteReg(CONFIG,regval);
 80017c4:	7bbb      	ldrb	r3, [r7, #14]
 80017c6:	4619      	mov	r1, r3
 80017c8:	2000      	movs	r0, #0
 80017ca:	f000 f9af 	bl	8001b2c <NRF24_WriteReg>
  DelayMicro(150); 					// Delay more then 130 us
 80017ce:	2096      	movs	r0, #150	; 0x96
 80017d0:	f000 f956 	bl	8001a80 <DelayMicro>
  NRF24_Transmit(WR_TX_PLOAD, pBuf, TX_PLOAD_WIDTH);	// Send data
 80017d4:	220a      	movs	r2, #10
 80017d6:	6879      	ldr	r1, [r7, #4]
 80017d8:	20a0      	movs	r0, #160	; 0xa0
 80017da:	f7ff ffa5 	bl	8001728 <NRF24_Transmit>

  CE_SET;
 80017de:	2201      	movs	r2, #1
 80017e0:	2108      	movs	r1, #8
 80017e2:	481c      	ldr	r0, [pc, #112]	; (8001854 <NRF24L01_Send+0xc0>)
 80017e4:	f003 fd71 	bl	80052ca <HAL_GPIO_WritePin>
  DelayMicro(15); 					//minimum 10us high pulse (Page 21)
 80017e8:	200f      	movs	r0, #15
 80017ea:	f000 f949 	bl	8001a80 <DelayMicro>
  CE_RESET;
 80017ee:	2200      	movs	r2, #0
 80017f0:	2108      	movs	r1, #8
 80017f2:	4818      	ldr	r0, [pc, #96]	; (8001854 <NRF24L01_Send+0xc0>)
 80017f4:	f003 fd69 	bl	80052ca <HAL_GPIO_WritePin>

  // Waiting interrupt signal from IRQ
  while((GPIO_PinState)IRQ == GPIO_PIN_SET){}
 80017f8:	bf00      	nop
 80017fa:	2104      	movs	r1, #4
 80017fc:	4815      	ldr	r0, [pc, #84]	; (8001854 <NRF24L01_Send+0xc0>)
 80017fe:	f003 fd4d 	bl	800529c <HAL_GPIO_ReadPin>
 8001802:	4603      	mov	r3, r0
 8001804:	2b01      	cmp	r3, #1
 8001806:	d0f8      	beq.n	80017fa <NRF24L01_Send+0x66>

  status = NRF24_ReadReg(STATUS_NRF);		// Read status sent data to RX
 8001808:	2007      	movs	r0, #7
 800180a:	f000 f95b 	bl	8001ac4 <NRF24_ReadReg>
 800180e:	4603      	mov	r3, r0
 8001810:	73fb      	strb	r3, [r7, #15]
  if(status & TX_DS) 	     //TX_DS == 0x20   // When transmitted data was receive, and we take back ACK answer
 8001812:	7bfb      	ldrb	r3, [r7, #15]
 8001814:	f003 0320 	and.w	r3, r3, #32
 8001818:	2b00      	cmp	r3, #0
 800181a:	d004      	beq.n	8001826 <NRF24L01_Send+0x92>
  {
      NRF24_WriteReg(STATUS_NRF, 0x20);
 800181c:	2120      	movs	r1, #32
 800181e:	2007      	movs	r0, #7
 8001820:	f000 f984 	bl	8001b2c <NRF24_WriteReg>
 8001824:	e00a      	b.n	800183c <NRF24L01_Send+0xa8>
  }
  else if(status & MAX_RT)   //MAX_RT == 0x10  // Retransmeet data flag
 8001826:	7bfb      	ldrb	r3, [r7, #15]
 8001828:	f003 0310 	and.w	r3, r3, #16
 800182c:	2b00      	cmp	r3, #0
 800182e:	d005      	beq.n	800183c <NRF24L01_Send+0xa8>
  {
    NRF24_WriteReg(STATUS_NRF, 0x10);
 8001830:	2110      	movs	r1, #16
 8001832:	2007      	movs	r0, #7
 8001834:	f000 f97a 	bl	8001b2c <NRF24_WriteReg>
    NRF24_FlushTX();
 8001838:	f000 fa4e 	bl	8001cd8 <NRF24_FlushTX>
  }

  regval = NRF24_ReadReg(OBSERVE_TX);   // Return Count lost packets and count transmitted packets
 800183c:	2008      	movs	r0, #8
 800183e:	f000 f941 	bl	8001ac4 <NRF24_ReadReg>
 8001842:	4603      	mov	r3, r0
 8001844:	73bb      	strb	r3, [r7, #14]

  // Switch on RX mode
  NRF24L01_RX_Mode_for_TX_mode();
 8001846:	f7ff fed3 	bl	80015f0 <NRF24L01_RX_Mode_for_TX_mode>

  return regval;
 800184a:	7bbb      	ldrb	r3, [r7, #14]
}
 800184c:	4618      	mov	r0, r3
 800184e:	3710      	adds	r7, #16
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}
 8001854:	40010800 	.word	0x40010800

08001858 <NRF24L01_Transmission>:
//----------------------------------------------------------------------------------------
void NRF24L01_Transmission(void)
{
 8001858:	b590      	push	{r4, r7, lr}
 800185a:	b091      	sub	sp, #68	; 0x44
 800185c:	af00      	add	r7, sp, #0
	static uint8_t retr_cnt, dt = 0;
	//static int test_data = 0;							// Init test data for transmit
	uint8_t buf2[20]={0};
 800185e:	2300      	movs	r3, #0
 8001860:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001862:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001866:	2200      	movs	r2, #0
 8001868:	601a      	str	r2, [r3, #0]
 800186a:	605a      	str	r2, [r3, #4]
 800186c:	609a      	str	r2, [r3, #8]
 800186e:	60da      	str	r2, [r3, #12]
	uint8_t test_i[10] = {0};
 8001870:	2300      	movs	r3, #0
 8001872:	623b      	str	r3, [r7, #32]
 8001874:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001878:	2200      	movs	r2, #0
 800187a:	601a      	str	r2, [r3, #0]
 800187c:	809a      	strh	r2, [r3, #4]

	uint8_t str_nrf[25] = {0};
 800187e:	2300      	movs	r3, #0
 8001880:	607b      	str	r3, [r7, #4]
 8001882:	f107 0308 	add.w	r3, r7, #8
 8001886:	2200      	movs	r2, #0
 8001888:	601a      	str	r2, [r3, #0]
 800188a:	605a      	str	r2, [r3, #4]
 800188c:	609a      	str	r2, [r3, #8]
 800188e:	60da      	str	r2, [r3, #12]
 8001890:	611a      	str	r2, [r3, #16]
 8001892:	751a      	strb	r2, [r3, #20]

	// Print transmit data
	ssd1306_SetCursor(0, 16);
 8001894:	2110      	movs	r1, #16
 8001896:	2000      	movs	r0, #0
 8001898:	f000 fcc2 	bl	8002220 <ssd1306_SetCursor>
	strcpy(str_nrf, "Data:");
 800189c:	1d3b      	adds	r3, r7, #4
 800189e:	4a6c      	ldr	r2, [pc, #432]	; (8001a50 <NRF24L01_Transmission+0x1f8>)
 80018a0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80018a4:	6018      	str	r0, [r3, #0]
 80018a6:	3304      	adds	r3, #4
 80018a8:	8019      	strh	r1, [r3, #0]
	sprintf(buf2, "%d", test_data);
 80018aa:	4b6a      	ldr	r3, [pc, #424]	; (8001a54 <NRF24L01_Transmission+0x1fc>)
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80018b2:	4969      	ldr	r1, [pc, #420]	; (8001a58 <NRF24L01_Transmission+0x200>)
 80018b4:	4618      	mov	r0, r3
 80018b6:	f006 fd13 	bl	80082e0 <siprintf>
	strcat(str_nrf, buf2);
 80018ba:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 80018be:	1d3b      	adds	r3, r7, #4
 80018c0:	4611      	mov	r1, r2
 80018c2:	4618      	mov	r0, r3
 80018c4:	f006 fd2c 	bl	8008320 <strcat>
	ssd1306_WriteString(str_nrf,  Font_7x10, White);
 80018c8:	4a64      	ldr	r2, [pc, #400]	; (8001a5c <NRF24L01_Transmission+0x204>)
 80018ca:	1d38      	adds	r0, r7, #4
 80018cc:	2301      	movs	r3, #1
 80018ce:	ca06      	ldmia	r2, {r1, r2}
 80018d0:	f000 fc80 	bl	80021d4 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 80018d4:	f000 fb6e 	bl	8001fb4 <ssd1306_UpdateScreen>
	memset(str_nrf, 0, sizeof(str_nrf));
 80018d8:	1d3b      	adds	r3, r7, #4
 80018da:	2219      	movs	r2, #25
 80018dc:	2100      	movs	r1, #0
 80018de:	4618      	mov	r0, r3
 80018e0:	f006 fc40 	bl	8008164 <memset>

	dt = NRF24L01_Send(buf2);						// Transmit data
 80018e4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7ff ff53 	bl	8001794 <NRF24L01_Send>
 80018ee:	4603      	mov	r3, r0
 80018f0:	461a      	mov	r2, r3
 80018f2:	4b5b      	ldr	r3, [pc, #364]	; (8001a60 <NRF24L01_Transmission+0x208>)
 80018f4:	701a      	strb	r2, [r3, #0]

	// Calculation retransmitted packets
	retr_cnt = dt & 0xF;
 80018f6:	4b5a      	ldr	r3, [pc, #360]	; (8001a60 <NRF24L01_Transmission+0x208>)
 80018f8:	781b      	ldrb	r3, [r3, #0]
 80018fa:	f003 030f 	and.w	r3, r3, #15
 80018fe:	b2da      	uxtb	r2, r3
 8001900:	4b58      	ldr	r3, [pc, #352]	; (8001a64 <NRF24L01_Transmission+0x20c>)
 8001902:	701a      	strb	r2, [r3, #0]
	retr_cnt_full += retr_cnt;		// Counting retransmit packets
 8001904:	4b57      	ldr	r3, [pc, #348]	; (8001a64 <NRF24L01_Transmission+0x20c>)
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	461a      	mov	r2, r3
 800190a:	4b57      	ldr	r3, [pc, #348]	; (8001a68 <NRF24L01_Transmission+0x210>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4413      	add	r3, r2
 8001910:	4a55      	ldr	r2, [pc, #340]	; (8001a68 <NRF24L01_Transmission+0x210>)
 8001912:	6013      	str	r3, [r2, #0]

	// Print transmit counter
	memset(test_i, 0, sizeof(test_i));
 8001914:	f107 0320 	add.w	r3, r7, #32
 8001918:	220a      	movs	r2, #10
 800191a:	2100      	movs	r1, #0
 800191c:	4618      	mov	r0, r3
 800191e:	f006 fc21 	bl	8008164 <memset>
	ssd1306_SetCursor(0, 26);
 8001922:	211a      	movs	r1, #26
 8001924:	2000      	movs	r0, #0
 8001926:	f000 fc7b 	bl	8002220 <ssd1306_SetCursor>
	strcpy(str_nrf, "Conut trans:");
 800192a:	1d3b      	adds	r3, r7, #4
 800192c:	4a4f      	ldr	r2, [pc, #316]	; (8001a6c <NRF24L01_Transmission+0x214>)
 800192e:	461c      	mov	r4, r3
 8001930:	4613      	mov	r3, r2
 8001932:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001934:	c407      	stmia	r4!, {r0, r1, r2}
 8001936:	7023      	strb	r3, [r4, #0]
	itoa(i, test_i, 10);								// Convert number in string
 8001938:	4b4d      	ldr	r3, [pc, #308]	; (8001a70 <NRF24L01_Transmission+0x218>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f107 0120 	add.w	r1, r7, #32
 8001940:	220a      	movs	r2, #10
 8001942:	4618      	mov	r0, r3
 8001944:	f006 fbfe 	bl	8008144 <itoa>
	strcat(str_nrf, test_i);
 8001948:	f107 0220 	add.w	r2, r7, #32
 800194c:	1d3b      	adds	r3, r7, #4
 800194e:	4611      	mov	r1, r2
 8001950:	4618      	mov	r0, r3
 8001952:	f006 fce5 	bl	8008320 <strcat>
	ssd1306_WriteString(str_nrf,  Font_7x10, White);
 8001956:	4a41      	ldr	r2, [pc, #260]	; (8001a5c <NRF24L01_Transmission+0x204>)
 8001958:	1d38      	adds	r0, r7, #4
 800195a:	2301      	movs	r3, #1
 800195c:	ca06      	ldmia	r2, {r1, r2}
 800195e:	f000 fc39 	bl	80021d4 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001962:	f000 fb27 	bl	8001fb4 <ssd1306_UpdateScreen>

	// Print retransmeet counter
	memset(str_nrf, 0, sizeof(str_nrf));
 8001966:	1d3b      	adds	r3, r7, #4
 8001968:	2219      	movs	r2, #25
 800196a:	2100      	movs	r1, #0
 800196c:	4618      	mov	r0, r3
 800196e:	f006 fbf9 	bl	8008164 <memset>
	memset(test_i, 0, sizeof(test_i));
 8001972:	f107 0320 	add.w	r3, r7, #32
 8001976:	220a      	movs	r2, #10
 8001978:	2100      	movs	r1, #0
 800197a:	4618      	mov	r0, r3
 800197c:	f006 fbf2 	bl	8008164 <memset>
	ssd1306_SetCursor(0, 36);
 8001980:	2124      	movs	r1, #36	; 0x24
 8001982:	2000      	movs	r0, #0
 8001984:	f000 fc4c 	bl	8002220 <ssd1306_SetCursor>
	strcpy(str_nrf, "Retransm:");
 8001988:	1d3b      	adds	r3, r7, #4
 800198a:	4a3a      	ldr	r2, [pc, #232]	; (8001a74 <NRF24L01_Transmission+0x21c>)
 800198c:	ca07      	ldmia	r2, {r0, r1, r2}
 800198e:	c303      	stmia	r3!, {r0, r1}
 8001990:	801a      	strh	r2, [r3, #0]
	itoa(retr_cnt_full, test_i, 10);
 8001992:	4b35      	ldr	r3, [pc, #212]	; (8001a68 <NRF24L01_Transmission+0x210>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f107 0120 	add.w	r1, r7, #32
 800199a:	220a      	movs	r2, #10
 800199c:	4618      	mov	r0, r3
 800199e:	f006 fbd1 	bl	8008144 <itoa>
	strcat(str_nrf, test_i);
 80019a2:	f107 0220 	add.w	r2, r7, #32
 80019a6:	1d3b      	adds	r3, r7, #4
 80019a8:	4611      	mov	r1, r2
 80019aa:	4618      	mov	r0, r3
 80019ac:	f006 fcb8 	bl	8008320 <strcat>
	ssd1306_WriteString(str_nrf,  Font_7x10, White);
 80019b0:	4a2a      	ldr	r2, [pc, #168]	; (8001a5c <NRF24L01_Transmission+0x204>)
 80019b2:	1d38      	adds	r0, r7, #4
 80019b4:	2301      	movs	r3, #1
 80019b6:	ca06      	ldmia	r2, {r1, r2}
 80019b8:	f000 fc0c 	bl	80021d4 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 80019bc:	f000 fafa 	bl	8001fb4 <ssd1306_UpdateScreen>

	// Print lost packets
	memset(str_nrf, 0, sizeof(str_nrf));
 80019c0:	1d3b      	adds	r3, r7, #4
 80019c2:	2219      	movs	r2, #25
 80019c4:	2100      	movs	r1, #0
 80019c6:	4618      	mov	r0, r3
 80019c8:	f006 fbcc 	bl	8008164 <memset>
	memset(test_i, 0, sizeof(test_i));
 80019cc:	f107 0320 	add.w	r3, r7, #32
 80019d0:	220a      	movs	r2, #10
 80019d2:	2100      	movs	r1, #0
 80019d4:	4618      	mov	r0, r3
 80019d6:	f006 fbc5 	bl	8008164 <memset>

	cnt_lost = dt >> 4;
 80019da:	4b21      	ldr	r3, [pc, #132]	; (8001a60 <NRF24L01_Transmission+0x208>)
 80019dc:	781b      	ldrb	r3, [r3, #0]
 80019de:	091b      	lsrs	r3, r3, #4
 80019e0:	b2db      	uxtb	r3, r3
 80019e2:	461a      	mov	r2, r3
 80019e4:	4b24      	ldr	r3, [pc, #144]	; (8001a78 <NRF24L01_Transmission+0x220>)
 80019e6:	601a      	str	r2, [r3, #0]

	ssd1306_SetCursor(0, 46);
 80019e8:	212e      	movs	r1, #46	; 0x2e
 80019ea:	2000      	movs	r0, #0
 80019ec:	f000 fc18 	bl	8002220 <ssd1306_SetCursor>
	strcpy(str_nrf, "Lost:");
 80019f0:	1d3b      	adds	r3, r7, #4
 80019f2:	4a22      	ldr	r2, [pc, #136]	; (8001a7c <NRF24L01_Transmission+0x224>)
 80019f4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80019f8:	6018      	str	r0, [r3, #0]
 80019fa:	3304      	adds	r3, #4
 80019fc:	8019      	strh	r1, [r3, #0]
	itoa(cnt_lost, test_i, 10);
 80019fe:	4b1e      	ldr	r3, [pc, #120]	; (8001a78 <NRF24L01_Transmission+0x220>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f107 0120 	add.w	r1, r7, #32
 8001a06:	220a      	movs	r2, #10
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f006 fb9b 	bl	8008144 <itoa>
	strcat(str_nrf, test_i);
 8001a0e:	f107 0220 	add.w	r2, r7, #32
 8001a12:	1d3b      	adds	r3, r7, #4
 8001a14:	4611      	mov	r1, r2
 8001a16:	4618      	mov	r0, r3
 8001a18:	f006 fc82 	bl	8008320 <strcat>
	ssd1306_WriteString(str_nrf,  Font_7x10, White);
 8001a1c:	4a0f      	ldr	r2, [pc, #60]	; (8001a5c <NRF24L01_Transmission+0x204>)
 8001a1e:	1d38      	adds	r0, r7, #4
 8001a20:	2301      	movs	r3, #1
 8001a22:	ca06      	ldmia	r2, {r1, r2}
 8001a24:	f000 fbd6 	bl	80021d4 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001a28:	f000 fac4 	bl	8001fb4 <ssd1306_UpdateScreen>

	test_data++;
 8001a2c:	4b09      	ldr	r3, [pc, #36]	; (8001a54 <NRF24L01_Transmission+0x1fc>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	3301      	adds	r3, #1
 8001a32:	4a08      	ldr	r2, [pc, #32]	; (8001a54 <NRF24L01_Transmission+0x1fc>)
 8001a34:	6013      	str	r3, [r2, #0]
	i++;
 8001a36:	4b0e      	ldr	r3, [pc, #56]	; (8001a70 <NRF24L01_Transmission+0x218>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	3301      	adds	r3, #1
 8001a3c:	4a0c      	ldr	r2, [pc, #48]	; (8001a70 <NRF24L01_Transmission+0x218>)
 8001a3e:	6013      	str	r3, [r2, #0]

	HAL_Delay(100);
 8001a40:	2064      	movs	r0, #100	; 0x64
 8001a42:	f003 f809 	bl	8004a58 <HAL_Delay>
}
 8001a46:	bf00      	nop
 8001a48:	3744      	adds	r7, #68	; 0x44
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd90      	pop	{r4, r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	08008b30 	.word	0x08008b30
 8001a54:	20000140 	.word	0x20000140
 8001a58:	08008b38 	.word	0x08008b38
 8001a5c:	2000001c 	.word	0x2000001c
 8001a60:	20000144 	.word	0x20000144
 8001a64:	20000145 	.word	0x20000145
 8001a68:	20000138 	.word	0x20000138
 8001a6c:	08008b3c 	.word	0x08008b3c
 8001a70:	20000018 	.word	0x20000018
 8001a74:	08008b4c 	.word	0x08008b4c
 8001a78:	2000013c 	.word	0x2000013c
 8001a7c:	08008b58 	.word	0x08008b58

08001a80 <DelayMicro>:
//----------------------------------------------------------------------------------------
/*
 * Function make us delay
 */
__STATIC_INLINE void DelayMicro(__IO uint32_t micros)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b085      	sub	sp, #20
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
	uint32_t test_micros = SystemCoreClock;
 8001a88:	4b0c      	ldr	r3, [pc, #48]	; (8001abc <DelayMicro+0x3c>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	60fb      	str	r3, [r7, #12]
	micros *= (SystemCoreClock / 100000) /84;
 8001a8e:	4b0b      	ldr	r3, [pc, #44]	; (8001abc <DelayMicro+0x3c>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4a0b      	ldr	r2, [pc, #44]	; (8001ac0 <DelayMicro+0x40>)
 8001a94:	fba2 2303 	umull	r2, r3, r2, r3
 8001a98:	0ddb      	lsrs	r3, r3, #23
 8001a9a:	687a      	ldr	r2, [r7, #4]
 8001a9c:	fb02 f303 	mul.w	r3, r2, r3
 8001aa0:	607b      	str	r3, [r7, #4]
	while (micros--);
 8001aa2:	bf00      	nop
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	1e5a      	subs	r2, r3, #1
 8001aa8:	607a      	str	r2, [r7, #4]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d1fa      	bne.n	8001aa4 <DelayMicro+0x24>
}
 8001aae:	bf00      	nop
 8001ab0:	bf00      	nop
 8001ab2:	3714      	adds	r7, #20
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bc80      	pop	{r7}
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop
 8001abc:	2000002c 	.word	0x2000002c
 8001ac0:	ffa71ee7 	.word	0xffa71ee7

08001ac4 <NRF24_ReadReg>:
//----------------------------------------------------------------------------------------
uint8_t NRF24_ReadReg(uint8_t addr)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b086      	sub	sp, #24
 8001ac8:	af02      	add	r7, sp, #8
 8001aca:	4603      	mov	r3, r0
 8001acc:	71fb      	strb	r3, [r7, #7]
  uint8_t dt=0, cmd;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	73fb      	strb	r3, [r7, #15]
  CS_ON;
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	2110      	movs	r1, #16
 8001ad6:	4813      	ldr	r0, [pc, #76]	; (8001b24 <NRF24_ReadReg+0x60>)
 8001ad8:	f003 fbf7 	bl	80052ca <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(&hspi1,&addr,&dt,1,1000);
 8001adc:	f107 020f 	add.w	r2, r7, #15
 8001ae0:	1df9      	adds	r1, r7, #7
 8001ae2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ae6:	9300      	str	r3, [sp, #0]
 8001ae8:	2301      	movs	r3, #1
 8001aea:	480f      	ldr	r0, [pc, #60]	; (8001b28 <NRF24_ReadReg+0x64>)
 8001aec:	f004 ff7b 	bl	80069e6 <HAL_SPI_TransmitReceive>
  if (addr!=STATUS_NRF)
 8001af0:	79fb      	ldrb	r3, [r7, #7]
 8001af2:	2b07      	cmp	r3, #7
 8001af4:	d00c      	beq.n	8001b10 <NRF24_ReadReg+0x4c>
  {
	  cmd=0xFF;
 8001af6:	23ff      	movs	r3, #255	; 0xff
 8001af8:	73bb      	strb	r3, [r7, #14]
	  HAL_SPI_TransmitReceive(&hspi1,&cmd,&dt,1,1000);
 8001afa:	f107 020f 	add.w	r2, r7, #15
 8001afe:	f107 010e 	add.w	r1, r7, #14
 8001b02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b06:	9300      	str	r3, [sp, #0]
 8001b08:	2301      	movs	r3, #1
 8001b0a:	4807      	ldr	r0, [pc, #28]	; (8001b28 <NRF24_ReadReg+0x64>)
 8001b0c:	f004 ff6b 	bl	80069e6 <HAL_SPI_TransmitReceive>
  }
  CS_OFF;
 8001b10:	2201      	movs	r2, #1
 8001b12:	2110      	movs	r1, #16
 8001b14:	4803      	ldr	r0, [pc, #12]	; (8001b24 <NRF24_ReadReg+0x60>)
 8001b16:	f003 fbd8 	bl	80052ca <HAL_GPIO_WritePin>
  return dt;
 8001b1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	3710      	adds	r7, #16
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	40010800 	.word	0x40010800
 8001b28:	200006d8 	.word	0x200006d8

08001b2c <NRF24_WriteReg>:
//----------------------------------------------------------------------------------------
void NRF24_WriteReg(uint8_t addr, uint8_t dt)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b082      	sub	sp, #8
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	4603      	mov	r3, r0
 8001b34:	460a      	mov	r2, r1
 8001b36:	71fb      	strb	r3, [r7, #7]
 8001b38:	4613      	mov	r3, r2
 8001b3a:	71bb      	strb	r3, [r7, #6]
  addr |= W_REGISTER;								// Add write bit
 8001b3c:	79fb      	ldrb	r3, [r7, #7]
 8001b3e:	f043 0320 	orr.w	r3, r3, #32
 8001b42:	b2db      	uxtb	r3, r3
 8001b44:	71fb      	strb	r3, [r7, #7]
  CS_ON;
 8001b46:	2200      	movs	r2, #0
 8001b48:	2110      	movs	r1, #16
 8001b4a:	480d      	ldr	r0, [pc, #52]	; (8001b80 <NRF24_WriteReg+0x54>)
 8001b4c:	f003 fbbd 	bl	80052ca <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1,&addr,1,1000);			// Send address in bus
 8001b50:	1df9      	adds	r1, r7, #7
 8001b52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b56:	2201      	movs	r2, #1
 8001b58:	480a      	ldr	r0, [pc, #40]	; (8001b84 <NRF24_WriteReg+0x58>)
 8001b5a:	f004 fcf7 	bl	800654c <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi1,&dt,1,1000);				// Send data in bus
 8001b5e:	1db9      	adds	r1, r7, #6
 8001b60:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b64:	2201      	movs	r2, #1
 8001b66:	4807      	ldr	r0, [pc, #28]	; (8001b84 <NRF24_WriteReg+0x58>)
 8001b68:	f004 fcf0 	bl	800654c <HAL_SPI_Transmit>
  CS_OFF;
 8001b6c:	2201      	movs	r2, #1
 8001b6e:	2110      	movs	r1, #16
 8001b70:	4803      	ldr	r0, [pc, #12]	; (8001b80 <NRF24_WriteReg+0x54>)
 8001b72:	f003 fbaa 	bl	80052ca <HAL_GPIO_WritePin>
}
 8001b76:	bf00      	nop
 8001b78:	3708      	adds	r7, #8
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	40010800 	.word	0x40010800
 8001b84:	200006d8 	.word	0x200006d8

08001b88 <NRF24_ToggleFeatures>:
//----------------------------------------------------------------------------------------
void NRF24_ToggleFeatures(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b082      	sub	sp, #8
 8001b8c:	af00      	add	r7, sp, #0
  uint8_t dt[1] = {ACTIVATE};
 8001b8e:	2350      	movs	r3, #80	; 0x50
 8001b90:	713b      	strb	r3, [r7, #4]
  CS_ON;
 8001b92:	2200      	movs	r2, #0
 8001b94:	2110      	movs	r1, #16
 8001b96:	480f      	ldr	r0, [pc, #60]	; (8001bd4 <NRF24_ToggleFeatures+0x4c>)
 8001b98:	f003 fb97 	bl	80052ca <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1,dt,1,1000);
 8001b9c:	1d39      	adds	r1, r7, #4
 8001b9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	480c      	ldr	r0, [pc, #48]	; (8001bd8 <NRF24_ToggleFeatures+0x50>)
 8001ba6:	f004 fcd1 	bl	800654c <HAL_SPI_Transmit>
  DelayMicro(1);
 8001baa:	2001      	movs	r0, #1
 8001bac:	f7ff ff68 	bl	8001a80 <DelayMicro>
  dt[0] = 0x73;
 8001bb0:	2373      	movs	r3, #115	; 0x73
 8001bb2:	713b      	strb	r3, [r7, #4]
  HAL_SPI_Transmit(&hspi1,dt,1,1000);
 8001bb4:	1d39      	adds	r1, r7, #4
 8001bb6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bba:	2201      	movs	r2, #1
 8001bbc:	4806      	ldr	r0, [pc, #24]	; (8001bd8 <NRF24_ToggleFeatures+0x50>)
 8001bbe:	f004 fcc5 	bl	800654c <HAL_SPI_Transmit>
  CS_OFF;
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	2110      	movs	r1, #16
 8001bc6:	4803      	ldr	r0, [pc, #12]	; (8001bd4 <NRF24_ToggleFeatures+0x4c>)
 8001bc8:	f003 fb7f 	bl	80052ca <HAL_GPIO_WritePin>
}
 8001bcc:	bf00      	nop
 8001bce:	3708      	adds	r7, #8
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	40010800 	.word	0x40010800
 8001bd8:	200006d8 	.word	0x200006d8

08001bdc <NRF24_Read_Buf>:
//----------------------------------------------------------------------------------------
void NRF24_Read_Buf(uint8_t addr,uint8_t *pBuf,uint8_t bytes)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b082      	sub	sp, #8
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	4603      	mov	r3, r0
 8001be4:	6039      	str	r1, [r7, #0]
 8001be6:	71fb      	strb	r3, [r7, #7]
 8001be8:	4613      	mov	r3, r2
 8001bea:	71bb      	strb	r3, [r7, #6]
  CS_ON;
 8001bec:	2200      	movs	r2, #0
 8001bee:	2110      	movs	r1, #16
 8001bf0:	480d      	ldr	r0, [pc, #52]	; (8001c28 <NRF24_Read_Buf+0x4c>)
 8001bf2:	f003 fb6a 	bl	80052ca <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1,&addr,1,1000);			// Send address in bus
 8001bf6:	1df9      	adds	r1, r7, #7
 8001bf8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bfc:	2201      	movs	r2, #1
 8001bfe:	480b      	ldr	r0, [pc, #44]	; (8001c2c <NRF24_Read_Buf+0x50>)
 8001c00:	f004 fca4 	bl	800654c <HAL_SPI_Transmit>
  HAL_SPI_Receive(&hspi1,pBuf,bytes,1000);			// Save data in buffer
 8001c04:	79bb      	ldrb	r3, [r7, #6]
 8001c06:	b29a      	uxth	r2, r3
 8001c08:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c0c:	6839      	ldr	r1, [r7, #0]
 8001c0e:	4807      	ldr	r0, [pc, #28]	; (8001c2c <NRF24_Read_Buf+0x50>)
 8001c10:	f004 fdd8 	bl	80067c4 <HAL_SPI_Receive>
  CS_OFF;
 8001c14:	2201      	movs	r2, #1
 8001c16:	2110      	movs	r1, #16
 8001c18:	4803      	ldr	r0, [pc, #12]	; (8001c28 <NRF24_Read_Buf+0x4c>)
 8001c1a:	f003 fb56 	bl	80052ca <HAL_GPIO_WritePin>
}
 8001c1e:	bf00      	nop
 8001c20:	3708      	adds	r7, #8
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	40010800 	.word	0x40010800
 8001c2c:	200006d8 	.word	0x200006d8

08001c30 <NRF24_Write_Buf>:
//----------------------------------------------------------------------------------------
void NRF24_Write_Buf(uint8_t addr,uint8_t *pBuf,uint8_t bytes)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b082      	sub	sp, #8
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	4603      	mov	r3, r0
 8001c38:	6039      	str	r1, [r7, #0]
 8001c3a:	71fb      	strb	r3, [r7, #7]
 8001c3c:	4613      	mov	r3, r2
 8001c3e:	71bb      	strb	r3, [r7, #6]
  addr |= W_REGISTER;								//Add write bit
 8001c40:	79fb      	ldrb	r3, [r7, #7]
 8001c42:	f043 0320 	orr.w	r3, r3, #32
 8001c46:	b2db      	uxtb	r3, r3
 8001c48:	71fb      	strb	r3, [r7, #7]
  CS_ON;
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	2110      	movs	r1, #16
 8001c4e:	480f      	ldr	r0, [pc, #60]	; (8001c8c <NRF24_Write_Buf+0x5c>)
 8001c50:	f003 fb3b 	bl	80052ca <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1,&addr,1,1000);			// Send address in bus
 8001c54:	1df9      	adds	r1, r7, #7
 8001c56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	480c      	ldr	r0, [pc, #48]	; (8001c90 <NRF24_Write_Buf+0x60>)
 8001c5e:	f004 fc75 	bl	800654c <HAL_SPI_Transmit>
  DelayMicro(1);
 8001c62:	2001      	movs	r0, #1
 8001c64:	f7ff ff0c 	bl	8001a80 <DelayMicro>
  HAL_SPI_Transmit(&hspi1,pBuf,bytes,1000);			// Send data in buffer
 8001c68:	79bb      	ldrb	r3, [r7, #6]
 8001c6a:	b29a      	uxth	r2, r3
 8001c6c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c70:	6839      	ldr	r1, [r7, #0]
 8001c72:	4807      	ldr	r0, [pc, #28]	; (8001c90 <NRF24_Write_Buf+0x60>)
 8001c74:	f004 fc6a 	bl	800654c <HAL_SPI_Transmit>
  CS_OFF;
 8001c78:	2201      	movs	r2, #1
 8001c7a:	2110      	movs	r1, #16
 8001c7c:	4803      	ldr	r0, [pc, #12]	; (8001c8c <NRF24_Write_Buf+0x5c>)
 8001c7e:	f003 fb24 	bl	80052ca <HAL_GPIO_WritePin>
}
 8001c82:	bf00      	nop
 8001c84:	3708      	adds	r7, #8
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	40010800 	.word	0x40010800
 8001c90:	200006d8 	.word	0x200006d8

08001c94 <NRF24_FlushRX>:
//----------------------------------------------------------------------------------------
void NRF24_FlushRX(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
  uint8_t dt[1] = {FLUSH_RX};
 8001c9a:	23e2      	movs	r3, #226	; 0xe2
 8001c9c:	713b      	strb	r3, [r7, #4]
  CS_ON;
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	2110      	movs	r1, #16
 8001ca2:	480b      	ldr	r0, [pc, #44]	; (8001cd0 <NRF24_FlushRX+0x3c>)
 8001ca4:	f003 fb11 	bl	80052ca <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1,dt,1,1000);
 8001ca8:	1d39      	adds	r1, r7, #4
 8001caa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cae:	2201      	movs	r2, #1
 8001cb0:	4808      	ldr	r0, [pc, #32]	; (8001cd4 <NRF24_FlushRX+0x40>)
 8001cb2:	f004 fc4b 	bl	800654c <HAL_SPI_Transmit>
  DelayMicro(1);
 8001cb6:	2001      	movs	r0, #1
 8001cb8:	f7ff fee2 	bl	8001a80 <DelayMicro>
  CS_OFF;
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	2110      	movs	r1, #16
 8001cc0:	4803      	ldr	r0, [pc, #12]	; (8001cd0 <NRF24_FlushRX+0x3c>)
 8001cc2:	f003 fb02 	bl	80052ca <HAL_GPIO_WritePin>
}
 8001cc6:	bf00      	nop
 8001cc8:	3708      	adds	r7, #8
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	40010800 	.word	0x40010800
 8001cd4:	200006d8 	.word	0x200006d8

08001cd8 <NRF24_FlushTX>:
//----------------------------------------------------------------------------------------
void NRF24_FlushTX(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b082      	sub	sp, #8
 8001cdc:	af00      	add	r7, sp, #0
  uint8_t dt[1] = {FLUSH_TX};
 8001cde:	23e1      	movs	r3, #225	; 0xe1
 8001ce0:	713b      	strb	r3, [r7, #4]
  CS_ON;
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	2110      	movs	r1, #16
 8001ce6:	480b      	ldr	r0, [pc, #44]	; (8001d14 <NRF24_FlushTX+0x3c>)
 8001ce8:	f003 faef 	bl	80052ca <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1,dt,1,1000);
 8001cec:	1d39      	adds	r1, r7, #4
 8001cee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	4808      	ldr	r0, [pc, #32]	; (8001d18 <NRF24_FlushTX+0x40>)
 8001cf6:	f004 fc29 	bl	800654c <HAL_SPI_Transmit>
  DelayMicro(1);
 8001cfa:	2001      	movs	r0, #1
 8001cfc:	f7ff fec0 	bl	8001a80 <DelayMicro>
  CS_OFF;
 8001d00:	2201      	movs	r2, #1
 8001d02:	2110      	movs	r1, #16
 8001d04:	4803      	ldr	r0, [pc, #12]	; (8001d14 <NRF24_FlushTX+0x3c>)
 8001d06:	f003 fae0 	bl	80052ca <HAL_GPIO_WritePin>
}
 8001d0a:	bf00      	nop
 8001d0c:	3708      	adds	r7, #8
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	40010800 	.word	0x40010800
 8001d18:	200006d8 	.word	0x200006d8

08001d1c <read_config_registers>:
//----------------------------------------------------------------------------------------
// Read config data from nrf registers
bool read_config_registers(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 8001d20:	2064      	movs	r0, #100	; 0x64
 8001d22:	f002 fe99 	bl	8004a58 <HAL_Delay>

	config_array[0] = NRF24_ReadReg(CONFIG);			// 0x0B
 8001d26:	2000      	movs	r0, #0
 8001d28:	f7ff fecc 	bl	8001ac4 <NRF24_ReadReg>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	461a      	mov	r2, r3
 8001d30:	4b18      	ldr	r3, [pc, #96]	; (8001d94 <read_config_registers+0x78>)
 8001d32:	701a      	strb	r2, [r3, #0]
	config_array[1] = NRF24_ReadReg(EN_AA);			    // 0x01
 8001d34:	2001      	movs	r0, #1
 8001d36:	f7ff fec5 	bl	8001ac4 <NRF24_ReadReg>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	4b15      	ldr	r3, [pc, #84]	; (8001d94 <read_config_registers+0x78>)
 8001d40:	705a      	strb	r2, [r3, #1]
	config_array[2] = NRF24_ReadReg(EN_RXADDR); 		// 0x01
 8001d42:	2002      	movs	r0, #2
 8001d44:	f7ff febe 	bl	8001ac4 <NRF24_ReadReg>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	461a      	mov	r2, r3
 8001d4c:	4b11      	ldr	r3, [pc, #68]	; (8001d94 <read_config_registers+0x78>)
 8001d4e:	709a      	strb	r2, [r3, #2]
	config_array[3] = NRF24_ReadReg(STATUS_NRF);		// 0x0E
 8001d50:	2007      	movs	r0, #7
 8001d52:	f7ff feb7 	bl	8001ac4 <NRF24_ReadReg>
 8001d56:	4603      	mov	r3, r0
 8001d58:	461a      	mov	r2, r3
 8001d5a:	4b0e      	ldr	r3, [pc, #56]	; (8001d94 <read_config_registers+0x78>)
 8001d5c:	70da      	strb	r2, [r3, #3]
	config_array[4] = NRF24_ReadReg(RF_SETUP);		    // 0x06
 8001d5e:	2006      	movs	r0, #6
 8001d60:	f7ff feb0 	bl	8001ac4 <NRF24_ReadReg>
 8001d64:	4603      	mov	r3, r0
 8001d66:	461a      	mov	r2, r3
 8001d68:	4b0a      	ldr	r3, [pc, #40]	; (8001d94 <read_config_registers+0x78>)
 8001d6a:	711a      	strb	r2, [r3, #4]

	NRF24_Read_Buf(TX_ADDR,buf1,3);
 8001d6c:	2203      	movs	r2, #3
 8001d6e:	490a      	ldr	r1, [pc, #40]	; (8001d98 <read_config_registers+0x7c>)
 8001d70:	2010      	movs	r0, #16
 8001d72:	f7ff ff33 	bl	8001bdc <NRF24_Read_Buf>
	NRF24_Read_Buf(RX_ADDR_P0,buf1,3);
 8001d76:	2203      	movs	r2, #3
 8001d78:	4907      	ldr	r1, [pc, #28]	; (8001d98 <read_config_registers+0x7c>)
 8001d7a:	200a      	movs	r0, #10
 8001d7c:	f7ff ff2e 	bl	8001bdc <NRF24_Read_Buf>

	if(config_array[0] == 0)		// Data from nrf module was read
 8001d80:	4b04      	ldr	r3, [pc, #16]	; (8001d94 <read_config_registers+0x78>)
 8001d82:	781b      	ldrb	r3, [r3, #0]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d101      	bne.n	8001d8c <read_config_registers+0x70>
	{
		return false;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	e000      	b.n	8001d8e <read_config_registers+0x72>
	}
	else
	{
		return true;
 8001d8c:	2301      	movs	r3, #1
	}
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	20000110 	.word	0x20000110
 8001d98:	20000120 	.word	0x20000120

08001d9c <reset_nrf24l01>:
//----------------------------------------------------------------------------------------
void reset_nrf24l01(void)   // reconfigure module
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b082      	sub	sp, #8
 8001da0:	af00      	add	r7, sp, #0
	CE_RESET;
 8001da2:	2200      	movs	r2, #0
 8001da4:	2108      	movs	r1, #8
 8001da6:	4829      	ldr	r0, [pc, #164]	; (8001e4c <reset_nrf24l01+0xb0>)
 8001da8:	f003 fa8f 	bl	80052ca <HAL_GPIO_WritePin>
	DelayMicro(5000);
 8001dac:	f241 3088 	movw	r0, #5000	; 0x1388
 8001db0:	f7ff fe66 	bl	8001a80 <DelayMicro>

	NRF24_WriteReg(CONFIG, 0x0a); 			// Set PWR_UP bit, enable CRC(1 byte) &Prim_RX:0 (Transmitter)
 8001db4:	210a      	movs	r1, #10
 8001db6:	2000      	movs	r0, #0
 8001db8:	f7ff feb8 	bl	8001b2c <NRF24_WriteReg>

	DelayMicro(5000);
 8001dbc:	f241 3088 	movw	r0, #5000	; 0x1388
 8001dc0:	f7ff fe5e 	bl	8001a80 <DelayMicro>

	NRF24_WriteReg(EN_AA, 0x01); 			// Enable Pipe0
 8001dc4:	2101      	movs	r1, #1
 8001dc6:	2001      	movs	r0, #1
 8001dc8:	f7ff feb0 	bl	8001b2c <NRF24_WriteReg>
	NRF24_WriteReg(EN_RXADDR, 0x01); 		// Enable Pipe0
 8001dcc:	2101      	movs	r1, #1
 8001dce:	2002      	movs	r0, #2
 8001dd0:	f7ff feac 	bl	8001b2c <NRF24_WriteReg>
	NRF24_WriteReg(SETUP_AW, 0x01); 		// Setup address width=3 bytes
 8001dd4:	2101      	movs	r1, #1
 8001dd6:	2003      	movs	r0, #3
 8001dd8:	f7ff fea8 	bl	8001b2c <NRF24_WriteReg>
	NRF24_WriteReg(SETUP_RETR, 0x5F); 		// 1500us, 15 retrans
 8001ddc:	215f      	movs	r1, #95	; 0x5f
 8001dde:	2004      	movs	r0, #4
 8001de0:	f7ff fea4 	bl	8001b2c <NRF24_WriteReg>
	NRF24_ToggleFeatures();
 8001de4:	f7ff fed0 	bl	8001b88 <NRF24_ToggleFeatures>
	NRF24_WriteReg(FEATURE, 0);
 8001de8:	2100      	movs	r1, #0
 8001dea:	201d      	movs	r0, #29
 8001dec:	f7ff fe9e 	bl	8001b2c <NRF24_WriteReg>
	NRF24_WriteReg(DYNPD, 0);
 8001df0:	2100      	movs	r1, #0
 8001df2:	201c      	movs	r0, #28
 8001df4:	f7ff fe9a 	bl	8001b2c <NRF24_WriteReg>
	NRF24_WriteReg(STATUS_NRF, 0x00); 		// Reset flags for IRQ   // WAS NRF24_WriteReg(STATUS_NRF, 0x70); 		// Reset flags for IRQ
 8001df8:	2100      	movs	r1, #0
 8001dfa:	2007      	movs	r0, #7
 8001dfc:	f7ff fe96 	bl	8001b2c <NRF24_WriteReg>
	NRF24_WriteReg(RF_CH, 76); 				// Frequency = 2476 MHz
 8001e00:	214c      	movs	r1, #76	; 0x4c
 8001e02:	2005      	movs	r0, #5
 8001e04:	f7ff fe92 	bl	8001b2c <NRF24_WriteReg>
	NRF24_WriteReg(RF_SETUP, 0x26);  		// TX_PWR:0dBm, Datarate:250kbps
 8001e08:	2126      	movs	r1, #38	; 0x26
 8001e0a:	2006      	movs	r0, #6
 8001e0c:	f7ff fe8e 	bl	8001b2c <NRF24_WriteReg>

	uint8_t TX_ADDRESS_RESET[TX_ADR_WIDTH] = {0x00,0x00,0x00};   // Address for pipe 0
 8001e10:	4a0f      	ldr	r2, [pc, #60]	; (8001e50 <reset_nrf24l01+0xb4>)
 8001e12:	1d3b      	adds	r3, r7, #4
 8001e14:	6812      	ldr	r2, [r2, #0]
 8001e16:	4611      	mov	r1, r2
 8001e18:	8019      	strh	r1, [r3, #0]
 8001e1a:	3302      	adds	r3, #2
 8001e1c:	0c12      	lsrs	r2, r2, #16
 8001e1e:	701a      	strb	r2, [r3, #0]
	NRF24_Write_Buf(TX_ADDR, TX_ADDRESS_RESET, TX_ADR_WIDTH);			// Write TX address
 8001e20:	1d3b      	adds	r3, r7, #4
 8001e22:	2203      	movs	r2, #3
 8001e24:	4619      	mov	r1, r3
 8001e26:	2010      	movs	r0, #16
 8001e28:	f7ff ff02 	bl	8001c30 <NRF24_Write_Buf>

	NRF24_Write_Buf(RX_ADDR_P0, TX_ADDRESS_RESET, TX_ADR_WIDTH);		// Set up pipe 0 address
 8001e2c:	1d3b      	adds	r3, r7, #4
 8001e2e:	2203      	movs	r2, #3
 8001e30:	4619      	mov	r1, r3
 8001e32:	200a      	movs	r0, #10
 8001e34:	f7ff fefc 	bl	8001c30 <NRF24_Write_Buf>
	NRF24_WriteReg(RX_PW_P0, TX_PLOAD_WIDTH);				 	// Number of bytes in TX buffer
 8001e38:	210a      	movs	r1, #10
 8001e3a:	2011      	movs	r0, #17
 8001e3c:	f7ff fe76 	bl	8001b2c <NRF24_WriteReg>

	NRF24L01_RX_Mode_for_TX_mode();
 8001e40:	f7ff fbd6 	bl	80015f0 <NRF24L01_RX_Mode_for_TX_mode>
}
 8001e44:	bf00      	nop
 8001e46:	3708      	adds	r7, #8
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}
 8001e4c:	40010800 	.word	0x40010800
 8001e50:	08008b60 	.word	0x08008b60

08001e54 <clearn_oled>:
	  ssd1306_Fill(Black);
	  ssd1306_UpdateScreen();
}
//----------------------------------------------------------------------------------------
void clearn_oled(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	af00      	add	r7, sp, #0
	 ssd1306_Fill(Black);
 8001e58:	2000      	movs	r0, #0
 8001e5a:	f000 f889 	bl	8001f70 <ssd1306_Fill>
	 ssd1306_UpdateScreen();
 8001e5e:	f000 f8a9 	bl	8001fb4 <ssd1306_UpdateScreen>
}
 8001e62:	bf00      	nop
 8001e64:	bd80      	pop	{r7, pc}
	...

08001e68 <ssd1306_WriteCommand>:

//
//  Send a byte to the command register
//
static void ssd1306_WriteCommand(uint8_t command)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b086      	sub	sp, #24
 8001e6c:	af04      	add	r7, sp, #16
 8001e6e:	4603      	mov	r3, r0
 8001e70:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR,0x00,1,&command,1,10);
 8001e72:	230a      	movs	r3, #10
 8001e74:	9302      	str	r3, [sp, #8]
 8001e76:	2301      	movs	r3, #1
 8001e78:	9301      	str	r3, [sp, #4]
 8001e7a:	1dfb      	adds	r3, r7, #7
 8001e7c:	9300      	str	r3, [sp, #0]
 8001e7e:	2301      	movs	r3, #1
 8001e80:	2200      	movs	r2, #0
 8001e82:	2178      	movs	r1, #120	; 0x78
 8001e84:	4803      	ldr	r0, [pc, #12]	; (8001e94 <ssd1306_WriteCommand+0x2c>)
 8001e86:	f003 fbad 	bl	80055e4 <HAL_I2C_Mem_Write>
}
 8001e8a:	bf00      	nop
 8001e8c:	3708      	adds	r7, #8
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	200005f8 	.word	0x200005f8

08001e98 <ssd1306_Init>:

//
//	Initialize the oled screen
//
uint8_t ssd1306_Init(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	af00      	add	r7, sp, #0
	// Wait for the screen to boot
	HAL_Delay(100);
 8001e9c:	2064      	movs	r0, #100	; 0x64
 8001e9e:	f002 fddb 	bl	8004a58 <HAL_Delay>

	/* Init LCD */
	ssd1306_WriteCommand(0xAE); //display off
 8001ea2:	20ae      	movs	r0, #174	; 0xae
 8001ea4:	f7ff ffe0 	bl	8001e68 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001ea8:	2020      	movs	r0, #32
 8001eaa:	f7ff ffdd 	bl	8001e68 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8001eae:	2010      	movs	r0, #16
 8001eb0:	f7ff ffda 	bl	8001e68 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001eb4:	20b0      	movs	r0, #176	; 0xb0
 8001eb6:	f7ff ffd7 	bl	8001e68 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001eba:	20c8      	movs	r0, #200	; 0xc8
 8001ebc:	f7ff ffd4 	bl	8001e68 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x00); //---set low column address
 8001ec0:	2000      	movs	r0, #0
 8001ec2:	f7ff ffd1 	bl	8001e68 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x10); //---set high column address
 8001ec6:	2010      	movs	r0, #16
 8001ec8:	f7ff ffce 	bl	8001e68 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x40); //--set start line address
 8001ecc:	2040      	movs	r0, #64	; 0x40
 8001ece:	f7ff ffcb 	bl	8001e68 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x81); //--set contrast control register
 8001ed2:	2081      	movs	r0, #129	; 0x81
 8001ed4:	f7ff ffc8 	bl	8001e68 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xFF);
 8001ed8:	20ff      	movs	r0, #255	; 0xff
 8001eda:	f7ff ffc5 	bl	8001e68 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127
 8001ede:	20a1      	movs	r0, #161	; 0xa1
 8001ee0:	f7ff ffc2 	bl	8001e68 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xA6); //--set normal display
 8001ee4:	20a6      	movs	r0, #166	; 0xa6
 8001ee6:	f7ff ffbf 	bl	8001e68 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64)
 8001eea:	20a8      	movs	r0, #168	; 0xa8
 8001eec:	f7ff ffbc 	bl	8001e68 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x3F); //
 8001ef0:	203f      	movs	r0, #63	; 0x3f
 8001ef2:	f7ff ffb9 	bl	8001e68 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001ef6:	20a4      	movs	r0, #164	; 0xa4
 8001ef8:	f7ff ffb6 	bl	8001e68 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xD3); //-set display offset
 8001efc:	20d3      	movs	r0, #211	; 0xd3
 8001efe:	f7ff ffb3 	bl	8001e68 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x00); //-not offset
 8001f02:	2000      	movs	r0, #0
 8001f04:	f7ff ffb0 	bl	8001e68 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001f08:	20d5      	movs	r0, #213	; 0xd5
 8001f0a:	f7ff ffad 	bl	8001e68 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001f0e:	20f0      	movs	r0, #240	; 0xf0
 8001f10:	f7ff ffaa 	bl	8001e68 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001f14:	20d9      	movs	r0, #217	; 0xd9
 8001f16:	f7ff ffa7 	bl	8001e68 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x22); //
 8001f1a:	2022      	movs	r0, #34	; 0x22
 8001f1c:	f7ff ffa4 	bl	8001e68 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration
 8001f20:	20da      	movs	r0, #218	; 0xda
 8001f22:	f7ff ffa1 	bl	8001e68 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x12);
 8001f26:	2012      	movs	r0, #18
 8001f28:	f7ff ff9e 	bl	8001e68 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xDB); //--set vcomh
 8001f2c:	20db      	movs	r0, #219	; 0xdb
 8001f2e:	f7ff ff9b 	bl	8001e68 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001f32:	2020      	movs	r0, #32
 8001f34:	f7ff ff98 	bl	8001e68 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001f38:	208d      	movs	r0, #141	; 0x8d
 8001f3a:	f7ff ff95 	bl	8001e68 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x14); //
 8001f3e:	2014      	movs	r0, #20
 8001f40:	f7ff ff92 	bl	8001e68 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xAF); //--turn on SSD1306 panel
 8001f44:	20af      	movs	r0, #175	; 0xaf
 8001f46:	f7ff ff8f 	bl	8001e68 <ssd1306_WriteCommand>

	// Clear screen
	ssd1306_Fill(Black);
 8001f4a:	2000      	movs	r0, #0
 8001f4c:	f000 f810 	bl	8001f70 <ssd1306_Fill>

	// Flush buffer to screen
	ssd1306_UpdateScreen();
 8001f50:	f000 f830 	bl	8001fb4 <ssd1306_UpdateScreen>

	// Set default values for screen object
	SSD1306.CurrentX = 0;
 8001f54:	4b05      	ldr	r3, [pc, #20]	; (8001f6c <ssd1306_Init+0xd4>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8001f5a:	4b04      	ldr	r3, [pc, #16]	; (8001f6c <ssd1306_Init+0xd4>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	805a      	strh	r2, [r3, #2]

	SSD1306.Initialized = 1;
 8001f60:	4b02      	ldr	r3, [pc, #8]	; (8001f6c <ssd1306_Init+0xd4>)
 8001f62:	2201      	movs	r2, #1
 8001f64:	715a      	strb	r2, [r3, #5]

	return 1;
 8001f66:	2301      	movs	r3, #1
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	bd80      	pop	{r7, pc}
 8001f6c:	20000548 	.word	0x20000548

08001f70 <ssd1306_Fill>:

//
//  Fill the whole screen with the given color
//
void ssd1306_Fill(SSD1306_COLOR color)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b085      	sub	sp, #20
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	4603      	mov	r3, r0
 8001f78:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	uint32_t i;

	for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	60fb      	str	r3, [r7, #12]
 8001f7e:	e00d      	b.n	8001f9c <ssd1306_Fill+0x2c>
	{
		SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8001f80:	79fb      	ldrb	r3, [r7, #7]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d101      	bne.n	8001f8a <ssd1306_Fill+0x1a>
 8001f86:	2100      	movs	r1, #0
 8001f88:	e000      	b.n	8001f8c <ssd1306_Fill+0x1c>
 8001f8a:	21ff      	movs	r1, #255	; 0xff
 8001f8c:	4a08      	ldr	r2, [pc, #32]	; (8001fb0 <ssd1306_Fill+0x40>)
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	4413      	add	r3, r2
 8001f92:	460a      	mov	r2, r1
 8001f94:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	3301      	adds	r3, #1
 8001f9a:	60fb      	str	r3, [r7, #12]
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001fa2:	d3ed      	bcc.n	8001f80 <ssd1306_Fill+0x10>
	}
}
 8001fa4:	bf00      	nop
 8001fa6:	bf00      	nop
 8001fa8:	3714      	adds	r7, #20
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bc80      	pop	{r7}
 8001fae:	4770      	bx	lr
 8001fb0:	20000148 	.word	0x20000148

08001fb4 <ssd1306_UpdateScreen>:

//
//  Write the screenbuffer with changed to the screen
//
void ssd1306_UpdateScreen(void)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b086      	sub	sp, #24
 8001fb8:	af04      	add	r7, sp, #16
	uint8_t i;

	for (i = 0; i < 8; i++) {
 8001fba:	2300      	movs	r3, #0
 8001fbc:	71fb      	strb	r3, [r7, #7]
 8001fbe:	e01d      	b.n	8001ffc <ssd1306_UpdateScreen+0x48>
		ssd1306_WriteCommand(0xB0 + i);
 8001fc0:	79fb      	ldrb	r3, [r7, #7]
 8001fc2:	3b50      	subs	r3, #80	; 0x50
 8001fc4:	b2db      	uxtb	r3, r3
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f7ff ff4e 	bl	8001e68 <ssd1306_WriteCommand>
		ssd1306_WriteCommand(0x00);
 8001fcc:	2000      	movs	r0, #0
 8001fce:	f7ff ff4b 	bl	8001e68 <ssd1306_WriteCommand>
		ssd1306_WriteCommand(0x10);
 8001fd2:	2010      	movs	r0, #16
 8001fd4:	f7ff ff48 	bl	8001e68 <ssd1306_WriteCommand>

		HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, &SSD1306_Buffer[SSD1306_WIDTH * i], SSD1306_WIDTH, 100);
 8001fd8:	79fb      	ldrb	r3, [r7, #7]
 8001fda:	01db      	lsls	r3, r3, #7
 8001fdc:	4a0b      	ldr	r2, [pc, #44]	; (800200c <ssd1306_UpdateScreen+0x58>)
 8001fde:	4413      	add	r3, r2
 8001fe0:	2264      	movs	r2, #100	; 0x64
 8001fe2:	9202      	str	r2, [sp, #8]
 8001fe4:	2280      	movs	r2, #128	; 0x80
 8001fe6:	9201      	str	r2, [sp, #4]
 8001fe8:	9300      	str	r3, [sp, #0]
 8001fea:	2301      	movs	r3, #1
 8001fec:	2240      	movs	r2, #64	; 0x40
 8001fee:	2178      	movs	r1, #120	; 0x78
 8001ff0:	4807      	ldr	r0, [pc, #28]	; (8002010 <ssd1306_UpdateScreen+0x5c>)
 8001ff2:	f003 faf7 	bl	80055e4 <HAL_I2C_Mem_Write>
	for (i = 0; i < 8; i++) {
 8001ff6:	79fb      	ldrb	r3, [r7, #7]
 8001ff8:	3301      	adds	r3, #1
 8001ffa:	71fb      	strb	r3, [r7, #7]
 8001ffc:	79fb      	ldrb	r3, [r7, #7]
 8001ffe:	2b07      	cmp	r3, #7
 8002000:	d9de      	bls.n	8001fc0 <ssd1306_UpdateScreen+0xc>
	}
}
 8002002:	bf00      	nop
 8002004:	bf00      	nop
 8002006:	3708      	adds	r7, #8
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	20000148 	.word	0x20000148
 8002010:	200005f8 	.word	0x200005f8

08002014 <ssd1306_DrawPixel>:
//	X => X Coordinate
//	Y => Y Coordinate
//	color => Pixel color
//
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color)
{
 8002014:	b480      	push	{r7}
 8002016:	b083      	sub	sp, #12
 8002018:	af00      	add	r7, sp, #0
 800201a:	4603      	mov	r3, r0
 800201c:	71fb      	strb	r3, [r7, #7]
 800201e:	460b      	mov	r3, r1
 8002020:	71bb      	strb	r3, [r7, #6]
 8002022:	4613      	mov	r3, r2
 8002024:	717b      	strb	r3, [r7, #5]
	if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT)
 8002026:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800202a:	2b00      	cmp	r3, #0
 800202c:	db48      	blt.n	80020c0 <ssd1306_DrawPixel+0xac>
 800202e:	79bb      	ldrb	r3, [r7, #6]
 8002030:	2b3f      	cmp	r3, #63	; 0x3f
 8002032:	d845      	bhi.n	80020c0 <ssd1306_DrawPixel+0xac>
		// Don't write outside the buffer
		return;
	}

	// Check if pixel should be inverted
	if (SSD1306.Inverted)
 8002034:	4b25      	ldr	r3, [pc, #148]	; (80020cc <ssd1306_DrawPixel+0xb8>)
 8002036:	791b      	ldrb	r3, [r3, #4]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d006      	beq.n	800204a <ssd1306_DrawPixel+0x36>
	{
		color = (SSD1306_COLOR)!color;
 800203c:	797b      	ldrb	r3, [r7, #5]
 800203e:	2b00      	cmp	r3, #0
 8002040:	bf0c      	ite	eq
 8002042:	2301      	moveq	r3, #1
 8002044:	2300      	movne	r3, #0
 8002046:	b2db      	uxtb	r3, r3
 8002048:	717b      	strb	r3, [r7, #5]
	}

	// Draw in the right color
	if (color == White)
 800204a:	797b      	ldrb	r3, [r7, #5]
 800204c:	2b01      	cmp	r3, #1
 800204e:	d11a      	bne.n	8002086 <ssd1306_DrawPixel+0x72>
	{
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002050:	79fa      	ldrb	r2, [r7, #7]
 8002052:	79bb      	ldrb	r3, [r7, #6]
 8002054:	08db      	lsrs	r3, r3, #3
 8002056:	b2d8      	uxtb	r0, r3
 8002058:	4603      	mov	r3, r0
 800205a:	01db      	lsls	r3, r3, #7
 800205c:	4413      	add	r3, r2
 800205e:	4a1c      	ldr	r2, [pc, #112]	; (80020d0 <ssd1306_DrawPixel+0xbc>)
 8002060:	5cd3      	ldrb	r3, [r2, r3]
 8002062:	b25a      	sxtb	r2, r3
 8002064:	79bb      	ldrb	r3, [r7, #6]
 8002066:	f003 0307 	and.w	r3, r3, #7
 800206a:	2101      	movs	r1, #1
 800206c:	fa01 f303 	lsl.w	r3, r1, r3
 8002070:	b25b      	sxtb	r3, r3
 8002072:	4313      	orrs	r3, r2
 8002074:	b259      	sxtb	r1, r3
 8002076:	79fa      	ldrb	r2, [r7, #7]
 8002078:	4603      	mov	r3, r0
 800207a:	01db      	lsls	r3, r3, #7
 800207c:	4413      	add	r3, r2
 800207e:	b2c9      	uxtb	r1, r1
 8002080:	4a13      	ldr	r2, [pc, #76]	; (80020d0 <ssd1306_DrawPixel+0xbc>)
 8002082:	54d1      	strb	r1, [r2, r3]
 8002084:	e01d      	b.n	80020c2 <ssd1306_DrawPixel+0xae>
	}
	else
	{
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002086:	79fa      	ldrb	r2, [r7, #7]
 8002088:	79bb      	ldrb	r3, [r7, #6]
 800208a:	08db      	lsrs	r3, r3, #3
 800208c:	b2d8      	uxtb	r0, r3
 800208e:	4603      	mov	r3, r0
 8002090:	01db      	lsls	r3, r3, #7
 8002092:	4413      	add	r3, r2
 8002094:	4a0e      	ldr	r2, [pc, #56]	; (80020d0 <ssd1306_DrawPixel+0xbc>)
 8002096:	5cd3      	ldrb	r3, [r2, r3]
 8002098:	b25a      	sxtb	r2, r3
 800209a:	79bb      	ldrb	r3, [r7, #6]
 800209c:	f003 0307 	and.w	r3, r3, #7
 80020a0:	2101      	movs	r1, #1
 80020a2:	fa01 f303 	lsl.w	r3, r1, r3
 80020a6:	b25b      	sxtb	r3, r3
 80020a8:	43db      	mvns	r3, r3
 80020aa:	b25b      	sxtb	r3, r3
 80020ac:	4013      	ands	r3, r2
 80020ae:	b259      	sxtb	r1, r3
 80020b0:	79fa      	ldrb	r2, [r7, #7]
 80020b2:	4603      	mov	r3, r0
 80020b4:	01db      	lsls	r3, r3, #7
 80020b6:	4413      	add	r3, r2
 80020b8:	b2c9      	uxtb	r1, r1
 80020ba:	4a05      	ldr	r2, [pc, #20]	; (80020d0 <ssd1306_DrawPixel+0xbc>)
 80020bc:	54d1      	strb	r1, [r2, r3]
 80020be:	e000      	b.n	80020c2 <ssd1306_DrawPixel+0xae>
		return;
 80020c0:	bf00      	nop
	}
}
 80020c2:	370c      	adds	r7, #12
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bc80      	pop	{r7}
 80020c8:	4770      	bx	lr
 80020ca:	bf00      	nop
 80020cc:	20000548 	.word	0x20000548
 80020d0:	20000148 	.word	0x20000148

080020d4 <ssd1306_WriteChar>:
//	ch 		=> char om weg te schrijven
//	Font 	=> Font waarmee we gaan schrijven
//	color 	=> Black or White
//
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color)
{
 80020d4:	b590      	push	{r4, r7, lr}
 80020d6:	b089      	sub	sp, #36	; 0x24
 80020d8:	af00      	add	r7, sp, #0
 80020da:	4604      	mov	r4, r0
 80020dc:	1d38      	adds	r0, r7, #4
 80020de:	e880 0006 	stmia.w	r0, {r1, r2}
 80020e2:	461a      	mov	r2, r3
 80020e4:	4623      	mov	r3, r4
 80020e6:	73fb      	strb	r3, [r7, #15]
 80020e8:	4613      	mov	r3, r2
 80020ea:	73bb      	strb	r3, [r7, #14]
	uint32_t i, b, j;

	// Check remaining space on current line
	if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 80020ec:	4b38      	ldr	r3, [pc, #224]	; (80021d0 <ssd1306_WriteChar+0xfc>)
 80020ee:	881b      	ldrh	r3, [r3, #0]
 80020f0:	461a      	mov	r2, r3
 80020f2:	793b      	ldrb	r3, [r7, #4]
 80020f4:	4413      	add	r3, r2
 80020f6:	2b7f      	cmp	r3, #127	; 0x7f
 80020f8:	dc06      	bgt.n	8002108 <ssd1306_WriteChar+0x34>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font.FontHeight))
 80020fa:	4b35      	ldr	r3, [pc, #212]	; (80021d0 <ssd1306_WriteChar+0xfc>)
 80020fc:	885b      	ldrh	r3, [r3, #2]
 80020fe:	461a      	mov	r2, r3
 8002100:	797b      	ldrb	r3, [r7, #5]
 8002102:	4413      	add	r3, r2
	if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 8002104:	2b3f      	cmp	r3, #63	; 0x3f
 8002106:	dd01      	ble.n	800210c <ssd1306_WriteChar+0x38>
	{
		// Not enough space on current line
		return 0;
 8002108:	2300      	movs	r3, #0
 800210a:	e05d      	b.n	80021c8 <ssd1306_WriteChar+0xf4>
	}

	// Use the font to write
	for (i = 0; i < Font.FontHeight; i++)
 800210c:	2300      	movs	r3, #0
 800210e:	61fb      	str	r3, [r7, #28]
 8002110:	e04c      	b.n	80021ac <ssd1306_WriteChar+0xd8>
	{
		b = Font.data[(ch - 32) * Font.FontHeight + i];
 8002112:	68ba      	ldr	r2, [r7, #8]
 8002114:	7bfb      	ldrb	r3, [r7, #15]
 8002116:	3b20      	subs	r3, #32
 8002118:	7979      	ldrb	r1, [r7, #5]
 800211a:	fb01 f303 	mul.w	r3, r1, r3
 800211e:	4619      	mov	r1, r3
 8002120:	69fb      	ldr	r3, [r7, #28]
 8002122:	440b      	add	r3, r1
 8002124:	005b      	lsls	r3, r3, #1
 8002126:	4413      	add	r3, r2
 8002128:	881b      	ldrh	r3, [r3, #0]
 800212a:	617b      	str	r3, [r7, #20]
		for (j = 0; j < Font.FontWidth; j++)
 800212c:	2300      	movs	r3, #0
 800212e:	61bb      	str	r3, [r7, #24]
 8002130:	e034      	b.n	800219c <ssd1306_WriteChar+0xc8>
		{
			if ((b << j) & 0x8000)
 8002132:	697a      	ldr	r2, [r7, #20]
 8002134:	69bb      	ldr	r3, [r7, #24]
 8002136:	fa02 f303 	lsl.w	r3, r2, r3
 800213a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800213e:	2b00      	cmp	r3, #0
 8002140:	d012      	beq.n	8002168 <ssd1306_WriteChar+0x94>
			{
				ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002142:	4b23      	ldr	r3, [pc, #140]	; (80021d0 <ssd1306_WriteChar+0xfc>)
 8002144:	881b      	ldrh	r3, [r3, #0]
 8002146:	b2da      	uxtb	r2, r3
 8002148:	69bb      	ldr	r3, [r7, #24]
 800214a:	b2db      	uxtb	r3, r3
 800214c:	4413      	add	r3, r2
 800214e:	b2d8      	uxtb	r0, r3
 8002150:	4b1f      	ldr	r3, [pc, #124]	; (80021d0 <ssd1306_WriteChar+0xfc>)
 8002152:	885b      	ldrh	r3, [r3, #2]
 8002154:	b2da      	uxtb	r2, r3
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	b2db      	uxtb	r3, r3
 800215a:	4413      	add	r3, r2
 800215c:	b2db      	uxtb	r3, r3
 800215e:	7bba      	ldrb	r2, [r7, #14]
 8002160:	4619      	mov	r1, r3
 8002162:	f7ff ff57 	bl	8002014 <ssd1306_DrawPixel>
 8002166:	e016      	b.n	8002196 <ssd1306_WriteChar+0xc2>
			}
			else
			{
				ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002168:	4b19      	ldr	r3, [pc, #100]	; (80021d0 <ssd1306_WriteChar+0xfc>)
 800216a:	881b      	ldrh	r3, [r3, #0]
 800216c:	b2da      	uxtb	r2, r3
 800216e:	69bb      	ldr	r3, [r7, #24]
 8002170:	b2db      	uxtb	r3, r3
 8002172:	4413      	add	r3, r2
 8002174:	b2d8      	uxtb	r0, r3
 8002176:	4b16      	ldr	r3, [pc, #88]	; (80021d0 <ssd1306_WriteChar+0xfc>)
 8002178:	885b      	ldrh	r3, [r3, #2]
 800217a:	b2da      	uxtb	r2, r3
 800217c:	69fb      	ldr	r3, [r7, #28]
 800217e:	b2db      	uxtb	r3, r3
 8002180:	4413      	add	r3, r2
 8002182:	b2d9      	uxtb	r1, r3
 8002184:	7bbb      	ldrb	r3, [r7, #14]
 8002186:	2b00      	cmp	r3, #0
 8002188:	bf0c      	ite	eq
 800218a:	2301      	moveq	r3, #1
 800218c:	2300      	movne	r3, #0
 800218e:	b2db      	uxtb	r3, r3
 8002190:	461a      	mov	r2, r3
 8002192:	f7ff ff3f 	bl	8002014 <ssd1306_DrawPixel>
		for (j = 0; j < Font.FontWidth; j++)
 8002196:	69bb      	ldr	r3, [r7, #24]
 8002198:	3301      	adds	r3, #1
 800219a:	61bb      	str	r3, [r7, #24]
 800219c:	793b      	ldrb	r3, [r7, #4]
 800219e:	461a      	mov	r2, r3
 80021a0:	69bb      	ldr	r3, [r7, #24]
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d3c5      	bcc.n	8002132 <ssd1306_WriteChar+0x5e>
	for (i = 0; i < Font.FontHeight; i++)
 80021a6:	69fb      	ldr	r3, [r7, #28]
 80021a8:	3301      	adds	r3, #1
 80021aa:	61fb      	str	r3, [r7, #28]
 80021ac:	797b      	ldrb	r3, [r7, #5]
 80021ae:	461a      	mov	r2, r3
 80021b0:	69fb      	ldr	r3, [r7, #28]
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d3ad      	bcc.n	8002112 <ssd1306_WriteChar+0x3e>
			}
		}
	}

	// The current space is now taken
	SSD1306.CurrentX += Font.FontWidth;
 80021b6:	4b06      	ldr	r3, [pc, #24]	; (80021d0 <ssd1306_WriteChar+0xfc>)
 80021b8:	881a      	ldrh	r2, [r3, #0]
 80021ba:	793b      	ldrb	r3, [r7, #4]
 80021bc:	b29b      	uxth	r3, r3
 80021be:	4413      	add	r3, r2
 80021c0:	b29a      	uxth	r2, r3
 80021c2:	4b03      	ldr	r3, [pc, #12]	; (80021d0 <ssd1306_WriteChar+0xfc>)
 80021c4:	801a      	strh	r2, [r3, #0]

	// Return written char for validation
	return ch;
 80021c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	3724      	adds	r7, #36	; 0x24
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd90      	pop	{r4, r7, pc}
 80021d0:	20000548 	.word	0x20000548

080021d4 <ssd1306_WriteString>:

//
//  Write full string to screenbuffer
//
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b084      	sub	sp, #16
 80021d8:	af00      	add	r7, sp, #0
 80021da:	60f8      	str	r0, [r7, #12]
 80021dc:	1d38      	adds	r0, r7, #4
 80021de:	e880 0006 	stmia.w	r0, {r1, r2}
 80021e2:	70fb      	strb	r3, [r7, #3]
	// Write until null-byte
	while (*str)
 80021e4:	e012      	b.n	800220c <ssd1306_WriteString+0x38>
	{
		if (ssd1306_WriteChar(*str, Font, color) != *str)
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	7818      	ldrb	r0, [r3, #0]
 80021ea:	78fb      	ldrb	r3, [r7, #3]
 80021ec:	1d3a      	adds	r2, r7, #4
 80021ee:	ca06      	ldmia	r2, {r1, r2}
 80021f0:	f7ff ff70 	bl	80020d4 <ssd1306_WriteChar>
 80021f4:	4603      	mov	r3, r0
 80021f6:	461a      	mov	r2, r3
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	781b      	ldrb	r3, [r3, #0]
 80021fc:	429a      	cmp	r2, r3
 80021fe:	d002      	beq.n	8002206 <ssd1306_WriteString+0x32>
		{
			// Char could not be written
			return *str;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	781b      	ldrb	r3, [r3, #0]
 8002204:	e008      	b.n	8002218 <ssd1306_WriteString+0x44>
		}

		// Next char
		str++;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	3301      	adds	r3, #1
 800220a:	60fb      	str	r3, [r7, #12]
	while (*str)
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	781b      	ldrb	r3, [r3, #0]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d1e8      	bne.n	80021e6 <ssd1306_WriteString+0x12>
	}

	// Everything ok
	return *str;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	781b      	ldrb	r3, [r3, #0]
}
 8002218:	4618      	mov	r0, r3
 800221a:	3710      	adds	r7, #16
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}

08002220 <ssd1306_SetCursor>:

//
//	Position the cursor
//
void ssd1306_SetCursor(uint8_t x, uint8_t y)
{
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0
 8002226:	4603      	mov	r3, r0
 8002228:	460a      	mov	r2, r1
 800222a:	71fb      	strb	r3, [r7, #7]
 800222c:	4613      	mov	r3, r2
 800222e:	71bb      	strb	r3, [r7, #6]
	SSD1306.CurrentX = x;
 8002230:	79fb      	ldrb	r3, [r7, #7]
 8002232:	b29a      	uxth	r2, r3
 8002234:	4b05      	ldr	r3, [pc, #20]	; (800224c <ssd1306_SetCursor+0x2c>)
 8002236:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = y;
 8002238:	79bb      	ldrb	r3, [r7, #6]
 800223a:	b29a      	uxth	r2, r3
 800223c:	4b03      	ldr	r3, [pc, #12]	; (800224c <ssd1306_SetCursor+0x2c>)
 800223e:	805a      	strh	r2, [r3, #2]
}
 8002240:	bf00      	nop
 8002242:	370c      	adds	r7, #12
 8002244:	46bd      	mov	sp, r7
 8002246:	bc80      	pop	{r7}
 8002248:	4770      	bx	lr
 800224a:	bf00      	nop
 800224c:	20000548 	.word	0x20000548

08002250 <ssd1306_Line>:

void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002250:	b590      	push	{r4, r7, lr}
 8002252:	b089      	sub	sp, #36	; 0x24
 8002254:	af00      	add	r7, sp, #0
 8002256:	4604      	mov	r4, r0
 8002258:	4608      	mov	r0, r1
 800225a:	4611      	mov	r1, r2
 800225c:	461a      	mov	r2, r3
 800225e:	4623      	mov	r3, r4
 8002260:	71fb      	strb	r3, [r7, #7]
 8002262:	4603      	mov	r3, r0
 8002264:	71bb      	strb	r3, [r7, #6]
 8002266:	460b      	mov	r3, r1
 8002268:	717b      	strb	r3, [r7, #5]
 800226a:	4613      	mov	r3, r2
 800226c:	713b      	strb	r3, [r7, #4]
  int32_t deltaX = abs(x2 - x1);
 800226e:	797a      	ldrb	r2, [r7, #5]
 8002270:	79fb      	ldrb	r3, [r7, #7]
 8002272:	1ad3      	subs	r3, r2, r3
 8002274:	2b00      	cmp	r3, #0
 8002276:	bfb8      	it	lt
 8002278:	425b      	neglt	r3, r3
 800227a:	61bb      	str	r3, [r7, #24]
  int32_t deltaY = abs(y2 - y1);
 800227c:	793a      	ldrb	r2, [r7, #4]
 800227e:	79bb      	ldrb	r3, [r7, #6]
 8002280:	1ad3      	subs	r3, r2, r3
 8002282:	2b00      	cmp	r3, #0
 8002284:	bfb8      	it	lt
 8002286:	425b      	neglt	r3, r3
 8002288:	617b      	str	r3, [r7, #20]
  int32_t signX = ((x1 < x2) ? 1 : -1);
 800228a:	79fa      	ldrb	r2, [r7, #7]
 800228c:	797b      	ldrb	r3, [r7, #5]
 800228e:	429a      	cmp	r2, r3
 8002290:	d201      	bcs.n	8002296 <ssd1306_Line+0x46>
 8002292:	2301      	movs	r3, #1
 8002294:	e001      	b.n	800229a <ssd1306_Line+0x4a>
 8002296:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800229a:	613b      	str	r3, [r7, #16]
  int32_t signY = ((y1 < y2) ? 1 : -1);
 800229c:	79ba      	ldrb	r2, [r7, #6]
 800229e:	793b      	ldrb	r3, [r7, #4]
 80022a0:	429a      	cmp	r2, r3
 80022a2:	d201      	bcs.n	80022a8 <ssd1306_Line+0x58>
 80022a4:	2301      	movs	r3, #1
 80022a6:	e001      	b.n	80022ac <ssd1306_Line+0x5c>
 80022a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80022ac:	60fb      	str	r3, [r7, #12]
  int32_t error = deltaX - deltaY;
 80022ae:	69ba      	ldr	r2, [r7, #24]
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	1ad3      	subs	r3, r2, r3
 80022b4:	61fb      	str	r3, [r7, #28]
  int32_t error2;

  ssd1306_DrawPixel(x2, y2, color);
 80022b6:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 80022ba:	7939      	ldrb	r1, [r7, #4]
 80022bc:	797b      	ldrb	r3, [r7, #5]
 80022be:	4618      	mov	r0, r3
 80022c0:	f7ff fea8 	bl	8002014 <ssd1306_DrawPixel>
    while((x1 != x2) || (y1 != y2))
 80022c4:	e024      	b.n	8002310 <ssd1306_Line+0xc0>
    {
    ssd1306_DrawPixel(x1, y1, color);
 80022c6:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 80022ca:	79b9      	ldrb	r1, [r7, #6]
 80022cc:	79fb      	ldrb	r3, [r7, #7]
 80022ce:	4618      	mov	r0, r3
 80022d0:	f7ff fea0 	bl	8002014 <ssd1306_DrawPixel>
    error2 = error * 2;
 80022d4:	69fb      	ldr	r3, [r7, #28]
 80022d6:	005b      	lsls	r3, r3, #1
 80022d8:	60bb      	str	r3, [r7, #8]
    if(error2 > -deltaY)
 80022da:	697b      	ldr	r3, [r7, #20]
 80022dc:	425b      	negs	r3, r3
 80022de:	68ba      	ldr	r2, [r7, #8]
 80022e0:	429a      	cmp	r2, r3
 80022e2:	dd08      	ble.n	80022f6 <ssd1306_Line+0xa6>
    {
      error -= deltaY;
 80022e4:	69fa      	ldr	r2, [r7, #28]
 80022e6:	697b      	ldr	r3, [r7, #20]
 80022e8:	1ad3      	subs	r3, r2, r3
 80022ea:	61fb      	str	r3, [r7, #28]
      x1 += signX;
 80022ec:	693b      	ldr	r3, [r7, #16]
 80022ee:	b2da      	uxtb	r2, r3
 80022f0:	79fb      	ldrb	r3, [r7, #7]
 80022f2:	4413      	add	r3, r2
 80022f4:	71fb      	strb	r3, [r7, #7]
    else
    {
    /*nothing to do*/
    }

    if(error2 < deltaX)
 80022f6:	68ba      	ldr	r2, [r7, #8]
 80022f8:	69bb      	ldr	r3, [r7, #24]
 80022fa:	429a      	cmp	r2, r3
 80022fc:	da08      	bge.n	8002310 <ssd1306_Line+0xc0>
    {
      error += deltaX;
 80022fe:	69fa      	ldr	r2, [r7, #28]
 8002300:	69bb      	ldr	r3, [r7, #24]
 8002302:	4413      	add	r3, r2
 8002304:	61fb      	str	r3, [r7, #28]
      y1 += signY;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	b2da      	uxtb	r2, r3
 800230a:	79bb      	ldrb	r3, [r7, #6]
 800230c:	4413      	add	r3, r2
 800230e:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2))
 8002310:	79fa      	ldrb	r2, [r7, #7]
 8002312:	797b      	ldrb	r3, [r7, #5]
 8002314:	429a      	cmp	r2, r3
 8002316:	d1d6      	bne.n	80022c6 <ssd1306_Line+0x76>
 8002318:	79ba      	ldrb	r2, [r7, #6]
 800231a:	793b      	ldrb	r3, [r7, #4]
 800231c:	429a      	cmp	r2, r3
 800231e:	d1d2      	bne.n	80022c6 <ssd1306_Line+0x76>
    else
    {
    /*nothing to do*/
    }
  }
  return;
 8002320:	bf00      	nop
}
 8002322:	3724      	adds	r7, #36	; 0x24
 8002324:	46bd      	mov	sp, r7
 8002326:	bd90      	pop	{r4, r7, pc}

08002328 <ssd1306_DrawRectangle>:

    return;
}

//Draw rectangle
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002328:	b590      	push	{r4, r7, lr}
 800232a:	b085      	sub	sp, #20
 800232c:	af02      	add	r7, sp, #8
 800232e:	4604      	mov	r4, r0
 8002330:	4608      	mov	r0, r1
 8002332:	4611      	mov	r1, r2
 8002334:	461a      	mov	r2, r3
 8002336:	4623      	mov	r3, r4
 8002338:	71fb      	strb	r3, [r7, #7]
 800233a:	4603      	mov	r3, r0
 800233c:	71bb      	strb	r3, [r7, #6]
 800233e:	460b      	mov	r3, r1
 8002340:	717b      	strb	r3, [r7, #5]
 8002342:	4613      	mov	r3, r2
 8002344:	713b      	strb	r3, [r7, #4]
  ssd1306_Line(x1,y1,x2,y1,color);
 8002346:	79bc      	ldrb	r4, [r7, #6]
 8002348:	797a      	ldrb	r2, [r7, #5]
 800234a:	79b9      	ldrb	r1, [r7, #6]
 800234c:	79f8      	ldrb	r0, [r7, #7]
 800234e:	7e3b      	ldrb	r3, [r7, #24]
 8002350:	9300      	str	r3, [sp, #0]
 8002352:	4623      	mov	r3, r4
 8002354:	f7ff ff7c 	bl	8002250 <ssd1306_Line>
  ssd1306_Line(x2,y1,x2,y2,color);
 8002358:	793c      	ldrb	r4, [r7, #4]
 800235a:	797a      	ldrb	r2, [r7, #5]
 800235c:	79b9      	ldrb	r1, [r7, #6]
 800235e:	7978      	ldrb	r0, [r7, #5]
 8002360:	7e3b      	ldrb	r3, [r7, #24]
 8002362:	9300      	str	r3, [sp, #0]
 8002364:	4623      	mov	r3, r4
 8002366:	f7ff ff73 	bl	8002250 <ssd1306_Line>
  ssd1306_Line(x2,y2,x1,y2,color);
 800236a:	793c      	ldrb	r4, [r7, #4]
 800236c:	79fa      	ldrb	r2, [r7, #7]
 800236e:	7939      	ldrb	r1, [r7, #4]
 8002370:	7978      	ldrb	r0, [r7, #5]
 8002372:	7e3b      	ldrb	r3, [r7, #24]
 8002374:	9300      	str	r3, [sp, #0]
 8002376:	4623      	mov	r3, r4
 8002378:	f7ff ff6a 	bl	8002250 <ssd1306_Line>
  ssd1306_Line(x1,y2,x1,y1,color);
 800237c:	79bc      	ldrb	r4, [r7, #6]
 800237e:	79fa      	ldrb	r2, [r7, #7]
 8002380:	7939      	ldrb	r1, [r7, #4]
 8002382:	79f8      	ldrb	r0, [r7, #7]
 8002384:	7e3b      	ldrb	r3, [r7, #24]
 8002386:	9300      	str	r3, [sp, #0]
 8002388:	4623      	mov	r3, r4
 800238a:	f7ff ff61 	bl	8002250 <ssd1306_Line>

  return;
 800238e:	bf00      	nop
}
 8002390:	370c      	adds	r7, #12
 8002392:	46bd      	mov	sp, r7
 8002394:	bd90      	pop	{r4, r7, pc}

08002396 <ssd1306FillRect>:
void ssd1306FillRect(uint8_t x, uint8_t y, uint8_t w, uint8_t h, uint16_t color) {
 8002396:	b590      	push	{r4, r7, lr}
 8002398:	b085      	sub	sp, #20
 800239a:	af00      	add	r7, sp, #0
 800239c:	4604      	mov	r4, r0
 800239e:	4608      	mov	r0, r1
 80023a0:	4611      	mov	r1, r2
 80023a2:	461a      	mov	r2, r3
 80023a4:	4623      	mov	r3, r4
 80023a6:	71fb      	strb	r3, [r7, #7]
 80023a8:	4603      	mov	r3, r0
 80023aa:	71bb      	strb	r3, [r7, #6]
 80023ac:	460b      	mov	r3, r1
 80023ae:	717b      	strb	r3, [r7, #5]
 80023b0:	4613      	mov	r3, r2
 80023b2:	713b      	strb	r3, [r7, #4]
    uint8_t x0, x1, y1;

    x0 = x;
 80023b4:	79fb      	ldrb	r3, [r7, #7]
 80023b6:	73fb      	strb	r3, [r7, #15]
    x1 = x + w;
 80023b8:	79fa      	ldrb	r2, [r7, #7]
 80023ba:	797b      	ldrb	r3, [r7, #5]
 80023bc:	4413      	add	r3, r2
 80023be:	73bb      	strb	r3, [r7, #14]
    y1 = y + h;
 80023c0:	79ba      	ldrb	r2, [r7, #6]
 80023c2:	793b      	ldrb	r3, [r7, #4]
 80023c4:	4413      	add	r3, r2
 80023c6:	737b      	strb	r3, [r7, #13]
    for(; y < y1; y++)
 80023c8:	e013      	b.n	80023f2 <ssd1306FillRect+0x5c>
        for(x = x0; x < x1; x++)
 80023ca:	7bfb      	ldrb	r3, [r7, #15]
 80023cc:	71fb      	strb	r3, [r7, #7]
 80023ce:	e009      	b.n	80023e4 <ssd1306FillRect+0x4e>
        	ssd1306_DrawPixel(x, y, color);
 80023d0:	8c3b      	ldrh	r3, [r7, #32]
 80023d2:	b2da      	uxtb	r2, r3
 80023d4:	79b9      	ldrb	r1, [r7, #6]
 80023d6:	79fb      	ldrb	r3, [r7, #7]
 80023d8:	4618      	mov	r0, r3
 80023da:	f7ff fe1b 	bl	8002014 <ssd1306_DrawPixel>
        for(x = x0; x < x1; x++)
 80023de:	79fb      	ldrb	r3, [r7, #7]
 80023e0:	3301      	adds	r3, #1
 80023e2:	71fb      	strb	r3, [r7, #7]
 80023e4:	79fa      	ldrb	r2, [r7, #7]
 80023e6:	7bbb      	ldrb	r3, [r7, #14]
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d3f1      	bcc.n	80023d0 <ssd1306FillRect+0x3a>
    for(; y < y1; y++)
 80023ec:	79bb      	ldrb	r3, [r7, #6]
 80023ee:	3301      	adds	r3, #1
 80023f0:	71bb      	strb	r3, [r7, #6]
 80023f2:	79ba      	ldrb	r2, [r7, #6]
 80023f4:	7b7b      	ldrb	r3, [r7, #13]
 80023f6:	429a      	cmp	r2, r3
 80023f8:	d3e7      	bcc.n	80023ca <ssd1306FillRect+0x34>
            //ssd1306DrawPixel( x, y, color, layer);
}
 80023fa:	bf00      	nop
 80023fc:	bf00      	nop
 80023fe:	3714      	adds	r7, #20
 8002400:	46bd      	mov	sp, r7
 8002402:	bd90      	pop	{r4, r7, pc}

08002404 <DelayMicro>:
//----------------------------------------------------------------------------------------
/*
 * Function make us delay
 */
__STATIC_INLINE void DelayMicro(__IO uint32_t micros)
{
 8002404:	b480      	push	{r7}
 8002406:	b085      	sub	sp, #20
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
	uint32_t test_micros = SystemCoreClock;
 800240c:	4b0c      	ldr	r3, [pc, #48]	; (8002440 <DelayMicro+0x3c>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	60fb      	str	r3, [r7, #12]
	micros *= (SystemCoreClock / 100000) /84;
 8002412:	4b0b      	ldr	r3, [pc, #44]	; (8002440 <DelayMicro+0x3c>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a0b      	ldr	r2, [pc, #44]	; (8002444 <DelayMicro+0x40>)
 8002418:	fba2 2303 	umull	r2, r3, r2, r3
 800241c:	0ddb      	lsrs	r3, r3, #23
 800241e:	687a      	ldr	r2, [r7, #4]
 8002420:	fb02 f303 	mul.w	r3, r2, r3
 8002424:	607b      	str	r3, [r7, #4]
	while (micros--);
 8002426:	bf00      	nop
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	1e5a      	subs	r2, r3, #1
 800242c:	607a      	str	r2, [r7, #4]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d1fa      	bne.n	8002428 <DelayMicro+0x24>
}
 8002432:	bf00      	nop
 8002434:	bf00      	nop
 8002436:	3714      	adds	r7, #20
 8002438:	46bd      	mov	sp, r7
 800243a:	bc80      	pop	{r7}
 800243c:	4770      	bx	lr
 800243e:	bf00      	nop
 8002440:	2000002c 	.word	0x2000002c
 8002444:	ffa71ee7 	.word	0xffa71ee7

08002448 <am2302_measure>:
{
	HAL_Delay(2000); 							// First init must be 2 seconds delay
}
//----------------------------------------------------------------------------------------
void am2302_measure(void)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b08a      	sub	sp, #40	; 0x28
 800244c:	af00      	add	r7, sp, #0
 * __                ________________________
 * 	 \			    /				         \
 * 	  \____________/			              \_
 */

	bool get_data_status = false;
 800244e:	2300      	movs	r3, #0
 8002450:	76fb      	strb	r3, [r7, #27]
	int j = 0;   							// Counter bytes
 8002452:	2300      	movs	r3, #0
 8002454:	627b      	str	r3, [r7, #36]	; 0x24
	int i = 0;								// Counter bits
 8002456:	2300      	movs	r3, #0
 8002458:	623b      	str	r3, [r7, #32]
	uint8_t data[4] = {0};					// Buffer for incoming data from sensor
 800245a:	2300      	movs	r3, #0
 800245c:	613b      	str	r3, [r7, #16]
	float temper, hum;						// Buffer variables

	// Init GPIO like output
	HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12);
 800245e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002462:	4883      	ldr	r0, [pc, #524]	; (8002670 <am2302_measure+0x228>)
 8002464:	f002 fe5e 	bl	8005124 <HAL_GPIO_DeInit>
	GPIO_InitTypeDef GPIO_InitStruct = {0};		// Make struct
 8002468:	463b      	mov	r3, r7
 800246a:	2200      	movs	r2, #0
 800246c:	601a      	str	r2, [r3, #0]
 800246e:	605a      	str	r2, [r3, #4]
 8002470:	609a      	str	r2, [r3, #8]
 8002472:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002474:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002478:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800247a:	2301      	movs	r3, #1
 800247c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 800247e:	2302      	movs	r3, #2
 8002480:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002482:	463b      	mov	r3, r7
 8002484:	4619      	mov	r1, r3
 8002486:	487a      	ldr	r0, [pc, #488]	; (8002670 <am2302_measure+0x228>)
 8002488:	f002 fcc8 	bl	8004e1c <HAL_GPIO_Init>

	// Make output pin B12
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 800248c:	2200      	movs	r2, #0
 800248e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002492:	4877      	ldr	r0, [pc, #476]	; (8002670 <am2302_measure+0x228>)
 8002494:	f002 ff19 	bl	80052ca <HAL_GPIO_WritePin>
	DelayMicro(18000);
 8002498:	f244 6050 	movw	r0, #18000	; 0x4650
 800249c:	f7ff ffb2 	bl	8002404 <DelayMicro>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 80024a0:	2201      	movs	r2, #1
 80024a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80024a6:	4872      	ldr	r0, [pc, #456]	; (8002670 <am2302_measure+0x228>)
 80024a8:	f002 ff0f 	bl	80052ca <HAL_GPIO_WritePin>
	DelayMicro(39);
 80024ac:	2027      	movs	r0, #39	; 0x27
 80024ae:	f7ff ffa9 	bl	8002404 <DelayMicro>

	// Make input pin B12
	HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12);
 80024b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80024b6:	486e      	ldr	r0, [pc, #440]	; (8002670 <am2302_measure+0x228>)
 80024b8:	f002 fe34 	bl	8005124 <HAL_GPIO_DeInit>
	GPIO_InitStruct.Pin = GPIO_PIN_12;
 80024bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024c0:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024c2:	2300      	movs	r3, #0
 80024c4:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80024c6:	2301      	movs	r3, #1
 80024c8:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024ca:	463b      	mov	r3, r7
 80024cc:	4619      	mov	r1, r3
 80024ce:	4868      	ldr	r0, [pc, #416]	; (8002670 <am2302_measure+0x228>)
 80024d0:	f002 fca4 	bl	8004e1c <HAL_GPIO_Init>

	if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12))
 80024d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80024d8:	4865      	ldr	r0, [pc, #404]	; (8002670 <am2302_measure+0x228>)
 80024da:	f002 fedf 	bl	800529c <HAL_GPIO_ReadPin>
 80024de:	4603      	mov	r3, r0
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d004      	beq.n	80024ee <am2302_measure+0xa6>
	{
		am3202_sensor.status = error_state; 					// Error. Sensor not response
 80024e4:	4b63      	ldr	r3, [pc, #396]	; (8002674 <am2302_measure+0x22c>)
 80024e6:	781a      	ldrb	r2, [r3, #0]
 80024e8:	4b63      	ldr	r3, [pc, #396]	; (8002678 <am2302_measure+0x230>)
 80024ea:	721a      	strb	r2, [r3, #8]
 80024ec:	e003      	b.n	80024f6 <am2302_measure+0xae>
	}
	else
	{
		am3202_sensor.status = ready_to_work;
 80024ee:	4b63      	ldr	r3, [pc, #396]	; (800267c <am2302_measure+0x234>)
 80024f0:	781a      	ldrb	r2, [r3, #0]
 80024f2:	4b61      	ldr	r3, [pc, #388]	; (8002678 <am2302_measure+0x230>)
 80024f4:	721a      	strb	r2, [r3, #8]
	}

	DelayMicro(80);
 80024f6:	2050      	movs	r0, #80	; 0x50
 80024f8:	f7ff ff84 	bl	8002404 <DelayMicro>
	if(!(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12)))
 80024fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002500:	485b      	ldr	r0, [pc, #364]	; (8002670 <am2302_measure+0x228>)
 8002502:	f002 fecb 	bl	800529c <HAL_GPIO_ReadPin>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d104      	bne.n	8002516 <am2302_measure+0xce>
	{
		am3202_sensor.status = error_state; 					// Error. Sensor not response
 800250c:	4b59      	ldr	r3, [pc, #356]	; (8002674 <am2302_measure+0x22c>)
 800250e:	781a      	ldrb	r2, [r3, #0]
 8002510:	4b59      	ldr	r3, [pc, #356]	; (8002678 <am2302_measure+0x230>)
 8002512:	721a      	strb	r2, [r3, #8]
 8002514:	e003      	b.n	800251e <am2302_measure+0xd6>
	}
	else
	{
		am3202_sensor.status = ready_to_work;
 8002516:	4b59      	ldr	r3, [pc, #356]	; (800267c <am2302_measure+0x234>)
 8002518:	781a      	ldrb	r2, [r3, #0]
 800251a:	4b57      	ldr	r3, [pc, #348]	; (8002678 <am2302_measure+0x230>)
 800251c:	721a      	strb	r2, [r3, #8]
	}

	DelayMicro(80);
 800251e:	2050      	movs	r0, #80	; 0x50
 8002520:	f7ff ff70 	bl	8002404 <DelayMicro>

	if(am3202_sensor.status == ready_to_work)
 8002524:	4b54      	ldr	r3, [pc, #336]	; (8002678 <am2302_measure+0x230>)
 8002526:	7a1a      	ldrb	r2, [r3, #8]
 8002528:	4b54      	ldr	r3, [pc, #336]	; (800267c <am2302_measure+0x234>)
 800252a:	781b      	ldrb	r3, [r3, #0]
 800252c:	429a      	cmp	r2, r3
 800252e:	f040 8096 	bne.w	800265e <am2302_measure+0x216>
	{
		for(j = 0; j <5; j++)							// Reading 5 bytes
 8002532:	2300      	movs	r3, #0
 8002534:	627b      	str	r3, [r7, #36]	; 0x24
 8002536:	e04f      	b.n	80025d8 <am2302_measure+0x190>
		{
			data[4-j] = 0;
 8002538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800253a:	f1c3 0304 	rsb	r3, r3, #4
 800253e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002542:	4413      	add	r3, r2
 8002544:	2200      	movs	r2, #0
 8002546:	f803 2c18 	strb.w	r2, [r3, #-24]
			for(i = 0; i < 8; i++)						// Reading 8 bits
 800254a:	2300      	movs	r3, #0
 800254c:	623b      	str	r3, [r7, #32]
 800254e:	e03a      	b.n	80025c6 <am2302_measure+0x17e>
			{

				while(!(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12)));    // While signal is "0"
 8002550:	bf00      	nop
 8002552:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002556:	4846      	ldr	r0, [pc, #280]	; (8002670 <am2302_measure+0x228>)
 8002558:	f002 fea0 	bl	800529c <HAL_GPIO_ReadPin>
 800255c:	4603      	mov	r3, r0
 800255e:	2b00      	cmp	r3, #0
 8002560:	d0f7      	beq.n	8002552 <am2302_measure+0x10a>
				DelayMicro(30);
 8002562:	201e      	movs	r0, #30
 8002564:	f7ff ff4e 	bl	8002404 <DelayMicro>

				if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12))   // If signal is high when wrute "1" in buffer (data[])
 8002568:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800256c:	4840      	ldr	r0, [pc, #256]	; (8002670 <am2302_measure+0x228>)
 800256e:	f002 fe95 	bl	800529c <HAL_GPIO_ReadPin>
 8002572:	4603      	mov	r3, r0
 8002574:	2b00      	cmp	r3, #0
 8002576:	d01a      	beq.n	80025ae <am2302_measure+0x166>
				{
					data[4-j] |= (1 << (7 - i));        // Shift received bite
 8002578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800257a:	f1c3 0304 	rsb	r3, r3, #4
 800257e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002582:	4413      	add	r3, r2
 8002584:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8002588:	b25a      	sxtb	r2, r3
 800258a:	6a3b      	ldr	r3, [r7, #32]
 800258c:	f1c3 0307 	rsb	r3, r3, #7
 8002590:	2101      	movs	r1, #1
 8002592:	fa01 f303 	lsl.w	r3, r1, r3
 8002596:	b25b      	sxtb	r3, r3
 8002598:	4313      	orrs	r3, r2
 800259a:	b25a      	sxtb	r2, r3
 800259c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800259e:	f1c3 0304 	rsb	r3, r3, #4
 80025a2:	b2d2      	uxtb	r2, r2
 80025a4:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80025a8:	440b      	add	r3, r1
 80025aa:	f803 2c18 	strb.w	r2, [r3, #-24]
				}

				while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12));		// Wait end of "1" signal
 80025ae:	bf00      	nop
 80025b0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80025b4:	482e      	ldr	r0, [pc, #184]	; (8002670 <am2302_measure+0x228>)
 80025b6:	f002 fe71 	bl	800529c <HAL_GPIO_ReadPin>
 80025ba:	4603      	mov	r3, r0
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d1f7      	bne.n	80025b0 <am2302_measure+0x168>
			for(i = 0; i < 8; i++)						// Reading 8 bits
 80025c0:	6a3b      	ldr	r3, [r7, #32]
 80025c2:	3301      	adds	r3, #1
 80025c4:	623b      	str	r3, [r7, #32]
 80025c6:	6a3b      	ldr	r3, [r7, #32]
 80025c8:	2b07      	cmp	r3, #7
 80025ca:	ddc1      	ble.n	8002550 <am2302_measure+0x108>
			}
			am3202_sensor.status = true;										// Data was been written okay
 80025cc:	4b2a      	ldr	r3, [pc, #168]	; (8002678 <am2302_measure+0x230>)
 80025ce:	2201      	movs	r2, #1
 80025d0:	721a      	strb	r2, [r3, #8]
		for(j = 0; j <5; j++)							// Reading 5 bytes
 80025d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025d4:	3301      	adds	r3, #1
 80025d6:	627b      	str	r3, [r7, #36]	; 0x24
 80025d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025da:	2b04      	cmp	r3, #4
 80025dc:	ddac      	ble.n	8002538 <am2302_measure+0xf0>
		}

		temper = (float)((*(uint16_t*)(data+1)) & 0x3FFF) /10;
 80025de:	f107 0310 	add.w	r3, r7, #16
 80025e2:	3301      	adds	r3, #1
 80025e4:	881b      	ldrh	r3, [r3, #0]
 80025e6:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80025ea:	4618      	mov	r0, r3
 80025ec:	f7fe f87c 	bl	80006e8 <__aeabi_i2f>
 80025f0:	4603      	mov	r3, r0
 80025f2:	4923      	ldr	r1, [pc, #140]	; (8002680 <am2302_measure+0x238>)
 80025f4:	4618      	mov	r0, r3
 80025f6:	f7fe f97f 	bl	80008f8 <__aeabi_fdiv>
 80025fa:	4603      	mov	r3, r0
 80025fc:	61fb      	str	r3, [r7, #28]
		if((*(uint16_t*)(data+1)) & 0x8000) temper  *= -1.0;
 80025fe:	f107 0310 	add.w	r3, r7, #16
 8002602:	3301      	adds	r3, #1
 8002604:	881b      	ldrh	r3, [r3, #0]
 8002606:	b21b      	sxth	r3, r3
 8002608:	2b00      	cmp	r3, #0
 800260a:	da0c      	bge.n	8002626 <am2302_measure+0x1de>
 800260c:	69f8      	ldr	r0, [r7, #28]
 800260e:	f7fd ff09 	bl	8000424 <__aeabi_f2d>
 8002612:	4602      	mov	r2, r0
 8002614:	460b      	mov	r3, r1
 8002616:	4610      	mov	r0, r2
 8002618:	4619      	mov	r1, r3
 800261a:	f7fd ff5b 	bl	80004d4 <__aeabi_d2f>
 800261e:	4603      	mov	r3, r0
 8002620:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002624:	61fb      	str	r3, [r7, #28]
		am3202_sensor.temterature = temper;
 8002626:	69f8      	ldr	r0, [r7, #28]
 8002628:	f7fe fa02 	bl	8000a30 <__aeabi_f2iz>
 800262c:	4603      	mov	r3, r0
 800262e:	4a12      	ldr	r2, [pc, #72]	; (8002678 <am2302_measure+0x230>)
 8002630:	6013      	str	r3, [r2, #0]

		hum = (float)(*(int16_t*)(data+3)) / 10;
 8002632:	f107 0310 	add.w	r3, r7, #16
 8002636:	3303      	adds	r3, #3
 8002638:	f9b3 3000 	ldrsh.w	r3, [r3]
 800263c:	4618      	mov	r0, r3
 800263e:	f7fe f853 	bl	80006e8 <__aeabi_i2f>
 8002642:	4603      	mov	r3, r0
 8002644:	490e      	ldr	r1, [pc, #56]	; (8002680 <am2302_measure+0x238>)
 8002646:	4618      	mov	r0, r3
 8002648:	f7fe f956 	bl	80008f8 <__aeabi_fdiv>
 800264c:	4603      	mov	r3, r0
 800264e:	617b      	str	r3, [r7, #20]
		am3202_sensor.humidity = hum;
 8002650:	6978      	ldr	r0, [r7, #20]
 8002652:	f7fe f9ed 	bl	8000a30 <__aeabi_f2iz>
 8002656:	4603      	mov	r3, r0
 8002658:	4a07      	ldr	r2, [pc, #28]	; (8002678 <am2302_measure+0x230>)
 800265a:	6053      	str	r3, [r2, #4]
	else
	{
		am3202_sensor.status = error_state;
		// PRINT MESSAGE ON OLLED <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
	}
}
 800265c:	e003      	b.n	8002666 <am2302_measure+0x21e>
		am3202_sensor.status = error_state;
 800265e:	4b05      	ldr	r3, [pc, #20]	; (8002674 <am2302_measure+0x22c>)
 8002660:	781a      	ldrb	r2, [r3, #0]
 8002662:	4b05      	ldr	r3, [pc, #20]	; (8002678 <am2302_measure+0x230>)
 8002664:	721a      	strb	r2, [r3, #8]
}
 8002666:	bf00      	nop
 8002668:	3728      	adds	r7, #40	; 0x28
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	40010c00 	.word	0x40010c00
 8002674:	2000054e 	.word	0x2000054e
 8002678:	200005a8 	.word	0x200005a8
 800267c:	20000024 	.word	0x20000024
 8002680:	41200000 	.word	0x41200000

08002684 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002688:	f002 f984 	bl	8004994 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800268c:	f000 f828 	bl	80026e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002690:	f000 f9c0 	bl	8002a14 <MX_GPIO_Init>
  MX_I2C1_Init();
 8002694:	f000 f86a 	bl	800276c <MX_I2C1_Init>
  MX_SPI1_Init();
 8002698:	f000 f896 	bl	80027c8 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 800269c:	f000 f966 	bl	800296c <MX_USART1_UART_Init>
  MX_TIM1_Init();
 80026a0:	f000 f8c8 	bl	8002834 <MX_TIM1_Init>
  MX_USART3_UART_Init();
 80026a4:	f000 f98c 	bl	80029c0 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 80026a8:	f000 f914 	bl	80028d4 <MX_TIM2_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80026ac:	2201      	movs	r2, #1
 80026ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80026b2:	480a      	ldr	r0, [pc, #40]	; (80026dc <main+0x58>)
 80026b4:	f002 fe09 	bl	80052ca <HAL_GPIO_WritePin>

  // Init interrupt (For LoRa)
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80026b8:	2200      	movs	r2, #0
 80026ba:	2100      	movs	r1, #0
 80026bc:	2025      	movs	r0, #37	; 0x25
 80026be:	f002 fac6 	bl	8004c4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 80026c2:	2025      	movs	r0, #37	; 0x25
 80026c4:	f002 fadf 	bl	8004c86 <HAL_NVIC_EnableIRQ>

//  HAL_TIM_Base_Start_IT(&htim2);	// For sensor measure

  // OLED init
  ssd1306_Init();
 80026c8:	f7ff fbe6 	bl	8001e98 <ssd1306_Init>
  ssd1306_Fill(Black);
 80026cc:	2000      	movs	r0, #0
 80026ce:	f7ff fc4f 	bl	8001f70 <ssd1306_Fill>
  ssd1306_UpdateScreen();
 80026d2:	f7ff fc6f 	bl	8001fb4 <ssd1306_UpdateScreen>

  while (1)
  {
	 menu();
 80026d6:	f001 f823 	bl	8003720 <menu>
 80026da:	e7fc      	b.n	80026d6 <main+0x52>
 80026dc:	40011000 	.word	0x40011000

080026e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b090      	sub	sp, #64	; 0x40
 80026e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80026e6:	f107 0318 	add.w	r3, r7, #24
 80026ea:	2228      	movs	r2, #40	; 0x28
 80026ec:	2100      	movs	r1, #0
 80026ee:	4618      	mov	r0, r3
 80026f0:	f005 fd38 	bl	8008164 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80026f4:	1d3b      	adds	r3, r7, #4
 80026f6:	2200      	movs	r2, #0
 80026f8:	601a      	str	r2, [r3, #0]
 80026fa:	605a      	str	r2, [r3, #4]
 80026fc:	609a      	str	r2, [r3, #8]
 80026fe:	60da      	str	r2, [r3, #12]
 8002700:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002702:	2301      	movs	r3, #1
 8002704:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002706:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800270a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800270c:	2300      	movs	r3, #0
 800270e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002710:	2301      	movs	r3, #1
 8002712:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002714:	2302      	movs	r3, #2
 8002716:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002718:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800271c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 800271e:	f44f 13c0 	mov.w	r3, #1572864	; 0x180000
 8002722:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002724:	f107 0318 	add.w	r3, r7, #24
 8002728:	4618      	mov	r0, r3
 800272a:	f003 fa71 	bl	8005c10 <HAL_RCC_OscConfig>
 800272e:	4603      	mov	r3, r0
 8002730:	2b00      	cmp	r3, #0
 8002732:	d001      	beq.n	8002738 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8002734:	f000 fa96 	bl	8002c64 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002738:	230f      	movs	r3, #15
 800273a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800273c:	2302      	movs	r3, #2
 800273e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002740:	2300      	movs	r3, #0
 8002742:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002744:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002748:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800274a:	2300      	movs	r3, #0
 800274c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800274e:	1d3b      	adds	r3, r7, #4
 8002750:	2102      	movs	r1, #2
 8002752:	4618      	mov	r0, r3
 8002754:	f003 fcdc 	bl	8006110 <HAL_RCC_ClockConfig>
 8002758:	4603      	mov	r3, r0
 800275a:	2b00      	cmp	r3, #0
 800275c:	d001      	beq.n	8002762 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800275e:	f000 fa81 	bl	8002c64 <Error_Handler>
  }
}
 8002762:	bf00      	nop
 8002764:	3740      	adds	r7, #64	; 0x40
 8002766:	46bd      	mov	sp, r7
 8002768:	bd80      	pop	{r7, pc}
	...

0800276c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002770:	4b12      	ldr	r3, [pc, #72]	; (80027bc <MX_I2C1_Init+0x50>)
 8002772:	4a13      	ldr	r2, [pc, #76]	; (80027c0 <MX_I2C1_Init+0x54>)
 8002774:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8002776:	4b11      	ldr	r3, [pc, #68]	; (80027bc <MX_I2C1_Init+0x50>)
 8002778:	4a12      	ldr	r2, [pc, #72]	; (80027c4 <MX_I2C1_Init+0x58>)
 800277a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800277c:	4b0f      	ldr	r3, [pc, #60]	; (80027bc <MX_I2C1_Init+0x50>)
 800277e:	2200      	movs	r2, #0
 8002780:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002782:	4b0e      	ldr	r3, [pc, #56]	; (80027bc <MX_I2C1_Init+0x50>)
 8002784:	2200      	movs	r2, #0
 8002786:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002788:	4b0c      	ldr	r3, [pc, #48]	; (80027bc <MX_I2C1_Init+0x50>)
 800278a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800278e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002790:	4b0a      	ldr	r3, [pc, #40]	; (80027bc <MX_I2C1_Init+0x50>)
 8002792:	2200      	movs	r2, #0
 8002794:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002796:	4b09      	ldr	r3, [pc, #36]	; (80027bc <MX_I2C1_Init+0x50>)
 8002798:	2200      	movs	r2, #0
 800279a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800279c:	4b07      	ldr	r3, [pc, #28]	; (80027bc <MX_I2C1_Init+0x50>)
 800279e:	2200      	movs	r2, #0
 80027a0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80027a2:	4b06      	ldr	r3, [pc, #24]	; (80027bc <MX_I2C1_Init+0x50>)
 80027a4:	2200      	movs	r2, #0
 80027a6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80027a8:	4804      	ldr	r0, [pc, #16]	; (80027bc <MX_I2C1_Init+0x50>)
 80027aa:	f002 fdd7 	bl	800535c <HAL_I2C_Init>
 80027ae:	4603      	mov	r3, r0
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d001      	beq.n	80027b8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80027b4:	f000 fa56 	bl	8002c64 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80027b8:	bf00      	nop
 80027ba:	bd80      	pop	{r7, pc}
 80027bc:	200005f8 	.word	0x200005f8
 80027c0:	40005400 	.word	0x40005400
 80027c4:	00061a80 	.word	0x00061a80

080027c8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80027cc:	4b17      	ldr	r3, [pc, #92]	; (800282c <MX_SPI1_Init+0x64>)
 80027ce:	4a18      	ldr	r2, [pc, #96]	; (8002830 <MX_SPI1_Init+0x68>)
 80027d0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80027d2:	4b16      	ldr	r3, [pc, #88]	; (800282c <MX_SPI1_Init+0x64>)
 80027d4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80027d8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80027da:	4b14      	ldr	r3, [pc, #80]	; (800282c <MX_SPI1_Init+0x64>)
 80027dc:	2200      	movs	r2, #0
 80027de:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80027e0:	4b12      	ldr	r3, [pc, #72]	; (800282c <MX_SPI1_Init+0x64>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80027e6:	4b11      	ldr	r3, [pc, #68]	; (800282c <MX_SPI1_Init+0x64>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80027ec:	4b0f      	ldr	r3, [pc, #60]	; (800282c <MX_SPI1_Init+0x64>)
 80027ee:	2200      	movs	r2, #0
 80027f0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80027f2:	4b0e      	ldr	r3, [pc, #56]	; (800282c <MX_SPI1_Init+0x64>)
 80027f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80027f8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80027fa:	4b0c      	ldr	r3, [pc, #48]	; (800282c <MX_SPI1_Init+0x64>)
 80027fc:	2220      	movs	r2, #32
 80027fe:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002800:	4b0a      	ldr	r3, [pc, #40]	; (800282c <MX_SPI1_Init+0x64>)
 8002802:	2200      	movs	r2, #0
 8002804:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002806:	4b09      	ldr	r3, [pc, #36]	; (800282c <MX_SPI1_Init+0x64>)
 8002808:	2200      	movs	r2, #0
 800280a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800280c:	4b07      	ldr	r3, [pc, #28]	; (800282c <MX_SPI1_Init+0x64>)
 800280e:	2200      	movs	r2, #0
 8002810:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002812:	4b06      	ldr	r3, [pc, #24]	; (800282c <MX_SPI1_Init+0x64>)
 8002814:	220a      	movs	r2, #10
 8002816:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002818:	4804      	ldr	r0, [pc, #16]	; (800282c <MX_SPI1_Init+0x64>)
 800281a:	f003 fe13 	bl	8006444 <HAL_SPI_Init>
 800281e:	4603      	mov	r3, r0
 8002820:	2b00      	cmp	r3, #0
 8002822:	d001      	beq.n	8002828 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002824:	f000 fa1e 	bl	8002c64 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002828:	bf00      	nop
 800282a:	bd80      	pop	{r7, pc}
 800282c:	200006d8 	.word	0x200006d8
 8002830:	40013000 	.word	0x40013000

08002834 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b086      	sub	sp, #24
 8002838:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800283a:	f107 0308 	add.w	r3, r7, #8
 800283e:	2200      	movs	r2, #0
 8002840:	601a      	str	r2, [r3, #0]
 8002842:	605a      	str	r2, [r3, #4]
 8002844:	609a      	str	r2, [r3, #8]
 8002846:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002848:	463b      	mov	r3, r7
 800284a:	2200      	movs	r2, #0
 800284c:	601a      	str	r2, [r3, #0]
 800284e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002850:	4b1e      	ldr	r3, [pc, #120]	; (80028cc <MX_TIM1_Init+0x98>)
 8002852:	4a1f      	ldr	r2, [pc, #124]	; (80028d0 <MX_TIM1_Init+0x9c>)
 8002854:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 6400;
 8002856:	4b1d      	ldr	r3, [pc, #116]	; (80028cc <MX_TIM1_Init+0x98>)
 8002858:	f44f 52c8 	mov.w	r2, #6400	; 0x1900
 800285c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800285e:	4b1b      	ldr	r3, [pc, #108]	; (80028cc <MX_TIM1_Init+0x98>)
 8002860:	2200      	movs	r2, #0
 8002862:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100;
 8002864:	4b19      	ldr	r3, [pc, #100]	; (80028cc <MX_TIM1_Init+0x98>)
 8002866:	2264      	movs	r2, #100	; 0x64
 8002868:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800286a:	4b18      	ldr	r3, [pc, #96]	; (80028cc <MX_TIM1_Init+0x98>)
 800286c:	2200      	movs	r2, #0
 800286e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002870:	4b16      	ldr	r3, [pc, #88]	; (80028cc <MX_TIM1_Init+0x98>)
 8002872:	2200      	movs	r2, #0
 8002874:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002876:	4b15      	ldr	r3, [pc, #84]	; (80028cc <MX_TIM1_Init+0x98>)
 8002878:	2280      	movs	r2, #128	; 0x80
 800287a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800287c:	4813      	ldr	r0, [pc, #76]	; (80028cc <MX_TIM1_Init+0x98>)
 800287e:	f004 fb4d 	bl	8006f1c <HAL_TIM_Base_Init>
 8002882:	4603      	mov	r3, r0
 8002884:	2b00      	cmp	r3, #0
 8002886:	d001      	beq.n	800288c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8002888:	f000 f9ec 	bl	8002c64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800288c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002890:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002892:	f107 0308 	add.w	r3, r7, #8
 8002896:	4619      	mov	r1, r3
 8002898:	480c      	ldr	r0, [pc, #48]	; (80028cc <MX_TIM1_Init+0x98>)
 800289a:	f004 fd17 	bl	80072cc <HAL_TIM_ConfigClockSource>
 800289e:	4603      	mov	r3, r0
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d001      	beq.n	80028a8 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80028a4:	f000 f9de 	bl	8002c64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 80028a8:	2310      	movs	r3, #16
 80028aa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028ac:	2300      	movs	r3, #0
 80028ae:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80028b0:	463b      	mov	r3, r7
 80028b2:	4619      	mov	r1, r3
 80028b4:	4805      	ldr	r0, [pc, #20]	; (80028cc <MX_TIM1_Init+0x98>)
 80028b6:	f004 fef3 	bl	80076a0 <HAL_TIMEx_MasterConfigSynchronization>
 80028ba:	4603      	mov	r3, r0
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d001      	beq.n	80028c4 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80028c0:	f000 f9d0 	bl	8002c64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80028c4:	bf00      	nop
 80028c6:	3718      	adds	r7, #24
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}
 80028cc:	20000690 	.word	0x20000690
 80028d0:	40012c00 	.word	0x40012c00

080028d4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b086      	sub	sp, #24
 80028d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80028da:	f107 0308 	add.w	r3, r7, #8
 80028de:	2200      	movs	r2, #0
 80028e0:	601a      	str	r2, [r3, #0]
 80028e2:	605a      	str	r2, [r3, #4]
 80028e4:	609a      	str	r2, [r3, #8]
 80028e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028e8:	463b      	mov	r3, r7
 80028ea:	2200      	movs	r2, #0
 80028ec:	601a      	str	r2, [r3, #0]
 80028ee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80028f0:	4b1d      	ldr	r3, [pc, #116]	; (8002968 <MX_TIM2_Init+0x94>)
 80028f2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80028f6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 6400;
 80028f8:	4b1b      	ldr	r3, [pc, #108]	; (8002968 <MX_TIM2_Init+0x94>)
 80028fa:	f44f 52c8 	mov.w	r2, #6400	; 0x1900
 80028fe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002900:	4b19      	ldr	r3, [pc, #100]	; (8002968 <MX_TIM2_Init+0x94>)
 8002902:	2200      	movs	r2, #0
 8002904:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100;
 8002906:	4b18      	ldr	r3, [pc, #96]	; (8002968 <MX_TIM2_Init+0x94>)
 8002908:	2264      	movs	r2, #100	; 0x64
 800290a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800290c:	4b16      	ldr	r3, [pc, #88]	; (8002968 <MX_TIM2_Init+0x94>)
 800290e:	2200      	movs	r2, #0
 8002910:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002912:	4b15      	ldr	r3, [pc, #84]	; (8002968 <MX_TIM2_Init+0x94>)
 8002914:	2280      	movs	r2, #128	; 0x80
 8002916:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002918:	4813      	ldr	r0, [pc, #76]	; (8002968 <MX_TIM2_Init+0x94>)
 800291a:	f004 faff 	bl	8006f1c <HAL_TIM_Base_Init>
 800291e:	4603      	mov	r3, r0
 8002920:	2b00      	cmp	r3, #0
 8002922:	d001      	beq.n	8002928 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002924:	f000 f99e 	bl	8002c64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002928:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800292c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800292e:	f107 0308 	add.w	r3, r7, #8
 8002932:	4619      	mov	r1, r3
 8002934:	480c      	ldr	r0, [pc, #48]	; (8002968 <MX_TIM2_Init+0x94>)
 8002936:	f004 fcc9 	bl	80072cc <HAL_TIM_ConfigClockSource>
 800293a:	4603      	mov	r3, r0
 800293c:	2b00      	cmp	r3, #0
 800293e:	d001      	beq.n	8002944 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002940:	f000 f990 	bl	8002c64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 8002944:	2310      	movs	r3, #16
 8002946:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002948:	2300      	movs	r3, #0
 800294a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800294c:	463b      	mov	r3, r7
 800294e:	4619      	mov	r1, r3
 8002950:	4805      	ldr	r0, [pc, #20]	; (8002968 <MX_TIM2_Init+0x94>)
 8002952:	f004 fea5 	bl	80076a0 <HAL_TIMEx_MasterConfigSynchronization>
 8002956:	4603      	mov	r3, r0
 8002958:	2b00      	cmp	r3, #0
 800295a:	d001      	beq.n	8002960 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800295c:	f000 f982 	bl	8002c64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002960:	bf00      	nop
 8002962:	3718      	adds	r7, #24
 8002964:	46bd      	mov	sp, r7
 8002966:	bd80      	pop	{r7, pc}
 8002968:	20000730 	.word	0x20000730

0800296c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002970:	4b11      	ldr	r3, [pc, #68]	; (80029b8 <MX_USART1_UART_Init+0x4c>)
 8002972:	4a12      	ldr	r2, [pc, #72]	; (80029bc <MX_USART1_UART_Init+0x50>)
 8002974:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002976:	4b10      	ldr	r3, [pc, #64]	; (80029b8 <MX_USART1_UART_Init+0x4c>)
 8002978:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800297c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800297e:	4b0e      	ldr	r3, [pc, #56]	; (80029b8 <MX_USART1_UART_Init+0x4c>)
 8002980:	2200      	movs	r2, #0
 8002982:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002984:	4b0c      	ldr	r3, [pc, #48]	; (80029b8 <MX_USART1_UART_Init+0x4c>)
 8002986:	2200      	movs	r2, #0
 8002988:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800298a:	4b0b      	ldr	r3, [pc, #44]	; (80029b8 <MX_USART1_UART_Init+0x4c>)
 800298c:	2200      	movs	r2, #0
 800298e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002990:	4b09      	ldr	r3, [pc, #36]	; (80029b8 <MX_USART1_UART_Init+0x4c>)
 8002992:	220c      	movs	r2, #12
 8002994:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002996:	4b08      	ldr	r3, [pc, #32]	; (80029b8 <MX_USART1_UART_Init+0x4c>)
 8002998:	2200      	movs	r2, #0
 800299a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800299c:	4b06      	ldr	r3, [pc, #24]	; (80029b8 <MX_USART1_UART_Init+0x4c>)
 800299e:	2200      	movs	r2, #0
 80029a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80029a2:	4805      	ldr	r0, [pc, #20]	; (80029b8 <MX_USART1_UART_Init+0x4c>)
 80029a4:	f004 feec 	bl	8007780 <HAL_UART_Init>
 80029a8:	4603      	mov	r3, r0
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d001      	beq.n	80029b2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80029ae:	f000 f959 	bl	8002c64 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80029b2:	bf00      	nop
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	bf00      	nop
 80029b8:	2000064c 	.word	0x2000064c
 80029bc:	40013800 	.word	0x40013800

080029c0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80029c4:	4b11      	ldr	r3, [pc, #68]	; (8002a0c <MX_USART3_UART_Init+0x4c>)
 80029c6:	4a12      	ldr	r2, [pc, #72]	; (8002a10 <MX_USART3_UART_Init+0x50>)
 80029c8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80029ca:	4b10      	ldr	r3, [pc, #64]	; (8002a0c <MX_USART3_UART_Init+0x4c>)
 80029cc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80029d0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80029d2:	4b0e      	ldr	r3, [pc, #56]	; (8002a0c <MX_USART3_UART_Init+0x4c>)
 80029d4:	2200      	movs	r2, #0
 80029d6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80029d8:	4b0c      	ldr	r3, [pc, #48]	; (8002a0c <MX_USART3_UART_Init+0x4c>)
 80029da:	2200      	movs	r2, #0
 80029dc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80029de:	4b0b      	ldr	r3, [pc, #44]	; (8002a0c <MX_USART3_UART_Init+0x4c>)
 80029e0:	2200      	movs	r2, #0
 80029e2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80029e4:	4b09      	ldr	r3, [pc, #36]	; (8002a0c <MX_USART3_UART_Init+0x4c>)
 80029e6:	220c      	movs	r2, #12
 80029e8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029ea:	4b08      	ldr	r3, [pc, #32]	; (8002a0c <MX_USART3_UART_Init+0x4c>)
 80029ec:	2200      	movs	r2, #0
 80029ee:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80029f0:	4b06      	ldr	r3, [pc, #24]	; (8002a0c <MX_USART3_UART_Init+0x4c>)
 80029f2:	2200      	movs	r2, #0
 80029f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80029f6:	4805      	ldr	r0, [pc, #20]	; (8002a0c <MX_USART3_UART_Init+0x4c>)
 80029f8:	f004 fec2 	bl	8007780 <HAL_UART_Init>
 80029fc:	4603      	mov	r3, r0
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d001      	beq.n	8002a06 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002a02:	f000 f92f 	bl	8002c64 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002a06:	bf00      	nop
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	200005b4 	.word	0x200005b4
 8002a10:	40004800 	.word	0x40004800

08002a14 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b088      	sub	sp, #32
 8002a18:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a1a:	f107 0310 	add.w	r3, r7, #16
 8002a1e:	2200      	movs	r2, #0
 8002a20:	601a      	str	r2, [r3, #0]
 8002a22:	605a      	str	r2, [r3, #4]
 8002a24:	609a      	str	r2, [r3, #8]
 8002a26:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a28:	4b5f      	ldr	r3, [pc, #380]	; (8002ba8 <MX_GPIO_Init+0x194>)
 8002a2a:	699b      	ldr	r3, [r3, #24]
 8002a2c:	4a5e      	ldr	r2, [pc, #376]	; (8002ba8 <MX_GPIO_Init+0x194>)
 8002a2e:	f043 0310 	orr.w	r3, r3, #16
 8002a32:	6193      	str	r3, [r2, #24]
 8002a34:	4b5c      	ldr	r3, [pc, #368]	; (8002ba8 <MX_GPIO_Init+0x194>)
 8002a36:	699b      	ldr	r3, [r3, #24]
 8002a38:	f003 0310 	and.w	r3, r3, #16
 8002a3c:	60fb      	str	r3, [r7, #12]
 8002a3e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a40:	4b59      	ldr	r3, [pc, #356]	; (8002ba8 <MX_GPIO_Init+0x194>)
 8002a42:	699b      	ldr	r3, [r3, #24]
 8002a44:	4a58      	ldr	r2, [pc, #352]	; (8002ba8 <MX_GPIO_Init+0x194>)
 8002a46:	f043 0320 	orr.w	r3, r3, #32
 8002a4a:	6193      	str	r3, [r2, #24]
 8002a4c:	4b56      	ldr	r3, [pc, #344]	; (8002ba8 <MX_GPIO_Init+0x194>)
 8002a4e:	699b      	ldr	r3, [r3, #24]
 8002a50:	f003 0320 	and.w	r3, r3, #32
 8002a54:	60bb      	str	r3, [r7, #8]
 8002a56:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a58:	4b53      	ldr	r3, [pc, #332]	; (8002ba8 <MX_GPIO_Init+0x194>)
 8002a5a:	699b      	ldr	r3, [r3, #24]
 8002a5c:	4a52      	ldr	r2, [pc, #328]	; (8002ba8 <MX_GPIO_Init+0x194>)
 8002a5e:	f043 0304 	orr.w	r3, r3, #4
 8002a62:	6193      	str	r3, [r2, #24]
 8002a64:	4b50      	ldr	r3, [pc, #320]	; (8002ba8 <MX_GPIO_Init+0x194>)
 8002a66:	699b      	ldr	r3, [r3, #24]
 8002a68:	f003 0304 	and.w	r3, r3, #4
 8002a6c:	607b      	str	r3, [r7, #4]
 8002a6e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a70:	4b4d      	ldr	r3, [pc, #308]	; (8002ba8 <MX_GPIO_Init+0x194>)
 8002a72:	699b      	ldr	r3, [r3, #24]
 8002a74:	4a4c      	ldr	r2, [pc, #304]	; (8002ba8 <MX_GPIO_Init+0x194>)
 8002a76:	f043 0308 	orr.w	r3, r3, #8
 8002a7a:	6193      	str	r3, [r2, #24]
 8002a7c:	4b4a      	ldr	r3, [pc, #296]	; (8002ba8 <MX_GPIO_Init+0x194>)
 8002a7e:	699b      	ldr	r3, [r3, #24]
 8002a80:	f003 0308 	and.w	r3, r3, #8
 8002a84:	603b      	str	r3, [r7, #0]
 8002a86:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8002a88:	2200      	movs	r2, #0
 8002a8a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002a8e:	4847      	ldr	r0, [pc, #284]	; (8002bac <MX_GPIO_Init+0x198>)
 8002a90:	f002 fc1b 	bl	80052ca <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 8002a94:	2200      	movs	r2, #0
 8002a96:	2108      	movs	r1, #8
 8002a98:	4845      	ldr	r0, [pc, #276]	; (8002bb0 <MX_GPIO_Init+0x19c>)
 8002a9a:	f002 fc16 	bl	80052ca <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8002a9e:	2201      	movs	r2, #1
 8002aa0:	2110      	movs	r1, #16
 8002aa2:	4843      	ldr	r0, [pc, #268]	; (8002bb0 <MX_GPIO_Init+0x19c>)
 8002aa4:	f002 fc11 	bl	80052ca <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M1_Pin|M0_Pin, GPIO_PIN_RESET);
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	f242 0101 	movw	r1, #8193	; 0x2001
 8002aae:	4841      	ldr	r0, [pc, #260]	; (8002bb4 <MX_GPIO_Init+0x1a0>)
 8002ab0:	f002 fc0b 	bl	80052ca <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002ab4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002ab8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002aba:	2301      	movs	r3, #1
 8002abc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ac2:	2302      	movs	r3, #2
 8002ac4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ac6:	f107 0310 	add.w	r3, r7, #16
 8002aca:	4619      	mov	r1, r3
 8002acc:	4837      	ldr	r0, [pc, #220]	; (8002bac <MX_GPIO_Init+0x198>)
 8002ace:	f002 f9a5 	bl	8004e1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002ad2:	2304      	movs	r3, #4
 8002ad4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002ad6:	4b38      	ldr	r3, [pc, #224]	; (8002bb8 <MX_GPIO_Init+0x1a4>)
 8002ad8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ada:	2300      	movs	r3, #0
 8002adc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ade:	f107 0310 	add.w	r3, r7, #16
 8002ae2:	4619      	mov	r1, r3
 8002ae4:	4832      	ldr	r0, [pc, #200]	; (8002bb0 <MX_GPIO_Init+0x19c>)
 8002ae6:	f002 f999 	bl	8004e1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8002aea:	2318      	movs	r3, #24
 8002aec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002aee:	2301      	movs	r3, #1
 8002af0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002af2:	2300      	movs	r3, #0
 8002af4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002af6:	2303      	movs	r3, #3
 8002af8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002afa:	f107 0310 	add.w	r3, r7, #16
 8002afe:	4619      	mov	r1, r3
 8002b00:	482b      	ldr	r0, [pc, #172]	; (8002bb0 <MX_GPIO_Init+0x19c>)
 8002b02:	f002 f98b 	bl	8004e1c <HAL_GPIO_Init>

  /*Configure GPIO pins : M1_Pin M0_Pin */
  GPIO_InitStruct.Pin = M1_Pin|M0_Pin;
 8002b06:	f242 0301 	movw	r3, #8193	; 0x2001
 8002b0a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b10:	2300      	movs	r3, #0
 8002b12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b14:	2302      	movs	r3, #2
 8002b16:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b18:	f107 0310 	add.w	r3, r7, #16
 8002b1c:	4619      	mov	r1, r3
 8002b1e:	4825      	ldr	r0, [pc, #148]	; (8002bb4 <MX_GPIO_Init+0x1a0>)
 8002b20:	f002 f97c 	bl	8004e1c <HAL_GPIO_Init>

  /*Configure GPIO pin : AUX_Pin */
  GPIO_InitStruct.Pin = AUX_Pin;
 8002b24:	2302      	movs	r3, #2
 8002b26:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(AUX_GPIO_Port, &GPIO_InitStruct);
 8002b30:	f107 0310 	add.w	r3, r7, #16
 8002b34:	4619      	mov	r1, r3
 8002b36:	481f      	ldr	r0, [pc, #124]	; (8002bb4 <MX_GPIO_Init+0x1a0>)
 8002b38:	f002 f970 	bl	8004e1c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002b3c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002b40:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002b42:	4b1d      	ldr	r3, [pc, #116]	; (8002bb8 <MX_GPIO_Init+0x1a4>)
 8002b44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b46:	2301      	movs	r3, #1
 8002b48:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b4a:	f107 0310 	add.w	r3, r7, #16
 8002b4e:	4619      	mov	r1, r3
 8002b50:	4818      	ldr	r0, [pc, #96]	; (8002bb4 <MX_GPIO_Init+0x1a0>)
 8002b52:	f002 f963 	bl	8004e1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002b56:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b5a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002b5c:	4b16      	ldr	r3, [pc, #88]	; (8002bb8 <MX_GPIO_Init+0x1a4>)
 8002b5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b60:	2301      	movs	r3, #1
 8002b62:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b64:	f107 0310 	add.w	r3, r7, #16
 8002b68:	4619      	mov	r1, r3
 8002b6a:	4811      	ldr	r0, [pc, #68]	; (8002bb0 <MX_GPIO_Init+0x19c>)
 8002b6c:	f002 f956 	bl	8004e1c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8002b70:	2200      	movs	r2, #0
 8002b72:	2100      	movs	r1, #0
 8002b74:	2008      	movs	r0, #8
 8002b76:	f002 f86a 	bl	8004c4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002b7a:	2008      	movs	r0, #8
 8002b7c:	f002 f883 	bl	8004c86 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002b80:	2200      	movs	r2, #0
 8002b82:	2100      	movs	r1, #0
 8002b84:	2017      	movs	r0, #23
 8002b86:	f002 f862 	bl	8004c4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002b8a:	2017      	movs	r0, #23
 8002b8c:	f002 f87b 	bl	8004c86 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002b90:	2200      	movs	r2, #0
 8002b92:	2100      	movs	r1, #0
 8002b94:	2028      	movs	r0, #40	; 0x28
 8002b96:	f002 f85a 	bl	8004c4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002b9a:	2028      	movs	r0, #40	; 0x28
 8002b9c:	f002 f873 	bl	8004c86 <HAL_NVIC_EnableIRQ>

}
 8002ba0:	bf00      	nop
 8002ba2:	3720      	adds	r7, #32
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	40021000 	.word	0x40021000
 8002bac:	40011000 	.word	0x40011000
 8002bb0:	40010800 	.word	0x40010800
 8002bb4:	40010c00 	.word	0x40010c00
 8002bb8:	10210000 	.word	0x10210000

08002bbc <HAL_GPIO_EXTI_Callback>:
	HAL_GPIO_DeInit(GPIOC, GPIO_PIN_14);

}
//----------------------------------------------------------------------------------------
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b082      	sub	sp, #8
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin== GPIO_PIN_2)			// If detect External interrupt from PA2   (IRQ from NRF module)
 8002bc6:	88fb      	ldrh	r3, [r7, #6]
 8002bc8:	2b04      	cmp	r3, #4
 8002bca:	d108      	bne.n	8002bde <HAL_GPIO_EXTI_Callback+0x22>
  {
	  if(tx_or_rx_mode == rx_mode)
 8002bcc:	4b06      	ldr	r3, [pc, #24]	; (8002be8 <HAL_GPIO_EXTI_Callback+0x2c>)
 8002bce:	781a      	ldrb	r2, [r3, #0]
 8002bd0:	4b06      	ldr	r3, [pc, #24]	; (8002bec <HAL_GPIO_EXTI_Callback+0x30>)
 8002bd2:	781b      	ldrb	r3, [r3, #0]
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	d103      	bne.n	8002be0 <HAL_GPIO_EXTI_Callback+0x24>
	  {
		  IRQ_Callback();					// Call Callback
 8002bd8:	f7fe fcd0 	bl	800157c <IRQ_Callback>
  }
  else
  {
    __NOP();
  }
}
 8002bdc:	e000      	b.n	8002be0 <HAL_GPIO_EXTI_Callback+0x24>
    __NOP();
 8002bde:	bf00      	nop
}
 8002be0:	bf00      	nop
 8002be2:	3708      	adds	r7, #8
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd80      	pop	{r7, pc}
 8002be8:	20000008 	.word	0x20000008
 8002bec:	20000102 	.word	0x20000102

08002bf0 <HAL_UART_RxCpltCallback>:
//----------------------------------------------------------------------------------------
// Receive data from LoRa module
// If data received (Received 1 bytes)        Define in: HAL_UART_Receive_IT(&huart1, str, 1);
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b082      	sub	sp, #8
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
	if(huart == &huart1)											// Which uart generate Callback function
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	4a15      	ldr	r2, [pc, #84]	; (8002c50 <HAL_UART_RxCpltCallback+0x60>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d123      	bne.n	8002c48 <HAL_UART_RxCpltCallback+0x58>
	{
		if((str[0] == '\n') || (rx_data_counter >= sizeof(uart_rx_data)))   		// Detect '\0' Null or  data too long
 8002c00:	4b14      	ldr	r3, [pc, #80]	; (8002c54 <HAL_UART_RxCpltCallback+0x64>)
 8002c02:	781b      	ldrb	r3, [r3, #0]
 8002c04:	2b0a      	cmp	r3, #10
 8002c06:	d003      	beq.n	8002c10 <HAL_UART_RxCpltCallback+0x20>
 8002c08:	4b13      	ldr	r3, [pc, #76]	; (8002c58 <HAL_UART_RxCpltCallback+0x68>)
 8002c0a:	781b      	ldrb	r3, [r3, #0]
 8002c0c:	2b31      	cmp	r3, #49	; 0x31
 8002c0e:	d906      	bls.n	8002c1e <HAL_UART_RxCpltCallback+0x2e>
		{
			flag_command_received = true;                           // Data is ready
 8002c10:	4b12      	ldr	r3, [pc, #72]	; (8002c5c <HAL_UART_RxCpltCallback+0x6c>)
 8002c12:	2201      	movs	r2, #1
 8002c14:	701a      	strb	r2, [r3, #0]
			rx_data_counter = 0;
 8002c16:	4b10      	ldr	r3, [pc, #64]	; (8002c58 <HAL_UART_RxCpltCallback+0x68>)
 8002c18:	2200      	movs	r2, #0
 8002c1a:	701a      	strb	r2, [r3, #0]
			uart_rx_data[rx_data_counter] = str[0];					// Save data in global buffer
			HAL_UART_Receive_IT(&huart1, str, 1);					// Turn on "HAL_UART_Receive_IT"
			rx_data_counter ++;
		}
	}
}
 8002c1c:	e014      	b.n	8002c48 <HAL_UART_RxCpltCallback+0x58>
			flag_command_received = false;							// Receive data
 8002c1e:	4b0f      	ldr	r3, [pc, #60]	; (8002c5c <HAL_UART_RxCpltCallback+0x6c>)
 8002c20:	2200      	movs	r2, #0
 8002c22:	701a      	strb	r2, [r3, #0]
			uart_rx_data[rx_data_counter] = str[0];					// Save data in global buffer
 8002c24:	4b0c      	ldr	r3, [pc, #48]	; (8002c58 <HAL_UART_RxCpltCallback+0x68>)
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	461a      	mov	r2, r3
 8002c2a:	4b0a      	ldr	r3, [pc, #40]	; (8002c54 <HAL_UART_RxCpltCallback+0x64>)
 8002c2c:	7819      	ldrb	r1, [r3, #0]
 8002c2e:	4b0c      	ldr	r3, [pc, #48]	; (8002c60 <HAL_UART_RxCpltCallback+0x70>)
 8002c30:	5499      	strb	r1, [r3, r2]
			HAL_UART_Receive_IT(&huart1, str, 1);					// Turn on "HAL_UART_Receive_IT"
 8002c32:	2201      	movs	r2, #1
 8002c34:	4907      	ldr	r1, [pc, #28]	; (8002c54 <HAL_UART_RxCpltCallback+0x64>)
 8002c36:	4806      	ldr	r0, [pc, #24]	; (8002c50 <HAL_UART_RxCpltCallback+0x60>)
 8002c38:	f004 fe33 	bl	80078a2 <HAL_UART_Receive_IT>
			rx_data_counter ++;
 8002c3c:	4b06      	ldr	r3, [pc, #24]	; (8002c58 <HAL_UART_RxCpltCallback+0x68>)
 8002c3e:	781b      	ldrb	r3, [r3, #0]
 8002c40:	3301      	adds	r3, #1
 8002c42:	b2da      	uxtb	r2, r3
 8002c44:	4b04      	ldr	r3, [pc, #16]	; (8002c58 <HAL_UART_RxCpltCallback+0x68>)
 8002c46:	701a      	strb	r2, [r3, #0]
}
 8002c48:	bf00      	nop
 8002c4a:	3708      	adds	r7, #8
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bd80      	pop	{r7, pc}
 8002c50:	2000064c 	.word	0x2000064c
 8002c54:	20000584 	.word	0x20000584
 8002c58:	20000586 	.word	0x20000586
 8002c5c:	20000585 	.word	0x20000585
 8002c60:	20000550 	.word	0x20000550

08002c64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c64:	b480      	push	{r7}
 8002c66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c68:	b672      	cpsid	i
}
 8002c6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c6c:	e7fe      	b.n	8002c6c <Error_Handler+0x8>
	...

08002c70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b085      	sub	sp, #20
 8002c74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002c76:	4b15      	ldr	r3, [pc, #84]	; (8002ccc <HAL_MspInit+0x5c>)
 8002c78:	699b      	ldr	r3, [r3, #24]
 8002c7a:	4a14      	ldr	r2, [pc, #80]	; (8002ccc <HAL_MspInit+0x5c>)
 8002c7c:	f043 0301 	orr.w	r3, r3, #1
 8002c80:	6193      	str	r3, [r2, #24]
 8002c82:	4b12      	ldr	r3, [pc, #72]	; (8002ccc <HAL_MspInit+0x5c>)
 8002c84:	699b      	ldr	r3, [r3, #24]
 8002c86:	f003 0301 	and.w	r3, r3, #1
 8002c8a:	60bb      	str	r3, [r7, #8]
 8002c8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c8e:	4b0f      	ldr	r3, [pc, #60]	; (8002ccc <HAL_MspInit+0x5c>)
 8002c90:	69db      	ldr	r3, [r3, #28]
 8002c92:	4a0e      	ldr	r2, [pc, #56]	; (8002ccc <HAL_MspInit+0x5c>)
 8002c94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c98:	61d3      	str	r3, [r2, #28]
 8002c9a:	4b0c      	ldr	r3, [pc, #48]	; (8002ccc <HAL_MspInit+0x5c>)
 8002c9c:	69db      	ldr	r3, [r3, #28]
 8002c9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ca2:	607b      	str	r3, [r7, #4]
 8002ca4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002ca6:	4b0a      	ldr	r3, [pc, #40]	; (8002cd0 <HAL_MspInit+0x60>)
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	60fb      	str	r3, [r7, #12]
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002cb2:	60fb      	str	r3, [r7, #12]
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002cba:	60fb      	str	r3, [r7, #12]
 8002cbc:	4a04      	ldr	r2, [pc, #16]	; (8002cd0 <HAL_MspInit+0x60>)
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002cc2:	bf00      	nop
 8002cc4:	3714      	adds	r7, #20
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bc80      	pop	{r7}
 8002cca:	4770      	bx	lr
 8002ccc:	40021000 	.word	0x40021000
 8002cd0:	40010000 	.word	0x40010000

08002cd4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b088      	sub	sp, #32
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cdc:	f107 0310 	add.w	r3, r7, #16
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	601a      	str	r2, [r3, #0]
 8002ce4:	605a      	str	r2, [r3, #4]
 8002ce6:	609a      	str	r2, [r3, #8]
 8002ce8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4a15      	ldr	r2, [pc, #84]	; (8002d44 <HAL_I2C_MspInit+0x70>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d123      	bne.n	8002d3c <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cf4:	4b14      	ldr	r3, [pc, #80]	; (8002d48 <HAL_I2C_MspInit+0x74>)
 8002cf6:	699b      	ldr	r3, [r3, #24]
 8002cf8:	4a13      	ldr	r2, [pc, #76]	; (8002d48 <HAL_I2C_MspInit+0x74>)
 8002cfa:	f043 0308 	orr.w	r3, r3, #8
 8002cfe:	6193      	str	r3, [r2, #24]
 8002d00:	4b11      	ldr	r3, [pc, #68]	; (8002d48 <HAL_I2C_MspInit+0x74>)
 8002d02:	699b      	ldr	r3, [r3, #24]
 8002d04:	f003 0308 	and.w	r3, r3, #8
 8002d08:	60fb      	str	r3, [r7, #12]
 8002d0a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002d0c:	23c0      	movs	r3, #192	; 0xc0
 8002d0e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d10:	2312      	movs	r3, #18
 8002d12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d14:	2303      	movs	r3, #3
 8002d16:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d18:	f107 0310 	add.w	r3, r7, #16
 8002d1c:	4619      	mov	r1, r3
 8002d1e:	480b      	ldr	r0, [pc, #44]	; (8002d4c <HAL_I2C_MspInit+0x78>)
 8002d20:	f002 f87c 	bl	8004e1c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002d24:	4b08      	ldr	r3, [pc, #32]	; (8002d48 <HAL_I2C_MspInit+0x74>)
 8002d26:	69db      	ldr	r3, [r3, #28]
 8002d28:	4a07      	ldr	r2, [pc, #28]	; (8002d48 <HAL_I2C_MspInit+0x74>)
 8002d2a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002d2e:	61d3      	str	r3, [r2, #28]
 8002d30:	4b05      	ldr	r3, [pc, #20]	; (8002d48 <HAL_I2C_MspInit+0x74>)
 8002d32:	69db      	ldr	r3, [r3, #28]
 8002d34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d38:	60bb      	str	r3, [r7, #8]
 8002d3a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002d3c:	bf00      	nop
 8002d3e:	3720      	adds	r7, #32
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}
 8002d44:	40005400 	.word	0x40005400
 8002d48:	40021000 	.word	0x40021000
 8002d4c:	40010c00 	.word	0x40010c00

08002d50 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b088      	sub	sp, #32
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d58:	f107 0310 	add.w	r3, r7, #16
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	601a      	str	r2, [r3, #0]
 8002d60:	605a      	str	r2, [r3, #4]
 8002d62:	609a      	str	r2, [r3, #8]
 8002d64:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a1b      	ldr	r2, [pc, #108]	; (8002dd8 <HAL_SPI_MspInit+0x88>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d12f      	bne.n	8002dd0 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002d70:	4b1a      	ldr	r3, [pc, #104]	; (8002ddc <HAL_SPI_MspInit+0x8c>)
 8002d72:	699b      	ldr	r3, [r3, #24]
 8002d74:	4a19      	ldr	r2, [pc, #100]	; (8002ddc <HAL_SPI_MspInit+0x8c>)
 8002d76:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002d7a:	6193      	str	r3, [r2, #24]
 8002d7c:	4b17      	ldr	r3, [pc, #92]	; (8002ddc <HAL_SPI_MspInit+0x8c>)
 8002d7e:	699b      	ldr	r3, [r3, #24]
 8002d80:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d84:	60fb      	str	r3, [r7, #12]
 8002d86:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d88:	4b14      	ldr	r3, [pc, #80]	; (8002ddc <HAL_SPI_MspInit+0x8c>)
 8002d8a:	699b      	ldr	r3, [r3, #24]
 8002d8c:	4a13      	ldr	r2, [pc, #76]	; (8002ddc <HAL_SPI_MspInit+0x8c>)
 8002d8e:	f043 0304 	orr.w	r3, r3, #4
 8002d92:	6193      	str	r3, [r2, #24]
 8002d94:	4b11      	ldr	r3, [pc, #68]	; (8002ddc <HAL_SPI_MspInit+0x8c>)
 8002d96:	699b      	ldr	r3, [r3, #24]
 8002d98:	f003 0304 	and.w	r3, r3, #4
 8002d9c:	60bb      	str	r3, [r7, #8]
 8002d9e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002da0:	23a0      	movs	r3, #160	; 0xa0
 8002da2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002da4:	2302      	movs	r3, #2
 8002da6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002da8:	2303      	movs	r3, #3
 8002daa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dac:	f107 0310 	add.w	r3, r7, #16
 8002db0:	4619      	mov	r1, r3
 8002db2:	480b      	ldr	r0, [pc, #44]	; (8002de0 <HAL_SPI_MspInit+0x90>)
 8002db4:	f002 f832 	bl	8004e1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002db8:	2340      	movs	r3, #64	; 0x40
 8002dba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dc4:	f107 0310 	add.w	r3, r7, #16
 8002dc8:	4619      	mov	r1, r3
 8002dca:	4805      	ldr	r0, [pc, #20]	; (8002de0 <HAL_SPI_MspInit+0x90>)
 8002dcc:	f002 f826 	bl	8004e1c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002dd0:	bf00      	nop
 8002dd2:	3720      	adds	r7, #32
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	40013000 	.word	0x40013000
 8002ddc:	40021000 	.word	0x40021000
 8002de0:	40010800 	.word	0x40010800

08002de4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b084      	sub	sp, #16
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a1a      	ldr	r2, [pc, #104]	; (8002e5c <HAL_TIM_Base_MspInit+0x78>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d114      	bne.n	8002e20 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002df6:	4b1a      	ldr	r3, [pc, #104]	; (8002e60 <HAL_TIM_Base_MspInit+0x7c>)
 8002df8:	699b      	ldr	r3, [r3, #24]
 8002dfa:	4a19      	ldr	r2, [pc, #100]	; (8002e60 <HAL_TIM_Base_MspInit+0x7c>)
 8002dfc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002e00:	6193      	str	r3, [r2, #24]
 8002e02:	4b17      	ldr	r3, [pc, #92]	; (8002e60 <HAL_TIM_Base_MspInit+0x7c>)
 8002e04:	699b      	ldr	r3, [r3, #24]
 8002e06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e0a:	60fb      	str	r3, [r7, #12]
 8002e0c:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8002e0e:	2200      	movs	r2, #0
 8002e10:	2100      	movs	r1, #0
 8002e12:	2019      	movs	r0, #25
 8002e14:	f001 ff1b 	bl	8004c4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8002e18:	2019      	movs	r0, #25
 8002e1a:	f001 ff34 	bl	8004c86 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002e1e:	e018      	b.n	8002e52 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM2)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e28:	d113      	bne.n	8002e52 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002e2a:	4b0d      	ldr	r3, [pc, #52]	; (8002e60 <HAL_TIM_Base_MspInit+0x7c>)
 8002e2c:	69db      	ldr	r3, [r3, #28]
 8002e2e:	4a0c      	ldr	r2, [pc, #48]	; (8002e60 <HAL_TIM_Base_MspInit+0x7c>)
 8002e30:	f043 0301 	orr.w	r3, r3, #1
 8002e34:	61d3      	str	r3, [r2, #28]
 8002e36:	4b0a      	ldr	r3, [pc, #40]	; (8002e60 <HAL_TIM_Base_MspInit+0x7c>)
 8002e38:	69db      	ldr	r3, [r3, #28]
 8002e3a:	f003 0301 	and.w	r3, r3, #1
 8002e3e:	60bb      	str	r3, [r7, #8]
 8002e40:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002e42:	2200      	movs	r2, #0
 8002e44:	2100      	movs	r1, #0
 8002e46:	201c      	movs	r0, #28
 8002e48:	f001 ff01 	bl	8004c4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002e4c:	201c      	movs	r0, #28
 8002e4e:	f001 ff1a 	bl	8004c86 <HAL_NVIC_EnableIRQ>
}
 8002e52:	bf00      	nop
 8002e54:	3710      	adds	r7, #16
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}
 8002e5a:	bf00      	nop
 8002e5c:	40012c00 	.word	0x40012c00
 8002e60:	40021000 	.word	0x40021000

08002e64 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b08a      	sub	sp, #40	; 0x28
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e6c:	f107 0318 	add.w	r3, r7, #24
 8002e70:	2200      	movs	r2, #0
 8002e72:	601a      	str	r2, [r3, #0]
 8002e74:	605a      	str	r2, [r3, #4]
 8002e76:	609a      	str	r2, [r3, #8]
 8002e78:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a3c      	ldr	r2, [pc, #240]	; (8002f70 <HAL_UART_MspInit+0x10c>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d13a      	bne.n	8002efa <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002e84:	4b3b      	ldr	r3, [pc, #236]	; (8002f74 <HAL_UART_MspInit+0x110>)
 8002e86:	699b      	ldr	r3, [r3, #24]
 8002e88:	4a3a      	ldr	r2, [pc, #232]	; (8002f74 <HAL_UART_MspInit+0x110>)
 8002e8a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e8e:	6193      	str	r3, [r2, #24]
 8002e90:	4b38      	ldr	r3, [pc, #224]	; (8002f74 <HAL_UART_MspInit+0x110>)
 8002e92:	699b      	ldr	r3, [r3, #24]
 8002e94:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e98:	617b      	str	r3, [r7, #20]
 8002e9a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e9c:	4b35      	ldr	r3, [pc, #212]	; (8002f74 <HAL_UART_MspInit+0x110>)
 8002e9e:	699b      	ldr	r3, [r3, #24]
 8002ea0:	4a34      	ldr	r2, [pc, #208]	; (8002f74 <HAL_UART_MspInit+0x110>)
 8002ea2:	f043 0304 	orr.w	r3, r3, #4
 8002ea6:	6193      	str	r3, [r2, #24]
 8002ea8:	4b32      	ldr	r3, [pc, #200]	; (8002f74 <HAL_UART_MspInit+0x110>)
 8002eaa:	699b      	ldr	r3, [r3, #24]
 8002eac:	f003 0304 	and.w	r3, r3, #4
 8002eb0:	613b      	str	r3, [r7, #16]
 8002eb2:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002eb4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002eb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eba:	2302      	movs	r3, #2
 8002ebc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ebe:	2303      	movs	r3, #3
 8002ec0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ec2:	f107 0318 	add.w	r3, r7, #24
 8002ec6:	4619      	mov	r1, r3
 8002ec8:	482b      	ldr	r0, [pc, #172]	; (8002f78 <HAL_UART_MspInit+0x114>)
 8002eca:	f001 ffa7 	bl	8004e1c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002ece:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002ed2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002edc:	f107 0318 	add.w	r3, r7, #24
 8002ee0:	4619      	mov	r1, r3
 8002ee2:	4825      	ldr	r0, [pc, #148]	; (8002f78 <HAL_UART_MspInit+0x114>)
 8002ee4:	f001 ff9a 	bl	8004e1c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8002ee8:	2200      	movs	r2, #0
 8002eea:	2101      	movs	r1, #1
 8002eec:	2025      	movs	r0, #37	; 0x25
 8002eee:	f001 feae 	bl	8004c4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002ef2:	2025      	movs	r0, #37	; 0x25
 8002ef4:	f001 fec7 	bl	8004c86 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002ef8:	e036      	b.n	8002f68 <HAL_UART_MspInit+0x104>
  else if(huart->Instance==USART3)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a1f      	ldr	r2, [pc, #124]	; (8002f7c <HAL_UART_MspInit+0x118>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d131      	bne.n	8002f68 <HAL_UART_MspInit+0x104>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002f04:	4b1b      	ldr	r3, [pc, #108]	; (8002f74 <HAL_UART_MspInit+0x110>)
 8002f06:	69db      	ldr	r3, [r3, #28]
 8002f08:	4a1a      	ldr	r2, [pc, #104]	; (8002f74 <HAL_UART_MspInit+0x110>)
 8002f0a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f0e:	61d3      	str	r3, [r2, #28]
 8002f10:	4b18      	ldr	r3, [pc, #96]	; (8002f74 <HAL_UART_MspInit+0x110>)
 8002f12:	69db      	ldr	r3, [r3, #28]
 8002f14:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f18:	60fb      	str	r3, [r7, #12]
 8002f1a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f1c:	4b15      	ldr	r3, [pc, #84]	; (8002f74 <HAL_UART_MspInit+0x110>)
 8002f1e:	699b      	ldr	r3, [r3, #24]
 8002f20:	4a14      	ldr	r2, [pc, #80]	; (8002f74 <HAL_UART_MspInit+0x110>)
 8002f22:	f043 0308 	orr.w	r3, r3, #8
 8002f26:	6193      	str	r3, [r2, #24]
 8002f28:	4b12      	ldr	r3, [pc, #72]	; (8002f74 <HAL_UART_MspInit+0x110>)
 8002f2a:	699b      	ldr	r3, [r3, #24]
 8002f2c:	f003 0308 	and.w	r3, r3, #8
 8002f30:	60bb      	str	r3, [r7, #8]
 8002f32:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002f34:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002f38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f3a:	2302      	movs	r3, #2
 8002f3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f3e:	2303      	movs	r3, #3
 8002f40:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f42:	f107 0318 	add.w	r3, r7, #24
 8002f46:	4619      	mov	r1, r3
 8002f48:	480d      	ldr	r0, [pc, #52]	; (8002f80 <HAL_UART_MspInit+0x11c>)
 8002f4a:	f001 ff67 	bl	8004e1c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002f4e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002f52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f54:	2300      	movs	r3, #0
 8002f56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f5c:	f107 0318 	add.w	r3, r7, #24
 8002f60:	4619      	mov	r1, r3
 8002f62:	4807      	ldr	r0, [pc, #28]	; (8002f80 <HAL_UART_MspInit+0x11c>)
 8002f64:	f001 ff5a 	bl	8004e1c <HAL_GPIO_Init>
}
 8002f68:	bf00      	nop
 8002f6a:	3728      	adds	r7, #40	; 0x28
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bd80      	pop	{r7, pc}
 8002f70:	40013800 	.word	0x40013800
 8002f74:	40021000 	.word	0x40021000
 8002f78:	40010800 	.word	0x40010800
 8002f7c:	40004800 	.word	0x40004800
 8002f80:	40010c00 	.word	0x40010c00

08002f84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f84:	b480      	push	{r7}
 8002f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002f88:	e7fe      	b.n	8002f88 <NMI_Handler+0x4>

08002f8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f8a:	b480      	push	{r7}
 8002f8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f8e:	e7fe      	b.n	8002f8e <HardFault_Handler+0x4>

08002f90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f90:	b480      	push	{r7}
 8002f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f94:	e7fe      	b.n	8002f94 <MemManage_Handler+0x4>

08002f96 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f96:	b480      	push	{r7}
 8002f98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f9a:	e7fe      	b.n	8002f9a <BusFault_Handler+0x4>

08002f9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002fa0:	e7fe      	b.n	8002fa0 <UsageFault_Handler+0x4>

08002fa2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002fa2:	b480      	push	{r7}
 8002fa4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002fa6:	bf00      	nop
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bc80      	pop	{r7}
 8002fac:	4770      	bx	lr

08002fae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002fae:	b480      	push	{r7}
 8002fb0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002fb2:	bf00      	nop
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bc80      	pop	{r7}
 8002fb8:	4770      	bx	lr

08002fba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002fba:	b480      	push	{r7}
 8002fbc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002fbe:	bf00      	nop
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bc80      	pop	{r7}
 8002fc4:	4770      	bx	lr

08002fc6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002fc6:	b580      	push	{r7, lr}
 8002fc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002fca:	f001 fd29 	bl	8004a20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002fce:	bf00      	nop
 8002fd0:	bd80      	pop	{r7, pc}

08002fd2 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002fd2:	b580      	push	{r7, lr}
 8002fd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8002fd6:	2004      	movs	r0, #4
 8002fd8:	f002 f9a8 	bl	800532c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002fdc:	bf00      	nop
 8002fde:	bd80      	pop	{r7, pc}

08002fe0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	// Detect "DOWN" button
	if(block_interrupt_form_up_and_down_buttons == false)				// Block wen function running
 8002fe4:	4b0f      	ldr	r3, [pc, #60]	; (8003024 <EXTI9_5_IRQHandler+0x44>)
 8002fe6:	781b      	ldrb	r3, [r3, #0]
 8002fe8:	f083 0301 	eor.w	r3, r3, #1
 8002fec:	b2db      	uxtb	r3, r3
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d012      	beq.n	8003018 <EXTI9_5_IRQHandler+0x38>
	{
		if(__HAL_GPIO_EXTI_GET_FLAG(GPIO_PIN_8))						// If interrupt from GPIOA PIN_8
 8002ff2:	4b0d      	ldr	r3, [pc, #52]	; (8003028 <EXTI9_5_IRQHandler+0x48>)
 8002ff4:	695b      	ldr	r3, [r3, #20]
 8002ff6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d00c      	beq.n	8003018 <EXTI9_5_IRQHandler+0x38>
			{
				if(button_processed_status == doesent_detected)
 8002ffe:	4b0b      	ldr	r3, [pc, #44]	; (800302c <EXTI9_5_IRQHandler+0x4c>)
 8003000:	781b      	ldrb	r3, [r3, #0]
 8003002:	461a      	mov	r2, r3
 8003004:	4b0a      	ldr	r3, [pc, #40]	; (8003030 <EXTI9_5_IRQHandler+0x50>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	429a      	cmp	r2, r3
 800300a:	d105      	bne.n	8003018 <EXTI9_5_IRQHandler+0x38>
				{
					HAL_TIM_Base_Start_IT(&htim1);							// Turn on Timer 1
 800300c:	4809      	ldr	r0, [pc, #36]	; (8003034 <EXTI9_5_IRQHandler+0x54>)
 800300e:	f003 ffd5 	bl	8006fbc <HAL_TIM_Base_Start_IT>
					button_processed_status = detected;						// For interrupt work only one time
 8003012:	4b07      	ldr	r3, [pc, #28]	; (8003030 <EXTI9_5_IRQHandler+0x50>)
 8003014:	2200      	movs	r2, #0
 8003016:	601a      	str	r2, [r3, #0]
				}
			}
	}

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8003018:	f44f 7080 	mov.w	r0, #256	; 0x100
 800301c:	f002 f986 	bl	800532c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003020:	bf00      	nop
 8003022:	bd80      	pop	{r7, pc}
 8003024:	2000059c 	.word	0x2000059c
 8003028:	40010400 	.word	0x40010400
 800302c:	20000025 	.word	0x20000025
 8003030:	20000028 	.word	0x20000028
 8003034:	20000690 	.word	0x20000690

08003038 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	af00      	add	r7, sp, #0
	 * EXTI9_5_IRQHandler and EXTI15_10_IRQHandler
	 */

//	static int delay_time = 0;										//	Counter

	if(button_processed_status == detected)							// If pressed button was detected by external interrupts
 800303c:	4b37      	ldr	r3, [pc, #220]	; (800311c <TIM1_UP_IRQHandler+0xe4>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d165      	bne.n	8003110 <TIM1_UP_IRQHandler+0xd8>
	{
		if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14) == 0)    			// If "UP" button was pressed
 8003044:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003048:	4835      	ldr	r0, [pc, #212]	; (8003120 <TIM1_UP_IRQHandler+0xe8>)
 800304a:	f002 f927 	bl	800529c <HAL_GPIO_ReadPin>
 800304e:	4603      	mov	r3, r0
 8003050:	2b00      	cmp	r3, #0
 8003052:	d118      	bne.n	8003086 <TIM1_UP_IRQHandler+0x4e>
		{
			/*
			 * If every time when timer interrupt, delay_time will increment
			 * for avoid bounce button
			 */
			delay_time++;
 8003054:	4b33      	ldr	r3, [pc, #204]	; (8003124 <TIM1_UP_IRQHandler+0xec>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	3301      	adds	r3, #1
 800305a:	4a32      	ldr	r2, [pc, #200]	; (8003124 <TIM1_UP_IRQHandler+0xec>)
 800305c:	6013      	str	r3, [r2, #0]

			if(delay_time >= dalay_duration)						// if button pressed more than dalay_duration time it mean button was pressed
 800305e:	4b32      	ldr	r3, [pc, #200]	; (8003128 <TIM1_UP_IRQHandler+0xf0>)
 8003060:	781b      	ldrb	r3, [r3, #0]
 8003062:	461a      	mov	r2, r3
 8003064:	4b2f      	ldr	r3, [pc, #188]	; (8003124 <TIM1_UP_IRQHandler+0xec>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	429a      	cmp	r2, r3
 800306a:	dc51      	bgt.n	8003110 <TIM1_UP_IRQHandler+0xd8>
			{
				button_processed_status = 1;						// Flag for interrupts
 800306c:	4b2b      	ldr	r3, [pc, #172]	; (800311c <TIM1_UP_IRQHandler+0xe4>)
 800306e:	2201      	movs	r2, #1
 8003070:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Stop_IT(&htim1);						// Stop timer, because timer has done work above, and timer don't need
 8003072:	482e      	ldr	r0, [pc, #184]	; (800312c <TIM1_UP_IRQHandler+0xf4>)
 8003074:	f003 fff4 	bl	8007060 <HAL_TIM_Base_Stop_IT>

				button_status = BOTTON_UP;
 8003078:	4b2d      	ldr	r3, [pc, #180]	; (8003130 <TIM1_UP_IRQHandler+0xf8>)
 800307a:	2201      	movs	r2, #1
 800307c:	701a      	strb	r2, [r3, #0]
				delay_time = 0;
 800307e:	4b29      	ldr	r3, [pc, #164]	; (8003124 <TIM1_UP_IRQHandler+0xec>)
 8003080:	2200      	movs	r2, #0
 8003082:	601a      	str	r2, [r3, #0]
 8003084:	e044      	b.n	8003110 <TIM1_UP_IRQHandler+0xd8>
			}
		}

		else if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8) == 0)   			 	// If "DOWN" button was pressed
 8003086:	f44f 7180 	mov.w	r1, #256	; 0x100
 800308a:	482a      	ldr	r0, [pc, #168]	; (8003134 <TIM1_UP_IRQHandler+0xfc>)
 800308c:	f002 f906 	bl	800529c <HAL_GPIO_ReadPin>
 8003090:	4603      	mov	r3, r0
 8003092:	2b00      	cmp	r3, #0
 8003094:	d118      	bne.n	80030c8 <TIM1_UP_IRQHandler+0x90>
		{
			/*
			* If every time when timer interrupt, delay_time will increment
			* for avoid bounce button
			*/
			delay_time++;
 8003096:	4b23      	ldr	r3, [pc, #140]	; (8003124 <TIM1_UP_IRQHandler+0xec>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	3301      	adds	r3, #1
 800309c:	4a21      	ldr	r2, [pc, #132]	; (8003124 <TIM1_UP_IRQHandler+0xec>)
 800309e:	6013      	str	r3, [r2, #0]

			if(delay_time >= dalay_duration)						// if button pressed more than dalay_duration time it mean button was pressed
 80030a0:	4b21      	ldr	r3, [pc, #132]	; (8003128 <TIM1_UP_IRQHandler+0xf0>)
 80030a2:	781b      	ldrb	r3, [r3, #0]
 80030a4:	461a      	mov	r2, r3
 80030a6:	4b1f      	ldr	r3, [pc, #124]	; (8003124 <TIM1_UP_IRQHandler+0xec>)
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	429a      	cmp	r2, r3
 80030ac:	dc30      	bgt.n	8003110 <TIM1_UP_IRQHandler+0xd8>
			{
				button_processed_status = 1;						// Flag for interrupts
 80030ae:	4b1b      	ldr	r3, [pc, #108]	; (800311c <TIM1_UP_IRQHandler+0xe4>)
 80030b0:	2201      	movs	r2, #1
 80030b2:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Stop_IT(&htim1);						// Stop timer, because timer has done work above, and timer don't need
 80030b4:	481d      	ldr	r0, [pc, #116]	; (800312c <TIM1_UP_IRQHandler+0xf4>)
 80030b6:	f003 ffd3 	bl	8007060 <HAL_TIM_Base_Stop_IT>

				button_status = BUTTON_DOWN;
 80030ba:	4b1d      	ldr	r3, [pc, #116]	; (8003130 <TIM1_UP_IRQHandler+0xf8>)
 80030bc:	2203      	movs	r2, #3
 80030be:	701a      	strb	r2, [r3, #0]
				delay_time = 0;
 80030c0:	4b18      	ldr	r3, [pc, #96]	; (8003124 <TIM1_UP_IRQHandler+0xec>)
 80030c2:	2200      	movs	r2, #0
 80030c4:	601a      	str	r2, [r3, #0]
 80030c6:	e023      	b.n	8003110 <TIM1_UP_IRQHandler+0xd8>
			}
		}

		else if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15) == 0)   			// If "ENTER" button was pressed
 80030c8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80030cc:	4814      	ldr	r0, [pc, #80]	; (8003120 <TIM1_UP_IRQHandler+0xe8>)
 80030ce:	f002 f8e5 	bl	800529c <HAL_GPIO_ReadPin>
 80030d2:	4603      	mov	r3, r0
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d118      	bne.n	800310a <TIM1_UP_IRQHandler+0xd2>
		{
			/*
			* If every time when timer interrupt, delay_time will increment
			* for avoid bounce button
			*/
			delay_time++;
 80030d8:	4b12      	ldr	r3, [pc, #72]	; (8003124 <TIM1_UP_IRQHandler+0xec>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	3301      	adds	r3, #1
 80030de:	4a11      	ldr	r2, [pc, #68]	; (8003124 <TIM1_UP_IRQHandler+0xec>)
 80030e0:	6013      	str	r3, [r2, #0]

			if(delay_time >= dalay_duration)						// if button pressed more than dalay_duration time it mean button was pressed
 80030e2:	4b11      	ldr	r3, [pc, #68]	; (8003128 <TIM1_UP_IRQHandler+0xf0>)
 80030e4:	781b      	ldrb	r3, [r3, #0]
 80030e6:	461a      	mov	r2, r3
 80030e8:	4b0e      	ldr	r3, [pc, #56]	; (8003124 <TIM1_UP_IRQHandler+0xec>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	429a      	cmp	r2, r3
 80030ee:	dc0f      	bgt.n	8003110 <TIM1_UP_IRQHandler+0xd8>
			{
				button_processed_status = 1;
 80030f0:	4b0a      	ldr	r3, [pc, #40]	; (800311c <TIM1_UP_IRQHandler+0xe4>)
 80030f2:	2201      	movs	r2, #1
 80030f4:	601a      	str	r2, [r3, #0]
				button_status = BUTTON_ENTER;
 80030f6:	4b0e      	ldr	r3, [pc, #56]	; (8003130 <TIM1_UP_IRQHandler+0xf8>)
 80030f8:	2202      	movs	r2, #2
 80030fa:	701a      	strb	r2, [r3, #0]
				delay_time = 0;
 80030fc:	4b09      	ldr	r3, [pc, #36]	; (8003124 <TIM1_UP_IRQHandler+0xec>)
 80030fe:	2200      	movs	r2, #0
 8003100:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Stop_IT(&htim1);						// Stop timer, because timer has done work above, and timer don't need
 8003102:	480a      	ldr	r0, [pc, #40]	; (800312c <TIM1_UP_IRQHandler+0xf4>)
 8003104:	f003 ffac 	bl	8007060 <HAL_TIM_Base_Stop_IT>
 8003108:	e002      	b.n	8003110 <TIM1_UP_IRQHandler+0xd8>
			}
		}
		else
		{
			delay_time = 0;
 800310a:	4b06      	ldr	r3, [pc, #24]	; (8003124 <TIM1_UP_IRQHandler+0xec>)
 800310c:	2200      	movs	r2, #0
 800310e:	601a      	str	r2, [r3, #0]
		}

	}

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003110:	4806      	ldr	r0, [pc, #24]	; (800312c <TIM1_UP_IRQHandler+0xf4>)
 8003112:	f003 ffd3 	bl	80070bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8003116:	bf00      	nop
 8003118:	bd80      	pop	{r7, pc}
 800311a:	bf00      	nop
 800311c:	20000028 	.word	0x20000028
 8003120:	40010c00 	.word	0x40010c00
 8003124:	20000588 	.word	0x20000588
 8003128:	20000026 	.word	0x20000026
 800312c:	20000690 	.word	0x20000690
 8003130:	2000059d 	.word	0x2000059d
 8003134:	40010800 	.word	0x40010800

08003138 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	static int i = 0;
	if(i == 200)								// Do it every 2 seconds
 800313c:	4b13      	ldr	r3, [pc, #76]	; (800318c <TIM2_IRQHandler+0x54>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	2bc8      	cmp	r3, #200	; 0xc8
 8003142:	d118      	bne.n	8003176 <TIM2_IRQHandler+0x3e>
	{
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8003144:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003148:	4811      	ldr	r0, [pc, #68]	; (8003190 <TIM2_IRQHandler+0x58>)
 800314a:	f002 f8d6 	bl	80052fa <HAL_GPIO_TogglePin>
		am2302_measure();
 800314e:	f7ff f97b 	bl	8002448 <am2302_measure>
		i = 0;
 8003152:	4b0e      	ldr	r3, [pc, #56]	; (800318c <TIM2_IRQHandler+0x54>)
 8003154:	2200      	movs	r2, #0
 8003156:	601a      	str	r2, [r3, #0]
		am2302_ready = !am2302_ready;
 8003158:	4b0e      	ldr	r3, [pc, #56]	; (8003194 <TIM2_IRQHandler+0x5c>)
 800315a:	781b      	ldrb	r3, [r3, #0]
 800315c:	2b00      	cmp	r3, #0
 800315e:	bf14      	ite	ne
 8003160:	2301      	movne	r3, #1
 8003162:	2300      	moveq	r3, #0
 8003164:	b2db      	uxtb	r3, r3
 8003166:	f083 0301 	eor.w	r3, r3, #1
 800316a:	b2db      	uxtb	r3, r3
 800316c:	f003 0301 	and.w	r3, r3, #1
 8003170:	b2da      	uxtb	r2, r3
 8003172:	4b08      	ldr	r3, [pc, #32]	; (8003194 <TIM2_IRQHandler+0x5c>)
 8003174:	701a      	strb	r2, [r3, #0]
	}
	i++;
 8003176:	4b05      	ldr	r3, [pc, #20]	; (800318c <TIM2_IRQHandler+0x54>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	3301      	adds	r3, #1
 800317c:	4a03      	ldr	r2, [pc, #12]	; (800318c <TIM2_IRQHandler+0x54>)
 800317e:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003180:	4805      	ldr	r0, [pc, #20]	; (8003198 <TIM2_IRQHandler+0x60>)
 8003182:	f003 ff9b 	bl	80070bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003186:	bf00      	nop
 8003188:	bd80      	pop	{r7, pc}
 800318a:	bf00      	nop
 800318c:	20000590 	.word	0x20000590
 8003190:	40011000 	.word	0x40011000
 8003194:	2000058c 	.word	0x2000058c
 8003198:	20000730 	.word	0x20000730

0800319c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80031a0:	4802      	ldr	r0, [pc, #8]	; (80031ac <USART1_IRQHandler+0x10>)
 80031a2:	f004 fbaf 	bl	8007904 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80031a6:	bf00      	nop
 80031a8:	bd80      	pop	{r7, pc}
 80031aa:	bf00      	nop
 80031ac:	2000064c 	.word	0x2000064c

080031b0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	if(block_interrupt_form_up_and_down_buttons == false)				// Block wen function running
 80031b4:	4b1b      	ldr	r3, [pc, #108]	; (8003224 <EXTI15_10_IRQHandler+0x74>)
 80031b6:	781b      	ldrb	r3, [r3, #0]
 80031b8:	f083 0301 	eor.w	r3, r3, #1
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d012      	beq.n	80031e8 <EXTI15_10_IRQHandler+0x38>
	{
		// Detect "UP" button
		if(__HAL_GPIO_EXTI_GET_FLAG(GPIO_PIN_14))	// If interrupt from GPIOB PIN_14
 80031c2:	4b19      	ldr	r3, [pc, #100]	; (8003228 <EXTI15_10_IRQHandler+0x78>)
 80031c4:	695b      	ldr	r3, [r3, #20]
 80031c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d00c      	beq.n	80031e8 <EXTI15_10_IRQHandler+0x38>
		{
			if(button_processed_status == doesent_detected)
 80031ce:	4b17      	ldr	r3, [pc, #92]	; (800322c <EXTI15_10_IRQHandler+0x7c>)
 80031d0:	781b      	ldrb	r3, [r3, #0]
 80031d2:	461a      	mov	r2, r3
 80031d4:	4b16      	ldr	r3, [pc, #88]	; (8003230 <EXTI15_10_IRQHandler+0x80>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	429a      	cmp	r2, r3
 80031da:	d105      	bne.n	80031e8 <EXTI15_10_IRQHandler+0x38>
			{
				HAL_TIM_Base_Start_IT(&htim1);		// Turn on Timer 1
 80031dc:	4815      	ldr	r0, [pc, #84]	; (8003234 <EXTI15_10_IRQHandler+0x84>)
 80031de:	f003 feed 	bl	8006fbc <HAL_TIM_Base_Start_IT>
				button_processed_status = detected;						// For interrupt work only one time
 80031e2:	4b13      	ldr	r3, [pc, #76]	; (8003230 <EXTI15_10_IRQHandler+0x80>)
 80031e4:	2200      	movs	r2, #0
 80031e6:	601a      	str	r2, [r3, #0]
			}
		}
	}

	// Detect "ENTER" button
	if(__HAL_GPIO_EXTI_GET_FLAG(GPIO_PIN_15))	// If interrupt from GPIOB PIN_15
 80031e8:	4b0f      	ldr	r3, [pc, #60]	; (8003228 <EXTI15_10_IRQHandler+0x78>)
 80031ea:	695b      	ldr	r3, [r3, #20]
 80031ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d00c      	beq.n	800320e <EXTI15_10_IRQHandler+0x5e>
	{
		if(button_processed_status == doesent_detected)
 80031f4:	4b0d      	ldr	r3, [pc, #52]	; (800322c <EXTI15_10_IRQHandler+0x7c>)
 80031f6:	781b      	ldrb	r3, [r3, #0]
 80031f8:	461a      	mov	r2, r3
 80031fa:	4b0d      	ldr	r3, [pc, #52]	; (8003230 <EXTI15_10_IRQHandler+0x80>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	429a      	cmp	r2, r3
 8003200:	d105      	bne.n	800320e <EXTI15_10_IRQHandler+0x5e>
		{
			HAL_TIM_Base_Start_IT(&htim1);		// Turn on Timer 1
 8003202:	480c      	ldr	r0, [pc, #48]	; (8003234 <EXTI15_10_IRQHandler+0x84>)
 8003204:	f003 feda 	bl	8006fbc <HAL_TIM_Base_Start_IT>
			button_processed_status = detected;						// For interrupt work only one time
 8003208:	4b09      	ldr	r3, [pc, #36]	; (8003230 <EXTI15_10_IRQHandler+0x80>)
 800320a:	2200      	movs	r2, #0
 800320c:	601a      	str	r2, [r3, #0]
		}
	}


  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 800320e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003212:	f002 f88b 	bl	800532c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8003216:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800321a:	f002 f887 	bl	800532c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800321e:	bf00      	nop
 8003220:	bd80      	pop	{r7, pc}
 8003222:	bf00      	nop
 8003224:	2000059c 	.word	0x2000059c
 8003228:	40010400 	.word	0x40010400
 800322c:	20000025 	.word	0x20000025
 8003230:	20000028 	.word	0x20000028
 8003234:	20000690 	.word	0x20000690

08003238 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b086      	sub	sp, #24
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003240:	4a14      	ldr	r2, [pc, #80]	; (8003294 <_sbrk+0x5c>)
 8003242:	4b15      	ldr	r3, [pc, #84]	; (8003298 <_sbrk+0x60>)
 8003244:	1ad3      	subs	r3, r2, r3
 8003246:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800324c:	4b13      	ldr	r3, [pc, #76]	; (800329c <_sbrk+0x64>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d102      	bne.n	800325a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003254:	4b11      	ldr	r3, [pc, #68]	; (800329c <_sbrk+0x64>)
 8003256:	4a12      	ldr	r2, [pc, #72]	; (80032a0 <_sbrk+0x68>)
 8003258:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800325a:	4b10      	ldr	r3, [pc, #64]	; (800329c <_sbrk+0x64>)
 800325c:	681a      	ldr	r2, [r3, #0]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	4413      	add	r3, r2
 8003262:	693a      	ldr	r2, [r7, #16]
 8003264:	429a      	cmp	r2, r3
 8003266:	d207      	bcs.n	8003278 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003268:	f004 ff2a 	bl	80080c0 <__errno>
 800326c:	4603      	mov	r3, r0
 800326e:	220c      	movs	r2, #12
 8003270:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003272:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003276:	e009      	b.n	800328c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003278:	4b08      	ldr	r3, [pc, #32]	; (800329c <_sbrk+0x64>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800327e:	4b07      	ldr	r3, [pc, #28]	; (800329c <_sbrk+0x64>)
 8003280:	681a      	ldr	r2, [r3, #0]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	4413      	add	r3, r2
 8003286:	4a05      	ldr	r2, [pc, #20]	; (800329c <_sbrk+0x64>)
 8003288:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800328a:	68fb      	ldr	r3, [r7, #12]
}
 800328c:	4618      	mov	r0, r3
 800328e:	3718      	adds	r7, #24
 8003290:	46bd      	mov	sp, r7
 8003292:	bd80      	pop	{r7, pc}
 8003294:	20005000 	.word	0x20005000
 8003298:	00000400 	.word	0x00000400
 800329c:	20000594 	.word	0x20000594
 80032a0:	200009d0 	.word	0x200009d0

080032a4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80032a4:	b480      	push	{r7}
 80032a6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80032a8:	bf00      	nop
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bc80      	pop	{r7}
 80032ae:	4770      	bx	lr

080032b0 <Menu_Init>:
void periodic_measurement_am2302_on(void);		// On Measure T and H using TIMER2 (Use it for TX data by NRF or LoRa)
void periodic_measurement_am2302_off(void);		// OFF Measure T and H using TIMER2

// ----------------------------------------------------------------------------------------
void Menu_Init (void)
{
 80032b0:	b480      	push	{r7}
 80032b2:	b08d      	sub	sp, #52	; 0x34
 80032b4:	af00      	add	r7, sp, #0
	// Make pointers on funsctions
	// Main functions
	void (*p_print_rows_on_oled_if_up) (void);
	p_print_rows_on_oled_if_up = print_rows_on_oled_if_up;
 80032b6:	4b89      	ldr	r3, [pc, #548]	; (80034dc <Menu_Init+0x22c>)
 80032b8:	62fb      	str	r3, [r7, #44]	; 0x2c
	void (*p_print_rows_on_oled_if_down) (void);					// Create pointer on function
	p_print_rows_on_oled_if_down = print_rows_on_oled_if_down;		// Save function print on pointer print_p
 80032ba:	4b89      	ldr	r3, [pc, #548]	; (80034e0 <Menu_Init+0x230>)
 80032bc:	62bb      	str	r3, [r7, #40]	; 0x28
	void (*p_return_from_menu)(void);
	p_return_from_menu = return_from_menu;
 80032be:	4b89      	ldr	r3, [pc, #548]	; (80034e4 <Menu_Init+0x234>)
 80032c0:	627b      	str	r3, [r7, #36]	; 0x24
	// ------------------------------------------------------

	// LoRa  menu functions
	void (*p_lora_rx_mode) (void);						// Function "Do it". Works when select it
	p_lora_rx_mode = lora_rx_mode;
 80032c2:	4b89      	ldr	r3, [pc, #548]	; (80034e8 <Menu_Init+0x238>)
 80032c4:	623b      	str	r3, [r7, #32]
	void (*p_lora_tx_mode) (void);						// Function "Do it". Works when select it
	p_lora_tx_mode = lora_tx_mode;
 80032c6:	4b89      	ldr	r3, [pc, #548]	; (80034ec <Menu_Init+0x23c>)
 80032c8:	61fb      	str	r3, [r7, #28]
	void (*p_lora_tx_mode_send_T_and_H) (void);
	p_lora_tx_mode_send_T_and_H = lora_tx_mode_send_T_and_H;
 80032ca:	4b89      	ldr	r3, [pc, #548]	; (80034f0 <Menu_Init+0x240>)
 80032cc:	61bb      	str	r3, [r7, #24]


	// ------------------------------------------------------
	// NRF menu functions
	void (*p_nrf_tx_mode) (void);						// Function "Do it". Works when select it
	p_nrf_tx_mode = nrf_tx_mode;
 80032ce:	4b89      	ldr	r3, [pc, #548]	; (80034f4 <Menu_Init+0x244>)
 80032d0:	617b      	str	r3, [r7, #20]
	void (*p_nrf_rx_mode) (void);						// Function "Do it". Works when select it
	p_nrf_rx_mode = nrf_rx_mode;
 80032d2:	4b89      	ldr	r3, [pc, #548]	; (80034f8 <Menu_Init+0x248>)
 80032d4:	613b      	str	r3, [r7, #16]

	// ------------------------------------------------------
	// NRF menu functions
	void (*p_am2302_measure) (void);
	p_am2302_measure = am2302;
 80032d6:	4b89      	ldr	r3, [pc, #548]	; (80034fc <Menu_Init+0x24c>)
 80032d8:	60fb      	str	r3, [r7, #12]
	// ------------------------------------------------------
	void (*p_periodic_measurement_am2302_on) (void);
	p_periodic_measurement_am2302_on = periodic_measurement_am2302_on;
 80032da:	4b89      	ldr	r3, [pc, #548]	; (8003500 <Menu_Init+0x250>)
 80032dc:	60bb      	str	r3, [r7, #8]
	// ------------------------------------------------------
	void (*p_periodic_measurement_am2302_off) (void);
	p_periodic_measurement_am2302_off = periodic_measurement_am2302_off;
 80032de:	4b89      	ldr	r3, [pc, #548]	; (8003504 <Menu_Init+0x254>)
 80032e0:	607b      	str	r3, [r7, #4]


	// Fill in elements(nodes) of list (7 items)
	// Main menu items
	/////////////////////////////////////////////////////////////////
	items[0].up = 0;
 80032e2:	4b89      	ldr	r3, [pc, #548]	; (8003508 <Menu_Init+0x258>)
 80032e4:	2200      	movs	r2, #0
 80032e6:	601a      	str	r2, [r3, #0]
	items[0].down = &items[1];
 80032e8:	4b87      	ldr	r3, [pc, #540]	; (8003508 <Menu_Init+0x258>)
 80032ea:	4a88      	ldr	r2, [pc, #544]	; (800350c <Menu_Init+0x25c>)
 80032ec:	605a      	str	r2, [r3, #4]
	items[0].child = &items_menu_1[0];
 80032ee:	4b86      	ldr	r3, [pc, #536]	; (8003508 <Menu_Init+0x258>)
 80032f0:	4a87      	ldr	r2, [pc, #540]	; (8003510 <Menu_Init+0x260>)
 80032f2:	609a      	str	r2, [r3, #8]
	items[0].parent = 0;
 80032f4:	4b84      	ldr	r3, [pc, #528]	; (8003508 <Menu_Init+0x258>)
 80032f6:	2200      	movs	r2, #0
 80032f8:	60da      	str	r2, [r3, #12]
	items[0].id = 1;
 80032fa:	4b83      	ldr	r3, [pc, #524]	; (8003508 <Menu_Init+0x258>)
 80032fc:	2201      	movs	r2, #1
 80032fe:	741a      	strb	r2, [r3, #16]
	items[0].name = "LoRa E220";
 8003300:	4b81      	ldr	r3, [pc, #516]	; (8003508 <Menu_Init+0x258>)
 8003302:	4a84      	ldr	r2, [pc, #528]	; (8003514 <Menu_Init+0x264>)
 8003304:	615a      	str	r2, [r3, #20]
	items[0].updateScreen_up = p_print_rows_on_oled_if_up;
 8003306:	4a80      	ldr	r2, [pc, #512]	; (8003508 <Menu_Init+0x258>)
 8003308:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800330a:	6193      	str	r3, [r2, #24]
	items[0].updateScreen_down = p_print_rows_on_oled_if_down;
 800330c:	4a7e      	ldr	r2, [pc, #504]	; (8003508 <Menu_Init+0x258>)
 800330e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003310:	61d3      	str	r3, [r2, #28]
	items[0].makeAction = 0;
 8003312:	4b7d      	ldr	r3, [pc, #500]	; (8003508 <Menu_Init+0x258>)
 8003314:	2200      	movs	r2, #0
 8003316:	621a      	str	r2, [r3, #32]

	items[1].up = &items[0];
 8003318:	4b7b      	ldr	r3, [pc, #492]	; (8003508 <Menu_Init+0x258>)
 800331a:	4a7b      	ldr	r2, [pc, #492]	; (8003508 <Menu_Init+0x258>)
 800331c:	625a      	str	r2, [r3, #36]	; 0x24
	items[1].down = &items[2];
 800331e:	4b7a      	ldr	r3, [pc, #488]	; (8003508 <Menu_Init+0x258>)
 8003320:	4a7d      	ldr	r2, [pc, #500]	; (8003518 <Menu_Init+0x268>)
 8003322:	629a      	str	r2, [r3, #40]	; 0x28
	items[1].child = &items_menu_2[0];
 8003324:	4b78      	ldr	r3, [pc, #480]	; (8003508 <Menu_Init+0x258>)
 8003326:	4a7d      	ldr	r2, [pc, #500]	; (800351c <Menu_Init+0x26c>)
 8003328:	62da      	str	r2, [r3, #44]	; 0x2c
	items[1].parent = 0;
 800332a:	4b77      	ldr	r3, [pc, #476]	; (8003508 <Menu_Init+0x258>)
 800332c:	2200      	movs	r2, #0
 800332e:	631a      	str	r2, [r3, #48]	; 0x30
	items[1].id = 2;
 8003330:	4b75      	ldr	r3, [pc, #468]	; (8003508 <Menu_Init+0x258>)
 8003332:	2202      	movs	r2, #2
 8003334:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	items[1].name = "NRF24L01";
 8003338:	4b73      	ldr	r3, [pc, #460]	; (8003508 <Menu_Init+0x258>)
 800333a:	4a79      	ldr	r2, [pc, #484]	; (8003520 <Menu_Init+0x270>)
 800333c:	639a      	str	r2, [r3, #56]	; 0x38
	items[1].updateScreen_up = p_print_rows_on_oled_if_up;
 800333e:	4a72      	ldr	r2, [pc, #456]	; (8003508 <Menu_Init+0x258>)
 8003340:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003342:	63d3      	str	r3, [r2, #60]	; 0x3c
	items[1].updateScreen_down = p_print_rows_on_oled_if_down;
 8003344:	4a70      	ldr	r2, [pc, #448]	; (8003508 <Menu_Init+0x258>)
 8003346:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003348:	6413      	str	r3, [r2, #64]	; 0x40
	items[1].makeAction = 0;
 800334a:	4b6f      	ldr	r3, [pc, #444]	; (8003508 <Menu_Init+0x258>)
 800334c:	2200      	movs	r2, #0
 800334e:	645a      	str	r2, [r3, #68]	; 0x44

	items[2].up = &items[1];
 8003350:	4b6d      	ldr	r3, [pc, #436]	; (8003508 <Menu_Init+0x258>)
 8003352:	4a6e      	ldr	r2, [pc, #440]	; (800350c <Menu_Init+0x25c>)
 8003354:	649a      	str	r2, [r3, #72]	; 0x48
	items[2].down = 0;
 8003356:	4b6c      	ldr	r3, [pc, #432]	; (8003508 <Menu_Init+0x258>)
 8003358:	2200      	movs	r2, #0
 800335a:	64da      	str	r2, [r3, #76]	; 0x4c
	items[2].child = &items_menu_3[0];
 800335c:	4b6a      	ldr	r3, [pc, #424]	; (8003508 <Menu_Init+0x258>)
 800335e:	4a71      	ldr	r2, [pc, #452]	; (8003524 <Menu_Init+0x274>)
 8003360:	651a      	str	r2, [r3, #80]	; 0x50
	items[2].parent = 0;
 8003362:	4b69      	ldr	r3, [pc, #420]	; (8003508 <Menu_Init+0x258>)
 8003364:	2200      	movs	r2, #0
 8003366:	655a      	str	r2, [r3, #84]	; 0x54
	items[2].id = 3;
 8003368:	4b67      	ldr	r3, [pc, #412]	; (8003508 <Menu_Init+0x258>)
 800336a:	2203      	movs	r2, #3
 800336c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	items[2].name = "AM2302 sensor";
 8003370:	4b65      	ldr	r3, [pc, #404]	; (8003508 <Menu_Init+0x258>)
 8003372:	4a6d      	ldr	r2, [pc, #436]	; (8003528 <Menu_Init+0x278>)
 8003374:	65da      	str	r2, [r3, #92]	; 0x5c
	items[2].updateScreen_up = p_print_rows_on_oled_if_up;
 8003376:	4a64      	ldr	r2, [pc, #400]	; (8003508 <Menu_Init+0x258>)
 8003378:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800337a:	6613      	str	r3, [r2, #96]	; 0x60
	items[2].updateScreen_down = p_print_rows_on_oled_if_down;
 800337c:	4a62      	ldr	r2, [pc, #392]	; (8003508 <Menu_Init+0x258>)
 800337e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003380:	6653      	str	r3, [r2, #100]	; 0x64
	items[2].makeAction = 0;
 8003382:	4b61      	ldr	r3, [pc, #388]	; (8003508 <Menu_Init+0x258>)
 8003384:	2200      	movs	r2, #0
 8003386:	669a      	str	r2, [r3, #104]	; 0x68

	///////////////////////////////////////////////////////////////////
	// Creating LoRa menu
	items_menu_1[0].up = 0;
 8003388:	4b61      	ldr	r3, [pc, #388]	; (8003510 <Menu_Init+0x260>)
 800338a:	2200      	movs	r2, #0
 800338c:	601a      	str	r2, [r3, #0]
	items_menu_1[0].down = &items_menu_1[1];
 800338e:	4b60      	ldr	r3, [pc, #384]	; (8003510 <Menu_Init+0x260>)
 8003390:	4a66      	ldr	r2, [pc, #408]	; (800352c <Menu_Init+0x27c>)
 8003392:	605a      	str	r2, [r3, #4]
	items_menu_1[0].id = 1;
 8003394:	4b5e      	ldr	r3, [pc, #376]	; (8003510 <Menu_Init+0x260>)
 8003396:	2201      	movs	r2, #1
 8003398:	741a      	strb	r2, [r3, #16]
	items_menu_1[0].child = 0;
 800339a:	4b5d      	ldr	r3, [pc, #372]	; (8003510 <Menu_Init+0x260>)
 800339c:	2200      	movs	r2, #0
 800339e:	609a      	str	r2, [r3, #8]
	items_menu_1[0].parent = &items[0];
 80033a0:	4b5b      	ldr	r3, [pc, #364]	; (8003510 <Menu_Init+0x260>)
 80033a2:	4a59      	ldr	r2, [pc, #356]	; (8003508 <Menu_Init+0x258>)
 80033a4:	60da      	str	r2, [r3, #12]
	items_menu_1[0].name = "LoRa RX";
 80033a6:	4b5a      	ldr	r3, [pc, #360]	; (8003510 <Menu_Init+0x260>)
 80033a8:	4a61      	ldr	r2, [pc, #388]	; (8003530 <Menu_Init+0x280>)
 80033aa:	615a      	str	r2, [r3, #20]
	items_menu_1[0].updateScreen_up = p_print_rows_on_oled_if_up;
 80033ac:	4a58      	ldr	r2, [pc, #352]	; (8003510 <Menu_Init+0x260>)
 80033ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033b0:	6193      	str	r3, [r2, #24]
	items_menu_1[0].updateScreen_down = p_print_rows_on_oled_if_down;
 80033b2:	4a57      	ldr	r2, [pc, #348]	; (8003510 <Menu_Init+0x260>)
 80033b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033b6:	61d3      	str	r3, [r2, #28]
	items_menu_1[0].makeAction = p_lora_rx_mode;
 80033b8:	4a55      	ldr	r2, [pc, #340]	; (8003510 <Menu_Init+0x260>)
 80033ba:	6a3b      	ldr	r3, [r7, #32]
 80033bc:	6213      	str	r3, [r2, #32]

	items_menu_1[1].up = &items_menu_1[0];
 80033be:	4b54      	ldr	r3, [pc, #336]	; (8003510 <Menu_Init+0x260>)
 80033c0:	4a53      	ldr	r2, [pc, #332]	; (8003510 <Menu_Init+0x260>)
 80033c2:	625a      	str	r2, [r3, #36]	; 0x24
	items_menu_1[1].down = &items_menu_1[2];
 80033c4:	4b52      	ldr	r3, [pc, #328]	; (8003510 <Menu_Init+0x260>)
 80033c6:	4a5b      	ldr	r2, [pc, #364]	; (8003534 <Menu_Init+0x284>)
 80033c8:	629a      	str	r2, [r3, #40]	; 0x28
	items_menu_1[1].child = &items_menu_1_1[0];
 80033ca:	4b51      	ldr	r3, [pc, #324]	; (8003510 <Menu_Init+0x260>)
 80033cc:	4a5a      	ldr	r2, [pc, #360]	; (8003538 <Menu_Init+0x288>)
 80033ce:	62da      	str	r2, [r3, #44]	; 0x2c
	items_menu_1[1].parent = &items[0];
 80033d0:	4b4f      	ldr	r3, [pc, #316]	; (8003510 <Menu_Init+0x260>)
 80033d2:	4a4d      	ldr	r2, [pc, #308]	; (8003508 <Menu_Init+0x258>)
 80033d4:	631a      	str	r2, [r3, #48]	; 0x30
	items_menu_1[1].id = 2;
 80033d6:	4b4e      	ldr	r3, [pc, #312]	; (8003510 <Menu_Init+0x260>)
 80033d8:	2202      	movs	r2, #2
 80033da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	items_menu_1[1].name = "LoRa TX";
 80033de:	4b4c      	ldr	r3, [pc, #304]	; (8003510 <Menu_Init+0x260>)
 80033e0:	4a56      	ldr	r2, [pc, #344]	; (800353c <Menu_Init+0x28c>)
 80033e2:	639a      	str	r2, [r3, #56]	; 0x38
	items_menu_1[1].updateScreen_up = p_print_rows_on_oled_if_up;
 80033e4:	4a4a      	ldr	r2, [pc, #296]	; (8003510 <Menu_Init+0x260>)
 80033e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033e8:	63d3      	str	r3, [r2, #60]	; 0x3c
	items_menu_1[1].updateScreen_down = p_print_rows_on_oled_if_down;
 80033ea:	4a49      	ldr	r2, [pc, #292]	; (8003510 <Menu_Init+0x260>)
 80033ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033ee:	6413      	str	r3, [r2, #64]	; 0x40
	items_menu_1[1].makeAction = 0;
 80033f0:	4b47      	ldr	r3, [pc, #284]	; (8003510 <Menu_Init+0x260>)
 80033f2:	2200      	movs	r2, #0
 80033f4:	645a      	str	r2, [r3, #68]	; 0x44

	items_menu_1[2].up = &items_menu_1[1];
 80033f6:	4b46      	ldr	r3, [pc, #280]	; (8003510 <Menu_Init+0x260>)
 80033f8:	4a4c      	ldr	r2, [pc, #304]	; (800352c <Menu_Init+0x27c>)
 80033fa:	649a      	str	r2, [r3, #72]	; 0x48
	items_menu_1[2].down = 0;
 80033fc:	4b44      	ldr	r3, [pc, #272]	; (8003510 <Menu_Init+0x260>)
 80033fe:	2200      	movs	r2, #0
 8003400:	64da      	str	r2, [r3, #76]	; 0x4c
	items_menu_1[2].child = 0;
 8003402:	4b43      	ldr	r3, [pc, #268]	; (8003510 <Menu_Init+0x260>)
 8003404:	2200      	movs	r2, #0
 8003406:	651a      	str	r2, [r3, #80]	; 0x50
	items_menu_1[2].parent = &items[0];
 8003408:	4b41      	ldr	r3, [pc, #260]	; (8003510 <Menu_Init+0x260>)
 800340a:	4a3f      	ldr	r2, [pc, #252]	; (8003508 <Menu_Init+0x258>)
 800340c:	655a      	str	r2, [r3, #84]	; 0x54
	items_menu_1[2].id = 3;
 800340e:	4b40      	ldr	r3, [pc, #256]	; (8003510 <Menu_Init+0x260>)
 8003410:	2203      	movs	r2, #3
 8003412:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	items_menu_1[2].name = "EXIT";						// Name of item
 8003416:	4b3e      	ldr	r3, [pc, #248]	; (8003510 <Menu_Init+0x260>)
 8003418:	4a49      	ldr	r2, [pc, #292]	; (8003540 <Menu_Init+0x290>)
 800341a:	65da      	str	r2, [r3, #92]	; 0x5c
	items_menu_1[2].updateScreen_up = p_print_rows_on_oled_if_up;
 800341c:	4a3c      	ldr	r2, [pc, #240]	; (8003510 <Menu_Init+0x260>)
 800341e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003420:	6613      	str	r3, [r2, #96]	; 0x60
	items_menu_1[2].updateScreen_down = p_print_rows_on_oled_if_down;
 8003422:	4a3b      	ldr	r2, [pc, #236]	; (8003510 <Menu_Init+0x260>)
 8003424:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003426:	6653      	str	r3, [r2, #100]	; 0x64
	items_menu_1[2].makeAction = p_return_from_menu;
 8003428:	4a39      	ldr	r2, [pc, #228]	; (8003510 <Menu_Init+0x260>)
 800342a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800342c:	6693      	str	r3, [r2, #104]	; 0x68


	//items_menu_1_1[0] // <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
	items_menu_1_1[0].up = 0;
 800342e:	4b42      	ldr	r3, [pc, #264]	; (8003538 <Menu_Init+0x288>)
 8003430:	2200      	movs	r2, #0
 8003432:	601a      	str	r2, [r3, #0]
	items_menu_1_1[0].down = &items_menu_1_1[1];
 8003434:	4b40      	ldr	r3, [pc, #256]	; (8003538 <Menu_Init+0x288>)
 8003436:	4a43      	ldr	r2, [pc, #268]	; (8003544 <Menu_Init+0x294>)
 8003438:	605a      	str	r2, [r3, #4]
	items_menu_1_1[0].child = 0;
 800343a:	4b3f      	ldr	r3, [pc, #252]	; (8003538 <Menu_Init+0x288>)
 800343c:	2200      	movs	r2, #0
 800343e:	609a      	str	r2, [r3, #8]
	items_menu_1_1[0].parent = &items_menu_1[0];
 8003440:	4b3d      	ldr	r3, [pc, #244]	; (8003538 <Menu_Init+0x288>)
 8003442:	4a33      	ldr	r2, [pc, #204]	; (8003510 <Menu_Init+0x260>)
 8003444:	60da      	str	r2, [r3, #12]
	items_menu_1_1[0].id = 1;
 8003446:	4b3c      	ldr	r3, [pc, #240]	; (8003538 <Menu_Init+0x288>)
 8003448:	2201      	movs	r2, #1
 800344a:	741a      	strb	r2, [r3, #16]
	items_menu_1_1[0].name = "TX Test data";
 800344c:	4b3a      	ldr	r3, [pc, #232]	; (8003538 <Menu_Init+0x288>)
 800344e:	4a3e      	ldr	r2, [pc, #248]	; (8003548 <Menu_Init+0x298>)
 8003450:	615a      	str	r2, [r3, #20]
	items_menu_1_1[0].updateScreen_up = p_print_rows_on_oled_if_up;
 8003452:	4a39      	ldr	r2, [pc, #228]	; (8003538 <Menu_Init+0x288>)
 8003454:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003456:	6193      	str	r3, [r2, #24]
	items_menu_1_1[0].updateScreen_down = p_print_rows_on_oled_if_down;
 8003458:	4a37      	ldr	r2, [pc, #220]	; (8003538 <Menu_Init+0x288>)
 800345a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800345c:	61d3      	str	r3, [r2, #28]
	items_menu_1_1[0].makeAction = p_lora_tx_mode;
 800345e:	4a36      	ldr	r2, [pc, #216]	; (8003538 <Menu_Init+0x288>)
 8003460:	69fb      	ldr	r3, [r7, #28]
 8003462:	6213      	str	r3, [r2, #32]

	items_menu_1_1[1].up = &items_menu_1_1[0];
 8003464:	4b34      	ldr	r3, [pc, #208]	; (8003538 <Menu_Init+0x288>)
 8003466:	4a34      	ldr	r2, [pc, #208]	; (8003538 <Menu_Init+0x288>)
 8003468:	625a      	str	r2, [r3, #36]	; 0x24
	items_menu_1_1[1].down = &items_menu_1_1[2];
 800346a:	4b33      	ldr	r3, [pc, #204]	; (8003538 <Menu_Init+0x288>)
 800346c:	4a37      	ldr	r2, [pc, #220]	; (800354c <Menu_Init+0x29c>)
 800346e:	629a      	str	r2, [r3, #40]	; 0x28
	items_menu_1_1[1].child = 0;
 8003470:	4b31      	ldr	r3, [pc, #196]	; (8003538 <Menu_Init+0x288>)
 8003472:	2200      	movs	r2, #0
 8003474:	62da      	str	r2, [r3, #44]	; 0x2c
	items_menu_1_1[1].parent = &items_menu_1[0];
 8003476:	4b30      	ldr	r3, [pc, #192]	; (8003538 <Menu_Init+0x288>)
 8003478:	4a25      	ldr	r2, [pc, #148]	; (8003510 <Menu_Init+0x260>)
 800347a:	631a      	str	r2, [r3, #48]	; 0x30
	items_menu_1_1[1].id = 2;
 800347c:	4b2e      	ldr	r3, [pc, #184]	; (8003538 <Menu_Init+0x288>)
 800347e:	2202      	movs	r2, #2
 8003480:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	items_menu_1_1[1].name = "TX T & H";
 8003484:	4b2c      	ldr	r3, [pc, #176]	; (8003538 <Menu_Init+0x288>)
 8003486:	4a32      	ldr	r2, [pc, #200]	; (8003550 <Menu_Init+0x2a0>)
 8003488:	639a      	str	r2, [r3, #56]	; 0x38
	items_menu_1_1[1].updateScreen_up = p_print_rows_on_oled_if_up;
 800348a:	4a2b      	ldr	r2, [pc, #172]	; (8003538 <Menu_Init+0x288>)
 800348c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800348e:	63d3      	str	r3, [r2, #60]	; 0x3c
	items_menu_1_1[1].updateScreen_down = p_print_rows_on_oled_if_down;
 8003490:	4a29      	ldr	r2, [pc, #164]	; (8003538 <Menu_Init+0x288>)
 8003492:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003494:	6413      	str	r3, [r2, #64]	; 0x40
	items_menu_1_1[1].makeAction = p_lora_tx_mode_send_T_and_H;       /// TRAN string   <<<<<<<<<<<<<<
 8003496:	4a28      	ldr	r2, [pc, #160]	; (8003538 <Menu_Init+0x288>)
 8003498:	69bb      	ldr	r3, [r7, #24]
 800349a:	6453      	str	r3, [r2, #68]	; 0x44

	items_menu_1_1[2].up = &items_menu_1_1[1];
 800349c:	4b26      	ldr	r3, [pc, #152]	; (8003538 <Menu_Init+0x288>)
 800349e:	4a29      	ldr	r2, [pc, #164]	; (8003544 <Menu_Init+0x294>)
 80034a0:	649a      	str	r2, [r3, #72]	; 0x48
	items_menu_1_1[2].down = 0;
 80034a2:	4b25      	ldr	r3, [pc, #148]	; (8003538 <Menu_Init+0x288>)
 80034a4:	2200      	movs	r2, #0
 80034a6:	64da      	str	r2, [r3, #76]	; 0x4c
	items_menu_1_1[2].child = 0;
 80034a8:	4b23      	ldr	r3, [pc, #140]	; (8003538 <Menu_Init+0x288>)
 80034aa:	2200      	movs	r2, #0
 80034ac:	651a      	str	r2, [r3, #80]	; 0x50
	items_menu_1_1[2].parent = &items_menu_1[0];
 80034ae:	4b22      	ldr	r3, [pc, #136]	; (8003538 <Menu_Init+0x288>)
 80034b0:	4a17      	ldr	r2, [pc, #92]	; (8003510 <Menu_Init+0x260>)
 80034b2:	655a      	str	r2, [r3, #84]	; 0x54
	items_menu_1_1[2].id = 3;
 80034b4:	4b20      	ldr	r3, [pc, #128]	; (8003538 <Menu_Init+0x288>)
 80034b6:	2203      	movs	r2, #3
 80034b8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	items_menu_1_1[2].name = "EXIT";
 80034bc:	4b1e      	ldr	r3, [pc, #120]	; (8003538 <Menu_Init+0x288>)
 80034be:	4a20      	ldr	r2, [pc, #128]	; (8003540 <Menu_Init+0x290>)
 80034c0:	65da      	str	r2, [r3, #92]	; 0x5c
	items_menu_1_1[2].updateScreen_up = p_print_rows_on_oled_if_up;
 80034c2:	4a1d      	ldr	r2, [pc, #116]	; (8003538 <Menu_Init+0x288>)
 80034c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034c6:	6613      	str	r3, [r2, #96]	; 0x60
	items_menu_1_1[2].updateScreen_down = p_print_rows_on_oled_if_down;
 80034c8:	4a1b      	ldr	r2, [pc, #108]	; (8003538 <Menu_Init+0x288>)
 80034ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034cc:	6653      	str	r3, [r2, #100]	; 0x64
	items_menu_1_1[2].makeAction = p_return_from_menu;
 80034ce:	4a1a      	ldr	r2, [pc, #104]	; (8003538 <Menu_Init+0x288>)
 80034d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034d2:	6693      	str	r3, [r2, #104]	; 0x68

	///////////////////////////////////////////////////////////////////
	// Creating NRF menu
	items_menu_2[0].up = 0;
 80034d4:	4b11      	ldr	r3, [pc, #68]	; (800351c <Menu_Init+0x26c>)
 80034d6:	2200      	movs	r2, #0
 80034d8:	601a      	str	r2, [r3, #0]
 80034da:	e03b      	b.n	8003554 <Menu_Init+0x2a4>
 80034dc:	08003a19 	.word	0x08003a19
 80034e0:	08003b11 	.word	0x08003b11
 80034e4:	08003e7d 	.word	0x08003e7d
 80034e8:	08003ed1 	.word	0x08003ed1
 80034ec:	08003f6d 	.word	0x08003f6d
 80034f0:	08004009 	.word	0x08004009
 80034f4:	08004155 	.word	0x08004155
 80034f8:	080040a5 	.word	0x080040a5
 80034fc:	0800422d 	.word	0x0800422d
 8003500:	08004539 	.word	0x08004539
 8003504:	08004821 	.word	0x08004821
 8003508:	200008e0 	.word	0x200008e0
 800350c:	20000904 	.word	0x20000904
 8003510:	200007e4 	.word	0x200007e4
 8003514:	08008b64 	.word	0x08008b64
 8003518:	20000928 	.word	0x20000928
 800351c:	20000778 	.word	0x20000778
 8003520:	08008b70 	.word	0x08008b70
 8003524:	20000850 	.word	0x20000850
 8003528:	08008b7c 	.word	0x08008b7c
 800352c:	20000808 	.word	0x20000808
 8003530:	08008b8c 	.word	0x08008b8c
 8003534:	2000082c 	.word	0x2000082c
 8003538:	2000094c 	.word	0x2000094c
 800353c:	08008b94 	.word	0x08008b94
 8003540:	08008b9c 	.word	0x08008b9c
 8003544:	20000970 	.word	0x20000970
 8003548:	08008ba4 	.word	0x08008ba4
 800354c:	20000994 	.word	0x20000994
 8003550:	08008bb4 	.word	0x08008bb4
	items_menu_2[0].down = &items_menu_2[1];
 8003554:	4b63      	ldr	r3, [pc, #396]	; (80036e4 <Menu_Init+0x434>)
 8003556:	4a64      	ldr	r2, [pc, #400]	; (80036e8 <Menu_Init+0x438>)
 8003558:	605a      	str	r2, [r3, #4]
	items_menu_2[0].child = 0;
 800355a:	4b62      	ldr	r3, [pc, #392]	; (80036e4 <Menu_Init+0x434>)
 800355c:	2200      	movs	r2, #0
 800355e:	609a      	str	r2, [r3, #8]
	items_menu_2[0].parent = &items[1];
 8003560:	4b60      	ldr	r3, [pc, #384]	; (80036e4 <Menu_Init+0x434>)
 8003562:	4a62      	ldr	r2, [pc, #392]	; (80036ec <Menu_Init+0x43c>)
 8003564:	60da      	str	r2, [r3, #12]
	items_menu_2[0].id = 1;
 8003566:	4b5f      	ldr	r3, [pc, #380]	; (80036e4 <Menu_Init+0x434>)
 8003568:	2201      	movs	r2, #1
 800356a:	741a      	strb	r2, [r3, #16]
	items_menu_2[0].name = "NRF RX";						// Name of item
 800356c:	4b5d      	ldr	r3, [pc, #372]	; (80036e4 <Menu_Init+0x434>)
 800356e:	4a60      	ldr	r2, [pc, #384]	; (80036f0 <Menu_Init+0x440>)
 8003570:	615a      	str	r2, [r3, #20]
	items_menu_2[0].updateScreen_up = p_print_rows_on_oled_if_up;
 8003572:	4a5c      	ldr	r2, [pc, #368]	; (80036e4 <Menu_Init+0x434>)
 8003574:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003576:	6193      	str	r3, [r2, #24]
	items_menu_2[0].updateScreen_down = p_print_rows_on_oled_if_down;
 8003578:	4a5a      	ldr	r2, [pc, #360]	; (80036e4 <Menu_Init+0x434>)
 800357a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800357c:	61d3      	str	r3, [r2, #28]
	items_menu_2[0].makeAction = p_nrf_rx_mode;
 800357e:	4a59      	ldr	r2, [pc, #356]	; (80036e4 <Menu_Init+0x434>)
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	6213      	str	r3, [r2, #32]

	items_menu_2[1].up = &items_menu_2[0];
 8003584:	4b57      	ldr	r3, [pc, #348]	; (80036e4 <Menu_Init+0x434>)
 8003586:	4a57      	ldr	r2, [pc, #348]	; (80036e4 <Menu_Init+0x434>)
 8003588:	625a      	str	r2, [r3, #36]	; 0x24
	items_menu_2[1].down = &items_menu_2[2];
 800358a:	4b56      	ldr	r3, [pc, #344]	; (80036e4 <Menu_Init+0x434>)
 800358c:	4a59      	ldr	r2, [pc, #356]	; (80036f4 <Menu_Init+0x444>)
 800358e:	629a      	str	r2, [r3, #40]	; 0x28
	items_menu_2[1].child = 0;
 8003590:	4b54      	ldr	r3, [pc, #336]	; (80036e4 <Menu_Init+0x434>)
 8003592:	2200      	movs	r2, #0
 8003594:	62da      	str	r2, [r3, #44]	; 0x2c
	items_menu_2[1].parent = &items[1];
 8003596:	4b53      	ldr	r3, [pc, #332]	; (80036e4 <Menu_Init+0x434>)
 8003598:	4a54      	ldr	r2, [pc, #336]	; (80036ec <Menu_Init+0x43c>)
 800359a:	631a      	str	r2, [r3, #48]	; 0x30
	items_menu_2[1].id = 2;
 800359c:	4b51      	ldr	r3, [pc, #324]	; (80036e4 <Menu_Init+0x434>)
 800359e:	2202      	movs	r2, #2
 80035a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	items_menu_2[1].name = "NRF TX";						// Name of item
 80035a4:	4b4f      	ldr	r3, [pc, #316]	; (80036e4 <Menu_Init+0x434>)
 80035a6:	4a54      	ldr	r2, [pc, #336]	; (80036f8 <Menu_Init+0x448>)
 80035a8:	639a      	str	r2, [r3, #56]	; 0x38
	items_menu_2[1].updateScreen_up = p_print_rows_on_oled_if_up;
 80035aa:	4a4e      	ldr	r2, [pc, #312]	; (80036e4 <Menu_Init+0x434>)
 80035ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035ae:	63d3      	str	r3, [r2, #60]	; 0x3c
	items_menu_2[1].updateScreen_down = p_print_rows_on_oled_if_down;
 80035b0:	4a4c      	ldr	r2, [pc, #304]	; (80036e4 <Menu_Init+0x434>)
 80035b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035b4:	6413      	str	r3, [r2, #64]	; 0x40
	items_menu_2[1].makeAction = p_nrf_tx_mode;
 80035b6:	4a4b      	ldr	r2, [pc, #300]	; (80036e4 <Menu_Init+0x434>)
 80035b8:	697b      	ldr	r3, [r7, #20]
 80035ba:	6453      	str	r3, [r2, #68]	; 0x44

	items_menu_2[2].up = &items_menu_2[1];
 80035bc:	4b49      	ldr	r3, [pc, #292]	; (80036e4 <Menu_Init+0x434>)
 80035be:	4a4a      	ldr	r2, [pc, #296]	; (80036e8 <Menu_Init+0x438>)
 80035c0:	649a      	str	r2, [r3, #72]	; 0x48
	items_menu_2[2].down = 0;
 80035c2:	4b48      	ldr	r3, [pc, #288]	; (80036e4 <Menu_Init+0x434>)
 80035c4:	2200      	movs	r2, #0
 80035c6:	64da      	str	r2, [r3, #76]	; 0x4c
	items_menu_2[2].child = 0;
 80035c8:	4b46      	ldr	r3, [pc, #280]	; (80036e4 <Menu_Init+0x434>)
 80035ca:	2200      	movs	r2, #0
 80035cc:	651a      	str	r2, [r3, #80]	; 0x50
	items_menu_2[2].parent = &items[1];
 80035ce:	4b45      	ldr	r3, [pc, #276]	; (80036e4 <Menu_Init+0x434>)
 80035d0:	4a46      	ldr	r2, [pc, #280]	; (80036ec <Menu_Init+0x43c>)
 80035d2:	655a      	str	r2, [r3, #84]	; 0x54
	items_menu_2[2].id = 3;
 80035d4:	4b43      	ldr	r3, [pc, #268]	; (80036e4 <Menu_Init+0x434>)
 80035d6:	2203      	movs	r2, #3
 80035d8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	items_menu_2[2].name = "EXIT";						// Name of item
 80035dc:	4b41      	ldr	r3, [pc, #260]	; (80036e4 <Menu_Init+0x434>)
 80035de:	4a47      	ldr	r2, [pc, #284]	; (80036fc <Menu_Init+0x44c>)
 80035e0:	65da      	str	r2, [r3, #92]	; 0x5c
	items_menu_2[2].updateScreen_up = p_print_rows_on_oled_if_up;
 80035e2:	4a40      	ldr	r2, [pc, #256]	; (80036e4 <Menu_Init+0x434>)
 80035e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035e6:	6613      	str	r3, [r2, #96]	; 0x60
	items_menu_2[2].updateScreen_down = p_print_rows_on_oled_if_down;
 80035e8:	4a3e      	ldr	r2, [pc, #248]	; (80036e4 <Menu_Init+0x434>)
 80035ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035ec:	6653      	str	r3, [r2, #100]	; 0x64
	items_menu_2[2].makeAction = p_return_from_menu;
 80035ee:	4a3d      	ldr	r2, [pc, #244]	; (80036e4 <Menu_Init+0x434>)
 80035f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035f2:	6693      	str	r3, [r2, #104]	; 0x68

	///////////////////////////////////////////////////////////////////
	// Creating sensor menu
	items_menu_3[0].up = 0;
 80035f4:	4b42      	ldr	r3, [pc, #264]	; (8003700 <Menu_Init+0x450>)
 80035f6:	2200      	movs	r2, #0
 80035f8:	601a      	str	r2, [r3, #0]
	items_menu_3[0].down = &items_menu_3[1];
 80035fa:	4b41      	ldr	r3, [pc, #260]	; (8003700 <Menu_Init+0x450>)
 80035fc:	4a41      	ldr	r2, [pc, #260]	; (8003704 <Menu_Init+0x454>)
 80035fe:	605a      	str	r2, [r3, #4]
	items_menu_3[0].child = 0;
 8003600:	4b3f      	ldr	r3, [pc, #252]	; (8003700 <Menu_Init+0x450>)
 8003602:	2200      	movs	r2, #0
 8003604:	609a      	str	r2, [r3, #8]
	items_menu_3[0].parent = &items[2];
 8003606:	4b3e      	ldr	r3, [pc, #248]	; (8003700 <Menu_Init+0x450>)
 8003608:	4a3f      	ldr	r2, [pc, #252]	; (8003708 <Menu_Init+0x458>)
 800360a:	60da      	str	r2, [r3, #12]
	items_menu_3[0].id = 1;
 800360c:	4b3c      	ldr	r3, [pc, #240]	; (8003700 <Menu_Init+0x450>)
 800360e:	2201      	movs	r2, #1
 8003610:	741a      	strb	r2, [r3, #16]
	items_menu_3[0].name = "Measure T & H";						// Name of item
 8003612:	4b3b      	ldr	r3, [pc, #236]	; (8003700 <Menu_Init+0x450>)
 8003614:	4a3d      	ldr	r2, [pc, #244]	; (800370c <Menu_Init+0x45c>)
 8003616:	615a      	str	r2, [r3, #20]
	items_menu_3[0].updateScreen_up = p_print_rows_on_oled_if_up;
 8003618:	4a39      	ldr	r2, [pc, #228]	; (8003700 <Menu_Init+0x450>)
 800361a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800361c:	6193      	str	r3, [r2, #24]
	items_menu_3[0].updateScreen_down = p_print_rows_on_oled_if_down;
 800361e:	4a38      	ldr	r2, [pc, #224]	; (8003700 <Menu_Init+0x450>)
 8003620:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003622:	61d3      	str	r3, [r2, #28]
	items_menu_3[0].makeAction = p_am2302_measure;
 8003624:	4a36      	ldr	r2, [pc, #216]	; (8003700 <Menu_Init+0x450>)
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	6213      	str	r3, [r2, #32]

	items_menu_3[1].up = &items_menu_3[0];
 800362a:	4b35      	ldr	r3, [pc, #212]	; (8003700 <Menu_Init+0x450>)
 800362c:	4a34      	ldr	r2, [pc, #208]	; (8003700 <Menu_Init+0x450>)
 800362e:	625a      	str	r2, [r3, #36]	; 0x24
	items_menu_3[1].down = &items_menu_3[2];
 8003630:	4b33      	ldr	r3, [pc, #204]	; (8003700 <Menu_Init+0x450>)
 8003632:	4a37      	ldr	r2, [pc, #220]	; (8003710 <Menu_Init+0x460>)
 8003634:	629a      	str	r2, [r3, #40]	; 0x28
	items_menu_3[1].child = 0;
 8003636:	4b32      	ldr	r3, [pc, #200]	; (8003700 <Menu_Init+0x450>)
 8003638:	2200      	movs	r2, #0
 800363a:	62da      	str	r2, [r3, #44]	; 0x2c
	items_menu_3[1].parent = &items[2];
 800363c:	4b30      	ldr	r3, [pc, #192]	; (8003700 <Menu_Init+0x450>)
 800363e:	4a32      	ldr	r2, [pc, #200]	; (8003708 <Menu_Init+0x458>)
 8003640:	631a      	str	r2, [r3, #48]	; 0x30
	items_menu_3[1].id = 2;
 8003642:	4b2f      	ldr	r3, [pc, #188]	; (8003700 <Menu_Init+0x450>)
 8003644:	2202      	movs	r2, #2
 8003646:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	items_menu_3[1].name = "Per Meas: ON";						// Name of item
 800364a:	4b2d      	ldr	r3, [pc, #180]	; (8003700 <Menu_Init+0x450>)
 800364c:	4a31      	ldr	r2, [pc, #196]	; (8003714 <Menu_Init+0x464>)
 800364e:	639a      	str	r2, [r3, #56]	; 0x38
	items_menu_3[1].updateScreen_up = p_print_rows_on_oled_if_up;
 8003650:	4a2b      	ldr	r2, [pc, #172]	; (8003700 <Menu_Init+0x450>)
 8003652:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003654:	63d3      	str	r3, [r2, #60]	; 0x3c
	items_menu_3[1].updateScreen_down = p_print_rows_on_oled_if_down;
 8003656:	4a2a      	ldr	r2, [pc, #168]	; (8003700 <Menu_Init+0x450>)
 8003658:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800365a:	6413      	str	r3, [r2, #64]	; 0x40
	items_menu_3[1].makeAction = p_periodic_measurement_am2302_on;
 800365c:	4a28      	ldr	r2, [pc, #160]	; (8003700 <Menu_Init+0x450>)
 800365e:	68bb      	ldr	r3, [r7, #8]
 8003660:	6453      	str	r3, [r2, #68]	; 0x44

	items_menu_3[2].up = &items_menu_3[1];
 8003662:	4b27      	ldr	r3, [pc, #156]	; (8003700 <Menu_Init+0x450>)
 8003664:	4a27      	ldr	r2, [pc, #156]	; (8003704 <Menu_Init+0x454>)
 8003666:	649a      	str	r2, [r3, #72]	; 0x48
	items_menu_3[2].down = &items_menu_3[3];
 8003668:	4b25      	ldr	r3, [pc, #148]	; (8003700 <Menu_Init+0x450>)
 800366a:	4a2b      	ldr	r2, [pc, #172]	; (8003718 <Menu_Init+0x468>)
 800366c:	64da      	str	r2, [r3, #76]	; 0x4c
	items_menu_3[2].child = 0;
 800366e:	4b24      	ldr	r3, [pc, #144]	; (8003700 <Menu_Init+0x450>)
 8003670:	2200      	movs	r2, #0
 8003672:	651a      	str	r2, [r3, #80]	; 0x50
	items_menu_3[2].parent = &items[2];
 8003674:	4b22      	ldr	r3, [pc, #136]	; (8003700 <Menu_Init+0x450>)
 8003676:	4a24      	ldr	r2, [pc, #144]	; (8003708 <Menu_Init+0x458>)
 8003678:	655a      	str	r2, [r3, #84]	; 0x54
	items_menu_3[2].id = 3;
 800367a:	4b21      	ldr	r3, [pc, #132]	; (8003700 <Menu_Init+0x450>)
 800367c:	2203      	movs	r2, #3
 800367e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	items_menu_3[2].name = "Per Meas: OFF";						// Name of item
 8003682:	4b1f      	ldr	r3, [pc, #124]	; (8003700 <Menu_Init+0x450>)
 8003684:	4a25      	ldr	r2, [pc, #148]	; (800371c <Menu_Init+0x46c>)
 8003686:	65da      	str	r2, [r3, #92]	; 0x5c
	items_menu_3[2].updateScreen_up = p_print_rows_on_oled_if_up;
 8003688:	4a1d      	ldr	r2, [pc, #116]	; (8003700 <Menu_Init+0x450>)
 800368a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800368c:	6613      	str	r3, [r2, #96]	; 0x60
	items_menu_3[2].updateScreen_down = p_print_rows_on_oled_if_down;
 800368e:	4a1c      	ldr	r2, [pc, #112]	; (8003700 <Menu_Init+0x450>)
 8003690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003692:	6653      	str	r3, [r2, #100]	; 0x64
	items_menu_3[2].makeAction = p_periodic_measurement_am2302_off;
 8003694:	4a1a      	ldr	r2, [pc, #104]	; (8003700 <Menu_Init+0x450>)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6693      	str	r3, [r2, #104]	; 0x68

	items_menu_3[3].up = &items_menu_3[2];
 800369a:	4b19      	ldr	r3, [pc, #100]	; (8003700 <Menu_Init+0x450>)
 800369c:	4a1c      	ldr	r2, [pc, #112]	; (8003710 <Menu_Init+0x460>)
 800369e:	66da      	str	r2, [r3, #108]	; 0x6c
	items_menu_3[3].down = 0;
 80036a0:	4b17      	ldr	r3, [pc, #92]	; (8003700 <Menu_Init+0x450>)
 80036a2:	2200      	movs	r2, #0
 80036a4:	671a      	str	r2, [r3, #112]	; 0x70
	items_menu_3[3].child = 0;
 80036a6:	4b16      	ldr	r3, [pc, #88]	; (8003700 <Menu_Init+0x450>)
 80036a8:	2200      	movs	r2, #0
 80036aa:	675a      	str	r2, [r3, #116]	; 0x74
	items_menu_3[3].parent = &items[2];
 80036ac:	4b14      	ldr	r3, [pc, #80]	; (8003700 <Menu_Init+0x450>)
 80036ae:	4a16      	ldr	r2, [pc, #88]	; (8003708 <Menu_Init+0x458>)
 80036b0:	679a      	str	r2, [r3, #120]	; 0x78
	items_menu_3[3].id = 4;
 80036b2:	4b13      	ldr	r3, [pc, #76]	; (8003700 <Menu_Init+0x450>)
 80036b4:	2204      	movs	r2, #4
 80036b6:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
	items_menu_3[3].name = "EXIT";						// Name of item
 80036ba:	4b11      	ldr	r3, [pc, #68]	; (8003700 <Menu_Init+0x450>)
 80036bc:	4a0f      	ldr	r2, [pc, #60]	; (80036fc <Menu_Init+0x44c>)
 80036be:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	items_menu_3[3].updateScreen_up = p_print_rows_on_oled_if_up;
 80036c2:	4a0f      	ldr	r2, [pc, #60]	; (8003700 <Menu_Init+0x450>)
 80036c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036c6:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
	items_menu_3[3].updateScreen_down = p_print_rows_on_oled_if_down;
 80036ca:	4a0d      	ldr	r2, [pc, #52]	; (8003700 <Menu_Init+0x450>)
 80036cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036ce:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	items_menu_3[3].makeAction = p_return_from_menu;
 80036d2:	4a0b      	ldr	r2, [pc, #44]	; (8003700 <Menu_Init+0x450>)
 80036d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036d6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
}
 80036da:	bf00      	nop
 80036dc:	3734      	adds	r7, #52	; 0x34
 80036de:	46bd      	mov	sp, r7
 80036e0:	bc80      	pop	{r7}
 80036e2:	4770      	bx	lr
 80036e4:	20000778 	.word	0x20000778
 80036e8:	2000079c 	.word	0x2000079c
 80036ec:	20000904 	.word	0x20000904
 80036f0:	08008bc0 	.word	0x08008bc0
 80036f4:	200007c0 	.word	0x200007c0
 80036f8:	08008bc8 	.word	0x08008bc8
 80036fc:	08008b9c 	.word	0x08008b9c
 8003700:	20000850 	.word	0x20000850
 8003704:	20000874 	.word	0x20000874
 8003708:	20000928 	.word	0x20000928
 800370c:	08008bd0 	.word	0x08008bd0
 8003710:	20000898 	.word	0x20000898
 8003714:	08008be0 	.word	0x08008be0
 8003718:	200008bc 	.word	0x200008bc
 800371c:	08008bf0 	.word	0x08008bf0

08003720 <menu>:

// ----------------------------------------------------------------------------------------
void menu(void)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	af00      	add	r7, sp, #0
	Menu_Init();									// Init all structures
 8003724:	f7ff fdc4 	bl	80032b0 <Menu_Init>
	print_menu_init();								// Print start menu and scrolingbar
 8003728:	f000 fa74 	bl	8003c14 <print_menu_init>
	HAL_Delay(10);
 800372c:	200a      	movs	r0, #10
 800372e:	f001 f993 	bl	8004a58 <HAL_Delay>

	while(1)
	{
		if(button_processed_status == 1)			// If buttons was pressed
 8003732:	4b0f      	ldr	r3, [pc, #60]	; (8003770 <menu+0x50>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	2b01      	cmp	r3, #1
 8003738:	d1fb      	bne.n	8003732 <menu+0x12>
		{

			button_processed_status = 1;
 800373a:	4b0d      	ldr	r3, [pc, #52]	; (8003770 <menu+0x50>)
 800373c:	2201      	movs	r2, #1
 800373e:	601a      	str	r2, [r3, #0]
			switch (button_status)
 8003740:	4b0c      	ldr	r3, [pc, #48]	; (8003774 <menu+0x54>)
 8003742:	781b      	ldrb	r3, [r3, #0]
 8003744:	2b03      	cmp	r3, #3
 8003746:	d00c      	beq.n	8003762 <menu+0x42>
 8003748:	2b03      	cmp	r3, #3
 800374a:	dc0d      	bgt.n	8003768 <menu+0x48>
 800374c:	2b01      	cmp	r3, #1
 800374e:	d002      	beq.n	8003756 <menu+0x36>
 8003750:	2b02      	cmp	r3, #2
 8003752:	d003      	beq.n	800375c <menu+0x3c>
 8003754:	e008      	b.n	8003768 <menu+0x48>
			{
				case BOTTON_UP:
					up();
 8003756:	f000 f80f 	bl	8003778 <up>
					break;
 800375a:	e005      	b.n	8003768 <menu+0x48>
				case BUTTON_ENTER:
					enter();
 800375c:	f000 f840 	bl	80037e0 <enter>
					break;
 8003760:	e002      	b.n	8003768 <menu+0x48>
				case BUTTON_DOWN:
					down();
 8003762:	f000 f823 	bl	80037ac <down>
					break;
 8003766:	bf00      	nop
			}
			button_status = BOTTON_DOESENT_PRESS;
 8003768:	4b02      	ldr	r3, [pc, #8]	; (8003774 <menu+0x54>)
 800376a:	2200      	movs	r2, #0
 800376c:	701a      	strb	r2, [r3, #0]
		if(button_processed_status == 1)			// If buttons was pressed
 800376e:	e7e0      	b.n	8003732 <menu+0x12>
 8003770:	20000028 	.word	0x20000028
 8003774:	2000059d 	.word	0x2000059d

08003778 <up>:
		}
	}
}
// ----------------------------------------------------------------------------------------
void up(void)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	af00      	add	r7, sp, #0
	if (currentItem->up)
 800377c:	4b0a      	ldr	r3, [pc, #40]	; (80037a8 <up+0x30>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d00d      	beq.n	80037a2 <up+0x2a>
	{
	    currentItem = currentItem->up;
 8003786:	4b08      	ldr	r3, [pc, #32]	; (80037a8 <up+0x30>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4a06      	ldr	r2, [pc, #24]	; (80037a8 <up+0x30>)
 800378e:	6013      	str	r3, [r2, #0]
	    if (currentItem->updateScreen_up )
 8003790:	4b05      	ldr	r3, [pc, #20]	; (80037a8 <up+0x30>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	699b      	ldr	r3, [r3, #24]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d003      	beq.n	80037a2 <up+0x2a>
	    {
	        currentItem->updateScreen_up();
 800379a:	4b03      	ldr	r3, [pc, #12]	; (80037a8 <up+0x30>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	699b      	ldr	r3, [r3, #24]
 80037a0:	4798      	blx	r3
	    }
	}
}
 80037a2:	bf00      	nop
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	20000030 	.word	0x20000030

080037ac <down>:
// ----------------------------------------------------------------------------------------
void down(void)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	af00      	add	r7, sp, #0
	if (currentItem->down)
 80037b0:	4b0a      	ldr	r3, [pc, #40]	; (80037dc <down+0x30>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d00d      	beq.n	80037d6 <down+0x2a>
	{
	    currentItem = currentItem->down;
 80037ba:	4b08      	ldr	r3, [pc, #32]	; (80037dc <down+0x30>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	4a06      	ldr	r2, [pc, #24]	; (80037dc <down+0x30>)
 80037c2:	6013      	str	r3, [r2, #0]
	    if (currentItem->updateScreen_down )
 80037c4:	4b05      	ldr	r3, [pc, #20]	; (80037dc <down+0x30>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	69db      	ldr	r3, [r3, #28]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d003      	beq.n	80037d6 <down+0x2a>
	    {
	        currentItem->updateScreen_down();
 80037ce:	4b03      	ldr	r3, [pc, #12]	; (80037dc <down+0x30>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	69db      	ldr	r3, [r3, #28]
 80037d4:	4798      	blx	r3
	    }
	}
}
 80037d6:	bf00      	nop
 80037d8:	bd80      	pop	{r7, pc}
 80037da:	bf00      	nop
 80037dc:	20000030 	.word	0x20000030

080037e0 <enter>:
// ----------------------------------------------------------------------------------------
void enter(void)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b082      	sub	sp, #8
 80037e4:	af00      	add	r7, sp, #0
	bool status = true;
 80037e6:	2301      	movs	r3, #1
 80037e8:	71fb      	strb	r3, [r7, #7]
	//    "makeAction"   
	if (currentItem->makeAction)
 80037ea:	4b0f      	ldr	r3, [pc, #60]	; (8003828 <enter+0x48>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	6a1b      	ldr	r3, [r3, #32]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d005      	beq.n	8003800 <enter+0x20>
	{
		currentItem->makeAction();
 80037f4:	4b0c      	ldr	r3, [pc, #48]	; (8003828 <enter+0x48>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	6a1b      	ldr	r3, [r3, #32]
 80037fa:	4798      	blx	r3
		status = false;
 80037fc:	2300      	movs	r3, #0
 80037fe:	71fb      	strb	r3, [r7, #7]
	}
	//      "child"  "makeAction"   ,   
	if((currentItem->child) && (status == true))
 8003800:	4b09      	ldr	r3, [pc, #36]	; (8003828 <enter+0x48>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	689b      	ldr	r3, [r3, #8]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d009      	beq.n	800381e <enter+0x3e>
 800380a:	79fb      	ldrb	r3, [r7, #7]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d006      	beq.n	800381e <enter+0x3e>
	{
		currentItem = currentItem->child;
 8003810:	4b05      	ldr	r3, [pc, #20]	; (8003828 <enter+0x48>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	689b      	ldr	r3, [r3, #8]
 8003816:	4a04      	ldr	r2, [pc, #16]	; (8003828 <enter+0x48>)
 8003818:	6013      	str	r3, [r2, #0]
		print_menu_items();
 800381a:	f000 fa91 	bl	8003d40 <print_menu_items>
	}
}
 800381e:	bf00      	nop
 8003820:	3708      	adds	r7, #8
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}
 8003826:	bf00      	nop
 8003828:	20000030 	.word	0x20000030

0800382c <scroll_bar>:
// ----------------------------------------------------------------------------------------
/*
This function print scrollbar on right part of OLED.
 */
void scroll_bar(void)
{
 800382c:	b590      	push	{r4, r7, lr}
 800382e:	b089      	sub	sp, #36	; 0x24
 8003830:	af02      	add	r7, sp, #8
	// Work size scrollbar
	uint16_t start_x_scrollbar = 124;
 8003832:	237c      	movs	r3, #124	; 0x7c
 8003834:	81fb      	strh	r3, [r7, #14]
	uint16_t start_y_scrollbar = 17;
 8003836:	2311      	movs	r3, #17
 8003838:	81bb      	strh	r3, [r7, #12]
	uint16_t active_width = 3;
 800383a:	2303      	movs	r3, #3
 800383c:	817b      	strh	r3, [r7, #10]
	uint16_t lenght_all_scrollbar = 48;
 800383e:	2330      	movs	r3, #48	; 0x30
 8003840:	813b      	strh	r3, [r7, #8]

	uint8_t menu_items_counter = 1;
 8003842:	2301      	movs	r3, #1
 8003844:	75fb      	strb	r3, [r7, #23]
	// 1.      .
	// 2.     .
	// 3.           .
	// 4.            .

	MenuItem_t * currentItem_buff = currentItem;
 8003846:	4b32      	ldr	r3, [pc, #200]	; (8003910 <scroll_bar+0xe4>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	613b      	str	r3, [r7, #16]

	if ((currentItem_buff -> up) != 0)							// Step up if existing up
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d006      	beq.n	8003862 <scroll_bar+0x36>
	{
		do{
			currentItem_buff = currentItem_buff -> up;			// Step up to the top of menu
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	613b      	str	r3, [r7, #16]
		}
		while ((currentItem_buff -> up) != 0);					// If the top of item doesen't found
 800385a:	693b      	ldr	r3, [r7, #16]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d1f8      	bne.n	8003854 <scroll_bar+0x28>
	}

	if ((currentItem_buff -> up) == 0)							// If found top of menu item
 8003862:	693b      	ldr	r3, [r7, #16]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d109      	bne.n	800387e <scroll_bar+0x52>
	{
		do{
			currentItem_buff = currentItem_buff -> down;
 800386a:	693b      	ldr	r3, [r7, #16]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	613b      	str	r3, [r7, #16]
			menu_items_counter++;								// Count how many list on menu
 8003870:	7dfb      	ldrb	r3, [r7, #23]
 8003872:	3301      	adds	r3, #1
 8003874:	75fb      	strb	r3, [r7, #23]
		}
		while ((currentItem_buff -> down) != 0);
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d1f5      	bne.n	800386a <scroll_bar+0x3e>
	}
	 //      
	ssd1306FillRect(start_x_scrollbar, start_y_scrollbar, active_width, lenght_all_scrollbar - 2, Black);
 800387e:	89fb      	ldrh	r3, [r7, #14]
 8003880:	b2d8      	uxtb	r0, r3
 8003882:	89bb      	ldrh	r3, [r7, #12]
 8003884:	b2d9      	uxtb	r1, r3
 8003886:	897b      	ldrh	r3, [r7, #10]
 8003888:	b2da      	uxtb	r2, r3
 800388a:	893b      	ldrh	r3, [r7, #8]
 800388c:	b2db      	uxtb	r3, r3
 800388e:	3b02      	subs	r3, #2
 8003890:	b2db      	uxtb	r3, r3
 8003892:	2400      	movs	r4, #0
 8003894:	9400      	str	r4, [sp, #0]
 8003896:	f7fe fd7e 	bl	8002396 <ssd1306FillRect>

	//      
	ssd1306_DrawRectangle(start_x_scrollbar - 1, start_y_scrollbar - 1, start_x_scrollbar + active_width, 63, White);
 800389a:	89fb      	ldrh	r3, [r7, #14]
 800389c:	b2db      	uxtb	r3, r3
 800389e:	3b01      	subs	r3, #1
 80038a0:	b2d8      	uxtb	r0, r3
 80038a2:	89bb      	ldrh	r3, [r7, #12]
 80038a4:	b2db      	uxtb	r3, r3
 80038a6:	3b01      	subs	r3, #1
 80038a8:	b2d9      	uxtb	r1, r3
 80038aa:	89fb      	ldrh	r3, [r7, #14]
 80038ac:	b2da      	uxtb	r2, r3
 80038ae:	897b      	ldrh	r3, [r7, #10]
 80038b0:	b2db      	uxtb	r3, r3
 80038b2:	4413      	add	r3, r2
 80038b4:	b2da      	uxtb	r2, r3
 80038b6:	2301      	movs	r3, #1
 80038b8:	9300      	str	r3, [sp, #0]
 80038ba:	233f      	movs	r3, #63	; 0x3f
 80038bc:	f7fe fd34 	bl	8002328 <ssd1306_DrawRectangle>
	ssd1306_UpdateScreen();
 80038c0:	f7fe fb78 	bl	8001fb4 <ssd1306_UpdateScreen>

	 // Print scroling line
	int id_for_line = currentItem -> id;				//     (         )
 80038c4:	4b12      	ldr	r3, [pc, #72]	; (8003910 <scroll_bar+0xe4>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	7c1b      	ldrb	r3, [r3, #16]
 80038ca:	607b      	str	r3, [r7, #4]
	// Print scroling line
	uint16_t line_lenght = (lenght_all_scrollbar/menu_items_counter + 1);					   	//      
 80038cc:	893a      	ldrh	r2, [r7, #8]
 80038ce:	7dfb      	ldrb	r3, [r7, #23]
 80038d0:	fb92 f3f3 	sdiv	r3, r2, r3
 80038d4:	b29b      	uxth	r3, r3
 80038d6:	3301      	adds	r3, #1
 80038d8:	807b      	strh	r3, [r7, #2]
	uint16_t start_lenght = 16 + ((id_for_line - 1)*line_lenght);								//  
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	3b01      	subs	r3, #1
 80038de:	b29b      	uxth	r3, r3
 80038e0:	887a      	ldrh	r2, [r7, #2]
 80038e2:	fb02 f303 	mul.w	r3, r2, r3
 80038e6:	b29b      	uxth	r3, r3
 80038e8:	3310      	adds	r3, #16
 80038ea:	803b      	strh	r3, [r7, #0]
	// Print active scrollbar part (line)
	ssd1306FillRect(start_x_scrollbar, start_lenght, active_width, line_lenght, White);
 80038ec:	89fb      	ldrh	r3, [r7, #14]
 80038ee:	b2d8      	uxtb	r0, r3
 80038f0:	883b      	ldrh	r3, [r7, #0]
 80038f2:	b2d9      	uxtb	r1, r3
 80038f4:	897b      	ldrh	r3, [r7, #10]
 80038f6:	b2da      	uxtb	r2, r3
 80038f8:	887b      	ldrh	r3, [r7, #2]
 80038fa:	b2db      	uxtb	r3, r3
 80038fc:	2401      	movs	r4, #1
 80038fe:	9400      	str	r4, [sp, #0]
 8003900:	f7fe fd49 	bl	8002396 <ssd1306FillRect>

	ssd1306_UpdateScreen();
 8003904:	f7fe fb56 	bl	8001fb4 <ssd1306_UpdateScreen>
}
 8003908:	bf00      	nop
 800390a:	371c      	adds	r7, #28
 800390c:	46bd      	mov	sp, r7
 800390e:	bd90      	pop	{r4, r7, pc}
 8003910:	20000030 	.word	0x20000030

08003914 <print_rectangle_on_head>:
// ----------------------------------------------------------------------------------------
void print_rectangle_on_head(void)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b082      	sub	sp, #8
 8003918:	af02      	add	r7, sp, #8
	ssd1306_DrawRectangle(0, 0, 127 , 15, White);
 800391a:	2301      	movs	r3, #1
 800391c:	9300      	str	r3, [sp, #0]
 800391e:	230f      	movs	r3, #15
 8003920:	227f      	movs	r2, #127	; 0x7f
 8003922:	2100      	movs	r1, #0
 8003924:	2000      	movs	r0, #0
 8003926:	f7fe fcff 	bl	8002328 <ssd1306_DrawRectangle>
	ssd1306_UpdateScreen();
 800392a:	f7fe fb43 	bl	8001fb4 <ssd1306_UpdateScreen>
}
 800392e:	bf00      	nop
 8003930:	46bd      	mov	sp, r7
 8003932:	bd80      	pop	{r7, pc}

08003934 <clear_menu_items>:
// ----------------------------------------------------------------------------------------
// Clear some menu items.
void clear_menu_items (bool first, bool second, bool third, bool fourth)
{
 8003934:	b590      	push	{r4, r7, lr}
 8003936:	b089      	sub	sp, #36	; 0x24
 8003938:	af00      	add	r7, sp, #0
 800393a:	4604      	mov	r4, r0
 800393c:	4608      	mov	r0, r1
 800393e:	4611      	mov	r1, r2
 8003940:	461a      	mov	r2, r3
 8003942:	4623      	mov	r3, r4
 8003944:	71fb      	strb	r3, [r7, #7]
 8003946:	4603      	mov	r3, r0
 8003948:	71bb      	strb	r3, [r7, #6]
 800394a:	460b      	mov	r3, r1
 800394c:	717b      	strb	r3, [r7, #5]
 800394e:	4613      	mov	r3, r2
 8003950:	713b      	strb	r3, [r7, #4]
	uint8_t start_row_x = 15;
 8003952:	230f      	movs	r3, #15
 8003954:	77fb      	strb	r3, [r7, #31]
	char str[16] = "               ";   						// Must be 15
 8003956:	4b2a      	ldr	r3, [pc, #168]	; (8003a00 <clear_menu_items+0xcc>)
 8003958:	f107 040c 	add.w	r4, r7, #12
 800395c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800395e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	if(first == true)
 8003962:	79fb      	ldrb	r3, [r7, #7]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d00e      	beq.n	8003986 <clear_menu_items+0x52>
	{
		ssd1306_SetCursor(start_row_x, first_menu_row);
 8003968:	4b26      	ldr	r3, [pc, #152]	; (8003a04 <clear_menu_items+0xd0>)
 800396a:	881b      	ldrh	r3, [r3, #0]
 800396c:	b2da      	uxtb	r2, r3
 800396e:	7ffb      	ldrb	r3, [r7, #31]
 8003970:	4611      	mov	r1, r2
 8003972:	4618      	mov	r0, r3
 8003974:	f7fe fc54 	bl	8002220 <ssd1306_SetCursor>
		ssd1306_WriteString(str,  Font_7x10, White);
 8003978:	4a23      	ldr	r2, [pc, #140]	; (8003a08 <clear_menu_items+0xd4>)
 800397a:	f107 000c 	add.w	r0, r7, #12
 800397e:	2301      	movs	r3, #1
 8003980:	ca06      	ldmia	r2, {r1, r2}
 8003982:	f7fe fc27 	bl	80021d4 <ssd1306_WriteString>
	}
	if(second == true)
 8003986:	79bb      	ldrb	r3, [r7, #6]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d00e      	beq.n	80039aa <clear_menu_items+0x76>
	{
		ssd1306_SetCursor(start_row_x, second_menu_row);
 800398c:	4b1f      	ldr	r3, [pc, #124]	; (8003a0c <clear_menu_items+0xd8>)
 800398e:	881b      	ldrh	r3, [r3, #0]
 8003990:	b2da      	uxtb	r2, r3
 8003992:	7ffb      	ldrb	r3, [r7, #31]
 8003994:	4611      	mov	r1, r2
 8003996:	4618      	mov	r0, r3
 8003998:	f7fe fc42 	bl	8002220 <ssd1306_SetCursor>
		ssd1306_WriteString(str,  Font_7x10, White);
 800399c:	4a1a      	ldr	r2, [pc, #104]	; (8003a08 <clear_menu_items+0xd4>)
 800399e:	f107 000c 	add.w	r0, r7, #12
 80039a2:	2301      	movs	r3, #1
 80039a4:	ca06      	ldmia	r2, {r1, r2}
 80039a6:	f7fe fc15 	bl	80021d4 <ssd1306_WriteString>
	}
	if(first == true)
 80039aa:	79fb      	ldrb	r3, [r7, #7]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d00e      	beq.n	80039ce <clear_menu_items+0x9a>
	{
		ssd1306_SetCursor(start_row_x, third_menu_row);
 80039b0:	4b17      	ldr	r3, [pc, #92]	; (8003a10 <clear_menu_items+0xdc>)
 80039b2:	881b      	ldrh	r3, [r3, #0]
 80039b4:	b2da      	uxtb	r2, r3
 80039b6:	7ffb      	ldrb	r3, [r7, #31]
 80039b8:	4611      	mov	r1, r2
 80039ba:	4618      	mov	r0, r3
 80039bc:	f7fe fc30 	bl	8002220 <ssd1306_SetCursor>
		ssd1306_WriteString(str,  Font_7x10, White);
 80039c0:	4a11      	ldr	r2, [pc, #68]	; (8003a08 <clear_menu_items+0xd4>)
 80039c2:	f107 000c 	add.w	r0, r7, #12
 80039c6:	2301      	movs	r3, #1
 80039c8:	ca06      	ldmia	r2, {r1, r2}
 80039ca:	f7fe fc03 	bl	80021d4 <ssd1306_WriteString>
	}
	if(fourth == true)
 80039ce:	793b      	ldrb	r3, [r7, #4]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d00e      	beq.n	80039f2 <clear_menu_items+0xbe>
	{
		ssd1306_SetCursor(start_row_x, fourth_menu_row);
 80039d4:	4b0f      	ldr	r3, [pc, #60]	; (8003a14 <clear_menu_items+0xe0>)
 80039d6:	881b      	ldrh	r3, [r3, #0]
 80039d8:	b2da      	uxtb	r2, r3
 80039da:	7ffb      	ldrb	r3, [r7, #31]
 80039dc:	4611      	mov	r1, r2
 80039de:	4618      	mov	r0, r3
 80039e0:	f7fe fc1e 	bl	8002220 <ssd1306_SetCursor>
		ssd1306_WriteString(str,  Font_7x10, White);
 80039e4:	4a08      	ldr	r2, [pc, #32]	; (8003a08 <clear_menu_items+0xd4>)
 80039e6:	f107 000c 	add.w	r0, r7, #12
 80039ea:	2301      	movs	r3, #1
 80039ec:	ca06      	ldmia	r2, {r1, r2}
 80039ee:	f7fe fbf1 	bl	80021d4 <ssd1306_WriteString>
	}
	ssd1306_UpdateScreen();
 80039f2:	f7fe fadf 	bl	8001fb4 <ssd1306_UpdateScreen>
}
 80039f6:	bf00      	nop
 80039f8:	3724      	adds	r7, #36	; 0x24
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd90      	pop	{r4, r7, pc}
 80039fe:	bf00      	nop
 8003a00:	08008c00 	.word	0x08008c00
 8003a04:	20000038 	.word	0x20000038
 8003a08:	2000001c 	.word	0x2000001c
 8003a0c:	2000003a 	.word	0x2000003a
 8003a10:	2000003c 	.word	0x2000003c
 8003a14:	2000003e 	.word	0x2000003e

08003a18 <print_rows_on_oled_if_up>:
// ----------------------------------------------------------------------------------------
void print_rows_on_oled_if_up(void)								// print text menu items
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b086      	sub	sp, #24
 8003a1c:	af00      	add	r7, sp, #0
	char str[16] = {0};
 8003a1e:	2300      	movs	r3, #0
 8003a20:	603b      	str	r3, [r7, #0]
 8003a22:	1d3b      	adds	r3, r7, #4
 8003a24:	2200      	movs	r2, #0
 8003a26:	601a      	str	r2, [r3, #0]
 8003a28:	605a      	str	r2, [r3, #4]
 8003a2a:	609a      	str	r2, [r3, #8]
	clear_menu_items (true , true , true , true );
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	2201      	movs	r2, #1
 8003a30:	2101      	movs	r1, #1
 8003a32:	2001      	movs	r0, #1
 8003a34:	f7ff ff7e 	bl	8003934 <clear_menu_items>
	print_rectangle_on_head();
 8003a38:	f7ff ff6c 	bl	8003914 <print_rectangle_on_head>
	// Print pointer on first item menu
	ssd1306_SetCursor(0, first_menu_row);
 8003a3c:	4b2c      	ldr	r3, [pc, #176]	; (8003af0 <print_rows_on_oled_if_up+0xd8>)
 8003a3e:	881b      	ldrh	r3, [r3, #0]
 8003a40:	b2db      	uxtb	r3, r3
 8003a42:	4619      	mov	r1, r3
 8003a44:	2000      	movs	r0, #0
 8003a46:	f7fe fbeb 	bl	8002220 <ssd1306_SetCursor>
	ssd1306_WriteString(str_pointer,  Font_7x10, White);
 8003a4a:	4a2a      	ldr	r2, [pc, #168]	; (8003af4 <print_rows_on_oled_if_up+0xdc>)
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	ca06      	ldmia	r2, {r1, r2}
 8003a50:	4829      	ldr	r0, [pc, #164]	; (8003af8 <print_rows_on_oled_if_up+0xe0>)
 8003a52:	f7fe fbbf 	bl	80021d4 <ssd1306_WriteString>

	MenuItem_t * currentItem_buff_up = currentItem;				// Create buffer on selected current item pointer.
 8003a56:	4b29      	ldr	r3, [pc, #164]	; (8003afc <print_rows_on_oled_if_up+0xe4>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	617b      	str	r3, [r7, #20]
	for (uint8_t row = first_menu_row; row <= fourth_menu_row; row = row + row_step)
 8003a5c:	4b24      	ldr	r3, [pc, #144]	; (8003af0 <print_rows_on_oled_if_up+0xd8>)
 8003a5e:	881b      	ldrh	r3, [r3, #0]
 8003a60:	74fb      	strb	r3, [r7, #19]
 8003a62:	e035      	b.n	8003ad0 <print_rows_on_oled_if_up+0xb8>
	{
		// Fill in OLED buffer
		// Print number of menu item
		itoa(currentItem_buff_up -> id, str, 10);
 8003a64:	697b      	ldr	r3, [r7, #20]
 8003a66:	7c1b      	ldrb	r3, [r3, #16]
 8003a68:	4618      	mov	r0, r3
 8003a6a:	463b      	mov	r3, r7
 8003a6c:	220a      	movs	r2, #10
 8003a6e:	4619      	mov	r1, r3
 8003a70:	f004 fb68 	bl	8008144 <itoa>
		ssd1306_SetCursor(start_print_id_menu_x, row);
 8003a74:	4b22      	ldr	r3, [pc, #136]	; (8003b00 <print_rows_on_oled_if_up+0xe8>)
 8003a76:	881b      	ldrh	r3, [r3, #0]
 8003a78:	b2db      	uxtb	r3, r3
 8003a7a:	7cfa      	ldrb	r2, [r7, #19]
 8003a7c:	4611      	mov	r1, r2
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f7fe fbce 	bl	8002220 <ssd1306_SetCursor>
		ssd1306_WriteString(str,  Font_7x10, White);
 8003a84:	4a1b      	ldr	r2, [pc, #108]	; (8003af4 <print_rows_on_oled_if_up+0xdc>)
 8003a86:	4638      	mov	r0, r7
 8003a88:	2301      	movs	r3, #1
 8003a8a:	ca06      	ldmia	r2, {r1, r2}
 8003a8c:	f7fe fba2 	bl	80021d4 <ssd1306_WriteString>

		// Print name of menu item
		strncpy(str, currentItem_buff_up -> name, 15);
 8003a90:	697b      	ldr	r3, [r7, #20]
 8003a92:	6959      	ldr	r1, [r3, #20]
 8003a94:	463b      	mov	r3, r7
 8003a96:	220f      	movs	r2, #15
 8003a98:	4618      	mov	r0, r3
 8003a9a:	f004 fc50 	bl	800833e <strncpy>
		ssd1306_SetCursor(start_print_name_menu_x, row);
 8003a9e:	4b19      	ldr	r3, [pc, #100]	; (8003b04 <print_rows_on_oled_if_up+0xec>)
 8003aa0:	881b      	ldrh	r3, [r3, #0]
 8003aa2:	b2db      	uxtb	r3, r3
 8003aa4:	7cfa      	ldrb	r2, [r7, #19]
 8003aa6:	4611      	mov	r1, r2
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	f7fe fbb9 	bl	8002220 <ssd1306_SetCursor>
		ssd1306_WriteString(str,  Font_7x10, White);
 8003aae:	4a11      	ldr	r2, [pc, #68]	; (8003af4 <print_rows_on_oled_if_up+0xdc>)
 8003ab0:	4638      	mov	r0, r7
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	ca06      	ldmia	r2, {r1, r2}
 8003ab6:	f7fe fb8d 	bl	80021d4 <ssd1306_WriteString>

		currentItem_buff_up = currentItem_buff_up -> down;		// Make a step down
 8003aba:	697b      	ldr	r3, [r7, #20]
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	617b      	str	r3, [r7, #20]

		// Print only existing items
		if(currentItem_buff_up == 0)							// If no next item
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d00b      	beq.n	8003ade <print_rows_on_oled_if_up+0xc6>
	for (uint8_t row = first_menu_row; row <= fourth_menu_row; row = row + row_step)
 8003ac6:	4b10      	ldr	r3, [pc, #64]	; (8003b08 <print_rows_on_oled_if_up+0xf0>)
 8003ac8:	781a      	ldrb	r2, [r3, #0]
 8003aca:	7cfb      	ldrb	r3, [r7, #19]
 8003acc:	4413      	add	r3, r2
 8003ace:	74fb      	strb	r3, [r7, #19]
 8003ad0:	7cfb      	ldrb	r3, [r7, #19]
 8003ad2:	b29a      	uxth	r2, r3
 8003ad4:	4b0d      	ldr	r3, [pc, #52]	; (8003b0c <print_rows_on_oled_if_up+0xf4>)
 8003ad6:	881b      	ldrh	r3, [r3, #0]
 8003ad8:	429a      	cmp	r2, r3
 8003ada:	d9c3      	bls.n	8003a64 <print_rows_on_oled_if_up+0x4c>
 8003adc:	e000      	b.n	8003ae0 <print_rows_on_oled_if_up+0xc8>
		{
			break;
 8003ade:	bf00      	nop
		}
	}
	ssd1306_UpdateScreen();
 8003ae0:	f7fe fa68 	bl	8001fb4 <ssd1306_UpdateScreen>
	scroll_bar();
 8003ae4:	f7ff fea2 	bl	800382c <scroll_bar>
}
 8003ae8:	bf00      	nop
 8003aea:	3718      	adds	r7, #24
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}
 8003af0:	20000038 	.word	0x20000038
 8003af4:	2000001c 	.word	0x2000001c
 8003af8:	20000034 	.word	0x20000034
 8003afc:	20000030 	.word	0x20000030
 8003b00:	20000042 	.word	0x20000042
 8003b04:	20000044 	.word	0x20000044
 8003b08:	20000040 	.word	0x20000040
 8003b0c:	2000003e 	.word	0x2000003e

08003b10 <print_rows_on_oled_if_down>:
// ----------------------------------------------------------------------------------------
void print_rows_on_oled_if_down(void)							// print text menu items
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b086      	sub	sp, #24
 8003b14:	af00      	add	r7, sp, #0
	char str[16] = {0};
 8003b16:	2300      	movs	r3, #0
 8003b18:	603b      	str	r3, [r7, #0]
 8003b1a:	1d3b      	adds	r3, r7, #4
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	601a      	str	r2, [r3, #0]
 8003b20:	605a      	str	r2, [r3, #4]
 8003b22:	609a      	str	r2, [r3, #8]
	clear_menu_items (true , true , true , true );
 8003b24:	2301      	movs	r3, #1
 8003b26:	2201      	movs	r2, #1
 8003b28:	2101      	movs	r1, #1
 8003b2a:	2001      	movs	r0, #1
 8003b2c:	f7ff ff02 	bl	8003934 <clear_menu_items>
	print_rectangle_on_head();
 8003b30:	f7ff fef0 	bl	8003914 <print_rectangle_on_head>
	// Print pointer on first item menu
	ssd1306_SetCursor(0, first_menu_row);
 8003b34:	4b2f      	ldr	r3, [pc, #188]	; (8003bf4 <print_rows_on_oled_if_down+0xe4>)
 8003b36:	881b      	ldrh	r3, [r3, #0]
 8003b38:	b2db      	uxtb	r3, r3
 8003b3a:	4619      	mov	r1, r3
 8003b3c:	2000      	movs	r0, #0
 8003b3e:	f7fe fb6f 	bl	8002220 <ssd1306_SetCursor>
	ssd1306_WriteString(str_pointer,  Font_7x10, White);
 8003b42:	4a2d      	ldr	r2, [pc, #180]	; (8003bf8 <print_rows_on_oled_if_down+0xe8>)
 8003b44:	2301      	movs	r3, #1
 8003b46:	ca06      	ldmia	r2, {r1, r2}
 8003b48:	482c      	ldr	r0, [pc, #176]	; (8003bfc <print_rows_on_oled_if_down+0xec>)
 8003b4a:	f7fe fb43 	bl	80021d4 <ssd1306_WriteString>

	MenuItem_t * currentItem_buff = currentItem;				// Create buffer on selected current item pointer.
 8003b4e:	4b2c      	ldr	r3, [pc, #176]	; (8003c00 <print_rows_on_oled_if_down+0xf0>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	617b      	str	r3, [r7, #20]
	for (uint8_t row = first_menu_row; row <= fourth_menu_row; row = row + row_step)
 8003b54:	4b27      	ldr	r3, [pc, #156]	; (8003bf4 <print_rows_on_oled_if_down+0xe4>)
 8003b56:	881b      	ldrh	r3, [r3, #0]
 8003b58:	74fb      	strb	r3, [r7, #19]
 8003b5a:	e03b      	b.n	8003bd4 <print_rows_on_oled_if_down+0xc4>
	{
		// Fill in OLED buffer
		// Print number of menu item
        itoa(currentItem_buff -> id, str, 10);
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	7c1b      	ldrb	r3, [r3, #16]
 8003b60:	4618      	mov	r0, r3
 8003b62:	463b      	mov	r3, r7
 8003b64:	220a      	movs	r2, #10
 8003b66:	4619      	mov	r1, r3
 8003b68:	f004 faec 	bl	8008144 <itoa>
		ssd1306_SetCursor(start_print_id_menu_x, row);
 8003b6c:	4b25      	ldr	r3, [pc, #148]	; (8003c04 <print_rows_on_oled_if_down+0xf4>)
 8003b6e:	881b      	ldrh	r3, [r3, #0]
 8003b70:	b2db      	uxtb	r3, r3
 8003b72:	7cfa      	ldrb	r2, [r7, #19]
 8003b74:	4611      	mov	r1, r2
 8003b76:	4618      	mov	r0, r3
 8003b78:	f7fe fb52 	bl	8002220 <ssd1306_SetCursor>
		ssd1306_WriteString(str,  Font_7x10, White);
 8003b7c:	4a1e      	ldr	r2, [pc, #120]	; (8003bf8 <print_rows_on_oled_if_down+0xe8>)
 8003b7e:	4638      	mov	r0, r7
 8003b80:	2301      	movs	r3, #1
 8003b82:	ca06      	ldmia	r2, {r1, r2}
 8003b84:	f7fe fb26 	bl	80021d4 <ssd1306_WriteString>

		// Print name of menu item
		memset(str, 0, sizeof(str));
 8003b88:	463b      	mov	r3, r7
 8003b8a:	2210      	movs	r2, #16
 8003b8c:	2100      	movs	r1, #0
 8003b8e:	4618      	mov	r0, r3
 8003b90:	f004 fae8 	bl	8008164 <memset>
	    strncpy(str, currentItem_buff -> name, 15);
 8003b94:	697b      	ldr	r3, [r7, #20]
 8003b96:	6959      	ldr	r1, [r3, #20]
 8003b98:	463b      	mov	r3, r7
 8003b9a:	220f      	movs	r2, #15
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	f004 fbce 	bl	800833e <strncpy>
	    ssd1306_SetCursor(start_print_name_menu_x, row);
 8003ba2:	4b19      	ldr	r3, [pc, #100]	; (8003c08 <print_rows_on_oled_if_down+0xf8>)
 8003ba4:	881b      	ldrh	r3, [r3, #0]
 8003ba6:	b2db      	uxtb	r3, r3
 8003ba8:	7cfa      	ldrb	r2, [r7, #19]
 8003baa:	4611      	mov	r1, r2
 8003bac:	4618      	mov	r0, r3
 8003bae:	f7fe fb37 	bl	8002220 <ssd1306_SetCursor>
	    ssd1306_WriteString(str,  Font_7x10, White);
 8003bb2:	4a11      	ldr	r2, [pc, #68]	; (8003bf8 <print_rows_on_oled_if_down+0xe8>)
 8003bb4:	4638      	mov	r0, r7
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	ca06      	ldmia	r2, {r1, r2}
 8003bba:	f7fe fb0b 	bl	80021d4 <ssd1306_WriteString>

	    currentItem_buff = currentItem_buff -> down;			// Make a step down
 8003bbe:	697b      	ldr	r3, [r7, #20]
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	617b      	str	r3, [r7, #20]

	    // Print only existing items
	    if(currentItem_buff == 0)		 						// If no next item
 8003bc4:	697b      	ldr	r3, [r7, #20]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d00b      	beq.n	8003be2 <print_rows_on_oled_if_down+0xd2>
	for (uint8_t row = first_menu_row; row <= fourth_menu_row; row = row + row_step)
 8003bca:	4b10      	ldr	r3, [pc, #64]	; (8003c0c <print_rows_on_oled_if_down+0xfc>)
 8003bcc:	781a      	ldrb	r2, [r3, #0]
 8003bce:	7cfb      	ldrb	r3, [r7, #19]
 8003bd0:	4413      	add	r3, r2
 8003bd2:	74fb      	strb	r3, [r7, #19]
 8003bd4:	7cfb      	ldrb	r3, [r7, #19]
 8003bd6:	b29a      	uxth	r2, r3
 8003bd8:	4b0d      	ldr	r3, [pc, #52]	; (8003c10 <print_rows_on_oled_if_down+0x100>)
 8003bda:	881b      	ldrh	r3, [r3, #0]
 8003bdc:	429a      	cmp	r2, r3
 8003bde:	d9bd      	bls.n	8003b5c <print_rows_on_oled_if_down+0x4c>
 8003be0:	e000      	b.n	8003be4 <print_rows_on_oled_if_down+0xd4>
	    {
	    	break;
 8003be2:	bf00      	nop
	    }
	 }
	 ssd1306_UpdateScreen();
 8003be4:	f7fe f9e6 	bl	8001fb4 <ssd1306_UpdateScreen>
	 scroll_bar();
 8003be8:	f7ff fe20 	bl	800382c <scroll_bar>
}
 8003bec:	bf00      	nop
 8003bee:	3718      	adds	r7, #24
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	bd80      	pop	{r7, pc}
 8003bf4:	20000038 	.word	0x20000038
 8003bf8:	2000001c 	.word	0x2000001c
 8003bfc:	20000034 	.word	0x20000034
 8003c00:	20000030 	.word	0x20000030
 8003c04:	20000042 	.word	0x20000042
 8003c08:	20000044 	.word	0x20000044
 8003c0c:	20000040 	.word	0x20000040
 8003c10:	2000003e 	.word	0x2000003e

08003c14 <print_menu_init>:
// ----------------------------------------------------------------------------------------
// Print first 4 items of menu (only first time)
void print_menu_init(void)
{
 8003c14:	b590      	push	{r4, r7, lr}
 8003c16:	b089      	sub	sp, #36	; 0x24
 8003c18:	af00      	add	r7, sp, #0
	MenuItem_t * currentItem_buff = currentItem;		// Create buffer on selected current item pointer.
 8003c1a:	4b41      	ldr	r3, [pc, #260]	; (8003d20 <print_menu_init+0x10c>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	61fb      	str	r3, [r7, #28]
	print_rectangle_on_head();
 8003c20:	f7ff fe78 	bl	8003914 <print_rectangle_on_head>

	// Print ">> MAIN MENU <<" on head of OLED
	char str[20] = ">> MAIN MENU <<";
 8003c24:	4b3f      	ldr	r3, [pc, #252]	; (8003d24 <print_menu_init+0x110>)
 8003c26:	1d3c      	adds	r4, r7, #4
 8003c28:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003c2a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8003c2e:	2300      	movs	r3, #0
 8003c30:	617b      	str	r3, [r7, #20]
	ssd1306_SetCursor(10, 3);
 8003c32:	2103      	movs	r1, #3
 8003c34:	200a      	movs	r0, #10
 8003c36:	f7fe faf3 	bl	8002220 <ssd1306_SetCursor>
	ssd1306_WriteString(str,  Font_7x10, White);
 8003c3a:	4a3b      	ldr	r2, [pc, #236]	; (8003d28 <print_menu_init+0x114>)
 8003c3c:	1d38      	adds	r0, r7, #4
 8003c3e:	2301      	movs	r3, #1
 8003c40:	ca06      	ldmia	r2, {r1, r2}
 8003c42:	f7fe fac7 	bl	80021d4 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8003c46:	f7fe f9b5 	bl	8001fb4 <ssd1306_UpdateScreen>
	memset(str, 0, sizeof(str));
 8003c4a:	1d3b      	adds	r3, r7, #4
 8003c4c:	2214      	movs	r2, #20
 8003c4e:	2100      	movs	r1, #0
 8003c50:	4618      	mov	r0, r3
 8003c52:	f004 fa87 	bl	8008164 <memset>

	for(uint8_t row = first_menu_row; row <= fourth_menu_row; row = row + row_step)
 8003c56:	4b35      	ldr	r3, [pc, #212]	; (8003d2c <print_menu_init+0x118>)
 8003c58:	881b      	ldrh	r3, [r3, #0]
 8003c5a:	76fb      	strb	r3, [r7, #27]
 8003c5c:	e051      	b.n	8003d02 <print_menu_init+0xee>
	{
		if(row == first_menu_row)
 8003c5e:	7efb      	ldrb	r3, [r7, #27]
 8003c60:	b29a      	uxth	r2, r3
 8003c62:	4b32      	ldr	r3, [pc, #200]	; (8003d2c <print_menu_init+0x118>)
 8003c64:	881b      	ldrh	r3, [r3, #0]
 8003c66:	429a      	cmp	r2, r3
 8003c68:	d10d      	bne.n	8003c86 <print_menu_init+0x72>
		{
			// Print pointer on menu (On top)
			char str_pointer[4] = "->";
 8003c6a:	f643 632d 	movw	r3, #15917	; 0x3e2d
 8003c6e:	603b      	str	r3, [r7, #0]
			ssd1306_SetCursor(0, row);
 8003c70:	7efb      	ldrb	r3, [r7, #27]
 8003c72:	4619      	mov	r1, r3
 8003c74:	2000      	movs	r0, #0
 8003c76:	f7fe fad3 	bl	8002220 <ssd1306_SetCursor>
			ssd1306_WriteString(str_pointer,  Font_7x10, White);
 8003c7a:	4a2b      	ldr	r2, [pc, #172]	; (8003d28 <print_menu_init+0x114>)
 8003c7c:	4638      	mov	r0, r7
 8003c7e:	2301      	movs	r3, #1
 8003c80:	ca06      	ldmia	r2, {r1, r2}
 8003c82:	f7fe faa7 	bl	80021d4 <ssd1306_WriteString>
		}
		// Print number of menu item
		itoa(currentItem_buff -> id, str, 10);
 8003c86:	69fb      	ldr	r3, [r7, #28]
 8003c88:	7c1b      	ldrb	r3, [r3, #16]
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	1d3b      	adds	r3, r7, #4
 8003c8e:	220a      	movs	r2, #10
 8003c90:	4619      	mov	r1, r3
 8003c92:	f004 fa57 	bl	8008144 <itoa>
		ssd1306_SetCursor(start_print_id_menu_x, row);
 8003c96:	4b26      	ldr	r3, [pc, #152]	; (8003d30 <print_menu_init+0x11c>)
 8003c98:	881b      	ldrh	r3, [r3, #0]
 8003c9a:	b2db      	uxtb	r3, r3
 8003c9c:	7efa      	ldrb	r2, [r7, #27]
 8003c9e:	4611      	mov	r1, r2
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	f7fe fabd 	bl	8002220 <ssd1306_SetCursor>
		ssd1306_WriteString(str,  Font_7x10, White);
 8003ca6:	4a20      	ldr	r2, [pc, #128]	; (8003d28 <print_menu_init+0x114>)
 8003ca8:	1d38      	adds	r0, r7, #4
 8003caa:	2301      	movs	r3, #1
 8003cac:	ca06      	ldmia	r2, {r1, r2}
 8003cae:	f7fe fa91 	bl	80021d4 <ssd1306_WriteString>
		memset(str, 0, sizeof(str));
 8003cb2:	1d3b      	adds	r3, r7, #4
 8003cb4:	2214      	movs	r2, #20
 8003cb6:	2100      	movs	r1, #0
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f004 fa53 	bl	8008164 <memset>

		// Print menu of menu item
		strncpy(str, currentItem_buff -> name, 15);
 8003cbe:	69fb      	ldr	r3, [r7, #28]
 8003cc0:	6959      	ldr	r1, [r3, #20]
 8003cc2:	1d3b      	adds	r3, r7, #4
 8003cc4:	220f      	movs	r2, #15
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f004 fb39 	bl	800833e <strncpy>
		ssd1306_SetCursor(start_print_name_menu_x, row);
 8003ccc:	4b19      	ldr	r3, [pc, #100]	; (8003d34 <print_menu_init+0x120>)
 8003cce:	881b      	ldrh	r3, [r3, #0]
 8003cd0:	b2db      	uxtb	r3, r3
 8003cd2:	7efa      	ldrb	r2, [r7, #27]
 8003cd4:	4611      	mov	r1, r2
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	f7fe faa2 	bl	8002220 <ssd1306_SetCursor>
		ssd1306_WriteString(str,  Font_7x10, White);
 8003cdc:	4a12      	ldr	r2, [pc, #72]	; (8003d28 <print_menu_init+0x114>)
 8003cde:	1d38      	adds	r0, r7, #4
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	ca06      	ldmia	r2, {r1, r2}
 8003ce4:	f7fe fa76 	bl	80021d4 <ssd1306_WriteString>

		ssd1306_UpdateScreen();
 8003ce8:	f7fe f964 	bl	8001fb4 <ssd1306_UpdateScreen>

		currentItem_buff = currentItem_buff -> down;
 8003cec:	69fb      	ldr	r3, [r7, #28]
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	61fb      	str	r3, [r7, #28]
		if(currentItem_buff == 0)
 8003cf2:	69fb      	ldr	r3, [r7, #28]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d00b      	beq.n	8003d10 <print_menu_init+0xfc>
	for(uint8_t row = first_menu_row; row <= fourth_menu_row; row = row + row_step)
 8003cf8:	4b0f      	ldr	r3, [pc, #60]	; (8003d38 <print_menu_init+0x124>)
 8003cfa:	781a      	ldrb	r2, [r3, #0]
 8003cfc:	7efb      	ldrb	r3, [r7, #27]
 8003cfe:	4413      	add	r3, r2
 8003d00:	76fb      	strb	r3, [r7, #27]
 8003d02:	7efb      	ldrb	r3, [r7, #27]
 8003d04:	b29a      	uxth	r2, r3
 8003d06:	4b0d      	ldr	r3, [pc, #52]	; (8003d3c <print_menu_init+0x128>)
 8003d08:	881b      	ldrh	r3, [r3, #0]
 8003d0a:	429a      	cmp	r2, r3
 8003d0c:	d9a7      	bls.n	8003c5e <print_menu_init+0x4a>
 8003d0e:	e000      	b.n	8003d12 <print_menu_init+0xfe>
		{
			break;
 8003d10:	bf00      	nop
		}
	}
	scroll_bar();
 8003d12:	f7ff fd8b 	bl	800382c <scroll_bar>
}
 8003d16:	bf00      	nop
 8003d18:	3724      	adds	r7, #36	; 0x24
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd90      	pop	{r4, r7, pc}
 8003d1e:	bf00      	nop
 8003d20:	20000030 	.word	0x20000030
 8003d24:	08008c10 	.word	0x08008c10
 8003d28:	2000001c 	.word	0x2000001c
 8003d2c:	20000038 	.word	0x20000038
 8003d30:	20000042 	.word	0x20000042
 8003d34:	20000044 	.word	0x20000044
 8003d38:	20000040 	.word	0x20000040
 8003d3c:	2000003e 	.word	0x2000003e

08003d40 <print_menu_items>:
// ----------------------------------------------------------------------------------------
// print pointers of menu
void print_menu_items(void)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b088      	sub	sp, #32
 8003d44:	af00      	add	r7, sp, #0
	char str[16] = {0};
 8003d46:	2300      	movs	r3, #0
 8003d48:	607b      	str	r3, [r7, #4]
 8003d4a:	f107 0308 	add.w	r3, r7, #8
 8003d4e:	2200      	movs	r2, #0
 8003d50:	601a      	str	r2, [r3, #0]
 8003d52:	605a      	str	r2, [r3, #4]
 8003d54:	609a      	str	r2, [r3, #8]
	clearn_oled();
 8003d56:	f7fe f87d 	bl	8001e54 <clearn_oled>
	print_rectangle_on_head();
 8003d5a:	f7ff fddb 	bl	8003914 <print_rectangle_on_head>

	//Print selected name of menu on top of OLED (in rectangle)
	MenuItem_t * currentItem_buff_parent = currentItem;
 8003d5e:	4b40      	ldr	r3, [pc, #256]	; (8003e60 <print_menu_items+0x120>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	617b      	str	r3, [r7, #20]
	currentItem_buff_parent = currentItem_buff_parent -> parent;
 8003d64:	697b      	ldr	r3, [r7, #20]
 8003d66:	68db      	ldr	r3, [r3, #12]
 8003d68:	617b      	str	r3, [r7, #20]

	strncpy(str, currentItem_buff_parent -> name, 15);
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	6959      	ldr	r1, [r3, #20]
 8003d6e:	1d3b      	adds	r3, r7, #4
 8003d70:	220f      	movs	r2, #15
 8003d72:	4618      	mov	r0, r3
 8003d74:	f004 fae3 	bl	800833e <strncpy>
	ssd1306_SetCursor(10, 3);
 8003d78:	2103      	movs	r1, #3
 8003d7a:	200a      	movs	r0, #10
 8003d7c:	f7fe fa50 	bl	8002220 <ssd1306_SetCursor>
	ssd1306_WriteString(str,  Font_7x10, White);
 8003d80:	4a38      	ldr	r2, [pc, #224]	; (8003e64 <print_menu_items+0x124>)
 8003d82:	1d38      	adds	r0, r7, #4
 8003d84:	2301      	movs	r3, #1
 8003d86:	ca06      	ldmia	r2, {r1, r2}
 8003d88:	f7fe fa24 	bl	80021d4 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8003d8c:	f7fe f912 	bl	8001fb4 <ssd1306_UpdateScreen>
	memset(str, 0, sizeof(str));
 8003d90:	1d3b      	adds	r3, r7, #4
 8003d92:	2210      	movs	r2, #16
 8003d94:	2100      	movs	r1, #0
 8003d96:	4618      	mov	r0, r3
 8003d98:	f004 f9e4 	bl	8008164 <memset>

	MenuItem_t * currentItem_buff = currentItem;
 8003d9c:	4b30      	ldr	r3, [pc, #192]	; (8003e60 <print_menu_items+0x120>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	61fb      	str	r3, [r7, #28]

	for (uint8_t row = first_menu_row; row <= fourth_menu_row; row = row + row_step)
 8003da2:	4b31      	ldr	r3, [pc, #196]	; (8003e68 <print_menu_items+0x128>)
 8003da4:	881b      	ldrh	r3, [r3, #0]
 8003da6:	76fb      	strb	r3, [r7, #27]
 8003da8:	e04b      	b.n	8003e42 <print_menu_items+0x102>
	{
		if(row == first_menu_row)
 8003daa:	7efb      	ldrb	r3, [r7, #27]
 8003dac:	b29a      	uxth	r2, r3
 8003dae:	4b2e      	ldr	r3, [pc, #184]	; (8003e68 <print_menu_items+0x128>)
 8003db0:	881b      	ldrh	r3, [r3, #0]
 8003db2:	429a      	cmp	r2, r3
 8003db4:	d10d      	bne.n	8003dd2 <print_menu_items+0x92>
		{
			// Print pointer on menu
			char str_pointer[4] = "->";
 8003db6:	f643 632d 	movw	r3, #15917	; 0x3e2d
 8003dba:	603b      	str	r3, [r7, #0]
			ssd1306_SetCursor(0, row);
 8003dbc:	7efb      	ldrb	r3, [r7, #27]
 8003dbe:	4619      	mov	r1, r3
 8003dc0:	2000      	movs	r0, #0
 8003dc2:	f7fe fa2d 	bl	8002220 <ssd1306_SetCursor>
			ssd1306_WriteString(str_pointer,  Font_7x10, White);
 8003dc6:	4a27      	ldr	r2, [pc, #156]	; (8003e64 <print_menu_items+0x124>)
 8003dc8:	4638      	mov	r0, r7
 8003dca:	2301      	movs	r3, #1
 8003dcc:	ca06      	ldmia	r2, {r1, r2}
 8003dce:	f7fe fa01 	bl	80021d4 <ssd1306_WriteString>
		}
		// Print number of menu item
		itoa(currentItem_buff -> id, str, 10);
 8003dd2:	69fb      	ldr	r3, [r7, #28]
 8003dd4:	7c1b      	ldrb	r3, [r3, #16]
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	1d3b      	adds	r3, r7, #4
 8003dda:	220a      	movs	r2, #10
 8003ddc:	4619      	mov	r1, r3
 8003dde:	f004 f9b1 	bl	8008144 <itoa>
		ssd1306_SetCursor(start_print_id_menu_x, row);
 8003de2:	4b22      	ldr	r3, [pc, #136]	; (8003e6c <print_menu_items+0x12c>)
 8003de4:	881b      	ldrh	r3, [r3, #0]
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	7efa      	ldrb	r2, [r7, #27]
 8003dea:	4611      	mov	r1, r2
 8003dec:	4618      	mov	r0, r3
 8003dee:	f7fe fa17 	bl	8002220 <ssd1306_SetCursor>
		ssd1306_WriteString(str,  Font_7x10, White);
 8003df2:	4a1c      	ldr	r2, [pc, #112]	; (8003e64 <print_menu_items+0x124>)
 8003df4:	1d38      	adds	r0, r7, #4
 8003df6:	2301      	movs	r3, #1
 8003df8:	ca06      	ldmia	r2, {r1, r2}
 8003dfa:	f7fe f9eb 	bl	80021d4 <ssd1306_WriteString>

		// Print menu of menu item
		strncpy(str, currentItem_buff -> name, 15);
 8003dfe:	69fb      	ldr	r3, [r7, #28]
 8003e00:	6959      	ldr	r1, [r3, #20]
 8003e02:	1d3b      	adds	r3, r7, #4
 8003e04:	220f      	movs	r2, #15
 8003e06:	4618      	mov	r0, r3
 8003e08:	f004 fa99 	bl	800833e <strncpy>
		ssd1306_SetCursor(start_print_name_menu_x, row);
 8003e0c:	4b18      	ldr	r3, [pc, #96]	; (8003e70 <print_menu_items+0x130>)
 8003e0e:	881b      	ldrh	r3, [r3, #0]
 8003e10:	b2db      	uxtb	r3, r3
 8003e12:	7efa      	ldrb	r2, [r7, #27]
 8003e14:	4611      	mov	r1, r2
 8003e16:	4618      	mov	r0, r3
 8003e18:	f7fe fa02 	bl	8002220 <ssd1306_SetCursor>
		ssd1306_WriteString(str,  Font_7x10, White);
 8003e1c:	4a11      	ldr	r2, [pc, #68]	; (8003e64 <print_menu_items+0x124>)
 8003e1e:	1d38      	adds	r0, r7, #4
 8003e20:	2301      	movs	r3, #1
 8003e22:	ca06      	ldmia	r2, {r1, r2}
 8003e24:	f7fe f9d6 	bl	80021d4 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 8003e28:	f7fe f8c4 	bl	8001fb4 <ssd1306_UpdateScreen>

		currentItem_buff = currentItem_buff -> down;
 8003e2c:	69fb      	ldr	r3, [r7, #28]
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	61fb      	str	r3, [r7, #28]
		if(currentItem_buff == 0)
 8003e32:	69fb      	ldr	r3, [r7, #28]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d00b      	beq.n	8003e50 <print_menu_items+0x110>
	for (uint8_t row = first_menu_row; row <= fourth_menu_row; row = row + row_step)
 8003e38:	4b0e      	ldr	r3, [pc, #56]	; (8003e74 <print_menu_items+0x134>)
 8003e3a:	781a      	ldrb	r2, [r3, #0]
 8003e3c:	7efb      	ldrb	r3, [r7, #27]
 8003e3e:	4413      	add	r3, r2
 8003e40:	76fb      	strb	r3, [r7, #27]
 8003e42:	7efb      	ldrb	r3, [r7, #27]
 8003e44:	b29a      	uxth	r2, r3
 8003e46:	4b0c      	ldr	r3, [pc, #48]	; (8003e78 <print_menu_items+0x138>)
 8003e48:	881b      	ldrh	r3, [r3, #0]
 8003e4a:	429a      	cmp	r2, r3
 8003e4c:	d9ad      	bls.n	8003daa <print_menu_items+0x6a>
 8003e4e:	e000      	b.n	8003e52 <print_menu_items+0x112>
		{
			break;
 8003e50:	bf00      	nop
		}
	}
	scroll_bar();
 8003e52:	f7ff fceb 	bl	800382c <scroll_bar>
}
 8003e56:	bf00      	nop
 8003e58:	3720      	adds	r7, #32
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}
 8003e5e:	bf00      	nop
 8003e60:	20000030 	.word	0x20000030
 8003e64:	2000001c 	.word	0x2000001c
 8003e68:	20000038 	.word	0x20000038
 8003e6c:	20000042 	.word	0x20000042
 8003e70:	20000044 	.word	0x20000044
 8003e74:	20000040 	.word	0x20000040
 8003e78:	2000003e 	.word	0x2000003e

08003e7c <return_from_menu>:
// ----------------------------------------------------------------------------------------
void return_from_menu(void)
{
 8003e7c:	b590      	push	{r4, r7, lr}
 8003e7e:	b087      	sub	sp, #28
 8003e80:	af00      	add	r7, sp, #0
	currentItem = &items[0];											// Jump to main menu
 8003e82:	4b0f      	ldr	r3, [pc, #60]	; (8003ec0 <return_from_menu+0x44>)
 8003e84:	4a0f      	ldr	r2, [pc, #60]	; (8003ec4 <return_from_menu+0x48>)
 8003e86:	601a      	str	r2, [r3, #0]
	clearn_oled();
 8003e88:	f7fd ffe4 	bl	8001e54 <clearn_oled>

	// Print "MAIN MENU:"
	char str[20] = ">> MAIN MENU <<";
 8003e8c:	4b0e      	ldr	r3, [pc, #56]	; (8003ec8 <return_from_menu+0x4c>)
 8003e8e:	1d3c      	adds	r4, r7, #4
 8003e90:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003e92:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8003e96:	2300      	movs	r3, #0
 8003e98:	617b      	str	r3, [r7, #20]
	ssd1306_SetCursor(10, 3);
 8003e9a:	2103      	movs	r1, #3
 8003e9c:	200a      	movs	r0, #10
 8003e9e:	f7fe f9bf 	bl	8002220 <ssd1306_SetCursor>
	ssd1306_WriteString(str,  Font_7x10, White);
 8003ea2:	4a0a      	ldr	r2, [pc, #40]	; (8003ecc <return_from_menu+0x50>)
 8003ea4:	1d38      	adds	r0, r7, #4
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	ca06      	ldmia	r2, {r1, r2}
 8003eaa:	f7fe f993 	bl	80021d4 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8003eae:	f7fe f881 	bl	8001fb4 <ssd1306_UpdateScreen>

	print_menu_init();													// Print all start menu
 8003eb2:	f7ff feaf 	bl	8003c14 <print_menu_init>
}
 8003eb6:	bf00      	nop
 8003eb8:	371c      	adds	r7, #28
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd90      	pop	{r4, r7, pc}
 8003ebe:	bf00      	nop
 8003ec0:	20000030 	.word	0x20000030
 8003ec4:	200008e0 	.word	0x200008e0
 8003ec8:	08008c10 	.word	0x08008c10
 8003ecc:	2000001c 	.word	0x2000001c

08003ed0 <lora_rx_mode>:
////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////
// LORA FUNCTIONS
void lora_rx_mode(void)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b084      	sub	sp, #16
 8003ed4:	af00      	add	r7, sp, #0
	clearn_oled();
 8003ed6:	f7fd ffbd 	bl	8001e54 <clearn_oled>
	print_rectangle_on_head();
 8003eda:	f7ff fd1b 	bl	8003914 <print_rectangle_on_head>

	// Print selected name of menu
	char str[16] = {0};
 8003ede:	2300      	movs	r3, #0
 8003ee0:	603b      	str	r3, [r7, #0]
 8003ee2:	1d3b      	adds	r3, r7, #4
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	601a      	str	r2, [r3, #0]
 8003ee8:	605a      	str	r2, [r3, #4]
 8003eea:	609a      	str	r2, [r3, #8]
	strncpy(str, currentItem -> name, 15);
 8003eec:	4b1a      	ldr	r3, [pc, #104]	; (8003f58 <lora_rx_mode+0x88>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	6959      	ldr	r1, [r3, #20]
 8003ef2:	463b      	mov	r3, r7
 8003ef4:	220f      	movs	r2, #15
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	f004 fa21 	bl	800833e <strncpy>
	ssd1306_SetCursor(10, 3);
 8003efc:	2103      	movs	r1, #3
 8003efe:	200a      	movs	r0, #10
 8003f00:	f7fe f98e 	bl	8002220 <ssd1306_SetCursor>
	ssd1306_WriteString(str,  Font_7x10, White);
 8003f04:	4a15      	ldr	r2, [pc, #84]	; (8003f5c <lora_rx_mode+0x8c>)
 8003f06:	4638      	mov	r0, r7
 8003f08:	2301      	movs	r3, #1
 8003f0a:	ca06      	ldmia	r2, {r1, r2}
 8003f0c:	f7fe f962 	bl	80021d4 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8003f10:	f7fe f850 	bl	8001fb4 <ssd1306_UpdateScreen>
	memset(str, 0, sizeof(str));
 8003f14:	463b      	mov	r3, r7
 8003f16:	2210      	movs	r2, #16
 8003f18:	2100      	movs	r1, #0
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f004 f922 	bl	8008164 <memset>

	button_status = BOTTON_DOESENT_PRESS;
 8003f20:	4b0f      	ldr	r3, [pc, #60]	; (8003f60 <lora_rx_mode+0x90>)
 8003f22:	2200      	movs	r2, #0
 8003f24:	701a      	strb	r2, [r3, #0]
	block_interrupt_form_up_and_down_buttons = true;
 8003f26:	4b0f      	ldr	r3, [pc, #60]	; (8003f64 <lora_rx_mode+0x94>)
 8003f28:	2201      	movs	r2, #1
 8003f2a:	701a      	strb	r2, [r3, #0]
	// waiting for press enter(SW2) button
	do{
		LoRa_RX(true);
 8003f2c:	2001      	movs	r0, #1
 8003f2e:	f7fc fda5 	bl	8000a7c <LoRa_RX>
	}while (button_status != BUTTON_ENTER);
 8003f32:	4b0b      	ldr	r3, [pc, #44]	; (8003f60 <lora_rx_mode+0x90>)
 8003f34:	781b      	ldrb	r3, [r3, #0]
 8003f36:	2b02      	cmp	r3, #2
 8003f38:	d1f8      	bne.n	8003f2c <lora_rx_mode+0x5c>
	LoRa_RX(false);
 8003f3a:	2000      	movs	r0, #0
 8003f3c:	f7fc fd9e 	bl	8000a7c <LoRa_RX>

	block_interrupt_form_up_and_down_buttons = false;
 8003f40:	4b08      	ldr	r3, [pc, #32]	; (8003f64 <lora_rx_mode+0x94>)
 8003f42:	2200      	movs	r2, #0
 8003f44:	701a      	strb	r2, [r3, #0]

	// Return to first item of current menu
	currentItem = &items_menu_1[0];										// Set global pointer on first menu
 8003f46:	4b04      	ldr	r3, [pc, #16]	; (8003f58 <lora_rx_mode+0x88>)
 8003f48:	4a07      	ldr	r2, [pc, #28]	; (8003f68 <lora_rx_mode+0x98>)
 8003f4a:	601a      	str	r2, [r3, #0]
	print_menu_items();													// Print items on OLED
 8003f4c:	f7ff fef8 	bl	8003d40 <print_menu_items>
}
 8003f50:	bf00      	nop
 8003f52:	3710      	adds	r7, #16
 8003f54:	46bd      	mov	sp, r7
 8003f56:	bd80      	pop	{r7, pc}
 8003f58:	20000030 	.word	0x20000030
 8003f5c:	2000001c 	.word	0x2000001c
 8003f60:	2000059d 	.word	0x2000059d
 8003f64:	2000059c 	.word	0x2000059c
 8003f68:	200007e4 	.word	0x200007e4

08003f6c <lora_tx_mode>:
// ----------------------------------------------------------------------------------------
void lora_tx_mode(void)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b084      	sub	sp, #16
 8003f70:	af00      	add	r7, sp, #0
	clearn_oled();
 8003f72:	f7fd ff6f 	bl	8001e54 <clearn_oled>
	print_rectangle_on_head();
 8003f76:	f7ff fccd 	bl	8003914 <print_rectangle_on_head>

	// Print selected name of menu
	char str[16] = {0};
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	603b      	str	r3, [r7, #0]
 8003f7e:	1d3b      	adds	r3, r7, #4
 8003f80:	2200      	movs	r2, #0
 8003f82:	601a      	str	r2, [r3, #0]
 8003f84:	605a      	str	r2, [r3, #4]
 8003f86:	609a      	str	r2, [r3, #8]
	strncpy(str, currentItem -> name, 15);
 8003f88:	4b1a      	ldr	r3, [pc, #104]	; (8003ff4 <lora_tx_mode+0x88>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	6959      	ldr	r1, [r3, #20]
 8003f8e:	463b      	mov	r3, r7
 8003f90:	220f      	movs	r2, #15
 8003f92:	4618      	mov	r0, r3
 8003f94:	f004 f9d3 	bl	800833e <strncpy>
	ssd1306_SetCursor(10, 3);
 8003f98:	2103      	movs	r1, #3
 8003f9a:	200a      	movs	r0, #10
 8003f9c:	f7fe f940 	bl	8002220 <ssd1306_SetCursor>
	ssd1306_WriteString(str,  Font_7x10, White);
 8003fa0:	4a15      	ldr	r2, [pc, #84]	; (8003ff8 <lora_tx_mode+0x8c>)
 8003fa2:	4638      	mov	r0, r7
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	ca06      	ldmia	r2, {r1, r2}
 8003fa8:	f7fe f914 	bl	80021d4 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8003fac:	f7fe f802 	bl	8001fb4 <ssd1306_UpdateScreen>
	memset(str, 0, sizeof(str));
 8003fb0:	463b      	mov	r3, r7
 8003fb2:	2210      	movs	r2, #16
 8003fb4:	2100      	movs	r1, #0
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f004 f8d4 	bl	8008164 <memset>


	button_status = BOTTON_DOESENT_PRESS;
 8003fbc:	4b0f      	ldr	r3, [pc, #60]	; (8003ffc <lora_tx_mode+0x90>)
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	701a      	strb	r2, [r3, #0]
	block_interrupt_form_up_and_down_buttons = true;
 8003fc2:	4b0f      	ldr	r3, [pc, #60]	; (8004000 <lora_tx_mode+0x94>)
 8003fc4:	2201      	movs	r2, #1
 8003fc6:	701a      	strb	r2, [r3, #0]
	// waiting for press enter(SW2) button
	do{
		LoRa_TX_send_test_number(true);
 8003fc8:	2001      	movs	r0, #1
 8003fca:	f7fc fe17 	bl	8000bfc <LoRa_TX_send_test_number>

	}while (button_status != BUTTON_ENTER);
 8003fce:	4b0b      	ldr	r3, [pc, #44]	; (8003ffc <lora_tx_mode+0x90>)
 8003fd0:	781b      	ldrb	r3, [r3, #0]
 8003fd2:	2b02      	cmp	r3, #2
 8003fd4:	d1f8      	bne.n	8003fc8 <lora_tx_mode+0x5c>
	LoRa_TX_send_test_number(false);
 8003fd6:	2000      	movs	r0, #0
 8003fd8:	f7fc fe10 	bl	8000bfc <LoRa_TX_send_test_number>

	block_interrupt_form_up_and_down_buttons = false;
 8003fdc:	4b08      	ldr	r3, [pc, #32]	; (8004000 <lora_tx_mode+0x94>)
 8003fde:	2200      	movs	r2, #0
 8003fe0:	701a      	strb	r2, [r3, #0]

	// Return to first item of current menu
	currentItem = &items_menu_1[0];										// Set global pointer on first menu
 8003fe2:	4b04      	ldr	r3, [pc, #16]	; (8003ff4 <lora_tx_mode+0x88>)
 8003fe4:	4a07      	ldr	r2, [pc, #28]	; (8004004 <lora_tx_mode+0x98>)
 8003fe6:	601a      	str	r2, [r3, #0]
	print_menu_items();													// Print items on OLED
 8003fe8:	f7ff feaa 	bl	8003d40 <print_menu_items>
}
 8003fec:	bf00      	nop
 8003fee:	3710      	adds	r7, #16
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bd80      	pop	{r7, pc}
 8003ff4:	20000030 	.word	0x20000030
 8003ff8:	2000001c 	.word	0x2000001c
 8003ffc:	2000059d 	.word	0x2000059d
 8004000:	2000059c 	.word	0x2000059c
 8004004:	200007e4 	.word	0x200007e4

08004008 <lora_tx_mode_send_T_and_H>:
// ----------------------------------------------------------------------------------------
void lora_tx_mode_send_T_and_H(void)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b084      	sub	sp, #16
 800400c:	af00      	add	r7, sp, #0
	clearn_oled();
 800400e:	f7fd ff21 	bl	8001e54 <clearn_oled>
	print_rectangle_on_head();
 8004012:	f7ff fc7f 	bl	8003914 <print_rectangle_on_head>

	// Print selected name of menu
	char str[16] = {0};
 8004016:	2300      	movs	r3, #0
 8004018:	603b      	str	r3, [r7, #0]
 800401a:	1d3b      	adds	r3, r7, #4
 800401c:	2200      	movs	r2, #0
 800401e:	601a      	str	r2, [r3, #0]
 8004020:	605a      	str	r2, [r3, #4]
 8004022:	609a      	str	r2, [r3, #8]
	strncpy(str, currentItem -> name, 15);
 8004024:	4b1a      	ldr	r3, [pc, #104]	; (8004090 <lora_tx_mode_send_T_and_H+0x88>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	6959      	ldr	r1, [r3, #20]
 800402a:	463b      	mov	r3, r7
 800402c:	220f      	movs	r2, #15
 800402e:	4618      	mov	r0, r3
 8004030:	f004 f985 	bl	800833e <strncpy>
	ssd1306_SetCursor(10, 3);
 8004034:	2103      	movs	r1, #3
 8004036:	200a      	movs	r0, #10
 8004038:	f7fe f8f2 	bl	8002220 <ssd1306_SetCursor>
	ssd1306_WriteString(str,  Font_7x10, White);
 800403c:	4a15      	ldr	r2, [pc, #84]	; (8004094 <lora_tx_mode_send_T_and_H+0x8c>)
 800403e:	4638      	mov	r0, r7
 8004040:	2301      	movs	r3, #1
 8004042:	ca06      	ldmia	r2, {r1, r2}
 8004044:	f7fe f8c6 	bl	80021d4 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8004048:	f7fd ffb4 	bl	8001fb4 <ssd1306_UpdateScreen>
	memset(str, 0, sizeof(str));
 800404c:	463b      	mov	r3, r7
 800404e:	2210      	movs	r2, #16
 8004050:	2100      	movs	r1, #0
 8004052:	4618      	mov	r0, r3
 8004054:	f004 f886 	bl	8008164 <memset>

	button_status = BOTTON_DOESENT_PRESS;
 8004058:	4b0f      	ldr	r3, [pc, #60]	; (8004098 <lora_tx_mode_send_T_and_H+0x90>)
 800405a:	2200      	movs	r2, #0
 800405c:	701a      	strb	r2, [r3, #0]
	block_interrupt_form_up_and_down_buttons = true;
 800405e:	4b0f      	ldr	r3, [pc, #60]	; (800409c <lora_tx_mode_send_T_and_H+0x94>)
 8004060:	2201      	movs	r2, #1
 8004062:	701a      	strb	r2, [r3, #0]
	// waiting for press enter(SW2) button
	do{
		LoRa_TX_send_T_and_H(true);
 8004064:	2001      	movs	r0, #1
 8004066:	f7fc ff41 	bl	8000eec <LoRa_TX_send_T_and_H>

	}while (button_status != BUTTON_ENTER);
 800406a:	4b0b      	ldr	r3, [pc, #44]	; (8004098 <lora_tx_mode_send_T_and_H+0x90>)
 800406c:	781b      	ldrb	r3, [r3, #0]
 800406e:	2b02      	cmp	r3, #2
 8004070:	d1f8      	bne.n	8004064 <lora_tx_mode_send_T_and_H+0x5c>
	LoRa_TX_send_T_and_H(false);
 8004072:	2000      	movs	r0, #0
 8004074:	f7fc ff3a 	bl	8000eec <LoRa_TX_send_T_and_H>

	block_interrupt_form_up_and_down_buttons = false;
 8004078:	4b08      	ldr	r3, [pc, #32]	; (800409c <lora_tx_mode_send_T_and_H+0x94>)
 800407a:	2200      	movs	r2, #0
 800407c:	701a      	strb	r2, [r3, #0]

	// Return to first item of current menu
	currentItem = &items_menu_1[0];										// Set global pointer on first menu
 800407e:	4b04      	ldr	r3, [pc, #16]	; (8004090 <lora_tx_mode_send_T_and_H+0x88>)
 8004080:	4a07      	ldr	r2, [pc, #28]	; (80040a0 <lora_tx_mode_send_T_and_H+0x98>)
 8004082:	601a      	str	r2, [r3, #0]
	print_menu_items();													// Print items on OLED
 8004084:	f7ff fe5c 	bl	8003d40 <print_menu_items>
}
 8004088:	bf00      	nop
 800408a:	3710      	adds	r7, #16
 800408c:	46bd      	mov	sp, r7
 800408e:	bd80      	pop	{r7, pc}
 8004090:	20000030 	.word	0x20000030
 8004094:	2000001c 	.word	0x2000001c
 8004098:	2000059d 	.word	0x2000059d
 800409c:	2000059c 	.word	0x2000059c
 80040a0:	200007e4 	.word	0x200007e4

080040a4 <nrf_rx_mode>:
////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////
// NRF FUNCTIONS
void nrf_rx_mode(void)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b084      	sub	sp, #16
 80040a8:	af00      	add	r7, sp, #0
	clearn_oled();
 80040aa:	f7fd fed3 	bl	8001e54 <clearn_oled>
	NRF24_init_RX_mode();
 80040ae:	f7fd fa01 	bl	80014b4 <NRF24_init_RX_mode>
	print_rectangle_on_head();
 80040b2:	f7ff fc2f 	bl	8003914 <print_rectangle_on_head>

	// Print selected name of menu
	char str[16] = {0};
 80040b6:	2300      	movs	r3, #0
 80040b8:	603b      	str	r3, [r7, #0]
 80040ba:	1d3b      	adds	r3, r7, #4
 80040bc:	2200      	movs	r2, #0
 80040be:	601a      	str	r2, [r3, #0]
 80040c0:	605a      	str	r2, [r3, #4]
 80040c2:	609a      	str	r2, [r3, #8]
	strncpy(str, currentItem -> name, 15);
 80040c4:	4b1d      	ldr	r3, [pc, #116]	; (800413c <nrf_rx_mode+0x98>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	6959      	ldr	r1, [r3, #20]
 80040ca:	463b      	mov	r3, r7
 80040cc:	220f      	movs	r2, #15
 80040ce:	4618      	mov	r0, r3
 80040d0:	f004 f935 	bl	800833e <strncpy>
	ssd1306_SetCursor(10, 3);
 80040d4:	2103      	movs	r1, #3
 80040d6:	200a      	movs	r0, #10
 80040d8:	f7fe f8a2 	bl	8002220 <ssd1306_SetCursor>
	ssd1306_WriteString(str,  Font_7x10, White);
 80040dc:	4a18      	ldr	r2, [pc, #96]	; (8004140 <nrf_rx_mode+0x9c>)
 80040de:	4638      	mov	r0, r7
 80040e0:	2301      	movs	r3, #1
 80040e2:	ca06      	ldmia	r2, {r1, r2}
 80040e4:	f7fe f876 	bl	80021d4 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 80040e8:	f7fd ff64 	bl	8001fb4 <ssd1306_UpdateScreen>
	memset(str, 0, sizeof(str));
 80040ec:	463b      	mov	r3, r7
 80040ee:	2210      	movs	r2, #16
 80040f0:	2100      	movs	r1, #0
 80040f2:	4618      	mov	r0, r3
 80040f4:	f004 f836 	bl	8008164 <memset>

	button_status = BOTTON_DOESENT_PRESS;
 80040f8:	4b12      	ldr	r3, [pc, #72]	; (8004144 <nrf_rx_mode+0xa0>)
 80040fa:	2200      	movs	r2, #0
 80040fc:	701a      	strb	r2, [r3, #0]
	block_interrupt_form_up_and_down_buttons = true;
 80040fe:	4b12      	ldr	r3, [pc, #72]	; (8004148 <nrf_rx_mode+0xa4>)
 8004100:	2201      	movs	r2, #1
 8004102:	701a      	strb	r2, [r3, #0]
	// waiting for press enter(SW2) button
	do{
		NRF24L01_Receive();
 8004104:	f7fd f974 	bl	80013f0 <NRF24L01_Receive>
	}while (button_status != BUTTON_ENTER);
 8004108:	4b0e      	ldr	r3, [pc, #56]	; (8004144 <nrf_rx_mode+0xa0>)
 800410a:	781b      	ldrb	r3, [r3, #0]
 800410c:	2b02      	cmp	r3, #2
 800410e:	d1f9      	bne.n	8004104 <nrf_rx_mode+0x60>

	NRF24_WriteReg(CONFIG, 0x00); 										// STOP work with nrf module  (Power off)
 8004110:	2100      	movs	r1, #0
 8004112:	2000      	movs	r0, #0
 8004114:	f7fd fd0a 	bl	8001b2c <NRF24_WriteReg>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);				// Turn off GREEN LED
 8004118:	2201      	movs	r2, #1
 800411a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800411e:	480b      	ldr	r0, [pc, #44]	; (800414c <nrf_rx_mode+0xa8>)
 8004120:	f001 f8d3 	bl	80052ca <HAL_GPIO_WritePin>
	block_interrupt_form_up_and_down_buttons = false;
 8004124:	4b08      	ldr	r3, [pc, #32]	; (8004148 <nrf_rx_mode+0xa4>)
 8004126:	2200      	movs	r2, #0
 8004128:	701a      	strb	r2, [r3, #0]
	// Return to first item of current menu
	currentItem = &items_menu_2[0];										// Set global pointer on first menu
 800412a:	4b04      	ldr	r3, [pc, #16]	; (800413c <nrf_rx_mode+0x98>)
 800412c:	4a08      	ldr	r2, [pc, #32]	; (8004150 <nrf_rx_mode+0xac>)
 800412e:	601a      	str	r2, [r3, #0]
	print_menu_items();													// Print items on OLED
 8004130:	f7ff fe06 	bl	8003d40 <print_menu_items>
}
 8004134:	bf00      	nop
 8004136:	3710      	adds	r7, #16
 8004138:	46bd      	mov	sp, r7
 800413a:	bd80      	pop	{r7, pc}
 800413c:	20000030 	.word	0x20000030
 8004140:	2000001c 	.word	0x2000001c
 8004144:	2000059d 	.word	0x2000059d
 8004148:	2000059c 	.word	0x2000059c
 800414c:	40011000 	.word	0x40011000
 8004150:	20000778 	.word	0x20000778

08004154 <nrf_tx_mode>:
// ----------------------------------------------------------------------------------------
void nrf_tx_mode(void)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b084      	sub	sp, #16
 8004158:	af00      	add	r7, sp, #0
	clearn_oled();
 800415a:	f7fd fe7b 	bl	8001e54 <clearn_oled>
	NRF24_init_TX_mode();
 800415e:	f7fd fa6d 	bl	800163c <NRF24_init_TX_mode>
	print_rectangle_on_head();
 8004162:	f7ff fbd7 	bl	8003914 <print_rectangle_on_head>

	// Print selected name of menu
	char str[16] = {0};
 8004166:	2300      	movs	r3, #0
 8004168:	603b      	str	r3, [r7, #0]
 800416a:	1d3b      	adds	r3, r7, #4
 800416c:	2200      	movs	r2, #0
 800416e:	601a      	str	r2, [r3, #0]
 8004170:	605a      	str	r2, [r3, #4]
 8004172:	609a      	str	r2, [r3, #8]
	strncpy(str, currentItem -> name, 15);
 8004174:	4b23      	ldr	r3, [pc, #140]	; (8004204 <nrf_tx_mode+0xb0>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	6959      	ldr	r1, [r3, #20]
 800417a:	463b      	mov	r3, r7
 800417c:	220f      	movs	r2, #15
 800417e:	4618      	mov	r0, r3
 8004180:	f004 f8dd 	bl	800833e <strncpy>
	ssd1306_SetCursor(10, 3);
 8004184:	2103      	movs	r1, #3
 8004186:	200a      	movs	r0, #10
 8004188:	f7fe f84a 	bl	8002220 <ssd1306_SetCursor>
	ssd1306_WriteString(str,  Font_7x10, White);
 800418c:	4a1e      	ldr	r2, [pc, #120]	; (8004208 <nrf_tx_mode+0xb4>)
 800418e:	4638      	mov	r0, r7
 8004190:	2301      	movs	r3, #1
 8004192:	ca06      	ldmia	r2, {r1, r2}
 8004194:	f7fe f81e 	bl	80021d4 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8004198:	f7fd ff0c 	bl	8001fb4 <ssd1306_UpdateScreen>
	memset(str, 0, sizeof(str));
 800419c:	463b      	mov	r3, r7
 800419e:	2210      	movs	r2, #16
 80041a0:	2100      	movs	r1, #0
 80041a2:	4618      	mov	r0, r3
 80041a4:	f003 ffde 	bl	8008164 <memset>

	button_status = BOTTON_DOESENT_PRESS;
 80041a8:	4b18      	ldr	r3, [pc, #96]	; (800420c <nrf_tx_mode+0xb8>)
 80041aa:	2200      	movs	r2, #0
 80041ac:	701a      	strb	r2, [r3, #0]
	block_interrupt_form_up_and_down_buttons = true;
 80041ae:	4b18      	ldr	r3, [pc, #96]	; (8004210 <nrf_tx_mode+0xbc>)
 80041b0:	2201      	movs	r2, #1
 80041b2:	701a      	strb	r2, [r3, #0]
	// waiting for press enter(SW2) button
	do{
		NRF24L01_Transmission();
 80041b4:	f7fd fb50 	bl	8001858 <NRF24L01_Transmission>
	}while (button_status != BUTTON_ENTER);
 80041b8:	4b14      	ldr	r3, [pc, #80]	; (800420c <nrf_tx_mode+0xb8>)
 80041ba:	781b      	ldrb	r3, [r3, #0]
 80041bc:	2b02      	cmp	r3, #2
 80041be:	d1f9      	bne.n	80041b4 <nrf_tx_mode+0x60>
	i = 1; 																// Counter transmitted data
 80041c0:	4b14      	ldr	r3, [pc, #80]	; (8004214 <nrf_tx_mode+0xc0>)
 80041c2:	2201      	movs	r2, #1
 80041c4:	601a      	str	r2, [r3, #0]
	test_data = 0;									  					// Init test data for transmit data
 80041c6:	4b14      	ldr	r3, [pc, #80]	; (8004218 <nrf_tx_mode+0xc4>)
 80041c8:	2200      	movs	r2, #0
 80041ca:	601a      	str	r2, [r3, #0]
	retr_cnt_full = 0;
 80041cc:	4b13      	ldr	r3, [pc, #76]	; (800421c <nrf_tx_mode+0xc8>)
 80041ce:	2200      	movs	r2, #0
 80041d0:	601a      	str	r2, [r3, #0]
	cnt_lost = 0;
 80041d2:	4b13      	ldr	r3, [pc, #76]	; (8004220 <nrf_tx_mode+0xcc>)
 80041d4:	2200      	movs	r2, #0
 80041d6:	601a      	str	r2, [r3, #0]

	NRF24_WriteReg(CONFIG, 0x00); 										// STOP work with nrf module  (Power off)
 80041d8:	2100      	movs	r1, #0
 80041da:	2000      	movs	r0, #0
 80041dc:	f7fd fca6 	bl	8001b2c <NRF24_WriteReg>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);				// Turn off GREEN LED
 80041e0:	2201      	movs	r2, #1
 80041e2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80041e6:	480f      	ldr	r0, [pc, #60]	; (8004224 <nrf_tx_mode+0xd0>)
 80041e8:	f001 f86f 	bl	80052ca <HAL_GPIO_WritePin>
	block_interrupt_form_up_and_down_buttons = false;
 80041ec:	4b08      	ldr	r3, [pc, #32]	; (8004210 <nrf_tx_mode+0xbc>)
 80041ee:	2200      	movs	r2, #0
 80041f0:	701a      	strb	r2, [r3, #0]
	// Return to first item of current menu
	currentItem = &items_menu_2[0];										// Set global pointer on first menu
 80041f2:	4b04      	ldr	r3, [pc, #16]	; (8004204 <nrf_tx_mode+0xb0>)
 80041f4:	4a0c      	ldr	r2, [pc, #48]	; (8004228 <nrf_tx_mode+0xd4>)
 80041f6:	601a      	str	r2, [r3, #0]
	print_menu_items();													// Print items on OLED
 80041f8:	f7ff fda2 	bl	8003d40 <print_menu_items>
}
 80041fc:	bf00      	nop
 80041fe:	3710      	adds	r7, #16
 8004200:	46bd      	mov	sp, r7
 8004202:	bd80      	pop	{r7, pc}
 8004204:	20000030 	.word	0x20000030
 8004208:	2000001c 	.word	0x2000001c
 800420c:	2000059d 	.word	0x2000059d
 8004210:	2000059c 	.word	0x2000059c
 8004214:	20000018 	.word	0x20000018
 8004218:	20000140 	.word	0x20000140
 800421c:	20000138 	.word	0x20000138
 8004220:	2000013c 	.word	0x2000013c
 8004224:	40011000 	.word	0x40011000
 8004228:	20000778 	.word	0x20000778

0800422c <am2302>:
////////////////////////////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////////////////
// SENSORS FUNCTIONS
// Function uses Tim2 for periodic measuring.
void am2302(void)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b08e      	sub	sp, #56	; 0x38
 8004230:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);		// For sensor measure
 8004232:	48af      	ldr	r0, [pc, #700]	; (80044f0 <am2302+0x2c4>)
 8004234:	f002 fec2 	bl	8006fbc <HAL_TIM_Base_Start_IT>
	HAL_Delay(100);
 8004238:	2064      	movs	r0, #100	; 0x64
 800423a:	f000 fc0d 	bl	8004a58 <HAL_Delay>
	clearn_oled();
 800423e:	f7fd fe09 	bl	8001e54 <clearn_oled>
	print_rectangle_on_head();
 8004242:	f7ff fb67 	bl	8003914 <print_rectangle_on_head>

	// Print selected name of menu
	char str[16] = {0};
 8004246:	2300      	movs	r3, #0
 8004248:	62bb      	str	r3, [r7, #40]	; 0x28
 800424a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800424e:	2200      	movs	r2, #0
 8004250:	601a      	str	r2, [r3, #0]
 8004252:	605a      	str	r2, [r3, #4]
 8004254:	609a      	str	r2, [r3, #8]
	strncpy(str, currentItem -> name, 15);
 8004256:	4ba7      	ldr	r3, [pc, #668]	; (80044f4 <am2302+0x2c8>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	6959      	ldr	r1, [r3, #20]
 800425c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004260:	220f      	movs	r2, #15
 8004262:	4618      	mov	r0, r3
 8004264:	f004 f86b 	bl	800833e <strncpy>
	ssd1306_SetCursor(10, 3);
 8004268:	2103      	movs	r1, #3
 800426a:	200a      	movs	r0, #10
 800426c:	f7fd ffd8 	bl	8002220 <ssd1306_SetCursor>
	ssd1306_WriteString(str,  Font_7x10, White);
 8004270:	4aa1      	ldr	r2, [pc, #644]	; (80044f8 <am2302+0x2cc>)
 8004272:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8004276:	2301      	movs	r3, #1
 8004278:	ca06      	ldmia	r2, {r1, r2}
 800427a:	f7fd ffab 	bl	80021d4 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 800427e:	f7fd fe99 	bl	8001fb4 <ssd1306_UpdateScreen>
	memset(str, 0, sizeof(str));
 8004282:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004286:	2210      	movs	r2, #16
 8004288:	2100      	movs	r1, #0
 800428a:	4618      	mov	r0, r3
 800428c:	f003 ff6a 	bl	8008164 <memset>

	button_status = BOTTON_DOESENT_PRESS;
 8004290:	4b9a      	ldr	r3, [pc, #616]	; (80044fc <am2302+0x2d0>)
 8004292:	2200      	movs	r2, #0
 8004294:	701a      	strb	r2, [r3, #0]
	block_interrupt_form_up_and_down_buttons = true;	// Lock interrupt from UP and DOWN buttons
 8004296:	4b9a      	ldr	r3, [pc, #616]	; (8004500 <am2302+0x2d4>)
 8004298:	2201      	movs	r2, #1
 800429a:	701a      	strb	r2, [r3, #0]
	measure_counter = 1;
 800429c:	4b99      	ldr	r3, [pc, #612]	; (8004504 <am2302+0x2d8>)
 800429e:	2201      	movs	r2, #1
 80042a0:	601a      	str	r2, [r3, #0]
	// waiting for press enter(SW2) button
	do{
		// Print data
		if(am2302_ready == true)						// Flug from interrup tim2
 80042a2:	4b99      	ldr	r3, [pc, #612]	; (8004508 <am2302+0x2dc>)
 80042a4:	781b      	ldrb	r3, [r3, #0]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	f000 8101 	beq.w	80044ae <am2302+0x282>
		{
			char str_temperature[10] = {0};
 80042ac:	2300      	movs	r3, #0
 80042ae:	61fb      	str	r3, [r7, #28]
 80042b0:	f107 0320 	add.w	r3, r7, #32
 80042b4:	2200      	movs	r2, #0
 80042b6:	601a      	str	r2, [r3, #0]
 80042b8:	809a      	strh	r2, [r3, #4]
			char str_humidity[10] = {0};
 80042ba:	2300      	movs	r3, #0
 80042bc:	613b      	str	r3, [r7, #16]
 80042be:	f107 0314 	add.w	r3, r7, #20
 80042c2:	2200      	movs	r2, #0
 80042c4:	601a      	str	r2, [r3, #0]
 80042c6:	809a      	strh	r2, [r3, #4]
			char str_1[10] = {0};
 80042c8:	2300      	movs	r3, #0
 80042ca:	607b      	str	r3, [r7, #4]
 80042cc:	f107 0308 	add.w	r3, r7, #8
 80042d0:	2200      	movs	r2, #0
 80042d2:	601a      	str	r2, [r3, #0]
 80042d4:	809a      	strh	r2, [r3, #4]

			// Clear data place on OLED
			memset(str, ' ', sizeof(str));
 80042d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80042da:	2210      	movs	r2, #16
 80042dc:	2120      	movs	r1, #32
 80042de:	4618      	mov	r0, r3
 80042e0:	f003 ff40 	bl	8008164 <memset>
			ssd1306_SetCursor(10, first_menu_row);
 80042e4:	4b89      	ldr	r3, [pc, #548]	; (800450c <am2302+0x2e0>)
 80042e6:	881b      	ldrh	r3, [r3, #0]
 80042e8:	b2db      	uxtb	r3, r3
 80042ea:	4619      	mov	r1, r3
 80042ec:	200a      	movs	r0, #10
 80042ee:	f7fd ff97 	bl	8002220 <ssd1306_SetCursor>
			ssd1306_WriteString(str,  Font_7x10, White);
 80042f2:	4a81      	ldr	r2, [pc, #516]	; (80044f8 <am2302+0x2cc>)
 80042f4:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80042f8:	2301      	movs	r3, #1
 80042fa:	ca06      	ldmia	r2, {r1, r2}
 80042fc:	f7fd ff6a 	bl	80021d4 <ssd1306_WriteString>
			ssd1306_UpdateScreen();
 8004300:	f7fd fe58 	bl	8001fb4 <ssd1306_UpdateScreen>
			ssd1306_SetCursor(10, second_menu_row);
 8004304:	4b82      	ldr	r3, [pc, #520]	; (8004510 <am2302+0x2e4>)
 8004306:	881b      	ldrh	r3, [r3, #0]
 8004308:	b2db      	uxtb	r3, r3
 800430a:	4619      	mov	r1, r3
 800430c:	200a      	movs	r0, #10
 800430e:	f7fd ff87 	bl	8002220 <ssd1306_SetCursor>
			ssd1306_WriteString(str,  Font_7x10, White);
 8004312:	4a79      	ldr	r2, [pc, #484]	; (80044f8 <am2302+0x2cc>)
 8004314:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8004318:	2301      	movs	r3, #1
 800431a:	ca06      	ldmia	r2, {r1, r2}
 800431c:	f7fd ff5a 	bl	80021d4 <ssd1306_WriteString>
			ssd1306_UpdateScreen();
 8004320:	f7fd fe48 	bl	8001fb4 <ssd1306_UpdateScreen>
			memset(str, 0, sizeof(str));
 8004324:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004328:	2210      	movs	r2, #16
 800432a:	2100      	movs	r1, #0
 800432c:	4618      	mov	r0, r3
 800432e:	f003 ff19 	bl	8008164 <memset>

			// Print T and H on OLED
			itoa(am3202_sensor.temterature , str, 10);
 8004332:	4b78      	ldr	r3, [pc, #480]	; (8004514 <am2302+0x2e8>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800433a:	220a      	movs	r2, #10
 800433c:	4618      	mov	r0, r3
 800433e:	f003 ff01 	bl	8008144 <itoa>
			strcat(str_temperature, "T = ");
 8004342:	f107 031c 	add.w	r3, r7, #28
 8004346:	4618      	mov	r0, r3
 8004348:	f7fb ff00 	bl	800014c <strlen>
 800434c:	4603      	mov	r3, r0
 800434e:	461a      	mov	r2, r3
 8004350:	f107 031c 	add.w	r3, r7, #28
 8004354:	4413      	add	r3, r2
 8004356:	4a70      	ldr	r2, [pc, #448]	; (8004518 <am2302+0x2ec>)
 8004358:	6810      	ldr	r0, [r2, #0]
 800435a:	6018      	str	r0, [r3, #0]
 800435c:	7912      	ldrb	r2, [r2, #4]
 800435e:	711a      	strb	r2, [r3, #4]
			strcat(str_temperature, str);
 8004360:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004364:	f107 031c 	add.w	r3, r7, #28
 8004368:	4611      	mov	r1, r2
 800436a:	4618      	mov	r0, r3
 800436c:	f003 ffd8 	bl	8008320 <strcat>
			strcat(str_temperature, " C");
 8004370:	f107 031c 	add.w	r3, r7, #28
 8004374:	4618      	mov	r0, r3
 8004376:	f7fb fee9 	bl	800014c <strlen>
 800437a:	4603      	mov	r3, r0
 800437c:	461a      	mov	r2, r3
 800437e:	f107 031c 	add.w	r3, r7, #28
 8004382:	4413      	add	r3, r2
 8004384:	4a65      	ldr	r2, [pc, #404]	; (800451c <am2302+0x2f0>)
 8004386:	8811      	ldrh	r1, [r2, #0]
 8004388:	7892      	ldrb	r2, [r2, #2]
 800438a:	8019      	strh	r1, [r3, #0]
 800438c:	709a      	strb	r2, [r3, #2]
			ssd1306_SetCursor(10, first_menu_row);
 800438e:	4b5f      	ldr	r3, [pc, #380]	; (800450c <am2302+0x2e0>)
 8004390:	881b      	ldrh	r3, [r3, #0]
 8004392:	b2db      	uxtb	r3, r3
 8004394:	4619      	mov	r1, r3
 8004396:	200a      	movs	r0, #10
 8004398:	f7fd ff42 	bl	8002220 <ssd1306_SetCursor>
			ssd1306_WriteString(str_temperature,  Font_7x10, White);
 800439c:	4a56      	ldr	r2, [pc, #344]	; (80044f8 <am2302+0x2cc>)
 800439e:	f107 001c 	add.w	r0, r7, #28
 80043a2:	2301      	movs	r3, #1
 80043a4:	ca06      	ldmia	r2, {r1, r2}
 80043a6:	f7fd ff15 	bl	80021d4 <ssd1306_WriteString>
			memset(str, 0,sizeof(str));
 80043aa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80043ae:	2210      	movs	r2, #16
 80043b0:	2100      	movs	r1, #0
 80043b2:	4618      	mov	r0, r3
 80043b4:	f003 fed6 	bl	8008164 <memset>

			itoa(am3202_sensor.humidity , str, 10);
 80043b8:	4b56      	ldr	r3, [pc, #344]	; (8004514 <am2302+0x2e8>)
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80043c0:	220a      	movs	r2, #10
 80043c2:	4618      	mov	r0, r3
 80043c4:	f003 febe 	bl	8008144 <itoa>
			strcat(str_humidity, "H = ");
 80043c8:	f107 0310 	add.w	r3, r7, #16
 80043cc:	4618      	mov	r0, r3
 80043ce:	f7fb febd 	bl	800014c <strlen>
 80043d2:	4603      	mov	r3, r0
 80043d4:	461a      	mov	r2, r3
 80043d6:	f107 0310 	add.w	r3, r7, #16
 80043da:	4413      	add	r3, r2
 80043dc:	4a50      	ldr	r2, [pc, #320]	; (8004520 <am2302+0x2f4>)
 80043de:	6810      	ldr	r0, [r2, #0]
 80043e0:	6018      	str	r0, [r3, #0]
 80043e2:	7912      	ldrb	r2, [r2, #4]
 80043e4:	711a      	strb	r2, [r3, #4]
			strcat(str_humidity, str);
 80043e6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80043ea:	f107 0310 	add.w	r3, r7, #16
 80043ee:	4611      	mov	r1, r2
 80043f0:	4618      	mov	r0, r3
 80043f2:	f003 ff95 	bl	8008320 <strcat>
			strcat(str_humidity, " %");
 80043f6:	f107 0310 	add.w	r3, r7, #16
 80043fa:	4618      	mov	r0, r3
 80043fc:	f7fb fea6 	bl	800014c <strlen>
 8004400:	4603      	mov	r3, r0
 8004402:	461a      	mov	r2, r3
 8004404:	f107 0310 	add.w	r3, r7, #16
 8004408:	4413      	add	r3, r2
 800440a:	4a46      	ldr	r2, [pc, #280]	; (8004524 <am2302+0x2f8>)
 800440c:	8811      	ldrh	r1, [r2, #0]
 800440e:	7892      	ldrb	r2, [r2, #2]
 8004410:	8019      	strh	r1, [r3, #0]
 8004412:	709a      	strb	r2, [r3, #2]
			ssd1306_SetCursor(10, second_menu_row);
 8004414:	4b3e      	ldr	r3, [pc, #248]	; (8004510 <am2302+0x2e4>)
 8004416:	881b      	ldrh	r3, [r3, #0]
 8004418:	b2db      	uxtb	r3, r3
 800441a:	4619      	mov	r1, r3
 800441c:	200a      	movs	r0, #10
 800441e:	f7fd feff 	bl	8002220 <ssd1306_SetCursor>
			ssd1306_WriteString(str_humidity,  Font_7x10, White);
 8004422:	4a35      	ldr	r2, [pc, #212]	; (80044f8 <am2302+0x2cc>)
 8004424:	f107 0010 	add.w	r0, r7, #16
 8004428:	2301      	movs	r3, #1
 800442a:	ca06      	ldmia	r2, {r1, r2}
 800442c:	f7fd fed2 	bl	80021d4 <ssd1306_WriteString>

			// Print counter
			memset(str, 0,sizeof(str));
 8004430:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004434:	2210      	movs	r2, #16
 8004436:	2100      	movs	r1, #0
 8004438:	4618      	mov	r0, r3
 800443a:	f003 fe93 	bl	8008164 <memset>
			strcat(str, "Counter: ");
 800443e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004442:	4618      	mov	r0, r3
 8004444:	f7fb fe82 	bl	800014c <strlen>
 8004448:	4603      	mov	r3, r0
 800444a:	461a      	mov	r2, r3
 800444c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004450:	4413      	add	r3, r2
 8004452:	4935      	ldr	r1, [pc, #212]	; (8004528 <am2302+0x2fc>)
 8004454:	461a      	mov	r2, r3
 8004456:	460b      	mov	r3, r1
 8004458:	cb03      	ldmia	r3!, {r0, r1}
 800445a:	6010      	str	r0, [r2, #0]
 800445c:	6051      	str	r1, [r2, #4]
 800445e:	881b      	ldrh	r3, [r3, #0]
 8004460:	8113      	strh	r3, [r2, #8]
			itoa(measure_counter , str_1, 10);
 8004462:	4b28      	ldr	r3, [pc, #160]	; (8004504 <am2302+0x2d8>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	1d39      	adds	r1, r7, #4
 8004468:	220a      	movs	r2, #10
 800446a:	4618      	mov	r0, r3
 800446c:	f003 fe6a 	bl	8008144 <itoa>
			strcat(str, str_1);
 8004470:	1d3a      	adds	r2, r7, #4
 8004472:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004476:	4611      	mov	r1, r2
 8004478:	4618      	mov	r0, r3
 800447a:	f003 ff51 	bl	8008320 <strcat>
			ssd1306_SetCursor(10, third_menu_row);
 800447e:	4b2b      	ldr	r3, [pc, #172]	; (800452c <am2302+0x300>)
 8004480:	881b      	ldrh	r3, [r3, #0]
 8004482:	b2db      	uxtb	r3, r3
 8004484:	4619      	mov	r1, r3
 8004486:	200a      	movs	r0, #10
 8004488:	f7fd feca 	bl	8002220 <ssd1306_SetCursor>
			ssd1306_WriteString(str,  Font_7x10, White);
 800448c:	4a1a      	ldr	r2, [pc, #104]	; (80044f8 <am2302+0x2cc>)
 800448e:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8004492:	2301      	movs	r3, #1
 8004494:	ca06      	ldmia	r2, {r1, r2}
 8004496:	f7fd fe9d 	bl	80021d4 <ssd1306_WriteString>
			ssd1306_UpdateScreen();
 800449a:	f7fd fd8b 	bl	8001fb4 <ssd1306_UpdateScreen>

			measure_counter++;
 800449e:	4b19      	ldr	r3, [pc, #100]	; (8004504 <am2302+0x2d8>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	3301      	adds	r3, #1
 80044a4:	4a17      	ldr	r2, [pc, #92]	; (8004504 <am2302+0x2d8>)
 80044a6:	6013      	str	r3, [r2, #0]
			am2302_ready = false;
 80044a8:	4b17      	ldr	r3, [pc, #92]	; (8004508 <am2302+0x2dc>)
 80044aa:	2200      	movs	r2, #0
 80044ac:	701a      	strb	r2, [r3, #0]
		}

	}while (button_status != BUTTON_ENTER);
 80044ae:	4b13      	ldr	r3, [pc, #76]	; (80044fc <am2302+0x2d0>)
 80044b0:	781b      	ldrb	r3, [r3, #0]
 80044b2:	2b02      	cmp	r3, #2
 80044b4:	f47f aef5 	bne.w	80042a2 <am2302+0x76>
	HAL_TIM_Base_Stop_IT(&htim2);
 80044b8:	480d      	ldr	r0, [pc, #52]	; (80044f0 <am2302+0x2c4>)
 80044ba:	f002 fdd1 	bl	8007060 <HAL_TIM_Base_Stop_IT>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET); // Turn off LED
 80044be:	2201      	movs	r2, #1
 80044c0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80044c4:	481a      	ldr	r0, [pc, #104]	; (8004530 <am2302+0x304>)
 80044c6:	f000 ff00 	bl	80052ca <HAL_GPIO_WritePin>
	block_interrupt_form_up_and_down_buttons = false;	// Unlock  UP and DOWN buttons interrupt
 80044ca:	4b0d      	ldr	r3, [pc, #52]	; (8004500 <am2302+0x2d4>)
 80044cc:	2200      	movs	r2, #0
 80044ce:	701a      	strb	r2, [r3, #0]

	am3202_sensor.temterature = 0;
 80044d0:	4b10      	ldr	r3, [pc, #64]	; (8004514 <am2302+0x2e8>)
 80044d2:	2200      	movs	r2, #0
 80044d4:	601a      	str	r2, [r3, #0]
	am3202_sensor.humidity = 0;
 80044d6:	4b0f      	ldr	r3, [pc, #60]	; (8004514 <am2302+0x2e8>)
 80044d8:	2200      	movs	r2, #0
 80044da:	605a      	str	r2, [r3, #4]

	// Return to first item of current menu
	currentItem = &items_menu_3[0];										// Set global pointer on first menu
 80044dc:	4b05      	ldr	r3, [pc, #20]	; (80044f4 <am2302+0x2c8>)
 80044de:	4a15      	ldr	r2, [pc, #84]	; (8004534 <am2302+0x308>)
 80044e0:	601a      	str	r2, [r3, #0]
	print_menu_items();
 80044e2:	f7ff fc2d 	bl	8003d40 <print_menu_items>
}
 80044e6:	bf00      	nop
 80044e8:	3738      	adds	r7, #56	; 0x38
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}
 80044ee:	bf00      	nop
 80044f0:	20000730 	.word	0x20000730
 80044f4:	20000030 	.word	0x20000030
 80044f8:	2000001c 	.word	0x2000001c
 80044fc:	2000059d 	.word	0x2000059d
 8004500:	2000059c 	.word	0x2000059c
 8004504:	20000598 	.word	0x20000598
 8004508:	2000058c 	.word	0x2000058c
 800450c:	20000038 	.word	0x20000038
 8004510:	2000003a 	.word	0x2000003a
 8004514:	200005a8 	.word	0x200005a8
 8004518:	08008c24 	.word	0x08008c24
 800451c:	08008c2c 	.word	0x08008c2c
 8004520:	08008c30 	.word	0x08008c30
 8004524:	08008c38 	.word	0x08008c38
 8004528:	08008c3c 	.word	0x08008c3c
 800452c:	2000003c 	.word	0x2000003c
 8004530:	40011000 	.word	0x40011000
 8004534:	20000850 	.word	0x20000850

08004538 <periodic_measurement_am2302_on>:
// ----------------------------------------------------------------------------------------
// Function uses Tim2 for periodic measuring.
void periodic_measurement_am2302_on(void)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b08e      	sub	sp, #56	; 0x38
 800453c:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);		// For sensor measure
 800453e:	48a7      	ldr	r0, [pc, #668]	; (80047dc <periodic_measurement_am2302_on+0x2a4>)
 8004540:	f002 fd3c 	bl	8006fbc <HAL_TIM_Base_Start_IT>
	HAL_Delay(100);
 8004544:	2064      	movs	r0, #100	; 0x64
 8004546:	f000 fa87 	bl	8004a58 <HAL_Delay>
	clearn_oled();
 800454a:	f7fd fc83 	bl	8001e54 <clearn_oled>
	print_rectangle_on_head();
 800454e:	f7ff f9e1 	bl	8003914 <print_rectangle_on_head>

	// Print selected name of menu
	char str[16] = {0};
 8004552:	2300      	movs	r3, #0
 8004554:	62bb      	str	r3, [r7, #40]	; 0x28
 8004556:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800455a:	2200      	movs	r2, #0
 800455c:	601a      	str	r2, [r3, #0]
 800455e:	605a      	str	r2, [r3, #4]
 8004560:	609a      	str	r2, [r3, #8]
	strncpy(str, currentItem -> name, 15);
 8004562:	4b9f      	ldr	r3, [pc, #636]	; (80047e0 <periodic_measurement_am2302_on+0x2a8>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	6959      	ldr	r1, [r3, #20]
 8004568:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800456c:	220f      	movs	r2, #15
 800456e:	4618      	mov	r0, r3
 8004570:	f003 fee5 	bl	800833e <strncpy>
	ssd1306_SetCursor(10, 3);
 8004574:	2103      	movs	r1, #3
 8004576:	200a      	movs	r0, #10
 8004578:	f7fd fe52 	bl	8002220 <ssd1306_SetCursor>
	ssd1306_WriteString(str,  Font_7x10, White);
 800457c:	4a99      	ldr	r2, [pc, #612]	; (80047e4 <periodic_measurement_am2302_on+0x2ac>)
 800457e:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8004582:	2301      	movs	r3, #1
 8004584:	ca06      	ldmia	r2, {r1, r2}
 8004586:	f7fd fe25 	bl	80021d4 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 800458a:	f7fd fd13 	bl	8001fb4 <ssd1306_UpdateScreen>
	memset(str, 0, sizeof(str));
 800458e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004592:	2210      	movs	r2, #16
 8004594:	2100      	movs	r1, #0
 8004596:	4618      	mov	r0, r3
 8004598:	f003 fde4 	bl	8008164 <memset>

	button_status = BOTTON_DOESENT_PRESS;
 800459c:	4b92      	ldr	r3, [pc, #584]	; (80047e8 <periodic_measurement_am2302_on+0x2b0>)
 800459e:	2200      	movs	r2, #0
 80045a0:	701a      	strb	r2, [r3, #0]
	block_interrupt_form_up_and_down_buttons = true;
 80045a2:	4b92      	ldr	r3, [pc, #584]	; (80047ec <periodic_measurement_am2302_on+0x2b4>)
 80045a4:	2201      	movs	r2, #1
 80045a6:	701a      	strb	r2, [r3, #0]
	measure_counter = 1;
 80045a8:	4b91      	ldr	r3, [pc, #580]	; (80047f0 <periodic_measurement_am2302_on+0x2b8>)
 80045aa:	2201      	movs	r2, #1
 80045ac:	601a      	str	r2, [r3, #0]
	// waiting for press enter(SW2) button
	do{
		// Print data
		if(am2302_ready == true)	// Flug from interrup tim2
 80045ae:	4b91      	ldr	r3, [pc, #580]	; (80047f4 <periodic_measurement_am2302_on+0x2bc>)
 80045b0:	781b      	ldrb	r3, [r3, #0]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	f000 8101 	beq.w	80047ba <periodic_measurement_am2302_on+0x282>
		{
			char str_temperature[10] = {0};
 80045b8:	2300      	movs	r3, #0
 80045ba:	61fb      	str	r3, [r7, #28]
 80045bc:	f107 0320 	add.w	r3, r7, #32
 80045c0:	2200      	movs	r2, #0
 80045c2:	601a      	str	r2, [r3, #0]
 80045c4:	809a      	strh	r2, [r3, #4]
			char str_humidity[10] = {0};
 80045c6:	2300      	movs	r3, #0
 80045c8:	613b      	str	r3, [r7, #16]
 80045ca:	f107 0314 	add.w	r3, r7, #20
 80045ce:	2200      	movs	r2, #0
 80045d0:	601a      	str	r2, [r3, #0]
 80045d2:	809a      	strh	r2, [r3, #4]
			char str_1[10] = {0};
 80045d4:	2300      	movs	r3, #0
 80045d6:	607b      	str	r3, [r7, #4]
 80045d8:	f107 0308 	add.w	r3, r7, #8
 80045dc:	2200      	movs	r2, #0
 80045de:	601a      	str	r2, [r3, #0]
 80045e0:	809a      	strh	r2, [r3, #4]

			// Clear data place on OLED
			memset(str, ' ', sizeof(str));
 80045e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80045e6:	2210      	movs	r2, #16
 80045e8:	2120      	movs	r1, #32
 80045ea:	4618      	mov	r0, r3
 80045ec:	f003 fdba 	bl	8008164 <memset>
			ssd1306_SetCursor(10, first_menu_row);
 80045f0:	4b81      	ldr	r3, [pc, #516]	; (80047f8 <periodic_measurement_am2302_on+0x2c0>)
 80045f2:	881b      	ldrh	r3, [r3, #0]
 80045f4:	b2db      	uxtb	r3, r3
 80045f6:	4619      	mov	r1, r3
 80045f8:	200a      	movs	r0, #10
 80045fa:	f7fd fe11 	bl	8002220 <ssd1306_SetCursor>
			ssd1306_WriteString(str,  Font_7x10, White);
 80045fe:	4a79      	ldr	r2, [pc, #484]	; (80047e4 <periodic_measurement_am2302_on+0x2ac>)
 8004600:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8004604:	2301      	movs	r3, #1
 8004606:	ca06      	ldmia	r2, {r1, r2}
 8004608:	f7fd fde4 	bl	80021d4 <ssd1306_WriteString>
			ssd1306_UpdateScreen();
 800460c:	f7fd fcd2 	bl	8001fb4 <ssd1306_UpdateScreen>
			ssd1306_SetCursor(10, second_menu_row);
 8004610:	4b7a      	ldr	r3, [pc, #488]	; (80047fc <periodic_measurement_am2302_on+0x2c4>)
 8004612:	881b      	ldrh	r3, [r3, #0]
 8004614:	b2db      	uxtb	r3, r3
 8004616:	4619      	mov	r1, r3
 8004618:	200a      	movs	r0, #10
 800461a:	f7fd fe01 	bl	8002220 <ssd1306_SetCursor>
			ssd1306_WriteString(str,  Font_7x10, White);
 800461e:	4a71      	ldr	r2, [pc, #452]	; (80047e4 <periodic_measurement_am2302_on+0x2ac>)
 8004620:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8004624:	2301      	movs	r3, #1
 8004626:	ca06      	ldmia	r2, {r1, r2}
 8004628:	f7fd fdd4 	bl	80021d4 <ssd1306_WriteString>
			ssd1306_UpdateScreen();
 800462c:	f7fd fcc2 	bl	8001fb4 <ssd1306_UpdateScreen>

			memset(str, 0, sizeof(str));
 8004630:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004634:	2210      	movs	r2, #16
 8004636:	2100      	movs	r1, #0
 8004638:	4618      	mov	r0, r3
 800463a:	f003 fd93 	bl	8008164 <memset>
			// Print T and H on OLED

			itoa(am3202_sensor.temterature , str, 10);
 800463e:	4b70      	ldr	r3, [pc, #448]	; (8004800 <periodic_measurement_am2302_on+0x2c8>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8004646:	220a      	movs	r2, #10
 8004648:	4618      	mov	r0, r3
 800464a:	f003 fd7b 	bl	8008144 <itoa>
			strcat(str_temperature, "T = ");
 800464e:	f107 031c 	add.w	r3, r7, #28
 8004652:	4618      	mov	r0, r3
 8004654:	f7fb fd7a 	bl	800014c <strlen>
 8004658:	4603      	mov	r3, r0
 800465a:	461a      	mov	r2, r3
 800465c:	f107 031c 	add.w	r3, r7, #28
 8004660:	4413      	add	r3, r2
 8004662:	4a68      	ldr	r2, [pc, #416]	; (8004804 <periodic_measurement_am2302_on+0x2cc>)
 8004664:	6810      	ldr	r0, [r2, #0]
 8004666:	6018      	str	r0, [r3, #0]
 8004668:	7912      	ldrb	r2, [r2, #4]
 800466a:	711a      	strb	r2, [r3, #4]
			strcat(str_temperature, str);
 800466c:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004670:	f107 031c 	add.w	r3, r7, #28
 8004674:	4611      	mov	r1, r2
 8004676:	4618      	mov	r0, r3
 8004678:	f003 fe52 	bl	8008320 <strcat>
			strcat(str_temperature, " C");
 800467c:	f107 031c 	add.w	r3, r7, #28
 8004680:	4618      	mov	r0, r3
 8004682:	f7fb fd63 	bl	800014c <strlen>
 8004686:	4603      	mov	r3, r0
 8004688:	461a      	mov	r2, r3
 800468a:	f107 031c 	add.w	r3, r7, #28
 800468e:	4413      	add	r3, r2
 8004690:	4a5d      	ldr	r2, [pc, #372]	; (8004808 <periodic_measurement_am2302_on+0x2d0>)
 8004692:	8811      	ldrh	r1, [r2, #0]
 8004694:	7892      	ldrb	r2, [r2, #2]
 8004696:	8019      	strh	r1, [r3, #0]
 8004698:	709a      	strb	r2, [r3, #2]
			ssd1306_SetCursor(10, first_menu_row);
 800469a:	4b57      	ldr	r3, [pc, #348]	; (80047f8 <periodic_measurement_am2302_on+0x2c0>)
 800469c:	881b      	ldrh	r3, [r3, #0]
 800469e:	b2db      	uxtb	r3, r3
 80046a0:	4619      	mov	r1, r3
 80046a2:	200a      	movs	r0, #10
 80046a4:	f7fd fdbc 	bl	8002220 <ssd1306_SetCursor>
			ssd1306_WriteString(str_temperature,  Font_7x10, White);
 80046a8:	4a4e      	ldr	r2, [pc, #312]	; (80047e4 <periodic_measurement_am2302_on+0x2ac>)
 80046aa:	f107 001c 	add.w	r0, r7, #28
 80046ae:	2301      	movs	r3, #1
 80046b0:	ca06      	ldmia	r2, {r1, r2}
 80046b2:	f7fd fd8f 	bl	80021d4 <ssd1306_WriteString>

			memset(str, 0,sizeof(str));
 80046b6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80046ba:	2210      	movs	r2, #16
 80046bc:	2100      	movs	r1, #0
 80046be:	4618      	mov	r0, r3
 80046c0:	f003 fd50 	bl	8008164 <memset>
			itoa(am3202_sensor.humidity , str, 10);
 80046c4:	4b4e      	ldr	r3, [pc, #312]	; (8004800 <periodic_measurement_am2302_on+0x2c8>)
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80046cc:	220a      	movs	r2, #10
 80046ce:	4618      	mov	r0, r3
 80046d0:	f003 fd38 	bl	8008144 <itoa>
			strcat(str_humidity, "H = ");
 80046d4:	f107 0310 	add.w	r3, r7, #16
 80046d8:	4618      	mov	r0, r3
 80046da:	f7fb fd37 	bl	800014c <strlen>
 80046de:	4603      	mov	r3, r0
 80046e0:	461a      	mov	r2, r3
 80046e2:	f107 0310 	add.w	r3, r7, #16
 80046e6:	4413      	add	r3, r2
 80046e8:	4a48      	ldr	r2, [pc, #288]	; (800480c <periodic_measurement_am2302_on+0x2d4>)
 80046ea:	6810      	ldr	r0, [r2, #0]
 80046ec:	6018      	str	r0, [r3, #0]
 80046ee:	7912      	ldrb	r2, [r2, #4]
 80046f0:	711a      	strb	r2, [r3, #4]
			strcat(str_humidity, str);
 80046f2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80046f6:	f107 0310 	add.w	r3, r7, #16
 80046fa:	4611      	mov	r1, r2
 80046fc:	4618      	mov	r0, r3
 80046fe:	f003 fe0f 	bl	8008320 <strcat>
			strcat(str_humidity, " %");
 8004702:	f107 0310 	add.w	r3, r7, #16
 8004706:	4618      	mov	r0, r3
 8004708:	f7fb fd20 	bl	800014c <strlen>
 800470c:	4603      	mov	r3, r0
 800470e:	461a      	mov	r2, r3
 8004710:	f107 0310 	add.w	r3, r7, #16
 8004714:	4413      	add	r3, r2
 8004716:	4a3e      	ldr	r2, [pc, #248]	; (8004810 <periodic_measurement_am2302_on+0x2d8>)
 8004718:	8811      	ldrh	r1, [r2, #0]
 800471a:	7892      	ldrb	r2, [r2, #2]
 800471c:	8019      	strh	r1, [r3, #0]
 800471e:	709a      	strb	r2, [r3, #2]
			ssd1306_SetCursor(10, second_menu_row);
 8004720:	4b36      	ldr	r3, [pc, #216]	; (80047fc <periodic_measurement_am2302_on+0x2c4>)
 8004722:	881b      	ldrh	r3, [r3, #0]
 8004724:	b2db      	uxtb	r3, r3
 8004726:	4619      	mov	r1, r3
 8004728:	200a      	movs	r0, #10
 800472a:	f7fd fd79 	bl	8002220 <ssd1306_SetCursor>
			ssd1306_WriteString(str_humidity,  Font_7x10, White);
 800472e:	4a2d      	ldr	r2, [pc, #180]	; (80047e4 <periodic_measurement_am2302_on+0x2ac>)
 8004730:	f107 0010 	add.w	r0, r7, #16
 8004734:	2301      	movs	r3, #1
 8004736:	ca06      	ldmia	r2, {r1, r2}
 8004738:	f7fd fd4c 	bl	80021d4 <ssd1306_WriteString>

			// Print counter
			memset(str, 0,sizeof(str));
 800473c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004740:	2210      	movs	r2, #16
 8004742:	2100      	movs	r1, #0
 8004744:	4618      	mov	r0, r3
 8004746:	f003 fd0d 	bl	8008164 <memset>
			strcat(str, "Counter: ");
 800474a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800474e:	4618      	mov	r0, r3
 8004750:	f7fb fcfc 	bl	800014c <strlen>
 8004754:	4603      	mov	r3, r0
 8004756:	461a      	mov	r2, r3
 8004758:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800475c:	4413      	add	r3, r2
 800475e:	492d      	ldr	r1, [pc, #180]	; (8004814 <periodic_measurement_am2302_on+0x2dc>)
 8004760:	461a      	mov	r2, r3
 8004762:	460b      	mov	r3, r1
 8004764:	cb03      	ldmia	r3!, {r0, r1}
 8004766:	6010      	str	r0, [r2, #0]
 8004768:	6051      	str	r1, [r2, #4]
 800476a:	881b      	ldrh	r3, [r3, #0]
 800476c:	8113      	strh	r3, [r2, #8]
			itoa(measure_counter , str_1, 10);
 800476e:	4b20      	ldr	r3, [pc, #128]	; (80047f0 <periodic_measurement_am2302_on+0x2b8>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	1d39      	adds	r1, r7, #4
 8004774:	220a      	movs	r2, #10
 8004776:	4618      	mov	r0, r3
 8004778:	f003 fce4 	bl	8008144 <itoa>
			strcat(str, str_1);
 800477c:	1d3a      	adds	r2, r7, #4
 800477e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004782:	4611      	mov	r1, r2
 8004784:	4618      	mov	r0, r3
 8004786:	f003 fdcb 	bl	8008320 <strcat>
			ssd1306_SetCursor(10, third_menu_row);
 800478a:	4b23      	ldr	r3, [pc, #140]	; (8004818 <periodic_measurement_am2302_on+0x2e0>)
 800478c:	881b      	ldrh	r3, [r3, #0]
 800478e:	b2db      	uxtb	r3, r3
 8004790:	4619      	mov	r1, r3
 8004792:	200a      	movs	r0, #10
 8004794:	f7fd fd44 	bl	8002220 <ssd1306_SetCursor>
			ssd1306_WriteString(str,  Font_7x10, White);
 8004798:	4a12      	ldr	r2, [pc, #72]	; (80047e4 <periodic_measurement_am2302_on+0x2ac>)
 800479a:	f107 0028 	add.w	r0, r7, #40	; 0x28
 800479e:	2301      	movs	r3, #1
 80047a0:	ca06      	ldmia	r2, {r1, r2}
 80047a2:	f7fd fd17 	bl	80021d4 <ssd1306_WriteString>
			ssd1306_UpdateScreen();
 80047a6:	f7fd fc05 	bl	8001fb4 <ssd1306_UpdateScreen>

			measure_counter++;
 80047aa:	4b11      	ldr	r3, [pc, #68]	; (80047f0 <periodic_measurement_am2302_on+0x2b8>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	3301      	adds	r3, #1
 80047b0:	4a0f      	ldr	r2, [pc, #60]	; (80047f0 <periodic_measurement_am2302_on+0x2b8>)
 80047b2:	6013      	str	r3, [r2, #0]
			am2302_ready = false;
 80047b4:	4b0f      	ldr	r3, [pc, #60]	; (80047f4 <periodic_measurement_am2302_on+0x2bc>)
 80047b6:	2200      	movs	r2, #0
 80047b8:	701a      	strb	r2, [r3, #0]
		}

	}while (button_status != BUTTON_ENTER);
 80047ba:	4b0b      	ldr	r3, [pc, #44]	; (80047e8 <periodic_measurement_am2302_on+0x2b0>)
 80047bc:	781b      	ldrb	r3, [r3, #0]
 80047be:	2b02      	cmp	r3, #2
 80047c0:	f47f aef5 	bne.w	80045ae <periodic_measurement_am2302_on+0x76>
	block_interrupt_form_up_and_down_buttons = false;	// Unlock  UP and DOWN buttons interrupt
 80047c4:	4b09      	ldr	r3, [pc, #36]	; (80047ec <periodic_measurement_am2302_on+0x2b4>)
 80047c6:	2200      	movs	r2, #0
 80047c8:	701a      	strb	r2, [r3, #0]
	// Return to first item of current menu
	currentItem = &items_menu_3[0];										// Set global pointer on first menu
 80047ca:	4b05      	ldr	r3, [pc, #20]	; (80047e0 <periodic_measurement_am2302_on+0x2a8>)
 80047cc:	4a13      	ldr	r2, [pc, #76]	; (800481c <periodic_measurement_am2302_on+0x2e4>)
 80047ce:	601a      	str	r2, [r3, #0]
	print_menu_items();
 80047d0:	f7ff fab6 	bl	8003d40 <print_menu_items>
}
 80047d4:	bf00      	nop
 80047d6:	3738      	adds	r7, #56	; 0x38
 80047d8:	46bd      	mov	sp, r7
 80047da:	bd80      	pop	{r7, pc}
 80047dc:	20000730 	.word	0x20000730
 80047e0:	20000030 	.word	0x20000030
 80047e4:	2000001c 	.word	0x2000001c
 80047e8:	2000059d 	.word	0x2000059d
 80047ec:	2000059c 	.word	0x2000059c
 80047f0:	20000598 	.word	0x20000598
 80047f4:	2000058c 	.word	0x2000058c
 80047f8:	20000038 	.word	0x20000038
 80047fc:	2000003a 	.word	0x2000003a
 8004800:	200005a8 	.word	0x200005a8
 8004804:	08008c24 	.word	0x08008c24
 8004808:	08008c2c 	.word	0x08008c2c
 800480c:	08008c30 	.word	0x08008c30
 8004810:	08008c38 	.word	0x08008c38
 8004814:	08008c3c 	.word	0x08008c3c
 8004818:	2000003c 	.word	0x2000003c
 800481c:	20000850 	.word	0x20000850

08004820 <periodic_measurement_am2302_off>:
// ----------------------------------------------------------------------------------------
// Function turn off Tim2 for periodic measuring.
void periodic_measurement_am2302_off(void)
{
 8004820:	b590      	push	{r4, r7, lr}
 8004822:	b085      	sub	sp, #20
 8004824:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);		// For sensor measure
 8004826:	483d      	ldr	r0, [pc, #244]	; (800491c <periodic_measurement_am2302_off+0xfc>)
 8004828:	f002 fbc8 	bl	8006fbc <HAL_TIM_Base_Start_IT>
	HAL_Delay(100);
 800482c:	2064      	movs	r0, #100	; 0x64
 800482e:	f000 f913 	bl	8004a58 <HAL_Delay>
	clearn_oled();
 8004832:	f7fd fb0f 	bl	8001e54 <clearn_oled>
	print_rectangle_on_head();
 8004836:	f7ff f86d 	bl	8003914 <print_rectangle_on_head>

	// Print selected name of menu
	char str[16] = {0};
 800483a:	2300      	movs	r3, #0
 800483c:	603b      	str	r3, [r7, #0]
 800483e:	1d3b      	adds	r3, r7, #4
 8004840:	2200      	movs	r2, #0
 8004842:	601a      	str	r2, [r3, #0]
 8004844:	605a      	str	r2, [r3, #4]
 8004846:	609a      	str	r2, [r3, #8]
	strncpy(str, currentItem -> name, 15);
 8004848:	4b35      	ldr	r3, [pc, #212]	; (8004920 <periodic_measurement_am2302_off+0x100>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	6959      	ldr	r1, [r3, #20]
 800484e:	463b      	mov	r3, r7
 8004850:	220f      	movs	r2, #15
 8004852:	4618      	mov	r0, r3
 8004854:	f003 fd73 	bl	800833e <strncpy>
	ssd1306_SetCursor(10, 3);
 8004858:	2103      	movs	r1, #3
 800485a:	200a      	movs	r0, #10
 800485c:	f7fd fce0 	bl	8002220 <ssd1306_SetCursor>
	ssd1306_WriteString(str,  Font_7x10, White);
 8004860:	4a30      	ldr	r2, [pc, #192]	; (8004924 <periodic_measurement_am2302_off+0x104>)
 8004862:	4638      	mov	r0, r7
 8004864:	2301      	movs	r3, #1
 8004866:	ca06      	ldmia	r2, {r1, r2}
 8004868:	f7fd fcb4 	bl	80021d4 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 800486c:	f7fd fba2 	bl	8001fb4 <ssd1306_UpdateScreen>
	memset(str, 0, sizeof(str));
 8004870:	463b      	mov	r3, r7
 8004872:	2210      	movs	r2, #16
 8004874:	2100      	movs	r1, #0
 8004876:	4618      	mov	r0, r3
 8004878:	f003 fc74 	bl	8008164 <memset>

	button_status = BOTTON_DOESENT_PRESS;
 800487c:	4b2a      	ldr	r3, [pc, #168]	; (8004928 <periodic_measurement_am2302_off+0x108>)
 800487e:	2200      	movs	r2, #0
 8004880:	701a      	strb	r2, [r3, #0]
	block_interrupt_form_up_and_down_buttons = true;
 8004882:	4b2a      	ldr	r3, [pc, #168]	; (800492c <periodic_measurement_am2302_off+0x10c>)
 8004884:	2201      	movs	r2, #1
 8004886:	701a      	strb	r2, [r3, #0]
	measure_counter = 1;
 8004888:	4b29      	ldr	r3, [pc, #164]	; (8004930 <periodic_measurement_am2302_off+0x110>)
 800488a:	2201      	movs	r2, #1
 800488c:	601a      	str	r2, [r3, #0]
	HAL_TIM_Base_Stop_IT(&htim2);
 800488e:	4823      	ldr	r0, [pc, #140]	; (800491c <periodic_measurement_am2302_off+0xfc>)
 8004890:	f002 fbe6 	bl	8007060 <HAL_TIM_Base_Stop_IT>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET); // Turn off LED
 8004894:	2201      	movs	r2, #1
 8004896:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800489a:	4826      	ldr	r0, [pc, #152]	; (8004934 <periodic_measurement_am2302_off+0x114>)
 800489c:	f000 fd15 	bl	80052ca <HAL_GPIO_WritePin>

	ssd1306_SetCursor(10, second_menu_row);
 80048a0:	4b25      	ldr	r3, [pc, #148]	; (8004938 <periodic_measurement_am2302_off+0x118>)
 80048a2:	881b      	ldrh	r3, [r3, #0]
 80048a4:	b2db      	uxtb	r3, r3
 80048a6:	4619      	mov	r1, r3
 80048a8:	200a      	movs	r0, #10
 80048aa:	f7fd fcb9 	bl	8002220 <ssd1306_SetCursor>
	strcat(str, "STOP measuring");
 80048ae:	463b      	mov	r3, r7
 80048b0:	4618      	mov	r0, r3
 80048b2:	f7fb fc4b 	bl	800014c <strlen>
 80048b6:	4603      	mov	r3, r0
 80048b8:	461a      	mov	r2, r3
 80048ba:	463b      	mov	r3, r7
 80048bc:	4413      	add	r3, r2
 80048be:	4a1f      	ldr	r2, [pc, #124]	; (800493c <periodic_measurement_am2302_off+0x11c>)
 80048c0:	461c      	mov	r4, r3
 80048c2:	4613      	mov	r3, r2
 80048c4:	cb07      	ldmia	r3!, {r0, r1, r2}
 80048c6:	6020      	str	r0, [r4, #0]
 80048c8:	6061      	str	r1, [r4, #4]
 80048ca:	60a2      	str	r2, [r4, #8]
 80048cc:	881a      	ldrh	r2, [r3, #0]
 80048ce:	789b      	ldrb	r3, [r3, #2]
 80048d0:	81a2      	strh	r2, [r4, #12]
 80048d2:	73a3      	strb	r3, [r4, #14]
	ssd1306_WriteString(str,  Font_7x10, White);
 80048d4:	4a13      	ldr	r2, [pc, #76]	; (8004924 <periodic_measurement_am2302_off+0x104>)
 80048d6:	4638      	mov	r0, r7
 80048d8:	2301      	movs	r3, #1
 80048da:	ca06      	ldmia	r2, {r1, r2}
 80048dc:	f7fd fc7a 	bl	80021d4 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 80048e0:	f7fd fb68 	bl	8001fb4 <ssd1306_UpdateScreen>
	memset(str, 0, sizeof(str));
 80048e4:	463b      	mov	r3, r7
 80048e6:	2210      	movs	r2, #16
 80048e8:	2100      	movs	r1, #0
 80048ea:	4618      	mov	r0, r3
 80048ec:	f003 fc3a 	bl	8008164 <memset>

	am3202_sensor.temterature = 0;
 80048f0:	4b13      	ldr	r3, [pc, #76]	; (8004940 <periodic_measurement_am2302_off+0x120>)
 80048f2:	2200      	movs	r2, #0
 80048f4:	601a      	str	r2, [r3, #0]
	am3202_sensor.humidity = 0;
 80048f6:	4b12      	ldr	r3, [pc, #72]	; (8004940 <periodic_measurement_am2302_off+0x120>)
 80048f8:	2200      	movs	r2, #0
 80048fa:	605a      	str	r2, [r3, #4]

	// waiting for press enter(SW2) button
	do{

	}while (button_status != BUTTON_ENTER);
 80048fc:	4b0a      	ldr	r3, [pc, #40]	; (8004928 <periodic_measurement_am2302_off+0x108>)
 80048fe:	781b      	ldrb	r3, [r3, #0]
 8004900:	2b02      	cmp	r3, #2
 8004902:	d1fb      	bne.n	80048fc <periodic_measurement_am2302_off+0xdc>
	block_interrupt_form_up_and_down_buttons = false;	// Unlock  UP and DOWN buttons interrupt
 8004904:	4b09      	ldr	r3, [pc, #36]	; (800492c <periodic_measurement_am2302_off+0x10c>)
 8004906:	2200      	movs	r2, #0
 8004908:	701a      	strb	r2, [r3, #0]

	// Return to first item of current menu
	currentItem = &items_menu_3[0];										// Set global pointer on first menu
 800490a:	4b05      	ldr	r3, [pc, #20]	; (8004920 <periodic_measurement_am2302_off+0x100>)
 800490c:	4a0d      	ldr	r2, [pc, #52]	; (8004944 <periodic_measurement_am2302_off+0x124>)
 800490e:	601a      	str	r2, [r3, #0]
	print_menu_items();
 8004910:	f7ff fa16 	bl	8003d40 <print_menu_items>

}
 8004914:	bf00      	nop
 8004916:	3714      	adds	r7, #20
 8004918:	46bd      	mov	sp, r7
 800491a:	bd90      	pop	{r4, r7, pc}
 800491c:	20000730 	.word	0x20000730
 8004920:	20000030 	.word	0x20000030
 8004924:	2000001c 	.word	0x2000001c
 8004928:	2000059d 	.word	0x2000059d
 800492c:	2000059c 	.word	0x2000059c
 8004930:	20000598 	.word	0x20000598
 8004934:	40011000 	.word	0x40011000
 8004938:	2000003a 	.word	0x2000003a
 800493c:	08008c48 	.word	0x08008c48
 8004940:	200005a8 	.word	0x200005a8
 8004944:	20000850 	.word	0x20000850

08004948 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004948:	480c      	ldr	r0, [pc, #48]	; (800497c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800494a:	490d      	ldr	r1, [pc, #52]	; (8004980 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800494c:	4a0d      	ldr	r2, [pc, #52]	; (8004984 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800494e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004950:	e002      	b.n	8004958 <LoopCopyDataInit>

08004952 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004952:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004954:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004956:	3304      	adds	r3, #4

08004958 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004958:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800495a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800495c:	d3f9      	bcc.n	8004952 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800495e:	4a0a      	ldr	r2, [pc, #40]	; (8004988 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004960:	4c0a      	ldr	r4, [pc, #40]	; (800498c <LoopFillZerobss+0x22>)
  movs r3, #0
 8004962:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004964:	e001      	b.n	800496a <LoopFillZerobss>

08004966 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004966:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004968:	3204      	adds	r2, #4

0800496a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800496a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800496c:	d3fb      	bcc.n	8004966 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800496e:	f7fe fc99 	bl	80032a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004972:	f003 fbab 	bl	80080cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004976:	f7fd fe85 	bl	8002684 <main>
  bx lr
 800497a:	4770      	bx	lr
  ldr r0, =_sdata
 800497c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004980:	200000b4 	.word	0x200000b4
  ldr r2, =_sidata
 8004984:	08009490 	.word	0x08009490
  ldr r2, =_sbss
 8004988:	200000b4 	.word	0x200000b4
  ldr r4, =_ebss
 800498c:	200009cc 	.word	0x200009cc

08004990 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004990:	e7fe      	b.n	8004990 <ADC1_2_IRQHandler>
	...

08004994 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004998:	4b08      	ldr	r3, [pc, #32]	; (80049bc <HAL_Init+0x28>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4a07      	ldr	r2, [pc, #28]	; (80049bc <HAL_Init+0x28>)
 800499e:	f043 0310 	orr.w	r3, r3, #16
 80049a2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80049a4:	2003      	movs	r0, #3
 80049a6:	f000 f947 	bl	8004c38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80049aa:	2000      	movs	r0, #0
 80049ac:	f000 f808 	bl	80049c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80049b0:	f7fe f95e 	bl	8002c70 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80049b4:	2300      	movs	r3, #0
}
 80049b6:	4618      	mov	r0, r3
 80049b8:	bd80      	pop	{r7, pc}
 80049ba:	bf00      	nop
 80049bc:	40022000 	.word	0x40022000

080049c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b082      	sub	sp, #8
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80049c8:	4b12      	ldr	r3, [pc, #72]	; (8004a14 <HAL_InitTick+0x54>)
 80049ca:	681a      	ldr	r2, [r3, #0]
 80049cc:	4b12      	ldr	r3, [pc, #72]	; (8004a18 <HAL_InitTick+0x58>)
 80049ce:	781b      	ldrb	r3, [r3, #0]
 80049d0:	4619      	mov	r1, r3
 80049d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80049d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80049da:	fbb2 f3f3 	udiv	r3, r2, r3
 80049de:	4618      	mov	r0, r3
 80049e0:	f000 f95f 	bl	8004ca2 <HAL_SYSTICK_Config>
 80049e4:	4603      	mov	r3, r0
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d001      	beq.n	80049ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	e00e      	b.n	8004a0c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2b0f      	cmp	r3, #15
 80049f2:	d80a      	bhi.n	8004a0a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80049f4:	2200      	movs	r2, #0
 80049f6:	6879      	ldr	r1, [r7, #4]
 80049f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80049fc:	f000 f927 	bl	8004c4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004a00:	4a06      	ldr	r2, [pc, #24]	; (8004a1c <HAL_InitTick+0x5c>)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004a06:	2300      	movs	r3, #0
 8004a08:	e000      	b.n	8004a0c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004a0a:	2301      	movs	r3, #1
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	3708      	adds	r7, #8
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bd80      	pop	{r7, pc}
 8004a14:	2000002c 	.word	0x2000002c
 8004a18:	2000004c 	.word	0x2000004c
 8004a1c:	20000048 	.word	0x20000048

08004a20 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004a20:	b480      	push	{r7}
 8004a22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004a24:	4b05      	ldr	r3, [pc, #20]	; (8004a3c <HAL_IncTick+0x1c>)
 8004a26:	781b      	ldrb	r3, [r3, #0]
 8004a28:	461a      	mov	r2, r3
 8004a2a:	4b05      	ldr	r3, [pc, #20]	; (8004a40 <HAL_IncTick+0x20>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4413      	add	r3, r2
 8004a30:	4a03      	ldr	r2, [pc, #12]	; (8004a40 <HAL_IncTick+0x20>)
 8004a32:	6013      	str	r3, [r2, #0]
}
 8004a34:	bf00      	nop
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bc80      	pop	{r7}
 8004a3a:	4770      	bx	lr
 8004a3c:	2000004c 	.word	0x2000004c
 8004a40:	200009b8 	.word	0x200009b8

08004a44 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004a44:	b480      	push	{r7}
 8004a46:	af00      	add	r7, sp, #0
  return uwTick;
 8004a48:	4b02      	ldr	r3, [pc, #8]	; (8004a54 <HAL_GetTick+0x10>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
}
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	bc80      	pop	{r7}
 8004a52:	4770      	bx	lr
 8004a54:	200009b8 	.word	0x200009b8

08004a58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b084      	sub	sp, #16
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004a60:	f7ff fff0 	bl	8004a44 <HAL_GetTick>
 8004a64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a70:	d005      	beq.n	8004a7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004a72:	4b0a      	ldr	r3, [pc, #40]	; (8004a9c <HAL_Delay+0x44>)
 8004a74:	781b      	ldrb	r3, [r3, #0]
 8004a76:	461a      	mov	r2, r3
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	4413      	add	r3, r2
 8004a7c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004a7e:	bf00      	nop
 8004a80:	f7ff ffe0 	bl	8004a44 <HAL_GetTick>
 8004a84:	4602      	mov	r2, r0
 8004a86:	68bb      	ldr	r3, [r7, #8]
 8004a88:	1ad3      	subs	r3, r2, r3
 8004a8a:	68fa      	ldr	r2, [r7, #12]
 8004a8c:	429a      	cmp	r2, r3
 8004a8e:	d8f7      	bhi.n	8004a80 <HAL_Delay+0x28>
  {
  }
}
 8004a90:	bf00      	nop
 8004a92:	bf00      	nop
 8004a94:	3710      	adds	r7, #16
 8004a96:	46bd      	mov	sp, r7
 8004a98:	bd80      	pop	{r7, pc}
 8004a9a:	bf00      	nop
 8004a9c:	2000004c 	.word	0x2000004c

08004aa0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b085      	sub	sp, #20
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	f003 0307 	and.w	r3, r3, #7
 8004aae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004ab0:	4b0c      	ldr	r3, [pc, #48]	; (8004ae4 <__NVIC_SetPriorityGrouping+0x44>)
 8004ab2:	68db      	ldr	r3, [r3, #12]
 8004ab4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004ab6:	68ba      	ldr	r2, [r7, #8]
 8004ab8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004abc:	4013      	ands	r3, r2
 8004abe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004ac4:	68bb      	ldr	r3, [r7, #8]
 8004ac6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004ac8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004acc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004ad0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004ad2:	4a04      	ldr	r2, [pc, #16]	; (8004ae4 <__NVIC_SetPriorityGrouping+0x44>)
 8004ad4:	68bb      	ldr	r3, [r7, #8]
 8004ad6:	60d3      	str	r3, [r2, #12]
}
 8004ad8:	bf00      	nop
 8004ada:	3714      	adds	r7, #20
 8004adc:	46bd      	mov	sp, r7
 8004ade:	bc80      	pop	{r7}
 8004ae0:	4770      	bx	lr
 8004ae2:	bf00      	nop
 8004ae4:	e000ed00 	.word	0xe000ed00

08004ae8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004aec:	4b04      	ldr	r3, [pc, #16]	; (8004b00 <__NVIC_GetPriorityGrouping+0x18>)
 8004aee:	68db      	ldr	r3, [r3, #12]
 8004af0:	0a1b      	lsrs	r3, r3, #8
 8004af2:	f003 0307 	and.w	r3, r3, #7
}
 8004af6:	4618      	mov	r0, r3
 8004af8:	46bd      	mov	sp, r7
 8004afa:	bc80      	pop	{r7}
 8004afc:	4770      	bx	lr
 8004afe:	bf00      	nop
 8004b00:	e000ed00 	.word	0xe000ed00

08004b04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b04:	b480      	push	{r7}
 8004b06:	b083      	sub	sp, #12
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	4603      	mov	r3, r0
 8004b0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	db0b      	blt.n	8004b2e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004b16:	79fb      	ldrb	r3, [r7, #7]
 8004b18:	f003 021f 	and.w	r2, r3, #31
 8004b1c:	4906      	ldr	r1, [pc, #24]	; (8004b38 <__NVIC_EnableIRQ+0x34>)
 8004b1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b22:	095b      	lsrs	r3, r3, #5
 8004b24:	2001      	movs	r0, #1
 8004b26:	fa00 f202 	lsl.w	r2, r0, r2
 8004b2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004b2e:	bf00      	nop
 8004b30:	370c      	adds	r7, #12
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bc80      	pop	{r7}
 8004b36:	4770      	bx	lr
 8004b38:	e000e100 	.word	0xe000e100

08004b3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b083      	sub	sp, #12
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	4603      	mov	r3, r0
 8004b44:	6039      	str	r1, [r7, #0]
 8004b46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	db0a      	blt.n	8004b66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	b2da      	uxtb	r2, r3
 8004b54:	490c      	ldr	r1, [pc, #48]	; (8004b88 <__NVIC_SetPriority+0x4c>)
 8004b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b5a:	0112      	lsls	r2, r2, #4
 8004b5c:	b2d2      	uxtb	r2, r2
 8004b5e:	440b      	add	r3, r1
 8004b60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004b64:	e00a      	b.n	8004b7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	b2da      	uxtb	r2, r3
 8004b6a:	4908      	ldr	r1, [pc, #32]	; (8004b8c <__NVIC_SetPriority+0x50>)
 8004b6c:	79fb      	ldrb	r3, [r7, #7]
 8004b6e:	f003 030f 	and.w	r3, r3, #15
 8004b72:	3b04      	subs	r3, #4
 8004b74:	0112      	lsls	r2, r2, #4
 8004b76:	b2d2      	uxtb	r2, r2
 8004b78:	440b      	add	r3, r1
 8004b7a:	761a      	strb	r2, [r3, #24]
}
 8004b7c:	bf00      	nop
 8004b7e:	370c      	adds	r7, #12
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bc80      	pop	{r7}
 8004b84:	4770      	bx	lr
 8004b86:	bf00      	nop
 8004b88:	e000e100 	.word	0xe000e100
 8004b8c:	e000ed00 	.word	0xe000ed00

08004b90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004b90:	b480      	push	{r7}
 8004b92:	b089      	sub	sp, #36	; 0x24
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	60f8      	str	r0, [r7, #12]
 8004b98:	60b9      	str	r1, [r7, #8]
 8004b9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	f003 0307 	and.w	r3, r3, #7
 8004ba2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004ba4:	69fb      	ldr	r3, [r7, #28]
 8004ba6:	f1c3 0307 	rsb	r3, r3, #7
 8004baa:	2b04      	cmp	r3, #4
 8004bac:	bf28      	it	cs
 8004bae:	2304      	movcs	r3, #4
 8004bb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004bb2:	69fb      	ldr	r3, [r7, #28]
 8004bb4:	3304      	adds	r3, #4
 8004bb6:	2b06      	cmp	r3, #6
 8004bb8:	d902      	bls.n	8004bc0 <NVIC_EncodePriority+0x30>
 8004bba:	69fb      	ldr	r3, [r7, #28]
 8004bbc:	3b03      	subs	r3, #3
 8004bbe:	e000      	b.n	8004bc2 <NVIC_EncodePriority+0x32>
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004bc4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004bc8:	69bb      	ldr	r3, [r7, #24]
 8004bca:	fa02 f303 	lsl.w	r3, r2, r3
 8004bce:	43da      	mvns	r2, r3
 8004bd0:	68bb      	ldr	r3, [r7, #8]
 8004bd2:	401a      	ands	r2, r3
 8004bd4:	697b      	ldr	r3, [r7, #20]
 8004bd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004bd8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004bdc:	697b      	ldr	r3, [r7, #20]
 8004bde:	fa01 f303 	lsl.w	r3, r1, r3
 8004be2:	43d9      	mvns	r1, r3
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004be8:	4313      	orrs	r3, r2
         );
}
 8004bea:	4618      	mov	r0, r3
 8004bec:	3724      	adds	r7, #36	; 0x24
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bc80      	pop	{r7}
 8004bf2:	4770      	bx	lr

08004bf4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b082      	sub	sp, #8
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	3b01      	subs	r3, #1
 8004c00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004c04:	d301      	bcc.n	8004c0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004c06:	2301      	movs	r3, #1
 8004c08:	e00f      	b.n	8004c2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004c0a:	4a0a      	ldr	r2, [pc, #40]	; (8004c34 <SysTick_Config+0x40>)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	3b01      	subs	r3, #1
 8004c10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004c12:	210f      	movs	r1, #15
 8004c14:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004c18:	f7ff ff90 	bl	8004b3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004c1c:	4b05      	ldr	r3, [pc, #20]	; (8004c34 <SysTick_Config+0x40>)
 8004c1e:	2200      	movs	r2, #0
 8004c20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004c22:	4b04      	ldr	r3, [pc, #16]	; (8004c34 <SysTick_Config+0x40>)
 8004c24:	2207      	movs	r2, #7
 8004c26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004c28:	2300      	movs	r3, #0
}
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	3708      	adds	r7, #8
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bd80      	pop	{r7, pc}
 8004c32:	bf00      	nop
 8004c34:	e000e010 	.word	0xe000e010

08004c38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b082      	sub	sp, #8
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004c40:	6878      	ldr	r0, [r7, #4]
 8004c42:	f7ff ff2d 	bl	8004aa0 <__NVIC_SetPriorityGrouping>
}
 8004c46:	bf00      	nop
 8004c48:	3708      	adds	r7, #8
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bd80      	pop	{r7, pc}

08004c4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004c4e:	b580      	push	{r7, lr}
 8004c50:	b086      	sub	sp, #24
 8004c52:	af00      	add	r7, sp, #0
 8004c54:	4603      	mov	r3, r0
 8004c56:	60b9      	str	r1, [r7, #8]
 8004c58:	607a      	str	r2, [r7, #4]
 8004c5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004c60:	f7ff ff42 	bl	8004ae8 <__NVIC_GetPriorityGrouping>
 8004c64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004c66:	687a      	ldr	r2, [r7, #4]
 8004c68:	68b9      	ldr	r1, [r7, #8]
 8004c6a:	6978      	ldr	r0, [r7, #20]
 8004c6c:	f7ff ff90 	bl	8004b90 <NVIC_EncodePriority>
 8004c70:	4602      	mov	r2, r0
 8004c72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c76:	4611      	mov	r1, r2
 8004c78:	4618      	mov	r0, r3
 8004c7a:	f7ff ff5f 	bl	8004b3c <__NVIC_SetPriority>
}
 8004c7e:	bf00      	nop
 8004c80:	3718      	adds	r7, #24
 8004c82:	46bd      	mov	sp, r7
 8004c84:	bd80      	pop	{r7, pc}

08004c86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c86:	b580      	push	{r7, lr}
 8004c88:	b082      	sub	sp, #8
 8004c8a:	af00      	add	r7, sp, #0
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004c90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c94:	4618      	mov	r0, r3
 8004c96:	f7ff ff35 	bl	8004b04 <__NVIC_EnableIRQ>
}
 8004c9a:	bf00      	nop
 8004c9c:	3708      	adds	r7, #8
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd80      	pop	{r7, pc}

08004ca2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004ca2:	b580      	push	{r7, lr}
 8004ca4:	b082      	sub	sp, #8
 8004ca6:	af00      	add	r7, sp, #0
 8004ca8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004caa:	6878      	ldr	r0, [r7, #4]
 8004cac:	f7ff ffa2 	bl	8004bf4 <SysTick_Config>
 8004cb0:	4603      	mov	r3, r0
}
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	3708      	adds	r7, #8
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	bd80      	pop	{r7, pc}

08004cba <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004cba:	b480      	push	{r7}
 8004cbc:	b085      	sub	sp, #20
 8004cbe:	af00      	add	r7, sp, #0
 8004cc0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004ccc:	2b02      	cmp	r3, #2
 8004cce:	d008      	beq.n	8004ce2 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2204      	movs	r2, #4
 8004cd4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	e020      	b.n	8004d24 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	681a      	ldr	r2, [r3, #0]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f022 020e 	bic.w	r2, r2, #14
 8004cf0:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	681a      	ldr	r2, [r3, #0]
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f022 0201 	bic.w	r2, r2, #1
 8004d00:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d0a:	2101      	movs	r1, #1
 8004d0c:	fa01 f202 	lsl.w	r2, r1, r2
 8004d10:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2201      	movs	r2, #1
 8004d16:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8004d22:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d24:	4618      	mov	r0, r3
 8004d26:	3714      	adds	r7, #20
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bc80      	pop	{r7}
 8004d2c:	4770      	bx	lr
	...

08004d30 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b084      	sub	sp, #16
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d38:	2300      	movs	r3, #0
 8004d3a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004d42:	2b02      	cmp	r3, #2
 8004d44:	d005      	beq.n	8004d52 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2204      	movs	r2, #4
 8004d4a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	73fb      	strb	r3, [r7, #15]
 8004d50:	e051      	b.n	8004df6 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	681a      	ldr	r2, [r3, #0]
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f022 020e 	bic.w	r2, r2, #14
 8004d60:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	681a      	ldr	r2, [r3, #0]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f022 0201 	bic.w	r2, r2, #1
 8004d70:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	4a22      	ldr	r2, [pc, #136]	; (8004e00 <HAL_DMA_Abort_IT+0xd0>)
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d029      	beq.n	8004dd0 <HAL_DMA_Abort_IT+0xa0>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a20      	ldr	r2, [pc, #128]	; (8004e04 <HAL_DMA_Abort_IT+0xd4>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d022      	beq.n	8004dcc <HAL_DMA_Abort_IT+0x9c>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4a1f      	ldr	r2, [pc, #124]	; (8004e08 <HAL_DMA_Abort_IT+0xd8>)
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d01a      	beq.n	8004dc6 <HAL_DMA_Abort_IT+0x96>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a1d      	ldr	r2, [pc, #116]	; (8004e0c <HAL_DMA_Abort_IT+0xdc>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d012      	beq.n	8004dc0 <HAL_DMA_Abort_IT+0x90>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4a1c      	ldr	r2, [pc, #112]	; (8004e10 <HAL_DMA_Abort_IT+0xe0>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d00a      	beq.n	8004dba <HAL_DMA_Abort_IT+0x8a>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4a1a      	ldr	r2, [pc, #104]	; (8004e14 <HAL_DMA_Abort_IT+0xe4>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d102      	bne.n	8004db4 <HAL_DMA_Abort_IT+0x84>
 8004dae:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004db2:	e00e      	b.n	8004dd2 <HAL_DMA_Abort_IT+0xa2>
 8004db4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004db8:	e00b      	b.n	8004dd2 <HAL_DMA_Abort_IT+0xa2>
 8004dba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004dbe:	e008      	b.n	8004dd2 <HAL_DMA_Abort_IT+0xa2>
 8004dc0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004dc4:	e005      	b.n	8004dd2 <HAL_DMA_Abort_IT+0xa2>
 8004dc6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004dca:	e002      	b.n	8004dd2 <HAL_DMA_Abort_IT+0xa2>
 8004dcc:	2310      	movs	r3, #16
 8004dce:	e000      	b.n	8004dd2 <HAL_DMA_Abort_IT+0xa2>
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	4a11      	ldr	r2, [pc, #68]	; (8004e18 <HAL_DMA_Abort_IT+0xe8>)
 8004dd4:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2201      	movs	r2, #1
 8004dda:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2200      	movs	r2, #0
 8004de2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d003      	beq.n	8004df6 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004df2:	6878      	ldr	r0, [r7, #4]
 8004df4:	4798      	blx	r3
    } 
  }
  return status;
 8004df6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004df8:	4618      	mov	r0, r3
 8004dfa:	3710      	adds	r7, #16
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	bd80      	pop	{r7, pc}
 8004e00:	40020008 	.word	0x40020008
 8004e04:	4002001c 	.word	0x4002001c
 8004e08:	40020030 	.word	0x40020030
 8004e0c:	40020044 	.word	0x40020044
 8004e10:	40020058 	.word	0x40020058
 8004e14:	4002006c 	.word	0x4002006c
 8004e18:	40020000 	.word	0x40020000

08004e1c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b08b      	sub	sp, #44	; 0x2c
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
 8004e24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004e26:	2300      	movs	r3, #0
 8004e28:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004e2e:	e169      	b.n	8005104 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004e30:	2201      	movs	r2, #1
 8004e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e34:	fa02 f303 	lsl.w	r3, r2, r3
 8004e38:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	69fa      	ldr	r2, [r7, #28]
 8004e40:	4013      	ands	r3, r2
 8004e42:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004e44:	69ba      	ldr	r2, [r7, #24]
 8004e46:	69fb      	ldr	r3, [r7, #28]
 8004e48:	429a      	cmp	r2, r3
 8004e4a:	f040 8158 	bne.w	80050fe <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	4a9a      	ldr	r2, [pc, #616]	; (80050bc <HAL_GPIO_Init+0x2a0>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d05e      	beq.n	8004f16 <HAL_GPIO_Init+0xfa>
 8004e58:	4a98      	ldr	r2, [pc, #608]	; (80050bc <HAL_GPIO_Init+0x2a0>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d875      	bhi.n	8004f4a <HAL_GPIO_Init+0x12e>
 8004e5e:	4a98      	ldr	r2, [pc, #608]	; (80050c0 <HAL_GPIO_Init+0x2a4>)
 8004e60:	4293      	cmp	r3, r2
 8004e62:	d058      	beq.n	8004f16 <HAL_GPIO_Init+0xfa>
 8004e64:	4a96      	ldr	r2, [pc, #600]	; (80050c0 <HAL_GPIO_Init+0x2a4>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d86f      	bhi.n	8004f4a <HAL_GPIO_Init+0x12e>
 8004e6a:	4a96      	ldr	r2, [pc, #600]	; (80050c4 <HAL_GPIO_Init+0x2a8>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d052      	beq.n	8004f16 <HAL_GPIO_Init+0xfa>
 8004e70:	4a94      	ldr	r2, [pc, #592]	; (80050c4 <HAL_GPIO_Init+0x2a8>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d869      	bhi.n	8004f4a <HAL_GPIO_Init+0x12e>
 8004e76:	4a94      	ldr	r2, [pc, #592]	; (80050c8 <HAL_GPIO_Init+0x2ac>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d04c      	beq.n	8004f16 <HAL_GPIO_Init+0xfa>
 8004e7c:	4a92      	ldr	r2, [pc, #584]	; (80050c8 <HAL_GPIO_Init+0x2ac>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d863      	bhi.n	8004f4a <HAL_GPIO_Init+0x12e>
 8004e82:	4a92      	ldr	r2, [pc, #584]	; (80050cc <HAL_GPIO_Init+0x2b0>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d046      	beq.n	8004f16 <HAL_GPIO_Init+0xfa>
 8004e88:	4a90      	ldr	r2, [pc, #576]	; (80050cc <HAL_GPIO_Init+0x2b0>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d85d      	bhi.n	8004f4a <HAL_GPIO_Init+0x12e>
 8004e8e:	2b12      	cmp	r3, #18
 8004e90:	d82a      	bhi.n	8004ee8 <HAL_GPIO_Init+0xcc>
 8004e92:	2b12      	cmp	r3, #18
 8004e94:	d859      	bhi.n	8004f4a <HAL_GPIO_Init+0x12e>
 8004e96:	a201      	add	r2, pc, #4	; (adr r2, 8004e9c <HAL_GPIO_Init+0x80>)
 8004e98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e9c:	08004f17 	.word	0x08004f17
 8004ea0:	08004ef1 	.word	0x08004ef1
 8004ea4:	08004f03 	.word	0x08004f03
 8004ea8:	08004f45 	.word	0x08004f45
 8004eac:	08004f4b 	.word	0x08004f4b
 8004eb0:	08004f4b 	.word	0x08004f4b
 8004eb4:	08004f4b 	.word	0x08004f4b
 8004eb8:	08004f4b 	.word	0x08004f4b
 8004ebc:	08004f4b 	.word	0x08004f4b
 8004ec0:	08004f4b 	.word	0x08004f4b
 8004ec4:	08004f4b 	.word	0x08004f4b
 8004ec8:	08004f4b 	.word	0x08004f4b
 8004ecc:	08004f4b 	.word	0x08004f4b
 8004ed0:	08004f4b 	.word	0x08004f4b
 8004ed4:	08004f4b 	.word	0x08004f4b
 8004ed8:	08004f4b 	.word	0x08004f4b
 8004edc:	08004f4b 	.word	0x08004f4b
 8004ee0:	08004ef9 	.word	0x08004ef9
 8004ee4:	08004f0d 	.word	0x08004f0d
 8004ee8:	4a79      	ldr	r2, [pc, #484]	; (80050d0 <HAL_GPIO_Init+0x2b4>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d013      	beq.n	8004f16 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004eee:	e02c      	b.n	8004f4a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	68db      	ldr	r3, [r3, #12]
 8004ef4:	623b      	str	r3, [r7, #32]
          break;
 8004ef6:	e029      	b.n	8004f4c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	68db      	ldr	r3, [r3, #12]
 8004efc:	3304      	adds	r3, #4
 8004efe:	623b      	str	r3, [r7, #32]
          break;
 8004f00:	e024      	b.n	8004f4c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	68db      	ldr	r3, [r3, #12]
 8004f06:	3308      	adds	r3, #8
 8004f08:	623b      	str	r3, [r7, #32]
          break;
 8004f0a:	e01f      	b.n	8004f4c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	68db      	ldr	r3, [r3, #12]
 8004f10:	330c      	adds	r3, #12
 8004f12:	623b      	str	r3, [r7, #32]
          break;
 8004f14:	e01a      	b.n	8004f4c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	689b      	ldr	r3, [r3, #8]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d102      	bne.n	8004f24 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004f1e:	2304      	movs	r3, #4
 8004f20:	623b      	str	r3, [r7, #32]
          break;
 8004f22:	e013      	b.n	8004f4c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	689b      	ldr	r3, [r3, #8]
 8004f28:	2b01      	cmp	r3, #1
 8004f2a:	d105      	bne.n	8004f38 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004f2c:	2308      	movs	r3, #8
 8004f2e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	69fa      	ldr	r2, [r7, #28]
 8004f34:	611a      	str	r2, [r3, #16]
          break;
 8004f36:	e009      	b.n	8004f4c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004f38:	2308      	movs	r3, #8
 8004f3a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	69fa      	ldr	r2, [r7, #28]
 8004f40:	615a      	str	r2, [r3, #20]
          break;
 8004f42:	e003      	b.n	8004f4c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004f44:	2300      	movs	r3, #0
 8004f46:	623b      	str	r3, [r7, #32]
          break;
 8004f48:	e000      	b.n	8004f4c <HAL_GPIO_Init+0x130>
          break;
 8004f4a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004f4c:	69bb      	ldr	r3, [r7, #24]
 8004f4e:	2bff      	cmp	r3, #255	; 0xff
 8004f50:	d801      	bhi.n	8004f56 <HAL_GPIO_Init+0x13a>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	e001      	b.n	8004f5a <HAL_GPIO_Init+0x13e>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	3304      	adds	r3, #4
 8004f5a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004f5c:	69bb      	ldr	r3, [r7, #24]
 8004f5e:	2bff      	cmp	r3, #255	; 0xff
 8004f60:	d802      	bhi.n	8004f68 <HAL_GPIO_Init+0x14c>
 8004f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f64:	009b      	lsls	r3, r3, #2
 8004f66:	e002      	b.n	8004f6e <HAL_GPIO_Init+0x152>
 8004f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f6a:	3b08      	subs	r3, #8
 8004f6c:	009b      	lsls	r3, r3, #2
 8004f6e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	681a      	ldr	r2, [r3, #0]
 8004f74:	210f      	movs	r1, #15
 8004f76:	693b      	ldr	r3, [r7, #16]
 8004f78:	fa01 f303 	lsl.w	r3, r1, r3
 8004f7c:	43db      	mvns	r3, r3
 8004f7e:	401a      	ands	r2, r3
 8004f80:	6a39      	ldr	r1, [r7, #32]
 8004f82:	693b      	ldr	r3, [r7, #16]
 8004f84:	fa01 f303 	lsl.w	r3, r1, r3
 8004f88:	431a      	orrs	r2, r3
 8004f8a:	697b      	ldr	r3, [r7, #20]
 8004f8c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	f000 80b1 	beq.w	80050fe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004f9c:	4b4d      	ldr	r3, [pc, #308]	; (80050d4 <HAL_GPIO_Init+0x2b8>)
 8004f9e:	699b      	ldr	r3, [r3, #24]
 8004fa0:	4a4c      	ldr	r2, [pc, #304]	; (80050d4 <HAL_GPIO_Init+0x2b8>)
 8004fa2:	f043 0301 	orr.w	r3, r3, #1
 8004fa6:	6193      	str	r3, [r2, #24]
 8004fa8:	4b4a      	ldr	r3, [pc, #296]	; (80050d4 <HAL_GPIO_Init+0x2b8>)
 8004faa:	699b      	ldr	r3, [r3, #24]
 8004fac:	f003 0301 	and.w	r3, r3, #1
 8004fb0:	60bb      	str	r3, [r7, #8]
 8004fb2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004fb4:	4a48      	ldr	r2, [pc, #288]	; (80050d8 <HAL_GPIO_Init+0x2bc>)
 8004fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fb8:	089b      	lsrs	r3, r3, #2
 8004fba:	3302      	adds	r3, #2
 8004fbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fc0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fc4:	f003 0303 	and.w	r3, r3, #3
 8004fc8:	009b      	lsls	r3, r3, #2
 8004fca:	220f      	movs	r2, #15
 8004fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8004fd0:	43db      	mvns	r3, r3
 8004fd2:	68fa      	ldr	r2, [r7, #12]
 8004fd4:	4013      	ands	r3, r2
 8004fd6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	4a40      	ldr	r2, [pc, #256]	; (80050dc <HAL_GPIO_Init+0x2c0>)
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	d013      	beq.n	8005008 <HAL_GPIO_Init+0x1ec>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	4a3f      	ldr	r2, [pc, #252]	; (80050e0 <HAL_GPIO_Init+0x2c4>)
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	d00d      	beq.n	8005004 <HAL_GPIO_Init+0x1e8>
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	4a3e      	ldr	r2, [pc, #248]	; (80050e4 <HAL_GPIO_Init+0x2c8>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d007      	beq.n	8005000 <HAL_GPIO_Init+0x1e4>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	4a3d      	ldr	r2, [pc, #244]	; (80050e8 <HAL_GPIO_Init+0x2cc>)
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d101      	bne.n	8004ffc <HAL_GPIO_Init+0x1e0>
 8004ff8:	2303      	movs	r3, #3
 8004ffa:	e006      	b.n	800500a <HAL_GPIO_Init+0x1ee>
 8004ffc:	2304      	movs	r3, #4
 8004ffe:	e004      	b.n	800500a <HAL_GPIO_Init+0x1ee>
 8005000:	2302      	movs	r3, #2
 8005002:	e002      	b.n	800500a <HAL_GPIO_Init+0x1ee>
 8005004:	2301      	movs	r3, #1
 8005006:	e000      	b.n	800500a <HAL_GPIO_Init+0x1ee>
 8005008:	2300      	movs	r3, #0
 800500a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800500c:	f002 0203 	and.w	r2, r2, #3
 8005010:	0092      	lsls	r2, r2, #2
 8005012:	4093      	lsls	r3, r2
 8005014:	68fa      	ldr	r2, [r7, #12]
 8005016:	4313      	orrs	r3, r2
 8005018:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800501a:	492f      	ldr	r1, [pc, #188]	; (80050d8 <HAL_GPIO_Init+0x2bc>)
 800501c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800501e:	089b      	lsrs	r3, r3, #2
 8005020:	3302      	adds	r3, #2
 8005022:	68fa      	ldr	r2, [r7, #12]
 8005024:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005030:	2b00      	cmp	r3, #0
 8005032:	d006      	beq.n	8005042 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8005034:	4b2d      	ldr	r3, [pc, #180]	; (80050ec <HAL_GPIO_Init+0x2d0>)
 8005036:	681a      	ldr	r2, [r3, #0]
 8005038:	492c      	ldr	r1, [pc, #176]	; (80050ec <HAL_GPIO_Init+0x2d0>)
 800503a:	69bb      	ldr	r3, [r7, #24]
 800503c:	4313      	orrs	r3, r2
 800503e:	600b      	str	r3, [r1, #0]
 8005040:	e006      	b.n	8005050 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8005042:	4b2a      	ldr	r3, [pc, #168]	; (80050ec <HAL_GPIO_Init+0x2d0>)
 8005044:	681a      	ldr	r2, [r3, #0]
 8005046:	69bb      	ldr	r3, [r7, #24]
 8005048:	43db      	mvns	r3, r3
 800504a:	4928      	ldr	r1, [pc, #160]	; (80050ec <HAL_GPIO_Init+0x2d0>)
 800504c:	4013      	ands	r3, r2
 800504e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	685b      	ldr	r3, [r3, #4]
 8005054:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005058:	2b00      	cmp	r3, #0
 800505a:	d006      	beq.n	800506a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800505c:	4b23      	ldr	r3, [pc, #140]	; (80050ec <HAL_GPIO_Init+0x2d0>)
 800505e:	685a      	ldr	r2, [r3, #4]
 8005060:	4922      	ldr	r1, [pc, #136]	; (80050ec <HAL_GPIO_Init+0x2d0>)
 8005062:	69bb      	ldr	r3, [r7, #24]
 8005064:	4313      	orrs	r3, r2
 8005066:	604b      	str	r3, [r1, #4]
 8005068:	e006      	b.n	8005078 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800506a:	4b20      	ldr	r3, [pc, #128]	; (80050ec <HAL_GPIO_Init+0x2d0>)
 800506c:	685a      	ldr	r2, [r3, #4]
 800506e:	69bb      	ldr	r3, [r7, #24]
 8005070:	43db      	mvns	r3, r3
 8005072:	491e      	ldr	r1, [pc, #120]	; (80050ec <HAL_GPIO_Init+0x2d0>)
 8005074:	4013      	ands	r3, r2
 8005076:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005080:	2b00      	cmp	r3, #0
 8005082:	d006      	beq.n	8005092 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8005084:	4b19      	ldr	r3, [pc, #100]	; (80050ec <HAL_GPIO_Init+0x2d0>)
 8005086:	689a      	ldr	r2, [r3, #8]
 8005088:	4918      	ldr	r1, [pc, #96]	; (80050ec <HAL_GPIO_Init+0x2d0>)
 800508a:	69bb      	ldr	r3, [r7, #24]
 800508c:	4313      	orrs	r3, r2
 800508e:	608b      	str	r3, [r1, #8]
 8005090:	e006      	b.n	80050a0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8005092:	4b16      	ldr	r3, [pc, #88]	; (80050ec <HAL_GPIO_Init+0x2d0>)
 8005094:	689a      	ldr	r2, [r3, #8]
 8005096:	69bb      	ldr	r3, [r7, #24]
 8005098:	43db      	mvns	r3, r3
 800509a:	4914      	ldr	r1, [pc, #80]	; (80050ec <HAL_GPIO_Init+0x2d0>)
 800509c:	4013      	ands	r3, r2
 800509e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	685b      	ldr	r3, [r3, #4]
 80050a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d021      	beq.n	80050f0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80050ac:	4b0f      	ldr	r3, [pc, #60]	; (80050ec <HAL_GPIO_Init+0x2d0>)
 80050ae:	68da      	ldr	r2, [r3, #12]
 80050b0:	490e      	ldr	r1, [pc, #56]	; (80050ec <HAL_GPIO_Init+0x2d0>)
 80050b2:	69bb      	ldr	r3, [r7, #24]
 80050b4:	4313      	orrs	r3, r2
 80050b6:	60cb      	str	r3, [r1, #12]
 80050b8:	e021      	b.n	80050fe <HAL_GPIO_Init+0x2e2>
 80050ba:	bf00      	nop
 80050bc:	10320000 	.word	0x10320000
 80050c0:	10310000 	.word	0x10310000
 80050c4:	10220000 	.word	0x10220000
 80050c8:	10210000 	.word	0x10210000
 80050cc:	10120000 	.word	0x10120000
 80050d0:	10110000 	.word	0x10110000
 80050d4:	40021000 	.word	0x40021000
 80050d8:	40010000 	.word	0x40010000
 80050dc:	40010800 	.word	0x40010800
 80050e0:	40010c00 	.word	0x40010c00
 80050e4:	40011000 	.word	0x40011000
 80050e8:	40011400 	.word	0x40011400
 80050ec:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80050f0:	4b0b      	ldr	r3, [pc, #44]	; (8005120 <HAL_GPIO_Init+0x304>)
 80050f2:	68da      	ldr	r2, [r3, #12]
 80050f4:	69bb      	ldr	r3, [r7, #24]
 80050f6:	43db      	mvns	r3, r3
 80050f8:	4909      	ldr	r1, [pc, #36]	; (8005120 <HAL_GPIO_Init+0x304>)
 80050fa:	4013      	ands	r3, r2
 80050fc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80050fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005100:	3301      	adds	r3, #1
 8005102:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	681a      	ldr	r2, [r3, #0]
 8005108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800510a:	fa22 f303 	lsr.w	r3, r2, r3
 800510e:	2b00      	cmp	r3, #0
 8005110:	f47f ae8e 	bne.w	8004e30 <HAL_GPIO_Init+0x14>
  }
}
 8005114:	bf00      	nop
 8005116:	bf00      	nop
 8005118:	372c      	adds	r7, #44	; 0x2c
 800511a:	46bd      	mov	sp, r7
 800511c:	bc80      	pop	{r7}
 800511e:	4770      	bx	lr
 8005120:	40010400 	.word	0x40010400

08005124 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005124:	b480      	push	{r7}
 8005126:	b089      	sub	sp, #36	; 0x24
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
 800512c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800512e:	2300      	movs	r3, #0
 8005130:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 8005132:	e09a      	b.n	800526a <HAL_GPIO_DeInit+0x146>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8005134:	2201      	movs	r2, #1
 8005136:	69fb      	ldr	r3, [r7, #28]
 8005138:	fa02 f303 	lsl.w	r3, r2, r3
 800513c:	683a      	ldr	r2, [r7, #0]
 800513e:	4013      	ands	r3, r2
 8005140:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 8005142:	69bb      	ldr	r3, [r7, #24]
 8005144:	2b00      	cmp	r3, #0
 8005146:	f000 808d 	beq.w	8005264 <HAL_GPIO_DeInit+0x140>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 800514a:	4a4e      	ldr	r2, [pc, #312]	; (8005284 <HAL_GPIO_DeInit+0x160>)
 800514c:	69fb      	ldr	r3, [r7, #28]
 800514e:	089b      	lsrs	r3, r3, #2
 8005150:	3302      	adds	r3, #2
 8005152:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005156:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 8005158:	69fb      	ldr	r3, [r7, #28]
 800515a:	f003 0303 	and.w	r3, r3, #3
 800515e:	009b      	lsls	r3, r3, #2
 8005160:	220f      	movs	r2, #15
 8005162:	fa02 f303 	lsl.w	r3, r2, r3
 8005166:	697a      	ldr	r2, [r7, #20]
 8005168:	4013      	ands	r3, r2
 800516a:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	4a46      	ldr	r2, [pc, #280]	; (8005288 <HAL_GPIO_DeInit+0x164>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d013      	beq.n	800519c <HAL_GPIO_DeInit+0x78>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	4a45      	ldr	r2, [pc, #276]	; (800528c <HAL_GPIO_DeInit+0x168>)
 8005178:	4293      	cmp	r3, r2
 800517a:	d00d      	beq.n	8005198 <HAL_GPIO_DeInit+0x74>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	4a44      	ldr	r2, [pc, #272]	; (8005290 <HAL_GPIO_DeInit+0x16c>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d007      	beq.n	8005194 <HAL_GPIO_DeInit+0x70>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	4a43      	ldr	r2, [pc, #268]	; (8005294 <HAL_GPIO_DeInit+0x170>)
 8005188:	4293      	cmp	r3, r2
 800518a:	d101      	bne.n	8005190 <HAL_GPIO_DeInit+0x6c>
 800518c:	2303      	movs	r3, #3
 800518e:	e006      	b.n	800519e <HAL_GPIO_DeInit+0x7a>
 8005190:	2304      	movs	r3, #4
 8005192:	e004      	b.n	800519e <HAL_GPIO_DeInit+0x7a>
 8005194:	2302      	movs	r3, #2
 8005196:	e002      	b.n	800519e <HAL_GPIO_DeInit+0x7a>
 8005198:	2301      	movs	r3, #1
 800519a:	e000      	b.n	800519e <HAL_GPIO_DeInit+0x7a>
 800519c:	2300      	movs	r3, #0
 800519e:	69fa      	ldr	r2, [r7, #28]
 80051a0:	f002 0203 	and.w	r2, r2, #3
 80051a4:	0092      	lsls	r2, r2, #2
 80051a6:	4093      	lsls	r3, r2
 80051a8:	697a      	ldr	r2, [r7, #20]
 80051aa:	429a      	cmp	r2, r3
 80051ac:	d132      	bne.n	8005214 <HAL_GPIO_DeInit+0xf0>
      {
        tmp = 0x0FuL << (4u * (position & 0x03u));
 80051ae:	69fb      	ldr	r3, [r7, #28]
 80051b0:	f003 0303 	and.w	r3, r3, #3
 80051b4:	009b      	lsls	r3, r3, #2
 80051b6:	220f      	movs	r2, #15
 80051b8:	fa02 f303 	lsl.w	r3, r2, r3
 80051bc:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 80051be:	4a31      	ldr	r2, [pc, #196]	; (8005284 <HAL_GPIO_DeInit+0x160>)
 80051c0:	69fb      	ldr	r3, [r7, #28]
 80051c2:	089b      	lsrs	r3, r3, #2
 80051c4:	3302      	adds	r3, #2
 80051c6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80051ca:	697b      	ldr	r3, [r7, #20]
 80051cc:	43da      	mvns	r2, r3
 80051ce:	482d      	ldr	r0, [pc, #180]	; (8005284 <HAL_GPIO_DeInit+0x160>)
 80051d0:	69fb      	ldr	r3, [r7, #28]
 80051d2:	089b      	lsrs	r3, r3, #2
 80051d4:	400a      	ands	r2, r1
 80051d6:	3302      	adds	r3, #2
 80051d8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 80051dc:	4b2e      	ldr	r3, [pc, #184]	; (8005298 <HAL_GPIO_DeInit+0x174>)
 80051de:	681a      	ldr	r2, [r3, #0]
 80051e0:	69bb      	ldr	r3, [r7, #24]
 80051e2:	43db      	mvns	r3, r3
 80051e4:	492c      	ldr	r1, [pc, #176]	; (8005298 <HAL_GPIO_DeInit+0x174>)
 80051e6:	4013      	ands	r3, r2
 80051e8:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 80051ea:	4b2b      	ldr	r3, [pc, #172]	; (8005298 <HAL_GPIO_DeInit+0x174>)
 80051ec:	685a      	ldr	r2, [r3, #4]
 80051ee:	69bb      	ldr	r3, [r7, #24]
 80051f0:	43db      	mvns	r3, r3
 80051f2:	4929      	ldr	r1, [pc, #164]	; (8005298 <HAL_GPIO_DeInit+0x174>)
 80051f4:	4013      	ands	r3, r2
 80051f6:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 80051f8:	4b27      	ldr	r3, [pc, #156]	; (8005298 <HAL_GPIO_DeInit+0x174>)
 80051fa:	689a      	ldr	r2, [r3, #8]
 80051fc:	69bb      	ldr	r3, [r7, #24]
 80051fe:	43db      	mvns	r3, r3
 8005200:	4925      	ldr	r1, [pc, #148]	; (8005298 <HAL_GPIO_DeInit+0x174>)
 8005202:	4013      	ands	r3, r2
 8005204:	608b      	str	r3, [r1, #8]
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8005206:	4b24      	ldr	r3, [pc, #144]	; (8005298 <HAL_GPIO_DeInit+0x174>)
 8005208:	68da      	ldr	r2, [r3, #12]
 800520a:	69bb      	ldr	r3, [r7, #24]
 800520c:	43db      	mvns	r3, r3
 800520e:	4922      	ldr	r1, [pc, #136]	; (8005298 <HAL_GPIO_DeInit+0x174>)
 8005210:	4013      	ands	r3, r2
 8005212:	60cb      	str	r3, [r1, #12]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005214:	69bb      	ldr	r3, [r7, #24]
 8005216:	2bff      	cmp	r3, #255	; 0xff
 8005218:	d801      	bhi.n	800521e <HAL_GPIO_DeInit+0xfa>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	e001      	b.n	8005222 <HAL_GPIO_DeInit+0xfe>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	3304      	adds	r3, #4
 8005222:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8005224:	69bb      	ldr	r3, [r7, #24]
 8005226:	2bff      	cmp	r3, #255	; 0xff
 8005228:	d802      	bhi.n	8005230 <HAL_GPIO_DeInit+0x10c>
 800522a:	69fb      	ldr	r3, [r7, #28]
 800522c:	009b      	lsls	r3, r3, #2
 800522e:	e002      	b.n	8005236 <HAL_GPIO_DeInit+0x112>
 8005230:	69fb      	ldr	r3, [r7, #28]
 8005232:	3b08      	subs	r3, #8
 8005234:	009b      	lsls	r3, r3, #2
 8005236:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 8005238:	693b      	ldr	r3, [r7, #16]
 800523a:	681a      	ldr	r2, [r3, #0]
 800523c:	210f      	movs	r1, #15
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	fa01 f303 	lsl.w	r3, r1, r3
 8005244:	43db      	mvns	r3, r3
 8005246:	401a      	ands	r2, r3
 8005248:	2104      	movs	r1, #4
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	fa01 f303 	lsl.w	r3, r1, r3
 8005250:	431a      	orrs	r2, r3
 8005252:	693b      	ldr	r3, [r7, #16]
 8005254:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	68da      	ldr	r2, [r3, #12]
 800525a:	69bb      	ldr	r3, [r7, #24]
 800525c:	43db      	mvns	r3, r3
 800525e:	401a      	ands	r2, r3
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	60da      	str	r2, [r3, #12]
    }

    position++;
 8005264:	69fb      	ldr	r3, [r7, #28]
 8005266:	3301      	adds	r3, #1
 8005268:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 800526a:	683a      	ldr	r2, [r7, #0]
 800526c:	69fb      	ldr	r3, [r7, #28]
 800526e:	fa22 f303 	lsr.w	r3, r2, r3
 8005272:	2b00      	cmp	r3, #0
 8005274:	f47f af5e 	bne.w	8005134 <HAL_GPIO_DeInit+0x10>
  }
}
 8005278:	bf00      	nop
 800527a:	bf00      	nop
 800527c:	3724      	adds	r7, #36	; 0x24
 800527e:	46bd      	mov	sp, r7
 8005280:	bc80      	pop	{r7}
 8005282:	4770      	bx	lr
 8005284:	40010000 	.word	0x40010000
 8005288:	40010800 	.word	0x40010800
 800528c:	40010c00 	.word	0x40010c00
 8005290:	40011000 	.word	0x40011000
 8005294:	40011400 	.word	0x40011400
 8005298:	40010400 	.word	0x40010400

0800529c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800529c:	b480      	push	{r7}
 800529e:	b085      	sub	sp, #20
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
 80052a4:	460b      	mov	r3, r1
 80052a6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	689a      	ldr	r2, [r3, #8]
 80052ac:	887b      	ldrh	r3, [r7, #2]
 80052ae:	4013      	ands	r3, r2
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d002      	beq.n	80052ba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80052b4:	2301      	movs	r3, #1
 80052b6:	73fb      	strb	r3, [r7, #15]
 80052b8:	e001      	b.n	80052be <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80052ba:	2300      	movs	r3, #0
 80052bc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80052be:	7bfb      	ldrb	r3, [r7, #15]
}
 80052c0:	4618      	mov	r0, r3
 80052c2:	3714      	adds	r7, #20
 80052c4:	46bd      	mov	sp, r7
 80052c6:	bc80      	pop	{r7}
 80052c8:	4770      	bx	lr

080052ca <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80052ca:	b480      	push	{r7}
 80052cc:	b083      	sub	sp, #12
 80052ce:	af00      	add	r7, sp, #0
 80052d0:	6078      	str	r0, [r7, #4]
 80052d2:	460b      	mov	r3, r1
 80052d4:	807b      	strh	r3, [r7, #2]
 80052d6:	4613      	mov	r3, r2
 80052d8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80052da:	787b      	ldrb	r3, [r7, #1]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d003      	beq.n	80052e8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80052e0:	887a      	ldrh	r2, [r7, #2]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80052e6:	e003      	b.n	80052f0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80052e8:	887b      	ldrh	r3, [r7, #2]
 80052ea:	041a      	lsls	r2, r3, #16
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	611a      	str	r2, [r3, #16]
}
 80052f0:	bf00      	nop
 80052f2:	370c      	adds	r7, #12
 80052f4:	46bd      	mov	sp, r7
 80052f6:	bc80      	pop	{r7}
 80052f8:	4770      	bx	lr

080052fa <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80052fa:	b480      	push	{r7}
 80052fc:	b085      	sub	sp, #20
 80052fe:	af00      	add	r7, sp, #0
 8005300:	6078      	str	r0, [r7, #4]
 8005302:	460b      	mov	r3, r1
 8005304:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	68db      	ldr	r3, [r3, #12]
 800530a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800530c:	887a      	ldrh	r2, [r7, #2]
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	4013      	ands	r3, r2
 8005312:	041a      	lsls	r2, r3, #16
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	43d9      	mvns	r1, r3
 8005318:	887b      	ldrh	r3, [r7, #2]
 800531a:	400b      	ands	r3, r1
 800531c:	431a      	orrs	r2, r3
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	611a      	str	r2, [r3, #16]
}
 8005322:	bf00      	nop
 8005324:	3714      	adds	r7, #20
 8005326:	46bd      	mov	sp, r7
 8005328:	bc80      	pop	{r7}
 800532a:	4770      	bx	lr

0800532c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b082      	sub	sp, #8
 8005330:	af00      	add	r7, sp, #0
 8005332:	4603      	mov	r3, r0
 8005334:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005336:	4b08      	ldr	r3, [pc, #32]	; (8005358 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005338:	695a      	ldr	r2, [r3, #20]
 800533a:	88fb      	ldrh	r3, [r7, #6]
 800533c:	4013      	ands	r3, r2
 800533e:	2b00      	cmp	r3, #0
 8005340:	d006      	beq.n	8005350 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005342:	4a05      	ldr	r2, [pc, #20]	; (8005358 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005344:	88fb      	ldrh	r3, [r7, #6]
 8005346:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005348:	88fb      	ldrh	r3, [r7, #6]
 800534a:	4618      	mov	r0, r3
 800534c:	f7fd fc36 	bl	8002bbc <HAL_GPIO_EXTI_Callback>
  }
}
 8005350:	bf00      	nop
 8005352:	3708      	adds	r7, #8
 8005354:	46bd      	mov	sp, r7
 8005356:	bd80      	pop	{r7, pc}
 8005358:	40010400 	.word	0x40010400

0800535c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b084      	sub	sp, #16
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d101      	bne.n	800536e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800536a:	2301      	movs	r3, #1
 800536c:	e12b      	b.n	80055c6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005374:	b2db      	uxtb	r3, r3
 8005376:	2b00      	cmp	r3, #0
 8005378:	d106      	bne.n	8005388 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2200      	movs	r2, #0
 800537e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005382:	6878      	ldr	r0, [r7, #4]
 8005384:	f7fd fca6 	bl	8002cd4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2224      	movs	r2, #36	; 0x24
 800538c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	681a      	ldr	r2, [r3, #0]
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f022 0201 	bic.w	r2, r2, #1
 800539e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	681a      	ldr	r2, [r3, #0]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80053ae:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80053be:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80053c0:	f000 fffa 	bl	80063b8 <HAL_RCC_GetPCLK1Freq>
 80053c4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	685b      	ldr	r3, [r3, #4]
 80053ca:	4a81      	ldr	r2, [pc, #516]	; (80055d0 <HAL_I2C_Init+0x274>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d807      	bhi.n	80053e0 <HAL_I2C_Init+0x84>
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	4a80      	ldr	r2, [pc, #512]	; (80055d4 <HAL_I2C_Init+0x278>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	bf94      	ite	ls
 80053d8:	2301      	movls	r3, #1
 80053da:	2300      	movhi	r3, #0
 80053dc:	b2db      	uxtb	r3, r3
 80053de:	e006      	b.n	80053ee <HAL_I2C_Init+0x92>
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	4a7d      	ldr	r2, [pc, #500]	; (80055d8 <HAL_I2C_Init+0x27c>)
 80053e4:	4293      	cmp	r3, r2
 80053e6:	bf94      	ite	ls
 80053e8:	2301      	movls	r3, #1
 80053ea:	2300      	movhi	r3, #0
 80053ec:	b2db      	uxtb	r3, r3
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d001      	beq.n	80053f6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80053f2:	2301      	movs	r3, #1
 80053f4:	e0e7      	b.n	80055c6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	4a78      	ldr	r2, [pc, #480]	; (80055dc <HAL_I2C_Init+0x280>)
 80053fa:	fba2 2303 	umull	r2, r3, r2, r3
 80053fe:	0c9b      	lsrs	r3, r3, #18
 8005400:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	685b      	ldr	r3, [r3, #4]
 8005408:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	68ba      	ldr	r2, [r7, #8]
 8005412:	430a      	orrs	r2, r1
 8005414:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	6a1b      	ldr	r3, [r3, #32]
 800541c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	685b      	ldr	r3, [r3, #4]
 8005424:	4a6a      	ldr	r2, [pc, #424]	; (80055d0 <HAL_I2C_Init+0x274>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d802      	bhi.n	8005430 <HAL_I2C_Init+0xd4>
 800542a:	68bb      	ldr	r3, [r7, #8]
 800542c:	3301      	adds	r3, #1
 800542e:	e009      	b.n	8005444 <HAL_I2C_Init+0xe8>
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005436:	fb02 f303 	mul.w	r3, r2, r3
 800543a:	4a69      	ldr	r2, [pc, #420]	; (80055e0 <HAL_I2C_Init+0x284>)
 800543c:	fba2 2303 	umull	r2, r3, r2, r3
 8005440:	099b      	lsrs	r3, r3, #6
 8005442:	3301      	adds	r3, #1
 8005444:	687a      	ldr	r2, [r7, #4]
 8005446:	6812      	ldr	r2, [r2, #0]
 8005448:	430b      	orrs	r3, r1
 800544a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	69db      	ldr	r3, [r3, #28]
 8005452:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005456:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	685b      	ldr	r3, [r3, #4]
 800545e:	495c      	ldr	r1, [pc, #368]	; (80055d0 <HAL_I2C_Init+0x274>)
 8005460:	428b      	cmp	r3, r1
 8005462:	d819      	bhi.n	8005498 <HAL_I2C_Init+0x13c>
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	1e59      	subs	r1, r3, #1
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	005b      	lsls	r3, r3, #1
 800546e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005472:	1c59      	adds	r1, r3, #1
 8005474:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005478:	400b      	ands	r3, r1
 800547a:	2b00      	cmp	r3, #0
 800547c:	d00a      	beq.n	8005494 <HAL_I2C_Init+0x138>
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	1e59      	subs	r1, r3, #1
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	685b      	ldr	r3, [r3, #4]
 8005486:	005b      	lsls	r3, r3, #1
 8005488:	fbb1 f3f3 	udiv	r3, r1, r3
 800548c:	3301      	adds	r3, #1
 800548e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005492:	e051      	b.n	8005538 <HAL_I2C_Init+0x1dc>
 8005494:	2304      	movs	r3, #4
 8005496:	e04f      	b.n	8005538 <HAL_I2C_Init+0x1dc>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	689b      	ldr	r3, [r3, #8]
 800549c:	2b00      	cmp	r3, #0
 800549e:	d111      	bne.n	80054c4 <HAL_I2C_Init+0x168>
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	1e58      	subs	r0, r3, #1
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6859      	ldr	r1, [r3, #4]
 80054a8:	460b      	mov	r3, r1
 80054aa:	005b      	lsls	r3, r3, #1
 80054ac:	440b      	add	r3, r1
 80054ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80054b2:	3301      	adds	r3, #1
 80054b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	bf0c      	ite	eq
 80054bc:	2301      	moveq	r3, #1
 80054be:	2300      	movne	r3, #0
 80054c0:	b2db      	uxtb	r3, r3
 80054c2:	e012      	b.n	80054ea <HAL_I2C_Init+0x18e>
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	1e58      	subs	r0, r3, #1
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6859      	ldr	r1, [r3, #4]
 80054cc:	460b      	mov	r3, r1
 80054ce:	009b      	lsls	r3, r3, #2
 80054d0:	440b      	add	r3, r1
 80054d2:	0099      	lsls	r1, r3, #2
 80054d4:	440b      	add	r3, r1
 80054d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80054da:	3301      	adds	r3, #1
 80054dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	bf0c      	ite	eq
 80054e4:	2301      	moveq	r3, #1
 80054e6:	2300      	movne	r3, #0
 80054e8:	b2db      	uxtb	r3, r3
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d001      	beq.n	80054f2 <HAL_I2C_Init+0x196>
 80054ee:	2301      	movs	r3, #1
 80054f0:	e022      	b.n	8005538 <HAL_I2C_Init+0x1dc>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	689b      	ldr	r3, [r3, #8]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d10e      	bne.n	8005518 <HAL_I2C_Init+0x1bc>
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	1e58      	subs	r0, r3, #1
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6859      	ldr	r1, [r3, #4]
 8005502:	460b      	mov	r3, r1
 8005504:	005b      	lsls	r3, r3, #1
 8005506:	440b      	add	r3, r1
 8005508:	fbb0 f3f3 	udiv	r3, r0, r3
 800550c:	3301      	adds	r3, #1
 800550e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005512:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005516:	e00f      	b.n	8005538 <HAL_I2C_Init+0x1dc>
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	1e58      	subs	r0, r3, #1
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6859      	ldr	r1, [r3, #4]
 8005520:	460b      	mov	r3, r1
 8005522:	009b      	lsls	r3, r3, #2
 8005524:	440b      	add	r3, r1
 8005526:	0099      	lsls	r1, r3, #2
 8005528:	440b      	add	r3, r1
 800552a:	fbb0 f3f3 	udiv	r3, r0, r3
 800552e:	3301      	adds	r3, #1
 8005530:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005534:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005538:	6879      	ldr	r1, [r7, #4]
 800553a:	6809      	ldr	r1, [r1, #0]
 800553c:	4313      	orrs	r3, r2
 800553e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	69da      	ldr	r2, [r3, #28]
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6a1b      	ldr	r3, [r3, #32]
 8005552:	431a      	orrs	r2, r3
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	430a      	orrs	r2, r1
 800555a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	689b      	ldr	r3, [r3, #8]
 8005562:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005566:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800556a:	687a      	ldr	r2, [r7, #4]
 800556c:	6911      	ldr	r1, [r2, #16]
 800556e:	687a      	ldr	r2, [r7, #4]
 8005570:	68d2      	ldr	r2, [r2, #12]
 8005572:	4311      	orrs	r1, r2
 8005574:	687a      	ldr	r2, [r7, #4]
 8005576:	6812      	ldr	r2, [r2, #0]
 8005578:	430b      	orrs	r3, r1
 800557a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	68db      	ldr	r3, [r3, #12]
 8005582:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	695a      	ldr	r2, [r3, #20]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	699b      	ldr	r3, [r3, #24]
 800558e:	431a      	orrs	r2, r3
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	430a      	orrs	r2, r1
 8005596:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	681a      	ldr	r2, [r3, #0]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f042 0201 	orr.w	r2, r2, #1
 80055a6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2200      	movs	r2, #0
 80055ac:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2220      	movs	r2, #32
 80055b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2200      	movs	r2, #0
 80055ba:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2200      	movs	r2, #0
 80055c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80055c4:	2300      	movs	r3, #0
}
 80055c6:	4618      	mov	r0, r3
 80055c8:	3710      	adds	r7, #16
 80055ca:	46bd      	mov	sp, r7
 80055cc:	bd80      	pop	{r7, pc}
 80055ce:	bf00      	nop
 80055d0:	000186a0 	.word	0x000186a0
 80055d4:	001e847f 	.word	0x001e847f
 80055d8:	003d08ff 	.word	0x003d08ff
 80055dc:	431bde83 	.word	0x431bde83
 80055e0:	10624dd3 	.word	0x10624dd3

080055e4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b088      	sub	sp, #32
 80055e8:	af02      	add	r7, sp, #8
 80055ea:	60f8      	str	r0, [r7, #12]
 80055ec:	4608      	mov	r0, r1
 80055ee:	4611      	mov	r1, r2
 80055f0:	461a      	mov	r2, r3
 80055f2:	4603      	mov	r3, r0
 80055f4:	817b      	strh	r3, [r7, #10]
 80055f6:	460b      	mov	r3, r1
 80055f8:	813b      	strh	r3, [r7, #8]
 80055fa:	4613      	mov	r3, r2
 80055fc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80055fe:	f7ff fa21 	bl	8004a44 <HAL_GetTick>
 8005602:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800560a:	b2db      	uxtb	r3, r3
 800560c:	2b20      	cmp	r3, #32
 800560e:	f040 80d9 	bne.w	80057c4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	9300      	str	r3, [sp, #0]
 8005616:	2319      	movs	r3, #25
 8005618:	2201      	movs	r2, #1
 800561a:	496d      	ldr	r1, [pc, #436]	; (80057d0 <HAL_I2C_Mem_Write+0x1ec>)
 800561c:	68f8      	ldr	r0, [r7, #12]
 800561e:	f000 f971 	bl	8005904 <I2C_WaitOnFlagUntilTimeout>
 8005622:	4603      	mov	r3, r0
 8005624:	2b00      	cmp	r3, #0
 8005626:	d001      	beq.n	800562c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005628:	2302      	movs	r3, #2
 800562a:	e0cc      	b.n	80057c6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005632:	2b01      	cmp	r3, #1
 8005634:	d101      	bne.n	800563a <HAL_I2C_Mem_Write+0x56>
 8005636:	2302      	movs	r3, #2
 8005638:	e0c5      	b.n	80057c6 <HAL_I2C_Mem_Write+0x1e2>
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	2201      	movs	r2, #1
 800563e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f003 0301 	and.w	r3, r3, #1
 800564c:	2b01      	cmp	r3, #1
 800564e:	d007      	beq.n	8005660 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	681a      	ldr	r2, [r3, #0]
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f042 0201 	orr.w	r2, r2, #1
 800565e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	681a      	ldr	r2, [r3, #0]
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800566e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	2221      	movs	r2, #33	; 0x21
 8005674:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	2240      	movs	r2, #64	; 0x40
 800567c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	2200      	movs	r2, #0
 8005684:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	6a3a      	ldr	r2, [r7, #32]
 800568a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005690:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005696:	b29a      	uxth	r2, r3
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	4a4d      	ldr	r2, [pc, #308]	; (80057d4 <HAL_I2C_Mem_Write+0x1f0>)
 80056a0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80056a2:	88f8      	ldrh	r0, [r7, #6]
 80056a4:	893a      	ldrh	r2, [r7, #8]
 80056a6:	8979      	ldrh	r1, [r7, #10]
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	9301      	str	r3, [sp, #4]
 80056ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056ae:	9300      	str	r3, [sp, #0]
 80056b0:	4603      	mov	r3, r0
 80056b2:	68f8      	ldr	r0, [r7, #12]
 80056b4:	f000 f890 	bl	80057d8 <I2C_RequestMemoryWrite>
 80056b8:	4603      	mov	r3, r0
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d052      	beq.n	8005764 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80056be:	2301      	movs	r3, #1
 80056c0:	e081      	b.n	80057c6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80056c2:	697a      	ldr	r2, [r7, #20]
 80056c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80056c6:	68f8      	ldr	r0, [r7, #12]
 80056c8:	f000 f9f2 	bl	8005ab0 <I2C_WaitOnTXEFlagUntilTimeout>
 80056cc:	4603      	mov	r3, r0
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d00d      	beq.n	80056ee <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056d6:	2b04      	cmp	r3, #4
 80056d8:	d107      	bne.n	80056ea <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	681a      	ldr	r2, [r3, #0]
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056e8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80056ea:	2301      	movs	r3, #1
 80056ec:	e06b      	b.n	80057c6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056f2:	781a      	ldrb	r2, [r3, #0]
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056fe:	1c5a      	adds	r2, r3, #1
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005708:	3b01      	subs	r3, #1
 800570a:	b29a      	uxth	r2, r3
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005714:	b29b      	uxth	r3, r3
 8005716:	3b01      	subs	r3, #1
 8005718:	b29a      	uxth	r2, r3
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	695b      	ldr	r3, [r3, #20]
 8005724:	f003 0304 	and.w	r3, r3, #4
 8005728:	2b04      	cmp	r3, #4
 800572a:	d11b      	bne.n	8005764 <HAL_I2C_Mem_Write+0x180>
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005730:	2b00      	cmp	r3, #0
 8005732:	d017      	beq.n	8005764 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005738:	781a      	ldrb	r2, [r3, #0]
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005744:	1c5a      	adds	r2, r3, #1
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800574e:	3b01      	subs	r3, #1
 8005750:	b29a      	uxth	r2, r3
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800575a:	b29b      	uxth	r3, r3
 800575c:	3b01      	subs	r3, #1
 800575e:	b29a      	uxth	r2, r3
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005768:	2b00      	cmp	r3, #0
 800576a:	d1aa      	bne.n	80056c2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800576c:	697a      	ldr	r2, [r7, #20]
 800576e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005770:	68f8      	ldr	r0, [r7, #12]
 8005772:	f000 f9de 	bl	8005b32 <I2C_WaitOnBTFFlagUntilTimeout>
 8005776:	4603      	mov	r3, r0
 8005778:	2b00      	cmp	r3, #0
 800577a:	d00d      	beq.n	8005798 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005780:	2b04      	cmp	r3, #4
 8005782:	d107      	bne.n	8005794 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	681a      	ldr	r2, [r3, #0]
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005792:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005794:	2301      	movs	r3, #1
 8005796:	e016      	b.n	80057c6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	681a      	ldr	r2, [r3, #0]
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	2220      	movs	r2, #32
 80057ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2200      	movs	r2, #0
 80057b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	2200      	movs	r2, #0
 80057bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80057c0:	2300      	movs	r3, #0
 80057c2:	e000      	b.n	80057c6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80057c4:	2302      	movs	r3, #2
  }
}
 80057c6:	4618      	mov	r0, r3
 80057c8:	3718      	adds	r7, #24
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bd80      	pop	{r7, pc}
 80057ce:	bf00      	nop
 80057d0:	00100002 	.word	0x00100002
 80057d4:	ffff0000 	.word	0xffff0000

080057d8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b088      	sub	sp, #32
 80057dc:	af02      	add	r7, sp, #8
 80057de:	60f8      	str	r0, [r7, #12]
 80057e0:	4608      	mov	r0, r1
 80057e2:	4611      	mov	r1, r2
 80057e4:	461a      	mov	r2, r3
 80057e6:	4603      	mov	r3, r0
 80057e8:	817b      	strh	r3, [r7, #10]
 80057ea:	460b      	mov	r3, r1
 80057ec:	813b      	strh	r3, [r7, #8]
 80057ee:	4613      	mov	r3, r2
 80057f0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	681a      	ldr	r2, [r3, #0]
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005800:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005804:	9300      	str	r3, [sp, #0]
 8005806:	6a3b      	ldr	r3, [r7, #32]
 8005808:	2200      	movs	r2, #0
 800580a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800580e:	68f8      	ldr	r0, [r7, #12]
 8005810:	f000 f878 	bl	8005904 <I2C_WaitOnFlagUntilTimeout>
 8005814:	4603      	mov	r3, r0
 8005816:	2b00      	cmp	r3, #0
 8005818:	d00d      	beq.n	8005836 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005824:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005828:	d103      	bne.n	8005832 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005830:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005832:	2303      	movs	r3, #3
 8005834:	e05f      	b.n	80058f6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005836:	897b      	ldrh	r3, [r7, #10]
 8005838:	b2db      	uxtb	r3, r3
 800583a:	461a      	mov	r2, r3
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005844:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005848:	6a3a      	ldr	r2, [r7, #32]
 800584a:	492d      	ldr	r1, [pc, #180]	; (8005900 <I2C_RequestMemoryWrite+0x128>)
 800584c:	68f8      	ldr	r0, [r7, #12]
 800584e:	f000 f8b0 	bl	80059b2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005852:	4603      	mov	r3, r0
 8005854:	2b00      	cmp	r3, #0
 8005856:	d001      	beq.n	800585c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005858:	2301      	movs	r3, #1
 800585a:	e04c      	b.n	80058f6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800585c:	2300      	movs	r3, #0
 800585e:	617b      	str	r3, [r7, #20]
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	695b      	ldr	r3, [r3, #20]
 8005866:	617b      	str	r3, [r7, #20]
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	699b      	ldr	r3, [r3, #24]
 800586e:	617b      	str	r3, [r7, #20]
 8005870:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005872:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005874:	6a39      	ldr	r1, [r7, #32]
 8005876:	68f8      	ldr	r0, [r7, #12]
 8005878:	f000 f91a 	bl	8005ab0 <I2C_WaitOnTXEFlagUntilTimeout>
 800587c:	4603      	mov	r3, r0
 800587e:	2b00      	cmp	r3, #0
 8005880:	d00d      	beq.n	800589e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005886:	2b04      	cmp	r3, #4
 8005888:	d107      	bne.n	800589a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	681a      	ldr	r2, [r3, #0]
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005898:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800589a:	2301      	movs	r3, #1
 800589c:	e02b      	b.n	80058f6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800589e:	88fb      	ldrh	r3, [r7, #6]
 80058a0:	2b01      	cmp	r3, #1
 80058a2:	d105      	bne.n	80058b0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80058a4:	893b      	ldrh	r3, [r7, #8]
 80058a6:	b2da      	uxtb	r2, r3
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	611a      	str	r2, [r3, #16]
 80058ae:	e021      	b.n	80058f4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80058b0:	893b      	ldrh	r3, [r7, #8]
 80058b2:	0a1b      	lsrs	r3, r3, #8
 80058b4:	b29b      	uxth	r3, r3
 80058b6:	b2da      	uxtb	r2, r3
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80058be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058c0:	6a39      	ldr	r1, [r7, #32]
 80058c2:	68f8      	ldr	r0, [r7, #12]
 80058c4:	f000 f8f4 	bl	8005ab0 <I2C_WaitOnTXEFlagUntilTimeout>
 80058c8:	4603      	mov	r3, r0
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d00d      	beq.n	80058ea <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058d2:	2b04      	cmp	r3, #4
 80058d4:	d107      	bne.n	80058e6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	681a      	ldr	r2, [r3, #0]
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058e4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80058e6:	2301      	movs	r3, #1
 80058e8:	e005      	b.n	80058f6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80058ea:	893b      	ldrh	r3, [r7, #8]
 80058ec:	b2da      	uxtb	r2, r3
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80058f4:	2300      	movs	r3, #0
}
 80058f6:	4618      	mov	r0, r3
 80058f8:	3718      	adds	r7, #24
 80058fa:	46bd      	mov	sp, r7
 80058fc:	bd80      	pop	{r7, pc}
 80058fe:	bf00      	nop
 8005900:	00010002 	.word	0x00010002

08005904 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b084      	sub	sp, #16
 8005908:	af00      	add	r7, sp, #0
 800590a:	60f8      	str	r0, [r7, #12]
 800590c:	60b9      	str	r1, [r7, #8]
 800590e:	603b      	str	r3, [r7, #0]
 8005910:	4613      	mov	r3, r2
 8005912:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005914:	e025      	b.n	8005962 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800591c:	d021      	beq.n	8005962 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800591e:	f7ff f891 	bl	8004a44 <HAL_GetTick>
 8005922:	4602      	mov	r2, r0
 8005924:	69bb      	ldr	r3, [r7, #24]
 8005926:	1ad3      	subs	r3, r2, r3
 8005928:	683a      	ldr	r2, [r7, #0]
 800592a:	429a      	cmp	r2, r3
 800592c:	d302      	bcc.n	8005934 <I2C_WaitOnFlagUntilTimeout+0x30>
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d116      	bne.n	8005962 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2200      	movs	r2, #0
 8005938:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	2220      	movs	r2, #32
 800593e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	2200      	movs	r2, #0
 8005946:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800594e:	f043 0220 	orr.w	r2, r3, #32
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	2200      	movs	r2, #0
 800595a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800595e:	2301      	movs	r3, #1
 8005960:	e023      	b.n	80059aa <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005962:	68bb      	ldr	r3, [r7, #8]
 8005964:	0c1b      	lsrs	r3, r3, #16
 8005966:	b2db      	uxtb	r3, r3
 8005968:	2b01      	cmp	r3, #1
 800596a:	d10d      	bne.n	8005988 <I2C_WaitOnFlagUntilTimeout+0x84>
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	695b      	ldr	r3, [r3, #20]
 8005972:	43da      	mvns	r2, r3
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	4013      	ands	r3, r2
 8005978:	b29b      	uxth	r3, r3
 800597a:	2b00      	cmp	r3, #0
 800597c:	bf0c      	ite	eq
 800597e:	2301      	moveq	r3, #1
 8005980:	2300      	movne	r3, #0
 8005982:	b2db      	uxtb	r3, r3
 8005984:	461a      	mov	r2, r3
 8005986:	e00c      	b.n	80059a2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	699b      	ldr	r3, [r3, #24]
 800598e:	43da      	mvns	r2, r3
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	4013      	ands	r3, r2
 8005994:	b29b      	uxth	r3, r3
 8005996:	2b00      	cmp	r3, #0
 8005998:	bf0c      	ite	eq
 800599a:	2301      	moveq	r3, #1
 800599c:	2300      	movne	r3, #0
 800599e:	b2db      	uxtb	r3, r3
 80059a0:	461a      	mov	r2, r3
 80059a2:	79fb      	ldrb	r3, [r7, #7]
 80059a4:	429a      	cmp	r2, r3
 80059a6:	d0b6      	beq.n	8005916 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80059a8:	2300      	movs	r3, #0
}
 80059aa:	4618      	mov	r0, r3
 80059ac:	3710      	adds	r7, #16
 80059ae:	46bd      	mov	sp, r7
 80059b0:	bd80      	pop	{r7, pc}

080059b2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80059b2:	b580      	push	{r7, lr}
 80059b4:	b084      	sub	sp, #16
 80059b6:	af00      	add	r7, sp, #0
 80059b8:	60f8      	str	r0, [r7, #12]
 80059ba:	60b9      	str	r1, [r7, #8]
 80059bc:	607a      	str	r2, [r7, #4]
 80059be:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80059c0:	e051      	b.n	8005a66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	695b      	ldr	r3, [r3, #20]
 80059c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80059cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059d0:	d123      	bne.n	8005a1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	681a      	ldr	r2, [r3, #0]
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059e0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80059ea:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	2200      	movs	r2, #0
 80059f0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	2220      	movs	r2, #32
 80059f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	2200      	movs	r2, #0
 80059fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a06:	f043 0204 	orr.w	r2, r3, #4
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	2200      	movs	r2, #0
 8005a12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005a16:	2301      	movs	r3, #1
 8005a18:	e046      	b.n	8005aa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005a20:	d021      	beq.n	8005a66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a22:	f7ff f80f 	bl	8004a44 <HAL_GetTick>
 8005a26:	4602      	mov	r2, r0
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	1ad3      	subs	r3, r2, r3
 8005a2c:	687a      	ldr	r2, [r7, #4]
 8005a2e:	429a      	cmp	r2, r3
 8005a30:	d302      	bcc.n	8005a38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d116      	bne.n	8005a66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	2220      	movs	r2, #32
 8005a42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a52:	f043 0220 	orr.w	r2, r3, #32
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005a62:	2301      	movs	r3, #1
 8005a64:	e020      	b.n	8005aa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	0c1b      	lsrs	r3, r3, #16
 8005a6a:	b2db      	uxtb	r3, r3
 8005a6c:	2b01      	cmp	r3, #1
 8005a6e:	d10c      	bne.n	8005a8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	695b      	ldr	r3, [r3, #20]
 8005a76:	43da      	mvns	r2, r3
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	4013      	ands	r3, r2
 8005a7c:	b29b      	uxth	r3, r3
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	bf14      	ite	ne
 8005a82:	2301      	movne	r3, #1
 8005a84:	2300      	moveq	r3, #0
 8005a86:	b2db      	uxtb	r3, r3
 8005a88:	e00b      	b.n	8005aa2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	699b      	ldr	r3, [r3, #24]
 8005a90:	43da      	mvns	r2, r3
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	4013      	ands	r3, r2
 8005a96:	b29b      	uxth	r3, r3
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	bf14      	ite	ne
 8005a9c:	2301      	movne	r3, #1
 8005a9e:	2300      	moveq	r3, #0
 8005aa0:	b2db      	uxtb	r3, r3
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d18d      	bne.n	80059c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005aa6:	2300      	movs	r3, #0
}
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	3710      	adds	r7, #16
 8005aac:	46bd      	mov	sp, r7
 8005aae:	bd80      	pop	{r7, pc}

08005ab0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b084      	sub	sp, #16
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	60f8      	str	r0, [r7, #12]
 8005ab8:	60b9      	str	r1, [r7, #8]
 8005aba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005abc:	e02d      	b.n	8005b1a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005abe:	68f8      	ldr	r0, [r7, #12]
 8005ac0:	f000 f878 	bl	8005bb4 <I2C_IsAcknowledgeFailed>
 8005ac4:	4603      	mov	r3, r0
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d001      	beq.n	8005ace <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005aca:	2301      	movs	r3, #1
 8005acc:	e02d      	b.n	8005b2a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ace:	68bb      	ldr	r3, [r7, #8]
 8005ad0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005ad4:	d021      	beq.n	8005b1a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ad6:	f7fe ffb5 	bl	8004a44 <HAL_GetTick>
 8005ada:	4602      	mov	r2, r0
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	1ad3      	subs	r3, r2, r3
 8005ae0:	68ba      	ldr	r2, [r7, #8]
 8005ae2:	429a      	cmp	r2, r3
 8005ae4:	d302      	bcc.n	8005aec <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005ae6:	68bb      	ldr	r3, [r7, #8]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d116      	bne.n	8005b1a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	2200      	movs	r2, #0
 8005af0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	2220      	movs	r2, #32
 8005af6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	2200      	movs	r2, #0
 8005afe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b06:	f043 0220 	orr.w	r2, r3, #32
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	2200      	movs	r2, #0
 8005b12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005b16:	2301      	movs	r3, #1
 8005b18:	e007      	b.n	8005b2a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	695b      	ldr	r3, [r3, #20]
 8005b20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b24:	2b80      	cmp	r3, #128	; 0x80
 8005b26:	d1ca      	bne.n	8005abe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005b28:	2300      	movs	r3, #0
}
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	3710      	adds	r7, #16
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	bd80      	pop	{r7, pc}

08005b32 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b32:	b580      	push	{r7, lr}
 8005b34:	b084      	sub	sp, #16
 8005b36:	af00      	add	r7, sp, #0
 8005b38:	60f8      	str	r0, [r7, #12]
 8005b3a:	60b9      	str	r1, [r7, #8]
 8005b3c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005b3e:	e02d      	b.n	8005b9c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005b40:	68f8      	ldr	r0, [r7, #12]
 8005b42:	f000 f837 	bl	8005bb4 <I2C_IsAcknowledgeFailed>
 8005b46:	4603      	mov	r3, r0
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d001      	beq.n	8005b50 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005b4c:	2301      	movs	r3, #1
 8005b4e:	e02d      	b.n	8005bac <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005b56:	d021      	beq.n	8005b9c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b58:	f7fe ff74 	bl	8004a44 <HAL_GetTick>
 8005b5c:	4602      	mov	r2, r0
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	1ad3      	subs	r3, r2, r3
 8005b62:	68ba      	ldr	r2, [r7, #8]
 8005b64:	429a      	cmp	r2, r3
 8005b66:	d302      	bcc.n	8005b6e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005b68:	68bb      	ldr	r3, [r7, #8]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d116      	bne.n	8005b9c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	2200      	movs	r2, #0
 8005b72:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	2220      	movs	r2, #32
 8005b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	2200      	movs	r2, #0
 8005b80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b88:	f043 0220 	orr.w	r2, r3, #32
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	2200      	movs	r2, #0
 8005b94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005b98:	2301      	movs	r3, #1
 8005b9a:	e007      	b.n	8005bac <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	695b      	ldr	r3, [r3, #20]
 8005ba2:	f003 0304 	and.w	r3, r3, #4
 8005ba6:	2b04      	cmp	r3, #4
 8005ba8:	d1ca      	bne.n	8005b40 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005baa:	2300      	movs	r3, #0
}
 8005bac:	4618      	mov	r0, r3
 8005bae:	3710      	adds	r7, #16
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	bd80      	pop	{r7, pc}

08005bb4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005bb4:	b480      	push	{r7}
 8005bb6:	b083      	sub	sp, #12
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	695b      	ldr	r3, [r3, #20]
 8005bc2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005bc6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005bca:	d11b      	bne.n	8005c04 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005bd4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2220      	movs	r2, #32
 8005be0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2200      	movs	r2, #0
 8005be8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bf0:	f043 0204 	orr.w	r2, r3, #4
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005c00:	2301      	movs	r3, #1
 8005c02:	e000      	b.n	8005c06 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005c04:	2300      	movs	r3, #0
}
 8005c06:	4618      	mov	r0, r3
 8005c08:	370c      	adds	r7, #12
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bc80      	pop	{r7}
 8005c0e:	4770      	bx	lr

08005c10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b086      	sub	sp, #24
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d101      	bne.n	8005c22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005c1e:	2301      	movs	r3, #1
 8005c20:	e26c      	b.n	80060fc <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f003 0301 	and.w	r3, r3, #1
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	f000 8087 	beq.w	8005d3e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005c30:	4b92      	ldr	r3, [pc, #584]	; (8005e7c <HAL_RCC_OscConfig+0x26c>)
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	f003 030c 	and.w	r3, r3, #12
 8005c38:	2b04      	cmp	r3, #4
 8005c3a:	d00c      	beq.n	8005c56 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005c3c:	4b8f      	ldr	r3, [pc, #572]	; (8005e7c <HAL_RCC_OscConfig+0x26c>)
 8005c3e:	685b      	ldr	r3, [r3, #4]
 8005c40:	f003 030c 	and.w	r3, r3, #12
 8005c44:	2b08      	cmp	r3, #8
 8005c46:	d112      	bne.n	8005c6e <HAL_RCC_OscConfig+0x5e>
 8005c48:	4b8c      	ldr	r3, [pc, #560]	; (8005e7c <HAL_RCC_OscConfig+0x26c>)
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c54:	d10b      	bne.n	8005c6e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c56:	4b89      	ldr	r3, [pc, #548]	; (8005e7c <HAL_RCC_OscConfig+0x26c>)
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d06c      	beq.n	8005d3c <HAL_RCC_OscConfig+0x12c>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	685b      	ldr	r3, [r3, #4]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d168      	bne.n	8005d3c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	e246      	b.n	80060fc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	685b      	ldr	r3, [r3, #4]
 8005c72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c76:	d106      	bne.n	8005c86 <HAL_RCC_OscConfig+0x76>
 8005c78:	4b80      	ldr	r3, [pc, #512]	; (8005e7c <HAL_RCC_OscConfig+0x26c>)
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	4a7f      	ldr	r2, [pc, #508]	; (8005e7c <HAL_RCC_OscConfig+0x26c>)
 8005c7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c82:	6013      	str	r3, [r2, #0]
 8005c84:	e02e      	b.n	8005ce4 <HAL_RCC_OscConfig+0xd4>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	685b      	ldr	r3, [r3, #4]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d10c      	bne.n	8005ca8 <HAL_RCC_OscConfig+0x98>
 8005c8e:	4b7b      	ldr	r3, [pc, #492]	; (8005e7c <HAL_RCC_OscConfig+0x26c>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	4a7a      	ldr	r2, [pc, #488]	; (8005e7c <HAL_RCC_OscConfig+0x26c>)
 8005c94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c98:	6013      	str	r3, [r2, #0]
 8005c9a:	4b78      	ldr	r3, [pc, #480]	; (8005e7c <HAL_RCC_OscConfig+0x26c>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	4a77      	ldr	r2, [pc, #476]	; (8005e7c <HAL_RCC_OscConfig+0x26c>)
 8005ca0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005ca4:	6013      	str	r3, [r2, #0]
 8005ca6:	e01d      	b.n	8005ce4 <HAL_RCC_OscConfig+0xd4>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005cb0:	d10c      	bne.n	8005ccc <HAL_RCC_OscConfig+0xbc>
 8005cb2:	4b72      	ldr	r3, [pc, #456]	; (8005e7c <HAL_RCC_OscConfig+0x26c>)
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4a71      	ldr	r2, [pc, #452]	; (8005e7c <HAL_RCC_OscConfig+0x26c>)
 8005cb8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005cbc:	6013      	str	r3, [r2, #0]
 8005cbe:	4b6f      	ldr	r3, [pc, #444]	; (8005e7c <HAL_RCC_OscConfig+0x26c>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	4a6e      	ldr	r2, [pc, #440]	; (8005e7c <HAL_RCC_OscConfig+0x26c>)
 8005cc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005cc8:	6013      	str	r3, [r2, #0]
 8005cca:	e00b      	b.n	8005ce4 <HAL_RCC_OscConfig+0xd4>
 8005ccc:	4b6b      	ldr	r3, [pc, #428]	; (8005e7c <HAL_RCC_OscConfig+0x26c>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a6a      	ldr	r2, [pc, #424]	; (8005e7c <HAL_RCC_OscConfig+0x26c>)
 8005cd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005cd6:	6013      	str	r3, [r2, #0]
 8005cd8:	4b68      	ldr	r3, [pc, #416]	; (8005e7c <HAL_RCC_OscConfig+0x26c>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4a67      	ldr	r2, [pc, #412]	; (8005e7c <HAL_RCC_OscConfig+0x26c>)
 8005cde:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005ce2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d013      	beq.n	8005d14 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cec:	f7fe feaa 	bl	8004a44 <HAL_GetTick>
 8005cf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005cf2:	e008      	b.n	8005d06 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005cf4:	f7fe fea6 	bl	8004a44 <HAL_GetTick>
 8005cf8:	4602      	mov	r2, r0
 8005cfa:	693b      	ldr	r3, [r7, #16]
 8005cfc:	1ad3      	subs	r3, r2, r3
 8005cfe:	2b64      	cmp	r3, #100	; 0x64
 8005d00:	d901      	bls.n	8005d06 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005d02:	2303      	movs	r3, #3
 8005d04:	e1fa      	b.n	80060fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d06:	4b5d      	ldr	r3, [pc, #372]	; (8005e7c <HAL_RCC_OscConfig+0x26c>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d0f0      	beq.n	8005cf4 <HAL_RCC_OscConfig+0xe4>
 8005d12:	e014      	b.n	8005d3e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d14:	f7fe fe96 	bl	8004a44 <HAL_GetTick>
 8005d18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d1a:	e008      	b.n	8005d2e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005d1c:	f7fe fe92 	bl	8004a44 <HAL_GetTick>
 8005d20:	4602      	mov	r2, r0
 8005d22:	693b      	ldr	r3, [r7, #16]
 8005d24:	1ad3      	subs	r3, r2, r3
 8005d26:	2b64      	cmp	r3, #100	; 0x64
 8005d28:	d901      	bls.n	8005d2e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005d2a:	2303      	movs	r3, #3
 8005d2c:	e1e6      	b.n	80060fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d2e:	4b53      	ldr	r3, [pc, #332]	; (8005e7c <HAL_RCC_OscConfig+0x26c>)
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d1f0      	bne.n	8005d1c <HAL_RCC_OscConfig+0x10c>
 8005d3a:	e000      	b.n	8005d3e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f003 0302 	and.w	r3, r3, #2
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d063      	beq.n	8005e12 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005d4a:	4b4c      	ldr	r3, [pc, #304]	; (8005e7c <HAL_RCC_OscConfig+0x26c>)
 8005d4c:	685b      	ldr	r3, [r3, #4]
 8005d4e:	f003 030c 	and.w	r3, r3, #12
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d00b      	beq.n	8005d6e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005d56:	4b49      	ldr	r3, [pc, #292]	; (8005e7c <HAL_RCC_OscConfig+0x26c>)
 8005d58:	685b      	ldr	r3, [r3, #4]
 8005d5a:	f003 030c 	and.w	r3, r3, #12
 8005d5e:	2b08      	cmp	r3, #8
 8005d60:	d11c      	bne.n	8005d9c <HAL_RCC_OscConfig+0x18c>
 8005d62:	4b46      	ldr	r3, [pc, #280]	; (8005e7c <HAL_RCC_OscConfig+0x26c>)
 8005d64:	685b      	ldr	r3, [r3, #4]
 8005d66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d116      	bne.n	8005d9c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d6e:	4b43      	ldr	r3, [pc, #268]	; (8005e7c <HAL_RCC_OscConfig+0x26c>)
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f003 0302 	and.w	r3, r3, #2
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d005      	beq.n	8005d86 <HAL_RCC_OscConfig+0x176>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	691b      	ldr	r3, [r3, #16]
 8005d7e:	2b01      	cmp	r3, #1
 8005d80:	d001      	beq.n	8005d86 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005d82:	2301      	movs	r3, #1
 8005d84:	e1ba      	b.n	80060fc <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d86:	4b3d      	ldr	r3, [pc, #244]	; (8005e7c <HAL_RCC_OscConfig+0x26c>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	695b      	ldr	r3, [r3, #20]
 8005d92:	00db      	lsls	r3, r3, #3
 8005d94:	4939      	ldr	r1, [pc, #228]	; (8005e7c <HAL_RCC_OscConfig+0x26c>)
 8005d96:	4313      	orrs	r3, r2
 8005d98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d9a:	e03a      	b.n	8005e12 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	691b      	ldr	r3, [r3, #16]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d020      	beq.n	8005de6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005da4:	4b36      	ldr	r3, [pc, #216]	; (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005da6:	2201      	movs	r2, #1
 8005da8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005daa:	f7fe fe4b 	bl	8004a44 <HAL_GetTick>
 8005dae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005db0:	e008      	b.n	8005dc4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005db2:	f7fe fe47 	bl	8004a44 <HAL_GetTick>
 8005db6:	4602      	mov	r2, r0
 8005db8:	693b      	ldr	r3, [r7, #16]
 8005dba:	1ad3      	subs	r3, r2, r3
 8005dbc:	2b02      	cmp	r3, #2
 8005dbe:	d901      	bls.n	8005dc4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005dc0:	2303      	movs	r3, #3
 8005dc2:	e19b      	b.n	80060fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005dc4:	4b2d      	ldr	r3, [pc, #180]	; (8005e7c <HAL_RCC_OscConfig+0x26c>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f003 0302 	and.w	r3, r3, #2
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d0f0      	beq.n	8005db2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005dd0:	4b2a      	ldr	r3, [pc, #168]	; (8005e7c <HAL_RCC_OscConfig+0x26c>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	695b      	ldr	r3, [r3, #20]
 8005ddc:	00db      	lsls	r3, r3, #3
 8005dde:	4927      	ldr	r1, [pc, #156]	; (8005e7c <HAL_RCC_OscConfig+0x26c>)
 8005de0:	4313      	orrs	r3, r2
 8005de2:	600b      	str	r3, [r1, #0]
 8005de4:	e015      	b.n	8005e12 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005de6:	4b26      	ldr	r3, [pc, #152]	; (8005e80 <HAL_RCC_OscConfig+0x270>)
 8005de8:	2200      	movs	r2, #0
 8005dea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005dec:	f7fe fe2a 	bl	8004a44 <HAL_GetTick>
 8005df0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005df2:	e008      	b.n	8005e06 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005df4:	f7fe fe26 	bl	8004a44 <HAL_GetTick>
 8005df8:	4602      	mov	r2, r0
 8005dfa:	693b      	ldr	r3, [r7, #16]
 8005dfc:	1ad3      	subs	r3, r2, r3
 8005dfe:	2b02      	cmp	r3, #2
 8005e00:	d901      	bls.n	8005e06 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005e02:	2303      	movs	r3, #3
 8005e04:	e17a      	b.n	80060fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e06:	4b1d      	ldr	r3, [pc, #116]	; (8005e7c <HAL_RCC_OscConfig+0x26c>)
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f003 0302 	and.w	r3, r3, #2
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d1f0      	bne.n	8005df4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f003 0308 	and.w	r3, r3, #8
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d03a      	beq.n	8005e94 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	699b      	ldr	r3, [r3, #24]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d019      	beq.n	8005e5a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e26:	4b17      	ldr	r3, [pc, #92]	; (8005e84 <HAL_RCC_OscConfig+0x274>)
 8005e28:	2201      	movs	r2, #1
 8005e2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e2c:	f7fe fe0a 	bl	8004a44 <HAL_GetTick>
 8005e30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e32:	e008      	b.n	8005e46 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e34:	f7fe fe06 	bl	8004a44 <HAL_GetTick>
 8005e38:	4602      	mov	r2, r0
 8005e3a:	693b      	ldr	r3, [r7, #16]
 8005e3c:	1ad3      	subs	r3, r2, r3
 8005e3e:	2b02      	cmp	r3, #2
 8005e40:	d901      	bls.n	8005e46 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005e42:	2303      	movs	r3, #3
 8005e44:	e15a      	b.n	80060fc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e46:	4b0d      	ldr	r3, [pc, #52]	; (8005e7c <HAL_RCC_OscConfig+0x26c>)
 8005e48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e4a:	f003 0302 	and.w	r3, r3, #2
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d0f0      	beq.n	8005e34 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005e52:	2001      	movs	r0, #1
 8005e54:	f000 fad8 	bl	8006408 <RCC_Delay>
 8005e58:	e01c      	b.n	8005e94 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005e5a:	4b0a      	ldr	r3, [pc, #40]	; (8005e84 <HAL_RCC_OscConfig+0x274>)
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e60:	f7fe fdf0 	bl	8004a44 <HAL_GetTick>
 8005e64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e66:	e00f      	b.n	8005e88 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e68:	f7fe fdec 	bl	8004a44 <HAL_GetTick>
 8005e6c:	4602      	mov	r2, r0
 8005e6e:	693b      	ldr	r3, [r7, #16]
 8005e70:	1ad3      	subs	r3, r2, r3
 8005e72:	2b02      	cmp	r3, #2
 8005e74:	d908      	bls.n	8005e88 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005e76:	2303      	movs	r3, #3
 8005e78:	e140      	b.n	80060fc <HAL_RCC_OscConfig+0x4ec>
 8005e7a:	bf00      	nop
 8005e7c:	40021000 	.word	0x40021000
 8005e80:	42420000 	.word	0x42420000
 8005e84:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e88:	4b9e      	ldr	r3, [pc, #632]	; (8006104 <HAL_RCC_OscConfig+0x4f4>)
 8005e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e8c:	f003 0302 	and.w	r3, r3, #2
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d1e9      	bne.n	8005e68 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f003 0304 	and.w	r3, r3, #4
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	f000 80a6 	beq.w	8005fee <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005ea6:	4b97      	ldr	r3, [pc, #604]	; (8006104 <HAL_RCC_OscConfig+0x4f4>)
 8005ea8:	69db      	ldr	r3, [r3, #28]
 8005eaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d10d      	bne.n	8005ece <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005eb2:	4b94      	ldr	r3, [pc, #592]	; (8006104 <HAL_RCC_OscConfig+0x4f4>)
 8005eb4:	69db      	ldr	r3, [r3, #28]
 8005eb6:	4a93      	ldr	r2, [pc, #588]	; (8006104 <HAL_RCC_OscConfig+0x4f4>)
 8005eb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ebc:	61d3      	str	r3, [r2, #28]
 8005ebe:	4b91      	ldr	r3, [pc, #580]	; (8006104 <HAL_RCC_OscConfig+0x4f4>)
 8005ec0:	69db      	ldr	r3, [r3, #28]
 8005ec2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ec6:	60bb      	str	r3, [r7, #8]
 8005ec8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005eca:	2301      	movs	r3, #1
 8005ecc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ece:	4b8e      	ldr	r3, [pc, #568]	; (8006108 <HAL_RCC_OscConfig+0x4f8>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d118      	bne.n	8005f0c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005eda:	4b8b      	ldr	r3, [pc, #556]	; (8006108 <HAL_RCC_OscConfig+0x4f8>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	4a8a      	ldr	r2, [pc, #552]	; (8006108 <HAL_RCC_OscConfig+0x4f8>)
 8005ee0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ee4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ee6:	f7fe fdad 	bl	8004a44 <HAL_GetTick>
 8005eea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005eec:	e008      	b.n	8005f00 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005eee:	f7fe fda9 	bl	8004a44 <HAL_GetTick>
 8005ef2:	4602      	mov	r2, r0
 8005ef4:	693b      	ldr	r3, [r7, #16]
 8005ef6:	1ad3      	subs	r3, r2, r3
 8005ef8:	2b64      	cmp	r3, #100	; 0x64
 8005efa:	d901      	bls.n	8005f00 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005efc:	2303      	movs	r3, #3
 8005efe:	e0fd      	b.n	80060fc <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f00:	4b81      	ldr	r3, [pc, #516]	; (8006108 <HAL_RCC_OscConfig+0x4f8>)
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d0f0      	beq.n	8005eee <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	68db      	ldr	r3, [r3, #12]
 8005f10:	2b01      	cmp	r3, #1
 8005f12:	d106      	bne.n	8005f22 <HAL_RCC_OscConfig+0x312>
 8005f14:	4b7b      	ldr	r3, [pc, #492]	; (8006104 <HAL_RCC_OscConfig+0x4f4>)
 8005f16:	6a1b      	ldr	r3, [r3, #32]
 8005f18:	4a7a      	ldr	r2, [pc, #488]	; (8006104 <HAL_RCC_OscConfig+0x4f4>)
 8005f1a:	f043 0301 	orr.w	r3, r3, #1
 8005f1e:	6213      	str	r3, [r2, #32]
 8005f20:	e02d      	b.n	8005f7e <HAL_RCC_OscConfig+0x36e>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	68db      	ldr	r3, [r3, #12]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d10c      	bne.n	8005f44 <HAL_RCC_OscConfig+0x334>
 8005f2a:	4b76      	ldr	r3, [pc, #472]	; (8006104 <HAL_RCC_OscConfig+0x4f4>)
 8005f2c:	6a1b      	ldr	r3, [r3, #32]
 8005f2e:	4a75      	ldr	r2, [pc, #468]	; (8006104 <HAL_RCC_OscConfig+0x4f4>)
 8005f30:	f023 0301 	bic.w	r3, r3, #1
 8005f34:	6213      	str	r3, [r2, #32]
 8005f36:	4b73      	ldr	r3, [pc, #460]	; (8006104 <HAL_RCC_OscConfig+0x4f4>)
 8005f38:	6a1b      	ldr	r3, [r3, #32]
 8005f3a:	4a72      	ldr	r2, [pc, #456]	; (8006104 <HAL_RCC_OscConfig+0x4f4>)
 8005f3c:	f023 0304 	bic.w	r3, r3, #4
 8005f40:	6213      	str	r3, [r2, #32]
 8005f42:	e01c      	b.n	8005f7e <HAL_RCC_OscConfig+0x36e>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	68db      	ldr	r3, [r3, #12]
 8005f48:	2b05      	cmp	r3, #5
 8005f4a:	d10c      	bne.n	8005f66 <HAL_RCC_OscConfig+0x356>
 8005f4c:	4b6d      	ldr	r3, [pc, #436]	; (8006104 <HAL_RCC_OscConfig+0x4f4>)
 8005f4e:	6a1b      	ldr	r3, [r3, #32]
 8005f50:	4a6c      	ldr	r2, [pc, #432]	; (8006104 <HAL_RCC_OscConfig+0x4f4>)
 8005f52:	f043 0304 	orr.w	r3, r3, #4
 8005f56:	6213      	str	r3, [r2, #32]
 8005f58:	4b6a      	ldr	r3, [pc, #424]	; (8006104 <HAL_RCC_OscConfig+0x4f4>)
 8005f5a:	6a1b      	ldr	r3, [r3, #32]
 8005f5c:	4a69      	ldr	r2, [pc, #420]	; (8006104 <HAL_RCC_OscConfig+0x4f4>)
 8005f5e:	f043 0301 	orr.w	r3, r3, #1
 8005f62:	6213      	str	r3, [r2, #32]
 8005f64:	e00b      	b.n	8005f7e <HAL_RCC_OscConfig+0x36e>
 8005f66:	4b67      	ldr	r3, [pc, #412]	; (8006104 <HAL_RCC_OscConfig+0x4f4>)
 8005f68:	6a1b      	ldr	r3, [r3, #32]
 8005f6a:	4a66      	ldr	r2, [pc, #408]	; (8006104 <HAL_RCC_OscConfig+0x4f4>)
 8005f6c:	f023 0301 	bic.w	r3, r3, #1
 8005f70:	6213      	str	r3, [r2, #32]
 8005f72:	4b64      	ldr	r3, [pc, #400]	; (8006104 <HAL_RCC_OscConfig+0x4f4>)
 8005f74:	6a1b      	ldr	r3, [r3, #32]
 8005f76:	4a63      	ldr	r2, [pc, #396]	; (8006104 <HAL_RCC_OscConfig+0x4f4>)
 8005f78:	f023 0304 	bic.w	r3, r3, #4
 8005f7c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	68db      	ldr	r3, [r3, #12]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d015      	beq.n	8005fb2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f86:	f7fe fd5d 	bl	8004a44 <HAL_GetTick>
 8005f8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f8c:	e00a      	b.n	8005fa4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f8e:	f7fe fd59 	bl	8004a44 <HAL_GetTick>
 8005f92:	4602      	mov	r2, r0
 8005f94:	693b      	ldr	r3, [r7, #16]
 8005f96:	1ad3      	subs	r3, r2, r3
 8005f98:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d901      	bls.n	8005fa4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005fa0:	2303      	movs	r3, #3
 8005fa2:	e0ab      	b.n	80060fc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fa4:	4b57      	ldr	r3, [pc, #348]	; (8006104 <HAL_RCC_OscConfig+0x4f4>)
 8005fa6:	6a1b      	ldr	r3, [r3, #32]
 8005fa8:	f003 0302 	and.w	r3, r3, #2
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d0ee      	beq.n	8005f8e <HAL_RCC_OscConfig+0x37e>
 8005fb0:	e014      	b.n	8005fdc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005fb2:	f7fe fd47 	bl	8004a44 <HAL_GetTick>
 8005fb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005fb8:	e00a      	b.n	8005fd0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fba:	f7fe fd43 	bl	8004a44 <HAL_GetTick>
 8005fbe:	4602      	mov	r2, r0
 8005fc0:	693b      	ldr	r3, [r7, #16]
 8005fc2:	1ad3      	subs	r3, r2, r3
 8005fc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8005fc8:	4293      	cmp	r3, r2
 8005fca:	d901      	bls.n	8005fd0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005fcc:	2303      	movs	r3, #3
 8005fce:	e095      	b.n	80060fc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005fd0:	4b4c      	ldr	r3, [pc, #304]	; (8006104 <HAL_RCC_OscConfig+0x4f4>)
 8005fd2:	6a1b      	ldr	r3, [r3, #32]
 8005fd4:	f003 0302 	and.w	r3, r3, #2
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d1ee      	bne.n	8005fba <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005fdc:	7dfb      	ldrb	r3, [r7, #23]
 8005fde:	2b01      	cmp	r3, #1
 8005fe0:	d105      	bne.n	8005fee <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005fe2:	4b48      	ldr	r3, [pc, #288]	; (8006104 <HAL_RCC_OscConfig+0x4f4>)
 8005fe4:	69db      	ldr	r3, [r3, #28]
 8005fe6:	4a47      	ldr	r2, [pc, #284]	; (8006104 <HAL_RCC_OscConfig+0x4f4>)
 8005fe8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005fec:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	69db      	ldr	r3, [r3, #28]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	f000 8081 	beq.w	80060fa <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005ff8:	4b42      	ldr	r3, [pc, #264]	; (8006104 <HAL_RCC_OscConfig+0x4f4>)
 8005ffa:	685b      	ldr	r3, [r3, #4]
 8005ffc:	f003 030c 	and.w	r3, r3, #12
 8006000:	2b08      	cmp	r3, #8
 8006002:	d061      	beq.n	80060c8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	69db      	ldr	r3, [r3, #28]
 8006008:	2b02      	cmp	r3, #2
 800600a:	d146      	bne.n	800609a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800600c:	4b3f      	ldr	r3, [pc, #252]	; (800610c <HAL_RCC_OscConfig+0x4fc>)
 800600e:	2200      	movs	r2, #0
 8006010:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006012:	f7fe fd17 	bl	8004a44 <HAL_GetTick>
 8006016:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006018:	e008      	b.n	800602c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800601a:	f7fe fd13 	bl	8004a44 <HAL_GetTick>
 800601e:	4602      	mov	r2, r0
 8006020:	693b      	ldr	r3, [r7, #16]
 8006022:	1ad3      	subs	r3, r2, r3
 8006024:	2b02      	cmp	r3, #2
 8006026:	d901      	bls.n	800602c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006028:	2303      	movs	r3, #3
 800602a:	e067      	b.n	80060fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800602c:	4b35      	ldr	r3, [pc, #212]	; (8006104 <HAL_RCC_OscConfig+0x4f4>)
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006034:	2b00      	cmp	r3, #0
 8006036:	d1f0      	bne.n	800601a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6a1b      	ldr	r3, [r3, #32]
 800603c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006040:	d108      	bne.n	8006054 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006042:	4b30      	ldr	r3, [pc, #192]	; (8006104 <HAL_RCC_OscConfig+0x4f4>)
 8006044:	685b      	ldr	r3, [r3, #4]
 8006046:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	689b      	ldr	r3, [r3, #8]
 800604e:	492d      	ldr	r1, [pc, #180]	; (8006104 <HAL_RCC_OscConfig+0x4f4>)
 8006050:	4313      	orrs	r3, r2
 8006052:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006054:	4b2b      	ldr	r3, [pc, #172]	; (8006104 <HAL_RCC_OscConfig+0x4f4>)
 8006056:	685b      	ldr	r3, [r3, #4]
 8006058:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	6a19      	ldr	r1, [r3, #32]
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006064:	430b      	orrs	r3, r1
 8006066:	4927      	ldr	r1, [pc, #156]	; (8006104 <HAL_RCC_OscConfig+0x4f4>)
 8006068:	4313      	orrs	r3, r2
 800606a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800606c:	4b27      	ldr	r3, [pc, #156]	; (800610c <HAL_RCC_OscConfig+0x4fc>)
 800606e:	2201      	movs	r2, #1
 8006070:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006072:	f7fe fce7 	bl	8004a44 <HAL_GetTick>
 8006076:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006078:	e008      	b.n	800608c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800607a:	f7fe fce3 	bl	8004a44 <HAL_GetTick>
 800607e:	4602      	mov	r2, r0
 8006080:	693b      	ldr	r3, [r7, #16]
 8006082:	1ad3      	subs	r3, r2, r3
 8006084:	2b02      	cmp	r3, #2
 8006086:	d901      	bls.n	800608c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8006088:	2303      	movs	r3, #3
 800608a:	e037      	b.n	80060fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800608c:	4b1d      	ldr	r3, [pc, #116]	; (8006104 <HAL_RCC_OscConfig+0x4f4>)
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006094:	2b00      	cmp	r3, #0
 8006096:	d0f0      	beq.n	800607a <HAL_RCC_OscConfig+0x46a>
 8006098:	e02f      	b.n	80060fa <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800609a:	4b1c      	ldr	r3, [pc, #112]	; (800610c <HAL_RCC_OscConfig+0x4fc>)
 800609c:	2200      	movs	r2, #0
 800609e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060a0:	f7fe fcd0 	bl	8004a44 <HAL_GetTick>
 80060a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80060a6:	e008      	b.n	80060ba <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80060a8:	f7fe fccc 	bl	8004a44 <HAL_GetTick>
 80060ac:	4602      	mov	r2, r0
 80060ae:	693b      	ldr	r3, [r7, #16]
 80060b0:	1ad3      	subs	r3, r2, r3
 80060b2:	2b02      	cmp	r3, #2
 80060b4:	d901      	bls.n	80060ba <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80060b6:	2303      	movs	r3, #3
 80060b8:	e020      	b.n	80060fc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80060ba:	4b12      	ldr	r3, [pc, #72]	; (8006104 <HAL_RCC_OscConfig+0x4f4>)
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d1f0      	bne.n	80060a8 <HAL_RCC_OscConfig+0x498>
 80060c6:	e018      	b.n	80060fa <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	69db      	ldr	r3, [r3, #28]
 80060cc:	2b01      	cmp	r3, #1
 80060ce:	d101      	bne.n	80060d4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80060d0:	2301      	movs	r3, #1
 80060d2:	e013      	b.n	80060fc <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80060d4:	4b0b      	ldr	r3, [pc, #44]	; (8006104 <HAL_RCC_OscConfig+0x4f4>)
 80060d6:	685b      	ldr	r3, [r3, #4]
 80060d8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6a1b      	ldr	r3, [r3, #32]
 80060e4:	429a      	cmp	r2, r3
 80060e6:	d106      	bne.n	80060f6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060f2:	429a      	cmp	r2, r3
 80060f4:	d001      	beq.n	80060fa <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80060f6:	2301      	movs	r3, #1
 80060f8:	e000      	b.n	80060fc <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80060fa:	2300      	movs	r3, #0
}
 80060fc:	4618      	mov	r0, r3
 80060fe:	3718      	adds	r7, #24
 8006100:	46bd      	mov	sp, r7
 8006102:	bd80      	pop	{r7, pc}
 8006104:	40021000 	.word	0x40021000
 8006108:	40007000 	.word	0x40007000
 800610c:	42420060 	.word	0x42420060

08006110 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006110:	b580      	push	{r7, lr}
 8006112:	b084      	sub	sp, #16
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
 8006118:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d101      	bne.n	8006124 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006120:	2301      	movs	r3, #1
 8006122:	e0d0      	b.n	80062c6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006124:	4b6a      	ldr	r3, [pc, #424]	; (80062d0 <HAL_RCC_ClockConfig+0x1c0>)
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f003 0307 	and.w	r3, r3, #7
 800612c:	683a      	ldr	r2, [r7, #0]
 800612e:	429a      	cmp	r2, r3
 8006130:	d910      	bls.n	8006154 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006132:	4b67      	ldr	r3, [pc, #412]	; (80062d0 <HAL_RCC_ClockConfig+0x1c0>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f023 0207 	bic.w	r2, r3, #7
 800613a:	4965      	ldr	r1, [pc, #404]	; (80062d0 <HAL_RCC_ClockConfig+0x1c0>)
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	4313      	orrs	r3, r2
 8006140:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006142:	4b63      	ldr	r3, [pc, #396]	; (80062d0 <HAL_RCC_ClockConfig+0x1c0>)
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f003 0307 	and.w	r3, r3, #7
 800614a:	683a      	ldr	r2, [r7, #0]
 800614c:	429a      	cmp	r2, r3
 800614e:	d001      	beq.n	8006154 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006150:	2301      	movs	r3, #1
 8006152:	e0b8      	b.n	80062c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f003 0302 	and.w	r3, r3, #2
 800615c:	2b00      	cmp	r3, #0
 800615e:	d020      	beq.n	80061a2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f003 0304 	and.w	r3, r3, #4
 8006168:	2b00      	cmp	r3, #0
 800616a:	d005      	beq.n	8006178 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800616c:	4b59      	ldr	r3, [pc, #356]	; (80062d4 <HAL_RCC_ClockConfig+0x1c4>)
 800616e:	685b      	ldr	r3, [r3, #4]
 8006170:	4a58      	ldr	r2, [pc, #352]	; (80062d4 <HAL_RCC_ClockConfig+0x1c4>)
 8006172:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006176:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f003 0308 	and.w	r3, r3, #8
 8006180:	2b00      	cmp	r3, #0
 8006182:	d005      	beq.n	8006190 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006184:	4b53      	ldr	r3, [pc, #332]	; (80062d4 <HAL_RCC_ClockConfig+0x1c4>)
 8006186:	685b      	ldr	r3, [r3, #4]
 8006188:	4a52      	ldr	r2, [pc, #328]	; (80062d4 <HAL_RCC_ClockConfig+0x1c4>)
 800618a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800618e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006190:	4b50      	ldr	r3, [pc, #320]	; (80062d4 <HAL_RCC_ClockConfig+0x1c4>)
 8006192:	685b      	ldr	r3, [r3, #4]
 8006194:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	689b      	ldr	r3, [r3, #8]
 800619c:	494d      	ldr	r1, [pc, #308]	; (80062d4 <HAL_RCC_ClockConfig+0x1c4>)
 800619e:	4313      	orrs	r3, r2
 80061a0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f003 0301 	and.w	r3, r3, #1
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d040      	beq.n	8006230 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	2b01      	cmp	r3, #1
 80061b4:	d107      	bne.n	80061c6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061b6:	4b47      	ldr	r3, [pc, #284]	; (80062d4 <HAL_RCC_ClockConfig+0x1c4>)
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d115      	bne.n	80061ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061c2:	2301      	movs	r3, #1
 80061c4:	e07f      	b.n	80062c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	685b      	ldr	r3, [r3, #4]
 80061ca:	2b02      	cmp	r3, #2
 80061cc:	d107      	bne.n	80061de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80061ce:	4b41      	ldr	r3, [pc, #260]	; (80062d4 <HAL_RCC_ClockConfig+0x1c4>)
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d109      	bne.n	80061ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061da:	2301      	movs	r3, #1
 80061dc:	e073      	b.n	80062c6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061de:	4b3d      	ldr	r3, [pc, #244]	; (80062d4 <HAL_RCC_ClockConfig+0x1c4>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f003 0302 	and.w	r3, r3, #2
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d101      	bne.n	80061ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061ea:	2301      	movs	r3, #1
 80061ec:	e06b      	b.n	80062c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80061ee:	4b39      	ldr	r3, [pc, #228]	; (80062d4 <HAL_RCC_ClockConfig+0x1c4>)
 80061f0:	685b      	ldr	r3, [r3, #4]
 80061f2:	f023 0203 	bic.w	r2, r3, #3
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	685b      	ldr	r3, [r3, #4]
 80061fa:	4936      	ldr	r1, [pc, #216]	; (80062d4 <HAL_RCC_ClockConfig+0x1c4>)
 80061fc:	4313      	orrs	r3, r2
 80061fe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006200:	f7fe fc20 	bl	8004a44 <HAL_GetTick>
 8006204:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006206:	e00a      	b.n	800621e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006208:	f7fe fc1c 	bl	8004a44 <HAL_GetTick>
 800620c:	4602      	mov	r2, r0
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	1ad3      	subs	r3, r2, r3
 8006212:	f241 3288 	movw	r2, #5000	; 0x1388
 8006216:	4293      	cmp	r3, r2
 8006218:	d901      	bls.n	800621e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800621a:	2303      	movs	r3, #3
 800621c:	e053      	b.n	80062c6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800621e:	4b2d      	ldr	r3, [pc, #180]	; (80062d4 <HAL_RCC_ClockConfig+0x1c4>)
 8006220:	685b      	ldr	r3, [r3, #4]
 8006222:	f003 020c 	and.w	r2, r3, #12
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	685b      	ldr	r3, [r3, #4]
 800622a:	009b      	lsls	r3, r3, #2
 800622c:	429a      	cmp	r2, r3
 800622e:	d1eb      	bne.n	8006208 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006230:	4b27      	ldr	r3, [pc, #156]	; (80062d0 <HAL_RCC_ClockConfig+0x1c0>)
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f003 0307 	and.w	r3, r3, #7
 8006238:	683a      	ldr	r2, [r7, #0]
 800623a:	429a      	cmp	r2, r3
 800623c:	d210      	bcs.n	8006260 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800623e:	4b24      	ldr	r3, [pc, #144]	; (80062d0 <HAL_RCC_ClockConfig+0x1c0>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f023 0207 	bic.w	r2, r3, #7
 8006246:	4922      	ldr	r1, [pc, #136]	; (80062d0 <HAL_RCC_ClockConfig+0x1c0>)
 8006248:	683b      	ldr	r3, [r7, #0]
 800624a:	4313      	orrs	r3, r2
 800624c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800624e:	4b20      	ldr	r3, [pc, #128]	; (80062d0 <HAL_RCC_ClockConfig+0x1c0>)
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f003 0307 	and.w	r3, r3, #7
 8006256:	683a      	ldr	r2, [r7, #0]
 8006258:	429a      	cmp	r2, r3
 800625a:	d001      	beq.n	8006260 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800625c:	2301      	movs	r3, #1
 800625e:	e032      	b.n	80062c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f003 0304 	and.w	r3, r3, #4
 8006268:	2b00      	cmp	r3, #0
 800626a:	d008      	beq.n	800627e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800626c:	4b19      	ldr	r3, [pc, #100]	; (80062d4 <HAL_RCC_ClockConfig+0x1c4>)
 800626e:	685b      	ldr	r3, [r3, #4]
 8006270:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	68db      	ldr	r3, [r3, #12]
 8006278:	4916      	ldr	r1, [pc, #88]	; (80062d4 <HAL_RCC_ClockConfig+0x1c4>)
 800627a:	4313      	orrs	r3, r2
 800627c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f003 0308 	and.w	r3, r3, #8
 8006286:	2b00      	cmp	r3, #0
 8006288:	d009      	beq.n	800629e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800628a:	4b12      	ldr	r3, [pc, #72]	; (80062d4 <HAL_RCC_ClockConfig+0x1c4>)
 800628c:	685b      	ldr	r3, [r3, #4]
 800628e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	691b      	ldr	r3, [r3, #16]
 8006296:	00db      	lsls	r3, r3, #3
 8006298:	490e      	ldr	r1, [pc, #56]	; (80062d4 <HAL_RCC_ClockConfig+0x1c4>)
 800629a:	4313      	orrs	r3, r2
 800629c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800629e:	f000 f821 	bl	80062e4 <HAL_RCC_GetSysClockFreq>
 80062a2:	4602      	mov	r2, r0
 80062a4:	4b0b      	ldr	r3, [pc, #44]	; (80062d4 <HAL_RCC_ClockConfig+0x1c4>)
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	091b      	lsrs	r3, r3, #4
 80062aa:	f003 030f 	and.w	r3, r3, #15
 80062ae:	490a      	ldr	r1, [pc, #40]	; (80062d8 <HAL_RCC_ClockConfig+0x1c8>)
 80062b0:	5ccb      	ldrb	r3, [r1, r3]
 80062b2:	fa22 f303 	lsr.w	r3, r2, r3
 80062b6:	4a09      	ldr	r2, [pc, #36]	; (80062dc <HAL_RCC_ClockConfig+0x1cc>)
 80062b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80062ba:	4b09      	ldr	r3, [pc, #36]	; (80062e0 <HAL_RCC_ClockConfig+0x1d0>)
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4618      	mov	r0, r3
 80062c0:	f7fe fb7e 	bl	80049c0 <HAL_InitTick>

  return HAL_OK;
 80062c4:	2300      	movs	r3, #0
}
 80062c6:	4618      	mov	r0, r3
 80062c8:	3710      	adds	r7, #16
 80062ca:	46bd      	mov	sp, r7
 80062cc:	bd80      	pop	{r7, pc}
 80062ce:	bf00      	nop
 80062d0:	40022000 	.word	0x40022000
 80062d4:	40021000 	.word	0x40021000
 80062d8:	08009418 	.word	0x08009418
 80062dc:	2000002c 	.word	0x2000002c
 80062e0:	20000048 	.word	0x20000048

080062e4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80062e4:	b490      	push	{r4, r7}
 80062e6:	b08a      	sub	sp, #40	; 0x28
 80062e8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80062ea:	4b2a      	ldr	r3, [pc, #168]	; (8006394 <HAL_RCC_GetSysClockFreq+0xb0>)
 80062ec:	1d3c      	adds	r4, r7, #4
 80062ee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80062f0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80062f4:	f240 2301 	movw	r3, #513	; 0x201
 80062f8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80062fa:	2300      	movs	r3, #0
 80062fc:	61fb      	str	r3, [r7, #28]
 80062fe:	2300      	movs	r3, #0
 8006300:	61bb      	str	r3, [r7, #24]
 8006302:	2300      	movs	r3, #0
 8006304:	627b      	str	r3, [r7, #36]	; 0x24
 8006306:	2300      	movs	r3, #0
 8006308:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800630a:	2300      	movs	r3, #0
 800630c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800630e:	4b22      	ldr	r3, [pc, #136]	; (8006398 <HAL_RCC_GetSysClockFreq+0xb4>)
 8006310:	685b      	ldr	r3, [r3, #4]
 8006312:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006314:	69fb      	ldr	r3, [r7, #28]
 8006316:	f003 030c 	and.w	r3, r3, #12
 800631a:	2b04      	cmp	r3, #4
 800631c:	d002      	beq.n	8006324 <HAL_RCC_GetSysClockFreq+0x40>
 800631e:	2b08      	cmp	r3, #8
 8006320:	d003      	beq.n	800632a <HAL_RCC_GetSysClockFreq+0x46>
 8006322:	e02d      	b.n	8006380 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006324:	4b1d      	ldr	r3, [pc, #116]	; (800639c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006326:	623b      	str	r3, [r7, #32]
      break;
 8006328:	e02d      	b.n	8006386 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800632a:	69fb      	ldr	r3, [r7, #28]
 800632c:	0c9b      	lsrs	r3, r3, #18
 800632e:	f003 030f 	and.w	r3, r3, #15
 8006332:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8006336:	4413      	add	r3, r2
 8006338:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800633c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800633e:	69fb      	ldr	r3, [r7, #28]
 8006340:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006344:	2b00      	cmp	r3, #0
 8006346:	d013      	beq.n	8006370 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006348:	4b13      	ldr	r3, [pc, #76]	; (8006398 <HAL_RCC_GetSysClockFreq+0xb4>)
 800634a:	685b      	ldr	r3, [r3, #4]
 800634c:	0c5b      	lsrs	r3, r3, #17
 800634e:	f003 0301 	and.w	r3, r3, #1
 8006352:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8006356:	4413      	add	r3, r2
 8006358:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800635c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800635e:	697b      	ldr	r3, [r7, #20]
 8006360:	4a0e      	ldr	r2, [pc, #56]	; (800639c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006362:	fb02 f203 	mul.w	r2, r2, r3
 8006366:	69bb      	ldr	r3, [r7, #24]
 8006368:	fbb2 f3f3 	udiv	r3, r2, r3
 800636c:	627b      	str	r3, [r7, #36]	; 0x24
 800636e:	e004      	b.n	800637a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006370:	697b      	ldr	r3, [r7, #20]
 8006372:	4a0b      	ldr	r2, [pc, #44]	; (80063a0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006374:	fb02 f303 	mul.w	r3, r2, r3
 8006378:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800637a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800637c:	623b      	str	r3, [r7, #32]
      break;
 800637e:	e002      	b.n	8006386 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006380:	4b06      	ldr	r3, [pc, #24]	; (800639c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006382:	623b      	str	r3, [r7, #32]
      break;
 8006384:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006386:	6a3b      	ldr	r3, [r7, #32]
}
 8006388:	4618      	mov	r0, r3
 800638a:	3728      	adds	r7, #40	; 0x28
 800638c:	46bd      	mov	sp, r7
 800638e:	bc90      	pop	{r4, r7}
 8006390:	4770      	bx	lr
 8006392:	bf00      	nop
 8006394:	08008c9c 	.word	0x08008c9c
 8006398:	40021000 	.word	0x40021000
 800639c:	007a1200 	.word	0x007a1200
 80063a0:	003d0900 	.word	0x003d0900

080063a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80063a4:	b480      	push	{r7}
 80063a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80063a8:	4b02      	ldr	r3, [pc, #8]	; (80063b4 <HAL_RCC_GetHCLKFreq+0x10>)
 80063aa:	681b      	ldr	r3, [r3, #0]
}
 80063ac:	4618      	mov	r0, r3
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bc80      	pop	{r7}
 80063b2:	4770      	bx	lr
 80063b4:	2000002c 	.word	0x2000002c

080063b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80063bc:	f7ff fff2 	bl	80063a4 <HAL_RCC_GetHCLKFreq>
 80063c0:	4602      	mov	r2, r0
 80063c2:	4b05      	ldr	r3, [pc, #20]	; (80063d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80063c4:	685b      	ldr	r3, [r3, #4]
 80063c6:	0a1b      	lsrs	r3, r3, #8
 80063c8:	f003 0307 	and.w	r3, r3, #7
 80063cc:	4903      	ldr	r1, [pc, #12]	; (80063dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80063ce:	5ccb      	ldrb	r3, [r1, r3]
 80063d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80063d4:	4618      	mov	r0, r3
 80063d6:	bd80      	pop	{r7, pc}
 80063d8:	40021000 	.word	0x40021000
 80063dc:	08009428 	.word	0x08009428

080063e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80063e4:	f7ff ffde 	bl	80063a4 <HAL_RCC_GetHCLKFreq>
 80063e8:	4602      	mov	r2, r0
 80063ea:	4b05      	ldr	r3, [pc, #20]	; (8006400 <HAL_RCC_GetPCLK2Freq+0x20>)
 80063ec:	685b      	ldr	r3, [r3, #4]
 80063ee:	0adb      	lsrs	r3, r3, #11
 80063f0:	f003 0307 	and.w	r3, r3, #7
 80063f4:	4903      	ldr	r1, [pc, #12]	; (8006404 <HAL_RCC_GetPCLK2Freq+0x24>)
 80063f6:	5ccb      	ldrb	r3, [r1, r3]
 80063f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80063fc:	4618      	mov	r0, r3
 80063fe:	bd80      	pop	{r7, pc}
 8006400:	40021000 	.word	0x40021000
 8006404:	08009428 	.word	0x08009428

08006408 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006408:	b480      	push	{r7}
 800640a:	b085      	sub	sp, #20
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006410:	4b0a      	ldr	r3, [pc, #40]	; (800643c <RCC_Delay+0x34>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	4a0a      	ldr	r2, [pc, #40]	; (8006440 <RCC_Delay+0x38>)
 8006416:	fba2 2303 	umull	r2, r3, r2, r3
 800641a:	0a5b      	lsrs	r3, r3, #9
 800641c:	687a      	ldr	r2, [r7, #4]
 800641e:	fb02 f303 	mul.w	r3, r2, r3
 8006422:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006424:	bf00      	nop
  }
  while (Delay --);
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	1e5a      	subs	r2, r3, #1
 800642a:	60fa      	str	r2, [r7, #12]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d1f9      	bne.n	8006424 <RCC_Delay+0x1c>
}
 8006430:	bf00      	nop
 8006432:	bf00      	nop
 8006434:	3714      	adds	r7, #20
 8006436:	46bd      	mov	sp, r7
 8006438:	bc80      	pop	{r7}
 800643a:	4770      	bx	lr
 800643c:	2000002c 	.word	0x2000002c
 8006440:	10624dd3 	.word	0x10624dd3

08006444 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b082      	sub	sp, #8
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d101      	bne.n	8006456 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006452:	2301      	movs	r3, #1
 8006454:	e076      	b.n	8006544 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800645a:	2b00      	cmp	r3, #0
 800645c:	d108      	bne.n	8006470 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	685b      	ldr	r3, [r3, #4]
 8006462:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006466:	d009      	beq.n	800647c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2200      	movs	r2, #0
 800646c:	61da      	str	r2, [r3, #28]
 800646e:	e005      	b.n	800647c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2200      	movs	r2, #0
 8006474:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2200      	movs	r2, #0
 800647a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2200      	movs	r2, #0
 8006480:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006488:	b2db      	uxtb	r3, r3
 800648a:	2b00      	cmp	r3, #0
 800648c:	d106      	bne.n	800649c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2200      	movs	r2, #0
 8006492:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006496:	6878      	ldr	r0, [r7, #4]
 8006498:	f7fc fc5a 	bl	8002d50 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2202      	movs	r2, #2
 80064a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	681a      	ldr	r2, [r3, #0]
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80064b2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	685b      	ldr	r3, [r3, #4]
 80064b8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	689b      	ldr	r3, [r3, #8]
 80064c0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80064c4:	431a      	orrs	r2, r3
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	68db      	ldr	r3, [r3, #12]
 80064ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80064ce:	431a      	orrs	r2, r3
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	691b      	ldr	r3, [r3, #16]
 80064d4:	f003 0302 	and.w	r3, r3, #2
 80064d8:	431a      	orrs	r2, r3
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	695b      	ldr	r3, [r3, #20]
 80064de:	f003 0301 	and.w	r3, r3, #1
 80064e2:	431a      	orrs	r2, r3
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	699b      	ldr	r3, [r3, #24]
 80064e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80064ec:	431a      	orrs	r2, r3
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	69db      	ldr	r3, [r3, #28]
 80064f2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80064f6:	431a      	orrs	r2, r3
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6a1b      	ldr	r3, [r3, #32]
 80064fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006500:	ea42 0103 	orr.w	r1, r2, r3
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006508:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	430a      	orrs	r2, r1
 8006512:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	699b      	ldr	r3, [r3, #24]
 8006518:	0c1a      	lsrs	r2, r3, #16
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f002 0204 	and.w	r2, r2, #4
 8006522:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	69da      	ldr	r2, [r3, #28]
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006532:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2200      	movs	r2, #0
 8006538:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2201      	movs	r2, #1
 800653e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006542:	2300      	movs	r3, #0
}
 8006544:	4618      	mov	r0, r3
 8006546:	3708      	adds	r7, #8
 8006548:	46bd      	mov	sp, r7
 800654a:	bd80      	pop	{r7, pc}

0800654c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800654c:	b580      	push	{r7, lr}
 800654e:	b088      	sub	sp, #32
 8006550:	af00      	add	r7, sp, #0
 8006552:	60f8      	str	r0, [r7, #12]
 8006554:	60b9      	str	r1, [r7, #8]
 8006556:	603b      	str	r3, [r7, #0]
 8006558:	4613      	mov	r3, r2
 800655a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800655c:	2300      	movs	r3, #0
 800655e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006566:	2b01      	cmp	r3, #1
 8006568:	d101      	bne.n	800656e <HAL_SPI_Transmit+0x22>
 800656a:	2302      	movs	r3, #2
 800656c:	e126      	b.n	80067bc <HAL_SPI_Transmit+0x270>
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	2201      	movs	r2, #1
 8006572:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006576:	f7fe fa65 	bl	8004a44 <HAL_GetTick>
 800657a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800657c:	88fb      	ldrh	r3, [r7, #6]
 800657e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006586:	b2db      	uxtb	r3, r3
 8006588:	2b01      	cmp	r3, #1
 800658a:	d002      	beq.n	8006592 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800658c:	2302      	movs	r3, #2
 800658e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006590:	e10b      	b.n	80067aa <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006592:	68bb      	ldr	r3, [r7, #8]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d002      	beq.n	800659e <HAL_SPI_Transmit+0x52>
 8006598:	88fb      	ldrh	r3, [r7, #6]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d102      	bne.n	80065a4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800659e:	2301      	movs	r3, #1
 80065a0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80065a2:	e102      	b.n	80067aa <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	2203      	movs	r2, #3
 80065a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	2200      	movs	r2, #0
 80065b0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	68ba      	ldr	r2, [r7, #8]
 80065b6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	88fa      	ldrh	r2, [r7, #6]
 80065bc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	88fa      	ldrh	r2, [r7, #6]
 80065c2:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	2200      	movs	r2, #0
 80065c8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	2200      	movs	r2, #0
 80065ce:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	2200      	movs	r2, #0
 80065d4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	2200      	movs	r2, #0
 80065da:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	2200      	movs	r2, #0
 80065e0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	689b      	ldr	r3, [r3, #8]
 80065e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80065ea:	d10f      	bne.n	800660c <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	681a      	ldr	r2, [r3, #0]
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80065fa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	681a      	ldr	r2, [r3, #0]
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800660a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006616:	2b40      	cmp	r3, #64	; 0x40
 8006618:	d007      	beq.n	800662a <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	681a      	ldr	r2, [r3, #0]
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006628:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	68db      	ldr	r3, [r3, #12]
 800662e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006632:	d14b      	bne.n	80066cc <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	685b      	ldr	r3, [r3, #4]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d002      	beq.n	8006642 <HAL_SPI_Transmit+0xf6>
 800663c:	8afb      	ldrh	r3, [r7, #22]
 800663e:	2b01      	cmp	r3, #1
 8006640:	d13e      	bne.n	80066c0 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006646:	881a      	ldrh	r2, [r3, #0]
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006652:	1c9a      	adds	r2, r3, #2
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800665c:	b29b      	uxth	r3, r3
 800665e:	3b01      	subs	r3, #1
 8006660:	b29a      	uxth	r2, r3
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006666:	e02b      	b.n	80066c0 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	689b      	ldr	r3, [r3, #8]
 800666e:	f003 0302 	and.w	r3, r3, #2
 8006672:	2b02      	cmp	r3, #2
 8006674:	d112      	bne.n	800669c <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800667a:	881a      	ldrh	r2, [r3, #0]
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006686:	1c9a      	adds	r2, r3, #2
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006690:	b29b      	uxth	r3, r3
 8006692:	3b01      	subs	r3, #1
 8006694:	b29a      	uxth	r2, r3
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	86da      	strh	r2, [r3, #54]	; 0x36
 800669a:	e011      	b.n	80066c0 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800669c:	f7fe f9d2 	bl	8004a44 <HAL_GetTick>
 80066a0:	4602      	mov	r2, r0
 80066a2:	69bb      	ldr	r3, [r7, #24]
 80066a4:	1ad3      	subs	r3, r2, r3
 80066a6:	683a      	ldr	r2, [r7, #0]
 80066a8:	429a      	cmp	r2, r3
 80066aa:	d803      	bhi.n	80066b4 <HAL_SPI_Transmit+0x168>
 80066ac:	683b      	ldr	r3, [r7, #0]
 80066ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80066b2:	d102      	bne.n	80066ba <HAL_SPI_Transmit+0x16e>
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d102      	bne.n	80066c0 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80066ba:	2303      	movs	r3, #3
 80066bc:	77fb      	strb	r3, [r7, #31]
          goto error;
 80066be:	e074      	b.n	80067aa <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80066c4:	b29b      	uxth	r3, r3
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d1ce      	bne.n	8006668 <HAL_SPI_Transmit+0x11c>
 80066ca:	e04c      	b.n	8006766 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	685b      	ldr	r3, [r3, #4]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d002      	beq.n	80066da <HAL_SPI_Transmit+0x18e>
 80066d4:	8afb      	ldrh	r3, [r7, #22]
 80066d6:	2b01      	cmp	r3, #1
 80066d8:	d140      	bne.n	800675c <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	330c      	adds	r3, #12
 80066e4:	7812      	ldrb	r2, [r2, #0]
 80066e6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066ec:	1c5a      	adds	r2, r3, #1
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80066f6:	b29b      	uxth	r3, r3
 80066f8:	3b01      	subs	r3, #1
 80066fa:	b29a      	uxth	r2, r3
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006700:	e02c      	b.n	800675c <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	689b      	ldr	r3, [r3, #8]
 8006708:	f003 0302 	and.w	r3, r3, #2
 800670c:	2b02      	cmp	r3, #2
 800670e:	d113      	bne.n	8006738 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	330c      	adds	r3, #12
 800671a:	7812      	ldrb	r2, [r2, #0]
 800671c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006722:	1c5a      	adds	r2, r3, #1
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800672c:	b29b      	uxth	r3, r3
 800672e:	3b01      	subs	r3, #1
 8006730:	b29a      	uxth	r2, r3
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	86da      	strh	r2, [r3, #54]	; 0x36
 8006736:	e011      	b.n	800675c <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006738:	f7fe f984 	bl	8004a44 <HAL_GetTick>
 800673c:	4602      	mov	r2, r0
 800673e:	69bb      	ldr	r3, [r7, #24]
 8006740:	1ad3      	subs	r3, r2, r3
 8006742:	683a      	ldr	r2, [r7, #0]
 8006744:	429a      	cmp	r2, r3
 8006746:	d803      	bhi.n	8006750 <HAL_SPI_Transmit+0x204>
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800674e:	d102      	bne.n	8006756 <HAL_SPI_Transmit+0x20a>
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d102      	bne.n	800675c <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8006756:	2303      	movs	r3, #3
 8006758:	77fb      	strb	r3, [r7, #31]
          goto error;
 800675a:	e026      	b.n	80067aa <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006760:	b29b      	uxth	r3, r3
 8006762:	2b00      	cmp	r3, #0
 8006764:	d1cd      	bne.n	8006702 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006766:	69ba      	ldr	r2, [r7, #24]
 8006768:	6839      	ldr	r1, [r7, #0]
 800676a:	68f8      	ldr	r0, [r7, #12]
 800676c:	f000 fbb8 	bl	8006ee0 <SPI_EndRxTxTransaction>
 8006770:	4603      	mov	r3, r0
 8006772:	2b00      	cmp	r3, #0
 8006774:	d002      	beq.n	800677c <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	2220      	movs	r2, #32
 800677a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	689b      	ldr	r3, [r3, #8]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d10a      	bne.n	800679a <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006784:	2300      	movs	r3, #0
 8006786:	613b      	str	r3, [r7, #16]
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	68db      	ldr	r3, [r3, #12]
 800678e:	613b      	str	r3, [r7, #16]
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	689b      	ldr	r3, [r3, #8]
 8006796:	613b      	str	r3, [r7, #16]
 8006798:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d002      	beq.n	80067a8 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80067a2:	2301      	movs	r3, #1
 80067a4:	77fb      	strb	r3, [r7, #31]
 80067a6:	e000      	b.n	80067aa <HAL_SPI_Transmit+0x25e>
  }

error:
 80067a8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	2201      	movs	r2, #1
 80067ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2200      	movs	r2, #0
 80067b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80067ba:	7ffb      	ldrb	r3, [r7, #31]
}
 80067bc:	4618      	mov	r0, r3
 80067be:	3720      	adds	r7, #32
 80067c0:	46bd      	mov	sp, r7
 80067c2:	bd80      	pop	{r7, pc}

080067c4 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b088      	sub	sp, #32
 80067c8:	af02      	add	r7, sp, #8
 80067ca:	60f8      	str	r0, [r7, #12]
 80067cc:	60b9      	str	r1, [r7, #8]
 80067ce:	603b      	str	r3, [r7, #0]
 80067d0:	4613      	mov	r3, r2
 80067d2:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80067d4:	2300      	movs	r3, #0
 80067d6:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	685b      	ldr	r3, [r3, #4]
 80067dc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80067e0:	d112      	bne.n	8006808 <HAL_SPI_Receive+0x44>
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	689b      	ldr	r3, [r3, #8]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d10e      	bne.n	8006808 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	2204      	movs	r2, #4
 80067ee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80067f2:	88fa      	ldrh	r2, [r7, #6]
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	9300      	str	r3, [sp, #0]
 80067f8:	4613      	mov	r3, r2
 80067fa:	68ba      	ldr	r2, [r7, #8]
 80067fc:	68b9      	ldr	r1, [r7, #8]
 80067fe:	68f8      	ldr	r0, [r7, #12]
 8006800:	f000 f8f1 	bl	80069e6 <HAL_SPI_TransmitReceive>
 8006804:	4603      	mov	r3, r0
 8006806:	e0ea      	b.n	80069de <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800680e:	2b01      	cmp	r3, #1
 8006810:	d101      	bne.n	8006816 <HAL_SPI_Receive+0x52>
 8006812:	2302      	movs	r3, #2
 8006814:	e0e3      	b.n	80069de <HAL_SPI_Receive+0x21a>
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	2201      	movs	r2, #1
 800681a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800681e:	f7fe f911 	bl	8004a44 <HAL_GetTick>
 8006822:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800682a:	b2db      	uxtb	r3, r3
 800682c:	2b01      	cmp	r3, #1
 800682e:	d002      	beq.n	8006836 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8006830:	2302      	movs	r3, #2
 8006832:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006834:	e0ca      	b.n	80069cc <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8006836:	68bb      	ldr	r3, [r7, #8]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d002      	beq.n	8006842 <HAL_SPI_Receive+0x7e>
 800683c:	88fb      	ldrh	r3, [r7, #6]
 800683e:	2b00      	cmp	r3, #0
 8006840:	d102      	bne.n	8006848 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006842:	2301      	movs	r3, #1
 8006844:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006846:	e0c1      	b.n	80069cc <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	2204      	movs	r2, #4
 800684c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	2200      	movs	r2, #0
 8006854:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	68ba      	ldr	r2, [r7, #8]
 800685a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	88fa      	ldrh	r2, [r7, #6]
 8006860:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	88fa      	ldrh	r2, [r7, #6]
 8006866:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	2200      	movs	r2, #0
 800686c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	2200      	movs	r2, #0
 8006872:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	2200      	movs	r2, #0
 8006878:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	2200      	movs	r2, #0
 800687e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	2200      	movs	r2, #0
 8006884:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	689b      	ldr	r3, [r3, #8]
 800688a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800688e:	d10f      	bne.n	80068b0 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	681a      	ldr	r2, [r3, #0]
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800689e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	681a      	ldr	r2, [r3, #0]
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80068ae:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068ba:	2b40      	cmp	r3, #64	; 0x40
 80068bc:	d007      	beq.n	80068ce <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	681a      	ldr	r2, [r3, #0]
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80068cc:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	68db      	ldr	r3, [r3, #12]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d162      	bne.n	800699c <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80068d6:	e02e      	b.n	8006936 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	689b      	ldr	r3, [r3, #8]
 80068de:	f003 0301 	and.w	r3, r3, #1
 80068e2:	2b01      	cmp	r3, #1
 80068e4:	d115      	bne.n	8006912 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f103 020c 	add.w	r2, r3, #12
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068f2:	7812      	ldrb	r2, [r2, #0]
 80068f4:	b2d2      	uxtb	r2, r2
 80068f6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068fc:	1c5a      	adds	r2, r3, #1
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006906:	b29b      	uxth	r3, r3
 8006908:	3b01      	subs	r3, #1
 800690a:	b29a      	uxth	r2, r3
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006910:	e011      	b.n	8006936 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006912:	f7fe f897 	bl	8004a44 <HAL_GetTick>
 8006916:	4602      	mov	r2, r0
 8006918:	693b      	ldr	r3, [r7, #16]
 800691a:	1ad3      	subs	r3, r2, r3
 800691c:	683a      	ldr	r2, [r7, #0]
 800691e:	429a      	cmp	r2, r3
 8006920:	d803      	bhi.n	800692a <HAL_SPI_Receive+0x166>
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006928:	d102      	bne.n	8006930 <HAL_SPI_Receive+0x16c>
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d102      	bne.n	8006936 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8006930:	2303      	movs	r3, #3
 8006932:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006934:	e04a      	b.n	80069cc <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800693a:	b29b      	uxth	r3, r3
 800693c:	2b00      	cmp	r3, #0
 800693e:	d1cb      	bne.n	80068d8 <HAL_SPI_Receive+0x114>
 8006940:	e031      	b.n	80069a6 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	689b      	ldr	r3, [r3, #8]
 8006948:	f003 0301 	and.w	r3, r3, #1
 800694c:	2b01      	cmp	r3, #1
 800694e:	d113      	bne.n	8006978 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	68da      	ldr	r2, [r3, #12]
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800695a:	b292      	uxth	r2, r2
 800695c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006962:	1c9a      	adds	r2, r3, #2
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800696c:	b29b      	uxth	r3, r3
 800696e:	3b01      	subs	r3, #1
 8006970:	b29a      	uxth	r2, r3
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006976:	e011      	b.n	800699c <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006978:	f7fe f864 	bl	8004a44 <HAL_GetTick>
 800697c:	4602      	mov	r2, r0
 800697e:	693b      	ldr	r3, [r7, #16]
 8006980:	1ad3      	subs	r3, r2, r3
 8006982:	683a      	ldr	r2, [r7, #0]
 8006984:	429a      	cmp	r2, r3
 8006986:	d803      	bhi.n	8006990 <HAL_SPI_Receive+0x1cc>
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800698e:	d102      	bne.n	8006996 <HAL_SPI_Receive+0x1d2>
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d102      	bne.n	800699c <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8006996:	2303      	movs	r3, #3
 8006998:	75fb      	strb	r3, [r7, #23]
          goto error;
 800699a:	e017      	b.n	80069cc <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80069a0:	b29b      	uxth	r3, r3
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d1cd      	bne.n	8006942 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80069a6:	693a      	ldr	r2, [r7, #16]
 80069a8:	6839      	ldr	r1, [r7, #0]
 80069aa:	68f8      	ldr	r0, [r7, #12]
 80069ac:	f000 fa46 	bl	8006e3c <SPI_EndRxTransaction>
 80069b0:	4603      	mov	r3, r0
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d002      	beq.n	80069bc <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	2220      	movs	r2, #32
 80069ba:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d002      	beq.n	80069ca <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80069c4:	2301      	movs	r3, #1
 80069c6:	75fb      	strb	r3, [r7, #23]
 80069c8:	e000      	b.n	80069cc <HAL_SPI_Receive+0x208>
  }

error :
 80069ca:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	2201      	movs	r2, #1
 80069d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	2200      	movs	r2, #0
 80069d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80069dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80069de:	4618      	mov	r0, r3
 80069e0:	3718      	adds	r7, #24
 80069e2:	46bd      	mov	sp, r7
 80069e4:	bd80      	pop	{r7, pc}

080069e6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80069e6:	b580      	push	{r7, lr}
 80069e8:	b08c      	sub	sp, #48	; 0x30
 80069ea:	af00      	add	r7, sp, #0
 80069ec:	60f8      	str	r0, [r7, #12]
 80069ee:	60b9      	str	r1, [r7, #8]
 80069f0:	607a      	str	r2, [r7, #4]
 80069f2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80069f4:	2301      	movs	r3, #1
 80069f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80069f8:	2300      	movs	r3, #0
 80069fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006a04:	2b01      	cmp	r3, #1
 8006a06:	d101      	bne.n	8006a0c <HAL_SPI_TransmitReceive+0x26>
 8006a08:	2302      	movs	r3, #2
 8006a0a:	e18a      	b.n	8006d22 <HAL_SPI_TransmitReceive+0x33c>
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	2201      	movs	r2, #1
 8006a10:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006a14:	f7fe f816 	bl	8004a44 <HAL_GetTick>
 8006a18:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006a20:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	685b      	ldr	r3, [r3, #4]
 8006a28:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006a2a:	887b      	ldrh	r3, [r7, #2]
 8006a2c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006a2e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006a32:	2b01      	cmp	r3, #1
 8006a34:	d00f      	beq.n	8006a56 <HAL_SPI_TransmitReceive+0x70>
 8006a36:	69fb      	ldr	r3, [r7, #28]
 8006a38:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006a3c:	d107      	bne.n	8006a4e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	689b      	ldr	r3, [r3, #8]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d103      	bne.n	8006a4e <HAL_SPI_TransmitReceive+0x68>
 8006a46:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006a4a:	2b04      	cmp	r3, #4
 8006a4c:	d003      	beq.n	8006a56 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006a4e:	2302      	movs	r3, #2
 8006a50:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006a54:	e15b      	b.n	8006d0e <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006a56:	68bb      	ldr	r3, [r7, #8]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d005      	beq.n	8006a68 <HAL_SPI_TransmitReceive+0x82>
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d002      	beq.n	8006a68 <HAL_SPI_TransmitReceive+0x82>
 8006a62:	887b      	ldrh	r3, [r7, #2]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d103      	bne.n	8006a70 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006a68:	2301      	movs	r3, #1
 8006a6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006a6e:	e14e      	b.n	8006d0e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006a76:	b2db      	uxtb	r3, r3
 8006a78:	2b04      	cmp	r3, #4
 8006a7a:	d003      	beq.n	8006a84 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	2205      	movs	r2, #5
 8006a80:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	2200      	movs	r2, #0
 8006a88:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	687a      	ldr	r2, [r7, #4]
 8006a8e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	887a      	ldrh	r2, [r7, #2]
 8006a94:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	887a      	ldrh	r2, [r7, #2]
 8006a9a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	68ba      	ldr	r2, [r7, #8]
 8006aa0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	887a      	ldrh	r2, [r7, #2]
 8006aa6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	887a      	ldrh	r2, [r7, #2]
 8006aac:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ac4:	2b40      	cmp	r3, #64	; 0x40
 8006ac6:	d007      	beq.n	8006ad8 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	681a      	ldr	r2, [r3, #0]
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006ad6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	68db      	ldr	r3, [r3, #12]
 8006adc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006ae0:	d178      	bne.n	8006bd4 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	685b      	ldr	r3, [r3, #4]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d002      	beq.n	8006af0 <HAL_SPI_TransmitReceive+0x10a>
 8006aea:	8b7b      	ldrh	r3, [r7, #26]
 8006aec:	2b01      	cmp	r3, #1
 8006aee:	d166      	bne.n	8006bbe <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006af4:	881a      	ldrh	r2, [r3, #0]
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b00:	1c9a      	adds	r2, r3, #2
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b0a:	b29b      	uxth	r3, r3
 8006b0c:	3b01      	subs	r3, #1
 8006b0e:	b29a      	uxth	r2, r3
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b14:	e053      	b.n	8006bbe <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	689b      	ldr	r3, [r3, #8]
 8006b1c:	f003 0302 	and.w	r3, r3, #2
 8006b20:	2b02      	cmp	r3, #2
 8006b22:	d11b      	bne.n	8006b5c <HAL_SPI_TransmitReceive+0x176>
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b28:	b29b      	uxth	r3, r3
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d016      	beq.n	8006b5c <HAL_SPI_TransmitReceive+0x176>
 8006b2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b30:	2b01      	cmp	r3, #1
 8006b32:	d113      	bne.n	8006b5c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b38:	881a      	ldrh	r2, [r3, #0]
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b44:	1c9a      	adds	r2, r3, #2
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b4e:	b29b      	uxth	r3, r3
 8006b50:	3b01      	subs	r3, #1
 8006b52:	b29a      	uxth	r2, r3
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006b58:	2300      	movs	r3, #0
 8006b5a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	689b      	ldr	r3, [r3, #8]
 8006b62:	f003 0301 	and.w	r3, r3, #1
 8006b66:	2b01      	cmp	r3, #1
 8006b68:	d119      	bne.n	8006b9e <HAL_SPI_TransmitReceive+0x1b8>
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b6e:	b29b      	uxth	r3, r3
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d014      	beq.n	8006b9e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	68da      	ldr	r2, [r3, #12]
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b7e:	b292      	uxth	r2, r2
 8006b80:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b86:	1c9a      	adds	r2, r3, #2
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b90:	b29b      	uxth	r3, r3
 8006b92:	3b01      	subs	r3, #1
 8006b94:	b29a      	uxth	r2, r3
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006b9e:	f7fd ff51 	bl	8004a44 <HAL_GetTick>
 8006ba2:	4602      	mov	r2, r0
 8006ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ba6:	1ad3      	subs	r3, r2, r3
 8006ba8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006baa:	429a      	cmp	r2, r3
 8006bac:	d807      	bhi.n	8006bbe <HAL_SPI_TransmitReceive+0x1d8>
 8006bae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bb0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006bb4:	d003      	beq.n	8006bbe <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8006bb6:	2303      	movs	r3, #3
 8006bb8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006bbc:	e0a7      	b.n	8006d0e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006bc2:	b29b      	uxth	r3, r3
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d1a6      	bne.n	8006b16 <HAL_SPI_TransmitReceive+0x130>
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006bcc:	b29b      	uxth	r3, r3
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d1a1      	bne.n	8006b16 <HAL_SPI_TransmitReceive+0x130>
 8006bd2:	e07c      	b.n	8006cce <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	685b      	ldr	r3, [r3, #4]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d002      	beq.n	8006be2 <HAL_SPI_TransmitReceive+0x1fc>
 8006bdc:	8b7b      	ldrh	r3, [r7, #26]
 8006bde:	2b01      	cmp	r3, #1
 8006be0:	d16b      	bne.n	8006cba <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	330c      	adds	r3, #12
 8006bec:	7812      	ldrb	r2, [r2, #0]
 8006bee:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bf4:	1c5a      	adds	r2, r3, #1
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006bfe:	b29b      	uxth	r3, r3
 8006c00:	3b01      	subs	r3, #1
 8006c02:	b29a      	uxth	r2, r3
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006c08:	e057      	b.n	8006cba <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	689b      	ldr	r3, [r3, #8]
 8006c10:	f003 0302 	and.w	r3, r3, #2
 8006c14:	2b02      	cmp	r3, #2
 8006c16:	d11c      	bne.n	8006c52 <HAL_SPI_TransmitReceive+0x26c>
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c1c:	b29b      	uxth	r3, r3
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d017      	beq.n	8006c52 <HAL_SPI_TransmitReceive+0x26c>
 8006c22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c24:	2b01      	cmp	r3, #1
 8006c26:	d114      	bne.n	8006c52 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	330c      	adds	r3, #12
 8006c32:	7812      	ldrb	r2, [r2, #0]
 8006c34:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c3a:	1c5a      	adds	r2, r3, #1
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c44:	b29b      	uxth	r3, r3
 8006c46:	3b01      	subs	r3, #1
 8006c48:	b29a      	uxth	r2, r3
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006c4e:	2300      	movs	r3, #0
 8006c50:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	689b      	ldr	r3, [r3, #8]
 8006c58:	f003 0301 	and.w	r3, r3, #1
 8006c5c:	2b01      	cmp	r3, #1
 8006c5e:	d119      	bne.n	8006c94 <HAL_SPI_TransmitReceive+0x2ae>
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c64:	b29b      	uxth	r3, r3
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d014      	beq.n	8006c94 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	68da      	ldr	r2, [r3, #12]
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c74:	b2d2      	uxtb	r2, r2
 8006c76:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c7c:	1c5a      	adds	r2, r3, #1
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c86:	b29b      	uxth	r3, r3
 8006c88:	3b01      	subs	r3, #1
 8006c8a:	b29a      	uxth	r2, r3
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006c90:	2301      	movs	r3, #1
 8006c92:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006c94:	f7fd fed6 	bl	8004a44 <HAL_GetTick>
 8006c98:	4602      	mov	r2, r0
 8006c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c9c:	1ad3      	subs	r3, r2, r3
 8006c9e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006ca0:	429a      	cmp	r2, r3
 8006ca2:	d803      	bhi.n	8006cac <HAL_SPI_TransmitReceive+0x2c6>
 8006ca4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ca6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006caa:	d102      	bne.n	8006cb2 <HAL_SPI_TransmitReceive+0x2cc>
 8006cac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d103      	bne.n	8006cba <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006cb2:	2303      	movs	r3, #3
 8006cb4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006cb8:	e029      	b.n	8006d0e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006cbe:	b29b      	uxth	r3, r3
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d1a2      	bne.n	8006c0a <HAL_SPI_TransmitReceive+0x224>
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006cc8:	b29b      	uxth	r3, r3
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d19d      	bne.n	8006c0a <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006cce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006cd0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006cd2:	68f8      	ldr	r0, [r7, #12]
 8006cd4:	f000 f904 	bl	8006ee0 <SPI_EndRxTxTransaction>
 8006cd8:	4603      	mov	r3, r0
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d006      	beq.n	8006cec <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006cde:	2301      	movs	r3, #1
 8006ce0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	2220      	movs	r2, #32
 8006ce8:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006cea:	e010      	b.n	8006d0e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	689b      	ldr	r3, [r3, #8]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d10b      	bne.n	8006d0c <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	617b      	str	r3, [r7, #20]
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	68db      	ldr	r3, [r3, #12]
 8006cfe:	617b      	str	r3, [r7, #20]
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	689b      	ldr	r3, [r3, #8]
 8006d06:	617b      	str	r3, [r7, #20]
 8006d08:	697b      	ldr	r3, [r7, #20]
 8006d0a:	e000      	b.n	8006d0e <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006d0c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	2201      	movs	r2, #1
 8006d12:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	2200      	movs	r2, #0
 8006d1a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006d1e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006d22:	4618      	mov	r0, r3
 8006d24:	3730      	adds	r7, #48	; 0x30
 8006d26:	46bd      	mov	sp, r7
 8006d28:	bd80      	pop	{r7, pc}
	...

08006d2c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b088      	sub	sp, #32
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	60f8      	str	r0, [r7, #12]
 8006d34:	60b9      	str	r1, [r7, #8]
 8006d36:	603b      	str	r3, [r7, #0]
 8006d38:	4613      	mov	r3, r2
 8006d3a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006d3c:	f7fd fe82 	bl	8004a44 <HAL_GetTick>
 8006d40:	4602      	mov	r2, r0
 8006d42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d44:	1a9b      	subs	r3, r3, r2
 8006d46:	683a      	ldr	r2, [r7, #0]
 8006d48:	4413      	add	r3, r2
 8006d4a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006d4c:	f7fd fe7a 	bl	8004a44 <HAL_GetTick>
 8006d50:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006d52:	4b39      	ldr	r3, [pc, #228]	; (8006e38 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	015b      	lsls	r3, r3, #5
 8006d58:	0d1b      	lsrs	r3, r3, #20
 8006d5a:	69fa      	ldr	r2, [r7, #28]
 8006d5c:	fb02 f303 	mul.w	r3, r2, r3
 8006d60:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006d62:	e054      	b.n	8006e0e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006d64:	683b      	ldr	r3, [r7, #0]
 8006d66:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006d6a:	d050      	beq.n	8006e0e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006d6c:	f7fd fe6a 	bl	8004a44 <HAL_GetTick>
 8006d70:	4602      	mov	r2, r0
 8006d72:	69bb      	ldr	r3, [r7, #24]
 8006d74:	1ad3      	subs	r3, r2, r3
 8006d76:	69fa      	ldr	r2, [r7, #28]
 8006d78:	429a      	cmp	r2, r3
 8006d7a:	d902      	bls.n	8006d82 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006d7c:	69fb      	ldr	r3, [r7, #28]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d13d      	bne.n	8006dfe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	685a      	ldr	r2, [r3, #4]
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006d90:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	685b      	ldr	r3, [r3, #4]
 8006d96:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006d9a:	d111      	bne.n	8006dc0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	689b      	ldr	r3, [r3, #8]
 8006da0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006da4:	d004      	beq.n	8006db0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	689b      	ldr	r3, [r3, #8]
 8006daa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006dae:	d107      	bne.n	8006dc0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	681a      	ldr	r2, [r3, #0]
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006dbe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dc4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006dc8:	d10f      	bne.n	8006dea <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	681a      	ldr	r2, [r3, #0]
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006dd8:	601a      	str	r2, [r3, #0]
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	681a      	ldr	r2, [r3, #0]
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006de8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	2201      	movs	r2, #1
 8006dee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	2200      	movs	r2, #0
 8006df6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006dfa:	2303      	movs	r3, #3
 8006dfc:	e017      	b.n	8006e2e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006dfe:	697b      	ldr	r3, [r7, #20]
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d101      	bne.n	8006e08 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006e04:	2300      	movs	r3, #0
 8006e06:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006e08:	697b      	ldr	r3, [r7, #20]
 8006e0a:	3b01      	subs	r3, #1
 8006e0c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	689a      	ldr	r2, [r3, #8]
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	4013      	ands	r3, r2
 8006e18:	68ba      	ldr	r2, [r7, #8]
 8006e1a:	429a      	cmp	r2, r3
 8006e1c:	bf0c      	ite	eq
 8006e1e:	2301      	moveq	r3, #1
 8006e20:	2300      	movne	r3, #0
 8006e22:	b2db      	uxtb	r3, r3
 8006e24:	461a      	mov	r2, r3
 8006e26:	79fb      	ldrb	r3, [r7, #7]
 8006e28:	429a      	cmp	r2, r3
 8006e2a:	d19b      	bne.n	8006d64 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006e2c:	2300      	movs	r3, #0
}
 8006e2e:	4618      	mov	r0, r3
 8006e30:	3720      	adds	r7, #32
 8006e32:	46bd      	mov	sp, r7
 8006e34:	bd80      	pop	{r7, pc}
 8006e36:	bf00      	nop
 8006e38:	2000002c 	.word	0x2000002c

08006e3c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b086      	sub	sp, #24
 8006e40:	af02      	add	r7, sp, #8
 8006e42:	60f8      	str	r0, [r7, #12]
 8006e44:	60b9      	str	r1, [r7, #8]
 8006e46:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	685b      	ldr	r3, [r3, #4]
 8006e4c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006e50:	d111      	bne.n	8006e76 <SPI_EndRxTransaction+0x3a>
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	689b      	ldr	r3, [r3, #8]
 8006e56:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006e5a:	d004      	beq.n	8006e66 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	689b      	ldr	r3, [r3, #8]
 8006e60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e64:	d107      	bne.n	8006e76 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	681a      	ldr	r2, [r3, #0]
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e74:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	685b      	ldr	r3, [r3, #4]
 8006e7a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006e7e:	d117      	bne.n	8006eb0 <SPI_EndRxTransaction+0x74>
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	689b      	ldr	r3, [r3, #8]
 8006e84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e88:	d112      	bne.n	8006eb0 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	9300      	str	r3, [sp, #0]
 8006e8e:	68bb      	ldr	r3, [r7, #8]
 8006e90:	2200      	movs	r2, #0
 8006e92:	2101      	movs	r1, #1
 8006e94:	68f8      	ldr	r0, [r7, #12]
 8006e96:	f7ff ff49 	bl	8006d2c <SPI_WaitFlagStateUntilTimeout>
 8006e9a:	4603      	mov	r3, r0
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d01a      	beq.n	8006ed6 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ea4:	f043 0220 	orr.w	r2, r3, #32
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006eac:	2303      	movs	r3, #3
 8006eae:	e013      	b.n	8006ed8 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	9300      	str	r3, [sp, #0]
 8006eb4:	68bb      	ldr	r3, [r7, #8]
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	2180      	movs	r1, #128	; 0x80
 8006eba:	68f8      	ldr	r0, [r7, #12]
 8006ebc:	f7ff ff36 	bl	8006d2c <SPI_WaitFlagStateUntilTimeout>
 8006ec0:	4603      	mov	r3, r0
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d007      	beq.n	8006ed6 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006eca:	f043 0220 	orr.w	r2, r3, #32
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006ed2:	2303      	movs	r3, #3
 8006ed4:	e000      	b.n	8006ed8 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8006ed6:	2300      	movs	r3, #0
}
 8006ed8:	4618      	mov	r0, r3
 8006eda:	3710      	adds	r7, #16
 8006edc:	46bd      	mov	sp, r7
 8006ede:	bd80      	pop	{r7, pc}

08006ee0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006ee0:	b580      	push	{r7, lr}
 8006ee2:	b086      	sub	sp, #24
 8006ee4:	af02      	add	r7, sp, #8
 8006ee6:	60f8      	str	r0, [r7, #12]
 8006ee8:	60b9      	str	r1, [r7, #8]
 8006eea:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	9300      	str	r3, [sp, #0]
 8006ef0:	68bb      	ldr	r3, [r7, #8]
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	2180      	movs	r1, #128	; 0x80
 8006ef6:	68f8      	ldr	r0, [r7, #12]
 8006ef8:	f7ff ff18 	bl	8006d2c <SPI_WaitFlagStateUntilTimeout>
 8006efc:	4603      	mov	r3, r0
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d007      	beq.n	8006f12 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f06:	f043 0220 	orr.w	r2, r3, #32
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8006f0e:	2303      	movs	r3, #3
 8006f10:	e000      	b.n	8006f14 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8006f12:	2300      	movs	r3, #0
}
 8006f14:	4618      	mov	r0, r3
 8006f16:	3710      	adds	r7, #16
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	bd80      	pop	{r7, pc}

08006f1c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b082      	sub	sp, #8
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d101      	bne.n	8006f2e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	e041      	b.n	8006fb2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f34:	b2db      	uxtb	r3, r3
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d106      	bne.n	8006f48 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006f42:	6878      	ldr	r0, [r7, #4]
 8006f44:	f7fb ff4e 	bl	8002de4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2202      	movs	r2, #2
 8006f4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681a      	ldr	r2, [r3, #0]
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	3304      	adds	r3, #4
 8006f58:	4619      	mov	r1, r3
 8006f5a:	4610      	mov	r0, r2
 8006f5c:	f000 faa8 	bl	80074b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2201      	movs	r2, #1
 8006f64:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2201      	movs	r2, #1
 8006f6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2201      	movs	r2, #1
 8006f74:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2201      	movs	r2, #1
 8006f7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2201      	movs	r2, #1
 8006f84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	2201      	movs	r2, #1
 8006f8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2201      	movs	r2, #1
 8006f94:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2201      	movs	r2, #1
 8006f9c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2201      	movs	r2, #1
 8006fa4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2201      	movs	r2, #1
 8006fac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006fb0:	2300      	movs	r3, #0
}
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	3708      	adds	r7, #8
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	bd80      	pop	{r7, pc}
	...

08006fbc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	b085      	sub	sp, #20
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fca:	b2db      	uxtb	r3, r3
 8006fcc:	2b01      	cmp	r3, #1
 8006fce:	d001      	beq.n	8006fd4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006fd0:	2301      	movs	r3, #1
 8006fd2:	e03a      	b.n	800704a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2202      	movs	r2, #2
 8006fd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	68da      	ldr	r2, [r3, #12]
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f042 0201 	orr.w	r2, r2, #1
 8006fea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	4a18      	ldr	r2, [pc, #96]	; (8007054 <HAL_TIM_Base_Start_IT+0x98>)
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	d00e      	beq.n	8007014 <HAL_TIM_Base_Start_IT+0x58>
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ffe:	d009      	beq.n	8007014 <HAL_TIM_Base_Start_IT+0x58>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	4a14      	ldr	r2, [pc, #80]	; (8007058 <HAL_TIM_Base_Start_IT+0x9c>)
 8007006:	4293      	cmp	r3, r2
 8007008:	d004      	beq.n	8007014 <HAL_TIM_Base_Start_IT+0x58>
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	4a13      	ldr	r2, [pc, #76]	; (800705c <HAL_TIM_Base_Start_IT+0xa0>)
 8007010:	4293      	cmp	r3, r2
 8007012:	d111      	bne.n	8007038 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	689b      	ldr	r3, [r3, #8]
 800701a:	f003 0307 	and.w	r3, r3, #7
 800701e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	2b06      	cmp	r3, #6
 8007024:	d010      	beq.n	8007048 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	681a      	ldr	r2, [r3, #0]
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f042 0201 	orr.w	r2, r2, #1
 8007034:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007036:	e007      	b.n	8007048 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	681a      	ldr	r2, [r3, #0]
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f042 0201 	orr.w	r2, r2, #1
 8007046:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007048:	2300      	movs	r3, #0
}
 800704a:	4618      	mov	r0, r3
 800704c:	3714      	adds	r7, #20
 800704e:	46bd      	mov	sp, r7
 8007050:	bc80      	pop	{r7}
 8007052:	4770      	bx	lr
 8007054:	40012c00 	.word	0x40012c00
 8007058:	40000400 	.word	0x40000400
 800705c:	40000800 	.word	0x40000800

08007060 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007060:	b480      	push	{r7}
 8007062:	b083      	sub	sp, #12
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	68da      	ldr	r2, [r3, #12]
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f022 0201 	bic.w	r2, r2, #1
 8007076:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	6a1a      	ldr	r2, [r3, #32]
 800707e:	f241 1311 	movw	r3, #4369	; 0x1111
 8007082:	4013      	ands	r3, r2
 8007084:	2b00      	cmp	r3, #0
 8007086:	d10f      	bne.n	80070a8 <HAL_TIM_Base_Stop_IT+0x48>
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	6a1a      	ldr	r2, [r3, #32]
 800708e:	f240 4344 	movw	r3, #1092	; 0x444
 8007092:	4013      	ands	r3, r2
 8007094:	2b00      	cmp	r3, #0
 8007096:	d107      	bne.n	80070a8 <HAL_TIM_Base_Stop_IT+0x48>
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	681a      	ldr	r2, [r3, #0]
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f022 0201 	bic.w	r2, r2, #1
 80070a6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2201      	movs	r2, #1
 80070ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80070b0:	2300      	movs	r3, #0
}
 80070b2:	4618      	mov	r0, r3
 80070b4:	370c      	adds	r7, #12
 80070b6:	46bd      	mov	sp, r7
 80070b8:	bc80      	pop	{r7}
 80070ba:	4770      	bx	lr

080070bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80070bc:	b580      	push	{r7, lr}
 80070be:	b082      	sub	sp, #8
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	691b      	ldr	r3, [r3, #16]
 80070ca:	f003 0302 	and.w	r3, r3, #2
 80070ce:	2b02      	cmp	r3, #2
 80070d0:	d122      	bne.n	8007118 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	68db      	ldr	r3, [r3, #12]
 80070d8:	f003 0302 	and.w	r3, r3, #2
 80070dc:	2b02      	cmp	r3, #2
 80070de:	d11b      	bne.n	8007118 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f06f 0202 	mvn.w	r2, #2
 80070e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2201      	movs	r2, #1
 80070ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	699b      	ldr	r3, [r3, #24]
 80070f6:	f003 0303 	and.w	r3, r3, #3
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d003      	beq.n	8007106 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80070fe:	6878      	ldr	r0, [r7, #4]
 8007100:	f000 f9ba 	bl	8007478 <HAL_TIM_IC_CaptureCallback>
 8007104:	e005      	b.n	8007112 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007106:	6878      	ldr	r0, [r7, #4]
 8007108:	f000 f9ad 	bl	8007466 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800710c:	6878      	ldr	r0, [r7, #4]
 800710e:	f000 f9bc 	bl	800748a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	2200      	movs	r2, #0
 8007116:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	691b      	ldr	r3, [r3, #16]
 800711e:	f003 0304 	and.w	r3, r3, #4
 8007122:	2b04      	cmp	r3, #4
 8007124:	d122      	bne.n	800716c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	68db      	ldr	r3, [r3, #12]
 800712c:	f003 0304 	and.w	r3, r3, #4
 8007130:	2b04      	cmp	r3, #4
 8007132:	d11b      	bne.n	800716c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f06f 0204 	mvn.w	r2, #4
 800713c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	2202      	movs	r2, #2
 8007142:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	699b      	ldr	r3, [r3, #24]
 800714a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800714e:	2b00      	cmp	r3, #0
 8007150:	d003      	beq.n	800715a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007152:	6878      	ldr	r0, [r7, #4]
 8007154:	f000 f990 	bl	8007478 <HAL_TIM_IC_CaptureCallback>
 8007158:	e005      	b.n	8007166 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800715a:	6878      	ldr	r0, [r7, #4]
 800715c:	f000 f983 	bl	8007466 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007160:	6878      	ldr	r0, [r7, #4]
 8007162:	f000 f992 	bl	800748a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	2200      	movs	r2, #0
 800716a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	691b      	ldr	r3, [r3, #16]
 8007172:	f003 0308 	and.w	r3, r3, #8
 8007176:	2b08      	cmp	r3, #8
 8007178:	d122      	bne.n	80071c0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	68db      	ldr	r3, [r3, #12]
 8007180:	f003 0308 	and.w	r3, r3, #8
 8007184:	2b08      	cmp	r3, #8
 8007186:	d11b      	bne.n	80071c0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	f06f 0208 	mvn.w	r2, #8
 8007190:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	2204      	movs	r2, #4
 8007196:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	69db      	ldr	r3, [r3, #28]
 800719e:	f003 0303 	and.w	r3, r3, #3
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d003      	beq.n	80071ae <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071a6:	6878      	ldr	r0, [r7, #4]
 80071a8:	f000 f966 	bl	8007478 <HAL_TIM_IC_CaptureCallback>
 80071ac:	e005      	b.n	80071ba <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071ae:	6878      	ldr	r0, [r7, #4]
 80071b0:	f000 f959 	bl	8007466 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071b4:	6878      	ldr	r0, [r7, #4]
 80071b6:	f000 f968 	bl	800748a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2200      	movs	r2, #0
 80071be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	691b      	ldr	r3, [r3, #16]
 80071c6:	f003 0310 	and.w	r3, r3, #16
 80071ca:	2b10      	cmp	r3, #16
 80071cc:	d122      	bne.n	8007214 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	68db      	ldr	r3, [r3, #12]
 80071d4:	f003 0310 	and.w	r3, r3, #16
 80071d8:	2b10      	cmp	r3, #16
 80071da:	d11b      	bne.n	8007214 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f06f 0210 	mvn.w	r2, #16
 80071e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2208      	movs	r2, #8
 80071ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	69db      	ldr	r3, [r3, #28]
 80071f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d003      	beq.n	8007202 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071fa:	6878      	ldr	r0, [r7, #4]
 80071fc:	f000 f93c 	bl	8007478 <HAL_TIM_IC_CaptureCallback>
 8007200:	e005      	b.n	800720e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007202:	6878      	ldr	r0, [r7, #4]
 8007204:	f000 f92f 	bl	8007466 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007208:	6878      	ldr	r0, [r7, #4]
 800720a:	f000 f93e 	bl	800748a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2200      	movs	r2, #0
 8007212:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	691b      	ldr	r3, [r3, #16]
 800721a:	f003 0301 	and.w	r3, r3, #1
 800721e:	2b01      	cmp	r3, #1
 8007220:	d10e      	bne.n	8007240 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	68db      	ldr	r3, [r3, #12]
 8007228:	f003 0301 	and.w	r3, r3, #1
 800722c:	2b01      	cmp	r3, #1
 800722e:	d107      	bne.n	8007240 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f06f 0201 	mvn.w	r2, #1
 8007238:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800723a:	6878      	ldr	r0, [r7, #4]
 800723c:	f000 f90a 	bl	8007454 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	691b      	ldr	r3, [r3, #16]
 8007246:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800724a:	2b80      	cmp	r3, #128	; 0x80
 800724c:	d10e      	bne.n	800726c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	68db      	ldr	r3, [r3, #12]
 8007254:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007258:	2b80      	cmp	r3, #128	; 0x80
 800725a:	d107      	bne.n	800726c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007264:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007266:	6878      	ldr	r0, [r7, #4]
 8007268:	f000 fa81 	bl	800776e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	691b      	ldr	r3, [r3, #16]
 8007272:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007276:	2b40      	cmp	r3, #64	; 0x40
 8007278:	d10e      	bne.n	8007298 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	68db      	ldr	r3, [r3, #12]
 8007280:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007284:	2b40      	cmp	r3, #64	; 0x40
 8007286:	d107      	bne.n	8007298 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007290:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007292:	6878      	ldr	r0, [r7, #4]
 8007294:	f000 f902 	bl	800749c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	691b      	ldr	r3, [r3, #16]
 800729e:	f003 0320 	and.w	r3, r3, #32
 80072a2:	2b20      	cmp	r3, #32
 80072a4:	d10e      	bne.n	80072c4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	68db      	ldr	r3, [r3, #12]
 80072ac:	f003 0320 	and.w	r3, r3, #32
 80072b0:	2b20      	cmp	r3, #32
 80072b2:	d107      	bne.n	80072c4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f06f 0220 	mvn.w	r2, #32
 80072bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80072be:	6878      	ldr	r0, [r7, #4]
 80072c0:	f000 fa4c 	bl	800775c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80072c4:	bf00      	nop
 80072c6:	3708      	adds	r7, #8
 80072c8:	46bd      	mov	sp, r7
 80072ca:	bd80      	pop	{r7, pc}

080072cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80072cc:	b580      	push	{r7, lr}
 80072ce:	b084      	sub	sp, #16
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	6078      	str	r0, [r7, #4]
 80072d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80072dc:	2b01      	cmp	r3, #1
 80072de:	d101      	bne.n	80072e4 <HAL_TIM_ConfigClockSource+0x18>
 80072e0:	2302      	movs	r3, #2
 80072e2:	e0b3      	b.n	800744c <HAL_TIM_ConfigClockSource+0x180>
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2201      	movs	r2, #1
 80072e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2202      	movs	r2, #2
 80072f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	689b      	ldr	r3, [r3, #8]
 80072fa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007302:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800730a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	68fa      	ldr	r2, [r7, #12]
 8007312:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800731c:	d03e      	beq.n	800739c <HAL_TIM_ConfigClockSource+0xd0>
 800731e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007322:	f200 8087 	bhi.w	8007434 <HAL_TIM_ConfigClockSource+0x168>
 8007326:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800732a:	f000 8085 	beq.w	8007438 <HAL_TIM_ConfigClockSource+0x16c>
 800732e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007332:	d87f      	bhi.n	8007434 <HAL_TIM_ConfigClockSource+0x168>
 8007334:	2b70      	cmp	r3, #112	; 0x70
 8007336:	d01a      	beq.n	800736e <HAL_TIM_ConfigClockSource+0xa2>
 8007338:	2b70      	cmp	r3, #112	; 0x70
 800733a:	d87b      	bhi.n	8007434 <HAL_TIM_ConfigClockSource+0x168>
 800733c:	2b60      	cmp	r3, #96	; 0x60
 800733e:	d050      	beq.n	80073e2 <HAL_TIM_ConfigClockSource+0x116>
 8007340:	2b60      	cmp	r3, #96	; 0x60
 8007342:	d877      	bhi.n	8007434 <HAL_TIM_ConfigClockSource+0x168>
 8007344:	2b50      	cmp	r3, #80	; 0x50
 8007346:	d03c      	beq.n	80073c2 <HAL_TIM_ConfigClockSource+0xf6>
 8007348:	2b50      	cmp	r3, #80	; 0x50
 800734a:	d873      	bhi.n	8007434 <HAL_TIM_ConfigClockSource+0x168>
 800734c:	2b40      	cmp	r3, #64	; 0x40
 800734e:	d058      	beq.n	8007402 <HAL_TIM_ConfigClockSource+0x136>
 8007350:	2b40      	cmp	r3, #64	; 0x40
 8007352:	d86f      	bhi.n	8007434 <HAL_TIM_ConfigClockSource+0x168>
 8007354:	2b30      	cmp	r3, #48	; 0x30
 8007356:	d064      	beq.n	8007422 <HAL_TIM_ConfigClockSource+0x156>
 8007358:	2b30      	cmp	r3, #48	; 0x30
 800735a:	d86b      	bhi.n	8007434 <HAL_TIM_ConfigClockSource+0x168>
 800735c:	2b20      	cmp	r3, #32
 800735e:	d060      	beq.n	8007422 <HAL_TIM_ConfigClockSource+0x156>
 8007360:	2b20      	cmp	r3, #32
 8007362:	d867      	bhi.n	8007434 <HAL_TIM_ConfigClockSource+0x168>
 8007364:	2b00      	cmp	r3, #0
 8007366:	d05c      	beq.n	8007422 <HAL_TIM_ConfigClockSource+0x156>
 8007368:	2b10      	cmp	r3, #16
 800736a:	d05a      	beq.n	8007422 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800736c:	e062      	b.n	8007434 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	6818      	ldr	r0, [r3, #0]
 8007372:	683b      	ldr	r3, [r7, #0]
 8007374:	6899      	ldr	r1, [r3, #8]
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	685a      	ldr	r2, [r3, #4]
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	68db      	ldr	r3, [r3, #12]
 800737e:	f000 f970 	bl	8007662 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	689b      	ldr	r3, [r3, #8]
 8007388:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007390:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	68fa      	ldr	r2, [r7, #12]
 8007398:	609a      	str	r2, [r3, #8]
      break;
 800739a:	e04e      	b.n	800743a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	6818      	ldr	r0, [r3, #0]
 80073a0:	683b      	ldr	r3, [r7, #0]
 80073a2:	6899      	ldr	r1, [r3, #8]
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	685a      	ldr	r2, [r3, #4]
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	68db      	ldr	r3, [r3, #12]
 80073ac:	f000 f959 	bl	8007662 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	689a      	ldr	r2, [r3, #8]
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80073be:	609a      	str	r2, [r3, #8]
      break;
 80073c0:	e03b      	b.n	800743a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6818      	ldr	r0, [r3, #0]
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	6859      	ldr	r1, [r3, #4]
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	68db      	ldr	r3, [r3, #12]
 80073ce:	461a      	mov	r2, r3
 80073d0:	f000 f8d0 	bl	8007574 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	2150      	movs	r1, #80	; 0x50
 80073da:	4618      	mov	r0, r3
 80073dc:	f000 f927 	bl	800762e <TIM_ITRx_SetConfig>
      break;
 80073e0:	e02b      	b.n	800743a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	6818      	ldr	r0, [r3, #0]
 80073e6:	683b      	ldr	r3, [r7, #0]
 80073e8:	6859      	ldr	r1, [r3, #4]
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	68db      	ldr	r3, [r3, #12]
 80073ee:	461a      	mov	r2, r3
 80073f0:	f000 f8ee 	bl	80075d0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	2160      	movs	r1, #96	; 0x60
 80073fa:	4618      	mov	r0, r3
 80073fc:	f000 f917 	bl	800762e <TIM_ITRx_SetConfig>
      break;
 8007400:	e01b      	b.n	800743a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	6818      	ldr	r0, [r3, #0]
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	6859      	ldr	r1, [r3, #4]
 800740a:	683b      	ldr	r3, [r7, #0]
 800740c:	68db      	ldr	r3, [r3, #12]
 800740e:	461a      	mov	r2, r3
 8007410:	f000 f8b0 	bl	8007574 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	2140      	movs	r1, #64	; 0x40
 800741a:	4618      	mov	r0, r3
 800741c:	f000 f907 	bl	800762e <TIM_ITRx_SetConfig>
      break;
 8007420:	e00b      	b.n	800743a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681a      	ldr	r2, [r3, #0]
 8007426:	683b      	ldr	r3, [r7, #0]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	4619      	mov	r1, r3
 800742c:	4610      	mov	r0, r2
 800742e:	f000 f8fe 	bl	800762e <TIM_ITRx_SetConfig>
        break;
 8007432:	e002      	b.n	800743a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007434:	bf00      	nop
 8007436:	e000      	b.n	800743a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007438:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2201      	movs	r2, #1
 800743e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2200      	movs	r2, #0
 8007446:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800744a:	2300      	movs	r3, #0
}
 800744c:	4618      	mov	r0, r3
 800744e:	3710      	adds	r7, #16
 8007450:	46bd      	mov	sp, r7
 8007452:	bd80      	pop	{r7, pc}

08007454 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007454:	b480      	push	{r7}
 8007456:	b083      	sub	sp, #12
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800745c:	bf00      	nop
 800745e:	370c      	adds	r7, #12
 8007460:	46bd      	mov	sp, r7
 8007462:	bc80      	pop	{r7}
 8007464:	4770      	bx	lr

08007466 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007466:	b480      	push	{r7}
 8007468:	b083      	sub	sp, #12
 800746a:	af00      	add	r7, sp, #0
 800746c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800746e:	bf00      	nop
 8007470:	370c      	adds	r7, #12
 8007472:	46bd      	mov	sp, r7
 8007474:	bc80      	pop	{r7}
 8007476:	4770      	bx	lr

08007478 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007478:	b480      	push	{r7}
 800747a:	b083      	sub	sp, #12
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007480:	bf00      	nop
 8007482:	370c      	adds	r7, #12
 8007484:	46bd      	mov	sp, r7
 8007486:	bc80      	pop	{r7}
 8007488:	4770      	bx	lr

0800748a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800748a:	b480      	push	{r7}
 800748c:	b083      	sub	sp, #12
 800748e:	af00      	add	r7, sp, #0
 8007490:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007492:	bf00      	nop
 8007494:	370c      	adds	r7, #12
 8007496:	46bd      	mov	sp, r7
 8007498:	bc80      	pop	{r7}
 800749a:	4770      	bx	lr

0800749c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800749c:	b480      	push	{r7}
 800749e:	b083      	sub	sp, #12
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80074a4:	bf00      	nop
 80074a6:	370c      	adds	r7, #12
 80074a8:	46bd      	mov	sp, r7
 80074aa:	bc80      	pop	{r7}
 80074ac:	4770      	bx	lr
	...

080074b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80074b0:	b480      	push	{r7}
 80074b2:	b085      	sub	sp, #20
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
 80074b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	4a29      	ldr	r2, [pc, #164]	; (8007568 <TIM_Base_SetConfig+0xb8>)
 80074c4:	4293      	cmp	r3, r2
 80074c6:	d00b      	beq.n	80074e0 <TIM_Base_SetConfig+0x30>
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80074ce:	d007      	beq.n	80074e0 <TIM_Base_SetConfig+0x30>
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	4a26      	ldr	r2, [pc, #152]	; (800756c <TIM_Base_SetConfig+0xbc>)
 80074d4:	4293      	cmp	r3, r2
 80074d6:	d003      	beq.n	80074e0 <TIM_Base_SetConfig+0x30>
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	4a25      	ldr	r2, [pc, #148]	; (8007570 <TIM_Base_SetConfig+0xc0>)
 80074dc:	4293      	cmp	r3, r2
 80074de:	d108      	bne.n	80074f2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80074e8:	683b      	ldr	r3, [r7, #0]
 80074ea:	685b      	ldr	r3, [r3, #4]
 80074ec:	68fa      	ldr	r2, [r7, #12]
 80074ee:	4313      	orrs	r3, r2
 80074f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	4a1c      	ldr	r2, [pc, #112]	; (8007568 <TIM_Base_SetConfig+0xb8>)
 80074f6:	4293      	cmp	r3, r2
 80074f8:	d00b      	beq.n	8007512 <TIM_Base_SetConfig+0x62>
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007500:	d007      	beq.n	8007512 <TIM_Base_SetConfig+0x62>
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	4a19      	ldr	r2, [pc, #100]	; (800756c <TIM_Base_SetConfig+0xbc>)
 8007506:	4293      	cmp	r3, r2
 8007508:	d003      	beq.n	8007512 <TIM_Base_SetConfig+0x62>
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	4a18      	ldr	r2, [pc, #96]	; (8007570 <TIM_Base_SetConfig+0xc0>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d108      	bne.n	8007524 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007518:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	68db      	ldr	r3, [r3, #12]
 800751e:	68fa      	ldr	r2, [r7, #12]
 8007520:	4313      	orrs	r3, r2
 8007522:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800752a:	683b      	ldr	r3, [r7, #0]
 800752c:	695b      	ldr	r3, [r3, #20]
 800752e:	4313      	orrs	r3, r2
 8007530:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	68fa      	ldr	r2, [r7, #12]
 8007536:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007538:	683b      	ldr	r3, [r7, #0]
 800753a:	689a      	ldr	r2, [r3, #8]
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	681a      	ldr	r2, [r3, #0]
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	4a07      	ldr	r2, [pc, #28]	; (8007568 <TIM_Base_SetConfig+0xb8>)
 800754c:	4293      	cmp	r3, r2
 800754e:	d103      	bne.n	8007558 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	691a      	ldr	r2, [r3, #16]
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2201      	movs	r2, #1
 800755c:	615a      	str	r2, [r3, #20]
}
 800755e:	bf00      	nop
 8007560:	3714      	adds	r7, #20
 8007562:	46bd      	mov	sp, r7
 8007564:	bc80      	pop	{r7}
 8007566:	4770      	bx	lr
 8007568:	40012c00 	.word	0x40012c00
 800756c:	40000400 	.word	0x40000400
 8007570:	40000800 	.word	0x40000800

08007574 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007574:	b480      	push	{r7}
 8007576:	b087      	sub	sp, #28
 8007578:	af00      	add	r7, sp, #0
 800757a:	60f8      	str	r0, [r7, #12]
 800757c:	60b9      	str	r1, [r7, #8]
 800757e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	6a1b      	ldr	r3, [r3, #32]
 8007584:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	6a1b      	ldr	r3, [r3, #32]
 800758a:	f023 0201 	bic.w	r2, r3, #1
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	699b      	ldr	r3, [r3, #24]
 8007596:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007598:	693b      	ldr	r3, [r7, #16]
 800759a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800759e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	011b      	lsls	r3, r3, #4
 80075a4:	693a      	ldr	r2, [r7, #16]
 80075a6:	4313      	orrs	r3, r2
 80075a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80075aa:	697b      	ldr	r3, [r7, #20]
 80075ac:	f023 030a 	bic.w	r3, r3, #10
 80075b0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80075b2:	697a      	ldr	r2, [r7, #20]
 80075b4:	68bb      	ldr	r3, [r7, #8]
 80075b6:	4313      	orrs	r3, r2
 80075b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	693a      	ldr	r2, [r7, #16]
 80075be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	697a      	ldr	r2, [r7, #20]
 80075c4:	621a      	str	r2, [r3, #32]
}
 80075c6:	bf00      	nop
 80075c8:	371c      	adds	r7, #28
 80075ca:	46bd      	mov	sp, r7
 80075cc:	bc80      	pop	{r7}
 80075ce:	4770      	bx	lr

080075d0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80075d0:	b480      	push	{r7}
 80075d2:	b087      	sub	sp, #28
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	60f8      	str	r0, [r7, #12]
 80075d8:	60b9      	str	r1, [r7, #8]
 80075da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	6a1b      	ldr	r3, [r3, #32]
 80075e0:	f023 0210 	bic.w	r2, r3, #16
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	699b      	ldr	r3, [r3, #24]
 80075ec:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	6a1b      	ldr	r3, [r3, #32]
 80075f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80075f4:	697b      	ldr	r3, [r7, #20]
 80075f6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80075fa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	031b      	lsls	r3, r3, #12
 8007600:	697a      	ldr	r2, [r7, #20]
 8007602:	4313      	orrs	r3, r2
 8007604:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007606:	693b      	ldr	r3, [r7, #16]
 8007608:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800760c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800760e:	68bb      	ldr	r3, [r7, #8]
 8007610:	011b      	lsls	r3, r3, #4
 8007612:	693a      	ldr	r2, [r7, #16]
 8007614:	4313      	orrs	r3, r2
 8007616:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	697a      	ldr	r2, [r7, #20]
 800761c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	693a      	ldr	r2, [r7, #16]
 8007622:	621a      	str	r2, [r3, #32]
}
 8007624:	bf00      	nop
 8007626:	371c      	adds	r7, #28
 8007628:	46bd      	mov	sp, r7
 800762a:	bc80      	pop	{r7}
 800762c:	4770      	bx	lr

0800762e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800762e:	b480      	push	{r7}
 8007630:	b085      	sub	sp, #20
 8007632:	af00      	add	r7, sp, #0
 8007634:	6078      	str	r0, [r7, #4]
 8007636:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	689b      	ldr	r3, [r3, #8]
 800763c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007644:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007646:	683a      	ldr	r2, [r7, #0]
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	4313      	orrs	r3, r2
 800764c:	f043 0307 	orr.w	r3, r3, #7
 8007650:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	68fa      	ldr	r2, [r7, #12]
 8007656:	609a      	str	r2, [r3, #8]
}
 8007658:	bf00      	nop
 800765a:	3714      	adds	r7, #20
 800765c:	46bd      	mov	sp, r7
 800765e:	bc80      	pop	{r7}
 8007660:	4770      	bx	lr

08007662 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007662:	b480      	push	{r7}
 8007664:	b087      	sub	sp, #28
 8007666:	af00      	add	r7, sp, #0
 8007668:	60f8      	str	r0, [r7, #12]
 800766a:	60b9      	str	r1, [r7, #8]
 800766c:	607a      	str	r2, [r7, #4]
 800766e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	689b      	ldr	r3, [r3, #8]
 8007674:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007676:	697b      	ldr	r3, [r7, #20]
 8007678:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800767c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800767e:	683b      	ldr	r3, [r7, #0]
 8007680:	021a      	lsls	r2, r3, #8
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	431a      	orrs	r2, r3
 8007686:	68bb      	ldr	r3, [r7, #8]
 8007688:	4313      	orrs	r3, r2
 800768a:	697a      	ldr	r2, [r7, #20]
 800768c:	4313      	orrs	r3, r2
 800768e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	697a      	ldr	r2, [r7, #20]
 8007694:	609a      	str	r2, [r3, #8]
}
 8007696:	bf00      	nop
 8007698:	371c      	adds	r7, #28
 800769a:	46bd      	mov	sp, r7
 800769c:	bc80      	pop	{r7}
 800769e:	4770      	bx	lr

080076a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80076a0:	b480      	push	{r7}
 80076a2:	b085      	sub	sp, #20
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
 80076a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80076b0:	2b01      	cmp	r3, #1
 80076b2:	d101      	bne.n	80076b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80076b4:	2302      	movs	r3, #2
 80076b6:	e046      	b.n	8007746 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2201      	movs	r2, #1
 80076bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2202      	movs	r2, #2
 80076c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	685b      	ldr	r3, [r3, #4]
 80076ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	689b      	ldr	r3, [r3, #8]
 80076d6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80076e0:	683b      	ldr	r3, [r7, #0]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	68fa      	ldr	r2, [r7, #12]
 80076e6:	4313      	orrs	r3, r2
 80076e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	68fa      	ldr	r2, [r7, #12]
 80076f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	4a16      	ldr	r2, [pc, #88]	; (8007750 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80076f8:	4293      	cmp	r3, r2
 80076fa:	d00e      	beq.n	800771a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007704:	d009      	beq.n	800771a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	4a12      	ldr	r2, [pc, #72]	; (8007754 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800770c:	4293      	cmp	r3, r2
 800770e:	d004      	beq.n	800771a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	4a10      	ldr	r2, [pc, #64]	; (8007758 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d10c      	bne.n	8007734 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800771a:	68bb      	ldr	r3, [r7, #8]
 800771c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007720:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	685b      	ldr	r3, [r3, #4]
 8007726:	68ba      	ldr	r2, [r7, #8]
 8007728:	4313      	orrs	r3, r2
 800772a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	68ba      	ldr	r2, [r7, #8]
 8007732:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2201      	movs	r2, #1
 8007738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2200      	movs	r2, #0
 8007740:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007744:	2300      	movs	r3, #0
}
 8007746:	4618      	mov	r0, r3
 8007748:	3714      	adds	r7, #20
 800774a:	46bd      	mov	sp, r7
 800774c:	bc80      	pop	{r7}
 800774e:	4770      	bx	lr
 8007750:	40012c00 	.word	0x40012c00
 8007754:	40000400 	.word	0x40000400
 8007758:	40000800 	.word	0x40000800

0800775c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800775c:	b480      	push	{r7}
 800775e:	b083      	sub	sp, #12
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007764:	bf00      	nop
 8007766:	370c      	adds	r7, #12
 8007768:	46bd      	mov	sp, r7
 800776a:	bc80      	pop	{r7}
 800776c:	4770      	bx	lr

0800776e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800776e:	b480      	push	{r7}
 8007770:	b083      	sub	sp, #12
 8007772:	af00      	add	r7, sp, #0
 8007774:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007776:	bf00      	nop
 8007778:	370c      	adds	r7, #12
 800777a:	46bd      	mov	sp, r7
 800777c:	bc80      	pop	{r7}
 800777e:	4770      	bx	lr

08007780 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b082      	sub	sp, #8
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2b00      	cmp	r3, #0
 800778c:	d101      	bne.n	8007792 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800778e:	2301      	movs	r3, #1
 8007790:	e03f      	b.n	8007812 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007798:	b2db      	uxtb	r3, r3
 800779a:	2b00      	cmp	r3, #0
 800779c:	d106      	bne.n	80077ac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2200      	movs	r2, #0
 80077a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80077a6:	6878      	ldr	r0, [r7, #4]
 80077a8:	f7fb fb5c 	bl	8002e64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2224      	movs	r2, #36	; 0x24
 80077b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	68da      	ldr	r2, [r3, #12]
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80077c2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80077c4:	6878      	ldr	r0, [r7, #4]
 80077c6:	f000 fbed 	bl	8007fa4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	691a      	ldr	r2, [r3, #16]
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80077d8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	695a      	ldr	r2, [r3, #20]
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80077e8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	68da      	ldr	r2, [r3, #12]
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80077f8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	2200      	movs	r2, #0
 80077fe:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2220      	movs	r2, #32
 8007804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	2220      	movs	r2, #32
 800780c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007810:	2300      	movs	r3, #0
}
 8007812:	4618      	mov	r0, r3
 8007814:	3708      	adds	r7, #8
 8007816:	46bd      	mov	sp, r7
 8007818:	bd80      	pop	{r7, pc}

0800781a <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800781a:	b480      	push	{r7}
 800781c:	b085      	sub	sp, #20
 800781e:	af00      	add	r7, sp, #0
 8007820:	60f8      	str	r0, [r7, #12]
 8007822:	60b9      	str	r1, [r7, #8]
 8007824:	4613      	mov	r3, r2
 8007826:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800782e:	b2db      	uxtb	r3, r3
 8007830:	2b20      	cmp	r3, #32
 8007832:	d130      	bne.n	8007896 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007834:	68bb      	ldr	r3, [r7, #8]
 8007836:	2b00      	cmp	r3, #0
 8007838:	d002      	beq.n	8007840 <HAL_UART_Transmit_IT+0x26>
 800783a:	88fb      	ldrh	r3, [r7, #6]
 800783c:	2b00      	cmp	r3, #0
 800783e:	d101      	bne.n	8007844 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8007840:	2301      	movs	r3, #1
 8007842:	e029      	b.n	8007898 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800784a:	2b01      	cmp	r3, #1
 800784c:	d101      	bne.n	8007852 <HAL_UART_Transmit_IT+0x38>
 800784e:	2302      	movs	r3, #2
 8007850:	e022      	b.n	8007898 <HAL_UART_Transmit_IT+0x7e>
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	2201      	movs	r2, #1
 8007856:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	68ba      	ldr	r2, [r7, #8]
 800785e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	88fa      	ldrh	r2, [r7, #6]
 8007864:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	88fa      	ldrh	r2, [r7, #6]
 800786a:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	2200      	movs	r2, #0
 8007870:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	2221      	movs	r2, #33	; 0x21
 8007876:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	2200      	movs	r2, #0
 800787e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	68da      	ldr	r2, [r3, #12]
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007890:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8007892:	2300      	movs	r3, #0
 8007894:	e000      	b.n	8007898 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8007896:	2302      	movs	r3, #2
  }
}
 8007898:	4618      	mov	r0, r3
 800789a:	3714      	adds	r7, #20
 800789c:	46bd      	mov	sp, r7
 800789e:	bc80      	pop	{r7}
 80078a0:	4770      	bx	lr

080078a2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80078a2:	b580      	push	{r7, lr}
 80078a4:	b084      	sub	sp, #16
 80078a6:	af00      	add	r7, sp, #0
 80078a8:	60f8      	str	r0, [r7, #12]
 80078aa:	60b9      	str	r1, [r7, #8]
 80078ac:	4613      	mov	r3, r2
 80078ae:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80078b6:	b2db      	uxtb	r3, r3
 80078b8:	2b20      	cmp	r3, #32
 80078ba:	d11d      	bne.n	80078f8 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80078bc:	68bb      	ldr	r3, [r7, #8]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d002      	beq.n	80078c8 <HAL_UART_Receive_IT+0x26>
 80078c2:	88fb      	ldrh	r3, [r7, #6]
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d101      	bne.n	80078cc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80078c8:	2301      	movs	r3, #1
 80078ca:	e016      	b.n	80078fa <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80078d2:	2b01      	cmp	r3, #1
 80078d4:	d101      	bne.n	80078da <HAL_UART_Receive_IT+0x38>
 80078d6:	2302      	movs	r3, #2
 80078d8:	e00f      	b.n	80078fa <HAL_UART_Receive_IT+0x58>
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	2201      	movs	r2, #1
 80078de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	2200      	movs	r2, #0
 80078e6:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 80078e8:	88fb      	ldrh	r3, [r7, #6]
 80078ea:	461a      	mov	r2, r3
 80078ec:	68b9      	ldr	r1, [r7, #8]
 80078ee:	68f8      	ldr	r0, [r7, #12]
 80078f0:	f000 f9cf 	bl	8007c92 <UART_Start_Receive_IT>
 80078f4:	4603      	mov	r3, r0
 80078f6:	e000      	b.n	80078fa <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80078f8:	2302      	movs	r3, #2
  }
}
 80078fa:	4618      	mov	r0, r3
 80078fc:	3710      	adds	r7, #16
 80078fe:	46bd      	mov	sp, r7
 8007900:	bd80      	pop	{r7, pc}
	...

08007904 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007904:	b580      	push	{r7, lr}
 8007906:	b08a      	sub	sp, #40	; 0x28
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	68db      	ldr	r3, [r3, #12]
 800791a:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	695b      	ldr	r3, [r3, #20]
 8007922:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8007924:	2300      	movs	r3, #0
 8007926:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8007928:	2300      	movs	r3, #0
 800792a:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800792c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800792e:	f003 030f 	and.w	r3, r3, #15
 8007932:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8007934:	69bb      	ldr	r3, [r7, #24]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d10d      	bne.n	8007956 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800793a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800793c:	f003 0320 	and.w	r3, r3, #32
 8007940:	2b00      	cmp	r3, #0
 8007942:	d008      	beq.n	8007956 <HAL_UART_IRQHandler+0x52>
 8007944:	6a3b      	ldr	r3, [r7, #32]
 8007946:	f003 0320 	and.w	r3, r3, #32
 800794a:	2b00      	cmp	r3, #0
 800794c:	d003      	beq.n	8007956 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800794e:	6878      	ldr	r0, [r7, #4]
 8007950:	f000 fa7f 	bl	8007e52 <UART_Receive_IT>
      return;
 8007954:	e17b      	b.n	8007c4e <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007956:	69bb      	ldr	r3, [r7, #24]
 8007958:	2b00      	cmp	r3, #0
 800795a:	f000 80b1 	beq.w	8007ac0 <HAL_UART_IRQHandler+0x1bc>
 800795e:	69fb      	ldr	r3, [r7, #28]
 8007960:	f003 0301 	and.w	r3, r3, #1
 8007964:	2b00      	cmp	r3, #0
 8007966:	d105      	bne.n	8007974 <HAL_UART_IRQHandler+0x70>
 8007968:	6a3b      	ldr	r3, [r7, #32]
 800796a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800796e:	2b00      	cmp	r3, #0
 8007970:	f000 80a6 	beq.w	8007ac0 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007976:	f003 0301 	and.w	r3, r3, #1
 800797a:	2b00      	cmp	r3, #0
 800797c:	d00a      	beq.n	8007994 <HAL_UART_IRQHandler+0x90>
 800797e:	6a3b      	ldr	r3, [r7, #32]
 8007980:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007984:	2b00      	cmp	r3, #0
 8007986:	d005      	beq.n	8007994 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800798c:	f043 0201 	orr.w	r2, r3, #1
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007996:	f003 0304 	and.w	r3, r3, #4
 800799a:	2b00      	cmp	r3, #0
 800799c:	d00a      	beq.n	80079b4 <HAL_UART_IRQHandler+0xb0>
 800799e:	69fb      	ldr	r3, [r7, #28]
 80079a0:	f003 0301 	and.w	r3, r3, #1
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d005      	beq.n	80079b4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079ac:	f043 0202 	orr.w	r2, r3, #2
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80079b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079b6:	f003 0302 	and.w	r3, r3, #2
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d00a      	beq.n	80079d4 <HAL_UART_IRQHandler+0xd0>
 80079be:	69fb      	ldr	r3, [r7, #28]
 80079c0:	f003 0301 	and.w	r3, r3, #1
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d005      	beq.n	80079d4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079cc:	f043 0204 	orr.w	r2, r3, #4
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80079d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079d6:	f003 0308 	and.w	r3, r3, #8
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d00f      	beq.n	80079fe <HAL_UART_IRQHandler+0xfa>
 80079de:	6a3b      	ldr	r3, [r7, #32]
 80079e0:	f003 0320 	and.w	r3, r3, #32
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d104      	bne.n	80079f2 <HAL_UART_IRQHandler+0xee>
 80079e8:	69fb      	ldr	r3, [r7, #28]
 80079ea:	f003 0301 	and.w	r3, r3, #1
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d005      	beq.n	80079fe <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079f6:	f043 0208 	orr.w	r2, r3, #8
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	f000 811e 	beq.w	8007c44 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a0a:	f003 0320 	and.w	r3, r3, #32
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d007      	beq.n	8007a22 <HAL_UART_IRQHandler+0x11e>
 8007a12:	6a3b      	ldr	r3, [r7, #32]
 8007a14:	f003 0320 	and.w	r3, r3, #32
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d002      	beq.n	8007a22 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8007a1c:	6878      	ldr	r0, [r7, #4]
 8007a1e:	f000 fa18 	bl	8007e52 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	695b      	ldr	r3, [r3, #20]
 8007a28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	bf14      	ite	ne
 8007a30:	2301      	movne	r3, #1
 8007a32:	2300      	moveq	r3, #0
 8007a34:	b2db      	uxtb	r3, r3
 8007a36:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a3c:	f003 0308 	and.w	r3, r3, #8
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d102      	bne.n	8007a4a <HAL_UART_IRQHandler+0x146>
 8007a44:	697b      	ldr	r3, [r7, #20]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d031      	beq.n	8007aae <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007a4a:	6878      	ldr	r0, [r7, #4]
 8007a4c:	f000 f95a 	bl	8007d04 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	695b      	ldr	r3, [r3, #20]
 8007a56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d023      	beq.n	8007aa6 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	695a      	ldr	r2, [r3, #20]
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007a6c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d013      	beq.n	8007a9e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a7a:	4a76      	ldr	r2, [pc, #472]	; (8007c54 <HAL_UART_IRQHandler+0x350>)
 8007a7c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a82:	4618      	mov	r0, r3
 8007a84:	f7fd f954 	bl	8004d30 <HAL_DMA_Abort_IT>
 8007a88:	4603      	mov	r3, r0
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d016      	beq.n	8007abc <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a94:	687a      	ldr	r2, [r7, #4]
 8007a96:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007a98:	4610      	mov	r0, r2
 8007a9a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a9c:	e00e      	b.n	8007abc <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007a9e:	6878      	ldr	r0, [r7, #4]
 8007aa0:	f000 f8e3 	bl	8007c6a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007aa4:	e00a      	b.n	8007abc <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007aa6:	6878      	ldr	r0, [r7, #4]
 8007aa8:	f000 f8df 	bl	8007c6a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007aac:	e006      	b.n	8007abc <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007aae:	6878      	ldr	r0, [r7, #4]
 8007ab0:	f000 f8db 	bl	8007c6a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007aba:	e0c3      	b.n	8007c44 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007abc:	bf00      	nop
    return;
 8007abe:	e0c1      	b.n	8007c44 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ac4:	2b01      	cmp	r3, #1
 8007ac6:	f040 80a1 	bne.w	8007c0c <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8007aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007acc:	f003 0310 	and.w	r3, r3, #16
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	f000 809b 	beq.w	8007c0c <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8007ad6:	6a3b      	ldr	r3, [r7, #32]
 8007ad8:	f003 0310 	and.w	r3, r3, #16
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	f000 8095 	beq.w	8007c0c <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	60fb      	str	r3, [r7, #12]
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	60fb      	str	r3, [r7, #12]
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	685b      	ldr	r3, [r3, #4]
 8007af4:	60fb      	str	r3, [r7, #12]
 8007af6:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	695b      	ldr	r3, [r3, #20]
 8007afe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d04e      	beq.n	8007ba4 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	685b      	ldr	r3, [r3, #4]
 8007b0e:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8007b10:	8a3b      	ldrh	r3, [r7, #16]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	f000 8098 	beq.w	8007c48 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007b1c:	8a3a      	ldrh	r2, [r7, #16]
 8007b1e:	429a      	cmp	r2, r3
 8007b20:	f080 8092 	bcs.w	8007c48 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	8a3a      	ldrh	r2, [r7, #16]
 8007b28:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b2e:	699b      	ldr	r3, [r3, #24]
 8007b30:	2b20      	cmp	r3, #32
 8007b32:	d02b      	beq.n	8007b8c <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	68da      	ldr	r2, [r3, #12]
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007b42:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	695a      	ldr	r2, [r3, #20]
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	f022 0201 	bic.w	r2, r2, #1
 8007b52:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	695a      	ldr	r2, [r3, #20]
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007b62:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2220      	movs	r2, #32
 8007b68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	2200      	movs	r2, #0
 8007b70:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	68da      	ldr	r2, [r3, #12]
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f022 0210 	bic.w	r2, r2, #16
 8007b80:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b86:	4618      	mov	r0, r3
 8007b88:	f7fd f897 	bl	8004cba <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007b94:	b29b      	uxth	r3, r3
 8007b96:	1ad3      	subs	r3, r2, r3
 8007b98:	b29b      	uxth	r3, r3
 8007b9a:	4619      	mov	r1, r3
 8007b9c:	6878      	ldr	r0, [r7, #4]
 8007b9e:	f000 f86d 	bl	8007c7c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8007ba2:	e051      	b.n	8007c48 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007bac:	b29b      	uxth	r3, r3
 8007bae:	1ad3      	subs	r3, r2, r3
 8007bb0:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007bb6:	b29b      	uxth	r3, r3
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d047      	beq.n	8007c4c <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8007bbc:	8a7b      	ldrh	r3, [r7, #18]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d044      	beq.n	8007c4c <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	68da      	ldr	r2, [r3, #12]
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007bd0:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	695a      	ldr	r2, [r3, #20]
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f022 0201 	bic.w	r2, r2, #1
 8007be0:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	2220      	movs	r2, #32
 8007be6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	2200      	movs	r2, #0
 8007bee:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	68da      	ldr	r2, [r3, #12]
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	f022 0210 	bic.w	r2, r2, #16
 8007bfe:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007c00:	8a7b      	ldrh	r3, [r7, #18]
 8007c02:	4619      	mov	r1, r3
 8007c04:	6878      	ldr	r0, [r7, #4]
 8007c06:	f000 f839 	bl	8007c7c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8007c0a:	e01f      	b.n	8007c4c <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d008      	beq.n	8007c28 <HAL_UART_IRQHandler+0x324>
 8007c16:	6a3b      	ldr	r3, [r7, #32]
 8007c18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d003      	beq.n	8007c28 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8007c20:	6878      	ldr	r0, [r7, #4]
 8007c22:	f000 f8af 	bl	8007d84 <UART_Transmit_IT>
    return;
 8007c26:	e012      	b.n	8007c4e <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d00d      	beq.n	8007c4e <HAL_UART_IRQHandler+0x34a>
 8007c32:	6a3b      	ldr	r3, [r7, #32]
 8007c34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d008      	beq.n	8007c4e <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8007c3c:	6878      	ldr	r0, [r7, #4]
 8007c3e:	f000 f8f0 	bl	8007e22 <UART_EndTransmit_IT>
    return;
 8007c42:	e004      	b.n	8007c4e <HAL_UART_IRQHandler+0x34a>
    return;
 8007c44:	bf00      	nop
 8007c46:	e002      	b.n	8007c4e <HAL_UART_IRQHandler+0x34a>
      return;
 8007c48:	bf00      	nop
 8007c4a:	e000      	b.n	8007c4e <HAL_UART_IRQHandler+0x34a>
      return;
 8007c4c:	bf00      	nop
  }
}
 8007c4e:	3728      	adds	r7, #40	; 0x28
 8007c50:	46bd      	mov	sp, r7
 8007c52:	bd80      	pop	{r7, pc}
 8007c54:	08007d5d 	.word	0x08007d5d

08007c58 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007c58:	b480      	push	{r7}
 8007c5a:	b083      	sub	sp, #12
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007c60:	bf00      	nop
 8007c62:	370c      	adds	r7, #12
 8007c64:	46bd      	mov	sp, r7
 8007c66:	bc80      	pop	{r7}
 8007c68:	4770      	bx	lr

08007c6a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007c6a:	b480      	push	{r7}
 8007c6c:	b083      	sub	sp, #12
 8007c6e:	af00      	add	r7, sp, #0
 8007c70:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007c72:	bf00      	nop
 8007c74:	370c      	adds	r7, #12
 8007c76:	46bd      	mov	sp, r7
 8007c78:	bc80      	pop	{r7}
 8007c7a:	4770      	bx	lr

08007c7c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007c7c:	b480      	push	{r7}
 8007c7e:	b083      	sub	sp, #12
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	6078      	str	r0, [r7, #4]
 8007c84:	460b      	mov	r3, r1
 8007c86:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007c88:	bf00      	nop
 8007c8a:	370c      	adds	r7, #12
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	bc80      	pop	{r7}
 8007c90:	4770      	bx	lr

08007c92 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007c92:	b480      	push	{r7}
 8007c94:	b085      	sub	sp, #20
 8007c96:	af00      	add	r7, sp, #0
 8007c98:	60f8      	str	r0, [r7, #12]
 8007c9a:	60b9      	str	r1, [r7, #8]
 8007c9c:	4613      	mov	r3, r2
 8007c9e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	68ba      	ldr	r2, [r7, #8]
 8007ca4:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	88fa      	ldrh	r2, [r7, #6]
 8007caa:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	88fa      	ldrh	r2, [r7, #6]
 8007cb0:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	2222      	movs	r2, #34	; 0x22
 8007cbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	68da      	ldr	r2, [r3, #12]
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007cd6:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	695a      	ldr	r2, [r3, #20]
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	f042 0201 	orr.w	r2, r2, #1
 8007ce6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	68da      	ldr	r2, [r3, #12]
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	f042 0220 	orr.w	r2, r2, #32
 8007cf6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007cf8:	2300      	movs	r3, #0
}
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	3714      	adds	r7, #20
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	bc80      	pop	{r7}
 8007d02:	4770      	bx	lr

08007d04 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007d04:	b480      	push	{r7}
 8007d06:	b083      	sub	sp, #12
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	68da      	ldr	r2, [r3, #12]
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007d1a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	695a      	ldr	r2, [r3, #20]
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	f022 0201 	bic.w	r2, r2, #1
 8007d2a:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d30:	2b01      	cmp	r3, #1
 8007d32:	d107      	bne.n	8007d44 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	68da      	ldr	r2, [r3, #12]
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	f022 0210 	bic.w	r2, r2, #16
 8007d42:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	2220      	movs	r2, #32
 8007d48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	2200      	movs	r2, #0
 8007d50:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007d52:	bf00      	nop
 8007d54:	370c      	adds	r7, #12
 8007d56:	46bd      	mov	sp, r7
 8007d58:	bc80      	pop	{r7}
 8007d5a:	4770      	bx	lr

08007d5c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	b084      	sub	sp, #16
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d68:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	2200      	movs	r2, #0
 8007d74:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007d76:	68f8      	ldr	r0, [r7, #12]
 8007d78:	f7ff ff77 	bl	8007c6a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007d7c:	bf00      	nop
 8007d7e:	3710      	adds	r7, #16
 8007d80:	46bd      	mov	sp, r7
 8007d82:	bd80      	pop	{r7, pc}

08007d84 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007d84:	b480      	push	{r7}
 8007d86:	b085      	sub	sp, #20
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d92:	b2db      	uxtb	r3, r3
 8007d94:	2b21      	cmp	r3, #33	; 0x21
 8007d96:	d13e      	bne.n	8007e16 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	689b      	ldr	r3, [r3, #8]
 8007d9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007da0:	d114      	bne.n	8007dcc <UART_Transmit_IT+0x48>
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	691b      	ldr	r3, [r3, #16]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d110      	bne.n	8007dcc <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	6a1b      	ldr	r3, [r3, #32]
 8007dae:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	881b      	ldrh	r3, [r3, #0]
 8007db4:	461a      	mov	r2, r3
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007dbe:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	6a1b      	ldr	r3, [r3, #32]
 8007dc4:	1c9a      	adds	r2, r3, #2
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	621a      	str	r2, [r3, #32]
 8007dca:	e008      	b.n	8007dde <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	6a1b      	ldr	r3, [r3, #32]
 8007dd0:	1c59      	adds	r1, r3, #1
 8007dd2:	687a      	ldr	r2, [r7, #4]
 8007dd4:	6211      	str	r1, [r2, #32]
 8007dd6:	781a      	ldrb	r2, [r3, #0]
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007de2:	b29b      	uxth	r3, r3
 8007de4:	3b01      	subs	r3, #1
 8007de6:	b29b      	uxth	r3, r3
 8007de8:	687a      	ldr	r2, [r7, #4]
 8007dea:	4619      	mov	r1, r3
 8007dec:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d10f      	bne.n	8007e12 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	68da      	ldr	r2, [r3, #12]
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007e00:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	68da      	ldr	r2, [r3, #12]
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007e10:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007e12:	2300      	movs	r3, #0
 8007e14:	e000      	b.n	8007e18 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007e16:	2302      	movs	r3, #2
  }
}
 8007e18:	4618      	mov	r0, r3
 8007e1a:	3714      	adds	r7, #20
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	bc80      	pop	{r7}
 8007e20:	4770      	bx	lr

08007e22 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007e22:	b580      	push	{r7, lr}
 8007e24:	b082      	sub	sp, #8
 8007e26:	af00      	add	r7, sp, #0
 8007e28:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	68da      	ldr	r2, [r3, #12]
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007e38:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	2220      	movs	r2, #32
 8007e3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007e42:	6878      	ldr	r0, [r7, #4]
 8007e44:	f7ff ff08 	bl	8007c58 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007e48:	2300      	movs	r3, #0
}
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	3708      	adds	r7, #8
 8007e4e:	46bd      	mov	sp, r7
 8007e50:	bd80      	pop	{r7, pc}

08007e52 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007e52:	b580      	push	{r7, lr}
 8007e54:	b086      	sub	sp, #24
 8007e56:	af00      	add	r7, sp, #0
 8007e58:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007e60:	b2db      	uxtb	r3, r3
 8007e62:	2b22      	cmp	r3, #34	; 0x22
 8007e64:	f040 8099 	bne.w	8007f9a <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	689b      	ldr	r3, [r3, #8]
 8007e6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e70:	d117      	bne.n	8007ea2 <UART_Receive_IT+0x50>
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	691b      	ldr	r3, [r3, #16]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d113      	bne.n	8007ea2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e82:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	685b      	ldr	r3, [r3, #4]
 8007e8a:	b29b      	uxth	r3, r3
 8007e8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e90:	b29a      	uxth	r2, r3
 8007e92:	693b      	ldr	r3, [r7, #16]
 8007e94:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e9a:	1c9a      	adds	r2, r3, #2
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	629a      	str	r2, [r3, #40]	; 0x28
 8007ea0:	e026      	b.n	8007ef0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ea6:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	689b      	ldr	r3, [r3, #8]
 8007eb0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007eb4:	d007      	beq.n	8007ec6 <UART_Receive_IT+0x74>
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	689b      	ldr	r3, [r3, #8]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d10a      	bne.n	8007ed4 <UART_Receive_IT+0x82>
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	691b      	ldr	r3, [r3, #16]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d106      	bne.n	8007ed4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	685b      	ldr	r3, [r3, #4]
 8007ecc:	b2da      	uxtb	r2, r3
 8007ece:	697b      	ldr	r3, [r7, #20]
 8007ed0:	701a      	strb	r2, [r3, #0]
 8007ed2:	e008      	b.n	8007ee6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	685b      	ldr	r3, [r3, #4]
 8007eda:	b2db      	uxtb	r3, r3
 8007edc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007ee0:	b2da      	uxtb	r2, r3
 8007ee2:	697b      	ldr	r3, [r7, #20]
 8007ee4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007eea:	1c5a      	adds	r2, r3, #1
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007ef4:	b29b      	uxth	r3, r3
 8007ef6:	3b01      	subs	r3, #1
 8007ef8:	b29b      	uxth	r3, r3
 8007efa:	687a      	ldr	r2, [r7, #4]
 8007efc:	4619      	mov	r1, r3
 8007efe:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d148      	bne.n	8007f96 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	68da      	ldr	r2, [r3, #12]
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	f022 0220 	bic.w	r2, r2, #32
 8007f12:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	68da      	ldr	r2, [r3, #12]
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007f22:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	695a      	ldr	r2, [r3, #20]
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	f022 0201 	bic.w	r2, r2, #1
 8007f32:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2220      	movs	r2, #32
 8007f38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f40:	2b01      	cmp	r3, #1
 8007f42:	d123      	bne.n	8007f8c <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	2200      	movs	r2, #0
 8007f48:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	68da      	ldr	r2, [r3, #12]
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	f022 0210 	bic.w	r2, r2, #16
 8007f58:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	f003 0310 	and.w	r3, r3, #16
 8007f64:	2b10      	cmp	r3, #16
 8007f66:	d10a      	bne.n	8007f7e <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007f68:	2300      	movs	r3, #0
 8007f6a:	60fb      	str	r3, [r7, #12]
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	60fb      	str	r3, [r7, #12]
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	685b      	ldr	r3, [r3, #4]
 8007f7a:	60fb      	str	r3, [r7, #12]
 8007f7c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007f82:	4619      	mov	r1, r3
 8007f84:	6878      	ldr	r0, [r7, #4]
 8007f86:	f7ff fe79 	bl	8007c7c <HAL_UARTEx_RxEventCallback>
 8007f8a:	e002      	b.n	8007f92 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8007f8c:	6878      	ldr	r0, [r7, #4]
 8007f8e:	f7fa fe2f 	bl	8002bf0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007f92:	2300      	movs	r3, #0
 8007f94:	e002      	b.n	8007f9c <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8007f96:	2300      	movs	r3, #0
 8007f98:	e000      	b.n	8007f9c <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8007f9a:	2302      	movs	r3, #2
  }
}
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	3718      	adds	r7, #24
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	bd80      	pop	{r7, pc}

08007fa4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	b084      	sub	sp, #16
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	691b      	ldr	r3, [r3, #16]
 8007fb2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	68da      	ldr	r2, [r3, #12]
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	430a      	orrs	r2, r1
 8007fc0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	689a      	ldr	r2, [r3, #8]
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	691b      	ldr	r3, [r3, #16]
 8007fca:	431a      	orrs	r2, r3
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	695b      	ldr	r3, [r3, #20]
 8007fd0:	4313      	orrs	r3, r2
 8007fd2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	68db      	ldr	r3, [r3, #12]
 8007fda:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8007fde:	f023 030c 	bic.w	r3, r3, #12
 8007fe2:	687a      	ldr	r2, [r7, #4]
 8007fe4:	6812      	ldr	r2, [r2, #0]
 8007fe6:	68b9      	ldr	r1, [r7, #8]
 8007fe8:	430b      	orrs	r3, r1
 8007fea:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	695b      	ldr	r3, [r3, #20]
 8007ff2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	699a      	ldr	r2, [r3, #24]
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	430a      	orrs	r2, r1
 8008000:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	4a2c      	ldr	r2, [pc, #176]	; (80080b8 <UART_SetConfig+0x114>)
 8008008:	4293      	cmp	r3, r2
 800800a:	d103      	bne.n	8008014 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800800c:	f7fe f9e8 	bl	80063e0 <HAL_RCC_GetPCLK2Freq>
 8008010:	60f8      	str	r0, [r7, #12]
 8008012:	e002      	b.n	800801a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8008014:	f7fe f9d0 	bl	80063b8 <HAL_RCC_GetPCLK1Freq>
 8008018:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800801a:	68fa      	ldr	r2, [r7, #12]
 800801c:	4613      	mov	r3, r2
 800801e:	009b      	lsls	r3, r3, #2
 8008020:	4413      	add	r3, r2
 8008022:	009a      	lsls	r2, r3, #2
 8008024:	441a      	add	r2, r3
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	685b      	ldr	r3, [r3, #4]
 800802a:	009b      	lsls	r3, r3, #2
 800802c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008030:	4a22      	ldr	r2, [pc, #136]	; (80080bc <UART_SetConfig+0x118>)
 8008032:	fba2 2303 	umull	r2, r3, r2, r3
 8008036:	095b      	lsrs	r3, r3, #5
 8008038:	0119      	lsls	r1, r3, #4
 800803a:	68fa      	ldr	r2, [r7, #12]
 800803c:	4613      	mov	r3, r2
 800803e:	009b      	lsls	r3, r3, #2
 8008040:	4413      	add	r3, r2
 8008042:	009a      	lsls	r2, r3, #2
 8008044:	441a      	add	r2, r3
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	685b      	ldr	r3, [r3, #4]
 800804a:	009b      	lsls	r3, r3, #2
 800804c:	fbb2 f2f3 	udiv	r2, r2, r3
 8008050:	4b1a      	ldr	r3, [pc, #104]	; (80080bc <UART_SetConfig+0x118>)
 8008052:	fba3 0302 	umull	r0, r3, r3, r2
 8008056:	095b      	lsrs	r3, r3, #5
 8008058:	2064      	movs	r0, #100	; 0x64
 800805a:	fb00 f303 	mul.w	r3, r0, r3
 800805e:	1ad3      	subs	r3, r2, r3
 8008060:	011b      	lsls	r3, r3, #4
 8008062:	3332      	adds	r3, #50	; 0x32
 8008064:	4a15      	ldr	r2, [pc, #84]	; (80080bc <UART_SetConfig+0x118>)
 8008066:	fba2 2303 	umull	r2, r3, r2, r3
 800806a:	095b      	lsrs	r3, r3, #5
 800806c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008070:	4419      	add	r1, r3
 8008072:	68fa      	ldr	r2, [r7, #12]
 8008074:	4613      	mov	r3, r2
 8008076:	009b      	lsls	r3, r3, #2
 8008078:	4413      	add	r3, r2
 800807a:	009a      	lsls	r2, r3, #2
 800807c:	441a      	add	r2, r3
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	685b      	ldr	r3, [r3, #4]
 8008082:	009b      	lsls	r3, r3, #2
 8008084:	fbb2 f2f3 	udiv	r2, r2, r3
 8008088:	4b0c      	ldr	r3, [pc, #48]	; (80080bc <UART_SetConfig+0x118>)
 800808a:	fba3 0302 	umull	r0, r3, r3, r2
 800808e:	095b      	lsrs	r3, r3, #5
 8008090:	2064      	movs	r0, #100	; 0x64
 8008092:	fb00 f303 	mul.w	r3, r0, r3
 8008096:	1ad3      	subs	r3, r2, r3
 8008098:	011b      	lsls	r3, r3, #4
 800809a:	3332      	adds	r3, #50	; 0x32
 800809c:	4a07      	ldr	r2, [pc, #28]	; (80080bc <UART_SetConfig+0x118>)
 800809e:	fba2 2303 	umull	r2, r3, r2, r3
 80080a2:	095b      	lsrs	r3, r3, #5
 80080a4:	f003 020f 	and.w	r2, r3, #15
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	440a      	add	r2, r1
 80080ae:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80080b0:	bf00      	nop
 80080b2:	3710      	adds	r7, #16
 80080b4:	46bd      	mov	sp, r7
 80080b6:	bd80      	pop	{r7, pc}
 80080b8:	40013800 	.word	0x40013800
 80080bc:	51eb851f 	.word	0x51eb851f

080080c0 <__errno>:
 80080c0:	4b01      	ldr	r3, [pc, #4]	; (80080c8 <__errno+0x8>)
 80080c2:	6818      	ldr	r0, [r3, #0]
 80080c4:	4770      	bx	lr
 80080c6:	bf00      	nop
 80080c8:	20000050 	.word	0x20000050

080080cc <__libc_init_array>:
 80080cc:	b570      	push	{r4, r5, r6, lr}
 80080ce:	2600      	movs	r6, #0
 80080d0:	4d0c      	ldr	r5, [pc, #48]	; (8008104 <__libc_init_array+0x38>)
 80080d2:	4c0d      	ldr	r4, [pc, #52]	; (8008108 <__libc_init_array+0x3c>)
 80080d4:	1b64      	subs	r4, r4, r5
 80080d6:	10a4      	asrs	r4, r4, #2
 80080d8:	42a6      	cmp	r6, r4
 80080da:	d109      	bne.n	80080f0 <__libc_init_array+0x24>
 80080dc:	f000 fcda 	bl	8008a94 <_init>
 80080e0:	2600      	movs	r6, #0
 80080e2:	4d0a      	ldr	r5, [pc, #40]	; (800810c <__libc_init_array+0x40>)
 80080e4:	4c0a      	ldr	r4, [pc, #40]	; (8008110 <__libc_init_array+0x44>)
 80080e6:	1b64      	subs	r4, r4, r5
 80080e8:	10a4      	asrs	r4, r4, #2
 80080ea:	42a6      	cmp	r6, r4
 80080ec:	d105      	bne.n	80080fa <__libc_init_array+0x2e>
 80080ee:	bd70      	pop	{r4, r5, r6, pc}
 80080f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80080f4:	4798      	blx	r3
 80080f6:	3601      	adds	r6, #1
 80080f8:	e7ee      	b.n	80080d8 <__libc_init_array+0xc>
 80080fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80080fe:	4798      	blx	r3
 8008100:	3601      	adds	r6, #1
 8008102:	e7f2      	b.n	80080ea <__libc_init_array+0x1e>
 8008104:	08009488 	.word	0x08009488
 8008108:	08009488 	.word	0x08009488
 800810c:	08009488 	.word	0x08009488
 8008110:	0800948c 	.word	0x0800948c

08008114 <__itoa>:
 8008114:	1e93      	subs	r3, r2, #2
 8008116:	2b22      	cmp	r3, #34	; 0x22
 8008118:	b510      	push	{r4, lr}
 800811a:	460c      	mov	r4, r1
 800811c:	d904      	bls.n	8008128 <__itoa+0x14>
 800811e:	2300      	movs	r3, #0
 8008120:	461c      	mov	r4, r3
 8008122:	700b      	strb	r3, [r1, #0]
 8008124:	4620      	mov	r0, r4
 8008126:	bd10      	pop	{r4, pc}
 8008128:	2a0a      	cmp	r2, #10
 800812a:	d109      	bne.n	8008140 <__itoa+0x2c>
 800812c:	2800      	cmp	r0, #0
 800812e:	da07      	bge.n	8008140 <__itoa+0x2c>
 8008130:	232d      	movs	r3, #45	; 0x2d
 8008132:	700b      	strb	r3, [r1, #0]
 8008134:	2101      	movs	r1, #1
 8008136:	4240      	negs	r0, r0
 8008138:	4421      	add	r1, r4
 800813a:	f000 f913 	bl	8008364 <__utoa>
 800813e:	e7f1      	b.n	8008124 <__itoa+0x10>
 8008140:	2100      	movs	r1, #0
 8008142:	e7f9      	b.n	8008138 <__itoa+0x24>

08008144 <itoa>:
 8008144:	f7ff bfe6 	b.w	8008114 <__itoa>

08008148 <memcpy>:
 8008148:	440a      	add	r2, r1
 800814a:	4291      	cmp	r1, r2
 800814c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008150:	d100      	bne.n	8008154 <memcpy+0xc>
 8008152:	4770      	bx	lr
 8008154:	b510      	push	{r4, lr}
 8008156:	f811 4b01 	ldrb.w	r4, [r1], #1
 800815a:	4291      	cmp	r1, r2
 800815c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008160:	d1f9      	bne.n	8008156 <memcpy+0xe>
 8008162:	bd10      	pop	{r4, pc}

08008164 <memset>:
 8008164:	4603      	mov	r3, r0
 8008166:	4402      	add	r2, r0
 8008168:	4293      	cmp	r3, r2
 800816a:	d100      	bne.n	800816e <memset+0xa>
 800816c:	4770      	bx	lr
 800816e:	f803 1b01 	strb.w	r1, [r3], #1
 8008172:	e7f9      	b.n	8008168 <memset+0x4>

08008174 <_free_r>:
 8008174:	b538      	push	{r3, r4, r5, lr}
 8008176:	4605      	mov	r5, r0
 8008178:	2900      	cmp	r1, #0
 800817a:	d043      	beq.n	8008204 <_free_r+0x90>
 800817c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008180:	1f0c      	subs	r4, r1, #4
 8008182:	2b00      	cmp	r3, #0
 8008184:	bfb8      	it	lt
 8008186:	18e4      	addlt	r4, r4, r3
 8008188:	f000 f92e 	bl	80083e8 <__malloc_lock>
 800818c:	4a1e      	ldr	r2, [pc, #120]	; (8008208 <_free_r+0x94>)
 800818e:	6813      	ldr	r3, [r2, #0]
 8008190:	4610      	mov	r0, r2
 8008192:	b933      	cbnz	r3, 80081a2 <_free_r+0x2e>
 8008194:	6063      	str	r3, [r4, #4]
 8008196:	6014      	str	r4, [r2, #0]
 8008198:	4628      	mov	r0, r5
 800819a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800819e:	f000 b929 	b.w	80083f4 <__malloc_unlock>
 80081a2:	42a3      	cmp	r3, r4
 80081a4:	d90a      	bls.n	80081bc <_free_r+0x48>
 80081a6:	6821      	ldr	r1, [r4, #0]
 80081a8:	1862      	adds	r2, r4, r1
 80081aa:	4293      	cmp	r3, r2
 80081ac:	bf01      	itttt	eq
 80081ae:	681a      	ldreq	r2, [r3, #0]
 80081b0:	685b      	ldreq	r3, [r3, #4]
 80081b2:	1852      	addeq	r2, r2, r1
 80081b4:	6022      	streq	r2, [r4, #0]
 80081b6:	6063      	str	r3, [r4, #4]
 80081b8:	6004      	str	r4, [r0, #0]
 80081ba:	e7ed      	b.n	8008198 <_free_r+0x24>
 80081bc:	461a      	mov	r2, r3
 80081be:	685b      	ldr	r3, [r3, #4]
 80081c0:	b10b      	cbz	r3, 80081c6 <_free_r+0x52>
 80081c2:	42a3      	cmp	r3, r4
 80081c4:	d9fa      	bls.n	80081bc <_free_r+0x48>
 80081c6:	6811      	ldr	r1, [r2, #0]
 80081c8:	1850      	adds	r0, r2, r1
 80081ca:	42a0      	cmp	r0, r4
 80081cc:	d10b      	bne.n	80081e6 <_free_r+0x72>
 80081ce:	6820      	ldr	r0, [r4, #0]
 80081d0:	4401      	add	r1, r0
 80081d2:	1850      	adds	r0, r2, r1
 80081d4:	4283      	cmp	r3, r0
 80081d6:	6011      	str	r1, [r2, #0]
 80081d8:	d1de      	bne.n	8008198 <_free_r+0x24>
 80081da:	6818      	ldr	r0, [r3, #0]
 80081dc:	685b      	ldr	r3, [r3, #4]
 80081de:	4401      	add	r1, r0
 80081e0:	6011      	str	r1, [r2, #0]
 80081e2:	6053      	str	r3, [r2, #4]
 80081e4:	e7d8      	b.n	8008198 <_free_r+0x24>
 80081e6:	d902      	bls.n	80081ee <_free_r+0x7a>
 80081e8:	230c      	movs	r3, #12
 80081ea:	602b      	str	r3, [r5, #0]
 80081ec:	e7d4      	b.n	8008198 <_free_r+0x24>
 80081ee:	6820      	ldr	r0, [r4, #0]
 80081f0:	1821      	adds	r1, r4, r0
 80081f2:	428b      	cmp	r3, r1
 80081f4:	bf01      	itttt	eq
 80081f6:	6819      	ldreq	r1, [r3, #0]
 80081f8:	685b      	ldreq	r3, [r3, #4]
 80081fa:	1809      	addeq	r1, r1, r0
 80081fc:	6021      	streq	r1, [r4, #0]
 80081fe:	6063      	str	r3, [r4, #4]
 8008200:	6054      	str	r4, [r2, #4]
 8008202:	e7c9      	b.n	8008198 <_free_r+0x24>
 8008204:	bd38      	pop	{r3, r4, r5, pc}
 8008206:	bf00      	nop
 8008208:	200005a0 	.word	0x200005a0

0800820c <_malloc_r>:
 800820c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800820e:	1ccd      	adds	r5, r1, #3
 8008210:	f025 0503 	bic.w	r5, r5, #3
 8008214:	3508      	adds	r5, #8
 8008216:	2d0c      	cmp	r5, #12
 8008218:	bf38      	it	cc
 800821a:	250c      	movcc	r5, #12
 800821c:	2d00      	cmp	r5, #0
 800821e:	4606      	mov	r6, r0
 8008220:	db01      	blt.n	8008226 <_malloc_r+0x1a>
 8008222:	42a9      	cmp	r1, r5
 8008224:	d903      	bls.n	800822e <_malloc_r+0x22>
 8008226:	230c      	movs	r3, #12
 8008228:	6033      	str	r3, [r6, #0]
 800822a:	2000      	movs	r0, #0
 800822c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800822e:	f000 f8db 	bl	80083e8 <__malloc_lock>
 8008232:	4921      	ldr	r1, [pc, #132]	; (80082b8 <_malloc_r+0xac>)
 8008234:	680a      	ldr	r2, [r1, #0]
 8008236:	4614      	mov	r4, r2
 8008238:	b99c      	cbnz	r4, 8008262 <_malloc_r+0x56>
 800823a:	4f20      	ldr	r7, [pc, #128]	; (80082bc <_malloc_r+0xb0>)
 800823c:	683b      	ldr	r3, [r7, #0]
 800823e:	b923      	cbnz	r3, 800824a <_malloc_r+0x3e>
 8008240:	4621      	mov	r1, r4
 8008242:	4630      	mov	r0, r6
 8008244:	f000 f83c 	bl	80082c0 <_sbrk_r>
 8008248:	6038      	str	r0, [r7, #0]
 800824a:	4629      	mov	r1, r5
 800824c:	4630      	mov	r0, r6
 800824e:	f000 f837 	bl	80082c0 <_sbrk_r>
 8008252:	1c43      	adds	r3, r0, #1
 8008254:	d123      	bne.n	800829e <_malloc_r+0x92>
 8008256:	230c      	movs	r3, #12
 8008258:	4630      	mov	r0, r6
 800825a:	6033      	str	r3, [r6, #0]
 800825c:	f000 f8ca 	bl	80083f4 <__malloc_unlock>
 8008260:	e7e3      	b.n	800822a <_malloc_r+0x1e>
 8008262:	6823      	ldr	r3, [r4, #0]
 8008264:	1b5b      	subs	r3, r3, r5
 8008266:	d417      	bmi.n	8008298 <_malloc_r+0x8c>
 8008268:	2b0b      	cmp	r3, #11
 800826a:	d903      	bls.n	8008274 <_malloc_r+0x68>
 800826c:	6023      	str	r3, [r4, #0]
 800826e:	441c      	add	r4, r3
 8008270:	6025      	str	r5, [r4, #0]
 8008272:	e004      	b.n	800827e <_malloc_r+0x72>
 8008274:	6863      	ldr	r3, [r4, #4]
 8008276:	42a2      	cmp	r2, r4
 8008278:	bf0c      	ite	eq
 800827a:	600b      	streq	r3, [r1, #0]
 800827c:	6053      	strne	r3, [r2, #4]
 800827e:	4630      	mov	r0, r6
 8008280:	f000 f8b8 	bl	80083f4 <__malloc_unlock>
 8008284:	f104 000b 	add.w	r0, r4, #11
 8008288:	1d23      	adds	r3, r4, #4
 800828a:	f020 0007 	bic.w	r0, r0, #7
 800828e:	1ac2      	subs	r2, r0, r3
 8008290:	d0cc      	beq.n	800822c <_malloc_r+0x20>
 8008292:	1a1b      	subs	r3, r3, r0
 8008294:	50a3      	str	r3, [r4, r2]
 8008296:	e7c9      	b.n	800822c <_malloc_r+0x20>
 8008298:	4622      	mov	r2, r4
 800829a:	6864      	ldr	r4, [r4, #4]
 800829c:	e7cc      	b.n	8008238 <_malloc_r+0x2c>
 800829e:	1cc4      	adds	r4, r0, #3
 80082a0:	f024 0403 	bic.w	r4, r4, #3
 80082a4:	42a0      	cmp	r0, r4
 80082a6:	d0e3      	beq.n	8008270 <_malloc_r+0x64>
 80082a8:	1a21      	subs	r1, r4, r0
 80082aa:	4630      	mov	r0, r6
 80082ac:	f000 f808 	bl	80082c0 <_sbrk_r>
 80082b0:	3001      	adds	r0, #1
 80082b2:	d1dd      	bne.n	8008270 <_malloc_r+0x64>
 80082b4:	e7cf      	b.n	8008256 <_malloc_r+0x4a>
 80082b6:	bf00      	nop
 80082b8:	200005a0 	.word	0x200005a0
 80082bc:	200005a4 	.word	0x200005a4

080082c0 <_sbrk_r>:
 80082c0:	b538      	push	{r3, r4, r5, lr}
 80082c2:	2300      	movs	r3, #0
 80082c4:	4d05      	ldr	r5, [pc, #20]	; (80082dc <_sbrk_r+0x1c>)
 80082c6:	4604      	mov	r4, r0
 80082c8:	4608      	mov	r0, r1
 80082ca:	602b      	str	r3, [r5, #0]
 80082cc:	f7fa ffb4 	bl	8003238 <_sbrk>
 80082d0:	1c43      	adds	r3, r0, #1
 80082d2:	d102      	bne.n	80082da <_sbrk_r+0x1a>
 80082d4:	682b      	ldr	r3, [r5, #0]
 80082d6:	b103      	cbz	r3, 80082da <_sbrk_r+0x1a>
 80082d8:	6023      	str	r3, [r4, #0]
 80082da:	bd38      	pop	{r3, r4, r5, pc}
 80082dc:	200009bc 	.word	0x200009bc

080082e0 <siprintf>:
 80082e0:	b40e      	push	{r1, r2, r3}
 80082e2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80082e6:	b500      	push	{lr}
 80082e8:	b09c      	sub	sp, #112	; 0x70
 80082ea:	ab1d      	add	r3, sp, #116	; 0x74
 80082ec:	9002      	str	r0, [sp, #8]
 80082ee:	9006      	str	r0, [sp, #24]
 80082f0:	9107      	str	r1, [sp, #28]
 80082f2:	9104      	str	r1, [sp, #16]
 80082f4:	4808      	ldr	r0, [pc, #32]	; (8008318 <siprintf+0x38>)
 80082f6:	4909      	ldr	r1, [pc, #36]	; (800831c <siprintf+0x3c>)
 80082f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80082fc:	9105      	str	r1, [sp, #20]
 80082fe:	6800      	ldr	r0, [r0, #0]
 8008300:	a902      	add	r1, sp, #8
 8008302:	9301      	str	r3, [sp, #4]
 8008304:	f000 f8d8 	bl	80084b8 <_svfiprintf_r>
 8008308:	2200      	movs	r2, #0
 800830a:	9b02      	ldr	r3, [sp, #8]
 800830c:	701a      	strb	r2, [r3, #0]
 800830e:	b01c      	add	sp, #112	; 0x70
 8008310:	f85d eb04 	ldr.w	lr, [sp], #4
 8008314:	b003      	add	sp, #12
 8008316:	4770      	bx	lr
 8008318:	20000050 	.word	0x20000050
 800831c:	ffff0208 	.word	0xffff0208

08008320 <strcat>:
 8008320:	4602      	mov	r2, r0
 8008322:	b510      	push	{r4, lr}
 8008324:	7814      	ldrb	r4, [r2, #0]
 8008326:	4613      	mov	r3, r2
 8008328:	3201      	adds	r2, #1
 800832a:	2c00      	cmp	r4, #0
 800832c:	d1fa      	bne.n	8008324 <strcat+0x4>
 800832e:	3b01      	subs	r3, #1
 8008330:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008334:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008338:	2a00      	cmp	r2, #0
 800833a:	d1f9      	bne.n	8008330 <strcat+0x10>
 800833c:	bd10      	pop	{r4, pc}

0800833e <strncpy>:
 800833e:	4603      	mov	r3, r0
 8008340:	b510      	push	{r4, lr}
 8008342:	3901      	subs	r1, #1
 8008344:	b132      	cbz	r2, 8008354 <strncpy+0x16>
 8008346:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800834a:	3a01      	subs	r2, #1
 800834c:	f803 4b01 	strb.w	r4, [r3], #1
 8008350:	2c00      	cmp	r4, #0
 8008352:	d1f7      	bne.n	8008344 <strncpy+0x6>
 8008354:	2100      	movs	r1, #0
 8008356:	441a      	add	r2, r3
 8008358:	4293      	cmp	r3, r2
 800835a:	d100      	bne.n	800835e <strncpy+0x20>
 800835c:	bd10      	pop	{r4, pc}
 800835e:	f803 1b01 	strb.w	r1, [r3], #1
 8008362:	e7f9      	b.n	8008358 <strncpy+0x1a>

08008364 <__utoa>:
 8008364:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008366:	b08b      	sub	sp, #44	; 0x2c
 8008368:	4605      	mov	r5, r0
 800836a:	460b      	mov	r3, r1
 800836c:	466e      	mov	r6, sp
 800836e:	4c1d      	ldr	r4, [pc, #116]	; (80083e4 <__utoa+0x80>)
 8008370:	f104 0c20 	add.w	ip, r4, #32
 8008374:	4637      	mov	r7, r6
 8008376:	6820      	ldr	r0, [r4, #0]
 8008378:	6861      	ldr	r1, [r4, #4]
 800837a:	3408      	adds	r4, #8
 800837c:	c703      	stmia	r7!, {r0, r1}
 800837e:	4564      	cmp	r4, ip
 8008380:	463e      	mov	r6, r7
 8008382:	d1f7      	bne.n	8008374 <__utoa+0x10>
 8008384:	7921      	ldrb	r1, [r4, #4]
 8008386:	6820      	ldr	r0, [r4, #0]
 8008388:	7139      	strb	r1, [r7, #4]
 800838a:	1e91      	subs	r1, r2, #2
 800838c:	2922      	cmp	r1, #34	; 0x22
 800838e:	6038      	str	r0, [r7, #0]
 8008390:	f04f 0100 	mov.w	r1, #0
 8008394:	d904      	bls.n	80083a0 <__utoa+0x3c>
 8008396:	7019      	strb	r1, [r3, #0]
 8008398:	460b      	mov	r3, r1
 800839a:	4618      	mov	r0, r3
 800839c:	b00b      	add	sp, #44	; 0x2c
 800839e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80083a0:	1e58      	subs	r0, r3, #1
 80083a2:	4684      	mov	ip, r0
 80083a4:	fbb5 f7f2 	udiv	r7, r5, r2
 80083a8:	fb02 5617 	mls	r6, r2, r7, r5
 80083ac:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 80083b0:	4476      	add	r6, lr
 80083b2:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 80083b6:	460c      	mov	r4, r1
 80083b8:	f80c 6f01 	strb.w	r6, [ip, #1]!
 80083bc:	462e      	mov	r6, r5
 80083be:	42b2      	cmp	r2, r6
 80083c0:	463d      	mov	r5, r7
 80083c2:	f101 0101 	add.w	r1, r1, #1
 80083c6:	d9ed      	bls.n	80083a4 <__utoa+0x40>
 80083c8:	2200      	movs	r2, #0
 80083ca:	545a      	strb	r2, [r3, r1]
 80083cc:	1919      	adds	r1, r3, r4
 80083ce:	1aa5      	subs	r5, r4, r2
 80083d0:	42aa      	cmp	r2, r5
 80083d2:	dae2      	bge.n	800839a <__utoa+0x36>
 80083d4:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 80083d8:	780e      	ldrb	r6, [r1, #0]
 80083da:	3201      	adds	r2, #1
 80083dc:	7006      	strb	r6, [r0, #0]
 80083de:	f801 5901 	strb.w	r5, [r1], #-1
 80083e2:	e7f4      	b.n	80083ce <__utoa+0x6a>
 80083e4:	08009430 	.word	0x08009430

080083e8 <__malloc_lock>:
 80083e8:	4801      	ldr	r0, [pc, #4]	; (80083f0 <__malloc_lock+0x8>)
 80083ea:	f000 bafb 	b.w	80089e4 <__retarget_lock_acquire_recursive>
 80083ee:	bf00      	nop
 80083f0:	200009c4 	.word	0x200009c4

080083f4 <__malloc_unlock>:
 80083f4:	4801      	ldr	r0, [pc, #4]	; (80083fc <__malloc_unlock+0x8>)
 80083f6:	f000 baf6 	b.w	80089e6 <__retarget_lock_release_recursive>
 80083fa:	bf00      	nop
 80083fc:	200009c4 	.word	0x200009c4

08008400 <__ssputs_r>:
 8008400:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008404:	688e      	ldr	r6, [r1, #8]
 8008406:	4682      	mov	sl, r0
 8008408:	429e      	cmp	r6, r3
 800840a:	460c      	mov	r4, r1
 800840c:	4690      	mov	r8, r2
 800840e:	461f      	mov	r7, r3
 8008410:	d838      	bhi.n	8008484 <__ssputs_r+0x84>
 8008412:	898a      	ldrh	r2, [r1, #12]
 8008414:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008418:	d032      	beq.n	8008480 <__ssputs_r+0x80>
 800841a:	6825      	ldr	r5, [r4, #0]
 800841c:	6909      	ldr	r1, [r1, #16]
 800841e:	3301      	adds	r3, #1
 8008420:	eba5 0901 	sub.w	r9, r5, r1
 8008424:	6965      	ldr	r5, [r4, #20]
 8008426:	444b      	add	r3, r9
 8008428:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800842c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008430:	106d      	asrs	r5, r5, #1
 8008432:	429d      	cmp	r5, r3
 8008434:	bf38      	it	cc
 8008436:	461d      	movcc	r5, r3
 8008438:	0553      	lsls	r3, r2, #21
 800843a:	d531      	bpl.n	80084a0 <__ssputs_r+0xa0>
 800843c:	4629      	mov	r1, r5
 800843e:	f7ff fee5 	bl	800820c <_malloc_r>
 8008442:	4606      	mov	r6, r0
 8008444:	b950      	cbnz	r0, 800845c <__ssputs_r+0x5c>
 8008446:	230c      	movs	r3, #12
 8008448:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800844c:	f8ca 3000 	str.w	r3, [sl]
 8008450:	89a3      	ldrh	r3, [r4, #12]
 8008452:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008456:	81a3      	strh	r3, [r4, #12]
 8008458:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800845c:	464a      	mov	r2, r9
 800845e:	6921      	ldr	r1, [r4, #16]
 8008460:	f7ff fe72 	bl	8008148 <memcpy>
 8008464:	89a3      	ldrh	r3, [r4, #12]
 8008466:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800846a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800846e:	81a3      	strh	r3, [r4, #12]
 8008470:	6126      	str	r6, [r4, #16]
 8008472:	444e      	add	r6, r9
 8008474:	6026      	str	r6, [r4, #0]
 8008476:	463e      	mov	r6, r7
 8008478:	6165      	str	r5, [r4, #20]
 800847a:	eba5 0509 	sub.w	r5, r5, r9
 800847e:	60a5      	str	r5, [r4, #8]
 8008480:	42be      	cmp	r6, r7
 8008482:	d900      	bls.n	8008486 <__ssputs_r+0x86>
 8008484:	463e      	mov	r6, r7
 8008486:	4632      	mov	r2, r6
 8008488:	4641      	mov	r1, r8
 800848a:	6820      	ldr	r0, [r4, #0]
 800848c:	f000 faba 	bl	8008a04 <memmove>
 8008490:	68a3      	ldr	r3, [r4, #8]
 8008492:	6822      	ldr	r2, [r4, #0]
 8008494:	1b9b      	subs	r3, r3, r6
 8008496:	4432      	add	r2, r6
 8008498:	2000      	movs	r0, #0
 800849a:	60a3      	str	r3, [r4, #8]
 800849c:	6022      	str	r2, [r4, #0]
 800849e:	e7db      	b.n	8008458 <__ssputs_r+0x58>
 80084a0:	462a      	mov	r2, r5
 80084a2:	f000 fac9 	bl	8008a38 <_realloc_r>
 80084a6:	4606      	mov	r6, r0
 80084a8:	2800      	cmp	r0, #0
 80084aa:	d1e1      	bne.n	8008470 <__ssputs_r+0x70>
 80084ac:	4650      	mov	r0, sl
 80084ae:	6921      	ldr	r1, [r4, #16]
 80084b0:	f7ff fe60 	bl	8008174 <_free_r>
 80084b4:	e7c7      	b.n	8008446 <__ssputs_r+0x46>
	...

080084b8 <_svfiprintf_r>:
 80084b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084bc:	4698      	mov	r8, r3
 80084be:	898b      	ldrh	r3, [r1, #12]
 80084c0:	4607      	mov	r7, r0
 80084c2:	061b      	lsls	r3, r3, #24
 80084c4:	460d      	mov	r5, r1
 80084c6:	4614      	mov	r4, r2
 80084c8:	b09d      	sub	sp, #116	; 0x74
 80084ca:	d50e      	bpl.n	80084ea <_svfiprintf_r+0x32>
 80084cc:	690b      	ldr	r3, [r1, #16]
 80084ce:	b963      	cbnz	r3, 80084ea <_svfiprintf_r+0x32>
 80084d0:	2140      	movs	r1, #64	; 0x40
 80084d2:	f7ff fe9b 	bl	800820c <_malloc_r>
 80084d6:	6028      	str	r0, [r5, #0]
 80084d8:	6128      	str	r0, [r5, #16]
 80084da:	b920      	cbnz	r0, 80084e6 <_svfiprintf_r+0x2e>
 80084dc:	230c      	movs	r3, #12
 80084de:	603b      	str	r3, [r7, #0]
 80084e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80084e4:	e0d1      	b.n	800868a <_svfiprintf_r+0x1d2>
 80084e6:	2340      	movs	r3, #64	; 0x40
 80084e8:	616b      	str	r3, [r5, #20]
 80084ea:	2300      	movs	r3, #0
 80084ec:	9309      	str	r3, [sp, #36]	; 0x24
 80084ee:	2320      	movs	r3, #32
 80084f0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80084f4:	2330      	movs	r3, #48	; 0x30
 80084f6:	f04f 0901 	mov.w	r9, #1
 80084fa:	f8cd 800c 	str.w	r8, [sp, #12]
 80084fe:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80086a4 <_svfiprintf_r+0x1ec>
 8008502:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008506:	4623      	mov	r3, r4
 8008508:	469a      	mov	sl, r3
 800850a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800850e:	b10a      	cbz	r2, 8008514 <_svfiprintf_r+0x5c>
 8008510:	2a25      	cmp	r2, #37	; 0x25
 8008512:	d1f9      	bne.n	8008508 <_svfiprintf_r+0x50>
 8008514:	ebba 0b04 	subs.w	fp, sl, r4
 8008518:	d00b      	beq.n	8008532 <_svfiprintf_r+0x7a>
 800851a:	465b      	mov	r3, fp
 800851c:	4622      	mov	r2, r4
 800851e:	4629      	mov	r1, r5
 8008520:	4638      	mov	r0, r7
 8008522:	f7ff ff6d 	bl	8008400 <__ssputs_r>
 8008526:	3001      	adds	r0, #1
 8008528:	f000 80aa 	beq.w	8008680 <_svfiprintf_r+0x1c8>
 800852c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800852e:	445a      	add	r2, fp
 8008530:	9209      	str	r2, [sp, #36]	; 0x24
 8008532:	f89a 3000 	ldrb.w	r3, [sl]
 8008536:	2b00      	cmp	r3, #0
 8008538:	f000 80a2 	beq.w	8008680 <_svfiprintf_r+0x1c8>
 800853c:	2300      	movs	r3, #0
 800853e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008542:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008546:	f10a 0a01 	add.w	sl, sl, #1
 800854a:	9304      	str	r3, [sp, #16]
 800854c:	9307      	str	r3, [sp, #28]
 800854e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008552:	931a      	str	r3, [sp, #104]	; 0x68
 8008554:	4654      	mov	r4, sl
 8008556:	2205      	movs	r2, #5
 8008558:	f814 1b01 	ldrb.w	r1, [r4], #1
 800855c:	4851      	ldr	r0, [pc, #324]	; (80086a4 <_svfiprintf_r+0x1ec>)
 800855e:	f000 fa43 	bl	80089e8 <memchr>
 8008562:	9a04      	ldr	r2, [sp, #16]
 8008564:	b9d8      	cbnz	r0, 800859e <_svfiprintf_r+0xe6>
 8008566:	06d0      	lsls	r0, r2, #27
 8008568:	bf44      	itt	mi
 800856a:	2320      	movmi	r3, #32
 800856c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008570:	0711      	lsls	r1, r2, #28
 8008572:	bf44      	itt	mi
 8008574:	232b      	movmi	r3, #43	; 0x2b
 8008576:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800857a:	f89a 3000 	ldrb.w	r3, [sl]
 800857e:	2b2a      	cmp	r3, #42	; 0x2a
 8008580:	d015      	beq.n	80085ae <_svfiprintf_r+0xf6>
 8008582:	4654      	mov	r4, sl
 8008584:	2000      	movs	r0, #0
 8008586:	f04f 0c0a 	mov.w	ip, #10
 800858a:	9a07      	ldr	r2, [sp, #28]
 800858c:	4621      	mov	r1, r4
 800858e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008592:	3b30      	subs	r3, #48	; 0x30
 8008594:	2b09      	cmp	r3, #9
 8008596:	d94e      	bls.n	8008636 <_svfiprintf_r+0x17e>
 8008598:	b1b0      	cbz	r0, 80085c8 <_svfiprintf_r+0x110>
 800859a:	9207      	str	r2, [sp, #28]
 800859c:	e014      	b.n	80085c8 <_svfiprintf_r+0x110>
 800859e:	eba0 0308 	sub.w	r3, r0, r8
 80085a2:	fa09 f303 	lsl.w	r3, r9, r3
 80085a6:	4313      	orrs	r3, r2
 80085a8:	46a2      	mov	sl, r4
 80085aa:	9304      	str	r3, [sp, #16]
 80085ac:	e7d2      	b.n	8008554 <_svfiprintf_r+0x9c>
 80085ae:	9b03      	ldr	r3, [sp, #12]
 80085b0:	1d19      	adds	r1, r3, #4
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	9103      	str	r1, [sp, #12]
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	bfbb      	ittet	lt
 80085ba:	425b      	neglt	r3, r3
 80085bc:	f042 0202 	orrlt.w	r2, r2, #2
 80085c0:	9307      	strge	r3, [sp, #28]
 80085c2:	9307      	strlt	r3, [sp, #28]
 80085c4:	bfb8      	it	lt
 80085c6:	9204      	strlt	r2, [sp, #16]
 80085c8:	7823      	ldrb	r3, [r4, #0]
 80085ca:	2b2e      	cmp	r3, #46	; 0x2e
 80085cc:	d10c      	bne.n	80085e8 <_svfiprintf_r+0x130>
 80085ce:	7863      	ldrb	r3, [r4, #1]
 80085d0:	2b2a      	cmp	r3, #42	; 0x2a
 80085d2:	d135      	bne.n	8008640 <_svfiprintf_r+0x188>
 80085d4:	9b03      	ldr	r3, [sp, #12]
 80085d6:	3402      	adds	r4, #2
 80085d8:	1d1a      	adds	r2, r3, #4
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	9203      	str	r2, [sp, #12]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	bfb8      	it	lt
 80085e2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80085e6:	9305      	str	r3, [sp, #20]
 80085e8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80086b4 <_svfiprintf_r+0x1fc>
 80085ec:	2203      	movs	r2, #3
 80085ee:	4650      	mov	r0, sl
 80085f0:	7821      	ldrb	r1, [r4, #0]
 80085f2:	f000 f9f9 	bl	80089e8 <memchr>
 80085f6:	b140      	cbz	r0, 800860a <_svfiprintf_r+0x152>
 80085f8:	2340      	movs	r3, #64	; 0x40
 80085fa:	eba0 000a 	sub.w	r0, r0, sl
 80085fe:	fa03 f000 	lsl.w	r0, r3, r0
 8008602:	9b04      	ldr	r3, [sp, #16]
 8008604:	3401      	adds	r4, #1
 8008606:	4303      	orrs	r3, r0
 8008608:	9304      	str	r3, [sp, #16]
 800860a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800860e:	2206      	movs	r2, #6
 8008610:	4825      	ldr	r0, [pc, #148]	; (80086a8 <_svfiprintf_r+0x1f0>)
 8008612:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008616:	f000 f9e7 	bl	80089e8 <memchr>
 800861a:	2800      	cmp	r0, #0
 800861c:	d038      	beq.n	8008690 <_svfiprintf_r+0x1d8>
 800861e:	4b23      	ldr	r3, [pc, #140]	; (80086ac <_svfiprintf_r+0x1f4>)
 8008620:	bb1b      	cbnz	r3, 800866a <_svfiprintf_r+0x1b2>
 8008622:	9b03      	ldr	r3, [sp, #12]
 8008624:	3307      	adds	r3, #7
 8008626:	f023 0307 	bic.w	r3, r3, #7
 800862a:	3308      	adds	r3, #8
 800862c:	9303      	str	r3, [sp, #12]
 800862e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008630:	4433      	add	r3, r6
 8008632:	9309      	str	r3, [sp, #36]	; 0x24
 8008634:	e767      	b.n	8008506 <_svfiprintf_r+0x4e>
 8008636:	460c      	mov	r4, r1
 8008638:	2001      	movs	r0, #1
 800863a:	fb0c 3202 	mla	r2, ip, r2, r3
 800863e:	e7a5      	b.n	800858c <_svfiprintf_r+0xd4>
 8008640:	2300      	movs	r3, #0
 8008642:	f04f 0c0a 	mov.w	ip, #10
 8008646:	4619      	mov	r1, r3
 8008648:	3401      	adds	r4, #1
 800864a:	9305      	str	r3, [sp, #20]
 800864c:	4620      	mov	r0, r4
 800864e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008652:	3a30      	subs	r2, #48	; 0x30
 8008654:	2a09      	cmp	r2, #9
 8008656:	d903      	bls.n	8008660 <_svfiprintf_r+0x1a8>
 8008658:	2b00      	cmp	r3, #0
 800865a:	d0c5      	beq.n	80085e8 <_svfiprintf_r+0x130>
 800865c:	9105      	str	r1, [sp, #20]
 800865e:	e7c3      	b.n	80085e8 <_svfiprintf_r+0x130>
 8008660:	4604      	mov	r4, r0
 8008662:	2301      	movs	r3, #1
 8008664:	fb0c 2101 	mla	r1, ip, r1, r2
 8008668:	e7f0      	b.n	800864c <_svfiprintf_r+0x194>
 800866a:	ab03      	add	r3, sp, #12
 800866c:	9300      	str	r3, [sp, #0]
 800866e:	462a      	mov	r2, r5
 8008670:	4638      	mov	r0, r7
 8008672:	4b0f      	ldr	r3, [pc, #60]	; (80086b0 <_svfiprintf_r+0x1f8>)
 8008674:	a904      	add	r1, sp, #16
 8008676:	f3af 8000 	nop.w
 800867a:	1c42      	adds	r2, r0, #1
 800867c:	4606      	mov	r6, r0
 800867e:	d1d6      	bne.n	800862e <_svfiprintf_r+0x176>
 8008680:	89ab      	ldrh	r3, [r5, #12]
 8008682:	065b      	lsls	r3, r3, #25
 8008684:	f53f af2c 	bmi.w	80084e0 <_svfiprintf_r+0x28>
 8008688:	9809      	ldr	r0, [sp, #36]	; 0x24
 800868a:	b01d      	add	sp, #116	; 0x74
 800868c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008690:	ab03      	add	r3, sp, #12
 8008692:	9300      	str	r3, [sp, #0]
 8008694:	462a      	mov	r2, r5
 8008696:	4638      	mov	r0, r7
 8008698:	4b05      	ldr	r3, [pc, #20]	; (80086b0 <_svfiprintf_r+0x1f8>)
 800869a:	a904      	add	r1, sp, #16
 800869c:	f000 f87c 	bl	8008798 <_printf_i>
 80086a0:	e7eb      	b.n	800867a <_svfiprintf_r+0x1c2>
 80086a2:	bf00      	nop
 80086a4:	08009455 	.word	0x08009455
 80086a8:	0800945f 	.word	0x0800945f
 80086ac:	00000000 	.word	0x00000000
 80086b0:	08008401 	.word	0x08008401
 80086b4:	0800945b 	.word	0x0800945b

080086b8 <_printf_common>:
 80086b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086bc:	4616      	mov	r6, r2
 80086be:	4699      	mov	r9, r3
 80086c0:	688a      	ldr	r2, [r1, #8]
 80086c2:	690b      	ldr	r3, [r1, #16]
 80086c4:	4607      	mov	r7, r0
 80086c6:	4293      	cmp	r3, r2
 80086c8:	bfb8      	it	lt
 80086ca:	4613      	movlt	r3, r2
 80086cc:	6033      	str	r3, [r6, #0]
 80086ce:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80086d2:	460c      	mov	r4, r1
 80086d4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80086d8:	b10a      	cbz	r2, 80086de <_printf_common+0x26>
 80086da:	3301      	adds	r3, #1
 80086dc:	6033      	str	r3, [r6, #0]
 80086de:	6823      	ldr	r3, [r4, #0]
 80086e0:	0699      	lsls	r1, r3, #26
 80086e2:	bf42      	ittt	mi
 80086e4:	6833      	ldrmi	r3, [r6, #0]
 80086e6:	3302      	addmi	r3, #2
 80086e8:	6033      	strmi	r3, [r6, #0]
 80086ea:	6825      	ldr	r5, [r4, #0]
 80086ec:	f015 0506 	ands.w	r5, r5, #6
 80086f0:	d106      	bne.n	8008700 <_printf_common+0x48>
 80086f2:	f104 0a19 	add.w	sl, r4, #25
 80086f6:	68e3      	ldr	r3, [r4, #12]
 80086f8:	6832      	ldr	r2, [r6, #0]
 80086fa:	1a9b      	subs	r3, r3, r2
 80086fc:	42ab      	cmp	r3, r5
 80086fe:	dc28      	bgt.n	8008752 <_printf_common+0x9a>
 8008700:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008704:	1e13      	subs	r3, r2, #0
 8008706:	6822      	ldr	r2, [r4, #0]
 8008708:	bf18      	it	ne
 800870a:	2301      	movne	r3, #1
 800870c:	0692      	lsls	r2, r2, #26
 800870e:	d42d      	bmi.n	800876c <_printf_common+0xb4>
 8008710:	4649      	mov	r1, r9
 8008712:	4638      	mov	r0, r7
 8008714:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008718:	47c0      	blx	r8
 800871a:	3001      	adds	r0, #1
 800871c:	d020      	beq.n	8008760 <_printf_common+0xa8>
 800871e:	6823      	ldr	r3, [r4, #0]
 8008720:	68e5      	ldr	r5, [r4, #12]
 8008722:	f003 0306 	and.w	r3, r3, #6
 8008726:	2b04      	cmp	r3, #4
 8008728:	bf18      	it	ne
 800872a:	2500      	movne	r5, #0
 800872c:	6832      	ldr	r2, [r6, #0]
 800872e:	f04f 0600 	mov.w	r6, #0
 8008732:	68a3      	ldr	r3, [r4, #8]
 8008734:	bf08      	it	eq
 8008736:	1aad      	subeq	r5, r5, r2
 8008738:	6922      	ldr	r2, [r4, #16]
 800873a:	bf08      	it	eq
 800873c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008740:	4293      	cmp	r3, r2
 8008742:	bfc4      	itt	gt
 8008744:	1a9b      	subgt	r3, r3, r2
 8008746:	18ed      	addgt	r5, r5, r3
 8008748:	341a      	adds	r4, #26
 800874a:	42b5      	cmp	r5, r6
 800874c:	d11a      	bne.n	8008784 <_printf_common+0xcc>
 800874e:	2000      	movs	r0, #0
 8008750:	e008      	b.n	8008764 <_printf_common+0xac>
 8008752:	2301      	movs	r3, #1
 8008754:	4652      	mov	r2, sl
 8008756:	4649      	mov	r1, r9
 8008758:	4638      	mov	r0, r7
 800875a:	47c0      	blx	r8
 800875c:	3001      	adds	r0, #1
 800875e:	d103      	bne.n	8008768 <_printf_common+0xb0>
 8008760:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008764:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008768:	3501      	adds	r5, #1
 800876a:	e7c4      	b.n	80086f6 <_printf_common+0x3e>
 800876c:	2030      	movs	r0, #48	; 0x30
 800876e:	18e1      	adds	r1, r4, r3
 8008770:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008774:	1c5a      	adds	r2, r3, #1
 8008776:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800877a:	4422      	add	r2, r4
 800877c:	3302      	adds	r3, #2
 800877e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008782:	e7c5      	b.n	8008710 <_printf_common+0x58>
 8008784:	2301      	movs	r3, #1
 8008786:	4622      	mov	r2, r4
 8008788:	4649      	mov	r1, r9
 800878a:	4638      	mov	r0, r7
 800878c:	47c0      	blx	r8
 800878e:	3001      	adds	r0, #1
 8008790:	d0e6      	beq.n	8008760 <_printf_common+0xa8>
 8008792:	3601      	adds	r6, #1
 8008794:	e7d9      	b.n	800874a <_printf_common+0x92>
	...

08008798 <_printf_i>:
 8008798:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800879c:	460c      	mov	r4, r1
 800879e:	7e27      	ldrb	r7, [r4, #24]
 80087a0:	4691      	mov	r9, r2
 80087a2:	2f78      	cmp	r7, #120	; 0x78
 80087a4:	4680      	mov	r8, r0
 80087a6:	469a      	mov	sl, r3
 80087a8:	990c      	ldr	r1, [sp, #48]	; 0x30
 80087aa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80087ae:	d807      	bhi.n	80087c0 <_printf_i+0x28>
 80087b0:	2f62      	cmp	r7, #98	; 0x62
 80087b2:	d80a      	bhi.n	80087ca <_printf_i+0x32>
 80087b4:	2f00      	cmp	r7, #0
 80087b6:	f000 80d9 	beq.w	800896c <_printf_i+0x1d4>
 80087ba:	2f58      	cmp	r7, #88	; 0x58
 80087bc:	f000 80a4 	beq.w	8008908 <_printf_i+0x170>
 80087c0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80087c4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80087c8:	e03a      	b.n	8008840 <_printf_i+0xa8>
 80087ca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80087ce:	2b15      	cmp	r3, #21
 80087d0:	d8f6      	bhi.n	80087c0 <_printf_i+0x28>
 80087d2:	a001      	add	r0, pc, #4	; (adr r0, 80087d8 <_printf_i+0x40>)
 80087d4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80087d8:	08008831 	.word	0x08008831
 80087dc:	08008845 	.word	0x08008845
 80087e0:	080087c1 	.word	0x080087c1
 80087e4:	080087c1 	.word	0x080087c1
 80087e8:	080087c1 	.word	0x080087c1
 80087ec:	080087c1 	.word	0x080087c1
 80087f0:	08008845 	.word	0x08008845
 80087f4:	080087c1 	.word	0x080087c1
 80087f8:	080087c1 	.word	0x080087c1
 80087fc:	080087c1 	.word	0x080087c1
 8008800:	080087c1 	.word	0x080087c1
 8008804:	08008953 	.word	0x08008953
 8008808:	08008875 	.word	0x08008875
 800880c:	08008935 	.word	0x08008935
 8008810:	080087c1 	.word	0x080087c1
 8008814:	080087c1 	.word	0x080087c1
 8008818:	08008975 	.word	0x08008975
 800881c:	080087c1 	.word	0x080087c1
 8008820:	08008875 	.word	0x08008875
 8008824:	080087c1 	.word	0x080087c1
 8008828:	080087c1 	.word	0x080087c1
 800882c:	0800893d 	.word	0x0800893d
 8008830:	680b      	ldr	r3, [r1, #0]
 8008832:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008836:	1d1a      	adds	r2, r3, #4
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	600a      	str	r2, [r1, #0]
 800883c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008840:	2301      	movs	r3, #1
 8008842:	e0a4      	b.n	800898e <_printf_i+0x1f6>
 8008844:	6825      	ldr	r5, [r4, #0]
 8008846:	6808      	ldr	r0, [r1, #0]
 8008848:	062e      	lsls	r6, r5, #24
 800884a:	f100 0304 	add.w	r3, r0, #4
 800884e:	d50a      	bpl.n	8008866 <_printf_i+0xce>
 8008850:	6805      	ldr	r5, [r0, #0]
 8008852:	600b      	str	r3, [r1, #0]
 8008854:	2d00      	cmp	r5, #0
 8008856:	da03      	bge.n	8008860 <_printf_i+0xc8>
 8008858:	232d      	movs	r3, #45	; 0x2d
 800885a:	426d      	negs	r5, r5
 800885c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008860:	230a      	movs	r3, #10
 8008862:	485e      	ldr	r0, [pc, #376]	; (80089dc <_printf_i+0x244>)
 8008864:	e019      	b.n	800889a <_printf_i+0x102>
 8008866:	f015 0f40 	tst.w	r5, #64	; 0x40
 800886a:	6805      	ldr	r5, [r0, #0]
 800886c:	600b      	str	r3, [r1, #0]
 800886e:	bf18      	it	ne
 8008870:	b22d      	sxthne	r5, r5
 8008872:	e7ef      	b.n	8008854 <_printf_i+0xbc>
 8008874:	680b      	ldr	r3, [r1, #0]
 8008876:	6825      	ldr	r5, [r4, #0]
 8008878:	1d18      	adds	r0, r3, #4
 800887a:	6008      	str	r0, [r1, #0]
 800887c:	0628      	lsls	r0, r5, #24
 800887e:	d501      	bpl.n	8008884 <_printf_i+0xec>
 8008880:	681d      	ldr	r5, [r3, #0]
 8008882:	e002      	b.n	800888a <_printf_i+0xf2>
 8008884:	0669      	lsls	r1, r5, #25
 8008886:	d5fb      	bpl.n	8008880 <_printf_i+0xe8>
 8008888:	881d      	ldrh	r5, [r3, #0]
 800888a:	2f6f      	cmp	r7, #111	; 0x6f
 800888c:	bf0c      	ite	eq
 800888e:	2308      	moveq	r3, #8
 8008890:	230a      	movne	r3, #10
 8008892:	4852      	ldr	r0, [pc, #328]	; (80089dc <_printf_i+0x244>)
 8008894:	2100      	movs	r1, #0
 8008896:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800889a:	6866      	ldr	r6, [r4, #4]
 800889c:	2e00      	cmp	r6, #0
 800889e:	bfa8      	it	ge
 80088a0:	6821      	ldrge	r1, [r4, #0]
 80088a2:	60a6      	str	r6, [r4, #8]
 80088a4:	bfa4      	itt	ge
 80088a6:	f021 0104 	bicge.w	r1, r1, #4
 80088aa:	6021      	strge	r1, [r4, #0]
 80088ac:	b90d      	cbnz	r5, 80088b2 <_printf_i+0x11a>
 80088ae:	2e00      	cmp	r6, #0
 80088b0:	d04d      	beq.n	800894e <_printf_i+0x1b6>
 80088b2:	4616      	mov	r6, r2
 80088b4:	fbb5 f1f3 	udiv	r1, r5, r3
 80088b8:	fb03 5711 	mls	r7, r3, r1, r5
 80088bc:	5dc7      	ldrb	r7, [r0, r7]
 80088be:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80088c2:	462f      	mov	r7, r5
 80088c4:	42bb      	cmp	r3, r7
 80088c6:	460d      	mov	r5, r1
 80088c8:	d9f4      	bls.n	80088b4 <_printf_i+0x11c>
 80088ca:	2b08      	cmp	r3, #8
 80088cc:	d10b      	bne.n	80088e6 <_printf_i+0x14e>
 80088ce:	6823      	ldr	r3, [r4, #0]
 80088d0:	07df      	lsls	r7, r3, #31
 80088d2:	d508      	bpl.n	80088e6 <_printf_i+0x14e>
 80088d4:	6923      	ldr	r3, [r4, #16]
 80088d6:	6861      	ldr	r1, [r4, #4]
 80088d8:	4299      	cmp	r1, r3
 80088da:	bfde      	ittt	le
 80088dc:	2330      	movle	r3, #48	; 0x30
 80088de:	f806 3c01 	strble.w	r3, [r6, #-1]
 80088e2:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 80088e6:	1b92      	subs	r2, r2, r6
 80088e8:	6122      	str	r2, [r4, #16]
 80088ea:	464b      	mov	r3, r9
 80088ec:	4621      	mov	r1, r4
 80088ee:	4640      	mov	r0, r8
 80088f0:	f8cd a000 	str.w	sl, [sp]
 80088f4:	aa03      	add	r2, sp, #12
 80088f6:	f7ff fedf 	bl	80086b8 <_printf_common>
 80088fa:	3001      	adds	r0, #1
 80088fc:	d14c      	bne.n	8008998 <_printf_i+0x200>
 80088fe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008902:	b004      	add	sp, #16
 8008904:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008908:	4834      	ldr	r0, [pc, #208]	; (80089dc <_printf_i+0x244>)
 800890a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800890e:	680e      	ldr	r6, [r1, #0]
 8008910:	6823      	ldr	r3, [r4, #0]
 8008912:	f856 5b04 	ldr.w	r5, [r6], #4
 8008916:	061f      	lsls	r7, r3, #24
 8008918:	600e      	str	r6, [r1, #0]
 800891a:	d514      	bpl.n	8008946 <_printf_i+0x1ae>
 800891c:	07d9      	lsls	r1, r3, #31
 800891e:	bf44      	itt	mi
 8008920:	f043 0320 	orrmi.w	r3, r3, #32
 8008924:	6023      	strmi	r3, [r4, #0]
 8008926:	b91d      	cbnz	r5, 8008930 <_printf_i+0x198>
 8008928:	6823      	ldr	r3, [r4, #0]
 800892a:	f023 0320 	bic.w	r3, r3, #32
 800892e:	6023      	str	r3, [r4, #0]
 8008930:	2310      	movs	r3, #16
 8008932:	e7af      	b.n	8008894 <_printf_i+0xfc>
 8008934:	6823      	ldr	r3, [r4, #0]
 8008936:	f043 0320 	orr.w	r3, r3, #32
 800893a:	6023      	str	r3, [r4, #0]
 800893c:	2378      	movs	r3, #120	; 0x78
 800893e:	4828      	ldr	r0, [pc, #160]	; (80089e0 <_printf_i+0x248>)
 8008940:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008944:	e7e3      	b.n	800890e <_printf_i+0x176>
 8008946:	065e      	lsls	r6, r3, #25
 8008948:	bf48      	it	mi
 800894a:	b2ad      	uxthmi	r5, r5
 800894c:	e7e6      	b.n	800891c <_printf_i+0x184>
 800894e:	4616      	mov	r6, r2
 8008950:	e7bb      	b.n	80088ca <_printf_i+0x132>
 8008952:	680b      	ldr	r3, [r1, #0]
 8008954:	6826      	ldr	r6, [r4, #0]
 8008956:	1d1d      	adds	r5, r3, #4
 8008958:	6960      	ldr	r0, [r4, #20]
 800895a:	600d      	str	r5, [r1, #0]
 800895c:	0635      	lsls	r5, r6, #24
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	d501      	bpl.n	8008966 <_printf_i+0x1ce>
 8008962:	6018      	str	r0, [r3, #0]
 8008964:	e002      	b.n	800896c <_printf_i+0x1d4>
 8008966:	0671      	lsls	r1, r6, #25
 8008968:	d5fb      	bpl.n	8008962 <_printf_i+0x1ca>
 800896a:	8018      	strh	r0, [r3, #0]
 800896c:	2300      	movs	r3, #0
 800896e:	4616      	mov	r6, r2
 8008970:	6123      	str	r3, [r4, #16]
 8008972:	e7ba      	b.n	80088ea <_printf_i+0x152>
 8008974:	680b      	ldr	r3, [r1, #0]
 8008976:	1d1a      	adds	r2, r3, #4
 8008978:	600a      	str	r2, [r1, #0]
 800897a:	681e      	ldr	r6, [r3, #0]
 800897c:	2100      	movs	r1, #0
 800897e:	4630      	mov	r0, r6
 8008980:	6862      	ldr	r2, [r4, #4]
 8008982:	f000 f831 	bl	80089e8 <memchr>
 8008986:	b108      	cbz	r0, 800898c <_printf_i+0x1f4>
 8008988:	1b80      	subs	r0, r0, r6
 800898a:	6060      	str	r0, [r4, #4]
 800898c:	6863      	ldr	r3, [r4, #4]
 800898e:	6123      	str	r3, [r4, #16]
 8008990:	2300      	movs	r3, #0
 8008992:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008996:	e7a8      	b.n	80088ea <_printf_i+0x152>
 8008998:	4632      	mov	r2, r6
 800899a:	4649      	mov	r1, r9
 800899c:	4640      	mov	r0, r8
 800899e:	6923      	ldr	r3, [r4, #16]
 80089a0:	47d0      	blx	sl
 80089a2:	3001      	adds	r0, #1
 80089a4:	d0ab      	beq.n	80088fe <_printf_i+0x166>
 80089a6:	6823      	ldr	r3, [r4, #0]
 80089a8:	079b      	lsls	r3, r3, #30
 80089aa:	d413      	bmi.n	80089d4 <_printf_i+0x23c>
 80089ac:	68e0      	ldr	r0, [r4, #12]
 80089ae:	9b03      	ldr	r3, [sp, #12]
 80089b0:	4298      	cmp	r0, r3
 80089b2:	bfb8      	it	lt
 80089b4:	4618      	movlt	r0, r3
 80089b6:	e7a4      	b.n	8008902 <_printf_i+0x16a>
 80089b8:	2301      	movs	r3, #1
 80089ba:	4632      	mov	r2, r6
 80089bc:	4649      	mov	r1, r9
 80089be:	4640      	mov	r0, r8
 80089c0:	47d0      	blx	sl
 80089c2:	3001      	adds	r0, #1
 80089c4:	d09b      	beq.n	80088fe <_printf_i+0x166>
 80089c6:	3501      	adds	r5, #1
 80089c8:	68e3      	ldr	r3, [r4, #12]
 80089ca:	9903      	ldr	r1, [sp, #12]
 80089cc:	1a5b      	subs	r3, r3, r1
 80089ce:	42ab      	cmp	r3, r5
 80089d0:	dcf2      	bgt.n	80089b8 <_printf_i+0x220>
 80089d2:	e7eb      	b.n	80089ac <_printf_i+0x214>
 80089d4:	2500      	movs	r5, #0
 80089d6:	f104 0619 	add.w	r6, r4, #25
 80089da:	e7f5      	b.n	80089c8 <_printf_i+0x230>
 80089dc:	08009466 	.word	0x08009466
 80089e0:	08009477 	.word	0x08009477

080089e4 <__retarget_lock_acquire_recursive>:
 80089e4:	4770      	bx	lr

080089e6 <__retarget_lock_release_recursive>:
 80089e6:	4770      	bx	lr

080089e8 <memchr>:
 80089e8:	4603      	mov	r3, r0
 80089ea:	b510      	push	{r4, lr}
 80089ec:	b2c9      	uxtb	r1, r1
 80089ee:	4402      	add	r2, r0
 80089f0:	4293      	cmp	r3, r2
 80089f2:	4618      	mov	r0, r3
 80089f4:	d101      	bne.n	80089fa <memchr+0x12>
 80089f6:	2000      	movs	r0, #0
 80089f8:	e003      	b.n	8008a02 <memchr+0x1a>
 80089fa:	7804      	ldrb	r4, [r0, #0]
 80089fc:	3301      	adds	r3, #1
 80089fe:	428c      	cmp	r4, r1
 8008a00:	d1f6      	bne.n	80089f0 <memchr+0x8>
 8008a02:	bd10      	pop	{r4, pc}

08008a04 <memmove>:
 8008a04:	4288      	cmp	r0, r1
 8008a06:	b510      	push	{r4, lr}
 8008a08:	eb01 0402 	add.w	r4, r1, r2
 8008a0c:	d902      	bls.n	8008a14 <memmove+0x10>
 8008a0e:	4284      	cmp	r4, r0
 8008a10:	4623      	mov	r3, r4
 8008a12:	d807      	bhi.n	8008a24 <memmove+0x20>
 8008a14:	1e43      	subs	r3, r0, #1
 8008a16:	42a1      	cmp	r1, r4
 8008a18:	d008      	beq.n	8008a2c <memmove+0x28>
 8008a1a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008a1e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008a22:	e7f8      	b.n	8008a16 <memmove+0x12>
 8008a24:	4601      	mov	r1, r0
 8008a26:	4402      	add	r2, r0
 8008a28:	428a      	cmp	r2, r1
 8008a2a:	d100      	bne.n	8008a2e <memmove+0x2a>
 8008a2c:	bd10      	pop	{r4, pc}
 8008a2e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008a32:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008a36:	e7f7      	b.n	8008a28 <memmove+0x24>

08008a38 <_realloc_r>:
 8008a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a3a:	4607      	mov	r7, r0
 8008a3c:	4614      	mov	r4, r2
 8008a3e:	460e      	mov	r6, r1
 8008a40:	b921      	cbnz	r1, 8008a4c <_realloc_r+0x14>
 8008a42:	4611      	mov	r1, r2
 8008a44:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008a48:	f7ff bbe0 	b.w	800820c <_malloc_r>
 8008a4c:	b922      	cbnz	r2, 8008a58 <_realloc_r+0x20>
 8008a4e:	f7ff fb91 	bl	8008174 <_free_r>
 8008a52:	4625      	mov	r5, r4
 8008a54:	4628      	mov	r0, r5
 8008a56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a58:	f000 f814 	bl	8008a84 <_malloc_usable_size_r>
 8008a5c:	42a0      	cmp	r0, r4
 8008a5e:	d20f      	bcs.n	8008a80 <_realloc_r+0x48>
 8008a60:	4621      	mov	r1, r4
 8008a62:	4638      	mov	r0, r7
 8008a64:	f7ff fbd2 	bl	800820c <_malloc_r>
 8008a68:	4605      	mov	r5, r0
 8008a6a:	2800      	cmp	r0, #0
 8008a6c:	d0f2      	beq.n	8008a54 <_realloc_r+0x1c>
 8008a6e:	4631      	mov	r1, r6
 8008a70:	4622      	mov	r2, r4
 8008a72:	f7ff fb69 	bl	8008148 <memcpy>
 8008a76:	4631      	mov	r1, r6
 8008a78:	4638      	mov	r0, r7
 8008a7a:	f7ff fb7b 	bl	8008174 <_free_r>
 8008a7e:	e7e9      	b.n	8008a54 <_realloc_r+0x1c>
 8008a80:	4635      	mov	r5, r6
 8008a82:	e7e7      	b.n	8008a54 <_realloc_r+0x1c>

08008a84 <_malloc_usable_size_r>:
 8008a84:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a88:	1f18      	subs	r0, r3, #4
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	bfbc      	itt	lt
 8008a8e:	580b      	ldrlt	r3, [r1, r0]
 8008a90:	18c0      	addlt	r0, r0, r3
 8008a92:	4770      	bx	lr

08008a94 <_init>:
 8008a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a96:	bf00      	nop
 8008a98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a9a:	bc08      	pop	{r3}
 8008a9c:	469e      	mov	lr, r3
 8008a9e:	4770      	bx	lr

08008aa0 <_fini>:
 8008aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008aa2:	bf00      	nop
 8008aa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008aa6:	bc08      	pop	{r3}
 8008aa8:	469e      	mov	lr, r3
 8008aaa:	4770      	bx	lr
