(S (S (NP (EX There)) (VP (VBZ is) (NP (NP (DT a) (JJ large) (NN body)) (PP (IN of) (NP (NP (NN legacy) (JJ scientific) (NN code)) (VP (VBN written) (PP (IN in) (NP (NP (NP (NNS languages)) (PP (IN like) (NP (NNP Fortran)))) (SBAR (WHNP (WDT that)) (S (VP (VBZ is) (RB not) (VP (VBN optimised) (S (VP (TO to) (VP (VB get) (NP (DT the) (JJS best) (NN performance)) (ADVP (IN out) (PP (IN of) (NP (JJ heterogeneous) (NN acceleration) (NNS devices)))) (PP (IN like) (NP (NNS GPUs) (CC and) (NNS FPGAs)))))))))))))))))) (, ,) (CC and) (S (S (ADVP (RB manually)) (VP (VBG porting) (NP (JJ such) (NN code)) (PP (IN into) (NP (JJ parallel) (NNS languages))))) (NP (NP (NNS frameworks)) (PP (IN like) (NP (NNP OpenCL)))) (VP (VBZ requires) (NP (JJ considerable) (NN effort)))) (. .))
(S (NP (PRP We)) (VP (VBP are) (VP (VBG working) (PP (IN towards) (S (VP (VBG developing) (NP (DT a) (NN turn) (HYPH -) (NN key))))) (, ,) (S (VP (NN self) (HYPH -) (VBG optimising) (NP (NN compiler)) (PP (IN for) (S (VP (VBG accelerating) (NP (NP (JJ scientific) (NNS applications)) (, ,) (SBAR (WHNP (WDT that)) (S (VP (MD can) (ADVP (RB automatically)) (VP (VB transform) (NP (NN legacy) (NN code)) (PP (IN into) (NP (NP (DT a) (NN solution)) (PP (IN for) (NP (JJ heterogeneous) (NNS targets))))))))))))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (NP (PRP we)) (VP (VP (VBP focus) (PP (IN on) (NP (NP (NNS FPGAs)) (PP (IN as) (NP (DT the) (NN acceleration) (NNS devices)))))) (, ,) (CC and) (VP (VB carry) (PRT (RP out)) (NP (PRP$ our) (NN discussion)) (PP (IN in) (NP (NP (DT the) (NN context)) (PP (IN of) (NP (DT the) (NNP OpenCL) (NN programming) (NN framework))))))) (. .))
(S (NP (PRP We)) (VP (VBP show) (NP (DT a) (NN route)) (PP (IN to) (NP (NP (JJ automatic) (NN creation)) (PP (IN of) (NP (NP (NNS kernels)) (SBAR (WHNP (WDT which)) (S (VP (VBP are) (VP (VBN optimised) (PP (IN for) (NP (NN execution))) (PP (IN in) (NP (NP (DT a) (`` ") (NN streaming) ('' ") (NN fashion)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBZ gives) (NP (JJ optimal) (NN performance)) (PP (IN on) (NP (NNS FPGAs))))))))))))))))) (. .))
(S (NP (PRP$ Our) (NNS results)) (VP (VBP show) (NP (NP (NP (JJR better) (NN FPGA) (NN performance)) (PP (IN against) (NP (DT a) (NN baseline) (NN CPU) (NN implementation)))) (, ,) (CC and) (NP (JJR better) (NML (NML (NML (NN energy) (HYPH -) (NN efficiency)) (PP (IN against) (NP (DT both) (NN CPU)))) (CC and) (NML (NN GPU))) (NNS implementations)))) (. .))
