{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 26 02:34:37 2015 " "Info: Processing started: Thu Mar 26 02:34:37 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Video_MIPS -c Video_MIPS " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Video_MIPS -c Video_MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "Video_MIPS EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"Video_MIPS\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "video_PLL:video_PLL_inst\|altpll:altpll_component\|pll Cyclone II " "Info: Implemented PLL \"video_PLL:video_PLL_inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "Implemented PLL \"%1!s!\" as %2!s! PLL type" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 518 3 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock  " "Info: Automatically promoted node clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux32~1429 " "Info: Destination node Mux32~1429" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 753 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux32~1429 } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux32~1429 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock~5 " "Info: Destination node clock~5" {  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 322 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock~5 } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock~5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 322 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_SYNC:SYNC\|vert_sync_out  " "Info: Automatically promoted node VGA_SYNC:SYNC\|vert_sync_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Vsync " "Info: Destination node VGA_Vsync" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { VGA_Vsync } } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_Vsync" } } } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 109 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Vsync } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Vsync } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "VGA_SYNC.VHD" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/VGA_SYNC.VHD" 12 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:SYNC|vert_sync_out } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:SYNC|vert_sync_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset  " "Info: Automatically promoted node reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:LCD\|LCD_E " "Info: Destination node LCD_Display:LCD\|LCD_E" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 44 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|LCD_E } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|LCD_E } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:LCD\|LCD_RW_INT " "Info: Destination node LCD_Display:LCD\|LCD_RW_INT" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 249 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|LCD_RW_INT } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|LCD_RW_INT } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:LCD\|LCD_RS " "Info: Destination node LCD_Display:LCD\|LCD_RS" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 44 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|LCD_RS } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|LCD_RS } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:LCD\|state.print_string " "Info: Destination node LCD_Display:LCD\|state.print_string" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|state.print_string } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|state.print_string } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:LCD\|next_command.display_off~7 " "Info: Destination node LCD_Display:LCD\|next_command.display_off~7" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|next_command.display_off~7 } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|next_command.display_off~7 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:LCD\|next_command.print_string " "Info: Destination node LCD_Display:LCD\|next_command.print_string" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|next_command.print_string } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|next_command.print_string } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:LCD\|state.reset1~603 " "Info: Destination node LCD_Display:LCD\|state.reset1~603" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|state.reset1~603 } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|state.reset1~603 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:LCD\|state.reset1~604 " "Info: Destination node LCD_Display:LCD\|state.reset1~604" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 56 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|state.reset1~604 } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|state.reset1~604 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:LCD\|CLK_400HZ_Enable~72 " "Info: Destination node LCD_Display:LCD\|CLK_400HZ_Enable~72" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 62 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|CLK_400HZ_Enable~72 } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|CLK_400HZ_Enable~72 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:LCD\|DATA_BUS_VALUE\[0\] " "Info: Destination node LCD_Display:LCD\|DATA_BUS_VALUE\[0\]" {  } { { "lcd_display.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/lcd_display.vhd" 249 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|DATA_BUS_VALUE[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:LCD|DATA_BUS_VALUE[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 322 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "video_PLL:video_PLL_inst\|altpll:altpll_component\|pll clk\[0\] Video_clock_out " "Warning: PLL \"video_PLL:video_PLL_inst\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"Video_clock_out\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } } { "video_PLL.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/video_PLL.vhd" 86 0 0 } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 659 0 0 } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 110 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.748 ns register register " "Info: Estimated most critical path is register to register delay of 5.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns operandfetch:ID\|register_array\[16\]\[2\] 1 REG LAB_X33_Y17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X33_Y17; Fanout = 2; REG Node = 'operandfetch:ID\|register_array\[16\]\[2\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { operandfetch:ID|register_array[16][2] } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.420 ns) 0.623 ns operandfetch:ID\|Read_Data_2_p~1722 2 COMB LAB_X33_Y17 1 " "Info: 2: + IC(0.203 ns) + CELL(0.420 ns) = 0.623 ns; Loc. = LAB_X33_Y17; Fanout = 1; COMB Node = 'operandfetch:ID\|Read_Data_2_p~1722'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.623 ns" { operandfetch:ID|register_array[16][2] operandfetch:ID|Read_Data_2_p~1722 } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.437 ns) 2.448 ns operandfetch:ID\|Read_Data_2_p~1723 3 COMB LAB_X42_Y14 1 " "Info: 3: + IC(1.388 ns) + CELL(0.437 ns) = 2.448 ns; Loc. = LAB_X42_Y14; Fanout = 1; COMB Node = 'operandfetch:ID\|Read_Data_2_p~1723'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.825 ns" { operandfetch:ID|Read_Data_2_p~1722 operandfetch:ID|Read_Data_2_p~1723 } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.150 ns) 3.776 ns operandfetch:ID\|Read_Data_2_p~1724 4 COMB LAB_X40_Y18 1 " "Info: 4: + IC(1.178 ns) + CELL(0.150 ns) = 3.776 ns; Loc. = LAB_X40_Y18; Fanout = 1; COMB Node = 'operandfetch:ID\|Read_Data_2_p~1724'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.328 ns" { operandfetch:ID|Read_Data_2_p~1723 operandfetch:ID|Read_Data_2_p~1724 } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.271 ns) 5.099 ns operandfetch:ID\|Read_Data_2_p~1727 5 COMB LAB_X37_Y15 1 " "Info: 5: + IC(1.052 ns) + CELL(0.271 ns) = 5.099 ns; Loc. = LAB_X37_Y15; Fanout = 1; COMB Node = 'operandfetch:ID\|Read_Data_2_p~1727'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.323 ns" { operandfetch:ID|Read_Data_2_p~1724 operandfetch:ID|Read_Data_2_p~1727 } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 5.664 ns operandfetch:ID\|Read_Data_2_p~1728 6 COMB LAB_X37_Y15 1 " "Info: 6: + IC(0.145 ns) + CELL(0.420 ns) = 5.664 ns; Loc. = LAB_X37_Y15; Fanout = 1; COMB Node = 'operandfetch:ID\|Read_Data_2_p~1728'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.565 ns" { operandfetch:ID|Read_Data_2_p~1727 operandfetch:ID|Read_Data_2_p~1728 } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.748 ns operandfetch:ID\|Read_Data_2_p\[2\] 7 REG LAB_X37_Y15 4 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 5.748 ns; Loc. = LAB_X37_Y15; Fanout = 4; REG Node = 'operandfetch:ID\|Read_Data_2_p\[2\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { operandfetch:ID|Read_Data_2_p~1728 operandfetch:ID|Read_Data_2_p[2] } "NODE_NAME" } } { "pipe_operand_fetch.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/pipe_operand_fetch.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.782 ns ( 31.00 % ) " "Info: Total cell delay = 1.782 ns ( 31.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.966 ns ( 69.00 % ) " "Info: Total interconnect delay = 3.966 ns ( 69.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.748 ns" { operandfetch:ID|register_array[16][2] operandfetch:ID|Read_Data_2_p~1722 operandfetch:ID|Read_Data_2_p~1723 operandfetch:ID|Read_Data_2_p~1724 operandfetch:ID|Read_Data_2_p~1727 operandfetch:ID|Read_Data_2_p~1728 operandfetch:ID|Read_Data_2_p[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X22_Y12 X32_Y23 " "Info: Peak interconnect usage is 13% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "19 " "Warning: Found 19 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_Red 0 " "Info: Pin \"VGA_Red\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_Green 0 " "Info: Pin \"VGA_Green\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_Blue 0 " "Info: Pin \"VGA_Blue\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_Hsync 0 " "Info: Pin \"VGA_Hsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_Vsync 0 " "Info: Pin \"VGA_Vsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Video_blank_out 0 " "Info: Pin \"Video_blank_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Video_clock_out 0 " "Info: Pin \"Video_clock_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Info: Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_E 0 " "Info: Pin \"LCD_E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Info: Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Info: Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[0\] 0 " "Info: Pin \"DATA_BUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[1\] 0 " "Info: Pin \"DATA_BUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[2\] 0 " "Info: Pin \"DATA_BUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[3\] 0 " "Info: Pin \"DATA_BUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[4\] 0 " "Info: Pin \"DATA_BUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[5\] 0 " "Info: Pin \"DATA_BUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[6\] 0 " "Info: Pin \"DATA_BUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[7\] 0 " "Info: Pin \"DATA_BUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_ON VCC " "Info: Pin LCD_ON has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { LCD_ON } } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 114 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_ON } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_ON } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "LCD_Display:LCD\|LCD_RW_INT (inverted) " "Info: Following pins have the same output enable: LCD_Display:LCD\|LCD_RW_INT (inverted)" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DATA_BUS\[0\] 3.3-V LVTTL " "Info: Type bidirectional pin DATA_BUS\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { DATA_BUS[0] } } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[0\]" } } } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 115 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DATA_BUS\[2\] 3.3-V LVTTL " "Info: Type bidirectional pin DATA_BUS\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { DATA_BUS[2] } } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[2\]" } } } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 115 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DATA_BUS\[4\] 3.3-V LVTTL " "Info: Type bidirectional pin DATA_BUS\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { DATA_BUS[4] } } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[4\]" } } } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 115 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DATA_BUS\[6\] 3.3-V LVTTL " "Info: Type bidirectional pin DATA_BUS\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { DATA_BUS[6] } } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[6\]" } } } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 115 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DATA_BUS\[1\] 3.3-V LVTTL " "Info: Type bidirectional pin DATA_BUS\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { DATA_BUS[1] } } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[1\]" } } } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 115 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DATA_BUS\[3\] 3.3-V LVTTL " "Info: Type bidirectional pin DATA_BUS\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { DATA_BUS[3] } } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[3\]" } } } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 115 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DATA_BUS\[5\] 3.3-V LVTTL " "Info: Type bidirectional pin DATA_BUS\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { DATA_BUS[5] } } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[5\]" } } } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 115 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DATA_BUS\[7\] 3.3-V LVTTL " "Info: Type bidirectional pin DATA_BUS\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin64/pin_planner.ppl" { DATA_BUS[7] } } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[7\]" } } } } { "Video_MIPS.vhd" "" { Text "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.vhd" 115 -1 0 } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_BUS[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.fit.smsg " "Info: Generated suppressed messages file C:/Workspace/Quartus/VHDL FINAL/FINAL - MIPS 32 Pipelined - Video - V2/Video_MIPS.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "328 " "Info: Allocated 328 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 26 02:35:04 2015 " "Info: Processing ended: Thu Mar 26 02:35:04 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Info: Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
