
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000041                       # Number of seconds simulated
sim_ticks                                    41272500                       # Number of ticks simulated
final_tick                                   41272500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 185831                       # Simulator instruction rate (inst/s)
host_op_rate                                   195187                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               43828868                       # Simulator tick rate (ticks/s)
host_mem_usage                                 659988                       # Number of bytes of host memory used
host_seconds                                     0.94                       # Real time elapsed on the host
sim_insts                                      174986                       # Number of instructions simulated
sim_ops                                        183800                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          38080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          25600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data           1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              77376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        38080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         48256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             595                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data              19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            13                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 13                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         922648252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         620267733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          79084136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          27912048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          85286813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          29462717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          82185475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          27912048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1874759222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    922648252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     79084136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     85286813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     82185475                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1169204676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        20158701                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             20158701                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        20158701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        922648252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        620267733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         79084136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         27912048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         85286813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         29462717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         82185475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         27912048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1894917924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1210                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         13                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1210                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       13                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  76608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   77440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  832                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     13                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      41265000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1210                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   13                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          218                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    341.724771                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   204.525667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.925808                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           75     34.40%     34.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           47     21.56%     55.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           19      8.72%     64.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           18      8.26%     72.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      5.05%     77.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           10      4.59%     82.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      4.13%     86.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.92%     87.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           27     12.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          218                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     13722750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                36166500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    5985000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11464.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30214.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1856.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1876.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       3.05                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      969                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      33740.80                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1383480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   754875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 7683000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             26623845                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               160500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               39148500                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            998.909195                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE        89000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      37816000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   211680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   115500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1162200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             24443595                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2073000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               30548775                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            779.479476                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      3487750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      34575250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  11643                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             9437                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1025                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                8440                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   5385                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            63.803318                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    869                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                15                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                 123                       # Number of system calls
system.cpu0.numCycles                           82546                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             20862                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         70882                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      11643                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              6254                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        26763                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2191                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     7968                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  617                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             48722                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.639444                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.980018                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   35646     73.16%     73.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     858      1.76%     74.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    1094      2.25%     77.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     670      1.38%     78.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                     879      1.80%     80.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     525      1.08%     81.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     884      1.81%     83.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    1952      4.01%     87.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    6214     12.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               48722                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.141049                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.858697                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   17199                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                19163                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    10659                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  905                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   796                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 932                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  310                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 72883                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1119                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   796                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   18057                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2573                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          7106                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    10655                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 9535                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 70506                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                   92                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                   193                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   222                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  8789                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              86684                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               338668                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           96882                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                66440                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   20244                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               134                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           134                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     4366                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               11597                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               8094                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              756                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             589                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     66696                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                277                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    61055                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued               77                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          13832                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        36145                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            70                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        48722                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.253130                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.104684                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              30931     63.48%     63.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               4365      8.96%     72.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               2699      5.54%     77.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               3458      7.10%     85.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               2422      4.97%     90.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               1339      2.75%     92.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6               1121      2.30%     95.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7               1287      2.64%     97.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8               1100      2.26%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          48722                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                    734     36.79%     36.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   834     41.80%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     78.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   207     10.38%     88.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  220     11.03%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                39020     63.91%     63.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                3665      6.00%     69.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     69.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     69.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     69.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     69.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     69.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     69.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     69.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     69.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     69.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     69.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     69.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     69.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     69.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     69.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     69.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     69.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     69.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     69.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     69.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     69.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     69.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     69.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     69.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     69.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     69.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     69.92% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               11069     18.13%     88.05% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               7298     11.95%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 61055                       # Type of FU issued
system.cpu0.iq.rate                          0.739648                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                       1995                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.032675                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            172843                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            80839                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        58714                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 61                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 63017                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     33                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             112                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         3041                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1392                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          129                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           51                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   796                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   1835                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  663                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              66981                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              239                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                11597                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                8094                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               126                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    18                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  636                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            64                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           249                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          552                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 801                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                60027                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                10695                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             1028                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            8                       # number of nop insts executed
system.cpu0.iew.exec_refs                       17804                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    8055                       # Number of branches executed
system.cpu0.iew.exec_stores                      7109                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.727195                       # Inst execution rate
system.cpu0.iew.wb_sent                         59037                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        58742                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    37501                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    72156                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.711627                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.519721                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          13843                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            207                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              726                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        46556                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.141443                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.250023                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        31925     68.57%     68.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         4988     10.71%     79.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         2270      4.88%     84.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3          692      1.49%     85.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         1309      2.81%     88.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         1695      3.64%     92.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          627      1.35%     93.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          336      0.72%     94.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         2714      5.83%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        46556                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               47436                       # Number of instructions committed
system.cpu0.commit.committedOps                 53141                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         15258                       # Number of memory references committed
system.cpu0.commit.loads                         8556                       # Number of loads committed
system.cpu0.commit.membars                        122                       # Number of memory barriers committed
system.cpu0.commit.branches                      7020                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    46671                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 318                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           34270     64.49%     64.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           3610      6.79%     71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     71.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.29% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.29% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           8556     16.10%     87.39% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          6702     12.61%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            53141                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 2714                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      110448                       # The number of ROB reads
system.cpu0.rob.rob_writes                     136149                       # The number of ROB writes
system.cpu0.timesIdled                            404                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          33824                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      47436                       # Number of Instructions Simulated
system.cpu0.committedOps                        53141                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.740155                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.740155                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.574661                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.574661                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   80474                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  38024                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      502                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   209208                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   35155                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  18559                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               28                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          206.709120                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              13689                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              370                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            36.997297                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   206.709120                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.201864                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.201864                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          342                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          301                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.333984                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            34291                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           34291                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data        10012                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          10012                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         3577                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          3577                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           52                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        13589                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           13589                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        13594                       # number of overall hits
system.cpu0.dcache.overall_hits::total          13594                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          268                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          268                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2973                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2973                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         3241                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          3241                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         3242                       # number of overall misses
system.cpu0.dcache.overall_misses::total         3242                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     16214520                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     16214520                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    161625473                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    161625473                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       141250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       141250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    177839993                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    177839993                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    177839993                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    177839993                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        10280                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        10280                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         6550                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         6550                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        16830                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        16830                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        16836                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        16836                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.026070                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.026070                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.453893                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.453893                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.192573                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.192573                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.192564                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.192564                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 60501.940299                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 60501.940299                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 54364.437605                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 54364.437605                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        70625                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        70625                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 54871.950941                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 54871.950941                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 54855.025601                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 54855.025601                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          473                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            1                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    31.533333                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets            1                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           13                       # number of writebacks
system.cpu0.dcache.writebacks::total               13                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          106                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          106                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2729                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2729                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2835                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2835                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2835                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2835                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          162                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          162                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          244                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          244                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          406                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          406                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          407                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          407                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     10339499                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     10339499                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     13158001                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     13158001                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data        52250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total        52250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       134250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       134250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     23497500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     23497500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     23549750                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     23549750                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.015759                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.015759                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.037252                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037252                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.024124                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.024124                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.024174                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.024174                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 63824.067901                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 63824.067901                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 53926.233607                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 53926.233607                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data        52250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        52250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        67125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        67125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 57875.615764                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 57875.615764                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 57861.793612                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 57861.793612                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              219                       # number of replacements
system.cpu0.icache.tags.tagsinuse          254.018314                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               7168                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              595                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            12.047059                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   254.018314                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.496130                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.496130                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          376                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          271                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            16531                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           16531                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         7168                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           7168                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         7168                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            7168                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         7168                       # number of overall hits
system.cpu0.icache.overall_hits::total           7168                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          800                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          800                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          800                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           800                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          800                       # number of overall misses
system.cpu0.icache.overall_misses::total          800                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     43920250                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     43920250                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     43920250                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     43920250                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     43920250                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     43920250                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         7968                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         7968                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         7968                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         7968                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         7968                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         7968                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.100402                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.100402                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.100402                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.100402                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.100402                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.100402                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 54900.312500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54900.312500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 54900.312500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54900.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 54900.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54900.312500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          164                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    54.666667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          204                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          204                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          204                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          204                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          204                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          204                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          596                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          596                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          596                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          596                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          596                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          596                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     33521250                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     33521250                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     33521250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     33521250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     33521250                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     33521250                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.074799                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.074799                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.074799                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.074799                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.074799                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.074799                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 56243.708054                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 56243.708054                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 56243.708054                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 56243.708054                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 56243.708054                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 56243.708054                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   9846                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             9400                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              211                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                6134                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   5484                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            89.403326                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    220                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           17307                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              4658                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         54171                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       9846                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              5704                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                         9503                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    503                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                     3222                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   66                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             14420                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.887725                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.814362                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    6688     46.38%     46.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     239      1.66%     48.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                      67      0.46%     48.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     185      1.28%     49.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     230      1.60%     51.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     173      1.20%     52.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     134      0.93%     53.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1088      7.55%     61.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    5616     38.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               14420                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.568903                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       3.130005                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    4138                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 2881                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     6591                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                  585                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   224                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 197                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 53214                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  101                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   224                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    4558                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    459                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1815                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     6697                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                  666                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 51935                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                   343                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                    34                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands              83144                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               253384                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           75217                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                74117                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    9027                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                41                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            40                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     2875                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                9491                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               1124                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              514                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             149                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     50400                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 87                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    48583                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued               22                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           4539                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        12778                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             8                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        14420                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        3.369140                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       2.990913                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               4252     29.49%     29.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               1505     10.44%     39.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                806      5.59%     45.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3               1875     13.00%     58.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                278      1.93%     60.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                426      2.95%     63.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6               1275      8.84%     72.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               3075     21.32%     93.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                928      6.44%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          14420                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   2314     69.76%     69.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                   791     23.85%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     93.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                   136      4.10%     97.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   76      2.29%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                35111     72.27%     72.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                3076      6.33%     78.60% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     78.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     78.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     78.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     78.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     78.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     78.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     78.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     78.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     78.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     78.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     78.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     78.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     78.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     78.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     78.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     78.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     78.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     78.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.60% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                9436     19.42%     98.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                960      1.98%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 48583                       # Type of FU issued
system.cpu1.iq.rate                          2.807130                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       3317                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.068275                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            114925                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            55037                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        47763                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 51900                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              12                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         1010                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          248                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           65                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked           81                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   224                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    437                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    6                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              50490                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts               11                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 9491                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                1124                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                39                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     3                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    3                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           109                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 187                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                48310                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 9313                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              273                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                       10248                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    8449                       # Number of branches executed
system.cpu1.iew.exec_stores                       935                       # Number of stores executed
system.cpu1.iew.exec_rate                    2.791356                       # Inst execution rate
system.cpu1.iew.wb_sent                         47862                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        47763                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    36050                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    63650                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      2.759750                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.566379                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           4461                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             79                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              184                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        13765                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     3.338031                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     3.457238                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         4501     32.70%     32.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         2912     21.16%     53.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          444      3.23%     57.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3          231      1.68%     58.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          105      0.76%     59.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5          951      6.91%     66.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          122      0.89%     67.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          444      3.23%     70.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         4055     29.46%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        13765                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               44843                       # Number of instructions committed
system.cpu1.commit.committedOps                 45948                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          9357                       # Number of memory references committed
system.cpu1.commit.loads                         8481                       # Number of loads committed
system.cpu1.commit.membars                         42                       # Number of memory barriers committed
system.cpu1.commit.branches                      8138                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    37992                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                 112                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           33516     72.94%     72.94% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           3075      6.69%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           8481     18.46%     98.09% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           876      1.91%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            45948                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 4055                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       59690                       # The number of ROB reads
system.cpu1.rob.rob_writes                     101554                       # The number of ROB writes
system.cpu1.timesIdled                             42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2887                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       65238                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      44843                       # Number of Instructions Simulated
system.cpu1.committedOps                        45948                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.385947                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.385947                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              2.591033                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        2.591033                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   69625                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  28345                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   171525                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   48843                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                  10484                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    19                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           12.524019                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               9773                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               78                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           125.294872                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    12.524019                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.012230                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.012230                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           78                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.076172                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            20145                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           20145                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         8937                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           8937                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          832                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           832                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.demand_hits::cpu1.data         9769                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            9769                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         9771                       # number of overall hits
system.cpu1.dcache.overall_hits::total           9771                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          206                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          206                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           37                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           37                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            4                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            4                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          243                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           243                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          247                       # number of overall misses
system.cpu1.dcache.overall_misses::total          247                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      4225968                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      4225968                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1423000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1423000                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        49500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        49500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        37500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      5648968                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      5648968                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      5648968                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      5648968                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         9143                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         9143                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          869                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          869                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        10012                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        10012                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        10018                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        10018                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.022531                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.022531                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.042578                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.042578                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.024271                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.024271                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.024656                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.024656                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 20514.407767                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 20514.407767                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 38459.459459                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 38459.459459                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data        12375                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        12375                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 23246.781893                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 23246.781893                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 22870.315789                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 22870.315789                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           66                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           32                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     7.333333                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           16                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data          135                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          135                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           21                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          156                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          156                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          156                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          156                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           71                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           71                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           16                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           87                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           87                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           90                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           90                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      1326257                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      1326257                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       426250                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       426250                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data       127000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       127000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        37500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        37500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      1752507                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1752507                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      1879507                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      1879507                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.007766                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007766                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.018412                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.018412                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.008690                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.008690                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.008984                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.008984                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 18679.676056                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18679.676056                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 26640.625000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26640.625000                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 42333.333333                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 42333.333333                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         9375                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9375                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 20143.758621                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20143.758621                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 20883.411111                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20883.411111                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            8.442535                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               3143                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            61.627451                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     8.442535                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.016489                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.016489                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             6495                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            6495                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         3143                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           3143                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         3143                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            3143                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         3143                       # number of overall hits
system.cpu1.icache.overall_hits::total           3143                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           79                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           79                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           79                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            79                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           79                       # number of overall misses
system.cpu1.icache.overall_misses::total           79                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      4331248                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4331248                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      4331248                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4331248                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      4331248                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4331248                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         3222                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         3222                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         3222                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         3222                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         3222                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         3222                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.024519                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.024519                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.024519                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.024519                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.024519                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.024519                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 54825.924051                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54825.924051                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 54825.924051                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54825.924051                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 54825.924051                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54825.924051                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           62                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           28                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           28                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           28                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           51                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           51                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           51                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      3106001                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3106001                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      3106001                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3106001                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      3106001                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3106001                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.015829                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.015829                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.015829                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.015829                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.015829                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.015829                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 60901.980392                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60901.980392                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 60901.980392                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60901.980392                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 60901.980392                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60901.980392                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   9262                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             8796                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              225                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                5368                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   5168                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.274218                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    187                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           16789                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              4889                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         52034                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       9262                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              5355                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                         8851                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    527                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                     3219                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   82                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             14011                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             3.850261                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.812690                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    6580     46.96%     46.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                     220      1.57%     48.53% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                      45      0.32%     48.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     183      1.31%     50.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                     233      1.66%     51.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     169      1.21%     53.03% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                     125      0.89%     53.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    1088      7.77%     61.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    5368     38.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               14011                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.551671                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       3.099291                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    4068                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 2804                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                     6359                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                  544                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   235                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 208                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 51176                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  109                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   235                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    4470                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    446                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1800                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                     6444                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                  615                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 49860                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                   301                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                    36                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenamedOperands              78982                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               243342                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           72472                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                69992                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    8975                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                40                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            40                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                     2685                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                9179                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               1147                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              472                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             152                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     48211                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 85                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    46405                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued               25                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           4640                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        12861                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved             9                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        14011                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        3.312041                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       2.983655                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               4191     29.91%     29.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               1503     10.73%     40.64% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                798      5.70%     46.34% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3               1854     13.23%     59.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                267      1.91%     61.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                418      2.98%     64.46% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6               1201      8.57%     73.03% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               2852     20.36%     93.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                927      6.62%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          14011                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   2127     68.17%     68.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                   789     25.29%     93.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     93.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     93.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     93.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     93.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     93.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     93.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     93.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     93.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     93.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     93.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     93.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     93.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     93.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     93.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     93.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     93.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     93.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     93.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     93.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     93.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     93.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     93.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     93.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     93.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     93.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     93.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                   130      4.17%     97.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   74      2.37%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                33241     71.63%     71.63% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                3076      6.63%     78.26% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     78.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     78.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     78.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     78.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     78.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     78.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     78.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     78.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     78.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     78.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     78.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     78.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     78.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     78.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     78.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     78.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     78.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     78.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.26% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                9121     19.66%     97.92% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                967      2.08%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 46405                       # Type of FU issued
system.cpu2.iq.rate                          2.764012                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                       3120                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.067234                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads            109966                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            52948                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        45549                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 49525                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads              15                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         1009                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          318                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           66                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked           54                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   235                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    441                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              48299                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts               49                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                 9179                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                1147                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                39                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            13                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect           107                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           96                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 203                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                46091                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 8986                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              314                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                        9914                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    7914                       # Number of branches executed
system.cpu2.iew.exec_stores                       928                       # Number of stores executed
system.cpu2.iew.exec_rate                    2.745309                       # Inst execution rate
system.cpu2.iew.wb_sent                         45651                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        45549                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    34446                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    60408                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      2.713026                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.570222                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           4563                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             76                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              197                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        13334                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     3.274036                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     3.437091                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         4420     33.15%     33.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         2856     21.42%     54.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2          439      3.29%     57.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3          225      1.69%     59.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          105      0.79%     60.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5          944      7.08%     67.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          120      0.90%     68.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          413      3.10%     71.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8         3812     28.59%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        13334                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               42629                       # Number of instructions committed
system.cpu2.commit.committedOps                 43656                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                          8999                       # Number of memory references committed
system.cpu2.commit.loads                         8170                       # Number of loads committed
system.cpu2.commit.membars                         40                       # Number of memory barriers committed
system.cpu2.commit.branches                      7592                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    36232                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                 104                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           31582     72.34%     72.34% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           3075      7.04%     79.39% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     79.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     79.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     79.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     79.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     79.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     79.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     79.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     79.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     79.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     79.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     79.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     79.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     79.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     79.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     79.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     79.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     79.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     79.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     79.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     79.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     79.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     79.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     79.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     79.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     79.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.39% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.39% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           8170     18.71%     98.10% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           829      1.90%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            43656                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                 3812                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       57351                       # The number of ROB reads
system.cpu2.rob.rob_writes                      97197                       # The number of ROB writes
system.cpu2.timesIdled                             38                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2778                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       65756                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      42629                       # Number of Instructions Simulated
system.cpu2.committedOps                        43656                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.393840                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.393840                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              2.539103                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        2.539103                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   66612                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  27460                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                   163920                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   45628                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                  10164                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    25                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse           12.163530                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               9430                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               79                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           119.367089                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    12.163530                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.011878                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.011878                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           79                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.077148                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            19442                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           19442                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         8641                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           8641                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          783                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           783                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data            1                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu2.dcache.demand_hits::cpu2.data         9424                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            9424                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         9426                       # number of overall hits
system.cpu2.dcache.overall_hits::total           9426                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          197                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          197                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           37                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           37                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            4                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            6                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          234                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           234                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          238                       # number of overall misses
system.cpu2.dcache.overall_misses::total          238                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      4134239                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      4134239                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      1493748                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1493748                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        73000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        73000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        37500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      5627987                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      5627987                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      5627987                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      5627987                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         8838                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         8838                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          820                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          820                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         9658                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         9658                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         9664                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         9664                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.022290                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.022290                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.045122                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.045122                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.024229                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.024229                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.024627                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.024627                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 20985.984772                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 20985.984772                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 40371.567568                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 40371.567568                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 12166.666667                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 12166.666667                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data        12500                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 24051.226496                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 24051.226496                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 23647.004202                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 23647.004202                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           53                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           31                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     5.888889                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           31                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data          127                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          127                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           21                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data          148                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          148                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data          148                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          148                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           70                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           70                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data           86                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           86                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data           89                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           89                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      1377756                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      1377756                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       459501                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       459501                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data        77500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total        77500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        55000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        55000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      1837257                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1837257                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      1914757                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1914757                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.007920                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007920                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.019512                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.019512                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.008905                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.008905                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.009209                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.009209                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 19682.228571                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19682.228571                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 28718.812500                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 28718.812500                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data 25833.333333                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 25833.333333                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  9166.666667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9166.666667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         9500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 21363.453488                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 21363.453488                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 21514.123596                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 21514.123596                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse            8.485682                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               3133                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            56.963636                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     8.485682                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.016574                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.016574                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             6493                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            6493                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst         3133                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           3133                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst         3133                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            3133                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst         3133                       # number of overall hits
system.cpu2.icache.overall_hits::total           3133                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           86                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           86                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           86                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            86                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           86                       # number of overall misses
system.cpu2.icache.overall_misses::total           86                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      4880242                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4880242                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      4880242                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4880242                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      4880242                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4880242                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst         3219                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         3219                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst         3219                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         3219                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst         3219                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         3219                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.026716                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.026716                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.026716                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.026716                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.026716                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.026716                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst        56747                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total        56747                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst        56747                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total        56747                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst        56747                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total        56747                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           62                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           31                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           31                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           31                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           31                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           31                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           55                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           55                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           55                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      3455751                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3455751                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      3455751                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3455751                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      3455751                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3455751                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.017086                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.017086                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.017086                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.017086                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.017086                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.017086                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 62831.836364                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 62831.836364                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 62831.836364                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 62831.836364                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 62831.836364                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 62831.836364                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   8439                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             7985                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              199                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                8147                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   4698                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            57.665398                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    191                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           16490                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              4851                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         48055                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       8439                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              4889                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                         8410                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    475                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                     3135                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   65                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples             13506                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             3.690582                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.808017                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    6605     48.90%     48.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                     231      1.71%     50.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                      91      0.67%     51.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     142      1.05%     52.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                     189      1.40%     53.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     126      0.93%     54.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     139      1.03%     55.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    1078      7.98%     63.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    4905     36.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               13506                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.511765                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       2.914190                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    4137                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 2718                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                     5955                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                  487                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   208                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 199                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 47387                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  103                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   208                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    4517                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                    359                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1867                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                     6035                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                  519                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 46249                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                   262                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                    32                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenamedOperands              72967                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               225820                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups           67516                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                65255                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    7697                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                37                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            37                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                     2218                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                8707                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               1016                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              419                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             149                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     44873                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 78                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    43293                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued               26                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           3896                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        11527                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved             7                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples        13506                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        3.205464                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       2.978397                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               4243     31.42%     31.42% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               1436     10.63%     42.05% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                772      5.72%     47.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3               1848     13.68%     61.45% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                252      1.87%     63.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                381      2.82%     66.13% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6               1083      8.02%     74.15% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               2570     19.03%     93.18% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                921      6.82%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          13506                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   1899     65.87%     65.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                   789     27.37%     93.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     93.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     93.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     93.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     93.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     93.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     93.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     93.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     93.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     93.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     93.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     93.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     93.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     93.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     93.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     93.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     93.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     93.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     93.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     93.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     93.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     93.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     93.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     93.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     93.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     93.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     93.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                   134      4.65%     97.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   61      2.12%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                30654     70.81%     70.81% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                3077      7.11%     77.91% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     77.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     77.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     77.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     77.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     77.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     77.91% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     77.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     77.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     77.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     77.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     77.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     77.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     77.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     77.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     77.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     77.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     77.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     77.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.91% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.91% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                8730     20.16%     98.08% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                832      1.92%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 43293                       # Type of FU issued
system.cpu3.iq.rate                          2.625409                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                       2883                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.066593                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads            103001                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            48858                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        42468                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 46176                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads              12                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads          889                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          216                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           55                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked           76                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   208                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                    353                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    2                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              44954                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts               32                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                 8707                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                1016                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                35                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     2                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            13                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect            97                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 175                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                43008                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                 8590                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              285                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                        9415                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    7173                       # Number of branches executed
system.cpu3.iew.exec_stores                       825                       # Number of stores executed
system.cpu3.iew.exec_rate                    2.608126                       # Inst execution rate
system.cpu3.iew.wb_sent                         42574                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        42468                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                    32228                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    55996                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      2.575379                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.575541                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           3834                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             71                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              170                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples        12944                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     3.171740                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     3.413813                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         4454     34.41%     34.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         2771     21.41%     55.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          428      3.31%     59.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3          219      1.69%     60.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          102      0.79%     61.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5          936      7.23%     68.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          114      0.88%     69.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7          361      2.79%     72.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8         3559     27.50%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        12944                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               40078                       # Number of instructions committed
system.cpu3.commit.committedOps                 41055                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                          8618                       # Number of memory references committed
system.cpu3.commit.loads                         7818                       # Number of loads committed
system.cpu3.commit.membars                         38                       # Number of memory barriers committed
system.cpu3.commit.branches                      6954                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    34259                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  98                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           29362     71.52%     71.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           3075      7.49%     79.01% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     79.01% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     79.01% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     79.01% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     79.01% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     79.01% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     79.01% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     79.01% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     79.01% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     79.01% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     79.01% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     79.01% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     79.01% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     79.01% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     79.01% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     79.01% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     79.01% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     79.01% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     79.01% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     79.01% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     79.01% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     79.01% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     79.01% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     79.01% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     79.01% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     79.01% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.01% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.01% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           7818     19.04%     98.05% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           800      1.95%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            41055                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                 3559                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                       53884                       # The number of ROB reads
system.cpu3.rob.rob_writes                      90412                       # The number of ROB writes
system.cpu3.timesIdled                             46                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           2984                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       66055                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      40078                       # Number of Instructions Simulated
system.cpu3.committedOps                        41055                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.411448                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.411448                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              2.430443                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        2.430443                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                   62529                       # number of integer regfile reads
system.cpu3.int_regfile_writes                  26215                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                   153489                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   41444                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                   9645                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    10                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse           12.071024                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               9044                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               81                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           111.654321                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data    12.071024                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.011788                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.011788                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           81                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.079102                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            18583                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           18583                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         8282                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           8282                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          756                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           756                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data         9038                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            9038                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         9040                       # number of overall hits
system.cpu3.dcache.overall_hits::total           9040                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          159                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          159                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           38                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           38                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            4                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            2                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          197                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           197                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          201                       # number of overall misses
system.cpu3.dcache.overall_misses::total          201                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      3184498                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      3184498                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      1598750                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1598750                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        25000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        25000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        43999                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        43999                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      4783248                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      4783248                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      4783248                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      4783248                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         8441                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         8441                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          794                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          794                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         9235                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         9235                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         9241                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         9241                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.018837                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.018837                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.047859                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.047859                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.021332                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.021332                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.021751                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.021751                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 20028.289308                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 20028.289308                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 42072.368421                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 42072.368421                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data        12500                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total        12500                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 14666.333333                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 14666.333333                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 24280.446701                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 24280.446701                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 23797.253731                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 23797.253731                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs           84                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data           90                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           90                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data          110                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          110                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data          110                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          110                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           69                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           69                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            3                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            2                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           87                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           87                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           90                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           90                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      1409001                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      1409001                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       512000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       512000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data        74750                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total        74750                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        33501                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        33501                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      1921001                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      1921001                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      1995751                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      1995751                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.008174                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.008174                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.022670                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.022670                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.009421                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.009421                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.009739                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.009739                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 20420.304348                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 20420.304348                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 28444.444444                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 28444.444444                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data 24916.666667                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 24916.666667                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         9500                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9500                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data        11167                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total        11167                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 22080.471264                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 22080.471264                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 22175.011111                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 22175.011111                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse            8.013261                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               3063                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            57.792453                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     8.013261                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.015651                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.015651                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             6323                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            6323                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst         3063                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           3063                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst         3063                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            3063                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst         3063                       # number of overall hits
system.cpu3.icache.overall_hits::total           3063                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           72                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           72                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            72                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           72                       # number of overall misses
system.cpu3.icache.overall_misses::total           72                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      4201250                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4201250                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      4201250                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4201250                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      4201250                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4201250                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst         3135                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         3135                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst         3135                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         3135                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst         3135                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         3135                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.022967                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.022967                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.022967                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.022967                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.022967                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.022967                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 58350.694444                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 58350.694444                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 58350.694444                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 58350.694444                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 58350.694444                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 58350.694444                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           69                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           69                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           19                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           19                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           19                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           53                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           53                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      3317250                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3317250                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      3317250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3317250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      3317250                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3317250                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.016906                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.016906                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.016906                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.016906                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.016906                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.016906                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 62589.622642                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 62589.622642                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 62589.622642                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 62589.622642                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 62589.622642                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 62589.622642                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1151                       # Transaction distribution
system.membus.trans_dist::ReadResp               1150                       # Transaction distribution
system.membus.trans_dist::Writeback                13                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             10                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              21                       # Transaction distribution
system.membus.trans_dist::ReadExReq               283                       # Transaction distribution
system.membus.trans_dist::ReadExResp              283                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1191                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port          830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port          115                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port          117                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2685                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        38080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        26432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   78208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              237                       # Total snoops (count)
system.membus.snoop_fanout::samples              1468                       # Request fanout histogram
system.membus.snoop_fanout::mean                    7                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                    1468    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               7                       # Request fanout histogram
system.membus.snoop_fanout::max_value               7                       # Request fanout histogram
system.membus.snoop_fanout::total                1468                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1851498                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3160750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2170494                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.3                       # Layer utilization (%)
system.membus.respLayer5.occupancy             272999                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer6.occupancy             483993                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer9.occupancy             293749                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer10.occupancy            486243                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             1.2                       # Layer utilization (%)
system.membus.respLayer13.occupancy            281750                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer14.occupancy            461248                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             1.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
