Checking out license 'RTL_Compiler_RD'......   (0 seconds elapsed)
Checking out license 'RTL_Compiler_Ultra'......   (0 seconds elapsed)
                           Cadence RTL Compiler (RC)
                    Version v05.10-b006_1, built May 13 2005
                      This program is the confidential and
                     proprietary property of Cadence, Inc.


  Setting attribute of message 'VLOGPT-35': 'max_print' = 1
  Setting attribute of root '/': 'library' = ../../library/GSCLib_3.0.lib
  Elaborating top-level block 's832_bench' from file '../rtl/s832.v'.
  Done elaborating 's832_bench'.
Mapping s832_bench to gates.
 
Global mapping status
=====================
                         Worst  
                 Total    Neg   
Operation         Area   Slack  Worst Path
-------------------------------------------------------------------------------
 global_map      12859    -783  G42_reg/CK --> G42_reg/D
 area_map        12143    -783  G42_reg/CK --> G42_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      12143    -783         0 G42_reg/CK --> G42_reg/D
 incr_delay      12153    -772         0 G42_reg/CK --> G41_reg/D

  Done mapping s832_bench
  Synthesis succeeded.
  Incrementally optimizing s832_bench

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      12153    -772         0 G42_reg/CK --> G41_reg/D
 incr_delay      12315    -756         0 G41_reg/CK --> G40_reg/D
 incr_delay      12321    -737         0 G42_reg/CK --> G42_reg/D
 init_drc        12321    -737         0 G42_reg/CK --> G42_reg/D
 init_area       12321    -737         0 G42_reg/CK --> G42_reg/D
 rem_buf         12080    -737         0 G42_reg/CK --> G42_reg/D
 rem_inv         11076    -737         0 G42_reg/CK --> G39_reg/D
 merge_bi        10663    -737         0 G42_reg/CK --> G39_reg/D
 glob_area       10601    -737         0 G42_reg/CK --> G39_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      10601    -737         0 G42_reg/CK --> G39_reg/D
 incr_delay      11014    -733         0 G42_reg/CK --> G42_reg/D
 incr_delay      11019    -733         0 G42_reg/CK --> G39_reg/D
 init_drc        11019    -733         0 G42_reg/CK --> G39_reg/D
 init_area       11019    -733         0 G42_reg/CK --> G39_reg/D
 rem_buf         10773    -733         0 G42_reg/CK --> G40_reg/D
 rem_inv         10663    -733         0 G42_reg/CK --> G40_reg/D
 merge_bi        10402    -733         0 G42_reg/CK --> G40_reg/D
 glob_area       10397    -733         0 G42_reg/CK --> G40_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay      10397    -733         0 G42_reg/CK --> G40_reg/D
 incr_delay      10465    -732         0 G42_reg/CK --> G42_reg/D
 init_area       10465    -732         0 G42_reg/CK --> G42_reg/D
 rem_inv         10444    -732         0 G42_reg/CK --> G42_reg/D
 merge_bi        10366    -732         0 G42_reg/CK --> G42_reg/D
 glob_area       10360    -732         0 G42_reg/CK --> G42_reg/D

  Done mapping s832_bench
  Synthesis succeeded.
============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  04:06:14 PM
  Module:                 s832_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

    Pin             Type    Fanout  Load  Slew   Delay   Arrival
                                    (fF)  (ps)    (ps)    (ps)
--------------------------------------------------------------------
(clock clock)       launch                                    0 R
G42_reg/CK                                    0               0 R
G42_reg/Q           DFFSRX1      2   12.6    48     +89      89 R
g1936/A                                              +0      89  
g1936/Y             BUFX1        3   25.2    37     +65     154 R
g1804/A                                              +0     154  
g1804/Y             INVX2        4   30.1    38     +39     193 F
g1690/B                                              +0     193  
g1690/Y             NOR2X1       1   12.6    60     +46     239 R
g1689/A                                              +0     239  
g1689/Y             INVX2        2   31.4    43     +44     283 F
g1688/A                                              +0     283  
g1688/Y             INVX4        7   51.1    39     +37     320 R
g1898/A                                              +0     320  
g1898/Y             NAND2X1      2   14.3    57     +53     374 F
g48/A                                                +0     374  
g48/Y               NAND2X1      1    8.1    37     +36     409 R
g1922/C                                              +0     409  
g1922/Y             NAND3X1      1    8.7    40     +40     449 F
g1920/C                                              +0     449  
g1920/Y             NAND4X1      1   12.5    86     +69     518 R
g1456/B                                              +0     518  
g1456/Y             NAND2X2      1   12.6    43     +42     561 F
g1455/A                                              +0     561  
g1455/Y             INVX2        1   18.7    32     +32     592 R
G40_reg/D           DFFSRX1                          +0     592  
G40_reg/CK          setup                     0    +140     732 R
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)       capture                                   0 R
--------------------------------------------------------------------
Timing slack :    -732ps (TIMING VIOLATION)
Start-point  : G42_reg/CK
End-point    : G40_reg/D

============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  04:06:14 PM
  Module:                 s832_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

                              
  Gate   Instances    Area     Library  
----------------------------------------
AND2X1          30    940.890    gsclib 
AOI21X1         15    470.445    gsclib 
AOI22X1          2     83.636    gsclib 
BUFX1            2     62.726    gsclib 
CLKBUFX1         2     52.272    gsclib 
CLKBUFX3         6    188.178    gsclib 
DFFSRX1          5    810.215    gsclib 
INVX1           64   1338.176    gsclib 
INVX2           12    313.632    gsclib 
INVX4            7    219.541    gsclib 
NAND2X1         61   1594.296    gsclib 
NAND2X2          4    146.360    gsclib 
NAND3X1         26    951.340    gsclib 
NAND4X1         16    669.088    gsclib 
NOR2X1          47   1228.392    gsclib 
NOR3X1           1     62.726    gsclib 
OAI21X1         16    669.088    gsclib 
OR2X1           16    501.808    gsclib 
XOR2X1           1     57.499    gsclib 
----------------------------------------
total          333  10360.308           

                                      
   Type    Instances    Area   Area % 
--------------------------------------
sequential         5   810.215    7.8 
inverter          83  1871.349   18.1 
buffer            10   303.176    2.9 
logic            235  7375.568   71.2 
--------------------------------------
total            333 10360.308  100.0 

Normal exit.
