/*
 * Copyright (C) 2015 Andrea Venturi
 * Andrea Venturi <be17068@iperbole.bo.it>
 *
 * Copyright (C) 2015 Maxime Ripard
 * Maxime Ripard <maxime.ripard@free-electrons.com>
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 */

#include <linux/clk.h>
#include <linux/dmaengine.h>
#include <linux/module.h>
#include <linux/platform_device.h>
#include <linux/regmap.h>

#include <sound/dmaengine_pcm.h>
#include <sound/pcm_params.h>
#include <sound/soc.h>
#include <sound/soc-dai.h>

#define SUN4I_DAI_CTRL_REG		0x00
#define SUN4I_DAI_CTRL_SDO_EN_MASK		GENMASK(11, 8)
#define SUN4I_DAI_CTRL_SDO_EN(sdo)			BIT(8 + (sdo))
#define SUN4I_DAI_CTRL_MODE_MASK		BIT(5)
#define SUN4I_DAI_CTRL_MODE_SLAVE			(1 << 5)
#define SUN4I_DAI_CTRL_MODE_MASTER			(0 << 5)
#define SUN4I_DAI_CTRL_TX_EN			BIT(2)
#define SUN4I_DAI_CTRL_RX_EN			BIT(1)
#define SUN4I_DAI_CTRL_GL_EN			BIT(0)

#define SUN4I_DAI_FMT0_REG		0x04
#define SUN4I_DAI_FMT0_LRCLK_POLARITY_MASK	BIT(7)
#define SUN4I_DAI_FMT0_LRCLK_POLARITY_INVERTED		(1 << 7)
#define SUN4I_DAI_FMT0_LRCLK_POLARITY_NORMAL		(0 << 7)
#define SUN4I_DAI_FMT0_BCLK_POLARITY_MASK	BIT(6)
#define SUN4I_DAI_FMT0_BCLK_POLARITY_INVERTED		(1 << 6)
#define SUN4I_DAI_FMT0_BCLK_POLARITY_NORMAL		(0 << 6)
#define SUN4I_DAI_FMT0_SR_MASK			GENMASK(5, 4)
#define SUN4I_DAI_FMT0_SR(sr)				((sr) << 4)
#define SUN4I_DAI_FMT0_WSS_MASK			GENMASK(3, 2)
#define SUN4I_DAI_FMT0_WSS(wss)				((wss) << 2)
#define SUN4I_DAI_FMT0_FMT_MASK			GENMASK(1, 0)
#define SUN4I_DAI_FMT0_FMT_RIGHT_J			(2 << 0)
#define SUN4I_DAI_FMT0_FMT_LEFT_J			(1 << 0)
#define SUN4I_DAI_FMT0_FMT_I2S				(0 << 0)

#define SUN4I_DAI_FMT1_REG		0x08
#define SUN4I_DAI_FIFO_TX_REG		0x0c
#define SUN4I_DAI_FIFO_RX_REG		0x10

#define SUN4I_DAI_FIFO_CTRL_REG		0x14
#define SUN4I_DAI_FIFO_CTRL_FLUSH_TX		BIT(25)
#define SUN4I_DAI_FIFO_CTRL_FLUSH_RX		BIT(24)
#define SUN4I_DAI_FIFO_CTRL_TX_MODE_MASK	BIT(2)
#define SUN4I_DAI_FIFO_CTRL_TX_MODE(mode)		((mode) << 2)
#define SUN4I_DAI_FIFO_CTRL_RX_MODE_MASK	GENMASK(1, 0)
#define SUN4I_DAI_FIFO_CTRL_RX_MODE(mode)		(mode)

#define SUN4I_DAI_FIFO_STA_REG		0x18

#define SUN4I_DAI_DMA_INT_CTRL_REG	0x1c
#define SUN4I_DAI_DMA_INT_CTRL_TX_DRQ_EN	BIT(7)
#define SUN4I_DAI_DMA_INT_CTRL_RX_DRQ_EN	BIT(3)

#define SUN4I_DAI_INT_STA_REG		0x20

#define SUN4I_DAI_CLK_DIV_REG		0x24
#define SUN4I_DAI_CLK_DIV_MCLK_EN		BIT(7)
#define SUN4I_DAI_CLK_DIV_BCLK_MASK		GENMASK(6, 4)
#define SUN4I_DAI_CLK_DIV_BCLK(bclk)			((bclk) << 4)
#define SUN4I_DAI_CLK_DIV_MCLK_MASK		GENMASK(3, 0)
#define SUN4I_DAI_CLK_DIV_MCLK(mclk)			((mclk) << 0)

#define SUN4I_DAI_RX_CNT_REG		0x28
#define SUN4I_DAI_TX_CNT_REG		0x2c

#define SUN4I_DAI_TX_CHAN_SEL_REG	0x30
#define SUN4I_DAI_TX_CHAN_SEL(num_chan)		(((num_chan) - 1) << 0)

#define SUN4I_DAI_TX_CHAN_MAP_REG	0x34
#define SUN4I_DAI_TX_CHAN_MAP(chan, sample)	((sample) << (chan << 2))

#define SUN4I_DAI_RX_CHAN_SEL_REG	0x38
#define SUN4I_DAI_RX_CHAN_MAP_REG	0x3c

/*some pll2 hack */
#define SUNXI_IISBASE       (0x01C22400)

struct sun4i_dai {
	struct platform_device *pdev;
	void __iomem   *ccu_regs;
	struct clk	*bus_clk;
	struct clk	*mod_clk;
	struct regmap	*regmap;

	struct snd_dmaengine_dai_dma_data	playback_dma_data;
};

struct sun4i_dai_clk_div {
	u8	div;
	u8	val;
};

static const struct sun4i_dai_clk_div sun4i_dai_bclk_div[] = {
	{ .div = 2, .val = 0 },
	{ .div = 4, .val = 1 },
	{ .div = 6, .val = 2 },
	{ .div = 8, .val = 3 },
	{ .div = 12, .val = 4 },
	{ .div = 16, .val = 5 },
	{ .div = 32, .val = 6 },
	{ .div = 64, .val = 7 },
	{ /* Sentinel */ },
};

static const struct sun4i_dai_clk_div sun4i_dai_mclk_div[] = {
	{ .div = 1, .val = 0 },
	{ .div = 2, .val = 1 },
	{ .div = 4, .val = 2 },
	{ .div = 6, .val = 3 },
	{ .div = 8, .val = 4 },
	{ .div = 12, .val = 5 },
	{ .div = 16, .val = 6 },
	{ .div = 24, .val = 7 },
	{ .div = 32, .val = 8 },
	{ .div = 48, .val = 9 },
	{ .div = 64, .val = 10 },
	{ /* Sentinel */ },
};


static int calc_bclk_mclk(unsigned int rate, unsigned int pll2, unsigned int wss, 
		unsigned chan_num, unsigned int* pbclk, unsigned int * pmclk) 
{
	int i;
	int j;

	unsigned int mb = pll2/(rate * wss * chan_num);

	for (i = 0; sun4i_dai_mclk_div[i].div; i++) {
		for (j = 0; sun4i_dai_bclk_div[j].div; j++) {
			unsigned int m = sun4i_dai_mclk_div[i].div;
			unsigned int b = sun4i_dai_bclk_div[j].div;
			if ( m * b == mb ) {
				*pbclk = sun4i_dai_bclk_div[j].val;
				*pmclk = sun4i_dai_mclk_div[i].val;
				return 0;
			}
		}
	}
	*pbclk = -1;
	*pmclk = -1;
	return -EINVAL;
}


static int sun4i_dai_params_to_sr(struct snd_pcm_hw_params *params)
{
	int ret = -EINVAL;
	switch (params_width(params)) {
	case 16:
		ret = 0;
		break;
	case 20:
		ret = 1;
		break;
	case 24:
		ret = 2;
		break;
	case 32:
		ret = 3;
		break;
	}

	return ret;
}

static u8 sun4i_dai_params_to_wss(struct snd_pcm_hw_params *params)
{
	int ret = -EINVAL;
	switch (params_physical_width(params)) {
	case 16:
		ret = 0;
		break;
	case 20:
		ret = 1;
		break;
	case 24:
		ret = 2;
		break;
	case 32:
		ret = 3;
		break;
	}

	return ret;
}

static int sun4i_dai_set_clk_rate(struct sun4i_dai *sdai,
				  unsigned int rate,
				  unsigned int word_size)
{
	unsigned int clk_rate;
	int bclk_div, mclk_div;

	printk("%s +%d\n", __func__, __LINE__);

	switch (rate) {
        case 176400:
        case 88200:
        case 44100:
        case 22050:
        case 11025:
                clk_rate = 22579200;
                break;

        case 192000:
        case 128000:
        case 96000:
        case 64000:
        case 48000:
        case 32000:
        case 24000:
        case 16000:
        case 12000:
        case 8000:
		clk_rate = 24576000;
                break;

        default:
		return -EINVAL;
        }

	printk("%s +%d\n", __func__, __LINE__);

	clk_set_rate(sdai->mod_clk, clk_rate);

	if ( clk_rate == 22579200 ) {
		writel(0x90104F15, sdai->ccu_regs + 0x0008);
	} else {
		writel(0x90105615, sdai->ccu_regs + 0x0008);
	}
	writel(0x80030000, sdai->ccu_regs + 0x00B8);


	if ( 0 != calc_bclk_mclk(rate, clk_rate, 
				word_size, 2, 
				&bclk_div, &mclk_div) ) {
		printk("calc bclk mclk error! rate = %d, pll2 = %d, wss = %d\n", rate, clk_rate, word_size); 
		return -EINVAL;
	}
	
	printk("mclk %d bclk %d\n", mclk_div, bclk_div);

	regmap_write(sdai->regmap, SUN4I_DAI_CLK_DIV_REG,
		     SUN4I_DAI_CLK_DIV_BCLK(bclk_div) |
		     SUN4I_DAI_CLK_DIV_MCLK(mclk_div) |
		     SUN4I_DAI_CLK_DIV_MCLK_EN);

	printk("%s +%d\n", __func__, __LINE__);

	return 0;
}

static int sun4i_dai_hw_params(struct snd_pcm_substream *substream,
			       struct snd_pcm_hw_params *params,
			       struct snd_soc_dai *dai)
{
	struct sun4i_dai *sdai = snd_soc_dai_get_drvdata(dai);
	int sr, wss;
	u32 width;

	printk("%s +%d\n", __func__, __LINE__);

	if (params_channels(params) != 2)
		return -EINVAL;

	printk("%s +%d\n", __func__, __LINE__);

	/* Enable the first output line */
	regmap_update_bits(sdai->regmap, SUN4I_DAI_CTRL_REG,
			   SUN4I_DAI_CTRL_SDO_EN_MASK,
			   SUN4I_DAI_CTRL_SDO_EN(0));

	printk("%s +%d\n", __func__, __LINE__);

	/* Enable the first two channels */
	regmap_write(sdai->regmap, SUN4I_DAI_TX_CHAN_SEL_REG,
		     SUN4I_DAI_TX_CHAN_SEL(2));

	printk("%s +%d\n", __func__, __LINE__);

	/* Map them to the two first samples coming in */
	regmap_write(sdai->regmap, SUN4I_DAI_TX_CHAN_MAP_REG,
		     SUN4I_DAI_TX_CHAN_MAP(0, 0) | SUN4I_DAI_TX_CHAN_MAP(1, 1));

	printk("%s +%d\n", __func__, __LINE__);

	switch (params_physical_width(params)) {
	case 16:
		width = DMA_SLAVE_BUSWIDTH_2_BYTES;
		break;
	case 32:
		width = DMA_SLAVE_BUSWIDTH_4_BYTES;
		break;
	default:
		return -EINVAL;
	}
	sdai->playback_dma_data.addr_width = width;

	printk("%s +%d\n", __func__, __LINE__);

	sr = sun4i_dai_params_to_sr(params);
	if (sr < 0)
		return -EINVAL;

	printk("%s +%d\n", __func__, __LINE__);

	wss = sun4i_dai_params_to_wss(params);
	if (wss < 0)
		return -EINVAL;

	printk("%s +%d\n", __func__, __LINE__);

	regmap_update_bits(sdai->regmap, SUN4I_DAI_FMT0_REG,
			   SUN4I_DAI_FMT0_WSS_MASK | SUN4I_DAI_FMT0_SR_MASK,
			   SUN4I_DAI_FMT0_WSS(wss) | SUN4I_DAI_FMT0_SR(sr));

	printk("%s +%d\n", __func__, __LINE__);

	return sun4i_dai_set_clk_rate(sdai, params_rate(params),
				      params_physical_width(params));
}

static int sun4i_dai_set_fmt(struct snd_soc_dai *dai, unsigned int fmt)
{
        struct sun4i_dai *sdai = snd_soc_dai_get_drvdata(dai);
	u32 val;

	/* DAI Mode */
	switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
	case SND_SOC_DAIFMT_I2S:
		val = SUN4I_DAI_FMT0_FMT_I2S;
		break;
	case SND_SOC_DAIFMT_LEFT_J:
		val = SUN4I_DAI_FMT0_FMT_LEFT_J;
		break;
	case SND_SOC_DAIFMT_RIGHT_J:
		val = SUN4I_DAI_FMT0_FMT_RIGHT_J;
		break;
	default:
		return -EINVAL;
	}

	regmap_update_bits(sdai->regmap, SUN4I_DAI_FMT0_REG,
			   SUN4I_DAI_FMT0_FMT_MASK,
			   val);

	/* DAI clock polarity */
	switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
	case SND_SOC_DAIFMT_IB_IF:
		/* Invert both clocks */
		val = SUN4I_DAI_FMT0_BCLK_POLARITY_INVERTED |
			SUN4I_DAI_FMT0_LRCLK_POLARITY_INVERTED;
		break;
	case SND_SOC_DAIFMT_IB_NF:
		/* Invert bit clock */
		val = SUN4I_DAI_FMT0_BCLK_POLARITY_INVERTED | 
			SUN4I_DAI_FMT0_LRCLK_POLARITY_NORMAL;
		break;
	case SND_SOC_DAIFMT_NB_IF:
		/* Invert frame clock */
		val = SUN4I_DAI_FMT0_LRCLK_POLARITY_INVERTED |
			SUN4I_DAI_FMT0_BCLK_POLARITY_NORMAL;
		break;
	case SND_SOC_DAIFMT_NB_NF:
		/* Nothing to do for both normal cases */
		val = SUN4I_DAI_FMT0_BCLK_POLARITY_NORMAL |
			SUN4I_DAI_FMT0_LRCLK_POLARITY_NORMAL;
		break;
	default:
		return -EINVAL;
	}

	regmap_update_bits(sdai->regmap, SUN4I_DAI_FMT0_REG,
			   SUN4I_DAI_FMT0_BCLK_POLARITY_MASK |
			   SUN4I_DAI_FMT0_LRCLK_POLARITY_MASK,
			   val);

	/* DAI clock master masks */
	switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
	case SND_SOC_DAIFMT_CBS_CFS:
		/* BCLK and LRCLK master */
		val = SUN4I_DAI_CTRL_MODE_MASTER;
		break;
	case SND_SOC_DAIFMT_CBM_CFM:
		/* BCLK and LRCLK slave */
		val = SUN4I_DAI_CTRL_MODE_SLAVE;
		break;
	default:
		return -EINVAL;
	}

	regmap_update_bits(sdai->regmap, SUN4I_DAI_CTRL_REG,
			   SUN4I_DAI_CTRL_MODE_MASK,
			   val);

	/* Set significant bits in our FIFOs */
	regmap_update_bits(sdai->regmap, SUN4I_DAI_FIFO_CTRL_REG,
			   SUN4I_DAI_FIFO_CTRL_TX_MODE_MASK |
			   SUN4I_DAI_FIFO_CTRL_RX_MODE_MASK,
			   SUN4I_DAI_FIFO_CTRL_TX_MODE(1) |
			   SUN4I_DAI_FIFO_CTRL_RX_MODE(1));
	return 0;
}

static void sun4i_dai_start_playback(struct sun4i_dai *sdai)
{
	/* Flush TX FIFO */
	regmap_update_bits(sdai->regmap, SUN4I_DAI_FIFO_CTRL_REG,
			SUN4I_DAI_FIFO_CTRL_FLUSH_TX,
			SUN4I_DAI_FIFO_CTRL_FLUSH_TX);

	/* Clear TX counter */
	regmap_write(sdai->regmap, SUN4I_DAI_TX_CNT_REG, 0);

	/* Enable TX Block */
	regmap_update_bits(sdai->regmap, SUN4I_DAI_CTRL_REG,
			SUN4I_DAI_CTRL_TX_EN,
			SUN4I_DAI_CTRL_TX_EN);

	/* Enable TX DRQ */
	regmap_update_bits(sdai->regmap, SUN4I_DAI_DMA_INT_CTRL_REG,
			SUN4I_DAI_DMA_INT_CTRL_TX_DRQ_EN,
			SUN4I_DAI_DMA_INT_CTRL_TX_DRQ_EN);
	/* Enable I2S0 Engine */
	regmap_update_bits(sdai->regmap, SUN4I_DAI_CTRL_REG,
			SUN4I_DAI_CTRL_SDO_EN_MASK,
			SUN4I_DAI_CTRL_SDO_EN(0));
}


static void sun4i_dai_stop_playback(struct sun4i_dai *sdai)
{
	/* Disable TX Block */
	regmap_update_bits(sdai->regmap, SUN4I_DAI_CTRL_REG,
			SUN4I_DAI_CTRL_TX_EN,
			0);

	/* Disable TX DRQ */
	regmap_update_bits(sdai->regmap, SUN4I_DAI_DMA_INT_CTRL_REG,
			SUN4I_DAI_DMA_INT_CTRL_TX_DRQ_EN,
			0);
	/* Disable I2S0 Engine */
	regmap_update_bits(sdai->regmap, SUN4I_DAI_CTRL_REG,
			SUN4I_DAI_CTRL_SDO_EN_MASK,
			0);
}

static int sun4i_dai_trigger(struct snd_pcm_substream *substream, int cmd,
			     struct snd_soc_dai *dai)
{
	struct sun4i_dai *sdai = snd_soc_dai_get_drvdata(dai);

	switch (cmd) {
	case SNDRV_PCM_TRIGGER_START:
	case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
	case SNDRV_PCM_TRIGGER_RESUME:
		if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)
			sun4i_dai_start_playback(sdai);
		else
			return -EINVAL;
		break;

	case SNDRV_PCM_TRIGGER_STOP:
	case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
	case SNDRV_PCM_TRIGGER_SUSPEND:
		if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)
			sun4i_dai_stop_playback(sdai);
		else
			return -EINVAL;
		break;

	default:
		return -EINVAL;
	}
	{
	/* COOPS DEBUGGING FOR NOW */
	struct platform_device *pdev = sdai->pdev;
	u32 reg_val = 0;

	dev_err(&pdev->dev,
			"Command State %d Audio Clock is %lu\n", cmd, clk_get_rate(sdai->mod_clk));
	regmap_read(sdai->regmap, SUN4I_DAI_CTRL_REG, &reg_val);
	dev_err(&pdev->dev,
			"SUN4I_DAI_CTRL_REG 0x%x\n", reg_val);
	regmap_read(sdai->regmap, SUN4I_DAI_FMT0_REG, &reg_val);
	dev_err(&pdev->dev,
			"SUN4I_DAI_FMT0_REG 0x%x\n", reg_val);
	regmap_read(sdai->regmap, SUN4I_DAI_FMT1_REG, &reg_val);
	dev_err(&pdev->dev,
			"SUN4I_DAI_FMT1_REG 0x%x\n", reg_val);
	regmap_read(sdai->regmap, SUN4I_DAI_FIFO_CTRL_REG, &reg_val);
	dev_err(&pdev->dev,
			"SUN4I_DAI_FIFO_CTRL_REG 0x%x\n", reg_val);
	regmap_read(sdai->regmap, SUN4I_DAI_FIFO_STA_REG, &reg_val);
	dev_err(&pdev->dev,
			"SUN4I_DAI_FIFO_STA_REG 0x%x\n", reg_val);
	}

	return 0;
}

static int sun4i_dai_startup(struct snd_pcm_substream *substream,
			     struct snd_soc_dai *dai)
{
        struct sun4i_dai *sdai = snd_soc_dai_get_drvdata(dai);

	return clk_prepare_enable(sdai->mod_clk);
}

static void sun4i_dai_shutdown(struct snd_pcm_substream *substream,
			       struct snd_soc_dai *dai)
{
        struct sun4i_dai *sdai = snd_soc_dai_get_drvdata(dai);

	return clk_disable_unprepare(sdai->mod_clk);
}

static const struct snd_soc_dai_ops sun4i_dai_dai_ops = {
	.hw_params	= sun4i_dai_hw_params,
	.set_fmt	= sun4i_dai_set_fmt,
	.shutdown	= sun4i_dai_shutdown,
	.startup	= sun4i_dai_startup,
	.trigger	= sun4i_dai_trigger,
};

static int sun4i_dai_dai_probe(struct snd_soc_dai *dai)
{
	struct sun4i_dai *sdai = snd_soc_dai_get_drvdata(dai);

	/* Enable the whole hardware block */
	regmap_write(sdai->regmap, SUN4I_DAI_CTRL_REG,
		     SUN4I_DAI_CTRL_GL_EN);

	snd_soc_dai_init_dma_data(dai, &sdai->playback_dma_data, NULL);

	snd_soc_dai_set_drvdata(dai, sdai);

	return 0;
}

#define SUN4I_RATES	SNDRV_PCM_RATE_8000_192000

#define SUN4I_FORMATS	(SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE | SNDRV_PCM_FMTBIT_S24_LE)

static struct snd_soc_dai_driver sun4i_dai_dai = {
	.probe = sun4i_dai_dai_probe,
	.playback = {
		.stream_name = "Playback",
		.channels_min = 2,
		.channels_max = 2,
		.rates = SUN4I_RATES,
		.formats = SUN4I_FORMATS,
	},
	.ops = &sun4i_dai_dai_ops,
	.symmetric_rates = 1,
};

static const struct snd_soc_component_driver sun4i_dai_component = {
	.name	= "sun4i-dai",
};

static const struct regmap_config sun4i_dai_regmap_config = {
	.reg_bits	= 32,
	.reg_stride	= 4,
	.val_bits	= 32,
	.max_register	= SUN4I_DAI_RX_CHAN_MAP_REG,
};

static int sun4i_dai_probe(struct platform_device *pdev)
{
	struct sun4i_dai *sdai;
	struct resource *res;
	void __iomem *regs;
	int irq, ret;

	dev_dbg(&pdev->dev, "Entered %s\n", __func__);

	sdai = devm_kzalloc(&pdev->dev, sizeof(*sdai), GFP_KERNEL);
	if (!sdai)
		return -ENOMEM;

	sdai->pdev = pdev;
	platform_set_drvdata(pdev, sdai);

	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	regs = devm_ioremap_resource(&pdev->dev, res);
	if (IS_ERR(regs)) {
		dev_err(&pdev->dev, "Can't request IO region\n");
		return PTR_ERR(regs);
	}

	irq = platform_get_irq(pdev, 0);
	if (irq < 0) {
		dev_err(&pdev->dev, "Can't retrieve our interrupt\n");
		return irq;
	}

	sdai->bus_clk = devm_clk_get(&pdev->dev, "apb");
	if (IS_ERR(sdai->bus_clk)) {
		dev_err(&pdev->dev, "Can't get our bus clock\n");
		return PTR_ERR(sdai->bus_clk);
	}
	clk_prepare_enable(sdai->bus_clk);

	sdai->regmap = devm_regmap_init_mmio(&pdev->dev, regs,
					     &sun4i_dai_regmap_config);
	if (IS_ERR(sdai->regmap)) {
		dev_err(&pdev->dev, "Regmap initialisation failed\n");
		ret = PTR_ERR(sdai->regmap);
		goto err_disable_clk;
	};

	sdai->mod_clk = devm_clk_get(&pdev->dev, "dai");
	if (IS_ERR(sdai->mod_clk)) {
		dev_err(&pdev->dev, "Can't get our mod clock\n");
		ret = PTR_ERR(sdai->mod_clk);
		goto err_disable_clk;
	}

	sdai->ccu_regs = ioremap(0x01C20000, 0x200);
	if (sdai->ccu_regs == NULL) {
		dev_err(&pdev->dev, "Can't iomap ccu register\n");
		return -ENXIO;
	}
	
	sdai->playback_dma_data.addr = res->start + SUN4I_DAI_FIFO_TX_REG;
	sdai->playback_dma_data.maxburst = 4;

	ret = devm_snd_soc_register_component(&pdev->dev,
					      &sun4i_dai_component,
					      &sun4i_dai_dai, 1);
	if (ret) {
		dev_err(&pdev->dev, "Could not register DAI\n");
		goto err_disable_clk;
	}

	ret = snd_dmaengine_pcm_register(&pdev->dev, NULL, 0);
	if (ret) {
		dev_err(&pdev->dev, "Could not register PCM\n");
		goto err_disable_clk;
	}

	return 0;

err_disable_clk:
	clk_disable_unprepare(sdai->bus_clk);
	return ret;
}

static int sun4i_dai_remove(struct platform_device *pdev)
{
	struct sun4i_dai *sdai = platform_get_drvdata(pdev);

	snd_dmaengine_pcm_unregister(&pdev->dev);
	clk_disable_unprepare(sdai->bus_clk);

	return 0;
}

static const struct of_device_id sun4i_dai_match[] = {
	{ .compatible = "allwinner,sun4i-a10-dai", },
	{}
};
MODULE_DEVICE_TABLE(of, sun4i_dai_match);

static struct platform_driver sun4i_dai_driver = {
	.probe	= sun4i_dai_probe,
	.remove	= sun4i_dai_remove,
	.driver	= {
		.name		= "sun4i-dai",
		.of_match_table	= sun4i_dai_match,
	},
};
module_platform_driver(sun4i_dai_driver);

MODULE_AUTHOR("Andrea Venturi <be17068@iperbole.bo.it>");
MODULE_AUTHOR("Maxime Ripard <maxime.ripard@free-electrons.com>");
MODULE_DESCRIPTION("Allwinner A10 DAI driver");
MODULE_LICENSE("GPL");
