{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 11 15:51:19 2018 " "Info: Processing started: Tue Dec 11 15:51:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 123 -c 123 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 123 -c 123" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teclado.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file teclado.v" { { "Info" "ISGN_ENTITY_NAME" "1 teclado " "Info: Found entity 1: teclado" {  } { { "teclado.v" "" { Text "C:/Users/zsmn/Downloads/New folder/teclado.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deboucing.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file deboucing.v" { { "Info" "ISGN_ENTITY_NAME" "1 deboucing " "Info: Found entity 1: deboucing" {  } { { "deboucing.v" "" { Text "C:/Users/zsmn/Downloads/New folder/deboucing.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Info: Found entity 1: bcd" {  } { { "bcd.v" "" { Text "C:/Users/zsmn/Downloads/New folder/bcd.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "contador.v(36) " "Warning (10268): Verilog HDL information at contador.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "contador.v" "" { Text "C:/Users/zsmn/Downloads/New folder/contador.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Info: Found entity 1: contador" {  } { { "contador.v" "" { Text "C:/Users/zsmn/Downloads/New folder/contador.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversaobin_dec.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file conversaobin_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 conversaobin_dec " "Info: Found entity 1: conversaobin_dec" {  } { { "conversaobin_dec.v" "" { Text "C:/Users/zsmn/Downloads/New folder/conversaobin_dec.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversaodec_bin.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file conversaodec_bin.v" { { "Info" "ISGN_ENTITY_NAME" "1 conversaodec_bin " "Info: Found entity 1: conversaodec_bin" {  } { { "conversaodec_bin.v" "" { Text "C:/Users/zsmn/Downloads/New folder/conversaodec_bin.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teclado2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file teclado2.v" { { "Info" "ISGN_ENTITY_NAME" "1 teclado2 " "Info: Found entity 1: teclado2" {  } { { "teclado2.v" "" { Text "C:/Users/zsmn/Downloads/New folder/teclado2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deg_clk.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file deg_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 deg_clk " "Info: Found entity 1: deg_clk" {  } { { "deg_clk.v" "" { Text "C:/Users/zsmn/Downloads/New folder/deg_clk.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(47) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(47): instance has no name" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Info: Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GAMB main.v(27) " "Warning (10036): Verilog HDL or VHDL warning at main.v(27): object \"GAMB\" assigned a value but never read" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "registrador_final main.v(53) " "Warning (10240): Verilog HDL Always Construct warning at main.v(53): inferring latch(es) for variable \"registrador_final\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_final\[0\] main.v(53) " "Info (10041): Inferred latch for \"registrador_final\[0\]\" at main.v(53)" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_final\[1\] main.v(53) " "Info (10041): Inferred latch for \"registrador_final\[1\]\" at main.v(53)" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_final\[2\] main.v(53) " "Info (10041): Inferred latch for \"registrador_final\[2\]\" at main.v(53)" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_final\[3\] main.v(53) " "Info (10041): Inferred latch for \"registrador_final\[3\]\" at main.v(53)" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_final\[4\] main.v(53) " "Info (10041): Inferred latch for \"registrador_final\[4\]\" at main.v(53)" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_final\[5\] main.v(53) " "Info (10041): Inferred latch for \"registrador_final\[5\]\" at main.v(53)" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_final\[6\] main.v(53) " "Info (10041): Inferred latch for \"registrador_final\[6\]\" at main.v(53)" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_final\[7\] main.v(53) " "Info (10041): Inferred latch for \"registrador_final\[7\]\" at main.v(53)" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_final\[8\] main.v(53) " "Info (10041): Inferred latch for \"registrador_final\[8\]\" at main.v(53)" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_final\[9\] main.v(53) " "Info (10041): Inferred latch for \"registrador_final\[9\]\" at main.v(53)" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_final\[10\] main.v(53) " "Info (10041): Inferred latch for \"registrador_final\[10\]\" at main.v(53)" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_final\[11\] main.v(53) " "Info (10041): Inferred latch for \"registrador_final\[11\]\" at main.v(53)" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_final\[12\] main.v(53) " "Info (10041): Inferred latch for \"registrador_final\[12\]\" at main.v(53)" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_final\[13\] main.v(53) " "Info (10041): Inferred latch for \"registrador_final\[13\]\" at main.v(53)" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_final\[14\] main.v(53) " "Info (10041): Inferred latch for \"registrador_final\[14\]\" at main.v(53)" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registrador_final\[15\] main.v(53) " "Info (10041): Inferred latch for \"registrador_final\[15\]\" at main.v(53)" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deg_clk deg_clk:comb_13 " "Info: Elaborating entity \"deg_clk\" for hierarchy \"deg_clk:comb_13\"" {  } { { "main.v" "comb_13" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 deg_clk.v(15) " "Warning (10230): Verilog HDL assignment warning at deg_clk.v(15): truncated value with size 32 to match size of target (27)" {  } { { "deg_clk.v" "" { Text "C:/Users/zsmn/Downloads/New folder/deg_clk.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "teclado2 teclado2:keyboard " "Info: Elaborating entity \"teclado2\" for hierarchy \"teclado2:keyboard\"" {  } { { "main.v" "keyboard" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 teclado2.v(109) " "Warning (10230): Verilog HDL assignment warning at teclado2.v(109): truncated value with size 32 to match size of target (27)" {  } { { "teclado2.v" "" { Text "C:/Users/zsmn/Downloads/New folder/teclado2.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 teclado2.v(136) " "Warning (10230): Verilog HDL assignment warning at teclado2.v(136): truncated value with size 32 to match size of target (27)" {  } { { "teclado2.v" "" { Text "C:/Users/zsmn/Downloads/New folder/teclado2.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversaobin_dec conversaobin_dec:cbd " "Info: Elaborating entity \"conversaobin_dec\" for hierarchy \"conversaobin_dec:cbd\"" {  } { { "main.v" "cbd" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 conversaobin_dec.v(16) " "Warning (10230): Verilog HDL assignment warning at conversaobin_dec.v(16): truncated value with size 32 to match size of target (16)" {  } { { "conversaobin_dec.v" "" { Text "C:/Users/zsmn/Downloads/New folder/conversaobin_dec.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:cnt " "Info: Elaborating entity \"contador\" for hierarchy \"contador:cnt\"" {  } { { "main.v" "cnt" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 contador.v(78) " "Warning (10230): Verilog HDL assignment warning at contador.v(78): truncated value with size 32 to match size of target (26)" {  } { { "contador.v" "" { Text "C:/Users/zsmn/Downloads/New folder/contador.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 contador.v(86) " "Warning (10230): Verilog HDL assignment warning at contador.v(86): truncated value with size 32 to match size of target (16)" {  } { { "contador.v" "" { Text "C:/Users/zsmn/Downloads/New folder/contador.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 contador.v(90) " "Warning (10230): Verilog HDL assignment warning at contador.v(90): truncated value with size 32 to match size of target (16)" {  } { { "contador.v" "" { Text "C:/Users/zsmn/Downloads/New folder/contador.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversaodec_bin conversaodec_bin:cdb " "Info: Elaborating entity \"conversaodec_bin\" for hierarchy \"conversaodec_bin:cdb\"" {  } { { "main.v" "cdb" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 conversaodec_bin.v(20) " "Warning (10230): Verilog HDL assignment warning at conversaodec_bin.v(20): truncated value with size 32 to match size of target (4)" {  } { { "conversaodec_bin.v" "" { Text "C:/Users/zsmn/Downloads/New folder/conversaodec_bin.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 conversaodec_bin.v(21) " "Warning (10230): Verilog HDL assignment warning at conversaodec_bin.v(21): truncated value with size 32 to match size of target (16)" {  } { { "conversaodec_bin.v" "" { Text "C:/Users/zsmn/Downloads/New folder/conversaodec_bin.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 conversaodec_bin.v(24) " "Warning (10230): Verilog HDL assignment warning at conversaodec_bin.v(24): truncated value with size 32 to match size of target (4)" {  } { { "conversaodec_bin.v" "" { Text "C:/Users/zsmn/Downloads/New folder/conversaodec_bin.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 conversaodec_bin.v(25) " "Warning (10230): Verilog HDL assignment warning at conversaodec_bin.v(25): truncated value with size 32 to match size of target (16)" {  } { { "conversaodec_bin.v" "" { Text "C:/Users/zsmn/Downloads/New folder/conversaodec_bin.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 conversaodec_bin.v(28) " "Warning (10230): Verilog HDL assignment warning at conversaodec_bin.v(28): truncated value with size 32 to match size of target (4)" {  } { { "conversaodec_bin.v" "" { Text "C:/Users/zsmn/Downloads/New folder/conversaodec_bin.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 conversaodec_bin.v(29) " "Warning (10230): Verilog HDL assignment warning at conversaodec_bin.v(29): truncated value with size 32 to match size of target (16)" {  } { { "conversaodec_bin.v" "" { Text "C:/Users/zsmn/Downloads/New folder/conversaodec_bin.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 conversaodec_bin.v(30) " "Warning (10230): Verilog HDL assignment warning at conversaodec_bin.v(30): truncated value with size 32 to match size of target (4)" {  } { { "conversaodec_bin.v" "" { Text "C:/Users/zsmn/Downloads/New folder/conversaodec_bin.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd bcd:a " "Info: Elaborating entity \"bcd\" for hierarchy \"bcd:a\"" {  } { { "main.v" "a" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Info: Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversaodec_bin:cdb\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversaodec_bin:cdb\|Mod0\"" {  } { { "conversaodec_bin.v" "Mod0" { Text "C:/Users/zsmn/Downloads/New folder/conversaodec_bin.v" 20 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversaodec_bin:cdb\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversaodec_bin:cdb\|Div0\"" {  } { { "conversaodec_bin.v" "Div0" { Text "C:/Users/zsmn/Downloads/New folder/conversaodec_bin.v" 21 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversaodec_bin:cdb\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversaodec_bin:cdb\|Mod1\"" {  } { { "conversaodec_bin.v" "Mod1" { Text "C:/Users/zsmn/Downloads/New folder/conversaodec_bin.v" 24 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversaodec_bin:cdb\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversaodec_bin:cdb\|Div1\"" {  } { { "conversaodec_bin.v" "Div1" { Text "C:/Users/zsmn/Downloads/New folder/conversaodec_bin.v" 25 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversaodec_bin:cdb\|Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversaodec_bin:cdb\|Mod2\"" {  } { { "conversaodec_bin.v" "Mod2" { Text "C:/Users/zsmn/Downloads/New folder/conversaodec_bin.v" 28 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversaodec_bin:cdb\|Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversaodec_bin:cdb\|Div2\"" {  } { { "conversaodec_bin.v" "Div2" { Text "C:/Users/zsmn/Downloads/New folder/conversaodec_bin.v" 29 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversaodec_bin:cdb\|Mod3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversaodec_bin:cdb\|Mod3\"" {  } { { "conversaodec_bin.v" "Mod3" { Text "C:/Users/zsmn/Downloads/New folder/conversaodec_bin.v" 30 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "conversaobin_dec:cbd\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"conversaobin_dec:cbd\|Mult1\"" {  } { { "conversaobin_dec.v" "Mult1" { Text "C:/Users/zsmn/Downloads/New folder/conversaobin_dec.v" 16 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "conversaobin_dec:cbd\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"conversaobin_dec:cbd\|Mult0\"" {  } { { "conversaobin_dec.v" "Mult0" { Text "C:/Users/zsmn/Downloads/New folder/conversaobin_dec.v" 16 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "conversaodec_bin:cdb\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"conversaodec_bin:cdb\|lpm_divide:Mod0\"" {  } { { "conversaodec_bin.v" "" { Text "C:/Users/zsmn/Downloads/New folder/conversaodec_bin.v" 20 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "conversaodec_bin:cdb\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"conversaodec_bin:cdb\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Info: Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "conversaodec_bin.v" "" { Text "C:/Users/zsmn/Downloads/New folder/conversaodec_bin.v" 20 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5bm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5bm " "Info: Found entity 1: lpm_divide_5bm" {  } { { "db/lpm_divide_5bm.tdf" "" { Text "C:/Users/zsmn/Downloads/New folder/db/lpm_divide_5bm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Info: Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/zsmn/Downloads/New folder/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Info: Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "C:/Users/zsmn/Downloads/New folder/db/alt_u_div_87f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Info: Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/zsmn/Downloads/New folder/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Info: Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/zsmn/Downloads/New folder/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "conversaodec_bin:cdb\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"conversaodec_bin:cdb\|lpm_divide:Div0\"" {  } { { "conversaodec_bin.v" "" { Text "C:/Users/zsmn/Downloads/New folder/conversaodec_bin.v" 21 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "conversaodec_bin:cdb\|lpm_divide:Div0 " "Info: Instantiated megafunction \"conversaodec_bin:cdb\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Info: Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "conversaodec_bin.v" "" { Text "C:/Users/zsmn/Downloads/New folder/conversaodec_bin.v" 21 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Info: Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "C:/Users/zsmn/Downloads/New folder/db/lpm_divide_2jm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "conversaobin_dec:cbd\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"conversaobin_dec:cbd\|lpm_mult:Mult1\"" {  } { { "conversaobin_dec.v" "" { Text "C:/Users/zsmn/Downloads/New folder/conversaobin_dec.v" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "conversaobin_dec:cbd\|lpm_mult:Mult1 " "Info: Instantiated megafunction \"conversaobin_dec:cbd\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Info: Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Info: Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Info: Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Info: Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "conversaobin_dec.v" "" { Text "C:/Users/zsmn/Downloads/New folder/conversaobin_dec.v" 16 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "conversaobin_dec:cbd\|lpm_mult:Mult1\|multcore:mult_core conversaobin_dec:cbd\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"conversaobin_dec:cbd\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"conversaobin_dec:cbd\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "conversaobin_dec.v" "" { Text "C:/Users/zsmn/Downloads/New folder/conversaobin_dec.v" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "conversaobin_dec:cbd\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder conversaobin_dec:cbd\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"conversaobin_dec:cbd\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"conversaobin_dec:cbd\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "conversaobin_dec.v" "" { Text "C:/Users/zsmn/Downloads/New folder/conversaobin_dec.v" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "conversaobin_dec:cbd\|lpm_mult:Mult1\|altshift:external_latency_ffs conversaobin_dec:cbd\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"conversaobin_dec:cbd\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"conversaobin_dec:cbd\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "conversaobin_dec.v" "" { Text "C:/Users/zsmn/Downloads/New folder/conversaobin_dec.v" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "conversaobin_dec:cbd\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"conversaobin_dec:cbd\|lpm_mult:Mult0\"" {  } { { "conversaobin_dec.v" "" { Text "C:/Users/zsmn/Downloads/New folder/conversaobin_dec.v" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "conversaobin_dec:cbd\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"conversaobin_dec:cbd\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Info: Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Info: Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Info: Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Info: Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "conversaobin_dec.v" "" { Text "C:/Users/zsmn/Downloads/New folder/conversaobin_dec.v" 16 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "conversaobin_dec:cbd\|lpm_mult:Mult0\|multcore:mult_core conversaobin_dec:cbd\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"conversaobin_dec:cbd\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"conversaobin_dec:cbd\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "conversaobin_dec.v" "" { Text "C:/Users/zsmn/Downloads/New folder/conversaobin_dec.v" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "conversaobin_dec:cbd\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder conversaobin_dec:cbd\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"conversaobin_dec:cbd\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"conversaobin_dec:cbd\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "conversaobin_dec.v" "" { Text "C:/Users/zsmn/Downloads/New folder/conversaobin_dec.v" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "conversaobin_dec:cbd\|lpm_mult:Mult0\|altshift:external_latency_ffs conversaobin_dec:cbd\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"conversaobin_dec:cbd\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"conversaobin_dec:cbd\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "conversaobin_dec.v" "" { Text "C:/Users/zsmn/Downloads/New folder/conversaobin_dec.v" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "out\[0\] VCC " "Warning (13410): Pin \"out\[0\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 3 " "Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "teclado2:keyboard\|state~10 " "Info: Register \"teclado2:keyboard\|state~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "teclado2:keyboard\|state~11 " "Info: Register \"teclado2:keyboard\|state~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "teclado2:keyboard\|state_anterior~4 " "Info: Register \"teclado2:keyboard\|state_anterior~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "conversaodec_bin:cdb\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~0 " "Info (17048): Logic cell \"conversaodec_bin:cdb\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/zsmn/Downloads/New folder/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversaodec_bin:cdb\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_6_result_int\[0\]~10 " "Info (17048): Logic cell \"conversaodec_bin:cdb\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/zsmn/Downloads/New folder/db/alt_u_div_87f.tdf" 86 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversaodec_bin:cdb\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_7_result_int\[0\]~10 " "Info (17048): Logic cell \"conversaodec_bin:cdb\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/zsmn/Downloads/New folder/db/alt_u_div_87f.tdf" 91 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversaodec_bin:cdb\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10 " "Info (17048): Logic cell \"conversaodec_bin:cdb\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Users/zsmn/Downloads/New folder/db/alt_u_div_87f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversaodec_bin:cdb\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Info (17048): Logic cell \"conversaodec_bin:cdb\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/zsmn/Downloads/New folder/db/alt_u_div_87f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversaodec_bin:cdb\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Info (17048): Logic cell \"conversaodec_bin:cdb\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/zsmn/Downloads/New folder/db/alt_u_div_87f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversaodec_bin:cdb\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Info (17048): Logic cell \"conversaodec_bin:cdb\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/zsmn/Downloads/New folder/db/alt_u_div_87f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversaodec_bin:cdb\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Info (17048): Logic cell \"conversaodec_bin:cdb\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/zsmn/Downloads/New folder/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversaodec_bin:cdb\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Info (17048): Logic cell \"conversaodec_bin:cdb\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/zsmn/Downloads/New folder/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversaodec_bin:cdb\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Info (17048): Logic cell \"conversaodec_bin:cdb\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/zsmn/Downloads/New folder/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversaodec_bin:cdb\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_6_result_int\[0\]~10 " "Info (17048): Logic cell \"conversaodec_bin:cdb\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/zsmn/Downloads/New folder/db/alt_u_div_87f.tdf" 86 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversaodec_bin:cdb\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_7_result_int\[0\]~10 " "Info (17048): Logic cell \"conversaodec_bin:cdb\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/zsmn/Downloads/New folder/db/alt_u_div_87f.tdf" 91 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversaodec_bin:cdb\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10 " "Info (17048): Logic cell \"conversaodec_bin:cdb\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Users/zsmn/Downloads/New folder/db/alt_u_div_87f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversaodec_bin:cdb\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Info (17048): Logic cell \"conversaodec_bin:cdb\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/zsmn/Downloads/New folder/db/alt_u_div_87f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversaodec_bin:cdb\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Info (17048): Logic cell \"conversaodec_bin:cdb\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/zsmn/Downloads/New folder/db/alt_u_div_87f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversaodec_bin:cdb\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Info (17048): Logic cell \"conversaodec_bin:cdb\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/zsmn/Downloads/New folder/db/alt_u_div_87f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversaodec_bin:cdb\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Info (17048): Logic cell \"conversaodec_bin:cdb\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/zsmn/Downloads/New folder/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversaodec_bin:cdb\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Info (17048): Logic cell \"conversaodec_bin:cdb\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/zsmn/Downloads/New folder/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversaodec_bin:cdb\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Info (17048): Logic cell \"conversaodec_bin:cdb\|lpm_divide:Div1\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/zsmn/Downloads/New folder/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversaodec_bin:cdb\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~0 " "Info (17048): Logic cell \"conversaodec_bin:cdb\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/zsmn/Downloads/New folder/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversaodec_bin:cdb\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Info (17048): Logic cell \"conversaodec_bin:cdb\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/zsmn/Downloads/New folder/db/alt_u_div_87f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversaodec_bin:cdb\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Info (17048): Logic cell \"conversaodec_bin:cdb\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/zsmn/Downloads/New folder/db/alt_u_div_87f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversaodec_bin:cdb\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Info (17048): Logic cell \"conversaodec_bin:cdb\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/zsmn/Downloads/New folder/db/alt_u_div_87f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversaodec_bin:cdb\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Info (17048): Logic cell \"conversaodec_bin:cdb\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/zsmn/Downloads/New folder/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversaodec_bin:cdb\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Info (17048): Logic cell \"conversaodec_bin:cdb\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/zsmn/Downloads/New folder/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversaodec_bin:cdb\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Info (17048): Logic cell \"conversaodec_bin:cdb\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/zsmn/Downloads/New folder/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversaodec_bin:cdb\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Info (17048): Logic cell \"conversaodec_bin:cdb\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/zsmn/Downloads/New folder/db/alt_u_div_87f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversaodec_bin:cdb\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Info (17048): Logic cell \"conversaodec_bin:cdb\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/zsmn/Downloads/New folder/db/alt_u_div_87f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversaodec_bin:cdb\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Info (17048): Logic cell \"conversaodec_bin:cdb\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/zsmn/Downloads/New folder/db/alt_u_div_87f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversaodec_bin:cdb\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Info (17048): Logic cell \"conversaodec_bin:cdb\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/zsmn/Downloads/New folder/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversaodec_bin:cdb\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Info (17048): Logic cell \"conversaodec_bin:cdb\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/zsmn/Downloads/New folder/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversaodec_bin:cdb\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Info (17048): Logic cell \"conversaodec_bin:cdb\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/zsmn/Downloads/New folder/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversaodec_bin:cdb\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~0 " "Info (17048): Logic cell \"conversaodec_bin:cdb\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/zsmn/Downloads/New folder/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversaodec_bin:cdb\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Info (17048): Logic cell \"conversaodec_bin:cdb\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/zsmn/Downloads/New folder/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversaodec_bin:cdb\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Info (17048): Logic cell \"conversaodec_bin:cdb\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/zsmn/Downloads/New folder/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "conversaodec_bin:cdb\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Info (17048): Logic cell \"conversaodec_bin:cdb\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/zsmn/Downloads/New folder/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/zsmn/Downloads/New folder/123.map.smsg " "Info: Generated suppressed messages file C:/Users/zsmn/Downloads/New folder/123.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1273 " "Info: Implemented 1273 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Info: Implemented 35 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1229 " "Info: Implemented 1229 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "272 " "Info: Peak virtual memory: 272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 11 15:51:27 2018 " "Info: Processing ended: Tue Dec 11 15:51:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 11 15:51:28 2018 " "Info: Processing started: Tue Dec 11 15:51:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 123 -c 123 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off 123 -c 123" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "123 EP4CE115F29C7 " "Info: Selected device EP4CE115F29C7 for design \"123\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Info: Device EP4CE40F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Info: Device EP4CE40F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Info: Device EP4CE30F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Info: Device EP4CE30F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Info: Device EP4CE55F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Info: Device EP4CE55F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Info: Device EP4CE75F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Info: Device EP4CE75F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Info: Device EP4CE115F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zsmn/Downloads/New folder/" 0 { } { { 0 { 0 ""} 0 2770 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zsmn/Downloads/New folder/" 0 { } { { 0 { 0 ""} 0 2772 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info: Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zsmn/Downloads/New folder/" 0 { } { { 0 { 0 ""} 0 2774 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info: Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zsmn/Downloads/New folder/" 0 { } { { 0 { 0 ""} 0 2776 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Info: Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zsmn/Downloads/New folder/" 0 { } { { 0 { 0 ""} 0 2778 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 44 " "Critical Warning: No exact pin location assignment(s) for 1 pins of 44 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salve " "Info: Pin salve not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { salve } } } { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { salve } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zsmn/Downloads/New folder/" 0 { } { { 0 { 0 ""} 0 384 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_final\[14\]\|combout " "Warning: Node \"registrador_final\[14\]\|combout\" is a latch" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_final\[13\]\|combout " "Warning: Node \"registrador_final\[13\]\|combout\" is a latch" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_final\[12\]\|combout " "Warning: Node \"registrador_final\[12\]\|combout\" is a latch" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_final\[0\]\|combout " "Warning: Node \"registrador_final\[0\]\|combout\" is a latch" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_final\[1\]\|combout " "Warning: Node \"registrador_final\[1\]\|combout\" is a latch" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_final\[2\]\|combout " "Warning: Node \"registrador_final\[2\]\|combout\" is a latch" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_final\[6\]\|combout " "Warning: Node \"registrador_final\[6\]\|combout\" is a latch" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_final\[5\]\|combout " "Warning: Node \"registrador_final\[5\]\|combout\" is a latch" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_final\[4\]\|combout " "Warning: Node \"registrador_final\[4\]\|combout\" is a latch" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_final\[3\]\|combout " "Warning: Node \"registrador_final\[3\]\|combout\" is a latch" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_final\[10\]\|combout " "Warning: Node \"registrador_final\[10\]\|combout\" is a latch" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_final\[9\]\|combout " "Warning: Node \"registrador_final\[9\]\|combout\" is a latch" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_final\[8\]\|combout " "Warning: Node \"registrador_final\[8\]\|combout\" is a latch" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_final\[7\]\|combout " "Warning: Node \"registrador_final\[7\]\|combout\" is a latch" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_final\[11\]\|combout " "Warning: Node \"registrador_final\[11\]\|combout\" is a latch" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "123.sdc " "Critical Warning: Synopsys Design Constraints File file not found: '123.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reseta\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reseta\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reseta\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reseta\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reseta\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reseta\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reseta\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reseta\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reseta\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reseta\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reseta\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reseta\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reseta\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reseta\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reseta\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reseta\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pause\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pause\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pause\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pause\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pause\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pause\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pause\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pause\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pause\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pause\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pause\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pause\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pause\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pause\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pause\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pause\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Info: Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zsmn/Downloads/New folder/" 0 { } { { 0 { 0 ""} 0 2759 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "deg_clk:comb_13\|d_clk  " "Info: Automatically promoted node deg_clk:comb_13\|d_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "deg_clk:comb_13\|d_clk~0 " "Info: Destination node deg_clk:comb_13\|d_clk~0" {  } { { "deg_clk.v" "" { Text "C:/Users/zsmn/Downloads/New folder/deg_clk.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { deg_clk:comb_13|d_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zsmn/Downloads/New folder/" 0 { } { { 0 { 0 ""} 0 2425 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "deg_clk.v" "" { Text "C:/Users/zsmn/Downloads/New folder/deg_clk.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { deg_clk:comb_13|d_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zsmn/Downloads/New folder/" 0 { } { { 0 { 0 ""} 0 321 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "teclado2:keyboard\|salve  " "Info: Automatically promoted node teclado2:keyboard\|salve " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador:cnt\|aux\[2\]~0 " "Info: Destination node contador:cnt\|aux\[2\]~0" {  } { { "contador.v" "" { Text "C:/Users/zsmn/Downloads/New folder/contador.v" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:cnt|aux[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zsmn/Downloads/New folder/" 0 { } { { 0 { 0 ""} 0 2205 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "teclado2:keyboard\|salve~1 " "Info: Destination node teclado2:keyboard\|salve~1" {  } { { "teclado2.v" "" { Text "C:/Users/zsmn/Downloads/New folder/teclado2.v" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { teclado2:keyboard|salve~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zsmn/Downloads/New folder/" 0 { } { { 0 { 0 ""} 0 2228 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador:cnt\|cont\[17\]~26 " "Info: Destination node contador:cnt\|cont\[17\]~26" {  } { { "contador.v" "" { Text "C:/Users/zsmn/Downloads/New folder/contador.v" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:cnt|cont[17]~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zsmn/Downloads/New folder/" 0 { } { { 0 { 0 ""} 0 2279 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador:cnt\|segundos\[3\]~4 " "Info: Destination node contador:cnt\|segundos\[3\]~4" {  } { { "contador.v" "" { Text "C:/Users/zsmn/Downloads/New folder/contador.v" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador:cnt|segundos[3]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zsmn/Downloads/New folder/" 0 { } { { 0 { 0 ""} 0 2284 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "salve~output " "Info: Destination node salve~output" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { salve~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zsmn/Downloads/New folder/" 0 { } { { 0 { 0 ""} 0 2755 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "teclado2.v" "" { Text "C:/Users/zsmn/Downloads/New folder/teclado2.v" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { teclado2:keyboard|salve } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/zsmn/Downloads/New folder/" 0 { } { { 0 { 0 ""} 0 221 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 13 58 " "Info: I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 17 48 " "Info: I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 17 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 8 50 " "Info: I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  50 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 5 67 " "Info: I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  67 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X46_Y37 X57_Y48 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE115F29C7 " "Warning: Timing characteristics of device EP4CE115F29C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/zsmn/Downloads/New folder/123.fit.smsg " "Info: Generated suppressed messages file C:/Users/zsmn/Downloads/New folder/123.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "495 " "Info: Peak virtual memory: 495 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 11 15:51:47 2018 " "Info: Processing ended: Tue Dec 11 15:51:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Info: Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Info: Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 11 15:51:49 2018 " "Info: Processing started: Tue Dec 11 15:51:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 123 -c 123 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off 123 -c 123" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 11 15:51:49 2018 " "Info: Processing started: Tue Dec 11 15:51:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 123 -c 123 " "Info: Command: quartus_sta 123 -c 123" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_final\[14\]\|combout " "Warning: Node \"registrador_final\[14\]\|combout\" is a latch" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_final\[13\]\|combout " "Warning: Node \"registrador_final\[13\]\|combout\" is a latch" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_final\[12\]\|combout " "Warning: Node \"registrador_final\[12\]\|combout\" is a latch" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_final\[10\]\|combout " "Warning: Node \"registrador_final\[10\]\|combout\" is a latch" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_final\[7\]\|combout " "Warning: Node \"registrador_final\[7\]\|combout\" is a latch" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_final\[9\]\|combout " "Warning: Node \"registrador_final\[9\]\|combout\" is a latch" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_final\[8\]\|combout " "Warning: Node \"registrador_final\[8\]\|combout\" is a latch" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_final\[5\]\|combout " "Warning: Node \"registrador_final\[5\]\|combout\" is a latch" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_final\[3\]\|combout " "Warning: Node \"registrador_final\[3\]\|combout\" is a latch" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_final\[6\]\|combout " "Warning: Node \"registrador_final\[6\]\|combout\" is a latch" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_final\[4\]\|combout " "Warning: Node \"registrador_final\[4\]\|combout\" is a latch" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_final\[1\]\|combout " "Warning: Node \"registrador_final\[1\]\|combout\" is a latch" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_final\[2\]\|combout " "Warning: Node \"registrador_final\[2\]\|combout\" is a latch" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_final\[0\]\|combout " "Warning: Node \"registrador_final\[0\]\|combout\" is a latch" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador_final\[11\]\|combout " "Warning: Node \"registrador_final\[11\]\|combout\" is a latch" {  } { { "main.v" "" { Text "C:/Users/zsmn/Downloads/New folder/main.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "123.sdc " "Critical Warning: Synopsys Design Constraints File file not found: '123.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pause pause " "Info: create_clock -period 1.000 -name pause pause" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name deg_clk:comb_13\|d_clk deg_clk:comb_13\|d_clk " "Info: create_clock -period 1.000 -name deg_clk:comb_13\|d_clk deg_clk:comb_13\|d_clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reseta reseta " "Info: create_clock -period 1.000 -name reseta reseta" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name teclado2:keyboard\|salve teclado2:keyboard\|salve " "Info: create_clock -period 1.000 -name teclado2:keyboard\|salve teclado2:keyboard\|salve" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reseta\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reseta\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reseta\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reseta\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reseta\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reseta\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reseta\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reseta\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reseta\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reseta\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reseta\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reseta\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reseta\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reseta\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reseta\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reseta\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pause\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pause\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pause\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pause\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pause\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pause\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pause\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pause\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pause\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pause\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pause\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pause\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pause\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pause\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pause\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pause\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.768 " "Info: Worst-case setup slack is -6.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.768      -413.275 clk  " "Info:    -6.768      -413.275 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.925       -69.864 teclado2:keyboard\|salve  " "Info:    -5.925       -69.864 teclado2:keyboard\|salve " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.875       -69.583 deg_clk:comb_13\|d_clk  " "Info:    -1.875       -69.583 deg_clk:comb_13\|d_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108         0.000 pause  " "Info:     0.108         0.000 pause " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121         0.000 reseta  " "Info:     0.121         0.000 reseta " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.302 " "Info: Worst-case hold slack is -0.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.302        -0.302 deg_clk:comb_13\|d_clk  " "Info:    -0.302        -0.302 deg_clk:comb_13\|d_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.276        -0.276 teclado2:keyboard\|salve  " "Info:    -0.276        -0.276 teclado2:keyboard\|salve " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.225        -0.500 clk  " "Info:    -0.225        -0.500 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343         0.000 pause  " "Info:     0.343         0.000 pause " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356         0.000 reseta  " "Info:     0.356         0.000 reseta " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -207.315 clk  " "Info:    -3.000      -207.315 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.285 pause  " "Info:    -3.000        -4.285 pause " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.285 reseta  " "Info:    -3.000        -4.285 reseta " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -62.965 deg_clk:comb_13\|d_clk  " "Info:    -1.285       -62.965 deg_clk:comb_13\|d_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331         0.000 teclado2:keyboard\|salve  " "Info:     0.331         0.000 teclado2:keyboard\|salve " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE115F29C7 " "Warning: Timing characteristics of device EP4CE115F29C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reseta\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reseta\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reseta\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reseta\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reseta\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reseta\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reseta\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reseta\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reseta\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reseta\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reseta\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reseta\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reseta\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reseta\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reseta\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reseta\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pause\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pause\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pause\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pause\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pause\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pause\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pause\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pause\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pause\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pause\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pause\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pause\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pause\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pause\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pause\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pause\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.982 " "Info: Worst-case setup slack is -5.982" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.982      -364.419 clk  " "Info:    -5.982      -364.419 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.333       -63.741 teclado2:keyboard\|salve  " "Info:    -5.333       -63.741 teclado2:keyboard\|salve " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.647       -59.519 deg_clk:comb_13\|d_clk  " "Info:    -1.647       -59.519 deg_clk:comb_13\|d_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205         0.000 pause  " "Info:     0.205         0.000 pause " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217         0.000 reseta  " "Info:     0.217         0.000 reseta " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.202 " "Info: Worst-case hold slack is -0.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.202        -0.420 clk  " "Info:    -0.202        -0.420 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.173        -0.173 deg_clk:comb_13\|d_clk  " "Info:    -0.173        -0.173 deg_clk:comb_13\|d_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.133        -0.133 teclado2:keyboard\|salve  " "Info:    -0.133        -0.133 teclado2:keyboard\|salve " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306         0.000 pause  " "Info:     0.306         0.000 pause " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318         0.000 reseta  " "Info:     0.318         0.000 reseta " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -207.315 clk  " "Info:    -3.000      -207.315 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.285 pause  " "Info:    -3.000        -4.285 pause " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.285 reseta  " "Info:    -3.000        -4.285 reseta " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -62.965 deg_clk:comb_13\|d_clk  " "Info:    -1.285       -62.965 deg_clk:comb_13\|d_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438         0.000 teclado2:keyboard\|salve  " "Info:     0.438         0.000 teclado2:keyboard\|salve " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE115F29C7 " "Warning: Timing characteristics of device EP4CE115F29C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{teclado2:keyboard\|salve\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reseta\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reseta\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reseta\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reseta\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reseta\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reseta\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reseta\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reseta\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reseta\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reseta\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{reseta\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{reseta\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reseta\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reseta\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{reseta\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{reseta\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pause\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pause\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pause\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pause\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pause\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pause\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pause\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pause\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pause\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pause\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{pause\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{pause\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pause\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pause\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{pause\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{pause\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{teclado2:keyboard\|salve\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{deg_clk:comb_13\|d_clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.364 " "Info: Worst-case setup slack is -3.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.364      -156.646 clk  " "Info:    -3.364      -156.646 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.408       -26.902 teclado2:keyboard\|salve  " "Info:    -2.408       -26.902 teclado2:keyboard\|salve " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.423        -9.780 deg_clk:comb_13\|d_clk  " "Info:    -0.423        -9.780 deg_clk:comb_13\|d_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.569         0.000 pause  " "Info:     0.569         0.000 pause " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.575         0.000 reseta  " "Info:     0.575         0.000 reseta " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.307 " "Info: Worst-case hold slack is -0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.307        -0.307 deg_clk:comb_13\|d_clk  " "Info:    -0.307        -0.307 deg_clk:comb_13\|d_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.282        -1.946 clk  " "Info:    -0.282        -1.946 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.148        -0.148 teclado2:keyboard\|salve  " "Info:    -0.148        -0.148 teclado2:keyboard\|salve " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151         0.000 pause  " "Info:     0.151         0.000 pause " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157         0.000 reseta  " "Info:     0.157         0.000 reseta " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -171.414 clk  " "Info:    -3.000      -171.414 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.289 pause  " "Info:    -3.000        -4.289 pause " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.265 reseta  " "Info:    -3.000        -4.265 reseta " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -49.000 deg_clk:comb_13\|d_clk  " "Info:    -1.000       -49.000 deg_clk:comb_13\|d_clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249         0.000 teclado2:keyboard\|salve  " "Info:     0.249         0.000 teclado2:keyboard\|salve " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 22 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Info: Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 11 15:51:54 2018 " "Info: Processing ended: Tue Dec 11 15:51:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "463 " "Info: Peak virtual memory: 463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 11 15:51:56 2018 " "Info: Processing ended: Tue Dec 11 15:51:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 61 s " "Info: Quartus II Full Compilation was successful. 0 errors, 61 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
