#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jan 11 13:37:04 2021
# Process ID: 23890
# Current directory: /home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/sim/vhdl
# Command line: vivado -source open_wave.tcl
# Log file: /home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/sim/vhdl/vivado.log
# Journal file: /home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/sim/vhdl/vivado.jou
#-----------------------------------------------------------
start_gui
source open_wave.tcl
# current_fileset
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
# open_wave_database DataMoverUnit_mm2s_32bits.wdb
open_wave_config /home/lbo/Projects/Photospace/PH920/FPGA/Mercury_XU5EV/hardware/IPs/cores/data_mover_mm2s/Data_Mover_MM2S/solution1/sim/vhdl/DataMoverUnit_mm2s_32bits.wcfg
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 11 13:38:16 2021...
