#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_1__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_1__INTC_MASK 0x01u
#define isr_1__INTC_NUMBER 0u
#define isr_1__INTC_PRIOR_MASK 0xC0u
#define isr_1__INTC_PRIOR_NUM 3u
#define isr_1__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_1__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_1__INTC_SET_PD_REG CYREG_CM0_ISPR

/* UART_1_rx */
#define UART_1_rx__0__DM__MASK 0x07u
#define UART_1_rx__0__DM__SHIFT 0
#define UART_1_rx__0__DR CYREG_PRT4_DR
#define UART_1_rx__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define UART_1_rx__0__HSIOM_MASK 0x0000000Fu
#define UART_1_rx__0__HSIOM_SHIFT 0u
#define UART_1_rx__0__INTCFG CYREG_PRT4_INTCFG
#define UART_1_rx__0__INTSTAT CYREG_PRT4_INTSTAT
#define UART_1_rx__0__MASK 0x01u
#define UART_1_rx__0__PC CYREG_PRT4_PC
#define UART_1_rx__0__PC2 CYREG_PRT4_PC2
#define UART_1_rx__0__PORT 4u
#define UART_1_rx__0__PS CYREG_PRT4_PS
#define UART_1_rx__0__SHIFT 0
#define UART_1_rx__DR CYREG_PRT4_DR
#define UART_1_rx__INTCFG CYREG_PRT4_INTCFG
#define UART_1_rx__INTSTAT CYREG_PRT4_INTSTAT
#define UART_1_rx__MASK 0x01u
#define UART_1_rx__PC CYREG_PRT4_PC
#define UART_1_rx__PC2 CYREG_PRT4_PC2
#define UART_1_rx__PORT 4u
#define UART_1_rx__PS CYREG_PRT4_PS
#define UART_1_rx__SHIFT 0

/* UART_1_SCB */
#define UART_1_SCB__BIST_CONTROL CYREG_SCB0_BIST_CONTROL
#define UART_1_SCB__BIST_DATA CYREG_SCB0_BIST_DATA
#define UART_1_SCB__CTRL CYREG_SCB0_CTRL
#define UART_1_SCB__EZ_DATA00 CYREG_SCB0_EZ_DATA00
#define UART_1_SCB__EZ_DATA01 CYREG_SCB0_EZ_DATA01
#define UART_1_SCB__EZ_DATA02 CYREG_SCB0_EZ_DATA02
#define UART_1_SCB__EZ_DATA03 CYREG_SCB0_EZ_DATA03
#define UART_1_SCB__EZ_DATA04 CYREG_SCB0_EZ_DATA04
#define UART_1_SCB__EZ_DATA05 CYREG_SCB0_EZ_DATA05
#define UART_1_SCB__EZ_DATA06 CYREG_SCB0_EZ_DATA06
#define UART_1_SCB__EZ_DATA07 CYREG_SCB0_EZ_DATA07
#define UART_1_SCB__EZ_DATA08 CYREG_SCB0_EZ_DATA08
#define UART_1_SCB__EZ_DATA09 CYREG_SCB0_EZ_DATA09
#define UART_1_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define UART_1_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define UART_1_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define UART_1_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define UART_1_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define UART_1_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define UART_1_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define UART_1_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define UART_1_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define UART_1_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define UART_1_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define UART_1_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define UART_1_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define UART_1_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define UART_1_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define UART_1_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define UART_1_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define UART_1_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define UART_1_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define UART_1_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define UART_1_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define UART_1_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define UART_1_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define UART_1_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define UART_1_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define UART_1_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define UART_1_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define UART_1_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define UART_1_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define UART_1_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define UART_1_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define UART_1_SCB__INTR_M CYREG_SCB0_INTR_M
#define UART_1_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define UART_1_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define UART_1_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define UART_1_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define UART_1_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define UART_1_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define UART_1_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define UART_1_SCB__INTR_S CYREG_SCB0_INTR_S
#define UART_1_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define UART_1_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define UART_1_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define UART_1_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define UART_1_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define UART_1_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define UART_1_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define UART_1_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define UART_1_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define UART_1_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define UART_1_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define UART_1_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define UART_1_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define UART_1_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define UART_1_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define UART_1_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define UART_1_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define UART_1_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define UART_1_SCB__SS0_POSISTION 0u
#define UART_1_SCB__SS1_POSISTION 1u
#define UART_1_SCB__SS2_POSISTION 2u
#define UART_1_SCB__SS3_POSISTION 3u
#define UART_1_SCB__STATUS CYREG_SCB0_STATUS
#define UART_1_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define UART_1_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define UART_1_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define UART_1_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define UART_1_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define UART_1_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define UART_1_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define UART_1_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* UART_1_SCBCLK */
#define UART_1_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define UART_1_SCBCLK__ENABLE CYREG_CLK_DIVIDER_A00
#define UART_1_SCBCLK__ENABLE_MASK 0x80000000u
#define UART_1_SCBCLK__MASK 0x80000000u
#define UART_1_SCBCLK__REGISTER CYREG_CLK_DIVIDER_A00

/* UART_1_tx */
#define UART_1_tx__0__DM__MASK 0x38u
#define UART_1_tx__0__DM__SHIFT 3
#define UART_1_tx__0__DR CYREG_PRT4_DR
#define UART_1_tx__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define UART_1_tx__0__HSIOM_MASK 0x000000F0u
#define UART_1_tx__0__HSIOM_SHIFT 4u
#define UART_1_tx__0__INTCFG CYREG_PRT4_INTCFG
#define UART_1_tx__0__INTSTAT CYREG_PRT4_INTSTAT
#define UART_1_tx__0__MASK 0x02u
#define UART_1_tx__0__PC CYREG_PRT4_PC
#define UART_1_tx__0__PC2 CYREG_PRT4_PC2
#define UART_1_tx__0__PORT 4u
#define UART_1_tx__0__PS CYREG_PRT4_PS
#define UART_1_tx__0__SHIFT 1
#define UART_1_tx__DR CYREG_PRT4_DR
#define UART_1_tx__INTCFG CYREG_PRT4_INTCFG
#define UART_1_tx__INTSTAT CYREG_PRT4_INTSTAT
#define UART_1_tx__MASK 0x02u
#define UART_1_tx__PC CYREG_PRT4_PC
#define UART_1_tx__PC2 CYREG_PRT4_PC2
#define UART_1_tx__PORT 4u
#define UART_1_tx__PS CYREG_PRT4_PS
#define UART_1_tx__SHIFT 1

/* Opamp_1_cy_psoc4_abuf */
#define Opamp_1_cy_psoc4_abuf__COMP_STAT CYREG_CTBM_COMP_STAT
#define Opamp_1_cy_psoc4_abuf__COMP_STAT_SHIFT 0
#define Opamp_1_cy_psoc4_abuf__CTBM_CTB_CTRL CYREG_CTBM_CTB_CTRL
#define Opamp_1_cy_psoc4_abuf__INTR CYREG_CTBM_INTR
#define Opamp_1_cy_psoc4_abuf__INTR_MASK CYREG_CTBM_INTR_MASK
#define Opamp_1_cy_psoc4_abuf__INTR_MASK_SHIFT 0
#define Opamp_1_cy_psoc4_abuf__INTR_MASKED CYREG_CTBM_INTR_MASKED
#define Opamp_1_cy_psoc4_abuf__INTR_MASKED_SHIFT 0
#define Opamp_1_cy_psoc4_abuf__INTR_SET CYREG_CTBM_INTR_SET
#define Opamp_1_cy_psoc4_abuf__INTR_SET_SHIFT 0
#define Opamp_1_cy_psoc4_abuf__INTR_SHIFT 0
#define Opamp_1_cy_psoc4_abuf__OA_COMP_TRIM CYREG_CTBM_OA0_COMP_TRIM
#define Opamp_1_cy_psoc4_abuf__OA_NUMBER 0u
#define Opamp_1_cy_psoc4_abuf__OA_OFFSET_TRIM CYREG_CTBM_OA0_OFFSET_TRIM
#define Opamp_1_cy_psoc4_abuf__OA_RES_CTRL CYREG_CTBM_OA_RES0_CTRL
#define Opamp_1_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM CYREG_CTBM_OA0_SLOPE_OFFSET_TRIM

/* Pin_SW1 */
#define Pin_SW1__0__DM__MASK 0xE00000u
#define Pin_SW1__0__DM__SHIFT 21
#define Pin_SW1__0__DR CYREG_PRT0_DR
#define Pin_SW1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Pin_SW1__0__HSIOM_MASK 0xF0000000u
#define Pin_SW1__0__HSIOM_SHIFT 28u
#define Pin_SW1__0__INTCFG CYREG_PRT0_INTCFG
#define Pin_SW1__0__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_SW1__0__MASK 0x80u
#define Pin_SW1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_SW1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_SW1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_SW1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_SW1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_SW1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_SW1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_SW1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_SW1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_SW1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_SW1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_SW1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_SW1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_SW1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_SW1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_SW1__0__PC CYREG_PRT0_PC
#define Pin_SW1__0__PC2 CYREG_PRT0_PC2
#define Pin_SW1__0__PORT 0u
#define Pin_SW1__0__PS CYREG_PRT0_PS
#define Pin_SW1__0__SHIFT 7
#define Pin_SW1__DR CYREG_PRT0_DR
#define Pin_SW1__INTCFG CYREG_PRT0_INTCFG
#define Pin_SW1__INTSTAT CYREG_PRT0_INTSTAT
#define Pin_SW1__MASK 0x80u
#define Pin_SW1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Pin_SW1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Pin_SW1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Pin_SW1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Pin_SW1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Pin_SW1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Pin_SW1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Pin_SW1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Pin_SW1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Pin_SW1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Pin_SW1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Pin_SW1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Pin_SW1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Pin_SW1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Pin_SW1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Pin_SW1__PC CYREG_PRT0_PC
#define Pin_SW1__PC2 CYREG_PRT0_PC2
#define Pin_SW1__PORT 0u
#define Pin_SW1__PS CYREG_PRT0_PS
#define Pin_SW1__SHIFT 7

/* Pin_Relays */
#define Pin_Relays__0__DM__MASK 0xE00000u
#define Pin_Relays__0__DM__SHIFT 21
#define Pin_Relays__0__DR CYREG_PRT3_DR
#define Pin_Relays__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Pin_Relays__0__HSIOM_MASK 0xF0000000u
#define Pin_Relays__0__HSIOM_SHIFT 28u
#define Pin_Relays__0__INTCFG CYREG_PRT3_INTCFG
#define Pin_Relays__0__INTSTAT CYREG_PRT3_INTSTAT
#define Pin_Relays__0__MASK 0x80u
#define Pin_Relays__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_Relays__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_Relays__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_Relays__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_Relays__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_Relays__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_Relays__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_Relays__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_Relays__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_Relays__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_Relays__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_Relays__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_Relays__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_Relays__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_Relays__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_Relays__0__PC CYREG_PRT3_PC
#define Pin_Relays__0__PC2 CYREG_PRT3_PC2
#define Pin_Relays__0__PORT 3u
#define Pin_Relays__0__PS CYREG_PRT3_PS
#define Pin_Relays__0__SHIFT 7
#define Pin_Relays__DR CYREG_PRT3_DR
#define Pin_Relays__INTCFG CYREG_PRT3_INTCFG
#define Pin_Relays__INTSTAT CYREG_PRT3_INTSTAT
#define Pin_Relays__MASK 0x80u
#define Pin_Relays__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Pin_Relays__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Pin_Relays__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Pin_Relays__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Pin_Relays__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Pin_Relays__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Pin_Relays__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Pin_Relays__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Pin_Relays__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Pin_Relays__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Pin_Relays__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Pin_Relays__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Pin_Relays__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Pin_Relays__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Pin_Relays__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Pin_Relays__PC CYREG_PRT3_PC
#define Pin_Relays__PC2 CYREG_PRT3_PC2
#define Pin_Relays__PORT 3u
#define Pin_Relays__PS CYREG_PRT3_PS
#define Pin_Relays__SHIFT 7

/* Pin_TC1_Red */
#define Pin_TC1_Red__0__DM__MASK 0x07u
#define Pin_TC1_Red__0__DM__SHIFT 0
#define Pin_TC1_Red__0__DR CYREG_PRT1_DR
#define Pin_TC1_Red__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_TC1_Red__0__HSIOM_MASK 0x0000000Fu
#define Pin_TC1_Red__0__HSIOM_SHIFT 0u
#define Pin_TC1_Red__0__INTCFG CYREG_PRT1_INTCFG
#define Pin_TC1_Red__0__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_TC1_Red__0__MASK 0x01u
#define Pin_TC1_Red__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_TC1_Red__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_TC1_Red__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_TC1_Red__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_TC1_Red__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_TC1_Red__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_TC1_Red__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_TC1_Red__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_TC1_Red__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_TC1_Red__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_TC1_Red__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_TC1_Red__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_TC1_Red__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_TC1_Red__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_TC1_Red__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_TC1_Red__0__PC CYREG_PRT1_PC
#define Pin_TC1_Red__0__PC2 CYREG_PRT1_PC2
#define Pin_TC1_Red__0__PORT 1u
#define Pin_TC1_Red__0__PS CYREG_PRT1_PS
#define Pin_TC1_Red__0__SHIFT 0
#define Pin_TC1_Red__DR CYREG_PRT1_DR
#define Pin_TC1_Red__INTCFG CYREG_PRT1_INTCFG
#define Pin_TC1_Red__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_TC1_Red__MASK 0x01u
#define Pin_TC1_Red__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_TC1_Red__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_TC1_Red__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_TC1_Red__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_TC1_Red__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_TC1_Red__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_TC1_Red__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_TC1_Red__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_TC1_Red__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_TC1_Red__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_TC1_Red__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_TC1_Red__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_TC1_Red__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_TC1_Red__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_TC1_Red__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_TC1_Red__PC CYREG_PRT1_PC
#define Pin_TC1_Red__PC2 CYREG_PRT1_PC2
#define Pin_TC1_Red__PORT 1u
#define Pin_TC1_Red__PS CYREG_PRT1_PS
#define Pin_TC1_Red__SHIFT 0

/* Pin_TC2_Red */
#define Pin_TC2_Red__0__DM__MASK 0x7000u
#define Pin_TC2_Red__0__DM__SHIFT 12
#define Pin_TC2_Red__0__DR CYREG_PRT1_DR
#define Pin_TC2_Red__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_TC2_Red__0__HSIOM_MASK 0x000F0000u
#define Pin_TC2_Red__0__HSIOM_SHIFT 16u
#define Pin_TC2_Red__0__INTCFG CYREG_PRT1_INTCFG
#define Pin_TC2_Red__0__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_TC2_Red__0__MASK 0x10u
#define Pin_TC2_Red__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Pin_TC2_Red__0__OUT_SEL_SHIFT 8u
#define Pin_TC2_Red__0__OUT_SEL_VAL 1u
#define Pin_TC2_Red__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_TC2_Red__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_TC2_Red__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_TC2_Red__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_TC2_Red__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_TC2_Red__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_TC2_Red__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_TC2_Red__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_TC2_Red__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_TC2_Red__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_TC2_Red__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_TC2_Red__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_TC2_Red__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_TC2_Red__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_TC2_Red__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_TC2_Red__0__PC CYREG_PRT1_PC
#define Pin_TC2_Red__0__PC2 CYREG_PRT1_PC2
#define Pin_TC2_Red__0__PORT 1u
#define Pin_TC2_Red__0__PS CYREG_PRT1_PS
#define Pin_TC2_Red__0__SHIFT 4
#define Pin_TC2_Red__DR CYREG_PRT1_DR
#define Pin_TC2_Red__INTCFG CYREG_PRT1_INTCFG
#define Pin_TC2_Red__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_TC2_Red__MASK 0x10u
#define Pin_TC2_Red__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_TC2_Red__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_TC2_Red__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_TC2_Red__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_TC2_Red__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_TC2_Red__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_TC2_Red__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_TC2_Red__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_TC2_Red__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_TC2_Red__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_TC2_Red__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_TC2_Red__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_TC2_Red__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_TC2_Red__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_TC2_Red__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_TC2_Red__PC CYREG_PRT1_PC
#define Pin_TC2_Red__PC2 CYREG_PRT1_PC2
#define Pin_TC2_Red__PORT 1u
#define Pin_TC2_Red__PS CYREG_PRT1_PS
#define Pin_TC2_Red__SHIFT 4

/* Pin_TC3_Red */
#define Pin_TC3_Red__0__DM__MASK 0x38000u
#define Pin_TC3_Red__0__DM__SHIFT 15
#define Pin_TC3_Red__0__DR CYREG_PRT1_DR
#define Pin_TC3_Red__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_TC3_Red__0__HSIOM_MASK 0x00F00000u
#define Pin_TC3_Red__0__HSIOM_SHIFT 20u
#define Pin_TC3_Red__0__INTCFG CYREG_PRT1_INTCFG
#define Pin_TC3_Red__0__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_TC3_Red__0__MASK 0x20u
#define Pin_TC3_Red__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define Pin_TC3_Red__0__OUT_SEL_SHIFT 10u
#define Pin_TC3_Red__0__OUT_SEL_VAL 1u
#define Pin_TC3_Red__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_TC3_Red__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_TC3_Red__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_TC3_Red__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_TC3_Red__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_TC3_Red__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_TC3_Red__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_TC3_Red__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_TC3_Red__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_TC3_Red__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_TC3_Red__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_TC3_Red__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_TC3_Red__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_TC3_Red__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_TC3_Red__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_TC3_Red__0__PC CYREG_PRT1_PC
#define Pin_TC3_Red__0__PC2 CYREG_PRT1_PC2
#define Pin_TC3_Red__0__PORT 1u
#define Pin_TC3_Red__0__PS CYREG_PRT1_PS
#define Pin_TC3_Red__0__SHIFT 5
#define Pin_TC3_Red__DR CYREG_PRT1_DR
#define Pin_TC3_Red__INTCFG CYREG_PRT1_INTCFG
#define Pin_TC3_Red__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_TC3_Red__MASK 0x20u
#define Pin_TC3_Red__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_TC3_Red__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_TC3_Red__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_TC3_Red__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_TC3_Red__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_TC3_Red__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_TC3_Red__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_TC3_Red__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_TC3_Red__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_TC3_Red__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_TC3_Red__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_TC3_Red__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_TC3_Red__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_TC3_Red__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_TC3_Red__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_TC3_Red__PC CYREG_PRT1_PC
#define Pin_TC3_Red__PC2 CYREG_PRT1_PC2
#define Pin_TC3_Red__PORT 1u
#define Pin_TC3_Red__PS CYREG_PRT1_PS
#define Pin_TC3_Red__SHIFT 5

/* Pin_ADC_Vref */
#define Pin_ADC_Vref__0__DM__MASK 0xE00000u
#define Pin_ADC_Vref__0__DM__SHIFT 21
#define Pin_ADC_Vref__0__DR CYREG_PRT2_DR
#define Pin_ADC_Vref__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Pin_ADC_Vref__0__HSIOM_MASK 0xF0000000u
#define Pin_ADC_Vref__0__HSIOM_SHIFT 28u
#define Pin_ADC_Vref__0__INTCFG CYREG_PRT2_INTCFG
#define Pin_ADC_Vref__0__INTSTAT CYREG_PRT2_INTSTAT
#define Pin_ADC_Vref__0__MASK 0x80u
#define Pin_ADC_Vref__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_ADC_Vref__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_ADC_Vref__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_ADC_Vref__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_ADC_Vref__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_ADC_Vref__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_ADC_Vref__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_ADC_Vref__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_ADC_Vref__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_ADC_Vref__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_ADC_Vref__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_ADC_Vref__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_ADC_Vref__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_ADC_Vref__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_ADC_Vref__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_ADC_Vref__0__PC CYREG_PRT2_PC
#define Pin_ADC_Vref__0__PC2 CYREG_PRT2_PC2
#define Pin_ADC_Vref__0__PORT 2u
#define Pin_ADC_Vref__0__PS CYREG_PRT2_PS
#define Pin_ADC_Vref__0__SHIFT 7
#define Pin_ADC_Vref__DR CYREG_PRT2_DR
#define Pin_ADC_Vref__INTCFG CYREG_PRT2_INTCFG
#define Pin_ADC_Vref__INTSTAT CYREG_PRT2_INTSTAT
#define Pin_ADC_Vref__MASK 0x80u
#define Pin_ADC_Vref__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_ADC_Vref__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_ADC_Vref__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_ADC_Vref__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_ADC_Vref__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_ADC_Vref__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_ADC_Vref__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_ADC_Vref__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_ADC_Vref__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_ADC_Vref__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_ADC_Vref__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_ADC_Vref__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_ADC_Vref__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_ADC_Vref__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_ADC_Vref__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_ADC_Vref__PC CYREG_PRT2_PC
#define Pin_ADC_Vref__PC2 CYREG_PRT2_PC2
#define Pin_ADC_Vref__PORT 2u
#define Pin_ADC_Vref__PS CYREG_PRT2_PS
#define Pin_ADC_Vref__SHIFT 7

/* ADC_SAR_Seq_1_Bypass */
#define ADC_SAR_Seq_1_Bypass__0__DM__MASK 0xE00000u
#define ADC_SAR_Seq_1_Bypass__0__DM__SHIFT 21
#define ADC_SAR_Seq_1_Bypass__0__DR CYREG_PRT1_DR
#define ADC_SAR_Seq_1_Bypass__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define ADC_SAR_Seq_1_Bypass__0__HSIOM_MASK 0xF0000000u
#define ADC_SAR_Seq_1_Bypass__0__HSIOM_SHIFT 28u
#define ADC_SAR_Seq_1_Bypass__0__INTCFG CYREG_PRT1_INTCFG
#define ADC_SAR_Seq_1_Bypass__0__INTSTAT CYREG_PRT1_INTSTAT
#define ADC_SAR_Seq_1_Bypass__0__MASK 0x80u
#define ADC_SAR_Seq_1_Bypass__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ADC_SAR_Seq_1_Bypass__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ADC_SAR_Seq_1_Bypass__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ADC_SAR_Seq_1_Bypass__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ADC_SAR_Seq_1_Bypass__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ADC_SAR_Seq_1_Bypass__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ADC_SAR_Seq_1_Bypass__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ADC_SAR_Seq_1_Bypass__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ADC_SAR_Seq_1_Bypass__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ADC_SAR_Seq_1_Bypass__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ADC_SAR_Seq_1_Bypass__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ADC_SAR_Seq_1_Bypass__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ADC_SAR_Seq_1_Bypass__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ADC_SAR_Seq_1_Bypass__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ADC_SAR_Seq_1_Bypass__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ADC_SAR_Seq_1_Bypass__0__PC CYREG_PRT1_PC
#define ADC_SAR_Seq_1_Bypass__0__PC2 CYREG_PRT1_PC2
#define ADC_SAR_Seq_1_Bypass__0__PORT 1u
#define ADC_SAR_Seq_1_Bypass__0__PS CYREG_PRT1_PS
#define ADC_SAR_Seq_1_Bypass__0__SHIFT 7
#define ADC_SAR_Seq_1_Bypass__DR CYREG_PRT1_DR
#define ADC_SAR_Seq_1_Bypass__INTCFG CYREG_PRT1_INTCFG
#define ADC_SAR_Seq_1_Bypass__INTSTAT CYREG_PRT1_INTSTAT
#define ADC_SAR_Seq_1_Bypass__MASK 0x80u
#define ADC_SAR_Seq_1_Bypass__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ADC_SAR_Seq_1_Bypass__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ADC_SAR_Seq_1_Bypass__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ADC_SAR_Seq_1_Bypass__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ADC_SAR_Seq_1_Bypass__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ADC_SAR_Seq_1_Bypass__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ADC_SAR_Seq_1_Bypass__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ADC_SAR_Seq_1_Bypass__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ADC_SAR_Seq_1_Bypass__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ADC_SAR_Seq_1_Bypass__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ADC_SAR_Seq_1_Bypass__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ADC_SAR_Seq_1_Bypass__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ADC_SAR_Seq_1_Bypass__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ADC_SAR_Seq_1_Bypass__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ADC_SAR_Seq_1_Bypass__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ADC_SAR_Seq_1_Bypass__PC CYREG_PRT1_PC
#define ADC_SAR_Seq_1_Bypass__PC2 CYREG_PRT1_PC2
#define ADC_SAR_Seq_1_Bypass__PORT 1u
#define ADC_SAR_Seq_1_Bypass__PS CYREG_PRT1_PS
#define ADC_SAR_Seq_1_Bypass__SHIFT 7

/* ADC_SAR_Seq_1_cy_psoc4_sar */
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS

/* ADC_SAR_Seq_1_intClock */
#define ADC_SAR_Seq_1_intClock__DIVIDER_MASK 0x0000FFFFu
#define ADC_SAR_Seq_1_intClock__ENABLE CYREG_CLK_DIVIDER_B00
#define ADC_SAR_Seq_1_intClock__ENABLE_MASK 0x80000000u
#define ADC_SAR_Seq_1_intClock__MASK 0x80000000u
#define ADC_SAR_Seq_1_intClock__REGISTER CYREG_CLK_DIVIDER_B00

/* ADC_SAR_Seq_1_IRQ */
#define ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_SAR_Seq_1_IRQ__INTC_MASK 0x4000u
#define ADC_SAR_Seq_1_IRQ__INTC_NUMBER 14u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK 0xC00000u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM 3u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR3
#define ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Pin_TC_Blue_1k */
#define Pin_TC_Blue_1k__0__DM__MASK 0x38u
#define Pin_TC_Blue_1k__0__DM__SHIFT 3
#define Pin_TC_Blue_1k__0__DR CYREG_PRT1_DR
#define Pin_TC_Blue_1k__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_TC_Blue_1k__0__HSIOM_MASK 0x000000F0u
#define Pin_TC_Blue_1k__0__HSIOM_SHIFT 4u
#define Pin_TC_Blue_1k__0__INTCFG CYREG_PRT1_INTCFG
#define Pin_TC_Blue_1k__0__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_TC_Blue_1k__0__MASK 0x02u
#define Pin_TC_Blue_1k__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_TC_Blue_1k__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_TC_Blue_1k__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_TC_Blue_1k__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_TC_Blue_1k__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_TC_Blue_1k__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_TC_Blue_1k__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_TC_Blue_1k__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_TC_Blue_1k__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_TC_Blue_1k__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_TC_Blue_1k__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_TC_Blue_1k__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_TC_Blue_1k__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_TC_Blue_1k__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_TC_Blue_1k__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_TC_Blue_1k__0__PC CYREG_PRT1_PC
#define Pin_TC_Blue_1k__0__PC2 CYREG_PRT1_PC2
#define Pin_TC_Blue_1k__0__PORT 1u
#define Pin_TC_Blue_1k__0__PS CYREG_PRT1_PS
#define Pin_TC_Blue_1k__0__SHIFT 1
#define Pin_TC_Blue_1k__DR CYREG_PRT1_DR
#define Pin_TC_Blue_1k__INTCFG CYREG_PRT1_INTCFG
#define Pin_TC_Blue_1k__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_TC_Blue_1k__MASK 0x02u
#define Pin_TC_Blue_1k__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_TC_Blue_1k__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_TC_Blue_1k__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_TC_Blue_1k__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_TC_Blue_1k__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_TC_Blue_1k__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_TC_Blue_1k__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_TC_Blue_1k__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_TC_Blue_1k__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_TC_Blue_1k__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_TC_Blue_1k__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_TC_Blue_1k__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_TC_Blue_1k__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_TC_Blue_1k__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_TC_Blue_1k__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_TC_Blue_1k__PC CYREG_PRT1_PC
#define Pin_TC_Blue_1k__PC2 CYREG_PRT1_PC2
#define Pin_TC_Blue_1k__PORT 1u
#define Pin_TC_Blue_1k__PS CYREG_PRT1_PS
#define Pin_TC_Blue_1k__SHIFT 1

/* Pin_Builtin_LED */
#define Pin_Builtin_LED__0__DM__MASK 0x1C0000u
#define Pin_Builtin_LED__0__DM__SHIFT 18
#define Pin_Builtin_LED__0__DR CYREG_PRT1_DR
#define Pin_Builtin_LED__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_Builtin_LED__0__HSIOM_MASK 0x0F000000u
#define Pin_Builtin_LED__0__HSIOM_SHIFT 24u
#define Pin_Builtin_LED__0__INTCFG CYREG_PRT1_INTCFG
#define Pin_Builtin_LED__0__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_Builtin_LED__0__MASK 0x40u
#define Pin_Builtin_LED__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_Builtin_LED__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_Builtin_LED__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_Builtin_LED__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_Builtin_LED__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_Builtin_LED__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_Builtin_LED__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_Builtin_LED__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_Builtin_LED__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_Builtin_LED__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_Builtin_LED__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_Builtin_LED__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_Builtin_LED__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_Builtin_LED__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_Builtin_LED__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_Builtin_LED__0__PC CYREG_PRT1_PC
#define Pin_Builtin_LED__0__PC2 CYREG_PRT1_PC2
#define Pin_Builtin_LED__0__PORT 1u
#define Pin_Builtin_LED__0__PS CYREG_PRT1_PS
#define Pin_Builtin_LED__0__SHIFT 6
#define Pin_Builtin_LED__DR CYREG_PRT1_DR
#define Pin_Builtin_LED__INTCFG CYREG_PRT1_INTCFG
#define Pin_Builtin_LED__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_Builtin_LED__MASK 0x40u
#define Pin_Builtin_LED__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_Builtin_LED__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_Builtin_LED__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_Builtin_LED__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_Builtin_LED__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_Builtin_LED__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_Builtin_LED__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_Builtin_LED__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_Builtin_LED__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_Builtin_LED__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_Builtin_LED__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_Builtin_LED__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_Builtin_LED__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_Builtin_LED__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_Builtin_LED__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_Builtin_LED__PC CYREG_PRT1_PC
#define Pin_Builtin_LED__PC2 CYREG_PRT1_PC2
#define Pin_Builtin_LED__PORT 1u
#define Pin_Builtin_LED__PS CYREG_PRT1_PS
#define Pin_Builtin_LED__SHIFT 6

/* Pin_Opamp_1_Out */
#define Pin_Opamp_1_Out__0__DM__MASK 0x1C0u
#define Pin_Opamp_1_Out__0__DM__SHIFT 6
#define Pin_Opamp_1_Out__0__DR CYREG_PRT1_DR
#define Pin_Opamp_1_Out__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_Opamp_1_Out__0__HSIOM_MASK 0x00000F00u
#define Pin_Opamp_1_Out__0__HSIOM_SHIFT 8u
#define Pin_Opamp_1_Out__0__INTCFG CYREG_PRT1_INTCFG
#define Pin_Opamp_1_Out__0__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_Opamp_1_Out__0__MASK 0x04u
#define Pin_Opamp_1_Out__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_Opamp_1_Out__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_Opamp_1_Out__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_Opamp_1_Out__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_Opamp_1_Out__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_Opamp_1_Out__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_Opamp_1_Out__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_Opamp_1_Out__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_Opamp_1_Out__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_Opamp_1_Out__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_Opamp_1_Out__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_Opamp_1_Out__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_Opamp_1_Out__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_Opamp_1_Out__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_Opamp_1_Out__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_Opamp_1_Out__0__PC CYREG_PRT1_PC
#define Pin_Opamp_1_Out__0__PC2 CYREG_PRT1_PC2
#define Pin_Opamp_1_Out__0__PORT 1u
#define Pin_Opamp_1_Out__0__PS CYREG_PRT1_PS
#define Pin_Opamp_1_Out__0__SHIFT 2
#define Pin_Opamp_1_Out__DR CYREG_PRT1_DR
#define Pin_Opamp_1_Out__INTCFG CYREG_PRT1_INTCFG
#define Pin_Opamp_1_Out__INTSTAT CYREG_PRT1_INTSTAT
#define Pin_Opamp_1_Out__MASK 0x04u
#define Pin_Opamp_1_Out__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_Opamp_1_Out__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_Opamp_1_Out__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_Opamp_1_Out__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_Opamp_1_Out__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_Opamp_1_Out__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_Opamp_1_Out__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_Opamp_1_Out__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_Opamp_1_Out__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_Opamp_1_Out__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_Opamp_1_Out__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_Opamp_1_Out__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_Opamp_1_Out__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_Opamp_1_Out__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_Opamp_1_Out__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_Opamp_1_Out__PC CYREG_PRT1_PC
#define Pin_Opamp_1_Out__PC2 CYREG_PRT1_PC2
#define Pin_Opamp_1_Out__PORT 1u
#define Pin_Opamp_1_Out__PS CYREG_PRT1_PS
#define Pin_Opamp_1_Out__SHIFT 2

/* Miscellaneous */
#define CY_PROJECT_NAME "Design01"
#define CY_VERSION "PSoC Creator  3.3 SP1"
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 1u
#define CYDEV_DFT_SELECT_CLK1 2u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 5
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5
#define CYDEV_VDDD_MV 5000
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
