<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-2_Vitis-HLS_fxp_sqrt/emulation/PSCE-TRANS/Gowin/fxp_sqrt_top_wrapper/impl/gwsynthesis/fxp_sqrt_top_wrapper.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-2_Vitis-HLS_fxp_sqrt/emulation/PSCE-TRANS/Gowin/fxp_sqrt_top_wrapper/src/psce_wrapper.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Tutorials/7-2_Vitis-HLS_fxp_sqrt/emulation/PSCE-TRANS/Gowin/fxp_sqrt_top_wrapper/src/psce_wrapper.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Mar 17 20:00:36 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>717</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>764</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_emu </td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_dut </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk_emu</td>
<td>1.000(MHz)</td>
<td>174.903(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sys_clk_dut</td>
<td>1.000(MHz)</td>
<td>52.566(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>980.976</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[30]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.024</td>
<td>18.936</td>
</tr>
<tr>
<td>2</td>
<td>981.793</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[29]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.017</td>
<td>18.126</td>
</tr>
<tr>
<td>3</td>
<td>981.891</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.tmp_fu_139_p3_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.031</td>
<td>18.014</td>
</tr>
<tr>
<td>4</td>
<td>982.202</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[26]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.017</td>
<td>17.717</td>
</tr>
<tr>
<td>5</td>
<td>982.281</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[27]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.026</td>
<td>17.629</td>
</tr>
<tr>
<td>6</td>
<td>982.491</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[26]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.046</td>
<td>17.400</td>
</tr>
<tr>
<td>7</td>
<td>982.491</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[29]_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.031</td>
<td>17.414</td>
</tr>
<tr>
<td>8</td>
<td>982.507</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[27]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.053</td>
<td>17.376</td>
</tr>
<tr>
<td>9</td>
<td>982.588</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[28]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.021</td>
<td>17.327</td>
</tr>
<tr>
<td>10</td>
<td>982.841</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[28]_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.053</td>
<td>17.042</td>
</tr>
<tr>
<td>11</td>
<td>983.528</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[25]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.031</td>
<td>16.377</td>
</tr>
<tr>
<td>12</td>
<td>983.714</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[25]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.026</td>
<td>16.196</td>
</tr>
<tr>
<td>13</td>
<td>983.727</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[24]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.046</td>
<td>16.164</td>
</tr>
<tr>
<td>14</td>
<td>983.831</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[22]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>16.099</td>
</tr>
<tr>
<td>15</td>
<td>984.243</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[22]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>15.694</td>
</tr>
<tr>
<td>16</td>
<td>984.405</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[21]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.015</td>
<td>15.516</td>
</tr>
<tr>
<td>17</td>
<td>984.557</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[24]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.017</td>
<td>15.362</td>
</tr>
<tr>
<td>18</td>
<td>984.745</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[23]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.024</td>
<td>15.167</td>
</tr>
<tr>
<td>19</td>
<td>984.802</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.012</td>
<td>15.122</td>
</tr>
<tr>
<td>20</td>
<td>984.843</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[23]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.014</td>
<td>15.079</td>
</tr>
<tr>
<td>21</td>
<td>985.078</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[20]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.019</td>
<td>14.840</td>
</tr>
<tr>
<td>22</td>
<td>985.378</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[20]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.004</td>
<td>14.554</td>
</tr>
<tr>
<td>23</td>
<td>986.543</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.019</td>
<td>13.375</td>
</tr>
<tr>
<td>24</td>
<td>986.545</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[19]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.003</td>
<td>13.394</td>
</tr>
<tr>
<td>25</td>
<td>986.548</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[14]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.012</td>
<td>13.376</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.296</td>
<td>in_val[4]_DFFE_Q/Q</td>
<td>u_fxp_sqrt_top.s_reg_134[8]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.360</td>
</tr>
<tr>
<td>2</td>
<td>0.296</td>
<td>in_val[11]_DFFE_Q/Q</td>
<td>u_fxp_sqrt_top.s_reg_134[15]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.360</td>
</tr>
<tr>
<td>3</td>
<td>0.296</td>
<td>in_val[15]_DFFE_Q/Q</td>
<td>u_fxp_sqrt_top.s_reg_134[19]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.360</td>
</tr>
<tr>
<td>4</td>
<td>0.296</td>
<td>in_val[14]_DFFE_Q/Q</td>
<td>u_fxp_sqrt_top.s_reg_134[18]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.360</td>
</tr>
<tr>
<td>5</td>
<td>0.296</td>
<td>in_val[8]_DFFE_Q/Q</td>
<td>u_fxp_sqrt_top.s_reg_134[12]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.360</td>
</tr>
<tr>
<td>6</td>
<td>0.302</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_46[19]_DFFE_Q/Q</td>
<td>vectOut[2][4]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.366</td>
</tr>
<tr>
<td>7</td>
<td>0.302</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_46[19]_DFFE_Q/Q</td>
<td>vectOut[2][3]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.366</td>
</tr>
<tr>
<td>8</td>
<td>0.302</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_46[13]_DFFE_Q/Q</td>
<td>vectOut[1][5]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.366</td>
</tr>
<tr>
<td>9</td>
<td>0.304</td>
<td>in_val[3]_DFFE_Q/Q</td>
<td>u_fxp_sqrt_top.s_reg_134[7]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.360</td>
</tr>
<tr>
<td>10</td>
<td>0.304</td>
<td>in_val[1]_DFFE_Q/Q</td>
<td>u_fxp_sqrt_top.s_reg_134[5]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.360</td>
</tr>
<tr>
<td>11</td>
<td>0.304</td>
<td>in_val[0]_DFFE_Q/Q</td>
<td>u_fxp_sqrt_top.s_reg_134[4]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.360</td>
</tr>
<tr>
<td>12</td>
<td>0.311</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[0]_DFFRE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[4]_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>13</td>
<td>0.330</td>
<td>in_val[22]_DFFE_Q/Q</td>
<td>u_fxp_sqrt_top.s_reg_134[26]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.383</td>
</tr>
<tr>
<td>14</td>
<td>0.331</td>
<td>in_val[19]_DFFE_Q/Q</td>
<td>u_fxp_sqrt_top.s_reg_134[23]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>15</td>
<td>0.331</td>
<td>in_val[23]_DFFE_Q/Q</td>
<td>u_fxp_sqrt_top.s_reg_134[27]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>16</td>
<td>0.331</td>
<td>in_val[9]_DFFE_Q/Q</td>
<td>u_fxp_sqrt_top.s_reg_134[13]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>17</td>
<td>0.331</td>
<td>in_val[6]_DFFE_Q/Q</td>
<td>u_fxp_sqrt_top.s_reg_134[10]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>18</td>
<td>0.335</td>
<td>in_val[10]_DFFE_Q/Q</td>
<td>u_fxp_sqrt_top.s_reg_134[14]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>19</td>
<td>0.335</td>
<td>in_val[20]_DFFE_Q/Q</td>
<td>u_fxp_sqrt_top.s_reg_134[24]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>20</td>
<td>0.335</td>
<td>in_val[17]_DFFE_Q/Q</td>
<td>u_fxp_sqrt_top.s_reg_134[21]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>21</td>
<td>0.335</td>
<td>u_fxp_sqrt_top.s_reg_134[26]_DFFE_Q/Q</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[26]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>22</td>
<td>0.335</td>
<td>stimIn[1][6]_DFFE_Q/Q</td>
<td>in_val[6]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>23</td>
<td>0.335</td>
<td>stimIn[1][4]_DFFE_Q/Q</td>
<td>in_val[4]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>24</td>
<td>0.335</td>
<td>stimIn[3][6]_DFFE_Q/Q</td>
<td>in_val[22]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>25</td>
<td>0.335</td>
<td>stimIn[1][1]_DFFE_Q/Q</td>
<td>in_val[1]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>498.893</td>
<td>499.143</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td>2</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>in_val[2]_DFFE_Q</td>
</tr>
<tr>
<td>3</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fxp_sqrt_top.s_reg_134[18]_DFFE_Q</td>
</tr>
<tr>
<td>4</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fxp_sqrt_top.s_reg_134[22]_DFFE_Q</td>
</tr>
<tr>
<td>5</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fxp_sqrt_top.s_reg_134[19]_DFFE_Q</td>
</tr>
<tr>
<td>6</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fxp_sqrt_top.s_reg_134[20]_DFFE_Q</td>
</tr>
<tr>
<td>7</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>in_val[1]_DFFE_Q</td>
</tr>
<tr>
<td>8</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>stimIn[1][1]_DFFE_Q</td>
</tr>
<tr>
<td>9</td>
<td>498.895</td>
<td>499.145</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q</td>
</tr>
<tr>
<td>10</td>
<td>498.895</td>
<td>499.145</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[3][2]_DFFE_Q</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>980.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[30]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.401</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R4C41[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.640</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/I2</td>
</tr>
<tr>
<td>4.101</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>46</td>
<td>R5C41[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/F</td>
</tr>
<tr>
<td>5.606</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/I1</td>
</tr>
<tr>
<td>6.128</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/F</td>
</tr>
<tr>
<td>6.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/I1</td>
</tr>
<tr>
<td>6.264</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>7.465</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.601</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.764</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>8.225</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>8.855</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.108</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C37[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.780</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>10.032</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>10.917</td>
<td>0.885</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>11.170</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>12.206</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.459</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C33[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.981</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>13.234</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C33[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>14.209</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_I0/I0</td>
</tr>
<tr>
<td>14.471</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C40[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_I0/F</td>
</tr>
<tr>
<td>14.801</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_LUT2_F_I1_MUX2_LUT6_S0/S0</td>
</tr>
<tr>
<td>15.054</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C39[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_LUT2_F_I1_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>15.574</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>15.826</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.851</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[3][B]</td>
<td>u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>17.104</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R12C39[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>17.649</td>
<td>0.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[30]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>17.901</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[30]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>18.576</td>
<td>0.675</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[30]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>18.829</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C43[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[30]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>18.829</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[30]_DFFE_Q_D_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>18.915</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C42[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[30]_DFFE_Q_D_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>20.970</td>
<td>2.055</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_4_loc_fu_50[30]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[30]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[30]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.051, 26.675%; route: 13.518, 71.384%; tC2Q: 0.368, 1.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.955%; route: 1.327, 66.045%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>981.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.953</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[29]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.401</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R4C41[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.640</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/I2</td>
</tr>
<tr>
<td>4.101</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>46</td>
<td>R5C41[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/F</td>
</tr>
<tr>
<td>5.606</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/I1</td>
</tr>
<tr>
<td>6.128</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/F</td>
</tr>
<tr>
<td>6.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/I1</td>
</tr>
<tr>
<td>6.264</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>7.465</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.601</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.764</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>8.225</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>8.855</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.108</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C37[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.780</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>10.032</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>10.917</td>
<td>0.885</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>11.170</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>12.206</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.459</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C33[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.981</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>13.234</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C33[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>14.209</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_I0/I0</td>
</tr>
<tr>
<td>14.471</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C40[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_I0/F</td>
</tr>
<tr>
<td>14.801</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_LUT2_F_I1_MUX2_LUT6_S0/S0</td>
</tr>
<tr>
<td>15.054</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C39[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_LUT2_F_I1_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>15.574</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>15.826</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.851</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[3][B]</td>
<td>u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>17.104</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R12C39[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>17.654</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>18.175</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>18.175</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>18.311</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>18.311</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>18.397</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C42[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>18.397</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[29]_DFFE_Q_D_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>18.484</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C42[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[29]_DFFE_Q_D_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>20.160</td>
<td>1.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_4_loc_fu_50[29]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[29]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.953</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C36[1][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[29]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.290, 29.184%; route: 12.469, 68.788%; tC2Q: 0.368, 2.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>981.891</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.tmp_fu_139_p3_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.401</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R4C41[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.640</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/I2</td>
</tr>
<tr>
<td>4.101</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>46</td>
<td>R5C41[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/F</td>
</tr>
<tr>
<td>5.606</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/I1</td>
</tr>
<tr>
<td>6.128</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/F</td>
</tr>
<tr>
<td>6.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/I1</td>
</tr>
<tr>
<td>6.264</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>7.465</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.601</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.764</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>8.225</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>8.855</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.108</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C37[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.780</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>10.032</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>10.917</td>
<td>0.885</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>11.170</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>12.206</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.459</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C33[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.981</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>13.234</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C33[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>14.209</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_I0/I0</td>
</tr>
<tr>
<td>14.471</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C40[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_I0/F</td>
</tr>
<tr>
<td>14.801</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_LUT2_F_I1_MUX2_LUT6_S0/S0</td>
</tr>
<tr>
<td>15.054</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C39[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_LUT2_F_I1_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>15.574</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>15.826</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.851</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[3][B]</td>
<td>u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>17.104</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R12C39[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>17.649</td>
<td>0.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[30]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>17.901</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[30]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>18.576</td>
<td>0.675</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[30]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>18.829</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C43[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[30]_DFFE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>18.829</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[30]_DFFE_Q_D_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>18.915</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C42[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[30]_DFFE_Q_D_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>20.047</td>
<td>1.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.tmp_fu_139_p3_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.tmp_fu_139_p3_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.939</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C42[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.tmp_fu_139_p3_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.051, 28.041%; route: 12.595, 69.919%; tC2Q: 0.368, 2.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>982.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.953</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[26]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.401</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R4C41[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.640</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/I2</td>
</tr>
<tr>
<td>4.101</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>46</td>
<td>R5C41[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/F</td>
</tr>
<tr>
<td>5.606</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/I1</td>
</tr>
<tr>
<td>6.128</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/F</td>
</tr>
<tr>
<td>6.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/I1</td>
</tr>
<tr>
<td>6.264</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>7.465</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.601</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.764</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>8.225</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>8.855</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.108</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C37[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.780</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>10.032</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>10.917</td>
<td>0.885</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>11.170</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>12.206</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.459</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C33[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.981</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>13.234</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C33[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>14.209</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_I0/I0</td>
</tr>
<tr>
<td>14.471</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C40[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_I0/F</td>
</tr>
<tr>
<td>14.801</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_LUT2_F_I1_MUX2_LUT6_S0/S0</td>
</tr>
<tr>
<td>15.054</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C39[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_LUT2_F_I1_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>15.574</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>15.826</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>17.311</td>
<td>1.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_LUT3_I2/I2</td>
</tr>
<tr>
<td>17.837</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_LUT3_I2/F</td>
</tr>
<tr>
<td>18.000</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[26]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>18.461</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[26]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>18.461</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[26]_DFFE_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>18.597</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C38[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[26]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>19.751</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_4_loc_fu_50[26]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[26]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.953</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[26]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.331, 30.090%; route: 12.019, 67.835%; tC2Q: 0.368, 2.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>982.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[27]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.401</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R4C41[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.640</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/I2</td>
</tr>
<tr>
<td>4.101</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>46</td>
<td>R5C41[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/F</td>
</tr>
<tr>
<td>5.606</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/I1</td>
</tr>
<tr>
<td>6.128</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/F</td>
</tr>
<tr>
<td>6.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/I1</td>
</tr>
<tr>
<td>6.264</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>7.465</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.601</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.764</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>8.225</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>8.855</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.108</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C37[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.780</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>10.032</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>10.917</td>
<td>0.885</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>11.170</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>12.206</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.459</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C33[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.981</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>13.234</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C33[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>14.209</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_I0/I0</td>
</tr>
<tr>
<td>14.471</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C40[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_I0/F</td>
</tr>
<tr>
<td>14.801</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_LUT2_F_I1_MUX2_LUT6_S0/S0</td>
</tr>
<tr>
<td>15.054</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C39[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_LUT2_F_I1_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>15.574</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>15.826</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>17.311</td>
<td>1.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_LUT3_I2/I2</td>
</tr>
<tr>
<td>17.837</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_LUT3_I2/F</td>
</tr>
<tr>
<td>17.980</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[27]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>18.232</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[27]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>18.232</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[27]_DFFE_Q_D_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>18.319</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C38[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[27]_DFFE_Q_D_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>19.662</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_4_loc_fu_50[27]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[1][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[27]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.944</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C35[1][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[27]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.072, 28.774%; route: 12.189, 69.141%; tC2Q: 0.368, 2.085%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>982.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.434</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.924</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[26]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.401</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R4C41[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.640</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/I2</td>
</tr>
<tr>
<td>4.101</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>46</td>
<td>R5C41[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/F</td>
</tr>
<tr>
<td>5.606</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/I1</td>
</tr>
<tr>
<td>6.128</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/F</td>
</tr>
<tr>
<td>6.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/I1</td>
</tr>
<tr>
<td>6.264</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>7.465</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.601</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.764</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>8.225</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>8.855</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.108</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C37[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.780</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>10.032</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>10.917</td>
<td>0.885</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>11.170</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>12.206</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.459</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C33[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.981</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>13.234</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C33[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>14.209</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_I0/I0</td>
</tr>
<tr>
<td>14.471</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C40[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_I0/F</td>
</tr>
<tr>
<td>14.801</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_LUT2_F_I1_MUX2_LUT6_S0/S0</td>
</tr>
<tr>
<td>15.054</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C39[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_LUT2_F_I1_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>15.574</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>15.826</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>17.311</td>
<td>1.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_LUT3_I2/I2</td>
</tr>
<tr>
<td>17.837</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_LUT3_I2/F</td>
</tr>
<tr>
<td>18.000</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[26]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>18.461</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[26]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>18.461</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[26]_DFFE_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>18.597</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C38[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[26]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>18.972</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td>u_fxp_sqrt_top.s_reg_134[26]_LUT3_I0/I2</td>
</tr>
<tr>
<td>19.434</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[26]_LUT3_I0/F</td>
</tr>
<tr>
<td>19.434</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[26]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.988</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[26]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.924</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C36[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[26]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.792, 33.290%; route: 11.240, 64.598%; tC2Q: 0.368, 2.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.329%; route: 1.306, 65.671%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>982.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[29]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.401</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R4C41[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.640</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/I2</td>
</tr>
<tr>
<td>4.101</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>46</td>
<td>R5C41[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/F</td>
</tr>
<tr>
<td>5.606</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/I1</td>
</tr>
<tr>
<td>6.128</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/F</td>
</tr>
<tr>
<td>6.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/I1</td>
</tr>
<tr>
<td>6.264</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>7.465</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.601</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.764</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>8.225</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>8.855</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.108</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C37[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.780</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>10.032</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>10.917</td>
<td>0.885</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>11.170</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>12.206</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.459</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C33[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.981</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>13.234</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C33[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>14.209</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_I0/I0</td>
</tr>
<tr>
<td>14.471</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C40[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_I0/F</td>
</tr>
<tr>
<td>14.801</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_LUT2_F_I1_MUX2_LUT6_S0/S0</td>
</tr>
<tr>
<td>15.054</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C39[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_LUT2_F_I1_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>15.574</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>15.826</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.851</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[3][B]</td>
<td>u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>17.104</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R12C39[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>17.654</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>18.175</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>18.175</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>18.311</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C42[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>18.311</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>18.397</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C42[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[29]_DFFE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>18.397</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[29]_DFFE_Q_D_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>18.484</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C42[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[29]_DFFE_Q_D_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>19.447</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[29]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[29]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.939</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C42[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[29]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.290, 30.378%; route: 11.756, 67.511%; tC2Q: 0.368, 2.110%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>982.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.917</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[27]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.401</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R4C41[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.640</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/I2</td>
</tr>
<tr>
<td>4.101</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>46</td>
<td>R5C41[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/F</td>
</tr>
<tr>
<td>5.606</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/I1</td>
</tr>
<tr>
<td>6.128</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/F</td>
</tr>
<tr>
<td>6.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/I1</td>
</tr>
<tr>
<td>6.264</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>7.465</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.601</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.764</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>8.225</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>8.855</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.108</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C37[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.780</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>10.032</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>10.917</td>
<td>0.885</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>11.170</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>12.206</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.459</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C33[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.981</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>13.234</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C33[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>14.209</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_I0/I0</td>
</tr>
<tr>
<td>14.471</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C40[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_I0/F</td>
</tr>
<tr>
<td>14.801</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_LUT2_F_I1_MUX2_LUT6_S0/S0</td>
</tr>
<tr>
<td>15.054</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C39[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_LUT2_F_I1_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>15.574</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>15.826</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>17.311</td>
<td>1.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_LUT3_I2/I2</td>
</tr>
<tr>
<td>17.837</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_LUT3_I2/F</td>
</tr>
<tr>
<td>17.980</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[27]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>18.232</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[27]_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>18.232</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[27]_DFFE_Q_D_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>18.319</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C38[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[27]_DFFE_Q_D_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>18.884</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[27]_LUT3_I0/I2</td>
</tr>
<tr>
<td>19.410</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[27]_LUT3_I0/F</td>
</tr>
<tr>
<td>19.410</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[27]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[27]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.917</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C33[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[27]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.053</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.599, 32.221%; route: 11.410, 65.664%; tC2Q: 0.368, 2.115%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>982.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[28]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.401</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R4C41[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.640</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/I2</td>
</tr>
<tr>
<td>4.101</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>46</td>
<td>R5C41[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/F</td>
</tr>
<tr>
<td>5.606</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/I1</td>
</tr>
<tr>
<td>6.128</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/F</td>
</tr>
<tr>
<td>6.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/I1</td>
</tr>
<tr>
<td>6.264</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>7.465</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.601</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.764</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>8.225</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>8.855</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.108</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C37[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.780</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>10.032</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>10.917</td>
<td>0.885</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>11.170</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>12.206</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.459</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C33[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.981</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>13.234</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C33[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>14.209</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_I0/I0</td>
</tr>
<tr>
<td>14.471</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C40[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_I0/F</td>
</tr>
<tr>
<td>14.801</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_LUT2_F_I1_MUX2_LUT6_S0/S0</td>
</tr>
<tr>
<td>15.054</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C39[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_LUT2_F_I1_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>15.574</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>15.826</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.851</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[3][B]</td>
<td>u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>17.104</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R12C39[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>17.461</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[28]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>17.922</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[28]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>17.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[28]_DFFE_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>18.059</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C37[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[28]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>19.361</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_4_loc_fu_50[28]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.013</td>
<td>1.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[28]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.949</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C35[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[28]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.057, 29.188%; route: 11.903, 68.691%; tC2Q: 0.368, 2.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.913%; route: 1.330, 66.087%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>982.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.917</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[28]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.401</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R4C41[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.640</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/I2</td>
</tr>
<tr>
<td>4.101</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>46</td>
<td>R5C41[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/F</td>
</tr>
<tr>
<td>5.606</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/I1</td>
</tr>
<tr>
<td>6.128</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/F</td>
</tr>
<tr>
<td>6.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/I1</td>
</tr>
<tr>
<td>6.264</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>7.465</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.601</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.764</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>8.225</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>8.855</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.108</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C37[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.780</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>10.032</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>10.917</td>
<td>0.885</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>11.170</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>12.206</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.459</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C33[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.981</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>13.234</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C33[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>14.209</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_I0/I0</td>
</tr>
<tr>
<td>14.471</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C40[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_I0/F</td>
</tr>
<tr>
<td>14.801</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_LUT2_F_I1_MUX2_LUT6_S0/S0</td>
</tr>
<tr>
<td>15.054</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C39[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_LUT2_F_I1_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>15.574</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>15.826</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.851</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[3][B]</td>
<td>u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>17.104</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R12C39[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>17.461</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[28]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>17.922</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[28]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>17.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[28]_DFFE_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>18.059</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C37[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[28]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>19.076</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[28]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[28]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1001.917</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C37[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[28]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.053</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.057, 29.676%; route: 11.618, 68.168%; tC2Q: 0.368, 2.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>983.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.411</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[25]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.401</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R4C41[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.640</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/I2</td>
</tr>
<tr>
<td>4.101</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>46</td>
<td>R5C41[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/F</td>
</tr>
<tr>
<td>5.606</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/I1</td>
</tr>
<tr>
<td>6.128</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/F</td>
</tr>
<tr>
<td>6.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/I1</td>
</tr>
<tr>
<td>6.264</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>7.465</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.601</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.764</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>8.225</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>8.855</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.108</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C37[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.780</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>10.032</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>10.917</td>
<td>0.885</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>11.170</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>12.206</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.459</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C33[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.981</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>13.234</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C33[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>14.209</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_I0/I0</td>
</tr>
<tr>
<td>14.471</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C40[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_I0/F</td>
</tr>
<tr>
<td>14.801</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_LUT2_F_I1_MUX2_LUT6_S0/S0</td>
</tr>
<tr>
<td>15.054</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C39[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_LUT2_F_I1_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>15.574</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>15.826</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>15.984</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td>u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F/I1</td>
</tr>
<tr>
<td>16.510</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>16.865</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[3][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>17.117</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C38[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>17.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[2][B]</td>
<td>u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>17.204</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C38[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>18.149</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[2][B]</td>
<td>u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0/I3</td>
</tr>
<tr>
<td>18.411</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C36[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0/F</td>
</tr>
<tr>
<td>18.411</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[2][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[25]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[25]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.939</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C36[2][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[25]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.335, 32.575%; route: 10.675, 65.181%; tC2Q: 0.368, 2.244%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>983.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.230</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[25]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.401</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R4C41[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.640</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/I2</td>
</tr>
<tr>
<td>4.101</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>46</td>
<td>R5C41[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/F</td>
</tr>
<tr>
<td>5.606</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/I1</td>
</tr>
<tr>
<td>6.128</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/F</td>
</tr>
<tr>
<td>6.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/I1</td>
</tr>
<tr>
<td>6.264</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>7.465</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.601</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.764</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>8.225</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>8.855</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.108</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C37[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.780</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>10.032</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>10.917</td>
<td>0.885</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>11.170</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>12.206</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.459</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C33[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.981</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>13.234</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C33[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>14.209</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_I0/I0</td>
</tr>
<tr>
<td>14.471</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C40[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_I0/F</td>
</tr>
<tr>
<td>14.801</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_LUT2_F_I1_MUX2_LUT6_S0/S0</td>
</tr>
<tr>
<td>15.054</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C39[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_LUT2_F_I1_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>15.574</td>
<td>0.520</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>15.826</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>15.984</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td>u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F/I1</td>
</tr>
<tr>
<td>16.510</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F/F</td>
</tr>
<tr>
<td>16.865</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[3][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>17.117</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C38[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>17.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[2][B]</td>
<td>u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>17.204</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C38[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[25]_LUT4_I0_I3_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>17.769</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[25]_DFFE_Q_D_LUT2_F/I1</td>
</tr>
<tr>
<td>18.230</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[25]_DFFE_Q_D_LUT2_F/F</td>
</tr>
<tr>
<td>18.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_4_loc_fu_50[25]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[25]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.944</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C35[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[25]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.534, 34.167%; route: 10.295, 63.564%; tC2Q: 0.368, 2.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>983.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.198</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.924</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[24]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.401</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R4C41[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.640</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/I2</td>
</tr>
<tr>
<td>4.101</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>46</td>
<td>R5C41[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/F</td>
</tr>
<tr>
<td>5.606</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/I1</td>
</tr>
<tr>
<td>6.128</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/F</td>
</tr>
<tr>
<td>6.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/I1</td>
</tr>
<tr>
<td>6.264</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>6.811</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C43[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[3]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>7.064</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C43[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[3]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>7.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C43[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[3]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_MUX2_LUT7_S0/I0</td>
</tr>
<tr>
<td>7.165</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C43[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[3]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>7.748</td>
<td>0.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>8.000</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C40[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>8.648</td>
<td>0.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I1_LUT4_I1/I3</td>
</tr>
<tr>
<td>9.063</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I1_LUT4_I1/F</td>
</tr>
<tr>
<td>9.393</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[10]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.645</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[10]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.130</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>10.382</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C35[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>11.150</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT6_S0/S0</td>
</tr>
<tr>
<td>11.402</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C31[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>11.887</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[18]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>12.140</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C31[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[18]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>12.625</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.877</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C32[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>13.525</td>
<td>0.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[20]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F/I2</td>
</tr>
<tr>
<td>13.986</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C38[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[20]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>14.126</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[20]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>14.379</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C38[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[20]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>15.384</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[23]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F/I2</td>
</tr>
<tr>
<td>15.910</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C39[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[23]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>16.267</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[3][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[24]_LUT4_I0_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>16.520</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C37[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[24]_LUT4_I0_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>17.736</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>u_fxp_sqrt_top.s_reg_134[24]_LUT4_I0/I3</td>
</tr>
<tr>
<td>18.197</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[24]_LUT4_I0/F</td>
</tr>
<tr>
<td>18.197</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[24]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.988</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[24]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.924</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[24]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.356, 33.137%; route: 10.440, 64.589%; tC2Q: 0.368, 2.274%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.329%; route: 1.306, 65.671%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>983.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[22]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.401</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R4C41[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.640</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/I2</td>
</tr>
<tr>
<td>4.101</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>46</td>
<td>R5C41[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/F</td>
</tr>
<tr>
<td>5.606</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/I1</td>
</tr>
<tr>
<td>6.128</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/F</td>
</tr>
<tr>
<td>6.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/I1</td>
</tr>
<tr>
<td>6.264</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>7.465</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.601</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.764</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>8.225</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>8.855</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.108</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C37[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.780</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>10.032</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>10.917</td>
<td>0.885</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>11.170</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>12.206</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.459</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C33[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.981</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>13.234</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C33[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>14.209</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_I0/I0</td>
</tr>
<tr>
<td>14.471</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C40[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_I0/F</td>
</tr>
<tr>
<td>14.856</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>15.317</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C39[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>15.325</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>15.786</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C39[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>16.164</td>
<td>0.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_1/I3</td>
</tr>
<tr>
<td>16.690</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_1/F</td>
</tr>
<tr>
<td>16.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[22]_LUT4_I0_I3_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>16.826</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C38[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[22]_LUT4_I0_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>17.606</td>
<td>0.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[0][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[22]_LUT4_I0/I3</td>
</tr>
<tr>
<td>18.133</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C38[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[22]_LUT4_I0/F</td>
</tr>
<tr>
<td>18.133</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[22]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[22]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.963</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C38[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[22]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.814, 36.113%; route: 9.917, 61.604%; tC2Q: 0.368, 2.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>984.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.970</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[22]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.401</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R4C41[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.640</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/I2</td>
</tr>
<tr>
<td>4.101</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>46</td>
<td>R5C41[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/F</td>
</tr>
<tr>
<td>5.606</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/I1</td>
</tr>
<tr>
<td>6.128</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/F</td>
</tr>
<tr>
<td>6.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/I1</td>
</tr>
<tr>
<td>6.264</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>7.465</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.601</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.764</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>8.225</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>8.855</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.108</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C37[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.780</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>10.032</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>10.917</td>
<td>0.885</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>11.170</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>12.206</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.459</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C33[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.981</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>13.234</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C33[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>14.209</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_I0/I0</td>
</tr>
<tr>
<td>14.471</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C40[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_I0/F</td>
</tr>
<tr>
<td>14.856</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>15.317</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C39[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>15.325</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>15.786</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C39[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>16.164</td>
<td>0.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_1/I3</td>
</tr>
<tr>
<td>16.690</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT4_I3_1/F</td>
</tr>
<tr>
<td>16.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[22]_LUT4_I0_I3_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>16.826</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C38[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[22]_LUT4_I0_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>17.201</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[22]_DFFE_Q_D_LUT2_F/I1</td>
</tr>
<tr>
<td>17.728</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[22]_DFFE_Q_D_LUT2_F/F</td>
</tr>
<tr>
<td>17.728</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_4_loc_fu_50[22]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[22]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.970</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[22]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.814, 37.045%; route: 9.512, 60.613%; tC2Q: 0.368, 2.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>984.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.955</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[21]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.401</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R4C41[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.640</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/I2</td>
</tr>
<tr>
<td>4.101</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>46</td>
<td>R5C41[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/F</td>
</tr>
<tr>
<td>5.606</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/I1</td>
</tr>
<tr>
<td>6.128</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/F</td>
</tr>
<tr>
<td>6.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/I1</td>
</tr>
<tr>
<td>6.264</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>7.465</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.601</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.764</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>8.225</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>8.855</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.108</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C37[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.780</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>10.032</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>10.917</td>
<td>0.885</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>11.170</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>12.206</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.459</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C33[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.981</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>13.234</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C33[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>14.209</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_I0/I0</td>
</tr>
<tr>
<td>14.471</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C40[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_I0/F</td>
</tr>
<tr>
<td>14.856</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>15.317</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C39[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>15.325</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>15.786</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C39[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>15.946</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C38[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F/I2</td>
</tr>
<tr>
<td>16.236</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R2C38[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>17.288</td>
<td>1.051</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[21]_LUT3_I0/I2</td>
</tr>
<tr>
<td>17.550</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[21]_LUT3_I0/F</td>
</tr>
<tr>
<td>17.550</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[21]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[21]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.955</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[21]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.177, 33.368%; route: 9.971, 64.263%; tC2Q: 0.368, 2.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.803%; route: 1.337, 66.197%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>984.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.953</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[24]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.401</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R4C41[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.640</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/I2</td>
</tr>
<tr>
<td>4.101</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>46</td>
<td>R5C41[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/F</td>
</tr>
<tr>
<td>5.606</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/I1</td>
</tr>
<tr>
<td>6.128</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/F</td>
</tr>
<tr>
<td>6.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/I1</td>
</tr>
<tr>
<td>6.264</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>6.811</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C43[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[3]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>7.064</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C43[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[3]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>7.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C43[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[3]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_MUX2_LUT7_S0/I0</td>
</tr>
<tr>
<td>7.165</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C43[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[3]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>7.748</td>
<td>0.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>8.000</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C40[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>8.648</td>
<td>0.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I1_LUT4_I1/I3</td>
</tr>
<tr>
<td>9.063</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I1_LUT4_I1/F</td>
</tr>
<tr>
<td>9.393</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[10]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.645</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[10]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.130</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>10.382</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C35[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>11.150</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT6_S0/S0</td>
</tr>
<tr>
<td>11.402</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C31[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>11.887</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[18]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>12.140</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C31[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[18]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>12.625</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.877</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C32[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>13.525</td>
<td>0.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[20]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F/I2</td>
</tr>
<tr>
<td>13.986</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C38[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[20]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>14.126</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[20]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>14.379</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C38[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[20]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>15.384</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[23]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F/I2</td>
</tr>
<tr>
<td>15.910</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C39[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[23]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>16.267</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[3][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[24]_LUT4_I0_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>16.520</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C37[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[24]_LUT4_I0_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.870</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[24]_DFFE_Q_D_LUT2_F/I1</td>
</tr>
<tr>
<td>17.396</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[24]_DFFE_Q_D_LUT2_F/F</td>
</tr>
<tr>
<td>17.396</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_4_loc_fu_50[24]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[24]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.953</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[24]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.421, 35.289%; route: 9.574, 62.319%; tC2Q: 0.368, 2.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>984.745</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[23]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.401</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R4C41[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.640</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/I2</td>
</tr>
<tr>
<td>4.101</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>46</td>
<td>R5C41[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/F</td>
</tr>
<tr>
<td>5.606</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/I1</td>
</tr>
<tr>
<td>6.128</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/F</td>
</tr>
<tr>
<td>6.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/I1</td>
</tr>
<tr>
<td>6.264</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>6.811</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C43[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[3]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>7.064</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C43[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[3]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>7.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C43[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[3]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_MUX2_LUT7_S0/I0</td>
</tr>
<tr>
<td>7.165</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C43[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[3]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>7.748</td>
<td>0.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>8.000</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C40[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>8.648</td>
<td>0.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I1_LUT4_I1/I3</td>
</tr>
<tr>
<td>9.063</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I1_LUT4_I1/F</td>
</tr>
<tr>
<td>9.393</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[10]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.645</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[10]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.130</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>10.382</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C35[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>11.150</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT6_S0/S0</td>
</tr>
<tr>
<td>11.402</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C31[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>11.887</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[18]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>12.140</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C31[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[18]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>12.625</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.877</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C32[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>13.525</td>
<td>0.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[20]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F/I2</td>
</tr>
<tr>
<td>13.986</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C38[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[20]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>14.126</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[20]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>14.379</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C38[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[20]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>15.384</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[23]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F/I2</td>
</tr>
<tr>
<td>15.910</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C39[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[23]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>16.267</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[23]_DFFE_Q_D_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>16.520</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C37[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[23]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.740</td>
<td>0.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[23]_LUT3_I0/I2</td>
</tr>
<tr>
<td>17.201</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[23]_LUT3_I0/F</td>
</tr>
<tr>
<td>17.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[23]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[23]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[23]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.356, 35.314%; route: 9.444, 62.263%; tC2Q: 0.368, 2.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.955%; route: 1.327, 66.045%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>984.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.958</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.401</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R4C41[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.640</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/I2</td>
</tr>
<tr>
<td>4.101</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>46</td>
<td>R5C41[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/F</td>
</tr>
<tr>
<td>5.606</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/I1</td>
</tr>
<tr>
<td>6.128</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/F</td>
</tr>
<tr>
<td>6.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/I1</td>
</tr>
<tr>
<td>6.264</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>7.465</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.601</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.764</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>8.225</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>8.855</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.108</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C37[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.780</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>10.032</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>10.917</td>
<td>0.885</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>11.170</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>12.206</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.459</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C33[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.981</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>13.234</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C33[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>14.209</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_I0/I0</td>
</tr>
<tr>
<td>14.471</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C40[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_I0/F</td>
</tr>
<tr>
<td>14.856</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>15.317</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C39[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>15.325</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F/I2</td>
</tr>
<tr>
<td>15.786</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C39[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F/F</td>
</tr>
<tr>
<td>15.946</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C38[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F/I2</td>
</tr>
<tr>
<td>16.211</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C38[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>17.156</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.958</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.890, 32.336%; route: 9.865, 65.234%; tC2Q: 0.368, 2.430%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>984.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.956</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[23]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.401</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R4C41[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.640</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/I2</td>
</tr>
<tr>
<td>4.101</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>46</td>
<td>R5C41[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/F</td>
</tr>
<tr>
<td>5.606</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/I1</td>
</tr>
<tr>
<td>6.128</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/F</td>
</tr>
<tr>
<td>6.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/I1</td>
</tr>
<tr>
<td>6.264</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>6.811</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C43[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[3]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>7.064</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C43[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[3]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>7.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C43[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[3]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_MUX2_LUT7_S0/I0</td>
</tr>
<tr>
<td>7.165</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R3C43[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[3]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F_I2_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>7.748</td>
<td>0.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>8.000</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C40[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>8.648</td>
<td>0.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I1_LUT4_I1/I3</td>
</tr>
<tr>
<td>9.063</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I1_LUT4_I1/F</td>
</tr>
<tr>
<td>9.393</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[10]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.645</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[10]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.130</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>10.382</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C35[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>11.150</td>
<td>0.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT6_S0/S0</td>
</tr>
<tr>
<td>11.402</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C31[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT6_S0/O</td>
</tr>
<tr>
<td>11.887</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[18]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>12.140</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C31[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[18]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>12.625</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.877</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C32[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>13.525</td>
<td>0.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[20]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F/I2</td>
</tr>
<tr>
<td>13.986</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C38[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[20]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>14.126</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[20]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>14.379</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C38[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[20]_DFFE_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>15.384</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[23]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F/I2</td>
</tr>
<tr>
<td>15.910</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C39[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[23]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>16.267</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[23]_DFFE_Q_D_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>16.520</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C37[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[23]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>17.112</td>
<td>0.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_4_loc_fu_50[23]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[23]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.956</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[23]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.895, 32.463%; route: 9.816, 65.100%; tC2Q: 0.368, 2.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.798%; route: 1.337, 66.202%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>985.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.951</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[20]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.401</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R4C41[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.640</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/I2</td>
</tr>
<tr>
<td>4.101</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>46</td>
<td>R5C41[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/F</td>
</tr>
<tr>
<td>5.606</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/I1</td>
</tr>
<tr>
<td>6.128</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/F</td>
</tr>
<tr>
<td>6.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/I1</td>
</tr>
<tr>
<td>6.264</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>7.465</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.601</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.764</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>8.225</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>8.855</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.108</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C37[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.780</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>10.032</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>10.917</td>
<td>0.885</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>11.170</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>12.206</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.459</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C33[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.981</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>13.234</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C33[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>14.209</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_I0/I0</td>
</tr>
<tr>
<td>14.471</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C40[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_I0/F</td>
</tr>
<tr>
<td>14.856</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>15.317</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C39[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>15.325</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[20]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>15.740</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C39[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[20]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>15.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[20]_DFFE_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>15.876</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C39[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[20]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.874</td>
<td>0.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[2][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_4_loc_fu_50[20]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[20]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.951</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C35[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[20]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.715, 31.772%; route: 9.757, 65.751%; tC2Q: 0.368, 2.476%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>985.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.966</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[20]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.401</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R4C41[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.640</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/I2</td>
</tr>
<tr>
<td>4.101</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>46</td>
<td>R5C41[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/F</td>
</tr>
<tr>
<td>5.606</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/I1</td>
</tr>
<tr>
<td>6.128</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/F</td>
</tr>
<tr>
<td>6.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/I1</td>
</tr>
<tr>
<td>6.264</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>7.465</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.601</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.764</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>8.225</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>8.855</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.108</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C37[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.780</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>10.032</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>10.917</td>
<td>0.885</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>11.170</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>12.206</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.459</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C33[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.981</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>13.234</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C33[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>14.209</td>
<td>0.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_I0/I0</td>
</tr>
<tr>
<td>14.471</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C40[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_I0/F</td>
</tr>
<tr>
<td>14.856</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_LUT2_F/I1</td>
</tr>
<tr>
<td>15.317</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C39[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[21]_DFFE_Q_D_LUT4_F_I2_LUT3_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>15.325</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[20]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>15.707</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C39[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[20]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>15.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[20]_DFFE_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>15.904</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R2C39[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[20]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>16.126</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C38[0][B]</td>
<td>u_fxp_sqrt_top.s_reg_134[20]_LUT3_I0/I2</td>
</tr>
<tr>
<td>16.587</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C38[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[20]_LUT3_I0/F</td>
</tr>
<tr>
<td>16.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C38[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[20]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C38[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[20]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.966</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C38[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[20]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.204, 35.755%; route: 8.983, 61.719%; tC2Q: 0.368, 2.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>986.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.951</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.401</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R4C41[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.640</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/I2</td>
</tr>
<tr>
<td>4.101</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>46</td>
<td>R5C41[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/F</td>
</tr>
<tr>
<td>5.606</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/I1</td>
</tr>
<tr>
<td>6.128</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/F</td>
</tr>
<tr>
<td>6.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/I1</td>
</tr>
<tr>
<td>6.264</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>7.465</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.601</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.764</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>8.225</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>8.855</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.108</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C37[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.780</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>10.032</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>10.917</td>
<td>0.885</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>11.170</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>12.206</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.459</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C33[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.981</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>13.234</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C33[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>13.884</td>
<td>0.650</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[1][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>14.410</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C38[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>14.410</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[1][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>14.546</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C38[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>15.409</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[1][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.951</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C35[1][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.102, 30.673%; route: 8.905, 66.579%; tC2Q: 0.368, 2.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>986.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.973</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[19]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.401</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R4C41[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.640</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/I2</td>
</tr>
<tr>
<td>4.101</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>46</td>
<td>R5C41[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/F</td>
</tr>
<tr>
<td>5.606</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/I1</td>
</tr>
<tr>
<td>6.128</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/F</td>
</tr>
<tr>
<td>6.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/I1</td>
</tr>
<tr>
<td>6.264</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>7.465</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.601</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.764</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>8.225</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>8.855</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.108</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C37[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.780</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>10.032</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>10.917</td>
<td>0.885</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>11.170</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C34[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>12.206</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>12.459</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C33[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.981</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>13.234</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C33[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[15]_DFFE_Q_D_LUT4_F_I2_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>13.884</td>
<td>0.650</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[1][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>14.410</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C38[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>14.410</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[1][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>14.546</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C38[1][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[19]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>14.901</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[19]_LUT3_I0/I2</td>
</tr>
<tr>
<td>15.427</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[19]_LUT3_I0/F</td>
</tr>
<tr>
<td>15.427</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[19]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.036</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[19]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.973</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[19]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.629, 34.559%; route: 8.397, 62.697%; tC2Q: 0.368, 2.744%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.517%; route: 1.354, 66.483%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>986.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.958</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[14]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>2.401</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>R4C41[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[2]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>3.640</td>
<td>1.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[1][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/I2</td>
</tr>
<tr>
<td>4.101</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>46</td>
<td>R5C41[1][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1/F</td>
</tr>
<tr>
<td>5.606</td>
<td>1.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/I1</td>
</tr>
<tr>
<td>6.128</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT3_I0/F</td>
</tr>
<tr>
<td>6.128</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/I1</td>
</tr>
<tr>
<td>6.264</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C42[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F_I1_LUT2_F_I1_LUT3_F_I1_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>7.004</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>7.465</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.601</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C42[0][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.764</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>8.225</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[6]_DFFE_Q_D_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>8.855</td>
<td>0.630</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.108</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C37[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.780</td>
<td>0.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>10.032</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[8]_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>11.325</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[11]_DFFE_Q_D_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>11.851</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C34[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[11]_DFFE_Q_D_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>12.397</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[2][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[12]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F/I2</td>
</tr>
<tr>
<td>12.660</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C34[2][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[12]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>12.800</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F/I3</td>
</tr>
<tr>
<td>13.326</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C34[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[13]_DFFE_Q_D_LUT4_F_I3_LUT4_F/F</td>
</tr>
<tr>
<td>13.901</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[2][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[14]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT4_F/I3</td>
</tr>
<tr>
<td>14.427</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C32[2][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[14]_DFFE_Q_D_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>14.565</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[3][A]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[14]_DFFE_Q_D_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>14.817</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C32[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_4_loc_fu_50[14]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>15.410</td>
<td>0.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[1][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_4_loc_fu_50[14]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[14]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.958</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C34[1][B]</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[14]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.776, 35.707%; route: 8.232, 61.546%; tC2Q: 0.368, 2.747%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>in_val[4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_reg_134[8]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.166</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[2][B]</td>
<td>in_val[4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.308</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C34[2][B]</td>
<td style=" font-weight:bold;">in_val[4]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.526</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_reg_134[8]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[8]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fxp_sqrt_top.s_reg_134[8]_DFFE_Q</td>
</tr>
<tr>
<td>1.230</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[8]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.908%; route: 0.491, 42.092%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>in_val[11]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_reg_134[15]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.166</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td>in_val[11]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.308</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td style=" font-weight:bold;">in_val[11]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.526</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_reg_134[15]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[15]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fxp_sqrt_top.s_reg_134[15]_DFFE_Q</td>
</tr>
<tr>
<td>1.230</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[15]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.908%; route: 0.491, 42.092%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>in_val[15]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_reg_134[19]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C37[2][B]</td>
<td>in_val[15]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C37[2][B]</td>
<td style=" font-weight:bold;">in_val[15]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.544</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C37[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_reg_134[19]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C37[1][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[19]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.223</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fxp_sqrt_top.s_reg_134[19]_DFFE_Q</td>
</tr>
<tr>
<td>1.248</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C37[1][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[19]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>in_val[14]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_reg_134[18]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C37[2][A]</td>
<td>in_val[14]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C37[2][A]</td>
<td style=" font-weight:bold;">in_val[14]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.544</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C37[1][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_reg_134[18]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C37[1][B]</td>
<td>u_fxp_sqrt_top.s_reg_134[18]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.223</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fxp_sqrt_top.s_reg_134[18]_DFFE_Q</td>
</tr>
<tr>
<td>1.248</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C37[1][B]</td>
<td>u_fxp_sqrt_top.s_reg_134[18]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>in_val[8]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_reg_134[12]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>in_val[8]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.312</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td style=" font-weight:bold;">in_val[8]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_reg_134[12]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td>u_fxp_sqrt_top.s_reg_134[12]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.210</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fxp_sqrt_top.s_reg_134[12]_DFFE_Q</td>
</tr>
<tr>
<td>1.235</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C30[1][B]</td>
<td>u_fxp_sqrt_top.s_reg_134[12]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_46[19]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.178</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[2][B]</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_46[19]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C35[2][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.p_v_loc_fu_46[19]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.391</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>vectOut[2][4]_DFFE_Q_D_LUT4_F/I1</td>
</tr>
<tr>
<td>1.544</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td style=" background: #97FFFF;">vectOut[2][4]_DFFE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>1.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td style=" font-weight:bold;">vectOut[2][4]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>vectOut[2][4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][4]_DFFE_Q</td>
</tr>
<tr>
<td>1.242</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>vectOut[2][4]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.319%; route: 0.503, 42.681%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.803%; route: 0.072, 19.672%; tC2Q: 0.141, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_46[19]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.178</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[2][B]</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_46[19]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C35[2][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.p_v_loc_fu_46[19]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.391</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C35[1][A]</td>
<td>vectOut[2][3]_DFFE_Q_D_LUT3_F/I0</td>
</tr>
<tr>
<td>1.544</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C35[1][A]</td>
<td style=" background: #97FFFF;">vectOut[2][3]_DFFE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>1.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C35[1][A]</td>
<td style=" font-weight:bold;">vectOut[2][3]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[1][A]</td>
<td>vectOut[2][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][3]_DFFE_Q</td>
</tr>
<tr>
<td>1.242</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C35[1][A]</td>
<td>vectOut[2][3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.319%; route: 0.503, 42.681%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.803%; route: 0.072, 19.672%; tC2Q: 0.141, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_46[13]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[2][B]</td>
<td>u_fxp_sqrt_top.p_v_loc_fu_46[13]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C32[2][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.p_v_loc_fu_46[13]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.378</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>vectOut[1][5]_DFFE_Q_D_LUT4_F/I0</td>
</tr>
<tr>
<td>1.531</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td style=" background: #97FFFF;">vectOut[1][5]_DFFE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>1.531</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td style=" font-weight:bold;">vectOut[1][5]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>vectOut[1][5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][5]_DFFE_Q</td>
</tr>
<tr>
<td>1.229</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>vectOut[1][5]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.803%; route: 0.072, 19.672%; tC2Q: 0.141, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>in_val[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_reg_134[7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>in_val[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td style=" font-weight:bold;">in_val[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.535</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_reg_134[7]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[1][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fxp_sqrt_top.s_reg_134[7]_DFFE_Q</td>
</tr>
<tr>
<td>1.230</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C36[1][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[7]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>in_val[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_reg_134[5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[1][B]</td>
<td>in_val[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.329</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C44[1][B]</td>
<td style=" font-weight:bold;">in_val[1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.548</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C44[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_reg_134[5]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[0][B]</td>
<td>u_fxp_sqrt_top.s_reg_134[5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fxp_sqrt_top.s_reg_134[5]_DFFE_Q</td>
</tr>
<tr>
<td>1.244</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C44[0][B]</td>
<td>u_fxp_sqrt_top.s_reg_134[5]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.206</td>
</tr>
<tr>
<td class="label">From</td>
<td>in_val[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_reg_134[4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>in_val[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.292</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">in_val[0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.511</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_reg_134[4]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.181</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fxp_sqrt_top.s_reg_134[4]_DFFE_Q</td>
</tr>
<tr>
<td>1.206</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[4]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[0]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[4]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[0]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.326</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>44</td>
<td>R4C41[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[0]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>1.404</td>
<td>0.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[4]_DFFRE_Q_D_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>1.505</td>
<td>0.101</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[4]_DFFRE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>1.508</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[4]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[4]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.197</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C41[3][A]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[4]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.016%; route: 0.509, 42.984%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.101, 31.269%; route: 0.081, 25.077%; tC2Q: 0.141, 43.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.016%; route: 0.509, 42.984%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.534</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.203</td>
</tr>
<tr>
<td class="label">From</td>
<td>in_val[22]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_reg_134[26]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>in_val[22]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.295</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td style=" font-weight:bold;">in_val[22]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.534</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_reg_134[26]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>u_fxp_sqrt_top.s_reg_134[26]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fxp_sqrt_top.s_reg_134[26]_DFFE_Q</td>
</tr>
<tr>
<td>1.203</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>u_fxp_sqrt_top.s_reg_134[26]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>in_val[19]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_reg_134[23]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[1][A]</td>
<td>in_val[19]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C41[1][A]</td>
<td style=" font-weight:bold;">in_val[19]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_reg_134[23]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[0][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[23]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fxp_sqrt_top.s_reg_134[23]_DFFE_Q</td>
</tr>
<tr>
<td>1.229</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C41[0][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[23]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>in_val[23]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_reg_134[27]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td>in_val[23]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td style=" font-weight:bold;">in_val[23]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.538</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[2][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_reg_134[27]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[2][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[27]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fxp_sqrt_top.s_reg_134[27]_DFFE_Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C33[2][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[27]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>in_val[9]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_reg_134[13]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>in_val[9]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" font-weight:bold;">in_val[9]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.554</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_reg_134[13]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[13]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.210</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fxp_sqrt_top.s_reg_134[13]_DFFE_Q</td>
</tr>
<tr>
<td>1.223</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[13]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.203</td>
</tr>
<tr>
<td class="label">From</td>
<td>in_val[6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_reg_134[10]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td>in_val[6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td style=" font-weight:bold;">in_val[6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.535</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_reg_134[10]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>u_fxp_sqrt_top.s_reg_134[10]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fxp_sqrt_top.s_reg_134[10]_DFFE_Q</td>
</tr>
<tr>
<td>1.203</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>u_fxp_sqrt_top.s_reg_134[10]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>in_val[10]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_reg_134[14]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[1][A]</td>
<td>in_val[10]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.326</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C33[1][A]</td>
<td style=" font-weight:bold;">in_val[10]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.565</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[0][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_reg_134[14]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[0][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[14]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fxp_sqrt_top.s_reg_134[14]_DFFE_Q</td>
</tr>
<tr>
<td>1.230</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C32[0][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[14]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.203</td>
</tr>
<tr>
<td class="label">From</td>
<td>in_val[20]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_reg_134[24]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][B]</td>
<td>in_val[20]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C35[0][B]</td>
<td style=" font-weight:bold;">in_val[20]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.538</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_reg_134[24]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[24]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fxp_sqrt_top.s_reg_134[24]_DFFE_Q</td>
</tr>
<tr>
<td>1.203</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[24]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>in_val[17]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.s_reg_134[21]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>in_val[17]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td style=" font-weight:bold;">in_val[17]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.558</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_reg_134[21]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[21]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fxp_sqrt_top.s_reg_134[21]_DFFE_Q</td>
</tr>
<tr>
<td>1.222</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C33[1][A]</td>
<td>u_fxp_sqrt_top.s_reg_134[21]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.180</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fxp_sqrt_top.s_reg_134[26]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[26]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>u_fxp_sqrt_top.s_reg_134[26]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.s_reg_134[26]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td>u_fxp_sqrt_top.s_reg_134[26]_LUT3_I0/I0</td>
</tr>
<tr>
<td>1.515</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td style=" background: #97FFFF;">u_fxp_sqrt_top.s_reg_134[26]_LUT3_I0/F</td>
</tr>
<tr>
<td>1.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td style=" font-weight:bold;">u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[26]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>159</td>
<td>IOT61[A]</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[26]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.180</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C36[0][B]</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.s_12_fu_64[26]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.500%; route: 0.066, 18.333%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>in_val[6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[2][A]</td>
<td>stimIn[1][6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.293</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C30[2][A]</td>
<td style=" font-weight:bold;">stimIn[1][6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.512</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td style=" font-weight:bold;">in_val[6]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td>in_val[6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C30[1][A]</td>
<td>in_val[6]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.663%; route: 0.476, 41.337%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>in_val[4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.166</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[1][B]</td>
<td>stimIn[1][4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.308</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C34[1][B]</td>
<td style=" font-weight:bold;">stimIn[1][4]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.526</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[2][B]</td>
<td style=" font-weight:bold;">in_val[4]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.166</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[2][B]</td>
<td>in_val[4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.191</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C34[2][B]</td>
<td>in_val[4]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.908%; route: 0.491, 42.092%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.908%; route: 0.491, 42.092%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[3][6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>in_val[22]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td>stimIn[3][6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.292</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C36[2][B]</td>
<td style=" font-weight:bold;">stimIn[3][6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.511</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td style=" font-weight:bold;">in_val[22]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>in_val[22]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>in_val[22]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>in_val[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[2][A]</td>
<td>stimIn[1][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.329</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C44[2][A]</td>
<td style=" font-weight:bold;">stimIn[1][1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.548</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C44[1][B]</td>
<td style=" font-weight:bold;">in_val[1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>93</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[1][B]</td>
<td>in_val[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.213</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C44[1][B]</td>
<td>in_val[1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.893</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.143</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.047</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>in_val[2]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>in_val[2]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>in_val[2]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fxp_sqrt_top.s_reg_134[18]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>u_fxp_sqrt_top.s_reg_134[18]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>u_fxp_sqrt_top.s_reg_134[18]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fxp_sqrt_top.s_reg_134[22]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>u_fxp_sqrt_top.s_reg_134[22]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>u_fxp_sqrt_top.s_reg_134[22]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fxp_sqrt_top.s_reg_134[19]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>u_fxp_sqrt_top.s_reg_134[19]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>u_fxp_sqrt_top.s_reg_134[19]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fxp_sqrt_top.s_reg_134[20]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>u_fxp_sqrt_top.s_reg_134[20]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>u_fxp_sqrt_top.s_reg_134[20]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>in_val[1]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>in_val[1]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>in_val[1]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stimIn[1][1]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>stimIn[1][1]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>stimIn[1][1]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.895</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.145</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.041</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fxp_sqrt_top.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_fxp_sqrt_top.s_4_loc_fu_50[5]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.895</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.145</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[3][2]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.041</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[3][2]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[3][2]_DFFE_Q/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>159</td>
<td>u_fxp_sqrt_top.ap_clk</td>
<td>980.976</td>
<td>1.357</td>
</tr>
<tr>
<td>93</td>
<td>clk_emu_IBUF_I_O</td>
<td>994.283</td>
<td>1.359</td>
</tr>
<tr>
<td>69</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.tmp_fu_139_p3</td>
<td>981.292</td>
<td>1.952</td>
</tr>
<tr>
<td>66</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I0_F</td>
<td>992.896</td>
<td>2.936</td>
</tr>
<tr>
<td>65</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.ap_enable_reg_pp0_iter1_LUT2_I0_F</td>
<td>992.896</td>
<td>2.675</td>
</tr>
<tr>
<td>60</td>
<td>u_fxp_sqrt_top.ap_CS_fsm_state2_LUT2_I0_F</td>
<td>993.491</td>
<td>1.683</td>
</tr>
<tr>
<td>52</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[1]</td>
<td>981.955</td>
<td>1.060</td>
</tr>
<tr>
<td>46</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[3]_LUT3_I1_F</td>
<td>980.976</td>
<td>1.940</td>
</tr>
<tr>
<td>46</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[4]_LUT4_I1_F</td>
<td>981.499</td>
<td>1.654</td>
</tr>
<tr>
<td>44</td>
<td>u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_60.i1_fu_60[0]</td>
<td>981.375</td>
<td>1.441</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R7C32</td>
<td>52.78%</td>
</tr>
<tr>
<td>R5C38</td>
<td>43.06%</td>
</tr>
<tr>
<td>R4C38</td>
<td>38.89%</td>
</tr>
<tr>
<td>R7C38</td>
<td>38.89%</td>
</tr>
<tr>
<td>R6C39</td>
<td>36.11%</td>
</tr>
<tr>
<td>R6C32</td>
<td>34.72%</td>
</tr>
<tr>
<td>R11C32</td>
<td>33.33%</td>
</tr>
<tr>
<td>R8C36</td>
<td>33.33%</td>
</tr>
<tr>
<td>R9C32</td>
<td>33.33%</td>
</tr>
<tr>
<td>R8C38</td>
<td>33.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_emu -period 1000 -waveform {0 500} [get_ports {clk_emu}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_dut -period 1000 -waveform {0 500} [get_ports {clk_dut}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
