{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1443768167261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443768167263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct  2 08:42:47 2015 " "Processing started: Fri Oct  2 08:42:47 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443768167263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1443768167263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab3_FSM -c lab3_FSM " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab3_FSM -c lab3_FSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1443768167263 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3_FSM_7_1200mv_85c_slow.vho /home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/simulation/modelsim/ simulation " "Generated file lab3_FSM_7_1200mv_85c_slow.vho in folder \"/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1443768167741 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3_FSM_7_1200mv_0c_slow.vho /home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/simulation/modelsim/ simulation " "Generated file lab3_FSM_7_1200mv_0c_slow.vho in folder \"/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1443768167774 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3_FSM_min_1200mv_0c_fast.vho /home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/simulation/modelsim/ simulation " "Generated file lab3_FSM_min_1200mv_0c_fast.vho in folder \"/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1443768167805 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3_FSM.vho /home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/simulation/modelsim/ simulation " "Generated file lab3_FSM.vho in folder \"/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1443768167835 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3_FSM_7_1200mv_85c_vhd_slow.sdo /home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/simulation/modelsim/ simulation " "Generated file lab3_FSM_7_1200mv_85c_vhd_slow.sdo in folder \"/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1443768167867 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3_FSM_7_1200mv_0c_vhd_slow.sdo /home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/simulation/modelsim/ simulation " "Generated file lab3_FSM_7_1200mv_0c_vhd_slow.sdo in folder \"/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1443768167893 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3_FSM_min_1200mv_0c_vhd_fast.sdo /home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/simulation/modelsim/ simulation " "Generated file lab3_FSM_min_1200mv_0c_vhd_fast.sdo in folder \"/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1443768167920 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3_FSM_vhd.sdo /home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/simulation/modelsim/ simulation " "Generated file lab3_FSM_vhd.sdo in folder \"/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1443768167949 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1125 " "Peak virtual memory: 1125 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443768168007 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct  2 08:42:48 2015 " "Processing ended: Fri Oct  2 08:42:48 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443768168007 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443768168007 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443768168007 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1443768168007 ""}
