# SystemVerilog Assertions 

Assertions are used to validate the behaviour of a design. <br />
In System Verilog there are two kinds of Assertions. <br />
* Immediate Assertions 
* Concurrent Assertions 

### TODO: <br />
* cover property 
* assume property 
* expect 


