# Password-checker
 This repository contains a digital password checker based on a Finite State Machine (FSM) for authenticating a fixed 4-bit password. The system is designed using sequential logic and is suitable for implementation in hardware description languages like Verilog or VHDL.
