{"vcs1":{"timestamp_begin":1730388371.308399358, "rt":1.82, "ut":0.54, "st":0.30}}
{"vcselab":{"timestamp_begin":1730388373.212465335, "rt":1.16, "ut":0.29, "st":0.22}}
{"link":{"timestamp_begin":1730388374.451720253, "rt":0.32, "ut":0.11, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730388370.531157683}
{"VCS_COMP_START_TIME": 1730388370.531157683}
{"VCS_COMP_END_TIME": 1730388376.280554301}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 330936}}
{"stitch_vcselab": {"peak_mem": 223356}}
