

================================================================
== Vitis HLS Report for 'Crypto_Pipeline_WRITE_TWIDDLE_LOOP'
================================================================
* Date:           Wed Feb  5 12:49:49 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  3.254 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2051|     2051|  14.357 us|  14.357 us|  2051|  2051|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WRITE_TWIDDLE_LOOP  |     2049|     2049|         3|          1|          1|  2048|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     103|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     103|     64|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln68_fu_604_p2   |         +|   0|  0|  12|          12|           1|
    |icmp_ln68_fu_598_p2  |      icmp|   0|  0|  14|          12|          13|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  28|          25|          16|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   12|         24|
    |i_fu_144                 |   9|          2|   12|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   26|         52|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |INTTTwiddleIn_load_reg_720        |  32|   0|   32|          0|
    |NTTTwiddleIn_load_reg_700         |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |empty_reg_681                     |   4|   0|    4|          0|
    |empty_reg_681_pp0_iter1_reg       |   4|   0|    4|          0|
    |i_fu_144                          |  12|   0|   12|          0|
    |lshr_ln2_reg_685                  |   7|   0|    7|          0|
    |lshr_ln2_reg_685_pp0_iter1_reg    |   7|   0|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 103|   0|  103|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+----------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_WRITE_TWIDDLE_LOOP|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_WRITE_TWIDDLE_LOOP|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_WRITE_TWIDDLE_LOOP|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_WRITE_TWIDDLE_LOOP|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_WRITE_TWIDDLE_LOOP|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_WRITE_TWIDDLE_LOOP|  return value|
|NTTTWiddleRAM_address0      |  out|    7|   ap_memory|                       NTTTWiddleRAM|         array|
|NTTTWiddleRAM_ce0           |  out|    1|   ap_memory|                       NTTTWiddleRAM|         array|
|NTTTWiddleRAM_we0           |  out|    1|   ap_memory|                       NTTTWiddleRAM|         array|
|NTTTWiddleRAM_d0            |  out|   32|   ap_memory|                       NTTTWiddleRAM|         array|
|NTTTWiddleRAM_1_address0    |  out|    7|   ap_memory|                     NTTTWiddleRAM_1|         array|
|NTTTWiddleRAM_1_ce0         |  out|    1|   ap_memory|                     NTTTWiddleRAM_1|         array|
|NTTTWiddleRAM_1_we0         |  out|    1|   ap_memory|                     NTTTWiddleRAM_1|         array|
|NTTTWiddleRAM_1_d0          |  out|   32|   ap_memory|                     NTTTWiddleRAM_1|         array|
|NTTTWiddleRAM_2_address0    |  out|    7|   ap_memory|                     NTTTWiddleRAM_2|         array|
|NTTTWiddleRAM_2_ce0         |  out|    1|   ap_memory|                     NTTTWiddleRAM_2|         array|
|NTTTWiddleRAM_2_we0         |  out|    1|   ap_memory|                     NTTTWiddleRAM_2|         array|
|NTTTWiddleRAM_2_d0          |  out|   32|   ap_memory|                     NTTTWiddleRAM_2|         array|
|NTTTWiddleRAM_3_address0    |  out|    7|   ap_memory|                     NTTTWiddleRAM_3|         array|
|NTTTWiddleRAM_3_ce0         |  out|    1|   ap_memory|                     NTTTWiddleRAM_3|         array|
|NTTTWiddleRAM_3_we0         |  out|    1|   ap_memory|                     NTTTWiddleRAM_3|         array|
|NTTTWiddleRAM_3_d0          |  out|   32|   ap_memory|                     NTTTWiddleRAM_3|         array|
|NTTTWiddleRAM_4_address0    |  out|    7|   ap_memory|                     NTTTWiddleRAM_4|         array|
|NTTTWiddleRAM_4_ce0         |  out|    1|   ap_memory|                     NTTTWiddleRAM_4|         array|
|NTTTWiddleRAM_4_we0         |  out|    1|   ap_memory|                     NTTTWiddleRAM_4|         array|
|NTTTWiddleRAM_4_d0          |  out|   32|   ap_memory|                     NTTTWiddleRAM_4|         array|
|NTTTWiddleRAM_5_address0    |  out|    7|   ap_memory|                     NTTTWiddleRAM_5|         array|
|NTTTWiddleRAM_5_ce0         |  out|    1|   ap_memory|                     NTTTWiddleRAM_5|         array|
|NTTTWiddleRAM_5_we0         |  out|    1|   ap_memory|                     NTTTWiddleRAM_5|         array|
|NTTTWiddleRAM_5_d0          |  out|   32|   ap_memory|                     NTTTWiddleRAM_5|         array|
|NTTTWiddleRAM_6_address0    |  out|    7|   ap_memory|                     NTTTWiddleRAM_6|         array|
|NTTTWiddleRAM_6_ce0         |  out|    1|   ap_memory|                     NTTTWiddleRAM_6|         array|
|NTTTWiddleRAM_6_we0         |  out|    1|   ap_memory|                     NTTTWiddleRAM_6|         array|
|NTTTWiddleRAM_6_d0          |  out|   32|   ap_memory|                     NTTTWiddleRAM_6|         array|
|NTTTWiddleRAM_7_address0    |  out|    7|   ap_memory|                     NTTTWiddleRAM_7|         array|
|NTTTWiddleRAM_7_ce0         |  out|    1|   ap_memory|                     NTTTWiddleRAM_7|         array|
|NTTTWiddleRAM_7_we0         |  out|    1|   ap_memory|                     NTTTWiddleRAM_7|         array|
|NTTTWiddleRAM_7_d0          |  out|   32|   ap_memory|                     NTTTWiddleRAM_7|         array|
|NTTTWiddleRAM_8_address0    |  out|    7|   ap_memory|                     NTTTWiddleRAM_8|         array|
|NTTTWiddleRAM_8_ce0         |  out|    1|   ap_memory|                     NTTTWiddleRAM_8|         array|
|NTTTWiddleRAM_8_we0         |  out|    1|   ap_memory|                     NTTTWiddleRAM_8|         array|
|NTTTWiddleRAM_8_d0          |  out|   32|   ap_memory|                     NTTTWiddleRAM_8|         array|
|NTTTWiddleRAM_9_address0    |  out|    7|   ap_memory|                     NTTTWiddleRAM_9|         array|
|NTTTWiddleRAM_9_ce0         |  out|    1|   ap_memory|                     NTTTWiddleRAM_9|         array|
|NTTTWiddleRAM_9_we0         |  out|    1|   ap_memory|                     NTTTWiddleRAM_9|         array|
|NTTTWiddleRAM_9_d0          |  out|   32|   ap_memory|                     NTTTWiddleRAM_9|         array|
|NTTTWiddleRAM_10_address0   |  out|    7|   ap_memory|                    NTTTWiddleRAM_10|         array|
|NTTTWiddleRAM_10_ce0        |  out|    1|   ap_memory|                    NTTTWiddleRAM_10|         array|
|NTTTWiddleRAM_10_we0        |  out|    1|   ap_memory|                    NTTTWiddleRAM_10|         array|
|NTTTWiddleRAM_10_d0         |  out|   32|   ap_memory|                    NTTTWiddleRAM_10|         array|
|NTTTWiddleRAM_11_address0   |  out|    7|   ap_memory|                    NTTTWiddleRAM_11|         array|
|NTTTWiddleRAM_11_ce0        |  out|    1|   ap_memory|                    NTTTWiddleRAM_11|         array|
|NTTTWiddleRAM_11_we0        |  out|    1|   ap_memory|                    NTTTWiddleRAM_11|         array|
|NTTTWiddleRAM_11_d0         |  out|   32|   ap_memory|                    NTTTWiddleRAM_11|         array|
|NTTTWiddleRAM_12_address0   |  out|    7|   ap_memory|                    NTTTWiddleRAM_12|         array|
|NTTTWiddleRAM_12_ce0        |  out|    1|   ap_memory|                    NTTTWiddleRAM_12|         array|
|NTTTWiddleRAM_12_we0        |  out|    1|   ap_memory|                    NTTTWiddleRAM_12|         array|
|NTTTWiddleRAM_12_d0         |  out|   32|   ap_memory|                    NTTTWiddleRAM_12|         array|
|NTTTWiddleRAM_13_address0   |  out|    7|   ap_memory|                    NTTTWiddleRAM_13|         array|
|NTTTWiddleRAM_13_ce0        |  out|    1|   ap_memory|                    NTTTWiddleRAM_13|         array|
|NTTTWiddleRAM_13_we0        |  out|    1|   ap_memory|                    NTTTWiddleRAM_13|         array|
|NTTTWiddleRAM_13_d0         |  out|   32|   ap_memory|                    NTTTWiddleRAM_13|         array|
|NTTTWiddleRAM_14_address0   |  out|    7|   ap_memory|                    NTTTWiddleRAM_14|         array|
|NTTTWiddleRAM_14_ce0        |  out|    1|   ap_memory|                    NTTTWiddleRAM_14|         array|
|NTTTWiddleRAM_14_we0        |  out|    1|   ap_memory|                    NTTTWiddleRAM_14|         array|
|NTTTWiddleRAM_14_d0         |  out|   32|   ap_memory|                    NTTTWiddleRAM_14|         array|
|NTTTWiddleRAM_15_address0   |  out|    7|   ap_memory|                    NTTTWiddleRAM_15|         array|
|NTTTWiddleRAM_15_ce0        |  out|    1|   ap_memory|                    NTTTWiddleRAM_15|         array|
|NTTTWiddleRAM_15_we0        |  out|    1|   ap_memory|                    NTTTWiddleRAM_15|         array|
|NTTTWiddleRAM_15_d0         |  out|   32|   ap_memory|                    NTTTWiddleRAM_15|         array|
|NTTTwiddleIn_address0       |  out|   11|   ap_memory|                        NTTTwiddleIn|         array|
|NTTTwiddleIn_ce0            |  out|    1|   ap_memory|                        NTTTwiddleIn|         array|
|NTTTwiddleIn_q0             |   in|   32|   ap_memory|                        NTTTwiddleIn|         array|
|INTTTWiddleRAM_address0     |  out|    7|   ap_memory|                      INTTTWiddleRAM|         array|
|INTTTWiddleRAM_ce0          |  out|    1|   ap_memory|                      INTTTWiddleRAM|         array|
|INTTTWiddleRAM_we0          |  out|    1|   ap_memory|                      INTTTWiddleRAM|         array|
|INTTTWiddleRAM_d0           |  out|   32|   ap_memory|                      INTTTWiddleRAM|         array|
|INTTTWiddleRAM_1_address0   |  out|    7|   ap_memory|                    INTTTWiddleRAM_1|         array|
|INTTTWiddleRAM_1_ce0        |  out|    1|   ap_memory|                    INTTTWiddleRAM_1|         array|
|INTTTWiddleRAM_1_we0        |  out|    1|   ap_memory|                    INTTTWiddleRAM_1|         array|
|INTTTWiddleRAM_1_d0         |  out|   32|   ap_memory|                    INTTTWiddleRAM_1|         array|
|INTTTWiddleRAM_2_address0   |  out|    7|   ap_memory|                    INTTTWiddleRAM_2|         array|
|INTTTWiddleRAM_2_ce0        |  out|    1|   ap_memory|                    INTTTWiddleRAM_2|         array|
|INTTTWiddleRAM_2_we0        |  out|    1|   ap_memory|                    INTTTWiddleRAM_2|         array|
|INTTTWiddleRAM_2_d0         |  out|   32|   ap_memory|                    INTTTWiddleRAM_2|         array|
|INTTTWiddleRAM_3_address0   |  out|    7|   ap_memory|                    INTTTWiddleRAM_3|         array|
|INTTTWiddleRAM_3_ce0        |  out|    1|   ap_memory|                    INTTTWiddleRAM_3|         array|
|INTTTWiddleRAM_3_we0        |  out|    1|   ap_memory|                    INTTTWiddleRAM_3|         array|
|INTTTWiddleRAM_3_d0         |  out|   32|   ap_memory|                    INTTTWiddleRAM_3|         array|
|INTTTWiddleRAM_4_address0   |  out|    7|   ap_memory|                    INTTTWiddleRAM_4|         array|
|INTTTWiddleRAM_4_ce0        |  out|    1|   ap_memory|                    INTTTWiddleRAM_4|         array|
|INTTTWiddleRAM_4_we0        |  out|    1|   ap_memory|                    INTTTWiddleRAM_4|         array|
|INTTTWiddleRAM_4_d0         |  out|   32|   ap_memory|                    INTTTWiddleRAM_4|         array|
|INTTTWiddleRAM_5_address0   |  out|    7|   ap_memory|                    INTTTWiddleRAM_5|         array|
|INTTTWiddleRAM_5_ce0        |  out|    1|   ap_memory|                    INTTTWiddleRAM_5|         array|
|INTTTWiddleRAM_5_we0        |  out|    1|   ap_memory|                    INTTTWiddleRAM_5|         array|
|INTTTWiddleRAM_5_d0         |  out|   32|   ap_memory|                    INTTTWiddleRAM_5|         array|
|INTTTWiddleRAM_6_address0   |  out|    7|   ap_memory|                    INTTTWiddleRAM_6|         array|
|INTTTWiddleRAM_6_ce0        |  out|    1|   ap_memory|                    INTTTWiddleRAM_6|         array|
|INTTTWiddleRAM_6_we0        |  out|    1|   ap_memory|                    INTTTWiddleRAM_6|         array|
|INTTTWiddleRAM_6_d0         |  out|   32|   ap_memory|                    INTTTWiddleRAM_6|         array|
|INTTTWiddleRAM_7_address0   |  out|    7|   ap_memory|                    INTTTWiddleRAM_7|         array|
|INTTTWiddleRAM_7_ce0        |  out|    1|   ap_memory|                    INTTTWiddleRAM_7|         array|
|INTTTWiddleRAM_7_we0        |  out|    1|   ap_memory|                    INTTTWiddleRAM_7|         array|
|INTTTWiddleRAM_7_d0         |  out|   32|   ap_memory|                    INTTTWiddleRAM_7|         array|
|INTTTWiddleRAM_8_address0   |  out|    7|   ap_memory|                    INTTTWiddleRAM_8|         array|
|INTTTWiddleRAM_8_ce0        |  out|    1|   ap_memory|                    INTTTWiddleRAM_8|         array|
|INTTTWiddleRAM_8_we0        |  out|    1|   ap_memory|                    INTTTWiddleRAM_8|         array|
|INTTTWiddleRAM_8_d0         |  out|   32|   ap_memory|                    INTTTWiddleRAM_8|         array|
|INTTTWiddleRAM_9_address0   |  out|    7|   ap_memory|                    INTTTWiddleRAM_9|         array|
|INTTTWiddleRAM_9_ce0        |  out|    1|   ap_memory|                    INTTTWiddleRAM_9|         array|
|INTTTWiddleRAM_9_we0        |  out|    1|   ap_memory|                    INTTTWiddleRAM_9|         array|
|INTTTWiddleRAM_9_d0         |  out|   32|   ap_memory|                    INTTTWiddleRAM_9|         array|
|INTTTWiddleRAM_10_address0  |  out|    7|   ap_memory|                   INTTTWiddleRAM_10|         array|
|INTTTWiddleRAM_10_ce0       |  out|    1|   ap_memory|                   INTTTWiddleRAM_10|         array|
|INTTTWiddleRAM_10_we0       |  out|    1|   ap_memory|                   INTTTWiddleRAM_10|         array|
|INTTTWiddleRAM_10_d0        |  out|   32|   ap_memory|                   INTTTWiddleRAM_10|         array|
|INTTTWiddleRAM_11_address0  |  out|    7|   ap_memory|                   INTTTWiddleRAM_11|         array|
|INTTTWiddleRAM_11_ce0       |  out|    1|   ap_memory|                   INTTTWiddleRAM_11|         array|
|INTTTWiddleRAM_11_we0       |  out|    1|   ap_memory|                   INTTTWiddleRAM_11|         array|
|INTTTWiddleRAM_11_d0        |  out|   32|   ap_memory|                   INTTTWiddleRAM_11|         array|
|INTTTWiddleRAM_12_address0  |  out|    7|   ap_memory|                   INTTTWiddleRAM_12|         array|
|INTTTWiddleRAM_12_ce0       |  out|    1|   ap_memory|                   INTTTWiddleRAM_12|         array|
|INTTTWiddleRAM_12_we0       |  out|    1|   ap_memory|                   INTTTWiddleRAM_12|         array|
|INTTTWiddleRAM_12_d0        |  out|   32|   ap_memory|                   INTTTWiddleRAM_12|         array|
|INTTTWiddleRAM_13_address0  |  out|    7|   ap_memory|                   INTTTWiddleRAM_13|         array|
|INTTTWiddleRAM_13_ce0       |  out|    1|   ap_memory|                   INTTTWiddleRAM_13|         array|
|INTTTWiddleRAM_13_we0       |  out|    1|   ap_memory|                   INTTTWiddleRAM_13|         array|
|INTTTWiddleRAM_13_d0        |  out|   32|   ap_memory|                   INTTTWiddleRAM_13|         array|
|INTTTWiddleRAM_14_address0  |  out|    7|   ap_memory|                   INTTTWiddleRAM_14|         array|
|INTTTWiddleRAM_14_ce0       |  out|    1|   ap_memory|                   INTTTWiddleRAM_14|         array|
|INTTTWiddleRAM_14_we0       |  out|    1|   ap_memory|                   INTTTWiddleRAM_14|         array|
|INTTTWiddleRAM_14_d0        |  out|   32|   ap_memory|                   INTTTWiddleRAM_14|         array|
|INTTTWiddleRAM_15_address0  |  out|    7|   ap_memory|                   INTTTWiddleRAM_15|         array|
|INTTTWiddleRAM_15_ce0       |  out|    1|   ap_memory|                   INTTTWiddleRAM_15|         array|
|INTTTWiddleRAM_15_we0       |  out|    1|   ap_memory|                   INTTTWiddleRAM_15|         array|
|INTTTWiddleRAM_15_d0        |  out|   32|   ap_memory|                   INTTTWiddleRAM_15|         array|
|INTTTwiddleIn_address0      |  out|   11|   ap_memory|                       INTTTwiddleIn|         array|
|INTTTwiddleIn_ce0           |  out|    1|   ap_memory|                       INTTTwiddleIn|         array|
|INTTTwiddleIn_q0            |   in|   32|   ap_memory|                       INTTTwiddleIn|         array|
+----------------------------+-----+-----+------------+------------------------------------+--------------+

