#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Sep  3 22:28:35 2024
# Process ID: 13296
# Current directory: C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.runs/synth_1
# Command line: vivado.exe -log rvfpgabasys3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rvfpgabasys3.tcl
# Log file: C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.runs/synth_1/rvfpgabasys3.vds
# Journal file: C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.runs/synth_1\vivado.jou
# Running On        :Jaime
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :13th Gen Intel(R) Core(TM) i9-13900H
# CPU Frequency     :2995 MHz
# CPU Physical cores:14
# CPU Logical cores :20
# Host memory       :33954 MB
# Swap memory       :5368 MB
# Total Virtual     :39322 MB
# Available Virtual :28479 MB
#-----------------------------------------------------------
source rvfpgabasys3.tcl -notrace
Command: synth_design -top rvfpgabasys3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4500
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1382.770 ; gain = 448.457
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'Enables_Reg' is used before its declaration [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:217]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:220]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:221]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:222]
WARNING: [Synth 8-6901] identifier 'Digits_Reg' is used before its declaration [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/Peripherals/SystemController/veerwolf_syscon.sv:223]
ERROR: [Synth 8-2716] syntax error near 'packed' [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:1]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:2]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:3]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:4]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:5]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:6]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:7]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:8]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:9]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:10]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:11]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:12]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:13]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:14]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:15]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:16]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:17]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:18]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:19]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:20]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:21]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:22]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:23]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:24]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:25]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:26]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:27]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:28]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:29]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:30]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:31]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:32]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:33]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:34]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:35]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:36]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:37]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:38]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:39]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:40]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:41]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:42]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:43]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:44]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:45]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:46]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:47]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:48]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:49]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:50]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:51]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:52]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:53]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:54]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:55]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:56]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:57]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:58]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:59]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:60]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:61]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:62]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:63]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:64]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:65]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:66]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:67]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:68]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:69]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:70]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:71]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:72]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:73]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:74]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:75]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:76]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:77]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:78]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:79]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:80]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:81]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:82]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:83]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:84]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:85]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:86]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:87]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:88]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:89]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:90]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:91]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:92]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:93]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:94]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:95]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:96]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:97]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:98]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:99]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:100]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:101]
INFO: [Common 17-14] Message 'Synth 8-11145' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Synth 8-2716] syntax error near '}' [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh:174]
INFO: [Synth 8-9084] Verilog file 'C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_pdef.vh' ignored due to errors
INFO: [Synth 8-6157] synthesizing module 'rvfpgabasys3' [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/rvfpgabasys3.sv:25]
ERROR: [Synth 8-439] module 'clk_gen_basys3' not found [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/rvfpgabasys3.sv:47]
ERROR: [Synth 8-6156] failed synthesizing module 'rvfpgabasys3' [C:/Users/minde/Ambiente de Trabalho/Tese/Fault-Tolerant-Risc-V-Implementations/Minimal_RVfpga_EL2_Basys3/MinimalRVfpga/MinimalRVfpga.srcs/sources_1/imports/src/rvfpgabasys3.sv:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1516.590 ; gain = 582.277
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 105 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Sep  3 22:28:47 2024...
