<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd"><html>	<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">	<title>Vivado HLS Report Comparison</title></head>	<body>	<center><h1>Vivado HLS Report Comparison</h1></center><h2 style="background-color:#f7f7ff;">All Compared Solutions</h2>	<b style="padding-left:20px;">Step5_1_Improve_Area_array_partition:</b> xc7z020clg484-1<br>	<b style="padding-left:20px;">Step5_1_Improve_Area_array_reshape:</b> xc7z020clg484-1<br><h2 style="background-color:#f7f7ff;">Performance Estimates</h2><ul><li><b>Timing (ns)</b><br><br><ul><table border="1" " cellspacing="0"><th align="center" style="background-color:#CCECFF;">Clock</th><th align="center" style="background-color:#CCECFF;"></th><th align="center" style="background-color:#CCECFF;">Step5_1_Improve_Area_array_partition</th><th align="center" style="background-color:#CCECFF;">Step5_1_Improve_Area_array_reshape</th><tr><td align="null" style="background-color:#CCECFF;">ap_clk</td><td align="null" style="background-color:#CCECFF;">Target</td><td align="null" style="background-color:#CCECFF;">10.00</td><td align="null" style="background-color:#CCECFF;">10.00</td></tr><tr><td align="null" style="background-color:#CCECFF;"></td><td align="null" style="background-color:#CCECFF;">Estimated</td><td align="null" style="background-color:#CCECFF;">8.48</td><td align="null" style="background-color:#CCECFF;">8.48</td></tr></table></ul></li></ul><ul><li><b>Latency (clock cycles)</b><br><br><ul><table border="1" " cellspacing="0"><th align="center" style="background-color:#CCECFF;"></th><th align="center" style="background-color:#CCECFF;"></th><th align="center" style="background-color:#CCECFF;">Step5_1_Improve_Area_array_partition</th><th align="center" style="background-color:#CCECFF;">Step5_1_Improve_Area_array_reshape</th><tr><td align="null" style="background-color:#CCECFF;">Latency</td><td align="null" style="background-color:#CCECFF;">min</td><td align="null" style="background-color:#CCECFF;">127</td><td align="null" style="background-color:#CCECFF;">136</td></tr><tr><td align="null" style="background-color:#CCECFF;"></td><td align="null" style="background-color:#CCECFF;">max</td><td align="null" style="background-color:#CCECFF;">127</td><td align="null" style="background-color:#CCECFF;">136</td></tr><tr><td align="null" style="background-color:#CCECFF;">Interval</td><td align="null" style="background-color:#CCECFF;">min</td><td align="null" style="background-color:#CCECFF;">128</td><td align="null" style="background-color:#CCECFF;">137</td></tr><tr><td align="null" style="background-color:#CCECFF;"></td><td align="null" style="background-color:#CCECFF;">max</td><td align="null" style="background-color:#CCECFF;">128</td><td align="null" style="background-color:#CCECFF;">137</td></tr></table></ul></li></ul><h2 style="background-color:#f7f7ff;">Utilization Estimates</h2><table border="1" " cellspacing="0"><th align="center" style="background-color:#CCECFF;"></th><th align="center" style="background-color:#CCECFF;">Step5_1_Improve_Area_array_partition</th><th align="center" style="background-color:#CCECFF;">Step5_1_Improve_Area_array_reshape</th><tr><td align="null" style="background-color:#CCECFF;"> BRAM_18K</td><td align="null" style="background-color:#CCECFF;">6</td><td align="null" style="background-color:#CCECFF;">6</td></tr><tr><td align="null" style="background-color:#CCECFF;"> DSP48E</td><td align="null" style="background-color:#CCECFF;">38</td><td align="null" style="background-color:#CCECFF;">38</td></tr><tr><td align="null" style="background-color:#CCECFF;"> FF</td><td align="null" style="background-color:#CCECFF;">9116</td><td align="null" style="background-color:#CCECFF;">13352</td></tr><tr><td align="null" style="background-color:#CCECFF;"> LUT</td><td align="null" style="background-color:#CCECFF;">14308</td><td align="null" style="background-color:#CCECFF;">22079</td></tr></table><h2 style="background-color:#f7f7ff;">Resource Usage Implementation</h2><table border="1" " cellspacing="0"><th align="center" style="background-color:#CCECFF;"></th><th align="center" style="background-color:#CCECFF;">Step5_1_Improve_Area_array_partition</th><th align="center" style="background-color:#CCECFF;">Step5_1_Improve_Area_array_reshape</th><tr><td align="null" style="background-color:#CCECFF;">RTL</td><td align="null" style="background-color:#CCECFF;">verilog</td><td align="null" style="background-color:#CCECFF;">verilog</td></tr><tr><td align="null" style="background-color:#CCECFF;">SLICE</td><td align="center" style="background-color:#CCECFF;">-</td><td align="center" style="background-color:#CCECFF;">-</td></tr><tr><td align="null" style="background-color:#CCECFF;">LUT</td><td align="center" style="background-color:#CCECFF;">-</td><td align="center" style="background-color:#CCECFF;">-</td></tr><tr><td align="null" style="background-color:#CCECFF;">FF</td><td align="center" style="background-color:#CCECFF;">-</td><td align="center" style="background-color:#CCECFF;">-</td></tr><tr><td align="null" style="background-color:#CCECFF;">DSP</td><td align="center" style="background-color:#CCECFF;">-</td><td align="center" style="background-color:#CCECFF;">-</td></tr><tr><td align="null" style="background-color:#CCECFF;">SRL</td><td align="center" style="background-color:#CCECFF;">-</td><td align="center" style="background-color:#CCECFF;">-</td></tr><tr><td align="null" style="background-color:#CCECFF;">BRAM</td><td align="center" style="background-color:#CCECFF;">-</td><td align="center" style="background-color:#CCECFF;">-</td></tr></table>	<b style="padding-left:20px;"></b> Need to run vivado synthesis/implementation to populate the real data for "-"<br><h2 style="background-color:#f7f7ff;">Final Timing Implementation</h2><table border="1" " cellspacing="0"><th align="center" style="background-color:#CCECFF;"></th><th align="center" style="background-color:#CCECFF;">Step5_1_Improve_Area_array_partition</th><th align="center" style="background-color:#CCECFF;">Step5_1_Improve_Area_array_reshape</th><tr><td align="null" style="background-color:#CCECFF;">RTL</td><td align="null" style="background-color:#CCECFF;">verilog</td><td align="null" style="background-color:#CCECFF;">verilog</td></tr><tr><td align="null" style="background-color:#CCECFF;">CP required</td><td align="center" style="background-color:#CCECFF;">-</td><td align="center" style="background-color:#CCECFF;">-</td></tr><tr><td align="null" style="background-color:#CCECFF;">CP achieved post-synthesis</td><td align="center" style="background-color:#CCECFF;">-</td><td align="center" style="background-color:#CCECFF;">-</td></tr><tr><td align="null" style="background-color:#CCECFF;">CP achieved post-implemetation</td><td align="center" style="background-color:#CCECFF;">-</td><td align="center" style="background-color:#CCECFF;">-</td></tr></table>	<b style="padding-left:20px;"></b> Need to run vivado synthesis/implementation to populate the real data for "-"<br>	</body></html>