rm -rf UHDM-integration-tests/build
mkdir -p UHDM-integration-tests/build
(export TOP_FILE="UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv" TOP_MODULE="top" PARSER=yosys-plugin SURELOG_FLAGS="" && \
cd UHDM-integration-tests/build && UHDM-integration-tests/../image/bin/yosys -c UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/yosys_script.tcl)

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.29+42 (git sha1 43b807fe6, gcc 11.3.0-1ubuntu1~22.04 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9_exe' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9_ops' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `aigmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `alumacc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_eqn' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `assertpmux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `async2sync' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmvcp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `autoname' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `blackbox' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bmuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bugpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bwmuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `check' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chformal' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chtype' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean_zerowidth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clk2fflogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clkbufmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect_rpc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connwrappers' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_fixup' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_sop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `copy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cutpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `debug' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `delete' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `deminout' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `demuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `design' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffinit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflegalize' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflibmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffunmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dump' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `echo' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ecp5_gsr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `edgetypes' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `efinix_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_induct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_make' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_mark' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_purge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_remove' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_simple' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_status' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_struct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `expose' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_counter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_fa' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extractinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flatten' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flowmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fmcombine' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `formalff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `freduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_detect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_expand' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_export' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_info' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_recode' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fst2tb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `gatemate_foldinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `glift' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `greenpak4_dffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `help' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hierarchy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hilomap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `history' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_braminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_wrapcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `insbuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `iopadmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `log' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `logger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ls' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ltp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `lut2mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `maccmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bmux2rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bram' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_collect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_libmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_memx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_narrow' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_nordff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_unpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `mutate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxcover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `nlutmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `onehot' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_demorgan' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_expr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_ffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut_ins' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_feedback' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_priority' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_widen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_merge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_muxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `paramap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `peepopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `plugin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmux2shiftx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmuxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `portlist' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `prep' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `printattrs' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_arst' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dlatch' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_init' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_memwr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_prune' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rmdead' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `qbfsat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `qwp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_ilang' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_liberty' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `recover_names' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rename' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rmports' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scatter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scratchpad' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `script' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `select' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setattr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setundef' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `show' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shregmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sim' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `simplemap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splitcells' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splitnets' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sta' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `stat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `submod' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `supercover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_achronix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_anlogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_coolrunner2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_easic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ecp5' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_efinix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_fabulous' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gatemate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gowin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_greenpak4' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ice40' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel_alm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_machxo2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_nexus' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_quicklogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_sf2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_xilinx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synthprop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tcl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `techmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tee' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_abcloop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_autotb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_cell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_pmgen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `torder' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tribuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `uniquify' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verific' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defaults' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defines' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `viz' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wbflip' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wreduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_btor' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_cxxrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_edif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_file' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_firrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_ilang' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_intersynth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_simplecUsing Yosys read_systemverilog command
' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_smt2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_smv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_spice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_table' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_xaiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dffopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_srl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xprop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `zinit' -> skip.

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:1:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
design: (work@top)
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@mailbox::put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED)
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING)
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING)
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED)
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED)
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_function: (work@process::status)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::kill)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::await)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::suspend)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::resume)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv, line:1:1, endln:10:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_function: (work@top.test), line:4:1, endln:7:12
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv, line:1:1, endln:10:10
    |vpiName:test
    |vpiFullName:work@top.test
    |vpiVariables:
    \_logic_var: (work@top.test.data), line:5:15, endln:5:19
      |vpiParent:
      \_assign_stmt: , line:5:15, endln:5:24
      |vpiTypespec:
      \_logic_typespec: , line:5:3, endln:5:14
        |vpiRange:
        \_range: , line:5:9, endln:5:14
          |vpiParent:
          \_begin: (work@top.test)
          |vpiLeftRange:
          \_constant: , line:5:10, endln:5:11
            |vpiParent:
            \_range: , line:5:9, endln:5:14
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:5:12, endln:5:13
            |vpiParent:
            \_range: , line:5:9, endln:5:14
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiName:data
      |vpiFullName:work@top.test.data
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_logic_var: , line:4:20, endln:4:31
      |vpiTypespec:
      \_logic_typespec: , line:4:20, endln:4:31
        |vpiRange:
        \_range: , line:4:26, endln:4:31
          |vpiLeftRange:
          \_constant: , line:4:27, endln:4:28
            |vpiParent:
            \_range: , line:4:26, endln:4:31
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:4:29, endln:4:30
            |vpiParent:
            \_range: , line:4:26, endln:4:31
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv, line:1:1, endln:10:10
    |vpiIODecl:
    \_io_decl: (in), line:4:49, endln:4:51
      |vpiDirection:1
      |vpiName:in
      |vpiTypedef:
      \_logic_typespec: , line:4:37, endln:4:48
        |vpiRange:
        \_range: , line:4:43, endln:4:48
          |vpiLeftRange:
          \_constant: , line:4:44, endln:4:45
            |vpiParent:
            \_range: , line:4:43, endln:4:48
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:4:46, endln:4:47
            |vpiParent:
            \_range: , line:4:43, endln:4:48
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
    |vpiStmt:
    \_begin: (work@top.test)
      |vpiParent:
      \_function: (work@top.test), line:4:1, endln:7:12
      |vpiFullName:work@top.test
      |vpiVariables:
      \_logic_var: (work@top.test.data), line:5:15, endln:5:19
      |vpiStmt:
      \_assign_stmt: , line:5:15, endln:5:24
        |vpiParent:
        \_begin: (work@top.test)
        |vpiRhs:
        \_ref_obj: (work@top.test.in), line:5:22, endln:5:24
          |vpiParent:
          \_assign_stmt: , line:5:15, endln:5:24
          |vpiName:in
          |vpiFullName:work@top.test.in
          |vpiActual:
          \_io_decl: (in), line:4:49, endln:4:51
        |vpiLhs:
        \_logic_var: (work@top.test.data), line:5:15, endln:5:19
      |vpiStmt:
      \_return_stmt: , line:6:3, endln:6:9
        |vpiParent:
        \_begin: (work@top.test)
        |vpiCondition:
        \_ref_obj: (work@top.test.data), line:6:10, endln:6:14
          |vpiParent:
          \_return_stmt: , line:6:3, endln:6:9
          |vpiName:data
          |vpiFullName:work@top.test.data
          |vpiActual:
          \_logic_var: (work@top.test.data), line:5:15, endln:5:19
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv, line:1:1, endln:10:10
  |vpiNet:
  \_logic_net: (work@top.i), line:2:21, endln:2:22
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv, line:1:1, endln:10:10
    |vpiName:i
    |vpiFullName:work@top.i
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.o), line:3:22, endln:3:23
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv, line:1:1, endln:10:10
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiPort:
  \_port: (i), line:2:21, endln:2:22
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv, line:1:1, endln:10:10
    |vpiName:i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.i), line:2:21, endln:2:22
    |vpiTypedef:
    \_logic_typespec: , line:2:9, endln:2:20
      |vpiRange:
      \_range: , line:2:15, endln:2:20
        |vpiLeftRange:
        \_constant: , line:2:16, endln:2:17
          |vpiParent:
          \_range: , line:2:15, endln:2:20
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:18, endln:2:19
          |vpiParent:
          \_range: , line:2:15, endln:2:20
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (o), line:3:22, endln:3:23
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv, line:1:1, endln:10:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.o), line:3:22, endln:3:23
    |vpiTypedef:
    \_logic_typespec: , line:3:10, endln:3:21
      |vpiRange:
      \_range: , line:3:16, endln:3:21
        |vpiLeftRange:
        \_constant: , line:3:17, endln:3:18
          |vpiParent:
          \_range: , line:3:16, endln:3:21
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:19, endln:3:20
          |vpiParent:
          \_range: , line:3:16, endln:3:21
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:9:8, endln:9:19
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv, line:1:1, endln:10:10
    |vpiRhs:
    \_func_call: (test), line:9:12, endln:9:19
      |vpiParent:
      \_cont_assign: , line:9:8, endln:9:19
      |vpiArgument:
      \_ref_obj: (work@top.i), line:9:17, endln:9:18
        |vpiParent:
        \_func_call: (test), line:9:12, endln:9:19
        |vpiTypespec:
        \_logic_typespec: , line:4:37, endln:4:48
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_logic_net: (work@top.i), line:2:21, endln:2:22
      |vpiName:test
      |vpiFunction:
      \_function: (work@top.test), line:4:1, endln:7:12
    |vpiLhs:
    \_ref_obj: (work@top.o), line:9:8, endln:9:9
      |vpiParent:
      \_cont_assign: , line:9:8, endln:9:19
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:3:22, endln:3:23
|uhdmtopModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv, line:1:1, endln:10:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (work@top.test), line:4:1, endln:7:12
  |vpiNet:
  \_logic_net: (work@top.i), line:2:21, endln:2:22
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv, line:1:1, endln:10:10
    |vpiTypespec:
    \_logic_typespec: , line:2:9, endln:2:20
      |vpiRange:
      \_range: , line:2:15, endln:2:20
        |vpiLeftRange:
        \_constant: , line:2:16, endln:2:17
          |vpiParent:
          \_range: , line:2:15, endln:2:20
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:18, endln:2:19
          |vpiParent:
          \_range: , line:2:15, endln:2:20
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:i
    |vpiFullName:work@top.i
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.o), line:3:22, endln:3:23
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv, line:1:1, endln:10:10
    |vpiTypespec:
    \_logic_typespec: , line:3:10, endln:3:21
      |vpiRange:
      \_range: , line:3:16, endln:3:21
        |vpiLeftRange:
        \_constant: , line:3:17, endln:3:18
          |vpiParent:
          \_range: , line:3:16, endln:3:21
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:19, endln:3:20
          |vpiParent:
          \_range: , line:3:16, endln:3:21
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiTopModule:1
  |vpiPort:
  \_port: (i), line:2:21, endln:2:22
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv, line:1:1, endln:10:10
    |vpiName:i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.i), line:2:21, endln:2:22
      |vpiName:i
      |vpiFullName:work@top.i
      |vpiActual:
      \_logic_net: (work@top.i), line:2:21, endln:2:22
    |vpiTypedef:
    \_logic_typespec: , line:2:9, endln:2:20
      |vpiRange:
      \_range: , line:2:15, endln:2:20
        |vpiParent:
        \_port: (i), line:2:21, endln:2:22
        |vpiLeftRange:
        \_constant: , line:2:16, endln:2:17
          |vpiParent:
          \_range: , line:2:15, endln:2:20
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:18, endln:2:19
          |vpiParent:
          \_range: , line:2:15, endln:2:20
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiPort:
  \_port: (o), line:3:22, endln:3:23
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv, line:1:1, endln:10:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:3:22, endln:3:23
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:3:22, endln:3:23
    |vpiTypedef:
    \_logic_typespec: , line:3:10, endln:3:21
      |vpiRange:
      \_range: , line:3:16, endln:3:21
        |vpiParent:
        \_port: (o), line:3:22, endln:3:23
        |vpiLeftRange:
        \_constant: , line:3:17, endln:3:18
          |vpiParent:
          \_range: , line:3:16, endln:3:21
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:19, endln:3:20
          |vpiParent:
          \_range: , line:3:16, endln:3:21
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:9:8, endln:9:19
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'i' of type 'logic_net'
    Object 'o' of type 'logic_net'
  Object 'work@top' of type 'module_inst'
    Object 'i' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'o' of type 'port'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'i' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'o' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'test' of type 'function'
      Object '' of type 'logic_var'
        Object '' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object 'in' of type 'io_decl'
        Object '' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
      Object 'data' of type 'logic_var'
        Object '' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'begin'
        Object 'data' of type 'logic_var'
          Object '' of type 'logic_typespec'
            Object '' of type 'range'
              Object '' of type 'constant'
              Object '' of type 'constant'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object '' of type 'assign_stmt'
          Object 'data' of type 'logic_var'
            Object '' of type 'logic_typespec'
              Object '' of type 'range'
                Object '' of type 'constant'
                Object '' of type 'constant'
            Object '' of type 'range'
              Object '' of type 'constant'
              Object '' of type 'constant'
          Object 'in' of type 'ref_obj'
        Object '' of type 'return_stmt'
          Object 'data' of type 'ref_obj'
    Object '' of type 'cont_assign'
      Object 'o' of type 'ref_obj'
      Object 'test' of type 'func_call'
        Object 'i' of type 'ref_obj'
Generating RTLIL representation for module `\top'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:1.1-10.10> str='\top'
      AST_WIRE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:2.21-2.22> str='\i' input logic port=1 multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:2.15-2.20> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:3.22-3.23> str='\o' output logic port=2 multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:3.16-3.21> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_FUNCTION <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:4.1-7.12> str='\test'
        AST_WIRE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:4.20-4.31> str='\test' logic
          AST_RANGE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:4.26-4.31>
            AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
            AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
        AST_WIRE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:4.49-4.51> str='\in' input logic port=3 multirange=[ 0 3 ] multirange_swapped=[ 0 ]
          AST_RANGE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:4.43-4.48> basic_prep range=[2:0]
            AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
            AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_WIRE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.15-5.19> str='\data' logic
          AST_RANGE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.9-5.14>
            AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
            AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
        AST_BLOCK <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0>
          AST_BLOCK <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> str='$unnamed_block$0'
            AST_WIRE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.15-5.19> str='\data' logic
              AST_RANGE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.9-5.14>
                AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_ASSIGN_LE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.15-5.24>
              AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.15-5.19> str='\data' logic
              AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.22-5.24> str='\in'
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:6.3-6.9>
              AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> str='\test'
              AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:6.10-6.14> str='\data'
      AST_ASSIGN <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9.8-9.19>
        AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9.8-9.9> str='\o'
        AST_FCALL <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9.12-9.19> str='\test'
          AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9.17-9.18> str='\i'
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top(i, o);
      input [2:0] i;
      output [2:0] o;
      /** AST_FUNCTION **/
      assign o = /** AST_FCALL **/;
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:1.1-10.10> str='\top' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:2.21-2.22> str='\i' input logic basic_prep port=1 range=[2:0] multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:2.15-2.20> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:3.22-3.23> str='\o' output logic basic_prep port=2 range=[2:0] multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:3.16-3.21> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_FUNCTION <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:4.1-7.12> str='\test'
        AST_WIRE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:4.20-4.31> str='\test' logic
          AST_RANGE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:4.26-4.31>
            AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
            AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
        AST_WIRE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:4.49-4.51> str='\in' input logic port=3 multirange=[ 0 3 ] multirange_swapped=[ 0 ]
          AST_RANGE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:4.43-4.48> basic_prep range=[2:0]
            AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
            AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
        AST_WIRE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.15-5.19> str='\data' logic
          AST_RANGE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.9-5.14>
            AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
            AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
        AST_BLOCK <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0>
          AST_BLOCK <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> str='$unnamed_block$0'
            AST_WIRE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.15-5.19> str='\data' logic
              AST_RANGE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.9-5.14>
                AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
                AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
            AST_ASSIGN_LE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.15-5.24>
              AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.15-5.19> str='\data' logic
              AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.22-5.24> str='\in'
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:6.3-6.9>
              AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> str='\test'
              AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:6.10-6.14> str='\data'
      AST_ASSIGN <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9.8-9.19> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9.8-9.9> str='\o' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9.12-9.19> str='\test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$1.$result' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:4.20-4.31> str='\test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$1.$result' logic reg basic_prep range=[2:0]
        AST_RANGE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:4.26-4.31> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ALWAYS <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> basic_prep
        AST_BLOCK <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> basic_prep
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> str='\test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.in' basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9.17-9.18> str='\i' basic_prep
          AST_BLOCK <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> basic_prep
            AST_BLOCK <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> basic_prep
              AST_ASSIGN_LE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.15-5.24> basic_prep
                AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.15-5.19> str='\test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.$unnamed_block$0.data' logic basic_prep
                AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.22-5.24> str='\test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.in' basic_prep
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:6.3-6.9> basic_prep
                AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> str='\test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.$result' basic_prep
                AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:6.10-6.14> str='\test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.$unnamed_block$0.data' basic_prep
          AST_ASSIGN_EQ <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> str='\test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$1.$result' basic_prep
            AST_IDENTIFIER <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9.12-9.19> str='\test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.$result' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:4.20-4.31> str='\test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.$result' logic reg basic_prep range=[2:0]
        ATTR \nosync:
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:4.26-4.31> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:4.49-4.51> str='\test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.in' logic reg basic_prep range=[2:0] multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        ATTR \nosync:
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:4.43-4.48> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.15-5.19> str='\test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.data' logic reg basic_prep range=[2:0]
        ATTR \nosync:
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.9-5.14> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.15-5.19> str='\test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.$unnamed_block$0.data' logic reg basic_prep range=[2:0]
        AST_RANGE <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:5.9-5.14> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top(i, o);
      input [2:0] i;
      output [2:0] o;
      reg [2:0] \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$1.$result ;
      (* nosync = 1 *)
      reg [2:0] \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.$result ;
      (* nosync = 1 *)
      reg [2:0] \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.in ;
      (* nosync = 1 *)
      reg [2:0] \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.data ;
      reg [2:0] \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.$unnamed_block$0.data ;
      /** AST_FUNCTION **/
      assign o = \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$1.$result ;
      always @*
        begin
          \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.in  = i;
          begin
            \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.$unnamed_block$0.data  <= \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.in ;
            \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.$result  = \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.$unnamed_block$0.data ;
          end
          \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$1.$result  = \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.$result ;
        end
    endmodule
--- END OF AST DUMP ---

2. Executing Verilog backend.

2.1. Executing BMUXMAP pass.

2.2. Executing DEMUXMAP pass.
/* Generated by Yosys 0.29+42 (git sha1 43b807fe6, gcc 11.3.0-1ubuntu1~22.04 -fPIC -Os) */
Dumping module `\top'.
Warning: Module top contains unmapped RTLIL processes. RTLIL processes
can't always be mapped directly to Verilog always blocks. Unintended
changes in simulation behavior are possible! Use "proc" to convert
processes to logic networks and registers.

module top(i, o);
  reg \$auto$verilog_backend.cc:2097:dump_module$8  = 0;
  reg [2:0] _0_;
  reg [2:0] _1_;
  reg [2:0] _2_;
  reg [2:0] _3_;
  input [2:0] i;
  wire [2:0] i;
  output [2:0] o;
  wire [2:0] o;
  reg [2:0] \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$1.$result ;
  reg [2:0] \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.$result ;
  reg [2:0] \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.$unnamed_block$0.data ;
  wire [2:0] \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.data ;
  reg [2:0] \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.in ;
  always @* begin
    if (\$auto$verilog_backend.cc:2097:dump_module$8 ) begin end
    _3_ = i;
    _2_ = i;
    _1_ = \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.$unnamed_block$0.data ;
    _0_ = \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.$unnamed_block$0.data ;
  end
  always @* begin
      \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$1.$result  <= _0_;
      \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.$result  <= 3'hx;
      \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.in  <= 3'hx;
      \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$2.$unnamed_block$0.data  <= _2_;
  end
  assign o = \test$func$UHDM-integration-tests/tests/FunctionWireAssignmentOnDeclaration/top.sv:9$1.$result ;
endmodule

Warnings: 1 unique messages, 1 total

Yosys 0.29+42 (git sha1 43b807fe6, gcc 11.3.0-1ubuntu1~22.04 -fPIC -Os)

