{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624101769703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624101769703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 19 14:22:49 2021 " "Processing started: Sat Jun 19 14:22:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624101769703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624101769703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SaleTerminal -c SaleTerminal " "Command: quartus_map --read_settings_files=on --write_settings_files=off SaleTerminal -c SaleTerminal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624101769703 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624101770271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonmanager.v 1 1 " "Found 1 design units, including 1 entities, in source file buttonmanager.v" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonManager " "Found entity 1: ButtonManager" {  } { { "ButtonManager.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ButtonManager.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624101778261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624101778261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder8x3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file encoder8x3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 encoder8x3 " "Found entity 1: encoder8x3" {  } { { "encoder8x3.bdf" "" { Schematic "D:/EE/EE314/Project/QuartusProjectFiles/encoder8x3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624101778262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624101778262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder16x4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file encoder16x4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Encoder16x4 " "Found entity 1: Encoder16x4" {  } { { "Encoder16x4.bdf" "" { Schematic "D:/EE/EE314/Project/QuartusProjectFiles/Encoder16x4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624101778263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624101778263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodecontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file barcodecontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 BarcodeController " "Found entity 1: BarcodeController" {  } { { "BarcodeController.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/BarcodeController.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624101778264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624101778264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_PLL " "Found entity 1: VGA_PLL" {  } { { "VGA_PLL.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624101778265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624101778265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll/vga_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll/vga_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_PLL_0002 " "Found entity 1: VGA_PLL_0002" {  } { { "VGA_PLL/VGA_PLL_0002.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_PLL/VGA_PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624101778266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624101778266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saleterminal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file saleterminal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SaleTerminal " "Found entity 1: SaleTerminal" {  } { { "SaleTerminal.bdf" "" { Schematic "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624101778267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624101778267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7.v 1 1 " "Found 1 design units, including 1 entities, in source file segment7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Segment7 " "Found entity 1: Segment7" {  } { { "Segment7.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/Segment7.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624101778269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624101778269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagerom.v 1 1 " "Found 1 design units, including 1 entities, in source file imagerom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImageROM " "Found entity 1: ImageROM" {  } { { "ImageROM.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624101778270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624101778270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_HS vga_HS HVSync_Generator.v(32) " "Verilog HDL Declaration information at HVSync_Generator.v(32): object \"VGA_HS\" differs only in case from object \"vga_HS\" in the same scope" {  } { { "HVSync_Generator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/HVSync_Generator.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624101778271 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_VS vga_VS HVSync_Generator.v(33) " "Verilog HDL Declaration information at HVSync_Generator.v(33): object \"VGA_VS\" differs only in case from object \"vga_VS\" in the same scope" {  } { { "HVSync_Generator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/HVSync_Generator.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624101778271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hvsync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hvsync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 HVSync_Generator " "Found entity 1: HVSync_Generator" {  } { { "HVSync_Generator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/HVSync_Generator.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624101778272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624101778272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624101778273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624101778273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodeshiftregister.v 1 1 " "Found 1 design units, including 1 entities, in source file barcodeshiftregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 BarcodeShiftRegister " "Found entity 1: BarcodeShiftRegister" {  } { { "BarcodeShiftRegister.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/BarcodeShiftRegister.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624101778274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624101778274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagelocator.v 1 1 " "Found 1 design units, including 1 entities, in source file imagelocator.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImageLocator " "Found entity 1: ImageLocator" {  } { { "ImageLocator.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ImageLocator.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624101778276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624101778276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttondebouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file buttondebouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonDebouncer " "Found entity 1: ButtonDebouncer" {  } { { "ButtonDebouncer.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ButtonDebouncer.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624101778278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624101778278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonlevelpulseconverter.v 1 1 " "Found 1 design units, including 1 entities, in source file buttonlevelpulseconverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonLevelPulseConverter " "Found entity 1: ButtonLevelPulseConverter" {  } { { "ButtonLevelPulseConverter.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ButtonLevelPulseConverter.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624101778279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624101778279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttoncontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file buttoncontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonController " "Found entity 1: ButtonController" {  } { { "ButtonController.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/ButtonController.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624101778280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624101778280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchdebouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file switchdebouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 SwitchDebouncer " "Found entity 1: SwitchDebouncer" {  } { { "SwitchDebouncer.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/SwitchDebouncer.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624101778281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624101778281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcode2productid.v 1 1 " "Found 1 design units, including 1 entities, in source file barcode2productid.v" { { "Info" "ISGN_ENTITY_NAME" "1 Barcode2ProductID " "Found entity 1: Barcode2ProductID" {  } { { "Barcode2ProductID.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/Barcode2ProductID.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624101778282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624101778282 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Direction2ProductID.v(36) " "Verilog HDL information at Direction2ProductID.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "Direction2ProductID.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/Direction2ProductID.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1624101778283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "direction2productid.v 1 1 " "Found 1 design units, including 1 entities, in source file direction2productid.v" { { "Info" "ISGN_ENTITY_NAME" "1 Direction2ProductID " "Found entity 1: Direction2ProductID" {  } { { "Direction2ProductID.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/Direction2ProductID.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624101778283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624101778283 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "StateMachine.v(162) " "Verilog HDL information at StateMachine.v(162): always construct contains both blocking and non-blocking assignments" {  } { { "StateMachine.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v" 162 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1624101778285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "StateMachine.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/StateMachine.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624101778285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624101778285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hovercontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file hovercontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 HoverController " "Found entity 1: HoverController" {  } { { "HoverController.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/HoverController.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624101778286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624101778286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4x16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder4x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder4x16 " "Found entity 1: Decoder4x16" {  } { { "Decoder4x16.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/Decoder4x16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624101778287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624101778287 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "VGA_B VGA_Controller.v(120) " "Verilog HDL Procedural Assignment error at VGA_Controller.v(120): object \"VGA_B\" on left-hand side of assignment must have a variable data type" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 120 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1624101778289 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "VGA_G VGA_Controller.v(120) " "Verilog HDL Procedural Assignment error at VGA_Controller.v(120): object \"VGA_G\" on left-hand side of assignment must have a variable data type" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 120 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1624101778289 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "VGA_R VGA_Controller.v(120) " "Verilog HDL Procedural Assignment error at VGA_Controller.v(120): object \"VGA_R\" on left-hand side of assignment must have a variable data type" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 120 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1624101778289 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "VGA_B VGA_Controller.v(122) " "Verilog HDL Procedural Assignment error at VGA_Controller.v(122): object \"VGA_B\" on left-hand side of assignment must have a variable data type" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 122 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1624101778289 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "VGA_G VGA_Controller.v(122) " "Verilog HDL Procedural Assignment error at VGA_Controller.v(122): object \"VGA_G\" on left-hand side of assignment must have a variable data type" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 122 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1624101778289 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "VGA_R VGA_Controller.v(122) " "Verilog HDL Procedural Assignment error at VGA_Controller.v(122): object \"VGA_R\" on left-hand side of assignment must have a variable data type" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 122 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1624101778289 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "VGA_B VGA_Controller.v(124) " "Verilog HDL Procedural Assignment error at VGA_Controller.v(124): object \"VGA_B\" on left-hand side of assignment must have a variable data type" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 124 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1624101778289 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "VGA_G VGA_Controller.v(124) " "Verilog HDL Procedural Assignment error at VGA_Controller.v(124): object \"VGA_G\" on left-hand side of assignment must have a variable data type" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 124 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1624101778289 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "VGA_R VGA_Controller.v(124) " "Verilog HDL Procedural Assignment error at VGA_Controller.v(124): object \"VGA_R\" on left-hand side of assignment must have a variable data type" {  } { { "VGA_Controller.v" "" { Text "D:/EE/EE314/Project/QuartusProjectFiles/VGA_Controller.v" 124 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1624101778289 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.map.smsg " "Generated suppressed messages file D:/EE/EE314/Project/QuartusProjectFiles/SaleTerminal.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624101778323 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624101778457 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 19 14:22:58 2021 " "Processing ended: Sat Jun 19 14:22:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624101778457 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624101778457 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624101778457 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624101778457 ""}
