{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701980885667 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701980885682 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 15:28:05 2023 " "Processing started: Thu Dec 07 15:28:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701980885682 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701980885682 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SpaceInvaders -c SpaceInvaders " "Command: quartus_sta SpaceInvaders -c SpaceInvaders" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701980885682 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1701980885865 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1701980886050 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701980886050 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701980886096 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701980886096 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SpaceInvaders.sdc " "Synopsys Design Constraints File file not found: 'SpaceInvaders.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1701980886517 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701980886517 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clks_converter:clocks\|update clks_converter:clocks\|update " "create_clock -period 1.000 -name clks_converter:clocks\|update clks_converter:clocks\|update" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701980886521 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_clk FPGA_clk " "create_clock -period 1.000 -name FPGA_clk FPGA_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701980886521 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clks_converter:clocks\|clk clks_converter:clocks\|clk " "create_clock -period 1.000 -name clks_converter:clocks\|clk clks_converter:clocks\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701980886521 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701980886521 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701980886529 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701980886530 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1701980886531 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1701980886541 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1701980886596 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701980886596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.133 " "Worst-case setup slack is -6.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980886599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980886599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.133            -606.507 clks_converter:clocks\|clk  " "   -6.133            -606.507 clks_converter:clocks\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980886599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.666            -410.339 clks_converter:clocks\|update  " "   -5.666            -410.339 clks_converter:clocks\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980886599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.829             -43.827 FPGA_clk  " "   -3.829             -43.827 FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980886599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701980886599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.386 " "Worst-case hold slack is 0.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980886612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980886612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 clks_converter:clocks\|update  " "    0.386               0.000 clks_converter:clocks\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980886612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 FPGA_clk  " "    0.390               0.000 FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980886612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.673               0.000 clks_converter:clocks\|clk  " "    0.673               0.000 clks_converter:clocks\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980886612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701980886612 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701980886616 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701980886619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980886622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980886622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.125 FPGA_clk  " "   -3.000             -35.125 FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980886622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -173.475 clks_converter:clocks\|clk  " "   -1.285            -173.475 clks_converter:clocks\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980886622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -127.215 clks_converter:clocks\|update  " "   -1.285            -127.215 clks_converter:clocks\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980886622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701980886622 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1701980886705 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701980886723 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701980887080 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701980887168 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1701980887195 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701980887195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.437 " "Worst-case setup slack is -5.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980887200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980887200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.437            -542.100 clks_converter:clocks\|clk  " "   -5.437            -542.100 clks_converter:clocks\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980887200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.157            -368.063 clks_converter:clocks\|update  " "   -5.157            -368.063 clks_converter:clocks\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980887200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.442             -37.503 FPGA_clk  " "   -3.442             -37.503 FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980887200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701980887200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.338 " "Worst-case hold slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980887214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980887214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 clks_converter:clocks\|update  " "    0.338               0.000 clks_converter:clocks\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980887214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 FPGA_clk  " "    0.348               0.000 FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980887214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 clks_converter:clocks\|clk  " "    0.613               0.000 clks_converter:clocks\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980887214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701980887214 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701980887220 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701980887225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980887230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980887230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.125 FPGA_clk  " "   -3.000             -35.125 FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980887230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -173.475 clks_converter:clocks\|clk  " "   -1.285            -173.475 clks_converter:clocks\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980887230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -127.215 clks_converter:clocks\|update  " "   -1.285            -127.215 clks_converter:clocks\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980887230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701980887230 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1701980887322 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701980887411 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1701980887420 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701980887420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.640 " "Worst-case setup slack is -2.640" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980887429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980887429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.640            -245.170 clks_converter:clocks\|clk  " "   -2.640            -245.170 clks_converter:clocks\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980887429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.393            -154.810 clks_converter:clocks\|update  " "   -2.393            -154.810 clks_converter:clocks\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980887429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.386              -9.878 FPGA_clk  " "   -1.386              -9.878 FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980887429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701980887429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.173 " "Worst-case hold slack is 0.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980887443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980887443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 clks_converter:clocks\|update  " "    0.173               0.000 clks_converter:clocks\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980887443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 FPGA_clk  " "    0.180               0.000 FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980887443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 clks_converter:clocks\|clk  " "    0.309               0.000 clks_converter:clocks\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980887443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701980887443 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701980887450 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701980887458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980887464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980887464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -29.576 FPGA_clk  " "   -3.000             -29.576 FPGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980887464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -135.000 clks_converter:clocks\|clk  " "   -1.000            -135.000 clks_converter:clocks\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980887464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -99.000 clks_converter:clocks\|update  " "   -1.000             -99.000 clks_converter:clocks\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701980887464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701980887464 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701980887884 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701980887885 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701980887974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 07 15:28:07 2023 " "Processing ended: Thu Dec 07 15:28:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701980887974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701980887974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701980887974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701980887974 ""}
