m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/daneshvar/Desktop/CA2
valu
Z0 !s110 1608384073
!i10b 1
!s100 CVjX85SUfWY7Io1bQU2eC2
I>M4XdYLXAWb>_UHAl@fmZ3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle
w1608355786
8/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/alu.v
F/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/alu.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1608384073.000000
!s107 /home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/alu.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/alu.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
valu_controller
R0
!i10b 1
!s100 14>H^UV;A<eNmJRMngdBP0
I4z>kDdeB]eWNX;oA<Um7a0
R1
R2
w1608376760
8/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/alu_controller.v
F/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/alu_controller.v
L0 1
R3
r1
!s85 0
31
R4
!s107 /home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/alu_controller.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/alu_controller.v|
!i113 1
R5
R6
vcontroller
R0
!i10b 1
!s100 QSA]E[7N:?8c::@hSEdRz0
I?:H>:iFGh@6h@lQ_fT0@H0
R1
R2
w1608384071
8/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/controller.v
F/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/controller.v
L0 30
R3
r1
!s85 0
31
R4
!s107 /home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/controller.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/controller.v|
!i113 1
R5
R6
vdatapath
Z7 !s110 1608384074
!i10b 1
!s100 CdgL3kUPi2dXk2U^cnkWF2
IC2OW@XQ_go?Pnjl6EL^G;1
R1
R2
w1608383173
8/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/datapath.v
F/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/datapath.v
L0 1
R3
r1
!s85 0
31
R4
!s107 /home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/datapath.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/datapath.v|
!i113 1
R5
R6
vmemory
R7
!i10b 1
!s100 <:66Lj4hE5bEV9D0G<GkQ0
IY50]IINDRS4KBTJX9`Gc00
R1
R2
w1608382614
8/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/memory.v
F/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/memory.v
L0 2
R3
r1
!s85 0
31
Z8 !s108 1608384074.000000
!s107 /home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/memory.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/memory.v|
!i113 1
R5
R6
vmips_multi_cycle
R7
!i10b 1
!s100 KGT4M;UjcYABzBT;zZ^lI2
IUJ>hfOKYnTolEmfBVo]Lb2
R1
R2
w1608383245
8/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/mips_multi_cycle.v
F/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/mips_multi_cycle.v
L0 1
R3
r1
!s85 0
31
R8
!s107 /home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/mips_multi_cycle.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/mips_multi_cycle.v|
!i113 1
R5
R6
vmips_tb
R7
!i10b 1
!s100 MMIa`JPJ`?5V1Ym0?9C9O1
IVAA<Fc@X[>_f5XHDQF@;?1
R1
R2
w1608382286
8/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/mips_tb.v
F/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/mips_tb.v
L0 2
R3
r1
!s85 0
31
R8
!s107 /home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/mips_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/mips_tb.v|
!i113 1
R5
R6
vmux2to1_32b
R7
!i10b 1
!s100 zPEbJ[DSj?TlTEXDTN1g]3
I>f5K;5feLQZGXz=BI;Ig72
R1
R2
w1607382511
8/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/mux2to1_32b.v
F/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/mux2to1_32b.v
L0 1
R3
r1
!s85 0
31
R8
!s107 /home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/mux2to1_32b.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/mux2to1_32b.v|
!i113 1
R5
R6
vmux2to1_5b
R7
!i10b 1
!s100 z4@99RVokHjF8F6_7SRPF3
II3;mj[iLLNPP?QBG^F_ZZ2
R1
R2
w1608361971
8/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/mux2to1_5b.v
F/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/mux2to1_5b.v
L0 1
R3
r1
!s85 0
31
R8
!s107 /home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/mux2to1_5b.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/mux2to1_5b.v|
!i113 1
R5
R6
vmux3to1_5b
R7
!i10b 1
!s100 OhR0c0B@94TI5[?G<z4?Z3
ITA@DR[aiGmZ42aEg[eeL<2
R1
R2
w1607382515
8/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/mux3to1_5b.v
F/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/mux3to1_5b.v
L0 1
R3
r1
!s85 0
31
R8
!s107 /home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/mux3to1_5b.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/mux3to1_5b.v|
!i113 1
R5
R6
vmux4to1_32b
R7
!i10b 1
!s100 7MfA@N[6jcYK1T1B1LXBK3
IN[b@XFBKOCPgFI811agLC3
R1
R2
w1608383267
8/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/mux4to1_32b.v
F/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/mux4to1_32b.v
L0 2
R3
r1
!s85 0
31
R8
!s107 /home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/mux4to1_32b.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/mux4to1_32b.v|
!i113 1
R5
R6
vreg_32b
R7
!i10b 1
!s100 @K14fENHcB7zKgJ]aPVEc2
IIQmh=WKV4RfmR8DTlVL]d1
R1
R2
w1608360412
8/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/reg_32b.v
F/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/reg_32b.v
L0 1
R3
r1
!s85 0
31
R8
!s107 /home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/reg_32b.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/reg_32b.v|
!i113 1
R5
R6
vreg_file
R7
!i10b 1
!s100 HQem24k?e3QnhA<_:VfZi3
I;;f2L07XkV`ONIZSAUU_21
R1
R2
w1608355769
8/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/reg_file.v
F/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/reg_file.v
L0 1
R3
r1
!s85 0
31
R8
!s107 /home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/reg_file.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/reg_file.v|
!i113 1
R5
R6
vshl2_26b
R7
!i10b 1
!s100 5_^jDlE<W?fOg=5n=mnP53
IS<H:GI_e5daT9EHLVAWP_2
R1
R2
w1608362877
8/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/shl2_26b.v
F/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/shl2_26b.v
L0 1
R3
r1
!s85 0
31
R8
!s107 /home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/shl2_26b.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/shl2_26b.v|
!i113 1
R5
R6
vshl2_32b
R7
!i10b 1
!s100 Vd^TPi`efBe:<L3zfSdng3
IBQAIhhhWVLkL=o:W1YFA51
R1
R2
w1608362810
8/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/shl2_32b.v
F/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/shl2_32b.v
L0 1
R3
r1
!s85 0
31
R8
!s107 /home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/shl2_32b.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/shl2_32b.v|
!i113 1
R5
R6
vsign_ext
R7
!i10b 1
!s100 Co;>B>RBIc8eMKYF0i1622
I?Umea7c=d7A1k;EkeKU<a0
R1
R2
w1607382566
8/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/sign_ext.v
F/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/sign_ext.v
L0 1
R3
r1
!s85 0
31
R8
!s107 /home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/sign_ext.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/daneshvar/Desktop/Computer Architecture/MIPS-MultiCycle/sign_ext.v|
!i113 1
R5
R6
