$date
	Sun Oct 23 03:17:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#268854
b100 &
b100 %
1$
b100 !
1"
#268855
0"
#268858
b10 &
b10 %
#268862
b1 &
1#
b1 %
#268866
b0 &
b0 %
0#
0$
#1262047
b11110 !
1"
#1262050
b11110 &
b11110 %
1$
#1262051
0"
#1262054
b1111 &
b1111 %
#1262058
b101110 &
b101110 %
#1262062
b10111 &
b10111 %
#1262066
b1000110 &
b1000110 %
#1262070
b100011 &
b100011 %
#1262074
b1101010 &
b1101010 %
#1262078
b110101 &
b110101 %
#1262082
b10100000 &
b10100000 %
#1262086
b1010000 &
b1010000 %
#1262090
b101000 &
b101000 %
#1262094
b10100 &
b10100 %
#1262098
b1010 &
b1010 %
#1262102
b101 &
b101 %
#1262106
b10000 &
b10000 %
#1262110
b1000 &
b1000 %
#1262114
b100 &
b100 %
#1262118
b10 &
b10 %
#1262122
b1 &
b1 %
1#
#1262126
b0 &
0#
b0 %
0$
#2286317
b11010 !
1"
#2286318
b11010 &
b11010 %
1$
#2286319
0"
#2286322
b1101 &
b1101 %
#2286326
b101000 &
b101000 %
#2286330
b10100 &
b10100 %
#2286334
b1010 &
b1010 %
#2286338
b101 &
b101 %
#2286342
b10000 &
b10000 %
#2286346
b1000 &
b1000 %
#2286350
b100 &
b100 %
#2286354
b10 &
b10 %
#2286358
b1 &
1#
b1 %
#2286362
b0 &
b0 %
0#
0$
#4500012
