#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:48:31 MST 2014
# IP Build 1071914 on Wed Nov 19 05:30:59 MST 2014
# Start of session at: Thu Jul 28 19:03:07 2016
# Process ID: 23589
# Log file: /home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1/SDRelease/_sds/p0/ipi/vivado.log
# Journal file: /home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1/SDRelease/_sds/p0/ipi/vivado.jou
#-----------------------------------------------------------
source /home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1/SDRelease/_sds/p0/ipi/top.ipi.tcl
# puts "Running ipi tcl"
Running ipi tcl
# open_project /home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1/SDRelease/_sds/p0/ipi/zed.xpr
INFO: [Project 1-313] Project file moved from '/wrk/hdstaff/jece/work1/XIDANE_DEV/src/products/xidane/platforms/zed/vivado' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/ip'.
# set_param cg.skipHiddenCheck true
# set_property ip_repo_paths {/home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1/SDRelease/_sds/iprepo/repo /opt/Xilinx/SDSoC/2014.4/data/ip/xilinx} [current_fileset]
# set_param bd.skipSupportedIPCheck true
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1/SDRelease/_sds/iprepo/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/SDSoC/2014.4/data/ip/xilinx'.
# close_project
# open_project /home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1/SDRelease/_sds/p0/ipi/zed.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1/SDRelease/_sds/iprepo/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/SDSoC/2014.4/data/ip/xilinx'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/ip'.
# set_param bd.get_bd_obj.warning_on_empty_result true
# set_param bd.propagate.allow_set_readonly_param true
# source top.bd.tcl
## set diagram_name top
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_3
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - ps7
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat
Successfully read diagram <zed> from BD file </home/trungnguyen/SDSoC/tutorial/tut_workspace/lab1/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/zed.bd>
## set diagram_handle [open_bd_design [get_files *.bd]]
## current_bd_design $diagram_name
## set ps7 [get_bd_cell /ps7]
## set_property -dict [ list \
##   CONFIG.PCW_USE_M_AXI_GP0 1 \
##   CONFIG.PCW_USE_S_AXI_ACP 1 \
##   CONFIG.PCW_USE_DEFAULT_ACP_USER_VAL 1 \
##   CONFIG.PCW_USE_FABRIC_INTERRUPT 1 \
##   CONFIG.PCW_IRQ_F2P_INTR 1 \
##   ] $ps7
## set xlconcat [get_bd_cell /xlconcat]
## set_property -dict [ list \
##   CONFIG.NUM_PORTS 4 \
##   ] $xlconcat
## set datamover_0 [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 datamover_0]
## set_property -dict [ list \
##   CONFIG.C_DLYTMR_RESOLUTION {1250} \
##   CONFIG.C_SG_LENGTH_WIDTH {23} \
##   CONFIG.C_INCLUDE_SG {0} \
##   CONFIG.C_INCLUDE_MM2S {1} \
##   CONFIG.C_INCLUDE_S2MM {0} \
##   CONFIG.C_INCLUDE_MM2S_SF {1} \
##   CONFIG.C_INCLUDE_MM2S_DRE {1} \
##   CONFIG.C_MM2S_BURST_SIZE {64} \
##   CONFIG.C_M_AXI_MM2S_DATA_WIDTH {64} \
##   CONFIG.C_M_AXIS_MM2S_TDATA_WIDTH {64} \
##   ] $datamover_0
## set datamover_1 [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 datamover_1]
## set_property -dict [ list \
##   CONFIG.C_DLYTMR_RESOLUTION {1250} \
##   CONFIG.C_SG_LENGTH_WIDTH {23} \
##   CONFIG.C_INCLUDE_SG {0} \
##   CONFIG.C_INCLUDE_MM2S {1} \
##   CONFIG.C_INCLUDE_S2MM {0} \
##   CONFIG.C_INCLUDE_MM2S_SF {1} \
##   CONFIG.C_INCLUDE_MM2S_DRE {1} \
##   CONFIG.C_MM2S_BURST_SIZE {64} \
##   CONFIG.C_M_AXI_MM2S_DATA_WIDTH {64} \
##   CONFIG.C_M_AXIS_MM2S_TDATA_WIDTH {64} \
##   ] $datamover_1
## set datamover_2 [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 datamover_2]
## set_property -dict [ list \
##   CONFIG.C_DLYTMR_RESOLUTION {1250} \
##   CONFIG.C_SG_LENGTH_WIDTH {23} \
##   CONFIG.C_INCLUDE_SG {0} \
##   CONFIG.C_INCLUDE_MM2S {1} \
##   CONFIG.C_INCLUDE_S2MM {0} \
##   CONFIG.C_INCLUDE_MM2S_SF {1} \
##   CONFIG.C_INCLUDE_MM2S_DRE {1} \
##   CONFIG.C_MM2S_BURST_SIZE {64} \
##   CONFIG.C_M_AXI_MM2S_DATA_WIDTH {64} \
##   CONFIG.C_M_AXIS_MM2S_TDATA_WIDTH {64} \
##   ] $datamover_2
## set datamover_3 [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 datamover_3]
## set_property -dict [ list \
##   CONFIG.C_DLYTMR_RESOLUTION {1250} \
##   CONFIG.C_SG_LENGTH_WIDTH {23} \
##   CONFIG.C_INCLUDE_SG {0} \
##   CONFIG.C_INCLUDE_MM2S {0} \
##   CONFIG.C_INCLUDE_S2MM {1} \
##   CONFIG.C_INCLUDE_S2MM_SF {1} \
##   CONFIG.C_INCLUDE_S2MM_DRE {1} \
##   CONFIG.C_S2MM_BURST_SIZE {64} \
##   CONFIG.C_M_AXI_S2MM_DATA_WIDTH {64} \
##   CONFIG.C_S_AXIS_S2MM_TDATA_WIDTH {64} \
##   ] $datamover_3
## set madd_0 [create_bd_cell -type ip -vlnv xilinx.com:hls:madd:1.0 madd_0]
## set mmult_0 [create_bd_cell -type ip -vlnv xilinx.com:hls:mmult:1.0 mmult_0]
## set madd_0_if [create_bd_cell -type ip -vlnv xilinx.com:ip:axis_accelerator_adapter:2.1 madd_0_if]
## set_property -dict [ list \
##   CONFIG.C_AP_IARG_0_WIDTH {32} \
##   CONFIG.C_AP_IARG_0_TYPE {0} \
##   CONFIG.C_AP_IARG_0_DWIDTH {32} \
##   CONFIG.C_AP_IARG_0_DIM_1 {1024} \
##   CONFIG.C_AP_IARG_0_MB_DEPTH {1} \
##   CONFIG.C_AP_IARG_1_WIDTH {32} \
##   CONFIG.C_AP_IARG_1_TYPE {0} \
##   CONFIG.C_AP_IARG_1_DWIDTH {32} \
##   CONFIG.C_AP_IARG_1_DIM_1 {1024} \
##   CONFIG.C_AP_IARG_1_MB_DEPTH {1} \
##   CONFIG.C_AP_OARG_0_WIDTH {32} \
##   CONFIG.C_AP_OARG_0_TYPE {0} \
##   CONFIG.C_AP_OARG_0_DWIDTH {32} \
##   CONFIG.C_AP_OARG_0_DIM_1 {1024} \
##   CONFIG.C_AP_OARG_0_MB_DEPTH {1} \
##   CONFIG.C_N_OUTPUT_ARGS {1} \
##   CONFIG.C_N_INPUT_ARGS {2} \
##   CONFIG.C_M_AXIS_HAS_TKEEP {1} \
##   CONFIG.C_M_AXIS_HAS_TSTRB {1} \
##   CONFIG.C_M_AXIS_TDATA_WIDTH {64} \
##   CONFIG.C_S_AXIS_TDATA_WIDTH {64} \
##   ] $madd_0_if
