// Seed: 552871531
module module_0 ();
  always @(id_1) if (1'b0) $display(id_1, (1));
  assign id_1 = 1;
  uwire id_2;
  logic [7:0][1] id_3;
  assign id_1 = 1;
  wire id_4;
  always id_1 = id_4;
  id_5(
      id_1 - 1, 1
  );
  if (id_2) begin
    begin
      assign id_2 = 1;
    end
  end
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1
);
  wire id_4;
  wire id_5;
  assign id_4 = id_3;
  wire id_6;
  wire id_7;
  wire id_8;
  assign id_6 = id_6;
  module_0();
  wire id_9;
  wire id_10;
endmodule
