Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jul 12 21:58:59 2021
| Host         : DESKTOP-RE08DTS running 64-bit major release  (build 9200)
| Command      : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
| Design       : system_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 412
+-----------+----------+----------------------------------------------------+------------+
| Rule      | Severity | Description                                        | Violations |
+-----------+----------+----------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain    | 1          |
| TIMING-4  | Warning  | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-16 | Warning  | Large setup violation                              | 409        |
| TIMING-27 | Warning  | Invalid primary clock on hierarchical pin          | 1          |
+-----------+----------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/SketchIP_1080p_0/inst/OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X105Y37 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell system_i/SketchIP_1080p_0/inst/OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-4#1 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock system_i/clk_wiz_0/inst/clk_in1 is defined downstream of clock clk_fpga_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.013 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_1856_1919_0_2/RAMB/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.024 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_384_447_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.024 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r3_1664_1727_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1536_1599_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.046 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_512_575_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.052 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_1728_1791_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.056 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r3_896_959_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.058 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r3_1472_1535_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.063 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_640_703_0_2/RAMB/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.066 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r3_1408_1471_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.069 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r3_960_1023_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.072 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1792_1855_0_2/RAMB/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.072 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r3_1344_1407_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.076 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_1792_1855_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.081 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1856_1919_0_2/RAMB/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.085 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_576_639_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.085 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_64_127_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.086 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_1792_1855_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.091 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_64_127_0_2/RAMB/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.094 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r3_1664_1727_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.098 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_704_767_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.116 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r3_1280_1343_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.127 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r3_1600_1663_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.139 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_640_703_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.140 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_128_191_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.174 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_1024_1087_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.174 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r3_768_831_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.193 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r3_1408_1471_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.200 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_1664_1727_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.203 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_448_511_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.206 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_1600_1663_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.207 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1856_1919_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.226 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_1728_1791_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.228 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_256_319_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.229 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1344_1407_0_2/RAMB/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.236 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1280_1343_0_2/RAMB/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.236 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r3_960_1023_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.239 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_896_959_0_2/RAMB/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.242 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r3_1792_1855_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.248 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1664_1727_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.252 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB2/line_reg_r2_1664_1727_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.278 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_384_447_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.281 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_704_767_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.312 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_576_639_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.323 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r3_960_1023_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.330 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_1792_1855_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.339 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_576_639_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.339 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_64_127_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.340 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_1792_1855_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.350 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r3_576_639_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.352 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_832_895_0_2/RAMB/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.352 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_704_767_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.359 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_1856_1919_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.365 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_1600_1663_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.369 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1728_1791_0_2/RAMB/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.370 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r3_1280_1343_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.381 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r3_1600_1663_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.386 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r3_128_191_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.387 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_64_127_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.390 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_768_831_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.393 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_640_703_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.402 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1600_1663_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.413 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_1280_1343_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.423 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_512_575_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.428 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_576_639_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.435 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1792_1855_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.460 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_1600_1663_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.480 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_1728_1791_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.481 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_512_575_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -1.482 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_256_319_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -1.502 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1664_1727_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -1.515 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_320_383_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -1.526 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_1664_1727_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -1.533 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_960_1023_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -1.535 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_704_767_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -1.536 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1472_1535_0_2/RAMB/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -1.547 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r3_1600_1663_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -1.562 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_832_895_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -1.566 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_576_639_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -1.568 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_512_575_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -1.570 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_704_767_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -1.613 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_1856_1919_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -1.619 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_1600_1663_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -1.640 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_1472_1535_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -1.641 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_64_127_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -1.644 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_768_831_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -1.647 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_896_959_0_2/RAMB/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -1.648 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_0_63_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -1.656 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1600_1663_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -1.660 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_832_895_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -1.665 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_1728_1791_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -1.667 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_1280_1343_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -1.677 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_512_575_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -1.682 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_896_959_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -1.682 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_576_639_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -1.689 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1792_1855_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -1.696 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r3_1536_1599_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -1.715 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_704_767_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -1.717 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_0_63_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -1.719 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_384_447_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -1.735 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_512_575_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -1.769 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_320_383_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -1.778 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_1344_1407_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -1.780 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_1664_1727_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -1.787 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_960_1023_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -1.792 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_1472_1535_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -1.811 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_1408_1471_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -1.812 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_1792_1855_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -1.814 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_1600_1663_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -1.816 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_832_895_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -1.822 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_512_575_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -1.824 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_704_767_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -1.828 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r3_1792_1855_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -1.828 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_768_831_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -1.858 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1728_1791_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -1.880 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_320_383_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -1.886 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_1536_1599_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -1.894 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_1472_1535_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -1.902 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_0_63_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -1.914 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_832_895_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -1.919 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_1728_1791_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -1.936 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_896_959_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -1.951 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_1856_1919_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -1.969 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r3_1728_1791_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -1.969 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_704_767_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -1.971 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_0_63_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -1.972 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r3_1088_1151_3_5/RAMC/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -1.973 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_384_447_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -1.973 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_1216_1279_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -1.976 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_960_1023_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -10.604 ns between system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -12.400 ns between system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -14.382 ns between system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -16.446 ns between system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -18.282 ns between system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -2.032 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_1344_1407_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -2.034 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_1024_1087_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -2.043 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_128_191_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -2.046 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_1472_1535_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -2.065 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_1408_1471_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -2.066 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_1792_1855_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -2.068 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_1600_1663_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -2.082 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_768_831_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -2.109 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_832_895_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -2.112 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1728_1791_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -2.115 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_640_703_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -2.123 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_1280_1343_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -2.134 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_320_383_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -2.137 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_0_63_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -2.138 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_896_959_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -2.140 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_1536_1599_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -2.141 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_1088_1151_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -2.154 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_1280_1343_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -2.176 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_1024_1087_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -2.192 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_1408_1471_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -2.205 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_1856_1919_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -2.227 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_1216_1279_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -2.230 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_960_1023_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -2.257 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_448_511_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -2.288 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_1024_1087_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -2.291 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_1536_1599_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -2.297 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_128_191_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -2.343 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_256_319_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -2.351 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_1088_1151_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -2.363 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_832_895_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -2.369 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_640_703_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -2.377 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_1280_1343_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -2.391 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_0_63_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -2.392 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_896_959_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -2.395 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_1088_1151_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -2.408 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_1280_1343_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -2.412 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_1472_1535_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -2.430 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_1024_1087_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -2.446 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_1408_1471_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -2.455 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1088_1151_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -2.500 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_384_447_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -2.502 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_192_255_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -2.511 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_448_511_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -2.545 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_1536_1599_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -2.572 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_1216_1279_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -2.597 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_256_319_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -2.605 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_1088_1151_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -2.627 ns between system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -2.666 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_1472_1535_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -2.709 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r2_1088_1151_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -2.724 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_1152_1215_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -2.744 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_896_959_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -2.754 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_384_447_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -2.756 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_192_255_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -2.814 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[2][4]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[2][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -2.826 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_1216_1279_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -2.836 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_1024_1087_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -2.877 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_640_703_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -2.881 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_1408_1471_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -2.884 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[3][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -2.893 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_1344_1407_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -2.936 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[3][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -2.942 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_1536_1599_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -2.972 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_448_511_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -2.975 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_1408_1471_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -2.978 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_1152_1215_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -2.998 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_896_959_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -20.225 ns between system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -3.019 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_1088_1151_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -3.037 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_128_191_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -3.042 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_960_1023_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -3.090 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_1024_1087_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -3.122 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_64_127_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -3.131 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_640_703_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -3.135 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_1408_1471_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -3.147 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_1344_1407_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -3.149 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[7][4]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[7][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#213 Warning
Large setup violation  
There is a large setup violation of -3.157 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_768_831_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#214 Warning
Large setup violation  
There is a large setup violation of -3.178 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_192_255_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#215 Warning
Large setup violation  
There is a large setup violation of -3.182 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_1152_1215_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#216 Warning
Large setup violation  
There is a large setup violation of -3.196 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_1536_1599_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#217 Warning
Large setup violation  
There is a large setup violation of -3.220 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_320_383_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#218 Warning
Large setup violation  
There is a large setup violation of -3.226 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_448_511_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#219 Warning
Large setup violation  
There is a large setup violation of -3.227 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[3][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#220 Warning
Large setup violation  
There is a large setup violation of -3.229 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_1408_1471_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#221 Warning
Large setup violation  
There is a large setup violation of -3.230 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_1856_1919_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#222 Warning
Large setup violation  
There is a large setup violation of -3.272 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_960_1023_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#223 Warning
Large setup violation  
There is a large setup violation of -3.273 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r3_1088_1151_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#224 Warning
Large setup violation  
There is a large setup violation of -3.291 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_128_191_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#225 Warning
Large setup violation  
There is a large setup violation of -3.296 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_896_959_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#226 Warning
Large setup violation  
There is a large setup violation of -3.296 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_960_1023_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#227 Warning
Large setup violation  
There is a large setup violation of -3.307 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_640_703_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#228 Warning
Large setup violation  
There is a large setup violation of -3.309 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[5][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[5][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#229 Warning
Large setup violation  
There is a large setup violation of -3.354 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[2][4]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[2][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#230 Warning
Large setup violation  
There is a large setup violation of -3.372 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_1856_1919_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#231 Warning
Large setup violation  
There is a large setup violation of -3.376 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_64_127_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#232 Warning
Large setup violation  
There is a large setup violation of -3.385 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_704_767_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#233 Warning
Large setup violation  
There is a large setup violation of -3.406 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[2][4]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[2][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#234 Warning
Large setup violation  
There is a large setup violation of -3.411 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_768_831_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#235 Warning
Large setup violation  
There is a large setup violation of -3.423 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_1216_1279_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#236 Warning
Large setup violation  
There is a large setup violation of -3.432 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_192_255_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#237 Warning
Large setup violation  
There is a large setup violation of -3.436 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_1152_1215_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#238 Warning
Large setup violation  
There is a large setup violation of -3.458 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_576_639_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#239 Warning
Large setup violation  
There is a large setup violation of -3.474 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_320_383_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#240 Warning
Large setup violation  
There is a large setup violation of -3.484 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_1856_1919_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#241 Warning
Large setup violation  
There is a large setup violation of -3.492 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[2][4]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[2][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#242 Warning
Large setup violation  
There is a large setup violation of -3.502 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[2][4]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[2][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#243 Warning
Large setup violation  
There is a large setup violation of -3.509 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[5][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[5][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#244 Warning
Large setup violation  
There is a large setup violation of -3.510 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[2][4]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[2][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#245 Warning
Large setup violation  
There is a large setup violation of -3.523 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_256_319_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#246 Warning
Large setup violation  
There is a large setup violation of -3.526 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_960_1023_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#247 Warning
Large setup violation  
There is a large setup violation of -3.550 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_896_959_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#248 Warning
Large setup violation  
There is a large setup violation of -3.553 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[5][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[5][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#249 Warning
Large setup violation  
There is a large setup violation of -3.554 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[2][4]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[2][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#250 Warning
Large setup violation  
There is a large setup violation of -3.554 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[8][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[8][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#251 Warning
Large setup violation  
There is a large setup violation of -3.556 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[2][4]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[2][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#252 Warning
Large setup violation  
There is a large setup violation of -3.561 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_640_703_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#253 Warning
Large setup violation  
There is a large setup violation of -3.566 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[8][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#254 Warning
Large setup violation  
There is a large setup violation of -3.574 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[7][4]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[7][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#255 Warning
Large setup violation  
There is a large setup violation of -3.574 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_1344_1407_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#256 Warning
Large setup violation  
There is a large setup violation of -3.582 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[8][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#257 Warning
Large setup violation  
There is a large setup violation of -3.589 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[0][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[0][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#258 Warning
Large setup violation  
There is a large setup violation of -3.604 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[0][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[0][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#259 Warning
Large setup violation  
There is a large setup violation of -3.609 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_1792_1855_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#260 Warning
Large setup violation  
There is a large setup violation of -3.626 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_1856_1919_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#261 Warning
Large setup violation  
There is a large setup violation of -3.639 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r2_704_767_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#262 Warning
Large setup violation  
There is a large setup violation of -3.665 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_192_255_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#263 Warning
Large setup violation  
There is a large setup violation of -3.667 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[0][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[0][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#264 Warning
Large setup violation  
There is a large setup violation of -3.677 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_1216_1279_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#265 Warning
Large setup violation  
There is a large setup violation of -3.680 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[6][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#266 Warning
Large setup violation  
There is a large setup violation of -3.695 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[0][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#267 Warning
Large setup violation  
There is a large setup violation of -3.700 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[6][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#268 Warning
Large setup violation  
There is a large setup violation of -3.712 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_576_639_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#269 Warning
Large setup violation  
There is a large setup violation of -3.713 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[0][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#270 Warning
Large setup violation  
There is a large setup violation of -3.726 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_1280_1343_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#271 Warning
Large setup violation  
There is a large setup violation of -3.730 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[1][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[1][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#272 Warning
Large setup violation  
There is a large setup violation of -3.748 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[1][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[1][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#273 Warning
Large setup violation  
There is a large setup violation of -3.751 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_1536_1599_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#274 Warning
Large setup violation  
There is a large setup violation of -3.774 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[7][4]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[7][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#275 Warning
Large setup violation  
There is a large setup violation of -3.777 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_256_319_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#276 Warning
Large setup violation  
There is a large setup violation of -3.823 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[7][4]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[7][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#277 Warning
Large setup violation  
There is a large setup violation of -3.823 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[7][4]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[7][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#278 Warning
Large setup violation  
There is a large setup violation of -3.828 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_1344_1407_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#279 Warning
Large setup violation  
There is a large setup violation of -3.842 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[7][4]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[7][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#280 Warning
Large setup violation  
There is a large setup violation of -3.849 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[7][4]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[7][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#281 Warning
Large setup violation  
There is a large setup violation of -3.860 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[7][4]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[7][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#282 Warning
Large setup violation  
There is a large setup violation of -3.863 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_1792_1855_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#283 Warning
Large setup violation  
There is a large setup violation of -3.864 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[3][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#284 Warning
Large setup violation  
There is a large setup violation of -3.867 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_1152_1215_6_6/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#285 Warning
Large setup violation  
There is a large setup violation of -3.878 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[3][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#286 Warning
Large setup violation  
There is a large setup violation of -3.913 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[3][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#287 Warning
Large setup violation  
There is a large setup violation of -3.919 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB3/line_reg_r1_192_255_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#288 Warning
Large setup violation  
There is a large setup violation of -3.930 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[5][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#289 Warning
Large setup violation  
There is a large setup violation of -3.946 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[3][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#290 Warning
Large setup violation  
There is a large setup violation of -3.948 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[5][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#291 Warning
Large setup violation  
There is a large setup violation of -3.955 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[3][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#292 Warning
Large setup violation  
There is a large setup violation of -3.980 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_1280_1343_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#293 Warning
Large setup violation  
There is a large setup violation of -3.984 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[5][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[5][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#294 Warning
Large setup violation  
There is a large setup violation of -3.999 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[2][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#295 Warning
Large setup violation  
There is a large setup violation of -3.999 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[0][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[0][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#296 Warning
Large setup violation  
There is a large setup violation of -3.999 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[6][0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[6][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#297 Warning
Large setup violation  
There is a large setup violation of -4.005 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_1536_1599_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#298 Warning
Large setup violation  
There is a large setup violation of -4.012 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[1][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[1][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#299 Warning
Large setup violation  
There is a large setup violation of -4.015 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[2][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#300 Warning
Large setup violation  
There is a large setup violation of -4.019 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[8][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[8][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#301 Warning
Large setup violation  
There is a large setup violation of -4.055 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[1][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[1][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#302 Warning
Large setup violation  
There is a large setup violation of -4.064 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[1][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[1][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#303 Warning
Large setup violation  
There is a large setup violation of -4.066 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[1][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[1][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#304 Warning
Large setup violation  
There is a large setup violation of -4.081 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[8][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[8][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#305 Warning
Large setup violation  
There is a large setup violation of -4.086 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[8][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[8][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#306 Warning
Large setup violation  
There is a large setup violation of -4.100 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[3][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#307 Warning
Large setup violation  
There is a large setup violation of -4.108 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[3][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#308 Warning
Large setup violation  
There is a large setup violation of -4.115 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[3][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[3][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#309 Warning
Large setup violation  
There is a large setup violation of -4.121 ns between system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/IC/lB0/line_reg_r1_1152_1215_6_6/DP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#310 Warning
Large setup violation  
There is a large setup violation of -4.133 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[8][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[8][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#311 Warning
Large setup violation  
There is a large setup violation of -4.135 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[8][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[8][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#312 Warning
Large setup violation  
There is a large setup violation of -4.172 ns between system_i/SketchIP_1080p_0/inst/IC/lB1/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[1][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#313 Warning
Large setup violation  
There is a large setup violation of -4.190 ns between system_i/SketchIP_1080p_0/inst/IC/lB1/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[1][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#314 Warning
Large setup violation  
There is a large setup violation of -4.196 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[4][4]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[4][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#315 Warning
Large setup violation  
There is a large setup violation of -4.225 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[4][4]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[4][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#316 Warning
Large setup violation  
There is a large setup violation of -4.241 ns between system_i/SketchIP_1080p_0/inst/IC/lB1/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[4][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#317 Warning
Large setup violation  
There is a large setup violation of -4.244 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[8][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[8][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#318 Warning
Large setup violation  
There is a large setup violation of -4.245 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[4][4]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[4][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#319 Warning
Large setup violation  
There is a large setup violation of -4.259 ns between system_i/SketchIP_1080p_0/inst/IC/lB1/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[4][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#320 Warning
Large setup violation  
There is a large setup violation of -4.259 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[8][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[8][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#321 Warning
Large setup violation  
There is a large setup violation of -4.260 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[5][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[5][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#322 Warning
Large setup violation  
There is a large setup violation of -4.278 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[1][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[1][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#323 Warning
Large setup violation  
There is a large setup violation of -4.298 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[0][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[0][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#324 Warning
Large setup violation  
There is a large setup violation of -4.303 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[0][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[0][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#325 Warning
Large setup violation  
There is a large setup violation of -4.308 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[4][4]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[4][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#326 Warning
Large setup violation  
There is a large setup violation of -4.309 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[5][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[5][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#327 Warning
Large setup violation  
There is a large setup violation of -4.320 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[4][4]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[4][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#328 Warning
Large setup violation  
There is a large setup violation of -4.330 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[1][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[1][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#329 Warning
Large setup violation  
There is a large setup violation of -4.337 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[3][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#330 Warning
Large setup violation  
There is a large setup violation of -4.350 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[0][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[0][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#331 Warning
Large setup violation  
There is a large setup violation of -4.352 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[0][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[0][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#332 Warning
Large setup violation  
There is a large setup violation of -4.357 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[4][4]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[4][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#333 Warning
Large setup violation  
There is a large setup violation of -4.361 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[5][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[5][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#334 Warning
Large setup violation  
There is a large setup violation of -4.364 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[4][4]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[4][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#335 Warning
Large setup violation  
There is a large setup violation of -4.370 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[5][1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[5][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#336 Warning
Large setup violation  
There is a large setup violation of -4.372 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s1_threshold_reg[4][4]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[4][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#337 Warning
Large setup violation  
There is a large setup violation of -4.420 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[5][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#338 Warning
Large setup violation  
There is a large setup violation of -4.440 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[7][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#339 Warning
Large setup violation  
There is a large setup violation of -4.497 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[6][0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[6][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#340 Warning
Large setup violation  
There is a large setup violation of -4.510 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[7][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#341 Warning
Large setup violation  
There is a large setup violation of -4.515 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[6][0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[6][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#342 Warning
Large setup violation  
There is a large setup violation of -4.520 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[6][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#343 Warning
Large setup violation  
There is a large setup violation of -4.525 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[7][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#344 Warning
Large setup violation  
There is a large setup violation of -4.563 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[7][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#345 Warning
Large setup violation  
There is a large setup violation of -4.566 ns between system_i/SketchIP_1080p_0/inst/IC/lB1/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[1][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#346 Warning
Large setup violation  
There is a large setup violation of -4.579 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[8][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#347 Warning
Large setup violation  
There is a large setup violation of -4.618 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[5][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#348 Warning
Large setup violation  
There is a large setup violation of -4.626 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[8][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#349 Warning
Large setup violation  
There is a large setup violation of -4.652 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[2][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#350 Warning
Large setup violation  
There is a large setup violation of -4.680 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[6][0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[6][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#351 Warning
Large setup violation  
There is a large setup violation of -4.731 ns between system_i/SketchIP_1080p_0/inst/IC/lB1/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[4][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#352 Warning
Large setup violation  
There is a large setup violation of -4.737 ns between system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#353 Warning
Large setup violation  
There is a large setup violation of -4.767 ns between system_i/SketchIP_1080p_0/inst/IC/lB1/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[1][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#354 Warning
Large setup violation  
There is a large setup violation of -4.787 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[0][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#355 Warning
Large setup violation  
There is a large setup violation of -4.815 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[0][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#356 Warning
Large setup violation  
There is a large setup violation of -4.833 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[2][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#357 Warning
Large setup violation  
There is a large setup violation of -4.843 ns between system_i/SketchIP_1080p_0/inst/IC/lB1/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[1][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#358 Warning
Large setup violation  
There is a large setup violation of -4.865 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[6][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#359 Warning
Large setup violation  
There is a large setup violation of -4.967 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[6][0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[6][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#360 Warning
Large setup violation  
There is a large setup violation of -5.019 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[6][0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[6][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#361 Warning
Large setup violation  
There is a large setup violation of -5.089 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[3][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#362 Warning
Large setup violation  
There is a large setup violation of -5.147 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[6][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#363 Warning
Large setup violation  
There is a large setup violation of -5.149 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[8][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#364 Warning
Large setup violation  
There is a large setup violation of -5.205 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[6][0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[6][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#365 Warning
Large setup violation  
There is a large setup violation of -5.209 ns between system_i/SketchIP_1080p_0/inst/IC/lB1/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[4][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#366 Warning
Large setup violation  
There is a large setup violation of -5.221 ns between system_i/SketchIP_1080p_0/inst/conv1/i_pixel_data_light_s2_reg[6][0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/curved_data_reg[6][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#367 Warning
Large setup violation  
There is a large setup violation of -5.246 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[7][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#368 Warning
Large setup violation  
There is a large setup violation of -5.247 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[3][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#369 Warning
Large setup violation  
There is a large setup violation of -5.274 ns between system_i/SketchIP_1080p_0/inst/IC/lB1/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[1][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#370 Warning
Large setup violation  
There is a large setup violation of -5.296 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[8][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#371 Warning
Large setup violation  
There is a large setup violation of -5.371 ns between system_i/SketchIP_1080p_0/inst/IC/lB2/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[6][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#372 Warning
Large setup violation  
There is a large setup violation of -5.373 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[5][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#373 Warning
Large setup violation  
There is a large setup violation of -5.384 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[2][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#374 Warning
Large setup violation  
There is a large setup violation of -5.392 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[6][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#375 Warning
Large setup violation  
There is a large setup violation of -5.406 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[2][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#376 Warning
Large setup violation  
There is a large setup violation of -5.501 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[7][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#377 Warning
Large setup violation  
There is a large setup violation of -5.510 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[7][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#378 Warning
Large setup violation  
There is a large setup violation of -5.529 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[5][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#379 Warning
Large setup violation  
There is a large setup violation of -5.547 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[0][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#380 Warning
Large setup violation  
There is a large setup violation of -5.598 ns between system_i/SketchIP_1080p_0/inst/IC/lB1/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[4][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#381 Warning
Large setup violation  
There is a large setup violation of -5.599 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[0][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#382 Warning
Large setup violation  
There is a large setup violation of -5.668 ns between system_i/SketchIP_1080p_0/inst/IC/lB1/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[4][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#383 Warning
Large setup violation  
There is a large setup violation of -5.712 ns between system_i/SketchIP_1080p_0/inst/IC/lB1/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[1][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#384 Warning
Large setup violation  
There is a large setup violation of -5.775 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[3][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#385 Warning
Large setup violation  
There is a large setup violation of -5.778 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[8][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#386 Warning
Large setup violation  
There is a large setup violation of -5.854 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[7][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#387 Warning
Large setup violation  
There is a large setup violation of -5.922 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[8][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#388 Warning
Large setup violation  
There is a large setup violation of -6.023 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[3][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#389 Warning
Large setup violation  
There is a large setup violation of -6.030 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[0][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#390 Warning
Large setup violation  
There is a large setup violation of -6.033 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[1]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[3][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#391 Warning
Large setup violation  
There is a large setup violation of -6.080 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[5][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#392 Warning
Large setup violation  
There is a large setup violation of -6.104 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[0][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#393 Warning
Large setup violation  
There is a large setup violation of -6.107 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[5][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#394 Warning
Large setup violation  
There is a large setup violation of -6.115 ns between system_i/SketchIP_1080p_0/inst/IC/lB1/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[1][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#395 Warning
Large setup violation  
There is a large setup violation of -6.132 ns between system_i/SketchIP_1080p_0/inst/IC/lB1/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[4][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#396 Warning
Large setup violation  
There is a large setup violation of -6.165 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[0][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#397 Warning
Large setup violation  
There is a large setup violation of -6.205 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[2][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#398 Warning
Large setup violation  
There is a large setup violation of -6.216 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[2][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#399 Warning
Large setup violation  
There is a large setup violation of -6.253 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[7][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#400 Warning
Large setup violation  
There is a large setup violation of -6.254 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[2][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#401 Warning
Large setup violation  
There is a large setup violation of -6.258 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[8][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#402 Warning
Large setup violation  
There is a large setup violation of -6.328 ns between system_i/SketchIP_1080p_0/inst/IC/lB1/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[1][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#403 Warning
Large setup violation  
There is a large setup violation of -6.335 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[6][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#404 Warning
Large setup violation  
There is a large setup violation of -6.389 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[6][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#405 Warning
Large setup violation  
There is a large setup violation of -6.401 ns between system_i/SketchIP_1080p_0/inst/IC/lB1/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[4][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#406 Warning
Large setup violation  
There is a large setup violation of -6.421 ns between system_i/SketchIP_1080p_0/inst/IC/lB1/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[4][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#407 Warning
Large setup violation  
There is a large setup violation of -6.662 ns between system_i/SketchIP_1080p_0/inst/IC/lB3/rdPntr_reg[0]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/stage1_data_reg[5][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#408 Warning
Large setup violation  
There is a large setup violation of -6.717 ns between system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#409 Warning
Large setup violation  
There is a large setup violation of -8.578 ns between system_i/SketchIP_1080p_0/inst/conv1/inverse_multData1_s6_reg[3]/C (clocked by clk_fpga_0) and system_i/SketchIP_1080p_0/inst/conv1/dodge_data_s2_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-27#1 Warning
Invalid primary clock on hierarchical pin  
A primary clock system_i/clk_wiz_0/inst/clk_in1 is created on an inappropriate internal pin system_i/clk_wiz_0/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>


