--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Program Files\Xilinx ISE\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
C:/Users/Naimul Hoque/Documents/Uni Work/Year 2/Digital Design/Assignment 2/UART/Digital-Design-Assignment-2/fullSystem/PARTIAL_SYSTEM_DATA_PROCESSOR_COMPLETE/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml PEAK_DETECTOR.twx
PEAK_DETECTOR.ncd -o PEAK_DETECTOR.twr PEAK_DETECTOR.pcf

Design file:              PEAK_DETECTOR.ncd
Physical constraint file: PEAK_DETECTOR.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8926 paths analyzed, 1459 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.370ns.
--------------------------------------------------------------------------------

Paths for end point data/byte_reg_1 (SLICE_X21Y45.C2), 213 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_2 (FF)
  Destination:          data/byte_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.326ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.155 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_2 to data/byte_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.CQ      Tcko                  0.408   gen/index<3>
                                                       gen/index_2
    SLICE_X32Y45.A1      net (fanout=8)        1.612   gen/index<2>
    SLICE_X32Y45.A       Tilo                  0.205   gen/GND_5_o_GND_5_o_sub_8_OUT<4>
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<4>11
    SLICE_X18Y46.C1      net (fanout=64)       1.509   gen/GND_5_o_GND_5_o_sub_8_OUT<4>
    SLICE_X18Y46.CMUX    Tilo                  0.361   data/ctrlIn_reg
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT33
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT3_f7_0
    SLICE_X21Y45.A4      net (fanout=1)        1.318   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT3_f71
    SLICE_X21Y45.A       Tilo                  0.259   data/n00141
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT51
    SLICE_X21Y45.C2      net (fanout=1)        0.427   gen/GND_5_o_X_5_o_wide_mux_8_OUT<1>
    SLICE_X21Y45.CLK     Tas                   0.227   data/n00141
                                                       gen/Mmux_data21
                                                       data/byte_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      6.326ns (1.460ns logic, 4.866ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_2 (FF)
  Destination:          data/byte_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.173ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.155 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_2 to data/byte_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.CQ      Tcko                  0.408   gen/index<3>
                                                       gen/index_2
    SLICE_X32Y45.A1      net (fanout=8)        1.612   gen/index<2>
    SLICE_X32Y45.A       Tilo                  0.205   gen/GND_5_o_GND_5_o_sub_8_OUT<4>
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<4>11
    SLICE_X18Y46.D3      net (fanout=64)       1.349   gen/GND_5_o_GND_5_o_sub_8_OUT<4>
    SLICE_X18Y46.CMUX    Topdc                 0.368   data/ctrlIn_reg
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT34
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT3_f7_0
    SLICE_X21Y45.A4      net (fanout=1)        1.318   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT3_f71
    SLICE_X21Y45.A       Tilo                  0.259   data/n00141
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT51
    SLICE_X21Y45.C2      net (fanout=1)        0.427   gen/GND_5_o_X_5_o_wide_mux_8_OUT<1>
    SLICE_X21Y45.CLK     Tas                   0.227   data/n00141
                                                       gen/Mmux_data21
                                                       data/byte_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      6.173ns (1.467ns logic, 4.706ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen/index_2 (FF)
  Destination:          data/byte_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.095ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.155 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gen/index_2 to data/byte_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.CQ      Tcko                  0.408   gen/index<3>
                                                       gen/index_2
    SLICE_X30Y44.B4      net (fanout=8)        1.192   gen/index<2>
    SLICE_X30Y44.B       Tilo                  0.203   gen/GND_5_o_GND_5_o_sub_8_OUT<3>
                                                       gen/Msub_GND_5_o_GND_5_o_sub_8_OUT<8:0>_xor<3>11
    SLICE_X18Y46.C3      net (fanout=64)       1.700   gen/GND_5_o_GND_5_o_sub_8_OUT<3>
    SLICE_X18Y46.CMUX    Tilo                  0.361   data/ctrlIn_reg
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT33
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT3_f7_0
    SLICE_X21Y45.A4      net (fanout=1)        1.318   gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT3_f71
    SLICE_X21Y45.A       Tilo                  0.259   data/n00141
                                                       gen_Mram_GND_5_o_X_5_o_wide_mux_8_OUT51
    SLICE_X21Y45.C2      net (fanout=1)        0.427   gen/GND_5_o_X_5_o_wide_mux_8_OUT<1>
    SLICE_X21Y45.CLK     Tas                   0.227   data/n00141
                                                       gen/Mmux_data21
                                                       data/byte_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      6.095ns (1.458ns logic, 4.637ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point tx/txData_5 (SLICE_X22Y42.A3), 87 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_0 (FF)
  Destination:          tx/txData_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.230ns (Levels of Logic = 6)
  Clock Path Skew:      -0.041ns (0.248 - 0.289)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_0 to tx/txData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y47.AMUX    Tshcko                0.461   cmd/Mcount_byteCount2
                                                       cmd/byteCount_0
    SLICE_X23Y45.A4      net (fanout=18)       0.981   cmd/byteCount<0>
    SLICE_X23Y45.A       Tilo                  0.259   cmd/reg_maxIndex_2<3>
                                                       cmd/Mmux_n036662
    SLICE_X21Y44.C2      net (fanout=2)        0.645   cmd/Mmux_n036661
    SLICE_X21Y44.CMUX    Tilo                  0.313   cmd/Msub_GND_8_o_GND_8_o_sub_187_OUT<3:0>_cy<0>
                                                       cmd/Mmux_n036663
    SLICE_X21Y44.A2      net (fanout=3)        0.623   cmd/n0366<5>
    SLICE_X21Y44.A       Tilo                  0.259   cmd/Msub_GND_8_o_GND_8_o_sub_187_OUT<3:0>_cy<0>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X27Y43.A6      net (fanout=2)        0.705   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X27Y43.A       Tilo                  0.259   cmd/curState_FSM_FFd5
                                                       cmd/Mmux__n043771
    SLICE_X27Y43.C2      net (fanout=3)        0.441   cmd/_n0437<6>
    SLICE_X27Y43.C       Tilo                  0.259   cmd/curState_FSM_FFd5
                                                       cmd/Mmux_txData52
    SLICE_X22Y42.A3      net (fanout=1)        0.736   cmd/Mmux_txData51
    SLICE_X22Y42.CLK     Tas                   0.289   tx/txData<4>
                                                       cmd/Mmux_txData53
                                                       tx/txData_5
    -------------------------------------------------  ---------------------------
    Total                                      6.230ns (2.099ns logic, 4.131ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/reg_dataResults_5_5 (FF)
  Destination:          tx/txData_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.158ns (Levels of Logic = 6)
  Clock Path Skew:      -0.031ns (0.338 - 0.369)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/reg_dataResults_5_5 to tx/txData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y48.BQ      Tcko                  0.391   cmd/reg_dataResults_5<7>
                                                       cmd/reg_dataResults_5_5
    SLICE_X23Y46.B1      net (fanout=1)        0.951   cmd/reg_dataResults_5<5>
    SLICE_X23Y46.B       Tilo                  0.259   cmd/reg_dataResults_3<7>
                                                       cmd/Mmux_n036661
    SLICE_X21Y44.C4      net (fanout=2)        0.673   cmd/Mmux_n03666
    SLICE_X21Y44.CMUX    Tilo                  0.313   cmd/Msub_GND_8_o_GND_8_o_sub_187_OUT<3:0>_cy<0>
                                                       cmd/Mmux_n036663
    SLICE_X21Y44.A2      net (fanout=3)        0.623   cmd/n0366<5>
    SLICE_X21Y44.A       Tilo                  0.259   cmd/Msub_GND_8_o_GND_8_o_sub_187_OUT<3:0>_cy<0>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X27Y43.A6      net (fanout=2)        0.705   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X27Y43.A       Tilo                  0.259   cmd/curState_FSM_FFd5
                                                       cmd/Mmux__n043771
    SLICE_X27Y43.C2      net (fanout=3)        0.441   cmd/_n0437<6>
    SLICE_X27Y43.C       Tilo                  0.259   cmd/curState_FSM_FFd5
                                                       cmd/Mmux_txData52
    SLICE_X22Y42.A3      net (fanout=1)        0.736   cmd/Mmux_txData51
    SLICE_X22Y42.CLK     Tas                   0.289   tx/txData<4>
                                                       cmd/Mmux_txData53
                                                       tx/txData_5
    -------------------------------------------------  ---------------------------
    Total                                      6.158ns (2.029ns logic, 4.129ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_0 (FF)
  Destination:          tx/txData_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.145ns (Levels of Logic = 6)
  Clock Path Skew:      -0.041ns (0.248 - 0.289)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_0 to tx/txData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y47.AMUX    Tshcko                0.461   cmd/Mcount_byteCount2
                                                       cmd/byteCount_0
    SLICE_X23Y46.B4      net (fanout=18)       0.868   cmd/byteCount<0>
    SLICE_X23Y46.B       Tilo                  0.259   cmd/reg_dataResults_3<7>
                                                       cmd/Mmux_n036661
    SLICE_X21Y44.C4      net (fanout=2)        0.673   cmd/Mmux_n03666
    SLICE_X21Y44.CMUX    Tilo                  0.313   cmd/Msub_GND_8_o_GND_8_o_sub_187_OUT<3:0>_cy<0>
                                                       cmd/Mmux_n036663
    SLICE_X21Y44.A2      net (fanout=3)        0.623   cmd/n0366<5>
    SLICE_X21Y44.A       Tilo                  0.259   cmd/Msub_GND_8_o_GND_8_o_sub_187_OUT<3:0>_cy<0>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X27Y43.A6      net (fanout=2)        0.705   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X27Y43.A       Tilo                  0.259   cmd/curState_FSM_FFd5
                                                       cmd/Mmux__n043771
    SLICE_X27Y43.C2      net (fanout=3)        0.441   cmd/_n0437<6>
    SLICE_X27Y43.C       Tilo                  0.259   cmd/curState_FSM_FFd5
                                                       cmd/Mmux_txData52
    SLICE_X22Y42.A3      net (fanout=1)        0.736   cmd/Mmux_txData51
    SLICE_X22Y42.CLK     Tas                   0.289   tx/txData<4>
                                                       cmd/Mmux_txData53
                                                       tx/txData_5
    -------------------------------------------------  ---------------------------
    Total                                      6.145ns (2.099ns logic, 4.046ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point tx/txData_2 (SLICE_X22Y43.C1), 114 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_0 (FF)
  Destination:          tx/txData_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.993ns (Levels of Logic = 5)
  Clock Path Skew:      -0.038ns (0.251 - 0.289)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_0 to tx/txData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y47.AMUX    Tshcko                0.461   cmd/Mcount_byteCount2
                                                       cmd/byteCount_0
    SLICE_X29Y46.A3      net (fanout=18)       1.055   cmd/byteCount<0>
    SLICE_X29Y46.A       Tilo                  0.259   cmd/byteCount<1>
                                                       cmd/Mmux_n036621
    SLICE_X29Y46.B5      net (fanout=1)        0.358   cmd/Mmux_n03662
    SLICE_X29Y46.BMUX    Tilo                  0.313   cmd/byteCount<1>
                                                       cmd/Mmux_n036623
    SLICE_X29Y46.D2      net (fanout=5)        0.618   cmd/n0366<1>
    SLICE_X29Y46.D       Tilo                  0.259   cmd/byteCount<1>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_192_o1
    SLICE_X29Y44.B3      net (fanout=2)        0.865   cmd/GND_8_o_PWR_8_o_LessThan_192_o
    SLICE_X29Y44.B       Tilo                  0.259   cmd/reg_maxIndex_0<3>
                                                       cmd/Mmux_txData210
    SLICE_X22Y43.C1      net (fanout=1)        1.257   cmd/Mmux_txData29
    SLICE_X22Y43.CLK     Tas                   0.289   tx/txData<2>
                                                       cmd/Mmux_txData213
                                                       tx/txData_2
    -------------------------------------------------  ---------------------------
    Total                                      5.993ns (1.840ns logic, 4.153ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/reg_dataResults_4_4 (FF)
  Destination:          tx/txData_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.848ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.251 - 0.276)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/reg_dataResults_4_4 to tx/txData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y47.AMUX    Tshcko                0.455   cmd/reg_dataResults_1<3>
                                                       cmd/reg_dataResults_4_4
    SLICE_X21Y44.B4      net (fanout=1)        1.237   cmd/reg_dataResults_4<4>
    SLICE_X21Y44.B       Tilo                  0.259   cmd/Msub_GND_8_o_GND_8_o_sub_187_OUT<3:0>_cy<0>
                                                       cmd/Mmux_n036651
    SLICE_X21Y44.C3      net (fanout=1)        0.512   cmd/Mmux_n03665
    SLICE_X21Y44.C       Tilo                  0.259   cmd/Msub_GND_8_o_GND_8_o_sub_187_OUT<3:0>_cy<0>
                                                       cmd/Mmux_n036653
    SLICE_X29Y44.A2      net (fanout=3)        0.944   cmd/Msub_GND_8_o_GND_8_o_sub_187_OUT<3:0>_cy<0>
    SLICE_X29Y44.A       Tilo                  0.259   cmd/reg_maxIndex_0<3>
                                                       cmd/Mmux_txData29
    SLICE_X29Y44.B6      net (fanout=1)        0.118   cmd/Mmux_txData28
    SLICE_X29Y44.B       Tilo                  0.259   cmd/reg_maxIndex_0<3>
                                                       cmd/Mmux_txData210
    SLICE_X22Y43.C1      net (fanout=1)        1.257   cmd/Mmux_txData29
    SLICE_X22Y43.CLK     Tas                   0.289   tx/txData<2>
                                                       cmd/Mmux_txData213
                                                       tx/txData_2
    -------------------------------------------------  ---------------------------
    Total                                      5.848ns (1.780ns logic, 4.068ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/reg_dataResults_2_2 (FF)
  Destination:          tx/txData_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.815ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.341 - 0.359)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/reg_dataResults_2_2 to tx/txData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y48.CQ      Tcko                  0.408   cmd/reg_dataResults_2<3>
                                                       cmd/reg_dataResults_2_2
    SLICE_X27Y47.B2      net (fanout=1)        1.158   cmd/reg_dataResults_2<2>
    SLICE_X27Y47.B       Tilo                  0.259   cmd/reg_dataResults_5<3>
                                                       cmd/Mmux_n036632
    SLICE_X29Y46.D1      net (fanout=2)        1.061   cmd/Mmux_n036631
    SLICE_X29Y46.D       Tilo                  0.259   cmd/byteCount<1>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_192_o1
    SLICE_X29Y44.B3      net (fanout=2)        0.865   cmd/GND_8_o_PWR_8_o_LessThan_192_o
    SLICE_X29Y44.B       Tilo                  0.259   cmd/reg_maxIndex_0<3>
                                                       cmd/Mmux_txData210
    SLICE_X22Y43.C1      net (fanout=1)        1.257   cmd/Mmux_txData29
    SLICE_X22Y43.CLK     Tas                   0.289   tx/txData<2>
                                                       cmd/Mmux_txData213
                                                       tx/txData_2
    -------------------------------------------------  ---------------------------
    Total                                      5.815ns (1.474ns logic, 4.341ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmd/reg_dataResults_4_0 (SLICE_X26Y48.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               data/dataResults_reg_4_0 (FF)
  Destination:          cmd/reg_dataResults_4_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: data/dataResults_reg_4_0 to cmd/reg_dataResults_4_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y48.AQ      Tcko                  0.198   data/dataResults_reg_4<3>
                                                       data/dataResults_reg_4_0
    SLICE_X26Y48.AX      net (fanout=2)        0.162   data/dataResults_reg_4<0>
    SLICE_X26Y48.CLK     Tckdi       (-Th)    -0.041   cmd/reg_dataResults_4<3>
                                                       cmd/reg_dataResults_4_0
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.239ns logic, 0.162ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Paths for end point rx/bitCount_2 (SLICE_X28Y28.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rx/bitCount_1 (FF)
  Destination:          rx/bitCount_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rx/bitCount_1 to rx/bitCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y28.BQ      Tcko                  0.200   rx/bitCount<3>
                                                       rx/bitCount_1
    SLICE_X28Y28.B5      net (fanout=4)        0.082   rx/bitCount<1>
    SLICE_X28Y28.CLK     Tah         (-Th)    -0.121   rx/bitCount<3>
                                                       rx/Mcount_bitCount_xor<2>11
                                                       rx/bitCount_2
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.321ns logic, 0.082ns route)
                                                       (79.7% logic, 20.3% route)

--------------------------------------------------------------------------------

Paths for end point data/curState_FSM_FFd1 (SLICE_X24Y48.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               data/curState_FSM_FFd2 (FF)
  Destination:          data/curState_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: data/curState_FSM_FFd2 to data/curState_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y48.BQ      Tcko                  0.200   data/curState_FSM_FFd2
                                                       data/curState_FSM_FFd2
    SLICE_X24Y48.B5      net (fanout=4)        0.083   data/curState_FSM_FFd2
    SLICE_X24Y48.CLK     Tah         (-Th)    -0.121   data/curState_FSM_FFd2
                                                       data/curState_FSM_FFd1-In6
                                                       data/curState_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.321ns logic, 0.083ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gen/index<3>/CLK
  Logical resource: gen/index_1/CK
  Location pin: SLICE_X20Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gen/index<3>/CLK
  Logical resource: gen/index_2/CK
  Location pin: SLICE_X20Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.370|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8926 paths, 0 nets, and 2355 connections

Design statistics:
   Minimum period:   6.370ns{1}   (Maximum frequency: 156.986MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar 29 13:53:55 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



