{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 13 22:07:21 2016 " "Info: Processing started: Mon Jun 13 22:07:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_7seg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file hex_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_7seg " "Info: Found entity 1: hex_7seg" {  } { { "hex_7seg.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/hex_7seg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3_ge5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file add3_ge5.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3_ge5 " "Info: Found entity 1: add3_ge5" {  } { { "add3_ge5.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/add3_ge5.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file button.v" { { "Info" "ISGN_ENTITY_NAME" "1 button " "Info: Found entity 1: button" {  } { { "button.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/button.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a1 A1 bin2bcd.v(8) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(8): object \"a1\" differs only in case from object \"A1\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/bin2bcd.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a2 A2 bin2bcd.v(8) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(8): object \"a2\" differs only in case from object \"A2\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/bin2bcd.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a3 A3 bin2bcd.v(8) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(8): object \"a3\" differs only in case from object \"A3\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/bin2bcd.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a4 A4 bin2bcd.v(8) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(8): object \"a4\" differs only in case from object \"A4\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/bin2bcd.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a5 A5 bin2bcd.v(8) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(8): object \"a5\" differs only in case from object \"A5\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/bin2bcd.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a6 A6 bin2bcd.v(8) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(8): object \"a6\" differs only in case from object \"A6\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/bin2bcd.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a7 A7 bin2bcd.v(8) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(8): object \"a7\" differs only in case from object \"A7\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/bin2bcd.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a8 A8 bin2bcd.v(8) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(8): object \"a8\" differs only in case from object \"A8\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/bin2bcd.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a9 A9 bin2bcd.v(8) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(8): object \"a9\" differs only in case from object \"A9\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/bin2bcd.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a10 A10 bin2bcd.v(8) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(8): object \"a10\" differs only in case from object \"A10\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/bin2bcd.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a11 A11 bin2bcd.v(8) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(8): object \"a11\" differs only in case from object \"A11\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/bin2bcd.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a12 A12 bin2bcd.v(8) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(8): object \"a12\" differs only in case from object \"A12\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/bin2bcd.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a13 A13 bin2bcd.v(8) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(8): object \"a13\" differs only in case from object \"A13\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/bin2bcd.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a14 A14 bin2bcd.v(9) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(9): object \"a14\" differs only in case from object \"A14\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/bin2bcd.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a15 A15 bin2bcd.v(9) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(9): object \"a15\" differs only in case from object \"A15\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/bin2bcd.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a16 A16 bin2bcd.v(9) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(9): object \"a16\" differs only in case from object \"A16\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/bin2bcd.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a17 A17 bin2bcd.v(9) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(9): object \"a17\" differs only in case from object \"A17\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/bin2bcd.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a18 A18 bin2bcd.v(9) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(9): object \"a18\" differs only in case from object \"A18\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/bin2bcd.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a19 A19 bin2bcd.v(9) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(9): object \"a19\" differs only in case from object \"A19\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/bin2bcd.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a20 A20 bin2bcd.v(9) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(9): object \"a20\" differs only in case from object \"A20\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/bin2bcd.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a21 A21 bin2bcd.v(9) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(9): object \"a21\" differs only in case from object \"A21\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/bin2bcd.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a22 A22 bin2bcd.v(9) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(9): object \"a22\" differs only in case from object \"A22\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/bin2bcd.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a23 A23 bin2bcd.v(9) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(9): object \"a23\" differs only in case from object \"A23\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/bin2bcd.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a24 A24 bin2bcd.v(9) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(9): object \"a24\" differs only in case from object \"A24\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/bin2bcd.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a25 A25 bin2bcd.v(9) " "Info (10281): Verilog HDL Declaration information at bin2bcd.v(9): object \"a25\" differs only in case from object \"A25\" in the same scope" {  } { { "bin2bcd.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/bin2bcd.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Info: Found entity 1: bin2bcd" {  } { { "bin2bcd.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/bin2bcd.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Info: Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/I2C_Controller.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wave_gen_sin.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file wave_gen_sin.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen_sin " "Info: Found entity 1: wave_gen_sin" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "main.v(182) " "Warning (10275): Verilog HDL Module Instantiation warning at main.v(182): ignored dangling comma in List of Port Connections" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 182 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "software_control_interface.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file software_control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 software_control_interface " "Info: Found entity 1: software_control_interface" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ranging_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ranging_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 ranging_module " "Info: Found entity 1: ranging_module" {  } { { "ranging_module.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/ranging_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Info: Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/PLL.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "generate_sound.v(13) " "Warning (10268): Verilog HDL information at generate_sound.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "generate_sound.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/generate_sound.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generate_sound.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file generate_sound.v" { { "Info" "ISGN_ENTITY_NAME" "1 generate_sound " "Info: Found entity 1: generate_sound" {  } { { "generate_sound.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/generate_sound.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_codec.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file audio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Info: Found entity 1: audio_codec" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "echo main.v(30) " "Warning (10236): Verilog HDL Implicit Net warning at main.v(30): created implicit net for \"echo\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset main.v(38) " "Warning (10236): Verilog HDL Implicit Net warning at main.v(38): created implicit net for \"reset\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "trigger main.v(40) " "Warning (10236): Verilog HDL Implicit Net warning at main.v(40): created implicit net for \"trigger\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_CTRL_CLK main.v(86) " "Warning (10236): Verilog HDL Implicit Net warning at main.v(86): created implicit net for \"AUD_CTRL_CLK\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sound_code generate_sound.v(102) " "Warning (10236): Verilog HDL Implicit Net warning at generate_sound.v(102): created implicit net for \"sound_code\"" {  } { { "generate_sound.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/generate_sound.v" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Info: Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sound_clock main.v(160) " "Warning (10036): Verilog HDL or VHDL warning at main.v(160): object \"sound_clock\" assigned a value but never read" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(93) " "Warning (10230): Verilog HDL assignment warning at main.v(93): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_1\[35..1\] main.v(10) " "Warning (10034): Output port \"GPIO_1\[35..1\]\" at main.v(10) has no driver" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7\] main.v(13) " "Warning (10034): Output port \"LEDG\[7\]\" at main.v(13) has no driver" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR main.v(14) " "Warning (10034): Output port \"LEDR\" at main.v(14) has no driver" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ranging_module ranging_module:range " "Info: Elaborating entity \"ranging_module\" for hierarchy \"ranging_module:range\"" {  } { { "main.v" "range" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 ranging_module.v(25) " "Warning (10230): Verilog HDL assignment warning at ranging_module.v(25): truncated value with size 32 to match size of target (24)" {  } { { "ranging_module.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/ranging_module.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ranging_module.v(55) " "Warning (10230): Verilog HDL assignment warning at ranging_module.v(55): truncated value with size 32 to match size of target (12)" {  } { { "ranging_module.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/ranging_module.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ranging_module.v(71) " "Warning (10230): Verilog HDL assignment warning at ranging_module.v(71): truncated value with size 32 to match size of target (12)" {  } { { "ranging_module.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/ranging_module.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ranging_module.v(86) " "Warning (10230): Verilog HDL assignment warning at ranging_module.v(86): truncated value with size 32 to match size of target (12)" {  } { { "ranging_module.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/ranging_module.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ranging_module.v(87) " "Warning (10230): Verilog HDL assignment warning at ranging_module.v(87): truncated value with size 32 to match size of target (1)" {  } { { "ranging_module.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/ranging_module.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bin2bcd:decoder " "Info: Elaborating entity \"bin2bcd\" for hierarchy \"bin2bcd:decoder\"" {  } { { "main.v" "decoder" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3_ge5 bin2bcd:decoder\|add3_ge5:A1 " "Info: Elaborating entity \"add3_ge5\" for hierarchy \"bin2bcd:decoder\|add3_ge5:A1\"" {  } { { "bin2bcd.v" "A1" { Text "C:/Users/Alexander/Desktop/Course_v4/bin2bcd.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_7seg hex_7seg:decoder2 " "Info: Elaborating entity \"hex_7seg\" for hierarchy \"hex_7seg:decoder2\"" {  } { { "main.v" "decoder2" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:b1 " "Info: Elaborating entity \"PLL\" for hierarchy \"PLL:b1\"" {  } { { "main.v" "b1" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:b1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"PLL:b1\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "C:/Users/Alexander/Desktop/Course_v4/PLL.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "configupdate " "Warning: Variable or input pin \"configupdate\" is defined but never used" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 501 2 0 } } { "PLL.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/PLL.v" 94 0 0 } } { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 87 0 0 } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:b1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"PLL:b1\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/PLL.v" 94 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:b1\|altpll:altpll_component " "Info: Instantiated megafunction \"PLL:b1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15 " "Info: Parameter \"clk0_divide_by\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Info: Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Info: Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Info: Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Info: Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PLL.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/PLL.v" 94 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button button:btn " "Info: Elaborating entity \"button\" for hierarchy \"button:btn\"" {  } { { "main.v" "btn" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 104 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "software_control_interface software_control_interface:b2 " "Info: Elaborating entity \"software_control_interface\" for hierarchy \"software_control_interface:b2\"" {  } { { "main.v" "b2" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 156 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 software_control_interface.v(47) " "Warning (10230): Verilog HDL assignment warning at software_control_interface.v(47): truncated value with size 32 to match size of target (16)" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 software_control_interface.v(90) " "Warning (10230): Verilog HDL assignment warning at software_control_interface.v(90): truncated value with size 32 to match size of target (4)" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "software_control_interface.v(101) " "Warning (10270): Verilog HDL Case Statement warning at software_control_interface.v(101): incomplete case statement has no default case item" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 101 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LUT_DATA software_control_interface.v(101) " "Warning (10240): Verilog HDL Always Construct warning at software_control_interface.v(101): inferring latch(es) for variable \"LUT_DATA\", which holds its previous value in one or more paths through the always construct" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[0\] software_control_interface.v(101) " "Info (10041): Inferred latch for \"LUT_DATA\[0\]\" at software_control_interface.v(101)" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[1\] software_control_interface.v(101) " "Info (10041): Inferred latch for \"LUT_DATA\[1\]\" at software_control_interface.v(101)" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[2\] software_control_interface.v(101) " "Info (10041): Inferred latch for \"LUT_DATA\[2\]\" at software_control_interface.v(101)" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[3\] software_control_interface.v(101) " "Info (10041): Inferred latch for \"LUT_DATA\[3\]\" at software_control_interface.v(101)" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[4\] software_control_interface.v(101) " "Info (10041): Inferred latch for \"LUT_DATA\[4\]\" at software_control_interface.v(101)" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[5\] software_control_interface.v(101) " "Info (10041): Inferred latch for \"LUT_DATA\[5\]\" at software_control_interface.v(101)" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[6\] software_control_interface.v(101) " "Info (10041): Inferred latch for \"LUT_DATA\[6\]\" at software_control_interface.v(101)" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[7\] software_control_interface.v(101) " "Info (10041): Inferred latch for \"LUT_DATA\[7\]\" at software_control_interface.v(101)" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[8\] software_control_interface.v(101) " "Info (10041): Inferred latch for \"LUT_DATA\[8\]\" at software_control_interface.v(101)" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[9\] software_control_interface.v(101) " "Info (10041): Inferred latch for \"LUT_DATA\[9\]\" at software_control_interface.v(101)" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[10\] software_control_interface.v(101) " "Info (10041): Inferred latch for \"LUT_DATA\[10\]\" at software_control_interface.v(101)" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[11\] software_control_interface.v(101) " "Info (10041): Inferred latch for \"LUT_DATA\[11\]\" at software_control_interface.v(101)" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[12\] software_control_interface.v(101) " "Info (10041): Inferred latch for \"LUT_DATA\[12\]\" at software_control_interface.v(101)" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[13\] software_control_interface.v(101) " "Info (10041): Inferred latch for \"LUT_DATA\[13\]\" at software_control_interface.v(101)" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[14\] software_control_interface.v(101) " "Info (10041): Inferred latch for \"LUT_DATA\[14\]\" at software_control_interface.v(101)" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[15\] software_control_interface.v(101) " "Info (10041): Inferred latch for \"LUT_DATA\[15\]\" at software_control_interface.v(101)" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller software_control_interface:b2\|I2C_Controller:u0 " "Info: Elaborating entity \"I2C_Controller\" for hierarchy \"software_control_interface:b2\|I2C_Controller:u0\"" {  } { { "software_control_interface.v" "u0" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec audio_codec:b4 " "Info: Elaborating entity \"audio_codec\" for hierarchy \"audio_codec:b4\"" {  } { { "main.v" "b4" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 182 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 audio_codec.v(36) " "Warning (10230): Verilog HDL assignment warning at audio_codec.v(36): truncated value with size 32 to match size of target (4)" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 audio_codec.v(45) " "Warning (10230): Verilog HDL assignment warning at audio_codec.v(45): truncated value with size 32 to match size of target (9)" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 audio_codec.v(51) " "Warning (10230): Verilog HDL assignment warning at audio_codec.v(51): truncated value with size 32 to match size of target (8)" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 audio_codec.v(57) " "Warning (10230): Verilog HDL assignment warning at audio_codec.v(57): truncated value with size 32 to match size of target (7)" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 audio_codec.v(66) " "Warning (10230): Verilog HDL assignment warning at audio_codec.v(66): truncated value with size 32 to match size of target (4)" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 audio_codec.v(78) " "Warning (10230): Verilog HDL assignment warning at audio_codec.v(78): truncated value with size 32 to match size of target (16)" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 audio_codec.v(81) " "Warning (10230): Verilog HDL assignment warning at audio_codec.v(81): truncated value with size 9 to match size of target (8)" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_gen_sin audio_codec:b4\|wave_gen_sin:b1 " "Info: Elaborating entity \"wave_gen_sin\" for hierarchy \"audio_codec:b4\|wave_gen_sin:b1\"" {  } { { "audio_codec.v" "b1" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "wave_gen_sin.v(9) " "Warning (10270): Verilog HDL Case Statement warning at wave_gen_sin.v(9): incomplete case statement has no default case item" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "music wave_gen_sin.v(8) " "Warning (10240): Verilog HDL Always Construct warning at wave_gen_sin.v(8): inferring latch(es) for variable \"music\", which holds its previous value in one or more paths through the always construct" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music\[0\] wave_gen_sin.v(8) " "Info (10041): Inferred latch for \"music\[0\]\" at wave_gen_sin.v(8)" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music\[1\] wave_gen_sin.v(8) " "Info (10041): Inferred latch for \"music\[1\]\" at wave_gen_sin.v(8)" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music\[2\] wave_gen_sin.v(8) " "Info (10041): Inferred latch for \"music\[2\]\" at wave_gen_sin.v(8)" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music\[3\] wave_gen_sin.v(8) " "Info (10041): Inferred latch for \"music\[3\]\" at wave_gen_sin.v(8)" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music\[4\] wave_gen_sin.v(8) " "Info (10041): Inferred latch for \"music\[4\]\" at wave_gen_sin.v(8)" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music\[5\] wave_gen_sin.v(8) " "Info (10041): Inferred latch for \"music\[5\]\" at wave_gen_sin.v(8)" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music\[6\] wave_gen_sin.v(8) " "Info (10041): Inferred latch for \"music\[6\]\" at wave_gen_sin.v(8)" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music\[7\] wave_gen_sin.v(8) " "Info (10041): Inferred latch for \"music\[7\]\" at wave_gen_sin.v(8)" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music\[8\] wave_gen_sin.v(8) " "Info (10041): Inferred latch for \"music\[8\]\" at wave_gen_sin.v(8)" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music\[9\] wave_gen_sin.v(8) " "Info (10041): Inferred latch for \"music\[9\]\" at wave_gen_sin.v(8)" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music\[10\] wave_gen_sin.v(8) " "Info (10041): Inferred latch for \"music\[10\]\" at wave_gen_sin.v(8)" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music\[11\] wave_gen_sin.v(8) " "Info (10041): Inferred latch for \"music\[11\]\" at wave_gen_sin.v(8)" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music\[12\] wave_gen_sin.v(8) " "Info (10041): Inferred latch for \"music\[12\]\" at wave_gen_sin.v(8)" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music\[13\] wave_gen_sin.v(8) " "Info (10041): Inferred latch for \"music\[13\]\" at wave_gen_sin.v(8)" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music\[14\] wave_gen_sin.v(8) " "Info (10041): Inferred latch for \"music\[14\]\" at wave_gen_sin.v(8)" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "music\[15\] wave_gen_sin.v(8) " "Info (10041): Inferred latch for \"music\[15\]\" at wave_gen_sin.v(8)" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ranging_module:range\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ranging_module:range\|Div0\"" {  } { { "ranging_module.v" "Div0" { Text "C:/Users/Alexander/Desktop/Course_v4/ranging_module.v" 86 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ranging_module:range\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"ranging_module:range\|lpm_divide:Div0\"" {  } { { "ranging_module.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/ranging_module.v" 86 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ranging_module:range\|lpm_divide:Div0 " "Info: Instantiated megafunction \"ranging_module:range\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Info: Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ranging_module.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/ranging_module.v" 86 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cem.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_cem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cem " "Info: Found entity 1: lpm_divide_cem" {  } { { "db/lpm_divide_cem.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/lpm_divide_cem.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Info: Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_e2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e2f " "Info: Found entity 1: alt_u_div_e2f" {  } { { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "CLOCK_27 0 " "Warning: Ignored assignment(s) for \"CLOCK_27\[0\]\" because \"CLOCK_27\" is not a bus or array" {  } { { "main.v" "CLOCK_27" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 4 -1 0 } }  } 0 0 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "CLOCK_27 1 " "Warning: Ignored assignment(s) for \"CLOCK_27\[1\]\" because \"CLOCK_27\" is not a bus or array" {  } { { "main.v" "CLOCK_27" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 4 -1 0 } }  } 0 0 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "Warning: 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Warning: Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 21 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Warning: Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "I2C_SDAT I2C_SDAT " "Warning: Removed fan-out from the always-disabled I/O buffer \"I2C_SDAT\" to the node \"I2C_SDAT\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 17 -1 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "audio_codec:b4\|wave_gen_sin:b1\|music\[15\] audio_codec:b4\|wave_gen_sin:b1\|music\[13\] " "Info: Duplicate LATCH primitive \"audio_codec:b4\|wave_gen_sin:b1\|music\[15\]\" merged with LATCH primitive \"audio_codec:b4\|wave_gen_sin:b1\|music\[13\]\"" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "audio_codec:b4\|wave_gen_sin:b1\|music\[14\] audio_codec:b4\|wave_gen_sin:b1\|music\[13\] " "Info: Duplicate LATCH primitive \"audio_codec:b4\|wave_gen_sin:b1\|music\[14\]\" merged with LATCH primitive \"audio_codec:b4\|wave_gen_sin:b1\|music\[13\]\"" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "audio_codec:b4\|wave_gen_sin:b1\|music\[12\] audio_codec:b4\|wave_gen_sin:b1\|music\[13\] " "Info: Duplicate LATCH primitive \"audio_codec:b4\|wave_gen_sin:b1\|music\[12\]\" merged with LATCH primitive \"audio_codec:b4\|wave_gen_sin:b1\|music\[13\]\"" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "audio_codec:b4\|wave_gen_sin:b1\|music\[11\] audio_codec:b4\|wave_gen_sin:b1\|music\[13\] " "Info: Duplicate LATCH primitive \"audio_codec:b4\|wave_gen_sin:b1\|music\[11\]\" merged with LATCH primitive \"audio_codec:b4\|wave_gen_sin:b1\|music\[13\]\"" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "audio_codec:b4\|wave_gen_sin:b1\|music\[10\] audio_codec:b4\|wave_gen_sin:b1\|music\[13\] " "Info: Duplicate LATCH primitive \"audio_codec:b4\|wave_gen_sin:b1\|music\[10\]\" merged with LATCH primitive \"audio_codec:b4\|wave_gen_sin:b1\|music\[13\]\"" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "software_control_interface:b2\|LUT_DATA\[5\] software_control_interface:b2\|LUT_DATA\[2\] " "Info: Duplicate LATCH primitive \"software_control_interface:b2\|LUT_DATA\[5\]\" merged with LATCH primitive \"software_control_interface:b2\|LUT_DATA\[2\]\"" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 101 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "software_control_interface:b2\|LUT_DATA\[0\] software_control_interface:b2\|LUT_DATA\[3\] " "Info: Duplicate LATCH primitive \"software_control_interface:b2\|LUT_DATA\[0\]\" merged with LATCH primitive \"software_control_interface:b2\|LUT_DATA\[3\]\"" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 101 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "software_control_interface:b2\|LUT_DATA\[1\] software_control_interface:b2\|LUT_DATA\[4\] " "Info: Duplicate LATCH primitive \"software_control_interface:b2\|LUT_DATA\[1\]\" merged with LATCH primitive \"software_control_interface:b2\|LUT_DATA\[4\]\"" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 101 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "audio_codec:b4\|wave_gen_sin:b1\|music\[9\] " "Warning: Latch audio_codec:b4\|wave_gen_sin:b1\|music\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA audio_codec:b4\|ramp\[12\] " "Warning: Ports D and ENA on the latch are fed by the same signal audio_codec:b4\|ramp\[12\]" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 74 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "audio_codec:b4\|wave_gen_sin:b1\|music\[5\] " "Warning: Latch audio_codec:b4\|wave_gen_sin:b1\|music\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA audio_codec:b4\|ramp\[12\] " "Warning: Ports D and ENA on the latch are fed by the same signal audio_codec:b4\|ramp\[12\]" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 74 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "audio_codec:b4\|wave_gen_sin:b1\|music\[13\] " "Warning: Latch audio_codec:b4\|wave_gen_sin:b1\|music\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA audio_codec:b4\|ramp\[12\] " "Warning: Ports D and ENA on the latch are fed by the same signal audio_codec:b4\|ramp\[12\]" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 74 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "audio_codec:b4\|wave_gen_sin:b1\|music\[1\] " "Warning: Latch audio_codec:b4\|wave_gen_sin:b1\|music\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA audio_codec:b4\|ramp\[12\] " "Warning: Ports D and ENA on the latch are fed by the same signal audio_codec:b4\|ramp\[12\]" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 74 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "audio_codec:b4\|wave_gen_sin:b1\|music\[6\] " "Warning: Latch audio_codec:b4\|wave_gen_sin:b1\|music\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA audio_codec:b4\|ramp\[13\] " "Warning: Ports D and ENA on the latch are fed by the same signal audio_codec:b4\|ramp\[13\]" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 74 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "audio_codec:b4\|wave_gen_sin:b1\|music\[2\] " "Warning: Latch audio_codec:b4\|wave_gen_sin:b1\|music\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA audio_codec:b4\|ramp\[12\] " "Warning: Ports D and ENA on the latch are fed by the same signal audio_codec:b4\|ramp\[12\]" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 74 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "audio_codec:b4\|wave_gen_sin:b1\|music\[7\] " "Warning: Latch audio_codec:b4\|wave_gen_sin:b1\|music\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA audio_codec:b4\|ramp\[13\] " "Warning: Ports D and ENA on the latch are fed by the same signal audio_codec:b4\|ramp\[13\]" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 74 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "audio_codec:b4\|wave_gen_sin:b1\|music\[3\] " "Warning: Latch audio_codec:b4\|wave_gen_sin:b1\|music\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA audio_codec:b4\|ramp\[12\] " "Warning: Ports D and ENA on the latch are fed by the same signal audio_codec:b4\|ramp\[12\]" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 74 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "audio_codec:b4\|wave_gen_sin:b1\|music\[8\] " "Warning: Latch audio_codec:b4\|wave_gen_sin:b1\|music\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA audio_codec:b4\|ramp\[13\] " "Warning: Ports D and ENA on the latch are fed by the same signal audio_codec:b4\|ramp\[13\]" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 74 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "audio_codec:b4\|wave_gen_sin:b1\|music\[4\] " "Warning: Latch audio_codec:b4\|wave_gen_sin:b1\|music\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA audio_codec:b4\|ramp\[13\] " "Warning: Ports D and ENA on the latch are fed by the same signal audio_codec:b4\|ramp\[13\]" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 74 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "audio_codec:b4\|wave_gen_sin:b1\|music\[0\] " "Warning: Latch audio_codec:b4\|wave_gen_sin:b1\|music\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA audio_codec:b4\|ramp\[13\] " "Warning: Ports D and ENA on the latch are fed by the same signal audio_codec:b4\|ramp\[13\]" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 74 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/I2C_Controller.v" 72 -1 0 } } { "I2C_Controller.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/I2C_Controller.v" 63 -1 0 } } { "I2C_Controller.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/I2C_Controller.v" 68 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "AUD_BCLK~synth " "Warning: Node \"AUD_BCLK~synth\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[1\] GND " "Warning (13410): Pin \"GPIO_1\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[2\] GND " "Warning (13410): Pin \"GPIO_1\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[3\] GND " "Warning (13410): Pin \"GPIO_1\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[4\] GND " "Warning (13410): Pin \"GPIO_1\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[5\] GND " "Warning (13410): Pin \"GPIO_1\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[6\] GND " "Warning (13410): Pin \"GPIO_1\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[7\] GND " "Warning (13410): Pin \"GPIO_1\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[8\] GND " "Warning (13410): Pin \"GPIO_1\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[9\] GND " "Warning (13410): Pin \"GPIO_1\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[10\] GND " "Warning (13410): Pin \"GPIO_1\[10\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[11\] GND " "Warning (13410): Pin \"GPIO_1\[11\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[12\] GND " "Warning (13410): Pin \"GPIO_1\[12\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[13\] GND " "Warning (13410): Pin \"GPIO_1\[13\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[14\] GND " "Warning (13410): Pin \"GPIO_1\[14\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[15\] GND " "Warning (13410): Pin \"GPIO_1\[15\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[16\] GND " "Warning (13410): Pin \"GPIO_1\[16\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[17\] GND " "Warning (13410): Pin \"GPIO_1\[17\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[18\] GND " "Warning (13410): Pin \"GPIO_1\[18\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[19\] GND " "Warning (13410): Pin \"GPIO_1\[19\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[20\] GND " "Warning (13410): Pin \"GPIO_1\[20\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[21\] GND " "Warning (13410): Pin \"GPIO_1\[21\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[22\] GND " "Warning (13410): Pin \"GPIO_1\[22\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[23\] GND " "Warning (13410): Pin \"GPIO_1\[23\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[24\] GND " "Warning (13410): Pin \"GPIO_1\[24\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[25\] GND " "Warning (13410): Pin \"GPIO_1\[25\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[26\] GND " "Warning (13410): Pin \"GPIO_1\[26\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[27\] GND " "Warning (13410): Pin \"GPIO_1\[27\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[28\] GND " "Warning (13410): Pin \"GPIO_1\[28\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[29\] GND " "Warning (13410): Pin \"GPIO_1\[29\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[30\] GND " "Warning (13410): Pin \"GPIO_1\[30\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[31\] GND " "Warning (13410): Pin \"GPIO_1\[31\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[32\] GND " "Warning (13410): Pin \"GPIO_1\[32\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[33\] GND " "Warning (13410): Pin \"GPIO_1\[33\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[34\] GND " "Warning (13410): Pin \"GPIO_1\[34\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_1\[35\] GND " "Warning (13410): Pin \"GPIO_1\[35\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[0\] GND " "Warning (13410): Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[1\] GND " "Warning (13410): Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[2\] GND " "Warning (13410): Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[3\] GND " "Warning (13410): Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[4\] GND " "Warning (13410): Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[5\] GND " "Warning (13410): Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Warning (13410): Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[0\] GND " "Warning (13410): Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[1\] GND " "Warning (13410): Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[2\] GND " "Warning (13410): Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[3\] GND " "Warning (13410): Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[4\] GND " "Warning (13410): Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[5\] GND " "Warning (13410): Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[6\] GND " "Warning (13410): Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[7\] GND " "Warning (13410): Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[8\] GND " "Warning (13410): Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[9\] GND " "Warning (13410): Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ranging_module:range\|distance_output\[0\] " "Info: Register \"ranging_module:range\|distance_output\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Alexander/Desktop/Course_v4/main.map.smsg " "Info: Generated suppressed messages file C:/Users/Alexander/Desktop/Course_v4/main.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "50 " "Warning: Design contains 50 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[1\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[1\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[2\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[2\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[3\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[3\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[4\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[4\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[5\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[5\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[6\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[6\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[7\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[7\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[8\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[8\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[9\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[9\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[10\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[10\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[11\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[11\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[12\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[12\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[13\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[13\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[14\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[14\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[15\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[15\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[16\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[16\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[17\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[17\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[18\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[18\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[19\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[19\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[20\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[20\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[21\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[21\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[22\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[22\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[23\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[23\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[24\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[24\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[25\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[25\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[26\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[26\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[27\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[27\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[28\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[28\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[29\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[29\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[30\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[30\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[31\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[31\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[32\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[32\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[33\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[33\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[34\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[34\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0\[35\] " "Warning (15610): No output dependent on input pin \"GPIO_0\[35\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "Warning (15610): No output dependent on input pin \"SW\[0\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "Warning (15610): No output dependent on input pin \"KEY\[0\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "Warning (15610): No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 22 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "798 " "Info: Implemented 798 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "53 " "Info: Implemented 53 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "87 " "Info: Implemented 87 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Info: Implemented 2 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "655 " "Info: Implemented 655 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 169 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 169 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 13 22:07:27 2016 " "Info: Processing ended: Mon Jun 13 22:07:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 13 22:07:28 2016 " "Info: Processing started: Mon Jun 13 22:07:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main -c main " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "main EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"main\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "PLL:b1\|altpll:altpll_component\|pll clock1 " "Warning: Compensate clock of PLL \"PLL:b1\|altpll:altpll_component\|pll\" has been set to clock1" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } }  } 0 0 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:b1\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"PLL:b1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:b1\|altpll:altpll_component\|_clk1 2 3 0 0 " "Info: Implementing clock multiplication of 2, clock division of 3, and phase shift of 0 degrees (0 ps) for PLL:b1\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 1490 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 1491 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 1492 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 142 " "Critical Warning: No exact pin location assignment(s) for 1 pins of 142 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK_27 " "Info: Pin CLOCK_27 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLOCK_27 } } } { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 4 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 441 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:b1\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_3) " "Info: Automatically promoted node PLL:b1\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:b1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 180 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "software_control_interface:b2\|mI2C_CTRL_CLK " "Info: Destination node software_control_interface:b2\|mI2C_CTRL_CLK" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { software_control_interface:b2|mI2C_CTRL_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 169 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 440 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "software_control_interface:b2\|mI2C_CTRL_CLK  " "Info: Automatically promoted node software_control_interface:b2\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "software_control_interface:b2\|I2C_Controller:u0\|I2C_SCLK~2 " "Info: Destination node software_control_interface:b2\|I2C_Controller:u0\|I2C_SCLK~2" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/I2C_Controller.v" 62 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { software_control_interface:b2|I2C_Controller:u0|I2C_SCLK~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 912 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "software_control_interface:b2\|mI2C_CTRL_CLK~0 " "Info: Destination node software_control_interface:b2\|mI2C_CTRL_CLK~0" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { software_control_interface:b2|mI2C_CTRL_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 976 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "software_control_interface:b2\|LUT_INDEX\[1\] " "Info: Destination node software_control_interface:b2\|LUT_INDEX\[1\]" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 71 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { software_control_interface:b2|LUT_INDEX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 144 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { software_control_interface:b2|mI2C_CTRL_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 169 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "audio_codec:b4\|wave_gen_sin:b1\|Mux11~1  " "Info: Automatically promoted node audio_codec:b4\|wave_gen_sin:b1\|Mux11~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec:b4|wave_gen_sin:b1|Mux11~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 1003 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "audio_codec:b4\|LRCK_1X  " "Info: Automatically promoted node audio_codec:b4\|LRCK_1X " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec:b4\|ramp\[11\] " "Info: Destination node audio_codec:b4\|ramp\[11\]" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 74 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec:b4|ramp[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 86 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec:b4\|ramp\[13\] " "Info: Destination node audio_codec:b4\|ramp\[13\]" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 74 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec:b4|ramp[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 84 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec:b4\|ramp\[10\] " "Info: Destination node audio_codec:b4\|ramp\[10\]" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 74 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec:b4|ramp[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 87 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec:b4\|ramp\[9\] " "Info: Destination node audio_codec:b4\|ramp\[9\]" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 74 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec:b4|ramp[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 88 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec:b4\|ramp\[8\] " "Info: Destination node audio_codec:b4\|ramp\[8\]" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 74 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec:b4|ramp[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 89 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec:b4\|ramp\[12\] " "Info: Destination node audio_codec:b4\|ramp\[12\]" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 74 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec:b4|ramp[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 85 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec:b4\|ramp\[14\] " "Info: Destination node audio_codec:b4\|ramp\[14\]" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 74 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec:b4|ramp[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 83 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec:b4\|LRCK_1X~0 " "Info: Destination node audio_codec:b4\|LRCK_1X~0" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 40 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec:b4|LRCK_1X~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 984 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_ADCLRCK " "Info: Destination node AUD_ADCLRCK" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 445 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_DACLRCK " "Info: Destination node AUD_DACLRCK" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 446 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 40 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec:b4|LRCK_1X } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 107 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "software_control_interface:b2\|LUT_INDEX\[1\]  " "Info: Automatically promoted node software_control_interface:b2\|LUT_INDEX\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "software_control_interface:b2\|mI2C_GO " "Info: Destination node software_control_interface:b2\|mI2C_GO" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { software_control_interface:b2|mI2C_GO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 171 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "software_control_interface:b2\|mSetup_ST.10 " "Info: Destination node software_control_interface:b2\|mSetup_ST.10" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { software_control_interface:b2|mSetup_ST.10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 177 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "software_control_interface:b2\|mSetup_ST.01 " "Info: Destination node software_control_interface:b2\|mSetup_ST.01" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { software_control_interface:b2|mSetup_ST.01 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 176 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "software_control_interface:b2\|o_I2C_END " "Info: Destination node software_control_interface:b2\|o_I2C_END" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { software_control_interface:b2|o_I2C_END } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 178 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "software_control_interface:b2\|mSetup_ST.00 " "Info: Destination node software_control_interface:b2\|mSetup_ST.00" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { software_control_interface:b2|mSetup_ST.00 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 175 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "software_control_interface:b2\|LUT_INDEX\[1\]~0 " "Info: Destination node software_control_interface:b2\|LUT_INDEX\[1\]~0" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 71 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { software_control_interface:b2|LUT_INDEX[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 1427 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "software_control_interface:b2\|LUT_INDEX\[0\]~1 " "Info: Destination node software_control_interface:b2\|LUT_INDEX\[0\]~1" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 71 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { software_control_interface:b2|LUT_INDEX[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 1454 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "software_control_interface:b2\|mI2C_DATA\[9\]~0 " "Info: Destination node software_control_interface:b2\|mI2C_DATA\[9\]~0" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 71 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { software_control_interface:b2|mI2C_DATA[9]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 1456 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 71 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { software_control_interface:b2|LUT_INDEX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 144 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "audio_codec:b4\|oAUD_BCK  " "Info: Automatically promoted node audio_codec:b4\|oAUD_BCK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_BCLK " "Info: Destination node AUD_BCLK" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 443 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec:b4\|oAUD_BCK~0 " "Info: Destination node audio_codec:b4\|oAUD_BCK~0" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec:b4|oAUD_BCK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 1397 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec:b4|oAUD_BCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 106 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "res  " "Info: Automatically promoted node res " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "software_control_interface:b2\|o_I2C_END " "Info: Destination node software_control_interface:b2\|o_I2C_END" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { software_control_interface:b2|o_I2C_END } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 178 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "software_control_interface:b2\|I2C_Controller:u0\|SD\[9\]~1 " "Info: Destination node software_control_interface:b2\|I2C_Controller:u0\|SD\[9\]~1" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/I2C_Controller.v" 98 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { software_control_interface:b2|I2C_Controller:u0|SD[9]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 1455 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "software_control_interface:b2\|mI2C_DATA\[9\]~0 " "Info: Destination node software_control_interface:b2\|mI2C_DATA\[9\]~0" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 71 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { software_control_interface:b2|mI2C_DATA[9]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 1456 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 106 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { res } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 439 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:b1\|altpll:altpll_component\|pll clk\[1\] AUD_XCK " "Warning: PLL \"PLL:b1\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"AUD_XCK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } } { "PLL.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/PLL.v" 94 0 0 } } { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 87 0 0 } } { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 27 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning: Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_24\[0\] " "Warning: Ignored I/O standard assignment to node \"CLOCK_24\[0\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_24\[1\] " "Warning: Ignored I/O standard assignment to node \"CLOCK_24\[1\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_27\[1\] " "Warning: Ignored I/O standard assignment to node \"CLOCK_27\[1\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EXT_CLOCK " "Warning: Ignored I/O standard assignment to node \"EXT_CLOCK\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_CLK " "Warning: Ignored I/O standard assignment to node \"PS2_CLK\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_DAT " "Warning: Ignored I/O standard assignment to node \"PS2_DAT\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TCK " "Warning: Ignored I/O standard assignment to node \"TCK\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TCS " "Warning: Ignored I/O standard assignment to node \"TCS\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TDI " "Warning: Ignored I/O standard assignment to node \"TDI\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TDO " "Warning: Ignored I/O standard assignment to node \"TDO\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_RXD " "Warning: Ignored I/O standard assignment to node \"UART_RXD\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_TXD " "Warning: Ignored I/O standard assignment to node \"UART_TXD\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[0\] " "Warning: Ignored I/O standard assignment to node \"VGA_B\[0\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[1\] " "Warning: Ignored I/O standard assignment to node \"VGA_B\[1\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[2\] " "Warning: Ignored I/O standard assignment to node \"VGA_B\[2\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[3\] " "Warning: Ignored I/O standard assignment to node \"VGA_B\[3\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[0\] " "Warning: Ignored I/O standard assignment to node \"VGA_G\[0\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[1\] " "Warning: Ignored I/O standard assignment to node \"VGA_G\[1\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[2\] " "Warning: Ignored I/O standard assignment to node \"VGA_G\[2\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[3\] " "Warning: Ignored I/O standard assignment to node \"VGA_G\[3\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_HS " "Warning: Ignored I/O standard assignment to node \"VGA_HS\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[0\] " "Warning: Ignored I/O standard assignment to node \"VGA_R\[0\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[1\] " "Warning: Ignored I/O standard assignment to node \"VGA_R\[1\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[2\] " "Warning: Ignored I/O standard assignment to node \"VGA_R\[2\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[3\] " "Warning: Ignored I/O standard assignment to node \"VGA_R\[3\]\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_VS " "Warning: Ignored I/O standard assignment to node \"VGA_VS\"" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_24\[0\] " "Warning: Node \"CLOCK_24\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_24\[1\] " "Warning: Node \"CLOCK_24\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27\[0\] " "Warning: Node \"CLOCK_27\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27\[1\] " "Warning: Node \"CLOCK_27\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Warning: Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Warning: Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Warning: Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Warning: Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Warning: Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Warning: Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Warning: Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Warning: Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Warning: Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Warning: Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Warning: Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Warning: Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Warning: Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Warning: Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Warning: Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Warning: Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Warning: Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Warning: Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Warning: Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Warning: Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Warning: Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Warning: Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Warning: Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Warning: Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Warning: Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Warning: Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Warning: Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Warning: Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Warning: Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Warning: Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Warning: Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Warning: Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Warning: Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Warning: Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Warning: Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Warning: Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Warning: Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Warning: Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Warning: Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Warning: Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Warning: Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Warning: Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Warning: Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Warning: Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Warning: Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Warning: Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Warning: Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Warning: Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Warning: Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Warning: Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Warning: Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Warning: Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Warning: Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Warning: Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Warning: Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Warning: Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Warning: Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Warning: Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Warning: Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Warning: Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Warning: Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Warning: Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Warning: Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Warning: Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Warning: Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Warning: Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Warning: Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Warning: Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Warning: Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Warning: Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Warning: Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Warning: Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Warning: Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Warning: Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Warning: Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Warning: Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Warning: Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Warning: Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Warning: Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Warning: Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Warning: Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Warning: Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Warning: Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Warning: Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Warning: Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Warning: Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Warning: Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Warning: Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Warning: Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Warning: Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Warning: Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Warning: Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Warning: Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Warning: Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Warning: Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Warning: Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Warning: Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Warning: Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Warning: Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Warning: Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Warning: Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Warning: Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Warning: Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Warning: Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Warning: Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Warning: Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Warning: Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Warning: Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Warning: Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Warning: Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Warning: Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Warning: Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Warning: Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Warning: Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Warning: Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Warning: Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Warning: Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Warning: Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Warning: Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Warning: Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Warning: Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Warning: Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Warning: Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Warning: Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Warning: Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Warning: Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Warning: Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Warning: Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Warning: Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Warning: Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Warning: Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Warning: Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Warning: Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.034 ns register register " "Info: Estimated most critical path is register to register delay of 6.034 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns audio_codec:b4\|ramp\[1\] 1 REG LAB_X24_Y17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X24_Y17; Fanout = 3; REG Node = 'audio_codec:b4\|ramp\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec:b4|ramp[1] } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.178 ns) 0.972 ns audio_codec:b4\|LessThan3~1 2 COMB LAB_X23_Y17 1 " "Info: 2: + IC(0.794 ns) + CELL(0.178 ns) = 0.972 ns; Loc. = LAB_X23_Y17; Fanout = 1; COMB Node = 'audio_codec:b4\|LessThan3~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { audio_codec:b4|ramp[1] audio_codec:b4|LessThan3~1 } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.319 ns) 1.645 ns audio_codec:b4\|LessThan3~2 3 COMB LAB_X23_Y17 1 " "Info: 3: + IC(0.354 ns) + CELL(0.319 ns) = 1.645 ns; Loc. = LAB_X23_Y17; Fanout = 1; COMB Node = 'audio_codec:b4\|LessThan3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { audio_codec:b4|LessThan3~1 audio_codec:b4|LessThan3~2 } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 2.321 ns audio_codec:b4\|LessThan3~3 4 COMB LAB_X23_Y17 1 " "Info: 4: + IC(0.498 ns) + CELL(0.178 ns) = 2.321 ns; Loc. = LAB_X23_Y17; Fanout = 1; COMB Node = 'audio_codec:b4\|LessThan3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { audio_codec:b4|LessThan3~2 audio_codec:b4|LessThan3~3 } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.517 ns) 3.313 ns audio_codec:b4\|LessThan3~5 5 COMB LAB_X23_Y17 1 " "Info: 5: + IC(0.475 ns) + CELL(0.517 ns) = 3.313 ns; Loc. = LAB_X23_Y17; Fanout = 1; COMB Node = 'audio_codec:b4\|LessThan3~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { audio_codec:b4|LessThan3~3 audio_codec:b4|LessThan3~5 } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.393 ns audio_codec:b4\|LessThan3~7 6 COMB LAB_X23_Y17 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 3.393 ns; Loc. = LAB_X23_Y17; Fanout = 1; COMB Node = 'audio_codec:b4\|LessThan3~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { audio_codec:b4|LessThan3~5 audio_codec:b4|LessThan3~7 } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.473 ns audio_codec:b4\|LessThan3~9 7 COMB LAB_X23_Y17 1 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 3.473 ns; Loc. = LAB_X23_Y17; Fanout = 1; COMB Node = 'audio_codec:b4\|LessThan3~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { audio_codec:b4|LessThan3~7 audio_codec:b4|LessThan3~9 } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.553 ns audio_codec:b4\|LessThan3~11 8 COMB LAB_X23_Y17 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 3.553 ns; Loc. = LAB_X23_Y17; Fanout = 1; COMB Node = 'audio_codec:b4\|LessThan3~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { audio_codec:b4|LessThan3~9 audio_codec:b4|LessThan3~11 } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.633 ns audio_codec:b4\|LessThan3~13 9 COMB LAB_X23_Y17 1 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 3.633 ns; Loc. = LAB_X23_Y17; Fanout = 1; COMB Node = 'audio_codec:b4\|LessThan3~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { audio_codec:b4|LessThan3~11 audio_codec:b4|LessThan3~13 } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.713 ns audio_codec:b4\|LessThan3~15 10 COMB LAB_X23_Y17 1 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 3.713 ns; Loc. = LAB_X23_Y17; Fanout = 1; COMB Node = 'audio_codec:b4\|LessThan3~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { audio_codec:b4|LessThan3~13 audio_codec:b4|LessThan3~15 } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.793 ns audio_codec:b4\|LessThan3~17 11 COMB LAB_X23_Y17 1 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 3.793 ns; Loc. = LAB_X23_Y17; Fanout = 1; COMB Node = 'audio_codec:b4\|LessThan3~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { audio_codec:b4|LessThan3~15 audio_codec:b4|LessThan3~17 } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.251 ns audio_codec:b4\|LessThan3~18 12 COMB LAB_X23_Y17 1 " "Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 4.251 ns; Loc. = LAB_X23_Y17; Fanout = 1; COMB Node = 'audio_codec:b4\|LessThan3~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { audio_codec:b4|LessThan3~17 audio_codec:b4|LessThan3~18 } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.545 ns) 4.927 ns audio_codec:b4\|LessThan3~21 13 COMB LAB_X23_Y17 16 " "Info: 13: + IC(0.131 ns) + CELL(0.545 ns) = 4.927 ns; Loc. = LAB_X23_Y17; Fanout = 16; COMB Node = 'audio_codec:b4\|LessThan3~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { audio_codec:b4|LessThan3~18 audio_codec:b4|LessThan3~21 } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.580 ns) 6.034 ns audio_codec:b4\|ramp\[14\] 14 REG LAB_X24_Y17 26 " "Info: 14: + IC(0.527 ns) + CELL(0.580 ns) = 6.034 ns; Loc. = LAB_X24_Y17; Fanout = 26; REG Node = 'audio_codec:b4\|ramp\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { audio_codec:b4|LessThan3~21 audio_codec:b4|ramp[14] } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.255 ns ( 53.94 % ) " "Info: Total cell delay = 3.255 ns ( 53.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.779 ns ( 46.06 % ) " "Info: Total interconnect delay = 2.779 ns ( 46.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.034 ns" { audio_codec:b4|ramp[1] audio_codec:b4|LessThan3~1 audio_codec:b4|LessThan3~2 audio_codec:b4|LessThan3~3 audio_codec:b4|LessThan3~5 audio_codec:b4|LessThan3~7 audio_codec:b4|LessThan3~9 audio_codec:b4|LessThan3~11 audio_codec:b4|LessThan3~13 audio_codec:b4|LessThan3~15 audio_codec:b4|LessThan3~17 audio_codec:b4|LessThan3~18 audio_codec:b4|LessThan3~21 audio_codec:b4|ramp[14] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X25_Y14 X37_Y27 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "89 " "Warning: Found 89 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Info: Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Info: Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Info: Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Info: Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Info: Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Info: Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Info: Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Info: Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Info: Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Info: Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Info: Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Info: Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Info: Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Info: Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Info: Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Info: Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Info: Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Info: Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Info: Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Info: Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Info: Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Info: Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Info: Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Info: Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Info: Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Info: Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Info: Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Info: Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Info: Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Info: Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Info: Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Info: Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Info: Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Info: Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Info: Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Info: Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Info: Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Info: Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Info: Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Info: Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Info: Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Info: Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Info: Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Info: Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Info: Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Info: Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Info: Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Info: Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Info: Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Info: Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Info: Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Info: Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info: Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info: Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info: Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info: Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info: Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info: Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info: Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info: Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info: Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info: Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info: Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Info: Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Info: Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Info: Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Info: Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Info: Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Info: Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Info: Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Info: Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Info: Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Info: Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Info: Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Info: Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Warning: Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Info: Pin AUD_BCLK has a permanently enabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexander/Desktop/Course_v4/" 0 { } { { 0 { 0 ""} 0 443 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 173 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 173 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "268 " "Info: Peak virtual memory: 268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 13 22:07:33 2016 " "Info: Processing ended: Mon Jun 13 22:07:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 13 22:07:34 2016 " "Info: Processing started: Mon Jun 13 22:07:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off main -c main " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 13 22:07:35 2016 " "Info: Processing ended: Mon Jun 13 22:07:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 13 22:07:36 2016 " "Info: Processing started: Mon Jun 13 22:07:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "software_control_interface:b2\|LUT_DATA\[2\] " "Warning: Node \"software_control_interface:b2\|LUT_DATA\[2\]\" is a latch" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 101 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "software_control_interface:b2\|LUT_DATA\[6\] " "Warning: Node \"software_control_interface:b2\|LUT_DATA\[6\]\" is a latch" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 101 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "software_control_interface:b2\|LUT_DATA\[4\] " "Warning: Node \"software_control_interface:b2\|LUT_DATA\[4\]\" is a latch" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 101 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "software_control_interface:b2\|LUT_DATA\[3\] " "Warning: Node \"software_control_interface:b2\|LUT_DATA\[3\]\" is a latch" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 101 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "software_control_interface:b2\|LUT_DATA\[9\] " "Warning: Node \"software_control_interface:b2\|LUT_DATA\[9\]\" is a latch" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 101 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "audio_codec:b4\|wave_gen_sin:b1\|music\[13\] " "Warning: Node \"audio_codec:b4\|wave_gen_sin:b1\|music\[13\]\" is a latch" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "audio_codec:b4\|wave_gen_sin:b1\|music\[5\] " "Warning: Node \"audio_codec:b4\|wave_gen_sin:b1\|music\[5\]\" is a latch" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "audio_codec:b4\|wave_gen_sin:b1\|music\[1\] " "Warning: Node \"audio_codec:b4\|wave_gen_sin:b1\|music\[1\]\" is a latch" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "audio_codec:b4\|wave_gen_sin:b1\|music\[9\] " "Warning: Node \"audio_codec:b4\|wave_gen_sin:b1\|music\[9\]\" is a latch" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "audio_codec:b4\|wave_gen_sin:b1\|music\[6\] " "Warning: Node \"audio_codec:b4\|wave_gen_sin:b1\|music\[6\]\" is a latch" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "audio_codec:b4\|wave_gen_sin:b1\|music\[2\] " "Warning: Node \"audio_codec:b4\|wave_gen_sin:b1\|music\[2\]\" is a latch" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "audio_codec:b4\|wave_gen_sin:b1\|music\[3\] " "Warning: Node \"audio_codec:b4\|wave_gen_sin:b1\|music\[3\]\" is a latch" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "audio_codec:b4\|wave_gen_sin:b1\|music\[7\] " "Warning: Node \"audio_codec:b4\|wave_gen_sin:b1\|music\[7\]\" is a latch" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "audio_codec:b4\|wave_gen_sin:b1\|music\[4\] " "Warning: Node \"audio_codec:b4\|wave_gen_sin:b1\|music\[4\]\" is a latch" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "audio_codec:b4\|wave_gen_sin:b1\|music\[8\] " "Warning: Node \"audio_codec:b4\|wave_gen_sin:b1\|music\[8\]\" is a latch" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "audio_codec:b4\|wave_gen_sin:b1\|music\[0\] " "Warning: Node \"audio_codec:b4\|wave_gen_sin:b1\|music\[0\]\" is a latch" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "13 " "Warning: Found 13 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "audio_codec:b4\|wave_gen_sin:b1\|Mux11~0 " "Info: Detected gated clock \"audio_codec:b4\|wave_gen_sin:b1\|Mux11~0\" as buffer" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "audio_codec:b4\|wave_gen_sin:b1\|Mux11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "audio_codec:b4\|wave_gen_sin:b1\|Mux11~1 " "Info: Detected gated clock \"audio_codec:b4\|wave_gen_sin:b1\|Mux11~1\" as buffer" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "audio_codec:b4\|wave_gen_sin:b1\|Mux11~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "audio_codec:b4\|oAUD_BCK " "Info: Detected ripple clock \"audio_codec:b4\|oAUD_BCK\" as buffer" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "audio_codec:b4\|oAUD_BCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "audio_codec:b4\|ramp\[8\] " "Info: Detected ripple clock \"audio_codec:b4\|ramp\[8\]\" as buffer" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 74 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "audio_codec:b4\|ramp\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "audio_codec:b4\|ramp\[9\] " "Info: Detected ripple clock \"audio_codec:b4\|ramp\[9\]\" as buffer" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 74 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "audio_codec:b4\|ramp\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "audio_codec:b4\|ramp\[10\] " "Info: Detected ripple clock \"audio_codec:b4\|ramp\[10\]\" as buffer" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 74 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "audio_codec:b4\|ramp\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "audio_codec:b4\|ramp\[11\] " "Info: Detected ripple clock \"audio_codec:b4\|ramp\[11\]\" as buffer" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 74 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "audio_codec:b4\|ramp\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "audio_codec:b4\|ramp\[12\] " "Info: Detected ripple clock \"audio_codec:b4\|ramp\[12\]\" as buffer" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 74 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "audio_codec:b4\|ramp\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "audio_codec:b4\|ramp\[13\] " "Info: Detected ripple clock \"audio_codec:b4\|ramp\[13\]\" as buffer" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 74 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "audio_codec:b4\|ramp\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "audio_codec:b4\|ramp\[14\] " "Info: Detected ripple clock \"audio_codec:b4\|ramp\[14\]\" as buffer" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 74 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "audio_codec:b4\|ramp\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "audio_codec:b4\|LRCK_1X " "Info: Detected ripple clock \"audio_codec:b4\|LRCK_1X\" as buffer" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 40 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "audio_codec:b4\|LRCK_1X" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "software_control_interface:b2\|LUT_INDEX\[1\] " "Info: Detected ripple clock \"software_control_interface:b2\|LUT_INDEX\[1\]\" as buffer" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 71 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "software_control_interface:b2\|LUT_INDEX\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "software_control_interface:b2\|mI2C_CTRL_CLK " "Info: Detected ripple clock \"software_control_interface:b2\|mI2C_CTRL_CLK\" as buffer" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "software_control_interface:b2\|mI2C_CTRL_CLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL:b1\|altpll:altpll_component\|_clk1 register audio_codec:b4\|ramp\[3\] register audio_codec:b4\|ramp\[8\] 47.651 ns " "Info: Slack time is 47.651 ns for clock \"PLL:b1\|altpll:altpll_component\|_clk1\" between source register \"audio_codec:b4\|ramp\[3\]\" and destination register \"audio_codec:b4\|ramp\[8\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "126.52 MHz 7.904 ns " "Info: Fmax is 126.52 MHz (period= 7.904 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "53.750 ns + Largest register register " "Info: + Largest register to register requirement is 53.750 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "55.555 ns + " "Info: + Setup relationship between source and destination is 55.555 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 80.909 ns " "Info: + Latch edge is 80.909 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL:b1\|altpll:altpll_component\|_clk1 55.555 ns 25.354 ns inverted 50 " "Info: Clock period of Destination clock \"PLL:b1\|altpll:altpll_component\|_clk1\" is 55.555 ns with inverted offset of 25.354 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 25.354 ns " "Info: - Launch edge is 25.354 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL:b1\|altpll:altpll_component\|_clk1 55.555 ns 25.354 ns inverted 50 " "Info: Clock period of Source clock \"PLL:b1\|altpll:altpll_component\|_clk1\" is 55.555 ns with inverted offset of 25.354 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.566 ns + Largest " "Info: + Largest clock skew is -1.566 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:b1\|altpll:altpll_component\|_clk1 destination 4.638 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL:b1\|altpll:altpll_component\|_clk1\" to destination register is 4.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:b1\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'PLL:b1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:b1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns PLL:b1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G11 15 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 15; COMB Node = 'PLL:b1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { PLL:b1|altpll:altpll_component|_clk1 PLL:b1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.879 ns) 2.786 ns audio_codec:b4\|LRCK_1X 3 REG LCFF_X24_Y12_N29 11 " "Info: 3: + IC(0.989 ns) + CELL(0.879 ns) = 2.786 ns; Loc. = LCFF_X24_Y12_N29; Fanout = 11; REG Node = 'audio_codec:b4\|LRCK_1X'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { PLL:b1|altpll:altpll_component|_clk1~clkctrl audio_codec:b4|LRCK_1X } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.602 ns) 4.638 ns audio_codec:b4\|ramp\[8\] 4 REG LCFF_X24_Y17_N17 91 " "Info: 4: + IC(1.250 ns) + CELL(0.602 ns) = 4.638 ns; Loc. = LCFF_X24_Y17_N17; Fanout = 91; REG Node = 'audio_codec:b4\|ramp\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.852 ns" { audio_codec:b4|LRCK_1X audio_codec:b4|ramp[8] } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 31.93 % ) " "Info: Total cell delay = 1.481 ns ( 31.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.157 ns ( 68.07 % ) " "Info: Total interconnect delay = 3.157 ns ( 68.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.638 ns" { PLL:b1|altpll:altpll_component|_clk1 PLL:b1|altpll:altpll_component|_clk1~clkctrl audio_codec:b4|LRCK_1X audio_codec:b4|ramp[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.638 ns" { PLL:b1|altpll:altpll_component|_clk1 {} PLL:b1|altpll:altpll_component|_clk1~clkctrl {} audio_codec:b4|LRCK_1X {} audio_codec:b4|ramp[8] {} } { 0.000ns 0.918ns 0.989ns 1.250ns } { 0.000ns 0.000ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:b1\|altpll:altpll_component\|_clk1 source 6.204 ns - Longest register " "Info: - Longest clock path from clock \"PLL:b1\|altpll:altpll_component\|_clk1\" to source register is 6.204 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:b1\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'PLL:b1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:b1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns PLL:b1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G11 15 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 15; COMB Node = 'PLL:b1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { PLL:b1|altpll:altpll_component|_clk1 PLL:b1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.879 ns) 2.786 ns audio_codec:b4\|LRCK_1X 3 REG LCFF_X24_Y12_N29 11 " "Info: 3: + IC(0.989 ns) + CELL(0.879 ns) = 2.786 ns; Loc. = LCFF_X24_Y12_N29; Fanout = 11; REG Node = 'audio_codec:b4\|LRCK_1X'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { PLL:b1|altpll:altpll_component|_clk1~clkctrl audio_codec:b4|LRCK_1X } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.826 ns) + CELL(0.000 ns) 4.612 ns audio_codec:b4\|LRCK_1X~clkctrl 4 COMB CLKCTRL_G1 9 " "Info: 4: + IC(1.826 ns) + CELL(0.000 ns) = 4.612 ns; Loc. = CLKCTRL_G1; Fanout = 9; COMB Node = 'audio_codec:b4\|LRCK_1X~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.826 ns" { audio_codec:b4|LRCK_1X audio_codec:b4|LRCK_1X~clkctrl } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 6.204 ns audio_codec:b4\|ramp\[3\] 5 REG LCFF_X24_Y17_N7 3 " "Info: 5: + IC(0.990 ns) + CELL(0.602 ns) = 6.204 ns; Loc. = LCFF_X24_Y17_N7; Fanout = 3; REG Node = 'audio_codec:b4\|ramp\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { audio_codec:b4|LRCK_1X~clkctrl audio_codec:b4|ramp[3] } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 23.87 % ) " "Info: Total cell delay = 1.481 ns ( 23.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.723 ns ( 76.13 % ) " "Info: Total interconnect delay = 4.723 ns ( 76.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.204 ns" { PLL:b1|altpll:altpll_component|_clk1 PLL:b1|altpll:altpll_component|_clk1~clkctrl audio_codec:b4|LRCK_1X audio_codec:b4|LRCK_1X~clkctrl audio_codec:b4|ramp[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.204 ns" { PLL:b1|altpll:altpll_component|_clk1 {} PLL:b1|altpll:altpll_component|_clk1~clkctrl {} audio_codec:b4|LRCK_1X {} audio_codec:b4|LRCK_1X~clkctrl {} audio_codec:b4|ramp[3] {} } { 0.000ns 0.918ns 0.989ns 1.826ns 0.990ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.638 ns" { PLL:b1|altpll:altpll_component|_clk1 PLL:b1|altpll:altpll_component|_clk1~clkctrl audio_codec:b4|LRCK_1X audio_codec:b4|ramp[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.638 ns" { PLL:b1|altpll:altpll_component|_clk1 {} PLL:b1|altpll:altpll_component|_clk1~clkctrl {} audio_codec:b4|LRCK_1X {} audio_codec:b4|ramp[8] {} } { 0.000ns 0.918ns 0.989ns 1.250ns } { 0.000ns 0.000ns 0.879ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.204 ns" { PLL:b1|altpll:altpll_component|_clk1 PLL:b1|altpll:altpll_component|_clk1~clkctrl audio_codec:b4|LRCK_1X audio_codec:b4|LRCK_1X~clkctrl audio_codec:b4|ramp[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.204 ns" { PLL:b1|altpll:altpll_component|_clk1 {} PLL:b1|altpll:altpll_component|_clk1~clkctrl {} audio_codec:b4|LRCK_1X {} audio_codec:b4|LRCK_1X~clkctrl {} audio_codec:b4|ramp[3] {} } { 0.000ns 0.918ns 0.989ns 1.826ns 0.990ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 74 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 74 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.638 ns" { PLL:b1|altpll:altpll_component|_clk1 PLL:b1|altpll:altpll_component|_clk1~clkctrl audio_codec:b4|LRCK_1X audio_codec:b4|ramp[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.638 ns" { PLL:b1|altpll:altpll_component|_clk1 {} PLL:b1|altpll:altpll_component|_clk1~clkctrl {} audio_codec:b4|LRCK_1X {} audio_codec:b4|ramp[8] {} } { 0.000ns 0.918ns 0.989ns 1.250ns } { 0.000ns 0.000ns 0.879ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.204 ns" { PLL:b1|altpll:altpll_component|_clk1 PLL:b1|altpll:altpll_component|_clk1~clkctrl audio_codec:b4|LRCK_1X audio_codec:b4|LRCK_1X~clkctrl audio_codec:b4|ramp[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.204 ns" { PLL:b1|altpll:altpll_component|_clk1 {} PLL:b1|altpll:altpll_component|_clk1~clkctrl {} audio_codec:b4|LRCK_1X {} audio_codec:b4|LRCK_1X~clkctrl {} audio_codec:b4|ramp[3] {} } { 0.000ns 0.918ns 0.989ns 1.826ns 0.990ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.099 ns - Longest register register " "Info: - Longest register to register delay is 6.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns audio_codec:b4\|ramp\[3\] 1 REG LCFF_X24_Y17_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y17_N7; Fanout = 3; REG Node = 'audio_codec:b4\|ramp\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec:b4|ramp[3] } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.521 ns) 1.408 ns audio_codec:b4\|LessThan3~1 2 COMB LCCOMB_X23_Y17_N30 1 " "Info: 2: + IC(0.887 ns) + CELL(0.521 ns) = 1.408 ns; Loc. = LCCOMB_X23_Y17_N30; Fanout = 1; COMB Node = 'audio_codec:b4\|LessThan3~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { audio_codec:b4|ramp[3] audio_codec:b4|LessThan3~1 } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 1.881 ns audio_codec:b4\|LessThan3~2 3 COMB LCCOMB_X23_Y17_N0 1 " "Info: 3: + IC(0.295 ns) + CELL(0.178 ns) = 1.881 ns; Loc. = LCCOMB_X23_Y17_N0; Fanout = 1; COMB Node = 'audio_codec:b4\|LessThan3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { audio_codec:b4|LessThan3~1 audio_codec:b4|LessThan3~2 } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 2.351 ns audio_codec:b4\|LessThan3~3 4 COMB LCCOMB_X23_Y17_N2 1 " "Info: 4: + IC(0.292 ns) + CELL(0.178 ns) = 2.351 ns; Loc. = LCCOMB_X23_Y17_N2; Fanout = 1; COMB Node = 'audio_codec:b4\|LessThan3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { audio_codec:b4|LessThan3~2 audio_codec:b4|LessThan3~3 } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.495 ns) 3.135 ns audio_codec:b4\|LessThan3~5 5 COMB LCCOMB_X23_Y17_N6 1 " "Info: 5: + IC(0.289 ns) + CELL(0.495 ns) = 3.135 ns; Loc. = LCCOMB_X23_Y17_N6; Fanout = 1; COMB Node = 'audio_codec:b4\|LessThan3~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.784 ns" { audio_codec:b4|LessThan3~3 audio_codec:b4|LessThan3~5 } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.215 ns audio_codec:b4\|LessThan3~7 6 COMB LCCOMB_X23_Y17_N8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 3.215 ns; Loc. = LCCOMB_X23_Y17_N8; Fanout = 1; COMB Node = 'audio_codec:b4\|LessThan3~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { audio_codec:b4|LessThan3~5 audio_codec:b4|LessThan3~7 } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.295 ns audio_codec:b4\|LessThan3~9 7 COMB LCCOMB_X23_Y17_N10 1 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 3.295 ns; Loc. = LCCOMB_X23_Y17_N10; Fanout = 1; COMB Node = 'audio_codec:b4\|LessThan3~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { audio_codec:b4|LessThan3~7 audio_codec:b4|LessThan3~9 } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.375 ns audio_codec:b4\|LessThan3~11 8 COMB LCCOMB_X23_Y17_N12 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 3.375 ns; Loc. = LCCOMB_X23_Y17_N12; Fanout = 1; COMB Node = 'audio_codec:b4\|LessThan3~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { audio_codec:b4|LessThan3~9 audio_codec:b4|LessThan3~11 } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 3.549 ns audio_codec:b4\|LessThan3~13 9 COMB LCCOMB_X23_Y17_N14 1 " "Info: 9: + IC(0.000 ns) + CELL(0.174 ns) = 3.549 ns; Loc. = LCCOMB_X23_Y17_N14; Fanout = 1; COMB Node = 'audio_codec:b4\|LessThan3~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { audio_codec:b4|LessThan3~11 audio_codec:b4|LessThan3~13 } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.629 ns audio_codec:b4\|LessThan3~15 10 COMB LCCOMB_X23_Y17_N16 1 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 3.629 ns; Loc. = LCCOMB_X23_Y17_N16; Fanout = 1; COMB Node = 'audio_codec:b4\|LessThan3~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { audio_codec:b4|LessThan3~13 audio_codec:b4|LessThan3~15 } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.709 ns audio_codec:b4\|LessThan3~17 11 COMB LCCOMB_X23_Y17_N18 1 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 3.709 ns; Loc. = LCCOMB_X23_Y17_N18; Fanout = 1; COMB Node = 'audio_codec:b4\|LessThan3~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { audio_codec:b4|LessThan3~15 audio_codec:b4|LessThan3~17 } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.167 ns audio_codec:b4\|LessThan3~18 12 COMB LCCOMB_X23_Y17_N20 1 " "Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 4.167 ns; Loc. = LCCOMB_X23_Y17_N20; Fanout = 1; COMB Node = 'audio_codec:b4\|LessThan3~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { audio_codec:b4|LessThan3~17 audio_codec:b4|LessThan3~18 } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.544 ns) 5.023 ns audio_codec:b4\|LessThan3~21 13 COMB LCCOMB_X23_Y17_N22 16 " "Info: 13: + IC(0.312 ns) + CELL(0.544 ns) = 5.023 ns; Loc. = LCCOMB_X23_Y17_N22; Fanout = 16; COMB Node = 'audio_codec:b4\|LessThan3~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.856 ns" { audio_codec:b4|LessThan3~18 audio_codec:b4|LessThan3~21 } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.580 ns) 6.099 ns audio_codec:b4\|ramp\[8\] 14 REG LCFF_X24_Y17_N17 91 " "Info: 14: + IC(0.496 ns) + CELL(0.580 ns) = 6.099 ns; Loc. = LCFF_X24_Y17_N17; Fanout = 91; REG Node = 'audio_codec:b4\|ramp\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.076 ns" { audio_codec:b4|LessThan3~21 audio_codec:b4|ramp[8] } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.528 ns ( 57.85 % ) " "Info: Total cell delay = 3.528 ns ( 57.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.571 ns ( 42.15 % ) " "Info: Total interconnect delay = 2.571 ns ( 42.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.099 ns" { audio_codec:b4|ramp[3] audio_codec:b4|LessThan3~1 audio_codec:b4|LessThan3~2 audio_codec:b4|LessThan3~3 audio_codec:b4|LessThan3~5 audio_codec:b4|LessThan3~7 audio_codec:b4|LessThan3~9 audio_codec:b4|LessThan3~11 audio_codec:b4|LessThan3~13 audio_codec:b4|LessThan3~15 audio_codec:b4|LessThan3~17 audio_codec:b4|LessThan3~18 audio_codec:b4|LessThan3~21 audio_codec:b4|ramp[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.099 ns" { audio_codec:b4|ramp[3] {} audio_codec:b4|LessThan3~1 {} audio_codec:b4|LessThan3~2 {} audio_codec:b4|LessThan3~3 {} audio_codec:b4|LessThan3~5 {} audio_codec:b4|LessThan3~7 {} audio_codec:b4|LessThan3~9 {} audio_codec:b4|LessThan3~11 {} audio_codec:b4|LessThan3~13 {} audio_codec:b4|LessThan3~15 {} audio_codec:b4|LessThan3~17 {} audio_codec:b4|LessThan3~18 {} audio_codec:b4|LessThan3~21 {} audio_codec:b4|ramp[8] {} } { 0.000ns 0.887ns 0.295ns 0.292ns 0.289ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.312ns 0.496ns } { 0.000ns 0.521ns 0.178ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.544ns 0.580ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.638 ns" { PLL:b1|altpll:altpll_component|_clk1 PLL:b1|altpll:altpll_component|_clk1~clkctrl audio_codec:b4|LRCK_1X audio_codec:b4|ramp[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.638 ns" { PLL:b1|altpll:altpll_component|_clk1 {} PLL:b1|altpll:altpll_component|_clk1~clkctrl {} audio_codec:b4|LRCK_1X {} audio_codec:b4|ramp[8] {} } { 0.000ns 0.918ns 0.989ns 1.250ns } { 0.000ns 0.000ns 0.879ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.204 ns" { PLL:b1|altpll:altpll_component|_clk1 PLL:b1|altpll:altpll_component|_clk1~clkctrl audio_codec:b4|LRCK_1X audio_codec:b4|LRCK_1X~clkctrl audio_codec:b4|ramp[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.204 ns" { PLL:b1|altpll:altpll_component|_clk1 {} PLL:b1|altpll:altpll_component|_clk1~clkctrl {} audio_codec:b4|LRCK_1X {} audio_codec:b4|LRCK_1X~clkctrl {} audio_codec:b4|ramp[3] {} } { 0.000ns 0.918ns 0.989ns 1.826ns 0.990ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.099 ns" { audio_codec:b4|ramp[3] audio_codec:b4|LessThan3~1 audio_codec:b4|LessThan3~2 audio_codec:b4|LessThan3~3 audio_codec:b4|LessThan3~5 audio_codec:b4|LessThan3~7 audio_codec:b4|LessThan3~9 audio_codec:b4|LessThan3~11 audio_codec:b4|LessThan3~13 audio_codec:b4|LessThan3~15 audio_codec:b4|LessThan3~17 audio_codec:b4|LessThan3~18 audio_codec:b4|LessThan3~21 audio_codec:b4|ramp[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.099 ns" { audio_codec:b4|ramp[3] {} audio_codec:b4|LessThan3~1 {} audio_codec:b4|LessThan3~2 {} audio_codec:b4|LessThan3~3 {} audio_codec:b4|LessThan3~5 {} audio_codec:b4|LessThan3~7 {} audio_codec:b4|LessThan3~9 {} audio_codec:b4|LessThan3~11 {} audio_codec:b4|LessThan3~13 {} audio_codec:b4|LessThan3~15 {} audio_codec:b4|LessThan3~17 {} audio_codec:b4|LessThan3~18 {} audio_codec:b4|LessThan3~21 {} audio_codec:b4|ramp[8] {} } { 0.000ns 0.887ns 0.295ns 0.292ns 0.289ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.312ns 0.496ns } { 0.000ns 0.521ns 0.178ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.544ns 0.580ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_27 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_27\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register ranging_module:range\|distance_output\[11\] register volume\[5\] 28.64 MHz 34.919 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 28.64 MHz between source register \"ranging_module:range\|distance_output\[11\]\" and destination register \"volume\[5\]\" (period= 34.919 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "34.682 ns + Longest register register " "Info: + Longest register to register delay is 34.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ranging_module:range\|distance_output\[11\] 1 REG LCFF_X37_Y21_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y21_N7; Fanout = 3; REG Node = 'ranging_module:range\|distance_output\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ranging_module:range|distance_output[11] } "NODE_NAME" } } { "ranging_module.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/ranging_module.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.495 ns) 1.366 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[3\]~5 2 COMB LCCOMB_X37_Y21_N6 1 " "Info: 2: + IC(0.871 ns) + CELL(0.495 ns) = 1.366 ns; Loc. = LCCOMB_X37_Y21_N6; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { ranging_module:range|distance_output[11] ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.824 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[4\]~6 3 COMB LCCOMB_X37_Y21_N8 26 " "Info: 3: + IC(0.000 ns) + CELL(0.458 ns) = 1.824 ns; Loc. = LCCOMB_X37_Y21_N8; Fanout = 26; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.319 ns) 2.708 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[18\]~76 4 COMB LCCOMB_X36_Y21_N0 1 " "Info: 4: + IC(0.565 ns) + CELL(0.319 ns) = 2.708 ns; Loc. = LCCOMB_X36_Y21_N0; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[18\]~76'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[4]~6 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[18]~76 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.495 ns) 4.013 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[4\]~7 5 COMB LCCOMB_X37_Y21_N20 1 " "Info: 5: + IC(0.810 ns) + CELL(0.495 ns) = 4.013 ns; Loc. = LCCOMB_X37_Y21_N20; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[18]~76 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.471 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[5\]~8 6 COMB LCCOMB_X37_Y21_N22 23 " "Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 4.471 ns; Loc. = LCCOMB_X37_Y21_N22; Fanout = 23; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.178 ns) 5.545 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[20\]~88 7 COMB LCCOMB_X36_Y19_N18 2 " "Info: 7: + IC(0.896 ns) + CELL(0.178 ns) = 5.545 ns; Loc. = LCCOMB_X36_Y19_N18; Fanout = 2; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[20\]~88'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.074 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~88 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.517 ns) 6.950 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[1\]~1 8 COMB LCCOMB_X35_Y21_N2 2 " "Info: 8: + IC(0.888 ns) + CELL(0.517 ns) = 6.950 ns; Loc. = LCCOMB_X35_Y21_N2; Fanout = 2; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.405 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~88 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.030 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[2\]~3 9 COMB LCCOMB_X35_Y21_N4 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 7.030 ns; Loc. = LCCOMB_X35_Y21_N4; Fanout = 2; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.110 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[3\]~5 10 COMB LCCOMB_X35_Y21_N6 1 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 7.110 ns; Loc. = LCCOMB_X35_Y21_N6; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.190 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[4\]~7 11 COMB LCCOMB_X35_Y21_N8 1 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 7.190 ns; Loc. = LCCOMB_X35_Y21_N8; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.648 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[5\]~8 12 COMB LCCOMB_X35_Y21_N10 23 " "Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 7.648 ns; Loc. = LCCOMB_X35_Y21_N10; Fanout = 23; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[5\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.579 ns) + CELL(0.545 ns) 8.772 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[27\]~134 13 COMB LCCOMB_X36_Y21_N24 3 " "Info: 13: + IC(0.579 ns) + CELL(0.545 ns) = 8.772 ns; Loc. = LCCOMB_X36_Y21_N24; Fanout = 3; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[27\]~134'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[27]~134 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.517 ns) 10.819 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[3\]~5 14 COMB LCCOMB_X35_Y21_N16 1 " "Info: 14: + IC(1.530 ns) + CELL(0.517 ns) = 10.819 ns; Loc. = LCCOMB_X35_Y21_N16; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.047 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[27]~134 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.899 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[4\]~7 15 COMB LCCOMB_X35_Y21_N18 1 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 10.899 ns; Loc. = LCCOMB_X35_Y21_N18; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.357 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[5\]~8 16 COMB LCCOMB_X35_Y21_N20 23 " "Info: 16: + IC(0.000 ns) + CELL(0.458 ns) = 11.357 ns; Loc. = LCCOMB_X35_Y21_N20; Fanout = 23; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[5\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(0.178 ns) 13.325 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[32\]~135 17 COMB LCCOMB_X36_Y19_N12 3 " "Info: 17: + IC(1.790 ns) + CELL(0.178 ns) = 13.325 ns; Loc. = LCCOMB_X36_Y19_N12; Fanout = 3; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[32\]~135'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~135 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.517 ns) 15.071 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[3\]~5 18 COMB LCCOMB_X37_Y22_N10 1 " "Info: 18: + IC(1.229 ns) + CELL(0.517 ns) = 15.071 ns; Loc. = LCCOMB_X37_Y22_N10; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~135 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.151 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[4\]~7 19 COMB LCCOMB_X37_Y22_N12 1 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 15.151 ns; Loc. = LCCOMB_X37_Y22_N12; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 15.609 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[5\]~8 20 COMB LCCOMB_X37_Y22_N14 26 " "Info: 20: + IC(0.000 ns) + CELL(0.458 ns) = 15.609 ns; Loc. = LCCOMB_X37_Y22_N14; Fanout = 26; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[5\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.322 ns) 17.169 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[38\]~128 21 COMB LCCOMB_X36_Y19_N2 1 " "Info: 21: + IC(1.238 ns) + CELL(0.322 ns) = 17.169 ns; Loc. = LCCOMB_X36_Y19_N2; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[38\]~128'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[38]~128 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.517 ns) 18.573 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[4\]~7 22 COMB LCCOMB_X36_Y22_N24 1 " "Info: 22: + IC(0.887 ns) + CELL(0.517 ns) = 18.573 ns; Loc. = LCCOMB_X36_Y22_N24; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.404 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[38]~128 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 19.031 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[5\]~8 23 COMB LCCOMB_X36_Y22_N26 26 " "Info: 23: + IC(0.000 ns) + CELL(0.458 ns) = 19.031 ns; Loc. = LCCOMB_X36_Y22_N26; Fanout = 26; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[5\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.322 ns) 19.925 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[42\]~137 24 COMB LCCOMB_X35_Y22_N2 3 " "Info: 24: + IC(0.572 ns) + CELL(0.322 ns) = 19.925 ns; Loc. = LCCOMB_X35_Y22_N2; Fanout = 3; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[42\]~137'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[42]~137 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.543 ns) + CELL(0.517 ns) 20.985 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[3\]~5 25 COMB LCCOMB_X36_Y22_N6 1 " "Info: 25: + IC(0.543 ns) + CELL(0.517 ns) = 20.985 ns; Loc. = LCCOMB_X36_Y22_N6; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[42]~137 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 21.065 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[4\]~7 26 COMB LCCOMB_X36_Y22_N8 1 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 21.065 ns; Loc. = LCCOMB_X36_Y22_N8; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 21.523 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[5\]~8 27 COMB LCCOMB_X36_Y22_N10 24 " "Info: 27: + IC(0.000 ns) + CELL(0.458 ns) = 21.523 ns; Loc. = LCCOMB_X36_Y22_N10; Fanout = 24; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[5\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.449 ns) 23.193 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[46\]~117 28 COMB LCCOMB_X35_Y19_N14 2 " "Info: 28: + IC(1.221 ns) + CELL(0.449 ns) = 23.193 ns; Loc. = LCCOMB_X35_Y19_N14; Fanout = 2; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[46\]~117'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[46]~117 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.517 ns) 24.621 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[2\]~3 29 COMB LCCOMB_X35_Y19_N2 2 " "Info: 29: + IC(0.911 ns) + CELL(0.517 ns) = 24.621 ns; Loc. = LCCOMB_X35_Y19_N2; Fanout = 2; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.428 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[46]~117 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 24.701 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[3\]~5 30 COMB LCCOMB_X35_Y19_N4 1 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 24.701 ns; Loc. = LCCOMB_X35_Y19_N4; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 24.781 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[4\]~7 31 COMB LCCOMB_X35_Y19_N6 1 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 24.781 ns; Loc. = LCCOMB_X35_Y19_N6; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 25.239 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[5\]~8 32 COMB LCCOMB_X35_Y19_N8 20 " "Info: 32: + IC(0.000 ns) + CELL(0.458 ns) = 25.239 ns; Loc. = LCCOMB_X35_Y19_N8; Fanout = 20; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[5\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.461 ns) 26.926 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[50\]~125 33 COMB LCCOMB_X31_Y16_N26 1 " "Info: 33: + IC(1.226 ns) + CELL(0.461 ns) = 26.926 ns; Loc. = LCCOMB_X31_Y16_N26; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[50\]~125'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.687 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[50]~125 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.495 ns) 28.564 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[1\]~1 34 COMB LCCOMB_X35_Y19_N18 1 " "Info: 34: + IC(1.143 ns) + CELL(0.495 ns) = 28.564 ns; Loc. = LCCOMB_X35_Y19_N18; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.638 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[50]~125 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 28.644 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[2\]~3 35 COMB LCCOMB_X35_Y19_N20 1 " "Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 28.644 ns; Loc. = LCCOMB_X35_Y19_N20; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[1]~1 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 28.724 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[3\]~5 36 COMB LCCOMB_X35_Y19_N22 1 " "Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 28.724 ns; Loc. = LCCOMB_X35_Y19_N22; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 28.804 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[4\]~7 37 COMB LCCOMB_X35_Y19_N24 1 " "Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 28.804 ns; Loc. = LCCOMB_X35_Y19_N24; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 29.262 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[5\]~8 38 COMB LCCOMB_X35_Y19_N26 15 " "Info: 38: + IC(0.000 ns) + CELL(0.458 ns) = 29.262 ns; Loc. = LCCOMB_X35_Y19_N26; Fanout = 15; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[5\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.806 ns) + CELL(0.322 ns) 31.390 ns always1~16 39 COMB LCCOMB_X31_Y18_N4 1 " "Info: 39: + IC(1.806 ns) + CELL(0.322 ns) = 31.390 ns; Loc. = LCCOMB_X31_Y18_N4; Fanout = 1; COMB Node = 'always1~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 always1~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.322 ns) 32.008 ns always1~17 40 COMB LCCOMB_X31_Y18_N6 2 " "Info: 40: + IC(0.296 ns) + CELL(0.322 ns) = 32.008 ns; Loc. = LCCOMB_X31_Y18_N6; Fanout = 2; COMB Node = 'always1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.618 ns" { always1~16 always1~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.535 ns) + CELL(0.278 ns) 32.821 ns volume~4 41 COMB LCCOMB_X31_Y18_N28 4 " "Info: 41: + IC(0.535 ns) + CELL(0.278 ns) = 32.821 ns; Loc. = LCCOMB_X31_Y18_N28; Fanout = 4; COMB Node = 'volume~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { always1~17 volume~4 } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.521 ns) 33.661 ns volume\[0\]~6 42 COMB LCCOMB_X31_Y18_N14 4 " "Info: 42: + IC(0.319 ns) + CELL(0.521 ns) = 33.661 ns; Loc. = LCCOMB_X31_Y18_N14; Fanout = 4; COMB Node = 'volume\[0\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.840 ns" { volume~4 volume[0]~6 } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.758 ns) 34.682 ns volume\[5\] 43 REG LCFF_X31_Y18_N29 5 " "Info: 43: + IC(0.263 ns) + CELL(0.758 ns) = 34.682 ns; Loc. = LCFF_X31_Y18_N29; Fanout = 5; REG Node = 'volume\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { volume[0]~6 volume[5] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.564 ns ( 41.99 % ) " "Info: Total cell delay = 14.564 ns ( 41.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.118 ns ( 58.01 % ) " "Info: Total interconnect delay = 20.118 ns ( 58.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "34.682 ns" { ranging_module:range|distance_output[11] ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[4]~6 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[18]~76 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~88 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[27]~134 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~135 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[38]~128 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[42]~137 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[46]~117 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[50]~125 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[1]~1 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 always1~16 always1~17 volume~4 volume[0]~6 volume[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "34.682 ns" { ranging_module:range|distance_output[11] {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~5 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[4]~6 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[18]~76 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~88 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[27]~134 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~135 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[38]~128 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[42]~137 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[46]~117 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[50]~125 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[1]~1 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 {} always1~16 {} always1~17 {} volume~4 {} volume[0]~6 {} volume[5] {} } { 0.000ns 0.871ns 0.000ns 0.565ns 0.810ns 0.000ns 0.896ns 0.888ns 0.000ns 0.000ns 0.000ns 0.000ns 0.579ns 1.530ns 0.000ns 0.000ns 1.790ns 1.229ns 0.000ns 0.000ns 1.238ns 0.887ns 0.000ns 0.572ns 0.543ns 0.000ns 0.000ns 1.221ns 0.911ns 0.000ns 0.000ns 0.000ns 1.226ns 1.143ns 0.000ns 0.000ns 0.000ns 0.000ns 1.806ns 0.296ns 0.535ns 0.319ns 0.263ns } { 0.000ns 0.495ns 0.458ns 0.319ns 0.495ns 0.458ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.545ns 0.517ns 0.080ns 0.458ns 0.178ns 0.517ns 0.080ns 0.458ns 0.322ns 0.517ns 0.458ns 0.322ns 0.517ns 0.080ns 0.458ns 0.449ns 0.517ns 0.080ns 0.080ns 0.458ns 0.461ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.322ns 0.278ns 0.521ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.851 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 89 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 89; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.851 ns volume\[5\] 3 REG LCFF_X31_Y18_N29 5 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X31_Y18_N29; Fanout = 5; REG Node = 'volume\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { CLOCK_50~clkctrl volume[5] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.10 % ) " "Info: Total cell delay = 1.628 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.223 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { CLOCK_50 CLOCK_50~clkctrl volume[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} volume[5] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.849 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 89 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 89; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 2.849 ns ranging_module:range\|distance_output\[11\] 3 REG LCFF_X37_Y21_N7 3 " "Info: 3: + IC(0.983 ns) + CELL(0.602 ns) = 2.849 ns; Loc. = LCFF_X37_Y21_N7; Fanout = 3; REG Node = 'ranging_module:range\|distance_output\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { CLOCK_50~clkctrl ranging_module:range|distance_output[11] } "NODE_NAME" } } { "ranging_module.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/ranging_module.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.14 % ) " "Info: Total cell delay = 1.628 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.221 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.221 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { CLOCK_50 CLOCK_50~clkctrl ranging_module:range|distance_output[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} ranging_module:range|distance_output[11] {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { CLOCK_50 CLOCK_50~clkctrl volume[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} volume[5] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { CLOCK_50 CLOCK_50~clkctrl ranging_module:range|distance_output[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} ranging_module:range|distance_output[11] {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "ranging_module.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/ranging_module.v" 82 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 109 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "34.682 ns" { ranging_module:range|distance_output[11] ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[4]~6 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[18]~76 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~88 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[27]~134 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~135 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[38]~128 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[42]~137 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[46]~117 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[50]~125 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[1]~1 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 always1~16 always1~17 volume~4 volume[0]~6 volume[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "34.682 ns" { ranging_module:range|distance_output[11] {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~5 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[4]~6 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[18]~76 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~88 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[27]~134 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~135 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[38]~128 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[42]~137 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[46]~117 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[50]~125 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[1]~1 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 {} always1~16 {} always1~17 {} volume~4 {} volume[0]~6 {} volume[5] {} } { 0.000ns 0.871ns 0.000ns 0.565ns 0.810ns 0.000ns 0.896ns 0.888ns 0.000ns 0.000ns 0.000ns 0.000ns 0.579ns 1.530ns 0.000ns 0.000ns 1.790ns 1.229ns 0.000ns 0.000ns 1.238ns 0.887ns 0.000ns 0.572ns 0.543ns 0.000ns 0.000ns 1.221ns 0.911ns 0.000ns 0.000ns 0.000ns 1.226ns 1.143ns 0.000ns 0.000ns 0.000ns 0.000ns 1.806ns 0.296ns 0.535ns 0.319ns 0.263ns } { 0.000ns 0.495ns 0.458ns 0.319ns 0.495ns 0.458ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.545ns 0.517ns 0.080ns 0.458ns 0.178ns 0.517ns 0.080ns 0.458ns 0.322ns 0.517ns 0.458ns 0.322ns 0.517ns 0.080ns 0.458ns 0.449ns 0.517ns 0.080ns 0.080ns 0.458ns 0.461ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.322ns 0.278ns 0.521ns 0.758ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { CLOCK_50 CLOCK_50~clkctrl volume[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} volume[5] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { CLOCK_50 CLOCK_50~clkctrl ranging_module:range|distance_output[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} ranging_module:range|distance_output[11] {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL:b1\|altpll:altpll_component\|_clk1 register audio_codec:b4\|ramp\[12\] register audio_codec:b4\|wave_gen_sin:b1\|music\[2\] -2.877 ns " "Info: Minimum slack time is -2.877 ns for clock \"PLL:b1\|altpll:altpll_component\|_clk1\" between source register \"audio_codec:b4\|ramp\[12\]\" and destination register \"audio_codec:b4\|wave_gen_sin:b1\|music\[2\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.051 ns + Shortest register register " "Info: + Shortest register to register delay is 2.051 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns audio_codec:b4\|ramp\[12\] 1 REG LCFF_X24_Y17_N25 42 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y17_N25; Fanout = 42; REG Node = 'audio_codec:b4\|ramp\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec:b4|ramp[12] } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.322 ns) 1.231 ns audio_codec:b4\|wave_gen_sin:b1\|Mux2~16 2 COMB LCCOMB_X26_Y17_N4 1 " "Info: 2: + IC(0.909 ns) + CELL(0.322 ns) = 1.231 ns; Loc. = LCCOMB_X26_Y17_N4; Fanout = 1; COMB Node = 'audio_codec:b4\|wave_gen_sin:b1\|Mux2~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.231 ns" { audio_codec:b4|ramp[12] audio_codec:b4|wave_gen_sin:b1|Mux2~16 } "NODE_NAME" } } { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.521 ns) 2.051 ns audio_codec:b4\|wave_gen_sin:b1\|music\[2\] 3 REG LCCOMB_X26_Y17_N14 1 " "Info: 3: + IC(0.299 ns) + CELL(0.521 ns) = 2.051 ns; Loc. = LCCOMB_X26_Y17_N14; Fanout = 1; REG Node = 'audio_codec:b4\|wave_gen_sin:b1\|music\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.820 ns" { audio_codec:b4|wave_gen_sin:b1|Mux2~16 audio_codec:b4|wave_gen_sin:b1|music[2] } "NODE_NAME" } } { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.843 ns ( 41.10 % ) " "Info: Total cell delay = 0.843 ns ( 41.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.208 ns ( 58.90 % ) " "Info: Total interconnect delay = 1.208 ns ( 58.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.051 ns" { audio_codec:b4|ramp[12] audio_codec:b4|wave_gen_sin:b1|Mux2~16 audio_codec:b4|wave_gen_sin:b1|music[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.051 ns" { audio_codec:b4|ramp[12] {} audio_codec:b4|wave_gen_sin:b1|Mux2~16 {} audio_codec:b4|wave_gen_sin:b1|music[2] {} } { 0.000ns 0.909ns 0.299ns } { 0.000ns 0.322ns 0.521ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.928 ns - Smallest register register " "Info: - Smallest register to register requirement is 4.928 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 25.354 ns " "Info: + Latch edge is 25.354 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL:b1\|altpll:altpll_component\|_clk1 55.555 ns 25.354 ns inverted 50 " "Info: Clock period of Destination clock \"PLL:b1\|altpll:altpll_component\|_clk1\" is 55.555 ns with inverted offset of 25.354 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 25.354 ns " "Info: - Launch edge is 25.354 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL:b1\|altpll:altpll_component\|_clk1 55.555 ns 25.354 ns inverted 50 " "Info: Clock period of Source clock \"PLL:b1\|altpll:altpll_component\|_clk1\" is 55.555 ns with inverted offset of 25.354 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.205 ns + Smallest " "Info: + Smallest clock skew is 5.205 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:b1\|altpll:altpll_component\|_clk1 destination 9.843 ns + Longest register " "Info: + Longest clock path from clock \"PLL:b1\|altpll:altpll_component\|_clk1\" to destination register is 9.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:b1\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'PLL:b1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:b1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns PLL:b1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G11 15 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 15; COMB Node = 'PLL:b1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { PLL:b1|altpll:altpll_component|_clk1 PLL:b1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.879 ns) 2.786 ns audio_codec:b4\|LRCK_1X 3 REG LCFF_X24_Y12_N29 11 " "Info: 3: + IC(0.989 ns) + CELL(0.879 ns) = 2.786 ns; Loc. = LCFF_X24_Y12_N29; Fanout = 11; REG Node = 'audio_codec:b4\|LRCK_1X'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { PLL:b1|altpll:altpll_component|_clk1~clkctrl audio_codec:b4|LRCK_1X } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.879 ns) 4.915 ns audio_codec:b4\|ramp\[10\] 4 REG LCFF_X24_Y17_N21 92 " "Info: 4: + IC(1.250 ns) + CELL(0.879 ns) = 4.915 ns; Loc. = LCFF_X24_Y17_N21; Fanout = 92; REG Node = 'audio_codec:b4\|ramp\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.129 ns" { audio_codec:b4|LRCK_1X audio_codec:b4|ramp[10] } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.545 ns) 6.213 ns audio_codec:b4\|wave_gen_sin:b1\|Mux11~0 5 COMB LCCOMB_X25_Y17_N0 1 " "Info: 5: + IC(0.753 ns) + CELL(0.545 ns) = 6.213 ns; Loc. = LCCOMB_X25_Y17_N0; Fanout = 1; COMB Node = 'audio_codec:b4\|wave_gen_sin:b1\|Mux11~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { audio_codec:b4|ramp[10] audio_codec:b4|wave_gen_sin:b1|Mux11~0 } "NODE_NAME" } } { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 6.684 ns audio_codec:b4\|wave_gen_sin:b1\|Mux11~1 6 COMB LCCOMB_X25_Y17_N6 1 " "Info: 6: + IC(0.293 ns) + CELL(0.178 ns) = 6.684 ns; Loc. = LCCOMB_X25_Y17_N6; Fanout = 1; COMB Node = 'audio_codec:b4\|wave_gen_sin:b1\|Mux11~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { audio_codec:b4|wave_gen_sin:b1|Mux11~0 audio_codec:b4|wave_gen_sin:b1|Mux11~1 } "NODE_NAME" } } { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.000 ns) 8.226 ns audio_codec:b4\|wave_gen_sin:b1\|Mux11~1clkctrl 7 COMB CLKCTRL_G9 11 " "Info: 7: + IC(1.542 ns) + CELL(0.000 ns) = 8.226 ns; Loc. = CLKCTRL_G9; Fanout = 11; COMB Node = 'audio_codec:b4\|wave_gen_sin:b1\|Mux11~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { audio_codec:b4|wave_gen_sin:b1|Mux11~1 audio_codec:b4|wave_gen_sin:b1|Mux11~1clkctrl } "NODE_NAME" } } { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.439 ns) + CELL(0.178 ns) 9.843 ns audio_codec:b4\|wave_gen_sin:b1\|music\[2\] 8 REG LCCOMB_X26_Y17_N14 1 " "Info: 8: + IC(1.439 ns) + CELL(0.178 ns) = 9.843 ns; Loc. = LCCOMB_X26_Y17_N14; Fanout = 1; REG Node = 'audio_codec:b4\|wave_gen_sin:b1\|music\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { audio_codec:b4|wave_gen_sin:b1|Mux11~1clkctrl audio_codec:b4|wave_gen_sin:b1|music[2] } "NODE_NAME" } } { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.659 ns ( 27.01 % ) " "Info: Total cell delay = 2.659 ns ( 27.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.184 ns ( 72.99 % ) " "Info: Total interconnect delay = 7.184 ns ( 72.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.843 ns" { PLL:b1|altpll:altpll_component|_clk1 PLL:b1|altpll:altpll_component|_clk1~clkctrl audio_codec:b4|LRCK_1X audio_codec:b4|ramp[10] audio_codec:b4|wave_gen_sin:b1|Mux11~0 audio_codec:b4|wave_gen_sin:b1|Mux11~1 audio_codec:b4|wave_gen_sin:b1|Mux11~1clkctrl audio_codec:b4|wave_gen_sin:b1|music[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.843 ns" { PLL:b1|altpll:altpll_component|_clk1 {} PLL:b1|altpll:altpll_component|_clk1~clkctrl {} audio_codec:b4|LRCK_1X {} audio_codec:b4|ramp[10] {} audio_codec:b4|wave_gen_sin:b1|Mux11~0 {} audio_codec:b4|wave_gen_sin:b1|Mux11~1 {} audio_codec:b4|wave_gen_sin:b1|Mux11~1clkctrl {} audio_codec:b4|wave_gen_sin:b1|music[2] {} } { 0.000ns 0.918ns 0.989ns 1.250ns 0.753ns 0.293ns 1.542ns 1.439ns } { 0.000ns 0.000ns 0.879ns 0.879ns 0.545ns 0.178ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL:b1\|altpll:altpll_component\|_clk1 source 4.638 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL:b1\|altpll:altpll_component\|_clk1\" to source register is 4.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL:b1\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'PLL:b1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL:b1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns PLL:b1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G11 15 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 15; COMB Node = 'PLL:b1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { PLL:b1|altpll:altpll_component|_clk1 PLL:b1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.879 ns) 2.786 ns audio_codec:b4\|LRCK_1X 3 REG LCFF_X24_Y12_N29 11 " "Info: 3: + IC(0.989 ns) + CELL(0.879 ns) = 2.786 ns; Loc. = LCFF_X24_Y12_N29; Fanout = 11; REG Node = 'audio_codec:b4\|LRCK_1X'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { PLL:b1|altpll:altpll_component|_clk1~clkctrl audio_codec:b4|LRCK_1X } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.602 ns) 4.638 ns audio_codec:b4\|ramp\[12\] 4 REG LCFF_X24_Y17_N25 42 " "Info: 4: + IC(1.250 ns) + CELL(0.602 ns) = 4.638 ns; Loc. = LCFF_X24_Y17_N25; Fanout = 42; REG Node = 'audio_codec:b4\|ramp\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.852 ns" { audio_codec:b4|LRCK_1X audio_codec:b4|ramp[12] } "NODE_NAME" } } { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 31.93 % ) " "Info: Total cell delay = 1.481 ns ( 31.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.157 ns ( 68.07 % ) " "Info: Total interconnect delay = 3.157 ns ( 68.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.638 ns" { PLL:b1|altpll:altpll_component|_clk1 PLL:b1|altpll:altpll_component|_clk1~clkctrl audio_codec:b4|LRCK_1X audio_codec:b4|ramp[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.638 ns" { PLL:b1|altpll:altpll_component|_clk1 {} PLL:b1|altpll:altpll_component|_clk1~clkctrl {} audio_codec:b4|LRCK_1X {} audio_codec:b4|ramp[12] {} } { 0.000ns 0.918ns 0.989ns 1.250ns } { 0.000ns 0.000ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.843 ns" { PLL:b1|altpll:altpll_component|_clk1 PLL:b1|altpll:altpll_component|_clk1~clkctrl audio_codec:b4|LRCK_1X audio_codec:b4|ramp[10] audio_codec:b4|wave_gen_sin:b1|Mux11~0 audio_codec:b4|wave_gen_sin:b1|Mux11~1 audio_codec:b4|wave_gen_sin:b1|Mux11~1clkctrl audio_codec:b4|wave_gen_sin:b1|music[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.843 ns" { PLL:b1|altpll:altpll_component|_clk1 {} PLL:b1|altpll:altpll_component|_clk1~clkctrl {} audio_codec:b4|LRCK_1X {} audio_codec:b4|ramp[10] {} audio_codec:b4|wave_gen_sin:b1|Mux11~0 {} audio_codec:b4|wave_gen_sin:b1|Mux11~1 {} audio_codec:b4|wave_gen_sin:b1|Mux11~1clkctrl {} audio_codec:b4|wave_gen_sin:b1|music[2] {} } { 0.000ns 0.918ns 0.989ns 1.250ns 0.753ns 0.293ns 1.542ns 1.439ns } { 0.000ns 0.000ns 0.879ns 0.879ns 0.545ns 0.178ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.638 ns" { PLL:b1|altpll:altpll_component|_clk1 PLL:b1|altpll:altpll_component|_clk1~clkctrl audio_codec:b4|LRCK_1X audio_codec:b4|ramp[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.638 ns" { PLL:b1|altpll:altpll_component|_clk1 {} PLL:b1|altpll:altpll_component|_clk1~clkctrl {} audio_codec:b4|LRCK_1X {} audio_codec:b4|ramp[12] {} } { 0.000ns 0.918ns 0.989ns 1.250ns } { 0.000ns 0.000ns 0.879ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "audio_codec.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/audio_codec.v" 74 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "wave_gen_sin.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/wave_gen_sin.v" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.843 ns" { PLL:b1|altpll:altpll_component|_clk1 PLL:b1|altpll:altpll_component|_clk1~clkctrl audio_codec:b4|LRCK_1X audio_codec:b4|ramp[10] audio_codec:b4|wave_gen_sin:b1|Mux11~0 audio_codec:b4|wave_gen_sin:b1|Mux11~1 audio_codec:b4|wave_gen_sin:b1|Mux11~1clkctrl audio_codec:b4|wave_gen_sin:b1|music[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.843 ns" { PLL:b1|altpll:altpll_component|_clk1 {} PLL:b1|altpll:altpll_component|_clk1~clkctrl {} audio_codec:b4|LRCK_1X {} audio_codec:b4|ramp[10] {} audio_codec:b4|wave_gen_sin:b1|Mux11~0 {} audio_codec:b4|wave_gen_sin:b1|Mux11~1 {} audio_codec:b4|wave_gen_sin:b1|Mux11~1clkctrl {} audio_codec:b4|wave_gen_sin:b1|music[2] {} } { 0.000ns 0.918ns 0.989ns 1.250ns 0.753ns 0.293ns 1.542ns 1.439ns } { 0.000ns 0.000ns 0.879ns 0.879ns 0.545ns 0.178ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.638 ns" { PLL:b1|altpll:altpll_component|_clk1 PLL:b1|altpll:altpll_component|_clk1~clkctrl audio_codec:b4|LRCK_1X audio_codec:b4|ramp[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.638 ns" { PLL:b1|altpll:altpll_component|_clk1 {} PLL:b1|altpll:altpll_component|_clk1~clkctrl {} audio_codec:b4|LRCK_1X {} audio_codec:b4|ramp[12] {} } { 0.000ns 0.918ns 0.989ns 1.250ns } { 0.000ns 0.000ns 0.879ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.051 ns" { audio_codec:b4|ramp[12] audio_codec:b4|wave_gen_sin:b1|Mux2~16 audio_codec:b4|wave_gen_sin:b1|music[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.051 ns" { audio_codec:b4|ramp[12] {} audio_codec:b4|wave_gen_sin:b1|Mux2~16 {} audio_codec:b4|wave_gen_sin:b1|music[2] {} } { 0.000ns 0.909ns 0.299ns } { 0.000ns 0.322ns 0.521ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.843 ns" { PLL:b1|altpll:altpll_component|_clk1 PLL:b1|altpll:altpll_component|_clk1~clkctrl audio_codec:b4|LRCK_1X audio_codec:b4|ramp[10] audio_codec:b4|wave_gen_sin:b1|Mux11~0 audio_codec:b4|wave_gen_sin:b1|Mux11~1 audio_codec:b4|wave_gen_sin:b1|Mux11~1clkctrl audio_codec:b4|wave_gen_sin:b1|music[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.843 ns" { PLL:b1|altpll:altpll_component|_clk1 {} PLL:b1|altpll:altpll_component|_clk1~clkctrl {} audio_codec:b4|LRCK_1X {} audio_codec:b4|ramp[10] {} audio_codec:b4|wave_gen_sin:b1|Mux11~0 {} audio_codec:b4|wave_gen_sin:b1|Mux11~1 {} audio_codec:b4|wave_gen_sin:b1|Mux11~1clkctrl {} audio_codec:b4|wave_gen_sin:b1|music[2] {} } { 0.000ns 0.918ns 0.989ns 1.250ns 0.753ns 0.293ns 1.542ns 1.439ns } { 0.000ns 0.000ns 0.879ns 0.879ns 0.545ns 0.178ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.638 ns" { PLL:b1|altpll:altpll_component|_clk1 PLL:b1|altpll:altpll_component|_clk1~clkctrl audio_codec:b4|LRCK_1X audio_codec:b4|ramp[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.638 ns" { PLL:b1|altpll:altpll_component|_clk1 {} PLL:b1|altpll:altpll_component|_clk1~clkctrl {} audio_codec:b4|LRCK_1X {} audio_codec:b4|ramp[12] {} } { 0.000ns 0.918ns 0.989ns 1.250ns } { 0.000ns 0.000ns 0.879ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "PLL:b1\|altpll:altpll_component\|_clk1 82 " "Warning: Can't achieve minimum setup and hold requirement PLL:b1\|altpll:altpll_component\|_clk1 along 82 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_50 26 " "Warning: Circuit may not operate. Detected 26 non-operational path(s) clocked by clock \"CLOCK_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "res software_control_interface:b2\|o_I2C_END CLOCK_50 2.918 ns " "Info: Found hold time violation between source  pin or register \"res\" and destination pin or register \"software_control_interface:b2\|o_I2C_END\" for clock \"CLOCK_50\" (Hold time is 2.918 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.003 ns + Largest " "Info: + Largest clock skew is 4.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.856 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.507 ns) + CELL(0.879 ns) 3.412 ns software_control_interface:b2\|mI2C_CTRL_CLK 2 REG LCFF_X23_Y15_N25 4 " "Info: 2: + IC(1.507 ns) + CELL(0.879 ns) = 3.412 ns; Loc. = LCFF_X23_Y15_N25; Fanout = 4; REG Node = 'software_control_interface:b2\|mI2C_CTRL_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.386 ns" { CLOCK_50 software_control_interface:b2|mI2C_CTRL_CLK } "NODE_NAME" } } { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.863 ns) + CELL(0.000 ns) 5.275 ns software_control_interface:b2\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G7 28 " "Info: 3: + IC(1.863 ns) + CELL(0.000 ns) = 5.275 ns; Loc. = CLKCTRL_G7; Fanout = 28; COMB Node = 'software_control_interface:b2\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { software_control_interface:b2|mI2C_CTRL_CLK software_control_interface:b2|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.602 ns) 6.856 ns software_control_interface:b2\|o_I2C_END 4 REG LCFF_X26_Y16_N27 0 " "Info: 4: + IC(0.979 ns) + CELL(0.602 ns) = 6.856 ns; Loc. = LCFF_X26_Y16_N27; Fanout = 0; REG Node = 'software_control_interface:b2\|o_I2C_END'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { software_control_interface:b2|mI2C_CTRL_CLK~clkctrl software_control_interface:b2|o_I2C_END } "NODE_NAME" } } { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 36.57 % ) " "Info: Total cell delay = 2.507 ns ( 36.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.349 ns ( 63.43 % ) " "Info: Total interconnect delay = 4.349 ns ( 63.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.856 ns" { CLOCK_50 software_control_interface:b2|mI2C_CTRL_CLK software_control_interface:b2|mI2C_CTRL_CLK~clkctrl software_control_interface:b2|o_I2C_END } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.856 ns" { CLOCK_50 {} CLOCK_50~combout {} software_control_interface:b2|mI2C_CTRL_CLK {} software_control_interface:b2|mI2C_CTRL_CLK~clkctrl {} software_control_interface:b2|o_I2C_END {} } { 0.000ns 0.000ns 1.507ns 1.863ns 0.979ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.853 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 89 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 89; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.602 ns) 2.853 ns res 3 REG LCFF_X26_Y16_N9 4 " "Info: 3: + IC(0.987 ns) + CELL(0.602 ns) = 2.853 ns; Loc. = LCFF_X26_Y16_N9; Fanout = 4; REG Node = 'res'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { CLOCK_50~clkctrl res } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.06 % ) " "Info: Total cell delay = 1.628 ns ( 57.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.225 ns ( 42.94 % ) " "Info: Total interconnect delay = 1.225 ns ( 42.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { CLOCK_50 CLOCK_50~clkctrl res } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} res {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.856 ns" { CLOCK_50 software_control_interface:b2|mI2C_CTRL_CLK software_control_interface:b2|mI2C_CTRL_CLK~clkctrl software_control_interface:b2|o_I2C_END } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.856 ns" { CLOCK_50 {} CLOCK_50~combout {} software_control_interface:b2|mI2C_CTRL_CLK {} software_control_interface:b2|mI2C_CTRL_CLK~clkctrl {} software_control_interface:b2|o_I2C_END {} } { 0.000ns 0.000ns 1.507ns 1.863ns 0.979ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { CLOCK_50 CLOCK_50~clkctrl res } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} res {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 106 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.094 ns - Shortest register register " "Info: - Shortest register to register delay is 1.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns res 1 REG LCFF_X26_Y16_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y16_N9; Fanout = 4; REG Node = 'res'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { res } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.758 ns) 1.094 ns software_control_interface:b2\|o_I2C_END 2 REG LCFF_X26_Y16_N27 0 " "Info: 2: + IC(0.336 ns) + CELL(0.758 ns) = 1.094 ns; Loc. = LCFF_X26_Y16_N27; Fanout = 0; REG Node = 'software_control_interface:b2\|o_I2C_END'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { res software_control_interface:b2|o_I2C_END } "NODE_NAME" } } { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.758 ns ( 69.29 % ) " "Info: Total cell delay = 0.758 ns ( 69.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.336 ns ( 30.71 % ) " "Info: Total interconnect delay = 0.336 ns ( 30.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { res software_control_interface:b2|o_I2C_END } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.094 ns" { res {} software_control_interface:b2|o_I2C_END {} } { 0.000ns 0.336ns } { 0.000ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.856 ns" { CLOCK_50 software_control_interface:b2|mI2C_CTRL_CLK software_control_interface:b2|mI2C_CTRL_CLK~clkctrl software_control_interface:b2|o_I2C_END } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.856 ns" { CLOCK_50 {} CLOCK_50~combout {} software_control_interface:b2|mI2C_CTRL_CLK {} software_control_interface:b2|mI2C_CTRL_CLK~clkctrl {} software_control_interface:b2|o_I2C_END {} } { 0.000ns 0.000ns 1.507ns 1.863ns 0.979ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { CLOCK_50 CLOCK_50~clkctrl res } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} res {} } { 0.000ns 0.000ns 0.238ns 0.987ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { res software_control_interface:b2|o_I2C_END } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.094 ns" { res {} software_control_interface:b2|o_I2C_END {} } { 0.000ns 0.336ns } { 0.000ns 0.758ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ranging_module:range\|distance_temp\[11\] GPIO_0\[0\] CLOCK_50 8.619 ns register " "Info: tsu for register \"ranging_module:range\|distance_temp\[11\]\" (data pin = \"GPIO_0\[0\]\", clock pin = \"CLOCK_50\") is 8.619 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.506 ns + Longest pin register " "Info: + Longest pin to register delay is 11.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns GPIO_0\[0\] 1 PIN PIN_A13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A13; Fanout = 3; PIN Node = 'GPIO_0\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.167 ns) + CELL(0.542 ns) 7.572 ns ranging_module:range\|always3~0 2 COMB LCCOMB_X37_Y19_N0 1 " "Info: 2: + IC(6.167 ns) + CELL(0.542 ns) = 7.572 ns; Loc. = LCCOMB_X37_Y19_N0; Fanout = 1; COMB Node = 'ranging_module:range\|always3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.709 ns" { GPIO_0[0] ranging_module:range|always3~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(0.322 ns) 8.435 ns ranging_module:range\|always3~1 3 COMB LCCOMB_X36_Y19_N8 1 " "Info: 3: + IC(0.541 ns) + CELL(0.322 ns) = 8.435 ns; Loc. = LCCOMB_X36_Y19_N8; Fanout = 1; COMB Node = 'ranging_module:range\|always3~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { ranging_module:range|always3~0 ranging_module:range|always3~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.319 ns) 9.047 ns ranging_module:range\|always3~2 4 COMB LCCOMB_X36_Y19_N6 2 " "Info: 4: + IC(0.293 ns) + CELL(0.319 ns) = 9.047 ns; Loc. = LCCOMB_X36_Y19_N6; Fanout = 2; COMB Node = 'ranging_module:range\|always3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { ranging_module:range|always3~1 ranging_module:range|always3~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.516 ns) + CELL(0.495 ns) 10.058 ns ranging_module:range\|distance_temp\[0\]~13 5 COMB LCCOMB_X37_Y19_N6 2 " "Info: 5: + IC(0.516 ns) + CELL(0.495 ns) = 10.058 ns; Loc. = LCCOMB_X37_Y19_N6; Fanout = 2; COMB Node = 'ranging_module:range\|distance_temp\[0\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { ranging_module:range|always3~2 ranging_module:range|distance_temp[0]~13 } "NODE_NAME" } } { "ranging_module.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/ranging_module.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.138 ns ranging_module:range\|distance_temp\[1\]~15 6 COMB LCCOMB_X37_Y19_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 10.138 ns; Loc. = LCCOMB_X37_Y19_N8; Fanout = 2; COMB Node = 'ranging_module:range\|distance_temp\[1\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ranging_module:range|distance_temp[0]~13 ranging_module:range|distance_temp[1]~15 } "NODE_NAME" } } { "ranging_module.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/ranging_module.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.218 ns ranging_module:range\|distance_temp\[2\]~17 7 COMB LCCOMB_X37_Y19_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 10.218 ns; Loc. = LCCOMB_X37_Y19_N10; Fanout = 2; COMB Node = 'ranging_module:range\|distance_temp\[2\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ranging_module:range|distance_temp[1]~15 ranging_module:range|distance_temp[2]~17 } "NODE_NAME" } } { "ranging_module.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/ranging_module.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.298 ns ranging_module:range\|distance_temp\[3\]~19 8 COMB LCCOMB_X37_Y19_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 10.298 ns; Loc. = LCCOMB_X37_Y19_N12; Fanout = 2; COMB Node = 'ranging_module:range\|distance_temp\[3\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ranging_module:range|distance_temp[2]~17 ranging_module:range|distance_temp[3]~19 } "NODE_NAME" } } { "ranging_module.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/ranging_module.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 10.472 ns ranging_module:range\|distance_temp\[4\]~21 9 COMB LCCOMB_X37_Y19_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.174 ns) = 10.472 ns; Loc. = LCCOMB_X37_Y19_N14; Fanout = 2; COMB Node = 'ranging_module:range\|distance_temp\[4\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { ranging_module:range|distance_temp[3]~19 ranging_module:range|distance_temp[4]~21 } "NODE_NAME" } } { "ranging_module.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/ranging_module.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.552 ns ranging_module:range\|distance_temp\[5\]~23 10 COMB LCCOMB_X37_Y19_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 10.552 ns; Loc. = LCCOMB_X37_Y19_N16; Fanout = 2; COMB Node = 'ranging_module:range\|distance_temp\[5\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ranging_module:range|distance_temp[4]~21 ranging_module:range|distance_temp[5]~23 } "NODE_NAME" } } { "ranging_module.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/ranging_module.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.632 ns ranging_module:range\|distance_temp\[6\]~25 11 COMB LCCOMB_X37_Y19_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 10.632 ns; Loc. = LCCOMB_X37_Y19_N18; Fanout = 2; COMB Node = 'ranging_module:range\|distance_temp\[6\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ranging_module:range|distance_temp[5]~23 ranging_module:range|distance_temp[6]~25 } "NODE_NAME" } } { "ranging_module.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/ranging_module.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.712 ns ranging_module:range\|distance_temp\[7\]~27 12 COMB LCCOMB_X37_Y19_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 10.712 ns; Loc. = LCCOMB_X37_Y19_N20; Fanout = 2; COMB Node = 'ranging_module:range\|distance_temp\[7\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ranging_module:range|distance_temp[6]~25 ranging_module:range|distance_temp[7]~27 } "NODE_NAME" } } { "ranging_module.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/ranging_module.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.792 ns ranging_module:range\|distance_temp\[8\]~29 13 COMB LCCOMB_X37_Y19_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 10.792 ns; Loc. = LCCOMB_X37_Y19_N22; Fanout = 2; COMB Node = 'ranging_module:range\|distance_temp\[8\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ranging_module:range|distance_temp[7]~27 ranging_module:range|distance_temp[8]~29 } "NODE_NAME" } } { "ranging_module.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/ranging_module.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.872 ns ranging_module:range\|distance_temp\[9\]~31 14 COMB LCCOMB_X37_Y19_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 10.872 ns; Loc. = LCCOMB_X37_Y19_N24; Fanout = 2; COMB Node = 'ranging_module:range\|distance_temp\[9\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ranging_module:range|distance_temp[8]~29 ranging_module:range|distance_temp[9]~31 } "NODE_NAME" } } { "ranging_module.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/ranging_module.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.952 ns ranging_module:range\|distance_temp\[10\]~33 15 COMB LCCOMB_X37_Y19_N26 1 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 10.952 ns; Loc. = LCCOMB_X37_Y19_N26; Fanout = 1; COMB Node = 'ranging_module:range\|distance_temp\[10\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ranging_module:range|distance_temp[9]~31 ranging_module:range|distance_temp[10]~33 } "NODE_NAME" } } { "ranging_module.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/ranging_module.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.410 ns ranging_module:range\|distance_temp\[11\]~34 16 COMB LCCOMB_X37_Y19_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.458 ns) = 11.410 ns; Loc. = LCCOMB_X37_Y19_N28; Fanout = 1; COMB Node = 'ranging_module:range\|distance_temp\[11\]~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ranging_module:range|distance_temp[10]~33 ranging_module:range|distance_temp[11]~34 } "NODE_NAME" } } { "ranging_module.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/ranging_module.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 11.506 ns ranging_module:range\|distance_temp\[11\] 17 REG LCFF_X37_Y19_N29 3 " "Info: 17: + IC(0.000 ns) + CELL(0.096 ns) = 11.506 ns; Loc. = LCFF_X37_Y19_N29; Fanout = 3; REG Node = 'ranging_module:range\|distance_temp\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ranging_module:range|distance_temp[11]~34 ranging_module:range|distance_temp[11] } "NODE_NAME" } } { "ranging_module.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/ranging_module.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.989 ns ( 34.67 % ) " "Info: Total cell delay = 3.989 ns ( 34.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.517 ns ( 65.33 % ) " "Info: Total interconnect delay = 7.517 ns ( 65.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.506 ns" { GPIO_0[0] ranging_module:range|always3~0 ranging_module:range|always3~1 ranging_module:range|always3~2 ranging_module:range|distance_temp[0]~13 ranging_module:range|distance_temp[1]~15 ranging_module:range|distance_temp[2]~17 ranging_module:range|distance_temp[3]~19 ranging_module:range|distance_temp[4]~21 ranging_module:range|distance_temp[5]~23 ranging_module:range|distance_temp[6]~25 ranging_module:range|distance_temp[7]~27 ranging_module:range|distance_temp[8]~29 ranging_module:range|distance_temp[9]~31 ranging_module:range|distance_temp[10]~33 ranging_module:range|distance_temp[11]~34 ranging_module:range|distance_temp[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.506 ns" { GPIO_0[0] {} GPIO_0[0]~combout {} ranging_module:range|always3~0 {} ranging_module:range|always3~1 {} ranging_module:range|always3~2 {} ranging_module:range|distance_temp[0]~13 {} ranging_module:range|distance_temp[1]~15 {} ranging_module:range|distance_temp[2]~17 {} ranging_module:range|distance_temp[3]~19 {} ranging_module:range|distance_temp[4]~21 {} ranging_module:range|distance_temp[5]~23 {} ranging_module:range|distance_temp[6]~25 {} ranging_module:range|distance_temp[7]~27 {} ranging_module:range|distance_temp[8]~29 {} ranging_module:range|distance_temp[9]~31 {} ranging_module:range|distance_temp[10]~33 {} ranging_module:range|distance_temp[11]~34 {} ranging_module:range|distance_temp[11] {} } { 0.000ns 0.000ns 6.167ns 0.541ns 0.293ns 0.516ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.863ns 0.542ns 0.322ns 0.319ns 0.495ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "ranging_module.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/ranging_module.v" 68 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.849 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 89 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 89; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 2.849 ns ranging_module:range\|distance_temp\[11\] 3 REG LCFF_X37_Y19_N29 3 " "Info: 3: + IC(0.983 ns) + CELL(0.602 ns) = 2.849 ns; Loc. = LCFF_X37_Y19_N29; Fanout = 3; REG Node = 'ranging_module:range\|distance_temp\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { CLOCK_50~clkctrl ranging_module:range|distance_temp[11] } "NODE_NAME" } } { "ranging_module.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/ranging_module.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.14 % ) " "Info: Total cell delay = 1.628 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.221 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.221 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { CLOCK_50 CLOCK_50~clkctrl ranging_module:range|distance_temp[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} ranging_module:range|distance_temp[11] {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.506 ns" { GPIO_0[0] ranging_module:range|always3~0 ranging_module:range|always3~1 ranging_module:range|always3~2 ranging_module:range|distance_temp[0]~13 ranging_module:range|distance_temp[1]~15 ranging_module:range|distance_temp[2]~17 ranging_module:range|distance_temp[3]~19 ranging_module:range|distance_temp[4]~21 ranging_module:range|distance_temp[5]~23 ranging_module:range|distance_temp[6]~25 ranging_module:range|distance_temp[7]~27 ranging_module:range|distance_temp[8]~29 ranging_module:range|distance_temp[9]~31 ranging_module:range|distance_temp[10]~33 ranging_module:range|distance_temp[11]~34 ranging_module:range|distance_temp[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.506 ns" { GPIO_0[0] {} GPIO_0[0]~combout {} ranging_module:range|always3~0 {} ranging_module:range|always3~1 {} ranging_module:range|always3~2 {} ranging_module:range|distance_temp[0]~13 {} ranging_module:range|distance_temp[1]~15 {} ranging_module:range|distance_temp[2]~17 {} ranging_module:range|distance_temp[3]~19 {} ranging_module:range|distance_temp[4]~21 {} ranging_module:range|distance_temp[5]~23 {} ranging_module:range|distance_temp[6]~25 {} ranging_module:range|distance_temp[7]~27 {} ranging_module:range|distance_temp[8]~29 {} ranging_module:range|distance_temp[9]~31 {} ranging_module:range|distance_temp[10]~33 {} ranging_module:range|distance_temp[11]~34 {} ranging_module:range|distance_temp[11] {} } { 0.000ns 0.000ns 6.167ns 0.541ns 0.293ns 0.516ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.863ns 0.542ns 0.322ns 0.319ns 0.495ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { CLOCK_50 CLOCK_50~clkctrl ranging_module:range|distance_temp[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} ranging_module:range|distance_temp[11] {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX0\[2\] ranging_module:range\|distance_output\[11\] 40.102 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX0\[2\]\" through register \"ranging_module:range\|distance_output\[11\]\" is 40.102 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.849 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 89 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 89; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 2.849 ns ranging_module:range\|distance_output\[11\] 3 REG LCFF_X37_Y21_N7 3 " "Info: 3: + IC(0.983 ns) + CELL(0.602 ns) = 2.849 ns; Loc. = LCFF_X37_Y21_N7; Fanout = 3; REG Node = 'ranging_module:range\|distance_output\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { CLOCK_50~clkctrl ranging_module:range|distance_output[11] } "NODE_NAME" } } { "ranging_module.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/ranging_module.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.14 % ) " "Info: Total cell delay = 1.628 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.221 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.221 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { CLOCK_50 CLOCK_50~clkctrl ranging_module:range|distance_output[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} ranging_module:range|distance_output[11] {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "ranging_module.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/ranging_module.v" 82 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "36.976 ns + Longest register pin " "Info: + Longest register to pin delay is 36.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ranging_module:range\|distance_output\[11\] 1 REG LCFF_X37_Y21_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y21_N7; Fanout = 3; REG Node = 'ranging_module:range\|distance_output\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ranging_module:range|distance_output[11] } "NODE_NAME" } } { "ranging_module.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/ranging_module.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.495 ns) 1.366 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[3\]~5 2 COMB LCCOMB_X37_Y21_N6 1 " "Info: 2: + IC(0.871 ns) + CELL(0.495 ns) = 1.366 ns; Loc. = LCCOMB_X37_Y21_N6; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { ranging_module:range|distance_output[11] ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.824 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[4\]~6 3 COMB LCCOMB_X37_Y21_N8 26 " "Info: 3: + IC(0.000 ns) + CELL(0.458 ns) = 1.824 ns; Loc. = LCCOMB_X37_Y21_N8; Fanout = 26; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.565 ns) + CELL(0.319 ns) 2.708 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[18\]~76 4 COMB LCCOMB_X36_Y21_N0 1 " "Info: 4: + IC(0.565 ns) + CELL(0.319 ns) = 2.708 ns; Loc. = LCCOMB_X36_Y21_N0; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[18\]~76'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[4]~6 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[18]~76 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.495 ns) 4.013 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[4\]~7 5 COMB LCCOMB_X37_Y21_N20 1 " "Info: 5: + IC(0.810 ns) + CELL(0.495 ns) = 4.013 ns; Loc. = LCCOMB_X37_Y21_N20; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[18]~76 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.471 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[5\]~8 6 COMB LCCOMB_X37_Y21_N22 23 " "Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 4.471 ns; Loc. = LCCOMB_X37_Y21_N22; Fanout = 23; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.178 ns) 5.545 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[20\]~88 7 COMB LCCOMB_X36_Y19_N18 2 " "Info: 7: + IC(0.896 ns) + CELL(0.178 ns) = 5.545 ns; Loc. = LCCOMB_X36_Y19_N18; Fanout = 2; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[20\]~88'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.074 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~88 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.517 ns) 6.950 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[1\]~1 8 COMB LCCOMB_X35_Y21_N2 2 " "Info: 8: + IC(0.888 ns) + CELL(0.517 ns) = 6.950 ns; Loc. = LCCOMB_X35_Y21_N2; Fanout = 2; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.405 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~88 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.030 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[2\]~3 9 COMB LCCOMB_X35_Y21_N4 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 7.030 ns; Loc. = LCCOMB_X35_Y21_N4; Fanout = 2; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.110 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[3\]~5 10 COMB LCCOMB_X35_Y21_N6 1 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 7.110 ns; Loc. = LCCOMB_X35_Y21_N6; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.190 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[4\]~7 11 COMB LCCOMB_X35_Y21_N8 1 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 7.190 ns; Loc. = LCCOMB_X35_Y21_N8; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.648 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[5\]~8 12 COMB LCCOMB_X35_Y21_N10 23 " "Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 7.648 ns; Loc. = LCCOMB_X35_Y21_N10; Fanout = 23; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_5_result_int\[5\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.579 ns) + CELL(0.545 ns) 8.772 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[27\]~134 13 COMB LCCOMB_X36_Y21_N24 3 " "Info: 13: + IC(0.579 ns) + CELL(0.545 ns) = 8.772 ns; Loc. = LCCOMB_X36_Y21_N24; Fanout = 3; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[27\]~134'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[27]~134 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.530 ns) + CELL(0.517 ns) 10.819 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[3\]~5 14 COMB LCCOMB_X35_Y21_N16 1 " "Info: 14: + IC(1.530 ns) + CELL(0.517 ns) = 10.819 ns; Loc. = LCCOMB_X35_Y21_N16; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.047 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[27]~134 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.899 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[4\]~7 15 COMB LCCOMB_X35_Y21_N18 1 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 10.899 ns; Loc. = LCCOMB_X35_Y21_N18; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.357 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[5\]~8 16 COMB LCCOMB_X35_Y21_N20 23 " "Info: 16: + IC(0.000 ns) + CELL(0.458 ns) = 11.357 ns; Loc. = LCCOMB_X35_Y21_N20; Fanout = 23; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_6_result_int\[5\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(0.178 ns) 13.325 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[32\]~135 17 COMB LCCOMB_X36_Y19_N12 3 " "Info: 17: + IC(1.790 ns) + CELL(0.178 ns) = 13.325 ns; Loc. = LCCOMB_X36_Y19_N12; Fanout = 3; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[32\]~135'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~135 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.517 ns) 15.071 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[3\]~5 18 COMB LCCOMB_X37_Y22_N10 1 " "Info: 18: + IC(1.229 ns) + CELL(0.517 ns) = 15.071 ns; Loc. = LCCOMB_X37_Y22_N10; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~135 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.151 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[4\]~7 19 COMB LCCOMB_X37_Y22_N12 1 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 15.151 ns; Loc. = LCCOMB_X37_Y22_N12; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 15.609 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[5\]~8 20 COMB LCCOMB_X37_Y22_N14 26 " "Info: 20: + IC(0.000 ns) + CELL(0.458 ns) = 15.609 ns; Loc. = LCCOMB_X37_Y22_N14; Fanout = 26; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_7_result_int\[5\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.322 ns) 17.169 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[38\]~128 21 COMB LCCOMB_X36_Y19_N2 1 " "Info: 21: + IC(1.238 ns) + CELL(0.322 ns) = 17.169 ns; Loc. = LCCOMB_X36_Y19_N2; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[38\]~128'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[38]~128 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.517 ns) 18.573 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[4\]~7 22 COMB LCCOMB_X36_Y22_N24 1 " "Info: 22: + IC(0.887 ns) + CELL(0.517 ns) = 18.573 ns; Loc. = LCCOMB_X36_Y22_N24; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.404 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[38]~128 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 19.031 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[5\]~8 23 COMB LCCOMB_X36_Y22_N26 26 " "Info: 23: + IC(0.000 ns) + CELL(0.458 ns) = 19.031 ns; Loc. = LCCOMB_X36_Y22_N26; Fanout = 26; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_8_result_int\[5\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.322 ns) 19.925 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[42\]~137 24 COMB LCCOMB_X35_Y22_N2 3 " "Info: 24: + IC(0.572 ns) + CELL(0.322 ns) = 19.925 ns; Loc. = LCCOMB_X35_Y22_N2; Fanout = 3; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[42\]~137'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[42]~137 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.543 ns) + CELL(0.517 ns) 20.985 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[3\]~5 25 COMB LCCOMB_X36_Y22_N6 1 " "Info: 25: + IC(0.543 ns) + CELL(0.517 ns) = 20.985 ns; Loc. = LCCOMB_X36_Y22_N6; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[42]~137 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 21.065 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[4\]~7 26 COMB LCCOMB_X36_Y22_N8 1 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 21.065 ns; Loc. = LCCOMB_X36_Y22_N8; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 21.523 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[5\]~8 27 COMB LCCOMB_X36_Y22_N10 24 " "Info: 27: + IC(0.000 ns) + CELL(0.458 ns) = 21.523 ns; Loc. = LCCOMB_X36_Y22_N10; Fanout = 24; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_9_result_int\[5\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.449 ns) 23.193 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[46\]~117 28 COMB LCCOMB_X35_Y19_N14 2 " "Info: 28: + IC(1.221 ns) + CELL(0.449 ns) = 23.193 ns; Loc. = LCCOMB_X35_Y19_N14; Fanout = 2; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[46\]~117'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[46]~117 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.517 ns) 24.621 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[2\]~3 29 COMB LCCOMB_X35_Y19_N2 2 " "Info: 29: + IC(0.911 ns) + CELL(0.517 ns) = 24.621 ns; Loc. = LCCOMB_X35_Y19_N2; Fanout = 2; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.428 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[46]~117 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 24.701 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[3\]~5 30 COMB LCCOMB_X35_Y19_N4 1 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 24.701 ns; Loc. = LCCOMB_X35_Y19_N4; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 24.781 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[4\]~7 31 COMB LCCOMB_X35_Y19_N6 1 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 24.781 ns; Loc. = LCCOMB_X35_Y19_N6; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 25.239 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[5\]~8 32 COMB LCCOMB_X35_Y19_N8 20 " "Info: 32: + IC(0.000 ns) + CELL(0.458 ns) = 25.239 ns; Loc. = LCCOMB_X35_Y19_N8; Fanout = 20; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_10_result_int\[5\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.461 ns) 26.926 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[50\]~125 33 COMB LCCOMB_X31_Y16_N26 1 " "Info: 33: + IC(1.226 ns) + CELL(0.461 ns) = 26.926 ns; Loc. = LCCOMB_X31_Y16_N26; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|StageOut\[50\]~125'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.687 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[50]~125 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.495 ns) 28.564 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[1\]~1 34 COMB LCCOMB_X35_Y19_N18 1 " "Info: 34: + IC(1.143 ns) + CELL(0.495 ns) = 28.564 ns; Loc. = LCCOMB_X35_Y19_N18; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.638 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[50]~125 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 28.644 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[2\]~3 35 COMB LCCOMB_X35_Y19_N20 1 " "Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 28.644 ns; Loc. = LCCOMB_X35_Y19_N20; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[1]~1 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 28.724 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[3\]~5 36 COMB LCCOMB_X35_Y19_N22 1 " "Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 28.724 ns; Loc. = LCCOMB_X35_Y19_N22; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 28.804 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[4\]~7 37 COMB LCCOMB_X35_Y19_N24 1 " "Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 28.804 ns; Loc. = LCCOMB_X35_Y19_N24; Fanout = 1; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 29.262 ns ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[5\]~8 38 COMB LCCOMB_X35_Y19_N26 15 " "Info: 38: + IC(0.000 ns) + CELL(0.458 ns) = 29.262 ns; Loc. = LCCOMB_X35_Y19_N26; Fanout = 15; COMB Node = 'ranging_module:range\|lpm_divide:Div0\|lpm_divide_cem:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_e2f:divider\|add_sub_11_result_int\[5\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/Alexander/Desktop/Course_v4/db/alt_u_div_e2f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.609 ns) + CELL(0.178 ns) 33.049 ns hex_7seg:decoder2\|WideOr4~0 39 COMB LCCOMB_X1_Y20_N28 1 " "Info: 39: + IC(3.609 ns) + CELL(0.178 ns) = 33.049 ns; Loc. = LCCOMB_X1_Y20_N28; Fanout = 1; COMB Node = 'hex_7seg:decoder2\|WideOr4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.787 ns" { ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 hex_7seg:decoder2|WideOr4~0 } "NODE_NAME" } } { "hex_7seg.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/hex_7seg.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(2.840 ns) 36.976 ns HEX0\[2\] 40 PIN PIN_H2 0 " "Info: 40: + IC(1.087 ns) + CELL(2.840 ns) = 36.976 ns; Loc. = PIN_H2; Fanout = 0; PIN Node = 'HEX0\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.927 ns" { hex_7seg:decoder2|WideOr4~0 HEX0[2] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.381 ns ( 41.60 % ) " "Info: Total cell delay = 15.381 ns ( 41.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "21.595 ns ( 58.40 % ) " "Info: Total interconnect delay = 21.595 ns ( 58.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "36.976 ns" { ranging_module:range|distance_output[11] ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[4]~6 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[18]~76 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~88 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[27]~134 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~135 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[38]~128 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[42]~137 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[46]~117 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[50]~125 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[1]~1 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 hex_7seg:decoder2|WideOr4~0 HEX0[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "36.976 ns" { ranging_module:range|distance_output[11] {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~5 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[4]~6 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[18]~76 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~88 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[27]~134 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~135 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[38]~128 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[42]~137 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[46]~117 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[50]~125 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[1]~1 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 {} hex_7seg:decoder2|WideOr4~0 {} HEX0[2] {} } { 0.000ns 0.871ns 0.000ns 0.565ns 0.810ns 0.000ns 0.896ns 0.888ns 0.000ns 0.000ns 0.000ns 0.000ns 0.579ns 1.530ns 0.000ns 0.000ns 1.790ns 1.229ns 0.000ns 0.000ns 1.238ns 0.887ns 0.000ns 0.572ns 0.543ns 0.000ns 0.000ns 1.221ns 0.911ns 0.000ns 0.000ns 0.000ns 1.226ns 1.143ns 0.000ns 0.000ns 0.000ns 0.000ns 3.609ns 1.087ns } { 0.000ns 0.495ns 0.458ns 0.319ns 0.495ns 0.458ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.545ns 0.517ns 0.080ns 0.458ns 0.178ns 0.517ns 0.080ns 0.458ns 0.322ns 0.517ns 0.458ns 0.322ns 0.517ns 0.080ns 0.458ns 0.449ns 0.517ns 0.080ns 0.080ns 0.458ns 0.461ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { CLOCK_50 CLOCK_50~clkctrl ranging_module:range|distance_output[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} ranging_module:range|distance_output[11] {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "36.976 ns" { ranging_module:range|distance_output[11] ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[4]~6 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[18]~76 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~88 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[27]~134 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~135 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[38]~128 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[42]~137 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[46]~117 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[50]~125 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[1]~1 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 hex_7seg:decoder2|WideOr4~0 HEX0[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "36.976 ns" { ranging_module:range|distance_output[11] {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~5 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[4]~6 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[18]~76 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~88 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[27]~134 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~135 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[38]~128 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[42]~137 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[46]~117 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[50]~125 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[1]~1 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7 {} ranging_module:range|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8 {} hex_7seg:decoder2|WideOr4~0 {} HEX0[2] {} } { 0.000ns 0.871ns 0.000ns 0.565ns 0.810ns 0.000ns 0.896ns 0.888ns 0.000ns 0.000ns 0.000ns 0.000ns 0.579ns 1.530ns 0.000ns 0.000ns 1.790ns 1.229ns 0.000ns 0.000ns 1.238ns 0.887ns 0.000ns 0.572ns 0.543ns 0.000ns 0.000ns 1.221ns 0.911ns 0.000ns 0.000ns 0.000ns 1.226ns 1.143ns 0.000ns 0.000ns 0.000ns 0.000ns 3.609ns 1.087ns } { 0.000ns 0.495ns 0.458ns 0.319ns 0.495ns 0.458ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.545ns 0.517ns 0.080ns 0.458ns 0.178ns 0.517ns 0.080ns 0.458ns 0.322ns 0.517ns 0.458ns 0.322ns 0.517ns 0.080ns 0.458ns 0.449ns 0.517ns 0.080ns 0.080ns 0.458ns 0.461ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "software_control_interface:b2\|I2C_Controller:u0\|ACK2 I2C_SDAT CLOCK_50 -0.700 ns register " "Info: th for register \"software_control_interface:b2\|I2C_Controller:u0\|ACK2\" (data pin = \"I2C_SDAT\", clock pin = \"CLOCK_50\") is -0.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.861 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.507 ns) + CELL(0.879 ns) 3.412 ns software_control_interface:b2\|mI2C_CTRL_CLK 2 REG LCFF_X23_Y15_N25 4 " "Info: 2: + IC(1.507 ns) + CELL(0.879 ns) = 3.412 ns; Loc. = LCFF_X23_Y15_N25; Fanout = 4; REG Node = 'software_control_interface:b2\|mI2C_CTRL_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.386 ns" { CLOCK_50 software_control_interface:b2|mI2C_CTRL_CLK } "NODE_NAME" } } { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.863 ns) + CELL(0.000 ns) 5.275 ns software_control_interface:b2\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G7 28 " "Info: 3: + IC(1.863 ns) + CELL(0.000 ns) = 5.275 ns; Loc. = CLKCTRL_G7; Fanout = 28; COMB Node = 'software_control_interface:b2\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { software_control_interface:b2|mI2C_CTRL_CLK software_control_interface:b2|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "software_control_interface.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/software_control_interface.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 6.861 ns software_control_interface:b2\|I2C_Controller:u0\|ACK2 4 REG LCFF_X24_Y15_N21 2 " "Info: 4: + IC(0.984 ns) + CELL(0.602 ns) = 6.861 ns; Loc. = LCFF_X24_Y15_N21; Fanout = 2; REG Node = 'software_control_interface:b2\|I2C_Controller:u0\|ACK2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { software_control_interface:b2|mI2C_CTRL_CLK~clkctrl software_control_interface:b2|I2C_Controller:u0|ACK2 } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/I2C_Controller.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 36.54 % ) " "Info: Total cell delay = 2.507 ns ( 36.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.354 ns ( 63.46 % ) " "Info: Total interconnect delay = 4.354 ns ( 63.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.861 ns" { CLOCK_50 software_control_interface:b2|mI2C_CTRL_CLK software_control_interface:b2|mI2C_CTRL_CLK~clkctrl software_control_interface:b2|I2C_Controller:u0|ACK2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.861 ns" { CLOCK_50 {} CLOCK_50~combout {} software_control_interface:b2|mI2C_CTRL_CLK {} software_control_interface:b2|mI2C_CTRL_CLK~clkctrl {} software_control_interface:b2|I2C_Controller:u0|ACK2 {} } { 0.000ns 0.000ns 1.507ns 1.863ns 0.984ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/I2C_Controller.v" 80 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.847 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2C_SDAT 1 PIN PIN_B3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_B3; Fanout = 1; PIN Node = 'I2C_SDAT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.883 ns) 0.883 ns I2C_SDAT~0 2 COMB IOC_X1_Y27_N3 3 " "Info: 2: + IC(0.000 ns) + CELL(0.883 ns) = 0.883 ns; Loc. = IOC_X1_Y27_N3; Fanout = 3; COMB Node = 'I2C_SDAT~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { I2C_SDAT I2C_SDAT~0 } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/main.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.323 ns) + CELL(0.545 ns) 7.751 ns software_control_interface:b2\|I2C_Controller:u0\|ACK2~2 3 COMB LCCOMB_X24_Y15_N20 1 " "Info: 3: + IC(6.323 ns) + CELL(0.545 ns) = 7.751 ns; Loc. = LCCOMB_X24_Y15_N20; Fanout = 1; COMB Node = 'software_control_interface:b2\|I2C_Controller:u0\|ACK2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.868 ns" { I2C_SDAT~0 software_control_interface:b2|I2C_Controller:u0|ACK2~2 } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/I2C_Controller.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.847 ns software_control_interface:b2\|I2C_Controller:u0\|ACK2 4 REG LCFF_X24_Y15_N21 2 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 7.847 ns; Loc. = LCFF_X24_Y15_N21; Fanout = 2; REG Node = 'software_control_interface:b2\|I2C_Controller:u0\|ACK2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { software_control_interface:b2|I2C_Controller:u0|ACK2~2 software_control_interface:b2|I2C_Controller:u0|ACK2 } "NODE_NAME" } } { "I2C_Controller.v" "" { Text "C:/Users/Alexander/Desktop/Course_v4/I2C_Controller.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.524 ns ( 19.42 % ) " "Info: Total cell delay = 1.524 ns ( 19.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.323 ns ( 80.58 % ) " "Info: Total interconnect delay = 6.323 ns ( 80.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { I2C_SDAT I2C_SDAT~0 software_control_interface:b2|I2C_Controller:u0|ACK2~2 software_control_interface:b2|I2C_Controller:u0|ACK2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { I2C_SDAT {} I2C_SDAT~0 {} software_control_interface:b2|I2C_Controller:u0|ACK2~2 {} software_control_interface:b2|I2C_Controller:u0|ACK2 {} } { 0.000ns 0.000ns 6.323ns 0.000ns } { 0.000ns 0.883ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.861 ns" { CLOCK_50 software_control_interface:b2|mI2C_CTRL_CLK software_control_interface:b2|mI2C_CTRL_CLK~clkctrl software_control_interface:b2|I2C_Controller:u0|ACK2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.861 ns" { CLOCK_50 {} CLOCK_50~combout {} software_control_interface:b2|mI2C_CTRL_CLK {} software_control_interface:b2|mI2C_CTRL_CLK~clkctrl {} software_control_interface:b2|I2C_Controller:u0|ACK2 {} } { 0.000ns 0.000ns 1.507ns 1.863ns 0.984ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.847 ns" { I2C_SDAT I2C_SDAT~0 software_control_interface:b2|I2C_Controller:u0|ACK2~2 software_control_interface:b2|I2C_Controller:u0|ACK2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.847 ns" { I2C_SDAT {} I2C_SDAT~0 {} software_control_interface:b2|I2C_Controller:u0|ACK2~2 {} software_control_interface:b2|I2C_Controller:u0|ACK2 {} } { 0.000ns 0.000ns 6.323ns 0.000ns } { 0.000ns 0.883ns 0.545ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 23 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 13 22:07:37 2016 " "Info: Processing ended: Mon Jun 13 22:07:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 365 s " "Info: Quartus II Full Compilation was successful. 0 errors, 365 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
