-- The ASM compiler identification is GNU
-- Found assembler: E:/Xilinx/Vitis/2023.2/gnu/microblaze/nt/bin/mb-gcc.exe
-- Configuring done
-- Generating done
-- Build files have been written to: E:/x/shef/vitis/platform/zynqmp_pmufw/zynqmp_pmufw_bsp/libsrc/build_configs/gen_bsp
-- Cache values
// BOARD
BOARD:STRING=zuboard_1cg

// Choose the type of build, options are: None Debug Release RelWithDebInfo MinSizeRel ...
CMAKE_BUILD_TYPE:STRING=

// Install path prefix, prepended onto install directories.
CMAKE_INSTALL_PREFIX:PATH=C:/Program Files (x86)/bsp

// cmake machine
CMAKE_MACHINE:STRING=ZynqMP

// Size
CMAKE_SIZE:FILEPATH=mb-size

// Specs file path for using CMAKE toolchain files
CMAKE_SPECS_FILE:STRING=E:/x/shef/vitis/platform/zynqmp_pmufw/zynqmp_pmufw_bsp/Xilinx.spec

// Device Id
DEVICE_ID:STRING=xczu1cg

// The directory containing a CMake configuration file for INTC.
INTC_DIR:PATH=INTC_DIR-NOTFOUND

// Non Yocto embeddedsw FLOW
NON_YOCTO:BOOL=ON

// Number of slrs
NUMBER_OF_SLRS:STRING=0x1

// The directory containing a CMake configuration file for SCUGIC.
SCUGIC_DIR:PATH=SCUGIC_DIR-NOTFOUND

// ASM FLAGS
TOOLCHAIN_ASM_FLAGS:STRING= -O2  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-reorder -mxl-soft-mul -mxl-soft-div -O2 -pipe -g -feliminate-unused-debug-types -Os -flto -ffat-lto-objects -DPSU_PMU=1U -mcpu=v9.2 -DSDT

// CXXFLAGS
TOOLCHAIN_CXX_FLAGS:STRING= -O2  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-reorder -mxl-soft-mul -mxl-soft-div -O2 -pipe -g -feliminate-unused-debug-types -Os -flto -ffat-lto-objects -DPSU_PMU=1U -mcpu=v9.2 -DSDT

// CFLAGS
TOOLCHAIN_C_FLAGS:STRING= -O2  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-reorder -mxl-soft-mul -mxl-soft-div -O2 -pipe -g -feliminate-unused-debug-types -Os -flto -ffat-lto-objects -DPSU_PMU=1U -mcpu=v9.2 -DSDT

// Flags used by compiler to generate dependency files
TOOLCHAIN_DEP_FLAGS:STRING= -MMD -MP

// Extra CFLAGS
TOOLCHAIN_EXTRA_C_FLAGS:STRING= -g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns

// Bitstream Image Base Address
XILFPGA_base_address:STRING=0x80000

// Which is used to Enable the Debug messages in the library
XILFPGA_debug_mode:BOOL=OFF

// OCM Address which is used for Bitstream Authentication
XILFPGA_ocm_address:STRING=0xfffc0000

// Which is used to Enable the secure PL configuration
XILFPGA_secure_environment:BOOL=OFF

// Enable secure Bitstream loading support
XILFPGA_secure_mode:BOOL=ON

// Which is used to Enable the secure PL configuration Read-back support
XILFPGA_secure_readback:BOOL=OFF

// Enables/Disables cache
XILSECURE_cache_disable:BOOL=ON

// Enables/Disables P-256 curve support
XILSECURE_ecc_support_nist_p256:BOOL=OFF

// Data endianness selection for elliptic curve APIs of Versal and Versal Net this selection is applicable only for server mode
XILSECURE_elliptic_endianness:STRING=littleendian

// Enables A72/R5 server and client mode support for XilSecure library for Versal
XILSECURE_mode:STRING=client

// Enables non secure access for Xilsecure IPI commands for Versal
XILSECURE_nonsecure_ipi_access:BOOL=OFF

// Enables trusted execution environment to allow device key usage(post boot) in ZynqMP for IPI response/Linux/U-boot calls valid only for PMUFW BSP
XILSECURE_secure_environment:BOOL=OFF

// Enables decryption of bitstream to memory and then writes it to PCAP, allows calculation of sha on decrypted bitstream in chunks valid only for ZynqMP FSBL BSP
XILSECURE_tpm_support:BOOL=OFF

// Enables writing and reading of key management efuses for ZynqMp
XILSKEY_access_key_manage_efuse:BOOL=OFF

// Enables writing and reading of security critical efuses for ZynqMp
XILSKEY_access_secure_crit_efuse:BOOL=OFF

// Enables writing and reading of user efuses for ZynqMp
XILSKEY_access_user_efuse:BOOL=OFF

// IDCODE
XILSKEY_device_id:STRING=0

// IR length
XILSKEY_device_irlen:STRING=0

// Master SLR number
XILSKEY_device_masterslr:STRING=0

// Number of SLRs
XILSKEY_device_numslr:STRING=1

// Device series:
	FPGA SERIES ZYNQ: XSK_FPGA_SERIES_ZYNQ
	FPGA SERIES ULTRA: XSK_FPGA_SERIES_ULTRA
	FPGA SERIES ULTRA PLUS: XSK_FPGA_SERIES_ULTRA_PLUS
XILSKEY_device_series:STRING=XSK_FPGA_SERIES_ZYNQ

// Override Sysmon configuration
XILSKEY_override_sysmon_cfg:BOOL=ON

// Enables API's to use PUF Helper Data efuses as user efuses
XILSKEY_use_puf_hd_as_user_efuse:BOOL=OFF

// Enable Interval Timer
XILTIMER_en_interval_timer:BOOL=OFF

// This parameter is used to select specific timer for sleep functionality
XILTIMER_sleep_timer:STRING=Default

// This parameter is used to select specific timer for tick functionality
XILTIMER_tick_timer:STRING=None

// Archiver
proc_archiver:STRING=mb-gcc-ar.exe

// Assembler
proc_assembler:STRING=mb-gcc

// Compiler
proc_compiler:STRING=mb-gcc.exe

// Compiler Flags
proc_compiler_flags:STRING= -O2  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-reorder -mxl-soft-mul -mxl-soft-div -O2 -pipe -g -feliminate-unused-debug-types -Os -flto -ffat-lto-objects -DPSU_PMU=1U -mcpu=v9.2 -DSDT;-c

// Extra Compiler Flags
proc_extra_compiler_flags:STRING= -g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns

// stdin peripheral
standalone_stdin:STRING=psu_uart_0

// stdout peripheral
standalone_stdout:STRING=psu_uart_0

