<stg><name>up_sampling2d_fix16</name>


<trans_list>

<trans id="1105" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="3" to="165">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="8" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="11" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="14" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="17" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="20" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="23" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_0_1" val="0"/>
<literal name="exitcond_0_2" val="0"/>
<literal name="exitcond_0_3" val="0"/>
<literal name="exitcond_0_4" val="0"/>
<literal name="exitcond_0_5" val="0"/>
<literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="26" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_6" val="1"/>
</and_exp><and_exp><literal name="exitcond_0_5" val="1"/>
</and_exp><and_exp><literal name="exitcond_0_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_0_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_0_2" val="1"/>
</and_exp><and_exp><literal name="exitcond_0_1" val="1"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="29" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="30" to="165">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="35" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="38" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="41" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="44" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="47" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="50" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
<literal name="exitcond_1_1" val="0"/>
<literal name="exitcond_1_2" val="0"/>
<literal name="exitcond_1_3" val="0"/>
<literal name="exitcond_1_4" val="0"/>
<literal name="exitcond_1_5" val="0"/>
<literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="53" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1_6" val="1"/>
</and_exp><and_exp><literal name="exitcond_1_5" val="1"/>
</and_exp><and_exp><literal name="exitcond_1_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_1_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_1_2" val="1"/>
</and_exp><and_exp><literal name="exitcond_1_1" val="1"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="56" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="57" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="57" to="165">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="62" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="62" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="65" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="65" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="68" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="68" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1215" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="71" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1218" from="71" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1220" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1221" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1222" from="74" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1223" from="74" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1225" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1226" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1227" from="77" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1228" from="77" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1230" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1231" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1232" from="80" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
<literal name="exitcond_2_1" val="0"/>
<literal name="exitcond_2_2" val="0"/>
<literal name="exitcond_2_3" val="0"/>
<literal name="exitcond_2_4" val="0"/>
<literal name="exitcond_2_5" val="0"/>
<literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1233" from="80" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2_6" val="1"/>
</and_exp><and_exp><literal name="exitcond_2_5" val="1"/>
</and_exp><and_exp><literal name="exitcond_2_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_2_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_2_2" val="1"/>
</and_exp><and_exp><literal name="exitcond_2_1" val="1"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1235" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1236" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1237" from="83" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1239" from="84" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1240" from="84" to="165">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1242" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1243" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1244" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1245" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1246" from="89" to="90">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1247" from="89" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1249" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1250" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1251" from="92" to="93">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1252" from="92" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1254" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1255" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1256" from="95" to="96">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1257" from="95" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1259" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1260" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1261" from="98" to="99">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1262" from="98" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1264" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1265" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1266" from="101" to="102">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1267" from="101" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1269" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1270" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1271" from="104" to="105">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1272" from="104" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1274" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1275" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="107" to="108">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
<literal name="exitcond_3_1" val="0"/>
<literal name="exitcond_3_2" val="0"/>
<literal name="exitcond_3_3" val="0"/>
<literal name="exitcond_3_4" val="0"/>
<literal name="exitcond_3_5" val="0"/>
<literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1277" from="107" to="111">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3_6" val="1"/>
</and_exp><and_exp><literal name="exitcond_3_5" val="1"/>
</and_exp><and_exp><literal name="exitcond_3_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_3_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_3_2" val="1"/>
</and_exp><and_exp><literal name="exitcond_3_1" val="1"/>
</and_exp><and_exp><literal name="exitcond_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1279" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1280" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1281" from="110" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1283" from="111" to="112">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1284" from="111" to="165">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1286" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1287" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1288" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1289" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1290" from="116" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1291" from="116" to="134">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1293" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1294" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1295" from="119" to="120">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="119" to="134">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1298" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="122" to="123">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1301" from="122" to="134">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1305" from="125" to="126">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1306" from="125" to="134">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1308" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1309" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1310" from="128" to="129">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1311" from="128" to="134">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1313" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1314" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1315" from="131" to="132">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1316" from="131" to="134">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1318" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1319" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1320" from="134" to="135">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4" val="0"/>
<literal name="exitcond_4_1" val="0"/>
<literal name="exitcond_4_2" val="0"/>
<literal name="exitcond_4_3" val="0"/>
<literal name="exitcond_4_4" val="0"/>
<literal name="exitcond_4_5" val="0"/>
<literal name="exitcond_4_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1321" from="134" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4_6" val="1"/>
</and_exp><and_exp><literal name="exitcond_4_5" val="1"/>
</and_exp><and_exp><literal name="exitcond_4_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_4_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_4_2" val="1"/>
</and_exp><and_exp><literal name="exitcond_4_1" val="1"/>
</and_exp><and_exp><literal name="exitcond_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1323" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1324" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1325" from="137" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1327" from="138" to="139">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1328" from="138" to="165">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1330" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1331" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1333" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1334" from="143" to="144">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1335" from="143" to="161">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1337" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1338" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1339" from="146" to="147">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1340" from="146" to="161">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1342" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1343" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1344" from="149" to="150">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1345" from="149" to="161">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1347" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1348" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1349" from="152" to="153">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1350" from="152" to="161">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1352" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1353" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1354" from="155" to="156">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1355" from="155" to="161">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1357" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1358" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1359" from="158" to="159">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1360" from="158" to="161">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1362" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1363" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1364" from="161" to="162">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5" val="0"/>
<literal name="exitcond_5_1" val="0"/>
<literal name="exitcond_5_2" val="0"/>
<literal name="exitcond_5_3" val="0"/>
<literal name="exitcond_5_4" val="0"/>
<literal name="exitcond_5_5" val="0"/>
<literal name="exitcond_5_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1365" from="161" to="165">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5_6" val="1"/>
</and_exp><and_exp><literal name="exitcond_5_5" val="1"/>
</and_exp><and_exp><literal name="exitcond_5_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_5_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_5_2" val="1"/>
</and_exp><and_exp><literal name="exitcond_5_1" val="1"/>
</and_exp><and_exp><literal name="exitcond_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1367" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1368" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1369" from="164" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1371" from="165" to="166">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond2_3" val="0"/>
<literal name="exitcond2_4" val="0"/>
<literal name="exitcond2_5" val="0"/>
<literal name="exitcond2_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1413" from="165" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2_5" val="1"/>
</and_exp><and_exp><literal name="exitcond2_4" val="1"/>
</and_exp><and_exp><literal name="exitcond2_3" val="1"/>
</and_exp><and_exp><literal name="exitcond2_2" val="1"/>
</and_exp><and_exp><literal name="exitcond2_1" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1373" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1374" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1375" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1376" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1377" from="170" to="171">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1378" from="170" to="188">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1380" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1381" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1382" from="173" to="174">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1383" from="173" to="188">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1385" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1386" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1387" from="176" to="177">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1388" from="176" to="188">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1390" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1391" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1392" from="179" to="180">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1393" from="179" to="188">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1395" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1396" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1397" from="182" to="183">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1398" from="182" to="188">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1400" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1401" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1402" from="185" to="186">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1403" from="185" to="188">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1405" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1406" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1407" from="188" to="189">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6" val="0"/>
<literal name="exitcond_6_1" val="0"/>
<literal name="exitcond_6_2" val="0"/>
<literal name="exitcond_6_3" val="0"/>
<literal name="exitcond_6_4" val="0"/>
<literal name="exitcond_6_5" val="0"/>
<literal name="exitcond_6_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1412" from="188" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6_6" val="1"/>
</and_exp><and_exp><literal name="exitcond_6_5" val="1"/>
</and_exp><and_exp><literal name="exitcond_6_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_6_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_6_2" val="1"/>
</and_exp><and_exp><literal name="exitcond_6_1" val="1"/>
</and_exp><and_exp><literal name="exitcond_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1409" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1410" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1411" from="191" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %output_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_width)

]]></Node>
<StgValue><ssdm name="output_width_read"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %output_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_height)

]]></Node>
<StgValue><ssdm name="output_height_read"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %output_depth_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_depth)

]]></Node>
<StgValue><ssdm name="output_depth_read"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %input_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %input_width)

]]></Node>
<StgValue><ssdm name="input_width_read"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %input_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %input_height)

]]></Node>
<StgValue><ssdm name="input_height_read"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="6">
<![CDATA[
:5  %output_width_cast = zext i6 %output_width_read to i16

]]></Node>
<StgValue><ssdm name="output_width_cast"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="6">
<![CDATA[
:6  %output_height_cast = zext i6 %output_height_read to i16

]]></Node>
<StgValue><ssdm name="output_height_cast"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecResourceLimit(i32 7, [4 x i8]* @p_str, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecResourceLimit(i32 7, [4 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="5">
<![CDATA[
:9  %tmp_1_cast = zext i5 %input_height_read to i10

]]></Node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="6">
<![CDATA[
:10  %tmp_3_cast = zext i6 %output_height_read to i11

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="19" op_0_bw="5">
<![CDATA[
:11  %tmp_2 = zext i5 %input_width_read to i19

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="21" op_0_bw="6">
<![CDATA[
:12  %tmp_4 = zext i6 %output_width_read to i21

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %out_d = phi i5 [ 0, %0 ], [ %out_d_1, %66 ]

]]></Node>
<StgValue><ssdm name="out_d"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:1  %phi_mul = phi i10 [ 0, %0 ], [ %next_mul, %66 ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:2  %phi_mul2 = phi i11 [ 0, %0 ], [ %next_mul3, %66 ]

]]></Node>
<StgValue><ssdm name="phi_mul2"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %next_mul3 = add i11 %phi_mul2, %tmp_3_cast

]]></Node>
<StgValue><ssdm name="next_mul3"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %next_mul = add i10 %phi_mul, %tmp_1_cast

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="5">
<![CDATA[
:5  %out_d_cast = zext i5 %out_d to i6

]]></Node>
<StgValue><ssdm name="out_d_cast"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:6  %exitcond3 = icmp eq i6 %out_d_cast, %output_depth_read

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %out_d_1 = add i5 %out_d, 1

]]></Node>
<StgValue><ssdm name="out_d_1"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %exitcond3, label %67, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="10">
<![CDATA[
.preheader.preheader:0  %tmp_6_cast = zext i10 %phi_mul to i16

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="17" op_0_bw="11">
<![CDATA[
.preheader.preheader:1  %tmp_7_cast = zext i11 %phi_mul2 to i17

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader.0:0  %out_h = phi i16 [ %out_h_1_6, %64 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:1  %exitcond2 = icmp eq i16 %out_h, %output_height_cast

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:2  br i1 %exitcond2, label %66, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_h, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="15">
<![CDATA[
:1  %tmp_6 = zext i15 %div to i16

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="17" op_0_bw="16">
<![CDATA[
:2  %tmp_cast = zext i16 %out_h to i17

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp = add i16 %tmp_6, %tmp_6_cast

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:6  %tmp4 = add i17 %tmp_cast, %tmp_7_cast

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="19" op_0_bw="16">
<![CDATA[
:4  %tmp_1 = zext i16 %tmp to i19

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5  %tmp3_cast = mul i19 %tmp_2, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="21" op_0_bw="17">
<![CDATA[
:7  %tmp_3 = zext i17 %tmp4 to i21

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:8  %tmp5_cast = mul i21 %tmp_4, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp5_cast"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="232" st_id="5" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5  %tmp3_cast = mul i19 %tmp_2, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:8  %tmp5_cast = mul i21 %tmp_4, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp5_cast"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="234" st_id="6" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5  %tmp3_cast = mul i19 %tmp_2, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:8  %tmp5_cast = mul i21 %tmp_4, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp5_cast"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="236" st_id="7" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5  %tmp3_cast = mul i19 %tmp_2, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:8  %tmp5_cast = mul i21 %tmp_4, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp5_cast"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="239" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %out_w = phi i16 [ 0, %10 ], [ %out_w_1_0_6, %9 ]

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %exitcond = icmp eq i16 %out_w, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond, label %.preheader.1, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_cast = zext i15 %div1 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_s = add i19 %tmp_8_cast, %tmp3_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="245" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_5 = zext i19 %tmp_s to i64

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="248" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_cast = zext i16 %out_w to i21

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_8 = add i21 %tmp_12_cast, %tmp5_cast

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1 = add i16 %out_w, 1

]]></Node>
<StgValue><ssdm name="out_w_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="252" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_9 = zext i21 %tmp_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_0_1 = icmp eq i16 %out_w_1, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_0_1"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_0_1, label %.preheader.1, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_0_1 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_0_1"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_0_1_cast = zext i15 %div1_0_1 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_0_1_cast"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_0_1 = add i19 %tmp_8_0_1_cast, %tmp3_cast

]]></Node>
<StgValue><ssdm name="tmp_10_0_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="260" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_0_1 = zext i19 %tmp_10_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_0_1"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_1 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_0_1

]]></Node>
<StgValue><ssdm name="input_addr_1"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_1 = load i16* %input_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="263" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_1 = load i16* %input_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="264" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_0_1_cast = zext i16 %out_w_1 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_0_1_cast"/></StgValue>
</operation>

<operation id="265" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_0_1 = add i21 %tmp_12_0_1_cast, %tmp5_cast

]]></Node>
<StgValue><ssdm name="tmp_13_0_1"/></StgValue>
</operation>

<operation id="266" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_0_1 = add i16 %out_w, 2

]]></Node>
<StgValue><ssdm name="out_w_1_0_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="267" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_0_1 = zext i21 %tmp_13_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_0_1"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_1 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_0_1

]]></Node>
<StgValue><ssdm name="output_addr_1"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_1, i16* %output_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_0_2 = icmp eq i16 %out_w_1_0_1, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_0_2"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_0_2, label %.preheader.1, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_0_2 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_0_1, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_0_2"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_0_2_cast = zext i15 %div1_0_2 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_0_2_cast"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_0_2 = add i19 %tmp_8_0_2_cast, %tmp3_cast

]]></Node>
<StgValue><ssdm name="tmp_10_0_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="275" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_0_2 = zext i19 %tmp_10_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_0_2"/></StgValue>
</operation>

<operation id="276" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_2 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_0_2

]]></Node>
<StgValue><ssdm name="input_addr_2"/></StgValue>
</operation>

<operation id="277" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_2 = load i16* %input_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="278" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_2 = load i16* %input_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="279" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_0_2_cast = zext i16 %out_w_1_0_1 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_0_2_cast"/></StgValue>
</operation>

<operation id="280" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_0_2 = add i21 %tmp_12_0_2_cast, %tmp5_cast

]]></Node>
<StgValue><ssdm name="tmp_13_0_2"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_0_2 = add i16 %out_w, 3

]]></Node>
<StgValue><ssdm name="out_w_1_0_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="282" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_0_2 = zext i21 %tmp_13_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_0_2"/></StgValue>
</operation>

<operation id="283" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_2 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_0_2

]]></Node>
<StgValue><ssdm name="output_addr_2"/></StgValue>
</operation>

<operation id="284" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_2, i16* %output_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_0_3 = icmp eq i16 %out_w_1_0_2, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_0_3"/></StgValue>
</operation>

<operation id="286" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_0_3, label %.preheader.1, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_0_3 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_0_2, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_0_3"/></StgValue>
</operation>

<operation id="288" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_0_3_cast = zext i15 %div1_0_3 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_0_3_cast"/></StgValue>
</operation>

<operation id="289" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_0_3 = add i19 %tmp_8_0_3_cast, %tmp3_cast

]]></Node>
<StgValue><ssdm name="tmp_10_0_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="290" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_0_3 = zext i19 %tmp_10_0_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_0_3"/></StgValue>
</operation>

<operation id="291" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_3 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_0_3

]]></Node>
<StgValue><ssdm name="input_addr_3"/></StgValue>
</operation>

<operation id="292" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_3 = load i16* %input_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="293" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_3 = load i16* %input_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>

<operation id="294" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_0_3_cast = zext i16 %out_w_1_0_2 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_0_3_cast"/></StgValue>
</operation>

<operation id="295" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_0_3 = add i21 %tmp_12_0_3_cast, %tmp5_cast

]]></Node>
<StgValue><ssdm name="tmp_13_0_3"/></StgValue>
</operation>

<operation id="296" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_0_3 = add i16 %out_w, 4

]]></Node>
<StgValue><ssdm name="out_w_1_0_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="297" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_0_3 = zext i21 %tmp_13_0_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_0_3"/></StgValue>
</operation>

<operation id="298" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_3 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_0_3

]]></Node>
<StgValue><ssdm name="output_addr_3"/></StgValue>
</operation>

<operation id="299" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_3, i16* %output_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_0_4 = icmp eq i16 %out_w_1_0_3, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_0_4"/></StgValue>
</operation>

<operation id="301" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_0_4, label %.preheader.1, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_0_4 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_0_3, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_0_4"/></StgValue>
</operation>

<operation id="303" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_0_4_cast = zext i15 %div1_0_4 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_0_4_cast"/></StgValue>
</operation>

<operation id="304" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_0_4 = add i19 %tmp_8_0_4_cast, %tmp3_cast

]]></Node>
<StgValue><ssdm name="tmp_10_0_4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="305" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_0_4 = zext i19 %tmp_10_0_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_0_4"/></StgValue>
</operation>

<operation id="306" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_4 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_0_4

]]></Node>
<StgValue><ssdm name="input_addr_4"/></StgValue>
</operation>

<operation id="307" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_4 = load i16* %input_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="308" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_4 = load i16* %input_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="309" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_0_4_cast = zext i16 %out_w_1_0_3 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_0_4_cast"/></StgValue>
</operation>

<operation id="310" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_0_4 = add i21 %tmp_12_0_4_cast, %tmp5_cast

]]></Node>
<StgValue><ssdm name="tmp_13_0_4"/></StgValue>
</operation>

<operation id="311" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_0_4 = add i16 %out_w, 5

]]></Node>
<StgValue><ssdm name="out_w_1_0_4"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="312" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_0_4 = zext i21 %tmp_13_0_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_0_4"/></StgValue>
</operation>

<operation id="313" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_4 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_0_4

]]></Node>
<StgValue><ssdm name="output_addr_4"/></StgValue>
</operation>

<operation id="314" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_4, i16* %output_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_0_5 = icmp eq i16 %out_w_1_0_4, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_0_5"/></StgValue>
</operation>

<operation id="316" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_0_5, label %.preheader.1, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_0_5 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_0_4, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_0_5"/></StgValue>
</operation>

<operation id="318" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_0_5_cast = zext i15 %div1_0_5 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_0_5_cast"/></StgValue>
</operation>

<operation id="319" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_0_5 = add i19 %tmp_8_0_5_cast, %tmp3_cast

]]></Node>
<StgValue><ssdm name="tmp_10_0_5"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="320" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_0_5 = zext i19 %tmp_10_0_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_0_5"/></StgValue>
</operation>

<operation id="321" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_5 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_0_5

]]></Node>
<StgValue><ssdm name="input_addr_5"/></StgValue>
</operation>

<operation id="322" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_5 = load i16* %input_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="323" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_5 = load i16* %input_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>

<operation id="324" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_0_5_cast = zext i16 %out_w_1_0_4 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_0_5_cast"/></StgValue>
</operation>

<operation id="325" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_0_5 = add i21 %tmp_12_0_5_cast, %tmp5_cast

]]></Node>
<StgValue><ssdm name="tmp_13_0_5"/></StgValue>
</operation>

<operation id="326" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_0_5 = add i16 %out_w, 6

]]></Node>
<StgValue><ssdm name="out_w_1_0_5"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="327" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_0_1" val="0"/>
<literal name="exitcond_0_2" val="0"/>
<literal name="exitcond_0_3" val="0"/>
<literal name="exitcond_0_4" val="0"/>
<literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_0_5 = zext i21 %tmp_13_0_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_0_5"/></StgValue>
</operation>

<operation id="328" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_0_1" val="0"/>
<literal name="exitcond_0_2" val="0"/>
<literal name="exitcond_0_3" val="0"/>
<literal name="exitcond_0_4" val="0"/>
<literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_5 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_0_5

]]></Node>
<StgValue><ssdm name="output_addr_5"/></StgValue>
</operation>

<operation id="329" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_0_1" val="0"/>
<literal name="exitcond_0_2" val="0"/>
<literal name="exitcond_0_3" val="0"/>
<literal name="exitcond_0_4" val="0"/>
<literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_5, i16* %output_addr_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_0_1" val="0"/>
<literal name="exitcond_0_2" val="0"/>
<literal name="exitcond_0_3" val="0"/>
<literal name="exitcond_0_4" val="0"/>
<literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_0_6 = icmp eq i16 %out_w_1_0_5, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_0_6"/></StgValue>
</operation>

<operation id="331" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_0_1" val="0"/>
<literal name="exitcond_0_2" val="0"/>
<literal name="exitcond_0_3" val="0"/>
<literal name="exitcond_0_4" val="0"/>
<literal name="exitcond_0_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_0_6, label %.preheader.1, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_0_1" val="0"/>
<literal name="exitcond_0_2" val="0"/>
<literal name="exitcond_0_3" val="0"/>
<literal name="exitcond_0_4" val="0"/>
<literal name="exitcond_0_5" val="0"/>
<literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_0_6 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_0_5, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_0_6"/></StgValue>
</operation>

<operation id="333" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_0_1" val="0"/>
<literal name="exitcond_0_2" val="0"/>
<literal name="exitcond_0_3" val="0"/>
<literal name="exitcond_0_4" val="0"/>
<literal name="exitcond_0_5" val="0"/>
<literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_0_6_cast = zext i15 %div1_0_6 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_0_6_cast"/></StgValue>
</operation>

<operation id="334" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_0_1" val="0"/>
<literal name="exitcond_0_2" val="0"/>
<literal name="exitcond_0_3" val="0"/>
<literal name="exitcond_0_4" val="0"/>
<literal name="exitcond_0_5" val="0"/>
<literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_0_6 = add i19 %tmp_8_0_6_cast, %tmp3_cast

]]></Node>
<StgValue><ssdm name="tmp_10_0_6"/></StgValue>
</operation>

<operation id="335" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_0_1" val="0"/>
<literal name="exitcond_0_2" val="0"/>
<literal name="exitcond_0_3" val="0"/>
<literal name="exitcond_0_4" val="0"/>
<literal name="exitcond_0_5" val="0"/>
<literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_0_6_cast = zext i16 %out_w_1_0_5 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_0_6_cast"/></StgValue>
</operation>

<operation id="336" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_0_1" val="0"/>
<literal name="exitcond_0_2" val="0"/>
<literal name="exitcond_0_3" val="0"/>
<literal name="exitcond_0_4" val="0"/>
<literal name="exitcond_0_5" val="0"/>
<literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_0_6 = add i21 %tmp_12_0_6_cast, %tmp5_cast

]]></Node>
<StgValue><ssdm name="tmp_13_0_6"/></StgValue>
</operation>

<operation id="337" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_0_1" val="0"/>
<literal name="exitcond_0_2" val="0"/>
<literal name="exitcond_0_3" val="0"/>
<literal name="exitcond_0_4" val="0"/>
<literal name="exitcond_0_5" val="0"/>
<literal name="exitcond_0_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_0_6 = add i16 %out_w, 7

]]></Node>
<StgValue><ssdm name="out_w_1_0_6"/></StgValue>
</operation>

<operation id="338" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_6" val="1"/>
</and_exp><and_exp><literal name="exitcond_0_5" val="1"/>
</and_exp><and_exp><literal name="exitcond_0_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_0_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_0_2" val="1"/>
</and_exp><and_exp><literal name="exitcond_0_1" val="1"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:0  %out_h_1 = add i16 %out_h, 1

]]></Node>
<StgValue><ssdm name="out_h_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="339" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_0_6 = zext i19 %tmp_10_0_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_0_6"/></StgValue>
</operation>

<operation id="340" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_6 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_0_6

]]></Node>
<StgValue><ssdm name="input_addr_6"/></StgValue>
</operation>

<operation id="341" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_6 = load i16* %input_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="342" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_6 = load i16* %input_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="343" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_0_6 = zext i21 %tmp_13_0_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_0_6"/></StgValue>
</operation>

<operation id="344" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_6 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_0_6

]]></Node>
<StgValue><ssdm name="output_addr_6"/></StgValue>
</operation>

<operation id="345" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_6, i16* %output_addr_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="347" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:1  %exitcond2_1 = icmp eq i16 %out_h_1, %output_height_cast

]]></Node>
<StgValue><ssdm name="exitcond2_1"/></StgValue>
</operation>

<operation id="348" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.1:2  br i1 %exitcond2_1, label %66, label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div_1 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_h_1, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div_1"/></StgValue>
</operation>

<operation id="350" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="15">
<![CDATA[
:1  %tmp_7 = zext i15 %div_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="351" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="17" op_0_bw="16">
<![CDATA[
:2  %tmp_1_cast_17 = zext i16 %out_h_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_1_cast_17"/></StgValue>
</operation>

<operation id="352" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_10 = add i16 %tmp_7, %tmp_6_cast

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="353" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:6  %tmp4_1 = add i17 %tmp_1_cast_17, %tmp_7_cast

]]></Node>
<StgValue><ssdm name="tmp4_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="354" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="19" op_0_bw="16">
<![CDATA[
:4  %tmp_11 = zext i16 %tmp_10 to i19

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="355" st_id="31" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5  %tmp3_1_cast = mul i19 %tmp_2, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp3_1_cast"/></StgValue>
</operation>

<operation id="356" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="21" op_0_bw="17">
<![CDATA[
:7  %tmp_12 = zext i17 %tmp4_1 to i21

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="357" st_id="31" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:8  %tmp5_1_cast = mul i21 %tmp_4, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp5_1_cast"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="358" st_id="32" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5  %tmp3_1_cast = mul i19 %tmp_2, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp3_1_cast"/></StgValue>
</operation>

<operation id="359" st_id="32" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:8  %tmp5_1_cast = mul i21 %tmp_4, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp5_1_cast"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="360" st_id="33" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5  %tmp3_1_cast = mul i19 %tmp_2, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp3_1_cast"/></StgValue>
</operation>

<operation id="361" st_id="33" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:8  %tmp5_1_cast = mul i21 %tmp_4, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp5_1_cast"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="362" st_id="34" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5  %tmp3_1_cast = mul i19 %tmp_2, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp3_1_cast"/></StgValue>
</operation>

<operation id="363" st_id="34" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:8  %tmp5_1_cast = mul i21 %tmp_4, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp5_1_cast"/></StgValue>
</operation>

<operation id="364" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="365" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %out_w_s = phi i16 [ 0, %19 ], [ %out_w_1_1_6, %18 ]

]]></Node>
<StgValue><ssdm name="out_w_s"/></StgValue>
</operation>

<operation id="366" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %exitcond_1 = icmp eq i16 %out_w_s, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_1"/></StgValue>
</operation>

<operation id="367" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond_1, label %.preheader.2, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_1 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_s, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_1"/></StgValue>
</operation>

<operation id="369" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_1_cast = zext i15 %div1_1 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_1_cast"/></StgValue>
</operation>

<operation id="370" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_1 = add i19 %tmp_8_1_cast, %tmp3_1_cast

]]></Node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="371" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_1 = zext i19 %tmp_10_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="372" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_7 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_1

]]></Node>
<StgValue><ssdm name="input_addr_7"/></StgValue>
</operation>

<operation id="373" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_7 = load i16* %input_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="374" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_7 = load i16* %input_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>

<operation id="375" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_1_cast = zext i16 %out_w_s to i21

]]></Node>
<StgValue><ssdm name="tmp_12_1_cast"/></StgValue>
</operation>

<operation id="376" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_1 = add i21 %tmp_12_1_cast, %tmp5_1_cast

]]></Node>
<StgValue><ssdm name="tmp_13_1"/></StgValue>
</operation>

<operation id="377" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_1 = add i16 %out_w_s, 1

]]></Node>
<StgValue><ssdm name="out_w_1_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="378" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_1 = zext i21 %tmp_13_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_1"/></StgValue>
</operation>

<operation id="379" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_7 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_1

]]></Node>
<StgValue><ssdm name="output_addr_7"/></StgValue>
</operation>

<operation id="380" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_7, i16* %output_addr_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_1_1 = icmp eq i16 %out_w_1_1, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_1_1"/></StgValue>
</operation>

<operation id="382" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_1_1, label %.preheader.2, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_1_1 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_1, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_1_1"/></StgValue>
</operation>

<operation id="384" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_1_1_cast = zext i15 %div1_1_1 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_1_1_cast"/></StgValue>
</operation>

<operation id="385" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_1_1 = add i19 %tmp_8_1_1_cast, %tmp3_1_cast

]]></Node>
<StgValue><ssdm name="tmp_10_1_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="386" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_1_1 = zext i19 %tmp_10_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_1_1"/></StgValue>
</operation>

<operation id="387" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_8 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_1_1

]]></Node>
<StgValue><ssdm name="input_addr_8"/></StgValue>
</operation>

<operation id="388" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_8 = load i16* %input_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="389" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_8 = load i16* %input_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="390" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_1_1_cast = zext i16 %out_w_1_1 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_1_1_cast"/></StgValue>
</operation>

<operation id="391" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_1_1 = add i21 %tmp_12_1_1_cast, %tmp5_1_cast

]]></Node>
<StgValue><ssdm name="tmp_13_1_1"/></StgValue>
</operation>

<operation id="392" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_1_1 = add i16 %out_w_s, 2

]]></Node>
<StgValue><ssdm name="out_w_1_1_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="393" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_1_1 = zext i21 %tmp_13_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_1_1"/></StgValue>
</operation>

<operation id="394" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_8 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_1_1

]]></Node>
<StgValue><ssdm name="output_addr_8"/></StgValue>
</operation>

<operation id="395" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_8, i16* %output_addr_8, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_1_2 = icmp eq i16 %out_w_1_1_1, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_1_2"/></StgValue>
</operation>

<operation id="397" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_1_2, label %.preheader.2, label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_1_2 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_1_1, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_1_2"/></StgValue>
</operation>

<operation id="399" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_1_2_cast = zext i15 %div1_1_2 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_1_2_cast"/></StgValue>
</operation>

<operation id="400" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_1_2 = add i19 %tmp_8_1_2_cast, %tmp3_1_cast

]]></Node>
<StgValue><ssdm name="tmp_10_1_2"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="401" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_1_2 = zext i19 %tmp_10_1_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_1_2"/></StgValue>
</operation>

<operation id="402" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_9 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_1_2

]]></Node>
<StgValue><ssdm name="input_addr_9"/></StgValue>
</operation>

<operation id="403" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_9 = load i16* %input_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="404" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_9 = load i16* %input_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>

<operation id="405" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_1_2_cast = zext i16 %out_w_1_1_1 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_1_2_cast"/></StgValue>
</operation>

<operation id="406" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_1_2 = add i21 %tmp_12_1_2_cast, %tmp5_1_cast

]]></Node>
<StgValue><ssdm name="tmp_13_1_2"/></StgValue>
</operation>

<operation id="407" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_1_2 = add i16 %out_w_s, 3

]]></Node>
<StgValue><ssdm name="out_w_1_1_2"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="408" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_1_2 = zext i21 %tmp_13_1_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_1_2"/></StgValue>
</operation>

<operation id="409" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_9 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_1_2

]]></Node>
<StgValue><ssdm name="output_addr_9"/></StgValue>
</operation>

<operation id="410" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_9, i16* %output_addr_9, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_1_3 = icmp eq i16 %out_w_1_1_2, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_1_3"/></StgValue>
</operation>

<operation id="412" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_1_3, label %.preheader.2, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_1_3 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_1_2, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_1_3"/></StgValue>
</operation>

<operation id="414" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_1_3_cast = zext i15 %div1_1_3 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_1_3_cast"/></StgValue>
</operation>

<operation id="415" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_1_3 = add i19 %tmp_8_1_3_cast, %tmp3_1_cast

]]></Node>
<StgValue><ssdm name="tmp_10_1_3"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="416" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_1_3 = zext i19 %tmp_10_1_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_1_3"/></StgValue>
</operation>

<operation id="417" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_10 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_1_3

]]></Node>
<StgValue><ssdm name="input_addr_10"/></StgValue>
</operation>

<operation id="418" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_10 = load i16* %input_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="419" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_10 = load i16* %input_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="420" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_1_3_cast = zext i16 %out_w_1_1_2 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_1_3_cast"/></StgValue>
</operation>

<operation id="421" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_1_3 = add i21 %tmp_12_1_3_cast, %tmp5_1_cast

]]></Node>
<StgValue><ssdm name="tmp_13_1_3"/></StgValue>
</operation>

<operation id="422" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_1_3 = add i16 %out_w_s, 4

]]></Node>
<StgValue><ssdm name="out_w_1_1_3"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="423" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_1_3 = zext i21 %tmp_13_1_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_1_3"/></StgValue>
</operation>

<operation id="424" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_10 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_1_3

]]></Node>
<StgValue><ssdm name="output_addr_10"/></StgValue>
</operation>

<operation id="425" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_10, i16* %output_addr_10, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_1_4 = icmp eq i16 %out_w_1_1_3, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_1_4"/></StgValue>
</operation>

<operation id="427" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_1_4, label %.preheader.2, label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_1_4 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_1_3, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_1_4"/></StgValue>
</operation>

<operation id="429" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_1_4_cast = zext i15 %div1_1_4 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_1_4_cast"/></StgValue>
</operation>

<operation id="430" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_1_4 = add i19 %tmp_8_1_4_cast, %tmp3_1_cast

]]></Node>
<StgValue><ssdm name="tmp_10_1_4"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="431" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_1_4 = zext i19 %tmp_10_1_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_1_4"/></StgValue>
</operation>

<operation id="432" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_11 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_1_4

]]></Node>
<StgValue><ssdm name="input_addr_11"/></StgValue>
</operation>

<operation id="433" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_11 = load i16* %input_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="434" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_11 = load i16* %input_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>

<operation id="435" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_1_4_cast = zext i16 %out_w_1_1_3 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_1_4_cast"/></StgValue>
</operation>

<operation id="436" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_1_4 = add i21 %tmp_12_1_4_cast, %tmp5_1_cast

]]></Node>
<StgValue><ssdm name="tmp_13_1_4"/></StgValue>
</operation>

<operation id="437" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_1_4 = add i16 %out_w_s, 5

]]></Node>
<StgValue><ssdm name="out_w_1_1_4"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="438" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_1_4 = zext i21 %tmp_13_1_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_1_4"/></StgValue>
</operation>

<operation id="439" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_11 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_1_4

]]></Node>
<StgValue><ssdm name="output_addr_11"/></StgValue>
</operation>

<operation id="440" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_11, i16* %output_addr_11, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_1_5 = icmp eq i16 %out_w_1_1_4, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_1_5"/></StgValue>
</operation>

<operation id="442" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_1_5, label %.preheader.2, label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_1_5 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_1_4, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_1_5"/></StgValue>
</operation>

<operation id="444" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_1_5_cast = zext i15 %div1_1_5 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_1_5_cast"/></StgValue>
</operation>

<operation id="445" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_1_5 = add i19 %tmp_8_1_5_cast, %tmp3_1_cast

]]></Node>
<StgValue><ssdm name="tmp_10_1_5"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="446" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_1_5 = zext i19 %tmp_10_1_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_1_5"/></StgValue>
</operation>

<operation id="447" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_12 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_1_5

]]></Node>
<StgValue><ssdm name="input_addr_12"/></StgValue>
</operation>

<operation id="448" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_12 = load i16* %input_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="449" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_12 = load i16* %input_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>

<operation id="450" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_1_5_cast = zext i16 %out_w_1_1_4 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_1_5_cast"/></StgValue>
</operation>

<operation id="451" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_1_5 = add i21 %tmp_12_1_5_cast, %tmp5_1_cast

]]></Node>
<StgValue><ssdm name="tmp_13_1_5"/></StgValue>
</operation>

<operation id="452" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_1_5 = add i16 %out_w_s, 6

]]></Node>
<StgValue><ssdm name="out_w_1_1_5"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="453" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
<literal name="exitcond_1_1" val="0"/>
<literal name="exitcond_1_2" val="0"/>
<literal name="exitcond_1_3" val="0"/>
<literal name="exitcond_1_4" val="0"/>
<literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_1_5 = zext i21 %tmp_13_1_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_1_5"/></StgValue>
</operation>

<operation id="454" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
<literal name="exitcond_1_1" val="0"/>
<literal name="exitcond_1_2" val="0"/>
<literal name="exitcond_1_3" val="0"/>
<literal name="exitcond_1_4" val="0"/>
<literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_12 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_1_5

]]></Node>
<StgValue><ssdm name="output_addr_12"/></StgValue>
</operation>

<operation id="455" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
<literal name="exitcond_1_1" val="0"/>
<literal name="exitcond_1_2" val="0"/>
<literal name="exitcond_1_3" val="0"/>
<literal name="exitcond_1_4" val="0"/>
<literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_12, i16* %output_addr_12, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
<literal name="exitcond_1_1" val="0"/>
<literal name="exitcond_1_2" val="0"/>
<literal name="exitcond_1_3" val="0"/>
<literal name="exitcond_1_4" val="0"/>
<literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_1_6 = icmp eq i16 %out_w_1_1_5, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_1_6"/></StgValue>
</operation>

<operation id="457" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
<literal name="exitcond_1_1" val="0"/>
<literal name="exitcond_1_2" val="0"/>
<literal name="exitcond_1_3" val="0"/>
<literal name="exitcond_1_4" val="0"/>
<literal name="exitcond_1_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_1_6, label %.preheader.2, label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
<literal name="exitcond_1_1" val="0"/>
<literal name="exitcond_1_2" val="0"/>
<literal name="exitcond_1_3" val="0"/>
<literal name="exitcond_1_4" val="0"/>
<literal name="exitcond_1_5" val="0"/>
<literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_1_6 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_1_5, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_1_6"/></StgValue>
</operation>

<operation id="459" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
<literal name="exitcond_1_1" val="0"/>
<literal name="exitcond_1_2" val="0"/>
<literal name="exitcond_1_3" val="0"/>
<literal name="exitcond_1_4" val="0"/>
<literal name="exitcond_1_5" val="0"/>
<literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_1_6_cast = zext i15 %div1_1_6 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_1_6_cast"/></StgValue>
</operation>

<operation id="460" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
<literal name="exitcond_1_1" val="0"/>
<literal name="exitcond_1_2" val="0"/>
<literal name="exitcond_1_3" val="0"/>
<literal name="exitcond_1_4" val="0"/>
<literal name="exitcond_1_5" val="0"/>
<literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_1_6 = add i19 %tmp_8_1_6_cast, %tmp3_1_cast

]]></Node>
<StgValue><ssdm name="tmp_10_1_6"/></StgValue>
</operation>

<operation id="461" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
<literal name="exitcond_1_1" val="0"/>
<literal name="exitcond_1_2" val="0"/>
<literal name="exitcond_1_3" val="0"/>
<literal name="exitcond_1_4" val="0"/>
<literal name="exitcond_1_5" val="0"/>
<literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_1_6_cast = zext i16 %out_w_1_1_5 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_1_6_cast"/></StgValue>
</operation>

<operation id="462" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
<literal name="exitcond_1_1" val="0"/>
<literal name="exitcond_1_2" val="0"/>
<literal name="exitcond_1_3" val="0"/>
<literal name="exitcond_1_4" val="0"/>
<literal name="exitcond_1_5" val="0"/>
<literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_1_6 = add i21 %tmp_12_1_6_cast, %tmp5_1_cast

]]></Node>
<StgValue><ssdm name="tmp_13_1_6"/></StgValue>
</operation>

<operation id="463" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
<literal name="exitcond_1_1" val="0"/>
<literal name="exitcond_1_2" val="0"/>
<literal name="exitcond_1_3" val="0"/>
<literal name="exitcond_1_4" val="0"/>
<literal name="exitcond_1_5" val="0"/>
<literal name="exitcond_1_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_1_6 = add i16 %out_w_s, 7

]]></Node>
<StgValue><ssdm name="out_w_1_1_6"/></StgValue>
</operation>

<operation id="464" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_1_6" val="1"/>
</and_exp><and_exp><literal name="exitcond_1_5" val="1"/>
</and_exp><and_exp><literal name="exitcond_1_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_1_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_1_2" val="1"/>
</and_exp><and_exp><literal name="exitcond_1_1" val="1"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:0  %out_h_1_1 = add i16 %out_h, 2

]]></Node>
<StgValue><ssdm name="out_h_1_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="465" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_1_6 = zext i19 %tmp_10_1_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_1_6"/></StgValue>
</operation>

<operation id="466" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_13 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_1_6

]]></Node>
<StgValue><ssdm name="input_addr_13"/></StgValue>
</operation>

<operation id="467" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_13 = load i16* %input_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="468" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_13 = load i16* %input_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="469" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_1_6 = zext i21 %tmp_13_1_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_1_6"/></StgValue>
</operation>

<operation id="470" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_13 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_1_6

]]></Node>
<StgValue><ssdm name="output_addr_13"/></StgValue>
</operation>

<operation id="471" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_13, i16* %output_addr_13, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="472" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="473" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:1  %exitcond2_2 = icmp eq i16 %out_h_1_1, %output_height_cast

]]></Node>
<StgValue><ssdm name="exitcond2_2"/></StgValue>
</operation>

<operation id="474" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.2:2  br i1 %exitcond2_2, label %66, label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div_2 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_h_1_1, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div_2"/></StgValue>
</operation>

<operation id="476" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="15">
<![CDATA[
:1  %tmp_13 = zext i15 %div_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="477" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="17" op_0_bw="16">
<![CDATA[
:2  %tmp_2_cast = zext i16 %out_h_1_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="478" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_14 = add i16 %tmp_13, %tmp_6_cast

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="479" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:6  %tmp4_2 = add i17 %tmp_2_cast, %tmp_7_cast

]]></Node>
<StgValue><ssdm name="tmp4_2"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="480" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="19" op_0_bw="16">
<![CDATA[
:4  %tmp_15 = zext i16 %tmp_14 to i19

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="481" st_id="58" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5  %tmp3_2_cast = mul i19 %tmp_2, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp3_2_cast"/></StgValue>
</operation>

<operation id="482" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="21" op_0_bw="17">
<![CDATA[
:7  %tmp_16 = zext i17 %tmp4_2 to i21

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="483" st_id="58" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:8  %tmp5_2_cast = mul i21 %tmp_4, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp5_2_cast"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="484" st_id="59" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5  %tmp3_2_cast = mul i19 %tmp_2, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp3_2_cast"/></StgValue>
</operation>

<operation id="485" st_id="59" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:8  %tmp5_2_cast = mul i21 %tmp_4, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp5_2_cast"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="486" st_id="60" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5  %tmp3_2_cast = mul i19 %tmp_2, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp3_2_cast"/></StgValue>
</operation>

<operation id="487" st_id="60" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:8  %tmp5_2_cast = mul i21 %tmp_4, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp5_2_cast"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="488" st_id="61" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5  %tmp3_2_cast = mul i19 %tmp_2, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp3_2_cast"/></StgValue>
</operation>

<operation id="489" st_id="61" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:8  %tmp5_2_cast = mul i21 %tmp_4, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp5_2_cast"/></StgValue>
</operation>

<operation id="490" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="491" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %out_w_2 = phi i16 [ 0, %28 ], [ %out_w_1_2_6, %27 ]

]]></Node>
<StgValue><ssdm name="out_w_2"/></StgValue>
</operation>

<operation id="492" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %exitcond_2 = icmp eq i16 %out_w_2, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_2"/></StgValue>
</operation>

<operation id="493" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond_2, label %.preheader.3, label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_2 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_2, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_2"/></StgValue>
</operation>

<operation id="495" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_2_cast = zext i15 %div1_2 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_2_cast"/></StgValue>
</operation>

<operation id="496" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_2 = add i19 %tmp_8_2_cast, %tmp3_2_cast

]]></Node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="497" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_2 = zext i19 %tmp_10_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="498" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_14 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_2

]]></Node>
<StgValue><ssdm name="input_addr_14"/></StgValue>
</operation>

<operation id="499" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_14 = load i16* %input_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="500" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_14 = load i16* %input_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>

<operation id="501" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_2_cast = zext i16 %out_w_2 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_2_cast"/></StgValue>
</operation>

<operation id="502" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_2 = add i21 %tmp_12_2_cast, %tmp5_2_cast

]]></Node>
<StgValue><ssdm name="tmp_13_2"/></StgValue>
</operation>

<operation id="503" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_2 = add i16 %out_w_2, 1

]]></Node>
<StgValue><ssdm name="out_w_1_2"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="504" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_2 = zext i21 %tmp_13_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_2"/></StgValue>
</operation>

<operation id="505" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_14 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_2

]]></Node>
<StgValue><ssdm name="output_addr_14"/></StgValue>
</operation>

<operation id="506" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_14, i16* %output_addr_14, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="507" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_2_1 = icmp eq i16 %out_w_1_2, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_2_1"/></StgValue>
</operation>

<operation id="508" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_2_1, label %.preheader.3, label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="509" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_2_1 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_2, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_2_1"/></StgValue>
</operation>

<operation id="510" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_2_1_cast = zext i15 %div1_2_1 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_2_1_cast"/></StgValue>
</operation>

<operation id="511" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_2_1 = add i19 %tmp_8_2_1_cast, %tmp3_2_cast

]]></Node>
<StgValue><ssdm name="tmp_10_2_1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="512" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_2_1 = zext i19 %tmp_10_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_2_1"/></StgValue>
</operation>

<operation id="513" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_15 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_2_1

]]></Node>
<StgValue><ssdm name="input_addr_15"/></StgValue>
</operation>

<operation id="514" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_15 = load i16* %input_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_load_15"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="515" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_15 = load i16* %input_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_load_15"/></StgValue>
</operation>

<operation id="516" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_2_1_cast = zext i16 %out_w_1_2 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_2_1_cast"/></StgValue>
</operation>

<operation id="517" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_2_1 = add i21 %tmp_12_2_1_cast, %tmp5_2_cast

]]></Node>
<StgValue><ssdm name="tmp_13_2_1"/></StgValue>
</operation>

<operation id="518" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_2_1 = add i16 %out_w_2, 2

]]></Node>
<StgValue><ssdm name="out_w_1_2_1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="519" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_2_1 = zext i21 %tmp_13_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_2_1"/></StgValue>
</operation>

<operation id="520" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_15 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_2_1

]]></Node>
<StgValue><ssdm name="output_addr_15"/></StgValue>
</operation>

<operation id="521" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_15, i16* %output_addr_15, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="522" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_2_2 = icmp eq i16 %out_w_1_2_1, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_2_2"/></StgValue>
</operation>

<operation id="523" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_2_2, label %.preheader.3, label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="524" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_2_2 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_2_1, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_2_2"/></StgValue>
</operation>

<operation id="525" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_2_2_cast = zext i15 %div1_2_2 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_2_2_cast"/></StgValue>
</operation>

<operation id="526" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_2_2 = add i19 %tmp_8_2_2_cast, %tmp3_2_cast

]]></Node>
<StgValue><ssdm name="tmp_10_2_2"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="527" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_2_2 = zext i19 %tmp_10_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_2_2"/></StgValue>
</operation>

<operation id="528" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_16 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_2_2

]]></Node>
<StgValue><ssdm name="input_addr_16"/></StgValue>
</operation>

<operation id="529" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_16 = load i16* %input_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_load_16"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="530" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_16 = load i16* %input_addr_16, align 2

]]></Node>
<StgValue><ssdm name="input_load_16"/></StgValue>
</operation>

<operation id="531" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_2_2_cast = zext i16 %out_w_1_2_1 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_2_2_cast"/></StgValue>
</operation>

<operation id="532" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_2_2 = add i21 %tmp_12_2_2_cast, %tmp5_2_cast

]]></Node>
<StgValue><ssdm name="tmp_13_2_2"/></StgValue>
</operation>

<operation id="533" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_2_2 = add i16 %out_w_2, 3

]]></Node>
<StgValue><ssdm name="out_w_1_2_2"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="534" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_2_2 = zext i21 %tmp_13_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_2_2"/></StgValue>
</operation>

<operation id="535" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_16 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_2_2

]]></Node>
<StgValue><ssdm name="output_addr_16"/></StgValue>
</operation>

<operation id="536" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_16, i16* %output_addr_16, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="537" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_2_3 = icmp eq i16 %out_w_1_2_2, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_2_3"/></StgValue>
</operation>

<operation id="538" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_2_3, label %.preheader.3, label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_2_3 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_2_2, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_2_3"/></StgValue>
</operation>

<operation id="540" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_2_3_cast = zext i15 %div1_2_3 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_2_3_cast"/></StgValue>
</operation>

<operation id="541" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_2_3 = add i19 %tmp_8_2_3_cast, %tmp3_2_cast

]]></Node>
<StgValue><ssdm name="tmp_10_2_3"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="542" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_2_3 = zext i19 %tmp_10_2_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_2_3"/></StgValue>
</operation>

<operation id="543" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_17 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_2_3

]]></Node>
<StgValue><ssdm name="input_addr_17"/></StgValue>
</operation>

<operation id="544" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_17 = load i16* %input_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_load_17"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="545" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_17 = load i16* %input_addr_17, align 2

]]></Node>
<StgValue><ssdm name="input_load_17"/></StgValue>
</operation>

<operation id="546" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_2_3_cast = zext i16 %out_w_1_2_2 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_2_3_cast"/></StgValue>
</operation>

<operation id="547" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_2_3 = add i21 %tmp_12_2_3_cast, %tmp5_2_cast

]]></Node>
<StgValue><ssdm name="tmp_13_2_3"/></StgValue>
</operation>

<operation id="548" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_2_3 = add i16 %out_w_2, 4

]]></Node>
<StgValue><ssdm name="out_w_1_2_3"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="549" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_2_3 = zext i21 %tmp_13_2_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_2_3"/></StgValue>
</operation>

<operation id="550" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_17 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_2_3

]]></Node>
<StgValue><ssdm name="output_addr_17"/></StgValue>
</operation>

<operation id="551" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_17, i16* %output_addr_17, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="552" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_2_4 = icmp eq i16 %out_w_1_2_3, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_2_4"/></StgValue>
</operation>

<operation id="553" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_2_4, label %.preheader.3, label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="554" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_2_4 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_2_3, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_2_4"/></StgValue>
</operation>

<operation id="555" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_2_4_cast = zext i15 %div1_2_4 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_2_4_cast"/></StgValue>
</operation>

<operation id="556" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_2_4 = add i19 %tmp_8_2_4_cast, %tmp3_2_cast

]]></Node>
<StgValue><ssdm name="tmp_10_2_4"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="557" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_2_4 = zext i19 %tmp_10_2_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_2_4"/></StgValue>
</operation>

<operation id="558" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_18 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_2_4

]]></Node>
<StgValue><ssdm name="input_addr_18"/></StgValue>
</operation>

<operation id="559" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_18 = load i16* %input_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_load_18"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="560" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_18 = load i16* %input_addr_18, align 2

]]></Node>
<StgValue><ssdm name="input_load_18"/></StgValue>
</operation>

<operation id="561" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_2_4_cast = zext i16 %out_w_1_2_3 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_2_4_cast"/></StgValue>
</operation>

<operation id="562" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_2_4 = add i21 %tmp_12_2_4_cast, %tmp5_2_cast

]]></Node>
<StgValue><ssdm name="tmp_13_2_4"/></StgValue>
</operation>

<operation id="563" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_2_4 = add i16 %out_w_2, 5

]]></Node>
<StgValue><ssdm name="out_w_1_2_4"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="564" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_2_4 = zext i21 %tmp_13_2_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_2_4"/></StgValue>
</operation>

<operation id="565" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_18 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_2_4

]]></Node>
<StgValue><ssdm name="output_addr_18"/></StgValue>
</operation>

<operation id="566" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_18, i16* %output_addr_18, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="567" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_2_5 = icmp eq i16 %out_w_1_2_4, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_2_5"/></StgValue>
</operation>

<operation id="568" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_2_5, label %.preheader.3, label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="569" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_2_5 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_2_4, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_2_5"/></StgValue>
</operation>

<operation id="570" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_2_5_cast = zext i15 %div1_2_5 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_2_5_cast"/></StgValue>
</operation>

<operation id="571" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_2_5 = add i19 %tmp_8_2_5_cast, %tmp3_2_cast

]]></Node>
<StgValue><ssdm name="tmp_10_2_5"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="572" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_2_5 = zext i19 %tmp_10_2_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_2_5"/></StgValue>
</operation>

<operation id="573" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_19 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_2_5

]]></Node>
<StgValue><ssdm name="input_addr_19"/></StgValue>
</operation>

<operation id="574" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_19 = load i16* %input_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_load_19"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="575" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_19 = load i16* %input_addr_19, align 2

]]></Node>
<StgValue><ssdm name="input_load_19"/></StgValue>
</operation>

<operation id="576" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_2_5_cast = zext i16 %out_w_1_2_4 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_2_5_cast"/></StgValue>
</operation>

<operation id="577" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_2_5 = add i21 %tmp_12_2_5_cast, %tmp5_2_cast

]]></Node>
<StgValue><ssdm name="tmp_13_2_5"/></StgValue>
</operation>

<operation id="578" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_2_5 = add i16 %out_w_2, 6

]]></Node>
<StgValue><ssdm name="out_w_1_2_5"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="579" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
<literal name="exitcond_2_1" val="0"/>
<literal name="exitcond_2_2" val="0"/>
<literal name="exitcond_2_3" val="0"/>
<literal name="exitcond_2_4" val="0"/>
<literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_2_5 = zext i21 %tmp_13_2_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_2_5"/></StgValue>
</operation>

<operation id="580" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
<literal name="exitcond_2_1" val="0"/>
<literal name="exitcond_2_2" val="0"/>
<literal name="exitcond_2_3" val="0"/>
<literal name="exitcond_2_4" val="0"/>
<literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_19 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_2_5

]]></Node>
<StgValue><ssdm name="output_addr_19"/></StgValue>
</operation>

<operation id="581" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
<literal name="exitcond_2_1" val="0"/>
<literal name="exitcond_2_2" val="0"/>
<literal name="exitcond_2_3" val="0"/>
<literal name="exitcond_2_4" val="0"/>
<literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_19, i16* %output_addr_19, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="582" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
<literal name="exitcond_2_1" val="0"/>
<literal name="exitcond_2_2" val="0"/>
<literal name="exitcond_2_3" val="0"/>
<literal name="exitcond_2_4" val="0"/>
<literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_2_6 = icmp eq i16 %out_w_1_2_5, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_2_6"/></StgValue>
</operation>

<operation id="583" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
<literal name="exitcond_2_1" val="0"/>
<literal name="exitcond_2_2" val="0"/>
<literal name="exitcond_2_3" val="0"/>
<literal name="exitcond_2_4" val="0"/>
<literal name="exitcond_2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_2_6, label %.preheader.3, label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="584" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
<literal name="exitcond_2_1" val="0"/>
<literal name="exitcond_2_2" val="0"/>
<literal name="exitcond_2_3" val="0"/>
<literal name="exitcond_2_4" val="0"/>
<literal name="exitcond_2_5" val="0"/>
<literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_2_6 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_2_5, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_2_6"/></StgValue>
</operation>

<operation id="585" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
<literal name="exitcond_2_1" val="0"/>
<literal name="exitcond_2_2" val="0"/>
<literal name="exitcond_2_3" val="0"/>
<literal name="exitcond_2_4" val="0"/>
<literal name="exitcond_2_5" val="0"/>
<literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_2_6_cast = zext i15 %div1_2_6 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_2_6_cast"/></StgValue>
</operation>

<operation id="586" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
<literal name="exitcond_2_1" val="0"/>
<literal name="exitcond_2_2" val="0"/>
<literal name="exitcond_2_3" val="0"/>
<literal name="exitcond_2_4" val="0"/>
<literal name="exitcond_2_5" val="0"/>
<literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_2_6 = add i19 %tmp_8_2_6_cast, %tmp3_2_cast

]]></Node>
<StgValue><ssdm name="tmp_10_2_6"/></StgValue>
</operation>

<operation id="587" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
<literal name="exitcond_2_1" val="0"/>
<literal name="exitcond_2_2" val="0"/>
<literal name="exitcond_2_3" val="0"/>
<literal name="exitcond_2_4" val="0"/>
<literal name="exitcond_2_5" val="0"/>
<literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_2_6_cast = zext i16 %out_w_1_2_5 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_2_6_cast"/></StgValue>
</operation>

<operation id="588" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
<literal name="exitcond_2_1" val="0"/>
<literal name="exitcond_2_2" val="0"/>
<literal name="exitcond_2_3" val="0"/>
<literal name="exitcond_2_4" val="0"/>
<literal name="exitcond_2_5" val="0"/>
<literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_2_6 = add i21 %tmp_12_2_6_cast, %tmp5_2_cast

]]></Node>
<StgValue><ssdm name="tmp_13_2_6"/></StgValue>
</operation>

<operation id="589" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
<literal name="exitcond_2_1" val="0"/>
<literal name="exitcond_2_2" val="0"/>
<literal name="exitcond_2_3" val="0"/>
<literal name="exitcond_2_4" val="0"/>
<literal name="exitcond_2_5" val="0"/>
<literal name="exitcond_2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_2_6 = add i16 %out_w_2, 7

]]></Node>
<StgValue><ssdm name="out_w_1_2_6"/></StgValue>
</operation>

<operation id="590" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_2_6" val="1"/>
</and_exp><and_exp><literal name="exitcond_2_5" val="1"/>
</and_exp><and_exp><literal name="exitcond_2_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_2_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_2_2" val="1"/>
</and_exp><and_exp><literal name="exitcond_2_1" val="1"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:0  %out_h_1_2 = add i16 %out_h, 3

]]></Node>
<StgValue><ssdm name="out_h_1_2"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="591" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_2_6 = zext i19 %tmp_10_2_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_2_6"/></StgValue>
</operation>

<operation id="592" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_20 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_2_6

]]></Node>
<StgValue><ssdm name="input_addr_20"/></StgValue>
</operation>

<operation id="593" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_20 = load i16* %input_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_load_20"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="594" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_20 = load i16* %input_addr_20, align 2

]]></Node>
<StgValue><ssdm name="input_load_20"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="595" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_2_6 = zext i21 %tmp_13_2_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_2_6"/></StgValue>
</operation>

<operation id="596" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_20 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_2_6

]]></Node>
<StgValue><ssdm name="output_addr_20"/></StgValue>
</operation>

<operation id="597" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_20, i16* %output_addr_20, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="598" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="599" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:1  %exitcond2_3 = icmp eq i16 %out_h_1_2, %output_height_cast

]]></Node>
<StgValue><ssdm name="exitcond2_3"/></StgValue>
</operation>

<operation id="600" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.3:2  br i1 %exitcond2_3, label %66, label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="601" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div_3 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_h_1_2, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div_3"/></StgValue>
</operation>

<operation id="602" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="15">
<![CDATA[
:1  %tmp_21 = zext i15 %div_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="603" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="17" op_0_bw="16">
<![CDATA[
:2  %tmp_3_cast_18 = zext i16 %out_h_1_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_3_cast_18"/></StgValue>
</operation>

<operation id="604" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_17 = add i16 %tmp_21, %tmp_6_cast

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="605" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:6  %tmp4_3 = add i17 %tmp_3_cast_18, %tmp_7_cast

]]></Node>
<StgValue><ssdm name="tmp4_3"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="606" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="19" op_0_bw="16">
<![CDATA[
:4  %tmp_22 = zext i16 %tmp_17 to i19

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="607" st_id="85" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5  %tmp3_3_cast = mul i19 %tmp_2, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp3_3_cast"/></StgValue>
</operation>

<operation id="608" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="21" op_0_bw="17">
<![CDATA[
:7  %tmp_23 = zext i17 %tmp4_3 to i21

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="609" st_id="85" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:8  %tmp5_3_cast = mul i21 %tmp_4, %tmp_23

]]></Node>
<StgValue><ssdm name="tmp5_3_cast"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="610" st_id="86" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5  %tmp3_3_cast = mul i19 %tmp_2, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp3_3_cast"/></StgValue>
</operation>

<operation id="611" st_id="86" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:8  %tmp5_3_cast = mul i21 %tmp_4, %tmp_23

]]></Node>
<StgValue><ssdm name="tmp5_3_cast"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="612" st_id="87" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5  %tmp3_3_cast = mul i19 %tmp_2, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp3_3_cast"/></StgValue>
</operation>

<operation id="613" st_id="87" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:8  %tmp5_3_cast = mul i21 %tmp_4, %tmp_23

]]></Node>
<StgValue><ssdm name="tmp5_3_cast"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="614" st_id="88" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5  %tmp3_3_cast = mul i19 %tmp_2, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp3_3_cast"/></StgValue>
</operation>

<operation id="615" st_id="88" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:8  %tmp5_3_cast = mul i21 %tmp_4, %tmp_23

]]></Node>
<StgValue><ssdm name="tmp5_3_cast"/></StgValue>
</operation>

<operation id="616" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="617" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %out_w_3 = phi i16 [ 0, %37 ], [ %out_w_1_3_6, %36 ]

]]></Node>
<StgValue><ssdm name="out_w_3"/></StgValue>
</operation>

<operation id="618" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %exitcond_3 = icmp eq i16 %out_w_3, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_3"/></StgValue>
</operation>

<operation id="619" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond_3, label %.preheader.4, label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="620" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_3 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_3, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_3"/></StgValue>
</operation>

<operation id="621" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_3_cast = zext i15 %div1_3 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_3_cast"/></StgValue>
</operation>

<operation id="622" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_3 = add i19 %tmp_8_3_cast, %tmp3_3_cast

]]></Node>
<StgValue><ssdm name="tmp_10_3"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="623" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_3 = zext i19 %tmp_10_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="624" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_21 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_3

]]></Node>
<StgValue><ssdm name="input_addr_21"/></StgValue>
</operation>

<operation id="625" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_21 = load i16* %input_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_load_21"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="626" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_21 = load i16* %input_addr_21, align 2

]]></Node>
<StgValue><ssdm name="input_load_21"/></StgValue>
</operation>

<operation id="627" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_3_cast = zext i16 %out_w_3 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_3_cast"/></StgValue>
</operation>

<operation id="628" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_3 = add i21 %tmp_12_3_cast, %tmp5_3_cast

]]></Node>
<StgValue><ssdm name="tmp_13_3"/></StgValue>
</operation>

<operation id="629" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_3 = add i16 %out_w_3, 1

]]></Node>
<StgValue><ssdm name="out_w_1_3"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="630" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_3 = zext i21 %tmp_13_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_3"/></StgValue>
</operation>

<operation id="631" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_21 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_3

]]></Node>
<StgValue><ssdm name="output_addr_21"/></StgValue>
</operation>

<operation id="632" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_21, i16* %output_addr_21, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="633" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_3_1 = icmp eq i16 %out_w_1_3, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_3_1"/></StgValue>
</operation>

<operation id="634" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_3_1, label %.preheader.4, label %31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="635" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_3_1 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_3, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_3_1"/></StgValue>
</operation>

<operation id="636" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_3_1_cast = zext i15 %div1_3_1 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_3_1_cast"/></StgValue>
</operation>

<operation id="637" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_3_1 = add i19 %tmp_8_3_1_cast, %tmp3_3_cast

]]></Node>
<StgValue><ssdm name="tmp_10_3_1"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="638" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_3_1 = zext i19 %tmp_10_3_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_3_1"/></StgValue>
</operation>

<operation id="639" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_22 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_3_1

]]></Node>
<StgValue><ssdm name="input_addr_22"/></StgValue>
</operation>

<operation id="640" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_22 = load i16* %input_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_load_22"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="641" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_22 = load i16* %input_addr_22, align 2

]]></Node>
<StgValue><ssdm name="input_load_22"/></StgValue>
</operation>

<operation id="642" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_3_1_cast = zext i16 %out_w_1_3 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_3_1_cast"/></StgValue>
</operation>

<operation id="643" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_3_1 = add i21 %tmp_12_3_1_cast, %tmp5_3_cast

]]></Node>
<StgValue><ssdm name="tmp_13_3_1"/></StgValue>
</operation>

<operation id="644" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_3_1 = add i16 %out_w_3, 2

]]></Node>
<StgValue><ssdm name="out_w_1_3_1"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="645" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_3_1 = zext i21 %tmp_13_3_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_3_1"/></StgValue>
</operation>

<operation id="646" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_22 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_3_1

]]></Node>
<StgValue><ssdm name="output_addr_22"/></StgValue>
</operation>

<operation id="647" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_22, i16* %output_addr_22, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="648" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_3_2 = icmp eq i16 %out_w_1_3_1, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_3_2"/></StgValue>
</operation>

<operation id="649" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_3_2, label %.preheader.4, label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="650" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_3_2 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_3_1, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_3_2"/></StgValue>
</operation>

<operation id="651" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_3_2_cast = zext i15 %div1_3_2 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_3_2_cast"/></StgValue>
</operation>

<operation id="652" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_3_2 = add i19 %tmp_8_3_2_cast, %tmp3_3_cast

]]></Node>
<StgValue><ssdm name="tmp_10_3_2"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="653" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_3_2 = zext i19 %tmp_10_3_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_3_2"/></StgValue>
</operation>

<operation id="654" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_23 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_3_2

]]></Node>
<StgValue><ssdm name="input_addr_23"/></StgValue>
</operation>

<operation id="655" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_23 = load i16* %input_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_load_23"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="656" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_23 = load i16* %input_addr_23, align 2

]]></Node>
<StgValue><ssdm name="input_load_23"/></StgValue>
</operation>

<operation id="657" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_3_2_cast = zext i16 %out_w_1_3_1 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_3_2_cast"/></StgValue>
</operation>

<operation id="658" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_3_2 = add i21 %tmp_12_3_2_cast, %tmp5_3_cast

]]></Node>
<StgValue><ssdm name="tmp_13_3_2"/></StgValue>
</operation>

<operation id="659" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_3_2 = add i16 %out_w_3, 3

]]></Node>
<StgValue><ssdm name="out_w_1_3_2"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="660" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_3_2 = zext i21 %tmp_13_3_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_3_2"/></StgValue>
</operation>

<operation id="661" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_23 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_3_2

]]></Node>
<StgValue><ssdm name="output_addr_23"/></StgValue>
</operation>

<operation id="662" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_23, i16* %output_addr_23, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="663" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_3_3 = icmp eq i16 %out_w_1_3_2, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_3_3"/></StgValue>
</operation>

<operation id="664" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_3_3, label %.preheader.4, label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="665" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_3_3 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_3_2, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_3_3"/></StgValue>
</operation>

<operation id="666" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_3_3_cast = zext i15 %div1_3_3 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_3_3_cast"/></StgValue>
</operation>

<operation id="667" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_3_3 = add i19 %tmp_8_3_3_cast, %tmp3_3_cast

]]></Node>
<StgValue><ssdm name="tmp_10_3_3"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="668" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_3_3 = zext i19 %tmp_10_3_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_3_3"/></StgValue>
</operation>

<operation id="669" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_24 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_3_3

]]></Node>
<StgValue><ssdm name="input_addr_24"/></StgValue>
</operation>

<operation id="670" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_24 = load i16* %input_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_load_24"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="671" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_24 = load i16* %input_addr_24, align 2

]]></Node>
<StgValue><ssdm name="input_load_24"/></StgValue>
</operation>

<operation id="672" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_3_3_cast = zext i16 %out_w_1_3_2 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_3_3_cast"/></StgValue>
</operation>

<operation id="673" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_3_3 = add i21 %tmp_12_3_3_cast, %tmp5_3_cast

]]></Node>
<StgValue><ssdm name="tmp_13_3_3"/></StgValue>
</operation>

<operation id="674" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_3_3 = add i16 %out_w_3, 4

]]></Node>
<StgValue><ssdm name="out_w_1_3_3"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="675" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_3_3 = zext i21 %tmp_13_3_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_3_3"/></StgValue>
</operation>

<operation id="676" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_24 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_3_3

]]></Node>
<StgValue><ssdm name="output_addr_24"/></StgValue>
</operation>

<operation id="677" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_24, i16* %output_addr_24, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="678" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_3_4 = icmp eq i16 %out_w_1_3_3, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_3_4"/></StgValue>
</operation>

<operation id="679" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_3_4, label %.preheader.4, label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="680" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_3_4 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_3_3, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_3_4"/></StgValue>
</operation>

<operation id="681" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_3_4_cast = zext i15 %div1_3_4 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_3_4_cast"/></StgValue>
</operation>

<operation id="682" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_3_4 = add i19 %tmp_8_3_4_cast, %tmp3_3_cast

]]></Node>
<StgValue><ssdm name="tmp_10_3_4"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="683" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_3_4 = zext i19 %tmp_10_3_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_3_4"/></StgValue>
</operation>

<operation id="684" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_25 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_3_4

]]></Node>
<StgValue><ssdm name="input_addr_25"/></StgValue>
</operation>

<operation id="685" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_25 = load i16* %input_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_load_25"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="686" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_25 = load i16* %input_addr_25, align 2

]]></Node>
<StgValue><ssdm name="input_load_25"/></StgValue>
</operation>

<operation id="687" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_3_4_cast = zext i16 %out_w_1_3_3 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_3_4_cast"/></StgValue>
</operation>

<operation id="688" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_3_4 = add i21 %tmp_12_3_4_cast, %tmp5_3_cast

]]></Node>
<StgValue><ssdm name="tmp_13_3_4"/></StgValue>
</operation>

<operation id="689" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_3_4 = add i16 %out_w_3, 5

]]></Node>
<StgValue><ssdm name="out_w_1_3_4"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="690" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_3_4 = zext i21 %tmp_13_3_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_3_4"/></StgValue>
</operation>

<operation id="691" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_25 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_3_4

]]></Node>
<StgValue><ssdm name="output_addr_25"/></StgValue>
</operation>

<operation id="692" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_25, i16* %output_addr_25, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="693" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_3_5 = icmp eq i16 %out_w_1_3_4, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_3_5"/></StgValue>
</operation>

<operation id="694" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_3_5, label %.preheader.4, label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="695" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_3_5 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_3_4, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_3_5"/></StgValue>
</operation>

<operation id="696" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_3_5_cast = zext i15 %div1_3_5 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_3_5_cast"/></StgValue>
</operation>

<operation id="697" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_3_5 = add i19 %tmp_8_3_5_cast, %tmp3_3_cast

]]></Node>
<StgValue><ssdm name="tmp_10_3_5"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="698" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_3_5 = zext i19 %tmp_10_3_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_3_5"/></StgValue>
</operation>

<operation id="699" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_26 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_3_5

]]></Node>
<StgValue><ssdm name="input_addr_26"/></StgValue>
</operation>

<operation id="700" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_26 = load i16* %input_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_load_26"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="701" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_26 = load i16* %input_addr_26, align 2

]]></Node>
<StgValue><ssdm name="input_load_26"/></StgValue>
</operation>

<operation id="702" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_3_5_cast = zext i16 %out_w_1_3_4 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_3_5_cast"/></StgValue>
</operation>

<operation id="703" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_3_5 = add i21 %tmp_12_3_5_cast, %tmp5_3_cast

]]></Node>
<StgValue><ssdm name="tmp_13_3_5"/></StgValue>
</operation>

<operation id="704" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_3_5 = add i16 %out_w_3, 6

]]></Node>
<StgValue><ssdm name="out_w_1_3_5"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="705" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
<literal name="exitcond_3_1" val="0"/>
<literal name="exitcond_3_2" val="0"/>
<literal name="exitcond_3_3" val="0"/>
<literal name="exitcond_3_4" val="0"/>
<literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_3_5 = zext i21 %tmp_13_3_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_3_5"/></StgValue>
</operation>

<operation id="706" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
<literal name="exitcond_3_1" val="0"/>
<literal name="exitcond_3_2" val="0"/>
<literal name="exitcond_3_3" val="0"/>
<literal name="exitcond_3_4" val="0"/>
<literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_26 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_3_5

]]></Node>
<StgValue><ssdm name="output_addr_26"/></StgValue>
</operation>

<operation id="707" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
<literal name="exitcond_3_1" val="0"/>
<literal name="exitcond_3_2" val="0"/>
<literal name="exitcond_3_3" val="0"/>
<literal name="exitcond_3_4" val="0"/>
<literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_26, i16* %output_addr_26, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="708" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
<literal name="exitcond_3_1" val="0"/>
<literal name="exitcond_3_2" val="0"/>
<literal name="exitcond_3_3" val="0"/>
<literal name="exitcond_3_4" val="0"/>
<literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_3_6 = icmp eq i16 %out_w_1_3_5, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_3_6"/></StgValue>
</operation>

<operation id="709" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
<literal name="exitcond_3_1" val="0"/>
<literal name="exitcond_3_2" val="0"/>
<literal name="exitcond_3_3" val="0"/>
<literal name="exitcond_3_4" val="0"/>
<literal name="exitcond_3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_3_6, label %.preheader.4, label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="710" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
<literal name="exitcond_3_1" val="0"/>
<literal name="exitcond_3_2" val="0"/>
<literal name="exitcond_3_3" val="0"/>
<literal name="exitcond_3_4" val="0"/>
<literal name="exitcond_3_5" val="0"/>
<literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_3_6 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_3_5, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_3_6"/></StgValue>
</operation>

<operation id="711" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
<literal name="exitcond_3_1" val="0"/>
<literal name="exitcond_3_2" val="0"/>
<literal name="exitcond_3_3" val="0"/>
<literal name="exitcond_3_4" val="0"/>
<literal name="exitcond_3_5" val="0"/>
<literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_3_6_cast = zext i15 %div1_3_6 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_3_6_cast"/></StgValue>
</operation>

<operation id="712" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
<literal name="exitcond_3_1" val="0"/>
<literal name="exitcond_3_2" val="0"/>
<literal name="exitcond_3_3" val="0"/>
<literal name="exitcond_3_4" val="0"/>
<literal name="exitcond_3_5" val="0"/>
<literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_3_6 = add i19 %tmp_8_3_6_cast, %tmp3_3_cast

]]></Node>
<StgValue><ssdm name="tmp_10_3_6"/></StgValue>
</operation>

<operation id="713" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
<literal name="exitcond_3_1" val="0"/>
<literal name="exitcond_3_2" val="0"/>
<literal name="exitcond_3_3" val="0"/>
<literal name="exitcond_3_4" val="0"/>
<literal name="exitcond_3_5" val="0"/>
<literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_3_6_cast = zext i16 %out_w_1_3_5 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_3_6_cast"/></StgValue>
</operation>

<operation id="714" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
<literal name="exitcond_3_1" val="0"/>
<literal name="exitcond_3_2" val="0"/>
<literal name="exitcond_3_3" val="0"/>
<literal name="exitcond_3_4" val="0"/>
<literal name="exitcond_3_5" val="0"/>
<literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_3_6 = add i21 %tmp_12_3_6_cast, %tmp5_3_cast

]]></Node>
<StgValue><ssdm name="tmp_13_3_6"/></StgValue>
</operation>

<operation id="715" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
<literal name="exitcond_3_1" val="0"/>
<literal name="exitcond_3_2" val="0"/>
<literal name="exitcond_3_3" val="0"/>
<literal name="exitcond_3_4" val="0"/>
<literal name="exitcond_3_5" val="0"/>
<literal name="exitcond_3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_3_6 = add i16 %out_w_3, 7

]]></Node>
<StgValue><ssdm name="out_w_1_3_6"/></StgValue>
</operation>

<operation id="716" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_3_6" val="1"/>
</and_exp><and_exp><literal name="exitcond_3_5" val="1"/>
</and_exp><and_exp><literal name="exitcond_3_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_3_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_3_2" val="1"/>
</and_exp><and_exp><literal name="exitcond_3_1" val="1"/>
</and_exp><and_exp><literal name="exitcond_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.4:0  %out_h_1_3 = add i16 %out_h, 4

]]></Node>
<StgValue><ssdm name="out_h_1_3"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="717" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_3_6 = zext i19 %tmp_10_3_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_3_6"/></StgValue>
</operation>

<operation id="718" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_27 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_3_6

]]></Node>
<StgValue><ssdm name="input_addr_27"/></StgValue>
</operation>

<operation id="719" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_27 = load i16* %input_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_load_27"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="720" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_27 = load i16* %input_addr_27, align 2

]]></Node>
<StgValue><ssdm name="input_load_27"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="721" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_3_6 = zext i21 %tmp_13_3_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_3_6"/></StgValue>
</operation>

<operation id="722" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_27 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_3_6

]]></Node>
<StgValue><ssdm name="output_addr_27"/></StgValue>
</operation>

<operation id="723" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_27, i16* %output_addr_27, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="724" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="725" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.4:1  %exitcond2_4 = icmp eq i16 %out_h_1_3, %output_height_cast

]]></Node>
<StgValue><ssdm name="exitcond2_4"/></StgValue>
</operation>

<operation id="726" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.4:2  br i1 %exitcond2_4, label %66, label %46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="727" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div_4 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_h_1_3, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div_4"/></StgValue>
</operation>

<operation id="728" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="15">
<![CDATA[
:1  %tmp_24 = zext i15 %div_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="729" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="17" op_0_bw="16">
<![CDATA[
:2  %tmp_4_cast = zext i16 %out_h_1_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="730" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_18 = add i16 %tmp_24, %tmp_6_cast

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="731" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:6  %tmp4_4 = add i17 %tmp_4_cast, %tmp_7_cast

]]></Node>
<StgValue><ssdm name="tmp4_4"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="732" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="19" op_0_bw="16">
<![CDATA[
:4  %tmp_25 = zext i16 %tmp_18 to i19

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="733" st_id="112" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5  %tmp3_4_cast = mul i19 %tmp_2, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp3_4_cast"/></StgValue>
</operation>

<operation id="734" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="21" op_0_bw="17">
<![CDATA[
:7  %tmp_26 = zext i17 %tmp4_4 to i21

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="735" st_id="112" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:8  %tmp5_4_cast = mul i21 %tmp_4, %tmp_26

]]></Node>
<StgValue><ssdm name="tmp5_4_cast"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="736" st_id="113" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5  %tmp3_4_cast = mul i19 %tmp_2, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp3_4_cast"/></StgValue>
</operation>

<operation id="737" st_id="113" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:8  %tmp5_4_cast = mul i21 %tmp_4, %tmp_26

]]></Node>
<StgValue><ssdm name="tmp5_4_cast"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="738" st_id="114" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5  %tmp3_4_cast = mul i19 %tmp_2, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp3_4_cast"/></StgValue>
</operation>

<operation id="739" st_id="114" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:8  %tmp5_4_cast = mul i21 %tmp_4, %tmp_26

]]></Node>
<StgValue><ssdm name="tmp5_4_cast"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="740" st_id="115" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5  %tmp3_4_cast = mul i19 %tmp_2, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp3_4_cast"/></StgValue>
</operation>

<operation id="741" st_id="115" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:8  %tmp5_4_cast = mul i21 %tmp_4, %tmp_26

]]></Node>
<StgValue><ssdm name="tmp5_4_cast"/></StgValue>
</operation>

<operation id="742" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="743" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %out_w_4 = phi i16 [ 0, %46 ], [ %out_w_1_4_6, %45 ]

]]></Node>
<StgValue><ssdm name="out_w_4"/></StgValue>
</operation>

<operation id="744" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %exitcond_4 = icmp eq i16 %out_w_4, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_4"/></StgValue>
</operation>

<operation id="745" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond_4, label %.preheader.5, label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="746" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_4 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_4, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_4"/></StgValue>
</operation>

<operation id="747" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_4_cast = zext i15 %div1_4 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_4_cast"/></StgValue>
</operation>

<operation id="748" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_4 = add i19 %tmp_8_4_cast, %tmp3_4_cast

]]></Node>
<StgValue><ssdm name="tmp_10_4"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="749" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_4 = zext i19 %tmp_10_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>

<operation id="750" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_28 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_4

]]></Node>
<StgValue><ssdm name="input_addr_28"/></StgValue>
</operation>

<operation id="751" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_28 = load i16* %input_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_load_28"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="752" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_28 = load i16* %input_addr_28, align 2

]]></Node>
<StgValue><ssdm name="input_load_28"/></StgValue>
</operation>

<operation id="753" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_4_cast = zext i16 %out_w_4 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_4_cast"/></StgValue>
</operation>

<operation id="754" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_4 = add i21 %tmp_12_4_cast, %tmp5_4_cast

]]></Node>
<StgValue><ssdm name="tmp_13_4"/></StgValue>
</operation>

<operation id="755" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_4 = add i16 %out_w_4, 1

]]></Node>
<StgValue><ssdm name="out_w_1_4"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="756" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_4 = zext i21 %tmp_13_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_4"/></StgValue>
</operation>

<operation id="757" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_28 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_4

]]></Node>
<StgValue><ssdm name="output_addr_28"/></StgValue>
</operation>

<operation id="758" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_28, i16* %output_addr_28, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="759" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_4_1 = icmp eq i16 %out_w_1_4, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_4_1"/></StgValue>
</operation>

<operation id="760" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_4_1, label %.preheader.5, label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="761" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_4_1 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_4, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_4_1"/></StgValue>
</operation>

<operation id="762" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_4_1_cast = zext i15 %div1_4_1 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_4_1_cast"/></StgValue>
</operation>

<operation id="763" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_4_1 = add i19 %tmp_8_4_1_cast, %tmp3_4_cast

]]></Node>
<StgValue><ssdm name="tmp_10_4_1"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="764" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_4_1 = zext i19 %tmp_10_4_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_4_1"/></StgValue>
</operation>

<operation id="765" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_29 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_4_1

]]></Node>
<StgValue><ssdm name="input_addr_29"/></StgValue>
</operation>

<operation id="766" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_29 = load i16* %input_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_load_29"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="767" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_29 = load i16* %input_addr_29, align 2

]]></Node>
<StgValue><ssdm name="input_load_29"/></StgValue>
</operation>

<operation id="768" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_4_1_cast = zext i16 %out_w_1_4 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_4_1_cast"/></StgValue>
</operation>

<operation id="769" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_4_1 = add i21 %tmp_12_4_1_cast, %tmp5_4_cast

]]></Node>
<StgValue><ssdm name="tmp_13_4_1"/></StgValue>
</operation>

<operation id="770" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_4_1 = add i16 %out_w_4, 2

]]></Node>
<StgValue><ssdm name="out_w_1_4_1"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="771" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_4_1 = zext i21 %tmp_13_4_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_4_1"/></StgValue>
</operation>

<operation id="772" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_29 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_4_1

]]></Node>
<StgValue><ssdm name="output_addr_29"/></StgValue>
</operation>

<operation id="773" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_29, i16* %output_addr_29, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="774" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_4_2 = icmp eq i16 %out_w_1_4_1, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_4_2"/></StgValue>
</operation>

<operation id="775" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_4_2, label %.preheader.5, label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="776" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_4_2 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_4_1, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_4_2"/></StgValue>
</operation>

<operation id="777" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_4_2_cast = zext i15 %div1_4_2 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_4_2_cast"/></StgValue>
</operation>

<operation id="778" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_4_2 = add i19 %tmp_8_4_2_cast, %tmp3_4_cast

]]></Node>
<StgValue><ssdm name="tmp_10_4_2"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="779" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_4_2 = zext i19 %tmp_10_4_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_4_2"/></StgValue>
</operation>

<operation id="780" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_30 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_4_2

]]></Node>
<StgValue><ssdm name="input_addr_30"/></StgValue>
</operation>

<operation id="781" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_30 = load i16* %input_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_load_30"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="782" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_30 = load i16* %input_addr_30, align 2

]]></Node>
<StgValue><ssdm name="input_load_30"/></StgValue>
</operation>

<operation id="783" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_4_2_cast = zext i16 %out_w_1_4_1 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_4_2_cast"/></StgValue>
</operation>

<operation id="784" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_4_2 = add i21 %tmp_12_4_2_cast, %tmp5_4_cast

]]></Node>
<StgValue><ssdm name="tmp_13_4_2"/></StgValue>
</operation>

<operation id="785" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_4_2 = add i16 %out_w_4, 3

]]></Node>
<StgValue><ssdm name="out_w_1_4_2"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="786" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_4_2 = zext i21 %tmp_13_4_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_4_2"/></StgValue>
</operation>

<operation id="787" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_30 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_4_2

]]></Node>
<StgValue><ssdm name="output_addr_30"/></StgValue>
</operation>

<operation id="788" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_30, i16* %output_addr_30, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="789" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_4_3 = icmp eq i16 %out_w_1_4_2, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_4_3"/></StgValue>
</operation>

<operation id="790" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_4_3, label %.preheader.5, label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="791" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_4_3 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_4_2, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_4_3"/></StgValue>
</operation>

<operation id="792" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_4_3_cast = zext i15 %div1_4_3 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_4_3_cast"/></StgValue>
</operation>

<operation id="793" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_4_3 = add i19 %tmp_8_4_3_cast, %tmp3_4_cast

]]></Node>
<StgValue><ssdm name="tmp_10_4_3"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="794" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_4_3 = zext i19 %tmp_10_4_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_4_3"/></StgValue>
</operation>

<operation id="795" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_31 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_4_3

]]></Node>
<StgValue><ssdm name="input_addr_31"/></StgValue>
</operation>

<operation id="796" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_31 = load i16* %input_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_load_31"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="797" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_31 = load i16* %input_addr_31, align 2

]]></Node>
<StgValue><ssdm name="input_load_31"/></StgValue>
</operation>

<operation id="798" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_4_3_cast = zext i16 %out_w_1_4_2 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_4_3_cast"/></StgValue>
</operation>

<operation id="799" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_4_3 = add i21 %tmp_12_4_3_cast, %tmp5_4_cast

]]></Node>
<StgValue><ssdm name="tmp_13_4_3"/></StgValue>
</operation>

<operation id="800" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_4_3 = add i16 %out_w_4, 4

]]></Node>
<StgValue><ssdm name="out_w_1_4_3"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="801" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_4_3 = zext i21 %tmp_13_4_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_4_3"/></StgValue>
</operation>

<operation id="802" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_31 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_4_3

]]></Node>
<StgValue><ssdm name="output_addr_31"/></StgValue>
</operation>

<operation id="803" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_31, i16* %output_addr_31, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="804" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_4_4 = icmp eq i16 %out_w_1_4_3, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_4_4"/></StgValue>
</operation>

<operation id="805" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_4_4, label %.preheader.5, label %43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="806" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_4_4 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_4_3, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_4_4"/></StgValue>
</operation>

<operation id="807" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_4_4_cast = zext i15 %div1_4_4 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_4_4_cast"/></StgValue>
</operation>

<operation id="808" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_4_4 = add i19 %tmp_8_4_4_cast, %tmp3_4_cast

]]></Node>
<StgValue><ssdm name="tmp_10_4_4"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="809" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_4_4 = zext i19 %tmp_10_4_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_4_4"/></StgValue>
</operation>

<operation id="810" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_32 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_4_4

]]></Node>
<StgValue><ssdm name="input_addr_32"/></StgValue>
</operation>

<operation id="811" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_32 = load i16* %input_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_load_32"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="812" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_32 = load i16* %input_addr_32, align 2

]]></Node>
<StgValue><ssdm name="input_load_32"/></StgValue>
</operation>

<operation id="813" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_4_4_cast = zext i16 %out_w_1_4_3 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_4_4_cast"/></StgValue>
</operation>

<operation id="814" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_4_4 = add i21 %tmp_12_4_4_cast, %tmp5_4_cast

]]></Node>
<StgValue><ssdm name="tmp_13_4_4"/></StgValue>
</operation>

<operation id="815" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_4_4 = add i16 %out_w_4, 5

]]></Node>
<StgValue><ssdm name="out_w_1_4_4"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="816" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_4_4 = zext i21 %tmp_13_4_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_4_4"/></StgValue>
</operation>

<operation id="817" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_32 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_4_4

]]></Node>
<StgValue><ssdm name="output_addr_32"/></StgValue>
</operation>

<operation id="818" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_32, i16* %output_addr_32, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="819" st_id="131" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_4_5 = icmp eq i16 %out_w_1_4_4, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_4_5"/></StgValue>
</operation>

<operation id="820" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_4_5, label %.preheader.5, label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="821" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_4_5 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_4_4, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_4_5"/></StgValue>
</operation>

<operation id="822" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_4_5_cast = zext i15 %div1_4_5 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_4_5_cast"/></StgValue>
</operation>

<operation id="823" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_4_5 = add i19 %tmp_8_4_5_cast, %tmp3_4_cast

]]></Node>
<StgValue><ssdm name="tmp_10_4_5"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="824" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_4_5 = zext i19 %tmp_10_4_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_4_5"/></StgValue>
</operation>

<operation id="825" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_33 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_4_5

]]></Node>
<StgValue><ssdm name="input_addr_33"/></StgValue>
</operation>

<operation id="826" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_33 = load i16* %input_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_load_33"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="827" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_33 = load i16* %input_addr_33, align 2

]]></Node>
<StgValue><ssdm name="input_load_33"/></StgValue>
</operation>

<operation id="828" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_4_5_cast = zext i16 %out_w_1_4_4 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_4_5_cast"/></StgValue>
</operation>

<operation id="829" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_4_5 = add i21 %tmp_12_4_5_cast, %tmp5_4_cast

]]></Node>
<StgValue><ssdm name="tmp_13_4_5"/></StgValue>
</operation>

<operation id="830" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_4_5 = add i16 %out_w_4, 6

]]></Node>
<StgValue><ssdm name="out_w_1_4_5"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="831" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4" val="0"/>
<literal name="exitcond_4_1" val="0"/>
<literal name="exitcond_4_2" val="0"/>
<literal name="exitcond_4_3" val="0"/>
<literal name="exitcond_4_4" val="0"/>
<literal name="exitcond_4_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_4_5 = zext i21 %tmp_13_4_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_4_5"/></StgValue>
</operation>

<operation id="832" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4" val="0"/>
<literal name="exitcond_4_1" val="0"/>
<literal name="exitcond_4_2" val="0"/>
<literal name="exitcond_4_3" val="0"/>
<literal name="exitcond_4_4" val="0"/>
<literal name="exitcond_4_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_33 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_4_5

]]></Node>
<StgValue><ssdm name="output_addr_33"/></StgValue>
</operation>

<operation id="833" st_id="134" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4" val="0"/>
<literal name="exitcond_4_1" val="0"/>
<literal name="exitcond_4_2" val="0"/>
<literal name="exitcond_4_3" val="0"/>
<literal name="exitcond_4_4" val="0"/>
<literal name="exitcond_4_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_33, i16* %output_addr_33, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="834" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4" val="0"/>
<literal name="exitcond_4_1" val="0"/>
<literal name="exitcond_4_2" val="0"/>
<literal name="exitcond_4_3" val="0"/>
<literal name="exitcond_4_4" val="0"/>
<literal name="exitcond_4_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_4_6 = icmp eq i16 %out_w_1_4_5, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_4_6"/></StgValue>
</operation>

<operation id="835" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4" val="0"/>
<literal name="exitcond_4_1" val="0"/>
<literal name="exitcond_4_2" val="0"/>
<literal name="exitcond_4_3" val="0"/>
<literal name="exitcond_4_4" val="0"/>
<literal name="exitcond_4_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_4_6, label %.preheader.5, label %45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="836" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4" val="0"/>
<literal name="exitcond_4_1" val="0"/>
<literal name="exitcond_4_2" val="0"/>
<literal name="exitcond_4_3" val="0"/>
<literal name="exitcond_4_4" val="0"/>
<literal name="exitcond_4_5" val="0"/>
<literal name="exitcond_4_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_4_6 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_4_5, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_4_6"/></StgValue>
</operation>

<operation id="837" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4" val="0"/>
<literal name="exitcond_4_1" val="0"/>
<literal name="exitcond_4_2" val="0"/>
<literal name="exitcond_4_3" val="0"/>
<literal name="exitcond_4_4" val="0"/>
<literal name="exitcond_4_5" val="0"/>
<literal name="exitcond_4_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_4_6_cast = zext i15 %div1_4_6 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_4_6_cast"/></StgValue>
</operation>

<operation id="838" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4" val="0"/>
<literal name="exitcond_4_1" val="0"/>
<literal name="exitcond_4_2" val="0"/>
<literal name="exitcond_4_3" val="0"/>
<literal name="exitcond_4_4" val="0"/>
<literal name="exitcond_4_5" val="0"/>
<literal name="exitcond_4_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_4_6 = add i19 %tmp_8_4_6_cast, %tmp3_4_cast

]]></Node>
<StgValue><ssdm name="tmp_10_4_6"/></StgValue>
</operation>

<operation id="839" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4" val="0"/>
<literal name="exitcond_4_1" val="0"/>
<literal name="exitcond_4_2" val="0"/>
<literal name="exitcond_4_3" val="0"/>
<literal name="exitcond_4_4" val="0"/>
<literal name="exitcond_4_5" val="0"/>
<literal name="exitcond_4_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_4_6_cast = zext i16 %out_w_1_4_5 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_4_6_cast"/></StgValue>
</operation>

<operation id="840" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4" val="0"/>
<literal name="exitcond_4_1" val="0"/>
<literal name="exitcond_4_2" val="0"/>
<literal name="exitcond_4_3" val="0"/>
<literal name="exitcond_4_4" val="0"/>
<literal name="exitcond_4_5" val="0"/>
<literal name="exitcond_4_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_4_6 = add i21 %tmp_12_4_6_cast, %tmp5_4_cast

]]></Node>
<StgValue><ssdm name="tmp_13_4_6"/></StgValue>
</operation>

<operation id="841" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4" val="0"/>
<literal name="exitcond_4_1" val="0"/>
<literal name="exitcond_4_2" val="0"/>
<literal name="exitcond_4_3" val="0"/>
<literal name="exitcond_4_4" val="0"/>
<literal name="exitcond_4_5" val="0"/>
<literal name="exitcond_4_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_4_6 = add i16 %out_w_4, 7

]]></Node>
<StgValue><ssdm name="out_w_1_4_6"/></StgValue>
</operation>

<operation id="842" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_4_6" val="1"/>
</and_exp><and_exp><literal name="exitcond_4_5" val="1"/>
</and_exp><and_exp><literal name="exitcond_4_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_4_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_4_2" val="1"/>
</and_exp><and_exp><literal name="exitcond_4_1" val="1"/>
</and_exp><and_exp><literal name="exitcond_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.5:0  %out_h_1_4 = add i16 %out_h, 5

]]></Node>
<StgValue><ssdm name="out_h_1_4"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="843" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_4_6 = zext i19 %tmp_10_4_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_4_6"/></StgValue>
</operation>

<operation id="844" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_34 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_4_6

]]></Node>
<StgValue><ssdm name="input_addr_34"/></StgValue>
</operation>

<operation id="845" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_34 = load i16* %input_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_load_34"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="846" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_34 = load i16* %input_addr_34, align 2

]]></Node>
<StgValue><ssdm name="input_load_34"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="847" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_4_6 = zext i21 %tmp_13_4_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_4_6"/></StgValue>
</operation>

<operation id="848" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_34 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_4_6

]]></Node>
<StgValue><ssdm name="output_addr_34"/></StgValue>
</operation>

<operation id="849" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_34, i16* %output_addr_34, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="850" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="851" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.5:1  %exitcond2_5 = icmp eq i16 %out_h_1_4, %output_height_cast

]]></Node>
<StgValue><ssdm name="exitcond2_5"/></StgValue>
</operation>

<operation id="852" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.5:2  br i1 %exitcond2_5, label %66, label %55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="853" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div_5 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_h_1_4, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div_5"/></StgValue>
</operation>

<operation id="854" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="15">
<![CDATA[
:1  %tmp_27 = zext i15 %div_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="855" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="17" op_0_bw="16">
<![CDATA[
:2  %tmp_5_cast = zext i16 %out_h_1_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="856" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_19 = add i16 %tmp_27, %tmp_6_cast

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="857" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:6  %tmp4_5 = add i17 %tmp_5_cast, %tmp_7_cast

]]></Node>
<StgValue><ssdm name="tmp4_5"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="858" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="19" op_0_bw="16">
<![CDATA[
:4  %tmp_28 = zext i16 %tmp_19 to i19

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="859" st_id="139" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5  %tmp3_5_cast = mul i19 %tmp_2, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp3_5_cast"/></StgValue>
</operation>

<operation id="860" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="21" op_0_bw="17">
<![CDATA[
:7  %tmp_29 = zext i17 %tmp4_5 to i21

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="861" st_id="139" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:8  %tmp5_5_cast = mul i21 %tmp_4, %tmp_29

]]></Node>
<StgValue><ssdm name="tmp5_5_cast"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="862" st_id="140" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5  %tmp3_5_cast = mul i19 %tmp_2, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp3_5_cast"/></StgValue>
</operation>

<operation id="863" st_id="140" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:8  %tmp5_5_cast = mul i21 %tmp_4, %tmp_29

]]></Node>
<StgValue><ssdm name="tmp5_5_cast"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="864" st_id="141" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5  %tmp3_5_cast = mul i19 %tmp_2, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp3_5_cast"/></StgValue>
</operation>

<operation id="865" st_id="141" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:8  %tmp5_5_cast = mul i21 %tmp_4, %tmp_29

]]></Node>
<StgValue><ssdm name="tmp5_5_cast"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="866" st_id="142" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5  %tmp3_5_cast = mul i19 %tmp_2, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp3_5_cast"/></StgValue>
</operation>

<operation id="867" st_id="142" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:8  %tmp5_5_cast = mul i21 %tmp_4, %tmp_29

]]></Node>
<StgValue><ssdm name="tmp5_5_cast"/></StgValue>
</operation>

<operation id="868" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="869" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %out_w_5 = phi i16 [ 0, %55 ], [ %out_w_1_5_6, %54 ]

]]></Node>
<StgValue><ssdm name="out_w_5"/></StgValue>
</operation>

<operation id="870" st_id="143" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %exitcond_5 = icmp eq i16 %out_w_5, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_5"/></StgValue>
</operation>

<operation id="871" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond_5, label %.preheader.6, label %48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="872" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_5 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_5, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_5"/></StgValue>
</operation>

<operation id="873" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_5_cast = zext i15 %div1_5 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_5_cast"/></StgValue>
</operation>

<operation id="874" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_5 = add i19 %tmp_8_5_cast, %tmp3_5_cast

]]></Node>
<StgValue><ssdm name="tmp_10_5"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="875" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_5 = zext i19 %tmp_10_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_5"/></StgValue>
</operation>

<operation id="876" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_35 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_5

]]></Node>
<StgValue><ssdm name="input_addr_35"/></StgValue>
</operation>

<operation id="877" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_35 = load i16* %input_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_load_35"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="878" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_35 = load i16* %input_addr_35, align 2

]]></Node>
<StgValue><ssdm name="input_load_35"/></StgValue>
</operation>

<operation id="879" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_5_cast = zext i16 %out_w_5 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_5_cast"/></StgValue>
</operation>

<operation id="880" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_5 = add i21 %tmp_12_5_cast, %tmp5_5_cast

]]></Node>
<StgValue><ssdm name="tmp_13_5"/></StgValue>
</operation>

<operation id="881" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_5 = add i16 %out_w_5, 1

]]></Node>
<StgValue><ssdm name="out_w_1_5"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="882" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_5 = zext i21 %tmp_13_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_5"/></StgValue>
</operation>

<operation id="883" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_35 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_5

]]></Node>
<StgValue><ssdm name="output_addr_35"/></StgValue>
</operation>

<operation id="884" st_id="146" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_35, i16* %output_addr_35, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="885" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_5_1 = icmp eq i16 %out_w_1_5, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_5_1"/></StgValue>
</operation>

<operation id="886" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_5_1, label %.preheader.6, label %49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="887" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_5_1 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_5, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_5_1"/></StgValue>
</operation>

<operation id="888" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_5_1_cast = zext i15 %div1_5_1 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_5_1_cast"/></StgValue>
</operation>

<operation id="889" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_5_1 = add i19 %tmp_8_5_1_cast, %tmp3_5_cast

]]></Node>
<StgValue><ssdm name="tmp_10_5_1"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="890" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_5_1 = zext i19 %tmp_10_5_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_5_1"/></StgValue>
</operation>

<operation id="891" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_36 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_5_1

]]></Node>
<StgValue><ssdm name="input_addr_36"/></StgValue>
</operation>

<operation id="892" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_36 = load i16* %input_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_load_36"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="893" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_36 = load i16* %input_addr_36, align 2

]]></Node>
<StgValue><ssdm name="input_load_36"/></StgValue>
</operation>

<operation id="894" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_5_1_cast = zext i16 %out_w_1_5 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_5_1_cast"/></StgValue>
</operation>

<operation id="895" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_5_1 = add i21 %tmp_12_5_1_cast, %tmp5_5_cast

]]></Node>
<StgValue><ssdm name="tmp_13_5_1"/></StgValue>
</operation>

<operation id="896" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_5_1 = add i16 %out_w_5, 2

]]></Node>
<StgValue><ssdm name="out_w_1_5_1"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="897" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_5_1 = zext i21 %tmp_13_5_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_5_1"/></StgValue>
</operation>

<operation id="898" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_36 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_5_1

]]></Node>
<StgValue><ssdm name="output_addr_36"/></StgValue>
</operation>

<operation id="899" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_36, i16* %output_addr_36, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="900" st_id="149" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_5_2 = icmp eq i16 %out_w_1_5_1, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_5_2"/></StgValue>
</operation>

<operation id="901" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_5_2, label %.preheader.6, label %50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="902" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_5_2 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_5_1, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_5_2"/></StgValue>
</operation>

<operation id="903" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_5_2_cast = zext i15 %div1_5_2 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_5_2_cast"/></StgValue>
</operation>

<operation id="904" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_5_2 = add i19 %tmp_8_5_2_cast, %tmp3_5_cast

]]></Node>
<StgValue><ssdm name="tmp_10_5_2"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="905" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_5_2 = zext i19 %tmp_10_5_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_5_2"/></StgValue>
</operation>

<operation id="906" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_37 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_5_2

]]></Node>
<StgValue><ssdm name="input_addr_37"/></StgValue>
</operation>

<operation id="907" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_37 = load i16* %input_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_load_37"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="908" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_37 = load i16* %input_addr_37, align 2

]]></Node>
<StgValue><ssdm name="input_load_37"/></StgValue>
</operation>

<operation id="909" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_5_2_cast = zext i16 %out_w_1_5_1 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_5_2_cast"/></StgValue>
</operation>

<operation id="910" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_5_2 = add i21 %tmp_12_5_2_cast, %tmp5_5_cast

]]></Node>
<StgValue><ssdm name="tmp_13_5_2"/></StgValue>
</operation>

<operation id="911" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_5_2 = add i16 %out_w_5, 3

]]></Node>
<StgValue><ssdm name="out_w_1_5_2"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="912" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_5_2 = zext i21 %tmp_13_5_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_5_2"/></StgValue>
</operation>

<operation id="913" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_37 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_5_2

]]></Node>
<StgValue><ssdm name="output_addr_37"/></StgValue>
</operation>

<operation id="914" st_id="152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_37, i16* %output_addr_37, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="915" st_id="152" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_5_3 = icmp eq i16 %out_w_1_5_2, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_5_3"/></StgValue>
</operation>

<operation id="916" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_5_3, label %.preheader.6, label %51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="917" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_5_3 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_5_2, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_5_3"/></StgValue>
</operation>

<operation id="918" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_5_3_cast = zext i15 %div1_5_3 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_5_3_cast"/></StgValue>
</operation>

<operation id="919" st_id="152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_5_3 = add i19 %tmp_8_5_3_cast, %tmp3_5_cast

]]></Node>
<StgValue><ssdm name="tmp_10_5_3"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="920" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_5_3 = zext i19 %tmp_10_5_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_5_3"/></StgValue>
</operation>

<operation id="921" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_38 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_5_3

]]></Node>
<StgValue><ssdm name="input_addr_38"/></StgValue>
</operation>

<operation id="922" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_38 = load i16* %input_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_load_38"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="923" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_38 = load i16* %input_addr_38, align 2

]]></Node>
<StgValue><ssdm name="input_load_38"/></StgValue>
</operation>

<operation id="924" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_5_3_cast = zext i16 %out_w_1_5_2 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_5_3_cast"/></StgValue>
</operation>

<operation id="925" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_5_3 = add i21 %tmp_12_5_3_cast, %tmp5_5_cast

]]></Node>
<StgValue><ssdm name="tmp_13_5_3"/></StgValue>
</operation>

<operation id="926" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_5_3 = add i16 %out_w_5, 4

]]></Node>
<StgValue><ssdm name="out_w_1_5_3"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="927" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_5_3 = zext i21 %tmp_13_5_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_5_3"/></StgValue>
</operation>

<operation id="928" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_38 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_5_3

]]></Node>
<StgValue><ssdm name="output_addr_38"/></StgValue>
</operation>

<operation id="929" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_38, i16* %output_addr_38, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="930" st_id="155" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_5_4 = icmp eq i16 %out_w_1_5_3, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_5_4"/></StgValue>
</operation>

<operation id="931" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_5_4, label %.preheader.6, label %52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="932" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_5_4 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_5_3, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_5_4"/></StgValue>
</operation>

<operation id="933" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_5_4_cast = zext i15 %div1_5_4 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_5_4_cast"/></StgValue>
</operation>

<operation id="934" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_5_4 = add i19 %tmp_8_5_4_cast, %tmp3_5_cast

]]></Node>
<StgValue><ssdm name="tmp_10_5_4"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="935" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_5_4 = zext i19 %tmp_10_5_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_5_4"/></StgValue>
</operation>

<operation id="936" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_39 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_5_4

]]></Node>
<StgValue><ssdm name="input_addr_39"/></StgValue>
</operation>

<operation id="937" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_39 = load i16* %input_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_load_39"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="938" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_39 = load i16* %input_addr_39, align 2

]]></Node>
<StgValue><ssdm name="input_load_39"/></StgValue>
</operation>

<operation id="939" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_5_4_cast = zext i16 %out_w_1_5_3 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_5_4_cast"/></StgValue>
</operation>

<operation id="940" st_id="157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_5_4 = add i21 %tmp_12_5_4_cast, %tmp5_5_cast

]]></Node>
<StgValue><ssdm name="tmp_13_5_4"/></StgValue>
</operation>

<operation id="941" st_id="157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_5_4 = add i16 %out_w_5, 5

]]></Node>
<StgValue><ssdm name="out_w_1_5_4"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="942" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_5_4 = zext i21 %tmp_13_5_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_5_4"/></StgValue>
</operation>

<operation id="943" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_39 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_5_4

]]></Node>
<StgValue><ssdm name="output_addr_39"/></StgValue>
</operation>

<operation id="944" st_id="158" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_39, i16* %output_addr_39, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="945" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_5_5 = icmp eq i16 %out_w_1_5_4, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_5_5"/></StgValue>
</operation>

<operation id="946" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_5_5, label %.preheader.6, label %53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="947" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_5_5 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_5_4, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_5_5"/></StgValue>
</operation>

<operation id="948" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_5_5_cast = zext i15 %div1_5_5 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_5_5_cast"/></StgValue>
</operation>

<operation id="949" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_5_5 = add i19 %tmp_8_5_5_cast, %tmp3_5_cast

]]></Node>
<StgValue><ssdm name="tmp_10_5_5"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="950" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_5_5 = zext i19 %tmp_10_5_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_5_5"/></StgValue>
</operation>

<operation id="951" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_40 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_5_5

]]></Node>
<StgValue><ssdm name="input_addr_40"/></StgValue>
</operation>

<operation id="952" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_40 = load i16* %input_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_load_40"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="953" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_40 = load i16* %input_addr_40, align 2

]]></Node>
<StgValue><ssdm name="input_load_40"/></StgValue>
</operation>

<operation id="954" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_5_5_cast = zext i16 %out_w_1_5_4 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_5_5_cast"/></StgValue>
</operation>

<operation id="955" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_5_5 = add i21 %tmp_12_5_5_cast, %tmp5_5_cast

]]></Node>
<StgValue><ssdm name="tmp_13_5_5"/></StgValue>
</operation>

<operation id="956" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_5_5 = add i16 %out_w_5, 6

]]></Node>
<StgValue><ssdm name="out_w_1_5_5"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="957" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5" val="0"/>
<literal name="exitcond_5_1" val="0"/>
<literal name="exitcond_5_2" val="0"/>
<literal name="exitcond_5_3" val="0"/>
<literal name="exitcond_5_4" val="0"/>
<literal name="exitcond_5_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_5_5 = zext i21 %tmp_13_5_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_5_5"/></StgValue>
</operation>

<operation id="958" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5" val="0"/>
<literal name="exitcond_5_1" val="0"/>
<literal name="exitcond_5_2" val="0"/>
<literal name="exitcond_5_3" val="0"/>
<literal name="exitcond_5_4" val="0"/>
<literal name="exitcond_5_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_40 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_5_5

]]></Node>
<StgValue><ssdm name="output_addr_40"/></StgValue>
</operation>

<operation id="959" st_id="161" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5" val="0"/>
<literal name="exitcond_5_1" val="0"/>
<literal name="exitcond_5_2" val="0"/>
<literal name="exitcond_5_3" val="0"/>
<literal name="exitcond_5_4" val="0"/>
<literal name="exitcond_5_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_40, i16* %output_addr_40, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="960" st_id="161" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5" val="0"/>
<literal name="exitcond_5_1" val="0"/>
<literal name="exitcond_5_2" val="0"/>
<literal name="exitcond_5_3" val="0"/>
<literal name="exitcond_5_4" val="0"/>
<literal name="exitcond_5_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_5_6 = icmp eq i16 %out_w_1_5_5, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_5_6"/></StgValue>
</operation>

<operation id="961" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5" val="0"/>
<literal name="exitcond_5_1" val="0"/>
<literal name="exitcond_5_2" val="0"/>
<literal name="exitcond_5_3" val="0"/>
<literal name="exitcond_5_4" val="0"/>
<literal name="exitcond_5_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_5_6, label %.preheader.6, label %54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="962" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5" val="0"/>
<literal name="exitcond_5_1" val="0"/>
<literal name="exitcond_5_2" val="0"/>
<literal name="exitcond_5_3" val="0"/>
<literal name="exitcond_5_4" val="0"/>
<literal name="exitcond_5_5" val="0"/>
<literal name="exitcond_5_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_5_6 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_5_5, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_5_6"/></StgValue>
</operation>

<operation id="963" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5" val="0"/>
<literal name="exitcond_5_1" val="0"/>
<literal name="exitcond_5_2" val="0"/>
<literal name="exitcond_5_3" val="0"/>
<literal name="exitcond_5_4" val="0"/>
<literal name="exitcond_5_5" val="0"/>
<literal name="exitcond_5_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_5_6_cast = zext i15 %div1_5_6 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_5_6_cast"/></StgValue>
</operation>

<operation id="964" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5" val="0"/>
<literal name="exitcond_5_1" val="0"/>
<literal name="exitcond_5_2" val="0"/>
<literal name="exitcond_5_3" val="0"/>
<literal name="exitcond_5_4" val="0"/>
<literal name="exitcond_5_5" val="0"/>
<literal name="exitcond_5_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_5_6 = add i19 %tmp_8_5_6_cast, %tmp3_5_cast

]]></Node>
<StgValue><ssdm name="tmp_10_5_6"/></StgValue>
</operation>

<operation id="965" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5" val="0"/>
<literal name="exitcond_5_1" val="0"/>
<literal name="exitcond_5_2" val="0"/>
<literal name="exitcond_5_3" val="0"/>
<literal name="exitcond_5_4" val="0"/>
<literal name="exitcond_5_5" val="0"/>
<literal name="exitcond_5_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_5_6_cast = zext i16 %out_w_1_5_5 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_5_6_cast"/></StgValue>
</operation>

<operation id="966" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5" val="0"/>
<literal name="exitcond_5_1" val="0"/>
<literal name="exitcond_5_2" val="0"/>
<literal name="exitcond_5_3" val="0"/>
<literal name="exitcond_5_4" val="0"/>
<literal name="exitcond_5_5" val="0"/>
<literal name="exitcond_5_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_5_6 = add i21 %tmp_12_5_6_cast, %tmp5_5_cast

]]></Node>
<StgValue><ssdm name="tmp_13_5_6"/></StgValue>
</operation>

<operation id="967" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5" val="0"/>
<literal name="exitcond_5_1" val="0"/>
<literal name="exitcond_5_2" val="0"/>
<literal name="exitcond_5_3" val="0"/>
<literal name="exitcond_5_4" val="0"/>
<literal name="exitcond_5_5" val="0"/>
<literal name="exitcond_5_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_5_6 = add i16 %out_w_5, 7

]]></Node>
<StgValue><ssdm name="out_w_1_5_6"/></StgValue>
</operation>

<operation id="968" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_5_6" val="1"/>
</and_exp><and_exp><literal name="exitcond_5_5" val="1"/>
</and_exp><and_exp><literal name="exitcond_5_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_5_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_5_2" val="1"/>
</and_exp><and_exp><literal name="exitcond_5_1" val="1"/>
</and_exp><and_exp><literal name="exitcond_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.6:0  %out_h_1_5 = add i16 %out_h, 6

]]></Node>
<StgValue><ssdm name="out_h_1_5"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="969" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_5_6 = zext i19 %tmp_10_5_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_5_6"/></StgValue>
</operation>

<operation id="970" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_41 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_5_6

]]></Node>
<StgValue><ssdm name="input_addr_41"/></StgValue>
</operation>

<operation id="971" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_41 = load i16* %input_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_load_41"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="972" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_41 = load i16* %input_addr_41, align 2

]]></Node>
<StgValue><ssdm name="input_load_41"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="973" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_5_6 = zext i21 %tmp_13_5_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_5_6"/></StgValue>
</operation>

<operation id="974" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_41 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_5_6

]]></Node>
<StgValue><ssdm name="output_addr_41"/></StgValue>
</operation>

<operation id="975" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_41, i16* %output_addr_41, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="976" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="977" st_id="165" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond2_3" val="0"/>
<literal name="exitcond2_4" val="0"/>
<literal name="exitcond2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.6:1  %exitcond2_6 = icmp eq i16 %out_h_1_5, %output_height_cast

]]></Node>
<StgValue><ssdm name="exitcond2_6"/></StgValue>
</operation>

<operation id="978" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond2_3" val="0"/>
<literal name="exitcond2_4" val="0"/>
<literal name="exitcond2_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.6:2  br i1 %exitcond2_6, label %66, label %65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="979" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond2_3" val="0"/>
<literal name="exitcond2_4" val="0"/>
<literal name="exitcond2_5" val="0"/>
<literal name="exitcond2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div_6 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_h_1_5, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div_6"/></StgValue>
</operation>

<operation id="980" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond2_3" val="0"/>
<literal name="exitcond2_4" val="0"/>
<literal name="exitcond2_5" val="0"/>
<literal name="exitcond2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="15">
<![CDATA[
:1  %tmp_30 = zext i15 %div_6 to i16

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="981" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond2_3" val="0"/>
<literal name="exitcond2_4" val="0"/>
<literal name="exitcond2_5" val="0"/>
<literal name="exitcond2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="17" op_0_bw="16">
<![CDATA[
:2  %tmp_6_cast_19 = zext i16 %out_h_1_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_6_cast_19"/></StgValue>
</operation>

<operation id="982" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond2_3" val="0"/>
<literal name="exitcond2_4" val="0"/>
<literal name="exitcond2_5" val="0"/>
<literal name="exitcond2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_20 = add i16 %tmp_30, %tmp_6_cast

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="983" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="exitcond2_1" val="0"/>
<literal name="exitcond2_2" val="0"/>
<literal name="exitcond2_3" val="0"/>
<literal name="exitcond2_4" val="0"/>
<literal name="exitcond2_5" val="0"/>
<literal name="exitcond2_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:6  %tmp4_6 = add i17 %tmp_6_cast_19, %tmp_7_cast

]]></Node>
<StgValue><ssdm name="tmp4_6"/></StgValue>
</operation>

<operation id="984" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2_5" val="1"/>
</and_exp><and_exp><literal name="exitcond2_4" val="1"/>
</and_exp><and_exp><literal name="exitcond2_3" val="1"/>
</and_exp><and_exp><literal name="exitcond2_2" val="1"/>
</and_exp><and_exp><literal name="exitcond2_1" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="985" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="19" op_0_bw="16">
<![CDATA[
:4  %tmp_31 = zext i16 %tmp_20 to i19

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="986" st_id="166" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5  %tmp3_6_cast = mul i19 %tmp_2, %tmp_31

]]></Node>
<StgValue><ssdm name="tmp3_6_cast"/></StgValue>
</operation>

<operation id="987" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="21" op_0_bw="17">
<![CDATA[
:7  %tmp_32 = zext i17 %tmp4_6 to i21

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="988" st_id="166" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:8  %tmp5_6_cast = mul i21 %tmp_4, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp5_6_cast"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="989" st_id="167" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5  %tmp3_6_cast = mul i19 %tmp_2, %tmp_31

]]></Node>
<StgValue><ssdm name="tmp3_6_cast"/></StgValue>
</operation>

<operation id="990" st_id="167" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:8  %tmp5_6_cast = mul i21 %tmp_4, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp5_6_cast"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="991" st_id="168" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5  %tmp3_6_cast = mul i19 %tmp_2, %tmp_31

]]></Node>
<StgValue><ssdm name="tmp3_6_cast"/></StgValue>
</operation>

<operation id="992" st_id="168" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:8  %tmp5_6_cast = mul i21 %tmp_4, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp5_6_cast"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="993" st_id="169" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5  %tmp3_6_cast = mul i19 %tmp_2, %tmp_31

]]></Node>
<StgValue><ssdm name="tmp3_6_cast"/></StgValue>
</operation>

<operation id="994" st_id="169" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:8  %tmp5_6_cast = mul i21 %tmp_4, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp5_6_cast"/></StgValue>
</operation>

<operation id="995" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="996" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %out_w_6 = phi i16 [ 0, %65 ], [ %out_w_1_6_6, %63 ]

]]></Node>
<StgValue><ssdm name="out_w_6"/></StgValue>
</operation>

<operation id="997" st_id="170" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %exitcond_6 = icmp eq i16 %out_w_6, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_6"/></StgValue>
</operation>

<operation id="998" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond_6, label %64, label %57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="999" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_6 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_6, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_6"/></StgValue>
</operation>

<operation id="1000" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_6_cast = zext i15 %div1_6 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_6_cast"/></StgValue>
</operation>

<operation id="1001" st_id="170" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_6 = add i19 %tmp_8_6_cast, %tmp3_6_cast

]]></Node>
<StgValue><ssdm name="tmp_10_6"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1002" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_6 = zext i19 %tmp_10_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_6"/></StgValue>
</operation>

<operation id="1003" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_42 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_6

]]></Node>
<StgValue><ssdm name="input_addr_42"/></StgValue>
</operation>

<operation id="1004" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_42 = load i16* %input_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_load_42"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1005" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_42 = load i16* %input_addr_42, align 2

]]></Node>
<StgValue><ssdm name="input_load_42"/></StgValue>
</operation>

<operation id="1006" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_6_cast = zext i16 %out_w_6 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_6_cast"/></StgValue>
</operation>

<operation id="1007" st_id="172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_6 = add i21 %tmp_12_6_cast, %tmp5_6_cast

]]></Node>
<StgValue><ssdm name="tmp_13_6"/></StgValue>
</operation>

<operation id="1008" st_id="172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_6 = add i16 %out_w_6, 1

]]></Node>
<StgValue><ssdm name="out_w_1_6"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1009" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_6 = zext i21 %tmp_13_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_6"/></StgValue>
</operation>

<operation id="1010" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_42 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_6

]]></Node>
<StgValue><ssdm name="output_addr_42"/></StgValue>
</operation>

<operation id="1011" st_id="173" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_42, i16* %output_addr_42, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1012" st_id="173" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_6_1 = icmp eq i16 %out_w_1_6, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_6_1"/></StgValue>
</operation>

<operation id="1013" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_6_1, label %64, label %58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1014" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_6_1 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_6, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_6_1"/></StgValue>
</operation>

<operation id="1015" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_6_1_cast = zext i15 %div1_6_1 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_6_1_cast"/></StgValue>
</operation>

<operation id="1016" st_id="173" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_6_1 = add i19 %tmp_8_6_1_cast, %tmp3_6_cast

]]></Node>
<StgValue><ssdm name="tmp_10_6_1"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1017" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_6_1 = zext i19 %tmp_10_6_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_6_1"/></StgValue>
</operation>

<operation id="1018" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_43 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_6_1

]]></Node>
<StgValue><ssdm name="input_addr_43"/></StgValue>
</operation>

<operation id="1019" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_43 = load i16* %input_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_load_43"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1020" st_id="175" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_43 = load i16* %input_addr_43, align 2

]]></Node>
<StgValue><ssdm name="input_load_43"/></StgValue>
</operation>

<operation id="1021" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_6_1_cast = zext i16 %out_w_1_6 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_6_1_cast"/></StgValue>
</operation>

<operation id="1022" st_id="175" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_6_1 = add i21 %tmp_12_6_1_cast, %tmp5_6_cast

]]></Node>
<StgValue><ssdm name="tmp_13_6_1"/></StgValue>
</operation>

<operation id="1023" st_id="175" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_6_1 = add i16 %out_w_6, 2

]]></Node>
<StgValue><ssdm name="out_w_1_6_1"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1024" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_6_1 = zext i21 %tmp_13_6_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_6_1"/></StgValue>
</operation>

<operation id="1025" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_43 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_6_1

]]></Node>
<StgValue><ssdm name="output_addr_43"/></StgValue>
</operation>

<operation id="1026" st_id="176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_43, i16* %output_addr_43, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1027" st_id="176" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_6_2 = icmp eq i16 %out_w_1_6_1, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_6_2"/></StgValue>
</operation>

<operation id="1028" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_6_2, label %64, label %59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1029" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_6_2 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_6_1, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_6_2"/></StgValue>
</operation>

<operation id="1030" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_6_2_cast = zext i15 %div1_6_2 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_6_2_cast"/></StgValue>
</operation>

<operation id="1031" st_id="176" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_6_2 = add i19 %tmp_8_6_2_cast, %tmp3_6_cast

]]></Node>
<StgValue><ssdm name="tmp_10_6_2"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1032" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_6_2 = zext i19 %tmp_10_6_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_6_2"/></StgValue>
</operation>

<operation id="1033" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_44 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_6_2

]]></Node>
<StgValue><ssdm name="input_addr_44"/></StgValue>
</operation>

<operation id="1034" st_id="177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_44 = load i16* %input_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_load_44"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1035" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_44 = load i16* %input_addr_44, align 2

]]></Node>
<StgValue><ssdm name="input_load_44"/></StgValue>
</operation>

<operation id="1036" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_6_2_cast = zext i16 %out_w_1_6_1 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_6_2_cast"/></StgValue>
</operation>

<operation id="1037" st_id="178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_6_2 = add i21 %tmp_12_6_2_cast, %tmp5_6_cast

]]></Node>
<StgValue><ssdm name="tmp_13_6_2"/></StgValue>
</operation>

<operation id="1038" st_id="178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_6_2 = add i16 %out_w_6, 3

]]></Node>
<StgValue><ssdm name="out_w_1_6_2"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1039" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_6_2 = zext i21 %tmp_13_6_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_6_2"/></StgValue>
</operation>

<operation id="1040" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_44 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_6_2

]]></Node>
<StgValue><ssdm name="output_addr_44"/></StgValue>
</operation>

<operation id="1041" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_44, i16* %output_addr_44, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1042" st_id="179" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_6_3 = icmp eq i16 %out_w_1_6_2, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_6_3"/></StgValue>
</operation>

<operation id="1043" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_6_3, label %64, label %60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1044" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_6_3 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_6_2, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_6_3"/></StgValue>
</operation>

<operation id="1045" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_6_3_cast = zext i15 %div1_6_3 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_6_3_cast"/></StgValue>
</operation>

<operation id="1046" st_id="179" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_6_3 = add i19 %tmp_8_6_3_cast, %tmp3_6_cast

]]></Node>
<StgValue><ssdm name="tmp_10_6_3"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1047" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_6_3 = zext i19 %tmp_10_6_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_6_3"/></StgValue>
</operation>

<operation id="1048" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_45 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_6_3

]]></Node>
<StgValue><ssdm name="input_addr_45"/></StgValue>
</operation>

<operation id="1049" st_id="180" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_45 = load i16* %input_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_load_45"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1050" st_id="181" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_45 = load i16* %input_addr_45, align 2

]]></Node>
<StgValue><ssdm name="input_load_45"/></StgValue>
</operation>

<operation id="1051" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_6_3_cast = zext i16 %out_w_1_6_2 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_6_3_cast"/></StgValue>
</operation>

<operation id="1052" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_6_3 = add i21 %tmp_12_6_3_cast, %tmp5_6_cast

]]></Node>
<StgValue><ssdm name="tmp_13_6_3"/></StgValue>
</operation>

<operation id="1053" st_id="181" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_6_3 = add i16 %out_w_6, 4

]]></Node>
<StgValue><ssdm name="out_w_1_6_3"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1054" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_6_3 = zext i21 %tmp_13_6_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_6_3"/></StgValue>
</operation>

<operation id="1055" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_45 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_6_3

]]></Node>
<StgValue><ssdm name="output_addr_45"/></StgValue>
</operation>

<operation id="1056" st_id="182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_45, i16* %output_addr_45, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1057" st_id="182" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_6_4 = icmp eq i16 %out_w_1_6_3, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_6_4"/></StgValue>
</operation>

<operation id="1058" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_6_4, label %64, label %61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1059" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_6_4 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_6_3, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_6_4"/></StgValue>
</operation>

<operation id="1060" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_6_4_cast = zext i15 %div1_6_4 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_6_4_cast"/></StgValue>
</operation>

<operation id="1061" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_6_4 = add i19 %tmp_8_6_4_cast, %tmp3_6_cast

]]></Node>
<StgValue><ssdm name="tmp_10_6_4"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1062" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_6_4 = zext i19 %tmp_10_6_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_6_4"/></StgValue>
</operation>

<operation id="1063" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_46 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_6_4

]]></Node>
<StgValue><ssdm name="input_addr_46"/></StgValue>
</operation>

<operation id="1064" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_46 = load i16* %input_addr_46, align 2

]]></Node>
<StgValue><ssdm name="input_load_46"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1065" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_46 = load i16* %input_addr_46, align 2

]]></Node>
<StgValue><ssdm name="input_load_46"/></StgValue>
</operation>

<operation id="1066" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_6_4_cast = zext i16 %out_w_1_6_3 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_6_4_cast"/></StgValue>
</operation>

<operation id="1067" st_id="184" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_6_4 = add i21 %tmp_12_6_4_cast, %tmp5_6_cast

]]></Node>
<StgValue><ssdm name="tmp_13_6_4"/></StgValue>
</operation>

<operation id="1068" st_id="184" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_6_4 = add i16 %out_w_6, 5

]]></Node>
<StgValue><ssdm name="out_w_1_6_4"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1069" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_6_4 = zext i21 %tmp_13_6_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_6_4"/></StgValue>
</operation>

<operation id="1070" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_46 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_6_4

]]></Node>
<StgValue><ssdm name="output_addr_46"/></StgValue>
</operation>

<operation id="1071" st_id="185" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_46, i16* %output_addr_46, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1072" st_id="185" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_6_5 = icmp eq i16 %out_w_1_6_4, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_6_5"/></StgValue>
</operation>

<operation id="1073" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_6_5, label %64, label %62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1074" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_6_5 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_6_4, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_6_5"/></StgValue>
</operation>

<operation id="1075" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_6_5_cast = zext i15 %div1_6_5 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_6_5_cast"/></StgValue>
</operation>

<operation id="1076" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_6_5 = add i19 %tmp_8_6_5_cast, %tmp3_6_cast

]]></Node>
<StgValue><ssdm name="tmp_10_6_5"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1077" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_6_5 = zext i19 %tmp_10_6_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_6_5"/></StgValue>
</operation>

<operation id="1078" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_47 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_6_5

]]></Node>
<StgValue><ssdm name="input_addr_47"/></StgValue>
</operation>

<operation id="1079" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_47 = load i16* %input_addr_47, align 2

]]></Node>
<StgValue><ssdm name="input_load_47"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1080" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_47 = load i16* %input_addr_47, align 2

]]></Node>
<StgValue><ssdm name="input_load_47"/></StgValue>
</operation>

<operation id="1081" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_6_5_cast = zext i16 %out_w_1_6_4 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_6_5_cast"/></StgValue>
</operation>

<operation id="1082" st_id="187" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_6_5 = add i21 %tmp_12_6_5_cast, %tmp5_6_cast

]]></Node>
<StgValue><ssdm name="tmp_13_6_5"/></StgValue>
</operation>

<operation id="1083" st_id="187" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_6_5 = add i16 %out_w_6, 6

]]></Node>
<StgValue><ssdm name="out_w_1_6_5"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1084" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6" val="0"/>
<literal name="exitcond_6_1" val="0"/>
<literal name="exitcond_6_2" val="0"/>
<literal name="exitcond_6_3" val="0"/>
<literal name="exitcond_6_4" val="0"/>
<literal name="exitcond_6_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_6_5 = zext i21 %tmp_13_6_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_6_5"/></StgValue>
</operation>

<operation id="1085" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6" val="0"/>
<literal name="exitcond_6_1" val="0"/>
<literal name="exitcond_6_2" val="0"/>
<literal name="exitcond_6_3" val="0"/>
<literal name="exitcond_6_4" val="0"/>
<literal name="exitcond_6_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_47 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_6_5

]]></Node>
<StgValue><ssdm name="output_addr_47"/></StgValue>
</operation>

<operation id="1086" st_id="188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6" val="0"/>
<literal name="exitcond_6_1" val="0"/>
<literal name="exitcond_6_2" val="0"/>
<literal name="exitcond_6_3" val="0"/>
<literal name="exitcond_6_4" val="0"/>
<literal name="exitcond_6_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_47, i16* %output_addr_47, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1087" st_id="188" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6" val="0"/>
<literal name="exitcond_6_1" val="0"/>
<literal name="exitcond_6_2" val="0"/>
<literal name="exitcond_6_3" val="0"/>
<literal name="exitcond_6_4" val="0"/>
<literal name="exitcond_6_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %exitcond_6_6 = icmp eq i16 %out_w_1_6_5, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond_6_6"/></StgValue>
</operation>

<operation id="1088" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6" val="0"/>
<literal name="exitcond_6_1" val="0"/>
<literal name="exitcond_6_2" val="0"/>
<literal name="exitcond_6_3" val="0"/>
<literal name="exitcond_6_4" val="0"/>
<literal name="exitcond_6_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %exitcond_6_6, label %64, label %63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1089" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6" val="0"/>
<literal name="exitcond_6_1" val="0"/>
<literal name="exitcond_6_2" val="0"/>
<literal name="exitcond_6_3" val="0"/>
<literal name="exitcond_6_4" val="0"/>
<literal name="exitcond_6_5" val="0"/>
<literal name="exitcond_6_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %div1_6_6 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %out_w_1_6_5, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="div1_6_6"/></StgValue>
</operation>

<operation id="1090" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6" val="0"/>
<literal name="exitcond_6_1" val="0"/>
<literal name="exitcond_6_2" val="0"/>
<literal name="exitcond_6_3" val="0"/>
<literal name="exitcond_6_4" val="0"/>
<literal name="exitcond_6_5" val="0"/>
<literal name="exitcond_6_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="19" op_0_bw="15">
<![CDATA[
:1  %tmp_8_6_6_cast = zext i15 %div1_6_6 to i19

]]></Node>
<StgValue><ssdm name="tmp_8_6_6_cast"/></StgValue>
</operation>

<operation id="1091" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6" val="0"/>
<literal name="exitcond_6_1" val="0"/>
<literal name="exitcond_6_2" val="0"/>
<literal name="exitcond_6_3" val="0"/>
<literal name="exitcond_6_4" val="0"/>
<literal name="exitcond_6_5" val="0"/>
<literal name="exitcond_6_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_10_6_6 = add i19 %tmp_8_6_6_cast, %tmp3_6_cast

]]></Node>
<StgValue><ssdm name="tmp_10_6_6"/></StgValue>
</operation>

<operation id="1092" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6" val="0"/>
<literal name="exitcond_6_1" val="0"/>
<literal name="exitcond_6_2" val="0"/>
<literal name="exitcond_6_3" val="0"/>
<literal name="exitcond_6_4" val="0"/>
<literal name="exitcond_6_5" val="0"/>
<literal name="exitcond_6_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="21" op_0_bw="16">
<![CDATA[
:6  %tmp_12_6_6_cast = zext i16 %out_w_1_6_5 to i21

]]></Node>
<StgValue><ssdm name="tmp_12_6_6_cast"/></StgValue>
</operation>

<operation id="1093" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6" val="0"/>
<literal name="exitcond_6_1" val="0"/>
<literal name="exitcond_6_2" val="0"/>
<literal name="exitcond_6_3" val="0"/>
<literal name="exitcond_6_4" val="0"/>
<literal name="exitcond_6_5" val="0"/>
<literal name="exitcond_6_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_13_6_6 = add i21 %tmp_12_6_6_cast, %tmp5_6_cast

]]></Node>
<StgValue><ssdm name="tmp_13_6_6"/></StgValue>
</operation>

<operation id="1094" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6" val="0"/>
<literal name="exitcond_6_1" val="0"/>
<literal name="exitcond_6_2" val="0"/>
<literal name="exitcond_6_3" val="0"/>
<literal name="exitcond_6_4" val="0"/>
<literal name="exitcond_6_5" val="0"/>
<literal name="exitcond_6_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %out_w_1_6_6 = add i16 %out_w_6, 7

]]></Node>
<StgValue><ssdm name="out_w_1_6_6"/></StgValue>
</operation>

<operation id="1095" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6_6" val="1"/>
</and_exp><and_exp><literal name="exitcond_6_5" val="1"/>
</and_exp><and_exp><literal name="exitcond_6_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_6_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_6_2" val="1"/>
</and_exp><and_exp><literal name="exitcond_6_1" val="1"/>
</and_exp><and_exp><literal name="exitcond_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %out_h_1_6 = add i16 %out_h, 7

]]></Node>
<StgValue><ssdm name="out_h_1_6"/></StgValue>
</operation>

<operation id="1096" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_6_6" val="1"/>
</and_exp><and_exp><literal name="exitcond_6_5" val="1"/>
</and_exp><and_exp><literal name="exitcond_6_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_6_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_6_2" val="1"/>
</and_exp><and_exp><literal name="exitcond_6_1" val="1"/>
</and_exp><and_exp><literal name="exitcond_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1097" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_11_6_6 = zext i19 %tmp_10_6_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_6_6"/></StgValue>
</operation>

<operation id="1098" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_48 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_11_6_6

]]></Node>
<StgValue><ssdm name="input_addr_48"/></StgValue>
</operation>

<operation id="1099" st_id="189" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_48 = load i16* %input_addr_48, align 2

]]></Node>
<StgValue><ssdm name="input_load_48"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1100" st_id="190" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_48 = load i16* %input_addr_48, align 2

]]></Node>
<StgValue><ssdm name="input_load_48"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1101" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_14_6_6 = zext i21 %tmp_13_6_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_6_6"/></StgValue>
</operation>

<operation id="1102" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_48 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_14_6_6

]]></Node>
<StgValue><ssdm name="output_addr_48"/></StgValue>
</operation>

<operation id="1103" st_id="191" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %input_load_48, i16* %output_addr_48, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1104" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
