<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the 42nd Design Automation Conference</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/dac.png" alt="Proceedings of the 42nd Design Automation Conference" title="Proceedings of the 42nd Design Automation Conference" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/SYS\2005\DAC-2005.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2>William H. Joyner Jr., Grant Martin, Andrew B. Kahng<br/><em>Proceedings of the 42nd Design Automation Conference</em><br/>DAC, 2005.</h2>
<div class="rbox">
<strong><a href="SYS.html">SYS</a></strong><hr/><a href="http://dblp.org/rec/html/conf/dac/2005">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+42nd+Design+Automation+Conference%22">Scholar</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick="$('#title').text(this.checked?'Proceedings of the 42nd Design Automation Conference':'DAC');"/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DAC-2005,
<span class="uri">	acmid         = "<a href="http://dl.acm.org/citation.cfm?id=1065579">1065579</a>",
</span>	address       = "San Diego, California, USA",
	editor        = "<a href="person/William_H_Joyner_Jr.html">William H. Joyner Jr.</a> and <a href="person/Grant_Martin.html">Grant Martin</a> and <a href="person/Andrew_B_Kahng.html">Andrew B. Kahng</a>",
<span id="isbn">	isbn          = "1-59593-058-2",
</span>	publisher     = "{ACM}",
	title         = "{<span id="title">Proceedings of the 42nd Design Automation Conference</span>}",
	year          = 2005,
}</pre>
</div>
<hr/>
<h3>Contents (191 items)</h3><dl class="toc"><div class="rbox"><span class="tag">28 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">24 ×<a href="tag/performance.html">#performance</a></span><br/><span class="tag">17 ×<a href="tag/architecture.html">#architecture</a></span><br/><span class="tag">16 ×<a href="tag/analysis.html">#analysis</a></span><br/><span class="tag">13 ×<a href="tag/embedded.html">#embedded</a></span><br/><span class="tag">13 ×<a href="tag/power management.html">#power management</a></span><br/><span class="tag">12 ×<a href="tag/approach.html">#approach</a></span><br/><span class="tag">12 ×<a href="tag/multi.html">#multi</a></span><br/><span class="tag">12 ×<a href="tag/named.html">#named</a></span><br/><span class="tag">12 ×<a href="tag/reduction.html">#reduction</a></span><br/></div><dt><a href="DAC-2005-VleeschhouwerEFGRHC.html">DAC-2005-VleeschhouwerEFGRHC</a> <span class="tag"><a href="tag/delivery.html" title="delivery">#delivery</a></span></dt><dd>Differentiate and deliver: leveraging your partners (<abbr title="Jay Vleeschhouwer">JV</abbr>, <abbr title="Warren East">WE</abbr>, <abbr title="Michael J. Fister">MJF</abbr>, <abbr title="Aart J. de Geus">AJdG</abbr>, <abbr title="Walden C. Rhines">WCR</abbr>, <abbr title="Jackson Hu">JH</abbr>, <abbr title="Rick Cassidy">RC</abbr>), p. 1.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2005-MitraKSZ.html">DAC-2005-MitraKSZ</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>Logic soft errors in sub-65nm technologies design and CAD challenges (<abbr title="Subhasish Mitra">SM</abbr>, <abbr title="Tanay Karnik">TK</abbr>, <abbr title="Norbert Seifert">NS</abbr>, <abbr title="Ming Zhang">MZ</abbr>), pp. 2–4.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DAC-2005-Heidergott.html">DAC-2005-Heidergott</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>SEU tolerant device, circuit and processor design (<abbr title="William Heidergott">WH</abbr>), pp. 5–10.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-MarculescuT.html">DAC-2005-MarculescuT</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/perspective.html" title="perspective">#perspective</a></span> <span class="tag"><a href="tag/variability.html" title="variability">#variability</a></span></dt><dd>Variability and energy awareness: a microarchitecture-level perspective (<abbr title="Diana Marculescu">DM</abbr>, <abbr title="Emil Talpes">ET</abbr>), pp. 11–16.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-PetrovTO.html">DAC-2005-PetrovTO</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Energy-effcient physically tagged caches for embedded processors with virtual memory (<abbr title="Peter Petrov">PP</abbr>, <abbr title="Daniel Tracy">DT</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 17–22.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-MuttrejaRRJ.html">DAC-2005-MuttrejaRRJ</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Hybrid simulation for embedded software energy estimation (<abbr title="Anish Muttreja">AM</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Srivaths Ravi">SR</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 23–26.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-SchaumontLQV.html">DAC-2005-SchaumontLQV</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/thread.html" title="thread">#thread</a></span></dt><dd>Cooperative multithreading on 3mbedded multiprocessor architectures enables energy-scalable design (<abbr title="Patrick Schaumont">PS</abbr>, <abbr title="Bo-Cheng Charles Lai">BCCL</abbr>, <abbr title="Wei Qin">WQ</abbr>, <abbr title="Ingrid Verbauwhede">IV</abbr>), pp. 27–30.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-GaoH.html">DAC-2005-GaoH</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Total power reduction in CMOS circuits via gate sizing and multiple threshold voltages (<abbr title="Feng Gao">FG</abbr>, <abbr title="John P. Hayes">JPH</abbr>), pp. 31–36.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-AbdollahiFP.html">DAC-2005-AbdollahiFP</a> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span></dt><dd>An effective power mode transition technique in MTCMOS circuits (<abbr title="Afshin Abdollahi">AA</abbr>, <abbr title="Farzan Fallah">FF</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 37–42.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-JayakumarDK.html">DAC-2005-JayakumarDK</a> <span class="tag"><a href="tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span></dt><dd>A self-adjusting scheme to determine the optimum RBB by monitoring leakage currents (<abbr title="Nikhil Jayakumar">NJ</abbr>, <abbr title="Sandeep Dhar">SD</abbr>, <abbr title="Sunil P. Khatri">SPK</abbr>), pp. 43–46.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-YuanQ.html">DAC-2005-YuanQ</a> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Enhanced leakage reduction Technique by gate replacement (<abbr title="Lin Yuan">LY</abbr>, <abbr title="Gang Qu">GQ</abbr>), pp. 47–50.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-DongR.html">DAC-2005-DongR</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/megamodelling.html" title="megamodelling">#megamodelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Automated nonlinear Macromodelling of output buffers for high-speed digital applications (<abbr title="Ning Dong">ND</abbr>, <abbr title="Jaijeet S. Roychowdhury">JSR</abbr>), pp. 51–56.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-WeiD.html">DAC-2005-WeiD</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/megamodelling.html" title="megamodelling">#megamodelling</a></span></dt><dd>Systematic development of analog circuit structural macromodels through behavioral model decoupling (<abbr title="Ying Wei">YW</abbr>, <abbr title="Alex Doboli">AD</abbr>), pp. 57–62.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-DingV.html">DAC-2005-DingV</a> <span class="tag"><a href="tag/megamodelling.html" title="megamodelling">#megamodelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A combined feasibility and performance macromodel for analog circuits (<abbr title="Mengmeng Ding">MD</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 63–68.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-BacchiniMDMPSEU.html">DAC-2005-BacchiniMDMPSEU</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>ESL: building the bridge between systems to silicon (<abbr title="Francine Bacchini">FB</abbr>, <abbr title="David Maliniak">DM</abbr>, <abbr title="Terry Doherty">TD</abbr>, <abbr title="Peter McShane">PM</abbr>, <abbr title="Suhas A. Pai">SAP</abbr>, <abbr title="Sriram Sundararajan">SS</abbr>, <abbr title="Soo-Kwan Eo">SKE</abbr>, <abbr title="Pascal Urard">PU</abbr>), pp. 69–70.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2005-ChangZNV.html">DAC-2005-ChangZNV</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Parameterized block-based statistical timing analysis with non-gaussian parameters, nonlinear delay functions (<abbr title="Hongliang Chang">HC</abbr>, <abbr title="Vladimir Zolotov">VZ</abbr>, <abbr title="Sambasivan Narayan">SN</abbr>, <abbr title="Chandu Visweswariah">CV</abbr>), pp. 71–76.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-ZhanSLPNS.html">DAC-2005-ZhanSLPNS</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Correlation-aware statistical timing analysis with non-gaussian delay distributions (<abbr title="Yaping Zhan">YZ</abbr>, <abbr title="Andrzej J. Strojwas">AJS</abbr>, <abbr title="Xin Li">XL</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>, <abbr title="David Newmark">DN</abbr>, <abbr title="Mahesh Sharma">MS</abbr>), pp. 77–82.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-ZhangCHGC.html">DAC-2005-ZhangCHGC</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/polynomial.html" title="polynomial">#polynomial</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Correlation-preserved non-gaussian statistical timing analysis with quadratic timing model (<abbr title="Lizheng Zhang">LZ</abbr>, <abbr title="Weijen Chen">WC</abbr>, <abbr title="Yuhen Hu">YH</abbr>, <abbr title="John A. Gubner">JAG</abbr>, <abbr title="Charlie Chung-Ping Chen">CCPC</abbr>), pp. 83–88.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-KhandelwalS.html">DAC-2005-KhandelwalS</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>A general framework for accurate statistical timing analysis considering correlations (<abbr title="Vishal Khandelwal">VK</abbr>, <abbr title="Ankur Srivastava">AS</abbr>), pp. 89–94.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-LiK.html">DAC-2005-LiK</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Locality-conscious workload assignment for array-based computations in MPSOC architectures (<abbr title="Feihui Li">FL</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>), pp. 95–100.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-GheorghitaSBC.html">DAC-2005-GheorghitaSBC</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Automatic scenario detection for improved WCET estimation (<abbr title="Stefan Valentin Gheorghita">SVG</abbr>, <abbr title="Sander Stuijk">SS</abbr>, <abbr title="Twan Basten">TB</abbr>, <abbr title="Henk Corporaal">HC</abbr>), pp. 101–104.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-KimK.html">DAC-2005-KimK</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Memory access optimization through combined code scheduling, memory allocation, and array binding in embedded system design (<abbr title="Jungeun Kim">JK</abbr>, <abbr title="Taewhan Kim">TK</abbr>), pp. 105–110.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-JejurikarG.html">DAC-2005-JejurikarG</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Dynamic slack reclamation with procrastination scheduling in real-time embedded systems (<abbr title="Ravindra Jejurikar">RJ</abbr>, <abbr title="Rajesh K. Gupta">RKG</abbr>), pp. 111–116.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-VolkerinkM.html">DAC-2005-VolkerinkM</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Response compaction with any number of unknowns using a new LFSR architecture (<abbr title="Erik H. Volkerink">EHV</abbr>, <abbr title="Subhasish Mitra">SM</abbr>), pp. 117–122.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-XuNC.html">DAC-2005-XuNC</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Multi-frequency wrapper design and optimization for embedded cores under average power constraints (<abbr title="Qiang Xu">QX</abbr>, <abbr title="Nicola Nicolici">NN</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 123–128.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-Pomeranz.html">DAC-2005-Pomeranz</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span></dt><dd>N-detection under transparent-scan (<abbr title="Irith Pomeranz">IP</abbr>), pp. 129–134.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-YangWK.html">DAC-2005-YangWK</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Secure scan: a design-for-test architecture for crypto chips (<abbr title="Bo Yang">BY</abbr>, <abbr title="Kaijie Wu">KW</abbr>, <abbr title="Ramesh Karri">RK</abbr>), pp. 135–140.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-XuGFM.html">DAC-2005-XuGFM</a></dt><dd>A green function-based parasitic extraction method for inhomogeneous substrate layers (<abbr title="Chenggang Xu">CX</abbr>, <abbr title="Ranjit Gharpurey">RG</abbr>, <abbr title="Terri S. Fiez">TSF</abbr>, <abbr title="Kartikeya Mayaram">KM</abbr>), pp. 141–146.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-HuLWD.html">DAC-2005-HuLWD</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Analysis of full-wave conductor system impedance over substrate using novel integration techniques (<abbr title="Xin Hu">XH</abbr>, <abbr title="Jung Hoon Lee">JHL</abbr>, <abbr title="Jacob White">JW</abbr>, <abbr title="Luca Daniel">LD</abbr>), pp. 147–152.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-BeattieZDK.html">DAC-2005-BeattieZDK</a> <span class="tag"><a href="tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Spatially distributed 3D circuit models (<abbr title="Michael W. Beattie">MWB</abbr>, <abbr title="Hui Zheng">HZ</abbr>, <abbr title="Anirudh Devgan">AD</abbr>, <abbr title="Byron Krauter">BK</abbr>), pp. 153–158.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-GopeCJ.html">DAC-2005-GopeCJ</a> <span class="tag"><a href="tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>DiMES: multilevel fast direct solver based on multipole expansions for parasitic extraction of massively coupled 3D microelectronic structures (<abbr title="Dipanjan Gope">DG</abbr>, <abbr title="Indranil Chowdhury">IC</abbr>, <abbr title="Vikram Jandhyala">VJ</abbr>), pp. 159–162.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-JiangCC.html">DAC-2005-JiangCC</a> <span class="tag"><a href="tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/order.html" title="order">#order</a></span></dt><dd>ICCAP: a linear time sparse transformation and reordering algorithm for 3D BEM capacitance extraction (<abbr title="Rong Jiang">RJ</abbr>, <abbr title="Yi-Hao Chang">YHC</abbr>, <abbr title="Charlie Chung-Ping Chen">CCPC</abbr>), pp. 163–166.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-WassungZABH.html">DAC-2005-WassungZABH</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Choosing flows and methodologies for SoC design (<abbr title="Dennis Wassung">DW</abbr>, <abbr title="Yervant Zorian">YZ</abbr>, <abbr title="Magdy S. Abadir">MSA</abbr>, <abbr title="Mark Bapst">MB</abbr>, <abbr title="Colin Harris">CH</abbr>), p. 167.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2005-SherwaniMABGLRS.html">DAC-2005-SherwaniMABGLRS</a> <span class="tag"><a href="tag/exclamation.html" title="exclamation">#exclamation</a></span></dt><dd>DFM rules! (<abbr title="Naveed A. Sherwani">NAS</abbr>, <abbr title="Susan Lippincott Mack">SLM</abbr>, <abbr title="Alex Alexanian">AA</abbr>, <abbr title="Premal Buch">PB</abbr>, <abbr title="Carlo Guardiani">CG</abbr>, <abbr title="Harold Lehon">HL</abbr>, <abbr title="Peter Rabkin">PR</abbr>, <abbr title="Atul Sharan">AS</abbr>), pp. 168–169.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2005-LiQTWCH.html">DAC-2005-LiQTWCH</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Partitioning-based approach to fast on-chip decap budgeting and minimization (<abbr title="Hang Li">HL</abbr>, <abbr title="Zhenyu Qi">ZQ</abbr>, <abbr title="Sheldon X.-D. Tan">SXDT</abbr>, <abbr title="Lifeng Wu">LW</abbr>, <abbr title="Yici Cai">YC</abbr>, <abbr title="Xianlong Hong">XH</abbr>), pp. 170–175.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-LuSHZCHH.html">DAC-2005-LuSHZCHH</a> <span class="tag"><a href="tag/navigation.html" title="navigation">#navigation</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Navigating registers in placement for clock network minimization (<abbr title="Yongqiang Lu">YL</abbr>, <abbr title="Cliff C. N. Sze">CCNS</abbr>, <abbr title="Xianlong Hong">XH</abbr>, <abbr title="Qiang Zhou">QZ</abbr>, <abbr title="Yici Cai">YC</abbr>, <abbr title="Liang Huang">LH</abbr>, <abbr title="Jiang Hu">JH</abbr>), pp. 176–181.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-NiehHH.html">DAC-2005-NiehHH</a></dt><dd>Minimizing peak current via opposite-phase clock tree (<abbr title="Yow-Tyng Nieh">YTN</abbr>, <abbr title="Shih-Hsu Huang">SHH</abbr>, <abbr title="Sheng-Yu Hsu">SYH</abbr>), pp. 182–185.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-SuWKLK.html">DAC-2005-SuWKLK</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A noise-driven effective capacitance method with fast embedded noise rule calculation for functional noise analysis (<abbr title="Haihua Su">HS</abbr>, <abbr title="David Widiger">DW</abbr>, <abbr title="Chandramouli V. Kashyap">CVK</abbr>, <abbr title="Frank Liu">FL</abbr>, <abbr title="Byron Krauter">BK</abbr>), pp. 186–189.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-ZhaoZD.html">DAC-2005-ZhaoZD</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/robust.html" title="robust">#robust</a></span></dt><dd>Constraint-aware robustness insertion for optimal noise-tolerance enhancement in VLSI circuits (<abbr title="Chong Zhao">CZ</abbr>, <abbr title="Yi Zhao">YZ</abbr>, <abbr title="Sujit Dey">SD</abbr>), pp. 190–195.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-MukherjeeMM.html">DAC-2005-MukherjeeMM</a> <span class="tag"><a href="tag/resource%20management.html" title="resource management">#resource management</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Temperature-aware resource allocation and binding in high-level synthesis (<abbr title="Rajarshi Mukherjee">RM</abbr>, <abbr title="Seda Ogrenci Memik">SOM</abbr>, <abbr title="Gokhan Memik">GM</abbr>), pp. 196–201.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-TangZB.html">DAC-2005-TangZB</a> <span class="tag"><a href="tag/library.html" title="library">#library</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Leakage power optimization with dual-Vth library in high-level synthesis (<abbr title="Xiaoyong Tang">XT</abbr>, <abbr title="Hai Zhou">HZ</abbr>, <abbr title="Prithviraj Banerjee">PB</abbr>), pp. 202–207.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-GuWDZ.html">DAC-2005-GuWDZ</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="tag/physics.html" title="physics">#physics</a></span></dt><dd>Incremental exploration of the combined physical and behavioral design space (<abbr title="Zhenyu (Peter) Gu">Z(G</abbr>, <abbr title="Jia Wang">JW</abbr>, <abbr title="Robert P. Dick">RPD</abbr>, <abbr title="Hai Zhou">HZ</abbr>), pp. 208–213.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-SaneeiAN.html">DAC-2005-SaneeiAN</a> <span class="tag"><a href="tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Sign bit reduction encoding for low power applications (<abbr title="Mohsen Saneei">MS</abbr>, <abbr title="Ali Afzali-Kusha">AAK</abbr>, <abbr title="Zainalabedin Navabi">ZN</abbr>), pp. 214–217.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-NieKT.html">DAC-2005-NieKT</a> <span class="tag"><a href="tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>A watermarking system for IP protection by a post layout incremental router (<abbr title="Tingyuan Nie">TN</abbr>, <abbr title="Tomoo Kisaka">TK</abbr>, <abbr title="Masahiko Toyonaga">MT</abbr>), pp. 218–221.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-TiriHHLYSV.html">DAC-2005-TiriHHLYSV</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/encryption.html" title="encryption">#encryption</a></span></dt><dd>A side-channel leakage free coprocessor IC in 0.18µm CMOS for embedded AES-based cryptographic and biometric processing (<abbr title="Kris Tiri">KT</abbr>, <abbr title="David D. Hwang">DDH</abbr>, <abbr title="Alireza Hodjat">AH</abbr>, <abbr title="Bo-Cheng Lai">BCL</abbr>, <abbr title="Shenglin Yang">SY</abbr>, <abbr title="Patrick Schaumont">PS</abbr>, <abbr title="Ingrid Verbauwhede">IV</abbr>), pp. 222–227.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-TiriV.html">DAC-2005-TiriV</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Simulation models for side-channel information leaks (<abbr title="Kris Tiri">KT</abbr>, <abbr title="Ingrid Verbauwhede">IV</abbr>), pp. 228–233.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-ChoM.html">DAC-2005-ChoM</a> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/pattern%20matching.html" title="pattern matching">#pattern matching</a></span> <span class="tag"><a href="tag/security.html" title="security">#security</a></span></dt><dd>A pattern matching coprocessor for network security (<abbr title="Young H. Cho">YHC</abbr>, <abbr title="William H. Mangione-Smith">WHMS</abbr>), pp. 234–239.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-Balderas-ContrerasC.html">DAC-2005-Balderas-ContrerasC</a> <span class="tag"><a href="tag/encryption.html" title="encryption">#encryption</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>High performance encryption cores for 3G networks (<abbr title="Tomás Balderas-Contreras">TBC</abbr>, <abbr title="René Cumplido">RC</abbr>), pp. 240–243.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-GuptaRRJ.html">DAC-2005-GuptaRRJ</a> <span class="tag"><a href="tag/authentication.html" title="authentication">#authentication</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient fingerprint-based user authentication for embedded systems (<abbr title="Pallav Gupta">PG</abbr>, <abbr title="Srivaths Ravi">SR</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 244–247.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-LiuCO.html">DAC-2005-LiuCO</a> <span class="tag"><a href="tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Approximate VCCs: a new characterization of multimedia workloads for system-level MpSoC design (<abbr title="Yanhong Liu">YL</abbr>, <abbr title="Samarjit Chakraborty">SC</abbr>, <abbr title="Wei Tsang Ooi">WTO</abbr>), pp. 248–253.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-SauerGS.html">DAC-2005-SauerGS</a> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/platform.html" title="platform">#platform</a></span></dt><dd>Modular domain-specific implementation and exploration framework for embedded software platforms (<abbr title="Christian Sauer">CS</abbr>, <abbr title="Matthias Gries">MG</abbr>, <abbr title="Sören Sonntag">SS</abbr>), pp. 254–259.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-ChenDHSW.html">DAC-2005-ChenDHSW</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Simulation based deadlock analysis for system level designs (<abbr title="Xi Chen">XC</abbr>, <abbr title="Abhijit Davare">AD</abbr>, <abbr title="Harry Hsieh">HH</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>, <abbr title="Yosinori Watanabe">YW</abbr>), pp. 260–265.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-ManolacheEP.html">DAC-2005-ManolacheEP</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/latency.html" title="latency">#latency</a></span></dt><dd>Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC (<abbr title="Sorin Manolache">SM</abbr>, <abbr title="Petru Eles">PE</abbr>, <abbr title="Zebo Peng">ZP</abbr>), pp. 266–269.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-ZykovMJVS.html">DAC-2005-ZykovMJVS</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/trade-off.html" title="trade-off">#trade-off</a></span></dt><dd>High performance computing on fault-prone nanotechnologies: novel microarchitecture techniques exploiting reliability-delay trade-offs (<abbr title="Andrey V. Zykov">AVZ</abbr>, <abbr title="Elias Mizan">EM</abbr>, <abbr title="Margarida F. Jacome">MFJ</abbr>, <abbr title="Gustavo de Veciana">GdV</abbr>, <abbr title="Ajay Subramanian">AS</abbr>), pp. 270–273.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-MokhoffZRNPK.html">DAC-2005-MokhoffZRNPK</a> <span class="tag"><a href="tag/how.html" title="how">#how</a></span></dt><dd>How to determine the necessity for emerging solutions (<abbr title="Nic Mokhoff">NM</abbr>, <abbr title="Yervant Zorian">YZ</abbr>, <abbr title="Kamalesh N. Ruparel">KNR</abbr>, <abbr title="Hao Nham">HN</abbr>, <abbr title="Francesco Pessolano">FP</abbr>, <abbr title="Kee Sup Kim">KSK</abbr>), pp. 274–275.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2005-ChinneryK.html">DAC-2005-ChinneryK</a> <span class="tag"><a href="tag/perspective.html" title="perspective">#perspective</a></span></dt><dd>Closing the power gap between ASIC and custom: an ASIC perspective (<abbr title="David G. Chinnery">DGC</abbr>, <abbr title="Kurt Keutzer">KK</abbr>), pp. 275–280.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-ChangD.html">DAC-2005-ChangD</a> <span class="tag"><a href="tag/perspective.html" title="perspective">#perspective</a></span></dt><dd>Explaining the gap between ASIC and custom power: a custom perspective (<abbr title="Andrew Chang">AC</abbr>, <abbr title="William J. Dally">WJD</abbr>), pp. 281–284.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-PuriSB.html">DAC-2005-PuriSB</a></dt><dd>Keeping hot chips cool (<abbr title="Ruchir Puri">RP</abbr>, <abbr title="Leon Stok">LS</abbr>, <abbr title="Subhrajit Bhattacharya">SB</abbr>), pp. 285–288.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-NandraDMDHLSA.html">DAC-2005-NandraDMDHLSA</a></dt><dd>Interconnects are moving from MHz→GHz should you be afraid?: or... “my giga hertz, does yours?” (<abbr title="Navraj Nandra">NN</abbr>, <abbr title="Phil Dworsky">PD</abbr>, <abbr title="Rick Merritt">RM</abbr>, <abbr title="John F. D'Ambrosia">JFD</abbr>, <abbr title="Adam Healey">AH</abbr>, <abbr title="Boris Litinsky">BL</abbr>, <abbr title="John Stonick">JS</abbr>, <abbr title="Joe Abler">JA</abbr>), pp. 289–290.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2005-ChenardCZP.html">DAC-2005-ChenardCZP</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Design methodology for wireless nodes with printed antennas (<abbr title="Jean-Samuel Chenard">JSC</abbr>, <abbr title="Chun Yiu Chu">CYC</abbr>, <abbr title="Zeljko Zilic">ZZ</abbr>, <abbr title="Milica Popovic">MP</abbr>), pp. 291–296.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-MengBISLK.html">DAC-2005-MengBISLK</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>MP core: algorithm and design techniques for efficient channel estimation in wireless applications (<abbr title="Yan Meng">YM</abbr>, <abbr title="Andrew P. Brown">APB</abbr>, <abbr title="Ronald A. Iltis">RAI</abbr>, <abbr title="Timothy Sherwood">TS</abbr>, <abbr title="Hua Lee">HL</abbr>, <abbr title="Ryan Kastner">RK</abbr>), pp. 297–302.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-EberleBPC.html">DAC-2005-EberleBPC</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span></dt><dd>From myth to methodology: cross-layer design for energy-efficient wireless communication (<abbr title="Wolfgang Eberle">WE</abbr>, <abbr title="Bruno Bougard">BB</abbr>, <abbr title="Sofie Pollin">SP</abbr>, <abbr title="Francky Catthoor">FC</abbr>), pp. 303–308.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-ManiDO.html">DAC-2005-ManiDO</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>An efficient algorithm for statistical minimization of total power under timing yield constraints (<abbr title="Murari Mani">MM</abbr>, <abbr title="Anirudh Devgan">AD</abbr>, <abbr title="Michael Orshansky">MO</abbr>), pp. 309–314.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-SinghNLS.html">DAC-2005-SinghNLS</a> <span class="tag"><a href="tag/geometry.html" title="geometry">#geometry</a></span> <span class="tag"><a href="tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="tag/robust.html" title="robust">#robust</a></span></dt><dd>Robust gate sizing by geometric programming (<abbr title="Jaskirat Singh">JS</abbr>, <abbr title="Vidyasagar Nookala">VN</abbr>, <abbr title="Zhi-Quan Luo">ZQL</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 315–320.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-AgarwalCBZ.html">DAC-2005-AgarwalCBZ</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Circuit optimization using statistical static timing analysis (<abbr title="Aseem Agarwal">AA</abbr>, <abbr title="Kaviraj Chopra">KC</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Vladimir Zolotov">VZ</abbr>), pp. 321–324.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-SuC.html">DAC-2005-SuC</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>An exact jumper insertion algorithm for antenna effect avoidance/fixing (<abbr title="Bor-Yiing Su">BYS</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>), pp. 325–328.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-KaruriFKLAM.html">DAC-2005-KaruriFKLAM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="tag/profiling.html" title="profiling">#profiling</a></span> <span class="tag"><a href="tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Fine-grained application source code profiling for ASIP design (<abbr title="Kingshuk Karuri">KK</abbr>, <abbr title="Mohammad Abdullah Al Faruque">MAAF</abbr>, <abbr title="Stefan Kraemer">SK</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Gerd Ascheid">GA</abbr>, <abbr title="Heinrich Meyr">HM</abbr>), pp. 329–334.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-BanerjeeBD.html">DAC-2005-BanerjeeBD</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>Physically-aware HW-SW partitioning for reconfigurable architectures with partial dynamic reconfiguration (<abbr title="Sudarshan Banerjee">SB</abbr>, <abbr title="Elaheh Bozorgzadeh">EB</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>), pp. 335–340.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-KimK05a.html">DAC-2005-KimK05a</a> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/reuse.html" title="reuse">#reuse</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Performance simulation modeling for fast evaluation of pipelined scalar processor by evaluation reuse (<abbr title="Ho Young Kim">HYK</abbr>, <abbr title="Tag Gon Kim">TGK</abbr>), pp. 341–344.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-KimYH.html">DAC-2005-KimYH</a> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Trace-driven HW/SW cosimulation using virtual synchronization technique (<abbr title="Dohyung Kim">DK</abbr>, <abbr title="Youngmin Yi">YY</abbr>, <abbr title="Soonhoi Ha">SH</abbr>), pp. 345–348.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-NassifZMMPV.html">DAC-2005-NassifZMMPV</a> <span class="tag"><a href="tag/exclamation.html" title="exclamation">#exclamation</a></span> <span class="tag"><a href="tag/what.html" title="what">#what</a></span></dt><dd>The Titanic: what went wrong! (<abbr title="Sani R. Nassif">SRN</abbr>, <abbr title="Paul S. Zuchowski">PSZ</abbr>, <abbr title="Claude Moughanni">CM</abbr>, <abbr title="Mohamed Moosa">MM</abbr>, <abbr title="Stephen D. Posluszny">SDP</abbr>, <abbr title="Ward Vercruysse">WV</abbr>), pp. 349–350.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2005-BacchiniRCLLRW.html">DAC-2005-BacchiniRCLLRW</a> <span class="tag"><a href="tag/platform.html" title="platform">#platform</a></span></dt><dd>Wireless platforms: GOPS for cents and MilliWatts (<abbr title="Francine Bacchini">FB</abbr>, <abbr title="Jan M. Rabaey">JMR</abbr>, <abbr title="Allan Cox">AC</abbr>, <abbr title="Frank Lane">FL</abbr>, <abbr title="Rudy Lauwereins">RL</abbr>, <abbr title="Ulrich Ramacher">UR</abbr>, <abbr title="David Witt">DW</abbr>), pp. 351–352.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2005-KheterpalRHMTSP.html">DAC-2005-KheterpalRHMTSP</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Design methodology for IC manufacturability based on regular logic-bricks (<abbr title="V. Kheterpal">VK</abbr>, <abbr title="Vyacheslav Rovner">VR</abbr>, <abbr title="T. G. Hersan">TGH</abbr>, <abbr title="D. Motiani">DM</abbr>, <abbr title="Y. Takegawa">YT</abbr>, <abbr title="Andrzej J. Strojwas">AJS</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 353–358.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-YangCS.html">DAC-2005-YangCS</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Advanced timing analysis based on post-OPC extraction of critical dimensions (<abbr title="Jie Yang">JY</abbr>, <abbr title="Luigi Capodieci">LC</abbr>, <abbr title="Dennis Sylvester">DS</abbr>), pp. 359–364.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-GuptaKKS.html">DAC-2005-GuptaKKS</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Advanced Timing Analysis Based on Post-OPC Extraction of Critical Dimensions (<abbr title="Puneet Gupta">PG</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Youngmin Kim">YK</abbr>, <abbr title="Dennis Sylvester">DS</abbr>), pp. 365–368.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-MitraYP.html">DAC-2005-MitraYP</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>RADAR: RET-aware detailed routing using fast lithography simulations (<abbr title="Joydeep Mitra">JM</abbr>, <abbr title="Peng Yu">PY</abbr>, <abbr title="David Zhigang Pan">DZP</abbr>), pp. 369–372.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-SasaoM.html">DAC-2005-SasaoM</a> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span></dt><dd>BDD representation for incompletely specifiedvmultiple-output logic functions and its applications to functional decomposition (<abbr title="Tsutomu Sasao">TS</abbr>, <abbr title="Munehiro Matsuura">MM</abbr>), pp. 373–378.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-AbdollahiP.html">DAC-2005-AbdollahiP</a> <span class="tag"><a href="tag/canonical.html" title="canonical">#canonical</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A new canonical form for fast boolean matching in logic synthesis and verification (<abbr title="Afshin Abdollahi">AA</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 379–384.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-LiSB.html">DAC-2005-LiSB</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>Effective bounding techniques for solving unate and binate covering problems (<abbr title="Xiao Yu Li">XYL</abbr>, <abbr title="Matthias F. M. Stallmann">MFMS</abbr>, <abbr title="Franc Brglez">FB</abbr>), pp. 385–390.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-WanR.html">DAC-2005-WanR</a> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Operator-based model-order reduction of linear periodically time-varying systems (<abbr title="Yayun Wan">YW</abbr>, <abbr title="Jaijeet S. Roychowdhury">JSR</abbr>), pp. 391–396.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-Vasudevan.html">DAC-2005-Vasudevan</a> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Simulation of the effects of timing jitter in track-and-hold and sample-and-hold circuits (<abbr title="V. Vasudevan">VV</abbr>), pp. 397–402.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-TiwaryR.html">DAC-2005-TiwaryR</a> <span class="tag"><a href="tag/megamodelling.html" title="megamodelling">#megamodelling</a></span> <span class="tag"><a href="tag/on-demand.html" title="on-demand">#on-demand</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Scalable trajectory methods for on-demand analog macromodel extraction (<abbr title="Saurabh K. Tiwary">SKT</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>), pp. 403–408.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-KrenikB.html">DAC-2005-KrenikB</a> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Cognitive radio techniques for wide area networks (<abbr title="William Krenik">WK</abbr>, <abbr title="Anuj Batra">AB</abbr>), pp. 409–412.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-GilbertCS.html">DAC-2005-GilbertCS</a> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>MIMO technology for advanced wireless local area networks (<abbr title="Jeffrey M. Gilbert">JMG</abbr>, <abbr title="Won-Joon Choi">WJC</abbr>, <abbr title="Qinfang Sun">QS</abbr>), pp. 413–415.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DAC-2005-Nguyen.html">DAC-2005-Nguyen</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>RF MEMS in wireless architectures (<abbr title="Clark T.-C. Nguyen">CTCN</abbr>), pp. 416–420.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-2005-MetzgenN.html">DAC-2005-MetzgenN</a> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Multiplexer restructuring for FPGA implementation cost reduction (<abbr title="Paul Metzgen">PM</abbr>, <abbr title="Dominic Nancekievill">DN</abbr>), pp. 421–426.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-LingSB.html">DAC-2005-LingSB</a> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span></dt><dd>FPGA technology mapping: a study of optimality (<abbr title="Andrew C. Ling">ACL</abbr>, <abbr title="Deshanand P. Singh">DPS</abbr>, <abbr title="Stephen Dean Brown">SDB</abbr>), pp. 427–432.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-SinghMB.html">DAC-2005-SinghMB</a> <span class="tag"><a href="tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Incremental retiming for FPGA physical synthesis (<abbr title="Deshanand P. Singh">DPS</abbr>, <abbr title="Valavan Manohararajah">VM</abbr>, <abbr title="Stephen Dean Brown">SDB</abbr>), pp. 433–438.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-EguroHS.html">DAC-2005-EguroHS</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Architecture-adaptive range limit windowing for simulated annealing FPGA placement (<abbr title="Kenneth Eguro">KE</abbr>, <abbr title="Scott Hauck">SH</abbr>, <abbr title="Akshay Sharma">AS</abbr>), pp. 439–444.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-JainKSC.html">DAC-2005-JainKSC</a> <span class="tag"><a href="tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="tag/refinement.html" title="refinement">#refinement</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span> <span class="tag"><a href="tag/word.html" title="word">#word</a></span></dt><dd>Word level predicate abstraction and refinement for verifying RTL verilog (<abbr title="Himanshu Jain">HJ</abbr>, <abbr title="Daniel Kröning">DK</abbr>, <abbr title="Natasha Sharygina">NS</abbr>, <abbr title="Edmund M. Clarke">EMC</abbr>), pp. 445–450.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-ParthasarathyICB.html">DAC-2005-ParthasarathyICB</a> <span class="tag"><a href="tag/learning.html" title="learning">#learning</a></span></dt><dd>Structural search for RTL with predicate learning (<abbr title="Ganapathy Parthasarathy">GP</abbr>, <abbr title="Madhu K. Iyer">MKI</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Forrest Brewer">FB</abbr>), pp. 451–456.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-WedlerSK.html">DAC-2005-WedlerSK</a> <span class="tag"><a href="tag/normalisation.html" title="normalisation">#normalisation</a></span></dt><dd>Normalization at the arithmetic bit level (<abbr title="Markus Wedler">MW</abbr>, <abbr title="Dominik Stoffel">DS</abbr>, <abbr title="Wolfgang Kunz">WK</abbr>), pp. 457–462.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-MonyBPK.html">DAC-2005-MonyBPK</a> <span class="tag"><a href="tag/proving.html" title="proving">#proving</a></span></dt><dd>Exploiting suspected redundancy without proving it (<abbr title="Hari Mony">HM</abbr>, <abbr title="Jason Baumgartner">JB</abbr>, <abbr title="Viresh Paruthi">VP</abbr>, <abbr title="Robert Kanzelman">RK</abbr>), pp. 463–466.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-SahooJIDE.html">DAC-2005-SahooJIDE</a> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/reachability.html" title="reachability">#reachability</a></span> <span class="tag"><a href="tag/thread.html" title="thread">#thread</a></span></dt><dd>Multi-threaded reachability (<abbr title="Debashis Sahoo">DS</abbr>, <abbr title="Jawahar Jain">JJ</abbr>, <abbr title="Subramanian K. Iyer">SKI</abbr>, <abbr title="David L. Dill">DLD</abbr>, <abbr title="E. Allen Emerson">EAE</abbr>), pp. 467–470.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-NordinMHP.html">DAC-2005-NordinMHP</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/fourier.html" title="fourier">#fourier</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>Automatic generation of customized discrete fourier transform IPs (<abbr title="Grace Nordin">GN</abbr>, <abbr title="Peter A. Milder">PAM</abbr>, <abbr title="James C. Hoe">JCH</abbr>, <abbr title="Markus Püschel">MP</abbr>), pp. 471–474.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-HuangNL.html">DAC-2005-HuangNL</a> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Race-condition-aware clock skew scheduling (<abbr title="Shih-Hsu Huang">SHH</abbr>, <abbr title="Yow-Tyng Nieh">YTN</abbr>, <abbr title="Feng-Pin Lu">FPL</abbr>), pp. 475–478.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-BhuniaBCMR.html">DAC-2005-BhuniaBCMR</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>A novel synthesis approach for active leakage power reduction using dynamic supply gating (<abbr title="Swarup Bhunia">SB</abbr>, <abbr title="Nilanjan Banerjee">NB</abbr>, <abbr title="Qikai Chen">QC</abbr>, <abbr title="Hamid Mahmoodi-Meimand">HMM</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 479–484.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-NepalBMPZ.html">DAC-2005-NepalBMPZ</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span></dt><dd>Designing logic circuits for probabilistic computation in the presence of noise (<abbr title="Kundan Nepal">KN</abbr>, <abbr title="R. Iris Bahar">RIB</abbr>, <abbr title="Joseph L. Mundy">JLM</abbr>, <abbr title="William R. Patterson">WRP</abbr>, <abbr title="Alexander Zaslavsky">AZ</abbr>), pp. 485–490.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-McGeeN.html">DAC-2005-McGeeN</a> <span class="tag"><a href="tag/classification.html" title="classification">#classification</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>A lattice-based framework for the classification and design of asynchronous pipelines (<abbr title="Peggy B. McGee">PBM</abbr>, <abbr title="Steven M. Nowick">SMN</abbr>), pp. 491–496.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-TamH.html">DAC-2005-TamH</a></dt><dd>Power optimal dual-Vdd buffered tree considering buffer stations and blockages (<abbr title="King Ho Tam">KHT</abbr>, <abbr title="Lei He">LH</abbr>), pp. 497–502.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-GoplenSS.html">DAC-2005-GoplenSS</a></dt><dd>Net weighting to reduce repeater counts during placement (<abbr title="Brent Goplen">BG</abbr>, <abbr title="Prashant Saxena">PS</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 503–508.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-SzeAHS.html">DAC-2005-SzeAHS</a></dt><dd>Path based buffer insertion (<abbr title="Cliff C. N. Sze">CCNS</abbr>, <abbr title="Charles J. Alpert">CJA</abbr>, <abbr title="Jiang Hu">JH</abbr>, <abbr title="Weiping Shi">WS</abbr>), pp. 509–514.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-RenPAV.html">DAC-2005-RenPAV</a> <span class="tag"><a href="tag/migration.html" title="migration">#migration</a></span></dt><dd>Diffusion-based placement migration (<abbr title="Haoxing Ren">HR</abbr>, <abbr title="David Zhigang Pan">DZP</abbr>, <abbr title="Charles J. Alpert">CJA</abbr>, <abbr title="Paul Villarrubia">PV</abbr>), pp. 515–520.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-BacchiniMFBNMD.html">DAC-2005-BacchiniMFBNMD</a> <span class="tag"><a href="tag/question.html" title="question">#question</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Is methodology the highway out of verification hell? (<abbr title="Francine Bacchini">FB</abbr>, <abbr title="Gabe Moretti">GM</abbr>, <abbr title="Harry Foster">HF</abbr>, <abbr title="Janick Bergeron">JB</abbr>, <abbr title="Masayuki Nakamura">MN</abbr>, <abbr title="Shrenik Mehta">SM</abbr>, <abbr title="Laurent Ducousso">LD</abbr>), pp. 521–522.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2005-ChangS.html">DAC-2005-ChangS</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>Full-chip analysis of leakage power under process variations, including spatial correlations (<abbr title="Hongliang Chang">HC</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 523–528.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-AziziKDN.html">DAC-2005-AziziKDN</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Variations-aware low-power design with voltage scaling (<abbr title="Navid Azizi">NA</abbr>, <abbr title="Muhammad M. Khellah">MMK</abbr>, <abbr title="Vivek De">VD</abbr>, <abbr title="Farid N. Najm">FNN</abbr>), pp. 529–534.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-SrivastavaSASBD.html">DAC-2005-SrivastavaSASBD</a> <span class="tag"><a href="tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Accurate and efficient gate-level parametric yield estimation considering correlated variations in leakage power and performance (<abbr title="Ashish Srivastava">AS</abbr>, <abbr title="Saumil Shah">SS</abbr>, <abbr title="Kanak Agarwal">KA</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Stephen W. Director">SWD</abbr>), pp. 535–540.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-BhardwajV.html">DAC-2005-BhardwajV</a> <span class="tag"><a href="tag/random.html" title="random">#random</a></span></dt><dd>Leakage minimization of nano-scale circuits in the presence of systematic and random variations (<abbr title="Sarvesh Bhardwaj">SB</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>), pp. 541–546.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-UrardPGMLYG.html">DAC-2005-UrardPGMLYG</a></dt><dd>A 135Mbps DVB-S2 compliant codec based on 64800-bit LDPC and BCH codes (ISSCC paper 24.3) (<abbr title="Pascal Urard">PU</abbr>, <abbr title="L. Paumier">LP</abbr>, <abbr title="P. Georgelin">PG</abbr>, <abbr title="T. Michel">TM</abbr>, <abbr title="V. Lebars">VL</abbr>, <abbr title="E. Yeo">EY</abbr>, <abbr title="B. Gupta">BG</abbr>), pp. 547–548.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2005-RoyannezMDWSBBCSDSPRK.html">DAC-2005-RoyannezMDWSBBCSDSPRK</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/platform.html" title="platform">#platform</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>A design platform for 90-nm leakage reduction techniques (<abbr title="Philippe Royannez">PR</abbr>, <abbr title="Hugh Mair">HM</abbr>, <abbr title="Franck Dahan">FD</abbr>, <abbr title="Mike Wagner">MW</abbr>, <abbr title="Mark Streeter">MS</abbr>, <abbr title="Laurent Bouetel">LB</abbr>, <abbr title="Joel Blasquez">JB</abbr>, <abbr title="H. Clasen">HC</abbr>, <abbr title="G. Semino">GS</abbr>, <abbr title="Julie Dong">JD</abbr>, <abbr title="D. Scott">DS</abbr>, <abbr title="B. Pitts">BP</abbr>, <abbr title="Claudine Raibaut">CR</abbr>, <abbr title="Uming Ko">UK</abbr>), pp. 549–550.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2005-NatarajanKH.html">DAC-2005-NatarajanKH</a></dt><dd>A 24 GHz phased-array transmitter in 0.18µm CMOS (<abbr title="Arun Natarajan">AN</abbr>, <abbr title="Abbas Komijani">AK</abbr>, <abbr title="Ali Hajimiri">AH</abbr>), pp. 551–552.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2005-SuhKL.html">DAC-2005-SuhKL</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Cache coherence support for non-shared bus architecture on heterogeneous MPSoCs (<abbr title="Taeweon Suh">TS</abbr>, <abbr title="Daehyun Kim">DK</abbr>, <abbr title="Hsien-Hsin S. Lee">HHSL</abbr>), pp. 553–558.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-KimPTVD.html">DAC-2005-KimPTVD</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/latency.html" title="latency">#latency</a></span></dt><dd>A low latency router supporting adaptivity for on-chip interconnects (<abbr title="Jongman Kim">JK</abbr>, <abbr title="Dongkook Park">DP</abbr>, <abbr title="Theo Theocharides">TT</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Chita R. Das">CRD</abbr>), pp. 559–564.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-PasrichaDBB.html">DAC-2005-PasrichaDBB</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Floorplan-aware automated synthesis of bus-based communication architectures (<abbr title="Sudeep Pasricha">SP</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>, <abbr title="Elaheh Bozorgzadeh">EB</abbr>, <abbr title="Mohamed Ben-Romdhane">MBR</abbr>), pp. 565–570.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-SekarLRD.html">DAC-2005-SekarLRD</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>FLEXBUS: a high-performance system-on-chip communication architecture with a dynamically configurable topology (<abbr title="Krishna Sekar">KS</abbr>, <abbr title="Kanishka Lahiri">KL</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Sujit Dey">SD</abbr>), pp. 571–574.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-HeitheckerE.html">DAC-2005-HeitheckerE</a> <span class="tag"><a href="tag/requirements.html" title="requirements">#requirements</a></span></dt><dd>Traffic shaping for an FPGA based SDRAM controller with complex QoS requirements (<abbr title="Sven Heithecker">SH</abbr>, <abbr title="Rolf Ernst">RE</abbr>), pp. 575–578.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-NookalaCLS.html">DAC-2005-NookalaCLS</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Microarchitecture-aware floorplanning using a statistical design of experiments approach (<abbr title="Vidyasagar Nookala">VN</abbr>, <abbr title="Ying Chen">YC</abbr>, <abbr title="David J. Lilja">DJL</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 579–584.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-XiuR.html">DAC-2005-XiuR</a></dt><dd>Timing-driven placement by grid-warping (<abbr title="Zhong Xiu">ZX</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>), pp. 585–591.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-2005-BrennerS.html">DAC-2005-BrennerS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Faster and better global placement by a new transportation algorithm (<abbr title="Ulrich Brenner">UB</abbr>, <abbr title="Markus Struzyna">MS</abbr>), pp. 591–596.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-HoCCC.html">DAC-2005-HoCCC</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Multilevel full-chip routing for the X-based architecture (<abbr title="Tsung-Yi Ho">TYH</abbr>, <abbr title="Chen-Feng Chang">CFC</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>, <abbr title="Sao-Jie Chen">SJC</abbr>), pp. 597–602.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-Magee.html">DAC-2005-Magee</a> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/matlab.html" title="matlab">#matlab</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Matlab extensions for the development, testing and verification of real-time DSP software (<abbr title="David P. Magee">DPM</abbr>), pp. 603–606.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-BhattM.html">DAC-2005-BhattM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/matlab.html" title="matlab">#matlab</a></span></dt><dd>Matlab as a development environment for FPGA design (<abbr title="Tejas M. Bhatt">TMB</abbr>, <abbr title="Dennis McCain">DM</abbr>), pp. 607–610.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-FoxCMHHJKYZ.html">DAC-2005-FoxCMHHJKYZ</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>Should our power approach be current? (<abbr title="Tim Fox">TF</abbr>, <abbr title="Lou Covey">LC</abbr>, <abbr title="Susan Mack">SM</abbr>, <abbr title="David Heacock">DH</abbr>, <abbr title="Ed P. Huijbregts">EPH</abbr>, <abbr title="Vess Johnson">VJ</abbr>, <abbr title="Avner Kornfeld">AK</abbr>, <abbr title="Andrew Yang">AY</abbr>, <abbr title="Paul S. Zuchowski">PSZ</abbr>), p. 611.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2005-IranliP.html">DAC-2005-IranliP</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>DTM: dynamic tone mapping for backlight scaling (<abbr title="Ali Iranli">AI</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 612–617.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-LiC.html">DAC-2005-LiC</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Application/architecture power co-optimization for embedded systems powered by renewable sources (<abbr title="Dexin Li">DL</abbr>, <abbr title="Pai H. Chou">PHC</abbr>), pp. 618–623.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-YanZJ.html">DAC-2005-YanZJ</a> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>User-perceived latency driven voltage scaling for interactive applications (<abbr title="Le Yan">LY</abbr>, <abbr title="Lin Zhong">LZ</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 624–627.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-ZhuoC.html">DAC-2005-ZhuoC</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>System-level energy-efficient dynamic task scheduling (<abbr title="Jianli Zhuo">JZ</abbr>, <abbr title="Chaitali Chakrabarti">CC</abbr>), pp. 628–631.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-XuHLNBP.html">DAC-2005-XuHLNBP</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/robust.html" title="robust">#robust</a></span></dt><dd>OPERA: optimization with ellipsoidal uncertainty for robust analog IC design (<abbr title="Yang Xu">YX</abbr>, <abbr title="Kan-Lin Hsiung">KLH</abbr>, <abbr title="Xin Li">XL</abbr>, <abbr title="Ivan Nausieda">IN</abbr>, <abbr title="Stephen P. Boyd">SPB</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 632–637.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-RenG.html">DAC-2005-RenG</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A unified optimization framework for equalization filter synthesis (<abbr title="Jihong Ren">JR</abbr>, <abbr title="Mark R. Greenstreet">MRG</abbr>), pp. 638–643.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-BhattacharyaJS.html">DAC-2005-BhattacharyaJS</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Template-driven parasitic-aware optimization of analog integrated circuit layouts (<abbr title="Sambuddha Bhattacharya">SB</abbr>, <abbr title="Nuttorn Jangkrajarng">NJ</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 644–647.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-NieuwoudtM.html">DAC-2005-NieuwoudtM</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Multi-level approach for integrated spiral inductor optimization (<abbr title="Arthur Nieuwoudt">AN</abbr>, <abbr title="Yehia Massoud">YM</abbr>), pp. 648–651.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-AminMKDCHI.html">DAC-2005-AminMKDCHI</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/how.html" title="how">#how</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical static timing analysis: how simple can we get? (<abbr title="Chirayu S. Amin">CSA</abbr>, <abbr title="Noel Menezes">NM</abbr>, <abbr title="Kip Killpack">KK</abbr>, <abbr title="Florentin Dartu">FD</abbr>, <abbr title="Umakanta Choudhury">UC</abbr>, <abbr title="Nagib Hakim">NH</abbr>, <abbr title="Yehea I. Ismail">YII</abbr>), pp. 652–657.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-CaoC.html">DAC-2005-CaoC</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="tag/towards.html" title="towards">#towards</a></span> <span class="tag"><a href="tag/variability.html" title="variability">#variability</a></span></dt><dd>Mapping statistical process variations toward circuit performance variability: an analytical modeling approach (<abbr title="Yu Cao">YC</abbr>, <abbr title="Lawrence T. Clark">LTC</abbr>), pp. 658–663.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-Li.html">DAC-2005-Li</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/grid.html" title="grid">#grid</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Power grid simulation via efficient sampling-based sensitivity analysis and hierarchical symbolic relaxation (<abbr title="Peng Li">PL</abbr>), pp. 664–669.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-WolfsthalG.html">DAC-2005-WolfsthalG</a> <span class="tag"><a href="tag/question.html" title="question">#question</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal verification: is it real enough? (<abbr title="Yaron Wolfsthal">YW</abbr>, <abbr title="Rebecca M. Gott">RMG</abbr>), pp. 670–671.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2005-Rossi.html">DAC-2005-Rossi</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Can we really do without the support of formal methods in the verification of large designs? (<abbr title="Umberto Rossi">UR</abbr>), pp. 672–673.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2005-Chatterjee.html">DAC-2005-Chatterjee</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Streamline verification process with formal property verification to meet highly compressed design cycle (<abbr title="Prosenjit Chatterjee">PC</abbr>), pp. 674–677.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-AhmadM.html">DAC-2005-AhmadM</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>TCAM enabled on-chip logic minimization (<abbr title="Seraj Ahmad">SA</abbr>, <abbr title="Rabi N. Mahapatra">RNM</abbr>), pp. 678–683.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-NedevschiPB.html">DAC-2005-NedevschiPB</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/low%20cost.html" title="low cost">#low cost</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/recognition.html" title="recognition">#recognition</a></span> <span class="tag"><a href="tag/speech.html" title="speech">#speech</a></span> <span class="tag"><a href="tag/user%20interface.html" title="user interface">#user interface</a></span></dt><dd>Hardware speech recognition for user interfaces in low cost, low power devices (<abbr title="Sergiu Nedevschi">SN</abbr>, <abbr title="Rabin K. Patra">RKP</abbr>, <abbr title="Eric A. Brewer">EAB</abbr>), pp. 684–689.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-ChenK.html">DAC-2005-ChenK</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/java.html" title="java">#java</a></span> <span class="tag"><a href="tag/reliability.html" title="reliability">#reliability</a></span> <span class="tag"><a href="tag/virtual%20machine.html" title="virtual machine">#virtual machine</a></span></dt><dd>Improving java virtual machine reliability for memory-constrained embedded systems (<abbr title="Guangyu Chen">GC</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>), pp. 690–695.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-Goldfeder.html">DAC-2005-Goldfeder</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Frequency-based code placement for embedded multiprocessors (<abbr title="Corey Goldfeder">CG</abbr>), pp. 696–699.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-CoburnRR.html">DAC-2005-CoburnRR</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/paradigm.html" title="paradigm">#paradigm</a></span></dt><dd>Power emulation: a new paradigm for power estimation (<abbr title="Joel Coburn">JC</abbr>, <abbr title="Srivaths Ravi">SR</abbr>, <abbr title="Anand Raghunathan">AR</abbr>), pp. 700–705.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-WeiR.html">DAC-2005-WeiR</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/trade-off.html" title="trade-off">#trade-off</a></span></dt><dd>Implementing low-power configurable processors: practical options and tradeoffs (<abbr title="John Wei">JW</abbr>, <abbr title="Chris Rowen">CR</abbr>), pp. 706–711.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-LuoYYB.html">DAC-2005-LuoYYB</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Low power network processor design using clock gating (<abbr title="Yan Luo">YL</abbr>, <abbr title="Jia Yu">JY</abbr>, <abbr title="Jun Yang">JY</abbr>, <abbr title="Laxmi N. Bhuyan">LNB</abbr>), pp. 712–715.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-JayakumarK.html">DAC-2005-JayakumarK</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A variation tolerant subthreshold design approach (<abbr title="Nikhil Jayakumar">NJ</abbr>, <abbr title="Sunil P. Khatri">SPK</abbr>), pp. 716–719.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-LinH.html">DAC-2005-LinH</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Leakage efficient chip-level dual-Vdd assignment with time slack allocation for FPGA power reduction (<abbr title="Yan Lin">YL</abbr>, <abbr title="Lei He">LH</abbr>), pp. 720–725.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-TomL.html">DAC-2005-TomL</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Logic block clustering of large designs for channel-width constrained FPGAs (<abbr title="Marvin Tom">MT</abbr>, <abbr title="Guy G. Lemieux">GGL</abbr>), pp. 726–731.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-BeckC.html">DAC-2005-BeckC</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>Dynamic reconfiguration with binary translation: breaking the ILP barrier with software compatibility (<abbr title="Antonio Carlos Schneider Beck">ACSB</abbr>, <abbr title="Luigi Carro">LC</abbr>), pp. 732–737.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-GanaiGA.html">DAC-2005-GanaiGA</a> <span class="tag"><a href="tag/model%20checking.html" title="model checking">#model checking</a></span> <span class="tag"><a href="tag/safety.html" title="safety">#safety</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Beyond safety: customized SAT-based model checking (<abbr title="Malay K. Ganai">MKG</abbr>, <abbr title="Aarti Gupta">AG</abbr>, <abbr title="Pranav Ashar">PA</abbr>), pp. 738–743.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-BabicBH.html">DAC-2005-BabicBH</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Efficient SAT solving: beyond supercubes (<abbr title="Domagoj Babic">DB</abbr>, <abbr title="Jesse D. Bingham">JDB</abbr>, <abbr title="Alan J. Hu">AJH</abbr>), pp. 744–749.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-JinS.html">DAC-2005-JinS</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Prime clauses for fast enumeration of satisfying assignments to boolean circuits (<abbr title="HoonSang Jin">HJ</abbr>, <abbr title="Fabio Somenzi">FS</abbr>), pp. 750–753.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-ZhangPHS.html">DAC-2005-ZhangPHS</a> <span class="tag"><a href="tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Dynamic abstraction using SAT-based BMC (<abbr title="Liang Zhang">LZ</abbr>, <abbr title="Mukul R. Prasad">MRP</abbr>, <abbr title="Michael S. Hsiao">MSH</abbr>, <abbr title="Thomas Sidle">TS</abbr>), pp. 754–757.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-NagarajBSBNLH.html">DAC-2005-NagarajBSBNLH</a> <span class="tag"><a href="tag/variability.html" title="variability">#variability</a></span></dt><dd>BEOL variability and impact on RC extraction (<abbr title="N. S. Nagaraj">NSN</abbr>, <abbr title="Tom Bonifield">TB</abbr>, <abbr title="Abha Singh">AS</abbr>, <abbr title="Clive Bittlestone">CB</abbr>, <abbr title="Usha Narasimha">UN</abbr>, <abbr title="Viet Le">VL</abbr>, <abbr title="Anthony M. Hill">AMH</abbr>), pp. 758–759.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2005-GuardianiBDMM.html">DAC-2005-GuardianiBDMM</a> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>An effective DFM strategy requires accurate process and IP pre-characterization (<abbr title="Carlo Guardiani">CG</abbr>, <abbr title="Massimo Bertoletti">MB</abbr>, <abbr title="Nicola Dragone">ND</abbr>, <abbr title="Marco Malcotti">MM</abbr>, <abbr title="Patrick McNamara">PM</abbr>), pp. 760–761.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2005-TschanzBD.html">DAC-2005-TschanzBD</a></dt><dd>Variation-tolerant circuits: circuit solutions and techniques (<abbr title="James Tschanz">JT</abbr>, <abbr title="Keith A. Bowman">KAB</abbr>, <abbr title="Vivek De">VD</abbr>), pp. 762–763.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2005-Najm.html">DAC-2005-Najm</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>On the need for statistical timing analysis (<abbr title="Farid N. Najm">FNN</abbr>), pp. 764–765.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2005-BlaauwC.html">DAC-2005-BlaauwC</a> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>CAD tools for variation tolerance (<abbr title="David Blaauw">DB</abbr>, <abbr title="Kaviraj Chopra">KC</abbr>), p. 766.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2005-NowakR.html">DAC-2005-NowakR</a> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>Are there economic benefits in DFM? (<abbr title="Matt Nowak">MN</abbr>, <abbr title="Riko Radojcic">RR</abbr>), pp. 767–768.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2005-AdirABPS.html">DAC-2005-AdirABPS</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A generic micro-architectural test plan approach for microprocessor verification (<abbr title="Allon Adir">AA</abbr>, <abbr title="Hezi Azatchi">HA</abbr>, <abbr title="Eyal Bin">EB</abbr>, <abbr title="Ofer Peled">OP</abbr>, <abbr title="Kirill Shoikhet">KS</abbr>), pp. 769–774.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-HangalCNC.html">DAC-2005-HangalCNC</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/invariant.html" title="invariant">#invariant</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>IODINE: a tool to automatically infer dynamic invariants for hardware designs (<abbr title="Sudheendra Hangal">SH</abbr>, <abbr title="Naveen Chandra">NC</abbr>, <abbr title="Sridhar Narayanan">SN</abbr>, <abbr title="Sandeep Chakravorty">SC</abbr>), pp. 775–778.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-AdirADLRVCCD.html">DAC-2005-AdirADLRVCCD</a> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>VLIW: a case study of parallelism verification (<abbr title="Allon Adir">AA</abbr>, <abbr title="Yaron Arbetman">YA</abbr>, <abbr title="Bella Dubrov">BD</abbr>, <abbr title="Yossi Lichtenstein">YL</abbr>, <abbr title="Michal Rimon">MR</abbr>, <abbr title="Michael Vinov">MV</abbr>, <abbr title="Massimo A. Calligaro">MAC</abbr>, <abbr title="Andrew Cofler">AC</abbr>, <abbr title="Gabriel Duffy">GD</abbr>), pp. 779–782.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-WagnerBA.html">DAC-2005-WagnerBA</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>StressTest: an automatic approach to test generation via activity monitors (<abbr title="Ilya Wagner">IW</abbr>, <abbr title="Valeria Bertacco">VB</abbr>, <abbr title="Todd M. Austin">TMA</abbr>), pp. 783–788.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-EzerJ.html">DAC-2005-EzerJ</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Smart diagnostics for configurable processor verification (<abbr title="Sadik Ezer">SE</abbr>, <abbr title="Scott Johnson">SJ</abbr>), pp. 789–794.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-CheonHKRW.html">DAC-2005-CheonHKRW</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Power-aware placement (<abbr title="Yongseok Cheon">YC</abbr>, <abbr title="Pei-Hsin Ho">PHH</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Sherief Reda">SR</abbr>, <abbr title="Qinke Wang">QW</abbr>), pp. 795–800.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-ChowdharyRVCTPH.html">DAC-2005-ChowdharyRVCTPH</a> <span class="tag"><a href="tag/how.html" title="how">#how</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>How accurately can we model timing in a placement engine? (<abbr title="Amit Chowdhary">AC</abbr>, <abbr title="Karthik Rajagopal">KR</abbr>, <abbr title="Satish Venkatesan">SV</abbr>, <abbr title="Tung Cao">TC</abbr>, <abbr title="Vladimir Tiourin">VT</abbr>, <abbr title="Yegna Parasuram">YP</abbr>, <abbr title="Bill Halpin">BH</abbr>), pp. 801–806.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-TennakoonS.html">DAC-2005-TennakoonS</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient and accurate gate sizing with piecewise convex delay models (<abbr title="Hiran Tennakoon">HT</abbr>, <abbr title="Carl Sechen">CS</abbr>), pp. 807–812.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-PengL.html">DAC-2005-PengL</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Freeze: engineering a fast repeater insertion solver for power minimization using the ellipsoid method (<abbr title="Yuantao Peng">YP</abbr>, <abbr title="Xun Liu">XL</abbr>), pp. 813–818.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-GeilenBS.html">DAC-2005-GeilenBS</a> <span class="tag"><a href="tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/model%20checking.html" title="model checking">#model checking</a></span> <span class="tag"><a href="tag/requirements.html" title="requirements">#requirements</a></span></dt><dd>Minimising buffer requirements of synchronous dataflow graphs with model checking (<abbr title="Marc Geilen">MG</abbr>, <abbr title="Twan Basten">TB</abbr>, <abbr title="Sander Stuijk">SS</abbr>), pp. 819–824.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-SuC05a.html">DAC-2005-SuC05a</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Unified high-level synthesis and module placement for defect-tolerant microfluidic biochips (<abbr title="Fei Su">FS</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 825–830.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-Zhu.html">DAC-2005-Zhu</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/pointer.html" title="pointer">#pointer</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/towards.html" title="towards">#towards</a></span></dt><dd>Towards scalable flow and context sensitive pointer analysis (<abbr title="Jianwen Zhu">JZ</abbr>), pp. 831–836.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-LeeGML.html">DAC-2005-LeeGML</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>MiniBit: bit-width optimization via affine arithmetic (<abbr title="Dong-U Lee">DUL</abbr>, <abbr title="Altaf Abdul Gaffar">AAG</abbr>, <abbr title="Oskar Mencer">OM</abbr>, <abbr title="Wayne Luk">WL</abbr>), pp. 837–840.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-WuZN.html">DAC-2005-WuZN</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/parametricity.html" title="parametricity">#parametricity</a></span></dt><dd>A non-parametric approach for dynamic range estimation of nonlinear systems (<abbr title="Bin Wu">BW</abbr>, <abbr title="Jianwen Zhu">JZ</abbr>, <abbr title="Farid N. Najm">FNN</abbr>), pp. 841–844.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-KajiharaFWMHS.html">DAC-2005-KajiharaFWMHS</a> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>Path delay test compaction with process variation tolerance (<abbr title="Seiji Kajihara">SK</abbr>, <abbr title="Masayasu Fukunaga">MF</abbr>, <abbr title="Xiaoqing Wen">XW</abbr>, <abbr title="Toshiyuki Maeda">TM</abbr>, <abbr title="Shuji Hamada">SH</abbr>, <abbr title="Yasuo Sato">YS</abbr>), pp. 845–850.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-TopalogluO.html">DAC-2005-TopalogluO</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>A DFT approach for diagnosis and process variation-aware structural test of thermometer coded current steering DACs (<abbr title="Rasit Onur Topaloglu">ROT</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 851–856.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-DililloGPVB.html">DAC-2005-DililloGPVB</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/injection.html" title="injection">#injection</a></span></dt><dd>Resistive-open defect injection in SRAM core-cell: analysis and comparison between 0.13 µm and 90 nm technologies (<abbr title="Luigi Dilillo">LD</abbr>, <abbr title="Patrick Girard">PG</abbr>, <abbr title="Serge Pravossoudovitch">SP</abbr>, <abbr title="Arnaud Virazel">AV</abbr>, <abbr title="Magali Bastian">MB</abbr>), pp. 857–862.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-MonnetRL.html">DAC-2005-MonnetRL</a> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>Asynchronous circuits transient faults sensitivity evaluation (<abbr title="Yannick Monnet">YM</abbr>, <abbr title="Marc Renaudin">MR</abbr>, <abbr title="Régis Leveugle">RL</abbr>), pp. 863–868.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-MuellerSGS.html">DAC-2005-MuellerSGS</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Deterministic approaches to analog performance space exploration (PSE) (<abbr title="Daniel Mueller">DM</abbr>, <abbr title="Guido Stehr">GS</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>, <abbr title="Ulf Schlichtmann">US</abbr>), pp. 869–874.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-BernardinisNV.html">DAC-2005-BernardinisNV</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/platform.html" title="platform">#platform</a></span></dt><dd>Mixed signal design space exploration through analog platforms (<abbr title="Fernando De Bernardinis">FDB</abbr>, <abbr title="Pierluigi Nuzzo">PN</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 875–880.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-GielenME.html">DAC-2005-GielenME</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Performance space modeling for hierarchical synthesis of analog integrated circuits (<abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Trent McConaghy">TM</abbr>, <abbr title="Tom Eeckelaert">TE</abbr>), pp. 881–886.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-WilsonGHMLBTC.html">DAC-2005-WilsonGHMLBTC</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/platform.html" title="platform">#platform</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>Structured/platform ASIC apprentices: which platform will survive your board room? (<abbr title="Ron Wilson">RW</abbr>, <abbr title="Joe Gianelli">JG</abbr>, <abbr title="Chris Hamlin">CH</abbr>, <abbr title="Ken McElvain">KM</abbr>, <abbr title="Steve Leibson">SL</abbr>, <abbr title="Ivo Bolson">IB</abbr>, <abbr title="Rich Tobias">RT</abbr>, <abbr title="Raul Camposano">RC</abbr>), pp. 887–888.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2005-CortesEP.html">DAC-2005-CortesEP</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Quasi-static assignment of voltages and optional cycles for maximizing rewards in real-time systems with energy c-onstraints (<abbr title="Luis Alejandro Cortés">LAC</abbr>, <abbr title="Petru Eles">PE</abbr>, <abbr title="Zebo Peng">ZP</abbr>), pp. 889–894.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-ChoiCK.html">DAC-2005-ChoiCK</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>DC-DC converter-aware power management for battery-operated embedded systems (<abbr title="Yongseok Choi">YC</abbr>, <abbr title="Naehyuck Chang">NC</abbr>, <abbr title="Taewhan Kim">TK</abbr>), pp. 895–900.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-RaoV.html">DAC-2005-RaoV</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/set.html" title="set">#set</a></span></dt><dd>Energy optimal speed control of devices with discrete speed sets (<abbr title="Ravishankar Rao">RR</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>), pp. 901–904.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-ZhangLLSS.html">DAC-2005-ZhangLLSS</a> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Optimal procrastinating voltage scheduling for hard real-time systems (<abbr title="Yan Zhang">YZ</abbr>, <abbr title="Zhijian Lu">ZL</abbr>, <abbr title="John Lach">JL</abbr>, <abbr title="Kevin Skadron">KS</abbr>, <abbr title="Mircea R. Stan">MRS</abbr>), pp. 905–908.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-WongKP.html">DAC-2005-WongKP</a> <span class="tag"><a href="tag/flexibility.html" title="flexibility">#flexibility</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Flexible ASIC: shared masking for multiple media processors (<abbr title="Jennifer L. Wong">JLW</abbr>, <abbr title="Farinaz Koushanfar">FK</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 909–914.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-ChengWLLH.html">DAC-2005-ChengWLLH</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Device and architecture co-optimization for FPGA power reduction (<abbr title="Lerong Cheng">LC</abbr>, <abbr title="Phoebe Wong">PW</abbr>, <abbr title="Fei Li">FL</abbr>, <abbr title="Yan Lin">YL</abbr>, <abbr title="Lei He">LH</abbr>), pp. 915–920.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-GayasenVI.html">DAC-2005-GayasenVI</a></dt><dd>Exploring technology alternatives for nano-scale FPGA interconnects (<abbr title="Aman Gayasen">AG</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 921–926.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-AminID.html">DAC-2005-AminID</a> <span class="tag"><a href="tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Piece-wise approximations of RLCK circuit responses using moment matching (<abbr title="Chirayu S. Amin">CSA</abbr>, <abbr title="Yehea I. Ismail">YII</abbr>, <abbr title="Florentin Dartu">FD</abbr>), pp. 927–932.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-SouMD.html">DAC-2005-SouMD</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/order.html" title="order">#order</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>A quasi-convex optimization approach to parameterized model order reduction (<abbr title="Kin Cheong Sou">KCS</abbr>, <abbr title="Alexandre Megretski">AM</abbr>, <abbr title="Luca Daniel">LD</abbr>), pp. 933–938.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2005-ZhouMA.html">DAC-2005-ZhouMA</a> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Structure preserving reduction of frequency-dependent interconnect (<abbr title="Quming Zhou">QZ</abbr>, <abbr title="Kartik Mohanram">KM</abbr>, <abbr title="Athanasios C. Antoulas">ACA</abbr>), pp. 939–942.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2005-KlemasDW.html">DAC-2005-KlemasDW</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/order.html" title="order">#order</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Segregation by primary phase factors: a full-wave algorithm for model order reduction (<abbr title="Thomas J. Klemas">TJK</abbr>, <abbr title="Luca Daniel">LD</abbr>, <abbr title="Jacob K. White">JKW</abbr>), pp. 943–946.</dd> <div class="pagevis" style="width:3px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>