INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running 'C:/Xilinx2020/Vivado/2020.1/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'chenq' on host 'desktop-pi9akpv' (Windows NT_amd64 version 6.2) on Tue Jul 11 11:45:12 +0200 2023
INFO: [HLS 200-10] In directory 'C:/Users/chenq/MAG/code/vivadoHLS/cnn1'
Sourcing Tcl script 'C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2/csynth.tcl'
INFO: [HLS 200-10] Opening project 'C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn'.
INFO: [HLS 200-10] Adding design file 'weights.h' to the project
INFO: [HLS 200-10] Adding design file 'parameters.h' to the project
INFO: [HLS 200-10] Adding design file 'padding.h' to the project
INFO: [HLS 200-10] Adding design file 'padding.cpp' to the project
INFO: [HLS 200-10] Adding design file 'max_pool_2.h' to the project
INFO: [HLS 200-10] Adding design file 'max_pool_2.cpp' to the project
INFO: [HLS 200-10] Adding design file 'max_pool_1.h' to the project
INFO: [HLS 200-10] Adding design file 'max_pool_1.cpp' to the project
INFO: [HLS 200-10] Adding design file 'labels.dat' to the project
INFO: [HLS 200-10] Adding design file 'inputs.dat' to the project
INFO: [HLS 200-10] Adding design file 'flat.h' to the project
INFO: [HLS 200-10] Adding design file 'flat.cpp' to the project
INFO: [HLS 200-10] Adding design file 'dense_weights.h' to the project
INFO: [HLS 200-10] Adding design file 'dense.h' to the project
INFO: [HLS 200-10] Adding design file 'dense.cpp' to the project
INFO: [HLS 200-10] Adding design file 'conv_2_weights.h' to the project
INFO: [HLS 200-10] Adding design file 'conv_2.h' to the project
INFO: [HLS 200-10] Adding design file 'conv_2.cpp' to the project
INFO: [HLS 200-10] Adding design file 'conv_1_weights.h' to the project
INFO: [HLS 200-10] Adding design file 'conv_1.h' to the project
INFO: [HLS 200-10] Adding design file 'conv_1.cpp' to the project
INFO: [HLS 200-10] Adding design file 'cnn.h' to the project
INFO: [HLS 200-10] Adding design file 'cnn.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'out.gold.dat' to the project
INFO: [HLS 200-10] Adding test bench file 'main.cpp' to the project
INFO: [HLS 200-10] Opening solution 'C:/Users/chenq/MAG/code/vivadoHLS/cnn1/cnn/solution2'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'inputs.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'labels.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'dense.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'max_pool_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'padding.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 956.641 ; gain = 883.555
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 956.641 ; gain = 883.555
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:01:12 . Memory (MB): peak = 956.641 ; gain = 883.555
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:50) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:00 ; elapsed = 00:01:55 . Memory (MB): peak = 956.641 ; gain = 883.555
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'W_Col_Loop' (conv_2.cpp:23) in function 'conv_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'W_Col_Loop' (conv_1.cpp:23) in function 'conv_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Sum_Loop' (dense.cpp:11) in function 'soft_max' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Filter1_Loop' (conv_2.cpp:26) in function 'conv_2' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Chan_Loop' (conv_1.cpp:26) in function 'conv_1' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_1_weights' in dimension 3 automatically.
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:50) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:36 ; elapsed = 00:02:38 . Memory (MB): peak = 956.641 ; gain = 883.555
INFO: [XFORM 203-541] Flattening a loop nest 'Pool_Row_Loop' (max_pool_2.cpp:20:18) in function 'max_pool_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (max_pool_2.cpp:16:14) in function 'max_pool_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (max_pool_2.cpp:13:10) in function 'max_pool_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter_Loop' (max_pool_2.cpp:10:6) in function 'max_pool_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Pool_Row_Loop' (max_pool_1.cpp:20:18) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (max_pool_1.cpp:16:14) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (max_pool_1.cpp:13:10) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter_Loop' (max_pool_1.cpp:10:6) in function 'max_pool_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (flat.cpp:10:10) in function 'flat'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (flat.cpp:7:6) in function 'flat'.
INFO: [XFORM 203-541] Flattening a loop nest 'Dense_Loop' (dense.cpp:30:6) in function 'dense'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_2.cpp:20:18) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter2_Loop' (conv_2.cpp:16:14) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (conv_2.cpp:13:10) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv_2.cpp:10:6) in function 'conv_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'W_Row_Loop' (conv_1.cpp:20:18) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Filter1_Loop' (conv_1.cpp:16:14) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (conv_1.cpp:13:10) in function 'conv_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv_1.cpp:10:6) in function 'conv_1'.
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_2.cpp:39:26)
INFO: [HLS 200-472] Inferring partial write operation for 'max_pool_out' (max_pool_1.cpp:39:26)
INFO: [HLS 200-472] Inferring partial write operation for 'flat_array' (flat.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (dense.cpp:43:14)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_2.cpp:39:37)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out' (conv_1.cpp:39:38)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INTERNAL-INFO: never seen llvm instruction 'fexp'(507)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:44 ; elapsed = 00:02:49 . Memory (MB): peak = 956.641 ; gain = 883.555
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-107] Renaming port name 'cnn/input' to 'cnn/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_1.cpp:33) of variable 'w_sum_06', conv_1.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_1.cpp:33) of variable 'w_sum_06', conv_1.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_1.cpp:33) of variable 'w_sum_06', conv_1.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_1.cpp:33) of variable 'w_sum_06', conv_1.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln42', conv_1.cpp:42) of variable 'w_sum_9', conv_1.cpp:35 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_1' (Loop: Row_Loop_Filter1_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln42', conv_1.cpp:42) of variable 'w_sum_9', conv_1.cpp:35 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_1.cpp:27) on local variable 'w_sum_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 168.74 seconds; current allocated memory: 180.978 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 181.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Filter_Loop_Col_Loop_Pool_Row_Loop_Pool_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.8185ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'max_pool_1' consists of the following:
	'mul' operation of DSP[105] ('mul_ln32', max_pool_1.cpp:32) [92]  (2.84 ns)
	'add' operation of DSP[105] ('add_ln32', max_pool_1.cpp:32) [105]  (2.75 ns)
	'add' operation ('add_ln32_2', max_pool_1.cpp:32) [108]  (1.56 ns)
	'getelementptr' operation ('conv_out_addr', max_pool_1.cpp:32) [110]  (0 ns)
	'load' operation ('max', max_pool_1.cpp:32) on array 'conv_out' [111]  (2.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 182.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 182.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_2.cpp:33) of variable 'w_sum_31', conv_2.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_2.cpp:33) of variable 'w_sum_31', conv_2.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_2.cpp:33) of variable 'w_sum_31', conv_2.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln33', conv_2.cpp:33) of variable 'w_sum_31', conv_2.cpp:31 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln43', conv_2.cpp:43) of variable 'w_sum_6_s', conv_2.cpp:35 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv_2' (Loop: Row_Loop_Filter2_Loop_W_Row_Loop_W_Col_Loop): Unable to enforce a carried dependence constraint (II = 133, distance = 1, offset = 1)
   between 'store' operation ('w_sum_4_write_ln43', conv_2.cpp:43) of variable 'w_sum_6_s', conv_2.cpp:35 on local variable 'w_sum_4' and 'load' operation ('w_sum_4_load', conv_2.cpp:27) on local variable 'w_sum_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 134, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.792 seconds; current allocated memory: 184.056 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 185.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Filter_Loop_Col_Loop_Pool_Row_Loop_Pool_Col_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.794ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'max_pool_2' consists of the following:
	'mul' operation of DSP[106] ('mul_ln32', max_pool_2.cpp:32) [93]  (2.84 ns)
	'add' operation of DSP[106] ('add_ln32', max_pool_2.cpp:32) [106]  (2.75 ns)
	'add' operation ('add_ln32_1', max_pool_2.cpp:32) [108]  (1.54 ns)
	'getelementptr' operation ('conv_out_addr', max_pool_2.cpp:32) [110]  (0 ns)
	'load' operation ('max', max_pool_2.cpp:32) on array 'conv_out' [111]  (2.66 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 186.522 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 186.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop_Filter_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 187.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 187.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Dense_Loop_Flat_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'dense' (Loop: Dense_Loop_Flat_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum', dense.cpp:39) and 'select' operation ('select_ln35', dense.cpp:35).
WARNING: [SCHED 204-68] The II Violation in module 'dense' (Loop: Dense_Loop_Flat_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum', dense.cpp:39) and 'select' operation ('select_ln35', dense.cpp:35).
WARNING: [SCHED 204-68] The II Violation in module 'dense' (Loop: Dense_Loop_Flat_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum', dense.cpp:39) and 'select' operation ('select_ln35', dense.cpp:35).
WARNING: [SCHED 204-68] The II Violation in module 'dense' (Loop: Dense_Loop_Flat_Loop): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('w_sum', dense.cpp:39) and 'select' operation ('select_ln35', dense.cpp:35).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'Prediction_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 187.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 188.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 188.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.546 seconds; current allocated memory: 189.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_0' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fadd_32ns_32ns_32_4_full_dsp_1' to 'cnn_fadd_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fmul_32ns_32ns_32_3_max_dsp_1' to 'cnn_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fcmp_32ns_32ns_1_2_1' to 'cnn_fcmp_32ns_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_5ns_6ns_5ns_10_1_1' to 'cnn_mac_muladd_5nfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 190.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_5ns_4ns_4ns_8_1_1' to 'cnn_mac_muladd_5ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_6ns_5ns_5ns_10_1_1' to 'cnn_mac_muladd_6nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_6nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 193.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_0' to 'conv_2_conv_2_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_1' to 'conv_2_conv_2_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_2' to 'conv_2_conv_2_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_3' to 'conv_2_conv_2_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_4' to 'conv_2_conv_2_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_5' to 'conv_2_conv_2_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_6' to 'conv_2_conv_2_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_7' to 'conv_2_conv_2_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_8' to 'conv_2_conv_2_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_9' to 'conv_2_conv_2_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_10' to 'conv_2_conv_2_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_11' to 'conv_2_conv_2_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_12' to 'conv_2_conv_2_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_13' to 'conv_2_conv_2_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_14' to 'conv_2_conv_2_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_15' to 'conv_2_conv_2_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_16' to 'conv_2_conv_2_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_17' to 'conv_2_conv_2_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_18' to 'conv_2_conv_2_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_19' to 'conv_2_conv_2_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_20' to 'conv_2_conv_2_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_21' to 'conv_2_conv_2_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_22' to 'conv_2_conv_2_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_23' to 'conv_2_conv_2_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_24' to 'conv_2_conv_2_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_25' to 'conv_2_conv_2_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_26' to 'conv_2_conv_2_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_27' to 'conv_2_conv_2_weiJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_28' to 'conv_2_conv_2_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_29' to 'conv_2_conv_2_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_30' to 'conv_2_conv_2_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_31' to 'conv_2_conv_2_weiNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_4ns_5ns_4ns_8_1_1' to 'cnn_mac_muladd_4nOgC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_4nOgC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.985 seconds; current allocated memory: 200.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'cnn_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_5ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 1.231 seconds; current allocated memory: 206.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 209.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_fdiv_32ns_32ns_32_10_1' to 'cnn_fdiv_32ns_32nPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fexp_32ns_32ns_32_8_full_dsp_1' to 'cnn_fexp_32ns_32nQgW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fdiv_32ns_32nPgM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fexp_32ns_32nQgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_fmul_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 211.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 213.597 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 101.85 MHz
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weikbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weilbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weimb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weincg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weipcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weircU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weisc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weitde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weivdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weixdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weizec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiJfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiMgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weiNgs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_dense_weights_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_dense_array_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_flat_array_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:53 ; elapsed = 00:03:08 . Memory (MB): peak = 956.641 ; gain = 883.555
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 188.222 seconds; peak allocated memory: 213.597 MB.
