# JTAG
  Base on FPGA
  Suppose two modes:Master Slave
  Monitor the Jtag-Bus and Push the data through UDP
