Active-HDL 13.0.376.8320 2023-10-25 18:05:45

Elaboration top modules:
VHDL Configuration            testbench_for_halfadder


-----------------------------------------------------------------------------------------------------
Entity       | Architecture    | Library    | Info | Compiler Version          | Compilation Options
-----------------------------------------------------------------------------------------------------
halfadder_tb | TB_ARCHITECTURE | half_adder |      | 13.0.376.8320 (Windows64) | -O3
halfadder    | structural      | half_adder |      | 13.0.376.8320 (Windows64) | -O3
and_gate     | structural      | half_adder |      | 13.0.376.8320 (Windows64) | -O3
xor_gate     | structural      | half_adder |      | 13.0.376.8320 (Windows64) | -O3
-----------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------
VHDL Configuration             | Library    | Info | Compiler Version          | Compilation Options
-----------------------------------------------------------------------------------------------------
testbench_for_halfadder        | half_adder |      | 13.0.376.8320 (Windows64) | -O3
-----------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------
VHDL Package                   | Library    | Info | Compiler Version          | Compilation Options
-----------------------------------------------------------------------------------------------------
standard                       | std        |      |                           | <unavailable>
TEXTIO                         | std        |      | 13.0.376.8320 (Windows64) |  -2019
std_logic_1164                 | ieee       |      | 13.0.376.8320 (Windows64) |  -2008
-----------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------
Library                        | Comment
-----------------------------------------------------------------------------------------------------
half_adder                     | None
ieee                           | Standard IEEE packages library
std                            | Standard VHDL library
-----------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+testbench_for_halfadder testbench_for_halfadder


The performance of simulation is reduced. Version Student Edition
