INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.srcs/sources_1/new/fetch_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fetch_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/design_1/ip/design_1_fetch_unit_0_1/sim/design_1_fetch_unit_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_fetch_unit_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 's00_couplers_imp_O7FAN0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_interconnect_0_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/s101153258/riscv_microprocessor/riscv_microprocessor.srcs/sim_1/imports/packages/fetch_unit_testbench.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fetch_unit_testbench'
