INFO: [VRFC 10-2263] Analyzing Verilog file "C:/16_sgbus_mgt/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_v1_7_gtye4_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_12_gtye4_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/16_sgbus_mgt/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtye4_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0_gtye4_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/16_sgbus_mgt/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_v1_7_gtye4_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_12_gtye4_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/16_sgbus_mgt/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtye4_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0_gtye4_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/16_sgbus_mgt/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_gtye4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0_gtwizard_gtye4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/16_sgbus_mgt/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/16_sgbus_mgt/01_test/01_test.gen/sources_1/ip/gtwizard_ultrascale_0/sim/gtwizard_ultrascale_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/16_sgbus_mgt/01_test/01_test.srcs/sources_1/new/gtwizard_ultrascale_0_example_bit_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0_example_bit_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/16_sgbus_mgt/01_test/01_test.srcs/sources_1/new/gtwizard_ultrascale_0_example_checking_8b10b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0_example_checking_8b10b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/16_sgbus_mgt/01_test/01_test.srcs/sources_1/new/gtwizard_ultrascale_0_example_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0_example_init
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/16_sgbus_mgt/01_test/01_test.srcs/sources_1/new/gtwizard_ultrascale_0_example_reset_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0_example_reset_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/16_sgbus_mgt/01_test/01_test.srcs/sources_1/new/gtwizard_ultrascale_0_example_stimulus_8b10b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0_example_stimulus_8b10b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/16_sgbus_mgt/01_test/01_test.srcs/sources_1/new/gtwizard_ultrascale_0_example_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0_example_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/16_sgbus_mgt/01_test/01_test.srcs/sources_1/new/gtwizard_ultrascale_0_prbs_any.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_0_prbs_any
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/16_sgbus_mgt/01_test/01_test.srcs/sources_1/new/drp_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drp_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/16_sgbus_mgt/01_test/01_test.srcs/sources_1/new/eyescan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eyescan
INFO: [VRFC 10-2458] undeclared symbol prbs_error_any_async, assumed default net type wire [C:/16_sgbus_mgt/01_test/01_test.srcs/sources_1/new/eyescan.sv:454]
INFO: [VRFC 10-2458] undeclared symbol txdiffctrl_int, assumed default net type wire [C:/16_sgbus_mgt/01_test/01_test.srcs/sources_1/new/eyescan.sv:642]
INFO: [VRFC 10-2458] undeclared symbol txpostcursor_int, assumed default net type wire [C:/16_sgbus_mgt/01_test/01_test.srcs/sources_1/new/eyescan.sv:643]
INFO: [VRFC 10-2458] undeclared symbol txprecursor_int, assumed default net type wire [C:/16_sgbus_mgt/01_test/01_test.srcs/sources_1/new/eyescan.sv:644]
