<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1703</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:14px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:12px;font-family:Times;color:#0860a8;}
	.ft05{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1703-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1703.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:761px;white-space:nowrap" class="ft00">Vol. 3C&#160;36-19</p>
<p style="position:absolute;top:47px;left:685px;white-space:nowrap" class="ft01">INTELÂ®&#160;PROCESSOR TRACE</p>
<p style="position:absolute;top:445px;left:69px;white-space:nowrap" class="ft02">36.2.7.3 &#160;&#160;Enabling&#160;and Disabling Packet&#160;Generation with&#160;TraceEn</p>
<p style="position:absolute;top:472px;left:69px;white-space:nowrap" class="ft05">When TraceEn transitions from 0&#160;to 1,&#160;Intel Processor Trace&#160;is enabled,&#160;and a series of packets may be&#160;generated.&#160;<br/>These packets help ensure that the decoder is aware of the state of the processor when the trace&#160;begins, and that&#160;<br/>it can&#160;keep track&#160;of&#160;any timing&#160;or state&#160;changes&#160;that may&#160;have occurred while packet&#160;generation was&#160;disabled. A&#160;<br/>full&#160;PSB+ (see<a href="o_fe12b1e2a880e0ce-1738.html">&#160;Section&#160;36.4.2.17) will be gener</a>ated if&#160;IA32_RTIT_STATUS.PacketByteCnt=0,&#160;and may be&#160;gener-<br/>ated&#160;in&#160;other cases&#160;as well. Otherwise, timing packets will be generated, including TSC, TMA,&#160;and CBR&#160;<a href="o_fe12b1e2a880e0ce-1720.html">(see Section&#160;<br/>36.4.2).&#160;<br/></a>In&#160;addition&#160;to the packets discussed above,&#160;if&#160;and when Pa<a href="o_fe12b1e2a880e0ce-1691.html">cketEn (Section&#160;36.2.5.1) tr</a>ansitions&#160;from&#160;0 to 1&#160;(which&#160;<br/>may happen&#160;immediately,&#160;depending on filtering settings), a TIP.PGE packet<a href="o_fe12b1e2a880e0ce-1724.html">&#160;(Section&#160;36.4.2.3) will be ge</a>nerated.&#160;<br/>When TraceEn is set,&#160;the&#160;processor may read ToPA&#160;entries&#160;from memory and cache&#160;them internally. For this reason,&#160;<br/>software should&#160;disable&#160;packet generation before making&#160;modifications to the ToPA&#160;tables (or&#160;changing&#160;the&#160;config-<br/>uration of restricted&#160;memory&#160;regions).&#160;Se<a href="o_fe12b1e2a880e0ce-1749.html">e Section 36.7&#160;</a>for&#160;more details of&#160;packets&#160;that may&#160;be generated with&#160;<br/>modifications&#160;to TraceEn.</p>
<p style="position:absolute;top:699px;left:69px;white-space:nowrap" class="ft04">Disabling Packet&#160;Generation</p>
<p style="position:absolute;top:724px;left:69px;white-space:nowrap" class="ft05">Clearing&#160;TraceEn causes&#160;any&#160;packet data&#160;buffered&#160;within&#160;the logical processor&#160;to be&#160;flushed&#160;out,&#160;after which&#160;the&#160;<br/>output&#160;MSRs (IA32_RTIT_OUTPUT_BASE and IA32_RTIT_OUTPUT_MASK_PTRS) will have&#160;stable&#160;values. When&#160;<br/>output is&#160;directed to&#160;memory, a&#160;store,&#160;fence, or architecturally serializing&#160;instruction&#160;may be&#160;required to ensure&#160;<br/>that the&#160;packet&#160;data is globally observed. No special packets are&#160;generated by&#160;disabling&#160;packet&#160;generation, though&#160;<br/>a TIP.PGD may&#160;result if&#160;PacketEn=1&#160;at the&#160;time&#160;of disable.</p>
<p style="position:absolute;top:823px;left:69px;white-space:nowrap" class="ft04">Other&#160;Writes to&#160;IA32_RTIT_CTL</p>
<p style="position:absolute;top:848px;left:69px;white-space:nowrap" class="ft05">Any&#160;attempt to&#160;modify&#160;IA32_RTIT_CTL while TraceEn is&#160;set&#160;will result&#160;in a general-protection fault (#GP) unless&#160;the&#160;<br/>same write&#160;also clears&#160;TraceEn.&#160;However,&#160;writes&#160;to&#160;IA32_RTIT_CTL that&#160;do not modify&#160;any bits&#160;will not cause&#160;a&#160;<br/>#GP,&#160;even&#160;if TraceEn remains&#160;set.</p>
<p style="position:absolute;top:925px;left:69px;white-space:nowrap" class="ft02">36.2.7.4 &#160;&#160;IA32_RTIT_STATUS&#160;MSR</p>
<p style="position:absolute;top:952px;left:69px;white-space:nowrap" class="ft05">The&#160;IA32_RTIT_STATUS&#160;MSR is&#160;readable&#160;and writable&#160;by software,&#160;but some&#160;bits (ContextEn,&#160;TriggerEn)&#160;are read-<br/>only and cannot&#160;be directly modified. The&#160;WRMSR instruction ignores these bits&#160;in the source operand (attempts to&#160;<br/>modify these bits are&#160;ignored and&#160;do&#160;not&#160;cause WRMSR&#160;to fault).<br/>This MSR&#160;can only be&#160;written when IA32_RTIT_CTL.TraceEn is&#160;0; otherwise&#160;WRMSR causes&#160;a general-protection&#160;<br/>fault (#GP). The processor does not modify&#160;the value of&#160;this MSR&#160;while&#160;TraceEn is&#160;0 (software&#160;can modify it&#160;with&#160;<br/>WRMSR).</p>
<p style="position:absolute;top:148px;left:83px;white-space:nowrap" class="ft03">47:44</p>
<p style="position:absolute;top:148px;left:138px;white-space:nowrap" class="ft03">ADDR3_CFG</p>
<p style="position:absolute;top:148px;left:230px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:148px;left:296px;white-space:nowrap" class="ft03">Configures the base/limit register&#160;pair IA32_RTIT_ADDR3_A/B based on&#160;the&#160;following&#160;</p>
<p style="position:absolute;top:164px;left:296px;white-space:nowrap" class="ft08">encodings:<br/>0:&#160;ADDR3 range&#160;unused.<br/>1:&#160;The [IA32_RTIT_ADDR3_A..IA32_RTIT_ADDR3_B] range defines a FilterEn&#160;range.&#160;FilterEn&#160;</p>
<p style="position:absolute;top:223px;left:296px;white-space:nowrap" class="ft03">will&#160;only&#160;be set when&#160;the&#160;IP&#160;is&#160;within&#160;this&#160;range,&#160;though&#160;other&#160;FilterEn&#160;ranges&#160;can&#160;additionally&#160;</p>
<p style="position:absolute;top:240px;left:296px;white-space:nowrap" class="ft08">be&#160;used.&#160;Se<a href="o_fe12b1e2a880e0ce-1689.html">e Section 36.2.4.3&#160;f</a>or&#160;details on&#160;IP filtering.<br/>2:&#160;The [IA32_RTIT_ADDR3_A..IA32_RTIT_ADDR3_B] range defines a TraceStop range.&#160;</p>
<p style="position:absolute;top:277px;left:296px;white-space:nowrap" class="ft03">TraceStop will be asserted if code branches&#160;into&#160;this range.&#160;Se<a href="o_fe12b1e2a880e0ce-1732.html">e Section 36.4.2.10 f</a>or details&#160;</p>
<p style="position:absolute;top:294px;left:296px;white-space:nowrap" class="ft08">on&#160;TraceStop.<br/>3..15:&#160;Reserved&#160;(#GP).<br/>This&#160;field is&#160;reserved&#160;if&#160;CPUID.(EAX=14H, ECX=1):EBX.RANGECNT[2:0] &lt; 4.</p>
<p style="position:absolute;top:360px;left:83px;white-space:nowrap" class="ft03">59:48</p>
<p style="position:absolute;top:360px;left:138px;white-space:nowrap" class="ft03">Reserved</p>
<p style="position:absolute;top:360px;left:230px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:360px;left:296px;white-space:nowrap" class="ft03">Reserved&#160;only for&#160;future&#160;trace&#160;content enables,&#160;or&#160;address filtering&#160;configuration&#160;enables.&#160;</p>
<p style="position:absolute;top:376px;left:296px;white-space:nowrap" class="ft03">Must&#160;be&#160;0.</p>
<p style="position:absolute;top:400px;left:83px;white-space:nowrap" class="ft03">63:60</p>
<p style="position:absolute;top:400px;left:138px;white-space:nowrap" class="ft03">Reserved</p>
<p style="position:absolute;top:400px;left:230px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:400px;left:296px;white-space:nowrap" class="ft03">Must&#160;be&#160;0.</p>
<p style="position:absolute;top:100px;left:314px;white-space:nowrap" class="ft04">Table 36-6.&#160;IA32_RTIT_CTL MSR (Contd.)</p>
<p style="position:absolute;top:124px;left:76px;white-space:nowrap" class="ft03">Position</p>
<p style="position:absolute;top:124px;left:150px;white-space:nowrap" class="ft03">Bit Name</p>
<p style="position:absolute;top:124px;left:231px;white-space:nowrap" class="ft03">At&#160;Reset</p>
<p style="position:absolute;top:124px;left:516px;white-space:nowrap" class="ft03">Bit&#160;Description</p>
</div>
</body>
</html>
