# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CPU_interpert.srcs/sources_1/imports/VivadoProject/CPU_interpert/IP/IP_base/ALU.v" \
"../../../../CPU_interpert.srcs/sources_1/imports/Single_CPU_base/DataPath_2022.v" \
"../../../../CPU_interpert.srcs/sources_1/imports/Single_CPU_base/IP2CPU.v" \
"../../../../CPU_interpert.srcs/sources_1/imports/Single_CPU_base/ImmGen.v" \
"../../../../CPU_interpert.srcs/sources_1/imports/Single_CPU_base/PC.v" \
"../../../../CPU_interpert.srcs/sources_1/imports/Single_CPU_base/RegFile.v" \
"../../../../CPU_interpert.srcs/sources_1/imports/Single_CPU_base/SCPU_4921.v" \
"../../../../CPU_interpert.srcs/sim_1/imports/new/New_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
