#-----------------------------------------------------------
# xsim v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Oct 14 22:05:39 2025
# Process ID         : 80222
# Current directory  : /home/aa/FPGA_space/test/build/key_led/solution1/sim/verilog
# Command line       : xsim -mode tcl -source {xsim.dir/key_led_top/xsim_script.tcl}
# Log file           : /home/aa/FPGA_space/test/build/key_led/solution1/sim/verilog/xsim.log
# Journal file       : /home/aa/FPGA_space/test/build/key_led/solution1/sim/verilog/xsim.jou
# Running On         : rog
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : Intel(R) Core(TM) i9-14900HX
# CPU Frequency      : 2419.198 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 32
# Host memory        : 16563 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20858 MB
# Available Virtual  : 17724 MB
#-----------------------------------------------------------
source xsim.dir/key_led_top/xsim_script.tcl
# xsim {key_led_top} -autoloadwcfg -tclbatch {key_led_top.tcl}
Time resolution is 1 ps
source key_led_top.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 4 [n/a] @ "125000"
// RTL Simulation : 1 / 4 [n/a] @ "145000"
// RTL Simulation : 2 / 4 [n/a] @ "155000"
// RTL Simulation : 3 / 4 [n/a] @ "165000"
// RTL Simulation : 4 / 4 [n/a] @ "175000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 225 ns : File "/home/aa/FPGA_space/test/build/key_led/solution1/sim/verilog/key_led_top.autotb.v" Line 358
## quit
INFO: [Common 17-206] Exiting xsim at Tue Oct 14 22:05:42 2025...
