<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1159" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1159{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_1159{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_1159{left:678px;bottom:1141px;letter-spacing:-0.15px;}
#t4_1159{left:96px;bottom:674px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t5_1159{left:96px;bottom:657px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t6_1159{left:96px;bottom:640px;letter-spacing:-0.14px;word-spacing:-0.34px;}
#t7_1159{left:70px;bottom:614px;}
#t8_1159{left:96px;bottom:617px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t9_1159{left:414px;bottom:617px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#ta_1159{left:96px;bottom:600px;letter-spacing:-0.16px;word-spacing:-1.13px;}
#tb_1159{left:96px;bottom:584px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tc_1159{left:70px;bottom:533px;letter-spacing:-0.09px;}
#td_1159{left:156px;bottom:533px;letter-spacing:-0.12px;word-spacing:0.03px;}
#te_1159{left:70px;bottom:509px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tf_1159{left:70px;bottom:485px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tg_1159{left:70px;bottom:468px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#th_1159{left:70px;bottom:451px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#ti_1159{left:70px;bottom:435px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tj_1159{left:70px;bottom:385px;letter-spacing:-0.09px;}
#tk_1159{left:156px;bottom:385px;letter-spacing:-0.11px;word-spacing:0.03px;}
#tl_1159{left:70px;bottom:360px;letter-spacing:-0.15px;word-spacing:-0.56px;}
#tm_1159{left:70px;bottom:344px;letter-spacing:-0.15px;word-spacing:-0.65px;}
#tn_1159{left:579px;bottom:350px;}
#to_1159{left:590px;bottom:344px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#tp_1159{left:70px;bottom:327px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#tq_1159{left:70px;bottom:302px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tr_1159{left:70px;bottom:276px;}
#ts_1159{left:96px;bottom:279px;letter-spacing:-0.19px;word-spacing:-0.97px;}
#tt_1159{left:158px;bottom:279px;letter-spacing:-0.15px;word-spacing:-1.04px;}
#tu_1159{left:96px;bottom:263px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tv_1159{left:96px;bottom:246px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tw_1159{left:70px;bottom:220px;}
#tx_1159{left:96px;bottom:223px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#ty_1159{left:96px;bottom:206px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tz_1159{left:98px;bottom:1086px;letter-spacing:0.13px;word-spacing:0.01px;}
#t10_1159{left:184px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.01px;}
#t11_1159{left:81px;bottom:1054px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t12_1159{left:209px;bottom:1054px;letter-spacing:-0.15px;}
#t13_1159{left:81px;bottom:1025px;letter-spacing:-0.08px;}
#t14_1159{left:209px;bottom:1025px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t15_1159{left:221px;bottom:1004px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t16_1159{left:221px;bottom:987px;letter-spacing:-0.12px;word-spacing:0.38px;}
#t17_1159{left:221px;bottom:970px;letter-spacing:-0.12px;word-spacing:0.38px;}
#t18_1159{left:209px;bottom:932px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t19_1159{left:81px;bottom:903px;}
#t1a_1159{left:209px;bottom:903px;letter-spacing:-0.12px;}
#t1b_1159{left:426px;bottom:903px;letter-spacing:-0.12px;word-spacing:0.19px;}
#t1c_1159{left:81px;bottom:874px;}
#t1d_1159{left:209px;bottom:874px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1e_1159{left:81px;bottom:845px;}
#t1f_1159{left:209px;bottom:845px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1g_1159{left:81px;bottom:816px;}
#t1h_1159{left:209px;bottom:816px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1i_1159{left:81px;bottom:787px;letter-spacing:-0.13px;}
#t1j_1159{left:209px;bottom:787px;letter-spacing:-0.12px;}
#t1k_1159{left:81px;bottom:758px;letter-spacing:-0.14px;}
#t1l_1159{left:209px;bottom:758px;letter-spacing:-0.11px;}
#t1m_1159{left:81px;bottom:729px;letter-spacing:-0.13px;}
#t1n_1159{left:209px;bottom:729px;letter-spacing:-0.11px;}
#t1o_1159{left:209px;bottom:712px;letter-spacing:-0.11px;}
#t1p_1159{left:70px;bottom:149px;letter-spacing:-0.11px;}
#t1q_1159{left:92px;bottom:149px;letter-spacing:-0.11px;word-spacing:-0.26px;}
#t1r_1159{left:92px;bottom:133px;letter-spacing:-0.11px;}
#t1s_1159{left:92px;bottom:116px;letter-spacing:-0.11px;}

.s1_1159{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1159{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1159{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_1159{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s5_1159{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s6_1159{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_1159{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s8_1159{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s9_1159{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.sa_1159{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1159" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1159Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1159" style="-webkit-user-select: none;"><object width="935" height="1210" data="1159/1159.svg" type="image/svg+xml" id="pdf1159" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1159" class="t s1_1159">Vol. 3C </span><span id="t2_1159" class="t s1_1159">32-21 </span>
<span id="t3_1159" class="t s2_1159">SYSTEM MANAGEMENT MODE </span>
<span id="t4_1159" class="t s3_1159">prefix) at the time the instruction started. If the relevant segment is not usable, the value is undefined. On </span>
<span id="t5_1159" class="t s3_1159">processors that support Intel 64 architecture, bits 63:32 are clear if the logical processor was not in 64-bit </span>
<span id="t6_1159" class="t s3_1159">mode before the VM exit. </span>
<span id="t7_1159" class="t s4_1159">• </span><span id="t8_1159" class="t s5_1159">I/O RCX, I/O RSI, I/O RDI, and I/O RIP. </span><span id="t9_1159" class="t s3_1159">For an SMM VM exit due an SMI that arrives immediately after </span>
<span id="ta_1159" class="t s3_1159">the retirement of an I/O instruction, these fields receive the values that were in RCX, RSI, RDI, and RIP, respec- </span>
<span id="tb_1159" class="t s3_1159">tively, before the I/O instruction executed. Thus, the value saved for I/O RIP addresses the I/O instruction. </span>
<span id="tc_1159" class="t s6_1159">32.15.2.4 </span><span id="td_1159" class="t s6_1159">Saving Guest State </span>
<span id="te_1159" class="t s3_1159">SMM VM exits save the contents of the SMBASE register into the corresponding field in the guest-state area. </span>
<span id="tf_1159" class="t s3_1159">The value of the VMX-preemption timer is saved into the corresponding field in the guest-state area if the “save </span>
<span id="tg_1159" class="t s3_1159">VMX-preemption timer value” VM-exit control is 1. That field becomes undefined if, in addition, either the SMM </span>
<span id="th_1159" class="t s3_1159">VM exit is from VMX root operation or the SMM VM exit is from VMX non-root operation and the “activate VMX- </span>
<span id="ti_1159" class="t s3_1159">preemption timer” VM-execution control is 0. </span>
<span id="tj_1159" class="t s6_1159">32.15.2.5 </span><span id="tk_1159" class="t s6_1159">Updating State </span>
<span id="tl_1159" class="t s3_1159">If an SMM VM exit is from VMX non-root operation and the “Intel PT uses guest physical addresses” VM-execution </span>
<span id="tm_1159" class="t s3_1159">control is 1, the IA32_RTIT_CTL MSR is cleared to 00000000_00000000H. </span>
<span id="tn_1159" class="t s7_1159">1 </span>
<span id="to_1159" class="t s3_1159">This is done even if the “clear IA32_R- </span>
<span id="tp_1159" class="t s3_1159">TIT_CTL” VM-exit control is 0. </span>
<span id="tq_1159" class="t s3_1159">SMM VM exits affect the non-register state of a logical processor as follows: </span>
<span id="tr_1159" class="t s4_1159">• </span><span id="ts_1159" class="t s3_1159">SMM VM </span><span id="tt_1159" class="t s3_1159">exits cause non-maskable interrupts (NMIs) to be blocked; they may be unblocked through execution </span>
<span id="tu_1159" class="t s3_1159">of IRET or through a VM entry (depending on the value loaded for the interruptibility state and the setting of </span>
<span id="tv_1159" class="t s3_1159">the “virtual NMIs” VM-execution control). </span>
<span id="tw_1159" class="t s4_1159">• </span><span id="tx_1159" class="t s3_1159">SMM VM exits cause SMIs to be blocked; they may be unblocked by a VM entry that returns from SMM (see </span>
<span id="ty_1159" class="t s3_1159">Section 32.15.4). </span>
<span id="tz_1159" class="t s8_1159">Table 32-9. </span><span id="t10_1159" class="t s8_1159">Exit Qualification for SMIs That Arrive Immediately After the Retirement of an I/O Instruction </span>
<span id="t11_1159" class="t s9_1159">Bit Position(s) </span><span id="t12_1159" class="t s9_1159">Contents </span>
<span id="t13_1159" class="t sa_1159">2:0 </span><span id="t14_1159" class="t sa_1159">Size of access: </span>
<span id="t15_1159" class="t sa_1159">0 = 1-byte </span>
<span id="t16_1159" class="t sa_1159">1 = 2-byte </span>
<span id="t17_1159" class="t sa_1159">3 = 4-byte </span>
<span id="t18_1159" class="t sa_1159">Other values not used. </span>
<span id="t19_1159" class="t sa_1159">3 </span><span id="t1a_1159" class="t sa_1159">Direction of the attempted access (0 </span><span id="t1b_1159" class="t sa_1159">= OUT, 1 = IN) </span>
<span id="t1c_1159" class="t sa_1159">4 </span><span id="t1d_1159" class="t sa_1159">String instruction (0 = not string; 1 = string) </span>
<span id="t1e_1159" class="t sa_1159">5 </span><span id="t1f_1159" class="t sa_1159">REP prefixed (0 = not REP; 1 = REP) </span>
<span id="t1g_1159" class="t sa_1159">6 </span><span id="t1h_1159" class="t sa_1159">Operand encoding (0 = DX, 1 = immediate) </span>
<span id="t1i_1159" class="t sa_1159">15:7 </span><span id="t1j_1159" class="t sa_1159">Reserved (cleared to 0) </span>
<span id="t1k_1159" class="t sa_1159">31:16 </span><span id="t1l_1159" class="t sa_1159">Port number (as specified in the I/O instruction) </span>
<span id="t1m_1159" class="t sa_1159">63:32 </span><span id="t1n_1159" class="t sa_1159">Reserved (cleared to 0). These bits exist only on processors </span>
<span id="t1o_1159" class="t sa_1159">that support Intel 64 architecture. </span>
<span id="t1p_1159" class="t sa_1159">1. </span><span id="t1q_1159" class="t sa_1159">In this situation, the value of this MSR was saved earlier into the guest-state area. All VM exits save this MSR if the 1-setting of the </span>
<span id="t1r_1159" class="t sa_1159">“load IA32_RTIT_CTL” VM-entry control is supported (see Section 28.3.1), which must be the case if the “Intel PT uses guest physi- </span>
<span id="t1s_1159" class="t sa_1159">cal addresses” VM-execution control is 1 (see Section 27.2.1.1). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
