evDL6.val
 * @brief .
 * @author zpfeng(file creator)
 * @date 2019/07/18
 * @copyright (c) Copyright 2013~2019 - PANGO MICROSYSTEMS, INC.
 * ALL RIGHTS RESERVED.
 *
 * THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
 * IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY PARTIES
 * WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.
 */


gate
device devDL6 : device CLMA
{

    parameter
    (
        config bit CP_INITD[63:0] = 64'hFFFFFFFFFFFFFFFF,
        config string CP_MODED = "LUT6"
    );
    port
    (
        input D0 = 1'b1,
        input D1 = 1'b1,
        input D2 = 1'b1,
        input D3 = 1'b1,
        input D4 = 1'b1,
        input D5 = 1'b1,
        output Y3
    );
}; // end of device devDL6


structure netlist of devDL6
{

    wire  ntD5      ;
    wire  ntD4      ;
    wire  ntD3      ;
    wire  ntD2      ;
    wire  ntD1      ;
    wire  ntD0      ;
    wire  ntL6D     ;

    ntD5        <= D5      ;
    ntD4        <= D4      ;
    ntD3        <= D3      ;
    ntD2        <= D2      ;
    ntD1        <= D1      ;
    ntD0        <= D0      ;
    Y3          <= ntL6D   ;

       device LUT6 FYD
       parameter map
       (
             CP_INIT         => CP_INITD       ,
             CP_MODE         => CP_MODED
       )
       port map
       (
             A0      => ntD0                                 ,
             A1      => ntD1                                 ,
             A2      => ntD2                                 ,
             A3      => ntD3                                 ,
             A4      => ntD4                                 ,
             A5      => ntD5                                 ,
             L6      => ntL6D

       );
}; // end of structure netlist of devDL6



