OpenROAD e9d88df58cd6e61dec17d0cd7d355f7d6ec25778 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /project/openlane/mgmt_core_wrapper/runs/RUN_2021.12.26_22.44.57/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 443 library cells
[INFO ODB-0226] Finished LEF file:  /project/openlane/mgmt_core_wrapper/runs/RUN_2021.12.26_22.44.57/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /project/openlane/mgmt_core_wrapper/runs/RUN_2021.12.26_22.44.57/tmp/routing/12-global.def
[INFO ODB-0128] Design: mgmt_core_wrapper
[INFO ODB-0130]     Created 742 pins.
[INFO ODB-0131]     Created 2 components and 899 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 4 connections.
[INFO ODB-0133]     Created 817 nets and 895 connections.
[INFO ODB-0134] Finished DEF file: /project/openlane/mgmt_core_wrapper/runs/RUN_2021.12.26_22.44.57/tmp/routing/12-global.def
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     443
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   mgmt_core_wrapper
Die area:                 ( 0 0 ) ( 2620000 820000 )
Number of track patterns: 12
Number of DEF vias:       2
Number of components:     2
Number of terminals:      742
Number of snets:          2
Number of nets:           817

[INFO DRT-0151] Reading guide.

Number of guides:     4714

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR_M
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: M4M5_PR_C
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 2.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 3.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 3.
[INFO DRT-0033] via shape region query size = 0.
[INFO DRT-0033] met2 shape region query size = 2024.
[INFO DRT-0033] via2 shape region query size = 0.
[INFO DRT-0033] met3 shape region query size = 689.
[INFO DRT-0033] via3 shape region query size = 0.
[INFO DRT-0033] met4 shape region query size = 281.
[INFO DRT-0033] via4 shape region query size = 88.
[INFO DRT-0033] met5 shape region query size = 153.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0078]   Complete 895 pins.
[INFO DRT-0081]   Complete 0 unique inst patterns.
[INFO DRT-0084]   Complete 0 groups.
#scanned instances     = 2
#unique  instances     = 2
#stdCellGenAp          = 0
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 0
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 0
#instTermValidViaApCnt = 0
#macroGenAp            = 4931
#macroValidPlanarAp    = 4931
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 92.38 (MB), peak = 92.38 (MB)
[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 118 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 379 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 0.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 830.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1697.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 372.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 4.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1701 vertical wires in 8 frboxes and 1202 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 644 vertical wires in 8 frboxes and 214 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 97.24 (MB), peak = 99.49 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 105.80 (MB), peak = 105.80 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 178.19 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 200.57 (MB).
    Completing 30% with 160 violations.
    elapsed time = 00:00:00, memory = 172.80 (MB).
    Completing 40% with 160 violations.
    elapsed time = 00:00:01, memory = 190.00 (MB).
    Completing 50% with 160 violations.
    elapsed time = 00:00:01, memory = 205.91 (MB).
    Completing 60% with 301 violations.
    elapsed time = 00:00:01, memory = 191.63 (MB).
    Completing 70% with 301 violations.
    elapsed time = 00:00:02, memory = 211.30 (MB).
    Completing 80% with 344 violations.
    elapsed time = 00:00:02, memory = 160.66 (MB).
    Completing 90% with 344 violations.
    elapsed time = 00:00:02, memory = 183.75 (MB).
    Completing 100% with 368 violations.
    elapsed time = 00:00:03, memory = 122.31 (MB).
[INFO DRT-0199]   Number of violations = 389.
[INFO DRT-0267] cpu time = 00:00:48, elapsed time = 00:00:03, memory = 431.65 (MB), peak = 467.48 (MB)
Total wire length = 264333 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 176172 um.
Total wire length on LAYER met2 = 57970 um.
Total wire length on LAYER met3 = 30001 um.
Total wire length on LAYER met4 = 188 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2323.
Up-via summary (total 2323):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1915
           met2     400
           met3       8
           met4       0
-----------------------
                   2323


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 389 violations.
    elapsed time = 00:00:00, memory = 508.35 (MB).
    Completing 20% with 389 violations.
    elapsed time = 00:00:00, memory = 541.29 (MB).
    Completing 30% with 205 violations.
    elapsed time = 00:00:01, memory = 548.08 (MB).
    Completing 40% with 205 violations.
    elapsed time = 00:00:01, memory = 548.08 (MB).
    Completing 50% with 205 violations.
    elapsed time = 00:00:01, memory = 549.75 (MB).
    Completing 60% with 141 violations.
    elapsed time = 00:00:01, memory = 552.18 (MB).
    Completing 70% with 141 violations.
    elapsed time = 00:00:02, memory = 561.08 (MB).
    Completing 80% with 54 violations.
    elapsed time = 00:00:02, memory = 553.80 (MB).
    Completing 90% with 54 violations.
    elapsed time = 00:00:02, memory = 556.76 (MB).
    Completing 100% with 51 violations.
    elapsed time = 00:00:03, memory = 556.76 (MB).
[INFO DRT-0199]   Number of violations = 51.
[INFO DRT-0267] cpu time = 00:00:47, elapsed time = 00:00:03, memory = 556.88 (MB), peak = 592.51 (MB)
Total wire length = 263521 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 175855 um.
Total wire length on LAYER met2 = 57909 um.
Total wire length on LAYER met3 = 29568 um.
Total wire length on LAYER met4 = 188 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2333.
Up-via summary (total 2333):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1905
           met2     420
           met3       8
           met4       0
-----------------------
                   2333


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 51 violations.
    elapsed time = 00:00:00, memory = 556.88 (MB).
    Completing 20% with 51 violations.
    elapsed time = 00:00:00, memory = 557.02 (MB).
    Completing 30% with 45 violations.
    elapsed time = 00:00:00, memory = 557.02 (MB).
    Completing 40% with 45 violations.
    elapsed time = 00:00:00, memory = 557.11 (MB).
    Completing 50% with 45 violations.
    elapsed time = 00:00:00, memory = 557.11 (MB).
    Completing 60% with 50 violations.
    elapsed time = 00:00:00, memory = 557.11 (MB).
    Completing 70% with 50 violations.
    elapsed time = 00:00:00, memory = 557.22 (MB).
    Completing 80% with 41 violations.
    elapsed time = 00:00:00, memory = 557.22 (MB).
    Completing 90% with 41 violations.
    elapsed time = 00:00:00, memory = 557.22 (MB).
    Completing 100% with 39 violations.
    elapsed time = 00:00:00, memory = 557.38 (MB).
[INFO DRT-0199]   Number of violations = 39.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 557.38 (MB), peak = 593.14 (MB)
Total wire length = 263536 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 175899 um.
Total wire length on LAYER met2 = 57917 um.
Total wire length on LAYER met3 = 29531 um.
Total wire length on LAYER met4 = 188 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2353.
Up-via summary (total 2353):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1919
           met2     426
           met3       8
           met4       0
-----------------------
                   2353


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 39 violations.
    elapsed time = 00:00:00, memory = 557.38 (MB).
    Completing 20% with 39 violations.
    elapsed time = 00:00:00, memory = 557.38 (MB).
    Completing 30% with 39 violations.
    elapsed time = 00:00:00, memory = 557.38 (MB).
    Completing 40% with 39 violations.
    elapsed time = 00:00:00, memory = 557.38 (MB).
    Completing 50% with 39 violations.
    elapsed time = 00:00:00, memory = 557.38 (MB).
    Completing 60% with 36 violations.
    elapsed time = 00:00:00, memory = 557.38 (MB).
    Completing 70% with 36 violations.
    elapsed time = 00:00:00, memory = 557.38 (MB).
    Completing 80% with 25 violations.
    elapsed time = 00:00:01, memory = 557.38 (MB).
    Completing 90% with 25 violations.
    elapsed time = 00:00:01, memory = 557.38 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:01, memory = 557.58 (MB).
[INFO DRT-0199]   Number of violations = 24.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 557.58 (MB), peak = 593.27 (MB)
Total wire length = 263575 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 175965 um.
Total wire length on LAYER met2 = 57943 um.
Total wire length on LAYER met3 = 29477 um.
Total wire length on LAYER met4 = 188 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2369.
Up-via summary (total 2369):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1927
           met2     434
           met3       8
           met4       0
-----------------------
                   2369


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:01, memory = 557.58 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:01, memory = 557.58 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:01, memory = 557.58 (MB).
[INFO DRT-0199]   Number of violations = 24.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 557.58 (MB), peak = 593.28 (MB)
Total wire length = 263638 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 175986 um.
Total wire length on LAYER met2 = 57991 um.
Total wire length on LAYER met3 = 29471 um.
Total wire length on LAYER met4 = 188 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2381.
Up-via summary (total 2381):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1929
           met2     444
           met3       8
           met4       0
-----------------------
                   2381


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 30% with 15 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 40% with 15 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 50% with 15 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 60% with 15 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 70% with 15 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
[INFO DRT-0199]   Number of violations = 12.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 557.58 (MB), peak = 593.34 (MB)
Total wire length = 263675 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 176067 um.
Total wire length on LAYER met2 = 58030 um.
Total wire length on LAYER met3 = 29389 um.
Total wire length on LAYER met4 = 188 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2401.
Up-via summary (total 2401):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1935
           met2     458
           met3       8
           met4       0
-----------------------
                   2401


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
[INFO DRT-0199]   Number of violations = 8.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 557.58 (MB), peak = 593.34 (MB)
Total wire length = 263654 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 176128 um.
Total wire length on LAYER met2 = 58016 um.
Total wire length on LAYER met3 = 29321 um.
Total wire length on LAYER met4 = 188 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2401.
Up-via summary (total 2401):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1937
           met2     456
           met3       8
           met4       0
-----------------------
                   2401


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
[INFO DRT-0199]   Number of violations = 7.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 557.58 (MB), peak = 593.34 (MB)
Total wire length = 263658 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 176157 um.
Total wire length on LAYER met2 = 58020 um.
Total wire length on LAYER met3 = 29291 um.
Total wire length on LAYER met4 = 188 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2403.
Up-via summary (total 2403):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1939
           met2     456
           met3       8
           met4       0
-----------------------
                   2403


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
[INFO DRT-0199]   Number of violations = 5.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 557.58 (MB), peak = 593.34 (MB)
Total wire length = 263656 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 176116 um.
Total wire length on LAYER met2 = 58016 um.
Total wire length on LAYER met3 = 29334 um.
Total wire length on LAYER met4 = 188 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2403.
Up-via summary (total 2403):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1937
           met2     458
           met3       8
           met4       0
-----------------------
                   2403


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
[INFO DRT-0199]   Number of violations = 3.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 557.58 (MB), peak = 593.34 (MB)
Total wire length = 263666 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 176119 um.
Total wire length on LAYER met2 = 58033 um.
Total wire length on LAYER met3 = 29325 um.
Total wire length on LAYER met4 = 188 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2407.
Up-via summary (total 2407):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1939
           met2     460
           met3       8
           met4       0
-----------------------
                   2407


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
[INFO DRT-0199]   Number of violations = 3.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 557.58 (MB), peak = 593.34 (MB)
Total wire length = 263666 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 176119 um.
Total wire length on LAYER met2 = 58033 um.
Total wire length on LAYER met3 = 29325 um.
Total wire length on LAYER met4 = 188 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2407.
Up-via summary (total 2407):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1939
           met2     460
           met3       8
           met4       0
-----------------------
                   2407


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
[INFO DRT-0199]   Number of violations = 3.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 557.58 (MB), peak = 593.34 (MB)
Total wire length = 263666 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 176119 um.
Total wire length on LAYER met2 = 58033 um.
Total wire length on LAYER met3 = 29325 um.
Total wire length on LAYER met4 = 188 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2407.
Up-via summary (total 2407):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1939
           met2     460
           met3       8
           met4       0
-----------------------
                   2407


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
[INFO DRT-0199]   Number of violations = 3.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 557.58 (MB), peak = 593.34 (MB)
Total wire length = 263666 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 176116 um.
Total wire length on LAYER met2 = 58033 um.
Total wire length on LAYER met3 = 29327 um.
Total wire length on LAYER met4 = 188 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2407.
Up-via summary (total 2407):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1939
           met2     460
           met3       8
           met4       0
-----------------------
                   2407


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
[INFO DRT-0199]   Number of violations = 3.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 557.58 (MB), peak = 593.34 (MB)
Total wire length = 263666 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 176116 um.
Total wire length on LAYER met2 = 58033 um.
Total wire length on LAYER met3 = 29327 um.
Total wire length on LAYER met4 = 188 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2407.
Up-via summary (total 2407):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1939
           met2     460
           met3       8
           met4       0
-----------------------
                   2407


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 557.58 (MB), peak = 593.34 (MB)
Total wire length = 263700 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 176169 um.
Total wire length on LAYER met2 = 58051 um.
Total wire length on LAYER met3 = 29290 um.
Total wire length on LAYER met4 = 188 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2409.
Up-via summary (total 2409):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1941
           met2     460
           met3       8
           met4       0
-----------------------
                   2409


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 557.58 (MB), peak = 593.34 (MB)
Total wire length = 263700 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 176169 um.
Total wire length on LAYER met2 = 58051 um.
Total wire length on LAYER met3 = 29290 um.
Total wire length on LAYER met4 = 188 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2409.
Up-via summary (total 2409):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1941
           met2     460
           met3       8
           met4       0
-----------------------
                   2409


[INFO DRT-0195] Start 16th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 557.58 (MB), peak = 593.34 (MB)
Total wire length = 263698 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 176169 um.
Total wire length on LAYER met2 = 58051 um.
Total wire length on LAYER met3 = 29289 um.
Total wire length on LAYER met4 = 188 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2409.
Up-via summary (total 2409):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1941
           met2     460
           met3       8
           met4       0
-----------------------
                   2409


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
[INFO DRT-0199]   Number of violations = 1.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 557.58 (MB), peak = 593.34 (MB)
Total wire length = 263690 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 176154 um.
Total wire length on LAYER met2 = 58043 um.
Total wire length on LAYER met3 = 29304 um.
Total wire length on LAYER met4 = 188 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2405.
Up-via summary (total 2405):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1939
           met2     458
           met3       8
           met4       0
-----------------------
                   2405


[INFO DRT-0195] Start 18th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 557.58 (MB), peak = 593.34 (MB)
Total wire length = 263692 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 176142 um.
Total wire length on LAYER met2 = 58043 um.
Total wire length on LAYER met3 = 29318 um.
Total wire length on LAYER met4 = 188 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2405.
Up-via summary (total 2405):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1939
           met2     458
           met3       8
           met4       0
-----------------------
                   2405


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 557.58 (MB), peak = 593.34 (MB)
Total wire length = 263692 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 176142 um.
Total wire length on LAYER met2 = 58043 um.
Total wire length on LAYER met3 = 29318 um.
Total wire length on LAYER met4 = 188 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2405.
Up-via summary (total 2405):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1939
           met2     458
           met3       8
           met4       0
-----------------------
                   2405


[INFO DRT-0195] Start 33rd optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 557.58 (MB), peak = 593.34 (MB)
Total wire length = 263692 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 176142 um.
Total wire length on LAYER met2 = 58043 um.
Total wire length on LAYER met3 = 29318 um.
Total wire length on LAYER met4 = 188 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2405.
Up-via summary (total 2405):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1939
           met2     458
           met3       8
           met4       0
-----------------------
                   2405


[INFO DRT-0195] Start 41st optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 557.58 (MB), peak = 593.34 (MB)
Total wire length = 263692 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 176142 um.
Total wire length on LAYER met2 = 58043 um.
Total wire length on LAYER met3 = 29318 um.
Total wire length on LAYER met4 = 188 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2405.
Up-via summary (total 2405):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1939
           met2     458
           met3       8
           met4       0
-----------------------
                   2405


[INFO DRT-0195] Start 49th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 557.58 (MB), peak = 593.34 (MB)
Total wire length = 263692 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 176142 um.
Total wire length on LAYER met2 = 58043 um.
Total wire length on LAYER met3 = 29318 um.
Total wire length on LAYER met4 = 188 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2405.
Up-via summary (total 2405):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1939
           met2     458
           met3       8
           met4       0
-----------------------
                   2405


[INFO DRT-0195] Start 57th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 557.58 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 557.58 (MB), peak = 593.34 (MB)
Total wire length = 263692 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 176142 um.
Total wire length on LAYER met2 = 58043 um.
Total wire length on LAYER met3 = 29318 um.
Total wire length on LAYER met4 = 188 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2405.
Up-via summary (total 2405):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1939
           met2     458
           met3       8
           met4       0
-----------------------
                   2405


[INFO DRT-0198] Complete detail routing.
Total wire length = 263692 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 176142 um.
Total wire length on LAYER met2 = 58043 um.
Total wire length on LAYER met3 = 29318 um.
Total wire length on LAYER met4 = 188 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2405.
Up-via summary (total 2405):.

-----------------------
 FR_MASTERSLICE       0
            li1       0
           met1    1939
           met2     458
           met3       8
           met4       0
-----------------------
                   2405


[INFO DRT-0267] cpu time = 00:02:05, elapsed time = 00:00:16, memory = 557.58 (MB), peak = 593.34 (MB)

[INFO DRT-0180] Post processing.
Saving to /project/openlane/mgmt_core_wrapper/runs/RUN_2021.12.26_22.44.57/results/routing/mgmt_core_wrapper.def
