OpenROAD 6f9b2bb8b808b1bb5831d4525d868212ae50517a 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/viniguima/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO ODB-0222] Reading LEF file: /openlane/designs/i2c_interface_component/runs/test2/tmp/merged.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/i2c_interface_component/runs/test2/tmp/merged.nom.lef
Reading netlist '/openlane/designs/i2c_interface_component/runs/test2/results/synthesis/i2c_interface_component.v'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO IFP-0001] Added 234 rows of 1409 site unithd with height 1.
[INFO IFP-0030] Inserted 0 tiecells using sky130_fd_sc_hd__conb_1/LO.
[INFO IFP-0030] Inserted 0 tiecells using sky130_fd_sc_hd__conb_1/HI.
[INFO] Extracting DIE_AREA and CORE_AREA from the floorplan
[INFO] Floorplanned on a die area of 0.0 0.0 650.0 650.0 (microns). Saving to /openlane/designs/i2c_interface_component/runs/test2/reports/floorplan/3-initial_fp_die_area.rpt.
[INFO] Floorplanned on a core area of 0.92 5.44 649.06 641.92 (microns). Saving to /openlane/designs/i2c_interface_component/runs/test2/reports/floorplan/3-initial_fp_core_area.rpt.
Writing OpenROAD database to '/openlane/designs/i2c_interface_component/runs/test2/tmp/floorplan/3-initial_fp.odb'…
Writing layout to '/openlane/designs/i2c_interface_component/runs/test2/tmp/floorplan/3-initial_fp.def'…
Writing timing constraints to '/openlane/designs/i2c_interface_component/runs/test2/tmp/floorplan/3-initial_fp.sdc'…
