make SystolicGrid_ffk_fpga  addr=./ICLR/SystolicGrid_ffk_fpga_A_2_5_B_2_5_ACC_31_tile_32_MHz750    a_e=2  a_f=5  b_e=2  b_f=5  acc_d=31  part=xczu28dr-ffvg1517-2-e cons=Cons_750.xdc tile=32 &
make SystolicGrid_ffk_fpga  addr=./ICLR/SystolicGrid_ffk_fpga_A_2_3_B_2_3_ACC_20_tile_32_MHz750    a_e=2  a_f=3  b_e=2  b_f=3  acc_d=20  part=xczu28dr-ffvg1517-2-e cons=Cons_750.xdc tile=32 &
