Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Nov  3 15:00:31 2023
| Host         : LAPTOP-QKPB5NLF running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file FOC_torqueVectorGenerator_timing_summary_routed.rpt -pb FOC_torqueVectorGenerator_timing_summary_routed.pb -rpx FOC_torqueVectorGenerator_timing_summary_routed.rpx -warn_on_violation
| Design       : FOC_torqueVectorGenerator
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  93          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (54)
6. checking no_output_delay (39)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (54)
-------------------------------
 There are 54 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (39)
--------------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.387        0.000                      0                 1207        0.014        0.000                      0                 1207        2.000        0.000                       0                   592  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 0.387        0.000                      0                 1207        0.014        0.000                      0                 1207        2.000        0.000                       0                   592  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 phaseSelectionHandler.vec0Position_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phaseSelectionHandler.vec0Position_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 1.687ns (40.915%)  route 2.436ns (59.085%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 9.383 - 5.000 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.674     4.897    CLK_IBUF_BUFG
    SLICE_X32Y44         FDSE                                         r  phaseSelectionHandler.vec0Position_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDSE (Prop_fdse_C_Q)         0.518     5.415 f  phaseSelectionHandler.vec0Position_reg[14]/Q
                         net (fo=10, routed)          1.009     6.424    phaseSelectionHandler.vec0Position_reg_n_0_[14]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.548 r  phaseSelectionHandler.vec0Position[17]_i_32/O
                         net (fo=1, routed)           0.000     6.548    phaseSelectionHandler.vec0Position[17]_i_32_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.949 r  phaseSelectionHandler.vec0Position_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.949    phaseSelectionHandler.vec0Position_reg[17]_i_23_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.220 r  phaseSelectionHandler.vec0Position_reg[17]_i_6/CO[0]
                         net (fo=21, routed)          0.645     7.865    phaseSelectionHandler.vec0Position_reg[17]_i_6_n_3
    SLICE_X37Y47         LUT6 (Prop_lut6_I4_O)        0.373     8.238 r  phaseSelectionHandler.vec0Position[17]_i_1/O
                         net (fo=18, routed)          0.783     9.020    phaseSelectionHandler.vec0Position[17]_i_1_n_0
    SLICE_X33Y46         FDSE                                         r  phaseSelectionHandler.vec0Position_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    U14                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.500     9.383    CLK_IBUF_BUFG
    SLICE_X33Y46         FDSE                                         r  phaseSelectionHandler.vec0Position_reg[12]/C
                         clock pessimism              0.489     9.872    
                         clock uncertainty           -0.035     9.837    
    SLICE_X33Y46         FDSE (Setup_fdse_C_S)       -0.429     9.408    phaseSelectionHandler.vec0Position_reg[12]
  -------------------------------------------------------------------
                         required time                          9.408    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 phaseSelectionHandler.vec0Position_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phaseSelectionHandler.vec0Position_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 1.687ns (40.915%)  route 2.436ns (59.085%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 9.383 - 5.000 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.674     4.897    CLK_IBUF_BUFG
    SLICE_X32Y44         FDSE                                         r  phaseSelectionHandler.vec0Position_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDSE (Prop_fdse_C_Q)         0.518     5.415 f  phaseSelectionHandler.vec0Position_reg[14]/Q
                         net (fo=10, routed)          1.009     6.424    phaseSelectionHandler.vec0Position_reg_n_0_[14]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.548 r  phaseSelectionHandler.vec0Position[17]_i_32/O
                         net (fo=1, routed)           0.000     6.548    phaseSelectionHandler.vec0Position[17]_i_32_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.949 r  phaseSelectionHandler.vec0Position_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.949    phaseSelectionHandler.vec0Position_reg[17]_i_23_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.220 r  phaseSelectionHandler.vec0Position_reg[17]_i_6/CO[0]
                         net (fo=21, routed)          0.645     7.865    phaseSelectionHandler.vec0Position_reg[17]_i_6_n_3
    SLICE_X37Y47         LUT6 (Prop_lut6_I4_O)        0.373     8.238 r  phaseSelectionHandler.vec0Position[17]_i_1/O
                         net (fo=18, routed)          0.783     9.020    phaseSelectionHandler.vec0Position[17]_i_1_n_0
    SLICE_X33Y46         FDSE                                         r  phaseSelectionHandler.vec0Position_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    U14                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.500     9.383    CLK_IBUF_BUFG
    SLICE_X33Y46         FDSE                                         r  phaseSelectionHandler.vec0Position_reg[13]/C
                         clock pessimism              0.489     9.872    
                         clock uncertainty           -0.035     9.837    
    SLICE_X33Y46         FDSE (Setup_fdse_C_S)       -0.429     9.408    phaseSelectionHandler.vec0Position_reg[13]
  -------------------------------------------------------------------
                         required time                          9.408    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 phaseSelectionHandler.vec0Position_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phaseSelectionHandler.vec0Position_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 1.687ns (40.915%)  route 2.436ns (59.085%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 9.383 - 5.000 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.674     4.897    CLK_IBUF_BUFG
    SLICE_X32Y44         FDSE                                         r  phaseSelectionHandler.vec0Position_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDSE (Prop_fdse_C_Q)         0.518     5.415 f  phaseSelectionHandler.vec0Position_reg[14]/Q
                         net (fo=10, routed)          1.009     6.424    phaseSelectionHandler.vec0Position_reg_n_0_[14]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.548 r  phaseSelectionHandler.vec0Position[17]_i_32/O
                         net (fo=1, routed)           0.000     6.548    phaseSelectionHandler.vec0Position[17]_i_32_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.949 r  phaseSelectionHandler.vec0Position_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.949    phaseSelectionHandler.vec0Position_reg[17]_i_23_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.220 r  phaseSelectionHandler.vec0Position_reg[17]_i_6/CO[0]
                         net (fo=21, routed)          0.645     7.865    phaseSelectionHandler.vec0Position_reg[17]_i_6_n_3
    SLICE_X37Y47         LUT6 (Prop_lut6_I4_O)        0.373     8.238 r  phaseSelectionHandler.vec0Position[17]_i_1/O
                         net (fo=18, routed)          0.783     9.020    phaseSelectionHandler.vec0Position[17]_i_1_n_0
    SLICE_X33Y46         FDSE                                         r  phaseSelectionHandler.vec0Position_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    U14                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.500     9.383    CLK_IBUF_BUFG
    SLICE_X33Y46         FDSE                                         r  phaseSelectionHandler.vec0Position_reg[15]/C
                         clock pessimism              0.489     9.872    
                         clock uncertainty           -0.035     9.837    
    SLICE_X33Y46         FDSE (Setup_fdse_C_S)       -0.429     9.408    phaseSelectionHandler.vec0Position_reg[15]
  -------------------------------------------------------------------
                         required time                          9.408    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 phaseSelectionHandler.vec0Position_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phaseSelectionHandler.vec0Position_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 1.687ns (41.894%)  route 2.340ns (58.106%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 9.383 - 5.000 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.674     4.897    CLK_IBUF_BUFG
    SLICE_X32Y44         FDSE                                         r  phaseSelectionHandler.vec0Position_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDSE (Prop_fdse_C_Q)         0.518     5.415 f  phaseSelectionHandler.vec0Position_reg[14]/Q
                         net (fo=10, routed)          1.009     6.424    phaseSelectionHandler.vec0Position_reg_n_0_[14]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.548 r  phaseSelectionHandler.vec0Position[17]_i_32/O
                         net (fo=1, routed)           0.000     6.548    phaseSelectionHandler.vec0Position[17]_i_32_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.949 r  phaseSelectionHandler.vec0Position_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.949    phaseSelectionHandler.vec0Position_reg[17]_i_23_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.220 r  phaseSelectionHandler.vec0Position_reg[17]_i_6/CO[0]
                         net (fo=21, routed)          0.645     7.865    phaseSelectionHandler.vec0Position_reg[17]_i_6_n_3
    SLICE_X37Y47         LUT6 (Prop_lut6_I4_O)        0.373     8.238 r  phaseSelectionHandler.vec0Position[17]_i_1/O
                         net (fo=18, routed)          0.686     8.924    phaseSelectionHandler.vec0Position[17]_i_1_n_0
    SLICE_X32Y44         FDSE                                         r  phaseSelectionHandler.vec0Position_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    U14                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.500     9.383    CLK_IBUF_BUFG
    SLICE_X32Y44         FDSE                                         r  phaseSelectionHandler.vec0Position_reg[14]/C
                         clock pessimism              0.514     9.897    
                         clock uncertainty           -0.035     9.862    
    SLICE_X32Y44         FDSE (Setup_fdse_C_S)       -0.524     9.338    phaseSelectionHandler.vec0Position_reg[14]
  -------------------------------------------------------------------
                         required time                          9.338    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 phaseSelectionHandler.vec0Position_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phaseSelectionHandler.vec0Position_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 1.687ns (41.894%)  route 2.340ns (58.106%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 9.383 - 5.000 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.674     4.897    CLK_IBUF_BUFG
    SLICE_X32Y44         FDSE                                         r  phaseSelectionHandler.vec0Position_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDSE (Prop_fdse_C_Q)         0.518     5.415 f  phaseSelectionHandler.vec0Position_reg[14]/Q
                         net (fo=10, routed)          1.009     6.424    phaseSelectionHandler.vec0Position_reg_n_0_[14]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.548 r  phaseSelectionHandler.vec0Position[17]_i_32/O
                         net (fo=1, routed)           0.000     6.548    phaseSelectionHandler.vec0Position[17]_i_32_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.949 r  phaseSelectionHandler.vec0Position_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.949    phaseSelectionHandler.vec0Position_reg[17]_i_23_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.220 r  phaseSelectionHandler.vec0Position_reg[17]_i_6/CO[0]
                         net (fo=21, routed)          0.645     7.865    phaseSelectionHandler.vec0Position_reg[17]_i_6_n_3
    SLICE_X37Y47         LUT6 (Prop_lut6_I4_O)        0.373     8.238 r  phaseSelectionHandler.vec0Position[17]_i_1/O
                         net (fo=18, routed)          0.686     8.924    phaseSelectionHandler.vec0Position[17]_i_1_n_0
    SLICE_X32Y44         FDSE                                         r  phaseSelectionHandler.vec0Position_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    U14                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.500     9.383    CLK_IBUF_BUFG
    SLICE_X32Y44         FDSE                                         r  phaseSelectionHandler.vec0Position_reg[16]/C
                         clock pessimism              0.514     9.897    
                         clock uncertainty           -0.035     9.862    
    SLICE_X32Y44         FDSE (Setup_fdse_C_S)       -0.524     9.338    phaseSelectionHandler.vec0Position_reg[16]
  -------------------------------------------------------------------
                         required time                          9.338    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 phaseSelectionHandler.vec0Position_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phaseSelectionHandler.vec0Position_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 1.687ns (41.342%)  route 2.394ns (58.658%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 9.458 - 5.000 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.674     4.897    CLK_IBUF_BUFG
    SLICE_X32Y44         FDSE                                         r  phaseSelectionHandler.vec0Position_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDSE (Prop_fdse_C_Q)         0.518     5.415 f  phaseSelectionHandler.vec0Position_reg[14]/Q
                         net (fo=10, routed)          1.009     6.424    phaseSelectionHandler.vec0Position_reg_n_0_[14]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.548 r  phaseSelectionHandler.vec0Position[17]_i_32/O
                         net (fo=1, routed)           0.000     6.548    phaseSelectionHandler.vec0Position[17]_i_32_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.949 r  phaseSelectionHandler.vec0Position_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.949    phaseSelectionHandler.vec0Position_reg[17]_i_23_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.220 r  phaseSelectionHandler.vec0Position_reg[17]_i_6/CO[0]
                         net (fo=21, routed)          0.645     7.865    phaseSelectionHandler.vec0Position_reg[17]_i_6_n_3
    SLICE_X37Y47         LUT6 (Prop_lut6_I4_O)        0.373     8.238 r  phaseSelectionHandler.vec0Position[17]_i_1/O
                         net (fo=18, routed)          0.740     8.978    phaseSelectionHandler.vec0Position[17]_i_1_n_0
    SLICE_X37Y43         FDSE                                         r  phaseSelectionHandler.vec0Position_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    U14                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.575     9.458    CLK_IBUF_BUFG
    SLICE_X37Y43         FDSE                                         r  phaseSelectionHandler.vec0Position_reg[1]/C
                         clock pessimism              0.455     9.913    
                         clock uncertainty           -0.035     9.878    
    SLICE_X37Y43         FDSE (Setup_fdse_C_S)       -0.429     9.449    phaseSelectionHandler.vec0Position_reg[1]
  -------------------------------------------------------------------
                         required time                          9.449    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 phaseSelectionHandler.vec0Position_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phaseSelectionHandler.vec0Position_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 1.687ns (41.342%)  route 2.394ns (58.658%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 9.458 - 5.000 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.674     4.897    CLK_IBUF_BUFG
    SLICE_X32Y44         FDSE                                         r  phaseSelectionHandler.vec0Position_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDSE (Prop_fdse_C_Q)         0.518     5.415 f  phaseSelectionHandler.vec0Position_reg[14]/Q
                         net (fo=10, routed)          1.009     6.424    phaseSelectionHandler.vec0Position_reg_n_0_[14]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.548 r  phaseSelectionHandler.vec0Position[17]_i_32/O
                         net (fo=1, routed)           0.000     6.548    phaseSelectionHandler.vec0Position[17]_i_32_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.949 r  phaseSelectionHandler.vec0Position_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.949    phaseSelectionHandler.vec0Position_reg[17]_i_23_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.220 r  phaseSelectionHandler.vec0Position_reg[17]_i_6/CO[0]
                         net (fo=21, routed)          0.645     7.865    phaseSelectionHandler.vec0Position_reg[17]_i_6_n_3
    SLICE_X37Y47         LUT6 (Prop_lut6_I4_O)        0.373     8.238 r  phaseSelectionHandler.vec0Position[17]_i_1/O
                         net (fo=18, routed)          0.740     8.978    phaseSelectionHandler.vec0Position[17]_i_1_n_0
    SLICE_X37Y43         FDSE                                         r  phaseSelectionHandler.vec0Position_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    U14                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.575     9.458    CLK_IBUF_BUFG
    SLICE_X37Y43         FDSE                                         r  phaseSelectionHandler.vec0Position_reg[2]/C
                         clock pessimism              0.455     9.913    
                         clock uncertainty           -0.035     9.878    
    SLICE_X37Y43         FDSE (Setup_fdse_C_S)       -0.429     9.449    phaseSelectionHandler.vec0Position_reg[2]
  -------------------------------------------------------------------
                         required time                          9.449    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 phaseSelectionHandler.vec0Position_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phaseSelectionHandler.vec0Position_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 1.687ns (41.342%)  route 2.394ns (58.658%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 9.458 - 5.000 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.674     4.897    CLK_IBUF_BUFG
    SLICE_X32Y44         FDSE                                         r  phaseSelectionHandler.vec0Position_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDSE (Prop_fdse_C_Q)         0.518     5.415 f  phaseSelectionHandler.vec0Position_reg[14]/Q
                         net (fo=10, routed)          1.009     6.424    phaseSelectionHandler.vec0Position_reg_n_0_[14]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.548 r  phaseSelectionHandler.vec0Position[17]_i_32/O
                         net (fo=1, routed)           0.000     6.548    phaseSelectionHandler.vec0Position[17]_i_32_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.949 r  phaseSelectionHandler.vec0Position_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.949    phaseSelectionHandler.vec0Position_reg[17]_i_23_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.220 r  phaseSelectionHandler.vec0Position_reg[17]_i_6/CO[0]
                         net (fo=21, routed)          0.645     7.865    phaseSelectionHandler.vec0Position_reg[17]_i_6_n_3
    SLICE_X37Y47         LUT6 (Prop_lut6_I4_O)        0.373     8.238 r  phaseSelectionHandler.vec0Position[17]_i_1/O
                         net (fo=18, routed)          0.740     8.978    phaseSelectionHandler.vec0Position[17]_i_1_n_0
    SLICE_X37Y43         FDSE                                         r  phaseSelectionHandler.vec0Position_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    U14                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.575     9.458    CLK_IBUF_BUFG
    SLICE_X37Y43         FDSE                                         r  phaseSelectionHandler.vec0Position_reg[3]/C
                         clock pessimism              0.455     9.913    
                         clock uncertainty           -0.035     9.878    
    SLICE_X37Y43         FDSE (Setup_fdse_C_S)       -0.429     9.449    phaseSelectionHandler.vec0Position_reg[3]
  -------------------------------------------------------------------
                         required time                          9.449    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 phaseSelectionHandler.vec0Position_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phaseSelectionHandler.vec0Position_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 1.687ns (41.342%)  route 2.394ns (58.658%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 9.458 - 5.000 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.674     4.897    CLK_IBUF_BUFG
    SLICE_X32Y44         FDSE                                         r  phaseSelectionHandler.vec0Position_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDSE (Prop_fdse_C_Q)         0.518     5.415 f  phaseSelectionHandler.vec0Position_reg[14]/Q
                         net (fo=10, routed)          1.009     6.424    phaseSelectionHandler.vec0Position_reg_n_0_[14]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.548 r  phaseSelectionHandler.vec0Position[17]_i_32/O
                         net (fo=1, routed)           0.000     6.548    phaseSelectionHandler.vec0Position[17]_i_32_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.949 r  phaseSelectionHandler.vec0Position_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.949    phaseSelectionHandler.vec0Position_reg[17]_i_23_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.220 r  phaseSelectionHandler.vec0Position_reg[17]_i_6/CO[0]
                         net (fo=21, routed)          0.645     7.865    phaseSelectionHandler.vec0Position_reg[17]_i_6_n_3
    SLICE_X37Y47         LUT6 (Prop_lut6_I4_O)        0.373     8.238 r  phaseSelectionHandler.vec0Position[17]_i_1/O
                         net (fo=18, routed)          0.740     8.978    phaseSelectionHandler.vec0Position[17]_i_1_n_0
    SLICE_X37Y43         FDSE                                         r  phaseSelectionHandler.vec0Position_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    U14                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.575     9.458    CLK_IBUF_BUFG
    SLICE_X37Y43         FDSE                                         r  phaseSelectionHandler.vec0Position_reg[4]/C
                         clock pessimism              0.455     9.913    
                         clock uncertainty           -0.035     9.878    
    SLICE_X37Y43         FDSE (Setup_fdse_C_S)       -0.429     9.449    phaseSelectionHandler.vec0Position_reg[4]
  -------------------------------------------------------------------
                         required time                          9.449    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 phaseSelectionHandler.vec0Position_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            phaseSelectionHandler.vec0Position_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 1.687ns (41.723%)  route 2.356ns (58.277%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 9.458 - 5.000 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.674     4.897    CLK_IBUF_BUFG
    SLICE_X32Y44         FDSE                                         r  phaseSelectionHandler.vec0Position_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDSE (Prop_fdse_C_Q)         0.518     5.415 f  phaseSelectionHandler.vec0Position_reg[14]/Q
                         net (fo=10, routed)          1.009     6.424    phaseSelectionHandler.vec0Position_reg_n_0_[14]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.548 r  phaseSelectionHandler.vec0Position[17]_i_32/O
                         net (fo=1, routed)           0.000     6.548    phaseSelectionHandler.vec0Position[17]_i_32_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.949 r  phaseSelectionHandler.vec0Position_reg[17]_i_23/CO[3]
                         net (fo=1, routed)           0.000     6.949    phaseSelectionHandler.vec0Position_reg[17]_i_23_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.220 r  phaseSelectionHandler.vec0Position_reg[17]_i_6/CO[0]
                         net (fo=21, routed)          0.645     7.865    phaseSelectionHandler.vec0Position_reg[17]_i_6_n_3
    SLICE_X37Y47         LUT6 (Prop_lut6_I4_O)        0.373     8.238 r  phaseSelectionHandler.vec0Position[17]_i_1/O
                         net (fo=18, routed)          0.703     8.940    phaseSelectionHandler.vec0Position[17]_i_1_n_0
    SLICE_X36Y44         FDSE                                         r  phaseSelectionHandler.vec0Position_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    U14                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         1.575     9.458    CLK_IBUF_BUFG
    SLICE_X36Y44         FDSE                                         r  phaseSelectionHandler.vec0Position_reg[11]/C
                         clock pessimism              0.455     9.913    
                         clock uncertainty           -0.035     9.878    
    SLICE_X36Y44         FDSE (Setup_fdse_C_S)       -0.429     9.449    phaseSelectionHandler.vec0Position_reg[11]
  -------------------------------------------------------------------
                         required time                          9.449    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                  0.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 calcProcessing/C_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.230%)  route 0.182ns (58.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.562     1.489    calcProcessing/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  calcProcessing/C_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.128     1.617 r  calcProcessing/C_reg[43]/Q
                         net (fo=1, routed)           0.182     1.799    calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/C[43]
    SLICE_X35Y49         FDRE                                         r  calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.833     2.009    calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/CLK
    SLICE_X35Y49         FDRE                                         r  calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[43]/C
                         clock pessimism             -0.249     1.760    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.025     1.785    calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 calcProcessing/C_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.936%)  route 0.209ns (62.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.562     1.489    calcProcessing/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  calcProcessing/C_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.128     1.617 r  calcProcessing/C_reg[41]/Q
                         net (fo=1, routed)           0.209     1.826    calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/C[41]
    SLICE_X35Y49         FDRE                                         r  calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.833     2.009    calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/CLK
    SLICE_X35Y49         FDRE                                         r  calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[41]/C
                         clock pessimism             -0.249     1.760    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.018     1.778    calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 buffer_phaseSelectionHandler_A_reg_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            A_reg_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.678%)  route 0.243ns (63.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.591     1.518    CLK_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  buffer_phaseSelectionHandler_A_reg_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  buffer_phaseSelectionHandler_A_reg_reg[2][1]/Q
                         net (fo=1, routed)           0.243     1.902    buffer_phaseSelectionHandler_A_reg_reg[2]__0[1]
    SLICE_X35Y51         FDRE                                         r  A_reg_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.832     2.008    CLK_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  A_reg_reg[4][1]/C
                         clock pessimism             -0.249     1.759    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.075     1.834    A_reg_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 buffer_phaseSelectionHandler_A_reg_reg[2][17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            A_reg_reg[4][17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.318%)  route 0.253ns (60.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.591     1.518    CLK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  buffer_phaseSelectionHandler_A_reg_reg[2][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  buffer_phaseSelectionHandler_A_reg_reg[2][17]/Q
                         net (fo=1, routed)           0.253     1.935    buffer_phaseSelectionHandler_A_reg_reg[2]__0[17]
    SLICE_X39Y51         FDRE                                         r  A_reg_reg[4][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.859     2.035    CLK_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  A_reg_reg[4][17]/C
                         clock pessimism             -0.249     1.786    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.070     1.856    A_reg_reg[4][17]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 B_reg_reg[4][3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            calcProcessing/B_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.227ns (48.617%)  route 0.240ns (51.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.592     1.519    CLK_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  B_reg_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.128     1.647 r  B_reg_reg[4][3]/Q
                         net (fo=1, routed)           0.240     1.887    calcProcessing/B_reg[17]_0[3]
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.099     1.986 r  calcProcessing/B[3]_i_2/O
                         net (fo=1, routed)           0.000     1.986    calcProcessing/B[3]_i_2_n_0
    SLICE_X38Y50         FDSE                                         r  calcProcessing/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.859     2.035    calcProcessing/CLK_IBUF_BUFG
    SLICE_X38Y50         FDSE                                         r  calcProcessing/B_reg[3]/C
                         clock pessimism             -0.249     1.786    
    SLICE_X38Y50         FDSE (Hold_fdse_C_D)         0.120     1.906    calcProcessing/B_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 B_reg_reg[4][10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            calcProcessing/B_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.860%)  route 0.252ns (64.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.592     1.519    CLK_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  B_reg_reg[4][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  B_reg_reg[4][10]/Q
                         net (fo=1, routed)           0.252     1.912    calcProcessing/B_reg[17]_0[10]
    SLICE_X36Y51         FDRE                                         r  calcProcessing/B_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.859     2.035    calcProcessing/CLK_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  calcProcessing/B_reg[10]/C
                         clock pessimism             -0.249     1.786    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.046     1.832    calcProcessing/B_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 B_reg_reg[4][14]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            calcProcessing/B_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (32.997%)  route 0.286ns (67.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.592     1.519    CLK_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  B_reg_reg[4][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  B_reg_reg[4][14]/Q
                         net (fo=1, routed)           0.286     1.946    calcProcessing/B_reg[17]_0[14]
    SLICE_X36Y51         FDRE                                         r  calcProcessing/B_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.859     2.035    calcProcessing/CLK_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  calcProcessing/B_reg[14]/C
                         clock pessimism             -0.249     1.786    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.075     1.861    calcProcessing/B_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 calcProcessing/C_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.676%)  route 0.264ns (67.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.562     1.489    calcProcessing/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  calcProcessing/C_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.128     1.617 r  calcProcessing/C_reg[40]/Q
                         net (fo=1, routed)           0.264     1.881    calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/C[40]
    SLICE_X35Y49         FDRE                                         r  calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.833     2.009    calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/CLK
    SLICE_X35Y49         FDRE                                         r  calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[40]/C
                         clock pessimism             -0.249     1.760    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.021     1.781    calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 calcProcessing/P_reg_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            C_reg_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.561     1.488    calcProcessing/CLK_IBUF_BUFG
    SLICE_X33Y54         FDRE                                         r  calcProcessing/P_reg_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  calcProcessing/P_reg_reg[0][15]/Q
                         net (fo=1, routed)           0.052     1.681    P_reg_reg[0][15]
    SLICE_X32Y54         FDRE                                         r  C_reg_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.830     2.006    CLK_IBUF_BUFG
    SLICE_X32Y54         FDRE                                         r  C_reg_reg[1][15]/C
                         clock pessimism             -0.505     1.501    
    SLICE_X32Y54         FDRE (Hold_fdre_C_D)         0.076     1.577    C_reg_reg[1][15]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 addra_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sin_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.831%)  route 0.213ns (60.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.563     1.490    CLK_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  addra_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  addra_reg[6]/Q
                         net (fo=1, routed)           0.213     1.844    sin_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y9          RAMB36E1                                     r  sin_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IBUF_BUFG_inst/O
                         net (fo=591, routed)         0.875     2.051    sin_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  sin_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.502     1.549    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.732    sin_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y9    sin_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y9    sin_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         5.000       2.846      DSP48_X1Y20    calcProcessing/DSP/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X41Y41   A_reg_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X43Y40   A_reg_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X41Y46   A_reg_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X42Y50   A_reg_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X43Y52   A_reg_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X43Y48   A_reg_reg[0][14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y41   A_reg_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y41   A_reg_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y40   A_reg_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y40   A_reg_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y46   A_reg_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y46   A_reg_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y50   A_reg_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y50   A_reg_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y52   A_reg_reg[0][13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y52   A_reg_reg[0][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y41   A_reg_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y41   A_reg_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y40   A_reg_reg[0][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y40   A_reg_reg[0][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y46   A_reg_reg[0][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y46   A_reg_reg[0][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y50   A_reg_reg[0][12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y50   A_reg_reg[0][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y52   A_reg_reg[0][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y52   A_reg_reg[0][13]/C



