INFO-FLOW: Workspace /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution opened at Fri Mar 08 14:10:08 KST 2019
Execute   set_part  xc7z020clg484-1  
Execute     add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to ' xc7z020clg484-1 '
Execute     get_default_platform 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10.000000 
Execute     config_clock -quiet -name default -period 10.000000 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   set_clock_uncertainty 27.0% 
Execute     get_clock_period -default -name=default 
Execute     config_clock -quiet -name default -uncertainty 2.7000000000000002 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.7ns.
Execute   config_rtl -reset_level low 
Execute   source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm.tcl 
Execute     set_directive_interface -mode ap_fifo cal_gemm C 
INFO-FLOW: Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredC 
Execute     set_directive_interface -mode ap_fifo cal_gemm B 
INFO-FLOW: Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredC 
INFO-FLOW: Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredB 
Execute     set_directive_interface -mode ap_fifo cal_gemm A 
INFO-FLOW: Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredC 
INFO-FLOW: Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredA 
Execute     set_directive_latency -min 1 cal_gemm 
INFO-FLOW: Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredC 
INFO-FLOW: Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'LATENCY' min=1 
Execute   config_rtl -prefix a0_ 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp"   -I/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/libs/sds_utils -Wall -O3 -Wno-unused-label -Wall -Wno-unused-result -Wno-unknown-pragmas -Wfatal-errors -fPIC -DSDSOC -D__SDSCC__ -m32 -DHLS_NO_XIL_FPO_LIB -I/opt/Xilinx/SDx/2018.2/target/aarch32-linux/include -I/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src -D__SDSVHLS__ -D__SDSVHLS_SYNTHESIS__ -I/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw -w  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/kernel.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp -I/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/libs/sds_utils -Wall -O3 -Wno-unused-label -Wall -Wno-unused-result -Wno-unknown-pragmas -Wfatal-errors -fPIC -DSDSOC -D__SDSCC__ -m32 -DHLS_NO_XIL_FPO_LIB -I/opt/Xilinx/SDx/2018.2/target/aarch32-linux/include -I/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src -D__SDSVHLS__ -D__SDSVHLS_SYNTHESIS__ -I/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw -w -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/kernel.pp.0.cpp
Command       clang done; 0.97 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -I/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/libs/sds_utils -Wall -O3 -Wno-unused-label -Wall -Wno-unused-result -Wno-unknown-pragmas -Wfatal-errors -fPIC -DSDSOC -D__SDSCC__ -m32 -DHLS_NO_XIL_FPO_LIB -I/opt/Xilinx/SDx/2018.2/target/aarch32-linux/include -I/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src -D__SDSVHLS__ -D__SDSVHLS_SYNTHESIS__ -I/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw -w  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/kernel.pp.0.cpp"  -o "/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -I/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/libs/sds_utils -Wall -O3 -Wno-unused-label -Wall -Wno-unused-result -Wno-unknown-pragmas -Wfatal-errors -fPIC -DSDSOC -D__SDSCC__ -m32 -DHLS_NO_XIL_FPO_LIB -I/opt/Xilinx/SDx/2018.2/target/aarch32-linux/include -I/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src -D__SDSVHLS__ -D__SDSVHLS_SYNTHESIS__ -I/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw -w -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/kernel.pp.0.cpp -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/useless.bc
Command       clang done; 0.97 sec.
INFO-FLOW: GCC PP time: 1 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredC 
INFO-FLOW: Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'LATENCY' min=1 
INFO-FLOW: Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredC 
INFO-FLOW: Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredB 
INFO-FLOW: Setting directive 'INTERFACE' ap_fifo=positionBoolean0mode port=positionBooleanTextRequiredA 
INFO-FLOW: Setting directive 'LATENCY' min=1 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/kernel.pp.0.cpp std=gnu++98 -directive=/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/.systemc_flag -quiet -fix-errors /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/kernel.pp.0.cpp std=gnu++98 -directive=/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/solution.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/solution.json -quiet -fix-errors /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/xilinx-dataflow-lawyer.kernel.pp.0.cpp.diag.yml /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/xilinx-dataflow-lawyer.kernel.pp.0.cpp.out.log 2> /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/xilinx-dataflow-lawyer.kernel.pp.0.cpp.err.log 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54:5
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:69:24
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/kernel.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: tidy-3.1 time 0 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/kernel.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/kernel.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/kernel.pragma.1.cpp"   -I/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/libs/sds_utils -Wall -O3 -Wno-unused-label -Wall -Wno-unused-result -Wno-unknown-pragmas -Wfatal-errors -fPIC -DSDSOC -D__SDSCC__ -m32 -DHLS_NO_XIL_FPO_LIB -I/opt/Xilinx/SDx/2018.2/target/aarch32-linux/include -I/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src -D__SDSVHLS__ -D__SDSVHLS_SYNTHESIS__ -I/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw -w  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/kernel.pragma.2.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/kernel.pragma.1.cpp -I/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/libs/sds_utils -Wall -O3 -Wno-unused-label -Wall -Wno-unused-result -Wno-unknown-pragmas -Wfatal-errors -fPIC -DSDSOC -D__SDSCC__ -m32 -DHLS_NO_XIL_FPO_LIB -I/opt/Xilinx/SDx/2018.2/target/aarch32-linux/include -I/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src -D__SDSVHLS__ -D__SDSVHLS_SYNTHESIS__ -I/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw -w -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/kernel.pragma.2.cpp
Command       clang done; 0.96 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/kernel.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/kernel.pragma.2.cpp"  -I/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/libs/sds_utils -Wall -O3 -Wno-unused-label -Wall -Wno-unused-result -Wno-unknown-pragmas -Wfatal-errors -fPIC -DSDSOC -D__SDSCC__ -m32 -DHLS_NO_XIL_FPO_LIB -I/opt/Xilinx/SDx/2018.2/target/aarch32-linux/include -I/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src -D__SDSVHLS__ -D__SDSVHLS_SYNTHESIS__ -I/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw -w  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/kernel.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2018.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2018.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/kernel.pragma.2.cpp -I/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/libs/sds_utils -Wall -O3 -Wno-unused-label -Wall -Wno-unused-result -Wno-unknown-pragmas -Wfatal-errors -fPIC -DSDSOC -D__SDSCC__ -m32 -DHLS_NO_XIL_FPO_LIB -I/opt/Xilinx/SDx/2018.2/target/aarch32-linux/include -I/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src -D__SDSVHLS__ -D__SDSVHLS_SYNTHESIS__ -I/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw -w -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/kernel.bc
Command       clang done; 0.97 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/kernel.g.bc -hls-opt -except-internalize cal_gemm -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/a.g 
Command       llvm-ld done; 0.49 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 377.453 ; gain = 12.594 ; free physical = 26241 ; free virtual = 62746
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 377.453 ; gain = 12.594 ; free physical = 26241 ; free virtual = 62746
Execute       ::config_rtl 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/a.pp.bc -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2018.2/lnx64/lib -lfloatconversion -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.48 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top cal_gemm -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/a.g.0.bc -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'read_B' into 'stream_cal' (/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:73).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 377.453 ; gain = 12.594 ; free physical = 26240 ; free virtual = 62744
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/a.g.1.bc -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/a.g.2.prechk.bc -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 377.453 ; gain = 12.594 ; free physical = 26239 ; free virtual = 62744
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/a.g.1.bc to /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/a.o.1.bc -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:55) in function 'calulation' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:16) in function 'out_initial' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:59) in function 'calulation' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:18) in function 'out_initial' completely.
INFO: [XFORM 203-101] Partitioning array 'la' (/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lout' (/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54) to a process function for dataflow in function 'calulation'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:43) to a process function for dataflow in function 'stream_cal'.
WARNING: [XFORM 203-713] All the elements of global array 'la[0]' should be updated in process function 'read_A', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'la[1]' should be updated in process function 'read_A', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'la[2]' should be updated in process function 'read_A', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'la[3]' should be updated in process function 'read_A', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'la[4]' should be updated in process function 'read_A', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'la[5]' should be updated in process function 'read_A', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'la[6]' should be updated in process function 'read_A', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'la[7]' should be updated in process function 'read_A', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'la[8]' should be updated in process function 'read_A', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'la[9]' should be updated in process function 'read_A', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'la[10]' should be updated in process function 'read_A', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'la[11]' should be updated in process function 'read_A', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'la[12]' should be updated in process function 'read_A', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'la[13]' should be updated in process function 'read_A', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'la[14]' should be updated in process function 'read_A', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'la[15]' should be updated in process function 'read_A', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'la[16]' should be updated in process function 'read_A', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'la[17]' should be updated in process function 'read_A', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'la[18]' should be updated in process function 'read_A', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'la[19]' should be updated in process function 'read_A', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'la[20]' should be updated in process function 'read_A', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'la[21]' should be updated in process function 'read_A', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'la[22]' should be updated in process function 'read_A', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'la[23]' should be updated in process function 'read_A', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'la[24]' should be updated in process function 'read_A', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'la[25]' should be updated in process function 'read_A', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'la[26]' should be updated in process function 'read_A', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'la[27]' should be updated in process function 'read_A', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'la[28]' should be updated in process function 'read_A', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'la[29]' should be updated in process function 'read_A', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'la[30]' should be updated in process function 'read_A', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'la[31]' should be updated in process function 'read_A', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'lout[0]' should be updated in process function 'calulation_Loop_1_proc19', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'lout[1]' should be updated in process function 'calulation_Loop_1_proc19', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'lout[2]' should be updated in process function 'calulation_Loop_1_proc19', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'lout[3]' should be updated in process function 'calulation_Loop_1_proc19', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'lout[4]' should be updated in process function 'calulation_Loop_1_proc19', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'lout[5]' should be updated in process function 'calulation_Loop_1_proc19', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'lout[6]' should be updated in process function 'calulation_Loop_1_proc19', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'lout[7]' should be updated in process function 'calulation_Loop_1_proc19', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'lout[8]' should be updated in process function 'calulation_Loop_1_proc19', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'lout[9]' should be updated in process function 'calulation_Loop_1_proc19', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'lout[10]' should be updated in process function 'calulation_Loop_1_proc19', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'lout[11]' should be updated in process function 'calulation_Loop_1_proc19', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'lout[12]' should be updated in process function 'calulation_Loop_1_proc19', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'lout[13]' should be updated in process function 'calulation_Loop_1_proc19', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'lout[14]' should be updated in process function 'calulation_Loop_1_proc19', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'lout[15]' should be updated in process function 'calulation_Loop_1_proc19', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'lout[16]' should be updated in process function 'calulation_Loop_1_proc19', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'lout[17]' should be updated in process function 'calulation_Loop_1_proc19', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'lout[18]' should be updated in process function 'calulation_Loop_1_proc19', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'lout[19]' should be updated in process function 'calulation_Loop_1_proc19', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'lout[20]' should be updated in process function 'calulation_Loop_1_proc19', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'lout[21]' should be updated in process function 'calulation_Loop_1_proc19', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'lout[22]' should be updated in process function 'calulation_Loop_1_proc19', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'lout[23]' should be updated in process function 'calulation_Loop_1_proc19', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'lout[24]' should be updated in process function 'calulation_Loop_1_proc19', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'lout[25]' should be updated in process function 'calulation_Loop_1_proc19', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'lout[26]' should be updated in process function 'calulation_Loop_1_proc19', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'lout[27]' should be updated in process function 'calulation_Loop_1_proc19', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'lout[28]' should be updated in process function 'calulation_Loop_1_proc19', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'lout[29]' should be updated in process function 'calulation_Loop_1_proc19', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'lout[30]' should be updated in process function 'calulation_Loop_1_proc19', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'lout[31]' should be updated in process function 'calulation_Loop_1_proc19', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'la[0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'la[0]' has read operations in process function 'calulation'.
WARNING: [XFORM 203-713] Reading dataflow channel 'la[1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'la[1]' has read operations in process function 'calulation'.
WARNING: [XFORM 203-713] Reading dataflow channel 'la[2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'la[2]' has read operations in process function 'calulation'.
WARNING: [XFORM 203-713] Reading dataflow channel 'la[3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'la[3]' has read operations in process function 'calulation'.
WARNING: [XFORM 203-713] Reading dataflow channel 'la[4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'la[4]' has read operations in process function 'calulation'.
WARNING: [XFORM 203-713] Reading dataflow channel 'la[5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'la[5]' has read operations in process function 'calulation'.
WARNING: [XFORM 203-713] Reading dataflow channel 'la[6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'la[6]' has read operations in process function 'calulation'.
WARNING: [XFORM 203-713] Reading dataflow channel 'la[7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'la[7]' has read operations in process function 'calulation'.
WARNING: [XFORM 203-713] Reading dataflow channel 'la[8]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'la[8]' has read operations in process function 'calulation'.
WARNING: [XFORM 203-713] Reading dataflow channel 'la[9]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'la[9]' has read operations in process function 'calulation'.
WARNING: [XFORM 203-713] Reading dataflow channel 'la[10]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'la[10]' has read operations in process function 'calulation'.
WARNING: [XFORM 203-713] Reading dataflow channel 'la[11]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'la[11]' has read operations in process function 'calulation'.
WARNING: [XFORM 203-713] Reading dataflow channel 'la[12]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'la[12]' has read operations in process function 'calulation'.
WARNING: [XFORM 203-713] Reading dataflow channel 'la[13]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'la[13]' has read operations in process function 'calulation'.
WARNING: [XFORM 203-713] Reading dataflow channel 'la[14]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'la[14]' has read operations in process function 'calulation'.
WARNING: [XFORM 203-713] Reading dataflow channel 'la[15]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'la[15]' has read operations in process function 'calulation'.
WARNING: [XFORM 203-713] Reading dataflow channel 'la[16]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'la[16]' has read operations in process function 'calulation'.
WARNING: [XFORM 203-713] Reading dataflow channel 'la[17]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'la[17]' has read operations in process function 'calulation'.
WARNING: [XFORM 203-713] Reading dataflow channel 'la[18]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'la[18]' has read operations in process function 'calulation'.
WARNING: [XFORM 203-713] Reading dataflow channel 'la[19]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'la[19]' has read operations in process function 'calulation'.
WARNING: [XFORM 203-713] Reading dataflow channel 'la[20]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'la[20]' has read operations in process function 'calulation'.
WARNING: [XFORM 203-713] Reading dataflow channel 'la[21]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'la[21]' has read operations in process function 'calulation'.
WARNING: [XFORM 203-713] Reading dataflow channel 'la[22]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'la[22]' has read operations in process function 'calulation'.
WARNING: [XFORM 203-713] Reading dataflow channel 'la[23]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'la[23]' has read operations in process function 'calulation'.
WARNING: [XFORM 203-713] Reading dataflow channel 'la[24]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'la[24]' has read operations in process function 'calulation'.
WARNING: [XFORM 203-713] Reading dataflow channel 'la[25]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'la[25]' has read operations in process function 'calulation'.
WARNING: [XFORM 203-713] Reading dataflow channel 'la[26]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'la[26]' has read operations in process function 'calulation'.
WARNING: [XFORM 203-713] Reading dataflow channel 'la[27]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'la[27]' has read operations in process function 'calulation'.
WARNING: [XFORM 203-713] Reading dataflow channel 'la[28]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'la[28]' has read operations in process function 'calulation'.
WARNING: [XFORM 203-713] Reading dataflow channel 'la[29]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'la[29]' has read operations in process function 'calulation'.
WARNING: [XFORM 203-713] Reading dataflow channel 'la[30]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'la[30]' has read operations in process function 'calulation'.
WARNING: [XFORM 203-713] Reading dataflow channel 'la[31]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'la[31]' has read operations in process function 'calulation'.
WARNING: [XFORM 203-713] Reading dataflow channel 'lout[0]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lout[0]' has read and write operations in process function 'calulation'.
WARNING: [XFORM 203-713] All the elements of global array 'lout[0]' should be updated in process function 'calulation', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'lout[1]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lout[1]' has read and write operations in process function 'calulation'.
WARNING: [XFORM 203-713] All the elements of global array 'lout[1]' should be updated in process function 'calulation', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'lout[2]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lout[2]' has read and write operations in process function 'calulation'.
WARNING: [XFORM 203-713] All the elements of global array 'lout[2]' should be updated in process function 'calulation', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'lout[3]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lout[3]' has read and write operations in process function 'calulation'.
WARNING: [XFORM 203-713] All the elements of global array 'lout[3]' should be updated in process function 'calulation', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'lout[4]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lout[4]' has read and write operations in process function 'calulation'.
WARNING: [XFORM 203-713] All the elements of global array 'lout[4]' should be updated in process function 'calulation', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'lout[5]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lout[5]' has read and write operations in process function 'calulation'.
WARNING: [XFORM 203-713] All the elements of global array 'lout[5]' should be updated in process function 'calulation', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'lout[6]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lout[6]' has read and write operations in process function 'calulation'.
WARNING: [XFORM 203-713] All the elements of global array 'lout[6]' should be updated in process function 'calulation', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'lout[7]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lout[7]' has read and write operations in process function 'calulation'.
WARNING: [XFORM 203-713] All the elements of global array 'lout[7]' should be updated in process function 'calulation', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'lout[8]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lout[8]' has read and write operations in process function 'calulation'.
WARNING: [XFORM 203-713] All the elements of global array 'lout[8]' should be updated in process function 'calulation', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'lout[9]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lout[9]' has read and write operations in process function 'calulation'.
WARNING: [XFORM 203-713] All the elements of global array 'lout[9]' should be updated in process function 'calulation', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'lout[10]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lout[10]' has read and write operations in process function 'calulation'.
WARNING: [XFORM 203-713] All the elements of global array 'lout[10]' should be updated in process function 'calulation', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'lout[11]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lout[11]' has read and write operations in process function 'calulation'.
WARNING: [XFORM 203-713] All the elements of global array 'lout[11]' should be updated in process function 'calulation', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'lout[12]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lout[12]' has read and write operations in process function 'calulation'.
WARNING: [XFORM 203-713] All the elements of global array 'lout[12]' should be updated in process function 'calulation', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'lout[13]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lout[13]' has read and write operations in process function 'calulation'.
WARNING: [XFORM 203-713] All the elements of global array 'lout[13]' should be updated in process function 'calulation', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'lout[14]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lout[14]' has read and write operations in process function 'calulation'.
WARNING: [XFORM 203-713] All the elements of global array 'lout[14]' should be updated in process function 'calulation', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'lout[15]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lout[15]' has read and write operations in process function 'calulation'.
WARNING: [XFORM 203-713] All the elements of global array 'lout[15]' should be updated in process function 'calulation', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'lout[16]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lout[16]' has read and write operations in process function 'calulation'.
WARNING: [XFORM 203-713] All the elements of global array 'lout[16]' should be updated in process function 'calulation', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'lout[17]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lout[17]' has read and write operations in process function 'calulation'.
WARNING: [XFORM 203-713] All the elements of global array 'lout[17]' should be updated in process function 'calulation', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'lout[18]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lout[18]' has read and write operations in process function 'calulation'.
WARNING: [XFORM 203-713] All the elements of global array 'lout[18]' should be updated in process function 'calulation', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'lout[19]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lout[19]' has read and write operations in process function 'calulation'.
WARNING: [XFORM 203-713] All the elements of global array 'lout[19]' should be updated in process function 'calulation', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'lout[20]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lout[20]' has read and write operations in process function 'calulation'.
WARNING: [XFORM 203-713] All the elements of global array 'lout[20]' should be updated in process function 'calulation', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'lout[21]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lout[21]' has read and write operations in process function 'calulation'.
WARNING: [XFORM 203-713] All the elements of global array 'lout[21]' should be updated in process function 'calulation', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'lout[22]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lout[22]' has read and write operations in process function 'calulation'.
WARNING: [XFORM 203-713] All the elements of global array 'lout[22]' should be updated in process function 'calulation', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'lout[23]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lout[23]' has read and write operations in process function 'calulation'.
WARNING: [XFORM 203-713] All the elements of global array 'lout[23]' should be updated in process function 'calulation', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'lout[24]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lout[24]' has read and write operations in process function 'calulation'.
WARNING: [XFORM 203-713] All the elements of global array 'lout[24]' should be updated in process function 'calulation', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'lout[25]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lout[25]' has read and write operations in process function 'calulation'.
WARNING: [XFORM 203-713] All the elements of global array 'lout[25]' should be updated in process function 'calulation', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'lout[26]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lout[26]' has read and write operations in process function 'calulation'.
WARNING: [XFORM 203-713] All the elements of global array 'lout[26]' should be updated in process function 'calulation', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'lout[27]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lout[27]' has read and write operations in process function 'calulation'.
WARNING: [XFORM 203-713] All the elements of global array 'lout[27]' should be updated in process function 'calulation', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'lout[28]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lout[28]' has read and write operations in process function 'calulation'.
WARNING: [XFORM 203-713] All the elements of global array 'lout[28]' should be updated in process function 'calulation', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'lout[29]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lout[29]' has read and write operations in process function 'calulation'.
WARNING: [XFORM 203-713] All the elements of global array 'lout[29]' should be updated in process function 'calulation', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'lout[30]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lout[30]' has read and write operations in process function 'calulation'.
WARNING: [XFORM 203-713] All the elements of global array 'lout[30]' should be updated in process function 'calulation', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'lout[31]' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lout[31]' has read and write operations in process function 'calulation'.
WARNING: [XFORM 203-713] All the elements of global array 'lout[31]' should be updated in process function 'calulation', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'cal_initial', detected/extracted 2 process function(s): 
	 'out_initial'
	 'read_A'.
INFO: [XFORM 203-712] Applying dataflow to function 'calulation', detected/extracted 1 process function(s): 
	 'calulation_Loop_1_proc19'.
INFO: [XFORM 203-712] Applying dataflow to function 'stream_cal', detected/extracted 2 process function(s): 
	 'stream_cal_Loop_1_proc20'
	 'calulation'.
Command         transform done; 0.52 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/a.o.1.tmp.bc -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 505.449 ; gain = 140.590 ; free physical = 26217 ; free virtual = 62721
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -licm -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/a.o.2.bc -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:26:6) in function 'write_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:6:9) in function 'read_A'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54:9) in function 'calulation_Loop_1_proc19'.
WARNING: [XFORM 203-631] Renaming function 'stream_cal_Loop_1_proc20' to 'stream_cal_Loop_1_pr' (/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:69)
WARNING: [XFORM 203-631] Renaming function 'calulation_Loop_1_proc19' to 'calulation_Loop_1_pr' (/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src/kernel.cpp:54:33)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lout[1]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lout[2]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lout[3]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lout[4]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lout[5]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lout[6]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lout[7]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lout[8]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lout[9]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lout[10]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lout[11]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lout[12]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lout[13]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lout[14]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lout[15]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lout[16]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lout[17]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lout[18]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lout[19]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lout[20]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lout[21]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lout[22]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lout[23]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lout[24]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lout[25]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lout[26]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lout[27]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lout[28]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lout[29]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lout[30]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lout[31]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lout[0]'.
Command         transform done; 0.34 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 569.449 ; gain = 204.590 ; free physical = 26153 ; free virtual = 62658
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.57 sec.
Command     elaborate done; 6.03 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'cal_gemm' ...
Execute       ap_set_top_model cal_gemm 
Execute       get_model_list cal_gemm -filter all-wo-channel -topdown 
Execute       preproc_iomode -model cal_gemm 
Execute       preproc_iomode -model write_out 
Execute       preproc_iomode -model stream_cal 
Execute       preproc_iomode -model calulation 
Execute       preproc_iomode -model calulation_Loop_1_pr 
Execute       preproc_iomode -model stream_cal_Loop_1_pr 
Execute       preproc_iomode -model cal_initial 
Execute       preproc_iomode -model read_A 
Execute       preproc_iomode -model out_initial 
Execute       get_model_list cal_gemm -filter all-wo-channel 
INFO-FLOW: Model list for configure: out_initial read_A cal_initial stream_cal_Loop_1_pr calulation_Loop_1_pr calulation stream_cal write_out cal_gemm
INFO-FLOW: Configuring Module : out_initial ...
Execute       set_default_model out_initial 
Execute       apply_spec_resource_limit out_initial 
INFO-FLOW: Configuring Module : read_A ...
Execute       set_default_model read_A 
Execute       apply_spec_resource_limit read_A 
INFO-FLOW: Configuring Module : cal_initial ...
Execute       set_default_model cal_initial 
Execute       apply_spec_resource_limit cal_initial 
INFO-FLOW: Configuring Module : stream_cal_Loop_1_pr ...
Execute       set_default_model stream_cal_Loop_1_pr 
Execute       apply_spec_resource_limit stream_cal_Loop_1_pr 
INFO-FLOW: Configuring Module : calulation_Loop_1_pr ...
Execute       set_default_model calulation_Loop_1_pr 
Execute       apply_spec_resource_limit calulation_Loop_1_pr 
INFO-FLOW: Configuring Module : calulation ...
Execute       set_default_model calulation 
Execute       apply_spec_resource_limit calulation 
INFO-FLOW: Configuring Module : stream_cal ...
Execute       set_default_model stream_cal 
Execute       apply_spec_resource_limit stream_cal 
INFO-FLOW: Configuring Module : write_out ...
Execute       set_default_model write_out 
Execute       apply_spec_resource_limit write_out 
INFO-FLOW: Configuring Module : cal_gemm ...
Execute       set_default_model cal_gemm 
Execute       apply_spec_resource_limit cal_gemm 
INFO-FLOW: Model list for preprocess: out_initial read_A cal_initial stream_cal_Loop_1_pr calulation_Loop_1_pr calulation stream_cal write_out cal_gemm
INFO-FLOW: Preprocessing Module: out_initial ...
Execute       set_default_model out_initial 
Execute       cdfg_preprocess -model out_initial 
Execute       rtl_gen_preprocess out_initial 
INFO-FLOW: Preprocessing Module: read_A ...
Execute       set_default_model read_A 
Execute       cdfg_preprocess -model read_A 
Execute       rtl_gen_preprocess read_A 
INFO-FLOW: Preprocessing Module: cal_initial ...
Execute       set_default_model cal_initial 
Execute       cdfg_preprocess -model cal_initial 
Execute       rtl_gen_preprocess cal_initial 
INFO-FLOW: Preprocessing Module: stream_cal_Loop_1_pr ...
Execute       set_default_model stream_cal_Loop_1_pr 
Execute       cdfg_preprocess -model stream_cal_Loop_1_pr 
Execute       rtl_gen_preprocess stream_cal_Loop_1_pr 
INFO-FLOW: Preprocessing Module: calulation_Loop_1_pr ...
Execute       set_default_model calulation_Loop_1_pr 
Execute       cdfg_preprocess -model calulation_Loop_1_pr 
Execute       rtl_gen_preprocess calulation_Loop_1_pr 
INFO-FLOW: Preprocessing Module: calulation ...
Execute       set_default_model calulation 
Execute       cdfg_preprocess -model calulation 
Execute       rtl_gen_preprocess calulation 
INFO-FLOW: Preprocessing Module: stream_cal ...
Execute       set_default_model stream_cal 
Execute       cdfg_preprocess -model stream_cal 
Execute       rtl_gen_preprocess stream_cal 
INFO-FLOW: Preprocessing Module: write_out ...
Execute       set_default_model write_out 
Execute       cdfg_preprocess -model write_out 
Execute       rtl_gen_preprocess write_out 
INFO-FLOW: Preprocessing Module: cal_gemm ...
Execute       set_default_model cal_gemm 
Execute       cdfg_preprocess -model cal_gemm 
Execute       rtl_gen_preprocess cal_gemm 
INFO-FLOW: Model list for synthesis: out_initial read_A cal_initial stream_cal_Loop_1_pr calulation_Loop_1_pr calulation stream_cal write_out cal_gemm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'out_initial' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model out_initial 
Execute       schedule -model out_initial 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.37 seconds; current allocated memory: 145.402 MB.
Execute       report -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/out_initial.verbose.sched.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       db_write -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/out_initial.sched.adb -f 
INFO-FLOW: Finish scheduling out_initial.
Execute       set_default_model out_initial 
Execute       bind -model out_initial 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=out_initial
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 145.727 MB.
Execute       report -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/out_initial.verbose.bind.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       db_write -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/out_initial.bind.adb -f 
INFO-FLOW: Finish binding out_initial.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_A 
Execute       schedule -model read_A 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 146.487 MB.
Execute       report -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/read_A.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/read_A.sched.adb -f 
INFO-FLOW: Finish scheduling read_A.
Execute       set_default_model read_A 
Execute       bind -model read_A 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=read_A
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 146.886 MB.
Execute       report -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/read_A.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/read_A.bind.adb -f 
INFO-FLOW: Finish binding read_A.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cal_initial' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cal_initial 
Execute       schedule -model cal_initial 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 146.980 MB.
Execute       report -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_initial.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_initial.sched.adb -f 
INFO-FLOW: Finish scheduling cal_initial.
Execute       set_default_model cal_initial 
Execute       bind -model cal_initial 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=cal_initial
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 147.161 MB.
Execute       report -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_initial.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_initial.bind.adb -f 
INFO-FLOW: Finish binding cal_initial.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_cal_Loop_1_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model stream_cal_Loop_1_pr 
Execute       schedule -model stream_cal_Loop_1_pr 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 147.250 MB.
Execute       report -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/stream_cal_Loop_1_pr.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/stream_cal_Loop_1_pr.sched.adb -f 
INFO-FLOW: Finish scheduling stream_cal_Loop_1_pr.
Execute       set_default_model stream_cal_Loop_1_pr 
Execute       bind -model stream_cal_Loop_1_pr 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=stream_cal_Loop_1_pr
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 147.334 MB.
Execute       report -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/stream_cal_Loop_1_pr.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/stream_cal_Loop_1_pr.bind.adb -f 
INFO-FLOW: Finish binding stream_cal_Loop_1_pr.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calulation_Loop_1_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model calulation_Loop_1_pr 
Execute       schedule -model calulation_Loop_1_pr 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 148.428 MB.
Execute       report -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/calulation_Loop_1_pr.verbose.sched.rpt -verbose -f 
Command       report done; 0.2 sec.
Execute       db_write -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/calulation_Loop_1_pr.sched.adb -f 
INFO-FLOW: Finish scheduling calulation_Loop_1_pr.
Execute       set_default_model calulation_Loop_1_pr 
Execute       bind -model calulation_Loop_1_pr 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=calulation_Loop_1_pr
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 150.296 MB.
Execute       report -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/calulation_Loop_1_pr.verbose.bind.rpt -verbose -f 
Command       report done; 0.36 sec.
Execute       db_write -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/calulation_Loop_1_pr.bind.adb -f 
INFO-FLOW: Finish binding calulation_Loop_1_pr.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calulation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model calulation 
Execute       schedule -model calulation 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 150.385 MB.
Execute       report -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/calulation.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/calulation.sched.adb -f 
INFO-FLOW: Finish scheduling calulation.
Execute       set_default_model calulation 
Execute       bind -model calulation 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=calulation
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 150.571 MB.
Execute       report -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/calulation.verbose.bind.rpt -verbose -f 
Command       report done; 0.18 sec.
Execute       db_write -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/calulation.bind.adb -f 
INFO-FLOW: Finish binding calulation.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_cal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model stream_cal 
Execute       schedule -model stream_cal 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 150.674 MB.
Execute       report -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/stream_cal.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/stream_cal.sched.adb -f 
INFO-FLOW: Finish scheduling stream_cal.
Execute       set_default_model stream_cal 
Execute       bind -model stream_cal 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=stream_cal
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 150.889 MB.
Execute       report -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/stream_cal.verbose.bind.rpt -verbose -f 
Command       report done; 0.18 sec.
Execute       db_write -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/stream_cal.bind.adb -f 
INFO-FLOW: Finish binding stream_cal.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_out 
Execute       schedule -model write_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 151.263 MB.
Execute       report -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/write_out.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/write_out.sched.adb -f 
INFO-FLOW: Finish scheduling write_out.
Execute       set_default_model write_out 
Execute       bind -model write_out 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=write_out
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 151.782 MB.
Execute       report -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/write_out.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/write_out.bind.adb -f 
INFO-FLOW: Finish binding write_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cal_gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cal_gemm 
Execute       schedule -model cal_gemm 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-71] Latency directive discarded for region cal_gemm since region contains function calls with variable latency.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 152.002 MB.
Execute       report -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.sched.adb -f 
INFO-FLOW: Finish scheduling cal_gemm.
Execute       set_default_model cal_gemm 
Execute       bind -model cal_gemm 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=cal_gemm
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.4 sec.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 152.377 MB.
Execute       report -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.verbose.bind.rpt -verbose -f 
Command       report done; 0.26 sec.
Execute       db_write -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.bind.adb -f 
INFO-FLOW: Finish binding cal_gemm.
Execute       get_model_list cal_gemm -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess out_initial 
Execute       rtl_gen_preprocess read_A 
Execute       rtl_gen_preprocess cal_initial 
Execute       rtl_gen_preprocess stream_cal_Loop_1_pr 
Execute       rtl_gen_preprocess calulation_Loop_1_pr 
Execute       rtl_gen_preprocess calulation 
Execute       rtl_gen_preprocess stream_cal 
Execute       rtl_gen_preprocess write_out 
Execute       rtl_gen_preprocess cal_gemm 
INFO-FLOW: Model list for RTL generation: out_initial read_A cal_initial stream_cal_Loop_1_pr calulation_Loop_1_pr calulation stream_cal write_out cal_gemm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'out_initial' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       create_rtl_model out_initial -vendor xilinx -mg_file /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/out_initial.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'out_initial'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 152.861 MB.
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.rtl_wrap.cfg.tcl 
Execute       gen_rtl out_initial -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/systemc/a0_out_initial -synmodules out_initial read_A cal_initial stream_cal_Loop_1_pr calulation_Loop_1_pr calulation stream_cal write_out cal_gemm 
Execute       gen_rtl out_initial -style xilinx -f -lang vhdl -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/vhdl/a0_out_initial 
Execute       gen_rtl out_initial -style xilinx -f -lang vlog -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/verilog/a0_out_initial 
Execute       gen_tb_info out_initial -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/out_initial -p /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db 
Execute       report -model out_initial -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/report/out_initial_csynth.rpt -f 
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       report -model out_initial -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/report/out_initial_csynth.xml -f -x 
Execute       report -model out_initial -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/out_initial.verbose.rpt -verbose -f 
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
Execute       db_write -model out_initial -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/out_initial.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       create_rtl_model read_A -vendor xilinx -mg_file /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/read_A.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_A'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 154.840 MB.
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_A -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/systemc/a0_read_A -synmodules out_initial read_A cal_initial stream_cal_Loop_1_pr calulation_Loop_1_pr calulation stream_cal write_out cal_gemm 
Execute       gen_rtl read_A -style xilinx -f -lang vhdl -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/vhdl/a0_read_A 
Execute       gen_rtl read_A -style xilinx -f -lang vlog -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/verilog/a0_read_A 
Execute       gen_tb_info read_A -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/read_A -p /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db 
Execute       report -model read_A -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/report/read_A_csynth.rpt -f 
Execute       report -model read_A -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/report/read_A_csynth.xml -f -x 
Execute       report -model read_A -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/read_A.verbose.rpt -verbose -f 
Execute       db_write -model read_A -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/read_A.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cal_initial' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       create_rtl_model cal_initial -vendor xilinx -mg_file /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_initial.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'cal_initial'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 158.636 MB.
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.rtl_wrap.cfg.tcl 
Execute       gen_rtl cal_initial -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/systemc/a0_cal_initial -synmodules out_initial read_A cal_initial stream_cal_Loop_1_pr calulation_Loop_1_pr calulation stream_cal write_out cal_gemm 
Execute       gen_rtl cal_initial -style xilinx -f -lang vhdl -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/vhdl/a0_cal_initial 
Execute       gen_rtl cal_initial -style xilinx -f -lang vlog -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/verilog/a0_cal_initial 
Execute       gen_tb_info cal_initial -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_initial -p /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db 
Execute       report -model cal_initial -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/report/cal_initial_csynth.rpt -f 
Execute       report -model cal_initial -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/report/cal_initial_csynth.xml -f -x 
Execute       report -model cal_initial -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_initial.verbose.rpt -verbose -f 
Execute       db_write -model cal_initial -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_initial.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_cal_Loop_1_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       create_rtl_model stream_cal_Loop_1_pr -vendor xilinx -mg_file /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/stream_cal_Loop_1_pr.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_cal_Loop_1_pr'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 159.677 MB.
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.rtl_wrap.cfg.tcl 
Execute       gen_rtl stream_cal_Loop_1_pr -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/systemc/a0_stream_cal_Loop_1_pr -synmodules out_initial read_A cal_initial stream_cal_Loop_1_pr calulation_Loop_1_pr calulation stream_cal write_out cal_gemm 
Execute       gen_rtl stream_cal_Loop_1_pr -style xilinx -f -lang vhdl -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/vhdl/a0_stream_cal_Loop_1_pr 
Execute       gen_rtl stream_cal_Loop_1_pr -style xilinx -f -lang vlog -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/verilog/a0_stream_cal_Loop_1_pr 
Execute       gen_tb_info stream_cal_Loop_1_pr -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/stream_cal_Loop_1_pr -p /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db 
Execute       report -model stream_cal_Loop_1_pr -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/report/stream_cal_Loop_1_pr_csynth.rpt -f 
Execute       report -model stream_cal_Loop_1_pr -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/report/stream_cal_Loop_1_pr_csynth.xml -f -x 
Execute       report -model stream_cal_Loop_1_pr -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/stream_cal_Loop_1_pr.verbose.rpt -verbose -f 
Execute       db_write -model stream_cal_Loop_1_pr -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/stream_cal_Loop_1_pr.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calulation_Loop_1_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       create_rtl_model calulation_Loop_1_pr -vendor xilinx -mg_file /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/calulation_Loop_1_pr.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'cal_gemm_fadd_32ns_32ns_32_5_full_dsp_1' to 'cal_gemm_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cal_gemm_fmul_32ns_32ns_32_4_max_dsp_1' to 'cal_gemm_fmul_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cal_gemm_fadd_32nbkb': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cal_gemm_fmul_32ncud': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calulation_Loop_1_pr'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 163.273 MB.
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.rtl_wrap.cfg.tcl 
Execute       gen_rtl calulation_Loop_1_pr -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/systemc/a0_calulation_Loop_1_pr -synmodules out_initial read_A cal_initial stream_cal_Loop_1_pr calulation_Loop_1_pr calulation stream_cal write_out cal_gemm 
Execute       gen_rtl calulation_Loop_1_pr -style xilinx -f -lang vhdl -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/vhdl/a0_calulation_Loop_1_pr 
Execute       gen_rtl calulation_Loop_1_pr -style xilinx -f -lang vlog -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/verilog/a0_calulation_Loop_1_pr 
Execute       gen_tb_info calulation_Loop_1_pr -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/calulation_Loop_1_pr -p /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db 
Execute       report -model calulation_Loop_1_pr -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/report/calulation_Loop_1_pr_csynth.rpt -f 
Execute       report -model calulation_Loop_1_pr -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/report/calulation_Loop_1_pr_csynth.xml -f -x 
Execute       report -model calulation_Loop_1_pr -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/calulation_Loop_1_pr.verbose.rpt -verbose -f 
Command       report done; 0.43 sec.
Execute       db_write -model calulation_Loop_1_pr -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/calulation_Loop_1_pr.adb -f 
Command       db_write done; 0.11 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calulation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       create_rtl_model calulation -vendor xilinx -mg_file /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/calulation.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'calulation'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 170.074 MB.
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.rtl_wrap.cfg.tcl 
Execute       gen_rtl calulation -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/systemc/a0_calulation -synmodules out_initial read_A cal_initial stream_cal_Loop_1_pr calulation_Loop_1_pr calulation stream_cal write_out cal_gemm 
Execute       gen_rtl calulation -style xilinx -f -lang vhdl -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/vhdl/a0_calulation 
Execute       gen_rtl calulation -style xilinx -f -lang vlog -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/verilog/a0_calulation 
Execute       gen_tb_info calulation -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/calulation -p /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db 
Execute       report -model calulation -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/report/calulation_csynth.rpt -f 
Execute       report -model calulation -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/report/calulation_csynth.xml -f -x 
Execute       report -model calulation -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/calulation.verbose.rpt -verbose -f 
Command       report done; 0.18 sec.
Execute       db_write -model calulation -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/calulation.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_cal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       create_rtl_model stream_cal -vendor xilinx -mg_file /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/stream_cal.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_cal'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 173.758 MB.
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.rtl_wrap.cfg.tcl 
Execute       gen_rtl stream_cal -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/systemc/a0_stream_cal -synmodules out_initial read_A cal_initial stream_cal_Loop_1_pr calulation_Loop_1_pr calulation stream_cal write_out cal_gemm 
Execute       gen_rtl stream_cal -style xilinx -f -lang vhdl -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/vhdl/a0_stream_cal 
Execute       gen_rtl stream_cal -style xilinx -f -lang vlog -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/verilog/a0_stream_cal 
Execute       gen_tb_info stream_cal -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/stream_cal -p /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db 
Execute       report -model stream_cal -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/report/stream_cal_csynth.rpt -f 
Execute       report -model stream_cal -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/report/stream_cal_csynth.xml -f -x 
Execute       report -model stream_cal -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/stream_cal.verbose.rpt -verbose -f 
Command       report done; 0.18 sec.
Execute       db_write -model stream_cal -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/stream_cal.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       create_rtl_model write_out -vendor xilinx -mg_file /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/write_out.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'cal_gemm_mux_325_32_1_1' to 'cal_gemm_mux_325_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cal_gemm_mux_325_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_out'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 175.466 MB.
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_out -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/systemc/a0_write_out -synmodules out_initial read_A cal_initial stream_cal_Loop_1_pr calulation_Loop_1_pr calulation stream_cal write_out cal_gemm 
Execute       gen_rtl write_out -style xilinx -f -lang vhdl -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/vhdl/a0_write_out 
Execute       gen_rtl write_out -style xilinx -f -lang vlog -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/verilog/a0_write_out 
Execute       gen_tb_info write_out -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/write_out -p /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db 
Execute       report -model write_out -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/report/write_out_csynth.rpt -f 
Execute       report -model write_out -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/report/write_out_csynth.xml -f -x 
Execute       report -model write_out -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/write_out.verbose.rpt -verbose -f 
Execute       db_write -model write_out -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/write_out.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cal_gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       create_rtl_model cal_gemm -vendor xilinx -mg_file /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'cal_gemm/A' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cal_gemm/B' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cal_gemm/C' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cal_gemm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cal_gemm'.
Command       create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 182.509 MB.
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.rtl_wrap.cfg.tcl 
Execute       gen_rtl cal_gemm -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/systemc/a0_cal_gemm -synmodules out_initial read_A cal_initial stream_cal_Loop_1_pr calulation_Loop_1_pr calulation stream_cal write_out cal_gemm 
Execute       gen_rtl cal_gemm -istop -style xilinx -f -lang vhdl -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/vhdl/a0_cal_gemm 
Command       gen_rtl done; 0.17 sec.
Execute       gen_rtl cal_gemm -istop -style xilinx -f -lang vlog -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/verilog/a0_cal_gemm 
Execute       export_constraint_db -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.constraint.tcl -f -tool general 
Execute       report -model cal_gemm -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.design.xml -verbose -f -dv 
Command       report done; 0.36 sec.
Execute       report -model cal_gemm -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.sdaccel.xml -verbose -f -sdaccel 
Command       report done; 0.24 sec.
Execute       gen_tb_info cal_gemm -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm -p /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db 
Execute       report -model cal_gemm -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/report/cal_gemm_csynth.rpt -f 
Execute       report -model cal_gemm -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/syn/report/cal_gemm_csynth.xml -f -x 
Execute       report -model cal_gemm -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.verbose.rpt -verbose -f 
Command       report done; 0.34 sec.
Execute       db_write -model cal_gemm -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.adb -f 
Execute       sc_get_clocks cal_gemm 
Execute       sc_get_portdomain cal_gemm 
INFO-FLOW: Model list for RTL component generation: out_initial read_A cal_initial stream_cal_Loop_1_pr calulation_Loop_1_pr calulation stream_cal write_out cal_gemm
INFO-FLOW: Handling components in module [out_initial] ... 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/out_initial.compgen.tcl 
INFO-FLOW: Handling components in module [read_A] ... 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/read_A.compgen.tcl 
INFO-FLOW: Handling components in module [cal_initial] ... 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_initial.compgen.tcl 
INFO-FLOW: Handling components in module [stream_cal_Loop_1_pr] ... 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/stream_cal_Loop_1_pr.compgen.tcl 
INFO-FLOW: Handling components in module [calulation_Loop_1_pr] ... 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/calulation_Loop_1_pr.compgen.tcl 
INFO-FLOW: Found component a0_cal_gemm_fadd_32nbkb.
INFO-FLOW: Append model a0_cal_gemm_fadd_32nbkb
INFO-FLOW: Found component a0_cal_gemm_fmul_32ncud.
INFO-FLOW: Append model a0_cal_gemm_fmul_32ncud
INFO-FLOW: Handling components in module [calulation] ... 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/calulation.compgen.tcl 
INFO-FLOW: Handling components in module [stream_cal] ... 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/stream_cal.compgen.tcl 
INFO-FLOW: Found component a0_fifo_w32_d128_A.
INFO-FLOW: Append model a0_fifo_w32_d128_A
INFO-FLOW: Handling components in module [write_out] ... 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/write_out.compgen.tcl 
INFO-FLOW: Found component a0_cal_gemm_mux_325_dEe.
INFO-FLOW: Append model a0_cal_gemm_mux_325_dEe
INFO-FLOW: Handling components in module [cal_gemm] ... 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.compgen.tcl 
INFO-FLOW: Found component a0_cal_gemm_la_0.
INFO-FLOW: Append model a0_cal_gemm_la_0
INFO-FLOW: Found component a0_cal_gemm_lout_0.
INFO-FLOW: Append model a0_cal_gemm_lout_0
INFO-FLOW: Append model out_initial
INFO-FLOW: Append model read_A
INFO-FLOW: Append model cal_initial
INFO-FLOW: Append model stream_cal_Loop_1_pr
INFO-FLOW: Append model calulation_Loop_1_pr
INFO-FLOW: Append model calulation
INFO-FLOW: Append model stream_cal
INFO-FLOW: Append model write_out
INFO-FLOW: Append model cal_gemm
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: a0_cal_gemm_fadd_32nbkb a0_cal_gemm_fmul_32ncud a0_fifo_w32_d128_A a0_cal_gemm_mux_325_dEe a0_cal_gemm_la_0 a0_cal_gemm_lout_0 out_initial read_A cal_initial stream_cal_Loop_1_pr calulation_Loop_1_pr calulation stream_cal write_out cal_gemm
INFO-FLOW: To file: write model a0_cal_gemm_fadd_32nbkb
INFO-FLOW: To file: write model a0_cal_gemm_fmul_32ncud
INFO-FLOW: To file: write model a0_fifo_w32_d128_A
INFO-FLOW: To file: write model a0_cal_gemm_mux_325_dEe
INFO-FLOW: To file: write model a0_cal_gemm_la_0
INFO-FLOW: To file: write model a0_cal_gemm_lout_0
INFO-FLOW: To file: write model out_initial
INFO-FLOW: To file: write model read_A
INFO-FLOW: To file: write model cal_initial
INFO-FLOW: To file: write model stream_cal_Loop_1_pr
INFO-FLOW: To file: write model calulation_Loop_1_pr
INFO-FLOW: To file: write model calulation
INFO-FLOW: To file: write model stream_cal
INFO-FLOW: To file: write model write_out
INFO-FLOW: To file: write model cal_gemm
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_config_sdx -target 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/out_initial.compgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/read_A.compgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_initial.compgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/stream_cal_Loop_1_pr.compgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/calulation_Loop_1_pr.compgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/calulation.compgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/stream_cal.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'inStream1_V_U(a0_fifo_w32_d128_A)' using Block RAMs.
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/write_out.compgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'a0_cal_gemm_la_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'a0_cal_gemm_lout_0_ram (RAM)' using block RAMs.
Execute       get_config_sdx -target 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.rtl_wrap.cfg.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.rtl_wrap.cfg.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.rtl_wrap.cfg.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.tbgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.tbgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/out_initial.compgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/read_A.compgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_initial.compgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/stream_cal_Loop_1_pr.compgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/calulation_Loop_1_pr.compgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/calulation.compgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/stream_cal.compgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/write_out.compgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.compgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/out_initial.compgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/read_A.compgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_initial.compgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/stream_cal_Loop_1_pr.compgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/calulation_Loop_1_pr.compgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/calulation.compgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/stream_cal.compgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/write_out.compgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.compgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/out_initial.compgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/read_A.compgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_initial.compgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/stream_cal_Loop_1_pr.compgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/calulation_Loop_1_pr.compgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/calulation.compgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/stream_cal.compgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/write_out.compgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.compgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.constraint.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.tbgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.tbgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.tbgen.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.constraint.tcl 
Execute       sc_get_clocks cal_gemm 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/impl/misc/a0_cal_gemm_ap_fadd_3_full_dsp_32_ip.tcl 
Execute       source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/impl/misc/a0_cal_gemm_ap_fmul_2_max_dsp_32_ip.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 569.453 ; gain = 204.594 ; free physical = 26082 ; free virtual = 62607
INFO: [SYSC 207-301] Generating SystemC RTL for cal_gemm with prefix a0_.
INFO: [VHDL 208-304] Generating VHDL RTL for cal_gemm with prefix a0_.
INFO: [VLOG 209-307] Generating Verilog RTL for cal_gemm with prefix a0_.
Command     autosyn done; 7.28 sec.
Command   csynth_design done; 13.31 sec.
Execute   export_design -ipname cal_gemm -acc 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/out_initial.compgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/read_A.compgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_initial.compgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/stream_cal_Loop_1_pr.compgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/calulation_Loop_1_pr.compgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/calulation.compgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/stream_cal.compgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/write_out.compgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.compgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/out_initial.compgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/read_A.compgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_initial.compgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/stream_cal_Loop_1_pr.compgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/calulation_Loop_1_pr.compgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/calulation.compgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/stream_cal.compgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/write_out.compgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.compgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/out_initial.compgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/read_A.compgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_initial.compgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/stream_cal_Loop_1_pr.compgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/calulation_Loop_1_pr.compgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/calulation.compgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/stream_cal.compgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/write_out.compgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.compgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.constraint.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.tbgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.tbgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.tbgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.constraint.tcl 
Execute     sc_get_clocks cal_gemm 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/impl/misc/a0_cal_gemm_ap_fadd_3_full_dsp_32_ip.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/impl/misc/a0_cal_gemm_ap_fmul_2_max_dsp_32_ip.tcl 
Execute     get_config_sdx -target 
Execute     get_config_sdx -profile 
Execute     ::config_rtl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.tbgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.tbgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.rtl_wrap.cfg.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.rtl_wrap.cfg.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.rtl_wrap.cfg.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.tbgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.tbgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.tbgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.rtl_wrap.cfg.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.rtl_wrap.cfg.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.rtl_wrap.cfg.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.tbgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.tbgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.tbgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.constraint.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.constraint.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.tbgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.constraint.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/cal_gemm.tbgen.tcl 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/vhls/cal_gemm/solution/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Command   export_design done; 9.83 sec.
Execute   cleanup_all 
