<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Nios V Processor Developer</title>

    <link rel="stylesheet" href="/css/mv_product/ECC.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        /* ::-webkit-scrollbar {
            display: none;
        } */

        /******** Resources to ********/
        .mv_discover_more_padd{
            padding: 40px 0px 10px 0px;
            background-color: #F7F7F7;
        }
        .mv_intel_tiber{
            margin-bottom: 1.5rem;
        }
        .mv_explore_resources_content h2{
            font-weight: 300;
        }
        .mv_intel_tiber_img{
            align-content: center;
            text-align: center;
        }
        .mv_intel_tiber_img i{
            height: 40px;
            width: 40px;
            margin-right: 1.5rem;
            border-radius: 50%;
            background-color: #ffffff;
            border: none !important;
            display: flex;
            align-items: center;
            justify-content: center;
        }
        .mv_intel_card{
            display: flex;
            padding: .75rem 1.5rem;
            background-color: #fff;
            min-height: 4.5rem;
        }
        .mv_discover_more_heading h2{
            font-weight: 300;
        }
        .mv_discover_more_content{
            padding: 16px;
        }
        .mv_discover_more_item{
            padding-left: 15px;
            width: 58.33%;
        }
        .mv_discover_more_item h4{
            font-weight: 300;
        }
        .dk_issue{
            color: #0068b5;
        }
        .dk_issue:hover{
            color: #004a86;
        }
        /* ***************************** */
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header>  

    <!-- --------------------------------------------------------------------- -->
    <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><a href="">Altera® FPGAs and Programmable Devices</a></li>
                    <li><a href="">FPGA Product Support</a></li>
                    <li><a href="">FPGA Support Resources</a></li>
                    <li><a href="">Embedded Software Developer Support Center</a></li>
                    <li><p class="mb-0">Nios® V Processor Developer Center</p></li>
                </ol>
            </div>
        </nav>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!-------------------------------- Altera® FPGA ----------------------------------->
    <section>
        <div class="mv_intel_fpga_padd">
            <h1 style="font-weight: 350; color: #fff;">Nios® V Processor Developer Center</h1>
            <p style="color: #fff;">Nios® V documentation and support for development and debugging embedded processor systems.</p>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------------- nav ------------------------------------>
    <section>
        <div class="VK_client_app_navigation VK_ai_navigation ">
            <div class=" d-flex justify-content-center align-items-center overflow-hidden flex-nowrap w-100">
                <ul class="VK_ai_nav_bar d-flex list-unstyled m-0 overflow-auto">
                    <li>
                        <a href="#ds_overview" class="text-dark text-decoration-none py-4 d-block">
                            1. Prerequisites
                        </a>
                    </li>
                    <li>
                        <a href="#ds_product" class="text-dark text-decoration-none py-4 d-block VK_ai_nav_link">
                            2. Getting Started
                        </a>
                    </li>
                    <li>
                        <a href="#ds_get_started" class="text-dark text-decoration-none py-4 d-block">
                            3. Creating Your Own Project
                        </a>
                    </li>
                    <li>
                        <a href="#ds_design" class="text-dark text-decoration-none py-4 d-block">
                            4. Design Examples
                        </a>
                    </li>
                    <li>
                        <a href="#ds_additional" class="text-dark text-decoration-none py-4 d-block">
                            5. Additional Resources
                        </a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!------------------------------- 1. Prerequisites ------------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h2 style="font-weight: 350;" class="mb-0">1. Prerequisites</h2>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------- Create My ------------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <p class="mb-2"><b>Create My Intel® Account</b></p>
                <ul class="mb-2">
                    <li>Create your Intel® account from the <a class="b_special_a1" href="">Register Intel® Account page</a>.</li>
                    <li>Your Intel account allows you to file service requests, register for training courses, download software, access resources, and more.</li>
                </ul>
                <p class="mb-2"><b>Design Considerations</b></p>
                <p class="mb-2"><b>Why choose the Nios V processor?</b></p>
                <p class="mb-0">The Nios® V processor is designed for Altera® FPGA devices and developed based on RISC-V specification. For more information such as processor performance benchmark, please refer to <a class="b_special_a1" href="">Nios® V Processor Reference Manual</a>.</p>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->
    
    <!------------------------------- The following ------------------------------------>
    <section>
        <div class="container">
            <div class="row">
                <div class="col-md-8">
                    <p>The following table shows the supported features in Nios V processors.</p>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!-------------------------------- Resource table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Nios V Processor</p>
                        </th>
                        <th>
                            <p class="mb-2">RISC-V ISA</p>
                        </th>
                        <th>
                            <p class="mb-2">Microarchitecture Features</p>
                        </th>
                        <th>
                            <p class="mb-2">Enabled with</p>
                        </th>
                        <th colspan="2">
                            <p class="mb-2">Supported Altera® FPGA Device</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td>
                            <p class="mb-2"><b>Nios® V/c</b></p>
                            <p class="mb-2">Compact Microcontroller</p>
                        </td>
                        <td>
                            <p class="mb-2"><b>RISC-V 32I</b></p>
                            <ul class="mb-2">
                                <li>32 General Purpose Registers (GPR)</li>
                            </ul>
                        </td>
                        <td>
                            <ul class="mb-2">
                                <li>State-machine Replacement</li>
                                <li>Supported with Machine Mode</li>
                                <li>Reset Request Interface</li>
                                <li>Error Correction Code (ECC)</li>
                            </ul>
                        </td>
                        <td>
                            <ul class="mb-2">
                                <li>Altera® HAL</li>
                            </ul>
                        </td>
                        <td>
                            <ul class="mb-2">
                                <li>Agilex™ 7</li>
                                <li>Agilex™ 5</li>
                                <li>Stratix® 10</li>
                                <li>Arria® 10</li>
                                <li>Cyclone® 10 GX</li>
                                <li>Cyclone® 10 LP</li>
                                <li>MAX® 10</li>
                            </ul>
                        </td>
                        <td>
                            <ul class="mb-2">
                                <li>Stratix® V</li>
                                <li>Arria® V</li>
                                <li>Arria® V GZ</li>
                                <li>Cyclone® V</li>
                                <li>Cyclone® IV</li>
                            </ul>
                        </td>
                    </tr>
                    <tr>
                        <td>
                            <p class="mb-2"><b>Nios® V/m</b></p>
                            <p class="mb-2">Microcontroller</p>
                        </td>
                        <td>
                            <p class="mb-2"><b>RISC-V 32I Zicsr</b></p>
                            <ul class="mb-2">
                                <li>32 General Purpose Registers (GPR)</li>
                                <li>Control and Status Register</li>
                                <li>Debug Module based on "RISC-V Debug Specification 0.13.2"</li>
                            </ul>
                        </td>
                        <td>
                            <ul class="mb-2">
                                <li>State-machine Replacement</li>
                                <li>Configurable five pipeline stages</li>
                                <li>Supported with Machine Mode</li>
                                <li>Optional Debug Mode</li>
                                <li>Reset Request Interface</li>
                                <li>Error Correction Code (ECC)</li>
                            </ul>
                        </td>
                        <td>
                            <ul class="mb-2">
                                <li>Altera® HAL</li>
                                <li>µC/OS-II RTOS</li>
                                <li>FreeRTOS</li>
                                <li>Zephyr RTOS</li>
                            </ul>
                        </td>
                        <td>
                            <ul class="mb-2">
                                <li>Agilex™ 7</li>
                                <li>Agilex™ 5</li>
                                <li>Stratix® 10</li>
                                <li>Arria® 10</li>
                                <li>Cyclone® 10 GX</li>
                                <li>Cyclone® 10 LP</li>
                                <li>MAX® 10</li>
                            </ul>
                        </td>
                        <td>
                            <ul class="mb-2">
                                <li>Stratix® V</li>
                                <li>Arria® V</li>
                                <li>Arria® V GZ</li>
                                <li>Cyclone® V</li>
                                <li>Cyclone® IV</li>
                            </ul>
                        </td>
                    </tr>
                    <tr>
                        <td>
                            <p class="mb-2"><b>Nios® V/g</b></p>
                            <p class="mb-0">General Purpose Processor</p>
                        </td>
                        <td>
                            <p class="mb-2"><b>RISC-V 32IMF Zicbom Zicsr</b></p>
                            <ul class="mb-2">
                                <li>32 General Purpose Registers (GPR)</li>
                                <li>Multiplication/Division</li>
                                <li>Cache Management</li>
                                <li>Tightly Coupled Memory</li>
                                <li>Single-Precision Floating-Point Extension</li>
                                <li>Control and Status Register</li>
                                <li>Debug Module based on "RISC-V Debug Specification 0.13.2"</li>
                            </ul>
                        </td>
                        <td>
                            <ul class="mb-0">
                                <li>State-machine Replacement</li>
                                <li>Five pipeline stages</li>
                                <li>Supported with Machine Mode</li>
                                <li>Optional Debug Mode</li>
                                <li>Reset Request Interface</li>
                                <li>Instruction and Data Cache</li>
                                <li>Tightly Coupled Memory</li>
                                <li>Custom Instruction</li>
                                <li>Error Correction Code (ECC)</li>
                                <li>Branch Prediction</li>
                                <li>Lockstep</li>
                            </ul>
                        </td>
                        <td>
                            <ul class="mb-0">
                                <li>Altera® HAL</li>
                                <li>µC/OS-II RTOS</li>
                                <li>FreeRTOS</li>
                                <li>Zephyr RTOS</li>
                            </ul>
                        </td>
                        <td>
                            <ul class="mb-2">
                                <li>Agilex™ 7</li>
                                <li>Agilex™ 5</li>
                                <li>Stratix® 10</li>
                                <li>Arria® 10</li>
                                <li>Cyclone® 10 GX</li>
                                <li>Cyclone® 10 LP</li>
                                <li>MAX® 10</li>
                            </ul>
                        </td>
                        <td>
                            <ul class="mb-2">
                                <li>Stratix® V</li>
                                <li>Arria® V</li>
                                <li>Arria® V GZ</li>
                                <li>Cyclone® V</li>
                                <li>Cyclone® IV</li>
                            </ul>
                        </td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- Which Operating ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <p class="mb-2"><b>Which Operating System (OS) should I choose?</b></p>
                <p class="mb-2">Bare-metal is an application-based system without the support of any operating system.</p>
                <p class="mb-2">The bare-metal approach offers:</p>
                <ul class="mb-2">
                    <li>Absolute control of hardware</li>
                    <li>Increased efficiency</li>
                    <li>Minimal size (both flash and memory footprint)</li>
                    <li>No dependency on other source codes or libraries</li>
                    <li>Ease in validation and code coverage analysis.</li>
                </ul>
                <p class="mb-2">You may also consider bare-metal development if you:</p>
                <ul class="mb-2">
                    <li>Do not require multi-task or multi-thread operations</li>
                    <li>Are performing board bring-up and need to focus on each peripheral individually</li>
                    <li>Are re-using existing legacy code that is already developed as bare metal</li>
                </ul>
                <p class="mb-2">To develop a bare-metal application for the Nios® V processor, you must be familiar with developing runtime capabilities to ensure that your application makes efficient use of the resources available in your CPU subsystem. Examples of what may be required are as follows:</p>
                <ul class="mb-2">
                    <li>In-depth knowledge of the hardware platform</li>
                    <li>Developing runtime capabilities to manage the process between the core and the cache subsystem if you want to fully utilize the CPU subsystem, as a typical bare-metal application uses only a single core</li>
                    <li>Developing capabilities to manage and schedule processes, handle inter-process communications, and synchronize events within your application</li>
                </ul>
                <p class="mb-2">If your scheduled project does not allow for the effort it may take to become familiar with the above points, then it is recommended that you consider using other alternatives.</p>
                <p class="mb-2"><b>Altera® Hardware Abstraction Layer (HAL) and Real Time Operating System (RTOS)</b></p>
                <p class="mb-0">Considering the above statements, it often makes sense to use an abstraction layer or an operating system to realize the maximum performance from the Nios® V processor with minimal effort.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!------------------------------- The following ------------------------------------>
    <section>
        <div class="container">
            <div class="row">
                <div class="col-md-8">
                    <p>The following table shows the traits of Altera® HAL and RTOS.</p>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!-------------------------------- Criteria table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Criteria</p>
                        </th>
                        <th>
                            <p class="mb-2">Altera® HAL</p>
                        </th>
                        <th>
                            <p class="mb-2">RTOS</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td>
                            <p class="mb-2"><b>Key Difference</b></p>
                        </td>
                        <td>
                            <p class="mb-2">Altera® HAL is a lightweight embedded runtime environment that provides a simple device driver interface for programs to connect to the underlying Altera® FPGA peripherals. The Altera® HAL application program interface (API) is integrated with the ANSI C standard library.</p>
                        </td>
                        <td>
                            <p class="mb-2">RTOS is a priority-based system and provides pre-emptive task scheduling to ensure a timely and deterministic response to events or interrupts. High-priority and time-critical threads execute in preference to lower priority threads. Threads in an RTOS have bounded latency. A process or thread executes within a specified time limit.</p>
                        </td>
                    </tr>
                    <tr>
                        <td>
                            <p class="mb-2"><b>Application</b></p>
                        </td>
                        <td>
                            <p class="mb-2">Ideal for applications that are based around Altera® FPGA peripherals.</p>
                        </td>
                        <td>
                            <p class="mb-2">Ideal for applications that require very fast and predictable response.</p>
                        </td>
                    </tr>
                    <tr>
                        <td>
                            <p class="mb-2"><b>Resource</b></p>
                        </td>
                        <td>
                            <p class="mb-2">Lightweight and requires a small memory footprint.</p>
                        </td>
                        <td>
                            <p class="mb-2">Lightweight and requires a small memory footprint.</p>
                        </td>
                    </tr>
                    <tr>
                        <td>
                            <p class="mb-2"><b>Coding Practice</b></p>
                        </td>
                        <td>
                            <p class="mb-2">Adheres to Altera® HAL API library when using the Altera HAL device driver.</p>
                        </td>
                        <td>
                            <p class="mb-2">Adheres to strict coding policies because the code must continuously perform consistently.</p>
                        </td>
                    </tr>
                    <tr>
                        <td>
                            <p class="mb-2"><b>Documentation</b></p>
                        </td>
                        <td style="text-align: center;" colspan="2">
                            <p class="mb-2"><a class="b_special_a1" href="">Nios® V Processor Software Developer Handbook</a></p>
                        </td>
                    </tr>
                    <tr>
                        <td>
                            <p class="mb-2"><b>Other Resources</b></p>
                        </td>
                        <td style="text-align: center;" colspan="2">
                            <p class="mb-2"><a class="b_special_a1" href="">µC/OS-II Documentation</a></p>
                            <p class="mb-2"><a class="b_special_a1" href="">FreeRTOS* - Real-time Operating System for Microcontrollers</a></p>
                            <p class="mb-2"><a class="b_special_a1" href="">Zephyr* - OS Introduction</a></p>
                        </td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
     
    <!------------------------------- 2. Getting ------------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h2 style="font-weight: 350;" class="mb-0">2. Getting Started</h2>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->
     
    <!---------------------------------- Select ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <p class="mb-2"><b>Select Target Board</b></p>
                <p class="mb-2">We recommend starting your development on an Altera® FPGA development kit because the Nios® V processor design examples are targeted to run on those boards. Please refer to the Design Consideration section for supported Altera® FPGA devices.</p>
                <p class="mb-2">Refer to <a class="b_special_a1" href="">Intel® FPGA Development Kits</a> for a list of available boards.</p>
                <p class="mb-2"><b>Install Development Tools</b></p>
                <p class="mb-2">You will need install the Quartus® Prime software and the Ashling* RiscFree* IDE for Intel FPGA to start developing a Nios® V processor system. Navigate to the FPGA Software Download Center to install the latest software version.</p>
                <p class="mb-2"><b>Create Your 1st Nios® V Processor System</b></p>
                <p class="mb-0">The <a class="b_special_a1" href="">Nios® V Embedded Processor Design Handbook</a> introduce you to the system development flow for the Nios® V processor. Together with the Quartus® Prime software and the Ashling* RiscFree* IDE for Intel® FPGA, you can build a complete solution comprising a hardware system design and a software program that runs on the Nios® V processor and interfaces with the components on the Altera® development boards.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
    
    <!------------------------------- 3. Creating ------------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h2 style="font-weight: 350;" class="mb-0">3. Creating Your Own Project</h2>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->
    
    <!------------------------------- Project Types ------------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <p class="mb-2"><b>Project Types</b></p>
                <p class="mb-0">The Nios® V Processor Development Tools comprised of Board Support Package Editor and Ashling* RiscFree* IDE for Intel® FPGA to build Nios® processor-based projects. Nios® V supports two different types of projects GUI-Based and CLI-Based Projects.</p>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------- The following ------------------------------------>
    <section>
        <div class="container">
            <div class="row">
                <div class="col-md-8">
                    <p>The following table compares the differences between the two projects.</p>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!-------------------------------- Criteria table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Feature</p>
                        </th>
                        <th>
                            <p class="mb-2">GUI-Based Project</p>
                        </th>
                        <th>
                            <p class="mb-2">CLI-Based Project</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td>
                            <p class="mb-2"><b>Project Description</b></p>
                        </td>
                        <td>
                            <ul class="mb-2">
                                <li class="mb-2">The Board Support Package (BSP) Editor provides a GUI interface to create, modify, and generate the BSP for Nios® processor-based projects.</li>
                                <li class="mb-2">The Ashling* RiscFree* IDE for Intel® FPGA is a thin GUI layer that provides a complete and seamless environment for Nios® V processor C/C++ software development. RiscFree* IDE is based on the popular Eclipse framework and the Eclipse C/C++ development toolkit (CDT) plug-ins. You can accomplish all Nios® V processor software development tasks within RiscFree* IDE for Intel® FPGA, including creating, importing, editing, building, running, debugging, and profiling programs.</li>
                            </ul>
                        </td>
                        <td>
                            <ul  class="mb-2">
                                <li>The Nios® V Processor Tools allows you to construct a wide variety of complex embedded software systems using a command-line interface. From this interface, you can create, modify, build, and execute Nios® V processor programs with Nios V® Processor Tools commands typed at a command line or embedded in a script.</li>
                            </ul>
                        </td>
                    </tr>
                    <tr>
                        <td>
                            <p class="mb-2"><b>Project Source File Management</b></p>
                        </td>
                        <td>
                            <ul>
                                <li>Specify sources automatically, for example, by dragging and dropping into project</li>
                            </ul>
                        </td>
                        <td>
                            <ul>
                                <li>Specify sources manually using command arguments</li>
                            </ul>
                        </td>
                    </tr>
                    <tr>
                        <td>
                            <p class="mb-2"><b>Debugging</b></p>
                        </td>
                        <td>
                            <ul class="mb-2">
                                <li>Yes</li>
                            </ul>
                        </td>
                        <td>
                            <p class="mb-2">Import project to Ashling* RiscFree* IDE for Intel® FPGA</p>
                            <p class="mb-2">Implement OpenOCD Debugging feature</p>
                        </td>
                    </tr>
                    <tr>
                        <td>
                            <p class="mb-2"><b>Integrates with Custom Shell Scripts and Tool Flows</b></p>
                        </td>
                        <td>
                            <ul class="mb-2">
                                <li>Adopt open standard Eclipse tool flows</li>
                            </ul>
                        </td>
                        <td>
                            <ul class="mb-2">
                                <li>Invoke the command line tools from custom scripts of other tools that you might already use in your development flow</li>
                                <li>Run with Tcl scripts to automate the creation of a board support package (BSP)</li>
                                <li>Use bash scripts to build several projects at once</li>
                            </ul>
                        </td>
                    </tr>
                    <tr>
                        <td><b>Documentation</b></td>
                        <td colspan="2" style="text-align: center;">
                            <p class="mb-2"><a class="b_special_a1" href="">Nios® V Processor Software Developer Handbook</a></p>
                            <p class="mb-2"><a class="b_special_a1" href="">Ashling* RiscFree* Integrated Development Environment (IDE) for Intel® FPGAs User Guide</a></p>
                        </td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!------------------------------- Design Flow ------------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 400;" class="mb-3">Design Flow</h3>
                <p class="mb-0">The figure below illustrates the general Nios® V processor system development flow.</p>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------------- PCI 1 ---------------------------------->
    <section>
        <div style="padding-bottom: 2em; padding-top: 2em;" class="mv_transceiver_padd">
            <div class="container">
                <div class="row justify-content-center">
                    <div class="col-xxl-6 col-xl-6 col-lg-7 col-md-6">
                        <div class="mv_silder_flex">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_developer_usability_1">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100" src="/img/mv_image/nios-v-processor-design-flow-diagram.jpg.rendition.intel.web.1072.603.jpg" alt="">
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------- The Nios ------------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <p class="mb-2">The Nios® V processor development flow consists of three elements as follows:</p>
                <ul class="mb-">
                    <li>System design, involving both hardware and software</li>
                    <li>Hardware design</li>
                    <li>Software design</li>
                </ul>
                <p class="mb-2">You begin your Nios® V processor development by developing a system concept and performing a system requirements analysis. Next, you create and generate the system in the Platform Designer, and produce a Platform Designer file. The Platform Designer file includes Nios® V processor cores and standard components. After system generation, hardware and software flows can be initiated.</p>
                <ul>
                    <li>For Nios® V processor hardware development, you must:</li>
                    <li>Select the target FPGA based on system requirements. Refer to Design Considerations section.</li>
                    <li>Integrate the Platform Designer system with the Quartus® Prime software project.</li>
                    <li>Assign pin locations.</li>
                    <li>Configure timing requirements and other design constraints.</li>
                    <li>After compiling the hardware design, download the .sof file to the target board.</li>
                </ul>
                <p class="mb-2">For Nios® V processor software development, you must:</p>
                <ul>
                    <li>For Nios® V processor software development, you must:</li>
                    <li>Download the .elf file to the Nios® V processor system on the target board after building the application and board support package (BSP). The Nios® V processor system is ready for testing and debugging.</li>
                </ul>
                <p class="mb-0">If the hardware does not meet specifications, return to the Platform Designer system define and generation step, and restart both the hardware and software flow. The key file required to generate the application software is the Platform Designer system file. Because this file describes hardware components and connections, you must regenerate this file if you make a hardware change. The system is complete when both the software and hardware meet specifications.</p>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------- 4. Design ------------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h2 style="font-weight: 350;">4. Design Examples</h2>
                <p class="mb-0">There are plenty of design examples available to help you get started with Altera® FPGA products. All examples can be used as a starting point for your own designs, and they are customizable to implement other specific use cases.</p>
                <p class="mb-0">The Nios® V Processor Intel FPGA IP offers a selection of simple design examples to begin your journey with Nios® V processor.</p>
                <p class="mb-0">Detailed documentation can be found in “Nios® V Processor Design Example Scripts” from <a class="b_special_a1" href="">Nios® V Processor Software Development Handbook</a>.</p>
                <p class="mb-0">&nbsp;</p>
                <p class="mb-0"><b>How to run a Nios® V processor “Hello World” application in Altera HAL, µC/OS-II RTOS, and FreeRTOS?</b></p>
                <ul class="mb-2">
                    <li>Learn how to run a Nios® V processor “Hello World” application in Altera HAL, µC/OS-II RTOS, and FreeRTOS:
                        <ul class="mb-2">
                            <li>Documentation:&nbsp;<a class="b_special_a1" href="">Nios® V Processor&nbsp;Tutorial</a></li>
                            <li>Design Examples:&nbsp;<a class="b_special_a1" href="">FPGA Design Store, Nios V, Hello World Design Examples</a></li>
                        </ul>
                    </li>
                </ul>
                <p class="mb-0"><b>How to run a Nios® V processor “Hello World” application in Zephyr RTOS?</b></p>
                <ul class="mb-2">
                    <li>Quick Start Guide on how to generate Zephyr Hello World application on Nios V Hello World design example.</li>
                    <li><b>Nios® V/g</b>
                        <ul class="mb-2">
                            <li>Documentation:&nbsp;<a class="b_special_a1" href="" style="background-color: rgb(255,255,255);">Nios® V/g Zephyr Design Example - Hello World</a></li>
                            <li>Design Example:&nbsp;<a class="b_special_a1" href="">Arria® 10 FPGA - Nios® V/g Processor based Hello World</a></li>
                        </ul>
                    </li>
                    <li><b>Nios® V/m</b>
                        <ul class="mb-2">
                            <li>Documentation:&nbsp;<a class="b_special_a1" href="">Nios® V/m Zephyr Design Example - Hello World</a></li>
                            <li>Design Example:&nbsp;<a class="b_special_a1" href="">Arria® 10 FPGA - Nios® V/m Processor based Hello World</a></li>
                        </ul>
                    </li>
                </ul>
                <p class="mb-0"><b>How to run a Nios® V processor with MicroC/TCP-IP software package?</b></p>
                <ul class="mb-2">
                    <li>Learn how to run a Nios® V processor with MicroC/TCP-IP software package, refer to the “Nios® V Processor - Using the Micro/TCP-IP Stack”.
                        <ul class="mb-2">
                            <li>Documentation:&nbsp;<a class="b_special_a1" href="">Nios® V Processor - Using the MicroC/TCP-IP Stack</a></li>
                            <li>Design Examples:
                                <ul class="mb-2">
                                    <li><a class="b_special_a1" href="">Arria® 10 FPGA - Simple Socket Server Design for Nios® V/m Processor</a></li>
                                    <li><a class="b_special_a1" href="">Arria® 10 FPGA - μC/OS-II RTOS with Iperf for Nios® V/m Processor</a></li>
                                </ul>
                            </li>
                        </ul>
                    </li>
                </ul>
                <p class="mb-0"><b>How to run a Nios® V processor with Remote System Update in SDM-based Devices?</b></p>
                <ul class="mb-2">
                    <li>Learn how to run a Nios® V processor with Remote System Update in SDM-based Devices, refer to the “Nios® V Processor RSU Quick Start Guide in SDM-based Devices”.
                        <ul class="mb-2">
                            <li>Documentation and Design Example:&nbsp;<a class="b_special_a1" href="">Nios® V Processor RSU Quick Start Guide in SDM-based Devices</a></li>
                        </ul>
                    </li>
                </ul>
                <p class="mb-0"><b>How to run a Nios® V processor with Custom Instruction?</b></p>
                <ul class="mb-2">
                    <li>Learn how to run a Nios® V processor with Custom Instruction, refer to the “Nios® V Processor — Using Custom Instruction”.<br>
                        <ul class="mb-2">
                            <li>Documentation:&nbsp;<a class="b_special_a1" href="">Nios® V Processor — Using Custom Instruction</a></li>                     
                            <li>Design Examples:&nbsp;
                                <ul class="mb-2">
                                    <li><a class="b_special_a1" href="">Agilex™&nbsp;7 FPGA - Custom Instruction Design on Nios® V/g Processor</a></li>
                                    <li><a class="b_special_a1" href="">Agilex™&nbsp;7 FPGA - CRC Custom Instruction Design on Nios® V/g processor</a></li>
                                </ul>
                            </li>
                        </ul>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------- 5. Additional ------------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h2 style="font-weight: 350;" class="mb-0">5. Additional Resources</h2>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->
     
    <!------------------------------- Documentation ------------------------------------>
    <section>
        <div class="">
            <div class="container">
               <div class="row">
                <div class="col-md-8">
                    <h4 class="mb-4" style="font-weight: 350;" class="mb-0">Documentation</h4>
                    <p class="mb-0">The following documentation serve as a primary reference for the Nios® V processor.</p>
                </div>
               </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!-------------------------------- Documentation table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Documentation Title</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Nios® V Processor Software Developer Handbook</a></td>
                        <td>Describes the basic information needed to develop embedded software for the Nios® V processor. The chapter in this handbook describes the Nios® V processor software development environment, the Nios® V Processor Tools that are available and the process for developing software.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Nios® V Embedded Processor Design Handbook</a></td>
                        <td>Complements the primary documentation for embedded system development. It describes how to use the tools effectively, and recommends design styles and practices for developing, debugging, and optimizing embedded systems using Altera-provided tools. The handbook also introduces concepts to new users of Altera's embedded solutions, and helps to increase the design efficiency of an experienced user.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Nios® V Processor Reference Manual</a></td>
                        <td>Describes the Nios® V processor from a high-level conceptual description to the low-level details of implementation. The chapters in this handbook describe the Nios® V processor architecture, the programming model, and the instruction set.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Embedded Peripherals IP User Guide</a></td>
                        <td>Describes the Altera-provided IP cores that work seamlessly with the Nios® V processor in the Quartus® Prime design software. The IP cores are optimized for Altera® devices and can be easily implemented to reduce design and test time.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Ashling* RiscFree* Integrated Development Environment (IDE) for Altera® FPGA</a></td>
                        <td>Describes the latest features in the Ashling* RiscFree* IDE development tools. The user guide provides detailed explanation along with use cases of the respective features.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">AN977: Nios® V Processor Custom Instruction</a></td>
                        <td>Describes the custom instruction implementation in Nios® V processor. This application note introduces the custom instructions feature and guides on how to instantiate it into your system.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">AN978 : Nios® V Processor Migration Guide</a></td>
                        <td>Describes the migration efforts from Nios® II processor to Nios® V processor. This application note explains the difference in system design (hardware and software design) when performing processor migration.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">AN 980: Nios® V Processor Quartus® Prime Software Support</a></td>
                        <td>Describe the differences between Quartus® Prime Pro and Quartus® Prime Standard when developing a Nios V processor system.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">AN985: Nios® V Processor Tutorial</a></td>
                        <td>Provide a quick start guide to generate, simulate, program, and debug a Nios® V processor system.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Nios® V Processor: Lockstep Implementation</a></td>
                        <td>Describe the Nios® V Processor Lockstep feature, which utilizes fRSmartComp technology to implement a smart comparator in register transfer level (RTL). Altera utilizes the Dual-Core Lock Step (DCLS) safety architecture to implement the smart comparator. This approach allows for the integration of the technology into the Nios® V/g processor, allowing for the design of fail-safe applications.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Video table ------------------------->
    <section>
        <div class="container">
            <h4 class="mb-4" style="font-weight: 350;" class="mb-0">Demonstration Videos</h4>
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Video Title</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Nios® V Processor for Altera FPGA</a></td>
                        <td>Overview on what Nios® V processor has to offer.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Nios® V Processor Portfolio Video</a></td>
                        <td>Learn about the Nios® V processor portfolio available in the Quartus® Prime Pro Edition Software version 23.3</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Nios® V Processor Design Walkthrough Video</a></td>
                        <td>Watch the Hello world Design walkthrough demonstrating how to choose the right Nios® V processor for your application.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Getting Started with Nios® V/m Processor</a></td>
                        <td>Learn how to generate and build a simple hello world example design in Platform Designer for the Nios® V/m processor.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Setting Up Open-Source Tools for Nios® V/m</a></td>
                        <td>Learn how to download and set up the open-source tools for software development on the Nios® V/m processor.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Software Development on the Nios® V/m Processor</a></td>
                        <td>Learn about software development on the Nios® V/m processor using the open-source ecosystem.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Debugging the Nios V Processor Using the Ashling RiscFree IDE for Intel FPGAs</a></td>
                        <td>Learn how to debug the Nios® V processor using the Ashling RiscFree IDE for Intel FPGAs.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Resource table ------------------------->
    <section>
        <div class="container">
            <h4 class="mb-4" style="font-weight: 350;" class="mb-0">Quick Links</h4>
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Resource</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Nios® V Processor - Intel® FPGA</a></td>
                        <td>Get the latest features and updates to explore new possibilities with the Nios® V processor. </td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Self Service Licensing Center</a></td>
                        <td>You can get the Nios® V/m processor IP license at no cost. Documentation for Intel® FPGA Software Installation and Licensing are available on the page for <a class="b_special_a1" href="">Intel® FPGA Software Installation and Licensing</a>.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Intel® FPGA Support Resources</a></td>
                        <td>Provides online technical resources from training classes to design examples to forums that guide you through every step of the design process.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">FPGA Knowledge Base</a></td>
                        <td>Provides a vast number of support solutions, reference articles, error messages, and troubleshooting guides. It is also fully searchable.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Intel FPGA Community</a></td>
                        <td>Community website enabling collaboration between Intel® FPGA users. Use the search engine to find relevant material. You are also encouraged to update and contribute.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">Intel Account</a></td>
                        <td>Your Intel account allows you to file a service request to get help on specific topics. You can also use it to register for training classes and access other resources. </td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!--------------------------------- Still Have Questions ----------------------------->
    <section>
        <div style="padding-bottom: 2.5rem; padding-top: 2.5rem; text-align: center;">
            <div class="container">
                <div class="d-flex justify-content-center align-items-center">
                    <div>
                        <img style="height: 40px; width: 40px; margin-right: 20px;" src="/img/mv_image/icon-why-choose-desktop-rwd.png.rendition.intel.web.64.64.png" alt="">
                    </div>
                    <div>
                        <h2 style="font-weight: 350;"> Still Have Questions?</h2>
                    </div>
                </div>
                <p class="mb-0">Get answers for the most common design issues.</p>
                <a class="mv_coman_btn" href="">Search the Knowledge Base</a>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------- Explore Other ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 350;">Explore Other Developer Centers</h3>
                <p class="mb-2">For other design guidelines, visit the following Developer Centers:</p>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href="/darshit/developers_learn/embedded_software_developer_center.html">Embedded Software Developer Center</a> - Contains guidance on how to design in an embedded environment with SoC FPGAs.</li>
                    <li><a class="b_special_a1" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support_FPGA_developer_center.html">FPGA Developer Center</a> - Contains resources to complete your Altera® FPGA design.</li>
                    <li><a class="b_special_a1" href="/darshit/dk_product/system_architect_developer_center.html">System Architect Developer Center</a> - The System Architect Developer Center provides you with information on how Altera® FPGAs can add value to your system design.</li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

    <!------------------------------------ Model ----------------------------------->
    <!-- PCI 1 -->
    <div class="modal" id="mv_developer_usability_1" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/mv_image/nios-v-processor-design-flow-diagram.jpg.rendition.intel.web.1920.1080.jpg" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>
    <!-- ------------------------------------------------------------------------- -->

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <!-- nav script -->
    <script>
        document.addEventListener('DOMContentLoaded', function () {
        const nav = document.querySelector('.VK_client_app_navigation');
        const navLinks = document.querySelectorAll('.VK_ai_nav_bar a');
        const sections = document.querySelectorAll('section[id]');
        let navOffset = nav.offsetTop;

            // Add smooth scrolling to all links
            navLinks.forEach(link => {
                link.addEventListener('click', function (e) {
                    e.preventDefault();
                    document.querySelector(this.getAttribute('href')).scrollIntoView({
                        behavior: 'smooth'
                    });
                });
            });

            // Sticky Navigation
            window.addEventListener('scroll', () => {
                if (window.pageYOffset >= navOffset) {
                    nav.classList.add('VK_sticky_nav_bar');
                } else {
                    nav.classList.remove('VK_sticky_nav_bar');
                }
                // Section highlighting
                sections.forEach(section => {
                    const sectionTop = section.offsetTop - nav.clientHeight;
                    const sectionHeight = section.clientHeight;
                    if (window.pageYOffset >= sectionTop && window.pageYOffset <= sectionTop + sectionHeight) {
                        navLinks.forEach(link => {
                            link.classList.remove('active');
                            if (link.getAttribute('href') === `#${section.id}`) {
                                link.classList.add('active');
                                
                                // Ensure the active link is visible in the nav bar
                                const navBar = document.querySelector('.VK_ai_nav_bar');
                                const activeLink = document.querySelector('.VK_ai_nav_bar a.active');
                                const linkRect = activeLink.getBoundingClientRect();
                                const navBarRect = navBar.getBoundingClientRect();

                                if (linkRect.left < navBarRect.left || linkRect.right > navBarRect.right) {
                                    activeLink.scrollIntoView({ inline: 'center', behavior: 'smooth' });
                                }
                            }
                        });
                    }
                });
            });
        });
    </script>

</html>