0.6
2018.3
Dec  7 2018
00:33:28
D:/digital electronics/Single_port_RAM/Single_port_RAM.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/digital electronics/Single_port_RAM/single_port_RAM.v,1721726306,verilog,,D:/digital electronics/Single_port_RAM/single_port_ram_tb.v,,single_port_RAM,,,,,,,,
D:/digital electronics/Single_port_RAM/single_port_ram_tb.v,1721727866,verilog,,,,single_port_ram_tb,,,,,,,,
