##The Maxima Project##

This is an all in one IDE for Verilog development! 

Simply add the variables you would like to see in your waveform. Refer here for syntax: https://electronics.stackexchange.com/questions/227684/how-to-create-vcd-file-or-simulation-activity-file-of-verilog-code

VCD files are the core to our project. The commands we use behind the scene: iverilog -o sim tb.v && vvp sim
