$version Generated by VerilatedVcd $end
$timescale 1s $end
 $scope module TOP $end
  $var wire 1 # a $end
  $var wire 1 $ b $end
  $var wire 1 % s $end
  $var wire 1 & y $end
  $scope module m_mux21 $end
   $var wire 1 # a $end
   $var wire 1 $ b $end
   $var wire 1 % s $end
   $var wire 1 & y $end
   $var wire 1 ' l $end
   $var wire 1 ( r $end
   $var wire 1 ) s_n $end
   $scope module i1 $end
    $var wire 1 % a $end
    $var wire 1 ) b $end
   $upscope $end
   $scope module i2 $end
    $var wire 1 ) a $end
    $var wire 1 # b $end
    $var wire 1 ' c $end
   $upscope $end
   $scope module i3 $end
    $var wire 1 % a $end
    $var wire 1 $ b $end
    $var wire 1 ( c $end
   $upscope $end
   $scope module i4 $end
    $var wire 1 ' a $end
    $var wire 1 ( b $end
    $var wire 1 & c $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
0$
0%
0&
0'
0(
1)
#2
1$
#3
1#
0$
1&
1'
#4
1$
#5
0#
0$
1%
0&
0'
0)
#6
1$
1&
1(
#7
1#
0$
0&
0(
#8
1$
1&
1(
#9
