[INF:CM0023] Creating log file ../../build/regression/OneNetInterf/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.v:2:1: No timescale set for "dut".

[WRN:PA0205] dut.v:7:1: No timescale set for "ConnectTB".

[WRN:PA0205] dut.v:10:1: No timescale set for "middle".

[WRN:PA0205] dut.v:14:1: No timescale set for "SUB".

[WRN:PA0205] tb.v:1:1: No timescale set for "TESTBENCH".

[WRN:PA0205] tb.v:14:1: No timescale set for "tb".

[INF:CP0300] Compilation...

[INF:CP0304] dut.v:7:1: Compile interface "work@ConnectTB".

[INF:CP0303] dut.v:14:1: Compile module "work@SUB".

[INF:CP0303] dut.v:2:1: Compile module "work@dut".

[INF:CP0303] dut.v:10:1: Compile module "work@middle".

[INF:CP0303] tb.v:14:1: Compile module "work@tb".

[INF:CP0306] tb.v:1:1: Compile program "work@TESTBENCH".

[WRN:CP0314] tb.v:1:1: Using programs is discouraged "work@TESTBENCH", programs are obsoleted by UVM.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.v:2:1: Top level module "work@dut".

[NTE:EL0503] tb.v:14:1: Top level module "work@tb".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 7.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../build/regression/OneNetInterf/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/OneNetInterf/slpp_unit/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/OneNetInterf/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiName:work@dut
|uhdmallInterfaces:
\_interface: work@ConnectTB (work@ConnectTB) dut.v:7:1: , endln:8:13, parent:work@dut
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@ConnectTB
  |vpiParent:
  \_design: (work@dut)
  |vpiDefName:work@ConnectTB
  |vpiNet:
  \_logic_net: (work@ConnectTB.con_i), line:7:33, endln:7:38, parent:work@ConnectTB
    |vpiParent:
    \_interface: work@ConnectTB (work@ConnectTB) dut.v:7:1: , endln:8:13, parent:work@dut
    |vpiParent:
    \_interface: work@ConnectTB (work@ConnectTB) dut.v:7:1: , endln:8:13, parent:work@dut
    |vpiParent:
    \_interface: work@ConnectTB (work@ConnectTB) dut.v:7:1: , endln:8:13, parent:work@dut
    |vpiName:con_i
    |vpiFullName:work@ConnectTB.con_i
    |vpiNetType:1
    |vpiParent:
    \_interface: work@ConnectTB (work@ConnectTB) dut.v:7:1: , endln:8:13, parent:work@dut
    |vpiParent:
    \_interface: work@ConnectTB (work@ConnectTB) dut.v:7:1: , endln:8:13, parent:work@dut
  |vpiNet:
  \_logic_net: (work@ConnectTB.con_o), line:7:51, endln:7:56, parent:work@ConnectTB
    |vpiParent:
    \_interface: work@ConnectTB (work@ConnectTB) dut.v:7:1: , endln:8:13, parent:work@dut
    |vpiParent:
    \_interface: work@ConnectTB (work@ConnectTB) dut.v:7:1: , endln:8:13, parent:work@dut
    |vpiParent:
    \_interface: work@ConnectTB (work@ConnectTB) dut.v:7:1: , endln:8:13, parent:work@dut
    |vpiName:con_o
    |vpiFullName:work@ConnectTB.con_o
    |vpiNetType:48
    |vpiParent:
    \_interface: work@ConnectTB (work@ConnectTB) dut.v:7:1: , endln:8:13, parent:work@dut
    |vpiParent:
    \_interface: work@ConnectTB (work@ConnectTB) dut.v:7:1: , endln:8:13, parent:work@dut
  |vpiParent:
  \_design: (work@dut)
  |vpiPort:
  \_port: (con_i), line:7:33, endln:7:38, parent:work@ConnectTB
    |vpiParent:
    \_interface: work@ConnectTB (work@ConnectTB) dut.v:7:1: , endln:8:13, parent:work@dut
    |vpiName:con_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@ConnectTB.con_i), line:7:33, endln:7:38, parent:work@ConnectTB
    |vpiParent:
    \_interface: work@ConnectTB (work@ConnectTB) dut.v:7:1: , endln:8:13, parent:work@dut
  |vpiPort:
  \_port: (con_o), line:7:51, endln:7:56, parent:work@ConnectTB
    |vpiParent:
    \_interface: work@ConnectTB (work@ConnectTB) dut.v:7:1: , endln:8:13, parent:work@dut
    |vpiName:con_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@ConnectTB.con_o), line:7:51, endln:7:56, parent:work@ConnectTB
    |vpiParent:
    \_interface: work@ConnectTB (work@ConnectTB) dut.v:7:1: , endln:8:13, parent:work@dut
|uhdmallPrograms:
\_program: work@TESTBENCH (work@TESTBENCH) tb.v:1:1: , endln:12:11, parent:work@dut
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@TESTBENCH
  |vpiParent:
  \_design: (work@dut)
  |vpiDefName:work@TESTBENCH
  |vpiNet:
  \_logic_net: (work@TESTBENCH.observe), line:1:30, endln:1:37, parent:work@TESTBENCH
    |vpiParent:
    \_program: work@TESTBENCH (work@TESTBENCH) tb.v:1:1: , endln:12:11, parent:work@dut
    |vpiParent:
    \_program: work@TESTBENCH (work@TESTBENCH) tb.v:1:1: , endln:12:11, parent:work@dut
    |vpiParent:
    \_program: work@TESTBENCH (work@TESTBENCH) tb.v:1:1: , endln:12:11, parent:work@dut
    |vpiName:observe
    |vpiFullName:work@TESTBENCH.observe
    |vpiNetType:1
    |vpiParent:
    \_program: work@TESTBENCH (work@TESTBENCH) tb.v:1:1: , endln:12:11, parent:work@dut
    |vpiParent:
    \_program: work@TESTBENCH (work@TESTBENCH) tb.v:1:1: , endln:12:11, parent:work@dut
  |vpiNet:
  \_logic_net: (work@TESTBENCH.drive), line:1:50, endln:1:55, parent:work@TESTBENCH
    |vpiParent:
    \_program: work@TESTBENCH (work@TESTBENCH) tb.v:1:1: , endln:12:11, parent:work@dut
    |vpiParent:
    \_program: work@TESTBENCH (work@TESTBENCH) tb.v:1:1: , endln:12:11, parent:work@dut
    |vpiParent:
    \_program: work@TESTBENCH (work@TESTBENCH) tb.v:1:1: , endln:12:11, parent:work@dut
    |vpiName:drive
    |vpiFullName:work@TESTBENCH.drive
    |vpiNetType:48
    |vpiParent:
    \_program: work@TESTBENCH (work@TESTBENCH) tb.v:1:1: , endln:12:11, parent:work@dut
    |vpiParent:
    \_program: work@TESTBENCH (work@TESTBENCH) tb.v:1:1: , endln:12:11, parent:work@dut
  |vpiParent:
  \_design: (work@dut)
  |vpiProcess:
  \_initial: , line:2:3, endln:11:6, parent:work@TESTBENCH
    |vpiParent:
    \_program: work@TESTBENCH (work@TESTBENCH) tb.v:1:1: , endln:12:11, parent:work@dut
    |vpiStmt:
    \_begin: (work@TESTBENCH), line:2:11, endln:11:6
      |vpiParent:
      \_initial: , line:2:3, endln:11:6, parent:work@TESTBENCH
      |vpiFullName:work@TESTBENCH
      |vpiParent:
      \_initial: , line:2:3, endln:11:6, parent:work@TESTBENCH
      |vpiStmt:
      \_sys_func_call: ($dumpfile), line:3:5, endln:3:26, parent:work@TESTBENCH
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiArgument:
        \_constant: , line:3:15, endln:3:25, parent:$dumpfile
          |vpiParent:
          \_sys_func_call: ($dumpfile), line:3:5, endln:3:26, parent:work@TESTBENCH
          |vpiDecompile:test.vcd
          |vpiSize:8
          |STRING:test.vcd
          |vpiParent:
          \_sys_func_call: ($dumpfile), line:3:5, endln:3:26, parent:work@TESTBENCH
          |vpiConstType:6
        |vpiName:$dumpfile
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:11:6
      |vpiStmt:
      \_sys_func_call: ($dumpvars), line:4:5, endln:4:14, parent:work@TESTBENCH
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiName:$dumpvars
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:11:6
      |vpiStmt:
      \_sys_func_call: ($monitor), line:5:5, endln:5:61, parent:work@TESTBENCH
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiArgument:
        \_constant: , line:5:14, endln:5:39, parent:$monitor
          |vpiParent:
          \_sys_func_call: ($monitor), line:5:5, endln:5:61, parent:work@TESTBENCH
          |vpiDecompile:@%0dns i = %0d, o = %0d
          |vpiSize:23
          |STRING:@%0dns i = %0d, o = %0d
          |vpiParent:
          \_sys_func_call: ($monitor), line:5:5, endln:5:61, parent:work@TESTBENCH
          |vpiConstType:6
        |vpiArgument:
        \_sys_func_call: ($time), line:5:40, endln:5:45, parent:$monitor
          |vpiParent:
          \_sys_func_call: ($monitor), line:5:5, endln:5:61, parent:work@TESTBENCH
          |vpiParent:
          \_sys_func_call: ($monitor), line:5:5, endln:5:61, parent:work@TESTBENCH
          |vpiName:$time
          |vpiParent:
          \_sys_func_call: ($monitor), line:5:5, endln:5:61, parent:work@TESTBENCH
        |vpiArgument:
        \_ref_obj: (work@TESTBENCH.drive), line:5:46, endln:5:51, parent:$monitor
          |vpiParent:
          \_sys_func_call: ($monitor), line:5:5, endln:5:61, parent:work@TESTBENCH
          |vpiParent:
          \_sys_func_call: ($monitor), line:5:5, endln:5:61, parent:work@TESTBENCH
          |vpiParent:
          \_sys_func_call: ($monitor), line:5:5, endln:5:61, parent:work@TESTBENCH
          |vpiName:drive
          |vpiFullName:work@TESTBENCH.drive
          |vpiActual:
          \_logic_net: (work@tb.tb.drive), line:1:50, endln:1:55, parent:work@tb.tb
            |vpiParent:
            \_program: work@TESTBENCH (work@tb.tb) tb.v:18:3: , endln:18:61, parent:work@tb
            |vpiTypespec:
            \_logic_typespec: , line:1:46, endln:1:49
            |vpiParent:
            \_program: work@TESTBENCH (work@tb.tb) tb.v:18:3: , endln:18:61, parent:work@tb
            |vpiParent:
            \_program: work@TESTBENCH (work@tb.tb) tb.v:18:3: , endln:18:61, parent:work@tb
            |vpiName:drive
            |vpiFullName:work@tb.tb.drive
            |vpiNetType:48
            |vpiParent:
            \_program: work@TESTBENCH (work@tb.tb) tb.v:18:3: , endln:18:61, parent:work@tb
            |vpiParent:
            \_program: work@TESTBENCH (work@tb.tb) tb.v:18:3: , endln:18:61, parent:work@tb
        |vpiArgument:
        \_ref_obj: (work@TESTBENCH.observe), line:5:53, endln:5:60, parent:$monitor
          |vpiParent:
          \_sys_func_call: ($monitor), line:5:5, endln:5:61, parent:work@TESTBENCH
          |vpiParent:
          \_sys_func_call: ($monitor), line:5:5, endln:5:61, parent:work@TESTBENCH
          |vpiParent:
          \_sys_func_call: ($monitor), line:5:5, endln:5:61, parent:work@TESTBENCH
          |vpiName:observe
          |vpiFullName:work@TESTBENCH.observe
          |vpiActual:
          \_logic_net: (work@tb.tb.observe), line:1:30, endln:1:37, parent:work@tb.tb
            |vpiParent:
            \_program: work@TESTBENCH (work@tb.tb) tb.v:18:3: , endln:18:61, parent:work@tb
            |vpiTypespec:
            \_logic_typespec: , line:1:25, endln:1:29
            |vpiParent:
            \_program: work@TESTBENCH (work@tb.tb) tb.v:18:3: , endln:18:61, parent:work@tb
            |vpiParent:
            \_program: work@TESTBENCH (work@tb.tb) tb.v:18:3: , endln:18:61, parent:work@tb
            |vpiName:observe
            |vpiFullName:work@tb.tb.observe
            |vpiNetType:1
            |vpiParent:
            \_program: work@TESTBENCH (work@tb.tb) tb.v:18:3: , endln:18:61, parent:work@tb
            |vpiParent:
            \_program: work@TESTBENCH (work@tb.tb) tb.v:18:3: , endln:18:61, parent:work@tb
        |vpiName:$monitor
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:11:6
      |vpiStmt:
      \_assignment: , line:6:5, endln:6:14, parent:work@TESTBENCH
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:6:13, endln:6:14
          |vpiParent:
          \_assignment: , line:6:5, endln:6:14, parent:work@TESTBENCH
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_assignment: , line:6:5, endln:6:14, parent:work@TESTBENCH
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@TESTBENCH.drive), line:6:5, endln:6:10, parent:work@TESTBENCH
          |vpiParent:
          \_begin: (work@TESTBENCH), line:2:11, endln:11:6
          |vpiParent:
          \_begin: (work@TESTBENCH), line:2:11, endln:11:6
          |vpiParent:
          \_begin: (work@TESTBENCH), line:2:11, endln:11:6
          |vpiName:drive
          |vpiFullName:work@TESTBENCH.drive
          |vpiActual:
          \_logic_net: (work@tb.tb.drive), line:1:50, endln:1:55, parent:work@tb.tb
      |vpiStmt:
      \_delay_control: , line:7:5, endln:7:7, parent:work@TESTBENCH
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:11:6
        |#1
        |vpiStmt:
        \_immediate_assert: , line:7:8, endln:7:86
          |vpiParent:
          \_delay_control: , line:7:5, endln:7:7, parent:work@TESTBENCH
          |vpiParent:
          \_delay_control: , line:7:5, endln:7:7, parent:work@TESTBENCH
          |vpiExpr:
          \_operation: , line:7:15, endln:7:31
            |vpiParent:
            \_immediate_assert: , line:7:8, endln:7:86
            |vpiParent:
            \_immediate_assert: , line:7:8, endln:7:86
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@TESTBENCH.drive), line:7:15, endln:7:20
              |vpiParent:
              \_delay_control: , line:7:5, endln:7:7, parent:work@TESTBENCH
              |vpiParent:
              \_delay_control: , line:7:5, endln:7:7, parent:work@TESTBENCH
              |vpiParent:
              \_delay_control: , line:7:5, endln:7:7, parent:work@TESTBENCH
              |vpiName:drive
              |vpiFullName:work@TESTBENCH.drive
              |vpiActual:
              \_logic_net: (work@tb.tb.drive), line:1:50, endln:1:55, parent:work@tb.tb
            |vpiOperand:
            \_ref_obj: (work@TESTBENCH.observe), line:7:24, endln:7:31
              |vpiParent:
              \_operation: , line:7:15, endln:7:31
              |vpiParent:
              \_operation: , line:7:15, endln:7:31
              |vpiParent:
              \_operation: , line:7:15, endln:7:31
              |vpiName:observe
              |vpiFullName:work@TESTBENCH.observe
              |vpiActual:
              \_logic_net: (work@tb.tb.observe), line:1:30, endln:1:37, parent:work@tb.tb
          |vpiStmt:
          \_sys_func_call: ($display), line:7:33, endln:7:48
            |vpiParent:
            \_immediate_assert: , line:7:8, endln:7:86
            |vpiParent:
            \_immediate_assert: , line:7:8, endln:7:86
            |vpiArgument:
            \_constant: , line:7:42, endln:7:47, parent:$display
              |vpiParent:
              \_sys_func_call: ($display), line:7:33, endln:7:48
              |vpiDecompile:OK!
              |vpiSize:3
              |STRING:OK!
              |vpiParent:
              \_sys_func_call: ($display), line:7:33, endln:7:48
              |vpiConstType:6
            |vpiName:$display
            |vpiParent:
            \_immediate_assert: , line:7:8, endln:7:86
          |vpiElseStmt:
          \_sys_func_call: ($fatal), line:7:55, endln:7:85
            |vpiParent:
            \_immediate_assert: , line:7:8, endln:7:86
            |vpiParent:
            \_immediate_assert: , line:7:8, endln:7:86
            |vpiArgument:
            \_constant: , line:7:62, endln:7:63, parent:$fatal
              |vpiParent:
              \_sys_func_call: ($fatal), line:7:55, endln:7:85
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiParent:
              \_sys_func_call: ($fatal), line:7:55, endln:7:85
              |vpiConstType:9
            |vpiArgument:
            \_constant: , line:7:65, endln:7:84, parent:$fatal
              |vpiParent:
              \_sys_func_call: ($fatal), line:7:55, endln:7:85
              |vpiDecompile:drive != observe!
              |vpiSize:17
              |STRING:drive != observe!
              |vpiParent:
              \_sys_func_call: ($fatal), line:7:55, endln:7:85
              |vpiConstType:6
            |vpiName:$fatal
            |vpiParent:
            \_immediate_assert: , line:7:8, endln:7:86
      |vpiStmt:
      \_delay_control: , line:8:5, endln:8:7, parent:work@TESTBENCH
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:11:6
        |#5
        |vpiStmt:
        \_assignment: , line:8:8, endln:8:17
          |vpiParent:
          \_delay_control: , line:8:5, endln:8:7, parent:work@TESTBENCH
          |vpiParent:
          \_delay_control: , line:8:5, endln:8:7, parent:work@TESTBENCH
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:8:16, endln:8:17
            |vpiParent:
            \_assignment: , line:8:8, endln:8:17
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiParent:
            \_assignment: , line:8:8, endln:8:17
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@TESTBENCH.drive), line:8:8, endln:8:13
            |vpiParent:
            \_delay_control: , line:8:5, endln:8:7, parent:work@TESTBENCH
            |vpiParent:
            \_delay_control: , line:8:5, endln:8:7, parent:work@TESTBENCH
            |vpiParent:
            \_delay_control: , line:8:5, endln:8:7, parent:work@TESTBENCH
            |vpiName:drive
            |vpiFullName:work@TESTBENCH.drive
            |vpiActual:
            \_logic_net: (work@tb.tb.drive), line:1:50, endln:1:55, parent:work@tb.tb
      |vpiStmt:
      \_delay_control: , line:9:5, endln:9:7, parent:work@TESTBENCH
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:11:6
        |#1
        |vpiStmt:
        \_immediate_assert: , line:9:8, endln:9:86
          |vpiParent:
          \_delay_control: , line:9:5, endln:9:7, parent:work@TESTBENCH
          |vpiParent:
          \_delay_control: , line:9:5, endln:9:7, parent:work@TESTBENCH
          |vpiExpr:
          \_operation: , line:9:15, endln:9:31
            |vpiParent:
            \_immediate_assert: , line:9:8, endln:9:86
            |vpiParent:
            \_immediate_assert: , line:9:8, endln:9:86
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@TESTBENCH.drive), line:9:15, endln:9:20
              |vpiParent:
              \_delay_control: , line:9:5, endln:9:7, parent:work@TESTBENCH
              |vpiParent:
              \_delay_control: , line:9:5, endln:9:7, parent:work@TESTBENCH
              |vpiParent:
              \_delay_control: , line:9:5, endln:9:7, parent:work@TESTBENCH
              |vpiName:drive
              |vpiFullName:work@TESTBENCH.drive
              |vpiActual:
              \_logic_net: (work@tb.tb.drive), line:1:50, endln:1:55, parent:work@tb.tb
            |vpiOperand:
            \_ref_obj: (work@TESTBENCH.observe), line:9:24, endln:9:31
              |vpiParent:
              \_operation: , line:9:15, endln:9:31
              |vpiParent:
              \_operation: , line:9:15, endln:9:31
              |vpiParent:
              \_operation: , line:9:15, endln:9:31
              |vpiName:observe
              |vpiFullName:work@TESTBENCH.observe
              |vpiActual:
              \_logic_net: (work@tb.tb.observe), line:1:30, endln:1:37, parent:work@tb.tb
          |vpiStmt:
          \_sys_func_call: ($display), line:9:33, endln:9:48
            |vpiParent:
            \_immediate_assert: , line:9:8, endln:9:86
            |vpiParent:
            \_immediate_assert: , line:9:8, endln:9:86
            |vpiArgument:
            \_constant: , line:9:42, endln:9:47, parent:$display
              |vpiParent:
              \_sys_func_call: ($display), line:9:33, endln:9:48
              |vpiDecompile:OK!
              |vpiSize:3
              |STRING:OK!
              |vpiParent:
              \_sys_func_call: ($display), line:9:33, endln:9:48
              |vpiConstType:6
            |vpiName:$display
            |vpiParent:
            \_immediate_assert: , line:9:8, endln:9:86
          |vpiElseStmt:
          \_sys_func_call: ($fatal), line:9:55, endln:9:85
            |vpiParent:
            \_immediate_assert: , line:9:8, endln:9:86
            |vpiParent:
            \_immediate_assert: , line:9:8, endln:9:86
            |vpiArgument:
            \_constant: , line:9:62, endln:9:63, parent:$fatal
              |vpiParent:
              \_sys_func_call: ($fatal), line:9:55, endln:9:85
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiParent:
              \_sys_func_call: ($fatal), line:9:55, endln:9:85
              |vpiConstType:9
            |vpiArgument:
            \_constant: , line:9:65, endln:9:84, parent:$fatal
              |vpiParent:
              \_sys_func_call: ($fatal), line:9:55, endln:9:85
              |vpiDecompile:drive != observe!
              |vpiSize:17
              |STRING:drive != observe!
              |vpiParent:
              \_sys_func_call: ($fatal), line:9:55, endln:9:85
              |vpiConstType:6
            |vpiName:$fatal
            |vpiParent:
            \_immediate_assert: , line:9:8, endln:9:86
      |vpiStmt:
      \_delay_control: , line:10:5, endln:10:9, parent:work@TESTBENCH
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:11:6
        |#100
        |vpiStmt:
        \_sys_func_call: ($finish), line:10:10, endln:10:19
          |vpiParent:
          \_delay_control: , line:10:5, endln:10:9, parent:work@TESTBENCH
          |vpiParent:
          \_delay_control: , line:10:5, endln:10:9, parent:work@TESTBENCH
          |vpiName:$finish
          |vpiParent:
          \_delay_control: , line:10:5, endln:10:9, parent:work@TESTBENCH
    |vpiParent:
    \_program: work@TESTBENCH (work@TESTBENCH) tb.v:1:1: , endln:12:11, parent:work@dut
  |vpiPort:
  \_port: (observe), line:1:30, endln:1:37, parent:work@TESTBENCH
    |vpiParent:
    \_program: work@TESTBENCH (work@TESTBENCH) tb.v:1:1: , endln:12:11, parent:work@dut
    |vpiName:observe
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@TESTBENCH.observe), line:1:30, endln:1:37, parent:work@TESTBENCH
    |vpiParent:
    \_program: work@TESTBENCH (work@TESTBENCH) tb.v:1:1: , endln:12:11, parent:work@dut
  |vpiPort:
  \_port: (drive), line:1:50, endln:1:55, parent:work@TESTBENCH
    |vpiParent:
    \_program: work@TESTBENCH (work@TESTBENCH) tb.v:1:1: , endln:12:11, parent:work@dut
    |vpiName:drive
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@TESTBENCH.drive), line:1:50, endln:1:55, parent:work@TESTBENCH
    |vpiParent:
    \_program: work@TESTBENCH (work@TESTBENCH) tb.v:1:1: , endln:12:11, parent:work@dut
|uhdmallModules:
\_module: work@SUB (work@SUB) dut.v:14:1: , endln:16:10, parent:work@dut
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@SUB
  |vpiParent:
  \_design: (work@dut)
  |vpiDefName:work@SUB
  |vpiNet:
  \_logic_net: (work@SUB.inp), line:14:24, endln:14:27, parent:work@SUB
    |vpiParent:
    \_module: work@SUB (work@SUB) dut.v:14:1: , endln:16:10, parent:work@dut
    |vpiParent:
    \_module: work@SUB (work@SUB) dut.v:14:1: , endln:16:10, parent:work@dut
    |vpiParent:
    \_module: work@SUB (work@SUB) dut.v:14:1: , endln:16:10, parent:work@dut
    |vpiName:inp
    |vpiFullName:work@SUB.inp
    |vpiNetType:1
    |vpiParent:
    \_module: work@SUB (work@SUB) dut.v:14:1: , endln:16:10, parent:work@dut
    |vpiParent:
    \_module: work@SUB (work@SUB) dut.v:14:1: , endln:16:10, parent:work@dut
  |vpiNet:
  \_logic_net: (work@SUB.out), line:14:40, endln:14:43, parent:work@SUB
    |vpiParent:
    \_module: work@SUB (work@SUB) dut.v:14:1: , endln:16:10, parent:work@dut
    |vpiParent:
    \_module: work@SUB (work@SUB) dut.v:14:1: , endln:16:10, parent:work@dut
    |vpiParent:
    \_module: work@SUB (work@SUB) dut.v:14:1: , endln:16:10, parent:work@dut
    |vpiName:out
    |vpiFullName:work@SUB.out
    |vpiNetType:48
    |vpiParent:
    \_module: work@SUB (work@SUB) dut.v:14:1: , endln:16:10, parent:work@dut
    |vpiParent:
    \_module: work@SUB (work@SUB) dut.v:14:1: , endln:16:10, parent:work@dut
  |vpiParent:
  \_design: (work@dut)
  |vpiPort:
  \_port: (inp), line:14:24, endln:14:27, parent:work@SUB
    |vpiParent:
    \_module: work@SUB (work@SUB) dut.v:14:1: , endln:16:10, parent:work@dut
    |vpiName:inp
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@SUB.inp), line:14:24, endln:14:27, parent:work@SUB
    |vpiParent:
    \_module: work@SUB (work@SUB) dut.v:14:1: , endln:16:10, parent:work@dut
  |vpiPort:
  \_port: (out), line:14:40, endln:14:43, parent:work@SUB
    |vpiParent:
    \_module: work@SUB (work@SUB) dut.v:14:1: , endln:16:10, parent:work@dut
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@SUB.out), line:14:40, endln:14:43, parent:work@SUB
    |vpiParent:
    \_module: work@SUB (work@SUB) dut.v:14:1: , endln:16:10, parent:work@dut
  |vpiContAssign:
  \_cont_assign: , line:15:10, endln:15:19, parent:work@SUB
    |vpiParent:
    \_module: work@SUB (work@SUB) dut.v:14:1: , endln:16:10, parent:work@dut
    |vpiRhs:
    \_ref_obj: (work@SUB.inp), line:15:16, endln:15:19
      |vpiParent:
      \_cont_assign: , line:15:10, endln:15:19, parent:work@SUB
      |vpiParent:
      \_cont_assign: , line:15:10, endln:15:19, parent:work@SUB
      |vpiParent:
      \_cont_assign: , line:15:10, endln:15:19, parent:work@SUB
      |vpiName:inp
      |vpiFullName:work@SUB.inp
      |vpiActual:
      \_logic_net: (work@dut.middle1.sub1.inp), line:14:24, endln:14:27, parent:work@dut.middle1.sub1
        |vpiParent:
        \_module: work@SUB (work@dut.middle1.sub1) dut.v:11:3: , endln:11:47, parent:work@dut.middle1
        |vpiTypespec:
        \_logic_typespec: , line:14:19, endln:14:23
        |vpiParent:
        \_module: work@SUB (work@dut.middle1.sub1) dut.v:11:3: , endln:11:47, parent:work@dut.middle1
        |vpiParent:
        \_module: work@SUB (work@dut.middle1.sub1) dut.v:11:3: , endln:11:47, parent:work@dut.middle1
        |vpiName:inp
        |vpiFullName:work@dut.middle1.sub1.inp
        |vpiNetType:1
        |vpiParent:
        \_module: work@SUB (work@dut.middle1.sub1) dut.v:11:3: , endln:11:47, parent:work@dut.middle1
        |vpiParent:
        \_module: work@SUB (work@dut.middle1.sub1) dut.v:11:3: , endln:11:47, parent:work@dut.middle1
    |vpiLhs:
    \_ref_obj: (work@SUB.out), line:15:10, endln:15:13
      |vpiParent:
      \_cont_assign: , line:15:10, endln:15:19, parent:work@SUB
      |vpiParent:
      \_cont_assign: , line:15:10, endln:15:19, parent:work@SUB
      |vpiParent:
      \_cont_assign: , line:15:10, endln:15:19, parent:work@SUB
      |vpiName:out
      |vpiFullName:work@SUB.out
      |vpiActual:
      \_logic_net: (work@dut.middle1.sub1.out), line:14:40, endln:14:43, parent:work@dut.middle1.sub1
        |vpiParent:
        \_module: work@SUB (work@dut.middle1.sub1) dut.v:11:3: , endln:11:47, parent:work@dut.middle1
        |vpiTypespec:
        \_logic_typespec: , line:14:36, endln:14:39
        |vpiParent:
        \_module: work@SUB (work@dut.middle1.sub1) dut.v:11:3: , endln:11:47, parent:work@dut.middle1
        |vpiParent:
        \_module: work@SUB (work@dut.middle1.sub1) dut.v:11:3: , endln:11:47, parent:work@dut.middle1
        |vpiName:out
        |vpiFullName:work@dut.middle1.sub1.out
        |vpiNetType:48
        |vpiParent:
        \_module: work@SUB (work@dut.middle1.sub1) dut.v:11:3: , endln:11:47, parent:work@dut.middle1
        |vpiParent:
        \_module: work@SUB (work@dut.middle1.sub1) dut.v:11:3: , endln:11:47, parent:work@dut.middle1
|uhdmallModules:
\_module: work@dut (work@dut) dut.v:2:1: , endln:5:10, parent:work@dut
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiParent:
  \_design: (work@dut)
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.i), line:2:24, endln:2:25, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10, parent:work@dut
    |vpiName:i
    |vpiFullName:work@dut.i
    |vpiNetType:1
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10, parent:work@dut
  |vpiNet:
  \_logic_net: (work@dut.o), line:2:38, endln:2:39, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10, parent:work@dut
    |vpiName:o
    |vpiFullName:work@dut.o
    |vpiNetType:48
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10, parent:work@dut
  |vpiParent:
  \_design: (work@dut)
  |vpiPort:
  \_port: (i), line:2:24, endln:2:25, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10, parent:work@dut
    |vpiName:i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.i), line:2:24, endln:2:25, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10, parent:work@dut
  |vpiPort:
  \_port: (o), line:2:38, endln:2:39, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10, parent:work@dut
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.o), line:2:38, endln:2:39, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10, parent:work@dut
|uhdmallModules:
\_module: work@middle (work@middle) dut.v:10:1: , endln:12:10, parent:work@dut
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@middle
  |vpiParent:
  \_design: (work@dut)
  |vpiDefName:work@middle
  |vpiNet:
  \_logic_net: (work@middle.conn), line:10:26, endln:10:30, parent:work@middle
    |vpiParent:
    \_module: work@middle (work@middle) dut.v:10:1: , endln:12:10, parent:work@dut
    |vpiParent:
    \_module: work@middle (work@middle) dut.v:10:1: , endln:12:10, parent:work@dut
    |vpiParent:
    \_module: work@middle (work@middle) dut.v:10:1: , endln:12:10, parent:work@dut
    |vpiName:conn
    |vpiFullName:work@middle.conn
    |vpiParent:
    \_module: work@middle (work@middle) dut.v:10:1: , endln:12:10, parent:work@dut
    |vpiParent:
    \_module: work@middle (work@middle) dut.v:10:1: , endln:12:10, parent:work@dut
  |vpiParent:
  \_design: (work@dut)
  |vpiPort:
  \_port: (conn), line:10:26, endln:10:30, parent:work@middle
    |vpiParent:
    \_module: work@middle (work@middle) dut.v:10:1: , endln:12:10, parent:work@dut
    |vpiName:conn
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_interface: work@ConnectTB (work@ConnectTB) dut.v:7:1: , endln:8:13, parent:work@dut
    |vpiParent:
    \_module: work@middle (work@middle) dut.v:10:1: , endln:12:10, parent:work@dut
|uhdmallModules:
\_module: work@tb (work@tb) tb.v:14:1: , endln:19:10, parent:work@dut
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@tb
  |vpiParent:
  \_design: (work@dut)
  |vpiDefName:work@tb
  |vpiNet:
  \_logic_net: (work@tb.i), line:15:8, endln:15:9, parent:work@tb
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:14:1: , endln:19:10, parent:work@dut
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:14:1: , endln:19:10, parent:work@dut
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:14:1: , endln:19:10, parent:work@dut
    |vpiName:i
    |vpiFullName:work@tb.i
    |vpiNetType:1
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:14:1: , endln:19:10, parent:work@dut
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:14:1: , endln:19:10, parent:work@dut
  |vpiNet:
  \_logic_net: (work@tb.o), line:15:10, endln:15:11, parent:work@tb
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:14:1: , endln:19:10, parent:work@dut
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:14:1: , endln:19:10, parent:work@dut
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:14:1: , endln:19:10, parent:work@dut
    |vpiName:o
    |vpiFullName:work@tb.o
    |vpiNetType:1
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:14:1: , endln:19:10, parent:work@dut
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:14:1: , endln:19:10, parent:work@dut
  |vpiParent:
  \_design: (work@dut)
|uhdmtopModules:
\_module: work@dut (work@dut) dut.v:2:1: , endln:5:10
  |vpiName:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@dut.i), line:2:24, endln:2:25, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10
    |vpiTypespec:
    \_logic_typespec: , line:2:19, endln:2:23
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10
    |vpiName:i
    |vpiFullName:work@dut.i
    |vpiNetType:1
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10
  |vpiNet:
  \_logic_net: (work@dut.o), line:2:38, endln:2:39, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10
    |vpiTypespec:
    \_logic_typespec: , line:2:34, endln:2:37
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10
    |vpiName:o
    |vpiFullName:work@dut.o
    |vpiNetType:48
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10
  |vpiTopModule:1
  |vpiPort:
  \_port: (i), line:2:24, endln:2:25, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10
    |vpiName:i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.i), line:2:24, endln:2:25
      |vpiName:i
      |vpiFullName:work@dut.i
      |vpiActual:
      \_logic_net: (work@dut.i), line:2:24, endln:2:25, parent:work@dut
    |vpiTypedef:
    \_logic_typespec: , line:2:19, endln:2:23
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10
  |vpiPort:
  \_port: (o), line:2:38, endln:2:39, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.o), line:2:38, endln:2:39
      |vpiName:o
      |vpiFullName:work@dut.o
      |vpiActual:
      \_logic_net: (work@dut.o), line:2:38, endln:2:39, parent:work@dut
    |vpiTypedef:
    \_logic_typespec: , line:2:34, endln:2:37
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10
  |vpiInterface:
  \_interface: work@ConnectTB (work@dut.conntb) dut.v:3:3: , endln:3:41, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10
    |vpiName:conntb
    |vpiFullName:work@dut.conntb
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10
    |vpiDefName:work@ConnectTB
    |vpiDefFile:dut.v
    |vpiDefLineNo:7
    |vpiNet:
    \_logic_net: (work@dut.conntb.con_i), line:7:33, endln:7:38, parent:work@dut.conntb
      |vpiParent:
      \_interface: work@ConnectTB (work@dut.conntb) dut.v:3:3: , endln:3:41, parent:work@dut
      |vpiTypespec:
      \_logic_typespec: , line:7:28, endln:7:32
      |vpiParent:
      \_interface: work@ConnectTB (work@dut.conntb) dut.v:3:3: , endln:3:41, parent:work@dut
      |vpiParent:
      \_interface: work@ConnectTB (work@dut.conntb) dut.v:3:3: , endln:3:41, parent:work@dut
      |vpiName:con_i
      |vpiFullName:work@dut.conntb.con_i
      |vpiNetType:1
      |vpiParent:
      \_interface: work@ConnectTB (work@dut.conntb) dut.v:3:3: , endln:3:41, parent:work@dut
      |vpiParent:
      \_interface: work@ConnectTB (work@dut.conntb) dut.v:3:3: , endln:3:41, parent:work@dut
    |vpiNet:
    \_logic_net: (work@dut.conntb.con_o), line:7:51, endln:7:56, parent:work@dut.conntb
      |vpiParent:
      \_interface: work@ConnectTB (work@dut.conntb) dut.v:3:3: , endln:3:41, parent:work@dut
      |vpiTypespec:
      \_logic_typespec: , line:7:47, endln:7:50
      |vpiParent:
      \_interface: work@ConnectTB (work@dut.conntb) dut.v:3:3: , endln:3:41, parent:work@dut
      |vpiParent:
      \_interface: work@ConnectTB (work@dut.conntb) dut.v:3:3: , endln:3:41, parent:work@dut
      |vpiName:con_o
      |vpiFullName:work@dut.conntb.con_o
      |vpiNetType:48
      |vpiParent:
      \_interface: work@ConnectTB (work@dut.conntb) dut.v:3:3: , endln:3:41, parent:work@dut
      |vpiParent:
      \_interface: work@ConnectTB (work@dut.conntb) dut.v:3:3: , endln:3:41, parent:work@dut
    |vpiInstance:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10
    |vpiPort:
    \_port: (con_i), line:7:33, endln:7:38, parent:work@dut.conntb
      |vpiParent:
      \_interface: work@ConnectTB (work@dut.conntb) dut.v:3:3: , endln:3:41, parent:work@dut
      |vpiName:con_i
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@dut.i), line:3:27, endln:3:28
        |vpiName:i
        |vpiFullName:work@dut.i
        |vpiActual:
        \_logic_net: (work@dut.i), line:2:24, endln:2:25, parent:work@dut
      |vpiLowConn:
      \_ref_obj: (work@dut.conntb.con_i), line:3:21, endln:3:26
        |vpiName:con_i
        |vpiFullName:work@dut.conntb.con_i
        |vpiActual:
        \_logic_net: (work@dut.conntb.con_i), line:7:33, endln:7:38, parent:work@dut.conntb
      |vpiTypedef:
      \_logic_typespec: , line:7:28, endln:7:32
      |vpiParent:
      \_interface: work@ConnectTB (work@dut.conntb) dut.v:3:3: , endln:3:41, parent:work@dut
    |vpiPort:
    \_port: (con_o), line:7:51, endln:7:56, parent:work@dut.conntb
      |vpiParent:
      \_interface: work@ConnectTB (work@dut.conntb) dut.v:3:3: , endln:3:41, parent:work@dut
      |vpiName:con_o
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@dut.o), line:3:37, endln:3:38
        |vpiName:o
        |vpiFullName:work@dut.o
        |vpiActual:
        \_logic_net: (work@dut.o), line:2:38, endln:2:39, parent:work@dut
      |vpiLowConn:
      \_ref_obj: (work@dut.conntb.con_o), line:3:31, endln:3:36
        |vpiName:con_o
        |vpiFullName:work@dut.conntb.con_o
        |vpiActual:
        \_logic_net: (work@dut.conntb.con_o), line:7:51, endln:7:56, parent:work@dut.conntb
      |vpiTypedef:
      \_logic_typespec: , line:7:47, endln:7:50
      |vpiParent:
      \_interface: work@ConnectTB (work@dut.conntb) dut.v:3:3: , endln:3:41, parent:work@dut
  |vpiModule:
  \_module: work@middle (work@dut.middle1) dut.v:4:3: , endln:4:26, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10
    |vpiName:middle1
    |vpiFullName:work@dut.middle1
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10
    |vpiDefName:work@middle
    |vpiDefFile:dut.v
    |vpiDefLineNo:10
    |vpiInstance:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10
    |vpiPort:
    \_port: (conn), line:10:26, endln:10:30, parent:work@dut.middle1
      |vpiParent:
      \_module: work@middle (work@dut.middle1) dut.v:4:3: , endln:4:26, parent:work@dut
      |vpiName:conn
      |vpiDirection:3
      |vpiHighConn:
      \_ref_obj: (work@dut.conntb), line:4:18, endln:4:24
        |vpiName:conntb
        |vpiFullName:work@dut.conntb
        |vpiActual:
        \_interface: work@ConnectTB (conntb) dut.v:3: 
          |vpiName:conntb
          |vpiDefName:work@ConnectTB
      |vpiLowConn:
      \_ref_obj: (work@dut.middle1.conn), line:4:18, endln:4:24
        |vpiFullName:work@dut.middle1.conn
        |vpiActual:
        \_interface: work@ConnectTB (conn) dut.v:4: 
          |vpiName:conn
          |vpiDefName:work@ConnectTB
      |vpiParent:
      \_module: work@middle (work@dut.middle1) dut.v:4:3: , endln:4:26, parent:work@dut
    |vpiModule:
    \_module: work@SUB (work@dut.middle1.sub1) dut.v:11:3: , endln:11:47, parent:work@dut.middle1
      |vpiParent:
      \_module: work@middle (work@dut.middle1) dut.v:4:3: , endln:4:26, parent:work@dut
      |vpiName:sub1
      |vpiFullName:work@dut.middle1.sub1
      |vpiParent:
      \_module: work@middle (work@dut.middle1) dut.v:4:3: , endln:4:26, parent:work@dut
      |vpiDefName:work@SUB
      |vpiDefFile:dut.v
      |vpiDefLineNo:14
      |vpiNet:
      \_logic_net: (work@dut.middle1.sub1.inp), line:14:24, endln:14:27, parent:work@dut.middle1.sub1
      |vpiNet:
      \_logic_net: (work@dut.middle1.sub1.out), line:14:40, endln:14:43, parent:work@dut.middle1.sub1
      |vpiInstance:
      \_module: work@middle (work@dut.middle1) dut.v:4:3: , endln:4:26, parent:work@dut
      |vpiParent:
      \_module: work@middle (work@dut.middle1) dut.v:4:3: , endln:4:26, parent:work@dut
      |vpiPort:
      \_port: (inp), line:14:24, endln:14:27, parent:work@dut.middle1.sub1
        |vpiParent:
        \_module: work@SUB (work@dut.middle1.sub1) dut.v:11:3: , endln:11:47, parent:work@dut.middle1
        |vpiName:inp
        |vpiDirection:1
        |vpiHighConn:
        \_hier_path: (conn.con_i), line:11:17, endln:11:27
          |vpiName:conn.con_i
          |vpiActual:
          \_ref_obj: (conn), line:11:17, endln:11:21, parent:conn.con_i
            |vpiParent:
            \_hier_path: (conn.con_i), line:11:17, endln:11:27
            |vpiParent:
            \_hier_path: (conn.con_i), line:11:17, endln:11:27
            |vpiParent:
            \_hier_path: (conn.con_i), line:11:17, endln:11:27
            |vpiName:conn
          |vpiActual:
          \_ref_obj: (con_i), line:11:22, endln:11:27
            |vpiName:con_i
          |vpiExpr:
          \_ref_obj: (work@dut.middle1.conn), line:4:18, endln:4:24
        |vpiLowConn:
        \_ref_obj: (work@dut.middle1.sub1.inp), line:11:13, endln:11:16
          |vpiName:inp
          |vpiFullName:work@dut.middle1.sub1.inp
          |vpiActual:
          \_logic_net: (work@dut.middle1.sub1.inp), line:14:24, endln:14:27, parent:work@dut.middle1.sub1
        |vpiTypedef:
        \_logic_typespec: , line:14:19, endln:14:23
        |vpiParent:
        \_module: work@SUB (work@dut.middle1.sub1) dut.v:11:3: , endln:11:47, parent:work@dut.middle1
      |vpiPort:
      \_port: (out), line:14:40, endln:14:43, parent:work@dut.middle1.sub1
        |vpiParent:
        \_module: work@SUB (work@dut.middle1.sub1) dut.v:11:3: , endln:11:47, parent:work@dut.middle1
        |vpiName:out
        |vpiDirection:2
        |vpiHighConn:
        \_hier_path: (conn.con_o), line:11:34, endln:11:44
          |vpiName:conn.con_o
          |vpiActual:
          \_ref_obj: (conn), line:11:34, endln:11:38, parent:conn.con_o
            |vpiParent:
            \_hier_path: (conn.con_o), line:11:34, endln:11:44
            |vpiParent:
            \_hier_path: (conn.con_o), line:11:34, endln:11:44
            |vpiParent:
            \_hier_path: (conn.con_o), line:11:34, endln:11:44
            |vpiName:conn
          |vpiActual:
          \_ref_obj: (con_o), line:11:39, endln:11:44
            |vpiName:con_o
          |vpiExpr:
          \_ref_obj: (work@dut.middle1.conn), line:4:18, endln:4:24
        |vpiLowConn:
        \_ref_obj: (work@dut.middle1.sub1.out), line:11:30, endln:11:33
          |vpiName:out
          |vpiFullName:work@dut.middle1.sub1.out
          |vpiActual:
          \_logic_net: (work@dut.middle1.sub1.out), line:14:40, endln:14:43, parent:work@dut.middle1.sub1
        |vpiTypedef:
        \_logic_typespec: , line:14:36, endln:14:39
        |vpiParent:
        \_module: work@SUB (work@dut.middle1.sub1) dut.v:11:3: , endln:11:47, parent:work@dut.middle1
|uhdmtopModules:
\_module: work@tb (work@tb) tb.v:14:1: , endln:19:10
  |vpiName:work@tb
  |vpiDefName:work@tb
  |vpiTop:1
  |vpiProgram:
  \_program: work@TESTBENCH (work@tb.tb) tb.v:18:3: , endln:18:61, parent:work@tb
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:14:1: , endln:19:10
    |vpiName:tb
    |vpiFullName:work@tb.tb
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:14:1: , endln:19:10
    |vpiDefName:work@TESTBENCH
    |vpiDefFile:tb.v
    |vpiDefLineNo:1
    |vpiNet:
    \_logic_net: (work@tb.tb.observe), line:1:30, endln:1:37, parent:work@tb.tb
    |vpiNet:
    \_logic_net: (work@tb.tb.drive), line:1:50, endln:1:55, parent:work@tb.tb
    |vpiInstance:
    \_module: work@tb (work@tb) tb.v:14:1: , endln:19:10
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:14:1: , endln:19:10
    |vpiPort:
    \_port: (observe), line:1:30, endln:1:37, parent:work@tb.tb
      |vpiParent:
      \_program: work@TESTBENCH (work@tb.tb) tb.v:18:3: , endln:18:61, parent:work@tb
      |vpiName:observe
      |vpiDirection:1
      |vpiHighConn:
      \_hier_path: (conntb.con_o), line:18:25, endln:18:37
        |vpiName:conntb.con_o
        |vpiActual:
        \_ref_obj: (conntb), line:18:25, endln:18:31, parent:conntb.con_o
          |vpiParent:
          \_hier_path: (conntb.con_o), line:18:25, endln:18:37
          |vpiParent:
          \_hier_path: (conntb.con_o), line:18:25, endln:18:37
          |vpiParent:
          \_hier_path: (conntb.con_o), line:18:25, endln:18:37
          |vpiName:conntb
        |vpiActual:
        \_ref_obj: (con_o), line:18:32, endln:18:37
          |vpiName:con_o
      |vpiLowConn:
      \_ref_obj: (work@tb.tb.observe), line:18:17, endln:18:24
        |vpiName:observe
        |vpiFullName:work@tb.tb.observe
        |vpiActual:
        \_logic_net: (work@tb.tb.observe), line:1:30, endln:1:37, parent:work@tb.tb
      |vpiTypedef:
      \_logic_typespec: , line:1:25, endln:1:29
      |vpiParent:
      \_program: work@TESTBENCH (work@tb.tb) tb.v:18:3: , endln:18:61, parent:work@tb
    |vpiPort:
    \_port: (drive), line:1:50, endln:1:55, parent:work@tb.tb
      |vpiParent:
      \_program: work@TESTBENCH (work@tb.tb) tb.v:18:3: , endln:18:61, parent:work@tb
      |vpiName:drive
      |vpiDirection:2
      |vpiHighConn:
      \_hier_path: (conntb.con_i), line:18:46, endln:18:58
        |vpiName:conntb.con_i
        |vpiActual:
        \_ref_obj: (conntb), line:18:46, endln:18:52, parent:conntb.con_i
          |vpiParent:
          \_hier_path: (conntb.con_i), line:18:46, endln:18:58
          |vpiParent:
          \_hier_path: (conntb.con_i), line:18:46, endln:18:58
          |vpiParent:
          \_hier_path: (conntb.con_i), line:18:46, endln:18:58
          |vpiName:conntb
        |vpiActual:
        \_ref_obj: (con_i), line:18:53, endln:18:58
          |vpiName:con_i
      |vpiLowConn:
      \_ref_obj: (work@tb.tb.drive), line:18:40, endln:18:45
        |vpiName:drive
        |vpiFullName:work@tb.tb.drive
        |vpiActual:
        \_logic_net: (work@tb.tb.drive), line:1:50, endln:1:55, parent:work@tb.tb
      |vpiTypedef:
      \_logic_typespec: , line:1:46, endln:1:49
      |vpiParent:
      \_program: work@TESTBENCH (work@tb.tb) tb.v:18:3: , endln:18:61, parent:work@tb
  |vpiNet:
  \_logic_net: (work@tb.i), line:15:8, endln:15:9, parent:work@tb
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:14:1: , endln:19:10
    |vpiTypespec:
    \_logic_typespec: , line:15:3, endln:15:7
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:14:1: , endln:19:10
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:14:1: , endln:19:10
    |vpiName:i
    |vpiFullName:work@tb.i
    |vpiNetType:1
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:14:1: , endln:19:10
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:14:1: , endln:19:10
  |vpiNet:
  \_logic_net: (work@tb.o), line:15:10, endln:15:11, parent:work@tb
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:14:1: , endln:19:10
    |vpiTypespec:
    \_logic_typespec: , line:15:3, endln:15:7
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:14:1: , endln:19:10
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:14:1: , endln:19:10
    |vpiName:o
    |vpiFullName:work@tb.o
    |vpiNetType:1
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:14:1: , endln:19:10
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:14:1: , endln:19:10
  |vpiTopModule:1
  |vpiInterface:
  \_interface: work@ConnectTB (work@tb.conntb) tb.v:16:3: , endln:16:41, parent:work@tb
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:14:1: , endln:19:10
    |vpiName:conntb
    |vpiFullName:work@tb.conntb
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:14:1: , endln:19:10
    |vpiDefName:work@ConnectTB
    |vpiDefFile:dut.v
    |vpiDefLineNo:7
    |vpiNet:
    \_logic_net: (work@tb.conntb.con_i), line:7:33, endln:7:38, parent:work@tb.conntb
      |vpiParent:
      \_interface: work@ConnectTB (work@tb.conntb) tb.v:16:3: , endln:16:41, parent:work@tb
      |vpiTypespec:
      \_logic_typespec: , line:7:28, endln:7:32
      |vpiParent:
      \_interface: work@ConnectTB (work@tb.conntb) tb.v:16:3: , endln:16:41, parent:work@tb
      |vpiParent:
      \_interface: work@ConnectTB (work@tb.conntb) tb.v:16:3: , endln:16:41, parent:work@tb
      |vpiName:con_i
      |vpiFullName:work@tb.conntb.con_i
      |vpiNetType:1
      |vpiParent:
      \_interface: work@ConnectTB (work@tb.conntb) tb.v:16:3: , endln:16:41, parent:work@tb
      |vpiParent:
      \_interface: work@ConnectTB (work@tb.conntb) tb.v:16:3: , endln:16:41, parent:work@tb
    |vpiNet:
    \_logic_net: (work@tb.conntb.con_o), line:7:51, endln:7:56, parent:work@tb.conntb
      |vpiParent:
      \_interface: work@ConnectTB (work@tb.conntb) tb.v:16:3: , endln:16:41, parent:work@tb
      |vpiTypespec:
      \_logic_typespec: , line:7:47, endln:7:50
      |vpiParent:
      \_interface: work@ConnectTB (work@tb.conntb) tb.v:16:3: , endln:16:41, parent:work@tb
      |vpiParent:
      \_interface: work@ConnectTB (work@tb.conntb) tb.v:16:3: , endln:16:41, parent:work@tb
      |vpiName:con_o
      |vpiFullName:work@tb.conntb.con_o
      |vpiNetType:48
      |vpiParent:
      \_interface: work@ConnectTB (work@tb.conntb) tb.v:16:3: , endln:16:41, parent:work@tb
      |vpiParent:
      \_interface: work@ConnectTB (work@tb.conntb) tb.v:16:3: , endln:16:41, parent:work@tb
    |vpiInstance:
    \_module: work@tb (work@tb) tb.v:14:1: , endln:19:10
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:14:1: , endln:19:10
    |vpiPort:
    \_port: (con_i), line:7:33, endln:7:38, parent:work@tb.conntb
      |vpiParent:
      \_interface: work@ConnectTB (work@tb.conntb) tb.v:16:3: , endln:16:41, parent:work@tb
      |vpiName:con_i
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@tb.i), line:16:27, endln:16:28
        |vpiName:i
        |vpiFullName:work@tb.i
        |vpiActual:
        \_logic_net: (work@tb.i), line:15:8, endln:15:9, parent:work@tb
      |vpiLowConn:
      \_ref_obj: (work@tb.conntb.con_i), line:16:21, endln:16:26
        |vpiName:con_i
        |vpiFullName:work@tb.conntb.con_i
        |vpiActual:
        \_logic_net: (work@tb.conntb.con_i), line:7:33, endln:7:38, parent:work@tb.conntb
      |vpiTypedef:
      \_logic_typespec: , line:7:28, endln:7:32
      |vpiParent:
      \_interface: work@ConnectTB (work@tb.conntb) tb.v:16:3: , endln:16:41, parent:work@tb
    |vpiPort:
    \_port: (con_o), line:7:51, endln:7:56, parent:work@tb.conntb
      |vpiParent:
      \_interface: work@ConnectTB (work@tb.conntb) tb.v:16:3: , endln:16:41, parent:work@tb
      |vpiName:con_o
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@tb.o), line:16:37, endln:16:38
        |vpiName:o
        |vpiFullName:work@tb.o
        |vpiActual:
        \_logic_net: (work@tb.o), line:15:10, endln:15:11, parent:work@tb
      |vpiLowConn:
      \_ref_obj: (work@tb.conntb.con_o), line:16:31, endln:16:36
        |vpiName:con_o
        |vpiFullName:work@tb.conntb.con_o
        |vpiActual:
        \_logic_net: (work@tb.conntb.con_o), line:7:51, endln:7:56, parent:work@tb.conntb
      |vpiTypedef:
      \_logic_typespec: , line:7:47, endln:7:50
      |vpiParent:
      \_interface: work@ConnectTB (work@tb.conntb) tb.v:16:3: , endln:16:41, parent:work@tb
  |vpiModule:
  \_module: work@middle (work@tb.dut1) tb.v:17:3: , endln:17:23, parent:work@tb
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:14:1: , endln:19:10
    |vpiName:dut1
    |vpiFullName:work@tb.dut1
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:14:1: , endln:19:10
    |vpiDefName:work@middle
    |vpiDefFile:dut.v
    |vpiDefLineNo:10
    |vpiInstance:
    \_module: work@tb (work@tb) tb.v:14:1: , endln:19:10
    |vpiParent:
    \_module: work@tb (work@tb) tb.v:14:1: , endln:19:10
    |vpiPort:
    \_port: (conn), line:10:26, endln:10:30, parent:work@tb.dut1
      |vpiParent:
      \_module: work@middle (work@tb.dut1) tb.v:17:3: , endln:17:23, parent:work@tb
      |vpiName:conn
      |vpiDirection:3
      |vpiHighConn:
      \_ref_obj: (work@tb.conntb), line:17:15, endln:17:21
        |vpiName:conntb
        |vpiFullName:work@tb.conntb
        |vpiActual:
        \_interface: work@ConnectTB (conntb) tb.v:16: 
          |vpiName:conntb
          |vpiDefName:work@ConnectTB
      |vpiLowConn:
      \_ref_obj: (work@tb.dut1.conn), line:17:15, endln:17:21
        |vpiFullName:work@tb.dut1.conn
        |vpiActual:
        \_interface: work@ConnectTB (conn) tb.v:17: 
          |vpiName:conn
          |vpiDefName:work@ConnectTB
      |vpiParent:
      \_module: work@middle (work@tb.dut1) tb.v:17:3: , endln:17:23, parent:work@tb
    |vpiModule:
    \_module: work@SUB (work@tb.dut1.sub1) dut.v:11:3: , endln:11:47, parent:work@tb.dut1
      |vpiParent:
      \_module: work@middle (work@tb.dut1) tb.v:17:3: , endln:17:23, parent:work@tb
      |vpiName:sub1
      |vpiFullName:work@tb.dut1.sub1
      |vpiParent:
      \_module: work@middle (work@tb.dut1) tb.v:17:3: , endln:17:23, parent:work@tb
      |vpiDefName:work@SUB
      |vpiDefFile:dut.v
      |vpiDefLineNo:14
      |vpiNet:
      \_logic_net: (work@tb.dut1.sub1.inp), line:14:24, endln:14:27, parent:work@tb.dut1.sub1
        |vpiParent:
        \_module: work@SUB (work@tb.dut1.sub1) dut.v:11:3: , endln:11:47, parent:work@tb.dut1
        |vpiTypespec:
        \_logic_typespec: , line:14:19, endln:14:23
        |vpiParent:
        \_module: work@SUB (work@tb.dut1.sub1) dut.v:11:3: , endln:11:47, parent:work@tb.dut1
        |vpiParent:
        \_module: work@SUB (work@tb.dut1.sub1) dut.v:11:3: , endln:11:47, parent:work@tb.dut1
        |vpiName:inp
        |vpiFullName:work@tb.dut1.sub1.inp
        |vpiNetType:1
        |vpiParent:
        \_module: work@SUB (work@tb.dut1.sub1) dut.v:11:3: , endln:11:47, parent:work@tb.dut1
        |vpiParent:
        \_module: work@SUB (work@tb.dut1.sub1) dut.v:11:3: , endln:11:47, parent:work@tb.dut1
      |vpiNet:
      \_logic_net: (work@tb.dut1.sub1.out), line:14:40, endln:14:43, parent:work@tb.dut1.sub1
        |vpiParent:
        \_module: work@SUB (work@tb.dut1.sub1) dut.v:11:3: , endln:11:47, parent:work@tb.dut1
        |vpiTypespec:
        \_logic_typespec: , line:14:36, endln:14:39
        |vpiParent:
        \_module: work@SUB (work@tb.dut1.sub1) dut.v:11:3: , endln:11:47, parent:work@tb.dut1
        |vpiParent:
        \_module: work@SUB (work@tb.dut1.sub1) dut.v:11:3: , endln:11:47, parent:work@tb.dut1
        |vpiName:out
        |vpiFullName:work@tb.dut1.sub1.out
        |vpiNetType:48
        |vpiParent:
        \_module: work@SUB (work@tb.dut1.sub1) dut.v:11:3: , endln:11:47, parent:work@tb.dut1
        |vpiParent:
        \_module: work@SUB (work@tb.dut1.sub1) dut.v:11:3: , endln:11:47, parent:work@tb.dut1
      |vpiInstance:
      \_module: work@middle (work@tb.dut1) tb.v:17:3: , endln:17:23, parent:work@tb
      |vpiParent:
      \_module: work@middle (work@tb.dut1) tb.v:17:3: , endln:17:23, parent:work@tb
      |vpiPort:
      \_port: (inp), line:14:24, endln:14:27, parent:work@tb.dut1.sub1
        |vpiParent:
        \_module: work@SUB (work@tb.dut1.sub1) dut.v:11:3: , endln:11:47, parent:work@tb.dut1
        |vpiName:inp
        |vpiDirection:1
        |vpiHighConn:
        \_hier_path: (conn.con_i), line:11:17, endln:11:27
          |vpiName:conn.con_i
          |vpiActual:
          \_ref_obj: (conn), line:11:17, endln:11:21, parent:conn.con_i
            |vpiParent:
            \_hier_path: (conn.con_i), line:11:17, endln:11:27
            |vpiParent:
            \_hier_path: (conn.con_i), line:11:17, endln:11:27
            |vpiParent:
            \_hier_path: (conn.con_i), line:11:17, endln:11:27
            |vpiName:conn
          |vpiActual:
          \_ref_obj: (con_i), line:11:22, endln:11:27
            |vpiName:con_i
          |vpiExpr:
          \_ref_obj: (work@tb.dut1.conn), line:17:15, endln:17:21
        |vpiLowConn:
        \_ref_obj: (work@tb.dut1.sub1.inp), line:11:13, endln:11:16
          |vpiName:inp
          |vpiFullName:work@tb.dut1.sub1.inp
          |vpiActual:
          \_logic_net: (work@tb.dut1.sub1.inp), line:14:24, endln:14:27, parent:work@tb.dut1.sub1
        |vpiTypedef:
        \_logic_typespec: , line:14:19, endln:14:23
        |vpiParent:
        \_module: work@SUB (work@tb.dut1.sub1) dut.v:11:3: , endln:11:47, parent:work@tb.dut1
      |vpiPort:
      \_port: (out), line:14:40, endln:14:43, parent:work@tb.dut1.sub1
        |vpiParent:
        \_module: work@SUB (work@tb.dut1.sub1) dut.v:11:3: , endln:11:47, parent:work@tb.dut1
        |vpiName:out
        |vpiDirection:2
        |vpiHighConn:
        \_hier_path: (conn.con_o), line:11:34, endln:11:44
          |vpiName:conn.con_o
          |vpiActual:
          \_ref_obj: (conn), line:11:34, endln:11:38, parent:conn.con_o
            |vpiParent:
            \_hier_path: (conn.con_o), line:11:34, endln:11:44
            |vpiParent:
            \_hier_path: (conn.con_o), line:11:34, endln:11:44
            |vpiParent:
            \_hier_path: (conn.con_o), line:11:34, endln:11:44
            |vpiName:conn
          |vpiActual:
          \_ref_obj: (con_o), line:11:39, endln:11:44
            |vpiName:con_o
          |vpiExpr:
          \_ref_obj: (work@tb.dut1.conn), line:17:15, endln:17:21
        |vpiLowConn:
        \_ref_obj: (work@tb.dut1.sub1.out), line:11:30, endln:11:33
          |vpiName:out
          |vpiFullName:work@tb.dut1.sub1.out
          |vpiActual:
          \_logic_net: (work@tb.dut1.sub1.out), line:14:40, endln:14:43, parent:work@tb.dut1.sub1
        |vpiTypedef:
        \_logic_typespec: , line:14:36, endln:14:39
        |vpiParent:
        \_module: work@SUB (work@tb.dut1.sub1) dut.v:11:3: , endln:11:47, parent:work@tb.dut1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 7


[roundtrip]: ${SURELOG_DIR}/tests/OneNetInterf/dut.v | ${SURELOG_DIR}/build/regression/OneNetInterf/roundtrip/dut_000.v | 6 | 16 | 
[roundtrip]: ${SURELOG_DIR}/tests/OneNetInterf/tb.v  | ${SURELOG_DIR}/build/regression/OneNetInterf/roundtrip/tb_000.v  | 7 | 19 | 

