<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>pciide_opti_reg.h source code [netbsd/sys/dev/pci/pciide_opti_reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/pciide_opti_reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='pciide_opti_reg.h.html'>pciide_opti_reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: pciide_opti_reg.h,v 1.12 2008/04/28 20:23:55 martin Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2000 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Steve C. Woodford.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="15">15</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="17">17</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="21">21</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="22">22</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="23">23</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="24">24</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="25">25</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="26">26</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="27">27</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="28">28</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="29">29</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/*</i></td></tr>
<tr><th id="33">33</th><td><i> * Register definitions for OPTi PCIIDE controllers based on</i></td></tr>
<tr><th id="34">34</th><td><i> * their 82c621 chip.</i></td></tr>
<tr><th id="35">35</th><td><i> */</i></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i>/* IDE Initialization Control Register */</i></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/OPTI_REG_INIT_CONTROL" data-ref="_M/OPTI_REG_INIT_CONTROL">OPTI_REG_INIT_CONTROL</dfn>		0x40</u></td></tr>
<tr><th id="39">39</th><td><u>#define  <dfn class="macro" id="_M/OPTI_INIT_CONTROL_MODE_PIO_0" data-ref="_M/OPTI_INIT_CONTROL_MODE_PIO_0">OPTI_INIT_CONTROL_MODE_PIO_0</dfn>	0</u></td></tr>
<tr><th id="40">40</th><td><u>#define  <dfn class="macro" id="_M/OPTI_INIT_CONTROL_MODE_PIO_1" data-ref="_M/OPTI_INIT_CONTROL_MODE_PIO_1">OPTI_INIT_CONTROL_MODE_PIO_1</dfn>	2</u></td></tr>
<tr><th id="41">41</th><td><u>#define  <dfn class="macro" id="_M/OPTI_INIT_CONTROL_MODE_PIO_2" data-ref="_M/OPTI_INIT_CONTROL_MODE_PIO_2">OPTI_INIT_CONTROL_MODE_PIO_2</dfn>	1</u></td></tr>
<tr><th id="42">42</th><td><u>#define  <dfn class="macro" id="_M/OPTI_INIT_CONTROL_MODE_PIO_3" data-ref="_M/OPTI_INIT_CONTROL_MODE_PIO_3">OPTI_INIT_CONTROL_MODE_PIO_3</dfn>	3</u></td></tr>
<tr><th id="43">43</th><td><u>#define  <dfn class="macro" id="_M/OPTI_INIT_CONTROL_ADDR_RELOC" data-ref="_M/OPTI_INIT_CONTROL_ADDR_RELOC">OPTI_INIT_CONTROL_ADDR_RELOC</dfn>	(1u &lt;&lt; 2)</u></td></tr>
<tr><th id="44">44</th><td><u>#define  <dfn class="macro" id="_M/OPTI_INIT_CONTROL_CH2_ENABLE" data-ref="_M/OPTI_INIT_CONTROL_CH2_ENABLE">OPTI_INIT_CONTROL_CH2_ENABLE</dfn>	0</u></td></tr>
<tr><th id="45">45</th><td><u>#define  <dfn class="macro" id="_M/OPTI_INIT_CONTROL_CH2_DISABLE" data-ref="_M/OPTI_INIT_CONTROL_CH2_DISABLE">OPTI_INIT_CONTROL_CH2_DISABLE</dfn>	(1u &lt;&lt; 3)</u></td></tr>
<tr><th id="46">46</th><td><u>#define  <dfn class="macro" id="_M/OPTI_INIT_CONTROL_FIFO_16" data-ref="_M/OPTI_INIT_CONTROL_FIFO_16">OPTI_INIT_CONTROL_FIFO_16</dfn>	0</u></td></tr>
<tr><th id="47">47</th><td><u>#define  <dfn class="macro" id="_M/OPTI_INIT_CONTROL_FIFO_32" data-ref="_M/OPTI_INIT_CONTROL_FIFO_32">OPTI_INIT_CONTROL_FIFO_32</dfn>	(1u &lt;&lt; 5)</u></td></tr>
<tr><th id="48">48</th><td><u>#define  <dfn class="macro" id="_M/OPTI_INIT_CONTROL_FIFO_REQ_32" data-ref="_M/OPTI_INIT_CONTROL_FIFO_REQ_32">OPTI_INIT_CONTROL_FIFO_REQ_32</dfn>	0</u></td></tr>
<tr><th id="49">49</th><td><u>#define  <dfn class="macro" id="_M/OPTI_INIT_CONTROL_FIFO_REQ_30" data-ref="_M/OPTI_INIT_CONTROL_FIFO_REQ_30">OPTI_INIT_CONTROL_FIFO_REQ_30</dfn>	(1u &lt;&lt; 6)</u></td></tr>
<tr><th id="50">50</th><td><u>#define  <dfn class="macro" id="_M/OPTI_INIT_CONTROL_FIFO_REQ_28" data-ref="_M/OPTI_INIT_CONTROL_FIFO_REQ_28">OPTI_INIT_CONTROL_FIFO_REQ_28</dfn>	(2u &lt;&lt; 6)</u></td></tr>
<tr><th id="51">51</th><td><u>#define  <dfn class="macro" id="_M/OPTI_INIT_CONTROL_FIFO_REQ_26" data-ref="_M/OPTI_INIT_CONTROL_FIFO_REQ_26">OPTI_INIT_CONTROL_FIFO_REQ_26</dfn>	(3u &lt;&lt; 6)</u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><i>/* IDE Enhanced Features Register */</i></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/OPTI_REG_ENH_FEAT" data-ref="_M/OPTI_REG_ENH_FEAT">OPTI_REG_ENH_FEAT</dfn>		0x42</u></td></tr>
<tr><th id="55">55</th><td><u>#define  <dfn class="macro" id="_M/OPTI_ENH_FEAT_X111_ENABLE" data-ref="_M/OPTI_ENH_FEAT_X111_ENABLE">OPTI_ENH_FEAT_X111_ENABLE</dfn>	(1u &lt;&lt; 1)</u></td></tr>
<tr><th id="56">56</th><td><u>#define  <dfn class="macro" id="_M/OPTI_ENH_FEAT_CONCURRENT_MAST" data-ref="_M/OPTI_ENH_FEAT_CONCURRENT_MAST">OPTI_ENH_FEAT_CONCURRENT_MAST</dfn>	(1u &lt;&lt; 2)</u></td></tr>
<tr><th id="57">57</th><td><u>#define  <dfn class="macro" id="_M/OPTI_ENH_FEAT_PCI_INVALIDATE" data-ref="_M/OPTI_ENH_FEAT_PCI_INVALIDATE">OPTI_ENH_FEAT_PCI_INVALIDATE</dfn>	(1u &lt;&lt; 3)</u></td></tr>
<tr><th id="58">58</th><td><u>#define  <dfn class="macro" id="_M/OPTI_ENH_FEAT_IDE_CONCUR" data-ref="_M/OPTI_ENH_FEAT_IDE_CONCUR">OPTI_ENH_FEAT_IDE_CONCUR</dfn>	(1u &lt;&lt; 4)</u></td></tr>
<tr><th id="59">59</th><td><u>#define  <dfn class="macro" id="_M/OPTI_ENH_FEAT_SLAVE_FIFO_ISA" data-ref="_M/OPTI_ENH_FEAT_SLAVE_FIFO_ISA">OPTI_ENH_FEAT_SLAVE_FIFO_ISA</dfn>	(1u &lt;&lt; 5)</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><i>/* IDE Enhanced Mode Register */</i></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/OPTI_REG_ENH_MODE" data-ref="_M/OPTI_REG_ENH_MODE">OPTI_REG_ENH_MODE</dfn>		0x43</u></td></tr>
<tr><th id="63">63</th><td><u>#define  <dfn class="macro" id="_M/OPTI_ENH_MODE_MASK" data-ref="_M/OPTI_ENH_MODE_MASK">OPTI_ENH_MODE_MASK</dfn>(c,d)	(3u &lt;&lt; (((c) * 4) + ((d) * 2)))</u></td></tr>
<tr><th id="64">64</th><td><u>#define  <dfn class="macro" id="_M/OPTI_ENH_MODE_USE_TIMING" data-ref="_M/OPTI_ENH_MODE_USE_TIMING">OPTI_ENH_MODE_USE_TIMING</dfn>(c,d)	0</u></td></tr>
<tr><th id="65">65</th><td><u>#define  <dfn class="macro" id="_M/OPTI_ENH_MODE" data-ref="_M/OPTI_ENH_MODE">OPTI_ENH_MODE</dfn>(c,d,m)		((m) &lt;&lt; (((c) * 4) + ((d) * 2)))</u></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><i>/* Timing registers */</i></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/OPTI_REG_READ_CYCLE_TIMING" data-ref="_M/OPTI_REG_READ_CYCLE_TIMING">OPTI_REG_READ_CYCLE_TIMING</dfn>	0x00</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/OPTI_REG_WRITE_CYCLE_TIMING" data-ref="_M/OPTI_REG_WRITE_CYCLE_TIMING">OPTI_REG_WRITE_CYCLE_TIMING</dfn>	0x01</u></td></tr>
<tr><th id="70">70</th><td><u>#define  <dfn class="macro" id="_M/OPTI_RECOVERY_TIME_SHIFT" data-ref="_M/OPTI_RECOVERY_TIME_SHIFT">OPTI_RECOVERY_TIME_SHIFT</dfn>	0</u></td></tr>
<tr><th id="71">71</th><td><u>#define  <dfn class="macro" id="_M/OPTI_PULSE_WIDTH_SHIFT" data-ref="_M/OPTI_PULSE_WIDTH_SHIFT">OPTI_PULSE_WIDTH_SHIFT</dfn>		4</u></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><i>/*</i></td></tr>
<tr><th id="74">74</th><td><i> * Control register.</i></td></tr>
<tr><th id="75">75</th><td><i> */</i></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/OPTI_REG_CONTROL" data-ref="_M/OPTI_REG_CONTROL">OPTI_REG_CONTROL</dfn>		0x03</u></td></tr>
<tr><th id="77">77</th><td><u>#define  <dfn class="macro" id="_M/OPTI_CONTROL_DISABLE" data-ref="_M/OPTI_CONTROL_DISABLE">OPTI_CONTROL_DISABLE</dfn>		0x11</u></td></tr>
<tr><th id="78">78</th><td><u>#define  <dfn class="macro" id="_M/OPTI_CONTROL_ENABLE" data-ref="_M/OPTI_CONTROL_ENABLE">OPTI_CONTROL_ENABLE</dfn>		0x95</u></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><i>/* Strap register */</i></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/OPTI_REG_STRAP" data-ref="_M/OPTI_REG_STRAP">OPTI_REG_STRAP</dfn>			0x05</u></td></tr>
<tr><th id="82">82</th><td><u>#define  <dfn class="macro" id="_M/OPTI_STRAP_PCI_SPEED_MASK" data-ref="_M/OPTI_STRAP_PCI_SPEED_MASK">OPTI_STRAP_PCI_SPEED_MASK</dfn>	0x1u</u></td></tr>
<tr><th id="83">83</th><td><u>#define  <dfn class="macro" id="_M/OPTI_STRAP_PCI_33" data-ref="_M/OPTI_STRAP_PCI_33">OPTI_STRAP_PCI_33</dfn>		0</u></td></tr>
<tr><th id="84">84</th><td><u>#define  <dfn class="macro" id="_M/OPTI_STRAP_PCI_25" data-ref="_M/OPTI_STRAP_PCI_25">OPTI_STRAP_PCI_25</dfn>		1</u></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><i>/* Miscellaneous register */</i></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/OPTI_REG_MISC" data-ref="_M/OPTI_REG_MISC">OPTI_REG_MISC</dfn>			0x06</u></td></tr>
<tr><th id="88">88</th><td><u>#define  <dfn class="macro" id="_M/OPTI_MISC_INDEX" data-ref="_M/OPTI_MISC_INDEX">OPTI_MISC_INDEX</dfn>(d)		((unsigned)(d))</u></td></tr>
<tr><th id="89">89</th><td><u>#define  <dfn class="macro" id="_M/OPTI_MISC_INDEX_MASK" data-ref="_M/OPTI_MISC_INDEX_MASK">OPTI_MISC_INDEX_MASK</dfn>		0x01u</u></td></tr>
<tr><th id="90">90</th><td><u>#define  <dfn class="macro" id="_M/OPTI_MISC_DELAY_MASK" data-ref="_M/OPTI_MISC_DELAY_MASK">OPTI_MISC_DELAY_MASK</dfn>		0x07u</u></td></tr>
<tr><th id="91">91</th><td><u>#define  <dfn class="macro" id="_M/OPTI_MISC_DELAY_SHIFT" data-ref="_M/OPTI_MISC_DELAY_SHIFT">OPTI_MISC_DELAY_SHIFT</dfn>		1</u></td></tr>
<tr><th id="92">92</th><td><u>#define  <dfn class="macro" id="_M/OPTI_MISC_ADDR_SETUP_MASK" data-ref="_M/OPTI_MISC_ADDR_SETUP_MASK">OPTI_MISC_ADDR_SETUP_MASK</dfn>	0x3u</u></td></tr>
<tr><th id="93">93</th><td><u>#define  <dfn class="macro" id="_M/OPTI_MISC_ADDR_SETUP_SHIFT" data-ref="_M/OPTI_MISC_ADDR_SETUP_SHIFT">OPTI_MISC_ADDR_SETUP_SHIFT</dfn>	4</u></td></tr>
<tr><th id="94">94</th><td><u>#define  <dfn class="macro" id="_M/OPTI_MISC_READ_PREFETCH_ENABLE" data-ref="_M/OPTI_MISC_READ_PREFETCH_ENABLE">OPTI_MISC_READ_PREFETCH_ENABLE</dfn>	(1u &lt;&lt; 6)</u></td></tr>
<tr><th id="95">95</th><td><u>#define  <dfn class="macro" id="_M/OPTI_MISC_ADDR_SETUP_MASK" data-ref="_M/OPTI_MISC_ADDR_SETUP_MASK">OPTI_MISC_ADDR_SETUP_MASK</dfn>	0x3u</u></td></tr>
<tr><th id="96">96</th><td><u>#define  <dfn class="macro" id="_M/OPTI_MISC_WRITE_MASK" data-ref="_M/OPTI_MISC_WRITE_MASK">OPTI_MISC_WRITE_MASK</dfn>		0x7fu</u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><i>/*</i></td></tr>
<tr><th id="100">100</th><td><i> * Inline functions for accessing the timing registers of the</i></td></tr>
<tr><th id="101">101</th><td><i> * OPTi controller.</i></td></tr>
<tr><th id="102">102</th><td><i> *</i></td></tr>
<tr><th id="103">103</th><td><i> * These *MUST* disable interrupts as they need atomic access to</i></td></tr>
<tr><th id="104">104</th><td><i> * certain magic registers. Failure to adhere to this *will*</i></td></tr>
<tr><th id="105">105</th><td><i> * break things in subtle ways if the wdc registers are accessed</i></td></tr>
<tr><th id="106">106</th><td><i> * by an interrupt routine while this magic sequence is executing.</i></td></tr>
<tr><th id="107">107</th><td><i> */</i></td></tr>
<tr><th id="108">108</th><td><em>static</em> <b>__inline</b> <a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a> <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a></td></tr>
<tr><th id="109">109</th><td><dfn class="decl def fn" id="opti_read_config" title='opti_read_config' data-ref="opti_read_config" data-ref-filename="opti_read_config">opti_read_config</dfn>(<b>struct</b> <a class="type" href="../ata/atavar.h.html#ata_channel" title='ata_channel' data-ref="ata_channel" data-ref-filename="ata_channel">ata_channel</a> *<dfn class="local col1 decl" id="1chp" title='chp' data-type='struct ata_channel *' data-ref="1chp" data-ref-filename="1chp">chp</dfn>, <em>int</em> <dfn class="local col2 decl" id="2reg" title='reg' data-type='int' data-ref="2reg" data-ref-filename="2reg">reg</dfn>)</td></tr>
<tr><th id="110">110</th><td>{</td></tr>
<tr><th id="111">111</th><td>	<b>struct</b> <a class="type" href="../ic/wdcvar.h.html#wdc_regs" title='wdc_regs' data-ref="wdc_regs" data-ref-filename="wdc_regs">wdc_regs</a> *<dfn class="local col3 decl" id="3wdr" title='wdr' data-type='struct wdc_regs *' data-ref="3wdr" data-ref-filename="3wdr">wdr</dfn> = <a class="macro" href="../ic/wdcvar.h.html#137" title="(&amp;((struct wdc_softc *)(chp)-&gt;ch_atac)-&gt;regs[(chp)-&gt;ch_channel])" data-ref="_M/CHAN_TO_WDC_REGS">CHAN_TO_WDC_REGS</a>(<a class="local col1 ref" href="#1chp" title='chp' data-ref="1chp" data-ref-filename="1chp">chp</a>);</td></tr>
<tr><th id="112">112</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a> <dfn class="local col4 decl" id="4rv" title='rv' data-type='u_int8_t' data-ref="4rv" data-ref-filename="4rv">rv</dfn>;</td></tr>
<tr><th id="113">113</th><td>	<em>int</em> <dfn class="local col5 decl" id="5s" title='s' data-type='int' data-ref="5s" data-ref-filename="5s">s</dfn> = <a class="ref fn" href="../../sys/spl.h.html#58" title='splhigh' data-ref="splhigh" data-ref-filename="splhigh">splhigh</a>();</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>	<i>/* Two consecutive 16-bit reads from register #1 (0x1f1/0x171) */</i></td></tr>
<tr><th id="116">116</th><td>	(<em>void</em>) <a class="ref fn" href="../../sys/bus_proto.h.html#bus_space_read_2" title='bus_space_read_2' data-ref="bus_space_read_2" data-ref-filename="bus_space_read_2">bus_space_read_2</a>(<a class="local col3 ref" href="#3wdr" title='wdr' data-ref="3wdr" data-ref-filename="3wdr">wdr</a>-&gt;<a class="ref field" href="../ic/wdcvar.h.html#wdc_regs::cmd_iot" title='wdc_regs::cmd_iot' data-ref="wdc_regs::cmd_iot" data-ref-filename="wdc_regs..cmd_iot">cmd_iot</a>, <a class="local col3 ref" href="#3wdr" title='wdr' data-ref="3wdr" data-ref-filename="3wdr">wdr</a>-&gt;<a class="ref field" href="../ic/wdcvar.h.html#wdc_regs::cmd_iohs" title='wdc_regs::cmd_iohs' data-ref="wdc_regs::cmd_iohs" data-ref-filename="wdc_regs..cmd_iohs">cmd_iohs</a>[<a class="macro" href="../ic/wdcreg.h.html#61" title="9" data-ref="_M/wd_features">wd_features</a>], <var>0</var>);</td></tr>
<tr><th id="117">117</th><td>	(<em>void</em>) <a class="ref fn" href="../../sys/bus_proto.h.html#bus_space_read_2" title='bus_space_read_2' data-ref="bus_space_read_2" data-ref-filename="bus_space_read_2">bus_space_read_2</a>(<a class="local col3 ref" href="#3wdr" title='wdr' data-ref="3wdr" data-ref-filename="3wdr">wdr</a>-&gt;<a class="ref field" href="../ic/wdcvar.h.html#wdc_regs::cmd_iot" title='wdc_regs::cmd_iot' data-ref="wdc_regs::cmd_iot" data-ref-filename="wdc_regs..cmd_iot">cmd_iot</a>, <a class="local col3 ref" href="#3wdr" title='wdr' data-ref="3wdr" data-ref-filename="3wdr">wdr</a>-&gt;<a class="ref field" href="../ic/wdcvar.h.html#wdc_regs::cmd_iohs" title='wdc_regs::cmd_iohs' data-ref="wdc_regs::cmd_iohs" data-ref-filename="wdc_regs..cmd_iohs">cmd_iohs</a>[<a class="macro" href="../ic/wdcreg.h.html#61" title="9" data-ref="_M/wd_features">wd_features</a>], <var>0</var>);</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>	<i>/* Followed by an 8-bit write of 0x3 to register #2 */</i></td></tr>
<tr><th id="120">120</th><td>	<a class="ref fn" href="../../sys/bus_proto.h.html#bus_space_write_1" title='bus_space_write_1' data-ref="bus_space_write_1" data-ref-filename="bus_space_write_1">bus_space_write_1</a>(<a class="local col3 ref" href="#3wdr" title='wdr' data-ref="3wdr" data-ref-filename="3wdr">wdr</a>-&gt;<a class="ref field" href="../ic/wdcvar.h.html#wdc_regs::cmd_iot" title='wdc_regs::cmd_iot' data-ref="wdc_regs::cmd_iot" data-ref-filename="wdc_regs..cmd_iot">cmd_iot</a>, <a class="local col3 ref" href="#3wdr" title='wdr' data-ref="3wdr" data-ref-filename="3wdr">wdr</a>-&gt;<a class="ref field" href="../ic/wdcvar.h.html#wdc_regs::cmd_iohs" title='wdc_regs::cmd_iohs' data-ref="wdc_regs::cmd_iohs" data-ref-filename="wdc_regs..cmd_iohs">cmd_iohs</a>[<a class="macro" href="../ic/wdcreg.h.html#48" title="2" data-ref="_M/wd_seccnt">wd_seccnt</a>], <var>0</var>, <var>0x03u</var>);</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>	<i>/* Now we can read the required register */</i></td></tr>
<tr><th id="123">123</th><td>	<a class="local col4 ref" href="#4rv" title='rv' data-ref="4rv" data-ref-filename="4rv">rv</a> = <a class="ref fn" href="../../sys/bus_proto.h.html#bus_space_read_1" title='bus_space_read_1' data-ref="bus_space_read_1" data-ref-filename="bus_space_read_1">bus_space_read_1</a>(<a class="local col3 ref" href="#3wdr" title='wdr' data-ref="3wdr" data-ref-filename="3wdr">wdr</a>-&gt;<a class="ref field" href="../ic/wdcvar.h.html#wdc_regs::cmd_iot" title='wdc_regs::cmd_iot' data-ref="wdc_regs::cmd_iot" data-ref-filename="wdc_regs..cmd_iot">cmd_iot</a>, <a class="local col3 ref" href="#3wdr" title='wdr' data-ref="3wdr" data-ref-filename="3wdr">wdr</a>-&gt;<a class="ref field" href="../ic/wdcvar.h.html#wdc_regs::cmd_iohs" title='wdc_regs::cmd_iohs' data-ref="wdc_regs::cmd_iohs" data-ref-filename="wdc_regs..cmd_iohs">cmd_iohs</a>[<a class="local col2 ref" href="#2reg" title='reg' data-ref="2reg" data-ref-filename="2reg">reg</a>], <var>0</var>);</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>	<i>/* Restore the real registers */</i></td></tr>
<tr><th id="126">126</th><td>	<a class="ref fn" href="../../sys/bus_proto.h.html#bus_space_write_1" title='bus_space_write_1' data-ref="bus_space_write_1" data-ref-filename="bus_space_write_1">bus_space_write_1</a>(<a class="local col3 ref" href="#3wdr" title='wdr' data-ref="3wdr" data-ref-filename="3wdr">wdr</a>-&gt;<a class="ref field" href="../ic/wdcvar.h.html#wdc_regs::cmd_iot" title='wdc_regs::cmd_iot' data-ref="wdc_regs::cmd_iot" data-ref-filename="wdc_regs..cmd_iot">cmd_iot</a>, <a class="local col3 ref" href="#3wdr" title='wdr' data-ref="3wdr" data-ref-filename="3wdr">wdr</a>-&gt;<a class="ref field" href="../ic/wdcvar.h.html#wdc_regs::cmd_iohs" title='wdc_regs::cmd_iohs' data-ref="wdc_regs::cmd_iohs" data-ref-filename="wdc_regs..cmd_iohs">cmd_iohs</a>[<a class="macro" href="../ic/wdcreg.h.html#48" title="2" data-ref="_M/wd_seccnt">wd_seccnt</a>], <var>0</var>, <var>0x83u</var>);</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>	<a class="macro" href="../../arch/x86/include/intr.h.html#170" title="spllower(s)" data-ref="_M/splx">splx</a>(<a class="local col5 ref" href="#5s" title='s' data-ref="5s" data-ref-filename="5s">s</a>);</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>	<b>return</b> <a class="local col4 ref" href="#4rv" title='rv' data-ref="4rv" data-ref-filename="4rv">rv</a>;</td></tr>
<tr><th id="131">131</th><td>}</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><em>static</em> <b>__inline</b> <em>void</em> <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a></td></tr>
<tr><th id="134">134</th><td><dfn class="decl def fn" id="opti_write_config" title='opti_write_config' data-ref="opti_write_config" data-ref-filename="opti_write_config">opti_write_config</dfn>(<b>struct</b> <a class="type" href="../ata/atavar.h.html#ata_channel" title='ata_channel' data-ref="ata_channel" data-ref-filename="ata_channel">ata_channel</a> *<dfn class="local col6 decl" id="6chp" title='chp' data-type='struct ata_channel *' data-ref="6chp" data-ref-filename="6chp">chp</dfn>, <em>int</em> <dfn class="local col7 decl" id="7reg" title='reg' data-type='int' data-ref="7reg" data-ref-filename="7reg">reg</dfn>, <a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a> <dfn class="local col8 decl" id="8val" title='val' data-type='u_int8_t' data-ref="8val" data-ref-filename="8val">val</dfn>)</td></tr>
<tr><th id="135">135</th><td>{</td></tr>
<tr><th id="136">136</th><td>	<b>struct</b> <a class="type" href="../ic/wdcvar.h.html#wdc_regs" title='wdc_regs' data-ref="wdc_regs" data-ref-filename="wdc_regs">wdc_regs</a> *<dfn class="local col9 decl" id="9wdr" title='wdr' data-type='struct wdc_regs *' data-ref="9wdr" data-ref-filename="9wdr">wdr</dfn> = <a class="macro" href="../ic/wdcvar.h.html#137" title="(&amp;((struct wdc_softc *)(chp)-&gt;ch_atac)-&gt;regs[(chp)-&gt;ch_channel])" data-ref="_M/CHAN_TO_WDC_REGS">CHAN_TO_WDC_REGS</a>(<a class="local col6 ref" href="#6chp" title='chp' data-ref="6chp" data-ref-filename="6chp">chp</a>);</td></tr>
<tr><th id="137">137</th><td>	<em>int</em> <dfn class="local col0 decl" id="10s" title='s' data-type='int' data-ref="10s" data-ref-filename="10s">s</dfn> = <a class="ref fn" href="../../sys/spl.h.html#58" title='splhigh' data-ref="splhigh" data-ref-filename="splhigh">splhigh</a>();</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>	<i>/* Two consecutive 16-bit reads from register #1 (0x1f1/0x171) */</i></td></tr>
<tr><th id="140">140</th><td>	(<em>void</em>) <a class="ref fn" href="../../sys/bus_proto.h.html#bus_space_read_2" title='bus_space_read_2' data-ref="bus_space_read_2" data-ref-filename="bus_space_read_2">bus_space_read_2</a>(<a class="local col9 ref" href="#9wdr" title='wdr' data-ref="9wdr" data-ref-filename="9wdr">wdr</a>-&gt;<a class="ref field" href="../ic/wdcvar.h.html#wdc_regs::cmd_iot" title='wdc_regs::cmd_iot' data-ref="wdc_regs::cmd_iot" data-ref-filename="wdc_regs..cmd_iot">cmd_iot</a>, <a class="local col9 ref" href="#9wdr" title='wdr' data-ref="9wdr" data-ref-filename="9wdr">wdr</a>-&gt;<a class="ref field" href="../ic/wdcvar.h.html#wdc_regs::cmd_iohs" title='wdc_regs::cmd_iohs' data-ref="wdc_regs::cmd_iohs" data-ref-filename="wdc_regs..cmd_iohs">cmd_iohs</a>[<a class="macro" href="../ic/wdcreg.h.html#61" title="9" data-ref="_M/wd_features">wd_features</a>], <var>0</var>);</td></tr>
<tr><th id="141">141</th><td>	(<em>void</em>) <a class="ref fn" href="../../sys/bus_proto.h.html#bus_space_read_2" title='bus_space_read_2' data-ref="bus_space_read_2" data-ref-filename="bus_space_read_2">bus_space_read_2</a>(<a class="local col9 ref" href="#9wdr" title='wdr' data-ref="9wdr" data-ref-filename="9wdr">wdr</a>-&gt;<a class="ref field" href="../ic/wdcvar.h.html#wdc_regs::cmd_iot" title='wdc_regs::cmd_iot' data-ref="wdc_regs::cmd_iot" data-ref-filename="wdc_regs..cmd_iot">cmd_iot</a>, <a class="local col9 ref" href="#9wdr" title='wdr' data-ref="9wdr" data-ref-filename="9wdr">wdr</a>-&gt;<a class="ref field" href="../ic/wdcvar.h.html#wdc_regs::cmd_iohs" title='wdc_regs::cmd_iohs' data-ref="wdc_regs::cmd_iohs" data-ref-filename="wdc_regs..cmd_iohs">cmd_iohs</a>[<a class="macro" href="../ic/wdcreg.h.html#61" title="9" data-ref="_M/wd_features">wd_features</a>], <var>0</var>);</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>	<i>/* Followed by an 8-bit write of 0x3 to register #2 */</i></td></tr>
<tr><th id="144">144</th><td>	<a class="ref fn" href="../../sys/bus_proto.h.html#bus_space_write_1" title='bus_space_write_1' data-ref="bus_space_write_1" data-ref-filename="bus_space_write_1">bus_space_write_1</a>(<a class="local col9 ref" href="#9wdr" title='wdr' data-ref="9wdr" data-ref-filename="9wdr">wdr</a>-&gt;<a class="ref field" href="../ic/wdcvar.h.html#wdc_regs::cmd_iot" title='wdc_regs::cmd_iot' data-ref="wdc_regs::cmd_iot" data-ref-filename="wdc_regs..cmd_iot">cmd_iot</a>, <a class="local col9 ref" href="#9wdr" title='wdr' data-ref="9wdr" data-ref-filename="9wdr">wdr</a>-&gt;<a class="ref field" href="../ic/wdcvar.h.html#wdc_regs::cmd_iohs" title='wdc_regs::cmd_iohs' data-ref="wdc_regs::cmd_iohs" data-ref-filename="wdc_regs..cmd_iohs">cmd_iohs</a>[<a class="macro" href="../ic/wdcreg.h.html#48" title="2" data-ref="_M/wd_seccnt">wd_seccnt</a>], <var>0</var>, <var>0x03u</var>);</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>	<i>/* Now we can write the required register */</i></td></tr>
<tr><th id="147">147</th><td>	<a class="ref fn" href="../../sys/bus_proto.h.html#bus_space_write_1" title='bus_space_write_1' data-ref="bus_space_write_1" data-ref-filename="bus_space_write_1">bus_space_write_1</a>(<a class="local col9 ref" href="#9wdr" title='wdr' data-ref="9wdr" data-ref-filename="9wdr">wdr</a>-&gt;<a class="ref field" href="../ic/wdcvar.h.html#wdc_regs::cmd_iot" title='wdc_regs::cmd_iot' data-ref="wdc_regs::cmd_iot" data-ref-filename="wdc_regs..cmd_iot">cmd_iot</a>, <a class="local col9 ref" href="#9wdr" title='wdr' data-ref="9wdr" data-ref-filename="9wdr">wdr</a>-&gt;<a class="ref field" href="../ic/wdcvar.h.html#wdc_regs::cmd_iohs" title='wdc_regs::cmd_iohs' data-ref="wdc_regs::cmd_iohs" data-ref-filename="wdc_regs..cmd_iohs">cmd_iohs</a>[<a class="local col7 ref" href="#7reg" title='reg' data-ref="7reg" data-ref-filename="7reg">reg</a>], <var>0</var>, <a class="local col8 ref" href="#8val" title='val' data-ref="8val" data-ref-filename="8val">val</a>);</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>	<i>/* Restore the real registers */</i></td></tr>
<tr><th id="150">150</th><td>	<a class="ref fn" href="../../sys/bus_proto.h.html#bus_space_write_1" title='bus_space_write_1' data-ref="bus_space_write_1" data-ref-filename="bus_space_write_1">bus_space_write_1</a>(<a class="local col9 ref" href="#9wdr" title='wdr' data-ref="9wdr" data-ref-filename="9wdr">wdr</a>-&gt;<a class="ref field" href="../ic/wdcvar.h.html#wdc_regs::cmd_iot" title='wdc_regs::cmd_iot' data-ref="wdc_regs::cmd_iot" data-ref-filename="wdc_regs..cmd_iot">cmd_iot</a>, <a class="local col9 ref" href="#9wdr" title='wdr' data-ref="9wdr" data-ref-filename="9wdr">wdr</a>-&gt;<a class="ref field" href="../ic/wdcvar.h.html#wdc_regs::cmd_iohs" title='wdc_regs::cmd_iohs' data-ref="wdc_regs::cmd_iohs" data-ref-filename="wdc_regs..cmd_iohs">cmd_iohs</a>[<a class="macro" href="../ic/wdcreg.h.html#48" title="2" data-ref="_M/wd_seccnt">wd_seccnt</a>], <var>0</var>, <var>0x83u</var>);</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>	<a class="macro" href="../../arch/x86/include/intr.h.html#170" title="spllower(s)" data-ref="_M/splx">splx</a>(<a class="local col0 ref" href="#10s" title='s' data-ref="10s" data-ref-filename="10s">s</a>);</td></tr>
<tr><th id="153">153</th><td>}</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><i>/*</i></td></tr>
<tr><th id="156">156</th><td><i> * These are the timing register values for the various IDE modes</i></td></tr>
<tr><th id="157">157</th><td><i> * supported by the OPTi chip. The first index of the two-dimensional</i></td></tr>
<tr><th id="158">158</th><td><i> * arrays is used for a 33MHz PCIbus, the second for a 25MHz PCIbus.</i></td></tr>
<tr><th id="159">159</th><td><i> */</i></td></tr>
<tr><th id="160">160</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a> <dfn class="decl def" id="opti_tim_cp" title='opti_tim_cp' data-ref="opti_tim_cp" data-ref-filename="opti_tim_cp">opti_tim_cp</dfn>[<var>2</var>][<var>8</var>] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> = {</td></tr>
<tr><th id="161">161</th><td>	<i>/* Command Pulse */</i></td></tr>
<tr><th id="162">162</th><td>	{<var>5</var>, <var>4</var>, <var>3</var>, <var>2</var>, <var>2</var>, <var>7</var>, <var>2</var>, <var>2</var>},</td></tr>
<tr><th id="163">163</th><td>	{<var>4</var>, <var>3</var>, <var>2</var>, <var>2</var>, <var>1</var>, <var>5</var>, <var>2</var>, <var>1</var>}</td></tr>
<tr><th id="164">164</th><td>};</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a> <dfn class="decl def" id="opti_tim_rt" title='opti_tim_rt' data-ref="opti_tim_rt" data-ref-filename="opti_tim_rt">opti_tim_rt</dfn>[<var>2</var>][<var>8</var>] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> = {</td></tr>
<tr><th id="167">167</th><td>	<i>/* Recovery Time */</i></td></tr>
<tr><th id="168">168</th><td>	{<var>9</var>, <var>4</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>6</var>, <var>0</var>, <var>0</var>},</td></tr>
<tr><th id="169">169</th><td>	{<var>6</var>, <var>2</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>4</var>, <var>0</var>, <var>0</var>}</td></tr>
<tr><th id="170">170</th><td>};</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a> <dfn class="decl def" id="opti_tim_as" title='opti_tim_as' data-ref="opti_tim_as" data-ref-filename="opti_tim_as">opti_tim_as</dfn>[<var>2</var>][<var>8</var>] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> = {</td></tr>
<tr><th id="173">173</th><td>	<i>/* Address Setup */</i></td></tr>
<tr><th id="174">174</th><td>	{<var>2</var>, <var>1</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>},</td></tr>
<tr><th id="175">175</th><td>	{<var>1</var>, <var>1</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>}</td></tr>
<tr><th id="176">176</th><td>};</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a> <dfn class="decl def" id="opti_tim_em" title='opti_tim_em' data-ref="opti_tim_em" data-ref-filename="opti_tim_em">opti_tim_em</dfn>[<var>8</var>] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> = {</td></tr>
<tr><th id="179">179</th><td>	<i>/* Enhanced Mode */</i></td></tr>
<tr><th id="180">180</th><td>	<var>0</var>, <var>0</var>, <var>0</var>, <var>1</var>, <var>2</var>, <var>0</var>, <var>1</var> ,<var>2</var></td></tr>
<tr><th id="181">181</th><td>};</td></tr>
<tr><th id="182">182</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='optiide.c.html'>netbsd/sys/dev/pci/optiide.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
