// Seed: 1155612041
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  initial begin
    if (1) begin
      id_3 = 1;
      if (~1 + id_2 > 1) begin
        id_3 = id_3;
      end else if (1) id_3 = id_2;
      else $display(id_1);
    end
  end
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input wor id_2,
    output wand id_3,
    output tri id_4,
    output wire id_5,
    input uwire id_6,
    output wand id_7,
    output supply1 id_8,
    output supply0 id_9,
    output supply1 id_10,
    output tri id_11,
    input wor id_12,
    input tri1 id_13
);
  always @(*) id_3 = 1;
  assign id_4 = id_2;
  assign id_9 = id_0;
  genvar id_15;
  assign id_4 = id_6;
  wire id_16, id_17;
  wire id_18;
  module_0(
      id_16, id_17, id_18
  );
endmodule
