INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/FPGA_Prototyping_CH4/FPGA_Prototyping_CH4.srcs/sources_1/new/stopwatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/FPGA_Prototyping_CH4/FPGA_Prototyping_CH4.srcs/sim_1/new/stopwatch_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch_test
