============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1
  Generated on:           Sep 27 2019  09:47:15 am
  Module:                 credit_card_payment_fsm
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

      Pin           Type     Fanout Load Slew Delay Arrival   
                                    (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------
(clock clk)        launch                                 0 R 
state_reg[0]/CK                             0             0 R 
state_reg[0]/Q     DFFHQX1        4  0.8   32  +202     202 F 
g2968/AN                                         +0     202   
g2968/Y            NAND2BX1       3  0.8   79  +105     307 F 
g2958/C                                          +0     307   
g2958/Y            NOR3X1         2  0.8  107  +105     412 R 
g2951/A                                          +0     412   
g2951/Y            NAND2X1        4  1.2  103  +133     546 F 
g2945/A                                          +0     546   
g2945/Y            NOR2X1         3  1.2   83  +114     660 R 
g2940/A                                          +0     660   
g2940/Y            NAND2X1        2  0.8   81  +107     767 F 
g2929/A                                          +0     767   
g2929/Y            NOR3X1         4  1.6  169  +170     937 R 
g2914/B                                          +0     937   
g2914/Y            NAND2BX1       3  0.8   93  +147    1084 F 
g2906/B                                          +0    1084   
g2906/Y            NAND2X1        2  0.8   45   +73    1158 R 
g2905/A                                          +0    1158   
g2905/Y            INVX1          1  0.4   27   +42    1200 F 
g2900/B0                                         +0    1200   
g2900/Y            OAI211X1       1  0.2   70   +35    1235 R 
g2891/B                                          +0    1235   
g2891/Y            OR2XL          1  0.3   23   +80    1315 R 
state_reg[10]/D    DFFHQX1                       +0    1315   
state_reg[10]/CK   setup                    0  +116    1431 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)        capture                           100000 R 
--------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :   98569ps 
Start-point  : state_reg[0]/CK
End-point    : state_reg[10]/D
