<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Ambiq NeuralSPOT: AUDADC_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="am_intelligence.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Ambiq NeuralSPOT<span id="projectnumber">&#160;Beta</span>
   </div>
   <div id="projectbrief">NeuralSPOT is Ambiq&#39;s collection of AI libraries and tools</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('struct_a_u_d_a_d_c___type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">AUDADC_Type Struct Reference<div class="ingroups"><a class="el" href="group___ambiq.html">Micro</a> &raquo; <a class="el" href="group__apollo4p.html">Apollo4p</a> &raquo; <a class="el" href="group___device___peripheral__peripherals.html">Device_Peripheral_peripherals</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Audio Analog Digital Converter Control (AUDADC)  
 <a href="struct_a_u_d_a_d_c___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="apollo4p_8h_source.html">apollo4p.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a67b0a76289e6f7fd6ad2e37aff431f93"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a61051ab77b3253ee7c1fc30aadd89893"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a61051ab77b3253ee7c1fc30aadd89893">CFG</a></td></tr>
<tr class="separator:a61051ab77b3253ee7c1fc30aadd89893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcf670489ad8fe078a083fdbdd402c66"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab888f73028dd512f7b77ff500dd9ab85"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ab888f73028dd512f7b77ff500dd9ab85">ADCEN</a>: 1</td></tr>
<tr class="separator:ab888f73028dd512f7b77ff500dd9ab85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 1</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8161524e6f4013d0042f8db844cfc8c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#af8161524e6f4013d0042f8db844cfc8c">RPTEN</a>: 1</td></tr>
<tr class="separator:af8161524e6f4013d0042f8db844cfc8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbd3811242bd63ae1f90448daab166a1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#acbd3811242bd63ae1f90448daab166a1">LPMODE</a>: 1</td></tr>
<tr class="separator:acbd3811242bd63ae1f90448daab166a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3517887962066e37ee5a2ee84777df6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ae3517887962066e37ee5a2ee84777df6">CKMODE</a>: 1</td></tr>
<tr class="separator:ae3517887962066e37ee5a2ee84777df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 7</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03fecd3cd9136560d264532ebe8c143e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a03fecd3cd9136560d264532ebe8c143e">DFIFORDEN</a>: 1</td></tr>
<tr class="separator:a03fecd3cd9136560d264532ebe8c143e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d3fb68259d6b1ca3f1064c847ff3da1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a6d3fb68259d6b1ca3f1064c847ff3da1">SAMPMODE</a>: 1</td></tr>
<tr class="separator:a6d3fb68259d6b1ca3f1064c847ff3da1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 2</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a13d9c19d00b20e271370ea8b195e10"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a1a13d9c19d00b20e271370ea8b195e10">TRIGSEL</a>: 3</td></tr>
<tr class="separator:a1a13d9c19d00b20e271370ea8b195e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6490c71d349816afe9060d79200f5f42"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a6490c71d349816afe9060d79200f5f42">TRIGPOL</a>: 1</td></tr>
<tr class="separator:a6490c71d349816afe9060d79200f5f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55ad1dab9414d6d4440b01df0307306b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a55ad1dab9414d6d4440b01df0307306b">RPTTRIGSEL</a>: 1</td></tr>
<tr class="separator:a55ad1dab9414d6d4440b01df0307306b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4854608c0e776f0704a4d9a4b98ea57d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a4854608c0e776f0704a4d9a4b98ea57d">__pad3__</a>: 3</td></tr>
<tr class="separator:a4854608c0e776f0704a4d9a4b98ea57d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a759d6908e3b9c22edb52792d7b01d210"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a759d6908e3b9c22edb52792d7b01d210">CLKSEL</a>: 2</td></tr>
<tr class="separator:a759d6908e3b9c22edb52792d7b01d210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b2edc85d90e34c4435951e1e5c59517"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a7b2edc85d90e34c4435951e1e5c59517">__pad4__</a>: 6</td></tr>
<tr class="separator:a7b2edc85d90e34c4435951e1e5c59517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcf670489ad8fe078a083fdbdd402c66"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#abcf670489ad8fe078a083fdbdd402c66">CFG_b</a></td></tr>
<tr class="separator:abcf670489ad8fe078a083fdbdd402c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67b0a76289e6f7fd6ad2e37aff431f93"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a67b0a76289e6f7fd6ad2e37aff431f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24b605e96184ac368759aab935ea1e61"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae3fce0189cab1eebb2446fbda264eb1e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ae3fce0189cab1eebb2446fbda264eb1e">STAT</a></td></tr>
<tr class="separator:ae3fce0189cab1eebb2446fbda264eb1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abee4c1fa2d6b9d5d93d706722ee5695c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a8e5ad457b8f0914ba58620d55701a660"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a8e5ad457b8f0914ba58620d55701a660">PWDSTAT</a>: 1</td></tr>
<tr class="separator:a8e5ad457b8f0914ba58620d55701a660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 31</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abee4c1fa2d6b9d5d93d706722ee5695c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#abee4c1fa2d6b9d5d93d706722ee5695c">STAT_b</a></td></tr>
<tr class="separator:abee4c1fa2d6b9d5d93d706722ee5695c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24b605e96184ac368759aab935ea1e61"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a24b605e96184ac368759aab935ea1e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1a495af6abf073e30c6f26eaeb2abe9"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a82eb3075c4b9574371b9b235ee228d95"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a82eb3075c4b9574371b9b235ee228d95">SWT</a></td></tr>
<tr class="separator:a82eb3075c4b9574371b9b235ee228d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53198847df45bb61f12111cca5702b0d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a82eb3075c4b9574371b9b235ee228d95"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a82eb3075c4b9574371b9b235ee228d95">SWT</a>: 8</td></tr>
<tr class="separator:a82eb3075c4b9574371b9b235ee228d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53198847df45bb61f12111cca5702b0d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a53198847df45bb61f12111cca5702b0d">SWT_b</a></td></tr>
<tr class="separator:a53198847df45bb61f12111cca5702b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1a495af6abf073e30c6f26eaeb2abe9"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ad1a495af6abf073e30c6f26eaeb2abe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4581c88ea848c58a360065db0df16754"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5cf8bce9484e4bdcc5e52fe489f3a8a7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a5cf8bce9484e4bdcc5e52fe489f3a8a7">SL0CFG</a></td></tr>
<tr class="separator:a5cf8bce9484e4bdcc5e52fe489f3a8a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acddea02a77b490f665e8c730212a42b4"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac1ee7085c1141c4925592c50ffa4b9d2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ac1ee7085c1141c4925592c50ffa4b9d2">SLEN0</a>: 1</td></tr>
<tr class="separator:ac1ee7085c1141c4925592c50ffa4b9d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab66220059e6d5a01cb27c60634591fa8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ab66220059e6d5a01cb27c60634591fa8">WCEN0</a>: 1</td></tr>
<tr class="separator:ab66220059e6d5a01cb27c60634591fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 6</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42bd94c3253bba480b80f2cd4570d19d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a42bd94c3253bba480b80f2cd4570d19d">CHSEL0</a>: 4</td></tr>
<tr class="separator:a42bd94c3253bba480b80f2cd4570d19d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56c9735ffddbc52fab1f9913402111fc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a56c9735ffddbc52fab1f9913402111fc">PRMODE0</a>: 2</td></tr>
<tr class="separator:a56c9735ffddbc52fab1f9913402111fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ac43d90101218ffbfdc5e69412e2c72"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a7ac43d90101218ffbfdc5e69412e2c72">TRKCYC0</a>: 6</td></tr>
<tr class="separator:a7ac43d90101218ffbfdc5e69412e2c72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af774eb7b35a7356f317aca858a8b02ba"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#af774eb7b35a7356f317aca858a8b02ba">ADSEL0</a>: 3</td></tr>
<tr class="separator:af774eb7b35a7356f317aca858a8b02ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 5</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acddea02a77b490f665e8c730212a42b4"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#acddea02a77b490f665e8c730212a42b4">SL0CFG_b</a></td></tr>
<tr class="separator:acddea02a77b490f665e8c730212a42b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4581c88ea848c58a360065db0df16754"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4581c88ea848c58a360065db0df16754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ef39eb9ace24c75576b03e0874892f3"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac05592aa13a5a6b34eb97113643a7613"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ac05592aa13a5a6b34eb97113643a7613">SL1CFG</a></td></tr>
<tr class="separator:ac05592aa13a5a6b34eb97113643a7613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b3161fd8ffd224e4b42b4a112aa8b72"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a863383084f187cd5682abf65ed486627"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a863383084f187cd5682abf65ed486627">SLEN1</a>: 1</td></tr>
<tr class="separator:a863383084f187cd5682abf65ed486627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94187de38525ef141fb83a991b4efcf0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a94187de38525ef141fb83a991b4efcf0">WCEN1</a>: 1</td></tr>
<tr class="separator:a94187de38525ef141fb83a991b4efcf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 6</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab86e1aad633d9d4ae1de89b983083129"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ab86e1aad633d9d4ae1de89b983083129">CHSEL1</a>: 4</td></tr>
<tr class="separator:ab86e1aad633d9d4ae1de89b983083129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a387468a7e218d6072cdfbb615e1c18ae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a387468a7e218d6072cdfbb615e1c18ae">PRMODE1</a>: 2</td></tr>
<tr class="separator:a387468a7e218d6072cdfbb615e1c18ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef5716d39fd4c2f0b6afed4a348a7e1b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#aef5716d39fd4c2f0b6afed4a348a7e1b">TRKCYC1</a>: 6</td></tr>
<tr class="separator:aef5716d39fd4c2f0b6afed4a348a7e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a319417e4b582499a0fdfa1a749d43988"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a319417e4b582499a0fdfa1a749d43988">ADSEL1</a>: 3</td></tr>
<tr class="separator:a319417e4b582499a0fdfa1a749d43988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 5</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b3161fd8ffd224e4b42b4a112aa8b72"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a1b3161fd8ffd224e4b42b4a112aa8b72">SL1CFG_b</a></td></tr>
<tr class="separator:a1b3161fd8ffd224e4b42b4a112aa8b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ef39eb9ace24c75576b03e0874892f3"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5ef39eb9ace24c75576b03e0874892f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e6d60c81f3e9500de4070abb042f189"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a8d2ba91fcf1c3d7a08836bb4cd1b6515"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a8d2ba91fcf1c3d7a08836bb4cd1b6515">SL2CFG</a></td></tr>
<tr class="separator:a8d2ba91fcf1c3d7a08836bb4cd1b6515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a616a6430bc7c5176bda9a52c7eccba5a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a274b2d5f2370edaf2338232982b676b8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a274b2d5f2370edaf2338232982b676b8">SLEN2</a>: 1</td></tr>
<tr class="separator:a274b2d5f2370edaf2338232982b676b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac09c78e86a3969ee7e964505d5f1b27d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ac09c78e86a3969ee7e964505d5f1b27d">WCEN2</a>: 1</td></tr>
<tr class="separator:ac09c78e86a3969ee7e964505d5f1b27d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 6</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6838317fe993f8d6cf6637b48434978d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a6838317fe993f8d6cf6637b48434978d">CHSEL2</a>: 4</td></tr>
<tr class="separator:a6838317fe993f8d6cf6637b48434978d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0476f0b1f418e68c3aa117d30ad9355"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#aa0476f0b1f418e68c3aa117d30ad9355">PRMODE2</a>: 2</td></tr>
<tr class="separator:aa0476f0b1f418e68c3aa117d30ad9355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fd4740fbd4d99cdda99824b12ba3562"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a4fd4740fbd4d99cdda99824b12ba3562">TRKCYC2</a>: 6</td></tr>
<tr class="separator:a4fd4740fbd4d99cdda99824b12ba3562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cbe11d3b2853e836ffaa0ec96d4fb2c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3cbe11d3b2853e836ffaa0ec96d4fb2c">ADSEL2</a>: 3</td></tr>
<tr class="separator:a3cbe11d3b2853e836ffaa0ec96d4fb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 5</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a616a6430bc7c5176bda9a52c7eccba5a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a616a6430bc7c5176bda9a52c7eccba5a">SL2CFG_b</a></td></tr>
<tr class="separator:a616a6430bc7c5176bda9a52c7eccba5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e6d60c81f3e9500de4070abb042f189"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5e6d60c81f3e9500de4070abb042f189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5b91f51c5f63b09ba32463f9ac59c2a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad9ed8e314dd84990e80d225341efc39a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ad9ed8e314dd84990e80d225341efc39a">SL3CFG</a></td></tr>
<tr class="separator:ad9ed8e314dd84990e80d225341efc39a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a874a4fc1910fc012119c51c6f41bdef3"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5c6f7c78ac397a1739586c57070e6157"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a5c6f7c78ac397a1739586c57070e6157">SLEN3</a>: 1</td></tr>
<tr class="separator:a5c6f7c78ac397a1739586c57070e6157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45def64efaf650c7781200864825ba4e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a45def64efaf650c7781200864825ba4e">WCEN3</a>: 1</td></tr>
<tr class="separator:a45def64efaf650c7781200864825ba4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 6</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a417084e5a7bb836a3bb70ec7cdd81379"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a417084e5a7bb836a3bb70ec7cdd81379">CHSEL3</a>: 4</td></tr>
<tr class="separator:a417084e5a7bb836a3bb70ec7cdd81379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1f2d2cddbfddd7ca3f089deac835c18"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ab1f2d2cddbfddd7ca3f089deac835c18">PRMODE3</a>: 2</td></tr>
<tr class="separator:ab1f2d2cddbfddd7ca3f089deac835c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93c5acfce48e812e2a92ef651ab07988"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a93c5acfce48e812e2a92ef651ab07988">TRKCYC3</a>: 6</td></tr>
<tr class="separator:a93c5acfce48e812e2a92ef651ab07988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a862105334107d61c9b229c2a909b2eca"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a862105334107d61c9b229c2a909b2eca">ADSEL3</a>: 3</td></tr>
<tr class="separator:a862105334107d61c9b229c2a909b2eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 5</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a874a4fc1910fc012119c51c6f41bdef3"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a874a4fc1910fc012119c51c6f41bdef3">SL3CFG_b</a></td></tr>
<tr class="separator:a874a4fc1910fc012119c51c6f41bdef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5b91f51c5f63b09ba32463f9ac59c2a"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af5b91f51c5f63b09ba32463f9ac59c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6cd00b3817c12fdbaffd0735d878c91"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa8ccc0e1a9f40bc7bc1a6b0233334f1a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#aa8ccc0e1a9f40bc7bc1a6b0233334f1a">SL4CFG</a></td></tr>
<tr class="separator:aa8ccc0e1a9f40bc7bc1a6b0233334f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa87edf93d30ad842584be0ab0e6c389a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a23f7abc0ba346246f4c50cd567d416b2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a23f7abc0ba346246f4c50cd567d416b2">SLEN4</a>: 1</td></tr>
<tr class="separator:a23f7abc0ba346246f4c50cd567d416b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7628e802acea056b1bd1516c414c55b6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a7628e802acea056b1bd1516c414c55b6">WCEN4</a>: 1</td></tr>
<tr class="separator:a7628e802acea056b1bd1516c414c55b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 6</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8f7966add8ccd9a76827b4e3b54c598"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#af8f7966add8ccd9a76827b4e3b54c598">CHSEL4</a>: 4</td></tr>
<tr class="separator:af8f7966add8ccd9a76827b4e3b54c598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a011866ac0c1fbc7ccf15a43e54179b2c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a011866ac0c1fbc7ccf15a43e54179b2c">PRMODE4</a>: 2</td></tr>
<tr class="separator:a011866ac0c1fbc7ccf15a43e54179b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ac78e589223bd83bc2de09f2ecf36cf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a4ac78e589223bd83bc2de09f2ecf36cf">TRKCYC4</a>: 6</td></tr>
<tr class="separator:a4ac78e589223bd83bc2de09f2ecf36cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8642964b987eaba1337aa0629d0ae490"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a8642964b987eaba1337aa0629d0ae490">ADSEL4</a>: 3</td></tr>
<tr class="separator:a8642964b987eaba1337aa0629d0ae490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 5</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa87edf93d30ad842584be0ab0e6c389a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#aa87edf93d30ad842584be0ab0e6c389a">SL4CFG_b</a></td></tr>
<tr class="separator:aa87edf93d30ad842584be0ab0e6c389a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6cd00b3817c12fdbaffd0735d878c91"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af6cd00b3817c12fdbaffd0735d878c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a689f59524e3671c76e89a24bf9b32db8"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab1e0409c4a9a64483088e855f5fac7c8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ab1e0409c4a9a64483088e855f5fac7c8">SL5CFG</a></td></tr>
<tr class="separator:ab1e0409c4a9a64483088e855f5fac7c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae472c2ef3d699d5e7f5a3eda199fe56a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ade0db446b947dcfeab09fabf5231222d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ade0db446b947dcfeab09fabf5231222d">SLEN5</a>: 1</td></tr>
<tr class="separator:ade0db446b947dcfeab09fabf5231222d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5c8fa31c064eac0eb9a2a680be3c846"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#aa5c8fa31c064eac0eb9a2a680be3c846">WCEN5</a>: 1</td></tr>
<tr class="separator:aa5c8fa31c064eac0eb9a2a680be3c846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 6</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c53e7ca8fab0953b15e8ee3015d8f75"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a0c53e7ca8fab0953b15e8ee3015d8f75">CHSEL5</a>: 4</td></tr>
<tr class="separator:a0c53e7ca8fab0953b15e8ee3015d8f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acab3c5c951c2a0be3f6ad5470da57809"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#acab3c5c951c2a0be3f6ad5470da57809">PRMODE5</a>: 2</td></tr>
<tr class="separator:acab3c5c951c2a0be3f6ad5470da57809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c37d79df60a742f72c6f832ff9d2e97"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a8c37d79df60a742f72c6f832ff9d2e97">TRKCYC5</a>: 6</td></tr>
<tr class="separator:a8c37d79df60a742f72c6f832ff9d2e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92a0fbf204b1f9e4efb8abeb3fd5f917"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a92a0fbf204b1f9e4efb8abeb3fd5f917">ADSEL5</a>: 3</td></tr>
<tr class="separator:a92a0fbf204b1f9e4efb8abeb3fd5f917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 5</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae472c2ef3d699d5e7f5a3eda199fe56a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ae472c2ef3d699d5e7f5a3eda199fe56a">SL5CFG_b</a></td></tr>
<tr class="separator:ae472c2ef3d699d5e7f5a3eda199fe56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a689f59524e3671c76e89a24bf9b32db8"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a689f59524e3671c76e89a24bf9b32db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af97516837158f5489518a2c752f8018a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a44a0221976d58179f7fbc8d45d84d652"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a44a0221976d58179f7fbc8d45d84d652">SL6CFG</a></td></tr>
<tr class="separator:a44a0221976d58179f7fbc8d45d84d652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2012367f6beca18acf67363c3cb24305"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a593ba550ea59df9e6cffa7c3772fb508"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a593ba550ea59df9e6cffa7c3772fb508">SLEN6</a>: 1</td></tr>
<tr class="separator:a593ba550ea59df9e6cffa7c3772fb508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a348e39ba7ce944a546818e8a3bc1d35b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a348e39ba7ce944a546818e8a3bc1d35b">WCEN6</a>: 1</td></tr>
<tr class="separator:a348e39ba7ce944a546818e8a3bc1d35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 6</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11eb5cdedc4b3fc988f681f4b2c28526"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a11eb5cdedc4b3fc988f681f4b2c28526">CHSEL6</a>: 4</td></tr>
<tr class="separator:a11eb5cdedc4b3fc988f681f4b2c28526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdcf0ee1c53e334d47ad1ab69f2c3bca"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#afdcf0ee1c53e334d47ad1ab69f2c3bca">PRMODE6</a>: 2</td></tr>
<tr class="separator:afdcf0ee1c53e334d47ad1ab69f2c3bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98f08857d02d49f3bafd691a4d61b2bf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a98f08857d02d49f3bafd691a4d61b2bf">TRKCYC6</a>: 6</td></tr>
<tr class="separator:a98f08857d02d49f3bafd691a4d61b2bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7674fc3bc146cc63217211034ea861f3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a7674fc3bc146cc63217211034ea861f3">ADSEL6</a>: 3</td></tr>
<tr class="separator:a7674fc3bc146cc63217211034ea861f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 5</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2012367f6beca18acf67363c3cb24305"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a2012367f6beca18acf67363c3cb24305">SL6CFG_b</a></td></tr>
<tr class="separator:a2012367f6beca18acf67363c3cb24305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af97516837158f5489518a2c752f8018a"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af97516837158f5489518a2c752f8018a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89fd06c216f8ee467cf03e212065c47d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:abb0929700e1ca6e66e41776d0a5cd3fd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#abb0929700e1ca6e66e41776d0a5cd3fd">SL7CFG</a></td></tr>
<tr class="separator:abb0929700e1ca6e66e41776d0a5cd3fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a216aeb0e8f60fb31f6e13414f1739482"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab72db1ee401898c54de0ce8ae2110038"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ab72db1ee401898c54de0ce8ae2110038">SLEN7</a>: 1</td></tr>
<tr class="separator:ab72db1ee401898c54de0ce8ae2110038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9179fadaea725fae6ca7ec85e0aae7ee"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a9179fadaea725fae6ca7ec85e0aae7ee">WCEN7</a>: 1</td></tr>
<tr class="separator:a9179fadaea725fae6ca7ec85e0aae7ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 6</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9edf445bd483d8832ae7622565510333"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a9edf445bd483d8832ae7622565510333">CHSEL7</a>: 4</td></tr>
<tr class="separator:a9edf445bd483d8832ae7622565510333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a12f97e69111838778f17611f91059a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a7a12f97e69111838778f17611f91059a">PRMODE7</a>: 2</td></tr>
<tr class="separator:a7a12f97e69111838778f17611f91059a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24a23f0b7808e1e599fceed6947fdfce"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a24a23f0b7808e1e599fceed6947fdfce">TRKCYC7</a>: 6</td></tr>
<tr class="separator:a24a23f0b7808e1e599fceed6947fdfce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1000fb119c5945d49aa47ec2921eb52"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#af1000fb119c5945d49aa47ec2921eb52">ADSEL7</a>: 3</td></tr>
<tr class="separator:af1000fb119c5945d49aa47ec2921eb52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 5</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a216aeb0e8f60fb31f6e13414f1739482"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a216aeb0e8f60fb31f6e13414f1739482">SL7CFG_b</a></td></tr>
<tr class="separator:a216aeb0e8f60fb31f6e13414f1739482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89fd06c216f8ee467cf03e212065c47d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a89fd06c216f8ee467cf03e212065c47d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18cf9935e1e8e4f34da93c0920132858"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa3bb5405247e1460bdb99a457f54f43a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#aa3bb5405247e1460bdb99a457f54f43a">WULIM</a></td></tr>
<tr class="separator:aa3bb5405247e1460bdb99a457f54f43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf6d5b001ee20416fed41348ba32230a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a973a56df83d57b653cc3764a250d7080"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a973a56df83d57b653cc3764a250d7080">ULIM</a>: 20</td></tr>
<tr class="separator:a973a56df83d57b653cc3764a250d7080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 12</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf6d5b001ee20416fed41348ba32230a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#acf6d5b001ee20416fed41348ba32230a">WULIM_b</a></td></tr>
<tr class="separator:acf6d5b001ee20416fed41348ba32230a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18cf9935e1e8e4f34da93c0920132858"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a18cf9935e1e8e4f34da93c0920132858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2781cea08a3e36cf52ce1029d0a50fde"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa76e4699159d0f352cd8fc9d8b697ced"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#aa76e4699159d0f352cd8fc9d8b697ced">WLLIM</a></td></tr>
<tr class="separator:aa76e4699159d0f352cd8fc9d8b697ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affdd2560470488d7e2480f827666fb89"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a542aa9310353bf970e5cd630fbda10a8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a542aa9310353bf970e5cd630fbda10a8">LLIM</a>: 20</td></tr>
<tr class="separator:a542aa9310353bf970e5cd630fbda10a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 12</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affdd2560470488d7e2480f827666fb89"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#affdd2560470488d7e2480f827666fb89">WLLIM_b</a></td></tr>
<tr class="separator:affdd2560470488d7e2480f827666fb89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2781cea08a3e36cf52ce1029d0a50fde"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a2781cea08a3e36cf52ce1029d0a50fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f6439aae04434289afbe3b2467688c9"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a93ef0ad3505ab5ba096603a4488354f9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a93ef0ad3505ab5ba096603a4488354f9">SCWLIM</a></td></tr>
<tr class="separator:a93ef0ad3505ab5ba096603a4488354f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af928262be63f43536921bf2227d1816f"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3e97031349a5ab1b33d509d3e829873d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3e97031349a5ab1b33d509d3e829873d">SCWLIMEN</a>: 1</td></tr>
<tr class="separator:a3e97031349a5ab1b33d509d3e829873d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 31</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af928262be63f43536921bf2227d1816f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#af928262be63f43536921bf2227d1816f">SCWLIM_b</a></td></tr>
<tr class="separator:af928262be63f43536921bf2227d1816f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f6439aae04434289afbe3b2467688c9"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a8f6439aae04434289afbe3b2467688c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8c3c51f5f97aaf81e7b8d93a1f461a9"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a44ddda554489548ac7b973d74988db61"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a44ddda554489548ac7b973d74988db61">FIFO</a></td></tr>
<tr class="separator:a44ddda554489548ac7b973d74988db61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5eb9b76248c1d465253a012031550e8"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a23883506a2efff0754a6dac76a2f2017"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a23883506a2efff0754a6dac76a2f2017">METALO</a>: 4</td></tr>
<tr class="separator:a23883506a2efff0754a6dac76a2f2017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fc1dd869f90f02ccff8ff77802b3a97"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a4fc1dd869f90f02ccff8ff77802b3a97">LGDATA</a>: 12</td></tr>
<tr class="separator:a4fc1dd869f90f02ccff8ff77802b3a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a897cd5a7611a10c7baa45c0aa1f10cdf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a897cd5a7611a10c7baa45c0aa1f10cdf">METAHI</a>: 3</td></tr>
<tr class="separator:a897cd5a7611a10c7baa45c0aa1f10cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9d3cb6f1c140e04255b7c1846bef7b3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ad9d3cb6f1c140e04255b7c1846bef7b3">MIC</a>: 1</td></tr>
<tr class="separator:ad9d3cb6f1c140e04255b7c1846bef7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a395ef38461b286db59d7f69e1bfb26f9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a395ef38461b286db59d7f69e1bfb26f9">HGDATA</a>: 12</td></tr>
<tr class="separator:a395ef38461b286db59d7f69e1bfb26f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5eb9b76248c1d465253a012031550e8"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#af5eb9b76248c1d465253a012031550e8">FIFO_b</a></td></tr>
<tr class="separator:af5eb9b76248c1d465253a012031550e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8c3c51f5f97aaf81e7b8d93a1f461a9"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac8c3c51f5f97aaf81e7b8d93a1f461a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a185ec02dfafd03d8a92c9328853d9fb1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae8734b98399d9947cc1718833dc42816"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ae8734b98399d9947cc1718833dc42816">FIFOPR</a></td></tr>
<tr class="separator:ae8734b98399d9947cc1718833dc42816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a74002714474ad46ef16d41c3eeaab7"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a27f490d06aacdb4bdd49f7472d3ce1eb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a27f490d06aacdb4bdd49f7472d3ce1eb">METALOPR</a>: 4</td></tr>
<tr class="separator:a27f490d06aacdb4bdd49f7472d3ce1eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74a943eb3d3cc98900373e0196ca221d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a74a943eb3d3cc98900373e0196ca221d">LGDATAPR</a>: 12</td></tr>
<tr class="separator:a74a943eb3d3cc98900373e0196ca221d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f28f8d58b833106a9bbc676081784cf"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a2f28f8d58b833106a9bbc676081784cf">METAHIPR</a>: 3</td></tr>
<tr class="separator:a2f28f8d58b833106a9bbc676081784cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a945d678d2a0c608ac5d1dc763da9aa9c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a945d678d2a0c608ac5d1dc763da9aa9c">MICPR</a>: 1</td></tr>
<tr class="separator:a945d678d2a0c608ac5d1dc763da9aa9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab48beb5d07d5c3510b60c6dba756bfa4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ab48beb5d07d5c3510b60c6dba756bfa4">HGDATAPR</a>: 12</td></tr>
<tr class="separator:ab48beb5d07d5c3510b60c6dba756bfa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a74002714474ad46ef16d41c3eeaab7"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a2a74002714474ad46ef16d41c3eeaab7">FIFOPR_b</a></td></tr>
<tr class="separator:a2a74002714474ad46ef16d41c3eeaab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a185ec02dfafd03d8a92c9328853d9fb1"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a185ec02dfafd03d8a92c9328853d9fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac84d42bd14a31d32dd580f22d11de9b3"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7684f270e8a35295345c35bd2c0f4ff5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a7684f270e8a35295345c35bd2c0f4ff5">INTTRIGTIMER</a></td></tr>
<tr class="separator:a7684f270e8a35295345c35bd2c0f4ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a159d636ba1365f69b3c6df4fb350221f"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aed641deda885121a225be68674a35e51"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#aed641deda885121a225be68674a35e51">TIMERMAX</a>: 10</td></tr>
<tr class="separator:aed641deda885121a225be68674a35e51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 6</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a292cde9295a66013838cb1cb94fabb55"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a292cde9295a66013838cb1cb94fabb55">CLKDIV</a>: 3</td></tr>
<tr class="separator:a292cde9295a66013838cb1cb94fabb55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 12</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a688b7e02363593d176470ede4460acb1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a688b7e02363593d176470ede4460acb1">TIMEREN</a>: 1</td></tr>
<tr class="separator:a688b7e02363593d176470ede4460acb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a159d636ba1365f69b3c6df4fb350221f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a159d636ba1365f69b3c6df4fb350221f">INTTRIGTIMER_b</a></td></tr>
<tr class="separator:a159d636ba1365f69b3c6df4fb350221f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac84d42bd14a31d32dd580f22d11de9b3"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac84d42bd14a31d32dd580f22d11de9b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c3164a1c80e8584c25b7f6f276aaf7a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a4edd98001b31c58aeed0ab736a6e8ed8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a4edd98001b31c58aeed0ab736a6e8ed8">FIFOSTAT</a></td></tr>
<tr class="separator:a4edd98001b31c58aeed0ab736a6e8ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa25209ad19c7f97b48d0142c4582fe3b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ade627279088b65f172d6736acc20b51a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ade627279088b65f172d6736acc20b51a">FIFOCNT</a>: 8</td></tr>
<tr class="separator:ade627279088b65f172d6736acc20b51a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa25209ad19c7f97b48d0142c4582fe3b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#aa25209ad19c7f97b48d0142c4582fe3b">FIFOSTAT_b</a></td></tr>
<tr class="separator:aa25209ad19c7f97b48d0142c4582fe3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c3164a1c80e8584c25b7f6f276aaf7a"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a0c3164a1c80e8584c25b7f6f276aaf7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a268a6bd08223c3b372feaa55747dd9"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac52a29725c3f21dcdc1c5a7c91cbeef0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ac52a29725c3f21dcdc1c5a7c91cbeef0">DATAOFFSET</a></td></tr>
<tr class="separator:ac52a29725c3f21dcdc1c5a7c91cbeef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a7901ee26d8ff6655876c21bbd69d65"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ad04efbc081a1ba0a22c670f657c31ba5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ad04efbc081a1ba0a22c670f657c31ba5">OFFSET</a>: 13</td></tr>
<tr class="separator:ad04efbc081a1ba0a22c670f657c31ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 19</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a7901ee26d8ff6655876c21bbd69d65"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a5a7901ee26d8ff6655876c21bbd69d65">DATAOFFSET_b</a></td></tr>
<tr class="separator:a5a7901ee26d8ff6655876c21bbd69d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a268a6bd08223c3b372feaa55747dd9"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5a268a6bd08223c3b372feaa55747dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e649b60bd59dd1f8fb2dba73fb683e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_u_d_a_d_c___type.html#a5e649b60bd59dd1f8fb2dba73fb683e7">RESERVED</a> [5]</td></tr>
<tr class="separator:a5e649b60bd59dd1f8fb2dba73fb683e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2827eb8be896e7a267b6c55590a59eeb"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac6fece7f53cfabc610ccce77f2895cbd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ac6fece7f53cfabc610ccce77f2895cbd">ZXCFG</a></td></tr>
<tr class="separator:ac6fece7f53cfabc610ccce77f2895cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cfa1c8591f02768004d4ac5fe334ad0"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:afce67cbf05e6aa24bf3cebd7ca3c681c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#afce67cbf05e6aa24bf3cebd7ca3c681c">ZXEN</a>: 1</td></tr>
<tr class="separator:afce67cbf05e6aa24bf3cebd7ca3c681c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae81b5ec69e2563a8b96c18f88bde1877"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ae81b5ec69e2563a8b96c18f88bde1877">ZXCHANSEL</a>: 1</td></tr>
<tr class="separator:ae81b5ec69e2563a8b96c18f88bde1877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 27</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cfa1c8591f02768004d4ac5fe334ad0"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a6cfa1c8591f02768004d4ac5fe334ad0">ZXCFG_b</a></td></tr>
<tr class="separator:a6cfa1c8591f02768004d4ac5fe334ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2827eb8be896e7a267b6c55590a59eeb"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a2827eb8be896e7a267b6c55590a59eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a518f69a7d488bbf775b0ffe9b94cee99"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0b5d193ffe8a9a48551bc5ac0abbea9f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a0b5d193ffe8a9a48551bc5ac0abbea9f">ZXLIM</a></td></tr>
<tr class="separator:a0b5d193ffe8a9a48551bc5ac0abbea9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af48200857d56543f10ea47b087c95102"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:add4d99845e0165a3e7c0ef703a42d05d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#add4d99845e0165a3e7c0ef703a42d05d">LZXC</a>: 12</td></tr>
<tr class="separator:add4d99845e0165a3e7c0ef703a42d05d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 4</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a956436e27618aa6940f25b5f600c8cb8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a956436e27618aa6940f25b5f600c8cb8">UZXC</a>: 12</td></tr>
<tr class="separator:a956436e27618aa6940f25b5f600c8cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af48200857d56543f10ea47b087c95102"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#af48200857d56543f10ea47b087c95102">ZXLIM_b</a></td></tr>
<tr class="separator:af48200857d56543f10ea47b087c95102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a518f69a7d488bbf775b0ffe9b94cee99"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a518f69a7d488bbf775b0ffe9b94cee99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d3c2d8faea980de38e53fc1563df073"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:adc26632dcc95420841f5151f9f06e1f9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#adc26632dcc95420841f5151f9f06e1f9">GAINCFG</a></td></tr>
<tr class="separator:adc26632dcc95420841f5151f9f06e1f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfbcea5bc498ed1a45d26256b1fc8f1f"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:afe5ec0325a592da0c3fb224ec2953f8e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#afe5ec0325a592da0c3fb224ec2953f8e">PGACTRLEN</a>: 1</td></tr>
<tr class="separator:afe5ec0325a592da0c3fb224ec2953f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a589be5ed890ebb14ff100f66612298d2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a589be5ed890ebb14ff100f66612298d2">UPDATEMODE</a>: 1</td></tr>
<tr class="separator:a589be5ed890ebb14ff100f66612298d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 27</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfbcea5bc498ed1a45d26256b1fc8f1f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#adfbcea5bc498ed1a45d26256b1fc8f1f">GAINCFG_b</a></td></tr>
<tr class="separator:adfbcea5bc498ed1a45d26256b1fc8f1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d3c2d8faea980de38e53fc1563df073"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a8d3c2d8faea980de38e53fc1563df073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d1e10f2ac4df9dcc2e4c008bf41279b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a06d0337b1ea65e4a1917bd3f6de7b65a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a06d0337b1ea65e4a1917bd3f6de7b65a">GAIN</a></td></tr>
<tr class="separator:a06d0337b1ea65e4a1917bd3f6de7b65a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab18f10bc054ccf760bd7b9db69f3403c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:af0b4c37050d5b19d4c24d5429c0e297a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#af0b4c37050d5b19d4c24d5429c0e297a">LGA</a>: 7</td></tr>
<tr class="separator:af0b4c37050d5b19d4c24d5429c0e297a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 1</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d73f6549f37e8f6d2b03600137cd97b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a0d73f6549f37e8f6d2b03600137cd97b">HGADELTA</a>: 7</td></tr>
<tr class="separator:a0d73f6549f37e8f6d2b03600137cd97b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 1</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8f1046d7ee8563eb5885aff596094df"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ad8f1046d7ee8563eb5885aff596094df">LGB</a>: 7</td></tr>
<tr class="separator:ad8f1046d7ee8563eb5885aff596094df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 1</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59628e10c43a43f263b1561dffd34de4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a59628e10c43a43f263b1561dffd34de4">HGBDELTA</a>: 7</td></tr>
<tr class="separator:a59628e10c43a43f263b1561dffd34de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4854608c0e776f0704a4d9a4b98ea57d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a4854608c0e776f0704a4d9a4b98ea57d">__pad3__</a>: 1</td></tr>
<tr class="separator:a4854608c0e776f0704a4d9a4b98ea57d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab18f10bc054ccf760bd7b9db69f3403c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ab18f10bc054ccf760bd7b9db69f3403c">GAIN_b</a></td></tr>
<tr class="separator:ab18f10bc054ccf760bd7b9db69f3403c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d1e10f2ac4df9dcc2e4c008bf41279b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4d1e10f2ac4df9dcc2e4c008bf41279b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7f7db9a69ea8a5f75d40b3f7655a2fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_u_d_a_d_c___type.html#aa7f7db9a69ea8a5f75d40b3f7655a2fd">RESERVED1</a> [13]</td></tr>
<tr class="separator:aa7f7db9a69ea8a5f75d40b3f7655a2fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad890a539d91a18b159da4ebd3efdc7d6"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a8489e5da8f3439a0153e98f7e171c57f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a8489e5da8f3439a0153e98f7e171c57f">SATCFG</a></td></tr>
<tr class="separator:a8489e5da8f3439a0153e98f7e171c57f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65110bdee795cef14aa0d92204a38d4f"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a0e8425d435715611c861ffeb9b9fcf07"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a0e8425d435715611c861ffeb9b9fcf07">SATEN</a>: 1</td></tr>
<tr class="separator:a0e8425d435715611c861ffeb9b9fcf07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 3</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47b2c90b8f208c7ae171a4d9157159b1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a47b2c90b8f208c7ae171a4d9157159b1">SATCHANSEL</a>: 1</td></tr>
<tr class="separator:a47b2c90b8f208c7ae171a4d9157159b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 27</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65110bdee795cef14aa0d92204a38d4f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a65110bdee795cef14aa0d92204a38d4f">SATCFG_b</a></td></tr>
<tr class="separator:a65110bdee795cef14aa0d92204a38d4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad890a539d91a18b159da4ebd3efdc7d6"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ad890a539d91a18b159da4ebd3efdc7d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb1d8780056edcdd770479cf8aa7feb4"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa9050861adbe111fd604fc5e836a93f1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#aa9050861adbe111fd604fc5e836a93f1">SATLIM</a></td></tr>
<tr class="separator:aa9050861adbe111fd604fc5e836a93f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a543221aaf8fef2f2fdf3738e3acbbee5"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aeec800493f3c56b3c0e410d1c7cd4470"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#aeec800493f3c56b3c0e410d1c7cd4470">LSATC</a>: 12</td></tr>
<tr class="separator:aeec800493f3c56b3c0e410d1c7cd4470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 4</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0e376d18419f83730e56086e2fdc5e9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ac0e376d18419f83730e56086e2fdc5e9">USATC</a>: 12</td></tr>
<tr class="separator:ac0e376d18419f83730e56086e2fdc5e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a543221aaf8fef2f2fdf3738e3acbbee5"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a543221aaf8fef2f2fdf3738e3acbbee5">SATLIM_b</a></td></tr>
<tr class="separator:a543221aaf8fef2f2fdf3738e3acbbee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb1d8780056edcdd770479cf8aa7feb4"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aeb1d8780056edcdd770479cf8aa7feb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8586510102953471d2babd58f087f2f6"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af054830478044456b9009ea7046c11fe"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#af054830478044456b9009ea7046c11fe">SATMAX</a></td></tr>
<tr class="separator:af054830478044456b9009ea7046c11fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6414912f7e8ab3448f74fe9078e7e9b5"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a05873f90d87797f31bb54579a178864c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a05873f90d87797f31bb54579a178864c">SATCAMAX</a>: 12</td></tr>
<tr class="separator:a05873f90d87797f31bb54579a178864c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 4</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ce1e33b629c386328c99e70cb093f01"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a2ce1e33b629c386328c99e70cb093f01">SATCBMAX</a>: 12</td></tr>
<tr class="separator:a2ce1e33b629c386328c99e70cb093f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 4</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6414912f7e8ab3448f74fe9078e7e9b5"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a6414912f7e8ab3448f74fe9078e7e9b5">SATMAX_b</a></td></tr>
<tr class="separator:a6414912f7e8ab3448f74fe9078e7e9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8586510102953471d2babd58f087f2f6"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a8586510102953471d2babd58f087f2f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3e6ba82fac421f954113b5172612f82"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a4898902575edd190398d1ef702000628"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a4898902575edd190398d1ef702000628">SATCLR</a></td></tr>
<tr class="separator:a4898902575edd190398d1ef702000628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a567dcbea8e519371aa790fc99e6032c0"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a665a9b715a7758bf8d12e80a6dce2556"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a665a9b715a7758bf8d12e80a6dce2556">SATCACLR</a>: 1</td></tr>
<tr class="separator:a665a9b715a7758bf8d12e80a6dce2556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4d677957e24ff4a6d5ba20aa798217f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ab4d677957e24ff4a6d5ba20aa798217f">SATCBCLR</a>: 1</td></tr>
<tr class="separator:ab4d677957e24ff4a6d5ba20aa798217f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 30</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a567dcbea8e519371aa790fc99e6032c0"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a567dcbea8e519371aa790fc99e6032c0">SATCLR_b</a></td></tr>
<tr class="separator:a567dcbea8e519371aa790fc99e6032c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3e6ba82fac421f954113b5172612f82"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa3e6ba82fac421f954113b5172612f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb5ed3672b2e418332cce3d008a10fcb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_u_d_a_d_c___type.html#abb5ed3672b2e418332cce3d008a10fcb">RESERVED2</a> [83]</td></tr>
<tr class="separator:abb5ed3672b2e418332cce3d008a10fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a170c4cce0f6a653272ecff0690b4ea73"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae882b3f7e12b9f3b74cf834193554d32"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ae882b3f7e12b9f3b74cf834193554d32">INTEN</a></td></tr>
<tr class="separator:ae882b3f7e12b9f3b74cf834193554d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a030d565152494b012595148a3ef44371"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac2e61652ceee3dd5c88c3f80acda848f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ac2e61652ceee3dd5c88c3f80acda848f">CNVCMP</a>: 1</td></tr>
<tr class="separator:ac2e61652ceee3dd5c88c3f80acda848f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af09e8b7c8cd554c3fd60d6d5e85003c5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#af09e8b7c8cd554c3fd60d6d5e85003c5">SCNCMP</a>: 1</td></tr>
<tr class="separator:af09e8b7c8cd554c3fd60d6d5e85003c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d4b52e642fe6c42fa87d7ae3b30b7e3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a1d4b52e642fe6c42fa87d7ae3b30b7e3">FIFOOVR1</a>: 1</td></tr>
<tr class="separator:a1d4b52e642fe6c42fa87d7ae3b30b7e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49cff5e81e221856c53fdb9bfaf0bb58"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a49cff5e81e221856c53fdb9bfaf0bb58">FIFOOVR2</a>: 1</td></tr>
<tr class="separator:a49cff5e81e221856c53fdb9bfaf0bb58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf28f250a6833146addcb70c87ce22dc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#acf28f250a6833146addcb70c87ce22dc">WCEXC</a>: 1</td></tr>
<tr class="separator:acf28f250a6833146addcb70c87ce22dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b1758f59345d00bf83436157c38d1d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ab2b1758f59345d00bf83436157c38d1d">WCINC</a>: 1</td></tr>
<tr class="separator:ab2b1758f59345d00bf83436157c38d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93bb97be47f99559f718d7426a6690ef"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a93bb97be47f99559f718d7426a6690ef">DCMP</a>: 1</td></tr>
<tr class="separator:a93bb97be47f99559f718d7426a6690ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a976a7aae58ad530647c0759fe18f02d5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a976a7aae58ad530647c0759fe18f02d5">DERR</a>: 1</td></tr>
<tr class="separator:a976a7aae58ad530647c0759fe18f02d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bd61286d6bbda28a1c87faa16f6eb29"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a2bd61286d6bbda28a1c87faa16f6eb29">ZXCA</a>: 1</td></tr>
<tr class="separator:a2bd61286d6bbda28a1c87faa16f6eb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a2badde275e9f32901a4c4e55802c9d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a7a2badde275e9f32901a4c4e55802c9d">ZXCB</a>: 1</td></tr>
<tr class="separator:a7a2badde275e9f32901a4c4e55802c9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adebd68c16d029cfa0f3d23019893daab"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#adebd68c16d029cfa0f3d23019893daab">SATCA</a>: 1</td></tr>
<tr class="separator:adebd68c16d029cfa0f3d23019893daab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa580b861a3e9fa2adebf444c8aba0bb7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#aa580b861a3e9fa2adebf444c8aba0bb7">SATCB</a>: 1</td></tr>
<tr class="separator:aa580b861a3e9fa2adebf444c8aba0bb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 20</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a030d565152494b012595148a3ef44371"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a030d565152494b012595148a3ef44371">INTEN_b</a></td></tr>
<tr class="separator:a030d565152494b012595148a3ef44371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a170c4cce0f6a653272ecff0690b4ea73"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a170c4cce0f6a653272ecff0690b4ea73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a1b2970e7a4a7516fabc6870a255bf9"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a018e25a3318304b4037c938e89a1f929"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a018e25a3318304b4037c938e89a1f929">INTSTAT</a></td></tr>
<tr class="separator:a018e25a3318304b4037c938e89a1f929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9cedc584c4cd654449c9053d75536f6"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac2e61652ceee3dd5c88c3f80acda848f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ac2e61652ceee3dd5c88c3f80acda848f">CNVCMP</a>: 1</td></tr>
<tr class="separator:ac2e61652ceee3dd5c88c3f80acda848f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af09e8b7c8cd554c3fd60d6d5e85003c5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#af09e8b7c8cd554c3fd60d6d5e85003c5">SCNCMP</a>: 1</td></tr>
<tr class="separator:af09e8b7c8cd554c3fd60d6d5e85003c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d4b52e642fe6c42fa87d7ae3b30b7e3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a1d4b52e642fe6c42fa87d7ae3b30b7e3">FIFOOVR1</a>: 1</td></tr>
<tr class="separator:a1d4b52e642fe6c42fa87d7ae3b30b7e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49cff5e81e221856c53fdb9bfaf0bb58"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a49cff5e81e221856c53fdb9bfaf0bb58">FIFOOVR2</a>: 1</td></tr>
<tr class="separator:a49cff5e81e221856c53fdb9bfaf0bb58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf28f250a6833146addcb70c87ce22dc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#acf28f250a6833146addcb70c87ce22dc">WCEXC</a>: 1</td></tr>
<tr class="separator:acf28f250a6833146addcb70c87ce22dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b1758f59345d00bf83436157c38d1d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ab2b1758f59345d00bf83436157c38d1d">WCINC</a>: 1</td></tr>
<tr class="separator:ab2b1758f59345d00bf83436157c38d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93bb97be47f99559f718d7426a6690ef"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a93bb97be47f99559f718d7426a6690ef">DCMP</a>: 1</td></tr>
<tr class="separator:a93bb97be47f99559f718d7426a6690ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a976a7aae58ad530647c0759fe18f02d5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a976a7aae58ad530647c0759fe18f02d5">DERR</a>: 1</td></tr>
<tr class="separator:a976a7aae58ad530647c0759fe18f02d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bd61286d6bbda28a1c87faa16f6eb29"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a2bd61286d6bbda28a1c87faa16f6eb29">ZXCA</a>: 1</td></tr>
<tr class="separator:a2bd61286d6bbda28a1c87faa16f6eb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a2badde275e9f32901a4c4e55802c9d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a7a2badde275e9f32901a4c4e55802c9d">ZXCB</a>: 1</td></tr>
<tr class="separator:a7a2badde275e9f32901a4c4e55802c9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adebd68c16d029cfa0f3d23019893daab"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#adebd68c16d029cfa0f3d23019893daab">SATCA</a>: 1</td></tr>
<tr class="separator:adebd68c16d029cfa0f3d23019893daab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa580b861a3e9fa2adebf444c8aba0bb7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#aa580b861a3e9fa2adebf444c8aba0bb7">SATCB</a>: 1</td></tr>
<tr class="separator:aa580b861a3e9fa2adebf444c8aba0bb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 20</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9cedc584c4cd654449c9053d75536f6"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ae9cedc584c4cd654449c9053d75536f6">INTSTAT_b</a></td></tr>
<tr class="separator:ae9cedc584c4cd654449c9053d75536f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a1b2970e7a4a7516fabc6870a255bf9"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3a1b2970e7a4a7516fabc6870a255bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fe9ff6f6f8abaca686b988c9a2b882e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a6257a1dba4f7f3f833c7fe9c66a5713f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a6257a1dba4f7f3f833c7fe9c66a5713f">INTCLR</a></td></tr>
<tr class="separator:a6257a1dba4f7f3f833c7fe9c66a5713f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae60537e6bcf0358529a48fa89b3533ea"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac2e61652ceee3dd5c88c3f80acda848f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ac2e61652ceee3dd5c88c3f80acda848f">CNVCMP</a>: 1</td></tr>
<tr class="separator:ac2e61652ceee3dd5c88c3f80acda848f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af09e8b7c8cd554c3fd60d6d5e85003c5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#af09e8b7c8cd554c3fd60d6d5e85003c5">SCNCMP</a>: 1</td></tr>
<tr class="separator:af09e8b7c8cd554c3fd60d6d5e85003c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d4b52e642fe6c42fa87d7ae3b30b7e3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a1d4b52e642fe6c42fa87d7ae3b30b7e3">FIFOOVR1</a>: 1</td></tr>
<tr class="separator:a1d4b52e642fe6c42fa87d7ae3b30b7e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49cff5e81e221856c53fdb9bfaf0bb58"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a49cff5e81e221856c53fdb9bfaf0bb58">FIFOOVR2</a>: 1</td></tr>
<tr class="separator:a49cff5e81e221856c53fdb9bfaf0bb58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf28f250a6833146addcb70c87ce22dc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#acf28f250a6833146addcb70c87ce22dc">WCEXC</a>: 1</td></tr>
<tr class="separator:acf28f250a6833146addcb70c87ce22dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b1758f59345d00bf83436157c38d1d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ab2b1758f59345d00bf83436157c38d1d">WCINC</a>: 1</td></tr>
<tr class="separator:ab2b1758f59345d00bf83436157c38d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93bb97be47f99559f718d7426a6690ef"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a93bb97be47f99559f718d7426a6690ef">DCMP</a>: 1</td></tr>
<tr class="separator:a93bb97be47f99559f718d7426a6690ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a976a7aae58ad530647c0759fe18f02d5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a976a7aae58ad530647c0759fe18f02d5">DERR</a>: 1</td></tr>
<tr class="separator:a976a7aae58ad530647c0759fe18f02d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bd61286d6bbda28a1c87faa16f6eb29"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a2bd61286d6bbda28a1c87faa16f6eb29">ZXCA</a>: 1</td></tr>
<tr class="separator:a2bd61286d6bbda28a1c87faa16f6eb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a2badde275e9f32901a4c4e55802c9d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a7a2badde275e9f32901a4c4e55802c9d">ZXCB</a>: 1</td></tr>
<tr class="separator:a7a2badde275e9f32901a4c4e55802c9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adebd68c16d029cfa0f3d23019893daab"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#adebd68c16d029cfa0f3d23019893daab">SATCA</a>: 1</td></tr>
<tr class="separator:adebd68c16d029cfa0f3d23019893daab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa580b861a3e9fa2adebf444c8aba0bb7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#aa580b861a3e9fa2adebf444c8aba0bb7">SATCB</a>: 1</td></tr>
<tr class="separator:aa580b861a3e9fa2adebf444c8aba0bb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 20</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae60537e6bcf0358529a48fa89b3533ea"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ae60537e6bcf0358529a48fa89b3533ea">INTCLR_b</a></td></tr>
<tr class="separator:ae60537e6bcf0358529a48fa89b3533ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fe9ff6f6f8abaca686b988c9a2b882e"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a8fe9ff6f6f8abaca686b988c9a2b882e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a36135ab84d68dabc1983efd158cb78"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7ce37f8a0506128fce8bc02da7c259c6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a7ce37f8a0506128fce8bc02da7c259c6">INTSET</a></td></tr>
<tr class="separator:a7ce37f8a0506128fce8bc02da7c259c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f5f882d9749720da59108a2c3c52dc7"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac2e61652ceee3dd5c88c3f80acda848f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ac2e61652ceee3dd5c88c3f80acda848f">CNVCMP</a>: 1</td></tr>
<tr class="separator:ac2e61652ceee3dd5c88c3f80acda848f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af09e8b7c8cd554c3fd60d6d5e85003c5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#af09e8b7c8cd554c3fd60d6d5e85003c5">SCNCMP</a>: 1</td></tr>
<tr class="separator:af09e8b7c8cd554c3fd60d6d5e85003c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d4b52e642fe6c42fa87d7ae3b30b7e3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a1d4b52e642fe6c42fa87d7ae3b30b7e3">FIFOOVR1</a>: 1</td></tr>
<tr class="separator:a1d4b52e642fe6c42fa87d7ae3b30b7e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49cff5e81e221856c53fdb9bfaf0bb58"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a49cff5e81e221856c53fdb9bfaf0bb58">FIFOOVR2</a>: 1</td></tr>
<tr class="separator:a49cff5e81e221856c53fdb9bfaf0bb58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf28f250a6833146addcb70c87ce22dc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#acf28f250a6833146addcb70c87ce22dc">WCEXC</a>: 1</td></tr>
<tr class="separator:acf28f250a6833146addcb70c87ce22dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b1758f59345d00bf83436157c38d1d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ab2b1758f59345d00bf83436157c38d1d">WCINC</a>: 1</td></tr>
<tr class="separator:ab2b1758f59345d00bf83436157c38d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93bb97be47f99559f718d7426a6690ef"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a93bb97be47f99559f718d7426a6690ef">DCMP</a>: 1</td></tr>
<tr class="separator:a93bb97be47f99559f718d7426a6690ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a976a7aae58ad530647c0759fe18f02d5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a976a7aae58ad530647c0759fe18f02d5">DERR</a>: 1</td></tr>
<tr class="separator:a976a7aae58ad530647c0759fe18f02d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bd61286d6bbda28a1c87faa16f6eb29"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a2bd61286d6bbda28a1c87faa16f6eb29">ZXCA</a>: 1</td></tr>
<tr class="separator:a2bd61286d6bbda28a1c87faa16f6eb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a2badde275e9f32901a4c4e55802c9d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a7a2badde275e9f32901a4c4e55802c9d">ZXCB</a>: 1</td></tr>
<tr class="separator:a7a2badde275e9f32901a4c4e55802c9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adebd68c16d029cfa0f3d23019893daab"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#adebd68c16d029cfa0f3d23019893daab">SATCA</a>: 1</td></tr>
<tr class="separator:adebd68c16d029cfa0f3d23019893daab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa580b861a3e9fa2adebf444c8aba0bb7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#aa580b861a3e9fa2adebf444c8aba0bb7">SATCB</a>: 1</td></tr>
<tr class="separator:aa580b861a3e9fa2adebf444c8aba0bb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 20</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f5f882d9749720da59108a2c3c52dc7"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a2f5f882d9749720da59108a2c3c52dc7">INTSET_b</a></td></tr>
<tr class="separator:a2f5f882d9749720da59108a2c3c52dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a36135ab84d68dabc1983efd158cb78"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a8a36135ab84d68dabc1983efd158cb78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a505db4418bf99b78c6c95fe8d1640fd1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_u_d_a_d_c___type.html#a505db4418bf99b78c6c95fe8d1640fd1">RESERVED3</a> [12]</td></tr>
<tr class="separator:a505db4418bf99b78c6c95fe8d1640fd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7431ddcf4eacb635a91df3d2e576217"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a91e460213bd6a57db68ec799cab611b6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a91e460213bd6a57db68ec799cab611b6">DMATRIGEN</a></td></tr>
<tr class="separator:a91e460213bd6a57db68ec799cab611b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a400c9b694003cea5aebf0d17ac9ff7a1"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a8d0599e6927c856ea2e31bb52b85109f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a8d0599e6927c856ea2e31bb52b85109f">DFIFO75</a>: 1</td></tr>
<tr class="separator:a8d0599e6927c856ea2e31bb52b85109f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a209257ff17e9ac8e3b2f7e19cbfd4563"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a209257ff17e9ac8e3b2f7e19cbfd4563">DFIFOFULL</a>: 1</td></tr>
<tr class="separator:a209257ff17e9ac8e3b2f7e19cbfd4563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 30</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a400c9b694003cea5aebf0d17ac9ff7a1"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a400c9b694003cea5aebf0d17ac9ff7a1">DMATRIGEN_b</a></td></tr>
<tr class="separator:a400c9b694003cea5aebf0d17ac9ff7a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7431ddcf4eacb635a91df3d2e576217"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab7431ddcf4eacb635a91df3d2e576217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa54617170e79632a6aed16600a283bf2"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:adbb0256b10cde8fc4329f9541dee0210"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#adbb0256b10cde8fc4329f9541dee0210">DMATRIGSTAT</a></td></tr>
<tr class="separator:adbb0256b10cde8fc4329f9541dee0210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81fadef5f7d51ba4f8856c4f3c5c6475"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a002ae3c95ca939aaff056090cc75b6ca"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a002ae3c95ca939aaff056090cc75b6ca">D75STAT</a>: 1</td></tr>
<tr class="separator:a002ae3c95ca939aaff056090cc75b6ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a639242f9cd5541bf36626c86c4244f08"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a639242f9cd5541bf36626c86c4244f08">DFULLSTAT</a>: 1</td></tr>
<tr class="separator:a639242f9cd5541bf36626c86c4244f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 30</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81fadef5f7d51ba4f8856c4f3c5c6475"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a81fadef5f7d51ba4f8856c4f3c5c6475">DMATRIGSTAT_b</a></td></tr>
<tr class="separator:a81fadef5f7d51ba4f8856c4f3c5c6475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa54617170e79632a6aed16600a283bf2"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa54617170e79632a6aed16600a283bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5df54a23c08bbe52944a7d09a7d3dfe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_u_d_a_d_c___type.html#af5df54a23c08bbe52944a7d09a7d3dfe">RESERVED4</a> [14]</td></tr>
<tr class="separator:af5df54a23c08bbe52944a7d09a7d3dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad92c10dc48251438482dc17b4a92a951"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a8c05b251df0f61b4eb7cb1a4a67cde57"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a8c05b251df0f61b4eb7cb1a4a67cde57">DMACFG</a></td></tr>
<tr class="separator:a8c05b251df0f61b4eb7cb1a4a67cde57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2208645262ab3d5e2b00c6f0166e2ad"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa6a5c08428a102eb6b8b0a27076c474e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#aa6a5c08428a102eb6b8b0a27076c474e">DMAEN</a>: 1</td></tr>
<tr class="separator:aa6a5c08428a102eb6b8b0a27076c474e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 1</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab590054ed24f0f1cdbf5eb67cea38a62"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ab590054ed24f0f1cdbf5eb67cea38a62">DMADIR</a>: 1</td></tr>
<tr class="separator:ab590054ed24f0f1cdbf5eb67cea38a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 5</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3468774c0e59b6fd41c7daf5254b2302"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3468774c0e59b6fd41c7daf5254b2302">DMAPRI</a>: 1</td></tr>
<tr class="separator:a3468774c0e59b6fd41c7daf5254b2302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3135242d9b99e1654305e98b8d4faa43"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3135242d9b99e1654305e98b8d4faa43">DMADYNPRI</a>: 1</td></tr>
<tr class="separator:a3135242d9b99e1654305e98b8d4faa43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce12a63de64ef64ae2d59d128251cae"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a9ce12a63de64ef64ae2d59d128251cae">__pad2__</a>: 8</td></tr>
<tr class="separator:a9ce12a63de64ef64ae2d59d128251cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55f8cadb489eafff7fb1626bc1a0f58e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a55f8cadb489eafff7fb1626bc1a0f58e">DPWROFF</a>: 1</td></tr>
<tr class="separator:a55f8cadb489eafff7fb1626bc1a0f58e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4854608c0e776f0704a4d9a4b98ea57d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a4854608c0e776f0704a4d9a4b98ea57d">__pad3__</a>: 13</td></tr>
<tr class="separator:a4854608c0e776f0704a4d9a4b98ea57d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2208645262ab3d5e2b00c6f0166e2ad"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ad2208645262ab3d5e2b00c6f0166e2ad">DMACFG_b</a></td></tr>
<tr class="separator:ad2208645262ab3d5e2b00c6f0166e2ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad92c10dc48251438482dc17b4a92a951"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ad92c10dc48251438482dc17b4a92a951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe98170ffb884e7eec43bfd17e72b160"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_u_d_a_d_c___type.html#abe98170ffb884e7eec43bfd17e72b160">RESERVED5</a></td></tr>
<tr class="separator:abe98170ffb884e7eec43bfd17e72b160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafb938f8756539c5add4f3d0aace3924"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab4ae122be6202e97102e4ccfb3efb0dc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ab4ae122be6202e97102e4ccfb3efb0dc">DMATOTCOUNT</a></td></tr>
<tr class="separator:ab4ae122be6202e97102e4ccfb3efb0dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41881164da174907272d3e6f9b1d5e97"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 2</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affa33fd1a216c72e9f3abdad6f577e9f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#affa33fd1a216c72e9f3abdad6f577e9f">TOTCOUNT</a>: 16</td></tr>
<tr class="separator:affa33fd1a216c72e9f3abdad6f577e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">__pad1__</a>: 14</td></tr>
<tr class="separator:a6712ba6dd1d5b43d2d56ff8ac4e275a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41881164da174907272d3e6f9b1d5e97"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a41881164da174907272d3e6f9b1d5e97">DMATOTCOUNT_b</a></td></tr>
<tr class="separator:a41881164da174907272d3e6f9b1d5e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafb938f8756539c5add4f3d0aace3924"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aafb938f8756539c5add4f3d0aace3924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f1cff2b1ae48e6d7665b6e88d651c1d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5f28d006b45035ef5b3e27b8a01ad416"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a5f28d006b45035ef5b3e27b8a01ad416">DMATARGADDR</a></td></tr>
<tr class="separator:a5f28d006b45035ef5b3e27b8a01ad416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a537d1973d4802346bf500cdd70b81889"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa231eec726d8c82c52d2df7ee89540cb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#aa231eec726d8c82c52d2df7ee89540cb">LTARGADDR</a>: 28</td></tr>
<tr class="separator:aa231eec726d8c82c52d2df7ee89540cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38e1b4b5d7806db5d9a330a04f3dde70"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a38e1b4b5d7806db5d9a330a04f3dde70">UTARGADDR</a>: 4</td></tr>
<tr class="separator:a38e1b4b5d7806db5d9a330a04f3dde70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a537d1973d4802346bf500cdd70b81889"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a537d1973d4802346bf500cdd70b81889">DMATARGADDR_b</a></td></tr>
<tr class="separator:a537d1973d4802346bf500cdd70b81889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f1cff2b1ae48e6d7665b6e88d651c1d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a0f1cff2b1ae48e6d7665b6e88d651c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a428c0d4dfc81f4dfe5f69426925d58d0"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0bee0573c3bff963f74ceb8f5cb0f3e4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a0bee0573c3bff963f74ceb8f5cb0f3e4">DMASTAT</a></td></tr>
<tr class="separator:a0bee0573c3bff963f74ceb8f5cb0f3e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f93ed84fbc6eac278d5f554e4a419ce"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a619e7d86aa6b463d6fd598e49ffac412"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a619e7d86aa6b463d6fd598e49ffac412">DMATIP</a>: 1</td></tr>
<tr class="separator:a619e7d86aa6b463d6fd598e49ffac412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9f2defb77214ab81e5879a2752a5cf8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ad9f2defb77214ab81e5879a2752a5cf8">DMACPL</a>: 1</td></tr>
<tr class="separator:ad9f2defb77214ab81e5879a2752a5cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4e3e7724ffa375d9bd06133cd5a58b8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#ac4e3e7724ffa375d9bd06133cd5a58b8">DMAERR</a>: 1</td></tr>
<tr class="separator:ac4e3e7724ffa375d9bd06133cd5a58b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 29</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f93ed84fbc6eac278d5f554e4a419ce"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_a_u_d_a_d_c___type.html#a8f93ed84fbc6eac278d5f554e4a419ce">DMASTAT_b</a></td></tr>
<tr class="separator:a8f93ed84fbc6eac278d5f554e4a419ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a428c0d4dfc81f4dfe5f69426925d58d0"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a428c0d4dfc81f4dfe5f69426925d58d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Audio Analog Digital Converter Control (AUDADC) </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a67b0a76289e6f7fd6ad2e37aff431f93" name="a67b0a76289e6f7fd6ad2e37aff431f93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67b0a76289e6f7fd6ad2e37aff431f93">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @121</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >&lt; (@ 0x40210000) AUDADC Structure <br  />
 </p>

</div>
</div>
<a id="a24b605e96184ac368759aab935ea1e61" name="a24b605e96184ac368759aab935ea1e61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24b605e96184ac368759aab935ea1e61">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @123</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1a495af6abf073e30c6f26eaeb2abe9" name="ad1a495af6abf073e30c6f26eaeb2abe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1a495af6abf073e30c6f26eaeb2abe9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @125</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4581c88ea848c58a360065db0df16754" name="a4581c88ea848c58a360065db0df16754"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4581c88ea848c58a360065db0df16754">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @127</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ef39eb9ace24c75576b03e0874892f3" name="a5ef39eb9ace24c75576b03e0874892f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ef39eb9ace24c75576b03e0874892f3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @129</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e6d60c81f3e9500de4070abb042f189" name="a5e6d60c81f3e9500de4070abb042f189"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e6d60c81f3e9500de4070abb042f189">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @131</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5b91f51c5f63b09ba32463f9ac59c2a" name="af5b91f51c5f63b09ba32463f9ac59c2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5b91f51c5f63b09ba32463f9ac59c2a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @133</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6cd00b3817c12fdbaffd0735d878c91" name="af6cd00b3817c12fdbaffd0735d878c91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6cd00b3817c12fdbaffd0735d878c91">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @135</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a689f59524e3671c76e89a24bf9b32db8" name="a689f59524e3671c76e89a24bf9b32db8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a689f59524e3671c76e89a24bf9b32db8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @137</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af97516837158f5489518a2c752f8018a" name="af97516837158f5489518a2c752f8018a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af97516837158f5489518a2c752f8018a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @139</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89fd06c216f8ee467cf03e212065c47d" name="a89fd06c216f8ee467cf03e212065c47d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89fd06c216f8ee467cf03e212065c47d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @141</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18cf9935e1e8e4f34da93c0920132858" name="a18cf9935e1e8e4f34da93c0920132858"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18cf9935e1e8e4f34da93c0920132858">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @143</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2781cea08a3e36cf52ce1029d0a50fde" name="a2781cea08a3e36cf52ce1029d0a50fde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2781cea08a3e36cf52ce1029d0a50fde">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @145</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f6439aae04434289afbe3b2467688c9" name="a8f6439aae04434289afbe3b2467688c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f6439aae04434289afbe3b2467688c9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @147</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8c3c51f5f97aaf81e7b8d93a1f461a9" name="ac8c3c51f5f97aaf81e7b8d93a1f461a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8c3c51f5f97aaf81e7b8d93a1f461a9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @149</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a185ec02dfafd03d8a92c9328853d9fb1" name="a185ec02dfafd03d8a92c9328853d9fb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a185ec02dfafd03d8a92c9328853d9fb1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @151</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac84d42bd14a31d32dd580f22d11de9b3" name="ac84d42bd14a31d32dd580f22d11de9b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac84d42bd14a31d32dd580f22d11de9b3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @153</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c3164a1c80e8584c25b7f6f276aaf7a" name="a0c3164a1c80e8584c25b7f6f276aaf7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c3164a1c80e8584c25b7f6f276aaf7a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @155</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a268a6bd08223c3b372feaa55747dd9" name="a5a268a6bd08223c3b372feaa55747dd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a268a6bd08223c3b372feaa55747dd9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @157</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2827eb8be896e7a267b6c55590a59eeb" name="a2827eb8be896e7a267b6c55590a59eeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2827eb8be896e7a267b6c55590a59eeb">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @159</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a518f69a7d488bbf775b0ffe9b94cee99" name="a518f69a7d488bbf775b0ffe9b94cee99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a518f69a7d488bbf775b0ffe9b94cee99">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @161</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d3c2d8faea980de38e53fc1563df073" name="a8d3c2d8faea980de38e53fc1563df073"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d3c2d8faea980de38e53fc1563df073">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @163</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d1e10f2ac4df9dcc2e4c008bf41279b" name="a4d1e10f2ac4df9dcc2e4c008bf41279b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d1e10f2ac4df9dcc2e4c008bf41279b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @165</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad890a539d91a18b159da4ebd3efdc7d6" name="ad890a539d91a18b159da4ebd3efdc7d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad890a539d91a18b159da4ebd3efdc7d6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @167</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb1d8780056edcdd770479cf8aa7feb4" name="aeb1d8780056edcdd770479cf8aa7feb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb1d8780056edcdd770479cf8aa7feb4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @169</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8586510102953471d2babd58f087f2f6" name="a8586510102953471d2babd58f087f2f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8586510102953471d2babd58f087f2f6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @171</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3e6ba82fac421f954113b5172612f82" name="aa3e6ba82fac421f954113b5172612f82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3e6ba82fac421f954113b5172612f82">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @173</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a170c4cce0f6a653272ecff0690b4ea73" name="a170c4cce0f6a653272ecff0690b4ea73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a170c4cce0f6a653272ecff0690b4ea73">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @175</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a1b2970e7a4a7516fabc6870a255bf9" name="a3a1b2970e7a4a7516fabc6870a255bf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a1b2970e7a4a7516fabc6870a255bf9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @177</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8fe9ff6f6f8abaca686b988c9a2b882e" name="a8fe9ff6f6f8abaca686b988c9a2b882e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fe9ff6f6f8abaca686b988c9a2b882e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @179</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a36135ab84d68dabc1983efd158cb78" name="a8a36135ab84d68dabc1983efd158cb78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a36135ab84d68dabc1983efd158cb78">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @181</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7431ddcf4eacb635a91df3d2e576217" name="ab7431ddcf4eacb635a91df3d2e576217"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7431ddcf4eacb635a91df3d2e576217">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @183</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa54617170e79632a6aed16600a283bf2" name="aa54617170e79632a6aed16600a283bf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa54617170e79632a6aed16600a283bf2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @185</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad92c10dc48251438482dc17b4a92a951" name="ad92c10dc48251438482dc17b4a92a951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad92c10dc48251438482dc17b4a92a951">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @187</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aafb938f8756539c5add4f3d0aace3924" name="aafb938f8756539c5add4f3d0aace3924"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafb938f8756539c5add4f3d0aace3924">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @189</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f1cff2b1ae48e6d7665b6e88d651c1d" name="a0f1cff2b1ae48e6d7665b6e88d651c1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f1cff2b1ae48e6d7665b6e88d651c1d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @191</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a428c0d4dfc81f4dfe5f69426925d58d0" name="a428c0d4dfc81f4dfe5f69426925d58d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a428c0d4dfc81f4dfe5f69426925d58d0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @193</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e57c2ef1c3ffb36722f000cc1156824" name="a3e57c2ef1c3ffb36722f000cc1156824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e57c2ef1c3ffb36722f000cc1156824">&#9670;&nbsp;</a></span>__pad0__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad0__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6712ba6dd1d5b43d2d56ff8ac4e275a7" name="a6712ba6dd1d5b43d2d56ff8ac4e275a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6712ba6dd1d5b43d2d56ff8ac4e275a7">&#9670;&nbsp;</a></span>__pad1__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad1__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ce12a63de64ef64ae2d59d128251cae" name="a9ce12a63de64ef64ae2d59d128251cae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ce12a63de64ef64ae2d59d128251cae">&#9670;&nbsp;</a></span>__pad2__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad2__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4854608c0e776f0704a4d9a4b98ea57d" name="a4854608c0e776f0704a4d9a4b98ea57d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4854608c0e776f0704a4d9a4b98ea57d">&#9670;&nbsp;</a></span>__pad3__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad3__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b2edc85d90e34c4435951e1e5c59517" name="a7b2edc85d90e34c4435951e1e5c59517"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b2edc85d90e34c4435951e1e5c59517">&#9670;&nbsp;</a></span>__pad4__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad4__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab888f73028dd512f7b77ff500dd9ab85" name="ab888f73028dd512f7b77ff500dd9ab85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab888f73028dd512f7b77ff500dd9ab85">&#9670;&nbsp;</a></span>ADCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADCEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] This bit enables the ADC module. While the ADC is enabled, the ADCCFG and SLOT Configuration regsiter settings must remain stable and unchanged. All configuration register settings, slot configuration settings and window comparison settings should be written prior to setting the ADCEN bit to '1'. <br  />
 </p>

</div>
</div>
<a id="af774eb7b35a7356f317aca858a8b02ba" name="af774eb7b35a7356f317aca858a8b02ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af774eb7b35a7356f317aca858a8b02ba">&#9670;&nbsp;</a></span>ADSEL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADSEL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..24] Select the number of measurements to average in the accumulate divide module for this slot. <br  />
 </p>

</div>
</div>
<a id="a319417e4b582499a0fdfa1a749d43988" name="a319417e4b582499a0fdfa1a749d43988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a319417e4b582499a0fdfa1a749d43988">&#9670;&nbsp;</a></span>ADSEL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADSEL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..24] Select the number of measurements to average in the accumulate divide module for this slot. <br  />
 </p>

</div>
</div>
<a id="a3cbe11d3b2853e836ffaa0ec96d4fb2c" name="a3cbe11d3b2853e836ffaa0ec96d4fb2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cbe11d3b2853e836ffaa0ec96d4fb2c">&#9670;&nbsp;</a></span>ADSEL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADSEL2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..24] Select the number of measurements to average in the accumulate divide module for this slot. <br  />
 </p>

</div>
</div>
<a id="a862105334107d61c9b229c2a909b2eca" name="a862105334107d61c9b229c2a909b2eca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a862105334107d61c9b229c2a909b2eca">&#9670;&nbsp;</a></span>ADSEL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADSEL3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..24] Select the number of measurements to average in the accumulate divide module for this slot. <br  />
 </p>

</div>
</div>
<a id="a8642964b987eaba1337aa0629d0ae490" name="a8642964b987eaba1337aa0629d0ae490"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8642964b987eaba1337aa0629d0ae490">&#9670;&nbsp;</a></span>ADSEL4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADSEL4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..24] Select the number of measurements to average in the accumulate divide module for this slot. <br  />
 </p>

</div>
</div>
<a id="a92a0fbf204b1f9e4efb8abeb3fd5f917" name="a92a0fbf204b1f9e4efb8abeb3fd5f917"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92a0fbf204b1f9e4efb8abeb3fd5f917">&#9670;&nbsp;</a></span>ADSEL5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADSEL5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..24] Select the number of measurements to average in the accumulate divide module for this slot. <br  />
 </p>

</div>
</div>
<a id="a7674fc3bc146cc63217211034ea861f3" name="a7674fc3bc146cc63217211034ea861f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7674fc3bc146cc63217211034ea861f3">&#9670;&nbsp;</a></span>ADSEL6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADSEL6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..24] Select the number of measurements to average in the accumulate divide module for this slot. <br  />
 </p>

</div>
</div>
<a id="af1000fb119c5945d49aa47ec2921eb52" name="af1000fb119c5945d49aa47ec2921eb52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1000fb119c5945d49aa47ec2921eb52">&#9670;&nbsp;</a></span>ADSEL7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ADSEL7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[26..24] Select the number of measurements to average in the accumulate divide module for this slot. <br  />
 </p>

</div>
</div>
<a id="a61051ab77b3253ee7c1fc30aadd89893" name="a61051ab77b3253ee7c1fc30aadd89893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61051ab77b3253ee7c1fc30aadd89893">&#9670;&nbsp;</a></span>CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000000) The Audio ADC Configuration Register contains the software control for selecting the clock frequency used for the SAR conversions, the trigger polarity, the trigger select, the reference voltage select, the low power mode, the operating mode (single scan per trigger vs. repeating mode) and ADC enable. <br  />
 </p>

</div>
</div>
<a id="abcf670489ad8fe078a083fdbdd402c66" name="abcf670489ad8fe078a083fdbdd402c66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcf670489ad8fe078a083fdbdd402c66">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42bd94c3253bba480b80f2cd4570d19d" name="a42bd94c3253bba480b80f2cd4570d19d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42bd94c3253bba480b80f2cd4570d19d">&#9670;&nbsp;</a></span>CHSEL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CHSEL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..8] Select one of the 14 channel inputs for this slot. <br  />
 </p>

</div>
</div>
<a id="ab86e1aad633d9d4ae1de89b983083129" name="ab86e1aad633d9d4ae1de89b983083129"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab86e1aad633d9d4ae1de89b983083129">&#9670;&nbsp;</a></span>CHSEL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CHSEL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..8] Select one of the 14 channel inputs for this slot. <br  />
 </p>

</div>
</div>
<a id="a6838317fe993f8d6cf6637b48434978d" name="a6838317fe993f8d6cf6637b48434978d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6838317fe993f8d6cf6637b48434978d">&#9670;&nbsp;</a></span>CHSEL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CHSEL2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..8] Select one of the 14 channel inputs for this slot. <br  />
 </p>

</div>
</div>
<a id="a417084e5a7bb836a3bb70ec7cdd81379" name="a417084e5a7bb836a3bb70ec7cdd81379"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a417084e5a7bb836a3bb70ec7cdd81379">&#9670;&nbsp;</a></span>CHSEL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CHSEL3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..8] Select one of the 14 channel inputs for this slot. <br  />
 </p>

</div>
</div>
<a id="af8f7966add8ccd9a76827b4e3b54c598" name="af8f7966add8ccd9a76827b4e3b54c598"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8f7966add8ccd9a76827b4e3b54c598">&#9670;&nbsp;</a></span>CHSEL4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CHSEL4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..8] Select one of the 14 channel inputs for this slot. <br  />
 </p>

</div>
</div>
<a id="a0c53e7ca8fab0953b15e8ee3015d8f75" name="a0c53e7ca8fab0953b15e8ee3015d8f75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c53e7ca8fab0953b15e8ee3015d8f75">&#9670;&nbsp;</a></span>CHSEL5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CHSEL5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..8] Select one of the 14 channel inputs for this slot. <br  />
 </p>

</div>
</div>
<a id="a11eb5cdedc4b3fc988f681f4b2c28526" name="a11eb5cdedc4b3fc988f681f4b2c28526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11eb5cdedc4b3fc988f681f4b2c28526">&#9670;&nbsp;</a></span>CHSEL6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CHSEL6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..8] Select one of the 14 channel inputs for this slot. <br  />
 </p>

</div>
</div>
<a id="a9edf445bd483d8832ae7622565510333" name="a9edf445bd483d8832ae7622565510333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9edf445bd483d8832ae7622565510333">&#9670;&nbsp;</a></span>CHSEL7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CHSEL7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..8] Select one of the 14 channel inputs for this slot. <br  />
 </p>

</div>
</div>
<a id="ae3517887962066e37ee5a2ee84777df6" name="ae3517887962066e37ee5a2ee84777df6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3517887962066e37ee5a2ee84777df6">&#9670;&nbsp;</a></span>CKMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CKMODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Clock mode register <br  />
 </p>

</div>
</div>
<a id="a292cde9295a66013838cb1cb94fabb55" name="a292cde9295a66013838cb1cb94fabb55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a292cde9295a66013838cb1cb94fabb55">&#9670;&nbsp;</a></span>CLKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CLKDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..16] Configure number of divide-by-2 of clock source as input to trigger counter. (Max value of 5.) A value of 0 in this register would not divide down the ADC input clock. A value of 1 would divide the ADC input clock frequency by 2. A value of 5 would divide the ADC input clock frequency by 2^5 = 32. To update this value, first disable the INTTRIGTIMER by setting TIMEREN to DIS, change CLKDIV, and then reenable it INTTRIGTIMER by setting TIMEREN to EN again. <br  />
 </p>

</div>
</div>
<a id="a759d6908e3b9c22edb52792d7b01d210" name="a759d6908e3b9c22edb52792d7b01d210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a759d6908e3b9c22edb52792d7b01d210">&#9670;&nbsp;</a></span>CLKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[25..24] Select the source and frequency for the AUDADC clock.This field should be left as is because HFRC_48MHz is the only clock selection and it is selected by default. All values enumerated below as 'RSVD' are undefined. The ADC controller automatically shuts off the clock in its low power modes. When setting ADCEN to '0', CLKSEL should remain set to 0x0 or 0x1 for proper power down sequencing. <br  />
 </p>

</div>
</div>
<a id="ac2e61652ceee3dd5c88c3f80acda848f" name="ac2e61652ceee3dd5c88c3f80acda848f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2e61652ceee3dd5c88c3f80acda848f">&#9670;&nbsp;</a></span>CNVCMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CNVCMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] ADC conversion complete interrupt. <br  />
 </p>

</div>
</div>
<a id="a002ae3c95ca939aaff056090cc75b6ca" name="a002ae3c95ca939aaff056090cc75b6ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a002ae3c95ca939aaff056090cc75b6ca">&#9670;&nbsp;</a></span>D75STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t D75STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Triggered DMA from FIFO 75 percent Full <br  />
 </p>

</div>
</div>
<a id="ac52a29725c3f21dcdc1c5a7c91cbeef0" name="ac52a29725c3f21dcdc1c5a7c91cbeef0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac52a29725c3f21dcdc1c5a7c91cbeef0">&#9670;&nbsp;</a></span>DATAOFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DATAOFFSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000048) ERROR: reg_brief VALUE MISSING <br  />
 </p>

</div>
</div>
<a id="a5a7901ee26d8ff6655876c21bbd69d65" name="a5a7901ee26d8ff6655876c21bbd69d65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a7901ee26d8ff6655876c21bbd69d65">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DATAOFFSET_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93bb97be47f99559f718d7426a6690ef" name="a93bb97be47f99559f718d7426a6690ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93bb97be47f99559f718d7426a6690ef">&#9670;&nbsp;</a></span>DCMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DCMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] DMA Transfer Complete <br  />
 </p>

</div>
</div>
<a id="a976a7aae58ad530647c0759fe18f02d5" name="a976a7aae58ad530647c0759fe18f02d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a976a7aae58ad530647c0759fe18f02d5">&#9670;&nbsp;</a></span>DERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] DMA Error Condition <br  />
 </p>

</div>
</div>
<a id="a8d0599e6927c856ea2e31bb52b85109f" name="a8d0599e6927c856ea2e31bb52b85109f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d0599e6927c856ea2e31bb52b85109f">&#9670;&nbsp;</a></span>DFIFO75</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DFIFO75</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Trigger DMA upon FIFO 75 percent Full <br  />
 </p>

</div>
</div>
<a id="a209257ff17e9ac8e3b2f7e19cbfd4563" name="a209257ff17e9ac8e3b2f7e19cbfd4563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a209257ff17e9ac8e3b2f7e19cbfd4563">&#9670;&nbsp;</a></span>DFIFOFULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DFIFOFULL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Trigger DMA upon FIFO 100 percent Full <br  />
 </p>

</div>
</div>
<a id="a03fecd3cd9136560d264532ebe8c143e" name="a03fecd3cd9136560d264532ebe8c143e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03fecd3cd9136560d264532ebe8c143e">&#9670;&nbsp;</a></span>DFIFORDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DFIFORDEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] Destructive FIFO Read Enable. Setting this will enable FIFO pop upon reading the FIFOPR register. <br  />
 </p>

</div>
</div>
<a id="a639242f9cd5541bf36626c86c4244f08" name="a639242f9cd5541bf36626c86c4244f08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a639242f9cd5541bf36626c86c4244f08">&#9670;&nbsp;</a></span>DFULLSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DFULLSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Triggered DMA from FIFO 100 percent Full <br  />
 </p>

</div>
</div>
<a id="a8c05b251df0f61b4eb7cb1a4a67cde57" name="a8c05b251df0f61b4eb7cb1a4a67cde57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c05b251df0f61b4eb7cb1a4a67cde57">&#9670;&nbsp;</a></span>DMACFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMACFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000280) DMA Configuration <br  />
 </p>

</div>
</div>
<a id="ad2208645262ab3d5e2b00c6f0166e2ad" name="ad2208645262ab3d5e2b00c6f0166e2ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2208645262ab3d5e2b00c6f0166e2ad">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DMACFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9f2defb77214ab81e5879a2752a5cf8" name="ad9f2defb77214ab81e5879a2752a5cf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9f2defb77214ab81e5879a2752a5cf8">&#9670;&nbsp;</a></span>DMACPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMACPL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] DMA Transfer Complete <br  />
 </p>

</div>
</div>
<a id="ab590054ed24f0f1cdbf5eb67cea38a62" name="ab590054ed24f0f1cdbf5eb67cea38a62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab590054ed24f0f1cdbf5eb67cea38a62">&#9670;&nbsp;</a></span>DMADIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMADIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] Direction <br  />
 </p>

</div>
</div>
<a id="a3135242d9b99e1654305e98b8d4faa43" name="a3135242d9b99e1654305e98b8d4faa43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3135242d9b99e1654305e98b8d4faa43">&#9670;&nbsp;</a></span>DMADYNPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMADYNPRI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] Enables dynamic priority based on FIFO fullness. When FIFO is full, priority is automatically set to HIGH. Otherwise, DMAPRI is used. <br  />
 </p>

</div>
</div>
<a id="aa6a5c08428a102eb6b8b0a27076c474e" name="aa6a5c08428a102eb6b8b0a27076c474e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6a5c08428a102eb6b8b0a27076c474e">&#9670;&nbsp;</a></span>DMAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMAEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] DMA Enable <br  />
 </p>

</div>
</div>
<a id="ac4e3e7724ffa375d9bd06133cd5a58b8" name="ac4e3e7724ffa375d9bd06133cd5a58b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4e3e7724ffa375d9bd06133cd5a58b8">&#9670;&nbsp;</a></span>DMAERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMAERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] DMA Error <br  />
 </p>

</div>
</div>
<a id="a3468774c0e59b6fd41c7daf5254b2302" name="a3468774c0e59b6fd41c7daf5254b2302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3468774c0e59b6fd41c7daf5254b2302">&#9670;&nbsp;</a></span>DMAPRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMAPRI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] Sets the Priority of the DMA request <br  />
 </p>

</div>
</div>
<a id="a0bee0573c3bff963f74ceb8f5cb0f3e4" name="a0bee0573c3bff963f74ceb8f5cb0f3e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bee0573c3bff963f74ceb8f5cb0f3e4">&#9670;&nbsp;</a></span>DMASTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMASTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000290) DMA Status <br  />
 </p>

</div>
</div>
<a id="a8f93ed84fbc6eac278d5f554e4a419ce" name="a8f93ed84fbc6eac278d5f554e4a419ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f93ed84fbc6eac278d5f554e4a419ce">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DMASTAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f28d006b45035ef5b3e27b8a01ad416" name="a5f28d006b45035ef5b3e27b8a01ad416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f28d006b45035ef5b3e27b8a01ad416">&#9670;&nbsp;</a></span>DMATARGADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMATARGADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000028C) DMA Target Address <br  />
 </p>

</div>
</div>
<a id="a537d1973d4802346bf500cdd70b81889" name="a537d1973d4802346bf500cdd70b81889"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a537d1973d4802346bf500cdd70b81889">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DMATARGADDR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a619e7d86aa6b463d6fd598e49ffac412" name="a619e7d86aa6b463d6fd598e49ffac412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a619e7d86aa6b463d6fd598e49ffac412">&#9670;&nbsp;</a></span>DMATIP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMATIP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] DMA Transfer In Progress <br  />
 </p>

</div>
</div>
<a id="ab4ae122be6202e97102e4ccfb3efb0dc" name="ab4ae122be6202e97102e4ccfb3efb0dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4ae122be6202e97102e4ccfb3efb0dc">&#9670;&nbsp;</a></span>DMATOTCOUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMATOTCOUNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000288) DMA Total Transfer Count <br  />
 </p>

</div>
</div>
<a id="a41881164da174907272d3e6f9b1d5e97" name="a41881164da174907272d3e6f9b1d5e97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41881164da174907272d3e6f9b1d5e97">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DMATOTCOUNT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91e460213bd6a57db68ec799cab611b6" name="a91e460213bd6a57db68ec799cab611b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91e460213bd6a57db68ec799cab611b6">&#9670;&nbsp;</a></span>DMATRIGEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMATRIGEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000240) DMA Trigger Enable <br  />
 </p>

</div>
</div>
<a id="a400c9b694003cea5aebf0d17ac9ff7a1" name="a400c9b694003cea5aebf0d17ac9ff7a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a400c9b694003cea5aebf0d17ac9ff7a1">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DMATRIGEN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adbb0256b10cde8fc4329f9541dee0210" name="adbb0256b10cde8fc4329f9541dee0210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbb0256b10cde8fc4329f9541dee0210">&#9670;&nbsp;</a></span>DMATRIGSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMATRIGSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000244) DMA Trigger Status <br  />
 </p>

</div>
</div>
<a id="a81fadef5f7d51ba4f8856c4f3c5c6475" name="a81fadef5f7d51ba4f8856c4f3c5c6475"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81fadef5f7d51ba4f8856c4f3c5c6475">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DMATRIGSTAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55f8cadb489eafff7fb1626bc1a0f58e" name="a55f8cadb489eafff7fb1626bc1a0f58e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55f8cadb489eafff7fb1626bc1a0f58e">&#9670;&nbsp;</a></span>DPWROFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DPWROFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..18] Power Off the ADC System upon DMACPL. <br  />
 </p>

</div>
</div>
<a id="a44ddda554489548ac7b973d74988db61" name="a44ddda554489548ac7b973d74988db61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44ddda554489548ac7b973d74988db61">&#9670;&nbsp;</a></span>FIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000038) The ADC FIFO Register contains up to 2 samples for a single channel (high and low gain PGA samples), each sample up to 12-bits. It also contains meta data in the form of which audio channel the sample(s) are from along with the PGA gain code for that sample pair. When no data is present, FIFO entry reads back as all 1s (0xFFFFFFFF). <br  />
 </p>

</div>
</div>
<a id="af5eb9b76248c1d465253a012031550e8" name="af5eb9b76248c1d465253a012031550e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5eb9b76248c1d465253a012031550e8">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FIFO_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade627279088b65f172d6736acc20b51a" name="ade627279088b65f172d6736acc20b51a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade627279088b65f172d6736acc20b51a">&#9670;&nbsp;</a></span>FIFOCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFOCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..0] Number of valid entries in the ADC FIFO. <br  />
 </p>

</div>
</div>
<a id="a1d4b52e642fe6c42fa87d7ae3b30b7e3" name="a1d4b52e642fe6c42fa87d7ae3b30b7e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d4b52e642fe6c42fa87d7ae3b30b7e3">&#9670;&nbsp;</a></span>FIFOOVR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFOOVR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] FIFO 75 percent full interrupt. <br  />
 </p>

</div>
</div>
<a id="a49cff5e81e221856c53fdb9bfaf0bb58" name="a49cff5e81e221856c53fdb9bfaf0bb58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49cff5e81e221856c53fdb9bfaf0bb58">&#9670;&nbsp;</a></span>FIFOOVR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFOOVR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] FIFO 100 percent full interrupt. <br  />
 </p>

</div>
</div>
<a id="ae8734b98399d9947cc1718833dc42816" name="ae8734b98399d9947cc1718833dc42816"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8734b98399d9947cc1718833dc42816">&#9670;&nbsp;</a></span>FIFOPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFOPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000003C) This is a pop-on-read mirrored copy of the ADCFIFO register with the only difference being that reading this register will result in a simultaneous FIFO POP which is also achieved by writing to the ADCFIFO Register. Note: The DFIFORDEN bit must be set in the CFG register for the the destructive read to be enabled. <br  />
 </p>

</div>
</div>
<a id="a2a74002714474ad46ef16d41c3eeaab7" name="a2a74002714474ad46ef16d41c3eeaab7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a74002714474ad46ef16d41c3eeaab7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FIFOPR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4edd98001b31c58aeed0ab736a6e8ed8" name="a4edd98001b31c58aeed0ab736a6e8ed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4edd98001b31c58aeed0ab736a6e8ed8">&#9670;&nbsp;</a></span>FIFOSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FIFOSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000044) This register contains status of the data FIFO. <br  />
 </p>

</div>
</div>
<a id="aa25209ad19c7f97b48d0142c4582fe3b" name="aa25209ad19c7f97b48d0142c4582fe3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa25209ad19c7f97b48d0142c4582fe3b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FIFOSTAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06d0337b1ea65e4a1917bd3f6de7b65a" name="a06d0337b1ea65e4a1917bd3f6de7b65a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06d0337b1ea65e4a1917bd3f6de7b65a">&#9670;&nbsp;</a></span>GAIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GAIN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000006C) PGA Gain Codes <br  />
 </p>

</div>
</div>
<a id="ab18f10bc054ccf760bd7b9db69f3403c" name="ab18f10bc054ccf760bd7b9db69f3403c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab18f10bc054ccf760bd7b9db69f3403c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  GAIN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc26632dcc95420841f5151f9f06e1f9" name="adc26632dcc95420841f5151f9f06e1f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc26632dcc95420841f5151f9f06e1f9">&#9670;&nbsp;</a></span>GAINCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t GAINCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000068) PGA Gain Configuration <br  />
 </p>

</div>
</div>
<a id="adfbcea5bc498ed1a45d26256b1fc8f1f" name="adfbcea5bc498ed1a45d26256b1fc8f1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfbcea5bc498ed1a45d26256b1fc8f1f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  GAINCFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d73f6549f37e8f6d2b03600137cd97b" name="a0d73f6549f37e8f6d2b03600137cd97b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d73f6549f37e8f6d2b03600137cd97b">&#9670;&nbsp;</a></span>HGADELTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HGADELTA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..8] Specifies the high gain code as an delta from the LGA field for channel A (slot 1). <br  />
 </p>

</div>
</div>
<a id="a59628e10c43a43f263b1561dffd34de4" name="a59628e10c43a43f263b1561dffd34de4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59628e10c43a43f263b1561dffd34de4">&#9670;&nbsp;</a></span>HGBDELTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HGBDELTA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[30..24] Specifies the high gain code as an delta from the LGB field for channel B (slot 3). <br  />
 </p>

</div>
</div>
<a id="a395ef38461b286db59d7f69e1bfb26f9" name="a395ef38461b286db59d7f69e1bfb26f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a395ef38461b286db59d7f69e1bfb26f9">&#9670;&nbsp;</a></span>HGDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HGDATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..20] High-gain PGA sample data <br  />
 </p>

</div>
</div>
<a id="ab48beb5d07d5c3510b60c6dba756bfa4" name="ab48beb5d07d5c3510b60c6dba756bfa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab48beb5d07d5c3510b60c6dba756bfa4">&#9670;&nbsp;</a></span>HGDATAPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t HGDATAPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..20] High-gain PGA sample data <br  />
 </p>

</div>
</div>
<a id="a6257a1dba4f7f3f833c7fe9c66a5713f" name="a6257a1dba4f7f3f833c7fe9c66a5713f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6257a1dba4f7f3f833c7fe9c66a5713f">&#9670;&nbsp;</a></span>INTCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000208) Write a 1 to a bit in this register to clear the interrupt status associated with that bit. <br  />
 </p>

</div>
</div>
<a id="ae60537e6bcf0358529a48fa89b3533ea" name="ae60537e6bcf0358529a48fa89b3533ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae60537e6bcf0358529a48fa89b3533ea">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTCLR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae882b3f7e12b9f3b74cf834193554d32" name="ae882b3f7e12b9f3b74cf834193554d32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae882b3f7e12b9f3b74cf834193554d32">&#9670;&nbsp;</a></span>INTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000200) Set bits in this register to allow this module to generate the corresponding interrupt. <br  />
 </p>

</div>
</div>
<a id="a030d565152494b012595148a3ef44371" name="a030d565152494b012595148a3ef44371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a030d565152494b012595148a3ef44371">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTEN_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ce37f8a0506128fce8bc02da7c259c6" name="a7ce37f8a0506128fce8bc02da7c259c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ce37f8a0506128fce8bc02da7c259c6">&#9670;&nbsp;</a></span>INTSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000020C) Write a 1 to a bit in this register to instantly generate an interrupt from this module. (Generally used for testing purposes). <br  />
 </p>

</div>
</div>
<a id="a2f5f882d9749720da59108a2c3c52dc7" name="a2f5f882d9749720da59108a2c3c52dc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f5f882d9749720da59108a2c3c52dc7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTSET_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a018e25a3318304b4037c938e89a1f929" name="a018e25a3318304b4037c938e89a1f929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a018e25a3318304b4037c938e89a1f929">&#9670;&nbsp;</a></span>INTSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000204) Read bits from this register to discover the cause of a recent interrupt. <br  />
 </p>

</div>
</div>
<a id="ae9cedc584c4cd654449c9053d75536f6" name="ae9cedc584c4cd654449c9053d75536f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9cedc584c4cd654449c9053d75536f6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTSTAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7684f270e8a35295345c35bd2c0f4ff5" name="a7684f270e8a35295345c35bd2c0f4ff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7684f270e8a35295345c35bd2c0f4ff5">&#9670;&nbsp;</a></span>INTTRIGTIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t INTTRIGTIMER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000040) ADC-Internal Repeating Trigger Timer Configuration <br  />
 </p>

</div>
</div>
<a id="a159d636ba1365f69b3c6df4fb350221f" name="a159d636ba1365f69b3c6df4fb350221f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a159d636ba1365f69b3c6df4fb350221f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  INTTRIGTIMER_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0b4c37050d5b19d4c24d5429c0e297a" name="af0b4c37050d5b19d4c24d5429c0e297a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0b4c37050d5b19d4c24d5429c0e297a">&#9670;&nbsp;</a></span>LGA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LGA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..0] Specifies the low gain code (0 to 102 decimal specifies -6.0 dB to 45.0 dB in half-dB increments) for channel A (slot 0). <br  />
 </p>

</div>
</div>
<a id="ad8f1046d7ee8563eb5885aff596094df" name="ad8f1046d7ee8563eb5885aff596094df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8f1046d7ee8563eb5885aff596094df">&#9670;&nbsp;</a></span>LGB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LGB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[22..16] Specifies the low gain code (0 to 102 decimal specifies -6.0 dB to 45.0 dB in half-dB increments) for channel B (slot 2). <br  />
 </p>

</div>
</div>
<a id="a4fc1dd869f90f02ccff8ff77802b3a97" name="a4fc1dd869f90f02ccff8ff77802b3a97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fc1dd869f90f02ccff8ff77802b3a97">&#9670;&nbsp;</a></span>LGDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LGDATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..4] Low-gain PGA sample data <br  />
 </p>

</div>
</div>
<a id="a74a943eb3d3cc98900373e0196ca221d" name="a74a943eb3d3cc98900373e0196ca221d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74a943eb3d3cc98900373e0196ca221d">&#9670;&nbsp;</a></span>LGDATAPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LGDATAPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..4] Low-gain PGA sample data <br  />
 </p>

</div>
</div>
<a id="a542aa9310353bf970e5cd630fbda10a8" name="a542aa9310353bf970e5cd630fbda10a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a542aa9310353bf970e5cd630fbda10a8">&#9670;&nbsp;</a></span>LLIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LLIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..0] Sets the lower limit for the window comparator. <br  />
 </p>

</div>
</div>
<a id="acbd3811242bd63ae1f90448daab166a1" name="acbd3811242bd63ae1f90448daab166a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbd3811242bd63ae1f90448daab166a1">&#9670;&nbsp;</a></span>LPMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LPMODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] Select power mode to enter between active scans. <br  />
 </p>

</div>
</div>
<a id="aeec800493f3c56b3c0e410d1c7cd4470" name="aeec800493f3c56b3c0e410d1c7cd4470"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeec800493f3c56b3c0e410d1c7cd4470">&#9670;&nbsp;</a></span>LSATC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LSATC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..0] Sets the lower integer sample limit for the saturation comparator. Note that these values are raw ADC values whose bounds are specified by PRMODE but not manipulated by accumulate/divide logic. Therefore, there is no oversampling and no binary point in this value. <br  />
 </p>

</div>
</div>
<a id="aa231eec726d8c82c52d2df7ee89540cb" name="aa231eec726d8c82c52d2df7ee89540cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa231eec726d8c82c52d2df7ee89540cb">&#9670;&nbsp;</a></span>LTARGADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LTARGADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..0] DMA Target Address <br  />
 </p>

</div>
</div>
<a id="add4d99845e0165a3e7c0ef703a42d05d" name="add4d99845e0165a3e7c0ef703a42d05d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add4d99845e0165a3e7c0ef703a42d05d">&#9670;&nbsp;</a></span>LZXC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LZXC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..0] Sets the lower integer sample limit for the ZX comparator. Note that these values are raw ADC values whose bounds are specified by PRMODE but not maniupulated by accumulate/divide logic. Therefore, there is no oversampling and no binary point in this value. Samples must enter the range between UZXC and LZXC in order for a zero crossing to be recognized. <br  />
 </p>

</div>
</div>
<a id="a897cd5a7611a10c7baa45c0aa1f10cdf" name="a897cd5a7611a10c7baa45c0aa1f10cdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a897cd5a7611a10c7baa45c0aa1f10cdf">&#9670;&nbsp;</a></span>METAHI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t METAHI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..16] Meta data about this sample which represents the upper 3 bits of the PGA gain code <br  />
 </p>

</div>
</div>
<a id="a2f28f8d58b833106a9bbc676081784cf" name="a2f28f8d58b833106a9bbc676081784cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f28f8d58b833106a9bbc676081784cf">&#9670;&nbsp;</a></span>METAHIPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t METAHIPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..16] Meta data about this sample which represents the upper 3 bits of the PGA gain code <br  />
 </p>

</div>
</div>
<a id="a23883506a2efff0754a6dac76a2f2017" name="a23883506a2efff0754a6dac76a2f2017"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23883506a2efff0754a6dac76a2f2017">&#9670;&nbsp;</a></span>METALO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t METALO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Meta data about this sample which represents the lower 4 bits of the PGA gain code <br  />
 </p>

</div>
</div>
<a id="a27f490d06aacdb4bdd49f7472d3ce1eb" name="a27f490d06aacdb4bdd49f7472d3ce1eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27f490d06aacdb4bdd49f7472d3ce1eb">&#9670;&nbsp;</a></span>METALOPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t METALOPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..0] Meta data about this sample which represents the lower 4 bits of the PGA gain code <br  />
 </p>

</div>
</div>
<a id="ad9d3cb6f1c140e04255b7c1846bef7b3" name="ad9d3cb6f1c140e04255b7c1846bef7b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9d3cb6f1c140e04255b7c1846bef7b3">&#9670;&nbsp;</a></span>MIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MIC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] Which audio channel this data is from encoded as int(slot number/2). In other words, this is 1 if data is from slots 2 or 3, or 0 if from slots 0 or 1. <br  />
 </p>

</div>
</div>
<a id="a945d678d2a0c608ac5d1dc763da9aa9c" name="a945d678d2a0c608ac5d1dc763da9aa9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a945d678d2a0c608ac5d1dc763da9aa9c">&#9670;&nbsp;</a></span>MICPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MICPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] Which audio channel this data is from encoded as int(slot number/2). In other words, this is 1 if data is from slots 2 or 3, or 0 if from slots 0 or 1. <br  />
 </p>

</div>
</div>
<a id="ad04efbc081a1ba0a22c670f657c31ba5" name="ad04efbc081a1ba0a22c670f657c31ba5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad04efbc081a1ba0a22c670f657c31ba5">&#9670;&nbsp;</a></span>OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OFFSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..0] Add this signed offset to data before being written to the FIFO. This enables the user to convert unsigned samples to signed or remove a DC offset on the samples. Note that this does NOT affect the comparator limits, which still operate on original unsigned samples. <br  />
 </p>

</div>
</div>
<a id="afe5ec0325a592da0c3fb224ec2953f8e" name="afe5ec0325a592da0c3fb224ec2953f8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe5ec0325a592da0c3fb224ec2953f8e">&#9670;&nbsp;</a></span>PGACTRLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PGACTRLEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Enable PGA gain updates. <br  />
 </p>

</div>
</div>
<a id="a56c9735ffddbc52fab1f9913402111fc" name="a56c9735ffddbc52fab1f9913402111fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56c9735ffddbc52fab1f9913402111fc">&#9670;&nbsp;</a></span>PRMODE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PRMODE0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..16] Set the Precision Mode For Slot 0. <br  />
 </p>

</div>
</div>
<a id="a387468a7e218d6072cdfbb615e1c18ae" name="a387468a7e218d6072cdfbb615e1c18ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a387468a7e218d6072cdfbb615e1c18ae">&#9670;&nbsp;</a></span>PRMODE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PRMODE1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..16] Set the Precision Mode For Slot 1. <br  />
 </p>

</div>
</div>
<a id="aa0476f0b1f418e68c3aa117d30ad9355" name="aa0476f0b1f418e68c3aa117d30ad9355"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0476f0b1f418e68c3aa117d30ad9355">&#9670;&nbsp;</a></span>PRMODE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PRMODE2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..16] Set the Precision Mode For Slot 2. <br  />
 </p>

</div>
</div>
<a id="ab1f2d2cddbfddd7ca3f089deac835c18" name="ab1f2d2cddbfddd7ca3f089deac835c18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1f2d2cddbfddd7ca3f089deac835c18">&#9670;&nbsp;</a></span>PRMODE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PRMODE3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..16] Set the Precision Mode For Slot 3. <br  />
 </p>

</div>
</div>
<a id="a011866ac0c1fbc7ccf15a43e54179b2c" name="a011866ac0c1fbc7ccf15a43e54179b2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a011866ac0c1fbc7ccf15a43e54179b2c">&#9670;&nbsp;</a></span>PRMODE4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PRMODE4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..16] Set the Precision Mode For Slot 4. <br  />
 </p>

</div>
</div>
<a id="acab3c5c951c2a0be3f6ad5470da57809" name="acab3c5c951c2a0be3f6ad5470da57809"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acab3c5c951c2a0be3f6ad5470da57809">&#9670;&nbsp;</a></span>PRMODE5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PRMODE5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..16] Set the Precision Mode For Slot 5. <br  />
 </p>

</div>
</div>
<a id="afdcf0ee1c53e334d47ad1ab69f2c3bca" name="afdcf0ee1c53e334d47ad1ab69f2c3bca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdcf0ee1c53e334d47ad1ab69f2c3bca">&#9670;&nbsp;</a></span>PRMODE6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PRMODE6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..16] Set the Precision Mode For Slot 6. <br  />
 </p>

</div>
</div>
<a id="a7a12f97e69111838778f17611f91059a" name="a7a12f97e69111838778f17611f91059a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a12f97e69111838778f17611f91059a">&#9670;&nbsp;</a></span>PRMODE7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PRMODE7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..16] Set the Precision Mode For Slot 7. <br  />
 </p>

</div>
</div>
<a id="a8e5ad457b8f0914ba58620d55701a660" name="a8e5ad457b8f0914ba58620d55701a660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e5ad457b8f0914ba58620d55701a660">&#9670;&nbsp;</a></span>PWDSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PWDSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Indicates the power-status of the ADC. <br  />
 </p>

</div>
</div>
<a id="a5e649b60bd59dd1f8fb2dba73fb683e7" name="a5e649b60bd59dd1f8fb2dba73fb683e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e649b60bd59dd1f8fb2dba73fb683e7">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7f7db9a69ea8a5f75d40b3f7655a2fd" name="aa7f7db9a69ea8a5f75d40b3f7655a2fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7f7db9a69ea8a5f75d40b3f7655a2fd">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED1[13]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb5ed3672b2e418332cce3d008a10fcb" name="abb5ed3672b2e418332cce3d008a10fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb5ed3672b2e418332cce3d008a10fcb">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED2[83]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a505db4418bf99b78c6c95fe8d1640fd1" name="a505db4418bf99b78c6c95fe8d1640fd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a505db4418bf99b78c6c95fe8d1640fd1">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED3[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5df54a23c08bbe52944a7d09a7d3dfe" name="af5df54a23c08bbe52944a7d09a7d3dfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5df54a23c08bbe52944a7d09a7d3dfe">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED4[14]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe98170ffb884e7eec43bfd17e72b160" name="abe98170ffb884e7eec43bfd17e72b160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe98170ffb884e7eec43bfd17e72b160">&#9670;&nbsp;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8161524e6f4013d0042f8db844cfc8c" name="af8161524e6f4013d0042f8db844cfc8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8161524e6f4013d0042f8db844cfc8c">&#9670;&nbsp;</a></span>RPTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RPTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] This bit enables Repeating Scan Mode. <br  />
 </p>

</div>
</div>
<a id="a55ad1dab9414d6d4440b01df0307306b" name="a55ad1dab9414d6d4440b01df0307306b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55ad1dab9414d6d4440b01df0307306b">&#9670;&nbsp;</a></span>RPTTRIGSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RPTTRIGSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[20..20] This bit selects which periodic trigger to use with RPTEN = 1. <br  />
 </p>

</div>
</div>
<a id="a6d3fb68259d6b1ca3f1064c847ff3da1" name="a6d3fb68259d6b1ca3f1064c847ff3da1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d3fb68259d6b1ca3f1064c847ff3da1">&#9670;&nbsp;</a></span>SAMPMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SAMPMODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] Audio ADC sampling mode. Changes to this control bit are applied when the audio ADC is not performing conversions. This is the only control bit which is properly synchronized to ADC operation. <br  />
 </p>

</div>
</div>
<a id="adebd68c16d029cfa0f3d23019893daab" name="adebd68c16d029cfa0f3d23019893daab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adebd68c16d029cfa0f3d23019893daab">&#9670;&nbsp;</a></span>SATCA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SATCA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] Saturation - Channel A (Slots 0 or 1) <br  />
 </p>

</div>
</div>
<a id="a665a9b715a7758bf8d12e80a6dce2556" name="a665a9b715a7758bf8d12e80a6dce2556"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a665a9b715a7758bf8d12e80a6dce2556">&#9670;&nbsp;</a></span>SATCACLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SATCACLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Clear saturation event counter register for channel A (slots 0 or 1, depending on SATCHANSEL) <br  />
 </p>

</div>
</div>
<a id="a05873f90d87797f31bb54579a178864c" name="a05873f90d87797f31bb54579a178864c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05873f90d87797f31bb54579a178864c">&#9670;&nbsp;</a></span>SATCAMAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SATCAMAX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..0] Sets the number of saturation events that may occur before a SATCA interrupt occurs. Once this interrupt occurs, the saturation event counter must be cleared by writing the SATCLR register. A value of 0 is invalid and will cause the saturation interrupt to assert immediately. <br  />
 </p>

</div>
</div>
<a id="aa580b861a3e9fa2adebf444c8aba0bb7" name="aa580b861a3e9fa2adebf444c8aba0bb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa580b861a3e9fa2adebf444c8aba0bb7">&#9670;&nbsp;</a></span>SATCB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SATCB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] Saturation - Channel B (Slots 2 or 3) <br  />
 </p>

</div>
</div>
<a id="ab4d677957e24ff4a6d5ba20aa798217f" name="ab4d677957e24ff4a6d5ba20aa798217f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4d677957e24ff4a6d5ba20aa798217f">&#9670;&nbsp;</a></span>SATCBCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SATCBCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] Clear saturation event counter register for channel B (slots 2 or 3, depending on SATCHANSEL) <br  />
 </p>

</div>
</div>
<a id="a2ce1e33b629c386328c99e70cb093f01" name="a2ce1e33b629c386328c99e70cb093f01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ce1e33b629c386328c99e70cb093f01">&#9670;&nbsp;</a></span>SATCBMAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SATCBMAX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..16] Sets the number of saturation events that may occur before a SATCB interrupt occurs. Once this interrupt occurs, the saturation event counter must be cleared by writing the SATCLR register. A value of 0 is invalid and will cause the saturation interrupt to assert immediately. <br  />
 </p>

</div>
</div>
<a id="a8489e5da8f3439a0153e98f7e171c57f" name="a8489e5da8f3439a0153e98f7e171c57f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8489e5da8f3439a0153e98f7e171c57f">&#9670;&nbsp;</a></span>SATCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SATCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000000A4) Saturation Comparator Configuration <br  />
 </p>

</div>
</div>
<a id="a65110bdee795cef14aa0d92204a38d4f" name="a65110bdee795cef14aa0d92204a38d4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65110bdee795cef14aa0d92204a38d4f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SATCFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47b2c90b8f208c7ae171a4d9157159b1" name="a47b2c90b8f208c7ae171a4d9157159b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47b2c90b8f208c7ae171a4d9157159b1">&#9670;&nbsp;</a></span>SATCHANSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SATCHANSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Select which slots to use for saturation measurement. 0 enables saturation on slots 0 and 2. 1 enables saturation on slots 1 and 3. <br  />
 </p>

</div>
</div>
<a id="a4898902575edd190398d1ef702000628" name="a4898902575edd190398d1ef702000628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4898902575edd190398d1ef702000628">&#9670;&nbsp;</a></span>SATCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SATCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000000B0) Clears the saturation event counter registers <br  />
 </p>

</div>
</div>
<a id="a567dcbea8e519371aa790fc99e6032c0" name="a567dcbea8e519371aa790fc99e6032c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a567dcbea8e519371aa790fc99e6032c0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SATCLR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e8425d435715611c861ffeb9b9fcf07" name="a0e8425d435715611c861ffeb9b9fcf07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e8425d435715611c861ffeb9b9fcf07">&#9670;&nbsp;</a></span>SATEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SATEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Enable the saturation comparator <br  />
 </p>

</div>
</div>
<a id="aa9050861adbe111fd604fc5e836a93f1" name="aa9050861adbe111fd604fc5e836a93f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9050861adbe111fd604fc5e836a93f1">&#9670;&nbsp;</a></span>SATLIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SATLIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000000A8) Saturation Comparator Limits <br  />
 </p>

</div>
</div>
<a id="a543221aaf8fef2f2fdf3738e3acbbee5" name="a543221aaf8fef2f2fdf3738e3acbbee5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a543221aaf8fef2f2fdf3738e3acbbee5">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SATLIM_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af054830478044456b9009ea7046c11fe" name="af054830478044456b9009ea7046c11fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af054830478044456b9009ea7046c11fe">&#9670;&nbsp;</a></span>SATMAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SATMAX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x000000AC) Saturation Comparator Event Counter Limits <br  />
 </p>

</div>
</div>
<a id="a6414912f7e8ab3448f74fe9078e7e9b5" name="a6414912f7e8ab3448f74fe9078e7e9b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6414912f7e8ab3448f74fe9078e7e9b5">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SATMAX_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af09e8b7c8cd554c3fd60d6d5e85003c5" name="af09e8b7c8cd554c3fd60d6d5e85003c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af09e8b7c8cd554c3fd60d6d5e85003c5">&#9670;&nbsp;</a></span>SCNCMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCNCMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] ADC scan complete interrupt. <br  />
 </p>

</div>
</div>
<a id="a93ef0ad3505ab5ba096603a4488354f9" name="a93ef0ad3505ab5ba096603a4488354f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93ef0ad3505ab5ba096603a4488354f9">&#9670;&nbsp;</a></span>SCWLIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCWLIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000034) Scale Window Comparator Limits <br  />
 </p>

</div>
</div>
<a id="af928262be63f43536921bf2227d1816f" name="af928262be63f43536921bf2227d1816f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af928262be63f43536921bf2227d1816f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SCWLIM_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e97031349a5ab1b33d509d3e829873d" name="a3e97031349a5ab1b33d509d3e829873d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e97031349a5ab1b33d509d3e829873d">&#9670;&nbsp;</a></span>SCWLIMEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SCWLIMEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Scale the window limits compare values per precision mode. When set to 0x0 (default), the values in the 20-bit limits registers will compare directly with the FIFO values regardless of the precision mode the slot is configured to. When set to 0x1, the compare values will be divided by the difference in precision bits while performing the window limit comparisons. <br  />
 </p>

</div>
</div>
<a id="a5cf8bce9484e4bdcc5e52fe489f3a8a7" name="a5cf8bce9484e4bdcc5e52fe489f3a8a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cf8bce9484e4bdcc5e52fe489f3a8a7">&#9670;&nbsp;</a></span>SL0CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SL0CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000000C) Slot 0 Configuration <br  />
 </p>

</div>
</div>
<a id="acddea02a77b490f665e8c730212a42b4" name="acddea02a77b490f665e8c730212a42b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acddea02a77b490f665e8c730212a42b4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SL0CFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac05592aa13a5a6b34eb97113643a7613" name="ac05592aa13a5a6b34eb97113643a7613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac05592aa13a5a6b34eb97113643a7613">&#9670;&nbsp;</a></span>SL1CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SL1CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000010) Slot 1 Configuration <br  />
 </p>

</div>
</div>
<a id="a1b3161fd8ffd224e4b42b4a112aa8b72" name="a1b3161fd8ffd224e4b42b4a112aa8b72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b3161fd8ffd224e4b42b4a112aa8b72">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SL1CFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d2ba91fcf1c3d7a08836bb4cd1b6515" name="a8d2ba91fcf1c3d7a08836bb4cd1b6515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d2ba91fcf1c3d7a08836bb4cd1b6515">&#9670;&nbsp;</a></span>SL2CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SL2CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000014) Slot 2 Configuration <br  />
 </p>

</div>
</div>
<a id="a616a6430bc7c5176bda9a52c7eccba5a" name="a616a6430bc7c5176bda9a52c7eccba5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a616a6430bc7c5176bda9a52c7eccba5a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SL2CFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9ed8e314dd84990e80d225341efc39a" name="ad9ed8e314dd84990e80d225341efc39a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9ed8e314dd84990e80d225341efc39a">&#9670;&nbsp;</a></span>SL3CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SL3CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000018) Slot 3 Configuration <br  />
 </p>

</div>
</div>
<a id="a874a4fc1910fc012119c51c6f41bdef3" name="a874a4fc1910fc012119c51c6f41bdef3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a874a4fc1910fc012119c51c6f41bdef3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SL3CFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8ccc0e1a9f40bc7bc1a6b0233334f1a" name="aa8ccc0e1a9f40bc7bc1a6b0233334f1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8ccc0e1a9f40bc7bc1a6b0233334f1a">&#9670;&nbsp;</a></span>SL4CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SL4CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000001C) Slot 4 Configuration <br  />
 </p>

</div>
</div>
<a id="aa87edf93d30ad842584be0ab0e6c389a" name="aa87edf93d30ad842584be0ab0e6c389a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa87edf93d30ad842584be0ab0e6c389a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SL4CFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1e0409c4a9a64483088e855f5fac7c8" name="ab1e0409c4a9a64483088e855f5fac7c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1e0409c4a9a64483088e855f5fac7c8">&#9670;&nbsp;</a></span>SL5CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SL5CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000020) Slot 5 Configuration <br  />
 </p>

</div>
</div>
<a id="ae472c2ef3d699d5e7f5a3eda199fe56a" name="ae472c2ef3d699d5e7f5a3eda199fe56a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae472c2ef3d699d5e7f5a3eda199fe56a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SL5CFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44a0221976d58179f7fbc8d45d84d652" name="a44a0221976d58179f7fbc8d45d84d652"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44a0221976d58179f7fbc8d45d84d652">&#9670;&nbsp;</a></span>SL6CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SL6CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000024) Slot 6 Configuration <br  />
 </p>

</div>
</div>
<a id="a2012367f6beca18acf67363c3cb24305" name="a2012367f6beca18acf67363c3cb24305"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2012367f6beca18acf67363c3cb24305">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SL6CFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb0929700e1ca6e66e41776d0a5cd3fd" name="abb0929700e1ca6e66e41776d0a5cd3fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb0929700e1ca6e66e41776d0a5cd3fd">&#9670;&nbsp;</a></span>SL7CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SL7CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000028) Slot 7 Configuration <br  />
 </p>

</div>
</div>
<a id="a216aeb0e8f60fb31f6e13414f1739482" name="a216aeb0e8f60fb31f6e13414f1739482"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a216aeb0e8f60fb31f6e13414f1739482">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SL7CFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1ee7085c1141c4925592c50ffa4b9d2" name="ac1ee7085c1141c4925592c50ffa4b9d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1ee7085c1141c4925592c50ffa4b9d2">&#9670;&nbsp;</a></span>SLEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SLEN0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] This bit enables slot 0 for ADC conversions. <br  />
 </p>

</div>
</div>
<a id="a863383084f187cd5682abf65ed486627" name="a863383084f187cd5682abf65ed486627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a863383084f187cd5682abf65ed486627">&#9670;&nbsp;</a></span>SLEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SLEN1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] This bit enables slot 1 for ADC conversions. <br  />
 </p>

</div>
</div>
<a id="a274b2d5f2370edaf2338232982b676b8" name="a274b2d5f2370edaf2338232982b676b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a274b2d5f2370edaf2338232982b676b8">&#9670;&nbsp;</a></span>SLEN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SLEN2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] This bit enables slot 2 for ADC conversions. <br  />
 </p>

</div>
</div>
<a id="a5c6f7c78ac397a1739586c57070e6157" name="a5c6f7c78ac397a1739586c57070e6157"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c6f7c78ac397a1739586c57070e6157">&#9670;&nbsp;</a></span>SLEN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SLEN3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] This bit enables slot 3 for ADC conversions. <br  />
 </p>

</div>
</div>
<a id="a23f7abc0ba346246f4c50cd567d416b2" name="a23f7abc0ba346246f4c50cd567d416b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23f7abc0ba346246f4c50cd567d416b2">&#9670;&nbsp;</a></span>SLEN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SLEN4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] This bit enables slot 4 for ADC conversions. <br  />
 </p>

</div>
</div>
<a id="ade0db446b947dcfeab09fabf5231222d" name="ade0db446b947dcfeab09fabf5231222d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade0db446b947dcfeab09fabf5231222d">&#9670;&nbsp;</a></span>SLEN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SLEN5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] This bit enables slot 5 for ADC conversions. <br  />
 </p>

</div>
</div>
<a id="a593ba550ea59df9e6cffa7c3772fb508" name="a593ba550ea59df9e6cffa7c3772fb508"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a593ba550ea59df9e6cffa7c3772fb508">&#9670;&nbsp;</a></span>SLEN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SLEN6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] This bit enables slot 6 for ADC conversions. <br  />
 </p>

</div>
</div>
<a id="ab72db1ee401898c54de0ce8ae2110038" name="ab72db1ee401898c54de0ce8ae2110038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab72db1ee401898c54de0ce8ae2110038">&#9670;&nbsp;</a></span>SLEN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SLEN7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] This bit enables slot 7 for ADC conversions. <br  />
 </p>

</div>
</div>
<a id="ae3fce0189cab1eebb2446fbda264eb1e" name="ae3fce0189cab1eebb2446fbda264eb1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3fce0189cab1eebb2446fbda264eb1e">&#9670;&nbsp;</a></span>STAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000004) This register indicates the basic power status for the ADC. For detailed power status, see the power control power status register. ADC power mode 0 indicates the ADC is in its full power state and is ready to process scans. ADC Power mode 1 indicates the ADC enabled and in a low power state. <br  />
 </p>

</div>
</div>
<a id="abee4c1fa2d6b9d5d93d706722ee5695c" name="abee4c1fa2d6b9d5d93d706722ee5695c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abee4c1fa2d6b9d5d93d706722ee5695c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  STAT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82eb3075c4b9574371b9b235ee228d95" name="a82eb3075c4b9574371b9b235ee228d95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82eb3075c4b9574371b9b235ee228d95">&#9670;&nbsp;</a></span>SWT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SWT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000008) This register enables initiating an ADC scan through software. <br  />
</p>
<p >[7..0] Writing 0x37 to this register generates a software trigger. <br  />
 </p>

</div>
</div>
<a id="a53198847df45bb61f12111cca5702b0d" name="a53198847df45bb61f12111cca5702b0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53198847df45bb61f12111cca5702b0d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SWT_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a688b7e02363593d176470ede4460acb1" name="a688b7e02363593d176470ede4460acb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a688b7e02363593d176470ede4460acb1">&#9670;&nbsp;</a></span>TIMEREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TIMEREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..31] ADC-internal trigger timer enable. <br  />
 </p>

</div>
</div>
<a id="aed641deda885121a225be68674a35e51" name="aed641deda885121a225be68674a35e51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed641deda885121a225be68674a35e51">&#9670;&nbsp;</a></span>TIMERMAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TIMERMAX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..0] Trigger counter count max, used as initial condition to trigger. Also used repeatedly each time counter reaches it to restart trigger timer at zero. To update this value, first disable the INTTRIGTIMER by setting TIMEREN to DIS, change TIMERMAX, and then reenable it INTTRIGTIMER by setting TIMEREN to EN again. <br  />
 </p>

</div>
</div>
<a id="affa33fd1a216c72e9f3abdad6f577e9f" name="affa33fd1a216c72e9f3abdad6f577e9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affa33fd1a216c72e9f3abdad6f577e9f">&#9670;&nbsp;</a></span>TOTCOUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TOTCOUNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[17..2] Total Transfer Count <br  />
 </p>

</div>
</div>
<a id="a6490c71d349816afe9060d79200f5f42" name="a6490c71d349816afe9060d79200f5f42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6490c71d349816afe9060d79200f5f42">&#9670;&nbsp;</a></span>TRIGPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TRIGPOL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..19] This bit selects the ADC trigger polarity for external off chip triggers. <br  />
 </p>

</div>
</div>
<a id="a1a13d9c19d00b20e271370ea8b195e10" name="a1a13d9c19d00b20e271370ea8b195e10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a13d9c19d00b20e271370ea8b195e10">&#9670;&nbsp;</a></span>TRIGSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TRIGSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[18..16] Select the ADC trigger source. <br  />
 </p>

</div>
</div>
<a id="a7ac43d90101218ffbfdc5e69412e2c72" name="a7ac43d90101218ffbfdc5e69412e2c72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ac43d90101218ffbfdc5e69412e2c72">&#9670;&nbsp;</a></span>TRKCYC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TRKCYC0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..18] Set additional input signal sampling/tracking time to the specified number of ADC clock cycles. (Note that a value of 0 in this register specifies the minimum required 5 cycles. A maximum of 64 specifies 69 cycles.) <br  />
 </p>

</div>
</div>
<a id="aef5716d39fd4c2f0b6afed4a348a7e1b" name="aef5716d39fd4c2f0b6afed4a348a7e1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef5716d39fd4c2f0b6afed4a348a7e1b">&#9670;&nbsp;</a></span>TRKCYC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TRKCYC1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..18] Set additional input signal sampling/tracking time to the specified number of ADC clock cycles. (Note that a value of 0 in this register specifies the minimum required 5 cycles. A maximum of 64 specifies 69 cycles.) <br  />
 </p>

</div>
</div>
<a id="a4fd4740fbd4d99cdda99824b12ba3562" name="a4fd4740fbd4d99cdda99824b12ba3562"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fd4740fbd4d99cdda99824b12ba3562">&#9670;&nbsp;</a></span>TRKCYC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TRKCYC2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..18] Set additional input signal sampling/tracking time to the specified number of ADC clock cycles. (Note that a value of 0 in this register specifies the minimum required 5 cycles. A maximum of 64 specifies 69 cycles.) <br  />
 </p>

</div>
</div>
<a id="a93c5acfce48e812e2a92ef651ab07988" name="a93c5acfce48e812e2a92ef651ab07988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93c5acfce48e812e2a92ef651ab07988">&#9670;&nbsp;</a></span>TRKCYC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TRKCYC3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..18] Set additional input signal sampling/tracking time to the specified number of ADC clock cycles. (Note that a value of 0 in this register specifies the minimum required 5 cycles. A maximum of 64 specifies 69 cycles.) <br  />
 </p>

</div>
</div>
<a id="a4ac78e589223bd83bc2de09f2ecf36cf" name="a4ac78e589223bd83bc2de09f2ecf36cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ac78e589223bd83bc2de09f2ecf36cf">&#9670;&nbsp;</a></span>TRKCYC4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TRKCYC4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..18] Set additional input signal sampling/tracking time to the specified number of ADC clock cycles. (Note that a value of 0 in this register specifies the minimum required 5 cycles. A maximum of 64 specifies 69 cycles.) <br  />
 </p>

</div>
</div>
<a id="a8c37d79df60a742f72c6f832ff9d2e97" name="a8c37d79df60a742f72c6f832ff9d2e97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c37d79df60a742f72c6f832ff9d2e97">&#9670;&nbsp;</a></span>TRKCYC5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TRKCYC5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..18] Set additional input signal sampling/tracking time to the specified number of ADC clock cycles. (Note that a value of 0 in this register specifies the minimum required 5 cycles. A maximum of 64 specifies 69 cycles.) <br  />
 </p>

</div>
</div>
<a id="a98f08857d02d49f3bafd691a4d61b2bf" name="a98f08857d02d49f3bafd691a4d61b2bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98f08857d02d49f3bafd691a4d61b2bf">&#9670;&nbsp;</a></span>TRKCYC6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TRKCYC6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..18] Set additional input signal sampling/tracking time to the specified number of ADC clock cycles. (Note that a value of 0 in this register specifies the minimum required 5 cycles. A maximum of 64 specifies 69 cycles.) <br  />
 </p>

</div>
</div>
<a id="a24a23f0b7808e1e599fceed6947fdfce" name="a24a23f0b7808e1e599fceed6947fdfce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24a23f0b7808e1e599fceed6947fdfce">&#9670;&nbsp;</a></span>TRKCYC7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TRKCYC7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[23..18] Set additional input signal sampling/tracking time to the specified number of ADC clock cycles. (Note that a value of 0 in this register specifies the minimum required 5 cycles. A maximum of 64 specifies 69 cycles.) <br  />
 </p>

</div>
</div>
<a id="a973a56df83d57b653cc3764a250d7080" name="a973a56df83d57b653cc3764a250d7080"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a973a56df83d57b653cc3764a250d7080">&#9670;&nbsp;</a></span>ULIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ULIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[19..0] Sets the upper limit for the window comparator. <br  />
 </p>

</div>
</div>
<a id="a589be5ed890ebb14ff100f66612298d2" name="a589be5ed890ebb14ff100f66612298d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a589be5ed890ebb14ff100f66612298d2">&#9670;&nbsp;</a></span>UPDATEMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UPDATEMODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] PGA update mode <br  />
 </p>

</div>
</div>
<a id="ac0e376d18419f83730e56086e2fdc5e9" name="ac0e376d18419f83730e56086e2fdc5e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0e376d18419f83730e56086e2fdc5e9">&#9670;&nbsp;</a></span>USATC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t USATC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..16] Sets the upper integer sample limit for the saturation comparator. Note that these values are raw ADC values whose bounds are specified by PRMODE but not manipulated by accumulate/divide logic. Therefore, there is no oversampling and no binary point in this value. <br  />
 </p>

</div>
</div>
<a id="a38e1b4b5d7806db5d9a330a04f3dde70" name="a38e1b4b5d7806db5d9a330a04f3dde70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38e1b4b5d7806db5d9a330a04f3dde70">&#9670;&nbsp;</a></span>UTARGADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UTARGADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[31..28] SRAM Target <br  />
 </p>

</div>
</div>
<a id="a956436e27618aa6940f25b5f600c8cb8" name="a956436e27618aa6940f25b5f600c8cb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a956436e27618aa6940f25b5f600c8cb8">&#9670;&nbsp;</a></span>UZXC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UZXC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[27..16] Sets the upper integer sample limit for the ZX comparator. Note that these values are raw ADC values whose bounds are specified by PRMODE but not maniupulated by accumulate/divide logic. Therefore, there is no oversampling and no binary point in this value. Samples must enter the range between UZXC and LZXC in order for a zero crossing to be recognized. <br  />
 </p>

</div>
</div>
<a id="ab66220059e6d5a01cb27c60634591fa8" name="ab66220059e6d5a01cb27c60634591fa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab66220059e6d5a01cb27c60634591fa8">&#9670;&nbsp;</a></span>WCEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WCEN0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] This bit enables the window compare function for slot 0. <br  />
 </p>

</div>
</div>
<a id="a94187de38525ef141fb83a991b4efcf0" name="a94187de38525ef141fb83a991b4efcf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94187de38525ef141fb83a991b4efcf0">&#9670;&nbsp;</a></span>WCEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WCEN1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] This bit enables the window compare function for slot</p><ol type="1">
<li><br  />
 </li>
</ol>

</div>
</div>
<a id="ac09c78e86a3969ee7e964505d5f1b27d" name="ac09c78e86a3969ee7e964505d5f1b27d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac09c78e86a3969ee7e964505d5f1b27d">&#9670;&nbsp;</a></span>WCEN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WCEN2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] This bit enables the window compare function for slot</p><ol type="1">
<li><br  />
 </li>
</ol>

</div>
</div>
<a id="a45def64efaf650c7781200864825ba4e" name="a45def64efaf650c7781200864825ba4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45def64efaf650c7781200864825ba4e">&#9670;&nbsp;</a></span>WCEN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WCEN3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] This bit enables the window compare function for slot</p><ol type="1">
<li><br  />
 </li>
</ol>

</div>
</div>
<a id="a7628e802acea056b1bd1516c414c55b6" name="a7628e802acea056b1bd1516c414c55b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7628e802acea056b1bd1516c414c55b6">&#9670;&nbsp;</a></span>WCEN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WCEN4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] This bit enables the window compare function for slot</p><ol type="1">
<li><br  />
 </li>
</ol>

</div>
</div>
<a id="aa5c8fa31c064eac0eb9a2a680be3c846" name="aa5c8fa31c064eac0eb9a2a680be3c846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5c8fa31c064eac0eb9a2a680be3c846">&#9670;&nbsp;</a></span>WCEN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WCEN5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] This bit enables the window compare function for slot</p><ol type="1">
<li><br  />
 </li>
</ol>

</div>
</div>
<a id="a348e39ba7ce944a546818e8a3bc1d35b" name="a348e39ba7ce944a546818e8a3bc1d35b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a348e39ba7ce944a546818e8a3bc1d35b">&#9670;&nbsp;</a></span>WCEN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WCEN6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] This bit enables the window compare function for slot</p><ol type="1">
<li><br  />
 </li>
</ol>

</div>
</div>
<a id="a9179fadaea725fae6ca7ec85e0aae7ee" name="a9179fadaea725fae6ca7ec85e0aae7ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9179fadaea725fae6ca7ec85e0aae7ee">&#9670;&nbsp;</a></span>WCEN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WCEN7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] This bit enables the window compare function for slot</p><ol type="1">
<li><br  />
 </li>
</ol>

</div>
</div>
<a id="acf28f250a6833146addcb70c87ce22dc" name="acf28f250a6833146addcb70c87ce22dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf28f250a6833146addcb70c87ce22dc">&#9670;&nbsp;</a></span>WCEXC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WCEXC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Window comparator voltage excursion interrupt. <br  />
 </p>

</div>
</div>
<a id="ab2b1758f59345d00bf83436157c38d1d" name="ab2b1758f59345d00bf83436157c38d1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2b1758f59345d00bf83436157c38d1d">&#9670;&nbsp;</a></span>WCINC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WCINC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] Window comparator voltage incursion interrupt. <br  />
 </p>

</div>
</div>
<a id="aa76e4699159d0f352cd8fc9d8b697ced" name="aa76e4699159d0f352cd8fc9d8b697ced"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa76e4699159d0f352cd8fc9d8b697ced">&#9670;&nbsp;</a></span>WLLIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WLLIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000030) Window Comparator Lower Limits <br  />
 </p>

</div>
</div>
<a id="affdd2560470488d7e2480f827666fb89" name="affdd2560470488d7e2480f827666fb89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affdd2560470488d7e2480f827666fb89">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  WLLIM_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3bb5405247e1460bdb99a457f54f43a" name="aa3bb5405247e1460bdb99a457f54f43a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3bb5405247e1460bdb99a457f54f43a">&#9670;&nbsp;</a></span>WULIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WULIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000002C) Window Comparator Upper Limits <br  />
 </p>

</div>
</div>
<a id="acf6d5b001ee20416fed41348ba32230a" name="acf6d5b001ee20416fed41348ba32230a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf6d5b001ee20416fed41348ba32230a">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  WULIM_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2bd61286d6bbda28a1c87faa16f6eb29" name="a2bd61286d6bbda28a1c87faa16f6eb29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bd61286d6bbda28a1c87faa16f6eb29">&#9670;&nbsp;</a></span>ZXCA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ZXCA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] Zero Crossing - Channel A (Slots 0 or 1) <br  />
 </p>

</div>
</div>
<a id="a7a2badde275e9f32901a4c4e55802c9d" name="a7a2badde275e9f32901a4c4e55802c9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a2badde275e9f32901a4c4e55802c9d">&#9670;&nbsp;</a></span>ZXCB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ZXCB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] Zero Crossing - Channel B (Slots 2 or 3) <br  />
 </p>

</div>
</div>
<a id="ac6fece7f53cfabc610ccce77f2895cbd" name="ac6fece7f53cfabc610ccce77f2895cbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6fece7f53cfabc610ccce77f2895cbd">&#9670;&nbsp;</a></span>ZXCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ZXCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000060) Zero Crossing Comparator Configuration <br  />
 </p>

</div>
</div>
<a id="a6cfa1c8591f02768004d4ac5fe334ad0" name="a6cfa1c8591f02768004d4ac5fe334ad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cfa1c8591f02768004d4ac5fe334ad0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  ZXCFG_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae81b5ec69e2563a8b96c18f88bde1877" name="ae81b5ec69e2563a8b96c18f88bde1877"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae81b5ec69e2563a8b96c18f88bde1877">&#9670;&nbsp;</a></span>ZXCHANSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ZXCHANSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] Select which slots to use for zero crossing measurement. 0 enables zero crossing detection on slots 0 and 2. 1 enables zero crossing detection on slots 1 and 3. <br  />
 </p>

</div>
</div>
<a id="afce67cbf05e6aa24bf3cebd7ca3c681c" name="afce67cbf05e6aa24bf3cebd7ca3c681c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afce67cbf05e6aa24bf3cebd7ca3c681c">&#9670;&nbsp;</a></span>ZXEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ZXEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] Enable the ZX comparator <br  />
 </p>

</div>
</div>
<a id="a0b5d193ffe8a9a48551bc5ac0abbea9f" name="a0b5d193ffe8a9a48551bc5ac0abbea9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b5d193ffe8a9a48551bc5ac0abbea9f">&#9670;&nbsp;</a></span>ZXLIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ZXLIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000064) Zero Crossing Comparator Limits <br  />
 </p>

</div>
</div>
<a id="af48200857d56543f10ea47b087c95102" name="af48200857d56543f10ea47b087c95102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af48200857d56543f10ea47b087c95102">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  ZXLIM_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_a_u_d_a_d_c___type.html">AUDADC_Type</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
</body>
</html>
