m255
K3
13
cModel Technology
Z0 dC:\Users\gusta\Documents\Arquitetura de Sistemas Digitais\Projeto 1\simulation
vdata_transfer_controller
!i10b 1
!s100 g8U3ZInf^<cGRg4l::;TG3
Ind`0V3VnUN>CanH>iaaKz1
V`T0^UBgf@]cDkZLakZdKQ1
dC:\Users\gusta\Documents\Doutorado_UFRN\Disciplinas\Projeto de pesquisa 1\DOC_PP1_FPGA\simulation
w1713374382
8C:/Users/gusta/Documents/Doutorado_UFRN/Disciplinas/Projeto de pesquisa 1/DOC_PP1_FPGA/data_transfer_controller.v
FC:/Users/gusta/Documents/Doutorado_UFRN/Disciplinas/Projeto de pesquisa 1/DOC_PP1_FPGA/data_transfer_controller.v
L0 32
OV;L;10.1d;51
r1
!s85 0
31
!s108 1713374547.314000
!s107 C:/Users/gusta/Documents/Doutorado_UFRN/Disciplinas/Projeto de pesquisa 1/DOC_PP1_FPGA/data_transfer_controller.v|
!s90 -reportprogress|300|-work|work|C:/Users/gusta/Documents/Doutorado_UFRN/Disciplinas/Projeto de pesquisa 1/DOC_PP1_FPGA/data_transfer_controller.v|
!s101 -O0
o-work work -O0
