GowinSynthesis start
Running parser ...
Analyzing Verilog file '/Users/alexivanov/Desktop/UNI/FPGA/Lab 7/Lab 7/src/spi_master.v'
Analyzing Verilog file '/Users/alexivanov/Desktop/UNI/FPGA/Lab 7/Lab 7/src/top.v'
Compiling module 'top'("/Users/alexivanov/Desktop/UNI/FPGA/Lab 7/Lab 7/src/top.v":1)
Compiling module 'spi_master(SPI_CLOCK_FREQ=100000)'("/Users/alexivanov/Desktop/UNI/FPGA/Lab 7/Lab 7/src/spi_master.v":1)
WARN  (EX2420) : Latch inferred for net 'spi_mosi'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/Users/alexivanov/Desktop/UNI/FPGA/Lab 7/Lab 7/src/spi_master.v":69)
WARN  (EX2420) : Latch inferred for net 'current_bit_sample'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/Users/alexivanov/Desktop/UNI/FPGA/Lab 7/Lab 7/src/spi_master.v":80)
WARN  (EX2420) : Latch inferred for net 'input_register[0]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/Users/alexivanov/Desktop/UNI/FPGA/Lab 7/Lab 7/src/spi_master.v":94)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input spi_miso is unused("/Users/alexivanov/Desktop/UNI/FPGA/Lab 7/Lab 7/src/top.v":4)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
WARN  (DI0003) : Latch inferred for net 'current_bit_sample';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/Users/alexivanov/Desktop/UNI/FPGA/Lab 7/Lab 7/src/spi_master.v":80)
WARN  (DI0003) : Latch inferred for net 'spi_mosi';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/Users/alexivanov/Desktop/UNI/FPGA/Lab 7/Lab 7/src/spi_master.v":69)
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/Users/alexivanov/Desktop/UNI/FPGA/Lab 7/Lab 7/impl/gwsynthesis/Lab 7.vg" completed
[100%] Generate report file "/Users/alexivanov/Desktop/UNI/FPGA/Lab 7/Lab 7/impl/gwsynthesis/Lab 7_syn.rpt.html" completed
GowinSynthesis finish
