\hypertarget{struct_dsu}{}\doxysection{Dsu Struct Reference}
\label{struct_dsu}\index{Dsu@{Dsu}}


DSU hardware registers.  




{\ttfamily \#include $<$dsu.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_dsu_a37a45b5734e68c25515884abbc7354bc}\label{struct_dsu_a37a45b5734e68c25515884abbc7354bc}} 
\mbox{\hyperlink{core__cm0plus_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} \mbox{\hyperlink{union_d_s_u___c_t_r_l___type}{DSU\+\_\+\+CTRL\+\_\+\+Type}} {\bfseries CTRL}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0000 ( /W 8) Control. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_dsu_af251ab6944603f4ffcc03a04c3a591af}\label{struct_dsu_af251ab6944603f4ffcc03a04c3a591af}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_s_u___s_t_a_t_u_s_a___type}{DSU\+\_\+\+STATUSA\+\_\+\+Type}} {\bfseries STATUSA}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0001 (R/W 8) Status A. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_dsu_aff3083b68480ee6d95d4213577136659}\label{struct_dsu_aff3083b68480ee6d95d4213577136659}} 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_d_s_u___s_t_a_t_u_s_b___type}{DSU\+\_\+\+STATUSB\+\_\+\+Type}} {\bfseries STATUSB}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0002 (R/ 8) Status B. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_dsu_a61fc043e55c96393255e0aa0f7807fae}\label{struct_dsu_a61fc043e55c96393255e0aa0f7807fae}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved1} \mbox{[}0x1\mbox{]}
\item 
\mbox{\Hypertarget{struct_dsu_a453e7beb133d9b05320a24aba312f7f0}\label{struct_dsu_a453e7beb133d9b05320a24aba312f7f0}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_s_u___a_d_d_r___type}{DSU\+\_\+\+ADDR\+\_\+\+Type}} {\bfseries ADDR}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0004 (R/W 32) Address. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_dsu_af13eeff822c0542965939b8a078bc496}\label{struct_dsu_af13eeff822c0542965939b8a078bc496}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_s_u___l_e_n_g_t_h___type}{DSU\+\_\+\+LENGTH\+\_\+\+Type}} {\bfseries LENGTH}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0008 (R/W 32) Length. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_dsu_a0a0cae05796695f78b4e5536792c8953}\label{struct_dsu_a0a0cae05796695f78b4e5536792c8953}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_s_u___d_a_t_a___type}{DSU\+\_\+\+DATA\+\_\+\+Type}} {\bfseries DATA}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x000C (R/W 32) Data. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_dsu_a8cd3250ce850a65d90af4f8b31c6293c}\label{struct_dsu_a8cd3250ce850a65d90af4f8b31c6293c}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_s_u___d_c_c___type}{DSU\+\_\+\+DCC\+\_\+\+Type}} {\bfseries DCC} \mbox{[}2\mbox{]}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0010 (R/W 32) Debug Communication Channel n. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_dsu_ae8a2a4525dd77831e3bba601b5eaf924}\label{struct_dsu_ae8a2a4525dd77831e3bba601b5eaf924}} 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_d_s_u___d_i_d___type}{DSU\+\_\+\+DID\+\_\+\+Type}} {\bfseries DID}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0018 (R/ 32) Device Identification. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_dsu_a3c21dec5b4877506337e6cb2e5991111}\label{struct_dsu_a3c21dec5b4877506337e6cb2e5991111}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved2} \mbox{[}0x\+D4\mbox{]}
\item 
\mbox{\Hypertarget{struct_dsu_a95fe3b530c9a98fbdb67a069de7db41d}\label{struct_dsu_a95fe3b530c9a98fbdb67a069de7db41d}} 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_d_s_u___d_c_f_g___type}{DSU\+\_\+\+DCFG\+\_\+\+Type}} {\bfseries DCFG} \mbox{[}2\mbox{]}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x00\+F0 (R/W 32) Device Configuration. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_dsu_a42d570f759cb7814f3c06a146f985e1e}\label{struct_dsu_a42d570f759cb7814f3c06a146f985e1e}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved3} \mbox{[}0x\+F08\mbox{]}
\item 
\mbox{\Hypertarget{struct_dsu_a42805e1dcd37f9686cf024f3ab13e486}\label{struct_dsu_a42805e1dcd37f9686cf024f3ab13e486}} 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_d_s_u___e_n_t_r_y0___type}{DSU\+\_\+\+ENTRY0\+\_\+\+Type}} {\bfseries ENTRY0}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x1000 (R/ 32) Coresight ROM Table Entry 0. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_dsu_a8d46a28676e73cd6c269d047ca71550e}\label{struct_dsu_a8d46a28676e73cd6c269d047ca71550e}} 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_d_s_u___e_n_t_r_y1___type}{DSU\+\_\+\+ENTRY1\+\_\+\+Type}} {\bfseries ENTRY1}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x1004 (R/ 32) Coresight ROM Table Entry 1. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_dsu_ae320db89e4b834b02befb5aa2867ce09}\label{struct_dsu_ae320db89e4b834b02befb5aa2867ce09}} 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_d_s_u___e_n_d___type}{DSU\+\_\+\+END\+\_\+\+Type}} {\bfseries END}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x1008 (R/ 32) Coresight ROM Table End. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_dsu_aec9208ba74adb541ac1cab67845e4f68}\label{struct_dsu_aec9208ba74adb541ac1cab67845e4f68}} 
\mbox{\hyperlink{samd20e14_8h_a0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} {\bfseries Reserved4} \mbox{[}0x\+FC0\mbox{]}
\item 
\mbox{\Hypertarget{struct_dsu_a408d8afc257ed78a3169ca958d24a5aa}\label{struct_dsu_a408d8afc257ed78a3169ca958d24a5aa}} 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_d_s_u___m_e_m_t_y_p_e___type}{DSU\+\_\+\+MEMTYPE\+\_\+\+Type}} {\bfseries MEMTYPE}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x1\+FCC (R/ 32) Coresight ROM Table Memory Type. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_dsu_af1aef1af23b9c04fa51bb38d3d49d980}\label{struct_dsu_af1aef1af23b9c04fa51bb38d3d49d980}} 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_d_s_u___p_i_d4___type}{DSU\+\_\+\+PID4\+\_\+\+Type}} {\bfseries PID4}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x1\+FD0 (R/ 32) Peripheral Identification 4. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_dsu_a96116374ab1f4811e73ce3b53b2a4908}\label{struct_dsu_a96116374ab1f4811e73ce3b53b2a4908}} 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_d_s_u___p_i_d5___type}{DSU\+\_\+\+PID5\+\_\+\+Type}} {\bfseries PID5}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x1\+FD4 (R/ 32) Peripheral Identification 5. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_dsu_affd7dad98096b621d482b72f42fce5e8}\label{struct_dsu_affd7dad98096b621d482b72f42fce5e8}} 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_d_s_u___p_i_d6___type}{DSU\+\_\+\+PID6\+\_\+\+Type}} {\bfseries PID6}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x1\+FD8 (R/ 32) Peripheral Identification 6. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_dsu_a8a733fbde9d20baf89a47df500770071}\label{struct_dsu_a8a733fbde9d20baf89a47df500770071}} 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_d_s_u___p_i_d7___type}{DSU\+\_\+\+PID7\+\_\+\+Type}} {\bfseries PID7}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x1\+FDC (R/ 32) Peripheral Identification 7. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_dsu_a60c2a9199ffaae85c76de6c28fc15ec1}\label{struct_dsu_a60c2a9199ffaae85c76de6c28fc15ec1}} 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_d_s_u___p_i_d0___type}{DSU\+\_\+\+PID0\+\_\+\+Type}} {\bfseries PID0}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x1\+FE0 (R/ 32) Peripheral Identification 0. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_dsu_aeafe6f433e6983dedb1b78efe1508991}\label{struct_dsu_aeafe6f433e6983dedb1b78efe1508991}} 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_d_s_u___p_i_d1___type}{DSU\+\_\+\+PID1\+\_\+\+Type}} {\bfseries PID1}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x1\+FE4 (R/ 32) Peripheral Identification 1. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_dsu_ae7543be9132a30e1a0a3d2585fa74ad7}\label{struct_dsu_ae7543be9132a30e1a0a3d2585fa74ad7}} 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_d_s_u___p_i_d2___type}{DSU\+\_\+\+PID2\+\_\+\+Type}} {\bfseries PID2}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x1\+FE8 (R/ 32) Peripheral Identification 2. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_dsu_a12e3fc61b1f37f213768fded01011226}\label{struct_dsu_a12e3fc61b1f37f213768fded01011226}} 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_d_s_u___p_i_d3___type}{DSU\+\_\+\+PID3\+\_\+\+Type}} {\bfseries PID3}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x1\+FEC (R/ 32) Peripheral Identification 3. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_dsu_acd4b45b637efcb62b9f67c877dcbb4ce}\label{struct_dsu_acd4b45b637efcb62b9f67c877dcbb4ce}} 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_d_s_u___c_i_d0___type}{DSU\+\_\+\+CID0\+\_\+\+Type}} {\bfseries CID0}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x1\+FF0 (R/ 32) Component Identification 0. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_dsu_afeea7b5b5fee7f91ca2886b616f3d4c3}\label{struct_dsu_afeea7b5b5fee7f91ca2886b616f3d4c3}} 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_d_s_u___c_i_d1___type}{DSU\+\_\+\+CID1\+\_\+\+Type}} {\bfseries CID1}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x1\+FF4 (R/ 32) Component Identification 1. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_dsu_afaa3b33371d8b21883936c53a879d61f}\label{struct_dsu_afaa3b33371d8b21883936c53a879d61f}} 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_d_s_u___c_i_d2___type}{DSU\+\_\+\+CID2\+\_\+\+Type}} {\bfseries CID2}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x1\+FF8 (R/ 32) Component Identification 2. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{struct_dsu_a8ce289f77dfa3331bc94ae699c6031d7}\label{struct_dsu_a8ce289f77dfa3331bc94ae699c6031d7}} 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_d_s_u___c_i_d3___type}{DSU\+\_\+\+CID3\+\_\+\+Type}} {\bfseries CID3}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x1\+FFC (R/ 32) Component Identification 3. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
DSU hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{component_2dsu_8h}{dsu.\+h}}\end{DoxyCompactItemize}
