// Copyright (C) 1991-2014 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.1.4 Build 182 03/12/2014 SJ Full Version"

// DATE "09/11/2016 16:30:41"

// 
// Device: Altera EP3SE50F780C2 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module mp1 (
	clk,
	mem_resp,
	mem_rdata,
	mem_read,
	mem_write,
	mem_byte_enable,
	mem_address,
	mem_wdata);
input 	reg clk ;
input 	reg mem_resp ;
input 	logic [15:0] mem_rdata ;
output 	reg mem_read ;
output 	reg mem_write ;
output 	logic [1:0] mem_byte_enable ;
output 	logic [15:0] mem_address ;
output 	logic [15:0] mem_wdata ;

// Design Ports Information
// mem_read	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_write	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_byte_enable[0]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_byte_enable[1]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[0]	=>  Location: PIN_N27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[1]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[2]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[3]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[4]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[5]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[6]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[7]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[8]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[9]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[10]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[11]	=>  Location: PIN_P23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[12]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[13]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[14]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_address[15]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[0]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[1]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[2]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[3]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[4]	=>  Location: PIN_N24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[5]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[6]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[7]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[8]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[9]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[10]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[11]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[12]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[13]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[14]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wdata[15]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_resp	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[2]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[3]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[4]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[5]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[6]	=>  Location: PIN_N28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[7]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[8]	=>  Location: PIN_N23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[9]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[10]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[11]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[12]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[13]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[14]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_rdata[15]	=>  Location: PIN_T28,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("mp1_2_1100mv_0c_v_slow.sdo");
// synopsys translate_on

wire \mem_read~output_o ;
wire \mem_write~output_o ;
wire \mem_byte_enable[0]~output_o ;
wire \mem_byte_enable[1]~output_o ;
wire \mem_address[0]~output_o ;
wire \mem_address[1]~output_o ;
wire \mem_address[2]~output_o ;
wire \mem_address[3]~output_o ;
wire \mem_address[4]~output_o ;
wire \mem_address[5]~output_o ;
wire \mem_address[6]~output_o ;
wire \mem_address[7]~output_o ;
wire \mem_address[8]~output_o ;
wire \mem_address[9]~output_o ;
wire \mem_address[10]~output_o ;
wire \mem_address[11]~output_o ;
wire \mem_address[12]~output_o ;
wire \mem_address[13]~output_o ;
wire \mem_address[14]~output_o ;
wire \mem_address[15]~output_o ;
wire \mem_wdata[0]~output_o ;
wire \mem_wdata[1]~output_o ;
wire \mem_wdata[2]~output_o ;
wire \mem_wdata[3]~output_o ;
wire \mem_wdata[4]~output_o ;
wire \mem_wdata[5]~output_o ;
wire \mem_wdata[6]~output_o ;
wire \mem_wdata[7]~output_o ;
wire \mem_wdata[8]~output_o ;
wire \mem_wdata[9]~output_o ;
wire \mem_wdata[10]~output_o ;
wire \mem_wdata[11]~output_o ;
wire \mem_wdata[12]~output_o ;
wire \mem_wdata[13]~output_o ;
wire \mem_wdata[14]~output_o ;
wire \mem_wdata[15]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \mem_resp~input_o ;
wire \Control|next_state.s_lea~0_combout ;
wire \Control|state.s_lea~q ;
wire \Control|next_state.s_stb1~0_combout ;
wire \Control|Selector9~0_combout ;
wire \Control|state.s_ldb1~q ;
wire \Control|next_state.s_ldb2~0_combout ;
wire \Control|state.s_ldb2~q ;
wire \Control|Selector8~0_combout ;
wire \Control|Selector10~0_combout ;
wire \Control|state.s_ldi1~q ;
wire \Control|next_state.s_ldi2~0_combout ;
wire \Control|state.s_ldi2~q ;
wire \Control|Selector11~0_combout ;
wire \Control|state.s_ldi3~q ;
wire \Control|next_state.s_ldi4~0_combout ;
wire \Control|state.s_ldi4~q ;
wire \Control|WideOr8~1_combout ;
wire \Control|next_state.s_stb1~1_combout ;
wire \Control|state.s_stb1~q ;
wire \Control|state.s_stb2~q ;
wire \Control|next_state.str1~1_combout ;
wire \Control|state.str1~q ;
wire \Control|Selector12~0_combout ;
wire \Control|state.str2~q ;
wire \Control|Selector14~0_combout ;
wire \Control|state.s_sti4~q ;
wire \Control|WideOr15~combout ;
wire \Control|Selector6~1_combout ;
wire \Control|Selector6~0_combout ;
wire \data|ALU|Selector15~4_combout ;
wire \Control|next_state.s_not~0_combout ;
wire \Control|state.s_not~q ;
wire \data|ALU|Equal0~3_combout ;
wire \data|ALU|Equal0~4_combout ;
wire \Control|next_state.s_add_imm~0_combout ;
wire \Control|next_state.s_and_imm~0_combout ;
wire \Control|state.s_and_imm~q ;
wire \data|alumux|Mux10~0_combout ;
wire \mem_rdata[0]~input_o ;
wire \Control|WideOr3~combout ;
wire \data|regfile|data~16feeder_combout ;
wire \Control|alumux_sel[1]~0_combout ;
wire \data|alumux|Mux5~2_combout ;
wire \Control|Selector0~0_combout ;
wire \Control|Selector2~0_combout ;
wire \Control|Selector3~0_combout ;
wire \data|regfilemux|Mux6~2_combout ;
wire \data|regfilemux|Mux6~3_combout ;
wire \data|pc_plus2|Add0~1_sumout ;
wire \data|jsr_adder|Add0~1_sumout ;
wire \Control|next_state.jsr~0_combout ;
wire \Control|state.jsr~q ;
wire \Control|next_state.jmp~0_combout ;
wire \Control|state.jmp~q ;
wire \Control|state.trap4~q ;
wire \Control|WideOr1~0_combout ;
wire \Control|next_state.br~0_combout ;
wire \Control|state.br~q ;
wire \Control|next_state.br_taken~0_combout ;
wire \Control|state.br_taken~q ;
wire \Control|Selector5~0_combout ;
wire \data|pc|data[8]~0_combout ;
wire \data|br_adder|Add0~1_sumout ;
wire \data|pcmux|Mux14~0_combout ;
wire \data|pc|data[8]~1_combout ;
wire \Control|WideOr1~1_combout ;
wire \Control|WideOr1~combout ;
wire \data|pc_plus2|Add0~2 ;
wire \data|pc_plus2|Add0~5_sumout ;
wire \data|regfilemux|Mux6~0_combout ;
wire \data|ALU|Selector6~2_combout ;
wire \data|regfile|data~81feeder_combout ;
wire \data|regfile|data~81_q ;
wire \Control|next_state.s_and~0_combout ;
wire \Control|state.s_and~q ;
wire \Control|next_state.s_add~0_combout ;
wire \Control|state.s_add~q ;
wire \Control|WideOr8~0_combout ;
wire \Control|WideOr8~2_combout ;
wire \data|regfile|data~387_combout ;
wire \data|regfile|data~393_combout ;
wire \data|regfile|data~97_q ;
wire \data|regfile|data~384_combout ;
wire \data|regfile|data~390_combout ;
wire \data|regfile|data~49_q ;
wire \data|regfile|data~392_combout ;
wire \data|regfile|data~33_q ;
wire \data|regfile|data~17_q ;
wire \data|regfile|data~391_combout ;
wire \data|regfile|data~1_q ;
wire \data|regfile|data~152_combout ;
wire \data|regfile|data~388_combout ;
wire \data|regfile|data~65_q ;
wire \data|regfile|data~156_combout ;
wire \data|alumux|Mux14~0_combout ;
wire \data|ALU|Equal0~5_combout ;
wire \data|ALU|ShiftLeft0~6_combout ;
wire \data|br_adder|Add0~2 ;
wire \data|br_adder|Add0~6 ;
wire \data|br_adder|Add0~9_sumout ;
wire \data|regfilemux|Mux12~0_combout ;
wire \data|regfilemux|Mux12~1_combout ;
wire \data|regfile|data~386_combout ;
wire \data|regfile|data~115_q ;
wire \data|regfile|data~83_q ;
wire \data|regfile|data~99_q ;
wire \data|storemux|f[0]~2_combout ;
wire \data|regfile|data~51feeder_combout ;
wire \data|regfile|data~51_q ;
wire \data|regfile|data~35_q ;
wire \data|regfile|data~19feeder_combout ;
wire \data|regfile|data~19_q ;
wire \data|ALU|Equal0~1_combout ;
wire \data|ALU|ShiftLeft0~5_combout ;
wire \data|ALU|Selector8~6_combout ;
wire \data|ALU|Selector8~8_combout ;
wire \data|ALU|Selector12~3_combout ;
wire \data|br_adder|Add0~10 ;
wire \data|br_adder|Add0~13_sumout ;
wire \data|regfilemux|Mux11~0_combout ;
wire \data|regfilemux|Mux11~1_combout ;
wire \data|regfile|data~84_q ;
wire \data|regfile|data~100_q ;
wire \data|regfile|data~52_q ;
wire \data|regfile|data~36_q ;
wire \data|regfile|data~20feeder_combout ;
wire \data|regfile|data~20_q ;
wire \data|regfile|data~4_q ;
wire \data|regfile|data~256_combout ;
wire \data|regfile|data~116_q ;
wire \data|regfile|data~68_q ;
wire \data|regfile|data~260_combout ;
wire \data|br_adder|Add0~17_sumout ;
wire \data|regfilemux|Mux10~0_combout ;
wire \data|regfilemux|Mux10~1_combout ;
wire \data|regfile|data~85_q ;
wire \data|regfile|data~101_q ;
wire \data|regfile|data~21_q ;
wire \data|regfile|data~37_q ;
wire \data|regfile|data~53feeder_combout ;
wire \data|regfile|data~53_q ;
wire \data|regfile|data~5_q ;
wire \data|regfile|data~240_combout ;
wire \data|regfile|data~117_q ;
wire \data|regfile|data~69_q ;
wire \data|regfile|data~244_combout ;
wire \data|ALU|ShiftLeft0~17_combout ;
wire \data|ALU|Selector8~4_combout ;
wire \data|ALU|Selector8~1_combout ;
wire \data|alumux|Mux5~0_combout ;
wire \data|regfile|data~87_q ;
wire \data|regfile|data~103_q ;
wire \data|regfile|data~55feeder_combout ;
wire \data|regfile|data~55_q ;
wire \data|regfile|data~39_q ;
wire \data|regfile|data~23feeder_combout ;
wire \data|regfile|data~23_q ;
wire \data|regfile|data~7_q ;
wire \data|regfile|data~352_combout ;
wire \data|regfile|data~71_q ;
wire \data|regfile|data~356_combout ;
wire \data|ALU|Selector8~2_combout ;
wire \data|ALU|Selector8~3_combout ;
wire \data|ALU|Selector8~0_combout ;
wire \data|pc_plus2|Add0~30 ;
wire \data|pc_plus2|Add0~33_sumout ;
wire \data|pcmux|Mux6~0_combout ;
wire \data|br_adder|Add0~22 ;
wire \data|br_adder|Add0~26 ;
wire \data|br_adder|Add0~30 ;
wire \data|br_adder|Add0~33_sumout ;
wire \data|ALU|ShiftLeft0~20_combout ;
wire \data|ALU|ShiftLeft0~22_combout ;
wire \data|regfilemux|Mux6~5_combout ;
wire \data|pc_plus2|Add0~38 ;
wire \data|pc_plus2|Add0~41_sumout ;
wire \data|pc|data[9]~2_combout ;
wire \data|br_adder|Add0~34 ;
wire \data|br_adder|Add0~38 ;
wire \data|br_adder|Add0~41_sumout ;
wire \data|jsr_adder|Add0~2 ;
wire \data|jsr_adder|Add0~6 ;
wire \data|jsr_adder|Add0~10 ;
wire \data|jsr_adder|Add0~14 ;
wire \data|jsr_adder|Add0~18 ;
wire \data|jsr_adder|Add0~22 ;
wire \data|jsr_adder|Add0~26 ;
wire \data|jsr_adder|Add0~30 ;
wire \data|jsr_adder|Add0~34 ;
wire \data|jsr_adder|Add0~38 ;
wire \data|jsr_adder|Add0~41_sumout ;
wire \data|pcmux|Mux4~0_combout ;
wire \data|pc_plus2|Add0~42 ;
wire \data|pc_plus2|Add0~45_sumout ;
wire \data|br_adder|Add0~42 ;
wire \data|br_adder|Add0~45_sumout ;
wire \data|regfilemux|Mux3~0_combout ;
wire \data|regfile|data~108_q ;
wire \data|regfile|data~92feeder_combout ;
wire \data|regfile|data~92_q ;
wire \data|regfile|data~28feeder_combout ;
wire \data|regfile|data~28_q ;
wire \data|regfile|data~60_q ;
wire \data|regfile|data~44_q ;
wire \data|regfile|data~12_q ;
wire \data|regfile|data~328_combout ;
wire \data|regfile|data~76_q ;
wire \data|regfile|data~332_combout ;
wire \data|alumux|Mux3~0_combout ;
wire \data|regfile|data~93feeder_combout ;
wire \data|regfile|data~93_q ;
wire \data|regfile|data~109_q ;
wire \data|regfile|data~61feeder_combout ;
wire \data|regfile|data~61_q ;
wire \data|regfile|data~45_q ;
wire \data|regfile|data~29feeder_combout ;
wire \data|regfile|data~29_q ;
wire \data|regfile|data~13_q ;
wire \data|regfile|data~376_combout ;
wire \data|regfile|data~77_q ;
wire \data|regfile|data~380_combout ;
wire \data|alumux|Mux2~0_combout ;
wire \data|ALU|Add0~50 ;
wire \data|ALU|Add0~53_sumout ;
wire \data|br_adder|Add0~46 ;
wire \data|br_adder|Add0~49_sumout ;
wire \data|regfilemux|Mux2~1_combout ;
wire \data|ALU|ShiftRight0~5_combout ;
wire \data|ALU|Selector2~4_combout ;
wire \data|ALU|Selector2~3_combout ;
wire \data|ALU|Selector2~5_combout ;
wire \data|ALU|Selector2~6_combout ;
wire \data|ALU|Selector2~7_combout ;
wire \data|ALU|Selector2~0_combout ;
wire \data|ALU|Selector2~1_combout ;
wire \data|ALU|ShiftLeft0~15_combout ;
wire \data|ALU|ShiftLeft0~30_combout ;
wire \data|ALU|Selector2~2_combout ;
wire \data|regfilemux|Mux2~0_combout ;
wire \data|regfile|data~125_q ;
wire \data|regfile|data~184_combout ;
wire \data|regfile|data~188_combout ;
wire \data|ALU|ShiftRight1~8_combout ;
wire \data|ALU|Selector4~2_combout ;
wire \data|ALU|Selector11~4_combout ;
wire \data|ALU|Selector4~0_combout ;
wire \data|ALU|Selector4~1_combout ;
wire \data|ALU|Selector4~3_combout ;
wire \data|ALU|Selector4~4_combout ;
wire \data|ALU|Selector4~5_combout ;
wire \data|regfilemux|Mux4~0_combout ;
wire \data|ALU|ShiftLeft0~26_combout ;
wire \data|ALU|ShiftLeft0~23_combout ;
wire \data|ALU|ShiftLeft0~25_combout ;
wire \data|ALU|ShiftLeft0~24_combout ;
wire \data|ALU|ShiftLeft0~27_combout ;
wire \data|regfilemux|Mux4~1_combout ;
wire \data|regfile|data~123_q ;
wire \data|regfile|data~107_q ;
wire \data|regfile|data~27feeder_combout ;
wire \data|regfile|data~27_q ;
wire \data|regfile|data~43_q ;
wire \data|regfile|data~59_q ;
wire \data|regfile|data~11_q ;
wire \data|regfile|data~336_combout ;
wire \data|regfile|data~91_q ;
wire \data|regfile|data~75_q ;
wire \data|regfile|data~340_combout ;
wire \data|alumux|Mux4~0_combout ;
wire \data|regfile|data~90_q ;
wire \data|regfile|data~106_q ;
wire \data|regfile|data~42_q ;
wire \data|regfile|data~26feeder_combout ;
wire \data|regfile|data~26_q ;
wire \data|regfile|data~58feeder_combout ;
wire \data|regfile|data~58_q ;
wire \data|regfile|data~10_q ;
wire \data|regfile|data~304_combout ;
wire \data|regfile|data~74_q ;
wire \data|regfile|data~308_combout ;
wire \data|alumux|Mux5~3_combout ;
wire \data|regfile|data~121_q ;
wire \data|regfile|data~105_q ;
wire \data|regfile|data~41_q ;
wire \data|regfile|data~57_q ;
wire \data|regfile|data~25_q ;
wire \data|regfile|data~9_q ;
wire \data|regfile|data~320_combout ;
wire \data|regfile|data~73_q ;
wire \data|regfile|data~324_combout ;
wire \data|alumux|Mux6~0_combout ;
wire \data|regfile|data~104_q ;
wire \data|regfile|data~24feeder_combout ;
wire \data|regfile|data~24_q ;
wire \data|regfile|data~40_q ;
wire \data|regfile|data~56_q ;
wire \data|regfile|data~8_q ;
wire \data|regfile|data~312_combout ;
wire \data|regfile|data~120_q ;
wire \data|regfile|data~72_q ;
wire \data|regfile|data~316_combout ;
wire \data|alumux|Mux7~0_combout ;
wire \data|alumux|Mux8~0_combout ;
wire \data|regfile|data~54feeder_combout ;
wire \data|regfile|data~54_q ;
wire \data|regfile|data~38_q ;
wire \data|regfile|data~22_q ;
wire \data|regfile|data~6_q ;
wire \data|regfile|data~344_combout ;
wire \data|regfile|data~102_q ;
wire \data|regfile|data~86feeder_combout ;
wire \data|regfile|data~86_q ;
wire \data|regfile|data~70_q ;
wire \data|regfile|data~348_combout ;
wire \data|alumux|Mux9~0_combout ;
wire \data|regfile|data~288_combout ;
wire \data|regfile|data~292_combout ;
wire \data|alumux|Mux10~1_combout ;
wire \data|regfile|data~296_combout ;
wire \data|regfile|data~300_combout ;
wire \data|alumux|Mux11~0_combout ;
wire \data|regfile|data~3_q ;
wire \data|regfile|data~224_combout ;
wire \data|regfile|data~67_q ;
wire \data|regfile|data~228_combout ;
wire \data|alumux|Mux12~1_combout ;
wire \data|alumux|Mux13~1_combout ;
wire \data|alumux|Mux14~1_combout ;
wire \data|alumux|Mux0~0_combout ;
wire \data|ALU|Add0~2 ;
wire \data|ALU|Add0~6 ;
wire \data|ALU|Add0~10 ;
wire \data|ALU|Add0~14 ;
wire \data|ALU|Add0~18 ;
wire \data|ALU|Add0~22 ;
wire \data|ALU|Add0~26 ;
wire \data|ALU|Add0~30 ;
wire \data|ALU|Add0~34 ;
wire \data|ALU|Add0~38 ;
wire \data|ALU|Add0~42 ;
wire \data|ALU|Add0~46 ;
wire \data|ALU|Add0~49_sumout ;
wire \data|ALU|Selector3~3_combout ;
wire \data|ALU|ShiftRight1~0_combout ;
wire \data|ALU|Selector3~1_combout ;
wire \data|regfilemux|Mux3~1_combout ;
wire \data|regfile|data~124_q ;
wire \data|regfile|data~176_combout ;
wire \data|regfile|data~180_combout ;
wire \data|jsr_adder|Add0~42 ;
wire \data|jsr_adder|Add0~45_sumout ;
wire \data|pcmux|Mux3~0_combout ;
wire \data|pc_plus2|Add0~46 ;
wire \data|pc_plus2|Add0~49_sumout ;
wire \data|jsr_adder|Add0~46 ;
wire \data|jsr_adder|Add0~49_sumout ;
wire \data|pcmux|Mux2~0_combout ;
wire \data|pc_plus2|Add0~50 ;
wire \data|pc_plus2|Add0~53_sumout ;
wire \data|jsr_adder|Add0~50 ;
wire \data|jsr_adder|Add0~53_sumout ;
wire \data|pcmux|Mux1~0_combout ;
wire \data|br_adder|Add0~50 ;
wire \data|br_adder|Add0~53_sumout ;
wire \data|regfilemux|Mux1~1_combout ;
wire \data|ALU|ShiftLeft0~16_combout ;
wire \data|ALU|Selector1~0_combout ;
wire \data|ALU|Selector1~1_combout ;
wire \data|regfile|data~94feeder_combout ;
wire \data|regfile|data~94_q ;
wire \data|regfile|data~110_q ;
wire \data|regfile|data~62feeder_combout ;
wire \data|regfile|data~62_q ;
wire \data|regfile|data~46_q ;
wire \data|regfile|data~30feeder_combout ;
wire \data|regfile|data~30_q ;
wire \data|regfile|data~14_q ;
wire \data|regfile|data~368_combout ;
wire \data|regfile|data~78_q ;
wire \data|regfile|data~372_combout ;
wire \data|alumux|Mux1~0_combout ;
wire \data|ALU|Selector1~3_combout ;
wire \data|ALU|Selector1~4_combout ;
wire \data|ALU|ShiftRight0~4_combout ;
wire \data|ALU|Selector1~2_combout ;
wire \data|ALU|Selector1~5_combout ;
wire \data|ALU|Selector1~6_combout ;
wire \data|ALU|Add0~54 ;
wire \data|ALU|Add0~57_sumout ;
wire \data|regfilemux|Mux1~0_combout ;
wire \data|regfile|data~126_q ;
wire \data|regfile|data~160_combout ;
wire \data|regfile|data~164_combout ;
wire \data|ALU|ShiftRight0~2_combout ;
wire \data|ALU|ShiftRight1~5_combout ;
wire \data|ALU|Selector6~3_combout ;
wire \data|regfilemux|Mux6~6_combout ;
wire \data|ALU|ShiftRight0~0_combout ;
wire \data|ALU|Selector6~1_combout ;
wire \data|ALU|Add0~37_sumout ;
wire \data|ALU|Selector6~4_combout ;
wire \data|regfilemux|Mux6~4_combout ;
wire \data|regfile|data~89_q ;
wire \data|regfile|data~216_combout ;
wire \data|regfile|data~220_combout ;
wire \data|jsr_adder|Add0~33_sumout ;
wire \data|pcmux|Mux6~1_combout ;
wire \data|pc_plus2|Add0~34 ;
wire \data|pc_plus2|Add0~37_sumout ;
wire \data|br_adder|Add0~37_sumout ;
wire \data|jsr_adder|Add0~37_sumout ;
wire \data|pcmux|Mux5~0_combout ;
wire \data|regfilemux|Mux5~0_combout ;
wire \data|regfile|data~122_q ;
wire \data|regfile|data~192_combout ;
wire \data|regfile|data~196_combout ;
wire \data|ALU|ShiftRight1~7_combout ;
wire \data|ALU|Selector8~7_combout ;
wire \data|ALU|Add0~29_sumout ;
wire \data|ALU|Selector8~5_combout ;
wire \mem_rdata[7]~input_o ;
wire \data|storemux|f[1]~1_combout ;
wire \data|regfile|data~272_combout ;
wire \data|regfile|data~276_combout ;
wire \data|ALU|Selector12~4_combout ;
wire \data|ALU|Selector12~5_combout ;
wire \data|ALU|Selector10~0_combout ;
wire \data|ALU|Selector12~2_combout ;
wire \data|ALU|Selector12~0_combout ;
wire \data|ALU|Selector12~1_combout ;
wire \data|ALU|Add0~13_sumout ;
wire \data|ALU|Selector12~6_combout ;
wire \mem_rdata[3]~input_o ;
wire \data|br_adder|Add0~14 ;
wire \data|br_adder|Add0~18 ;
wire \data|br_adder|Add0~21_sumout ;
wire \data|regfilemux|Mux9~0_combout ;
wire \data|regfilemux|Mux9~1_combout ;
wire \data|regfile|data~118_q ;
wire \data|regfile|data~248_combout ;
wire \data|regfile|data~252_combout ;
wire \data|ALU|Add0~25_sumout ;
wire \data|ALU|Selector9~6_combout ;
wire \data|ALU|Selector9~7_combout ;
wire \data|ALU|Selector10~1_combout ;
wire \data|ALU|ShiftRight0~6_combout ;
wire \data|ALU|Selector9~3_combout ;
wire \data|ALU|Selector9~0_combout ;
wire \data|ALU|Selector9~2_combout ;
wire \data|ALU|Selector9~1_combout ;
wire \data|ALU|ShiftRight1~6_combout ;
wire \data|ALU|Selector9~4_combout ;
wire \data|ALU|Selector9~5_combout ;
wire \data|ALU|Selector9~8_combout ;
wire \mem_rdata[6]~input_o ;
wire \data|br_adder|Add0~25_sumout ;
wire \data|regfilemux|Mux8~0_combout ;
wire \data|regfilemux|Mux8~1_combout ;
wire \data|regfile|data~119_q ;
wire \data|regfile|data~232_combout ;
wire \data|regfile|data~236_combout ;
wire \data|ALU|ShiftLeft0~21_combout ;
wire \data|ALU|ShiftLeft0~32_combout ;
wire \data|ALU|Selector5~3_combout ;
wire \data|ALU|Selector5~0_combout ;
wire \data|ALU|ShiftLeft0~0_combout ;
wire \data|ALU|Selector5~1_combout ;
wire \data|ALU|ShiftRight0~3_combout ;
wire \data|ALU|Selector5~4_combout ;
wire \data|ALU|Add0~41_sumout ;
wire \data|ALU|Selector5~2_combout ;
wire \mem_rdata[10]~input_o ;
wire \data|regfile|data~385_combout ;
wire \data|regfile|data~82_q ;
wire \data|regfile|data~98_q ;
wire \data|regfile|data~50_q ;
wire \data|regfile|data~34_q ;
wire \data|regfile|data~18_q ;
wire \data|regfile|data~2_q ;
wire \data|regfile|data~136_combout ;
wire \data|regfile|data~66_q ;
wire \data|regfile|data~140_combout ;
wire \data|alumux|Mux13~0_combout ;
wire \data|ALU|ShiftLeft0~9_combout ;
wire \data|ALU|ShiftLeft0~11_combout ;
wire \data|ALU|ShiftLeft0~10_combout ;
wire \data|ALU|ShiftLeft0~8_combout ;
wire \data|ALU|Selector14~3_combout ;
wire \data|ALU|Selector13~0_combout ;
wire \data|ALU|Selector14~2_combout ;
wire \data|ALU|Selector14~4_combout ;
wire \data|ALU|Selector14~5_combout ;
wire \data|ALU|ShiftRight0~1_combout ;
wire \data|ALU|Selector6~0_combout ;
wire \data|ALU|Selector14~1_combout ;
wire \data|ALU|Add0~5_sumout ;
wire \data|ALU|Selector14~0_combout ;
wire \data|ALU|Selector14~6_combout ;
wire \mem_rdata[1]~input_o ;
wire \data|br_adder|Add0~5_sumout ;
wire \data|regfilemux|Mux13~1_combout ;
wire \data|regfilemux|Mux13~2_combout ;
wire \data|regfile|data~114_q ;
wire \data|regfile|data~280_combout ;
wire \data|regfile|data~284_combout ;
wire \data|jsr_adder|Add0~5_sumout ;
wire \data|pcmux|Mux13~0_combout ;
wire \data|pc_plus2|Add0~6 ;
wire \data|pc_plus2|Add0~9_sumout ;
wire \data|jsr_adder|Add0~9_sumout ;
wire \data|pcmux|Mux12~0_combout ;
wire \data|pc_plus2|Add0~10 ;
wire \data|pc_plus2|Add0~13_sumout ;
wire \data|jsr_adder|Add0~13_sumout ;
wire \data|pcmux|Mux11~0_combout ;
wire \data|pc_plus2|Add0~14 ;
wire \data|pc_plus2|Add0~17_sumout ;
wire \data|jsr_adder|Add0~17_sumout ;
wire \data|pcmux|Mux10~0_combout ;
wire \data|pc_plus2|Add0~18 ;
wire \data|pc_plus2|Add0~21_sumout ;
wire \data|jsr_adder|Add0~21_sumout ;
wire \data|pcmux|Mux9~0_combout ;
wire \data|pc_plus2|Add0~22 ;
wire \data|pc_plus2|Add0~25_sumout ;
wire \data|jsr_adder|Add0~25_sumout ;
wire \data|pcmux|Mux8~0_combout ;
wire \data|pc_plus2|Add0~26 ;
wire \data|pc_plus2|Add0~29_sumout ;
wire \data|br_adder|Add0~29_sumout ;
wire \data|jsr_adder|Add0~29_sumout ;
wire \data|pcmux|Mux7~0_combout ;
wire \data|regfilemux|Mux7~0_combout ;
wire \data|regfile|data~88feeder_combout ;
wire \data|regfile|data~88_q ;
wire \data|regfile|data~208_combout ;
wire \data|regfile|data~212_combout ;
wire \data|ALU|Selector7~2_combout ;
wire \data|ALU|Selector7~3_combout ;
wire \data|ALU|Selector7~4_combout ;
wire \data|ALU|ShiftRight1~1_combout ;
wire \data|ALU|Selector7~0_combout ;
wire \data|ALU|ShiftLeft0~14_combout ;
wire \data|ALU|ShiftLeft0~18_combout ;
wire \data|ALU|Selector7~1_combout ;
wire \data|ALU|Add0~33_sumout ;
wire \data|ALU|Selector7~5_combout ;
wire \mem_rdata[8]~input_o ;
wire \data|storemux|f[2]~0_combout ;
wire \data|regfile|data~200_combout ;
wire \data|regfile|data~204_combout ;
wire \data|ALU|Add0~45_sumout ;
wire \data|ALU|Selector4~6_combout ;
wire \mem_rdata[11]~input_o ;
wire \data|regfile|data~389_combout ;
wire \data|regfile|data~16_q ;
wire \data|regfile|data~48_q ;
wire \data|regfile|data~32_q ;
wire \data|regfile|data~0_q ;
wire \data|regfile|data~168_combout ;
wire \data|regfile|data~80_q ;
wire \data|regfile|data~96_q ;
wire \data|regfile|data~64_q ;
wire \data|regfile|data~172_combout ;
wire \data|alumux|Mux15~0_combout ;
wire \data|ALU|Selector15~2_combout ;
wire \data|ALU|Selector15~3_combout ;
wire \data|regfilemux|Mux15~2_combout ;
wire \data|pc|data[0]~3_combout ;
wire \data|regfilemux|Mux15~1_combout ;
wire \data|ALU|ShiftRight1~2_combout ;
wire \data|ALU|ShiftRight1~3_combout ;
wire \data|ALU|ShiftRight1~4_combout ;
wire \data|ALU|Add0~1_sumout ;
wire \data|ALU|Selector15~5_combout ;
wire \data|regfilemux|Mux15~0_combout ;
wire \data|regfile|data~112_q ;
wire \data|regfile|data~128_combout ;
wire \data|regfile|data~132_combout ;
wire \data|ALU|Selector15~6_combout ;
wire \Control|marmux_sel[1]~3_combout ;
wire \data|mar|data[6]~0_combout ;
wire \data|marmux|Mux15~0_combout ;
wire \Control|WideOr0~combout ;
wire \Control|Selector4~1_combout ;
wire \data|regfilemux|Mux13~0_combout ;
wire \data|regfilemux|Mux14~0_combout ;
wire \data|regfilemux|Mux14~1_combout ;
wire \data|regfile|data~113_q ;
wire \data|regfile|data~264_combout ;
wire \data|regfile|data~268_combout ;
wire \data|ALU|ShiftLeft0~7_combout ;
wire \data|ALU|Selector10~4_combout ;
wire \data|ALU|Selector10~2_combout ;
wire \data|ALU|Selector10~3_combout ;
wire \data|ALU|Selector10~5_combout ;
wire \data|ALU|Selector10~6_combout ;
wire \data|ALU|Add0~21_sumout ;
wire \data|ALU|Selector10~7_combout ;
wire \data|ALU|Selector10~8_combout ;
wire \mem_rdata[5]~input_o ;
wire \Control|next_state.s_add_imm~1_combout ;
wire \Control|state.s_add_imm~q ;
wire \data|alumux|Mux5~1_combout ;
wire \data|regfile|data~127_q ;
wire \data|regfile|data~111_q ;
wire \data|regfile|data~63_q ;
wire \data|regfile|data~47_q ;
wire \data|regfile|data~31feeder_combout ;
wire \data|regfile|data~31_q ;
wire \data|regfile|data~15_q ;
wire \data|regfile|data~360_combout ;
wire \data|regfile|data~79_q ;
wire \data|regfile|data~364_combout ;
wire \data|ALU|ShiftLeft0~3_combout ;
wire \data|ALU|ShiftLeft0~1_combout ;
wire \data|ALU|ShiftLeft0~2_combout ;
wire \data|ALU|ShiftLeft0~4_combout ;
wire \data|ALU|Selector6~5_combout ;
wire \data|ALU|Selector6~6_combout ;
wire \data|ALU|Selector6~7_combout ;
wire \data|ALU|Selector6~9_combout ;
wire \data|ALU|Selector6~10_combout ;
wire \data|ALU|Selector6~8_combout ;
wire \mem_rdata[9]~input_o ;
wire \data|gencc|WideOr0~1_combout ;
wire \data|gencc|WideOr0~2_combout ;
wire \data|gencc|WideOr0~0_combout ;
wire \data|gencc|WideOr0~combout ;
wire \data|gencc|out[0]~0_combout ;
wire \data|cccomp|out~combout ;
wire \Control|Selector6~2_combout ;
wire \Control|Selector6~3_combout ;
wire \Control|state.fetch1~q ;
wire \Control|Selector7~0_combout ;
wire \Control|state.fetch2~q ;
wire \Control|next_state.fetch3~0_combout ;
wire \Control|state.fetch3~q ;
wire \Control|state.decode~q ;
wire \Control|next_state.calc_addr2~0_combout ;
wire \Control|state.calc_addr2~q ;
wire \data|ALU|Add0~9_sumout ;
wire \data|ALU|Selector13~1_combout ;
wire \data|ALU|Selector13~3_combout ;
wire \data|ALU|ShiftLeft0~13_combout ;
wire \data|ALU|ShiftLeft0~12_combout ;
wire \data|ALU|Selector13~2_combout ;
wire \data|ALU|Selector13~4_combout ;
wire \data|ALU|Selector13~5_combout ;
wire \mem_rdata[2]~input_o ;
wire \data|alumux|Mux12~0_combout ;
wire \data|ALU|ShiftLeft0~19_combout ;
wire \data|ALU|ShiftLeft0~28_combout ;
wire \data|ALU|ShiftLeft0~29_combout ;
wire \data|ALU|Selector3~2_combout ;
wire \mem_rdata[12]~input_o ;
wire \Control|next_state.shf~0_combout ;
wire \Control|state.shf~q ;
wire \data|ALU|Equal0~6_combout ;
wire \data|ALU|Selector2~8_combout ;
wire \mem_rdata[13]~input_o ;
wire \Control|next_state.calc_addr1~0_combout ;
wire \Control|state.calc_addr1~q ;
wire \Control|next_state.str1~0_combout ;
wire \Control|Selector13~0_combout ;
wire \Control|state.s_sti1~q ;
wire \Control|next_state.s_sti2~0_combout ;
wire \Control|state.s_sti2~q ;
wire \Control|state.s_sti3~q ;
wire \Control|WideOr3~0_combout ;
wire \data|ALU|Equal0~0_combout ;
wire \data|ALU|Selector15~0_combout ;
wire \data|ALU|Selector15~1_combout ;
wire \data|ALU|Selector11~5_combout ;
wire \data|ALU|Selector11~1_combout ;
wire \data|ALU|Selector11~2_combout ;
wire \data|ALU|Selector11~0_combout ;
wire \data|ALU|Add0~17_sumout ;
wire \data|ALU|Selector11~3_combout ;
wire \mem_rdata[4]~input_o ;
wire \Control|Selector1~0_combout ;
wire \Control|Selector1~1_combout ;
wire \data|ALU|Equal0~2_combout ;
wire \data|ALU|Selector3~0_combout ;
wire \data|ALU|Selector1~7_combout ;
wire \mem_rdata[14]~input_o ;
wire \Control|Selector8~1_combout ;
wire \Control|state.ldr1~q ;
wire \Control|next_state.ldr2~0_combout ;
wire \Control|state.ldr2~q ;
wire \Control|Selector4~0_combout ;
wire \data|regfilemux|Mux6~1_combout ;
wire \data|pc_plus2|Add0~54 ;
wire \data|pc_plus2|Add0~57_sumout ;
wire \data|br_adder|Add0~54 ;
wire \data|br_adder|Add0~57_sumout ;
wire \data|jsr_adder|Add0~54 ;
wire \data|jsr_adder|Add0~57_sumout ;
wire \data|pcmux|Mux0~0_combout ;
wire \data|regfilemux|Mux0~1_combout ;
wire \data|alumux|Mux0~1_combout ;
wire \data|ALU|Selector0~1_combout ;
wire \data|ALU|Selector0~2_combout ;
wire \data|regfilemux|Mux0~2_combout ;
wire \data|ALU|ShiftLeft0~31_combout ;
wire \data|ALU|Selector0~0_combout ;
wire \data|ALU|Add0~58 ;
wire \data|ALU|Add0~61_sumout ;
wire \data|regfilemux|Mux0~0_combout ;
wire \data|regfile|data~95_q ;
wire \data|regfile|data~144_combout ;
wire \data|regfile|data~148_combout ;
wire \data|ALU|Selector0~3_combout ;
wire \mem_rdata[15]~input_o ;
wire \Control|next_state.trap1~0_combout ;
wire \Control|state.trap1~q ;
wire \Control|Selector15~0_combout ;
wire \Control|state.trap2~q ;
wire \Control|next_state.trap3~0_combout ;
wire \Control|state.trap3~q ;
wire \Control|WideOr2~0_combout ;
wire \Control|WideOr2~1_combout ;
wire \Control|mem_byte_enable[0]~0_combout ;
wire \Control|mem_byte_enable[1]~1_combout ;
wire \data|marmux|Mux14~0_combout ;
wire \data|marmux|Mux13~0_combout ;
wire \data|marmux|Mux12~0_combout ;
wire \data|marmux|Mux11~0_combout ;
wire \data|marmux|Mux10~0_combout ;
wire \data|marmux|Mux9~0_combout ;
wire \data|marmux|Mux8~0_combout ;
wire \data|marmux|Mux7~0_combout ;
wire \data|marmux|Mux6~0_combout ;
wire \data|marmux|Mux5~0_combout ;
wire \data|marmux|Mux4~0_combout ;
wire \data|marmux|Mux3~0_combout ;
wire \data|marmux|Mux2~0_combout ;
wire \data|marmux|Mux1~0_combout ;
wire \data|marmux|Mux0~0_combout ;
wire [15:0] \data|IR|data ;
wire [2:0] \data|CC|data ;
wire [15:0] \data|mar|data ;
wire [15:0] \data|mdr|data ;
wire [15:0] \data|pc|data ;


// Location: IOOBUF_X32_Y51_N20
stratixiii_io_obuf \mem_read~output (
	.i(!\Control|WideOr2~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_read~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_read~output .bus_hold = "false";
defparam \mem_read~output .open_drain_output = "false";
defparam \mem_read~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y31_N20
stratixiii_io_obuf \mem_write~output (
	.i(\Control|WideOr15~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_write~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_write~output .bus_hold = "false";
defparam \mem_write~output .open_drain_output = "false";
defparam \mem_write~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N82
stratixiii_io_obuf \mem_byte_enable[0]~output (
	.i(\Control|mem_byte_enable[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_byte_enable[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_byte_enable[0]~output .bus_hold = "false";
defparam \mem_byte_enable[0]~output .open_drain_output = "false";
defparam \mem_byte_enable[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N2
stratixiii_io_obuf \mem_byte_enable[1]~output (
	.i(\Control|mem_byte_enable[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_byte_enable[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_byte_enable[1]~output .bus_hold = "false";
defparam \mem_byte_enable[1]~output .open_drain_output = "false";
defparam \mem_byte_enable[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N95
stratixiii_io_obuf \mem_address[0]~output (
	.i(\data|mar|data [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[0]~output .bus_hold = "false";
defparam \mem_address[0]~output .open_drain_output = "false";
defparam \mem_address[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y51_N2
stratixiii_io_obuf \mem_address[1]~output (
	.i(\data|mar|data [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[1]~output .bus_hold = "false";
defparam \mem_address[1]~output .open_drain_output = "false";
defparam \mem_address[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N20
stratixiii_io_obuf \mem_address[2]~output (
	.i(\data|mar|data [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[2]~output .bus_hold = "false";
defparam \mem_address[2]~output .open_drain_output = "false";
defparam \mem_address[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y51_N64
stratixiii_io_obuf \mem_address[3]~output (
	.i(\data|mar|data [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[3]~output .bus_hold = "false";
defparam \mem_address[3]~output .open_drain_output = "false";
defparam \mem_address[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y51_N64
stratixiii_io_obuf \mem_address[4]~output (
	.i(\data|mar|data [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[4]~output .bus_hold = "false";
defparam \mem_address[4]~output .open_drain_output = "false";
defparam \mem_address[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N20
stratixiii_io_obuf \mem_address[5]~output (
	.i(\data|mar|data [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[5]~output .bus_hold = "false";
defparam \mem_address[5]~output .open_drain_output = "false";
defparam \mem_address[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y51_N51
stratixiii_io_obuf \mem_address[6]~output (
	.i(\data|mar|data [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[6]~output .bus_hold = "false";
defparam \mem_address[6]~output .open_drain_output = "false";
defparam \mem_address[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N51
stratixiii_io_obuf \mem_address[7]~output (
	.i(\data|mar|data [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[7]~output .bus_hold = "false";
defparam \mem_address[7]~output .open_drain_output = "false";
defparam \mem_address[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y51_N2
stratixiii_io_obuf \mem_address[8]~output (
	.i(\data|mar|data [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[8]~output .bus_hold = "false";
defparam \mem_address[8]~output .open_drain_output = "false";
defparam \mem_address[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y51_N33
stratixiii_io_obuf \mem_address[9]~output (
	.i(\data|mar|data [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[9]~output .bus_hold = "false";
defparam \mem_address[9]~output .open_drain_output = "false";
defparam \mem_address[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N64
stratixiii_io_obuf \mem_address[10]~output (
	.i(\data|mar|data [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[10]~output .bus_hold = "false";
defparam \mem_address[10]~output .open_drain_output = "false";
defparam \mem_address[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N51
stratixiii_io_obuf \mem_address[11]~output (
	.i(\data|mar|data [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[11]~output .bus_hold = "false";
defparam \mem_address[11]~output .open_drain_output = "false";
defparam \mem_address[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N64
stratixiii_io_obuf \mem_address[12]~output (
	.i(\data|mar|data [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[12]~output .bus_hold = "false";
defparam \mem_address[12]~output .open_drain_output = "false";
defparam \mem_address[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N51
stratixiii_io_obuf \mem_address[13]~output (
	.i(\data|mar|data [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[13]~output .bus_hold = "false";
defparam \mem_address[13]~output .open_drain_output = "false";
defparam \mem_address[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y51_N113
stratixiii_io_obuf \mem_address[14]~output (
	.i(\data|mar|data [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[14]~output .bus_hold = "false";
defparam \mem_address[14]~output .open_drain_output = "false";
defparam \mem_address[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N82
stratixiii_io_obuf \mem_address[15]~output (
	.i(\data|mar|data [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_address[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_address[15]~output .bus_hold = "false";
defparam \mem_address[15]~output .open_drain_output = "false";
defparam \mem_address[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y29_N95
stratixiii_io_obuf \mem_wdata[0]~output (
	.i(\data|mdr|data [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[0]~output .bus_hold = "false";
defparam \mem_wdata[0]~output .open_drain_output = "false";
defparam \mem_wdata[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y51_N33
stratixiii_io_obuf \mem_wdata[1]~output (
	.i(\data|mdr|data [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[1]~output .bus_hold = "false";
defparam \mem_wdata[1]~output .open_drain_output = "false";
defparam \mem_wdata[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y51_N64
stratixiii_io_obuf \mem_wdata[2]~output (
	.i(\data|mdr|data [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[2]~output .bus_hold = "false";
defparam \mem_wdata[2]~output .open_drain_output = "false";
defparam \mem_wdata[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N113
stratixiii_io_obuf \mem_wdata[3]~output (
	.i(\data|mdr|data [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[3]~output .bus_hold = "false";
defparam \mem_wdata[3]~output .open_drain_output = "false";
defparam \mem_wdata[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N20
stratixiii_io_obuf \mem_wdata[4]~output (
	.i(\data|mdr|data [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[4]~output .bus_hold = "false";
defparam \mem_wdata[4]~output .open_drain_output = "false";
defparam \mem_wdata[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N20
stratixiii_io_obuf \mem_wdata[5]~output (
	.i(\data|mdr|data [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[5]~output .bus_hold = "false";
defparam \mem_wdata[5]~output .open_drain_output = "false";
defparam \mem_wdata[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y29_N33
stratixiii_io_obuf \mem_wdata[6]~output (
	.i(\data|mdr|data [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[6]~output .bus_hold = "false";
defparam \mem_wdata[6]~output .open_drain_output = "false";
defparam \mem_wdata[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N33
stratixiii_io_obuf \mem_wdata[7]~output (
	.i(\data|mdr|data [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[7]~output .bus_hold = "false";
defparam \mem_wdata[7]~output .open_drain_output = "false";
defparam \mem_wdata[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N64
stratixiii_io_obuf \mem_wdata[8]~output (
	.i(\data|mdr|data [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[8]~output .bus_hold = "false";
defparam \mem_wdata[8]~output .open_drain_output = "false";
defparam \mem_wdata[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y51_N33
stratixiii_io_obuf \mem_wdata[9]~output (
	.i(\data|mdr|data [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[9]~output .bus_hold = "false";
defparam \mem_wdata[9]~output .open_drain_output = "false";
defparam \mem_wdata[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N33
stratixiii_io_obuf \mem_wdata[10]~output (
	.i(\data|mdr|data [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[10]~output .bus_hold = "false";
defparam \mem_wdata[10]~output .open_drain_output = "false";
defparam \mem_wdata[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y51_N95
stratixiii_io_obuf \mem_wdata[11]~output (
	.i(\data|mdr|data [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[11]~output .bus_hold = "false";
defparam \mem_wdata[11]~output .open_drain_output = "false";
defparam \mem_wdata[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N33
stratixiii_io_obuf \mem_wdata[12]~output (
	.i(\data|mdr|data [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[12]~output .bus_hold = "false";
defparam \mem_wdata[12]~output .open_drain_output = "false";
defparam \mem_wdata[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y51_N113
stratixiii_io_obuf \mem_wdata[13]~output (
	.i(\data|mdr|data [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[13]~output .bus_hold = "false";
defparam \mem_wdata[13]~output .open_drain_output = "false";
defparam \mem_wdata[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y51_N20
stratixiii_io_obuf \mem_wdata[14]~output (
	.i(\data|mdr|data [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[14]~output .bus_hold = "false";
defparam \mem_wdata[14]~output .open_drain_output = "false";
defparam \mem_wdata[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y51_N2
stratixiii_io_obuf \mem_wdata[15]~output (
	.i(\data|mdr|data [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\mem_wdata[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_wdata[15]~output .bus_hold = "false";
defparam \mem_wdata[15]~output .open_drain_output = "false";
defparam \mem_wdata[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N1
stratixiii_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
stratixiii_clkena \clk~inputclkctrl (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N32
stratixiii_io_ibuf \mem_resp~input (
	.i(mem_resp),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_resp~input_o ));
// synopsys translate_off
defparam \mem_resp~input .bus_hold = "false";
defparam \mem_resp~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N4
stratixiii_lcell_comb \Control|next_state.s_lea~0 (
// Equation(s):
// \Control|next_state.s_lea~0_combout  = ( \Control|state.decode~q  & ( (\data|IR|data [15] & (\data|IR|data [14] & (\data|IR|data [13] & !\data|IR|data [12]))) ) )

	.dataa(!\data|IR|data [15]),
	.datab(!\data|IR|data [14]),
	.datac(!\data|IR|data [13]),
	.datad(!\data|IR|data [12]),
	.datae(gnd),
	.dataf(!\Control|state.decode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|next_state.s_lea~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|next_state.s_lea~0 .extended_lut = "off";
defparam \Control|next_state.s_lea~0 .lut_mask = 64'h0000000001000100;
defparam \Control|next_state.s_lea~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N5
dffeas \Control|state.s_lea (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|next_state.s_lea~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.s_lea~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.s_lea .is_wysiwyg = "true";
defparam \Control|state.s_lea .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N32
stratixiii_lcell_comb \Control|next_state.s_stb1~0 (
// Equation(s):
// \Control|next_state.s_stb1~0_combout  = ( \data|IR|data [13] & ( (\Control|state.calc_addr2~q  & (!\data|IR|data [15] & !\data|IR|data [14])) ) )

	.dataa(gnd),
	.datab(!\Control|state.calc_addr2~q ),
	.datac(!\data|IR|data [15]),
	.datad(!\data|IR|data [14]),
	.datae(gnd),
	.dataf(!\data|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|next_state.s_stb1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|next_state.s_stb1~0 .extended_lut = "off";
defparam \Control|next_state.s_stb1~0 .lut_mask = 64'h0000000030003000;
defparam \Control|next_state.s_stb1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N36
stratixiii_lcell_comb \Control|Selector9~0 (
// Equation(s):
// \Control|Selector9~0_combout  = ( \Control|next_state.s_stb1~0_combout  & ( (!\data|IR|data [12]) # ((!\mem_resp~input_o  & \Control|state.s_ldb1~q )) ) ) # ( !\Control|next_state.s_stb1~0_combout  & ( (!\mem_resp~input_o  & \Control|state.s_ldb1~q ) ) )

	.dataa(!\mem_resp~input_o ),
	.datab(gnd),
	.datac(!\data|IR|data [12]),
	.datad(!\Control|state.s_ldb1~q ),
	.datae(gnd),
	.dataf(!\Control|next_state.s_stb1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector9~0 .extended_lut = "off";
defparam \Control|Selector9~0 .lut_mask = 64'h00AA00AAF0FAF0FA;
defparam \Control|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N37
dffeas \Control|state.s_ldb1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.s_ldb1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.s_ldb1 .is_wysiwyg = "true";
defparam \Control|state.s_ldb1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N30
stratixiii_lcell_comb \Control|next_state.s_ldb2~0 (
// Equation(s):
// \Control|next_state.s_ldb2~0_combout  = (\mem_resp~input_o  & \Control|state.s_ldb1~q )

	.dataa(gnd),
	.datab(!\mem_resp~input_o ),
	.datac(!\Control|state.s_ldb1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|next_state.s_ldb2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|next_state.s_ldb2~0 .extended_lut = "off";
defparam \Control|next_state.s_ldb2~0 .lut_mask = 64'h0303030303030303;
defparam \Control|next_state.s_ldb2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N31
dffeas \Control|state.s_ldb2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|next_state.s_ldb2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.s_ldb2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.s_ldb2 .is_wysiwyg = "true";
defparam \Control|state.s_ldb2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N28
stratixiii_lcell_comb \Control|Selector8~0 (
// Equation(s):
// \Control|Selector8~0_combout  = ( \Control|state.calc_addr1~q  & ( (\data|IR|data [13] & !\data|IR|data [12]) ) )

	.dataa(!\data|IR|data [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|IR|data [12]),
	.datae(gnd),
	.dataf(!\Control|state.calc_addr1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector8~0 .extended_lut = "off";
defparam \Control|Selector8~0 .lut_mask = 64'h0000000055005500;
defparam \Control|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N32
stratixiii_lcell_comb \Control|Selector10~0 (
// Equation(s):
// \Control|Selector10~0_combout  = ( \data|IR|data [15] & ( (!\mem_resp~input_o  & (((!\data|IR|data [14] & \Control|Selector8~0_combout )) # (\Control|state.s_ldi1~q ))) # (\mem_resp~input_o  & (!\data|IR|data [14] & (\Control|Selector8~0_combout ))) ) ) # 
// ( !\data|IR|data [15] & ( (!\mem_resp~input_o  & \Control|state.s_ldi1~q ) ) )

	.dataa(!\mem_resp~input_o ),
	.datab(!\data|IR|data [14]),
	.datac(!\Control|Selector8~0_combout ),
	.datad(!\Control|state.s_ldi1~q ),
	.datae(gnd),
	.dataf(!\data|IR|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector10~0 .extended_lut = "off";
defparam \Control|Selector10~0 .lut_mask = 64'h00AA00AA0CAE0CAE;
defparam \Control|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N33
dffeas \Control|state.s_ldi1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.s_ldi1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.s_ldi1 .is_wysiwyg = "true";
defparam \Control|state.s_ldi1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N24
stratixiii_lcell_comb \Control|next_state.s_ldi2~0 (
// Equation(s):
// \Control|next_state.s_ldi2~0_combout  = ( \Control|state.s_ldi1~q  & ( \mem_resp~input_o  ) )

	.dataa(!\mem_resp~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.s_ldi1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|next_state.s_ldi2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|next_state.s_ldi2~0 .extended_lut = "off";
defparam \Control|next_state.s_ldi2~0 .lut_mask = 64'h0000000055555555;
defparam \Control|next_state.s_ldi2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N25
dffeas \Control|state.s_ldi2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|next_state.s_ldi2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.s_ldi2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.s_ldi2 .is_wysiwyg = "true";
defparam \Control|state.s_ldi2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N22
stratixiii_lcell_comb \Control|Selector11~0 (
// Equation(s):
// \Control|Selector11~0_combout  = ( \Control|state.s_ldi2~q  ) # ( !\Control|state.s_ldi2~q  & ( (!\mem_resp~input_o  & \Control|state.s_ldi3~q ) ) )

	.dataa(!\mem_resp~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Control|state.s_ldi3~q ),
	.datae(gnd),
	.dataf(!\Control|state.s_ldi2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector11~0 .extended_lut = "off";
defparam \Control|Selector11~0 .lut_mask = 64'h00AA00AAFFFFFFFF;
defparam \Control|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N23
dffeas \Control|state.s_ldi3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.s_ldi3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.s_ldi3 .is_wysiwyg = "true";
defparam \Control|state.s_ldi3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N16
stratixiii_lcell_comb \Control|next_state.s_ldi4~0 (
// Equation(s):
// \Control|next_state.s_ldi4~0_combout  = (\mem_resp~input_o  & \Control|state.s_ldi3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_resp~input_o ),
	.datad(!\Control|state.s_ldi3~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|next_state.s_ldi4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|next_state.s_ldi4~0 .extended_lut = "off";
defparam \Control|next_state.s_ldi4~0 .lut_mask = 64'h000F000F000F000F;
defparam \Control|next_state.s_ldi4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N17
dffeas \Control|state.s_ldi4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|next_state.s_ldi4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.s_ldi4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.s_ldi4 .is_wysiwyg = "true";
defparam \Control|state.s_ldi4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N10
stratixiii_lcell_comb \Control|WideOr8~1 (
// Equation(s):
// \Control|WideOr8~1_combout  = (!\Control|state.s_lea~q  & (!\Control|state.s_ldb2~q  & (!\Control|state.s_ldi4~q  & !\Control|state.ldr2~q )))

	.dataa(!\Control|state.s_lea~q ),
	.datab(!\Control|state.s_ldb2~q ),
	.datac(!\Control|state.s_ldi4~q ),
	.datad(!\Control|state.ldr2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|WideOr8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|WideOr8~1 .extended_lut = "off";
defparam \Control|WideOr8~1 .lut_mask = 64'h8000800080008000;
defparam \Control|WideOr8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N6
stratixiii_lcell_comb \Control|next_state.s_stb1~1 (
// Equation(s):
// \Control|next_state.s_stb1~1_combout  = (\Control|next_state.s_stb1~0_combout  & \data|IR|data [12])

	.dataa(!\Control|next_state.s_stb1~0_combout ),
	.datab(gnd),
	.datac(!\data|IR|data [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|next_state.s_stb1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|next_state.s_stb1~1 .extended_lut = "off";
defparam \Control|next_state.s_stb1~1 .lut_mask = 64'h0505050505050505;
defparam \Control|next_state.s_stb1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y31_N7
dffeas \Control|state.s_stb1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|next_state.s_stb1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.s_stb1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.s_stb1 .is_wysiwyg = "true";
defparam \Control|state.s_stb1 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y31_N23
dffeas \Control|state.s_stb2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Control|state.s_stb1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.s_stb2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.s_stb2 .is_wysiwyg = "true";
defparam \Control|state.s_stb2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N38
stratixiii_lcell_comb \Control|next_state.str1~1 (
// Equation(s):
// \Control|next_state.str1~1_combout  = ( \Control|next_state.str1~0_combout  & ( (\data|IR|data [14] & !\data|IR|data [15]) ) )

	.dataa(!\data|IR|data [14]),
	.datab(gnd),
	.datac(!\data|IR|data [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|next_state.str1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|next_state.str1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|next_state.str1~1 .extended_lut = "off";
defparam \Control|next_state.str1~1 .lut_mask = 64'h0000000050505050;
defparam \Control|next_state.str1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y31_N39
dffeas \Control|state.str1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|next_state.str1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.str1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.str1 .is_wysiwyg = "true";
defparam \Control|state.str1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N8
stratixiii_lcell_comb \Control|Selector12~0 (
// Equation(s):
// \Control|Selector12~0_combout  = ( \mem_resp~input_o  & ( \Control|state.str1~q  ) ) # ( !\mem_resp~input_o  & ( ((\Control|state.str1~q ) # (\Control|state.s_stb2~q )) # (\Control|state.str2~q ) ) )

	.dataa(!\Control|state.str2~q ),
	.datab(!\Control|state.s_stb2~q ),
	.datac(!\Control|state.str1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_resp~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector12~0 .extended_lut = "off";
defparam \Control|Selector12~0 .lut_mask = 64'h7F7F7F7F0F0F0F0F;
defparam \Control|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y31_N5
dffeas \Control|state.str2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Control|Selector12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.str2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.str2 .is_wysiwyg = "true";
defparam \Control|state.str2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N20
stratixiii_lcell_comb \Control|Selector14~0 (
// Equation(s):
// \Control|Selector14~0_combout  = ((!\mem_resp~input_o  & \Control|state.s_sti4~q )) # (\Control|state.s_sti3~q )

	.dataa(gnd),
	.datab(!\mem_resp~input_o ),
	.datac(!\Control|state.s_sti3~q ),
	.datad(!\Control|state.s_sti4~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector14~0 .extended_lut = "off";
defparam \Control|Selector14~0 .lut_mask = 64'h0FCF0FCF0FCF0FCF;
defparam \Control|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y31_N21
dffeas \Control|state.s_sti4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.s_sti4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.s_sti4 .is_wysiwyg = "true";
defparam \Control|state.s_sti4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N10
stratixiii_lcell_comb \Control|WideOr15 (
// Equation(s):
// \Control|WideOr15~combout  = ( \Control|state.s_sti4~q  ) # ( !\Control|state.s_sti4~q  & ( (\Control|state.s_stb2~q ) # (\Control|state.str2~q ) ) )

	.dataa(!\Control|state.str2~q ),
	.datab(!\Control|state.s_stb2~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.s_sti4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|WideOr15~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|WideOr15 .extended_lut = "off";
defparam \Control|WideOr15 .lut_mask = 64'h77777777FFFFFFFF;
defparam \Control|WideOr15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N4
stratixiii_lcell_comb \Control|Selector6~1 (
// Equation(s):
// \Control|Selector6~1_combout  = ( \data|IR|data [15] & ( (!\Control|state.calc_addr2~q  & ((!\Control|state.calc_addr1~q ) # ((!\data|IR|data [14] & \data|IR|data [13])))) ) ) # ( !\data|IR|data [15] & ( (!\data|IR|data [13] & 
// (!\Control|state.calc_addr1~q  & (!\Control|state.calc_addr2~q ))) # (\data|IR|data [13] & ((!\data|IR|data [14] & (!\Control|state.calc_addr1~q )) # (\data|IR|data [14] & ((!\Control|state.calc_addr2~q ))))) ) )

	.dataa(!\Control|state.calc_addr1~q ),
	.datab(!\Control|state.calc_addr2~q ),
	.datac(!\data|IR|data [14]),
	.datad(!\data|IR|data [13]),
	.datae(gnd),
	.dataf(!\data|IR|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector6~1 .extended_lut = "off";
defparam \Control|Selector6~1 .lut_mask = 64'h88AC88AC88C888C8;
defparam \Control|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N36
stratixiii_lcell_comb \Control|Selector6~0 (
// Equation(s):
// \Control|Selector6~0_combout  = ( \data|IR|data [15] & ( (!\data|IR|data [12] & (\Control|state.decode~q  & (!\data|IR|data [14] & !\data|IR|data [13]))) ) )

	.dataa(!\data|IR|data [12]),
	.datab(!\Control|state.decode~q ),
	.datac(!\data|IR|data [14]),
	.datad(!\data|IR|data [13]),
	.datae(!\data|IR|data [15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector6~0 .extended_lut = "off";
defparam \Control|Selector6~0 .lut_mask = 64'h0000200000002000;
defparam \Control|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N2
stratixiii_lcell_comb \data|ALU|Selector15~4 (
// Equation(s):
// \data|ALU|Selector15~4_combout  = ( \data|ALU|Equal0~0_combout  & ( \data|regfile|data~148_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|regfile|data~148_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|ALU|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector15~4 .extended_lut = "off";
defparam \data|ALU|Selector15~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \data|ALU|Selector15~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N2
stratixiii_lcell_comb \Control|next_state.s_not~0 (
// Equation(s):
// \Control|next_state.s_not~0_combout  = ( !\data|IR|data [14] & ( (\data|IR|data [15] & (\data|IR|data [12] & (\Control|state.decode~q  & !\data|IR|data [13]))) ) )

	.dataa(!\data|IR|data [15]),
	.datab(!\data|IR|data [12]),
	.datac(!\Control|state.decode~q ),
	.datad(!\data|IR|data [13]),
	.datae(gnd),
	.dataf(!\data|IR|data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|next_state.s_not~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|next_state.s_not~0 .extended_lut = "off";
defparam \Control|next_state.s_not~0 .lut_mask = 64'h0100010000000000;
defparam \Control|next_state.s_not~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y31_N3
dffeas \Control|state.s_not (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|next_state.s_not~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.s_not~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.s_not .is_wysiwyg = "true";
defparam \Control|state.s_not .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N8
stratixiii_lcell_comb \data|ALU|Equal0~3 (
// Equation(s):
// \data|ALU|Equal0~3_combout  = ( !\Control|state.shf~q  & ( (\Control|WideOr3~0_combout  & (!\Control|Selector1~0_combout  & !\Control|state.s_not~q )) ) )

	.dataa(!\Control|WideOr3~0_combout ),
	.datab(!\Control|Selector1~0_combout ),
	.datac(gnd),
	.datad(!\Control|state.s_not~q ),
	.datae(gnd),
	.dataf(!\Control|state.shf~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Equal0~3 .extended_lut = "off";
defparam \data|ALU|Equal0~3 .lut_mask = 64'h4400440000000000;
defparam \data|ALU|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N10
stratixiii_lcell_comb \data|ALU|Equal0~4 (
// Equation(s):
// \data|ALU|Equal0~4_combout  = ( \Control|state.s_not~q  & ( (!\Control|state.shf~q  & ((!\Control|WideOr3~0_combout ) # (!\Control|Selector1~0_combout ))) ) ) # ( !\Control|state.s_not~q  & ( (!\Control|WideOr3~0_combout  & !\Control|state.shf~q ) ) )

	.dataa(!\Control|WideOr3~0_combout ),
	.datab(!\Control|Selector1~0_combout ),
	.datac(!\Control|state.shf~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.s_not~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Equal0~4 .extended_lut = "off";
defparam \data|ALU|Equal0~4 .lut_mask = 64'hA0A0A0A0E0E0E0E0;
defparam \data|ALU|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N20
stratixiii_lcell_comb \Control|next_state.s_add_imm~0 (
// Equation(s):
// \Control|next_state.s_add_imm~0_combout  = ( \data|IR|data [12] & ( (!\data|IR|data [15] & (!\data|IR|data [13] & \Control|state.decode~q )) ) )

	.dataa(!\data|IR|data [15]),
	.datab(gnd),
	.datac(!\data|IR|data [13]),
	.datad(!\Control|state.decode~q ),
	.datae(gnd),
	.dataf(!\data|IR|data [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|next_state.s_add_imm~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|next_state.s_add_imm~0 .extended_lut = "off";
defparam \Control|next_state.s_add_imm~0 .lut_mask = 64'h0000000000A000A0;
defparam \Control|next_state.s_add_imm~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N6
stratixiii_lcell_comb \Control|next_state.s_and_imm~0 (
// Equation(s):
// \Control|next_state.s_and_imm~0_combout  = (\data|IR|data [14] & (\Control|next_state.s_add_imm~0_combout  & \data|IR|data [5]))

	.dataa(gnd),
	.datab(!\data|IR|data [14]),
	.datac(!\Control|next_state.s_add_imm~0_combout ),
	.datad(!\data|IR|data [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|next_state.s_and_imm~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|next_state.s_and_imm~0 .extended_lut = "off";
defparam \Control|next_state.s_and_imm~0 .lut_mask = 64'h0003000300030003;
defparam \Control|next_state.s_and_imm~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y31_N7
dffeas \Control|state.s_and_imm (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|next_state.s_and_imm~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.s_and_imm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.s_and_imm .is_wysiwyg = "true";
defparam \Control|state.s_and_imm .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N32
stratixiii_lcell_comb \data|alumux|Mux10~0 (
// Equation(s):
// \data|alumux|Mux10~0_combout  = ( !\Control|state.s_and_imm~q  & ( (!\Control|state.s_add_imm~q  & !\Control|state.calc_addr2~q ) ) )

	.dataa(!\Control|state.s_add_imm~q ),
	.datab(gnd),
	.datac(!\Control|state.calc_addr2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.s_and_imm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|alumux|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|alumux|Mux10~0 .extended_lut = "off";
defparam \data|alumux|Mux10~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \data|alumux|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y31_N32
stratixiii_io_ibuf \mem_rdata[0]~input (
	.i(mem_rdata[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[0]~input_o ));
// synopsys translate_off
defparam \mem_rdata[0]~input .bus_hold = "false";
defparam \mem_rdata[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y27_N16
stratixiii_lcell_comb \Control|WideOr3 (
// Equation(s):
// \Control|WideOr3~combout  = ( \Control|WideOr3~0_combout  & ( !\Control|WideOr2~1_combout  ) ) # ( !\Control|WideOr3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|WideOr2~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|WideOr3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|WideOr3 .extended_lut = "off";
defparam \Control|WideOr3 .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \Control|WideOr3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y29_N21
dffeas \data|mdr|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|ALU|Selector15~6_combout ),
	.asdata(\mem_rdata[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|WideOr2~1_combout ),
	.ena(\Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mdr|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mdr|data[0] .is_wysiwyg = "true";
defparam \data|mdr|data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y29_N35
dffeas \data|IR|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|mdr|data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|IR|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data|IR|data[0] .is_wysiwyg = "true";
defparam \data|IR|data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y33_N12
stratixiii_lcell_comb \data|regfile|data~16feeder (
// Equation(s):
// \data|regfile|data~16feeder_combout  = ( \data|regfilemux|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~16feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~16feeder .extended_lut = "off";
defparam \data|regfile|data~16feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~16feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N34
stratixiii_lcell_comb \Control|alumux_sel[1]~0 (
// Equation(s):
// \Control|alumux_sel[1]~0_combout  = ( !\Control|state.s_and_imm~q  & ( !\Control|state.s_add_imm~q  ) )

	.dataa(!\Control|state.s_add_imm~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.s_and_imm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|alumux_sel[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|alumux_sel[1]~0 .extended_lut = "off";
defparam \Control|alumux_sel[1]~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \Control|alumux_sel[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N36
stratixiii_lcell_comb \data|alumux|Mux5~2 (
// Equation(s):
// \data|alumux|Mux5~2_combout  = (\Control|alumux_sel[1]~0_combout  & \Control|state.calc_addr1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|alumux_sel[1]~0_combout ),
	.datad(!\Control|state.calc_addr1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|alumux|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|alumux|Mux5~2 .extended_lut = "off";
defparam \data|alumux|Mux5~2 .lut_mask = 64'h000F000F000F000F;
defparam \data|alumux|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N12
stratixiii_lcell_comb \Control|Selector0~0 (
// Equation(s):
// \Control|Selector0~0_combout  = ( \data|IR|data [5] & ( (\Control|WideOr3~0_combout  & (!\Control|state.s_not~q  & ((!\data|IR|data [4]) # (!\Control|state.shf~q )))) ) ) # ( !\data|IR|data [5] & ( (\Control|WideOr3~0_combout  & !\Control|state.s_not~q ) 
// ) )

	.dataa(!\data|IR|data [4]),
	.datab(!\Control|state.shf~q ),
	.datac(!\Control|WideOr3~0_combout ),
	.datad(!\Control|state.s_not~q ),
	.datae(gnd),
	.dataf(!\data|IR|data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector0~0 .extended_lut = "off";
defparam \Control|Selector0~0 .lut_mask = 64'h0F000F000E000E00;
defparam \Control|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N26
stratixiii_lcell_comb \Control|Selector2~0 (
// Equation(s):
// \Control|Selector2~0_combout  = ( \Control|state.s_ldb2~q  & ( (!\data|mar|data [0] & !\Control|state.trap1~q ) ) ) # ( !\Control|state.s_ldb2~q  & ( !\Control|state.trap1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|mar|data [0]),
	.datad(!\Control|state.trap1~q ),
	.datae(gnd),
	.dataf(!\Control|state.s_ldb2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector2~0 .extended_lut = "off";
defparam \Control|Selector2~0 .lut_mask = 64'hFF00FF00F000F000;
defparam \Control|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N10
stratixiii_lcell_comb \Control|Selector3~0 (
// Equation(s):
// \Control|Selector3~0_combout  = ( !\Control|state.s_lea~q  & ( (!\Control|state.s_ldb2~q ) # (\data|mar|data [0]) ) )

	.dataa(gnd),
	.datab(!\Control|state.s_ldb2~q ),
	.datac(!\data|mar|data [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.s_lea~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector3~0 .extended_lut = "off";
defparam \Control|Selector3~0 .lut_mask = 64'hCFCFCFCF00000000;
defparam \Control|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N22
stratixiii_lcell_comb \data|regfilemux|Mux6~2 (
// Equation(s):
// \data|regfilemux|Mux6~2_combout  = ( \Control|Selector3~0_combout  & ( (!\Control|Selector2~0_combout  & \Control|Selector4~1_combout ) ) ) # ( !\Control|Selector3~0_combout  & ( \Control|Selector2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|Selector2~0_combout ),
	.datad(!\Control|Selector4~1_combout ),
	.datae(gnd),
	.dataf(!\Control|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux6~2 .extended_lut = "off";
defparam \data|regfilemux|Mux6~2 .lut_mask = 64'h0F0F0F0F00F000F0;
defparam \data|regfilemux|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N36
stratixiii_lcell_comb \data|regfilemux|Mux6~3 (
// Equation(s):
// \data|regfilemux|Mux6~3_combout  = ( \Control|Selector3~0_combout  & ( (\Control|Selector2~0_combout ) # (\Control|Selector4~1_combout ) ) ) # ( !\Control|Selector3~0_combout  & ( (!\Control|Selector4~1_combout  & \Control|Selector2~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|Selector4~1_combout ),
	.datad(!\Control|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\Control|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux6~3 .extended_lut = "off";
defparam \data|regfilemux|Mux6~3 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \data|regfilemux|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N0
stratixiii_lcell_comb \data|pc_plus2|Add0~1 (
// Equation(s):
// \data|pc_plus2|Add0~1_sumout  = SUM(( \data|pc|data [1] ) + ( VCC ) + ( !VCC ))
// \data|pc_plus2|Add0~2  = CARRY(( \data|pc|data [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|pc|data [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\data|pc_plus2|Add0~1_sumout ),
	.cout(\data|pc_plus2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \data|pc_plus2|Add0~1 .extended_lut = "off";
defparam \data|pc_plus2|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \data|pc_plus2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N0
stratixiii_lcell_comb \data|jsr_adder|Add0~1 (
// Equation(s):
// \data|jsr_adder|Add0~1_sumout  = SUM(( \data|pc|data [1] ) + ( \data|IR|data [0] ) + ( !VCC ))
// \data|jsr_adder|Add0~2  = CARRY(( \data|pc|data [1] ) + ( \data|IR|data [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|pc|data [1]),
	.datae(gnd),
	.dataf(!\data|IR|data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\data|jsr_adder|Add0~1_sumout ),
	.cout(\data|jsr_adder|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \data|jsr_adder|Add0~1 .extended_lut = "off";
defparam \data|jsr_adder|Add0~1 .lut_mask = 64'h0000FF00000000FF;
defparam \data|jsr_adder|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N28
stratixiii_lcell_comb \Control|next_state.jsr~0 (
// Equation(s):
// \Control|next_state.jsr~0_combout  = ( !\data|IR|data [13] & ( (\Control|state.decode~q  & (!\data|IR|data [12] & (!\data|IR|data [15] & \data|IR|data [14]))) ) )

	.dataa(!\Control|state.decode~q ),
	.datab(!\data|IR|data [12]),
	.datac(!\data|IR|data [15]),
	.datad(!\data|IR|data [14]),
	.datae(gnd),
	.dataf(!\data|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|next_state.jsr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|next_state.jsr~0 .extended_lut = "off";
defparam \Control|next_state.jsr~0 .lut_mask = 64'h0040004000000000;
defparam \Control|next_state.jsr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y31_N29
dffeas \Control|state.jsr (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|next_state.jsr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.jsr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.jsr .is_wysiwyg = "true";
defparam \Control|state.jsr .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N30
stratixiii_lcell_comb \Control|next_state.jmp~0 (
// Equation(s):
// \Control|next_state.jmp~0_combout  = ( \data|IR|data [15] & ( (\Control|state.decode~q  & (!\data|IR|data [12] & (\data|IR|data [14] & !\data|IR|data [13]))) ) )

	.dataa(!\Control|state.decode~q ),
	.datab(!\data|IR|data [12]),
	.datac(!\data|IR|data [14]),
	.datad(!\data|IR|data [13]),
	.datae(gnd),
	.dataf(!\data|IR|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|next_state.jmp~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|next_state.jmp~0 .extended_lut = "off";
defparam \Control|next_state.jmp~0 .lut_mask = 64'h0000000004000400;
defparam \Control|next_state.jmp~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y31_N31
dffeas \Control|state.jmp (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|next_state.jmp~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.jmp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.jmp .is_wysiwyg = "true";
defparam \Control|state.jmp .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y31_N19
dffeas \Control|state.trap4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Control|state.trap3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.trap4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.trap4 .is_wysiwyg = "true";
defparam \Control|state.trap4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N14
stratixiii_lcell_comb \Control|WideOr1~0 (
// Equation(s):
// \Control|WideOr1~0_combout  = ( !\Control|state.trap4~q  & ( (!\Control|state.jsr~q  & !\Control|state.jmp~q ) ) )

	.dataa(!\Control|state.jsr~q ),
	.datab(gnd),
	.datac(!\Control|state.jmp~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.trap4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|WideOr1~0 .extended_lut = "off";
defparam \Control|WideOr1~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \Control|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N24
stratixiii_lcell_comb \Control|next_state.br~0 (
// Equation(s):
// \Control|next_state.br~0_combout  = ( !\data|IR|data [14] & ( (!\data|IR|data [15] & (!\data|IR|data [12] & (!\data|IR|data [13] & \Control|state.decode~q ))) ) )

	.dataa(!\data|IR|data [15]),
	.datab(!\data|IR|data [12]),
	.datac(!\data|IR|data [13]),
	.datad(!\Control|state.decode~q ),
	.datae(gnd),
	.dataf(!\data|IR|data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|next_state.br~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|next_state.br~0 .extended_lut = "off";
defparam \Control|next_state.br~0 .lut_mask = 64'h0080008000000000;
defparam \Control|next_state.br~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y31_N25
dffeas \Control|state.br (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|next_state.br~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.br .is_wysiwyg = "true";
defparam \Control|state.br .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N14
stratixiii_lcell_comb \Control|next_state.br_taken~0 (
// Equation(s):
// \Control|next_state.br_taken~0_combout  = ( \Control|state.br~q  & ( !\data|cccomp|out~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|cccomp|out~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.br~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|next_state.br_taken~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|next_state.br_taken~0 .extended_lut = "off";
defparam \Control|next_state.br_taken~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Control|next_state.br_taken~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y31_N15
dffeas \Control|state.br_taken (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|next_state.br_taken~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.br_taken~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.br_taken .is_wysiwyg = "true";
defparam \Control|state.br_taken .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N36
stratixiii_lcell_comb \Control|Selector5~0 (
// Equation(s):
// \Control|Selector5~0_combout  = ( \Control|state.jsr~q  & ( \data|IR|data [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|IR|data [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.jsr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector5~0 .extended_lut = "off";
defparam \Control|Selector5~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \Control|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N2
stratixiii_lcell_comb \data|pc|data[8]~0 (
// Equation(s):
// \data|pc|data[8]~0_combout  = ( \Control|Selector5~0_combout  & ( !\Control|state.trap2~q  ) ) # ( !\Control|Selector5~0_combout  & ( !\Control|state.trap2~q  & ( (\Control|state.br_taken~q ) # (\Control|WideOr1~0_combout ) ) ) )

	.dataa(!\Control|WideOr1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Control|state.br_taken~q ),
	.datae(!\Control|Selector5~0_combout ),
	.dataf(!\Control|state.trap2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|pc|data[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|pc|data[8]~0 .extended_lut = "off";
defparam \data|pc|data[8]~0 .lut_mask = 64'h55FFFFFF00000000;
defparam \data|pc|data[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N0
stratixiii_lcell_comb \data|br_adder|Add0~1 (
// Equation(s):
// \data|br_adder|Add0~1_sumout  = SUM(( \data|pc|data [1] ) + ( \data|IR|data [0] ) + ( !VCC ))
// \data|br_adder|Add0~2  = CARRY(( \data|pc|data [1] ) + ( \data|IR|data [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|pc|data [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|IR|data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\data|br_adder|Add0~1_sumout ),
	.cout(\data|br_adder|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \data|br_adder|Add0~1 .extended_lut = "off";
defparam \data|br_adder|Add0~1 .lut_mask = 64'h0000FF0000000F0F;
defparam \data|br_adder|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N32
stratixiii_lcell_comb \data|pcmux|Mux14~0 (
// Equation(s):
// \data|pcmux|Mux14~0_combout  = ( \data|regfile|data~268_combout  & ( \Control|WideOr1~0_combout  & ( (!\data|pc|data[8]~0_combout  & (\data|IR|data [0])) # (\data|pc|data[8]~0_combout  & ((\data|br_adder|Add0~1_sumout ))) ) ) ) # ( 
// !\data|regfile|data~268_combout  & ( \Control|WideOr1~0_combout  & ( (!\data|pc|data[8]~0_combout  & (\data|IR|data [0])) # (\data|pc|data[8]~0_combout  & ((\data|br_adder|Add0~1_sumout ))) ) ) ) # ( \data|regfile|data~268_combout  & ( 
// !\Control|WideOr1~0_combout  & ( (!\data|pc|data[8]~0_combout ) # (\data|jsr_adder|Add0~1_sumout ) ) ) ) # ( !\data|regfile|data~268_combout  & ( !\Control|WideOr1~0_combout  & ( (\data|jsr_adder|Add0~1_sumout  & \data|pc|data[8]~0_combout ) ) ) )

	.dataa(!\data|IR|data [0]),
	.datab(!\data|jsr_adder|Add0~1_sumout ),
	.datac(!\data|pc|data[8]~0_combout ),
	.datad(!\data|br_adder|Add0~1_sumout ),
	.datae(!\data|regfile|data~268_combout ),
	.dataf(!\Control|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|pcmux|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|pcmux|Mux14~0 .extended_lut = "off";
defparam \data|pcmux|Mux14~0 .lut_mask = 64'h0303F3F3505F505F;
defparam \data|pcmux|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N30
stratixiii_lcell_comb \data|pc|data[8]~1 (
// Equation(s):
// \data|pc|data[8]~1_combout  = ( \Control|state.br_taken~q  ) # ( !\Control|state.br_taken~q  & ( ((!\Control|WideOr1~0_combout ) # (\Control|state.trap2~q )) # (\Control|Selector5~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Control|Selector5~0_combout ),
	.datac(!\Control|WideOr1~0_combout ),
	.datad(!\Control|state.trap2~q ),
	.datae(gnd),
	.dataf(!\Control|state.br_taken~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|pc|data[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|pc|data[8]~1 .extended_lut = "off";
defparam \data|pc|data[8]~1 .lut_mask = 64'hF3FFF3FFFFFFFFFF;
defparam \data|pc|data[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N4
stratixiii_lcell_comb \Control|WideOr1~1 (
// Equation(s):
// \Control|WideOr1~1_combout  = ( \Control|WideOr1~0_combout  & ( !\Control|state.br_taken~q  ) )

	.dataa(gnd),
	.datab(!\Control|state.br_taken~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|WideOr1~1 .extended_lut = "off";
defparam \Control|WideOr1~1 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Control|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N26
stratixiii_lcell_comb \Control|WideOr1 (
// Equation(s):
// \Control|WideOr1~combout  = ( \Control|WideOr1~1_combout  & ( (!\Control|state.fetch1~q ) # (\Control|state.trap2~q ) ) ) # ( !\Control|WideOr1~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|state.fetch1~q ),
	.datad(!\Control|state.trap2~q ),
	.datae(gnd),
	.dataf(!\Control|WideOr1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|WideOr1 .extended_lut = "off";
defparam \Control|WideOr1 .lut_mask = 64'hFFFFFFFFF0FFF0FF;
defparam \Control|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N1
dffeas \data|pc|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|pc_plus2|Add0~1_sumout ),
	.asdata(\data|pcmux|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data|pc|data[8]~1_combout ),
	.ena(\Control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|pc|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data|pc|data[1] .is_wysiwyg = "true";
defparam \data|pc|data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N2
stratixiii_lcell_comb \data|pc_plus2|Add0~5 (
// Equation(s):
// \data|pc_plus2|Add0~5_sumout  = SUM(( \data|pc|data [2] ) + ( GND ) + ( \data|pc_plus2|Add0~2  ))
// \data|pc_plus2|Add0~6  = CARRY(( \data|pc|data [2] ) + ( GND ) + ( \data|pc_plus2|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|pc|data [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|pc_plus2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|pc_plus2|Add0~5_sumout ),
	.cout(\data|pc_plus2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \data|pc_plus2|Add0~5 .extended_lut = "off";
defparam \data|pc_plus2|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|pc_plus2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N36
stratixiii_lcell_comb \data|regfilemux|Mux6~0 (
// Equation(s):
// \data|regfilemux|Mux6~0_combout  = (!\Control|Selector2~0_combout  & \Control|Selector4~1_combout )

	.dataa(!\Control|Selector2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Control|Selector4~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux6~0 .extended_lut = "off";
defparam \data|regfilemux|Mux6~0 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \data|regfilemux|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N36
stratixiii_lcell_comb \data|ALU|Selector6~2 (
// Equation(s):
// \data|ALU|Selector6~2_combout  = ( \data|ALU|Equal0~2_combout  & ( (!\data|ALU|ShiftLeft0~4_combout  & !\data|alumux|Mux13~0_combout ) ) )

	.dataa(gnd),
	.datab(!\data|ALU|ShiftLeft0~4_combout ),
	.datac(gnd),
	.datad(!\data|alumux|Mux13~0_combout ),
	.datae(gnd),
	.dataf(!\data|ALU|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector6~2 .extended_lut = "off";
defparam \data|ALU|Selector6~2 .lut_mask = 64'h00000000CC00CC00;
defparam \data|ALU|Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N6
stratixiii_lcell_comb \data|regfile|data~81feeder (
// Equation(s):
// \data|regfile|data~81feeder_combout  = ( \data|regfilemux|Mux14~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|Mux14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~81feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~81feeder .extended_lut = "off";
defparam \data|regfile|data~81feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~81feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y32_N7
dffeas \data|regfile|data~81 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~81feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~81 .is_wysiwyg = "true";
defparam \data|regfile|data~81 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N10
stratixiii_lcell_comb \Control|next_state.s_and~0 (
// Equation(s):
// \Control|next_state.s_and~0_combout  = ( \data|IR|data [14] & ( (!\data|IR|data [5] & \Control|next_state.s_add_imm~0_combout ) ) )

	.dataa(!\data|IR|data [5]),
	.datab(gnd),
	.datac(!\Control|next_state.s_add_imm~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|IR|data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|next_state.s_and~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|next_state.s_and~0 .extended_lut = "off";
defparam \Control|next_state.s_and~0 .lut_mask = 64'h000000000A0A0A0A;
defparam \Control|next_state.s_and~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y31_N11
dffeas \Control|state.s_and (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|next_state.s_and~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.s_and~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.s_and .is_wysiwyg = "true";
defparam \Control|state.s_and .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N12
stratixiii_lcell_comb \Control|next_state.s_add~0 (
// Equation(s):
// \Control|next_state.s_add~0_combout  = (!\data|IR|data [14] & (!\data|IR|data [5] & \Control|next_state.s_add_imm~0_combout ))

	.dataa(gnd),
	.datab(!\data|IR|data [14]),
	.datac(!\data|IR|data [5]),
	.datad(!\Control|next_state.s_add_imm~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|next_state.s_add~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|next_state.s_add~0 .extended_lut = "off";
defparam \Control|next_state.s_add~0 .lut_mask = 64'h00C000C000C000C0;
defparam \Control|next_state.s_add~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y31_N13
dffeas \Control|state.s_add (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|next_state.s_add~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.s_add~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.s_add .is_wysiwyg = "true";
defparam \Control|state.s_add .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N38
stratixiii_lcell_comb \Control|WideOr8~0 (
// Equation(s):
// \Control|WideOr8~0_combout  = ( !\Control|state.s_not~q  & ( (!\Control|state.shf~q  & (!\Control|state.s_and~q  & (\Control|alumux_sel[1]~0_combout  & !\Control|state.s_add~q ))) ) )

	.dataa(!\Control|state.shf~q ),
	.datab(!\Control|state.s_and~q ),
	.datac(!\Control|alumux_sel[1]~0_combout ),
	.datad(!\Control|state.s_add~q ),
	.datae(gnd),
	.dataf(!\Control|state.s_not~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|WideOr8~0 .extended_lut = "off";
defparam \Control|WideOr8~0 .lut_mask = 64'h0800080000000000;
defparam \Control|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N8
stratixiii_lcell_comb \Control|WideOr8~2 (
// Equation(s):
// \Control|WideOr8~2_combout  = ( \Control|WideOr8~1_combout  & ( \Control|WideOr8~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|WideOr8~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|WideOr8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|WideOr8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|WideOr8~2 .extended_lut = "off";
defparam \Control|WideOr8~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \Control|WideOr8~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N18
stratixiii_lcell_comb \data|regfile|data~387 (
// Equation(s):
// \data|regfile|data~387_combout  = ( !\data|IR|data [9] & ( ((!\Control|WideOr8~2_combout ) # (\Control|state.trap4~q )) # (\Control|state.trap1~q ) ) )

	.dataa(!\Control|state.trap1~q ),
	.datab(!\Control|state.trap4~q ),
	.datac(gnd),
	.datad(!\Control|WideOr8~2_combout ),
	.datae(gnd),
	.dataf(!\data|IR|data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~387_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~387 .extended_lut = "off";
defparam \data|regfile|data~387 .lut_mask = 64'hFF77FF7700000000;
defparam \data|regfile|data~387 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N32
stratixiii_lcell_comb \data|regfile|data~393 (
// Equation(s):
// \data|regfile|data~393_combout  = ( \data|IR|data [11] & ( (\data|regfile|data~387_combout  & \data|IR|data [10]) ) )

	.dataa(!\data|regfile|data~387_combout ),
	.datab(!\data|IR|data [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|IR|data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~393_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~393 .extended_lut = "off";
defparam \data|regfile|data~393 .lut_mask = 64'h0000000011111111;
defparam \data|regfile|data~393 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y32_N33
dffeas \data|regfile|data~97 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfilemux|Mux14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~97 .is_wysiwyg = "true";
defparam \data|regfile|data~97 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N16
stratixiii_lcell_comb \data|regfile|data~384 (
// Equation(s):
// \data|regfile|data~384_combout  = ( \data|IR|data [9] & ( ((!\Control|WideOr8~2_combout ) # (\Control|state.trap4~q )) # (\Control|state.trap1~q ) ) )

	.dataa(!\Control|state.trap1~q ),
	.datab(!\Control|state.trap4~q ),
	.datac(!\Control|WideOr8~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|IR|data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~384_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~384 .extended_lut = "off";
defparam \data|regfile|data~384 .lut_mask = 64'h00000000F7F7F7F7;
defparam \data|regfile|data~384 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N0
stratixiii_lcell_comb \data|regfile|data~390 (
// Equation(s):
// \data|regfile|data~390_combout  = (!\data|IR|data [11] & (\data|regfile|data~384_combout  & \data|IR|data [10]))

	.dataa(!\data|IR|data [11]),
	.datab(!\data|regfile|data~384_combout ),
	.datac(gnd),
	.datad(!\data|IR|data [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~390_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~390 .extended_lut = "off";
defparam \data|regfile|data~390 .lut_mask = 64'h0022002200220022;
defparam \data|regfile|data~390 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y31_N29
dffeas \data|regfile|data~49 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~49 .is_wysiwyg = "true";
defparam \data|regfile|data~49 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N34
stratixiii_lcell_comb \data|regfile|data~392 (
// Equation(s):
// \data|regfile|data~392_combout  = ( !\data|IR|data [11] & ( (\data|regfile|data~387_combout  & \data|IR|data [10]) ) )

	.dataa(!\data|regfile|data~387_combout ),
	.datab(!\data|IR|data [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|IR|data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~392_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~392 .extended_lut = "off";
defparam \data|regfile|data~392 .lut_mask = 64'h1111111100000000;
defparam \data|regfile|data~392 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y30_N1
dffeas \data|regfile|data~33 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~33 .is_wysiwyg = "true";
defparam \data|regfile|data~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N35
dffeas \data|regfile|data~17 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~17 .is_wysiwyg = "true";
defparam \data|regfile|data~17 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N30
stratixiii_lcell_comb \data|regfile|data~391 (
// Equation(s):
// \data|regfile|data~391_combout  = ( !\data|IR|data [11] & ( (\data|regfile|data~387_combout  & !\data|IR|data [10]) ) )

	.dataa(!\data|regfile|data~387_combout ),
	.datab(!\data|IR|data [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|IR|data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~391_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~391 .extended_lut = "off";
defparam \data|regfile|data~391 .lut_mask = 64'h4444444400000000;
defparam \data|regfile|data~391 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y30_N37
dffeas \data|regfile|data~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~1 .is_wysiwyg = "true";
defparam \data|regfile|data~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N0
stratixiii_lcell_comb \data|regfile|data~152 (
// Equation(s):
// \data|regfile|data~152_combout  = ( !\data|IR|data [1] & ( (!\data|IR|data [0] & (((\data|regfile|data~1_q  & ((!\data|IR|data [2])))))) # (\data|IR|data [0] & ((((\data|IR|data [2]) # (\data|regfile|data~17_q ))))) ) ) # ( \data|IR|data [1] & ( 
// (!\data|IR|data [0] & (((\data|regfile|data~33_q  & ((!\data|IR|data [2])))))) # (\data|IR|data [0] & ((((\data|IR|data [2]))) # (\data|regfile|data~49_q ))) ) )

	.dataa(!\data|IR|data [0]),
	.datab(!\data|regfile|data~49_q ),
	.datac(!\data|regfile|data~33_q ),
	.datad(!\data|regfile|data~17_q ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|IR|data [2]),
	.datag(!\data|regfile|data~1_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~152 .extended_lut = "on";
defparam \data|regfile|data~152 .lut_mask = 64'h0A5F1B1B55555555;
defparam \data|regfile|data~152 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N28
stratixiii_lcell_comb \data|regfile|data~388 (
// Equation(s):
// \data|regfile|data~388_combout  = ( \data|IR|data [11] & ( (\data|regfile|data~387_combout  & !\data|IR|data [10]) ) )

	.dataa(!\data|regfile|data~387_combout ),
	.datab(!\data|IR|data [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|IR|data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~388_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~388 .extended_lut = "off";
defparam \data|regfile|data~388 .lut_mask = 64'h0000000044444444;
defparam \data|regfile|data~388 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y30_N25
dffeas \data|regfile|data~65 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~65 .is_wysiwyg = "true";
defparam \data|regfile|data~65 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N24
stratixiii_lcell_comb \data|regfile|data~156 (
// Equation(s):
// \data|regfile|data~156_combout  = ( !\data|IR|data [1] & ( ((!\data|regfile|data~152_combout  & (((\data|regfile|data~65_q  & \data|IR|data [2])))) # (\data|regfile|data~152_combout  & (((!\data|IR|data [2])) # (\data|regfile|data~81_q )))) ) ) # ( 
// \data|IR|data [1] & ( ((!\data|regfile|data~152_combout  & (((\data|regfile|data~97_q  & \data|IR|data [2])))) # (\data|regfile|data~152_combout  & (((!\data|IR|data [2])) # (\data|regfile|data~113_q )))) ) )

	.dataa(!\data|regfile|data~113_q ),
	.datab(!\data|regfile|data~81_q ),
	.datac(!\data|regfile|data~97_q ),
	.datad(!\data|regfile|data~152_combout ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|IR|data [2]),
	.datag(!\data|regfile|data~65_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~156 .extended_lut = "on";
defparam \data|regfile|data~156 .lut_mask = 64'h00FF00FF0F330F55;
defparam \data|regfile|data~156 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N6
stratixiii_lcell_comb \data|alumux|Mux14~0 (
// Equation(s):
// \data|alumux|Mux14~0_combout  = ( \data|regfile|data~156_combout  & ( (!\data|alumux|Mux10~0_combout  & (((\data|IR|data [1])))) # (\data|alumux|Mux10~0_combout  & (((!\Control|state.calc_addr1~q )) # (\data|IR|data [0]))) ) ) # ( 
// !\data|regfile|data~156_combout  & ( (!\data|alumux|Mux10~0_combout  & (((\data|IR|data [1])))) # (\data|alumux|Mux10~0_combout  & (\data|IR|data [0] & ((\Control|state.calc_addr1~q )))) ) )

	.dataa(!\data|alumux|Mux10~0_combout ),
	.datab(!\data|IR|data [0]),
	.datac(!\data|IR|data [1]),
	.datad(!\Control|state.calc_addr1~q ),
	.datae(gnd),
	.dataf(!\data|regfile|data~156_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|alumux|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|alumux|Mux14~0 .extended_lut = "off";
defparam \data|alumux|Mux14~0 .lut_mask = 64'h0A1B0A1B5F1B5F1B;
defparam \data|alumux|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N12
stratixiii_lcell_comb \data|ALU|Equal0~5 (
// Equation(s):
// \data|ALU|Equal0~5_combout  = ( !\Control|state.shf~q  & ( (\Control|Selector1~1_combout  & !\Control|Selector0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|Selector1~1_combout ),
	.datad(!\Control|Selector0~0_combout ),
	.datae(gnd),
	.dataf(!\Control|state.shf~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Equal0~5 .extended_lut = "off";
defparam \data|ALU|Equal0~5 .lut_mask = 64'h0F000F0000000000;
defparam \data|ALU|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N34
stratixiii_lcell_comb \data|ALU|ShiftLeft0~6 (
// Equation(s):
// \data|ALU|ShiftLeft0~6_combout  = ( !\data|alumux|Mux12~0_combout  & ( !\data|alumux|Mux13~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|alumux|Mux13~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|alumux|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftLeft0~6 .extended_lut = "off";
defparam \data|ALU|ShiftLeft0~6 .lut_mask = 64'hF0F0F0F000000000;
defparam \data|ALU|ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N2
stratixiii_lcell_comb \data|br_adder|Add0~5 (
// Equation(s):
// \data|br_adder|Add0~5_sumout  = SUM(( \data|IR|data [1] ) + ( \data|pc|data [2] ) + ( \data|br_adder|Add0~2  ))
// \data|br_adder|Add0~6  = CARRY(( \data|IR|data [1] ) + ( \data|pc|data [2] ) + ( \data|br_adder|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|IR|data [1]),
	.datae(gnd),
	.dataf(!\data|pc|data [2]),
	.datag(gnd),
	.cin(\data|br_adder|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|br_adder|Add0~5_sumout ),
	.cout(\data|br_adder|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \data|br_adder|Add0~5 .extended_lut = "off";
defparam \data|br_adder|Add0~5 .lut_mask = 64'h0000FF00000000FF;
defparam \data|br_adder|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N4
stratixiii_lcell_comb \data|br_adder|Add0~9 (
// Equation(s):
// \data|br_adder|Add0~9_sumout  = SUM(( \data|pc|data [3] ) + ( \data|IR|data [2] ) + ( \data|br_adder|Add0~6  ))
// \data|br_adder|Add0~10  = CARRY(( \data|pc|data [3] ) + ( \data|IR|data [2] ) + ( \data|br_adder|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|pc|data [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|IR|data [2]),
	.datag(gnd),
	.cin(\data|br_adder|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|br_adder|Add0~9_sumout ),
	.cout(\data|br_adder|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \data|br_adder|Add0~9 .extended_lut = "off";
defparam \data|br_adder|Add0~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \data|br_adder|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N30
stratixiii_lcell_comb \data|regfilemux|Mux12~0 (
// Equation(s):
// \data|regfilemux|Mux12~0_combout  = ( \Control|Selector2~0_combout  & ( (!\Control|Selector4~1_combout  & (\data|mdr|data [3])) # (\Control|Selector4~1_combout  & ((\data|br_adder|Add0~9_sumout ))) ) ) # ( !\Control|Selector2~0_combout  & ( (\data|pc|data 
// [3] & !\Control|Selector4~1_combout ) ) )

	.dataa(!\data|mdr|data [3]),
	.datab(!\data|pc|data [3]),
	.datac(!\Control|Selector4~1_combout ),
	.datad(!\data|br_adder|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\Control|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux12~0 .extended_lut = "off";
defparam \data|regfilemux|Mux12~0 .lut_mask = 64'h30303030505F505F;
defparam \data|regfilemux|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N2
stratixiii_lcell_comb \data|regfilemux|Mux12~1 (
// Equation(s):
// \data|regfilemux|Mux12~1_combout  = ( \data|ALU|Selector12~6_combout  & ( (((\data|regfilemux|Mux6~0_combout  & \data|mdr|data [11])) # (\data|regfilemux|Mux12~0_combout )) # (\data|regfilemux|Mux13~0_combout ) ) ) # ( !\data|ALU|Selector12~6_combout  & ( 
// (!\data|regfilemux|Mux13~0_combout  & (((\data|regfilemux|Mux6~0_combout  & \data|mdr|data [11])) # (\data|regfilemux|Mux12~0_combout ))) ) )

	.dataa(!\data|regfilemux|Mux13~0_combout ),
	.datab(!\data|regfilemux|Mux6~0_combout ),
	.datac(!\data|regfilemux|Mux12~0_combout ),
	.datad(!\data|mdr|data [11]),
	.datae(gnd),
	.dataf(!\data|ALU|Selector12~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux12~1 .extended_lut = "off";
defparam \data|regfilemux|Mux12~1 .lut_mask = 64'h0A2A0A2A5F7F5F7F;
defparam \data|regfilemux|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N6
stratixiii_lcell_comb \data|regfile|data~386 (
// Equation(s):
// \data|regfile|data~386_combout  = ( \data|regfile|data~384_combout  & ( (\data|IR|data [11] & \data|IR|data [10]) ) )

	.dataa(!\data|IR|data [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|IR|data [10]),
	.datae(gnd),
	.dataf(!\data|regfile|data~384_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~386_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~386 .extended_lut = "off";
defparam \data|regfile|data~386 .lut_mask = 64'h0000000000550055;
defparam \data|regfile|data~386 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y33_N25
dffeas \data|regfile|data~115 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~115 .is_wysiwyg = "true";
defparam \data|regfile|data~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y32_N19
dffeas \data|regfile|data~83 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~83 .is_wysiwyg = "true";
defparam \data|regfile|data~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y32_N3
dffeas \data|regfile|data~99 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfilemux|Mux12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~99 .is_wysiwyg = "true";
defparam \data|regfile|data~99 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N32
stratixiii_lcell_comb \data|storemux|f[0]~2 (
// Equation(s):
// \data|storemux|f[0]~2_combout  = ( \Control|state.s_sti3~q  & ( \data|IR|data [6] & ( \data|IR|data [9] ) ) ) # ( !\Control|state.s_sti3~q  & ( \data|IR|data [6] & ( ((!\Control|state.str1~q  & !\Control|state.s_stb1~q )) # (\data|IR|data [9]) ) ) ) # ( 
// \Control|state.s_sti3~q  & ( !\data|IR|data [6] & ( \data|IR|data [9] ) ) ) # ( !\Control|state.s_sti3~q  & ( !\data|IR|data [6] & ( (\data|IR|data [9] & ((\Control|state.s_stb1~q ) # (\Control|state.str1~q ))) ) ) )

	.dataa(gnd),
	.datab(!\Control|state.str1~q ),
	.datac(!\data|IR|data [9]),
	.datad(!\Control|state.s_stb1~q ),
	.datae(!\Control|state.s_sti3~q ),
	.dataf(!\data|IR|data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|storemux|f[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|storemux|f[0]~2 .extended_lut = "off";
defparam \data|storemux|f[0]~2 .lut_mask = 64'h030F0F0FCF0F0F0F;
defparam \data|storemux|f[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N4
stratixiii_lcell_comb \data|regfile|data~51feeder (
// Equation(s):
// \data|regfile|data~51feeder_combout  = ( \data|regfilemux|Mux12~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|Mux12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~51feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~51feeder .extended_lut = "off";
defparam \data|regfile|data~51feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~51feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y31_N5
dffeas \data|regfile|data~51 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~51feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~51 .is_wysiwyg = "true";
defparam \data|regfile|data~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y30_N29
dffeas \data|regfile|data~35 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~35 .is_wysiwyg = "true";
defparam \data|regfile|data~35 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N12
stratixiii_lcell_comb \data|regfile|data~19feeder (
// Equation(s):
// \data|regfile|data~19feeder_combout  = ( \data|regfilemux|Mux12~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|Mux12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~19feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~19feeder .extended_lut = "off";
defparam \data|regfile|data~19feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~19feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y30_N13
dffeas \data|regfile|data~19 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~19feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~19 .is_wysiwyg = "true";
defparam \data|regfile|data~19 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N2
stratixiii_lcell_comb \data|ALU|Equal0~1 (
// Equation(s):
// \data|ALU|Equal0~1_combout  = ( !\data|IR|data [4] & ( \data|IR|data [5] & ( (\Control|WideOr3~0_combout  & (!\Control|Selector1~0_combout  & (\Control|state.shf~q  & !\Control|state.s_not~q ))) ) ) ) # ( \data|IR|data [4] & ( !\data|IR|data [5] & ( 
// (\Control|WideOr3~0_combout  & (!\Control|Selector1~0_combout  & (\Control|state.shf~q  & !\Control|state.s_not~q ))) ) ) ) # ( !\data|IR|data [4] & ( !\data|IR|data [5] & ( (\Control|WideOr3~0_combout  & (!\Control|Selector1~0_combout  & 
// (\Control|state.shf~q  & !\Control|state.s_not~q ))) ) ) )

	.dataa(!\Control|WideOr3~0_combout ),
	.datab(!\Control|Selector1~0_combout ),
	.datac(!\Control|state.shf~q ),
	.datad(!\Control|state.s_not~q ),
	.datae(!\data|IR|data [4]),
	.dataf(!\data|IR|data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Equal0~1 .extended_lut = "off";
defparam \data|ALU|Equal0~1 .lut_mask = 64'h0400040004000000;
defparam \data|ALU|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N2
stratixiii_lcell_comb \data|ALU|ShiftLeft0~5 (
// Equation(s):
// \data|ALU|ShiftLeft0~5_combout  = ( \data|IR|data [1] & ( \data|alumux|Mux10~0_combout  & ( (!\Control|state.calc_addr1~q  & (((\data|regfile|data~172_combout )) # (\data|regfile|data~156_combout ))) # (\Control|state.calc_addr1~q  & (((\data|IR|data 
// [0])))) ) ) ) # ( !\data|IR|data [1] & ( \data|alumux|Mux10~0_combout  & ( (!\Control|state.calc_addr1~q  & (((\data|regfile|data~172_combout )) # (\data|regfile|data~156_combout ))) # (\Control|state.calc_addr1~q  & (((\data|IR|data [0])))) ) ) ) # ( 
// \data|IR|data [1] & ( !\data|alumux|Mux10~0_combout  ) ) # ( !\data|IR|data [1] & ( !\data|alumux|Mux10~0_combout  & ( \data|IR|data [0] ) ) )

	.dataa(!\data|regfile|data~156_combout ),
	.datab(!\data|IR|data [0]),
	.datac(!\Control|state.calc_addr1~q ),
	.datad(!\data|regfile|data~172_combout ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|alumux|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftLeft0~5 .extended_lut = "off";
defparam \data|ALU|ShiftLeft0~5 .lut_mask = 64'h3333FFFF53F353F3;
defparam \data|ALU|ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N18
stratixiii_lcell_comb \data|ALU|Selector8~6 (
// Equation(s):
// \data|ALU|Selector8~6_combout  = ( \data|regfile|data~148_combout  & ( \data|ALU|Selector15~4_combout  & ( (\data|ALU|ShiftLeft0~4_combout ) # (\data|alumux|Mux12~0_combout ) ) ) ) # ( !\data|regfile|data~148_combout  & ( \data|ALU|Selector15~4_combout  & 
// ( (\data|ALU|ShiftLeft0~4_combout ) # (\data|alumux|Mux12~0_combout ) ) ) ) # ( \data|regfile|data~148_combout  & ( !\data|ALU|Selector15~4_combout  & ( (\data|alumux|Mux12~0_combout  & (\data|ALU|Equal0~1_combout  & (!\data|ALU|ShiftLeft0~5_combout  & 
// !\data|ALU|ShiftLeft0~4_combout ))) ) ) )

	.dataa(!\data|alumux|Mux12~0_combout ),
	.datab(!\data|ALU|Equal0~1_combout ),
	.datac(!\data|ALU|ShiftLeft0~5_combout ),
	.datad(!\data|ALU|ShiftLeft0~4_combout ),
	.datae(!\data|regfile|data~148_combout ),
	.dataf(!\data|ALU|Selector15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector8~6 .extended_lut = "off";
defparam \data|ALU|Selector8~6 .lut_mask = 64'h0000100055FF55FF;
defparam \data|ALU|Selector8~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N12
stratixiii_lcell_comb \data|ALU|Selector8~8 (
// Equation(s):
// \data|ALU|Selector8~8_combout  = ( !\data|ALU|Selector15~4_combout  & ( \data|alumux|Mux13~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|alumux|Mux13~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|ALU|Selector15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector8~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector8~8 .extended_lut = "off";
defparam \data|ALU|Selector8~8 .lut_mask = 64'h0F0F0F0F00000000;
defparam \data|ALU|Selector8~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N22
stratixiii_lcell_comb \data|ALU|Selector12~3 (
// Equation(s):
// \data|ALU|Selector12~3_combout  = ( \data|regfile|data~284_combout  & ( \data|regfile|data~276_combout  & ( (!\data|alumux|Mux14~0_combout ) # ((!\data|alumux|Mux15~0_combout  & (\data|regfile|data~268_combout )) # (\data|alumux|Mux15~0_combout  & 
// ((\data|regfile|data~132_combout )))) ) ) ) # ( !\data|regfile|data~284_combout  & ( \data|regfile|data~276_combout  & ( (!\data|alumux|Mux14~0_combout  & (((!\data|alumux|Mux15~0_combout )))) # (\data|alumux|Mux14~0_combout  & 
// ((!\data|alumux|Mux15~0_combout  & (\data|regfile|data~268_combout )) # (\data|alumux|Mux15~0_combout  & ((\data|regfile|data~132_combout ))))) ) ) ) # ( \data|regfile|data~284_combout  & ( !\data|regfile|data~276_combout  & ( 
// (!\data|alumux|Mux14~0_combout  & (((\data|alumux|Mux15~0_combout )))) # (\data|alumux|Mux14~0_combout  & ((!\data|alumux|Mux15~0_combout  & (\data|regfile|data~268_combout )) # (\data|alumux|Mux15~0_combout  & ((\data|regfile|data~132_combout ))))) ) ) ) 
// # ( !\data|regfile|data~284_combout  & ( !\data|regfile|data~276_combout  & ( (\data|alumux|Mux14~0_combout  & ((!\data|alumux|Mux15~0_combout  & (\data|regfile|data~268_combout )) # (\data|alumux|Mux15~0_combout  & ((\data|regfile|data~132_combout ))))) 
// ) ) )

	.dataa(!\data|alumux|Mux14~0_combout ),
	.datab(!\data|regfile|data~268_combout ),
	.datac(!\data|alumux|Mux15~0_combout ),
	.datad(!\data|regfile|data~132_combout ),
	.datae(!\data|regfile|data~284_combout ),
	.dataf(!\data|regfile|data~276_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector12~3 .extended_lut = "off";
defparam \data|ALU|Selector12~3 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \data|ALU|Selector12~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N6
stratixiii_lcell_comb \data|br_adder|Add0~13 (
// Equation(s):
// \data|br_adder|Add0~13_sumout  = SUM(( \data|IR|data [3] ) + ( \data|pc|data [4] ) + ( \data|br_adder|Add0~10  ))
// \data|br_adder|Add0~14  = CARRY(( \data|IR|data [3] ) + ( \data|pc|data [4] ) + ( \data|br_adder|Add0~10  ))

	.dataa(!\data|IR|data [3]),
	.datab(gnd),
	.datac(!\data|pc|data [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|br_adder|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|br_adder|Add0~13_sumout ),
	.cout(\data|br_adder|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \data|br_adder|Add0~13 .extended_lut = "off";
defparam \data|br_adder|Add0~13 .lut_mask = 64'h0000F0F000005555;
defparam \data|br_adder|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N38
stratixiii_lcell_comb \data|regfilemux|Mux11~0 (
// Equation(s):
// \data|regfilemux|Mux11~0_combout  = ( \Control|Selector2~0_combout  & ( (!\Control|Selector4~1_combout  & (\data|mdr|data [4])) # (\Control|Selector4~1_combout  & ((\data|br_adder|Add0~13_sumout ))) ) ) # ( !\Control|Selector2~0_combout  & ( 
// (\data|pc|data [4] & !\Control|Selector4~1_combout ) ) )

	.dataa(!\data|mdr|data [4]),
	.datab(!\data|pc|data [4]),
	.datac(!\Control|Selector4~1_combout ),
	.datad(!\data|br_adder|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\Control|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux11~0 .extended_lut = "off";
defparam \data|regfilemux|Mux11~0 .lut_mask = 64'h30303030505F505F;
defparam \data|regfilemux|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N0
stratixiii_lcell_comb \data|regfilemux|Mux11~1 (
// Equation(s):
// \data|regfilemux|Mux11~1_combout  = ( \data|regfilemux|Mux11~0_combout  & ( (!\data|regfilemux|Mux13~0_combout ) # (\data|ALU|Selector11~3_combout ) ) ) # ( !\data|regfilemux|Mux11~0_combout  & ( (!\data|regfilemux|Mux13~0_combout  & 
// (\data|regfilemux|Mux6~0_combout  & ((\data|mdr|data [12])))) # (\data|regfilemux|Mux13~0_combout  & (((\data|ALU|Selector11~3_combout )))) ) )

	.dataa(!\data|regfilemux|Mux13~0_combout ),
	.datab(!\data|regfilemux|Mux6~0_combout ),
	.datac(!\data|ALU|Selector11~3_combout ),
	.datad(!\data|mdr|data [12]),
	.datae(gnd),
	.dataf(!\data|regfilemux|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux11~1 .extended_lut = "off";
defparam \data|regfilemux|Mux11~1 .lut_mask = 64'h05270527AFAFAFAF;
defparam \data|regfilemux|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y32_N31
dffeas \data|regfile|data~84 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~84 .is_wysiwyg = "true";
defparam \data|regfile|data~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y32_N1
dffeas \data|regfile|data~100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfilemux|Mux11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~100 .is_wysiwyg = "true";
defparam \data|regfile|data~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y31_N9
dffeas \data|regfile|data~52 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~52 .is_wysiwyg = "true";
defparam \data|regfile|data~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y30_N1
dffeas \data|regfile|data~36 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~36 .is_wysiwyg = "true";
defparam \data|regfile|data~36 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N26
stratixiii_lcell_comb \data|regfile|data~20feeder (
// Equation(s):
// \data|regfile|data~20feeder_combout  = ( \data|regfilemux|Mux11~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|Mux11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~20feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~20feeder .extended_lut = "off";
defparam \data|regfile|data~20feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~20feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y30_N27
dffeas \data|regfile|data~20 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~20feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~20 .is_wysiwyg = "true";
defparam \data|regfile|data~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y30_N9
dffeas \data|regfile|data~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~4 .is_wysiwyg = "true";
defparam \data|regfile|data~4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N8
stratixiii_lcell_comb \data|regfile|data~256 (
// Equation(s):
// \data|regfile|data~256_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[0]~2_combout  & (\data|regfile|data~4_q  & ((!\data|storemux|f[2]~0_combout )))) # (\data|storemux|f[0]~2_combout  & (((\data|storemux|f[2]~0_combout ) # 
// (\data|regfile|data~20_q ))))) ) ) # ( \data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[0]~2_combout  & (((\data|regfile|data~36_q  & ((!\data|storemux|f[2]~0_combout )))))) # (\data|storemux|f[0]~2_combout  & ((((\data|storemux|f[2]~0_combout ))) # 
// (\data|regfile|data~52_q ))) ) )

	.dataa(!\data|regfile|data~52_q ),
	.datab(!\data|storemux|f[0]~2_combout ),
	.datac(!\data|regfile|data~36_q ),
	.datad(!\data|regfile|data~20_q ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[2]~0_combout ),
	.datag(!\data|regfile|data~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~256 .extended_lut = "on";
defparam \data|regfile|data~256 .lut_mask = 64'h0C3F1D1D33333333;
defparam \data|regfile|data~256 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y32_N1
dffeas \data|regfile|data~116 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~116 .is_wysiwyg = "true";
defparam \data|regfile|data~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y32_N25
dffeas \data|regfile|data~68 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~68 .is_wysiwyg = "true";
defparam \data|regfile|data~68 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N0
stratixiii_lcell_comb \data|regfile|data~260 (
// Equation(s):
// \data|regfile|data~260_combout  = ( !\data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[2]~0_combout  & ((((\data|regfile|data~256_combout ))))) # (\data|storemux|f[2]~0_combout  & ((!\data|regfile|data~256_combout  & (((\data|regfile|data~68_q )))) # 
// (\data|regfile|data~256_combout  & (\data|regfile|data~84_q )))) ) ) # ( \data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[2]~0_combout  & ((((\data|regfile|data~256_combout ))))) # (\data|storemux|f[2]~0_combout  & (((!\data|regfile|data~256_combout  
// & (\data|regfile|data~100_q )) # (\data|regfile|data~256_combout  & ((\data|regfile|data~116_q )))))) ) )

	.dataa(!\data|storemux|f[2]~0_combout ),
	.datab(!\data|regfile|data~84_q ),
	.datac(!\data|regfile|data~100_q ),
	.datad(!\data|regfile|data~256_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|regfile|data~116_q ),
	.datag(!\data|regfile|data~68_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~260 .extended_lut = "on";
defparam \data|regfile|data~260 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \data|regfile|data~260 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N8
stratixiii_lcell_comb \data|br_adder|Add0~17 (
// Equation(s):
// \data|br_adder|Add0~17_sumout  = SUM(( \data|IR|data [4] ) + ( \data|pc|data [5] ) + ( \data|br_adder|Add0~14  ))
// \data|br_adder|Add0~18  = CARRY(( \data|IR|data [4] ) + ( \data|pc|data [5] ) + ( \data|br_adder|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|IR|data [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|pc|data [5]),
	.datag(gnd),
	.cin(\data|br_adder|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|br_adder|Add0~17_sumout ),
	.cout(\data|br_adder|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \data|br_adder|Add0~17 .extended_lut = "off";
defparam \data|br_adder|Add0~17 .lut_mask = 64'h0000FF0000000F0F;
defparam \data|br_adder|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N38
stratixiii_lcell_comb \data|regfilemux|Mux10~0 (
// Equation(s):
// \data|regfilemux|Mux10~0_combout  = ( \data|pc|data [5] & ( (!\Control|Selector2~0_combout  & (!\Control|Selector4~1_combout )) # (\Control|Selector2~0_combout  & ((!\Control|Selector4~1_combout  & ((\data|mdr|data [5]))) # (\Control|Selector4~1_combout  
// & (\data|br_adder|Add0~17_sumout )))) ) ) # ( !\data|pc|data [5] & ( (\Control|Selector2~0_combout  & ((!\Control|Selector4~1_combout  & ((\data|mdr|data [5]))) # (\Control|Selector4~1_combout  & (\data|br_adder|Add0~17_sumout )))) ) )

	.dataa(!\Control|Selector2~0_combout ),
	.datab(!\Control|Selector4~1_combout ),
	.datac(!\data|br_adder|Add0~17_sumout ),
	.datad(!\data|mdr|data [5]),
	.datae(gnd),
	.dataf(!\data|pc|data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux10~0 .extended_lut = "off";
defparam \data|regfilemux|Mux10~0 .lut_mask = 64'h0145014589CD89CD;
defparam \data|regfilemux|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N34
stratixiii_lcell_comb \data|regfilemux|Mux10~1 (
// Equation(s):
// \data|regfilemux|Mux10~1_combout  = ( \data|regfilemux|Mux10~0_combout  & ( (!\data|regfilemux|Mux13~0_combout ) # (\data|ALU|Selector10~8_combout ) ) ) # ( !\data|regfilemux|Mux10~0_combout  & ( (!\data|regfilemux|Mux13~0_combout  & 
// (\data|regfilemux|Mux6~0_combout  & ((\data|mdr|data [13])))) # (\data|regfilemux|Mux13~0_combout  & (((\data|ALU|Selector10~8_combout )))) ) )

	.dataa(!\data|regfilemux|Mux13~0_combout ),
	.datab(!\data|regfilemux|Mux6~0_combout ),
	.datac(!\data|ALU|Selector10~8_combout ),
	.datad(!\data|mdr|data [13]),
	.datae(gnd),
	.dataf(!\data|regfilemux|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux10~1 .extended_lut = "off";
defparam \data|regfilemux|Mux10~1 .lut_mask = 64'h05270527AFAFAFAF;
defparam \data|regfilemux|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y32_N13
dffeas \data|regfile|data~85 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~85 .is_wysiwyg = "true";
defparam \data|regfile|data~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y32_N35
dffeas \data|regfile|data~101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfilemux|Mux10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~101 .is_wysiwyg = "true";
defparam \data|regfile|data~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y30_N19
dffeas \data|regfile|data~21 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~21 .is_wysiwyg = "true";
defparam \data|regfile|data~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y30_N37
dffeas \data|regfile|data~37 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~37 .is_wysiwyg = "true";
defparam \data|regfile|data~37 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N10
stratixiii_lcell_comb \data|regfile|data~53feeder (
// Equation(s):
// \data|regfile|data~53feeder_combout  = ( \data|regfilemux|Mux10~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|Mux10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~53feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~53feeder .extended_lut = "off";
defparam \data|regfile|data~53feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~53feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y31_N11
dffeas \data|regfile|data~53 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~53feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~53 .is_wysiwyg = "true";
defparam \data|regfile|data~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y30_N5
dffeas \data|regfile|data~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~5 .is_wysiwyg = "true";
defparam \data|regfile|data~5 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N4
stratixiii_lcell_comb \data|regfile|data~240 (
// Equation(s):
// \data|regfile|data~240_combout  = ( !\data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[0]~2_combout  & (((\data|regfile|data~5_q  & ((!\data|storemux|f[2]~0_combout )))))) # (\data|storemux|f[0]~2_combout  & ((((\data|storemux|f[2]~0_combout ))) # 
// (\data|regfile|data~21_q ))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[0]~2_combout  & (\data|regfile|data~37_q  & ((!\data|storemux|f[2]~0_combout )))) # (\data|storemux|f[0]~2_combout  & (((\data|storemux|f[2]~0_combout ) # 
// (\data|regfile|data~53_q ))))) ) )

	.dataa(!\data|regfile|data~21_q ),
	.datab(!\data|storemux|f[0]~2_combout ),
	.datac(!\data|regfile|data~37_q ),
	.datad(!\data|regfile|data~53_q ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[2]~0_combout ),
	.datag(!\data|regfile|data~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~240 .extended_lut = "on";
defparam \data|regfile|data~240 .lut_mask = 64'h1D1D0C3F33333333;
defparam \data|regfile|data~240 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y34_N25
dffeas \data|regfile|data~117 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~117 .is_wysiwyg = "true";
defparam \data|regfile|data~117 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y34_N29
dffeas \data|regfile|data~69 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux10~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~69 .is_wysiwyg = "true";
defparam \data|regfile|data~69 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N24
stratixiii_lcell_comb \data|regfile|data~244 (
// Equation(s):
// \data|regfile|data~244_combout  = ( !\data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[2]~0_combout  & ((((\data|regfile|data~240_combout ))))) # (\data|storemux|f[2]~0_combout  & ((!\data|regfile|data~240_combout  & (((\data|regfile|data~69_q )))) # 
// (\data|regfile|data~240_combout  & (\data|regfile|data~85_q )))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[2]~0_combout  & (((\data|regfile|data~240_combout )))) # (\data|storemux|f[2]~0_combout  & ((!\data|regfile|data~240_combout  & 
// (\data|regfile|data~101_q )) # (\data|regfile|data~240_combout  & ((\data|regfile|data~117_q )))))) ) )

	.dataa(!\data|regfile|data~85_q ),
	.datab(!\data|storemux|f[2]~0_combout ),
	.datac(!\data|regfile|data~101_q ),
	.datad(!\data|regfile|data~240_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|regfile|data~117_q ),
	.datag(!\data|regfile|data~69_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~244 .extended_lut = "on";
defparam \data|regfile|data~244 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \data|regfile|data~244 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y33_N12
stratixiii_lcell_comb \data|ALU|ShiftLeft0~17 (
// Equation(s):
// \data|ALU|ShiftLeft0~17_combout  = ( \data|regfile|data~252_combout  & ( \data|alumux|Mux14~0_combout  & ( (!\data|alumux|Mux15~0_combout  & ((\data|regfile|data~244_combout ))) # (\data|alumux|Mux15~0_combout  & (\data|regfile|data~260_combout )) ) ) ) # 
// ( !\data|regfile|data~252_combout  & ( \data|alumux|Mux14~0_combout  & ( (!\data|alumux|Mux15~0_combout  & ((\data|regfile|data~244_combout ))) # (\data|alumux|Mux15~0_combout  & (\data|regfile|data~260_combout )) ) ) ) # ( \data|regfile|data~252_combout  
// & ( !\data|alumux|Mux14~0_combout  & ( (\data|regfile|data~236_combout ) # (\data|alumux|Mux15~0_combout ) ) ) ) # ( !\data|regfile|data~252_combout  & ( !\data|alumux|Mux14~0_combout  & ( (!\data|alumux|Mux15~0_combout  & \data|regfile|data~236_combout ) 
// ) ) )

	.dataa(!\data|regfile|data~260_combout ),
	.datab(!\data|regfile|data~244_combout ),
	.datac(!\data|alumux|Mux15~0_combout ),
	.datad(!\data|regfile|data~236_combout ),
	.datae(!\data|regfile|data~252_combout ),
	.dataf(!\data|alumux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftLeft0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftLeft0~17 .extended_lut = "off";
defparam \data|ALU|ShiftLeft0~17 .lut_mask = 64'h00F00FFF35353535;
defparam \data|ALU|ShiftLeft0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N34
stratixiii_lcell_comb \data|ALU|Selector8~4 (
// Equation(s):
// \data|ALU|Selector8~4_combout  = ( \data|ALU|Equal0~2_combout  & ( !\data|alumux|Mux12~0_combout  & ( (!\data|ALU|ShiftLeft0~4_combout  & ((!\data|alumux|Mux13~0_combout  & ((\data|ALU|ShiftLeft0~17_combout ))) # (\data|alumux|Mux13~0_combout  & 
// (\data|ALU|Selector12~3_combout )))) ) ) )

	.dataa(!\data|alumux|Mux13~0_combout ),
	.datab(!\data|ALU|Selector12~3_combout ),
	.datac(!\data|ALU|ShiftLeft0~17_combout ),
	.datad(!\data|ALU|ShiftLeft0~4_combout ),
	.datae(!\data|ALU|Equal0~2_combout ),
	.dataf(!\data|alumux|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector8~4 .extended_lut = "off";
defparam \data|ALU|Selector8~4 .lut_mask = 64'h00001B0000000000;
defparam \data|ALU|Selector8~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N2
stratixiii_lcell_comb \data|ALU|Selector8~1 (
// Equation(s):
// \data|ALU|Selector8~1_combout  = ( !\data|alumux|Mux12~0_combout  & ( (!\data|ALU|ShiftLeft0~4_combout  & \data|ALU|Equal0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|ALU|ShiftLeft0~4_combout ),
	.datad(!\data|ALU|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\data|alumux|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector8~1 .extended_lut = "off";
defparam \data|ALU|Selector8~1 .lut_mask = 64'h00F000F000000000;
defparam \data|ALU|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N16
stratixiii_lcell_comb \data|alumux|Mux5~0 (
// Equation(s):
// \data|alumux|Mux5~0_combout  = ( \Control|state.s_and_imm~q  & ( \Control|state.calc_addr2~q  ) ) # ( !\Control|state.s_and_imm~q  & ( ((!\Control|state.s_add_imm~q  & \Control|state.calc_addr1~q )) # (\Control|state.calc_addr2~q ) ) )

	.dataa(!\Control|state.s_add_imm~q ),
	.datab(!\Control|state.calc_addr1~q ),
	.datac(!\Control|state.calc_addr2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.s_and_imm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|alumux|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|alumux|Mux5~0 .extended_lut = "off";
defparam \data|alumux|Mux5~0 .lut_mask = 64'h2F2F2F2F0F0F0F0F;
defparam \data|alumux|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y32_N27
dffeas \data|regfile|data~87 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~87 .is_wysiwyg = "true";
defparam \data|regfile|data~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y32_N11
dffeas \data|regfile|data~103 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfilemux|Mux8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~103 .is_wysiwyg = "true";
defparam \data|regfile|data~103 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N6
stratixiii_lcell_comb \data|regfile|data~55feeder (
// Equation(s):
// \data|regfile|data~55feeder_combout  = ( \data|regfilemux|Mux8~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|Mux8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~55feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~55feeder .extended_lut = "off";
defparam \data|regfile|data~55feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~55feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y31_N7
dffeas \data|regfile|data~55 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~55 .is_wysiwyg = "true";
defparam \data|regfile|data~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y30_N33
dffeas \data|regfile|data~39 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~39 .is_wysiwyg = "true";
defparam \data|regfile|data~39 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N16
stratixiii_lcell_comb \data|regfile|data~23feeder (
// Equation(s):
// \data|regfile|data~23feeder_combout  = ( \data|regfilemux|Mux8~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|Mux8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~23feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~23feeder .extended_lut = "off";
defparam \data|regfile|data~23feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~23feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y30_N17
dffeas \data|regfile|data~23 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~23feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~23 .is_wysiwyg = "true";
defparam \data|regfile|data~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y30_N21
dffeas \data|regfile|data~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~7 .is_wysiwyg = "true";
defparam \data|regfile|data~7 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N32
stratixiii_lcell_comb \data|regfile|data~352 (
// Equation(s):
// \data|regfile|data~352_combout  = ( !\data|IR|data [1] & ( (!\data|IR|data [0] & (((\data|regfile|data~7_q  & ((!\data|IR|data [2])))))) # (\data|IR|data [0] & ((((\data|IR|data [2]) # (\data|regfile|data~23_q ))))) ) ) # ( \data|IR|data [1] & ( 
// (!\data|IR|data [0] & (((\data|regfile|data~39_q  & ((!\data|IR|data [2])))))) # (\data|IR|data [0] & ((((\data|IR|data [2]))) # (\data|regfile|data~55_q ))) ) )

	.dataa(!\data|IR|data [0]),
	.datab(!\data|regfile|data~55_q ),
	.datac(!\data|regfile|data~39_q ),
	.datad(!\data|regfile|data~23_q ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|IR|data [2]),
	.datag(!\data|regfile|data~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~352 .extended_lut = "on";
defparam \data|regfile|data~352 .lut_mask = 64'h0A5F1B1B55555555;
defparam \data|regfile|data~352 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N1
dffeas \data|regfile|data~71 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~71 .is_wysiwyg = "true";
defparam \data|regfile|data~71 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N0
stratixiii_lcell_comb \data|regfile|data~356 (
// Equation(s):
// \data|regfile|data~356_combout  = ( !\data|IR|data [1] & ( ((!\data|regfile|data~352_combout  & (((\data|regfile|data~71_q  & \data|IR|data [2])))) # (\data|regfile|data~352_combout  & (((!\data|IR|data [2])) # (\data|regfile|data~87_q )))) ) ) # ( 
// \data|IR|data [1] & ( ((!\data|regfile|data~352_combout  & (((\data|regfile|data~103_q  & \data|IR|data [2])))) # (\data|regfile|data~352_combout  & (((!\data|IR|data [2])) # (\data|regfile|data~119_q )))) ) )

	.dataa(!\data|regfile|data~119_q ),
	.datab(!\data|regfile|data~87_q ),
	.datac(!\data|regfile|data~103_q ),
	.datad(!\data|regfile|data~352_combout ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|IR|data [2]),
	.datag(!\data|regfile|data~71_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~356_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~356 .extended_lut = "on";
defparam \data|regfile|data~356 .lut_mask = 64'h00FF00FF0F330F55;
defparam \data|regfile|data~356 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y33_N6
stratixiii_lcell_comb \data|ALU|Selector8~2 (
// Equation(s):
// \data|ALU|Selector8~2_combout  = ( \data|IR|data [5] & ( (!\data|alumux|Mux5~1_combout  & (!\data|alumux|Mux5~0_combout  & ((!\Control|alumux_sel[1]~0_combout ) # (!\data|regfile|data~356_combout )))) ) ) # ( !\data|IR|data [5] & ( 
// ((!\data|alumux|Mux5~1_combout  & ((!\Control|alumux_sel[1]~0_combout ) # (!\data|regfile|data~356_combout )))) # (\data|alumux|Mux5~0_combout ) ) )

	.dataa(!\data|alumux|Mux5~1_combout ),
	.datab(!\data|alumux|Mux5~0_combout ),
	.datac(!\Control|alumux_sel[1]~0_combout ),
	.datad(!\data|regfile|data~356_combout ),
	.datae(gnd),
	.dataf(!\data|IR|data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector8~2 .extended_lut = "off";
defparam \data|ALU|Selector8~2 .lut_mask = 64'hBBB3BBB388808880;
defparam \data|ALU|Selector8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N28
stratixiii_lcell_comb \data|ALU|Selector8~3 (
// Equation(s):
// \data|ALU|Selector8~3_combout  = ( \Control|Selector1~1_combout  & ( !\Control|state.shf~q  & ( (!\Control|Selector0~0_combout  & !\data|regfile|data~236_combout ) ) ) ) # ( !\Control|Selector1~1_combout  & ( !\Control|state.shf~q  & ( 
// (\data|regfile|data~236_combout  & ((!\Control|Selector0~0_combout ) # (!\data|ALU|Selector8~2_combout ))) ) ) )

	.dataa(!\Control|Selector0~0_combout ),
	.datab(gnd),
	.datac(!\data|regfile|data~236_combout ),
	.datad(!\data|ALU|Selector8~2_combout ),
	.datae(!\Control|Selector1~1_combout ),
	.dataf(!\Control|state.shf~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector8~3 .extended_lut = "off";
defparam \data|ALU|Selector8~3 .lut_mask = 64'h0F0AA0A000000000;
defparam \data|ALU|Selector8~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N28
stratixiii_lcell_comb \data|ALU|Selector8~0 (
// Equation(s):
// \data|ALU|Selector8~0_combout  = ( !\data|alumux|Mux12~0_combout  & ( (\data|ALU|Equal0~0_combout  & !\data|ALU|ShiftLeft0~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|ALU|Equal0~0_combout ),
	.datad(!\data|ALU|ShiftLeft0~4_combout ),
	.datae(gnd),
	.dataf(!\data|alumux|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector8~0 .extended_lut = "off";
defparam \data|ALU|Selector8~0 .lut_mask = 64'h0F000F0000000000;
defparam \data|ALU|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N14
stratixiii_lcell_comb \data|pc_plus2|Add0~29 (
// Equation(s):
// \data|pc_plus2|Add0~29_sumout  = SUM(( \data|pc|data [8] ) + ( GND ) + ( \data|pc_plus2|Add0~26  ))
// \data|pc_plus2|Add0~30  = CARRY(( \data|pc|data [8] ) + ( GND ) + ( \data|pc_plus2|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|pc|data [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|pc_plus2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|pc_plus2|Add0~29_sumout ),
	.cout(\data|pc_plus2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \data|pc_plus2|Add0~29 .extended_lut = "off";
defparam \data|pc_plus2|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|pc_plus2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N16
stratixiii_lcell_comb \data|pc_plus2|Add0~33 (
// Equation(s):
// \data|pc_plus2|Add0~33_sumout  = SUM(( \data|pc|data [9] ) + ( GND ) + ( \data|pc_plus2|Add0~30  ))
// \data|pc_plus2|Add0~34  = CARRY(( \data|pc|data [9] ) + ( GND ) + ( \data|pc_plus2|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|pc|data [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|pc_plus2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|pc_plus2|Add0~33_sumout ),
	.cout(\data|pc_plus2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \data|pc_plus2|Add0~33 .extended_lut = "off";
defparam \data|pc_plus2|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|pc_plus2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N4
stratixiii_lcell_comb \data|pcmux|Mux6~0 (
// Equation(s):
// \data|pcmux|Mux6~0_combout  = ( !\Control|state.trap2~q  & ( ((!\Control|state.br_taken~q  & !\Control|Selector5~0_combout )) # (\Control|WideOr1~0_combout ) ) )

	.dataa(!\Control|WideOr1~0_combout ),
	.datab(gnd),
	.datac(!\Control|state.br_taken~q ),
	.datad(!\Control|Selector5~0_combout ),
	.datae(gnd),
	.dataf(!\Control|state.trap2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|pcmux|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|pcmux|Mux6~0 .extended_lut = "off";
defparam \data|pcmux|Mux6~0 .lut_mask = 64'hF555F55500000000;
defparam \data|pcmux|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N10
stratixiii_lcell_comb \data|br_adder|Add0~21 (
// Equation(s):
// \data|br_adder|Add0~21_sumout  = SUM(( \data|IR|data [5] ) + ( \data|pc|data [6] ) + ( \data|br_adder|Add0~18  ))
// \data|br_adder|Add0~22  = CARRY(( \data|IR|data [5] ) + ( \data|pc|data [6] ) + ( \data|br_adder|Add0~18  ))

	.dataa(!\data|pc|data [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|IR|data [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|br_adder|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|br_adder|Add0~21_sumout ),
	.cout(\data|br_adder|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \data|br_adder|Add0~21 .extended_lut = "off";
defparam \data|br_adder|Add0~21 .lut_mask = 64'h0000AAAA000000FF;
defparam \data|br_adder|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N12
stratixiii_lcell_comb \data|br_adder|Add0~25 (
// Equation(s):
// \data|br_adder|Add0~25_sumout  = SUM(( \data|pc|data [7] ) + ( \data|IR|data [6] ) + ( \data|br_adder|Add0~22  ))
// \data|br_adder|Add0~26  = CARRY(( \data|pc|data [7] ) + ( \data|IR|data [6] ) + ( \data|br_adder|Add0~22  ))

	.dataa(gnd),
	.datab(!\data|pc|data [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|IR|data [6]),
	.datag(gnd),
	.cin(\data|br_adder|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|br_adder|Add0~25_sumout ),
	.cout(\data|br_adder|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \data|br_adder|Add0~25 .extended_lut = "off";
defparam \data|br_adder|Add0~25 .lut_mask = 64'h0000FF0000003333;
defparam \data|br_adder|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N14
stratixiii_lcell_comb \data|br_adder|Add0~29 (
// Equation(s):
// \data|br_adder|Add0~29_sumout  = SUM(( \data|IR|data [7] ) + ( \data|pc|data [8] ) + ( \data|br_adder|Add0~26  ))
// \data|br_adder|Add0~30  = CARRY(( \data|IR|data [7] ) + ( \data|pc|data [8] ) + ( \data|br_adder|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|IR|data [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|pc|data [8]),
	.datag(gnd),
	.cin(\data|br_adder|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|br_adder|Add0~29_sumout ),
	.cout(\data|br_adder|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \data|br_adder|Add0~29 .extended_lut = "off";
defparam \data|br_adder|Add0~29 .lut_mask = 64'h0000FF0000000F0F;
defparam \data|br_adder|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N16
stratixiii_lcell_comb \data|br_adder|Add0~33 (
// Equation(s):
// \data|br_adder|Add0~33_sumout  = SUM(( \data|IR|data [8] ) + ( \data|pc|data [9] ) + ( \data|br_adder|Add0~30  ))
// \data|br_adder|Add0~34  = CARRY(( \data|IR|data [8] ) + ( \data|pc|data [9] ) + ( \data|br_adder|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|IR|data [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|pc|data [9]),
	.datag(gnd),
	.cin(\data|br_adder|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|br_adder|Add0~33_sumout ),
	.cout(\data|br_adder|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \data|br_adder|Add0~33 .extended_lut = "off";
defparam \data|br_adder|Add0~33 .lut_mask = 64'h0000FF0000000F0F;
defparam \data|br_adder|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y33_N30
stratixiii_lcell_comb \data|ALU|ShiftLeft0~20 (
// Equation(s):
// \data|ALU|ShiftLeft0~20_combout  = ( \data|regfile|data~252_combout  & ( (\data|alumux|Mux14~0_combout ) # (\data|regfile|data~212_combout ) ) ) # ( !\data|regfile|data~252_combout  & ( (\data|regfile|data~212_combout  & !\data|alumux|Mux14~0_combout ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|regfile|data~212_combout ),
	.datad(!\data|alumux|Mux14~0_combout ),
	.datae(gnd),
	.dataf(!\data|regfile|data~252_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftLeft0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftLeft0~20 .extended_lut = "off";
defparam \data|ALU|ShiftLeft0~20 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data|ALU|ShiftLeft0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N36
stratixiii_lcell_comb \data|ALU|ShiftLeft0~22 (
// Equation(s):
// \data|ALU|ShiftLeft0~22_combout  = ( \data|alumux|Mux12~0_combout  & ( \data|ALU|ShiftLeft0~7_combout  ) ) # ( !\data|alumux|Mux12~0_combout  & ( (!\data|alumux|Mux15~0_combout  & ((\data|ALU|ShiftLeft0~21_combout ))) # (\data|alumux|Mux15~0_combout  & 
// (\data|ALU|ShiftLeft0~20_combout )) ) )

	.dataa(!\data|ALU|ShiftLeft0~20_combout ),
	.datab(!\data|ALU|ShiftLeft0~21_combout ),
	.datac(!\data|alumux|Mux15~0_combout ),
	.datad(!\data|ALU|ShiftLeft0~7_combout ),
	.datae(gnd),
	.dataf(!\data|alumux|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftLeft0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftLeft0~22 .extended_lut = "off";
defparam \data|ALU|ShiftLeft0~22 .lut_mask = 64'h3535353500FF00FF;
defparam \data|ALU|ShiftLeft0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N10
stratixiii_lcell_comb \data|regfilemux|Mux6~5 (
// Equation(s):
// \data|regfilemux|Mux6~5_combout  = ( \data|regfilemux|Mux6~2_combout  & ( (!\data|regfilemux|Mux6~3_combout  & \data|br_adder|Add0~33_sumout ) ) ) # ( !\data|regfilemux|Mux6~2_combout  & ( (!\data|regfilemux|Mux6~3_combout  & ((\data|pc|data [9]))) # 
// (\data|regfilemux|Mux6~3_combout  & (\data|mdr|data [9])) ) )

	.dataa(!\data|mdr|data [9]),
	.datab(!\data|pc|data [9]),
	.datac(!\data|regfilemux|Mux6~3_combout ),
	.datad(!\data|br_adder|Add0~33_sumout ),
	.datae(gnd),
	.dataf(!\data|regfilemux|Mux6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux6~5 .extended_lut = "off";
defparam \data|regfilemux|Mux6~5 .lut_mask = 64'h3535353500F000F0;
defparam \data|regfilemux|Mux6~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N18
stratixiii_lcell_comb \data|pc_plus2|Add0~37 (
// Equation(s):
// \data|pc_plus2|Add0~37_sumout  = SUM(( \data|pc|data [10] ) + ( GND ) + ( \data|pc_plus2|Add0~34  ))
// \data|pc_plus2|Add0~38  = CARRY(( \data|pc|data [10] ) + ( GND ) + ( \data|pc_plus2|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|pc|data [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|pc_plus2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|pc_plus2|Add0~37_sumout ),
	.cout(\data|pc_plus2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \data|pc_plus2|Add0~37 .extended_lut = "off";
defparam \data|pc_plus2|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|pc_plus2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N20
stratixiii_lcell_comb \data|pc_plus2|Add0~41 (
// Equation(s):
// \data|pc_plus2|Add0~41_sumout  = SUM(( \data|pc|data [11] ) + ( GND ) + ( \data|pc_plus2|Add0~38  ))
// \data|pc_plus2|Add0~42  = CARRY(( \data|pc|data [11] ) + ( GND ) + ( \data|pc_plus2|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|pc|data [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|pc_plus2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|pc_plus2|Add0~41_sumout ),
	.cout(\data|pc_plus2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \data|pc_plus2|Add0~41 .extended_lut = "off";
defparam \data|pc_plus2|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|pc_plus2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N6
stratixiii_lcell_comb \data|pc|data[9]~2 (
// Equation(s):
// \data|pc|data[9]~2_combout  = ( !\Control|state.trap2~q  & ( (!\Control|WideOr1~0_combout  & ((\Control|state.br_taken~q ) # (\Control|Selector5~0_combout ))) ) )

	.dataa(!\Control|WideOr1~0_combout ),
	.datab(!\Control|Selector5~0_combout ),
	.datac(gnd),
	.datad(!\Control|state.br_taken~q ),
	.datae(gnd),
	.dataf(!\Control|state.trap2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|pc|data[9]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|pc|data[9]~2 .extended_lut = "off";
defparam \data|pc|data[9]~2 .lut_mask = 64'h22AA22AA00000000;
defparam \data|pc|data[9]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N18
stratixiii_lcell_comb \data|br_adder|Add0~37 (
// Equation(s):
// \data|br_adder|Add0~37_sumout  = SUM(( \data|IR|data [8] ) + ( \data|pc|data [10] ) + ( \data|br_adder|Add0~34  ))
// \data|br_adder|Add0~38  = CARRY(( \data|IR|data [8] ) + ( \data|pc|data [10] ) + ( \data|br_adder|Add0~34  ))

	.dataa(!\data|IR|data [8]),
	.datab(gnd),
	.datac(!\data|pc|data [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|br_adder|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|br_adder|Add0~37_sumout ),
	.cout(\data|br_adder|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \data|br_adder|Add0~37 .extended_lut = "off";
defparam \data|br_adder|Add0~37 .lut_mask = 64'h0000F0F000005555;
defparam \data|br_adder|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N20
stratixiii_lcell_comb \data|br_adder|Add0~41 (
// Equation(s):
// \data|br_adder|Add0~41_sumout  = SUM(( \data|IR|data [8] ) + ( \data|pc|data [11] ) + ( \data|br_adder|Add0~38  ))
// \data|br_adder|Add0~42  = CARRY(( \data|IR|data [8] ) + ( \data|pc|data [11] ) + ( \data|br_adder|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|IR|data [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|pc|data [11]),
	.datag(gnd),
	.cin(\data|br_adder|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|br_adder|Add0~41_sumout ),
	.cout(\data|br_adder|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \data|br_adder|Add0~41 .extended_lut = "off";
defparam \data|br_adder|Add0~41 .lut_mask = 64'h0000FF0000000F0F;
defparam \data|br_adder|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N2
stratixiii_lcell_comb \data|jsr_adder|Add0~5 (
// Equation(s):
// \data|jsr_adder|Add0~5_sumout  = SUM(( \data|pc|data [2] ) + ( \data|IR|data [1] ) + ( \data|jsr_adder|Add0~2  ))
// \data|jsr_adder|Add0~6  = CARRY(( \data|pc|data [2] ) + ( \data|IR|data [1] ) + ( \data|jsr_adder|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|pc|data [2]),
	.datae(gnd),
	.dataf(!\data|IR|data [1]),
	.datag(gnd),
	.cin(\data|jsr_adder|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|jsr_adder|Add0~5_sumout ),
	.cout(\data|jsr_adder|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \data|jsr_adder|Add0~5 .extended_lut = "off";
defparam \data|jsr_adder|Add0~5 .lut_mask = 64'h0000FF00000000FF;
defparam \data|jsr_adder|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N4
stratixiii_lcell_comb \data|jsr_adder|Add0~9 (
// Equation(s):
// \data|jsr_adder|Add0~9_sumout  = SUM(( \data|pc|data [3] ) + ( \data|IR|data [2] ) + ( \data|jsr_adder|Add0~6  ))
// \data|jsr_adder|Add0~10  = CARRY(( \data|pc|data [3] ) + ( \data|IR|data [2] ) + ( \data|jsr_adder|Add0~6  ))

	.dataa(gnd),
	.datab(!\data|pc|data [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|IR|data [2]),
	.datag(gnd),
	.cin(\data|jsr_adder|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|jsr_adder|Add0~9_sumout ),
	.cout(\data|jsr_adder|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \data|jsr_adder|Add0~9 .extended_lut = "off";
defparam \data|jsr_adder|Add0~9 .lut_mask = 64'h0000FF0000003333;
defparam \data|jsr_adder|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N6
stratixiii_lcell_comb \data|jsr_adder|Add0~13 (
// Equation(s):
// \data|jsr_adder|Add0~13_sumout  = SUM(( \data|pc|data [4] ) + ( \data|IR|data [3] ) + ( \data|jsr_adder|Add0~10  ))
// \data|jsr_adder|Add0~14  = CARRY(( \data|pc|data [4] ) + ( \data|IR|data [3] ) + ( \data|jsr_adder|Add0~10  ))

	.dataa(!\data|pc|data [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|IR|data [3]),
	.datag(gnd),
	.cin(\data|jsr_adder|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|jsr_adder|Add0~13_sumout ),
	.cout(\data|jsr_adder|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \data|jsr_adder|Add0~13 .extended_lut = "off";
defparam \data|jsr_adder|Add0~13 .lut_mask = 64'h0000FF0000005555;
defparam \data|jsr_adder|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N8
stratixiii_lcell_comb \data|jsr_adder|Add0~17 (
// Equation(s):
// \data|jsr_adder|Add0~17_sumout  = SUM(( \data|pc|data [5] ) + ( \data|IR|data [4] ) + ( \data|jsr_adder|Add0~14  ))
// \data|jsr_adder|Add0~18  = CARRY(( \data|pc|data [5] ) + ( \data|IR|data [4] ) + ( \data|jsr_adder|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|pc|data [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|IR|data [4]),
	.datag(gnd),
	.cin(\data|jsr_adder|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|jsr_adder|Add0~17_sumout ),
	.cout(\data|jsr_adder|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \data|jsr_adder|Add0~17 .extended_lut = "off";
defparam \data|jsr_adder|Add0~17 .lut_mask = 64'h0000FF0000000F0F;
defparam \data|jsr_adder|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N10
stratixiii_lcell_comb \data|jsr_adder|Add0~21 (
// Equation(s):
// \data|jsr_adder|Add0~21_sumout  = SUM(( \data|IR|data [5] ) + ( \data|pc|data [6] ) + ( \data|jsr_adder|Add0~18  ))
// \data|jsr_adder|Add0~22  = CARRY(( \data|IR|data [5] ) + ( \data|pc|data [6] ) + ( \data|jsr_adder|Add0~18  ))

	.dataa(!\data|pc|data [6]),
	.datab(gnd),
	.datac(!\data|IR|data [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|jsr_adder|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|jsr_adder|Add0~21_sumout ),
	.cout(\data|jsr_adder|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \data|jsr_adder|Add0~21 .extended_lut = "off";
defparam \data|jsr_adder|Add0~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \data|jsr_adder|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N12
stratixiii_lcell_comb \data|jsr_adder|Add0~25 (
// Equation(s):
// \data|jsr_adder|Add0~25_sumout  = SUM(( \data|IR|data [6] ) + ( \data|pc|data [7] ) + ( \data|jsr_adder|Add0~22  ))
// \data|jsr_adder|Add0~26  = CARRY(( \data|IR|data [6] ) + ( \data|pc|data [7] ) + ( \data|jsr_adder|Add0~22  ))

	.dataa(gnd),
	.datab(!\data|pc|data [7]),
	.datac(!\data|IR|data [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|jsr_adder|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|jsr_adder|Add0~25_sumout ),
	.cout(\data|jsr_adder|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \data|jsr_adder|Add0~25 .extended_lut = "off";
defparam \data|jsr_adder|Add0~25 .lut_mask = 64'h0000CCCC00000F0F;
defparam \data|jsr_adder|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N14
stratixiii_lcell_comb \data|jsr_adder|Add0~29 (
// Equation(s):
// \data|jsr_adder|Add0~29_sumout  = SUM(( \data|IR|data [7] ) + ( \data|pc|data [8] ) + ( \data|jsr_adder|Add0~26  ))
// \data|jsr_adder|Add0~30  = CARRY(( \data|IR|data [7] ) + ( \data|pc|data [8] ) + ( \data|jsr_adder|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|pc|data [8]),
	.datad(!\data|IR|data [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|jsr_adder|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|jsr_adder|Add0~29_sumout ),
	.cout(\data|jsr_adder|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \data|jsr_adder|Add0~29 .extended_lut = "off";
defparam \data|jsr_adder|Add0~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \data|jsr_adder|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N16
stratixiii_lcell_comb \data|jsr_adder|Add0~33 (
// Equation(s):
// \data|jsr_adder|Add0~33_sumout  = SUM(( \data|pc|data [9] ) + ( \data|IR|data [8] ) + ( \data|jsr_adder|Add0~30  ))
// \data|jsr_adder|Add0~34  = CARRY(( \data|pc|data [9] ) + ( \data|IR|data [8] ) + ( \data|jsr_adder|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|pc|data [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|IR|data [8]),
	.datag(gnd),
	.cin(\data|jsr_adder|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|jsr_adder|Add0~33_sumout ),
	.cout(\data|jsr_adder|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \data|jsr_adder|Add0~33 .extended_lut = "off";
defparam \data|jsr_adder|Add0~33 .lut_mask = 64'h0000FF0000000F0F;
defparam \data|jsr_adder|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N18
stratixiii_lcell_comb \data|jsr_adder|Add0~37 (
// Equation(s):
// \data|jsr_adder|Add0~37_sumout  = SUM(( \data|pc|data [10] ) + ( \data|IR|data [9] ) + ( \data|jsr_adder|Add0~34  ))
// \data|jsr_adder|Add0~38  = CARRY(( \data|pc|data [10] ) + ( \data|IR|data [9] ) + ( \data|jsr_adder|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|pc|data [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|IR|data [9]),
	.datag(gnd),
	.cin(\data|jsr_adder|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|jsr_adder|Add0~37_sumout ),
	.cout(\data|jsr_adder|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \data|jsr_adder|Add0~37 .extended_lut = "off";
defparam \data|jsr_adder|Add0~37 .lut_mask = 64'h0000FF0000000F0F;
defparam \data|jsr_adder|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N20
stratixiii_lcell_comb \data|jsr_adder|Add0~41 (
// Equation(s):
// \data|jsr_adder|Add0~41_sumout  = SUM(( \data|pc|data [11] ) + ( \data|IR|data [10] ) + ( \data|jsr_adder|Add0~38  ))
// \data|jsr_adder|Add0~42  = CARRY(( \data|pc|data [11] ) + ( \data|IR|data [10] ) + ( \data|jsr_adder|Add0~38  ))

	.dataa(gnd),
	.datab(!\data|pc|data [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|IR|data [10]),
	.datag(gnd),
	.cin(\data|jsr_adder|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|jsr_adder|Add0~41_sumout ),
	.cout(\data|jsr_adder|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \data|jsr_adder|Add0~41 .extended_lut = "off";
defparam \data|jsr_adder|Add0~41 .lut_mask = 64'h0000FF0000003333;
defparam \data|jsr_adder|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N18
stratixiii_lcell_comb \data|pcmux|Mux4~0 (
// Equation(s):
// \data|pcmux|Mux4~0_combout  = ( \data|regfile|data~204_combout  & ( \data|jsr_adder|Add0~41_sumout  & ( ((\data|pcmux|Mux6~0_combout  & ((!\data|pc|data[8]~0_combout ) # (\data|br_adder|Add0~41_sumout )))) # (\data|pc|data[9]~2_combout ) ) ) ) # ( 
// !\data|regfile|data~204_combout  & ( \data|jsr_adder|Add0~41_sumout  & ( ((\data|pcmux|Mux6~0_combout  & (\data|pc|data[8]~0_combout  & \data|br_adder|Add0~41_sumout ))) # (\data|pc|data[9]~2_combout ) ) ) ) # ( \data|regfile|data~204_combout  & ( 
// !\data|jsr_adder|Add0~41_sumout  & ( (\data|pcmux|Mux6~0_combout  & ((!\data|pc|data[8]~0_combout ) # (\data|br_adder|Add0~41_sumout ))) ) ) ) # ( !\data|regfile|data~204_combout  & ( !\data|jsr_adder|Add0~41_sumout  & ( (\data|pcmux|Mux6~0_combout  & 
// (\data|pc|data[8]~0_combout  & \data|br_adder|Add0~41_sumout )) ) ) )

	.dataa(!\data|pcmux|Mux6~0_combout ),
	.datab(!\data|pc|data[9]~2_combout ),
	.datac(!\data|pc|data[8]~0_combout ),
	.datad(!\data|br_adder|Add0~41_sumout ),
	.datae(!\data|regfile|data~204_combout ),
	.dataf(!\data|jsr_adder|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|pcmux|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|pcmux|Mux4~0 .extended_lut = "off";
defparam \data|pcmux|Mux4~0 .lut_mask = 64'h0005505533377377;
defparam \data|pcmux|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N21
dffeas \data|pc|data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|pc_plus2|Add0~41_sumout ),
	.asdata(\data|pcmux|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data|pc|data[8]~1_combout ),
	.ena(\Control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|pc|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \data|pc|data[11] .is_wysiwyg = "true";
defparam \data|pc|data[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N22
stratixiii_lcell_comb \data|pc_plus2|Add0~45 (
// Equation(s):
// \data|pc_plus2|Add0~45_sumout  = SUM(( \data|pc|data [12] ) + ( GND ) + ( \data|pc_plus2|Add0~42  ))
// \data|pc_plus2|Add0~46  = CARRY(( \data|pc|data [12] ) + ( GND ) + ( \data|pc_plus2|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|pc|data [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|pc_plus2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|pc_plus2|Add0~45_sumout ),
	.cout(\data|pc_plus2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \data|pc_plus2|Add0~45 .extended_lut = "off";
defparam \data|pc_plus2|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|pc_plus2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N22
stratixiii_lcell_comb \data|br_adder|Add0~45 (
// Equation(s):
// \data|br_adder|Add0~45_sumout  = SUM(( \data|pc|data [12] ) + ( \data|IR|data [8] ) + ( \data|br_adder|Add0~42  ))
// \data|br_adder|Add0~46  = CARRY(( \data|pc|data [12] ) + ( \data|IR|data [8] ) + ( \data|br_adder|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|pc|data [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|IR|data [8]),
	.datag(gnd),
	.cin(\data|br_adder|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|br_adder|Add0~45_sumout ),
	.cout(\data|br_adder|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \data|br_adder|Add0~45 .extended_lut = "off";
defparam \data|br_adder|Add0~45 .lut_mask = 64'h0000FF0000000F0F;
defparam \data|br_adder|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N38
stratixiii_lcell_comb \data|regfilemux|Mux3~0 (
// Equation(s):
// \data|regfilemux|Mux3~0_combout  = ( \data|regfilemux|Mux6~3_combout  & ( (\data|mdr|data [12] & !\data|regfilemux|Mux6~2_combout ) ) ) # ( !\data|regfilemux|Mux6~3_combout  & ( (!\data|regfilemux|Mux6~2_combout  & (\data|pc|data [12])) # 
// (\data|regfilemux|Mux6~2_combout  & ((\data|br_adder|Add0~45_sumout ))) ) )

	.dataa(!\data|pc|data [12]),
	.datab(!\data|mdr|data [12]),
	.datac(!\data|br_adder|Add0~45_sumout ),
	.datad(!\data|regfilemux|Mux6~2_combout ),
	.datae(gnd),
	.dataf(!\data|regfilemux|Mux6~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux3~0 .extended_lut = "off";
defparam \data|regfilemux|Mux3~0 .lut_mask = 64'h550F550F33003300;
defparam \data|regfilemux|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y28_N29
dffeas \data|regfile|data~108 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfilemux|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~108 .is_wysiwyg = "true";
defparam \data|regfile|data~108 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N14
stratixiii_lcell_comb \data|regfile|data~92feeder (
// Equation(s):
// \data|regfile|data~92feeder_combout  = ( \data|regfilemux|Mux3~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~92feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~92feeder .extended_lut = "off";
defparam \data|regfile|data~92feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~92feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y30_N15
dffeas \data|regfile|data~92 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~92feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~92 .is_wysiwyg = "true";
defparam \data|regfile|data~92 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y33_N18
stratixiii_lcell_comb \data|regfile|data~28feeder (
// Equation(s):
// \data|regfile|data~28feeder_combout  = ( \data|regfilemux|Mux3~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~28feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~28feeder .extended_lut = "off";
defparam \data|regfile|data~28feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~28feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y33_N19
dffeas \data|regfile|data~28 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~28feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~28 .is_wysiwyg = "true";
defparam \data|regfile|data~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y31_N33
dffeas \data|regfile|data~60 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~60 .is_wysiwyg = "true";
defparam \data|regfile|data~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y33_N21
dffeas \data|regfile|data~44 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~44 .is_wysiwyg = "true";
defparam \data|regfile|data~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y33_N37
dffeas \data|regfile|data~12 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~12 .is_wysiwyg = "true";
defparam \data|regfile|data~12 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y33_N20
stratixiii_lcell_comb \data|regfile|data~328 (
// Equation(s):
// \data|regfile|data~328_combout  = ( !\data|IR|data [1] & ( ((!\data|IR|data [0] & (((\data|regfile|data~12_q  & !\data|IR|data [2])))) # (\data|IR|data [0] & (((\data|IR|data [2])) # (\data|regfile|data~28_q )))) ) ) # ( \data|IR|data [1] & ( 
// ((!\data|IR|data [0] & (((\data|regfile|data~44_q  & !\data|IR|data [2])))) # (\data|IR|data [0] & (((\data|IR|data [2])) # (\data|regfile|data~60_q )))) ) )

	.dataa(!\data|regfile|data~28_q ),
	.datab(!\data|regfile|data~60_q ),
	.datac(!\data|regfile|data~44_q ),
	.datad(!\data|IR|data [0]),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|IR|data [2]),
	.datag(!\data|regfile|data~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~328 .extended_lut = "on";
defparam \data|regfile|data~328 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data|regfile|data~328 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y30_N5
dffeas \data|regfile|data~76 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~76 .is_wysiwyg = "true";
defparam \data|regfile|data~76 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N4
stratixiii_lcell_comb \data|regfile|data~332 (
// Equation(s):
// \data|regfile|data~332_combout  = ( !\data|IR|data [1] & ( ((!\data|IR|data [2] & (((\data|regfile|data~328_combout )))) # (\data|IR|data [2] & ((!\data|regfile|data~328_combout  & (\data|regfile|data~76_q )) # (\data|regfile|data~328_combout  & 
// ((\data|regfile|data~92_q )))))) ) ) # ( \data|IR|data [1] & ( (!\data|IR|data [2] & ((((\data|regfile|data~328_combout ))))) # (\data|IR|data [2] & (((!\data|regfile|data~328_combout  & ((\data|regfile|data~108_q ))) # (\data|regfile|data~328_combout  & 
// (\data|regfile|data~124_q ))))) ) )

	.dataa(!\data|regfile|data~124_q ),
	.datab(!\data|IR|data [2]),
	.datac(!\data|regfile|data~108_q ),
	.datad(!\data|regfile|data~92_q ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|regfile|data~328_combout ),
	.datag(!\data|regfile|data~76_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~332 .extended_lut = "on";
defparam \data|regfile|data~332 .lut_mask = 64'h03030303CCFFDDDD;
defparam \data|regfile|data~332 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N36
stratixiii_lcell_comb \data|alumux|Mux3~0 (
// Equation(s):
// \data|alumux|Mux3~0_combout  = ( \Control|alumux_sel[1]~0_combout  & ( \data|regfile|data~332_combout  ) ) # ( !\Control|alumux_sel[1]~0_combout  & ( \data|regfile|data~332_combout  & ( \data|alumux|Mux5~1_combout  ) ) ) # ( 
// \Control|alumux_sel[1]~0_combout  & ( !\data|regfile|data~332_combout  & ( \data|alumux|Mux5~1_combout  ) ) ) # ( !\Control|alumux_sel[1]~0_combout  & ( !\data|regfile|data~332_combout  & ( \data|alumux|Mux5~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|alumux|Mux5~1_combout ),
	.datae(!\Control|alumux_sel[1]~0_combout ),
	.dataf(!\data|regfile|data~332_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|alumux|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|alumux|Mux3~0 .extended_lut = "off";
defparam \data|alumux|Mux3~0 .lut_mask = 64'h00FF00FF00FFFFFF;
defparam \data|alumux|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N12
stratixiii_lcell_comb \data|regfile|data~93feeder (
// Equation(s):
// \data|regfile|data~93feeder_combout  = ( \data|regfilemux|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~93feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~93feeder .extended_lut = "off";
defparam \data|regfile|data~93feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~93feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N13
dffeas \data|regfile|data~93 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~93feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~93 .is_wysiwyg = "true";
defparam \data|regfile|data~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y27_N31
dffeas \data|regfile|data~109 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfilemux|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~109 .is_wysiwyg = "true";
defparam \data|regfile|data~109 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N34
stratixiii_lcell_comb \data|regfile|data~61feeder (
// Equation(s):
// \data|regfile|data~61feeder_combout  = ( \data|regfilemux|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~61feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~61feeder .extended_lut = "off";
defparam \data|regfile|data~61feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~61feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y31_N35
dffeas \data|regfile|data~61 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~61feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~61 .is_wysiwyg = "true";
defparam \data|regfile|data~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N29
dffeas \data|regfile|data~45 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~45 .is_wysiwyg = "true";
defparam \data|regfile|data~45 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N32
stratixiii_lcell_comb \data|regfile|data~29feeder (
// Equation(s):
// \data|regfile|data~29feeder_combout  = ( \data|regfilemux|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~29feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~29feeder .extended_lut = "off";
defparam \data|regfile|data~29feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~29feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y30_N33
dffeas \data|regfile|data~29 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~29feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~29 .is_wysiwyg = "true";
defparam \data|regfile|data~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N5
dffeas \data|regfile|data~13 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~13 .is_wysiwyg = "true";
defparam \data|regfile|data~13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N28
stratixiii_lcell_comb \data|regfile|data~376 (
// Equation(s):
// \data|regfile|data~376_combout  = ( !\data|IR|data [1] & ( (!\data|IR|data [0] & (((\data|regfile|data~13_q  & (!\data|IR|data [2]))))) # (\data|IR|data [0] & ((((\data|regfile|data~29_q ) # (\data|IR|data [2]))))) ) ) # ( \data|IR|data [1] & ( 
// (!\data|IR|data [0] & (((\data|regfile|data~45_q  & (!\data|IR|data [2]))))) # (\data|IR|data [0] & ((((\data|IR|data [2]))) # (\data|regfile|data~61_q ))) ) )

	.dataa(!\data|IR|data [0]),
	.datab(!\data|regfile|data~61_q ),
	.datac(!\data|regfile|data~45_q ),
	.datad(!\data|IR|data [2]),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|regfile|data~29_q ),
	.datag(!\data|regfile|data~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~376_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~376 .extended_lut = "on";
defparam \data|regfile|data~376 .lut_mask = 64'h0A551B555F551B55;
defparam \data|regfile|data~376 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N9
dffeas \data|regfile|data~77 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~77 .is_wysiwyg = "true";
defparam \data|regfile|data~77 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N8
stratixiii_lcell_comb \data|regfile|data~380 (
// Equation(s):
// \data|regfile|data~380_combout  = ( !\data|IR|data [1] & ( (!\data|IR|data [2] & ((((\data|regfile|data~376_combout ))))) # (\data|IR|data [2] & ((!\data|regfile|data~376_combout  & (((\data|regfile|data~77_q )))) # (\data|regfile|data~376_combout  & 
// (\data|regfile|data~93_q )))) ) ) # ( \data|IR|data [1] & ( ((!\data|IR|data [2] & (((\data|regfile|data~376_combout )))) # (\data|IR|data [2] & ((!\data|regfile|data~376_combout  & (\data|regfile|data~109_q )) # (\data|regfile|data~376_combout  & 
// ((\data|regfile|data~125_q )))))) ) )

	.dataa(!\data|regfile|data~93_q ),
	.datab(!\data|IR|data [2]),
	.datac(!\data|regfile|data~109_q ),
	.datad(!\data|regfile|data~376_combout ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|regfile|data~125_q ),
	.datag(!\data|regfile|data~77_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~380_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~380 .extended_lut = "on";
defparam \data|regfile|data~380 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \data|regfile|data~380 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N10
stratixiii_lcell_comb \data|alumux|Mux2~0 (
// Equation(s):
// \data|alumux|Mux2~0_combout  = ( \data|alumux|Mux5~1_combout  ) # ( !\data|alumux|Mux5~1_combout  & ( (\Control|alumux_sel[1]~0_combout  & \data|regfile|data~380_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|alumux_sel[1]~0_combout ),
	.datad(!\data|regfile|data~380_combout ),
	.datae(gnd),
	.dataf(!\data|alumux|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|alumux|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|alumux|Mux2~0 .extended_lut = "off";
defparam \data|alumux|Mux2~0 .lut_mask = 64'h000F000FFFFFFFFF;
defparam \data|alumux|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N24
stratixiii_lcell_comb \data|ALU|Add0~49 (
// Equation(s):
// \data|ALU|Add0~49_sumout  = SUM(( (!\Control|state.calc_addr2~q  & ((!\data|alumux|Mux5~2_combout  & ((\data|alumux|Mux3~0_combout ))) # (\data|alumux|Mux5~2_combout  & (\data|IR|data [5])))) # (\Control|state.calc_addr2~q  & (\data|IR|data [5])) ) + ( 
// \data|regfile|data~180_combout  ) + ( \data|ALU|Add0~46  ))
// \data|ALU|Add0~50  = CARRY(( (!\Control|state.calc_addr2~q  & ((!\data|alumux|Mux5~2_combout  & ((\data|alumux|Mux3~0_combout ))) # (\data|alumux|Mux5~2_combout  & (\data|IR|data [5])))) # (\Control|state.calc_addr2~q  & (\data|IR|data [5])) ) + ( 
// \data|regfile|data~180_combout  ) + ( \data|ALU|Add0~46  ))

	.dataa(!\Control|state.calc_addr2~q ),
	.datab(!\data|IR|data [5]),
	.datac(!\data|alumux|Mux5~2_combout ),
	.datad(!\data|alumux|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\data|regfile|data~180_combout ),
	.datag(gnd),
	.cin(\data|ALU|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|ALU|Add0~49_sumout ),
	.cout(\data|ALU|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Add0~49 .extended_lut = "off";
defparam \data|ALU|Add0~49 .lut_mask = 64'h0000FF00000013B3;
defparam \data|ALU|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N26
stratixiii_lcell_comb \data|ALU|Add0~53 (
// Equation(s):
// \data|ALU|Add0~53_sumout  = SUM(( (!\Control|state.calc_addr2~q  & ((!\data|alumux|Mux5~2_combout  & ((\data|alumux|Mux2~0_combout ))) # (\data|alumux|Mux5~2_combout  & (\data|IR|data [5])))) # (\Control|state.calc_addr2~q  & (\data|IR|data [5])) ) + ( 
// \data|regfile|data~188_combout  ) + ( \data|ALU|Add0~50  ))
// \data|ALU|Add0~54  = CARRY(( (!\Control|state.calc_addr2~q  & ((!\data|alumux|Mux5~2_combout  & ((\data|alumux|Mux2~0_combout ))) # (\data|alumux|Mux5~2_combout  & (\data|IR|data [5])))) # (\Control|state.calc_addr2~q  & (\data|IR|data [5])) ) + ( 
// \data|regfile|data~188_combout  ) + ( \data|ALU|Add0~50  ))

	.dataa(!\Control|state.calc_addr2~q ),
	.datab(!\data|IR|data [5]),
	.datac(!\data|alumux|Mux5~2_combout ),
	.datad(!\data|alumux|Mux2~0_combout ),
	.datae(gnd),
	.dataf(!\data|regfile|data~188_combout ),
	.datag(gnd),
	.cin(\data|ALU|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|ALU|Add0~53_sumout ),
	.cout(\data|ALU|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Add0~53 .extended_lut = "off";
defparam \data|ALU|Add0~53 .lut_mask = 64'h0000FF00000013B3;
defparam \data|ALU|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N24
stratixiii_lcell_comb \data|br_adder|Add0~49 (
// Equation(s):
// \data|br_adder|Add0~49_sumout  = SUM(( \data|IR|data [8] ) + ( \data|pc|data [13] ) + ( \data|br_adder|Add0~46  ))
// \data|br_adder|Add0~50  = CARRY(( \data|IR|data [8] ) + ( \data|pc|data [13] ) + ( \data|br_adder|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|IR|data [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|pc|data [13]),
	.datag(gnd),
	.cin(\data|br_adder|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|br_adder|Add0~49_sumout ),
	.cout(\data|br_adder|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \data|br_adder|Add0~49 .extended_lut = "off";
defparam \data|br_adder|Add0~49 .lut_mask = 64'h0000FF0000000F0F;
defparam \data|br_adder|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y27_N32
stratixiii_lcell_comb \data|regfilemux|Mux2~1 (
// Equation(s):
// \data|regfilemux|Mux2~1_combout  = ( !\data|regfilemux|Mux6~3_combout  & ( (!\data|regfilemux|Mux6~1_combout  & ((((\data|ALU|Equal0~6_combout ))))) # (\data|regfilemux|Mux6~1_combout  & ((!\data|regfilemux|Mux6~2_combout  & (((\data|pc|data [13])))) # 
// (\data|regfilemux|Mux6~2_combout  & (\data|br_adder|Add0~49_sumout )))) ) ) # ( \data|regfilemux|Mux6~3_combout  & ( ((!\data|regfilemux|Mux6~1_combout  & (((\data|ALU|Equal0~6_combout )))) # (\data|regfilemux|Mux6~1_combout  & 
// (!\data|regfilemux|Mux6~2_combout  & (\data|mdr|data [13])))) ) )

	.dataa(!\data|br_adder|Add0~49_sumout ),
	.datab(!\data|regfilemux|Mux6~2_combout ),
	.datac(!\data|mdr|data [13]),
	.datad(!\data|ALU|Equal0~6_combout ),
	.datae(!\data|regfilemux|Mux6~3_combout ),
	.dataf(!\data|regfilemux|Mux6~1_combout ),
	.datag(!\data|pc|data [13]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux2~1 .extended_lut = "on";
defparam \data|regfilemux|Mux2~1 .lut_mask = 64'h00FF00FF1D1D0C0C;
defparam \data|regfilemux|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y33_N26
stratixiii_lcell_comb \data|ALU|ShiftRight0~5 (
// Equation(s):
// \data|ALU|ShiftRight0~5_combout  = ( !\data|alumux|Mux14~0_combout  & ( (!\data|alumux|Mux15~0_combout  & ((\data|regfile|data~188_combout ))) # (\data|alumux|Mux15~0_combout  & (\data|regfile|data~164_combout )) ) )

	.dataa(!\data|alumux|Mux15~0_combout ),
	.datab(!\data|regfile|data~164_combout ),
	.datac(!\data|regfile|data~188_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|alumux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftRight0~5 .extended_lut = "off";
defparam \data|ALU|ShiftRight0~5 .lut_mask = 64'h1B1B1B1B00000000;
defparam \data|ALU|ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N8
stratixiii_lcell_comb \data|ALU|Selector2~4 (
// Equation(s):
// \data|ALU|Selector2~4_combout  = ( \data|ALU|ShiftRight0~5_combout  & ( (!\data|regfile|data~148_combout  & ((!\data|ALU|ShiftLeft0~6_combout ) # (\data|ALU|ShiftLeft0~4_combout ))) ) ) # ( !\data|ALU|ShiftRight0~5_combout  & ( 
// (!\data|regfile|data~148_combout ) # ((\data|ALU|ShiftLeft0~6_combout  & (!\data|alumux|Mux14~0_combout  & !\data|ALU|ShiftLeft0~4_combout ))) ) )

	.dataa(!\data|ALU|ShiftLeft0~6_combout ),
	.datab(!\data|regfile|data~148_combout ),
	.datac(!\data|alumux|Mux14~0_combout ),
	.datad(!\data|ALU|ShiftLeft0~4_combout ),
	.datae(gnd),
	.dataf(!\data|ALU|ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector2~4 .extended_lut = "off";
defparam \data|ALU|Selector2~4 .lut_mask = 64'hDCCCDCCC88CC88CC;
defparam \data|ALU|Selector2~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N38
stratixiii_lcell_comb \data|ALU|Selector2~3 (
// Equation(s):
// \data|ALU|Selector2~3_combout  = ( \data|ALU|ShiftLeft0~6_combout  & ( (!\data|ALU|ShiftLeft0~4_combout  & (\data|ALU|Equal0~1_combout  & \data|ALU|ShiftRight0~2_combout )) ) )

	.dataa(!\data|ALU|ShiftLeft0~4_combout ),
	.datab(gnd),
	.datac(!\data|ALU|Equal0~1_combout ),
	.datad(!\data|ALU|ShiftRight0~2_combout ),
	.datae(gnd),
	.dataf(!\data|ALU|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector2~3 .extended_lut = "off";
defparam \data|ALU|Selector2~3 .lut_mask = 64'h00000000000A000A;
defparam \data|ALU|Selector2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y33_N34
stratixiii_lcell_comb \data|ALU|Selector2~5 (
// Equation(s):
// \data|ALU|Selector2~5_combout  = ( \Control|alumux_sel[1]~0_combout  & ( (!\data|alumux|Mux5~0_combout  & (!\data|alumux|Mux5~1_combout  & ((!\data|regfile|data~380_combout )))) # (\data|alumux|Mux5~0_combout  & (((!\data|IR|data [5])))) ) ) # ( 
// !\Control|alumux_sel[1]~0_combout  & ( (!\data|alumux|Mux5~0_combout  & (!\data|alumux|Mux5~1_combout )) # (\data|alumux|Mux5~0_combout  & ((!\data|IR|data [5]))) ) )

	.dataa(!\data|alumux|Mux5~1_combout ),
	.datab(!\data|alumux|Mux5~0_combout ),
	.datac(!\data|IR|data [5]),
	.datad(!\data|regfile|data~380_combout ),
	.datae(gnd),
	.dataf(!\Control|alumux_sel[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector2~5 .extended_lut = "off";
defparam \data|ALU|Selector2~5 .lut_mask = 64'hB8B8B8B8B830B830;
defparam \data|ALU|Selector2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N38
stratixiii_lcell_comb \data|ALU|Selector2~6 (
// Equation(s):
// \data|ALU|Selector2~6_combout  = ( \data|ALU|Selector2~5_combout  & ( (!\Control|Selector0~0_combout  & (!\Control|state.shf~q  & (!\Control|Selector1~1_combout  $ (!\data|regfile|data~188_combout )))) ) ) # ( !\data|ALU|Selector2~5_combout  & ( 
// (!\Control|state.shf~q  & ((!\Control|Selector1~1_combout  & ((\data|regfile|data~188_combout ))) # (\Control|Selector1~1_combout  & (!\Control|Selector0~0_combout  & !\data|regfile|data~188_combout )))) ) )

	.dataa(!\Control|Selector0~0_combout ),
	.datab(!\Control|state.shf~q ),
	.datac(!\Control|Selector1~1_combout ),
	.datad(!\data|regfile|data~188_combout ),
	.datae(gnd),
	.dataf(!\data|ALU|Selector2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector2~6 .extended_lut = "off";
defparam \data|ALU|Selector2~6 .lut_mask = 64'h08C008C008800880;
defparam \data|ALU|Selector2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N0
stratixiii_lcell_comb \data|ALU|Selector2~7 (
// Equation(s):
// \data|ALU|Selector2~7_combout  = ( !\data|ALU|Selector2~6_combout  & ( (!\data|ALU|Selector2~3_combout  & ((!\data|ALU|Equal0~0_combout ) # (\data|ALU|Selector2~4_combout ))) ) )

	.dataa(gnd),
	.datab(!\data|ALU|Equal0~0_combout ),
	.datac(!\data|ALU|Selector2~4_combout ),
	.datad(!\data|ALU|Selector2~3_combout ),
	.datae(gnd),
	.dataf(!\data|ALU|Selector2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector2~7 .extended_lut = "off";
defparam \data|ALU|Selector2~7 .lut_mask = 64'hCF00CF0000000000;
defparam \data|ALU|Selector2~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y33_N36
stratixiii_lcell_comb \data|ALU|Selector2~0 (
// Equation(s):
// \data|ALU|Selector2~0_combout  = ( \data|alumux|Mux15~0_combout  & ( !\data|alumux|Mux13~0_combout  ) ) # ( !\data|alumux|Mux15~0_combout  & ( (!\data|alumux|Mux13~0_combout  & \data|alumux|Mux12~0_combout ) ) )

	.dataa(gnd),
	.datab(!\data|alumux|Mux13~0_combout ),
	.datac(!\data|alumux|Mux12~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|alumux|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector2~0 .extended_lut = "off";
defparam \data|ALU|Selector2~0 .lut_mask = 64'h0C0C0C0CCCCCCCCC;
defparam \data|ALU|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N24
stratixiii_lcell_comb \data|ALU|Selector2~1 (
// Equation(s):
// \data|ALU|Selector2~1_combout  = ( \data|regfile|data~188_combout  & ( (!\data|alumux|Mux14~0_combout ) # (\data|regfile|data~204_combout ) ) ) # ( !\data|regfile|data~188_combout  & ( (\data|alumux|Mux14~0_combout  & \data|regfile|data~204_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|alumux|Mux14~0_combout ),
	.datad(!\data|regfile|data~204_combout ),
	.datae(!\data|regfile|data~188_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector2~1 .extended_lut = "off";
defparam \data|ALU|Selector2~1 .lut_mask = 64'h000FF0FF000FF0FF;
defparam \data|ALU|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N32
stratixiii_lcell_comb \data|ALU|ShiftLeft0~15 (
// Equation(s):
// \data|ALU|ShiftLeft0~15_combout  = ( \data|regfile|data~276_combout  & ( \data|alumux|Mux15~0_combout  & ( (!\data|alumux|Mux14~0_combout  & (\data|regfile|data~260_combout )) # (\data|alumux|Mux14~0_combout  & ((\data|regfile|data~284_combout ))) ) ) ) # 
// ( !\data|regfile|data~276_combout  & ( \data|alumux|Mux15~0_combout  & ( (!\data|alumux|Mux14~0_combout  & (\data|regfile|data~260_combout )) # (\data|alumux|Mux14~0_combout  & ((\data|regfile|data~284_combout ))) ) ) ) # ( \data|regfile|data~276_combout  
// & ( !\data|alumux|Mux15~0_combout  & ( (\data|alumux|Mux14~0_combout ) # (\data|regfile|data~244_combout ) ) ) ) # ( !\data|regfile|data~276_combout  & ( !\data|alumux|Mux15~0_combout  & ( (\data|regfile|data~244_combout  & !\data|alumux|Mux14~0_combout ) 
// ) ) )

	.dataa(!\data|regfile|data~260_combout ),
	.datab(!\data|regfile|data~244_combout ),
	.datac(!\data|alumux|Mux14~0_combout ),
	.datad(!\data|regfile|data~284_combout ),
	.datae(!\data|regfile|data~276_combout ),
	.dataf(!\data|alumux|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftLeft0~15 .extended_lut = "off";
defparam \data|ALU|ShiftLeft0~15 .lut_mask = 64'h30303F3F505F505F;
defparam \data|ALU|ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y33_N34
stratixiii_lcell_comb \data|ALU|ShiftLeft0~30 (
// Equation(s):
// \data|ALU|ShiftLeft0~30_combout  = ( \data|regfile|data~196_combout  & ( (\data|regfile|data~180_combout ) # (\data|alumux|Mux14~0_combout ) ) ) # ( !\data|regfile|data~196_combout  & ( (!\data|alumux|Mux14~0_combout  & \data|regfile|data~180_combout ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|alumux|Mux14~0_combout ),
	.datad(!\data|regfile|data~180_combout ),
	.datae(gnd),
	.dataf(!\data|regfile|data~196_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftLeft0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftLeft0~30 .extended_lut = "off";
defparam \data|ALU|ShiftLeft0~30 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \data|ALU|ShiftLeft0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N16
stratixiii_lcell_comb \data|ALU|Selector2~2 (
// Equation(s):
// \data|ALU|Selector2~2_combout  = ( \data|ALU|ShiftLeft0~15_combout  & ( \data|ALU|ShiftLeft0~30_combout  & ( ((!\data|ALU|ShiftLeft0~6_combout  & (\data|ALU|ShiftLeft0~22_combout )) # (\data|ALU|ShiftLeft0~6_combout  & ((\data|ALU|Selector2~1_combout )))) 
// # (\data|ALU|Selector2~0_combout ) ) ) ) # ( !\data|ALU|ShiftLeft0~15_combout  & ( \data|ALU|ShiftLeft0~30_combout  & ( (!\data|ALU|Selector2~0_combout  & ((!\data|ALU|ShiftLeft0~6_combout  & (\data|ALU|ShiftLeft0~22_combout )) # 
// (\data|ALU|ShiftLeft0~6_combout  & ((\data|ALU|Selector2~1_combout ))))) # (\data|ALU|Selector2~0_combout  & (((\data|ALU|ShiftLeft0~6_combout )))) ) ) ) # ( \data|ALU|ShiftLeft0~15_combout  & ( !\data|ALU|ShiftLeft0~30_combout  & ( 
// (!\data|ALU|Selector2~0_combout  & ((!\data|ALU|ShiftLeft0~6_combout  & (\data|ALU|ShiftLeft0~22_combout )) # (\data|ALU|ShiftLeft0~6_combout  & ((\data|ALU|Selector2~1_combout ))))) # (\data|ALU|Selector2~0_combout  & (((!\data|ALU|ShiftLeft0~6_combout 
// )))) ) ) ) # ( !\data|ALU|ShiftLeft0~15_combout  & ( !\data|ALU|ShiftLeft0~30_combout  & ( (!\data|ALU|Selector2~0_combout  & ((!\data|ALU|ShiftLeft0~6_combout  & (\data|ALU|ShiftLeft0~22_combout )) # (\data|ALU|ShiftLeft0~6_combout  & 
// ((\data|ALU|Selector2~1_combout ))))) ) ) )

	.dataa(!\data|ALU|Selector2~0_combout ),
	.datab(!\data|ALU|ShiftLeft0~22_combout ),
	.datac(!\data|ALU|Selector2~1_combout ),
	.datad(!\data|ALU|ShiftLeft0~6_combout ),
	.datae(!\data|ALU|ShiftLeft0~15_combout ),
	.dataf(!\data|ALU|ShiftLeft0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector2~2 .extended_lut = "off";
defparam \data|ALU|Selector2~2 .lut_mask = 64'h220A770A225F775F;
defparam \data|ALU|Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y27_N30
stratixiii_lcell_comb \data|regfilemux|Mux2~0 (
// Equation(s):
// \data|regfilemux|Mux2~0_combout  = ( \data|ALU|Selector2~7_combout  & ( \data|ALU|Selector2~2_combout  & ( (!\data|regfilemux|Mux6~1_combout  & (((\data|ALU|Add0~53_sumout  & \data|regfilemux|Mux2~1_combout )) # (\data|ALU|Selector3~0_combout ))) # 
// (\data|regfilemux|Mux6~1_combout  & (((\data|regfilemux|Mux2~1_combout )))) ) ) ) # ( !\data|ALU|Selector2~7_combout  & ( \data|ALU|Selector2~2_combout  & ( (!\data|regfilemux|Mux6~1_combout ) # (\data|regfilemux|Mux2~1_combout ) ) ) ) # ( 
// \data|ALU|Selector2~7_combout  & ( !\data|ALU|Selector2~2_combout  & ( (\data|regfilemux|Mux2~1_combout  & ((\data|ALU|Add0~53_sumout ) # (\data|regfilemux|Mux6~1_combout ))) ) ) ) # ( !\data|ALU|Selector2~7_combout  & ( !\data|ALU|Selector2~2_combout  & 
// ( (!\data|regfilemux|Mux6~1_combout ) # (\data|regfilemux|Mux2~1_combout ) ) ) )

	.dataa(!\data|ALU|Selector3~0_combout ),
	.datab(!\data|regfilemux|Mux6~1_combout ),
	.datac(!\data|ALU|Add0~53_sumout ),
	.datad(!\data|regfilemux|Mux2~1_combout ),
	.datae(!\data|ALU|Selector2~7_combout ),
	.dataf(!\data|ALU|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux2~0 .extended_lut = "off";
defparam \data|regfilemux|Mux2~0 .lut_mask = 64'hCCFF003FCCFF447F;
defparam \data|regfilemux|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N25
dffeas \data|regfile|data~125 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~125 .is_wysiwyg = "true";
defparam \data|regfile|data~125 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N4
stratixiii_lcell_comb \data|regfile|data~184 (
// Equation(s):
// \data|regfile|data~184_combout  = ( !\data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[2]~0_combout  & ((!\data|storemux|f[0]~2_combout  & (((\data|regfile|data~13_q )))) # (\data|storemux|f[0]~2_combout  & (\data|regfile|data~29_q )))) # 
// (\data|storemux|f[2]~0_combout  & ((((\data|storemux|f[0]~2_combout ))))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[2]~0_combout  & ((!\data|storemux|f[0]~2_combout  & (\data|regfile|data~45_q )) # (\data|storemux|f[0]~2_combout  & 
// ((\data|regfile|data~61_q ))))) # (\data|storemux|f[2]~0_combout  & (((\data|storemux|f[0]~2_combout ))))) ) )

	.dataa(!\data|regfile|data~29_q ),
	.datab(!\data|storemux|f[2]~0_combout ),
	.datac(!\data|regfile|data~45_q ),
	.datad(!\data|storemux|f[0]~2_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|regfile|data~61_q ),
	.datag(!\data|regfile|data~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~184 .extended_lut = "on";
defparam \data|regfile|data~184 .lut_mask = 64'h0C770C330C770CFF;
defparam \data|regfile|data~184 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N24
stratixiii_lcell_comb \data|regfile|data~188 (
// Equation(s):
// \data|regfile|data~188_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|regfile|data~184_combout  & (((\data|regfile|data~77_q  & \data|storemux|f[2]~0_combout )))) # (\data|regfile|data~184_combout  & (((!\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~93_q )))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|regfile|data~184_combout  & (((\data|regfile|data~109_q  & \data|storemux|f[2]~0_combout )))) # (\data|regfile|data~184_combout  & (((!\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~125_q )))) ) )

	.dataa(!\data|regfile|data~125_q ),
	.datab(!\data|regfile|data~93_q ),
	.datac(!\data|regfile|data~109_q ),
	.datad(!\data|regfile|data~184_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[2]~0_combout ),
	.datag(!\data|regfile|data~77_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~188 .extended_lut = "on";
defparam \data|regfile|data~188 .lut_mask = 64'h00FF00FF0F330F55;
defparam \data|regfile|data~188 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y33_N10
stratixiii_lcell_comb \data|ALU|ShiftRight1~8 (
// Equation(s):
// \data|ALU|ShiftRight1~8_combout  = ( \data|regfile|data~204_combout  & ( \data|alumux|Mux14~0_combout  & ( (!\data|alumux|Mux15~0_combout  & (\data|regfile|data~188_combout )) # (\data|alumux|Mux15~0_combout  & ((\data|regfile|data~164_combout ))) ) ) ) # 
// ( !\data|regfile|data~204_combout  & ( \data|alumux|Mux14~0_combout  & ( (!\data|alumux|Mux15~0_combout  & (\data|regfile|data~188_combout )) # (\data|alumux|Mux15~0_combout  & ((\data|regfile|data~164_combout ))) ) ) ) # ( \data|regfile|data~204_combout  
// & ( !\data|alumux|Mux14~0_combout  & ( (!\data|alumux|Mux15~0_combout ) # (\data|regfile|data~180_combout ) ) ) ) # ( !\data|regfile|data~204_combout  & ( !\data|alumux|Mux14~0_combout  & ( (\data|alumux|Mux15~0_combout  & \data|regfile|data~180_combout ) 
// ) ) )

	.dataa(!\data|alumux|Mux15~0_combout ),
	.datab(!\data|regfile|data~188_combout ),
	.datac(!\data|regfile|data~164_combout ),
	.datad(!\data|regfile|data~180_combout ),
	.datae(!\data|regfile|data~204_combout ),
	.dataf(!\data|alumux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftRight1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftRight1~8 .extended_lut = "off";
defparam \data|ALU|ShiftRight1~8 .lut_mask = 64'h0055AAFF27272727;
defparam \data|ALU|ShiftRight1~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N4
stratixiii_lcell_comb \data|ALU|Selector4~2 (
// Equation(s):
// \data|ALU|Selector4~2_combout  = ( \data|ALU|ShiftRight1~8_combout  & ( (\data|ALU|Equal0~0_combout  & (((\data|ALU|ShiftLeft0~6_combout  & !\data|ALU|ShiftLeft0~4_combout )) # (\data|regfile|data~148_combout ))) ) ) # ( !\data|ALU|ShiftRight1~8_combout  
// & ( (\data|regfile|data~148_combout  & (\data|ALU|Equal0~0_combout  & ((!\data|ALU|ShiftLeft0~6_combout ) # (\data|ALU|ShiftLeft0~4_combout )))) ) )

	.dataa(!\data|ALU|ShiftLeft0~6_combout ),
	.datab(!\data|ALU|ShiftLeft0~4_combout ),
	.datac(!\data|regfile|data~148_combout ),
	.datad(!\data|ALU|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\data|ALU|ShiftRight1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector4~2 .extended_lut = "off";
defparam \data|ALU|Selector4~2 .lut_mask = 64'h000B000B004F004F;
defparam \data|ALU|Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N24
stratixiii_lcell_comb \data|ALU|Selector11~4 (
// Equation(s):
// \data|ALU|Selector11~4_combout  = ( \data|alumux|Mux13~0_combout  & ( !\data|alumux|Mux12~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|alumux|Mux12~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|alumux|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector11~4 .extended_lut = "off";
defparam \data|ALU|Selector11~4 .lut_mask = 64'h00000000F0F0F0F0;
defparam \data|ALU|Selector11~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N16
stratixiii_lcell_comb \data|ALU|Selector4~0 (
// Equation(s):
// \data|ALU|Selector4~0_combout  = ( \data|ALU|Selector11~4_combout  & ( (\data|ALU|Equal0~2_combout  & (\data|ALU|ShiftLeft0~17_combout  & !\data|ALU|ShiftLeft0~4_combout )) ) )

	.dataa(!\data|ALU|Equal0~2_combout ),
	.datab(gnd),
	.datac(!\data|ALU|ShiftLeft0~17_combout ),
	.datad(!\data|ALU|ShiftLeft0~4_combout ),
	.datae(gnd),
	.dataf(!\data|ALU|Selector11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector4~0 .extended_lut = "off";
defparam \data|ALU|Selector4~0 .lut_mask = 64'h0000000005000500;
defparam \data|ALU|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N18
stratixiii_lcell_comb \data|ALU|Selector4~1 (
// Equation(s):
// \data|ALU|Selector4~1_combout  = ( \data|alumux|Mux13~0_combout  & ( (!\data|ALU|ShiftLeft0~5_combout  & \data|regfile|data~148_combout ) ) ) # ( !\data|alumux|Mux13~0_combout  & ( \data|ALU|ShiftRight1~8_combout  ) )

	.dataa(gnd),
	.datab(!\data|ALU|ShiftLeft0~5_combout ),
	.datac(!\data|ALU|ShiftRight1~8_combout ),
	.datad(!\data|regfile|data~148_combout ),
	.datae(gnd),
	.dataf(!\data|alumux|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector4~1 .extended_lut = "off";
defparam \data|ALU|Selector4~1 .lut_mask = 64'h0F0F0F0F00CC00CC;
defparam \data|ALU|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y33_N32
stratixiii_lcell_comb \data|ALU|Selector4~3 (
// Equation(s):
// \data|ALU|Selector4~3_combout  = ( \data|regfile|data~340_combout  & ( (!\data|alumux|Mux5~0_combout  & (!\data|alumux|Mux5~1_combout  & (!\Control|alumux_sel[1]~0_combout ))) # (\data|alumux|Mux5~0_combout  & (((!\data|IR|data [5])))) ) ) # ( 
// !\data|regfile|data~340_combout  & ( (!\data|alumux|Mux5~0_combout  & (!\data|alumux|Mux5~1_combout )) # (\data|alumux|Mux5~0_combout  & ((!\data|IR|data [5]))) ) )

	.dataa(!\data|alumux|Mux5~1_combout ),
	.datab(!\data|alumux|Mux5~0_combout ),
	.datac(!\Control|alumux_sel[1]~0_combout ),
	.datad(!\data|IR|data [5]),
	.datae(gnd),
	.dataf(!\data|regfile|data~340_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector4~3 .extended_lut = "off";
defparam \data|ALU|Selector4~3 .lut_mask = 64'hBB88BB88B380B380;
defparam \data|ALU|Selector4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N20
stratixiii_lcell_comb \data|ALU|Selector4~4 (
// Equation(s):
// \data|ALU|Selector4~4_combout  = ( \Control|Selector0~0_combout  & ( !\Control|state.shf~q  & ( (!\data|ALU|Selector4~3_combout  & (!\Control|Selector1~1_combout  & \data|regfile|data~204_combout )) ) ) ) # ( !\Control|Selector0~0_combout  & ( 
// !\Control|state.shf~q  & ( !\Control|Selector1~1_combout  $ (!\data|regfile|data~204_combout ) ) ) )

	.dataa(!\data|ALU|Selector4~3_combout ),
	.datab(!\Control|Selector1~1_combout ),
	.datac(gnd),
	.datad(!\data|regfile|data~204_combout ),
	.datae(!\Control|Selector0~0_combout ),
	.dataf(!\Control|state.shf~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector4~4 .extended_lut = "off";
defparam \data|ALU|Selector4~4 .lut_mask = 64'h33CC008800000000;
defparam \data|ALU|Selector4~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N2
stratixiii_lcell_comb \data|ALU|Selector4~5 (
// Equation(s):
// \data|ALU|Selector4~5_combout  = ( \data|ALU|Selector4~1_combout  & ( \data|ALU|Selector4~4_combout  ) ) # ( !\data|ALU|Selector4~1_combout  & ( \data|ALU|Selector4~4_combout  ) ) # ( \data|ALU|Selector4~1_combout  & ( !\data|ALU|Selector4~4_combout  & ( 
// ((\data|ALU|Selector4~0_combout ) # (\data|ALU|Selector4~2_combout )) # (\data|ALU|Selector8~1_combout ) ) ) ) # ( !\data|ALU|Selector4~1_combout  & ( !\data|ALU|Selector4~4_combout  & ( (\data|ALU|Selector4~0_combout ) # (\data|ALU|Selector4~2_combout ) 
// ) ) )

	.dataa(!\data|ALU|Selector8~1_combout ),
	.datab(!\data|ALU|Selector4~2_combout ),
	.datac(!\data|ALU|Selector4~0_combout ),
	.datad(gnd),
	.datae(!\data|ALU|Selector4~1_combout ),
	.dataf(!\data|ALU|Selector4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector4~5 .extended_lut = "off";
defparam \data|ALU|Selector4~5 .lut_mask = 64'h3F3F7F7FFFFFFFFF;
defparam \data|ALU|Selector4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N32
stratixiii_lcell_comb \data|regfilemux|Mux4~0 (
// Equation(s):
// \data|regfilemux|Mux4~0_combout  = ( \data|regfilemux|Mux6~3_combout  & ( (!\data|regfilemux|Mux6~2_combout  & \data|mdr|data [11]) ) ) # ( !\data|regfilemux|Mux6~3_combout  & ( (!\data|regfilemux|Mux6~2_combout  & ((\data|pc|data [11]))) # 
// (\data|regfilemux|Mux6~2_combout  & (\data|br_adder|Add0~41_sumout )) ) )

	.dataa(!\data|br_adder|Add0~41_sumout ),
	.datab(!\data|regfilemux|Mux6~2_combout ),
	.datac(!\data|pc|data [11]),
	.datad(!\data|mdr|data [11]),
	.datae(gnd),
	.dataf(!\data|regfilemux|Mux6~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux4~0 .extended_lut = "off";
defparam \data|regfilemux|Mux4~0 .lut_mask = 64'h1D1D1D1D00CC00CC;
defparam \data|regfilemux|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N12
stratixiii_lcell_comb \data|ALU|ShiftLeft0~26 (
// Equation(s):
// \data|ALU|ShiftLeft0~26_combout  = ( \data|regfile|data~276_combout  & ( (!\data|alumux|Mux14~0_combout ) # (\data|regfile|data~268_combout ) ) ) # ( !\data|regfile|data~276_combout  & ( (\data|alumux|Mux14~0_combout  & \data|regfile|data~268_combout ) ) 
// )

	.dataa(gnd),
	.datab(!\data|alumux|Mux14~0_combout ),
	.datac(gnd),
	.datad(!\data|regfile|data~268_combout ),
	.datae(gnd),
	.dataf(!\data|regfile|data~276_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftLeft0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftLeft0~26 .extended_lut = "off";
defparam \data|ALU|ShiftLeft0~26 .lut_mask = 64'h00330033CCFFCCFF;
defparam \data|ALU|ShiftLeft0~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N10
stratixiii_lcell_comb \data|ALU|ShiftLeft0~23 (
// Equation(s):
// \data|ALU|ShiftLeft0~23_combout  = ( \data|regfile|data~196_combout  & ( (!\data|alumux|Mux14~0_combout ) # (\data|regfile|data~212_combout ) ) ) # ( !\data|regfile|data~196_combout  & ( (\data|alumux|Mux14~0_combout  & \data|regfile|data~212_combout ) ) 
// )

	.dataa(gnd),
	.datab(!\data|alumux|Mux14~0_combout ),
	.datac(!\data|regfile|data~212_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfile|data~196_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftLeft0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftLeft0~23 .extended_lut = "off";
defparam \data|ALU|ShiftLeft0~23 .lut_mask = 64'h03030303CFCFCFCF;
defparam \data|ALU|ShiftLeft0~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N14
stratixiii_lcell_comb \data|ALU|ShiftLeft0~25 (
// Equation(s):
// \data|ALU|ShiftLeft0~25_combout  = ( \data|regfile|data~220_combout  & ( (\data|alumux|Mux14~0_combout ) # (\data|regfile|data~204_combout ) ) ) # ( !\data|regfile|data~220_combout  & ( (\data|regfile|data~204_combout  & !\data|alumux|Mux14~0_combout ) ) 
// )

	.dataa(!\data|regfile|data~204_combout ),
	.datab(!\data|alumux|Mux14~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfile|data~220_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftLeft0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftLeft0~25 .extended_lut = "off";
defparam \data|ALU|ShiftLeft0~25 .lut_mask = 64'h4444444477777777;
defparam \data|ALU|ShiftLeft0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N8
stratixiii_lcell_comb \data|ALU|ShiftLeft0~24 (
// Equation(s):
// \data|ALU|ShiftLeft0~24_combout  = (!\data|alumux|Mux14~0_combout  & (\data|regfile|data~284_combout )) # (\data|alumux|Mux14~0_combout  & ((\data|regfile|data~132_combout )))

	.dataa(gnd),
	.datab(!\data|alumux|Mux14~0_combout ),
	.datac(!\data|regfile|data~284_combout ),
	.datad(!\data|regfile|data~132_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftLeft0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftLeft0~24 .extended_lut = "off";
defparam \data|ALU|ShiftLeft0~24 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \data|ALU|ShiftLeft0~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N16
stratixiii_lcell_comb \data|ALU|ShiftLeft0~27 (
// Equation(s):
// \data|ALU|ShiftLeft0~27_combout  = ( \data|ALU|ShiftLeft0~24_combout  & ( \data|alumux|Mux12~0_combout  & ( (\data|alumux|Mux15~0_combout ) # (\data|ALU|ShiftLeft0~26_combout ) ) ) ) # ( !\data|ALU|ShiftLeft0~24_combout  & ( \data|alumux|Mux12~0_combout  
// & ( (\data|ALU|ShiftLeft0~26_combout  & !\data|alumux|Mux15~0_combout ) ) ) ) # ( \data|ALU|ShiftLeft0~24_combout  & ( !\data|alumux|Mux12~0_combout  & ( (!\data|alumux|Mux15~0_combout  & ((\data|ALU|ShiftLeft0~25_combout ))) # 
// (\data|alumux|Mux15~0_combout  & (\data|ALU|ShiftLeft0~23_combout )) ) ) ) # ( !\data|ALU|ShiftLeft0~24_combout  & ( !\data|alumux|Mux12~0_combout  & ( (!\data|alumux|Mux15~0_combout  & ((\data|ALU|ShiftLeft0~25_combout ))) # (\data|alumux|Mux15~0_combout 
//  & (\data|ALU|ShiftLeft0~23_combout )) ) ) )

	.dataa(!\data|ALU|ShiftLeft0~26_combout ),
	.datab(!\data|alumux|Mux15~0_combout ),
	.datac(!\data|ALU|ShiftLeft0~23_combout ),
	.datad(!\data|ALU|ShiftLeft0~25_combout ),
	.datae(!\data|ALU|ShiftLeft0~24_combout ),
	.dataf(!\data|alumux|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftLeft0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftLeft0~27 .extended_lut = "off";
defparam \data|ALU|ShiftLeft0~27 .lut_mask = 64'h03CF03CF44447777;
defparam \data|ALU|ShiftLeft0~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N24
stratixiii_lcell_comb \data|regfilemux|Mux4~1 (
// Equation(s):
// \data|regfilemux|Mux4~1_combout  = ( !\data|regfilemux|Mux6~1_combout  & ( ((!\data|ALU|Add0~45_sumout  & (((\data|ALU|Selector6~2_combout  & \data|ALU|ShiftLeft0~27_combout )))) # (\data|ALU|Add0~45_sumout  & (((\data|ALU|Selector6~2_combout  & 
// \data|ALU|ShiftLeft0~27_combout )) # (\data|ALU|Equal0~6_combout )))) # (\data|ALU|Selector4~5_combout ) ) ) # ( \data|regfilemux|Mux6~1_combout  & ( (((\data|regfilemux|Mux4~0_combout ))) ) )

	.dataa(!\data|ALU|Add0~45_sumout ),
	.datab(!\data|ALU|Selector4~5_combout ),
	.datac(!\data|regfilemux|Mux4~0_combout ),
	.datad(!\data|ALU|Selector6~2_combout ),
	.datae(!\data|regfilemux|Mux6~1_combout ),
	.dataf(!\data|ALU|ShiftLeft0~27_combout ),
	.datag(!\data|ALU|Equal0~6_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux4~1 .extended_lut = "on";
defparam \data|regfilemux|Mux4~1 .lut_mask = 64'h37370F0F37FF0F0F;
defparam \data|regfilemux|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y30_N29
dffeas \data|regfile|data~123 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~123 .is_wysiwyg = "true";
defparam \data|regfile|data~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y29_N25
dffeas \data|regfile|data~107 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfilemux|Mux4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~107 .is_wysiwyg = "true";
defparam \data|regfile|data~107 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N18
stratixiii_lcell_comb \data|regfile|data~27feeder (
// Equation(s):
// \data|regfile|data~27feeder_combout  = ( \data|regfilemux|Mux4~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~27feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~27feeder .extended_lut = "off";
defparam \data|regfile|data~27feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~27feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y30_N19
dffeas \data|regfile|data~27 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~27feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~27 .is_wysiwyg = "true";
defparam \data|regfile|data~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N25
dffeas \data|regfile|data~43 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~43 .is_wysiwyg = "true";
defparam \data|regfile|data~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y31_N39
dffeas \data|regfile|data~59 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~59 .is_wysiwyg = "true";
defparam \data|regfile|data~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N13
dffeas \data|regfile|data~11 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~11 .is_wysiwyg = "true";
defparam \data|regfile|data~11 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N24
stratixiii_lcell_comb \data|regfile|data~336 (
// Equation(s):
// \data|regfile|data~336_combout  = ( !\data|IR|data [1] & ( (!\data|IR|data [0] & (((\data|regfile|data~11_q  & ((!\data|IR|data [2])))))) # (\data|IR|data [0] & ((((\data|IR|data [2]))) # (\data|regfile|data~27_q ))) ) ) # ( \data|IR|data [1] & ( 
// ((!\data|IR|data [0] & (\data|regfile|data~43_q  & ((!\data|IR|data [2])))) # (\data|IR|data [0] & (((\data|IR|data [2]) # (\data|regfile|data~59_q ))))) ) )

	.dataa(!\data|regfile|data~27_q ),
	.datab(!\data|IR|data [0]),
	.datac(!\data|regfile|data~43_q ),
	.datad(!\data|regfile|data~59_q ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|IR|data [2]),
	.datag(!\data|regfile|data~11_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~336 .extended_lut = "on";
defparam \data|regfile|data~336 .lut_mask = 64'h1D1D0C3F33333333;
defparam \data|regfile|data~336 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y29_N29
dffeas \data|regfile|data~91 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~91 .is_wysiwyg = "true";
defparam \data|regfile|data~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y30_N9
dffeas \data|regfile|data~75 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux4~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~75 .is_wysiwyg = "true";
defparam \data|regfile|data~75 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N8
stratixiii_lcell_comb \data|regfile|data~340 (
// Equation(s):
// \data|regfile|data~340_combout  = ( !\data|IR|data [1] & ( ((!\data|IR|data [2] & (((\data|regfile|data~336_combout )))) # (\data|IR|data [2] & ((!\data|regfile|data~336_combout  & (\data|regfile|data~75_q )) # (\data|regfile|data~336_combout  & 
// ((\data|regfile|data~91_q )))))) ) ) # ( \data|IR|data [1] & ( (!\data|IR|data [2] & ((((\data|regfile|data~336_combout ))))) # (\data|IR|data [2] & ((!\data|regfile|data~336_combout  & (((\data|regfile|data~107_q )))) # (\data|regfile|data~336_combout  & 
// (\data|regfile|data~123_q )))) ) )

	.dataa(!\data|regfile|data~123_q ),
	.datab(!\data|IR|data [2]),
	.datac(!\data|regfile|data~107_q ),
	.datad(!\data|regfile|data~336_combout ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|regfile|data~91_q ),
	.datag(!\data|regfile|data~75_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~340 .extended_lut = "on";
defparam \data|regfile|data~340 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \data|regfile|data~340 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y27_N6
stratixiii_lcell_comb \data|alumux|Mux4~0 (
// Equation(s):
// \data|alumux|Mux4~0_combout  = ( \Control|alumux_sel[1]~0_combout  & ( (\data|alumux|Mux5~1_combout ) # (\data|regfile|data~340_combout ) ) ) # ( !\Control|alumux_sel[1]~0_combout  & ( \data|alumux|Mux5~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|regfile|data~340_combout ),
	.datad(!\data|alumux|Mux5~1_combout ),
	.datae(gnd),
	.dataf(!\Control|alumux_sel[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|alumux|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|alumux|Mux4~0 .extended_lut = "off";
defparam \data|alumux|Mux4~0 .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \data|alumux|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y30_N39
dffeas \data|regfile|data~90 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~90 .is_wysiwyg = "true";
defparam \data|regfile|data~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y32_N25
dffeas \data|regfile|data~106 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfilemux|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~106 .is_wysiwyg = "true";
defparam \data|regfile|data~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N21
dffeas \data|regfile|data~42 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~42 .is_wysiwyg = "true";
defparam \data|regfile|data~42 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N16
stratixiii_lcell_comb \data|regfile|data~26feeder (
// Equation(s):
// \data|regfile|data~26feeder_combout  = ( \data|regfilemux|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~26feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~26feeder .extended_lut = "off";
defparam \data|regfile|data~26feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~26feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y30_N17
dffeas \data|regfile|data~26 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~26feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~26 .is_wysiwyg = "true";
defparam \data|regfile|data~26 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N36
stratixiii_lcell_comb \data|regfile|data~58feeder (
// Equation(s):
// \data|regfile|data~58feeder_combout  = ( \data|regfilemux|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~58feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~58feeder .extended_lut = "off";
defparam \data|regfile|data~58feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~58feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y31_N37
dffeas \data|regfile|data~58 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~58feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~58 .is_wysiwyg = "true";
defparam \data|regfile|data~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N9
dffeas \data|regfile|data~10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~10 .is_wysiwyg = "true";
defparam \data|regfile|data~10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N20
stratixiii_lcell_comb \data|regfile|data~304 (
// Equation(s):
// \data|regfile|data~304_combout  = ( !\data|IR|data [1] & ( (!\data|IR|data [0] & (!\data|IR|data [2] & (\data|regfile|data~10_q ))) # (\data|IR|data [0] & ((((\data|regfile|data~26_q ))) # (\data|IR|data [2]))) ) ) # ( \data|IR|data [1] & ( 
// (!\data|IR|data [0] & (!\data|IR|data [2] & (\data|regfile|data~42_q ))) # (\data|IR|data [0] & ((((\data|regfile|data~58_q ))) # (\data|IR|data [2]))) ) )

	.dataa(!\data|IR|data [0]),
	.datab(!\data|IR|data [2]),
	.datac(!\data|regfile|data~42_q ),
	.datad(!\data|regfile|data~26_q ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|regfile|data~58_q ),
	.datag(!\data|regfile|data~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~304 .extended_lut = "on";
defparam \data|regfile|data~304 .lut_mask = 64'h195D1919195D5D5D;
defparam \data|regfile|data~304 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y30_N17
dffeas \data|regfile|data~74 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~74 .is_wysiwyg = "true";
defparam \data|regfile|data~74 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N16
stratixiii_lcell_comb \data|regfile|data~308 (
// Equation(s):
// \data|regfile|data~308_combout  = ( !\data|IR|data [1] & ( (!\data|IR|data [2] & ((((\data|regfile|data~304_combout ))))) # (\data|IR|data [2] & ((!\data|regfile|data~304_combout  & (((\data|regfile|data~74_q )))) # (\data|regfile|data~304_combout  & 
// (\data|regfile|data~90_q )))) ) ) # ( \data|IR|data [1] & ( ((!\data|IR|data [2] & (((\data|regfile|data~304_combout )))) # (\data|IR|data [2] & ((!\data|regfile|data~304_combout  & (\data|regfile|data~106_q )) # (\data|regfile|data~304_combout  & 
// ((\data|regfile|data~122_q )))))) ) )

	.dataa(!\data|regfile|data~90_q ),
	.datab(!\data|IR|data [2]),
	.datac(!\data|regfile|data~106_q ),
	.datad(!\data|regfile|data~304_combout ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|regfile|data~122_q ),
	.datag(!\data|regfile|data~74_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~308 .extended_lut = "on";
defparam \data|regfile|data~308 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \data|regfile|data~308 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N30
stratixiii_lcell_comb \data|alumux|Mux5~3 (
// Equation(s):
// \data|alumux|Mux5~3_combout  = ( \data|regfile|data~308_combout  & ( \data|alumux|Mux5~1_combout  ) ) # ( !\data|regfile|data~308_combout  & ( \data|alumux|Mux5~1_combout  ) ) # ( \data|regfile|data~308_combout  & ( !\data|alumux|Mux5~1_combout  & ( 
// \Control|alumux_sel[1]~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Control|alumux_sel[1]~0_combout ),
	.datae(!\data|regfile|data~308_combout ),
	.dataf(!\data|alumux|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|alumux|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|alumux|Mux5~3 .extended_lut = "off";
defparam \data|alumux|Mux5~3 .lut_mask = 64'h000000FFFFFFFFFF;
defparam \data|alumux|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N29
dffeas \data|regfile|data~121 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux6~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~121 .is_wysiwyg = "true";
defparam \data|regfile|data~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y32_N15
dffeas \data|regfile|data~105 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfilemux|Mux6~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~105 .is_wysiwyg = "true";
defparam \data|regfile|data~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y30_N5
dffeas \data|regfile|data~41 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux6~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~41 .is_wysiwyg = "true";
defparam \data|regfile|data~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y31_N23
dffeas \data|regfile|data~57 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux6~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~57 .is_wysiwyg = "true";
defparam \data|regfile|data~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y30_N31
dffeas \data|regfile|data~25 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux6~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~25 .is_wysiwyg = "true";
defparam \data|regfile|data~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y30_N25
dffeas \data|regfile|data~9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux6~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~9 .is_wysiwyg = "true";
defparam \data|regfile|data~9 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N4
stratixiii_lcell_comb \data|regfile|data~320 (
// Equation(s):
// \data|regfile|data~320_combout  = ( !\data|IR|data [1] & ( (!\data|IR|data [0] & (!\data|IR|data [2] & (\data|regfile|data~9_q ))) # (\data|IR|data [0] & ((((\data|regfile|data~25_q ))) # (\data|IR|data [2]))) ) ) # ( \data|IR|data [1] & ( (!\data|IR|data 
// [0] & (!\data|IR|data [2] & (\data|regfile|data~41_q ))) # (\data|IR|data [0] & ((((\data|regfile|data~57_q ))) # (\data|IR|data [2]))) ) )

	.dataa(!\data|IR|data [0]),
	.datab(!\data|IR|data [2]),
	.datac(!\data|regfile|data~41_q ),
	.datad(!\data|regfile|data~57_q ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|regfile|data~25_q ),
	.datag(!\data|regfile|data~9_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~320 .extended_lut = "on";
defparam \data|regfile|data~320 .lut_mask = 64'h1919195D5D5D195D;
defparam \data|regfile|data~320 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N37
dffeas \data|regfile|data~73 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux6~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~73 .is_wysiwyg = "true";
defparam \data|regfile|data~73 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N36
stratixiii_lcell_comb \data|regfile|data~324 (
// Equation(s):
// \data|regfile|data~324_combout  = ( !\data|IR|data [1] & ( ((!\data|regfile|data~320_combout  & (((\data|regfile|data~73_q  & \data|IR|data [2])))) # (\data|regfile|data~320_combout  & (((!\data|IR|data [2])) # (\data|regfile|data~89_q )))) ) ) # ( 
// \data|IR|data [1] & ( ((!\data|regfile|data~320_combout  & (((\data|regfile|data~105_q  & \data|IR|data [2])))) # (\data|regfile|data~320_combout  & (((!\data|IR|data [2])) # (\data|regfile|data~121_q )))) ) )

	.dataa(!\data|regfile|data~89_q ),
	.datab(!\data|regfile|data~121_q ),
	.datac(!\data|regfile|data~105_q ),
	.datad(!\data|regfile|data~320_combout ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|IR|data [2]),
	.datag(!\data|regfile|data~73_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~324 .extended_lut = "on";
defparam \data|regfile|data~324 .lut_mask = 64'h00FF00FF0F550F33;
defparam \data|regfile|data~324 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N32
stratixiii_lcell_comb \data|alumux|Mux6~0 (
// Equation(s):
// \data|alumux|Mux6~0_combout  = ( \data|alumux|Mux5~1_combout  ) # ( !\data|alumux|Mux5~1_combout  & ( (\Control|alumux_sel[1]~0_combout  & \data|regfile|data~324_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|alumux_sel[1]~0_combout ),
	.datad(!\data|regfile|data~324_combout ),
	.datae(gnd),
	.dataf(!\data|alumux|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|alumux|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|alumux|Mux6~0 .extended_lut = "off";
defparam \data|alumux|Mux6~0 .lut_mask = 64'h000F000FFFFFFFFF;
defparam \data|alumux|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y27_N9
dffeas \data|regfile|data~104 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfilemux|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~104 .is_wysiwyg = "true";
defparam \data|regfile|data~104 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N28
stratixiii_lcell_comb \data|regfile|data~24feeder (
// Equation(s):
// \data|regfile|data~24feeder_combout  = ( \data|regfilemux|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~24feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~24feeder .extended_lut = "off";
defparam \data|regfile|data~24feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~24feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y30_N29
dffeas \data|regfile|data~24 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~24feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~24 .is_wysiwyg = "true";
defparam \data|regfile|data~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y30_N21
dffeas \data|regfile|data~40 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~40 .is_wysiwyg = "true";
defparam \data|regfile|data~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y31_N21
dffeas \data|regfile|data~56 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~56 .is_wysiwyg = "true";
defparam \data|regfile|data~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y30_N1
dffeas \data|regfile|data~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~8 .is_wysiwyg = "true";
defparam \data|regfile|data~8 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N20
stratixiii_lcell_comb \data|regfile|data~312 (
// Equation(s):
// \data|regfile|data~312_combout  = ( !\data|IR|data [1] & ( (!\data|IR|data [0] & (((\data|regfile|data~8_q  & ((!\data|IR|data [2])))))) # (\data|IR|data [0] & ((((\data|IR|data [2]))) # (\data|regfile|data~24_q ))) ) ) # ( \data|IR|data [1] & ( 
// (!\data|IR|data [0] & (((\data|regfile|data~40_q  & ((!\data|IR|data [2])))))) # (\data|IR|data [0] & ((((\data|IR|data [2]) # (\data|regfile|data~56_q ))))) ) )

	.dataa(!\data|IR|data [0]),
	.datab(!\data|regfile|data~24_q ),
	.datac(!\data|regfile|data~40_q ),
	.datad(!\data|regfile|data~56_q ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|IR|data [2]),
	.datag(!\data|regfile|data~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~312 .extended_lut = "on";
defparam \data|regfile|data~312 .lut_mask = 64'h1B1B0A5F55555555;
defparam \data|regfile|data~312 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y30_N33
dffeas \data|regfile|data~120 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~120 .is_wysiwyg = "true";
defparam \data|regfile|data~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y30_N1
dffeas \data|regfile|data~72 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~72 .is_wysiwyg = "true";
defparam \data|regfile|data~72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N0
stratixiii_lcell_comb \data|regfile|data~316 (
// Equation(s):
// \data|regfile|data~316_combout  = ( !\data|IR|data [1] & ( (!\data|IR|data [2] & ((((\data|regfile|data~312_combout ))))) # (\data|IR|data [2] & ((!\data|regfile|data~312_combout  & (((\data|regfile|data~72_q )))) # (\data|regfile|data~312_combout  & 
// (\data|regfile|data~88_q )))) ) ) # ( \data|IR|data [1] & ( ((!\data|IR|data [2] & (((\data|regfile|data~312_combout )))) # (\data|IR|data [2] & ((!\data|regfile|data~312_combout  & (\data|regfile|data~104_q )) # (\data|regfile|data~312_combout  & 
// ((\data|regfile|data~120_q )))))) ) )

	.dataa(!\data|regfile|data~88_q ),
	.datab(!\data|IR|data [2]),
	.datac(!\data|regfile|data~104_q ),
	.datad(!\data|regfile|data~312_combout ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|regfile|data~120_q ),
	.datag(!\data|regfile|data~72_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~316 .extended_lut = "on";
defparam \data|regfile|data~316 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \data|regfile|data~316 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y33_N10
stratixiii_lcell_comb \data|alumux|Mux7~0 (
// Equation(s):
// \data|alumux|Mux7~0_combout  = ( \Control|alumux_sel[1]~0_combout  & ( (\data|regfile|data~316_combout ) # (\data|alumux|Mux5~1_combout ) ) ) # ( !\Control|alumux_sel[1]~0_combout  & ( \data|alumux|Mux5~1_combout  ) )

	.dataa(!\data|alumux|Mux5~1_combout ),
	.datab(gnd),
	.datac(!\data|regfile|data~316_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|alumux_sel[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|alumux|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|alumux|Mux7~0 .extended_lut = "off";
defparam \data|alumux|Mux7~0 .lut_mask = 64'h555555555F5F5F5F;
defparam \data|alumux|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N16
stratixiii_lcell_comb \data|alumux|Mux8~0 (
// Equation(s):
// \data|alumux|Mux8~0_combout  = ( \data|alumux|Mux5~1_combout  ) # ( !\data|alumux|Mux5~1_combout  & ( (\Control|alumux_sel[1]~0_combout  & \data|regfile|data~356_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|alumux_sel[1]~0_combout ),
	.datad(!\data|regfile|data~356_combout ),
	.datae(!\data|alumux|Mux5~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|alumux|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|alumux|Mux8~0 .extended_lut = "off";
defparam \data|alumux|Mux8~0 .lut_mask = 64'h000FFFFF000FFFFF;
defparam \data|alumux|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N0
stratixiii_lcell_comb \data|regfile|data~54feeder (
// Equation(s):
// \data|regfile|data~54feeder_combout  = ( \data|regfilemux|Mux9~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|Mux9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~54feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~54feeder .extended_lut = "off";
defparam \data|regfile|data~54feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~54feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y31_N1
dffeas \data|regfile|data~54 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~54feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~54 .is_wysiwyg = "true";
defparam \data|regfile|data~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y30_N9
dffeas \data|regfile|data~38 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~38 .is_wysiwyg = "true";
defparam \data|regfile|data~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y30_N15
dffeas \data|regfile|data~22 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~22 .is_wysiwyg = "true";
defparam \data|regfile|data~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y30_N13
dffeas \data|regfile|data~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~6 .is_wysiwyg = "true";
defparam \data|regfile|data~6 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N8
stratixiii_lcell_comb \data|regfile|data~344 (
// Equation(s):
// \data|regfile|data~344_combout  = ( !\data|IR|data [1] & ( ((!\data|IR|data [2] & ((!\data|IR|data [0] & (\data|regfile|data~6_q )) # (\data|IR|data [0] & ((\data|regfile|data~22_q ))))) # (\data|IR|data [2] & (((\data|IR|data [0]))))) ) ) # ( 
// \data|IR|data [1] & ( (!\data|IR|data [2] & (((!\data|IR|data [0] & ((\data|regfile|data~38_q ))) # (\data|IR|data [0] & (\data|regfile|data~54_q ))))) # (\data|IR|data [2] & ((((\data|IR|data [0]))))) ) )

	.dataa(!\data|regfile|data~54_q ),
	.datab(!\data|IR|data [2]),
	.datac(!\data|regfile|data~38_q ),
	.datad(!\data|regfile|data~22_q ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|IR|data [0]),
	.datag(!\data|regfile|data~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~344 .extended_lut = "on";
defparam \data|regfile|data~344 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \data|regfile|data~344 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y32_N29
dffeas \data|regfile|data~102 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfilemux|Mux9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~102 .is_wysiwyg = "true";
defparam \data|regfile|data~102 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N14
stratixiii_lcell_comb \data|regfile|data~86feeder (
// Equation(s):
// \data|regfile|data~86feeder_combout  = ( \data|regfilemux|Mux9~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|Mux9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~86feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~86feeder .extended_lut = "off";
defparam \data|regfile|data~86feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~86feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y32_N15
dffeas \data|regfile|data~86 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~86 .is_wysiwyg = "true";
defparam \data|regfile|data~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y31_N5
dffeas \data|regfile|data~70 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~70 .is_wysiwyg = "true";
defparam \data|regfile|data~70 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N4
stratixiii_lcell_comb \data|regfile|data~348 (
// Equation(s):
// \data|regfile|data~348_combout  = ( !\data|IR|data [1] & ( (!\data|IR|data [2] & (\data|regfile|data~344_combout )) # (\data|IR|data [2] & ((!\data|regfile|data~344_combout  & (\data|regfile|data~70_q )) # (\data|regfile|data~344_combout  & 
// (((\data|regfile|data~86_q )))))) ) ) # ( \data|IR|data [1] & ( (!\data|IR|data [2] & (\data|regfile|data~344_combout )) # (\data|IR|data [2] & ((!\data|regfile|data~344_combout  & (\data|regfile|data~102_q )) # (\data|regfile|data~344_combout  & 
// (((\data|regfile|data~118_q )))))) ) )

	.dataa(!\data|IR|data [2]),
	.datab(!\data|regfile|data~344_combout ),
	.datac(!\data|regfile|data~102_q ),
	.datad(!\data|regfile|data~86_q ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|regfile|data~118_q ),
	.datag(!\data|regfile|data~70_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~348 .extended_lut = "on";
defparam \data|regfile|data~348 .lut_mask = 64'h2637262626373737;
defparam \data|regfile|data~348 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N36
stratixiii_lcell_comb \data|alumux|Mux9~0 (
// Equation(s):
// \data|alumux|Mux9~0_combout  = ( \Control|alumux_sel[1]~0_combout  & ( (\data|alumux|Mux5~1_combout ) # (\data|regfile|data~348_combout ) ) ) # ( !\Control|alumux_sel[1]~0_combout  & ( \data|alumux|Mux5~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|regfile|data~348_combout ),
	.datad(!\data|alumux|Mux5~1_combout ),
	.datae(gnd),
	.dataf(!\Control|alumux_sel[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|alumux|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|alumux|Mux9~0 .extended_lut = "off";
defparam \data|alumux|Mux9~0 .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \data|alumux|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N36
stratixiii_lcell_comb \data|regfile|data~288 (
// Equation(s):
// \data|regfile|data~288_combout  = ( !\data|IR|data [1] & ( ((!\data|IR|data [0] & (((\data|regfile|data~5_q  & !\data|IR|data [2])))) # (\data|IR|data [0] & (((\data|IR|data [2])) # (\data|regfile|data~21_q )))) ) ) # ( \data|IR|data [1] & ( 
// ((!\data|IR|data [0] & (((\data|regfile|data~37_q  & !\data|IR|data [2])))) # (\data|IR|data [0] & (((\data|IR|data [2])) # (\data|regfile|data~53_q )))) ) )

	.dataa(!\data|regfile|data~21_q ),
	.datab(!\data|regfile|data~53_q ),
	.datac(!\data|regfile|data~37_q ),
	.datad(!\data|IR|data [0]),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|IR|data [2]),
	.datag(!\data|regfile|data~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~288 .extended_lut = "on";
defparam \data|regfile|data~288 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data|regfile|data~288 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N28
stratixiii_lcell_comb \data|regfile|data~292 (
// Equation(s):
// \data|regfile|data~292_combout  = ( !\data|IR|data [1] & ( (!\data|IR|data [2] & ((((\data|regfile|data~288_combout ))))) # (\data|IR|data [2] & ((!\data|regfile|data~288_combout  & (((\data|regfile|data~69_q )))) # (\data|regfile|data~288_combout  & 
// (\data|regfile|data~85_q )))) ) ) # ( \data|IR|data [1] & ( ((!\data|IR|data [2] & (((\data|regfile|data~288_combout )))) # (\data|IR|data [2] & ((!\data|regfile|data~288_combout  & (\data|regfile|data~101_q )) # (\data|regfile|data~288_combout  & 
// ((\data|regfile|data~117_q )))))) ) )

	.dataa(!\data|regfile|data~85_q ),
	.datab(!\data|IR|data [2]),
	.datac(!\data|regfile|data~101_q ),
	.datad(!\data|regfile|data~288_combout ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|regfile|data~117_q ),
	.datag(!\data|regfile|data~69_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~292 .extended_lut = "on";
defparam \data|regfile|data~292 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \data|regfile|data~292 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y33_N2
stratixiii_lcell_comb \data|alumux|Mux10~1 (
// Equation(s):
// \data|alumux|Mux10~1_combout  = ( \data|IR|data [5] & ( \data|IR|data [4] & ( (!\Control|alumux_sel[1]~0_combout  & (((!\Control|state.calc_addr1~q )))) # (\Control|alumux_sel[1]~0_combout  & ((!\Control|state.calc_addr2~q  & ((\Control|state.calc_addr1~q 
// ) # (\data|regfile|data~292_combout ))) # (\Control|state.calc_addr2~q  & ((!\Control|state.calc_addr1~q ))))) ) ) ) # ( !\data|IR|data [5] & ( \data|IR|data [4] & ( (!\Control|alumux_sel[1]~0_combout  & (((!\Control|state.calc_addr1~q )))) # 
// (\Control|alumux_sel[1]~0_combout  & (!\Control|state.calc_addr2~q  & ((\Control|state.calc_addr1~q ) # (\data|regfile|data~292_combout )))) ) ) ) # ( \data|IR|data [5] & ( !\data|IR|data [4] & ( (\Control|alumux_sel[1]~0_combout  & 
// (!\Control|state.calc_addr1~q  & ((\data|regfile|data~292_combout ) # (\Control|state.calc_addr2~q )))) ) ) ) # ( !\data|IR|data [5] & ( !\data|IR|data [4] & ( (\Control|alumux_sel[1]~0_combout  & (!\Control|state.calc_addr2~q  & 
// (\data|regfile|data~292_combout  & !\Control|state.calc_addr1~q ))) ) ) )

	.dataa(!\Control|alumux_sel[1]~0_combout ),
	.datab(!\Control|state.calc_addr2~q ),
	.datac(!\data|regfile|data~292_combout ),
	.datad(!\Control|state.calc_addr1~q ),
	.datae(!\data|IR|data [5]),
	.dataf(!\data|IR|data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|alumux|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|alumux|Mux10~1 .extended_lut = "off";
defparam \data|alumux|Mux10~1 .lut_mask = 64'h04001500AE44BF44;
defparam \data|alumux|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N0
stratixiii_lcell_comb \data|regfile|data~296 (
// Equation(s):
// \data|regfile|data~296_combout  = ( !\data|IR|data [1] & ( ((!\data|IR|data [0] & (\data|regfile|data~4_q  & ((!\data|IR|data [2])))) # (\data|IR|data [0] & (((\data|IR|data [2]) # (\data|regfile|data~20_q ))))) ) ) # ( \data|IR|data [1] & ( 
// (!\data|IR|data [0] & (((\data|regfile|data~36_q  & ((!\data|IR|data [2])))))) # (\data|IR|data [0] & ((((\data|IR|data [2]))) # (\data|regfile|data~52_q ))) ) )

	.dataa(!\data|regfile|data~52_q ),
	.datab(!\data|IR|data [0]),
	.datac(!\data|regfile|data~36_q ),
	.datad(!\data|regfile|data~20_q ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|IR|data [2]),
	.datag(!\data|regfile|data~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~296 .extended_lut = "on";
defparam \data|regfile|data~296 .lut_mask = 64'h0C3F1D1D33333333;
defparam \data|regfile|data~296 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N24
stratixiii_lcell_comb \data|regfile|data~300 (
// Equation(s):
// \data|regfile|data~300_combout  = ( !\data|IR|data [1] & ( (!\data|IR|data [2] & ((((\data|regfile|data~296_combout ))))) # (\data|IR|data [2] & ((!\data|regfile|data~296_combout  & (((\data|regfile|data~68_q )))) # (\data|regfile|data~296_combout  & 
// (\data|regfile|data~84_q )))) ) ) # ( \data|IR|data [1] & ( (!\data|IR|data [2] & ((((\data|regfile|data~296_combout ))))) # (\data|IR|data [2] & (((!\data|regfile|data~296_combout  & (\data|regfile|data~100_q )) # (\data|regfile|data~296_combout  & 
// ((\data|regfile|data~116_q )))))) ) )

	.dataa(!\data|IR|data [2]),
	.datab(!\data|regfile|data~84_q ),
	.datac(!\data|regfile|data~100_q ),
	.datad(!\data|regfile|data~296_combout ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|regfile|data~116_q ),
	.datag(!\data|regfile|data~68_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~300 .extended_lut = "on";
defparam \data|regfile|data~300 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \data|regfile|data~300 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N28
stratixiii_lcell_comb \data|alumux|Mux11~0 (
// Equation(s):
// \data|alumux|Mux11~0_combout  = ( \Control|alumux_sel[1]~0_combout  & ( \data|IR|data [4] & ( (!\Control|state.calc_addr2~q  & ((!\Control|state.calc_addr1~q  & ((\data|regfile|data~300_combout ))) # (\Control|state.calc_addr1~q  & (\data|IR|data [3])))) 
// # (\Control|state.calc_addr2~q  & (((!\Control|state.calc_addr1~q )))) ) ) ) # ( !\Control|alumux_sel[1]~0_combout  & ( \data|IR|data [4] & ( !\Control|state.calc_addr1~q  ) ) ) # ( \Control|alumux_sel[1]~0_combout  & ( !\data|IR|data [4] & ( 
// (!\Control|state.calc_addr2~q  & ((!\Control|state.calc_addr1~q  & ((\data|regfile|data~300_combout ))) # (\Control|state.calc_addr1~q  & (\data|IR|data [3])))) ) ) )

	.dataa(!\data|IR|data [3]),
	.datab(!\Control|state.calc_addr2~q ),
	.datac(!\data|regfile|data~300_combout ),
	.datad(!\Control|state.calc_addr1~q ),
	.datae(!\Control|alumux_sel[1]~0_combout ),
	.dataf(!\data|IR|data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|alumux|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|alumux|Mux11~0 .extended_lut = "off";
defparam \data|alumux|Mux11~0 .lut_mask = 64'h00000C44FF003F44;
defparam \data|alumux|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y30_N37
dffeas \data|regfile|data~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~3 .is_wysiwyg = "true";
defparam \data|regfile|data~3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N28
stratixiii_lcell_comb \data|regfile|data~224 (
// Equation(s):
// \data|regfile|data~224_combout  = ( !\data|IR|data [1] & ( (!\data|IR|data [0] & (((\data|regfile|data~3_q  & ((!\data|IR|data [2])))))) # (\data|IR|data [0] & ((((\data|IR|data [2]) # (\data|regfile|data~19_q ))))) ) ) # ( \data|IR|data [1] & ( 
// (!\data|IR|data [0] & (((\data|regfile|data~35_q  & ((!\data|IR|data [2])))))) # (\data|IR|data [0] & ((((\data|IR|data [2]))) # (\data|regfile|data~51_q ))) ) )

	.dataa(!\data|IR|data [0]),
	.datab(!\data|regfile|data~51_q ),
	.datac(!\data|regfile|data~35_q ),
	.datad(!\data|regfile|data~19_q ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|IR|data [2]),
	.datag(!\data|regfile|data~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~224 .extended_lut = "on";
defparam \data|regfile|data~224 .lut_mask = 64'h0A5F1B1B55555555;
defparam \data|regfile|data~224 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y33_N1
dffeas \data|regfile|data~67 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~67 .is_wysiwyg = "true";
defparam \data|regfile|data~67 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y33_N0
stratixiii_lcell_comb \data|regfile|data~228 (
// Equation(s):
// \data|regfile|data~228_combout  = ( !\data|IR|data [1] & ( (!\data|IR|data [2] & (\data|regfile|data~224_combout )) # (\data|IR|data [2] & ((!\data|regfile|data~224_combout  & (\data|regfile|data~67_q )) # (\data|regfile|data~224_combout  & 
// (((\data|regfile|data~83_q )))))) ) ) # ( \data|IR|data [1] & ( (!\data|IR|data [2] & (\data|regfile|data~224_combout )) # (\data|IR|data [2] & ((!\data|regfile|data~224_combout  & (\data|regfile|data~99_q )) # (\data|regfile|data~224_combout  & 
// (((\data|regfile|data~115_q )))))) ) )

	.dataa(!\data|IR|data [2]),
	.datab(!\data|regfile|data~224_combout ),
	.datac(!\data|regfile|data~99_q ),
	.datad(!\data|regfile|data~83_q ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|regfile|data~115_q ),
	.datag(!\data|regfile|data~67_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~228 .extended_lut = "on";
defparam \data|regfile|data~228 .lut_mask = 64'h2637262626373737;
defparam \data|regfile|data~228 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N16
stratixiii_lcell_comb \data|alumux|Mux12~1 (
// Equation(s):
// \data|alumux|Mux12~1_combout  = (!\Control|state.calc_addr1~q  & (\data|regfile|data~228_combout )) # (\Control|state.calc_addr1~q  & ((\data|IR|data [2])))

	.dataa(!\Control|state.calc_addr1~q ),
	.datab(gnd),
	.datac(!\data|regfile|data~228_combout ),
	.datad(!\data|IR|data [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|alumux|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|alumux|Mux12~1 .extended_lut = "off";
defparam \data|alumux|Mux12~1 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \data|alumux|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N18
stratixiii_lcell_comb \data|alumux|Mux13~1 (
// Equation(s):
// \data|alumux|Mux13~1_combout  = ( \Control|state.calc_addr1~q  & ( \data|IR|data [1] ) ) # ( !\Control|state.calc_addr1~q  & ( \data|regfile|data~140_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|regfile|data~140_combout ),
	.datad(!\data|IR|data [1]),
	.datae(gnd),
	.dataf(!\Control|state.calc_addr1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|alumux|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|alumux|Mux13~1 .extended_lut = "off";
defparam \data|alumux|Mux13~1 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \data|alumux|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N34
stratixiii_lcell_comb \data|alumux|Mux14~1 (
// Equation(s):
// \data|alumux|Mux14~1_combout  = ( \Control|state.calc_addr1~q  & ( \data|IR|data [0] ) ) # ( !\Control|state.calc_addr1~q  & ( \data|regfile|data~156_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|regfile|data~156_combout ),
	.datad(!\data|IR|data [0]),
	.datae(gnd),
	.dataf(!\Control|state.calc_addr1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|alumux|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|alumux|Mux14~1 .extended_lut = "off";
defparam \data|alumux|Mux14~1 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \data|alumux|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N38
stratixiii_lcell_comb \data|alumux|Mux0~0 (
// Equation(s):
// \data|alumux|Mux0~0_combout  = ( \data|regfile|data~172_combout  & ( !\Control|state.calc_addr1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|state.calc_addr1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfile|data~172_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|alumux|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|alumux|Mux0~0 .extended_lut = "off";
defparam \data|alumux|Mux0~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \data|alumux|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N0
stratixiii_lcell_comb \data|ALU|Add0~1 (
// Equation(s):
// \data|ALU|Add0~1_sumout  = SUM(( \data|regfile|data~132_combout  ) + ( (!\Control|state.calc_addr2~q  & ((!\Control|alumux_sel[1]~0_combout  & (\data|IR|data [0])) # (\Control|alumux_sel[1]~0_combout  & ((\data|alumux|Mux0~0_combout ))))) # 
// (\Control|state.calc_addr2~q  & (((\data|IR|data [0])))) ) + ( !VCC ))
// \data|ALU|Add0~2  = CARRY(( \data|regfile|data~132_combout  ) + ( (!\Control|state.calc_addr2~q  & ((!\Control|alumux_sel[1]~0_combout  & (\data|IR|data [0])) # (\Control|alumux_sel[1]~0_combout  & ((\data|alumux|Mux0~0_combout ))))) # 
// (\Control|state.calc_addr2~q  & (((\data|IR|data [0])))) ) + ( !VCC ))

	.dataa(!\Control|state.calc_addr2~q ),
	.datab(!\Control|alumux_sel[1]~0_combout ),
	.datac(!\data|IR|data [0]),
	.datad(!\data|regfile|data~132_combout ),
	.datae(gnd),
	.dataf(!\data|alumux|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\data|ALU|Add0~1_sumout ),
	.cout(\data|ALU|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Add0~1 .extended_lut = "off";
defparam \data|ALU|Add0~1 .lut_mask = 64'h0000F2D0000000FF;
defparam \data|ALU|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N2
stratixiii_lcell_comb \data|ALU|Add0~5 (
// Equation(s):
// \data|ALU|Add0~5_sumout  = SUM(( (!\Control|state.calc_addr2~q  & ((!\Control|alumux_sel[1]~0_combout  & (\data|IR|data [1])) # (\Control|alumux_sel[1]~0_combout  & ((\data|alumux|Mux14~1_combout ))))) # (\Control|state.calc_addr2~q  & (((\data|IR|data 
// [1])))) ) + ( \data|regfile|data~268_combout  ) + ( \data|ALU|Add0~2  ))
// \data|ALU|Add0~6  = CARRY(( (!\Control|state.calc_addr2~q  & ((!\Control|alumux_sel[1]~0_combout  & (\data|IR|data [1])) # (\Control|alumux_sel[1]~0_combout  & ((\data|alumux|Mux14~1_combout ))))) # (\Control|state.calc_addr2~q  & (((\data|IR|data [1])))) 
// ) + ( \data|regfile|data~268_combout  ) + ( \data|ALU|Add0~2  ))

	.dataa(!\Control|state.calc_addr2~q ),
	.datab(!\Control|alumux_sel[1]~0_combout ),
	.datac(!\data|IR|data [1]),
	.datad(!\data|alumux|Mux14~1_combout ),
	.datae(gnd),
	.dataf(!\data|regfile|data~268_combout ),
	.datag(gnd),
	.cin(\data|ALU|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|ALU|Add0~5_sumout ),
	.cout(\data|ALU|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Add0~5 .extended_lut = "off";
defparam \data|ALU|Add0~5 .lut_mask = 64'h0000FF0000000D2F;
defparam \data|ALU|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N4
stratixiii_lcell_comb \data|ALU|Add0~9 (
// Equation(s):
// \data|ALU|Add0~9_sumout  = SUM(( \data|regfile|data~284_combout  ) + ( (!\Control|state.calc_addr2~q  & ((!\Control|alumux_sel[1]~0_combout  & (\data|IR|data [2])) # (\Control|alumux_sel[1]~0_combout  & ((\data|alumux|Mux13~1_combout ))))) # 
// (\Control|state.calc_addr2~q  & (((\data|IR|data [2])))) ) + ( \data|ALU|Add0~6  ))
// \data|ALU|Add0~10  = CARRY(( \data|regfile|data~284_combout  ) + ( (!\Control|state.calc_addr2~q  & ((!\Control|alumux_sel[1]~0_combout  & (\data|IR|data [2])) # (\Control|alumux_sel[1]~0_combout  & ((\data|alumux|Mux13~1_combout ))))) # 
// (\Control|state.calc_addr2~q  & (((\data|IR|data [2])))) ) + ( \data|ALU|Add0~6  ))

	.dataa(!\Control|state.calc_addr2~q ),
	.datab(!\Control|alumux_sel[1]~0_combout ),
	.datac(!\data|IR|data [2]),
	.datad(!\data|regfile|data~284_combout ),
	.datae(gnd),
	.dataf(!\data|alumux|Mux13~1_combout ),
	.datag(gnd),
	.cin(\data|ALU|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|ALU|Add0~9_sumout ),
	.cout(\data|ALU|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Add0~9 .extended_lut = "off";
defparam \data|ALU|Add0~9 .lut_mask = 64'h0000F2D0000000FF;
defparam \data|ALU|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N6
stratixiii_lcell_comb \data|ALU|Add0~13 (
// Equation(s):
// \data|ALU|Add0~13_sumout  = SUM(( (!\Control|state.calc_addr2~q  & ((!\Control|alumux_sel[1]~0_combout  & (\data|IR|data [3])) # (\Control|alumux_sel[1]~0_combout  & ((\data|alumux|Mux12~1_combout ))))) # (\Control|state.calc_addr2~q  & (((\data|IR|data 
// [3])))) ) + ( \data|regfile|data~276_combout  ) + ( \data|ALU|Add0~10  ))
// \data|ALU|Add0~14  = CARRY(( (!\Control|state.calc_addr2~q  & ((!\Control|alumux_sel[1]~0_combout  & (\data|IR|data [3])) # (\Control|alumux_sel[1]~0_combout  & ((\data|alumux|Mux12~1_combout ))))) # (\Control|state.calc_addr2~q  & (((\data|IR|data 
// [3])))) ) + ( \data|regfile|data~276_combout  ) + ( \data|ALU|Add0~10  ))

	.dataa(!\Control|state.calc_addr2~q ),
	.datab(!\Control|alumux_sel[1]~0_combout ),
	.datac(!\data|IR|data [3]),
	.datad(!\data|alumux|Mux12~1_combout ),
	.datae(gnd),
	.dataf(!\data|regfile|data~276_combout ),
	.datag(gnd),
	.cin(\data|ALU|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|ALU|Add0~13_sumout ),
	.cout(\data|ALU|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Add0~13 .extended_lut = "off";
defparam \data|ALU|Add0~13 .lut_mask = 64'h0000FF0000000D2F;
defparam \data|ALU|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N8
stratixiii_lcell_comb \data|ALU|Add0~17 (
// Equation(s):
// \data|ALU|Add0~17_sumout  = SUM(( \data|alumux|Mux11~0_combout  ) + ( \data|regfile|data~260_combout  ) + ( \data|ALU|Add0~14  ))
// \data|ALU|Add0~18  = CARRY(( \data|alumux|Mux11~0_combout  ) + ( \data|regfile|data~260_combout  ) + ( \data|ALU|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|regfile|data~260_combout ),
	.datad(!\data|alumux|Mux11~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|ALU|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|ALU|Add0~17_sumout ),
	.cout(\data|ALU|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Add0~17 .extended_lut = "off";
defparam \data|ALU|Add0~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \data|ALU|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N10
stratixiii_lcell_comb \data|ALU|Add0~21 (
// Equation(s):
// \data|ALU|Add0~21_sumout  = SUM(( \data|regfile|data~244_combout  ) + ( \data|alumux|Mux10~1_combout  ) + ( \data|ALU|Add0~18  ))
// \data|ALU|Add0~22  = CARRY(( \data|regfile|data~244_combout  ) + ( \data|alumux|Mux10~1_combout  ) + ( \data|ALU|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|regfile|data~244_combout ),
	.datae(gnd),
	.dataf(!\data|alumux|Mux10~1_combout ),
	.datag(gnd),
	.cin(\data|ALU|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|ALU|Add0~21_sumout ),
	.cout(\data|ALU|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Add0~21 .extended_lut = "off";
defparam \data|ALU|Add0~21 .lut_mask = 64'h0000FF00000000FF;
defparam \data|ALU|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N12
stratixiii_lcell_comb \data|ALU|Add0~25 (
// Equation(s):
// \data|ALU|Add0~25_sumout  = SUM(( (!\Control|state.calc_addr2~q  & ((!\data|alumux|Mux5~2_combout  & ((\data|alumux|Mux9~0_combout ))) # (\data|alumux|Mux5~2_combout  & (\data|IR|data [5])))) # (\Control|state.calc_addr2~q  & (\data|IR|data [5])) ) + ( 
// \data|regfile|data~252_combout  ) + ( \data|ALU|Add0~22  ))
// \data|ALU|Add0~26  = CARRY(( (!\Control|state.calc_addr2~q  & ((!\data|alumux|Mux5~2_combout  & ((\data|alumux|Mux9~0_combout ))) # (\data|alumux|Mux5~2_combout  & (\data|IR|data [5])))) # (\Control|state.calc_addr2~q  & (\data|IR|data [5])) ) + ( 
// \data|regfile|data~252_combout  ) + ( \data|ALU|Add0~22  ))

	.dataa(!\Control|state.calc_addr2~q ),
	.datab(!\data|IR|data [5]),
	.datac(!\data|alumux|Mux9~0_combout ),
	.datad(!\data|alumux|Mux5~2_combout ),
	.datae(gnd),
	.dataf(!\data|regfile|data~252_combout ),
	.datag(gnd),
	.cin(\data|ALU|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|ALU|Add0~25_sumout ),
	.cout(\data|ALU|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Add0~25 .extended_lut = "off";
defparam \data|ALU|Add0~25 .lut_mask = 64'h0000FF0000001B33;
defparam \data|ALU|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N14
stratixiii_lcell_comb \data|ALU|Add0~29 (
// Equation(s):
// \data|ALU|Add0~29_sumout  = SUM(( (!\Control|state.calc_addr2~q  & ((!\data|alumux|Mux5~2_combout  & ((\data|alumux|Mux8~0_combout ))) # (\data|alumux|Mux5~2_combout  & (\data|IR|data [5])))) # (\Control|state.calc_addr2~q  & (\data|IR|data [5])) ) + ( 
// \data|regfile|data~236_combout  ) + ( \data|ALU|Add0~26  ))
// \data|ALU|Add0~30  = CARRY(( (!\Control|state.calc_addr2~q  & ((!\data|alumux|Mux5~2_combout  & ((\data|alumux|Mux8~0_combout ))) # (\data|alumux|Mux5~2_combout  & (\data|IR|data [5])))) # (\Control|state.calc_addr2~q  & (\data|IR|data [5])) ) + ( 
// \data|regfile|data~236_combout  ) + ( \data|ALU|Add0~26  ))

	.dataa(!\Control|state.calc_addr2~q ),
	.datab(!\data|IR|data [5]),
	.datac(!\data|alumux|Mux8~0_combout ),
	.datad(!\data|alumux|Mux5~2_combout ),
	.datae(gnd),
	.dataf(!\data|regfile|data~236_combout ),
	.datag(gnd),
	.cin(\data|ALU|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|ALU|Add0~29_sumout ),
	.cout(\data|ALU|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Add0~29 .extended_lut = "off";
defparam \data|ALU|Add0~29 .lut_mask = 64'h0000FF0000001B33;
defparam \data|ALU|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N16
stratixiii_lcell_comb \data|ALU|Add0~33 (
// Equation(s):
// \data|ALU|Add0~33_sumout  = SUM(( \data|regfile|data~212_combout  ) + ( (!\Control|state.calc_addr2~q  & ((!\data|alumux|Mux5~2_combout  & ((\data|alumux|Mux7~0_combout ))) # (\data|alumux|Mux5~2_combout  & (\data|IR|data [5])))) # 
// (\Control|state.calc_addr2~q  & (\data|IR|data [5])) ) + ( \data|ALU|Add0~30  ))
// \data|ALU|Add0~34  = CARRY(( \data|regfile|data~212_combout  ) + ( (!\Control|state.calc_addr2~q  & ((!\data|alumux|Mux5~2_combout  & ((\data|alumux|Mux7~0_combout ))) # (\data|alumux|Mux5~2_combout  & (\data|IR|data [5])))) # (\Control|state.calc_addr2~q 
//  & (\data|IR|data [5])) ) + ( \data|ALU|Add0~30  ))

	.dataa(!\Control|state.calc_addr2~q ),
	.datab(!\data|IR|data [5]),
	.datac(!\data|alumux|Mux5~2_combout ),
	.datad(!\data|regfile|data~212_combout ),
	.datae(gnd),
	.dataf(!\data|alumux|Mux7~0_combout ),
	.datag(gnd),
	.cin(\data|ALU|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|ALU|Add0~33_sumout ),
	.cout(\data|ALU|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Add0~33 .extended_lut = "off";
defparam \data|ALU|Add0~33 .lut_mask = 64'h0000EC4C000000FF;
defparam \data|ALU|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N18
stratixiii_lcell_comb \data|ALU|Add0~37 (
// Equation(s):
// \data|ALU|Add0~37_sumout  = SUM(( \data|regfile|data~220_combout  ) + ( (!\Control|state.calc_addr2~q  & ((!\data|alumux|Mux5~2_combout  & ((\data|alumux|Mux6~0_combout ))) # (\data|alumux|Mux5~2_combout  & (\data|IR|data [5])))) # 
// (\Control|state.calc_addr2~q  & (\data|IR|data [5])) ) + ( \data|ALU|Add0~34  ))
// \data|ALU|Add0~38  = CARRY(( \data|regfile|data~220_combout  ) + ( (!\Control|state.calc_addr2~q  & ((!\data|alumux|Mux5~2_combout  & ((\data|alumux|Mux6~0_combout ))) # (\data|alumux|Mux5~2_combout  & (\data|IR|data [5])))) # (\Control|state.calc_addr2~q 
//  & (\data|IR|data [5])) ) + ( \data|ALU|Add0~34  ))

	.dataa(!\Control|state.calc_addr2~q ),
	.datab(!\data|IR|data [5]),
	.datac(!\data|alumux|Mux5~2_combout ),
	.datad(!\data|regfile|data~220_combout ),
	.datae(gnd),
	.dataf(!\data|alumux|Mux6~0_combout ),
	.datag(gnd),
	.cin(\data|ALU|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|ALU|Add0~37_sumout ),
	.cout(\data|ALU|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Add0~37 .extended_lut = "off";
defparam \data|ALU|Add0~37 .lut_mask = 64'h0000EC4C000000FF;
defparam \data|ALU|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N20
stratixiii_lcell_comb \data|ALU|Add0~41 (
// Equation(s):
// \data|ALU|Add0~41_sumout  = SUM(( \data|regfile|data~196_combout  ) + ( (!\Control|state.calc_addr2~q  & ((!\data|alumux|Mux5~2_combout  & ((\data|alumux|Mux5~3_combout ))) # (\data|alumux|Mux5~2_combout  & (\data|IR|data [5])))) # 
// (\Control|state.calc_addr2~q  & (\data|IR|data [5])) ) + ( \data|ALU|Add0~38  ))
// \data|ALU|Add0~42  = CARRY(( \data|regfile|data~196_combout  ) + ( (!\Control|state.calc_addr2~q  & ((!\data|alumux|Mux5~2_combout  & ((\data|alumux|Mux5~3_combout ))) # (\data|alumux|Mux5~2_combout  & (\data|IR|data [5])))) # (\Control|state.calc_addr2~q 
//  & (\data|IR|data [5])) ) + ( \data|ALU|Add0~38  ))

	.dataa(!\Control|state.calc_addr2~q ),
	.datab(!\data|IR|data [5]),
	.datac(!\data|alumux|Mux5~2_combout ),
	.datad(!\data|regfile|data~196_combout ),
	.datae(gnd),
	.dataf(!\data|alumux|Mux5~3_combout ),
	.datag(gnd),
	.cin(\data|ALU|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|ALU|Add0~41_sumout ),
	.cout(\data|ALU|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Add0~41 .extended_lut = "off";
defparam \data|ALU|Add0~41 .lut_mask = 64'h0000EC4C000000FF;
defparam \data|ALU|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N22
stratixiii_lcell_comb \data|ALU|Add0~45 (
// Equation(s):
// \data|ALU|Add0~45_sumout  = SUM(( \data|regfile|data~204_combout  ) + ( (!\Control|state.calc_addr2~q  & ((!\data|alumux|Mux5~2_combout  & ((\data|alumux|Mux4~0_combout ))) # (\data|alumux|Mux5~2_combout  & (\data|IR|data [5])))) # 
// (\Control|state.calc_addr2~q  & (\data|IR|data [5])) ) + ( \data|ALU|Add0~42  ))
// \data|ALU|Add0~46  = CARRY(( \data|regfile|data~204_combout  ) + ( (!\Control|state.calc_addr2~q  & ((!\data|alumux|Mux5~2_combout  & ((\data|alumux|Mux4~0_combout ))) # (\data|alumux|Mux5~2_combout  & (\data|IR|data [5])))) # (\Control|state.calc_addr2~q 
//  & (\data|IR|data [5])) ) + ( \data|ALU|Add0~42  ))

	.dataa(!\Control|state.calc_addr2~q ),
	.datab(!\data|IR|data [5]),
	.datac(!\data|alumux|Mux5~2_combout ),
	.datad(!\data|regfile|data~204_combout ),
	.datae(gnd),
	.dataf(!\data|alumux|Mux4~0_combout ),
	.datag(gnd),
	.cin(\data|ALU|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|ALU|Add0~45_sumout ),
	.cout(\data|ALU|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Add0~45 .extended_lut = "off";
defparam \data|ALU|Add0~45 .lut_mask = 64'h0000EC4C000000FF;
defparam \data|ALU|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N28
stratixiii_lcell_comb \data|ALU|Selector3~3 (
// Equation(s):
// \data|ALU|Selector3~3_combout  = ( !\data|regfile|data~180_combout  & ( (((\data|ALU|Equal0~5_combout ))) ) ) # ( \data|regfile|data~180_combout  & ( ((\data|ALU|Equal0~3_combout  & ((!\data|alumux|Mux5~0_combout  & (\data|alumux|Mux3~0_combout )) # 
// (\data|alumux|Mux5~0_combout  & ((\data|IR|data [5])))))) # (\data|ALU|Equal0~4_combout ) ) )

	.dataa(!\data|ALU|Equal0~3_combout ),
	.datab(!\data|ALU|Equal0~4_combout ),
	.datac(!\data|alumux|Mux3~0_combout ),
	.datad(!\data|IR|data [5]),
	.datae(!\data|regfile|data~180_combout ),
	.dataf(!\data|alumux|Mux5~0_combout ),
	.datag(!\data|ALU|Equal0~5_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector3~3 .extended_lut = "on";
defparam \data|ALU|Selector3~3 .lut_mask = 64'h0F0F37370F0F3377;
defparam \data|ALU|Selector3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y33_N20
stratixiii_lcell_comb \data|ALU|ShiftRight1~0 (
// Equation(s):
// \data|ALU|ShiftRight1~0_combout  = ( \data|alumux|Mux15~0_combout  & ( \data|alumux|Mux14~0_combout  & ( \data|regfile|data~148_combout  ) ) ) # ( !\data|alumux|Mux15~0_combout  & ( \data|alumux|Mux14~0_combout  & ( \data|regfile|data~164_combout  ) ) ) # 
// ( \data|alumux|Mux15~0_combout  & ( !\data|alumux|Mux14~0_combout  & ( \data|regfile|data~188_combout  ) ) ) # ( !\data|alumux|Mux15~0_combout  & ( !\data|alumux|Mux14~0_combout  & ( \data|regfile|data~180_combout  ) ) )

	.dataa(!\data|regfile|data~180_combout ),
	.datab(!\data|regfile|data~164_combout ),
	.datac(!\data|regfile|data~148_combout ),
	.datad(!\data|regfile|data~188_combout ),
	.datae(!\data|alumux|Mux15~0_combout ),
	.dataf(!\data|alumux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftRight1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftRight1~0 .extended_lut = "off";
defparam \data|ALU|ShiftRight1~0 .lut_mask = 64'h555500FF33330F0F;
defparam \data|ALU|ShiftRight1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y33_N32
stratixiii_lcell_comb \data|ALU|Selector3~1 (
// Equation(s):
// \data|ALU|Selector3~1_combout  = ( \data|ALU|ShiftRight1~0_combout  & ( \data|ALU|ShiftLeft0~6_combout  & ( ((!\data|ALU|ShiftLeft0~4_combout  & ((!\data|ALU|Selector15~0_combout ))) # (\data|ALU|ShiftLeft0~4_combout  & (\data|ALU|Selector15~4_combout ))) 
// # (\data|ALU|Selector3~3_combout ) ) ) ) # ( !\data|ALU|ShiftRight1~0_combout  & ( \data|ALU|ShiftLeft0~6_combout  & ( ((\data|ALU|Selector15~4_combout  & \data|ALU|ShiftLeft0~4_combout )) # (\data|ALU|Selector3~3_combout ) ) ) ) # ( 
// \data|ALU|ShiftRight1~0_combout  & ( !\data|ALU|ShiftLeft0~6_combout  & ( (\data|ALU|Selector15~4_combout ) # (\data|ALU|Selector3~3_combout ) ) ) ) # ( !\data|ALU|ShiftRight1~0_combout  & ( !\data|ALU|ShiftLeft0~6_combout  & ( 
// (\data|ALU|Selector15~4_combout ) # (\data|ALU|Selector3~3_combout ) ) ) )

	.dataa(!\data|ALU|Selector3~3_combout ),
	.datab(!\data|ALU|Selector15~4_combout ),
	.datac(!\data|ALU|Selector15~0_combout ),
	.datad(!\data|ALU|ShiftLeft0~4_combout ),
	.datae(!\data|ALU|ShiftRight1~0_combout ),
	.dataf(!\data|ALU|ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector3~1 .extended_lut = "off";
defparam \data|ALU|Selector3~1 .lut_mask = 64'h777777775577F577;
defparam \data|ALU|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N28
stratixiii_lcell_comb \data|regfilemux|Mux3~1 (
// Equation(s):
// \data|regfilemux|Mux3~1_combout  = ( !\data|regfilemux|Mux6~1_combout  & ( ((!\data|ALU|ShiftLeft0~29_combout  & (\data|ALU|Equal0~6_combout  & ((\data|ALU|Add0~49_sumout )))) # (\data|ALU|ShiftLeft0~29_combout  & (((\data|ALU|Equal0~6_combout  & 
// \data|ALU|Add0~49_sumout )) # (\data|ALU|Selector3~0_combout )))) # (\data|ALU|Selector3~1_combout ) ) ) # ( \data|regfilemux|Mux6~1_combout  & ( (((\data|regfilemux|Mux3~0_combout ))) ) )

	.dataa(!\data|ALU|ShiftLeft0~29_combout ),
	.datab(!\data|ALU|Equal0~6_combout ),
	.datac(!\data|regfilemux|Mux3~0_combout ),
	.datad(!\data|ALU|Selector3~0_combout ),
	.datae(!\data|regfilemux|Mux6~1_combout ),
	.dataf(!\data|ALU|Add0~49_sumout ),
	.datag(!\data|ALU|Selector3~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux3~1 .extended_lut = "on";
defparam \data|regfilemux|Mux3~1 .lut_mask = 64'h0F5F0F0F3F7F0F0F;
defparam \data|regfilemux|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y30_N21
dffeas \data|regfile|data~124 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux3~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~124 .is_wysiwyg = "true";
defparam \data|regfile|data~124 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y33_N36
stratixiii_lcell_comb \data|regfile|data~176 (
// Equation(s):
// \data|regfile|data~176_combout  = ( !\data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[2]~0_combout  & (((!\data|storemux|f[0]~2_combout  & ((\data|regfile|data~12_q ))) # (\data|storemux|f[0]~2_combout  & (\data|regfile|data~28_q ))))) # 
// (\data|storemux|f[2]~0_combout  & ((((\data|storemux|f[0]~2_combout ))))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[2]~0_combout  & ((!\data|storemux|f[0]~2_combout  & (\data|regfile|data~44_q )) # (\data|storemux|f[0]~2_combout  & 
// ((\data|regfile|data~60_q ))))) # (\data|storemux|f[2]~0_combout  & (((\data|storemux|f[0]~2_combout ))))) ) )

	.dataa(!\data|regfile|data~28_q ),
	.datab(!\data|storemux|f[2]~0_combout ),
	.datac(!\data|regfile|data~44_q ),
	.datad(!\data|regfile|data~60_q ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[0]~2_combout ),
	.datag(!\data|regfile|data~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~176 .extended_lut = "on";
defparam \data|regfile|data~176 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \data|regfile|data~176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N20
stratixiii_lcell_comb \data|regfile|data~180 (
// Equation(s):
// \data|regfile|data~180_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|regfile|data~176_combout  & (((\data|regfile|data~76_q  & \data|storemux|f[2]~0_combout )))) # (\data|regfile|data~176_combout  & (((!\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~92_q )))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|regfile|data~176_combout  & (((\data|regfile|data~108_q  & \data|storemux|f[2]~0_combout )))) # (\data|regfile|data~176_combout  & (((!\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~124_q )))) ) )

	.dataa(!\data|regfile|data~124_q ),
	.datab(!\data|regfile|data~92_q ),
	.datac(!\data|regfile|data~108_q ),
	.datad(!\data|regfile|data~176_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[2]~0_combout ),
	.datag(!\data|regfile|data~76_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~180 .extended_lut = "on";
defparam \data|regfile|data~180 .lut_mask = 64'h00FF00FF0F330F55;
defparam \data|regfile|data~180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N22
stratixiii_lcell_comb \data|jsr_adder|Add0~45 (
// Equation(s):
// \data|jsr_adder|Add0~45_sumout  = SUM(( \data|IR|data [10] ) + ( \data|pc|data [12] ) + ( \data|jsr_adder|Add0~42  ))
// \data|jsr_adder|Add0~46  = CARRY(( \data|IR|data [10] ) + ( \data|pc|data [12] ) + ( \data|jsr_adder|Add0~42  ))

	.dataa(!\data|IR|data [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|pc|data [12]),
	.datag(gnd),
	.cin(\data|jsr_adder|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|jsr_adder|Add0~45_sumout ),
	.cout(\data|jsr_adder|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \data|jsr_adder|Add0~45 .extended_lut = "off";
defparam \data|jsr_adder|Add0~45 .lut_mask = 64'h0000FF0000005555;
defparam \data|jsr_adder|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N20
stratixiii_lcell_comb \data|pcmux|Mux3~0 (
// Equation(s):
// \data|pcmux|Mux3~0_combout  = ( \data|regfile|data~180_combout  & ( \data|jsr_adder|Add0~45_sumout  & ( ((\data|pcmux|Mux6~0_combout  & ((!\data|pc|data[8]~0_combout ) # (\data|br_adder|Add0~45_sumout )))) # (\data|pc|data[9]~2_combout ) ) ) ) # ( 
// !\data|regfile|data~180_combout  & ( \data|jsr_adder|Add0~45_sumout  & ( ((\data|pc|data[8]~0_combout  & (\data|br_adder|Add0~45_sumout  & \data|pcmux|Mux6~0_combout ))) # (\data|pc|data[9]~2_combout ) ) ) ) # ( \data|regfile|data~180_combout  & ( 
// !\data|jsr_adder|Add0~45_sumout  & ( (\data|pcmux|Mux6~0_combout  & ((!\data|pc|data[8]~0_combout ) # (\data|br_adder|Add0~45_sumout ))) ) ) ) # ( !\data|regfile|data~180_combout  & ( !\data|jsr_adder|Add0~45_sumout  & ( (\data|pc|data[8]~0_combout  & 
// (\data|br_adder|Add0~45_sumout  & \data|pcmux|Mux6~0_combout )) ) ) )

	.dataa(!\data|pc|data[8]~0_combout ),
	.datab(!\data|br_adder|Add0~45_sumout ),
	.datac(!\data|pcmux|Mux6~0_combout ),
	.datad(!\data|pc|data[9]~2_combout ),
	.datae(!\data|regfile|data~180_combout ),
	.dataf(!\data|jsr_adder|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|pcmux|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|pcmux|Mux3~0 .extended_lut = "off";
defparam \data|pcmux|Mux3~0 .lut_mask = 64'h01010B0B01FF0BFF;
defparam \data|pcmux|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N23
dffeas \data|pc|data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|pc_plus2|Add0~45_sumout ),
	.asdata(\data|pcmux|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data|pc|data[8]~1_combout ),
	.ena(\Control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|pc|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \data|pc|data[12] .is_wysiwyg = "true";
defparam \data|pc|data[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N24
stratixiii_lcell_comb \data|pc_plus2|Add0~49 (
// Equation(s):
// \data|pc_plus2|Add0~49_sumout  = SUM(( \data|pc|data [13] ) + ( GND ) + ( \data|pc_plus2|Add0~46  ))
// \data|pc_plus2|Add0~50  = CARRY(( \data|pc|data [13] ) + ( GND ) + ( \data|pc_plus2|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|pc|data [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|pc_plus2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|pc_plus2|Add0~49_sumout ),
	.cout(\data|pc_plus2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \data|pc_plus2|Add0~49 .extended_lut = "off";
defparam \data|pc_plus2|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|pc_plus2|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N24
stratixiii_lcell_comb \data|jsr_adder|Add0~49 (
// Equation(s):
// \data|jsr_adder|Add0~49_sumout  = SUM(( \data|pc|data [13] ) + ( \data|IR|data [10] ) + ( \data|jsr_adder|Add0~46  ))
// \data|jsr_adder|Add0~50  = CARRY(( \data|pc|data [13] ) + ( \data|IR|data [10] ) + ( \data|jsr_adder|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|IR|data [10]),
	.datad(!\data|pc|data [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|jsr_adder|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|jsr_adder|Add0~49_sumout ),
	.cout(\data|jsr_adder|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \data|jsr_adder|Add0~49 .extended_lut = "off";
defparam \data|jsr_adder|Add0~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \data|jsr_adder|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N24
stratixiii_lcell_comb \data|pcmux|Mux2~0 (
// Equation(s):
// \data|pcmux|Mux2~0_combout  = ( \data|pcmux|Mux6~0_combout  & ( \data|pc|data[8]~0_combout  & ( ((\data|pc|data[9]~2_combout  & \data|jsr_adder|Add0~49_sumout )) # (\data|br_adder|Add0~49_sumout ) ) ) ) # ( !\data|pcmux|Mux6~0_combout  & ( 
// \data|pc|data[8]~0_combout  & ( (\data|pc|data[9]~2_combout  & \data|jsr_adder|Add0~49_sumout ) ) ) ) # ( \data|pcmux|Mux6~0_combout  & ( !\data|pc|data[8]~0_combout  & ( ((\data|pc|data[9]~2_combout  & \data|jsr_adder|Add0~49_sumout )) # 
// (\data|regfile|data~188_combout ) ) ) ) # ( !\data|pcmux|Mux6~0_combout  & ( !\data|pc|data[8]~0_combout  & ( (\data|pc|data[9]~2_combout  & \data|jsr_adder|Add0~49_sumout ) ) ) )

	.dataa(!\data|regfile|data~188_combout ),
	.datab(!\data|pc|data[9]~2_combout ),
	.datac(!\data|br_adder|Add0~49_sumout ),
	.datad(!\data|jsr_adder|Add0~49_sumout ),
	.datae(!\data|pcmux|Mux6~0_combout ),
	.dataf(!\data|pc|data[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|pcmux|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|pcmux|Mux2~0 .extended_lut = "off";
defparam \data|pcmux|Mux2~0 .lut_mask = 64'h0033557700330F3F;
defparam \data|pcmux|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N25
dffeas \data|pc|data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|pc_plus2|Add0~49_sumout ),
	.asdata(\data|pcmux|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data|pc|data[8]~1_combout ),
	.ena(\Control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|pc|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \data|pc|data[13] .is_wysiwyg = "true";
defparam \data|pc|data[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N26
stratixiii_lcell_comb \data|pc_plus2|Add0~53 (
// Equation(s):
// \data|pc_plus2|Add0~53_sumout  = SUM(( \data|pc|data [14] ) + ( GND ) + ( \data|pc_plus2|Add0~50  ))
// \data|pc_plus2|Add0~54  = CARRY(( \data|pc|data [14] ) + ( GND ) + ( \data|pc_plus2|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|pc|data [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|pc_plus2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|pc_plus2|Add0~53_sumout ),
	.cout(\data|pc_plus2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \data|pc_plus2|Add0~53 .extended_lut = "off";
defparam \data|pc_plus2|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|pc_plus2|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N26
stratixiii_lcell_comb \data|jsr_adder|Add0~53 (
// Equation(s):
// \data|jsr_adder|Add0~53_sumout  = SUM(( \data|pc|data [14] ) + ( \data|IR|data [10] ) + ( \data|jsr_adder|Add0~50  ))
// \data|jsr_adder|Add0~54  = CARRY(( \data|pc|data [14] ) + ( \data|IR|data [10] ) + ( \data|jsr_adder|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|pc|data [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|IR|data [10]),
	.datag(gnd),
	.cin(\data|jsr_adder|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|jsr_adder|Add0~53_sumout ),
	.cout(\data|jsr_adder|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \data|jsr_adder|Add0~53 .extended_lut = "off";
defparam \data|jsr_adder|Add0~53 .lut_mask = 64'h0000FF0000000F0F;
defparam \data|jsr_adder|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N10
stratixiii_lcell_comb \data|pcmux|Mux1~0 (
// Equation(s):
// \data|pcmux|Mux1~0_combout  = ( \data|pcmux|Mux6~0_combout  & ( \data|pc|data[8]~0_combout  & ( ((\data|pc|data[9]~2_combout  & \data|jsr_adder|Add0~53_sumout )) # (\data|br_adder|Add0~53_sumout ) ) ) ) # ( !\data|pcmux|Mux6~0_combout  & ( 
// \data|pc|data[8]~0_combout  & ( (\data|pc|data[9]~2_combout  & \data|jsr_adder|Add0~53_sumout ) ) ) ) # ( \data|pcmux|Mux6~0_combout  & ( !\data|pc|data[8]~0_combout  & ( ((\data|pc|data[9]~2_combout  & \data|jsr_adder|Add0~53_sumout )) # 
// (\data|regfile|data~164_combout ) ) ) ) # ( !\data|pcmux|Mux6~0_combout  & ( !\data|pc|data[8]~0_combout  & ( (\data|pc|data[9]~2_combout  & \data|jsr_adder|Add0~53_sumout ) ) ) )

	.dataa(!\data|br_adder|Add0~53_sumout ),
	.datab(!\data|pc|data[9]~2_combout ),
	.datac(!\data|regfile|data~164_combout ),
	.datad(!\data|jsr_adder|Add0~53_sumout ),
	.datae(!\data|pcmux|Mux6~0_combout ),
	.dataf(!\data|pc|data[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|pcmux|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|pcmux|Mux1~0 .extended_lut = "off";
defparam \data|pcmux|Mux1~0 .lut_mask = 64'h00330F3F00335577;
defparam \data|pcmux|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N27
dffeas \data|pc|data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|pc_plus2|Add0~53_sumout ),
	.asdata(\data|pcmux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data|pc|data[8]~1_combout ),
	.ena(\Control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|pc|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \data|pc|data[14] .is_wysiwyg = "true";
defparam \data|pc|data[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N26
stratixiii_lcell_comb \data|br_adder|Add0~53 (
// Equation(s):
// \data|br_adder|Add0~53_sumout  = SUM(( \data|IR|data [8] ) + ( \data|pc|data [14] ) + ( \data|br_adder|Add0~50  ))
// \data|br_adder|Add0~54  = CARRY(( \data|IR|data [8] ) + ( \data|pc|data [14] ) + ( \data|br_adder|Add0~50  ))

	.dataa(!\data|IR|data [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|pc|data [14]),
	.datag(gnd),
	.cin(\data|br_adder|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|br_adder|Add0~53_sumout ),
	.cout(\data|br_adder|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \data|br_adder|Add0~53 .extended_lut = "off";
defparam \data|br_adder|Add0~53 .lut_mask = 64'h0000FF0000005555;
defparam \data|br_adder|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N32
stratixiii_lcell_comb \data|regfilemux|Mux1~1 (
// Equation(s):
// \data|regfilemux|Mux1~1_combout  = ( !\data|regfilemux|Mux6~3_combout  & ( (!\data|regfilemux|Mux6~1_combout  & (((\data|ALU|Equal0~6_combout )))) # (\data|regfilemux|Mux6~1_combout  & (((!\data|regfilemux|Mux6~2_combout  & ((\data|pc|data [14]))) # 
// (\data|regfilemux|Mux6~2_combout  & (\data|br_adder|Add0~53_sumout ))))) ) ) # ( \data|regfilemux|Mux6~3_combout  & ( ((!\data|regfilemux|Mux6~1_combout  & (\data|ALU|Equal0~6_combout )) # (\data|regfilemux|Mux6~1_combout  & (((\data|mdr|data [14] & 
// !\data|regfilemux|Mux6~2_combout ))))) ) )

	.dataa(!\data|br_adder|Add0~53_sumout ),
	.datab(!\data|ALU|Equal0~6_combout ),
	.datac(!\data|mdr|data [14]),
	.datad(!\data|regfilemux|Mux6~2_combout ),
	.datae(!\data|regfilemux|Mux6~3_combout ),
	.dataf(!\data|regfilemux|Mux6~1_combout ),
	.datag(!\data|pc|data [14]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux1~1 .extended_lut = "on";
defparam \data|regfilemux|Mux1~1 .lut_mask = 64'h333333330F550F00;
defparam \data|regfilemux|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y33_N6
stratixiii_lcell_comb \data|ALU|ShiftLeft0~16 (
// Equation(s):
// \data|ALU|ShiftLeft0~16_combout  = ( \data|regfile|data~276_combout  & ( \data|alumux|Mux14~0_combout  & ( (\data|regfile|data~260_combout ) # (\data|alumux|Mux15~0_combout ) ) ) ) # ( !\data|regfile|data~276_combout  & ( \data|alumux|Mux14~0_combout  & ( 
// (!\data|alumux|Mux15~0_combout  & \data|regfile|data~260_combout ) ) ) ) # ( \data|regfile|data~276_combout  & ( !\data|alumux|Mux14~0_combout  & ( (!\data|alumux|Mux15~0_combout  & ((\data|regfile|data~252_combout ))) # (\data|alumux|Mux15~0_combout  & 
// (\data|regfile|data~244_combout )) ) ) ) # ( !\data|regfile|data~276_combout  & ( !\data|alumux|Mux14~0_combout  & ( (!\data|alumux|Mux15~0_combout  & ((\data|regfile|data~252_combout ))) # (\data|alumux|Mux15~0_combout  & (\data|regfile|data~244_combout 
// )) ) ) )

	.dataa(!\data|alumux|Mux15~0_combout ),
	.datab(!\data|regfile|data~244_combout ),
	.datac(!\data|regfile|data~252_combout ),
	.datad(!\data|regfile|data~260_combout ),
	.datae(!\data|regfile|data~276_combout ),
	.dataf(!\data|alumux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftLeft0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftLeft0~16 .extended_lut = "off";
defparam \data|ALU|ShiftLeft0~16 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \data|ALU|ShiftLeft0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y33_N36
stratixiii_lcell_comb \data|ALU|Selector1~0 (
// Equation(s):
// \data|ALU|Selector1~0_combout  = ( \data|regfile|data~180_combout  & ( (\data|regfile|data~164_combout ) # (\data|alumux|Mux14~0_combout ) ) ) # ( !\data|regfile|data~180_combout  & ( (!\data|alumux|Mux14~0_combout  & \data|regfile|data~164_combout ) ) )

	.dataa(gnd),
	.datab(!\data|alumux|Mux14~0_combout ),
	.datac(!\data|regfile|data~164_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfile|data~180_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector1~0 .extended_lut = "off";
defparam \data|ALU|Selector1~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \data|ALU|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N10
stratixiii_lcell_comb \data|ALU|Selector1~1 (
// Equation(s):
// \data|ALU|Selector1~1_combout  = ( \data|ALU|ShiftLeft0~32_combout  & ( \data|ALU|Selector2~0_combout  & ( (!\data|ALU|ShiftLeft0~6_combout  & ((\data|ALU|ShiftLeft0~16_combout ))) # (\data|ALU|ShiftLeft0~6_combout  & (\data|ALU|Selector2~1_combout )) ) ) 
// ) # ( !\data|ALU|ShiftLeft0~32_combout  & ( \data|ALU|Selector2~0_combout  & ( (!\data|ALU|ShiftLeft0~6_combout  & ((\data|ALU|ShiftLeft0~16_combout ))) # (\data|ALU|ShiftLeft0~6_combout  & (\data|ALU|Selector2~1_combout )) ) ) ) # ( 
// \data|ALU|ShiftLeft0~32_combout  & ( !\data|ALU|Selector2~0_combout  & ( (!\data|ALU|ShiftLeft0~6_combout ) # (\data|ALU|Selector1~0_combout ) ) ) ) # ( !\data|ALU|ShiftLeft0~32_combout  & ( !\data|ALU|Selector2~0_combout  & ( 
// (\data|ALU|Selector1~0_combout  & \data|ALU|ShiftLeft0~6_combout ) ) ) )

	.dataa(!\data|ALU|Selector2~1_combout ),
	.datab(!\data|ALU|ShiftLeft0~16_combout ),
	.datac(!\data|ALU|Selector1~0_combout ),
	.datad(!\data|ALU|ShiftLeft0~6_combout ),
	.datae(!\data|ALU|ShiftLeft0~32_combout ),
	.dataf(!\data|ALU|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector1~1 .extended_lut = "off";
defparam \data|ALU|Selector1~1 .lut_mask = 64'h000FFF0F33553355;
defparam \data|ALU|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N14
stratixiii_lcell_comb \data|regfile|data~94feeder (
// Equation(s):
// \data|regfile|data~94feeder_combout  = ( \data|regfilemux|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~94feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~94feeder .extended_lut = "off";
defparam \data|regfile|data~94feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~94feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N15
dffeas \data|regfile|data~94 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~94feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~94 .is_wysiwyg = "true";
defparam \data|regfile|data~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y28_N5
dffeas \data|regfile|data~110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfilemux|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~110 .is_wysiwyg = "true";
defparam \data|regfile|data~110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N30
stratixiii_lcell_comb \data|regfile|data~62feeder (
// Equation(s):
// \data|regfile|data~62feeder_combout  = ( \data|regfilemux|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~62feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~62feeder .extended_lut = "off";
defparam \data|regfile|data~62feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~62feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y31_N31
dffeas \data|regfile|data~62 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~62feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~62 .is_wysiwyg = "true";
defparam \data|regfile|data~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y33_N29
dffeas \data|regfile|data~46 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~46 .is_wysiwyg = "true";
defparam \data|regfile|data~46 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y33_N16
stratixiii_lcell_comb \data|regfile|data~30feeder (
// Equation(s):
// \data|regfile|data~30feeder_combout  = ( \data|regfilemux|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~30feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~30feeder .extended_lut = "off";
defparam \data|regfile|data~30feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~30feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y33_N17
dffeas \data|regfile|data~30 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~30feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~30 .is_wysiwyg = "true";
defparam \data|regfile|data~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y33_N9
dffeas \data|regfile|data~14 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~14 .is_wysiwyg = "true";
defparam \data|regfile|data~14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y33_N28
stratixiii_lcell_comb \data|regfile|data~368 (
// Equation(s):
// \data|regfile|data~368_combout  = ( !\data|IR|data [1] & ( (!\data|IR|data [2] & (((!\data|IR|data [0] & (\data|regfile|data~14_q )) # (\data|IR|data [0] & ((\data|regfile|data~30_q )))))) # (\data|IR|data [2] & ((((\data|IR|data [0]))))) ) ) # ( 
// \data|IR|data [1] & ( (!\data|IR|data [2] & ((!\data|IR|data [0] & (((\data|regfile|data~46_q )))) # (\data|IR|data [0] & (\data|regfile|data~62_q )))) # (\data|IR|data [2] & ((((\data|IR|data [0]))))) ) )

	.dataa(!\data|IR|data [2]),
	.datab(!\data|regfile|data~62_q ),
	.datac(!\data|regfile|data~46_q ),
	.datad(!\data|IR|data [0]),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|regfile|data~30_q ),
	.datag(!\data|regfile|data~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~368_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~368 .extended_lut = "on";
defparam \data|regfile|data~368 .lut_mask = 64'h0A550A770AFF0A77;
defparam \data|regfile|data~368 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N5
dffeas \data|regfile|data~78 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~78 .is_wysiwyg = "true";
defparam \data|regfile|data~78 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N4
stratixiii_lcell_comb \data|regfile|data~372 (
// Equation(s):
// \data|regfile|data~372_combout  = ( !\data|IR|data [1] & ( ((!\data|IR|data [2] & (((\data|regfile|data~368_combout )))) # (\data|IR|data [2] & ((!\data|regfile|data~368_combout  & ((\data|regfile|data~78_q ))) # (\data|regfile|data~368_combout  & 
// (\data|regfile|data~94_q ))))) ) ) # ( \data|IR|data [1] & ( ((!\data|IR|data [2] & (((\data|regfile|data~368_combout )))) # (\data|IR|data [2] & ((!\data|regfile|data~368_combout  & ((\data|regfile|data~110_q ))) # (\data|regfile|data~368_combout  & 
// (\data|regfile|data~126_q ))))) ) )

	.dataa(!\data|regfile|data~126_q ),
	.datab(!\data|regfile|data~94_q ),
	.datac(!\data|regfile|data~110_q ),
	.datad(!\data|IR|data [2]),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|regfile|data~368_combout ),
	.datag(!\data|regfile|data~78_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~372_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~372 .extended_lut = "on";
defparam \data|regfile|data~372 .lut_mask = 64'h000F000FFF33FF55;
defparam \data|regfile|data~372 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y33_N8
stratixiii_lcell_comb \data|alumux|Mux1~0 (
// Equation(s):
// \data|alumux|Mux1~0_combout  = ( \Control|alumux_sel[1]~0_combout  & ( (\data|regfile|data~372_combout ) # (\data|alumux|Mux5~1_combout ) ) ) # ( !\Control|alumux_sel[1]~0_combout  & ( \data|alumux|Mux5~1_combout  ) )

	.dataa(!\data|alumux|Mux5~1_combout ),
	.datab(gnd),
	.datac(!\data|regfile|data~372_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|alumux_sel[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|alumux|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|alumux|Mux1~0 .extended_lut = "off";
defparam \data|alumux|Mux1~0 .lut_mask = 64'h555555555F5F5F5F;
defparam \data|alumux|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N32
stratixiii_lcell_comb \data|ALU|Selector1~3 (
// Equation(s):
// \data|ALU|Selector1~3_combout  = ( \data|IR|data [5] & ( (!\data|ALU|Equal0~4_combout  & ((!\data|ALU|Equal0~3_combout ) # ((!\data|alumux|Mux5~0_combout  & !\data|alumux|Mux1~0_combout )))) ) ) # ( !\data|IR|data [5] & ( (!\data|ALU|Equal0~4_combout  & 
// ((!\data|ALU|Equal0~3_combout ) # ((!\data|alumux|Mux1~0_combout ) # (\data|alumux|Mux5~0_combout )))) ) )

	.dataa(!\data|ALU|Equal0~3_combout ),
	.datab(!\data|ALU|Equal0~4_combout ),
	.datac(!\data|alumux|Mux5~0_combout ),
	.datad(!\data|alumux|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\data|IR|data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector1~3 .extended_lut = "off";
defparam \data|ALU|Selector1~3 .lut_mask = 64'hCC8CCC8CC888C888;
defparam \data|ALU|Selector1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N14
stratixiii_lcell_comb \data|ALU|Selector1~4 (
// Equation(s):
// \data|ALU|Selector1~4_combout  = ( \data|ALU|ShiftLeft0~5_combout  & ( \data|ALU|Selector1~3_combout  ) ) # ( !\data|ALU|ShiftLeft0~5_combout  & ( (\data|ALU|Selector1~3_combout  & ((!\data|ALU|ShiftLeft0~6_combout ) # ((!\data|ALU|Equal0~0_combout ) # 
// (\data|ALU|ShiftLeft0~4_combout )))) ) )

	.dataa(!\data|ALU|ShiftLeft0~6_combout ),
	.datab(!\data|ALU|ShiftLeft0~4_combout ),
	.datac(!\data|ALU|Equal0~0_combout ),
	.datad(!\data|ALU|Selector1~3_combout ),
	.datae(gnd),
	.dataf(!\data|ALU|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector1~4 .extended_lut = "off";
defparam \data|ALU|Selector1~4 .lut_mask = 64'h00FB00FB00FF00FF;
defparam \data|ALU|Selector1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y33_N24
stratixiii_lcell_comb \data|ALU|ShiftRight0~4 (
// Equation(s):
// \data|ALU|ShiftRight0~4_combout  = ( !\data|alumux|Mux14~0_combout  & ( (!\data|alumux|Mux15~0_combout  & (\data|regfile|data~164_combout )) # (\data|alumux|Mux15~0_combout  & ((\data|regfile|data~148_combout ))) ) )

	.dataa(!\data|alumux|Mux15~0_combout ),
	.datab(!\data|regfile|data~164_combout ),
	.datac(!\data|regfile|data~148_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|alumux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftRight0~4 .extended_lut = "off";
defparam \data|ALU|ShiftRight0~4 .lut_mask = 64'h2727272700000000;
defparam \data|ALU|ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N6
stratixiii_lcell_comb \data|ALU|Selector1~2 (
// Equation(s):
// \data|ALU|Selector1~2_combout  = ( \data|ALU|ShiftRight0~4_combout  & ( (\data|ALU|ShiftLeft0~6_combout  & (!\data|ALU|ShiftLeft0~4_combout  & \data|ALU|Equal0~1_combout )) ) )

	.dataa(!\data|ALU|ShiftLeft0~6_combout ),
	.datab(!\data|ALU|ShiftLeft0~4_combout ),
	.datac(!\data|ALU|Equal0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|ALU|ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector1~2 .extended_lut = "off";
defparam \data|ALU|Selector1~2 .lut_mask = 64'h0000000004040404;
defparam \data|ALU|Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N6
stratixiii_lcell_comb \data|ALU|Selector1~5 (
// Equation(s):
// \data|ALU|Selector1~5_combout  = ( \data|ALU|ShiftLeft0~5_combout  & ( \data|ALU|Selector15~4_combout  ) ) # ( !\data|ALU|ShiftLeft0~5_combout  & ( (\data|ALU|Selector15~4_combout  & ((!\data|ALU|ShiftLeft0~6_combout ) # (\data|ALU|ShiftLeft0~4_combout 
// ))) ) )

	.dataa(!\data|ALU|ShiftLeft0~4_combout ),
	.datab(!\data|ALU|ShiftLeft0~6_combout ),
	.datac(!\data|ALU|Selector15~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|ALU|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector1~5 .extended_lut = "off";
defparam \data|ALU|Selector1~5 .lut_mask = 64'h0D0D0D0D0F0F0F0F;
defparam \data|ALU|Selector1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N2
stratixiii_lcell_comb \data|ALU|Selector1~6 (
// Equation(s):
// \data|ALU|Selector1~6_combout  = ( \data|regfile|data~164_combout  & ( (\data|ALU|Selector1~4_combout  & (!\data|ALU|Selector1~2_combout  & !\data|ALU|Selector1~5_combout )) ) ) # ( !\data|regfile|data~164_combout  & ( (!\data|ALU|Selector1~2_combout  & 
// (!\data|ALU|Equal0~5_combout  & !\data|ALU|Selector1~5_combout )) ) )

	.dataa(!\data|ALU|Selector1~4_combout ),
	.datab(!\data|ALU|Selector1~2_combout ),
	.datac(!\data|ALU|Equal0~5_combout ),
	.datad(!\data|ALU|Selector1~5_combout ),
	.datae(gnd),
	.dataf(!\data|regfile|data~164_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector1~6 .extended_lut = "off";
defparam \data|ALU|Selector1~6 .lut_mask = 64'hC000C00044004400;
defparam \data|ALU|Selector1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N28
stratixiii_lcell_comb \data|ALU|Add0~57 (
// Equation(s):
// \data|ALU|Add0~57_sumout  = SUM(( \data|regfile|data~164_combout  ) + ( (!\Control|state.calc_addr2~q  & ((!\data|alumux|Mux5~2_combout  & ((\data|alumux|Mux1~0_combout ))) # (\data|alumux|Mux5~2_combout  & (\data|IR|data [5])))) # 
// (\Control|state.calc_addr2~q  & (\data|IR|data [5])) ) + ( \data|ALU|Add0~54  ))
// \data|ALU|Add0~58  = CARRY(( \data|regfile|data~164_combout  ) + ( (!\Control|state.calc_addr2~q  & ((!\data|alumux|Mux5~2_combout  & ((\data|alumux|Mux1~0_combout ))) # (\data|alumux|Mux5~2_combout  & (\data|IR|data [5])))) # (\Control|state.calc_addr2~q 
//  & (\data|IR|data [5])) ) + ( \data|ALU|Add0~54  ))

	.dataa(!\Control|state.calc_addr2~q ),
	.datab(!\data|IR|data [5]),
	.datac(!\data|alumux|Mux5~2_combout ),
	.datad(!\data|regfile|data~164_combout ),
	.datae(gnd),
	.dataf(!\data|alumux|Mux1~0_combout ),
	.datag(gnd),
	.cin(\data|ALU|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|ALU|Add0~57_sumout ),
	.cout(\data|ALU|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Add0~57 .extended_lut = "off";
defparam \data|ALU|Add0~57 .lut_mask = 64'h0000EC4C000000FF;
defparam \data|ALU|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N4
stratixiii_lcell_comb \data|regfilemux|Mux1~0 (
// Equation(s):
// \data|regfilemux|Mux1~0_combout  = ( \data|ALU|Selector1~6_combout  & ( \data|ALU|Add0~57_sumout  & ( ((!\data|regfilemux|Mux6~1_combout  & (\data|ALU|Selector3~0_combout  & \data|ALU|Selector1~1_combout ))) # (\data|regfilemux|Mux1~1_combout ) ) ) ) # ( 
// !\data|ALU|Selector1~6_combout  & ( \data|ALU|Add0~57_sumout  & ( (!\data|regfilemux|Mux6~1_combout ) # (\data|regfilemux|Mux1~1_combout ) ) ) ) # ( \data|ALU|Selector1~6_combout  & ( !\data|ALU|Add0~57_sumout  & ( (!\data|regfilemux|Mux6~1_combout  & 
// (((\data|ALU|Selector3~0_combout  & \data|ALU|Selector1~1_combout )))) # (\data|regfilemux|Mux6~1_combout  & (\data|regfilemux|Mux1~1_combout )) ) ) ) # ( !\data|ALU|Selector1~6_combout  & ( !\data|ALU|Add0~57_sumout  & ( (!\data|regfilemux|Mux6~1_combout 
// ) # (\data|regfilemux|Mux1~1_combout ) ) ) )

	.dataa(!\data|regfilemux|Mux1~1_combout ),
	.datab(!\data|regfilemux|Mux6~1_combout ),
	.datac(!\data|ALU|Selector3~0_combout ),
	.datad(!\data|ALU|Selector1~1_combout ),
	.datae(!\data|ALU|Selector1~6_combout ),
	.dataf(!\data|ALU|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux1~0 .extended_lut = "off";
defparam \data|regfilemux|Mux1~0 .lut_mask = 64'hDDDD111DDDDD555D;
defparam \data|regfilemux|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N21
dffeas \data|regfile|data~126 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~126 .is_wysiwyg = "true";
defparam \data|regfile|data~126 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y33_N8
stratixiii_lcell_comb \data|regfile|data~160 (
// Equation(s):
// \data|regfile|data~160_combout  = ( !\data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[2]~0_combout  & (((!\data|storemux|f[0]~2_combout  & ((\data|regfile|data~14_q ))) # (\data|storemux|f[0]~2_combout  & (\data|regfile|data~30_q ))))) # 
// (\data|storemux|f[2]~0_combout  & ((((\data|storemux|f[0]~2_combout ))))) ) ) # ( \data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[2]~0_combout  & (((!\data|storemux|f[0]~2_combout  & (\data|regfile|data~46_q )) # (\data|storemux|f[0]~2_combout  & 
// ((\data|regfile|data~62_q )))))) # (\data|storemux|f[2]~0_combout  & ((((\data|storemux|f[0]~2_combout ))))) ) )

	.dataa(!\data|storemux|f[2]~0_combout ),
	.datab(!\data|regfile|data~30_q ),
	.datac(!\data|regfile|data~46_q ),
	.datad(!\data|regfile|data~62_q ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[0]~2_combout ),
	.datag(!\data|regfile|data~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~160 .extended_lut = "on";
defparam \data|regfile|data~160 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \data|regfile|data~160 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N20
stratixiii_lcell_comb \data|regfile|data~164 (
// Equation(s):
// \data|regfile|data~164_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|regfile|data~160_combout  & (((\data|regfile|data~78_q  & \data|storemux|f[2]~0_combout )))) # (\data|regfile|data~160_combout  & (((!\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~94_q )))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|regfile|data~160_combout  & (((\data|regfile|data~110_q  & \data|storemux|f[2]~0_combout )))) # (\data|regfile|data~160_combout  & (((!\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~126_q )))) ) )

	.dataa(!\data|regfile|data~126_q ),
	.datab(!\data|regfile|data~94_q ),
	.datac(!\data|regfile|data~110_q ),
	.datad(!\data|regfile|data~160_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[2]~0_combout ),
	.datag(!\data|regfile|data~78_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~164 .extended_lut = "on";
defparam \data|regfile|data~164 .lut_mask = 64'h00FF00FF0F330F55;
defparam \data|regfile|data~164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y33_N18
stratixiii_lcell_comb \data|ALU|ShiftRight0~2 (
// Equation(s):
// \data|ALU|ShiftRight0~2_combout  = ( \data|regfile|data~148_combout  & ( \data|alumux|Mux14~0_combout  & ( !\data|alumux|Mux15~0_combout  ) ) ) # ( \data|regfile|data~148_combout  & ( !\data|alumux|Mux14~0_combout  & ( (!\data|alumux|Mux15~0_combout  & 
// ((\data|regfile|data~188_combout ))) # (\data|alumux|Mux15~0_combout  & (\data|regfile|data~164_combout )) ) ) ) # ( !\data|regfile|data~148_combout  & ( !\data|alumux|Mux14~0_combout  & ( (!\data|alumux|Mux15~0_combout  & ((\data|regfile|data~188_combout 
// ))) # (\data|alumux|Mux15~0_combout  & (\data|regfile|data~164_combout )) ) ) )

	.dataa(gnd),
	.datab(!\data|regfile|data~164_combout ),
	.datac(!\data|regfile|data~188_combout ),
	.datad(!\data|alumux|Mux15~0_combout ),
	.datae(!\data|regfile|data~148_combout ),
	.dataf(!\data|alumux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftRight0~2 .extended_lut = "off";
defparam \data|ALU|ShiftRight0~2 .lut_mask = 64'h0F330F330000FF00;
defparam \data|ALU|ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y33_N28
stratixiii_lcell_comb \data|ALU|ShiftRight1~5 (
// Equation(s):
// \data|ALU|ShiftRight1~5_combout  = ( \data|alumux|Mux15~0_combout  & ( \data|regfile|data~220_combout  & ( (!\data|alumux|Mux14~0_combout  & ((\data|regfile|data~196_combout ))) # (\data|alumux|Mux14~0_combout  & (\data|regfile|data~180_combout )) ) ) ) # 
// ( !\data|alumux|Mux15~0_combout  & ( \data|regfile|data~220_combout  & ( (!\data|alumux|Mux14~0_combout ) # (\data|regfile|data~204_combout ) ) ) ) # ( \data|alumux|Mux15~0_combout  & ( !\data|regfile|data~220_combout  & ( (!\data|alumux|Mux14~0_combout  
// & ((\data|regfile|data~196_combout ))) # (\data|alumux|Mux14~0_combout  & (\data|regfile|data~180_combout )) ) ) ) # ( !\data|alumux|Mux15~0_combout  & ( !\data|regfile|data~220_combout  & ( (\data|alumux|Mux14~0_combout  & \data|regfile|data~204_combout 
// ) ) ) )

	.dataa(!\data|regfile|data~180_combout ),
	.datab(!\data|alumux|Mux14~0_combout ),
	.datac(!\data|regfile|data~196_combout ),
	.datad(!\data|regfile|data~204_combout ),
	.datae(!\data|alumux|Mux15~0_combout ),
	.dataf(!\data|regfile|data~220_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftRight1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftRight1~5 .extended_lut = "off";
defparam \data|ALU|ShiftRight1~5 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \data|ALU|ShiftRight1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N6
stratixiii_lcell_comb \data|ALU|Selector6~3 (
// Equation(s):
// \data|ALU|Selector6~3_combout  = ( \data|ALU|ShiftRight0~2_combout  & ( \data|ALU|ShiftRight1~5_combout  & ( (\data|ALU|Equal0~1_combout  & (!\data|ALU|ShiftLeft0~4_combout  & !\data|alumux|Mux12~0_combout )) ) ) ) # ( !\data|ALU|ShiftRight0~2_combout  & 
// ( \data|ALU|ShiftRight1~5_combout  & ( (\data|ALU|Equal0~1_combout  & (!\data|alumux|Mux13~0_combout  & (!\data|ALU|ShiftLeft0~4_combout  & !\data|alumux|Mux12~0_combout ))) ) ) ) # ( \data|ALU|ShiftRight0~2_combout  & ( !\data|ALU|ShiftRight1~5_combout  
// & ( (\data|ALU|Equal0~1_combout  & (\data|alumux|Mux13~0_combout  & (!\data|ALU|ShiftLeft0~4_combout  & !\data|alumux|Mux12~0_combout ))) ) ) )

	.dataa(!\data|ALU|Equal0~1_combout ),
	.datab(!\data|alumux|Mux13~0_combout ),
	.datac(!\data|ALU|ShiftLeft0~4_combout ),
	.datad(!\data|alumux|Mux12~0_combout ),
	.datae(!\data|ALU|ShiftRight0~2_combout ),
	.dataf(!\data|ALU|ShiftRight1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector6~3 .extended_lut = "off";
defparam \data|ALU|Selector6~3 .lut_mask = 64'h0000100040005000;
defparam \data|ALU|Selector6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N34
stratixiii_lcell_comb \data|regfilemux|Mux6~6 (
// Equation(s):
// \data|regfilemux|Mux6~6_combout  = ( \data|ALU|Selector6~3_combout  & ( (!\data|regfilemux|Mux6~5_combout  & \data|regfilemux|Mux6~1_combout ) ) ) # ( !\data|ALU|Selector6~3_combout  & ( (!\data|regfilemux|Mux6~1_combout  & ((\data|ALU|Selector6~7_combout 
// ))) # (\data|regfilemux|Mux6~1_combout  & (!\data|regfilemux|Mux6~5_combout )) ) )

	.dataa(gnd),
	.datab(!\data|regfilemux|Mux6~5_combout ),
	.datac(!\data|regfilemux|Mux6~1_combout ),
	.datad(!\data|ALU|Selector6~7_combout ),
	.datae(gnd),
	.dataf(!\data|ALU|Selector6~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux6~6 .extended_lut = "off";
defparam \data|regfilemux|Mux6~6 .lut_mask = 64'h0CFC0CFC0C0C0C0C;
defparam \data|regfilemux|Mux6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y33_N32
stratixiii_lcell_comb \data|ALU|ShiftRight0~0 (
// Equation(s):
// \data|ALU|ShiftRight0~0_combout  = ( \data|regfile|data~188_combout  & ( (!\data|alumux|Mux14~0_combout  & (((!\data|alumux|Mux15~0_combout ) # (\data|regfile|data~164_combout )))) # (\data|alumux|Mux14~0_combout  & (\data|regfile|data~148_combout )) ) ) 
// # ( !\data|regfile|data~188_combout  & ( (!\data|alumux|Mux14~0_combout  & (((\data|alumux|Mux15~0_combout  & \data|regfile|data~164_combout )))) # (\data|alumux|Mux14~0_combout  & (\data|regfile|data~148_combout )) ) )

	.dataa(!\data|regfile|data~148_combout ),
	.datab(!\data|alumux|Mux14~0_combout ),
	.datac(!\data|alumux|Mux15~0_combout ),
	.datad(!\data|regfile|data~164_combout ),
	.datae(gnd),
	.dataf(!\data|regfile|data~188_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftRight0~0 .extended_lut = "off";
defparam \data|ALU|ShiftRight0~0 .lut_mask = 64'h111D111DD1DDD1DD;
defparam \data|ALU|ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N20
stratixiii_lcell_comb \data|ALU|Selector6~1 (
// Equation(s):
// \data|ALU|Selector6~1_combout  = ( !\data|ALU|ShiftLeft0~4_combout  & ( !\data|alumux|Mux12~0_combout  & ( (\data|ALU|Equal0~0_combout  & ((!\data|alumux|Mux13~0_combout  & (\data|ALU|ShiftRight1~5_combout )) # (\data|alumux|Mux13~0_combout  & 
// ((\data|ALU|ShiftRight0~0_combout ))))) ) ) )

	.dataa(!\data|ALU|ShiftRight1~5_combout ),
	.datab(!\data|ALU|ShiftRight0~0_combout ),
	.datac(!\data|alumux|Mux13~0_combout ),
	.datad(!\data|ALU|Equal0~0_combout ),
	.datae(!\data|ALU|ShiftLeft0~4_combout ),
	.dataf(!\data|alumux|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector6~1 .extended_lut = "off";
defparam \data|ALU|Selector6~1 .lut_mask = 64'h0053000000000000;
defparam \data|ALU|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N30
stratixiii_lcell_comb \data|ALU|Selector6~4 (
// Equation(s):
// \data|ALU|Selector6~4_combout  = ( \data|ALU|Equal0~6_combout  & ( \data|ALU|Add0~37_sumout  ) ) # ( !\data|ALU|Equal0~6_combout  & ( \data|ALU|Add0~37_sumout  & ( (\data|ALU|ShiftLeft0~15_combout  & (!\data|ALU|ShiftLeft0~4_combout  & 
// (\data|ALU|Equal0~2_combout  & \data|ALU|Selector11~4_combout ))) ) ) ) # ( \data|ALU|Equal0~6_combout  & ( !\data|ALU|Add0~37_sumout  & ( (\data|ALU|ShiftLeft0~15_combout  & (!\data|ALU|ShiftLeft0~4_combout  & (\data|ALU|Equal0~2_combout  & 
// \data|ALU|Selector11~4_combout ))) ) ) ) # ( !\data|ALU|Equal0~6_combout  & ( !\data|ALU|Add0~37_sumout  & ( (\data|ALU|ShiftLeft0~15_combout  & (!\data|ALU|ShiftLeft0~4_combout  & (\data|ALU|Equal0~2_combout  & \data|ALU|Selector11~4_combout ))) ) ) )

	.dataa(!\data|ALU|ShiftLeft0~15_combout ),
	.datab(!\data|ALU|ShiftLeft0~4_combout ),
	.datac(!\data|ALU|Equal0~2_combout ),
	.datad(!\data|ALU|Selector11~4_combout ),
	.datae(!\data|ALU|Equal0~6_combout ),
	.dataf(!\data|ALU|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector6~4 .extended_lut = "off";
defparam \data|ALU|Selector6~4 .lut_mask = 64'h000400040004FFFF;
defparam \data|ALU|Selector6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N14
stratixiii_lcell_comb \data|regfilemux|Mux6~4 (
// Equation(s):
// \data|regfilemux|Mux6~4_combout  = ( \data|ALU|Selector6~4_combout  & ( \data|regfilemux|Mux6~1_combout  & ( !\data|regfilemux|Mux6~6_combout  ) ) ) # ( !\data|ALU|Selector6~4_combout  & ( \data|regfilemux|Mux6~1_combout  & ( 
// !\data|regfilemux|Mux6~6_combout  ) ) ) # ( \data|ALU|Selector6~4_combout  & ( !\data|regfilemux|Mux6~1_combout  ) ) # ( !\data|ALU|Selector6~4_combout  & ( !\data|regfilemux|Mux6~1_combout  & ( (!\data|regfilemux|Mux6~6_combout ) # 
// (((\data|ALU|Selector6~2_combout  & \data|ALU|ShiftLeft0~22_combout )) # (\data|ALU|Selector6~1_combout )) ) ) )

	.dataa(!\data|ALU|Selector6~2_combout ),
	.datab(!\data|ALU|ShiftLeft0~22_combout ),
	.datac(!\data|regfilemux|Mux6~6_combout ),
	.datad(!\data|ALU|Selector6~1_combout ),
	.datae(!\data|ALU|Selector6~4_combout ),
	.dataf(!\data|regfilemux|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux6~4 .extended_lut = "off";
defparam \data|regfilemux|Mux6~4 .lut_mask = 64'hF1FFFFFFF0F0F0F0;
defparam \data|regfilemux|Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N19
dffeas \data|regfile|data~89 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux6~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~89 .is_wysiwyg = "true";
defparam \data|regfile|data~89 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N24
stratixiii_lcell_comb \data|regfile|data~216 (
// Equation(s):
// \data|regfile|data~216_combout  = ( !\data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[0]~2_combout  & (((\data|regfile|data~9_q  & ((!\data|storemux|f[2]~0_combout )))))) # (\data|storemux|f[0]~2_combout  & ((((\data|storemux|f[2]~0_combout ))) # 
// (\data|regfile|data~25_q ))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[0]~2_combout  & (\data|regfile|data~41_q  & ((!\data|storemux|f[2]~0_combout )))) # (\data|storemux|f[0]~2_combout  & (((\data|storemux|f[2]~0_combout ) # 
// (\data|regfile|data~57_q ))))) ) )

	.dataa(!\data|regfile|data~25_q ),
	.datab(!\data|storemux|f[0]~2_combout ),
	.datac(!\data|regfile|data~41_q ),
	.datad(!\data|regfile|data~57_q ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[2]~0_combout ),
	.datag(!\data|regfile|data~9_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~216 .extended_lut = "on";
defparam \data|regfile|data~216 .lut_mask = 64'h1D1D0C3F33333333;
defparam \data|regfile|data~216 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N28
stratixiii_lcell_comb \data|regfile|data~220 (
// Equation(s):
// \data|regfile|data~220_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|regfile|data~216_combout  & (((\data|regfile|data~73_q  & \data|storemux|f[2]~0_combout )))) # (\data|regfile|data~216_combout  & (((!\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~89_q )))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|regfile|data~216_combout  & (((\data|regfile|data~105_q  & \data|storemux|f[2]~0_combout )))) # (\data|regfile|data~216_combout  & (((!\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~121_q )))) ) )

	.dataa(!\data|regfile|data~89_q ),
	.datab(!\data|regfile|data~121_q ),
	.datac(!\data|regfile|data~105_q ),
	.datad(!\data|regfile|data~216_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[2]~0_combout ),
	.datag(!\data|regfile|data~73_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~220 .extended_lut = "on";
defparam \data|regfile|data~220 .lut_mask = 64'h00FF00FF0F550F33;
defparam \data|regfile|data~220 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N28
stratixiii_lcell_comb \data|pcmux|Mux6~1 (
// Equation(s):
// \data|pcmux|Mux6~1_combout  = ( \data|jsr_adder|Add0~33_sumout  & ( \data|pc|data[8]~0_combout  & ( ((\data|pcmux|Mux6~0_combout  & \data|br_adder|Add0~33_sumout )) # (\data|pc|data[9]~2_combout ) ) ) ) # ( !\data|jsr_adder|Add0~33_sumout  & ( 
// \data|pc|data[8]~0_combout  & ( (\data|pcmux|Mux6~0_combout  & \data|br_adder|Add0~33_sumout ) ) ) ) # ( \data|jsr_adder|Add0~33_sumout  & ( !\data|pc|data[8]~0_combout  & ( ((\data|pcmux|Mux6~0_combout  & \data|regfile|data~220_combout )) # 
// (\data|pc|data[9]~2_combout ) ) ) ) # ( !\data|jsr_adder|Add0~33_sumout  & ( !\data|pc|data[8]~0_combout  & ( (\data|pcmux|Mux6~0_combout  & \data|regfile|data~220_combout ) ) ) )

	.dataa(!\data|pcmux|Mux6~0_combout ),
	.datab(!\data|br_adder|Add0~33_sumout ),
	.datac(!\data|regfile|data~220_combout ),
	.datad(!\data|pc|data[9]~2_combout ),
	.datae(!\data|jsr_adder|Add0~33_sumout ),
	.dataf(!\data|pc|data[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|pcmux|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|pcmux|Mux6~1 .extended_lut = "off";
defparam \data|pcmux|Mux6~1 .lut_mask = 64'h050505FF111111FF;
defparam \data|pcmux|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N17
dffeas \data|pc|data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|pc_plus2|Add0~33_sumout ),
	.asdata(\data|pcmux|Mux6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data|pc|data[8]~1_combout ),
	.ena(\Control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|pc|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \data|pc|data[9] .is_wysiwyg = "true";
defparam \data|pc|data[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N32
stratixiii_lcell_comb \data|pcmux|Mux5~0 (
// Equation(s):
// \data|pcmux|Mux5~0_combout  = ( \data|pcmux|Mux6~0_combout  & ( \data|regfile|data~196_combout  & ( (!\data|pc|data[8]~0_combout ) # (((\data|jsr_adder|Add0~37_sumout  & \data|pc|data[9]~2_combout )) # (\data|br_adder|Add0~37_sumout )) ) ) ) # ( 
// !\data|pcmux|Mux6~0_combout  & ( \data|regfile|data~196_combout  & ( (\data|jsr_adder|Add0~37_sumout  & \data|pc|data[9]~2_combout ) ) ) ) # ( \data|pcmux|Mux6~0_combout  & ( !\data|regfile|data~196_combout  & ( (!\data|pc|data[8]~0_combout  & 
// (((\data|jsr_adder|Add0~37_sumout  & \data|pc|data[9]~2_combout )))) # (\data|pc|data[8]~0_combout  & (((\data|jsr_adder|Add0~37_sumout  & \data|pc|data[9]~2_combout )) # (\data|br_adder|Add0~37_sumout ))) ) ) ) # ( !\data|pcmux|Mux6~0_combout  & ( 
// !\data|regfile|data~196_combout  & ( (\data|jsr_adder|Add0~37_sumout  & \data|pc|data[9]~2_combout ) ) ) )

	.dataa(!\data|pc|data[8]~0_combout ),
	.datab(!\data|br_adder|Add0~37_sumout ),
	.datac(!\data|jsr_adder|Add0~37_sumout ),
	.datad(!\data|pc|data[9]~2_combout ),
	.datae(!\data|pcmux|Mux6~0_combout ),
	.dataf(!\data|regfile|data~196_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|pcmux|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|pcmux|Mux5~0 .extended_lut = "off";
defparam \data|pcmux|Mux5~0 .lut_mask = 64'h000F111F000FBBBF;
defparam \data|pcmux|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N19
dffeas \data|pc|data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|pc_plus2|Add0~37_sumout ),
	.asdata(\data|pcmux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data|pc|data[8]~1_combout ),
	.ena(\Control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|pc|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \data|pc|data[10] .is_wysiwyg = "true";
defparam \data|pc|data[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N24
stratixiii_lcell_comb \data|regfilemux|Mux5~0 (
// Equation(s):
// \data|regfilemux|Mux5~0_combout  = ( !\data|regfilemux|Mux6~3_combout  & ( (!\data|regfilemux|Mux6~1_combout  & ((((\data|ALU|Selector5~2_combout ))))) # (\data|regfilemux|Mux6~1_combout  & ((!\data|regfilemux|Mux6~2_combout  & (\data|pc|data [10])) # 
// (\data|regfilemux|Mux6~2_combout  & (((\data|br_adder|Add0~37_sumout )))))) ) ) # ( \data|regfilemux|Mux6~3_combout  & ( ((!\data|regfilemux|Mux6~1_combout  & (((\data|ALU|Selector5~2_combout )))) # (\data|regfilemux|Mux6~1_combout  & 
// (!\data|regfilemux|Mux6~2_combout  & (\data|mdr|data [10])))) ) )

	.dataa(!\data|regfilemux|Mux6~2_combout ),
	.datab(!\data|pc|data [10]),
	.datac(!\data|mdr|data [10]),
	.datad(!\data|regfilemux|Mux6~1_combout ),
	.datae(!\data|regfilemux|Mux6~3_combout ),
	.dataf(!\data|ALU|Selector5~2_combout ),
	.datag(!\data|br_adder|Add0~37_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux5~0 .extended_lut = "on";
defparam \data|regfilemux|Mux5~0 .lut_mask = 64'h0027000AFF27FF0A;
defparam \data|regfilemux|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y30_N25
dffeas \data|regfile|data~122 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~122 .is_wysiwyg = "true";
defparam \data|regfile|data~122 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N8
stratixiii_lcell_comb \data|regfile|data~192 (
// Equation(s):
// \data|regfile|data~192_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[0]~2_combout  & (((\data|regfile|data~10_q  & !\data|storemux|f[2]~0_combout )))) # (\data|storemux|f[0]~2_combout  & (((\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~26_q )))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[0]~2_combout  & (((\data|regfile|data~42_q  & !\data|storemux|f[2]~0_combout )))) # (\data|storemux|f[0]~2_combout  & (((\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~58_q )))) ) )

	.dataa(!\data|regfile|data~58_q ),
	.datab(!\data|regfile|data~26_q ),
	.datac(!\data|regfile|data~42_q ),
	.datad(!\data|storemux|f[0]~2_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[2]~0_combout ),
	.datag(!\data|regfile|data~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~192 .extended_lut = "on";
defparam \data|regfile|data~192 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data|regfile|data~192 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N24
stratixiii_lcell_comb \data|regfile|data~196 (
// Equation(s):
// \data|regfile|data~196_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[2]~0_combout  & (((\data|regfile|data~192_combout )))) # (\data|storemux|f[2]~0_combout  & ((!\data|regfile|data~192_combout  & (\data|regfile|data~74_q )) # 
// (\data|regfile|data~192_combout  & ((\data|regfile|data~90_q )))))) ) ) # ( \data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[2]~0_combout  & ((((\data|regfile|data~192_combout ))))) # (\data|storemux|f[2]~0_combout  & 
// ((!\data|regfile|data~192_combout  & (((\data|regfile|data~106_q )))) # (\data|regfile|data~192_combout  & (\data|regfile|data~122_q )))) ) )

	.dataa(!\data|regfile|data~122_q ),
	.datab(!\data|storemux|f[2]~0_combout ),
	.datac(!\data|regfile|data~106_q ),
	.datad(!\data|regfile|data~192_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|regfile|data~90_q ),
	.datag(!\data|regfile|data~74_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~196 .extended_lut = "on";
defparam \data|regfile|data~196 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \data|regfile|data~196 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y33_N32
stratixiii_lcell_comb \data|ALU|ShiftRight1~7 (
// Equation(s):
// \data|ALU|ShiftRight1~7_combout  = ( \data|alumux|Mux15~0_combout  & ( \data|alumux|Mux14~0_combout  & ( \data|regfile|data~196_combout  ) ) ) # ( !\data|alumux|Mux15~0_combout  & ( \data|alumux|Mux14~0_combout  & ( \data|regfile|data~220_combout  ) ) ) # 
// ( \data|alumux|Mux15~0_combout  & ( !\data|alumux|Mux14~0_combout  & ( \data|regfile|data~212_combout  ) ) ) # ( !\data|alumux|Mux15~0_combout  & ( !\data|alumux|Mux14~0_combout  & ( \data|regfile|data~236_combout  ) ) )

	.dataa(!\data|regfile|data~196_combout ),
	.datab(!\data|regfile|data~236_combout ),
	.datac(!\data|regfile|data~220_combout ),
	.datad(!\data|regfile|data~212_combout ),
	.datae(!\data|alumux|Mux15~0_combout ),
	.dataf(!\data|alumux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftRight1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftRight1~7 .extended_lut = "off";
defparam \data|ALU|ShiftRight1~7 .lut_mask = 64'h333300FF0F0F5555;
defparam \data|ALU|ShiftRight1~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N14
stratixiii_lcell_comb \data|ALU|Selector8~7 (
// Equation(s):
// \data|ALU|Selector8~7_combout  = ( \data|ALU|ShiftRight1~7_combout  & ( \data|ALU|ShiftRight1~8_combout  & ( (!\data|ALU|Selector8~1_combout  & (!\data|ALU|Selector8~3_combout  & !\data|ALU|Selector8~0_combout )) ) ) ) # ( !\data|ALU|ShiftRight1~7_combout 
//  & ( \data|ALU|ShiftRight1~8_combout  & ( (!\data|ALU|Selector8~3_combout  & ((!\data|alumux|Mux13~0_combout ) # ((!\data|ALU|Selector8~1_combout  & !\data|ALU|Selector8~0_combout )))) ) ) ) # ( \data|ALU|ShiftRight1~7_combout  & ( 
// !\data|ALU|ShiftRight1~8_combout  & ( (!\data|ALU|Selector8~3_combout  & (((!\data|ALU|Selector8~1_combout  & !\data|ALU|Selector8~0_combout )) # (\data|alumux|Mux13~0_combout ))) ) ) ) # ( !\data|ALU|ShiftRight1~7_combout  & ( 
// !\data|ALU|ShiftRight1~8_combout  & ( !\data|ALU|Selector8~3_combout  ) ) )

	.dataa(!\data|alumux|Mux13~0_combout ),
	.datab(!\data|ALU|Selector8~1_combout ),
	.datac(!\data|ALU|Selector8~3_combout ),
	.datad(!\data|ALU|Selector8~0_combout ),
	.datae(!\data|ALU|ShiftRight1~7_combout ),
	.dataf(!\data|ALU|ShiftRight1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector8~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector8~7 .extended_lut = "off";
defparam \data|ALU|Selector8~7 .lut_mask = 64'hF0F0D050E0A0C000;
defparam \data|ALU|Selector8~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N24
stratixiii_lcell_comb \data|ALU|Selector8~5 (
// Equation(s):
// \data|ALU|Selector8~5_combout  = ( \data|ALU|Selector8~7_combout  & ( \data|ALU|Add0~29_sumout  & ( (((\data|ALU|Selector8~6_combout  & !\data|ALU|Selector8~8_combout )) # (\data|ALU|Selector8~4_combout )) # (\data|ALU|Equal0~6_combout ) ) ) ) # ( 
// !\data|ALU|Selector8~7_combout  & ( \data|ALU|Add0~29_sumout  ) ) # ( \data|ALU|Selector8~7_combout  & ( !\data|ALU|Add0~29_sumout  & ( ((\data|ALU|Selector8~6_combout  & !\data|ALU|Selector8~8_combout )) # (\data|ALU|Selector8~4_combout ) ) ) ) # ( 
// !\data|ALU|Selector8~7_combout  & ( !\data|ALU|Add0~29_sumout  ) )

	.dataa(!\data|ALU|Selector8~6_combout ),
	.datab(!\data|ALU|Equal0~6_combout ),
	.datac(!\data|ALU|Selector8~8_combout ),
	.datad(!\data|ALU|Selector8~4_combout ),
	.datae(!\data|ALU|Selector8~7_combout ),
	.dataf(!\data|ALU|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector8~5 .extended_lut = "off";
defparam \data|ALU|Selector8~5 .lut_mask = 64'hFFFF50FFFFFF73FF;
defparam \data|ALU|Selector8~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X17_Y51_N94
stratixiii_io_ibuf \mem_rdata[7]~input (
	.i(mem_rdata[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[7]~input_o ));
// synopsys translate_off
defparam \mem_rdata[7]~input .bus_hold = "false";
defparam \mem_rdata[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y32_N25
dffeas \data|mdr|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|ALU|Selector8~5_combout ),
	.asdata(\mem_rdata[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|WideOr2~1_combout ),
	.ena(\Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mdr|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mdr|data[7] .is_wysiwyg = "true";
defparam \data|mdr|data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y29_N37
dffeas \data|IR|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|mdr|data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|IR|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data|IR|data[7] .is_wysiwyg = "true";
defparam \data|IR|data[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N28
stratixiii_lcell_comb \data|storemux|f[1]~1 (
// Equation(s):
// \data|storemux|f[1]~1_combout  = ( \Control|state.s_stb1~q  & ( \data|IR|data [10] ) ) # ( !\Control|state.s_stb1~q  & ( (!\Control|state.s_sti3~q  & ((!\Control|state.str1~q  & ((\data|IR|data [7]))) # (\Control|state.str1~q  & (\data|IR|data [10])))) # 
// (\Control|state.s_sti3~q  & (((\data|IR|data [10])))) ) )

	.dataa(!\Control|state.s_sti3~q ),
	.datab(!\Control|state.str1~q ),
	.datac(!\data|IR|data [10]),
	.datad(!\data|IR|data [7]),
	.datae(gnd),
	.dataf(!\Control|state.s_stb1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|storemux|f[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|storemux|f[1]~1 .extended_lut = "off";
defparam \data|storemux|f[1]~1 .lut_mask = 64'h078F078F0F0F0F0F;
defparam \data|storemux|f[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N36
stratixiii_lcell_comb \data|regfile|data~272 (
// Equation(s):
// \data|regfile|data~272_combout  = ( !\data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[0]~2_combout  & (((\data|regfile|data~3_q  & ((!\data|storemux|f[2]~0_combout )))))) # (\data|storemux|f[0]~2_combout  & ((((\data|storemux|f[2]~0_combout ) # 
// (\data|regfile|data~19_q ))))) ) ) # ( \data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[0]~2_combout  & (((\data|regfile|data~35_q  & ((!\data|storemux|f[2]~0_combout )))))) # (\data|storemux|f[0]~2_combout  & ((((\data|storemux|f[2]~0_combout ))) # 
// (\data|regfile|data~51_q ))) ) )

	.dataa(!\data|storemux|f[0]~2_combout ),
	.datab(!\data|regfile|data~51_q ),
	.datac(!\data|regfile|data~35_q ),
	.datad(!\data|regfile|data~19_q ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[2]~0_combout ),
	.datag(!\data|regfile|data~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~272 .extended_lut = "on";
defparam \data|regfile|data~272 .lut_mask = 64'h0A5F1B1B55555555;
defparam \data|regfile|data~272 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y33_N24
stratixiii_lcell_comb \data|regfile|data~276 (
// Equation(s):
// \data|regfile|data~276_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|regfile|data~272_combout  & (((\data|regfile|data~67_q  & \data|storemux|f[2]~0_combout )))) # (\data|regfile|data~272_combout  & (((!\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~83_q )))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|regfile|data~272_combout  & (((\data|regfile|data~99_q  & \data|storemux|f[2]~0_combout )))) # (\data|regfile|data~272_combout  & (((!\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~115_q )))) ) )

	.dataa(!\data|regfile|data~115_q ),
	.datab(!\data|regfile|data~83_q ),
	.datac(!\data|regfile|data~99_q ),
	.datad(!\data|regfile|data~272_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[2]~0_combout ),
	.datag(!\data|regfile|data~67_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~276 .extended_lut = "on";
defparam \data|regfile|data~276 .lut_mask = 64'h00FF00FF0F330F55;
defparam \data|regfile|data~276 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N22
stratixiii_lcell_comb \data|ALU|Selector12~4 (
// Equation(s):
// \data|ALU|Selector12~4_combout  = ( \data|regfile|data~276_combout  & ( (!\Control|Selector1~1_combout  & (!\Control|state.shf~q  & ((!\Control|Selector0~0_combout ) # (\data|alumux|Mux12~0_combout )))) ) ) # ( !\data|regfile|data~276_combout  & ( 
// (\Control|Selector1~1_combout  & (!\Control|state.shf~q  & !\Control|Selector0~0_combout )) ) )

	.dataa(!\Control|Selector1~1_combout ),
	.datab(!\Control|state.shf~q ),
	.datac(!\Control|Selector0~0_combout ),
	.datad(!\data|alumux|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\data|regfile|data~276_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector12~4 .extended_lut = "off";
defparam \data|ALU|Selector12~4 .lut_mask = 64'h4040404080888088;
defparam \data|ALU|Selector12~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N4
stratixiii_lcell_comb \data|ALU|Selector12~5 (
// Equation(s):
// \data|ALU|Selector12~5_combout  = ( \data|ALU|Selector12~3_combout  & ( (!\data|ALU|Selector12~4_combout  & (((!\data|ALU|ShiftLeft0~6_combout ) # (!\data|ALU|Equal0~2_combout )) # (\data|ALU|ShiftLeft0~4_combout ))) ) ) # ( 
// !\data|ALU|Selector12~3_combout  & ( !\data|ALU|Selector12~4_combout  ) )

	.dataa(!\data|ALU|ShiftLeft0~4_combout ),
	.datab(!\data|ALU|ShiftLeft0~6_combout ),
	.datac(!\data|ALU|Selector12~4_combout ),
	.datad(!\data|ALU|Equal0~2_combout ),
	.datae(gnd),
	.dataf(!\data|ALU|Selector12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector12~5 .extended_lut = "off";
defparam \data|ALU|Selector12~5 .lut_mask = 64'hF0F0F0F0F0D0F0D0;
defparam \data|ALU|Selector12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N22
stratixiii_lcell_comb \data|ALU|Selector10~0 (
// Equation(s):
// \data|ALU|Selector10~0_combout  = (\data|alumux|Mux13~0_combout  & \data|alumux|Mux12~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|alumux|Mux13~0_combout ),
	.datad(!\data|alumux|Mux12~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector10~0 .extended_lut = "off";
defparam \data|ALU|Selector10~0 .lut_mask = 64'h000F000F000F000F;
defparam \data|ALU|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N38
stratixiii_lcell_comb \data|ALU|Selector12~2 (
// Equation(s):
// \data|ALU|Selector12~2_combout  = ( \data|ALU|Selector10~0_combout  & ( \data|ALU|ShiftLeft0~5_combout  & ( (\data|regfile|data~148_combout  & \data|ALU|Equal0~0_combout ) ) ) ) # ( !\data|ALU|Selector10~0_combout  & ( \data|ALU|ShiftLeft0~5_combout  & ( 
// (\data|regfile|data~148_combout  & (\data|ALU|Equal0~0_combout  & \data|ALU|ShiftLeft0~4_combout )) ) ) ) # ( \data|ALU|Selector10~0_combout  & ( !\data|ALU|ShiftLeft0~5_combout  & ( (\data|regfile|data~148_combout  & (((\data|ALU|Equal0~1_combout  & 
// !\data|ALU|ShiftLeft0~4_combout )) # (\data|ALU|Equal0~0_combout ))) ) ) ) # ( !\data|ALU|Selector10~0_combout  & ( !\data|ALU|ShiftLeft0~5_combout  & ( (\data|regfile|data~148_combout  & (\data|ALU|Equal0~0_combout  & \data|ALU|ShiftLeft0~4_combout )) ) 
// ) )

	.dataa(!\data|regfile|data~148_combout ),
	.datab(!\data|ALU|Equal0~1_combout ),
	.datac(!\data|ALU|Equal0~0_combout ),
	.datad(!\data|ALU|ShiftLeft0~4_combout ),
	.datae(!\data|ALU|Selector10~0_combout ),
	.dataf(!\data|ALU|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector12~2 .extended_lut = "off";
defparam \data|ALU|Selector12~2 .lut_mask = 64'h0005150500050505;
defparam \data|ALU|Selector12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y33_N16
stratixiii_lcell_comb \data|ALU|Selector12~0 (
// Equation(s):
// \data|ALU|Selector12~0_combout  = ( \data|regfile|data~244_combout  & ( \data|alumux|Mux14~0_combout  & ( (!\data|alumux|Mux15~0_combout ) # (\data|regfile|data~252_combout ) ) ) ) # ( !\data|regfile|data~244_combout  & ( \data|alumux|Mux14~0_combout  & ( 
// (\data|alumux|Mux15~0_combout  & \data|regfile|data~252_combout ) ) ) ) # ( \data|regfile|data~244_combout  & ( !\data|alumux|Mux14~0_combout  & ( (!\data|alumux|Mux15~0_combout  & ((\data|regfile|data~276_combout ))) # (\data|alumux|Mux15~0_combout  & 
// (\data|regfile|data~260_combout )) ) ) ) # ( !\data|regfile|data~244_combout  & ( !\data|alumux|Mux14~0_combout  & ( (!\data|alumux|Mux15~0_combout  & ((\data|regfile|data~276_combout ))) # (\data|alumux|Mux15~0_combout  & (\data|regfile|data~260_combout 
// )) ) ) )

	.dataa(!\data|regfile|data~260_combout ),
	.datab(!\data|regfile|data~276_combout ),
	.datac(!\data|alumux|Mux15~0_combout ),
	.datad(!\data|regfile|data~252_combout ),
	.datae(!\data|regfile|data~244_combout ),
	.dataf(!\data|alumux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector12~0 .extended_lut = "off";
defparam \data|ALU|Selector12~0 .lut_mask = 64'h35353535000FF0FF;
defparam \data|ALU|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N34
stratixiii_lcell_comb \data|ALU|Selector12~1 (
// Equation(s):
// \data|ALU|Selector12~1_combout  = ( \data|alumux|Mux12~0_combout  & ( (!\data|alumux|Mux13~0_combout  & \data|ALU|ShiftRight1~8_combout ) ) ) # ( !\data|alumux|Mux12~0_combout  & ( (!\data|alumux|Mux13~0_combout  & ((\data|ALU|Selector12~0_combout ))) # 
// (\data|alumux|Mux13~0_combout  & (\data|ALU|ShiftRight1~7_combout )) ) )

	.dataa(!\data|alumux|Mux13~0_combout ),
	.datab(!\data|ALU|ShiftRight1~7_combout ),
	.datac(!\data|ALU|ShiftRight1~8_combout ),
	.datad(!\data|ALU|Selector12~0_combout ),
	.datae(gnd),
	.dataf(!\data|alumux|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector12~1 .extended_lut = "off";
defparam \data|ALU|Selector12~1 .lut_mask = 64'h11BB11BB0A0A0A0A;
defparam \data|ALU|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N0
stratixiii_lcell_comb \data|ALU|Selector12~6 (
// Equation(s):
// \data|ALU|Selector12~6_combout  = ( \data|ALU|Selector12~1_combout  & ( \data|ALU|Add0~13_sumout  & ( (!\data|ALU|Selector12~5_combout ) # (((\data|ALU|Selector15~1_combout ) # (\data|ALU|Selector12~2_combout )) # (\data|ALU|Equal0~6_combout )) ) ) ) # ( 
// !\data|ALU|Selector12~1_combout  & ( \data|ALU|Add0~13_sumout  & ( (!\data|ALU|Selector12~5_combout ) # ((\data|ALU|Selector12~2_combout ) # (\data|ALU|Equal0~6_combout )) ) ) ) # ( \data|ALU|Selector12~1_combout  & ( !\data|ALU|Add0~13_sumout  & ( 
// (!\data|ALU|Selector12~5_combout ) # ((\data|ALU|Selector15~1_combout ) # (\data|ALU|Selector12~2_combout )) ) ) ) # ( !\data|ALU|Selector12~1_combout  & ( !\data|ALU|Add0~13_sumout  & ( (!\data|ALU|Selector12~5_combout ) # (\data|ALU|Selector12~2_combout 
// ) ) ) )

	.dataa(!\data|ALU|Selector12~5_combout ),
	.datab(!\data|ALU|Equal0~6_combout ),
	.datac(!\data|ALU|Selector12~2_combout ),
	.datad(!\data|ALU|Selector15~1_combout ),
	.datae(!\data|ALU|Selector12~1_combout ),
	.dataf(!\data|ALU|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector12~6 .extended_lut = "off";
defparam \data|ALU|Selector12~6 .lut_mask = 64'hAFAFAFFFBFBFBFFF;
defparam \data|ALU|Selector12~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y34_N1
stratixiii_io_ibuf \mem_rdata[3]~input (
	.i(mem_rdata[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[3]~input_o ));
// synopsys translate_off
defparam \mem_rdata[3]~input .bus_hold = "false";
defparam \mem_rdata[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y32_N1
dffeas \data|mdr|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|ALU|Selector12~6_combout ),
	.asdata(\mem_rdata[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|WideOr2~1_combout ),
	.ena(\Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mdr|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mdr|data[3] .is_wysiwyg = "true";
defparam \data|mdr|data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y33_N29
dffeas \data|IR|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|mdr|data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|IR|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data|IR|data[3] .is_wysiwyg = "true";
defparam \data|IR|data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N34
stratixiii_lcell_comb \data|regfilemux|Mux9~0 (
// Equation(s):
// \data|regfilemux|Mux9~0_combout  = ( \data|br_adder|Add0~21_sumout  & ( (!\Control|Selector4~1_combout  & ((!\Control|Selector2~0_combout  & (\data|pc|data [6])) # (\Control|Selector2~0_combout  & ((\data|mdr|data [6]))))) # (\Control|Selector4~1_combout  
// & (((\Control|Selector2~0_combout )))) ) ) # ( !\data|br_adder|Add0~21_sumout  & ( (!\Control|Selector4~1_combout  & ((!\Control|Selector2~0_combout  & (\data|pc|data [6])) # (\Control|Selector2~0_combout  & ((\data|mdr|data [6]))))) ) )

	.dataa(!\data|pc|data [6]),
	.datab(!\data|mdr|data [6]),
	.datac(!\Control|Selector4~1_combout ),
	.datad(!\Control|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\data|br_adder|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux9~0 .extended_lut = "off";
defparam \data|regfilemux|Mux9~0 .lut_mask = 64'h50305030503F503F;
defparam \data|regfilemux|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N28
stratixiii_lcell_comb \data|regfilemux|Mux9~1 (
// Equation(s):
// \data|regfilemux|Mux9~1_combout  = ( \data|ALU|Selector9~8_combout  & ( (((\data|regfilemux|Mux6~0_combout  & \data|mdr|data [14])) # (\data|regfilemux|Mux9~0_combout )) # (\data|regfilemux|Mux13~0_combout ) ) ) # ( !\data|ALU|Selector9~8_combout  & ( 
// (!\data|regfilemux|Mux13~0_combout  & (((\data|regfilemux|Mux6~0_combout  & \data|mdr|data [14])) # (\data|regfilemux|Mux9~0_combout ))) ) )

	.dataa(!\data|regfilemux|Mux13~0_combout ),
	.datab(!\data|regfilemux|Mux6~0_combout ),
	.datac(!\data|regfilemux|Mux9~0_combout ),
	.datad(!\data|mdr|data [14]),
	.datae(gnd),
	.dataf(!\data|ALU|Selector9~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux9~1 .extended_lut = "off";
defparam \data|regfilemux|Mux9~1 .lut_mask = 64'h0A2A0A2A5F7F5F7F;
defparam \data|regfilemux|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y31_N21
dffeas \data|regfile|data~118 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~118 .is_wysiwyg = "true";
defparam \data|regfile|data~118 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N12
stratixiii_lcell_comb \data|regfile|data~248 (
// Equation(s):
// \data|regfile|data~248_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[0]~2_combout  & (\data|regfile|data~6_q  & ((!\data|storemux|f[2]~0_combout )))) # (\data|storemux|f[0]~2_combout  & (((\data|storemux|f[2]~0_combout ) # 
// (\data|regfile|data~22_q ))))) ) ) # ( \data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[0]~2_combout  & (((\data|regfile|data~38_q  & ((!\data|storemux|f[2]~0_combout )))))) # (\data|storemux|f[0]~2_combout  & ((((\data|storemux|f[2]~0_combout ))) # 
// (\data|regfile|data~54_q ))) ) )

	.dataa(!\data|regfile|data~54_q ),
	.datab(!\data|storemux|f[0]~2_combout ),
	.datac(!\data|regfile|data~38_q ),
	.datad(!\data|regfile|data~22_q ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[2]~0_combout ),
	.datag(!\data|regfile|data~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~248 .extended_lut = "on";
defparam \data|regfile|data~248 .lut_mask = 64'h0C3F1D1D33333333;
defparam \data|regfile|data~248 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N20
stratixiii_lcell_comb \data|regfile|data~252 (
// Equation(s):
// \data|regfile|data~252_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|regfile|data~248_combout  & (((\data|regfile|data~70_q  & \data|storemux|f[2]~0_combout )))) # (\data|regfile|data~248_combout  & (((!\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~86_q )))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|regfile|data~248_combout  & (((\data|regfile|data~102_q  & \data|storemux|f[2]~0_combout )))) # (\data|regfile|data~248_combout  & (((!\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~118_q )))) ) )

	.dataa(!\data|regfile|data~118_q ),
	.datab(!\data|regfile|data~86_q ),
	.datac(!\data|regfile|data~102_q ),
	.datad(!\data|regfile|data~248_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[2]~0_combout ),
	.datag(!\data|regfile|data~70_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~252 .extended_lut = "on";
defparam \data|regfile|data~252 .lut_mask = 64'h00FF00FF0F330F55;
defparam \data|regfile|data~252 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N38
stratixiii_lcell_comb \data|ALU|Selector9~6 (
// Equation(s):
// \data|ALU|Selector9~6_combout  = ( \data|alumux|Mux5~0_combout  & ( (!\data|ALU|Equal0~4_combout  & ((!\data|ALU|Equal0~3_combout ) # (!\data|IR|data [5]))) ) ) # ( !\data|alumux|Mux5~0_combout  & ( (!\data|ALU|Equal0~4_combout  & 
// ((!\data|ALU|Equal0~3_combout ) # (!\data|alumux|Mux9~0_combout ))) ) )

	.dataa(!\data|ALU|Equal0~3_combout ),
	.datab(!\data|IR|data [5]),
	.datac(!\data|ALU|Equal0~4_combout ),
	.datad(!\data|alumux|Mux9~0_combout ),
	.datae(gnd),
	.dataf(!\data|alumux|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector9~6 .extended_lut = "off";
defparam \data|ALU|Selector9~6 .lut_mask = 64'hF0A0F0A0E0E0E0E0;
defparam \data|ALU|Selector9~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N24
stratixiii_lcell_comb \data|ALU|Selector9~7 (
// Equation(s):
// \data|ALU|Selector9~7_combout  = ( \data|ALU|Selector9~6_combout  & ( (!\data|ALU|Equal0~5_combout  & ((!\data|ALU|Equal0~6_combout ) # ((!\data|ALU|Add0~25_sumout )))) # (\data|ALU|Equal0~5_combout  & (\data|regfile|data~252_combout  & 
// ((!\data|ALU|Equal0~6_combout ) # (!\data|ALU|Add0~25_sumout )))) ) ) # ( !\data|ALU|Selector9~6_combout  & ( (!\data|ALU|Equal0~5_combout  & (!\data|regfile|data~252_combout  & ((!\data|ALU|Equal0~6_combout ) # (!\data|ALU|Add0~25_sumout )))) ) )

	.dataa(!\data|ALU|Equal0~5_combout ),
	.datab(!\data|ALU|Equal0~6_combout ),
	.datac(!\data|regfile|data~252_combout ),
	.datad(!\data|ALU|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\data|ALU|Selector9~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector9~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector9~7 .extended_lut = "off";
defparam \data|ALU|Selector9~7 .lut_mask = 64'hA080A080AF8CAF8C;
defparam \data|ALU|Selector9~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y28_N22
stratixiii_lcell_comb \data|ALU|Selector10~1 (
// Equation(s):
// \data|ALU|Selector10~1_combout  = ( !\data|ALU|ShiftLeft0~4_combout  & ( !\data|alumux|Mux13~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\data|ALU|ShiftLeft0~4_combout ),
	.dataf(!\data|alumux|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector10~1 .extended_lut = "off";
defparam \data|ALU|Selector10~1 .lut_mask = 64'hFFFF000000000000;
defparam \data|ALU|Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N4
stratixiii_lcell_comb \data|ALU|ShiftRight0~6 (
// Equation(s):
// \data|ALU|ShiftRight0~6_combout  = (\data|regfile|data~164_combout  & !\data|ALU|ShiftLeft0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|regfile|data~164_combout ),
	.datad(!\data|ALU|ShiftLeft0~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftRight0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftRight0~6 .extended_lut = "off";
defparam \data|ALU|ShiftRight0~6 .lut_mask = 64'h0F000F000F000F00;
defparam \data|ALU|ShiftRight0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N14
stratixiii_lcell_comb \data|ALU|Selector9~3 (
// Equation(s):
// \data|ALU|Selector9~3_combout  = ( \data|ALU|ShiftRight0~6_combout  & ( \data|ALU|ShiftRight0~4_combout  & ( (!\data|ALU|ShiftLeft0~4_combout  & (\data|alumux|Mux12~0_combout  & ((\data|ALU|Equal0~0_combout ) # (\data|ALU|Equal0~1_combout )))) # 
// (\data|ALU|ShiftLeft0~4_combout  & (((\data|ALU|Equal0~0_combout )) # (\data|ALU|Equal0~1_combout ))) ) ) ) # ( !\data|ALU|ShiftRight0~6_combout  & ( \data|ALU|ShiftRight0~4_combout  & ( (\data|ALU|Equal0~1_combout  & ((\data|alumux|Mux12~0_combout ) # 
// (\data|ALU|ShiftLeft0~4_combout ))) ) ) ) # ( \data|ALU|ShiftRight0~6_combout  & ( !\data|ALU|ShiftRight0~4_combout  & ( (\data|ALU|Equal0~0_combout  & ((\data|alumux|Mux12~0_combout ) # (\data|ALU|ShiftLeft0~4_combout ))) ) ) )

	.dataa(!\data|ALU|ShiftLeft0~4_combout ),
	.datab(!\data|ALU|Equal0~1_combout ),
	.datac(!\data|ALU|Equal0~0_combout ),
	.datad(!\data|alumux|Mux12~0_combout ),
	.datae(!\data|ALU|ShiftRight0~6_combout ),
	.dataf(!\data|ALU|ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector9~3 .extended_lut = "off";
defparam \data|ALU|Selector9~3 .lut_mask = 64'h0000050F1133153F;
defparam \data|ALU|Selector9~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N2
stratixiii_lcell_comb \data|ALU|Selector9~0 (
// Equation(s):
// \data|ALU|Selector9~0_combout  = ( \data|alumux|Mux14~0_combout  & ( (!\data|alumux|Mux15~0_combout  & \data|regfile|data~132_combout ) ) ) # ( !\data|alumux|Mux14~0_combout  & ( (!\data|alumux|Mux15~0_combout  & ((\data|regfile|data~284_combout ))) # 
// (\data|alumux|Mux15~0_combout  & (\data|regfile|data~268_combout )) ) )

	.dataa(!\data|alumux|Mux15~0_combout ),
	.datab(!\data|regfile|data~268_combout ),
	.datac(!\data|regfile|data~284_combout ),
	.datad(!\data|regfile|data~132_combout ),
	.datae(gnd),
	.dataf(!\data|alumux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector9~0 .extended_lut = "off";
defparam \data|ALU|Selector9~0 .lut_mask = 64'h1B1B1B1B00AA00AA;
defparam \data|ALU|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N18
stratixiii_lcell_comb \data|ALU|Selector9~2 (
// Equation(s):
// \data|ALU|Selector9~2_combout  = ( \data|ALU|ShiftLeft0~16_combout  & ( \data|ALU|Selector9~0_combout  & ( (!\data|alumux|Mux12~0_combout  & (\data|ALU|Equal0~2_combout  & !\data|ALU|ShiftLeft0~4_combout )) ) ) ) # ( !\data|ALU|ShiftLeft0~16_combout  & ( 
// \data|ALU|Selector9~0_combout  & ( (!\data|alumux|Mux12~0_combout  & (\data|alumux|Mux13~0_combout  & (\data|ALU|Equal0~2_combout  & !\data|ALU|ShiftLeft0~4_combout ))) ) ) ) # ( \data|ALU|ShiftLeft0~16_combout  & ( !\data|ALU|Selector9~0_combout  & ( 
// (!\data|alumux|Mux12~0_combout  & (!\data|alumux|Mux13~0_combout  & (\data|ALU|Equal0~2_combout  & !\data|ALU|ShiftLeft0~4_combout ))) ) ) )

	.dataa(!\data|alumux|Mux12~0_combout ),
	.datab(!\data|alumux|Mux13~0_combout ),
	.datac(!\data|ALU|Equal0~2_combout ),
	.datad(!\data|ALU|ShiftLeft0~4_combout ),
	.datae(!\data|ALU|ShiftLeft0~16_combout ),
	.dataf(!\data|ALU|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector9~2 .extended_lut = "off";
defparam \data|ALU|Selector9~2 .lut_mask = 64'h0000080002000A00;
defparam \data|ALU|Selector9~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N10
stratixiii_lcell_comb \data|ALU|Selector9~1 (
// Equation(s):
// \data|ALU|Selector9~1_combout  = ( \data|alumux|Mux13~0_combout  & ( \data|alumux|Mux12~0_combout  & ( (\data|regfile|data~148_combout  & \data|ALU|Equal0~0_combout ) ) ) ) # ( !\data|alumux|Mux13~0_combout  & ( \data|alumux|Mux12~0_combout  & ( 
// (\data|regfile|data~148_combout  & (\data|ALU|Equal0~0_combout  & ((\data|ALU|ShiftLeft0~4_combout ) # (\data|ALU|ShiftLeft0~5_combout )))) ) ) ) # ( \data|alumux|Mux13~0_combout  & ( !\data|alumux|Mux12~0_combout  & ( (\data|regfile|data~148_combout  & 
// (\data|ALU|Equal0~0_combout  & \data|ALU|ShiftLeft0~4_combout )) ) ) ) # ( !\data|alumux|Mux13~0_combout  & ( !\data|alumux|Mux12~0_combout  & ( (\data|regfile|data~148_combout  & (\data|ALU|Equal0~0_combout  & \data|ALU|ShiftLeft0~4_combout )) ) ) )

	.dataa(!\data|regfile|data~148_combout ),
	.datab(!\data|ALU|Equal0~0_combout ),
	.datac(!\data|ALU|ShiftLeft0~5_combout ),
	.datad(!\data|ALU|ShiftLeft0~4_combout ),
	.datae(!\data|alumux|Mux13~0_combout ),
	.dataf(!\data|alumux|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector9~1 .extended_lut = "off";
defparam \data|ALU|Selector9~1 .lut_mask = 64'h0011001101111111;
defparam \data|ALU|Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y33_N2
stratixiii_lcell_comb \data|ALU|ShiftRight1~6 (
// Equation(s):
// \data|ALU|ShiftRight1~6_combout  = ( \data|alumux|Mux15~0_combout  & ( \data|alumux|Mux14~0_combout  & ( \data|regfile|data~188_combout  ) ) ) # ( !\data|alumux|Mux15~0_combout  & ( \data|alumux|Mux14~0_combout  & ( \data|regfile|data~180_combout  ) ) ) # 
// ( \data|alumux|Mux15~0_combout  & ( !\data|alumux|Mux14~0_combout  & ( \data|regfile|data~204_combout  ) ) ) # ( !\data|alumux|Mux15~0_combout  & ( !\data|alumux|Mux14~0_combout  & ( \data|regfile|data~196_combout  ) ) )

	.dataa(!\data|regfile|data~196_combout ),
	.datab(!\data|regfile|data~204_combout ),
	.datac(!\data|regfile|data~188_combout ),
	.datad(!\data|regfile|data~180_combout ),
	.datae(!\data|alumux|Mux15~0_combout ),
	.dataf(!\data|alumux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftRight1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftRight1~6 .extended_lut = "off";
defparam \data|ALU|ShiftRight1~6 .lut_mask = 64'h5555333300FF0F0F;
defparam \data|ALU|ShiftRight1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y33_N8
stratixiii_lcell_comb \data|ALU|Selector9~4 (
// Equation(s):
// \data|ALU|Selector9~4_combout  = ( \data|alumux|Mux15~0_combout  & ( \data|alumux|Mux14~0_combout  & ( \data|regfile|data~220_combout  ) ) ) # ( !\data|alumux|Mux15~0_combout  & ( \data|alumux|Mux14~0_combout  & ( \data|regfile|data~212_combout  ) ) ) # ( 
// \data|alumux|Mux15~0_combout  & ( !\data|alumux|Mux14~0_combout  & ( \data|regfile|data~236_combout  ) ) ) # ( !\data|alumux|Mux15~0_combout  & ( !\data|alumux|Mux14~0_combout  & ( \data|regfile|data~252_combout  ) ) )

	.dataa(!\data|regfile|data~236_combout ),
	.datab(!\data|regfile|data~212_combout ),
	.datac(!\data|regfile|data~220_combout ),
	.datad(!\data|regfile|data~252_combout ),
	.datae(!\data|alumux|Mux15~0_combout ),
	.dataf(!\data|alumux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector9~4 .extended_lut = "off";
defparam \data|ALU|Selector9~4 .lut_mask = 64'h00FF555533330F0F;
defparam \data|ALU|Selector9~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N16
stratixiii_lcell_comb \data|ALU|Selector9~5 (
// Equation(s):
// \data|ALU|Selector9~5_combout  = ( \data|alumux|Mux13~0_combout  & ( \data|ALU|Selector9~4_combout  & ( (!\data|ALU|Selector15~0_combout  & (!\data|ALU|ShiftLeft0~4_combout  & (\data|ALU|ShiftRight1~6_combout  & !\data|alumux|Mux12~0_combout ))) ) ) ) # ( 
// !\data|alumux|Mux13~0_combout  & ( \data|ALU|Selector9~4_combout  & ( (!\data|ALU|Selector15~0_combout  & (!\data|ALU|ShiftLeft0~4_combout  & !\data|alumux|Mux12~0_combout )) ) ) ) # ( \data|alumux|Mux13~0_combout  & ( !\data|ALU|Selector9~4_combout  & ( 
// (!\data|ALU|Selector15~0_combout  & (!\data|ALU|ShiftLeft0~4_combout  & (\data|ALU|ShiftRight1~6_combout  & !\data|alumux|Mux12~0_combout ))) ) ) )

	.dataa(!\data|ALU|Selector15~0_combout ),
	.datab(!\data|ALU|ShiftLeft0~4_combout ),
	.datac(!\data|ALU|ShiftRight1~6_combout ),
	.datad(!\data|alumux|Mux12~0_combout ),
	.datae(!\data|alumux|Mux13~0_combout ),
	.dataf(!\data|ALU|Selector9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector9~5 .extended_lut = "off";
defparam \data|ALU|Selector9~5 .lut_mask = 64'h0000080088000800;
defparam \data|ALU|Selector9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N4
stratixiii_lcell_comb \data|ALU|Selector9~8 (
// Equation(s):
// \data|ALU|Selector9~8_combout  = ( \data|ALU|Selector9~1_combout  & ( \data|ALU|Selector9~5_combout  ) ) # ( !\data|ALU|Selector9~1_combout  & ( \data|ALU|Selector9~5_combout  ) ) # ( \data|ALU|Selector9~1_combout  & ( !\data|ALU|Selector9~5_combout  ) ) 
// # ( !\data|ALU|Selector9~1_combout  & ( !\data|ALU|Selector9~5_combout  & ( (!\data|ALU|Selector9~7_combout ) # (((\data|ALU|Selector10~1_combout  & \data|ALU|Selector9~3_combout )) # (\data|ALU|Selector9~2_combout )) ) ) )

	.dataa(!\data|ALU|Selector9~7_combout ),
	.datab(!\data|ALU|Selector10~1_combout ),
	.datac(!\data|ALU|Selector9~3_combout ),
	.datad(!\data|ALU|Selector9~2_combout ),
	.datae(!\data|ALU|Selector9~1_combout ),
	.dataf(!\data|ALU|Selector9~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector9~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector9~8 .extended_lut = "off";
defparam \data|ALU|Selector9~8 .lut_mask = 64'hABFFFFFFFFFFFFFF;
defparam \data|ALU|Selector9~8 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N32
stratixiii_io_ibuf \mem_rdata[6]~input (
	.i(mem_rdata[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[6]~input_o ));
// synopsys translate_off
defparam \mem_rdata[6]~input .bus_hold = "false";
defparam \mem_rdata[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y32_N5
dffeas \data|mdr|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|ALU|Selector9~8_combout ),
	.asdata(\mem_rdata[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|WideOr2~1_combout ),
	.ena(\Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mdr|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mdr|data[6] .is_wysiwyg = "true";
defparam \data|mdr|data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y29_N17
dffeas \data|IR|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|mdr|data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|IR|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data|IR|data[6] .is_wysiwyg = "true";
defparam \data|IR|data[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N30
stratixiii_lcell_comb \data|regfilemux|Mux8~0 (
// Equation(s):
// \data|regfilemux|Mux8~0_combout  = ( \data|mdr|data [7] & ( (!\Control|Selector2~0_combout  & (((\data|pc|data [7] & !\Control|Selector4~1_combout )))) # (\Control|Selector2~0_combout  & (((!\Control|Selector4~1_combout )) # (\data|br_adder|Add0~25_sumout 
// ))) ) ) # ( !\data|mdr|data [7] & ( (!\Control|Selector2~0_combout  & (((\data|pc|data [7] & !\Control|Selector4~1_combout )))) # (\Control|Selector2~0_combout  & (\data|br_adder|Add0~25_sumout  & ((\Control|Selector4~1_combout )))) ) )

	.dataa(!\data|br_adder|Add0~25_sumout ),
	.datab(!\Control|Selector2~0_combout ),
	.datac(!\data|pc|data [7]),
	.datad(!\Control|Selector4~1_combout ),
	.datae(gnd),
	.dataf(!\data|mdr|data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux8~0 .extended_lut = "off";
defparam \data|regfilemux|Mux8~0 .lut_mask = 64'h0C110C113F113F11;
defparam \data|regfilemux|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N10
stratixiii_lcell_comb \data|regfilemux|Mux8~1 (
// Equation(s):
// \data|regfilemux|Mux8~1_combout  = ( \data|ALU|Selector8~5_combout  & ( (((\data|mdr|data [15] & \data|regfilemux|Mux6~0_combout )) # (\data|regfilemux|Mux13~0_combout )) # (\data|regfilemux|Mux8~0_combout ) ) ) # ( !\data|ALU|Selector8~5_combout  & ( 
// (!\data|regfilemux|Mux13~0_combout  & (((\data|mdr|data [15] & \data|regfilemux|Mux6~0_combout )) # (\data|regfilemux|Mux8~0_combout ))) ) )

	.dataa(!\data|mdr|data [15]),
	.datab(!\data|regfilemux|Mux6~0_combout ),
	.datac(!\data|regfilemux|Mux8~0_combout ),
	.datad(!\data|regfilemux|Mux13~0_combout ),
	.datae(gnd),
	.dataf(!\data|ALU|Selector8~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux8~1 .extended_lut = "off";
defparam \data|regfilemux|Mux8~1 .lut_mask = 64'h1F001F001FFF1FFF;
defparam \data|regfilemux|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N33
dffeas \data|regfile|data~119 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~119 .is_wysiwyg = "true";
defparam \data|regfile|data~119 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N20
stratixiii_lcell_comb \data|regfile|data~232 (
// Equation(s):
// \data|regfile|data~232_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[0]~2_combout  & (((\data|regfile|data~7_q  & !\data|storemux|f[2]~0_combout )))) # (\data|storemux|f[0]~2_combout  & (((\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~23_q )))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[0]~2_combout  & (((\data|regfile|data~39_q  & !\data|storemux|f[2]~0_combout )))) # (\data|storemux|f[0]~2_combout  & (((\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~55_q )))) ) )

	.dataa(!\data|regfile|data~55_q ),
	.datab(!\data|regfile|data~23_q ),
	.datac(!\data|regfile|data~39_q ),
	.datad(!\data|storemux|f[0]~2_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[2]~0_combout ),
	.datag(!\data|regfile|data~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~232 .extended_lut = "on";
defparam \data|regfile|data~232 .lut_mask = 64'h0F330F5500FF00FF;
defparam \data|regfile|data~232 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N32
stratixiii_lcell_comb \data|regfile|data~236 (
// Equation(s):
// \data|regfile|data~236_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|regfile|data~232_combout  & (((\data|regfile|data~71_q  & \data|storemux|f[2]~0_combout )))) # (\data|regfile|data~232_combout  & (((!\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~87_q )))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|regfile|data~232_combout  & (((\data|regfile|data~103_q  & \data|storemux|f[2]~0_combout )))) # (\data|regfile|data~232_combout  & (((!\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~119_q )))) ) )

	.dataa(!\data|regfile|data~119_q ),
	.datab(!\data|regfile|data~87_q ),
	.datac(!\data|regfile|data~103_q ),
	.datad(!\data|regfile|data~232_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[2]~0_combout ),
	.datag(!\data|regfile|data~71_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~236 .extended_lut = "on";
defparam \data|regfile|data~236 .lut_mask = 64'h00FF00FF0F330F55;
defparam \data|regfile|data~236 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y33_N38
stratixiii_lcell_comb \data|ALU|ShiftLeft0~21 (
// Equation(s):
// \data|ALU|ShiftLeft0~21_combout  = ( \data|regfile|data~220_combout  & ( (!\data|alumux|Mux14~0_combout ) # (\data|regfile|data~236_combout ) ) ) # ( !\data|regfile|data~220_combout  & ( (\data|alumux|Mux14~0_combout  & \data|regfile|data~236_combout ) ) 
// )

	.dataa(gnd),
	.datab(!\data|alumux|Mux14~0_combout ),
	.datac(!\data|regfile|data~236_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfile|data~220_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftLeft0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftLeft0~21 .extended_lut = "off";
defparam \data|ALU|ShiftLeft0~21 .lut_mask = 64'h03030303CFCFCFCF;
defparam \data|ALU|ShiftLeft0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y33_N0
stratixiii_lcell_comb \data|ALU|ShiftLeft0~32 (
// Equation(s):
// \data|ALU|ShiftLeft0~32_combout  = ( !\data|alumux|Mux15~0_combout  & ( ((!\data|alumux|Mux12~0_combout  & (\data|ALU|ShiftLeft0~23_combout )) # (\data|alumux|Mux12~0_combout  & (((\data|ALU|ShiftLeft0~24_combout ))))) ) ) # ( \data|alumux|Mux15~0_combout 
//  & ( (!\data|alumux|Mux12~0_combout  & (\data|ALU|ShiftLeft0~21_combout )) # (\data|alumux|Mux12~0_combout  & (((!\data|alumux|Mux14~0_combout  & (\data|regfile|data~268_combout ))))) ) )

	.dataa(!\data|ALU|ShiftLeft0~21_combout ),
	.datab(!\data|alumux|Mux12~0_combout ),
	.datac(!\data|alumux|Mux14~0_combout ),
	.datad(!\data|regfile|data~268_combout ),
	.datae(!\data|alumux|Mux15~0_combout ),
	.dataf(!\data|ALU|ShiftLeft0~24_combout ),
	.datag(!\data|ALU|ShiftLeft0~23_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftLeft0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftLeft0~32 .extended_lut = "on";
defparam \data|ALU|ShiftLeft0~32 .lut_mask = 64'h0C0C44743F3F4474;
defparam \data|ALU|ShiftLeft0~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N36
stratixiii_lcell_comb \data|ALU|Selector5~3 (
// Equation(s):
// \data|ALU|Selector5~3_combout  = ( \data|ALU|Selector11~4_combout  & ( \data|ALU|ShiftLeft0~16_combout  & ( (!\data|ALU|ShiftLeft0~4_combout  & (((\data|alumux|Mux12~0_combout  & \data|ALU|Selector15~4_combout )) # (\data|ALU|Equal0~2_combout ))) # 
// (\data|ALU|ShiftLeft0~4_combout  & (((\data|ALU|Selector15~4_combout )))) ) ) ) # ( !\data|ALU|Selector11~4_combout  & ( \data|ALU|ShiftLeft0~16_combout  & ( (\data|ALU|Selector15~4_combout  & ((\data|ALU|ShiftLeft0~4_combout ) # 
// (\data|alumux|Mux12~0_combout ))) ) ) ) # ( \data|ALU|Selector11~4_combout  & ( !\data|ALU|ShiftLeft0~16_combout  & ( (\data|ALU|Selector15~4_combout  & ((\data|ALU|ShiftLeft0~4_combout ) # (\data|alumux|Mux12~0_combout ))) ) ) ) # ( 
// !\data|ALU|Selector11~4_combout  & ( !\data|ALU|ShiftLeft0~16_combout  & ( (\data|ALU|Selector15~4_combout  & ((\data|ALU|ShiftLeft0~4_combout ) # (\data|alumux|Mux12~0_combout ))) ) ) )

	.dataa(!\data|alumux|Mux12~0_combout ),
	.datab(!\data|ALU|ShiftLeft0~4_combout ),
	.datac(!\data|ALU|Selector15~4_combout ),
	.datad(!\data|ALU|Equal0~2_combout ),
	.datae(!\data|ALU|Selector11~4_combout ),
	.dataf(!\data|ALU|ShiftLeft0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector5~3 .extended_lut = "off";
defparam \data|ALU|Selector5~3 .lut_mask = 64'h07070707070707CF;
defparam \data|ALU|Selector5~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N32
stratixiii_lcell_comb \data|ALU|Selector5~0 (
// Equation(s):
// \data|ALU|Selector5~0_combout  = ( \data|ALU|ShiftRight0~4_combout  & ( (\data|ALU|ShiftRight1~6_combout ) # (\data|alumux|Mux13~0_combout ) ) ) # ( !\data|ALU|ShiftRight0~4_combout  & ( (!\data|alumux|Mux13~0_combout  & \data|ALU|ShiftRight1~6_combout ) 
// ) )

	.dataa(!\data|alumux|Mux13~0_combout ),
	.datab(gnd),
	.datac(!\data|ALU|ShiftRight1~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|ALU|ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector5~0 .extended_lut = "off";
defparam \data|ALU|Selector5~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \data|ALU|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y33_N30
stratixiii_lcell_comb \data|ALU|ShiftLeft0~0 (
// Equation(s):
// \data|ALU|ShiftLeft0~0_combout  = ( \data|IR|data [5] & ( (!\data|alumux|Mux5~1_combout  & (!\data|alumux|Mux5~0_combout  & ((!\Control|alumux_sel[1]~0_combout ) # (!\data|regfile|data~308_combout )))) ) ) # ( !\data|IR|data [5] & ( 
// ((!\data|alumux|Mux5~1_combout  & ((!\Control|alumux_sel[1]~0_combout ) # (!\data|regfile|data~308_combout )))) # (\data|alumux|Mux5~0_combout ) ) )

	.dataa(!\data|alumux|Mux5~1_combout ),
	.datab(!\data|alumux|Mux5~0_combout ),
	.datac(!\Control|alumux_sel[1]~0_combout ),
	.datad(!\data|regfile|data~308_combout ),
	.datae(gnd),
	.dataf(!\data|IR|data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftLeft0~0 .extended_lut = "off";
defparam \data|ALU|ShiftLeft0~0 .lut_mask = 64'hBBB3BBB388808880;
defparam \data|ALU|ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N20
stratixiii_lcell_comb \data|ALU|Selector5~1 (
// Equation(s):
// \data|ALU|Selector5~1_combout  = ( \data|regfile|data~196_combout  & ( (!\Control|Selector1~1_combout  & (!\Control|state.shf~q  & ((!\data|ALU|ShiftLeft0~0_combout ) # (!\Control|Selector0~0_combout )))) ) ) # ( !\data|regfile|data~196_combout  & ( 
// (\Control|Selector1~1_combout  & (!\Control|state.shf~q  & !\Control|Selector0~0_combout )) ) )

	.dataa(!\Control|Selector1~1_combout ),
	.datab(!\Control|state.shf~q ),
	.datac(!\data|ALU|ShiftLeft0~0_combout ),
	.datad(!\Control|Selector0~0_combout ),
	.datae(gnd),
	.dataf(!\data|regfile|data~196_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector5~1 .extended_lut = "off";
defparam \data|ALU|Selector5~1 .lut_mask = 64'h4400440088808880;
defparam \data|ALU|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N30
stratixiii_lcell_comb \data|ALU|ShiftRight0~3 (
// Equation(s):
// \data|ALU|ShiftRight0~3_combout  = ( \data|ALU|ShiftLeft0~5_combout  & ( (!\data|alumux|Mux13~0_combout  & ((\data|ALU|ShiftRight1~6_combout ))) # (\data|alumux|Mux13~0_combout  & (\data|regfile|data~148_combout )) ) ) # ( !\data|ALU|ShiftLeft0~5_combout  
// & ( (!\data|alumux|Mux13~0_combout  & ((\data|ALU|ShiftRight1~6_combout ))) # (\data|alumux|Mux13~0_combout  & (\data|regfile|data~164_combout )) ) )

	.dataa(!\data|regfile|data~148_combout ),
	.datab(!\data|alumux|Mux13~0_combout ),
	.datac(!\data|regfile|data~164_combout ),
	.datad(!\data|ALU|ShiftRight1~6_combout ),
	.datae(gnd),
	.dataf(!\data|ALU|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftRight0~3 .extended_lut = "off";
defparam \data|ALU|ShiftRight0~3 .lut_mask = 64'h03CF03CF11DD11DD;
defparam \data|ALU|ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N0
stratixiii_lcell_comb \data|ALU|Selector5~4 (
// Equation(s):
// \data|ALU|Selector5~4_combout  = ( \data|ALU|ShiftRight0~3_combout  & ( (!\data|ALU|Selector8~0_combout  & (!\data|ALU|Selector5~1_combout  & ((!\data|ALU|Selector8~1_combout ) # (!\data|ALU|Selector5~0_combout )))) ) ) # ( 
// !\data|ALU|ShiftRight0~3_combout  & ( (!\data|ALU|Selector5~1_combout  & ((!\data|ALU|Selector8~1_combout ) # (!\data|ALU|Selector5~0_combout ))) ) )

	.dataa(!\data|ALU|Selector8~0_combout ),
	.datab(!\data|ALU|Selector8~1_combout ),
	.datac(!\data|ALU|Selector5~0_combout ),
	.datad(!\data|ALU|Selector5~1_combout ),
	.datae(gnd),
	.dataf(!\data|ALU|ShiftRight0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector5~4 .extended_lut = "off";
defparam \data|ALU|Selector5~4 .lut_mask = 64'hFC00FC00A800A800;
defparam \data|ALU|Selector5~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N20
stratixiii_lcell_comb \data|ALU|Selector5~2 (
// Equation(s):
// \data|ALU|Selector5~2_combout  = ( \data|ALU|Selector5~4_combout  & ( \data|ALU|Add0~41_sumout  & ( (((\data|ALU|Selector6~2_combout  & \data|ALU|ShiftLeft0~32_combout )) # (\data|ALU|Selector5~3_combout )) # (\data|ALU|Equal0~6_combout ) ) ) ) # ( 
// !\data|ALU|Selector5~4_combout  & ( \data|ALU|Add0~41_sumout  ) ) # ( \data|ALU|Selector5~4_combout  & ( !\data|ALU|Add0~41_sumout  & ( ((\data|ALU|Selector6~2_combout  & \data|ALU|ShiftLeft0~32_combout )) # (\data|ALU|Selector5~3_combout ) ) ) ) # ( 
// !\data|ALU|Selector5~4_combout  & ( !\data|ALU|Add0~41_sumout  ) )

	.dataa(!\data|ALU|Selector6~2_combout ),
	.datab(!\data|ALU|Equal0~6_combout ),
	.datac(!\data|ALU|ShiftLeft0~32_combout ),
	.datad(!\data|ALU|Selector5~3_combout ),
	.datae(!\data|ALU|Selector5~4_combout ),
	.dataf(!\data|ALU|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector5~2 .extended_lut = "off";
defparam \data|ALU|Selector5~2 .lut_mask = 64'hFFFF05FFFFFF37FF;
defparam \data|ALU|Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X29_Y51_N63
stratixiii_io_ibuf \mem_rdata[10]~input (
	.i(mem_rdata[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[10]~input_o ));
// synopsys translate_off
defparam \mem_rdata[10]~input .bus_hold = "false";
defparam \mem_rdata[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y32_N21
dffeas \data|mdr|data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|ALU|Selector5~2_combout ),
	.asdata(\mem_rdata[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|WideOr2~1_combout ),
	.ena(\Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mdr|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mdr|data[10] .is_wysiwyg = "true";
defparam \data|mdr|data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y29_N33
dffeas \data|IR|data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|mdr|data [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|IR|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \data|IR|data[10] .is_wysiwyg = "true";
defparam \data|IR|data[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N2
stratixiii_lcell_comb \data|regfile|data~385 (
// Equation(s):
// \data|regfile|data~385_combout  = ( \data|regfile|data~384_combout  & ( (\data|IR|data [11] & !\data|IR|data [10]) ) )

	.dataa(!\data|IR|data [11]),
	.datab(gnd),
	.datac(!\data|IR|data [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfile|data~384_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~385_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~385 .extended_lut = "off";
defparam \data|regfile|data~385 .lut_mask = 64'h0000000050505050;
defparam \data|regfile|data~385 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y32_N23
dffeas \data|regfile|data~82 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~82 .is_wysiwyg = "true";
defparam \data|regfile|data~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y32_N31
dffeas \data|regfile|data~98 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfilemux|Mux13~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~98 .is_wysiwyg = "true";
defparam \data|regfile|data~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y32_N5
dffeas \data|regfile|data~50 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~50 .is_wysiwyg = "true";
defparam \data|regfile|data~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y33_N21
dffeas \data|regfile|data~34 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~34 .is_wysiwyg = "true";
defparam \data|regfile|data~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y30_N25
dffeas \data|regfile|data~18 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~18 .is_wysiwyg = "true";
defparam \data|regfile|data~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y30_N33
dffeas \data|regfile|data~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~2 .is_wysiwyg = "true";
defparam \data|regfile|data~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y33_N20
stratixiii_lcell_comb \data|regfile|data~136 (
// Equation(s):
// \data|regfile|data~136_combout  = ( !\data|IR|data [1] & ( ((!\data|IR|data [0] & (\data|regfile|data~2_q  & ((!\data|IR|data [2])))) # (\data|IR|data [0] & (((\data|IR|data [2]) # (\data|regfile|data~18_q ))))) ) ) # ( \data|IR|data [1] & ( 
// (!\data|IR|data [0] & (((\data|regfile|data~34_q  & ((!\data|IR|data [2])))))) # (\data|IR|data [0] & ((((\data|IR|data [2]))) # (\data|regfile|data~50_q ))) ) )

	.dataa(!\data|regfile|data~50_q ),
	.datab(!\data|IR|data [0]),
	.datac(!\data|regfile|data~34_q ),
	.datad(!\data|regfile|data~18_q ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|IR|data [2]),
	.datag(!\data|regfile|data~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~136 .extended_lut = "on";
defparam \data|regfile|data~136 .lut_mask = 64'h0C3F1D1D33333333;
defparam \data|regfile|data~136 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y33_N5
dffeas \data|regfile|data~66 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~66 .is_wysiwyg = "true";
defparam \data|regfile|data~66 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y33_N4
stratixiii_lcell_comb \data|regfile|data~140 (
// Equation(s):
// \data|regfile|data~140_combout  = ( !\data|IR|data [1] & ( ((!\data|IR|data [2] & (((\data|regfile|data~136_combout )))) # (\data|IR|data [2] & ((!\data|regfile|data~136_combout  & ((\data|regfile|data~66_q ))) # (\data|regfile|data~136_combout  & 
// (\data|regfile|data~82_q ))))) ) ) # ( \data|IR|data [1] & ( ((!\data|IR|data [2] & (((\data|regfile|data~136_combout )))) # (\data|IR|data [2] & ((!\data|regfile|data~136_combout  & ((\data|regfile|data~98_q ))) # (\data|regfile|data~136_combout  & 
// (\data|regfile|data~114_q ))))) ) )

	.dataa(!\data|regfile|data~114_q ),
	.datab(!\data|regfile|data~82_q ),
	.datac(!\data|regfile|data~98_q ),
	.datad(!\data|IR|data [2]),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|regfile|data~136_combout ),
	.datag(!\data|regfile|data~66_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~140 .extended_lut = "on";
defparam \data|regfile|data~140 .lut_mask = 64'h000F000FFF33FF55;
defparam \data|regfile|data~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y33_N14
stratixiii_lcell_comb \data|alumux|Mux13~0 (
// Equation(s):
// \data|alumux|Mux13~0_combout  = ( \Control|state.calc_addr1~q  & ( (!\data|alumux|Mux10~0_combout  & (\data|IR|data [2])) # (\data|alumux|Mux10~0_combout  & ((\data|IR|data [1]))) ) ) # ( !\Control|state.calc_addr1~q  & ( (!\data|alumux|Mux10~0_combout  & 
// ((\data|IR|data [2]))) # (\data|alumux|Mux10~0_combout  & (\data|regfile|data~140_combout )) ) )

	.dataa(!\data|regfile|data~140_combout ),
	.datab(!\data|IR|data [2]),
	.datac(!\data|alumux|Mux10~0_combout ),
	.datad(!\data|IR|data [1]),
	.datae(gnd),
	.dataf(!\Control|state.calc_addr1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|alumux|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|alumux|Mux13~0 .extended_lut = "off";
defparam \data|alumux|Mux13~0 .lut_mask = 64'h35353535303F303F;
defparam \data|alumux|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y33_N2
stratixiii_lcell_comb \data|ALU|ShiftLeft0~9 (
// Equation(s):
// \data|ALU|ShiftLeft0~9_combout  = ( \data|regfile|data~244_combout  & ( (!\data|alumux|Mux14~0_combout ) # (\data|regfile|data~236_combout ) ) ) # ( !\data|regfile|data~244_combout  & ( (\data|alumux|Mux14~0_combout  & \data|regfile|data~236_combout ) ) )

	.dataa(!\data|alumux|Mux14~0_combout ),
	.datab(gnd),
	.datac(!\data|regfile|data~236_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfile|data~244_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftLeft0~9 .extended_lut = "off";
defparam \data|ALU|ShiftLeft0~9 .lut_mask = 64'h05050505AFAFAFAF;
defparam \data|ALU|ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y33_N24
stratixiii_lcell_comb \data|ALU|ShiftLeft0~11 (
// Equation(s):
// \data|ALU|ShiftLeft0~11_combout  = (!\data|alumux|Mux14~0_combout  & ((\data|regfile|data~252_combout ))) # (\data|alumux|Mux14~0_combout  & (\data|regfile|data~212_combout ))

	.dataa(!\data|alumux|Mux14~0_combout ),
	.datab(gnd),
	.datac(!\data|regfile|data~212_combout ),
	.datad(!\data|regfile|data~252_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftLeft0~11 .extended_lut = "off";
defparam \data|ALU|ShiftLeft0~11 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \data|ALU|ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y33_N12
stratixiii_lcell_comb \data|ALU|ShiftLeft0~10 (
// Equation(s):
// \data|ALU|ShiftLeft0~10_combout  = ( \data|regfile|data~284_combout  & ( (!\data|alumux|Mux14~0_combout ) # (\data|regfile|data~260_combout ) ) ) # ( !\data|regfile|data~284_combout  & ( (\data|regfile|data~260_combout  & \data|alumux|Mux14~0_combout ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|regfile|data~260_combout ),
	.datad(!\data|alumux|Mux14~0_combout ),
	.datae(gnd),
	.dataf(!\data|regfile|data~284_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftLeft0~10 .extended_lut = "off";
defparam \data|ALU|ShiftLeft0~10 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \data|ALU|ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y33_N0
stratixiii_lcell_comb \data|ALU|ShiftLeft0~8 (
// Equation(s):
// \data|ALU|ShiftLeft0~8_combout  = ( \data|regfile|data~268_combout  & ( (!\data|alumux|Mux14~0_combout ) # (\data|regfile|data~276_combout ) ) ) # ( !\data|regfile|data~268_combout  & ( (\data|alumux|Mux14~0_combout  & \data|regfile|data~276_combout ) ) )

	.dataa(!\data|alumux|Mux14~0_combout ),
	.datab(gnd),
	.datac(!\data|regfile|data~276_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfile|data~268_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftLeft0~8 .extended_lut = "off";
defparam \data|ALU|ShiftLeft0~8 .lut_mask = 64'h05050505AFAFAFAF;
defparam \data|ALU|ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y33_N30
stratixiii_lcell_comb \data|ALU|Selector14~3 (
// Equation(s):
// \data|ALU|Selector14~3_combout  = ( \data|ALU|ShiftLeft0~10_combout  & ( \data|ALU|ShiftLeft0~8_combout  & ( (!\data|alumux|Mux13~0_combout ) # ((!\data|alumux|Mux15~0_combout  & (\data|ALU|ShiftLeft0~9_combout )) # (\data|alumux|Mux15~0_combout  & 
// ((\data|ALU|ShiftLeft0~11_combout )))) ) ) ) # ( !\data|ALU|ShiftLeft0~10_combout  & ( \data|ALU|ShiftLeft0~8_combout  & ( (!\data|alumux|Mux15~0_combout  & ((!\data|alumux|Mux13~0_combout ) # ((\data|ALU|ShiftLeft0~9_combout )))) # 
// (\data|alumux|Mux15~0_combout  & (\data|alumux|Mux13~0_combout  & ((\data|ALU|ShiftLeft0~11_combout )))) ) ) ) # ( \data|ALU|ShiftLeft0~10_combout  & ( !\data|ALU|ShiftLeft0~8_combout  & ( (!\data|alumux|Mux15~0_combout  & (\data|alumux|Mux13~0_combout  & 
// (\data|ALU|ShiftLeft0~9_combout ))) # (\data|alumux|Mux15~0_combout  & ((!\data|alumux|Mux13~0_combout ) # ((\data|ALU|ShiftLeft0~11_combout )))) ) ) ) # ( !\data|ALU|ShiftLeft0~10_combout  & ( !\data|ALU|ShiftLeft0~8_combout  & ( 
// (\data|alumux|Mux13~0_combout  & ((!\data|alumux|Mux15~0_combout  & (\data|ALU|ShiftLeft0~9_combout )) # (\data|alumux|Mux15~0_combout  & ((\data|ALU|ShiftLeft0~11_combout ))))) ) ) )

	.dataa(!\data|alumux|Mux15~0_combout ),
	.datab(!\data|alumux|Mux13~0_combout ),
	.datac(!\data|ALU|ShiftLeft0~9_combout ),
	.datad(!\data|ALU|ShiftLeft0~11_combout ),
	.datae(!\data|ALU|ShiftLeft0~10_combout ),
	.dataf(!\data|ALU|ShiftLeft0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector14~3 .extended_lut = "off";
defparam \data|ALU|Selector14~3 .lut_mask = 64'h021346578A9BCEDF;
defparam \data|ALU|Selector14~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N26
stratixiii_lcell_comb \data|ALU|Selector13~0 (
// Equation(s):
// \data|ALU|Selector13~0_combout  = ( !\data|alumux|Mux12~0_combout  & ( (!\data|ALU|ShiftLeft0~4_combout  & !\data|ALU|Selector15~0_combout ) ) )

	.dataa(!\data|ALU|ShiftLeft0~4_combout ),
	.datab(gnd),
	.datac(!\data|ALU|Selector15~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|alumux|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector13~0 .extended_lut = "off";
defparam \data|ALU|Selector13~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \data|ALU|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N24
stratixiii_lcell_comb \data|ALU|Selector14~2 (
// Equation(s):
// \data|ALU|Selector14~2_combout  = (!\data|ALU|ShiftLeft0~4_combout  & (\data|ALU|Equal0~2_combout  & \data|ALU|ShiftLeft0~6_combout ))

	.dataa(!\data|ALU|ShiftLeft0~4_combout ),
	.datab(!\data|ALU|Equal0~2_combout ),
	.datac(!\data|ALU|ShiftLeft0~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector14~2 .extended_lut = "off";
defparam \data|ALU|Selector14~2 .lut_mask = 64'h0202020202020202;
defparam \data|ALU|Selector14~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N30
stratixiii_lcell_comb \data|ALU|Selector14~4 (
// Equation(s):
// \data|ALU|Selector14~4_combout  = ( \data|alumux|Mux14~0_combout  & ( (!\Control|state.shf~q  & ((!\data|regfile|data~268_combout  & (!\Control|Selector0~0_combout  & \Control|Selector1~1_combout )) # (\data|regfile|data~268_combout  & 
// ((!\Control|Selector1~1_combout ))))) ) ) # ( !\data|alumux|Mux14~0_combout  & ( (!\Control|Selector0~0_combout  & (!\Control|state.shf~q  & (!\data|regfile|data~268_combout  $ (!\Control|Selector1~1_combout )))) ) )

	.dataa(!\Control|Selector0~0_combout ),
	.datab(!\Control|state.shf~q ),
	.datac(!\data|regfile|data~268_combout ),
	.datad(!\Control|Selector1~1_combout ),
	.datae(gnd),
	.dataf(!\data|alumux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector14~4 .extended_lut = "off";
defparam \data|ALU|Selector14~4 .lut_mask = 64'h088008800C800C80;
defparam \data|ALU|Selector14~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N32
stratixiii_lcell_comb \data|ALU|Selector14~5 (
// Equation(s):
// \data|ALU|Selector14~5_combout  = ( \data|ALU|ShiftLeft0~7_combout  & ( (!\data|ALU|Selector14~2_combout  & (!\data|ALU|Selector14~4_combout  & ((!\data|ALU|Selector14~3_combout ) # (!\data|ALU|Selector13~0_combout )))) ) ) # ( 
// !\data|ALU|ShiftLeft0~7_combout  & ( (!\data|ALU|Selector14~4_combout  & ((!\data|ALU|Selector14~3_combout ) # (!\data|ALU|Selector13~0_combout ))) ) )

	.dataa(!\data|ALU|Selector14~3_combout ),
	.datab(!\data|ALU|Selector13~0_combout ),
	.datac(!\data|ALU|Selector14~2_combout ),
	.datad(!\data|ALU|Selector14~4_combout ),
	.datae(gnd),
	.dataf(!\data|ALU|ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector14~5 .extended_lut = "off";
defparam \data|ALU|Selector14~5 .lut_mask = 64'hEE00EE00E000E000;
defparam \data|ALU|Selector14~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N38
stratixiii_lcell_comb \data|ALU|ShiftRight0~1 (
// Equation(s):
// \data|ALU|ShiftRight0~1_combout  = ( \data|ALU|ShiftRight1~5_combout  & ( (!\data|alumux|Mux13~0_combout ) # (\data|ALU|ShiftRight0~0_combout ) ) ) # ( !\data|ALU|ShiftRight1~5_combout  & ( (\data|ALU|ShiftRight0~0_combout  & \data|alumux|Mux13~0_combout 
// ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|ALU|ShiftRight0~0_combout ),
	.datad(!\data|alumux|Mux13~0_combout ),
	.datae(gnd),
	.dataf(!\data|ALU|ShiftRight1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftRight0~1 .extended_lut = "off";
defparam \data|ALU|ShiftRight0~1 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \data|ALU|ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N34
stratixiii_lcell_comb \data|ALU|Selector6~0 (
// Equation(s):
// \data|ALU|Selector6~0_combout  = ( \data|ALU|ShiftRight1~5_combout  & ( (!\data|alumux|Mux13~0_combout ) # (\data|ALU|ShiftRight0~2_combout ) ) ) # ( !\data|ALU|ShiftRight1~5_combout  & ( (\data|alumux|Mux13~0_combout  & \data|ALU|ShiftRight0~2_combout ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|alumux|Mux13~0_combout ),
	.datad(!\data|ALU|ShiftRight0~2_combout ),
	.datae(gnd),
	.dataf(!\data|ALU|ShiftRight1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector6~0 .extended_lut = "off";
defparam \data|ALU|Selector6~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \data|ALU|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N36
stratixiii_lcell_comb \data|ALU|Selector14~1 (
// Equation(s):
// \data|ALU|Selector14~1_combout  = ( \data|ALU|Selector6~0_combout  & ( \data|alumux|Mux12~0_combout  & ( (!\data|ALU|ShiftLeft0~4_combout  & (((\data|ALU|Equal0~0_combout  & \data|ALU|ShiftRight0~1_combout )) # (\data|ALU|Equal0~1_combout ))) ) ) ) # ( 
// !\data|ALU|Selector6~0_combout  & ( \data|alumux|Mux12~0_combout  & ( (\data|ALU|Equal0~0_combout  & (!\data|ALU|ShiftLeft0~4_combout  & \data|ALU|ShiftRight0~1_combout )) ) ) )

	.dataa(!\data|ALU|Equal0~0_combout ),
	.datab(!\data|ALU|Equal0~1_combout ),
	.datac(!\data|ALU|ShiftLeft0~4_combout ),
	.datad(!\data|ALU|ShiftRight0~1_combout ),
	.datae(!\data|ALU|Selector6~0_combout ),
	.dataf(!\data|alumux|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector14~1 .extended_lut = "off";
defparam \data|ALU|Selector14~1 .lut_mask = 64'h0000000000503070;
defparam \data|ALU|Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N10
stratixiii_lcell_comb \data|ALU|Selector14~0 (
// Equation(s):
// \data|ALU|Selector14~0_combout  = ( \data|ALU|Equal0~0_combout  & ( (\data|ALU|ShiftLeft0~4_combout  & \data|regfile|data~148_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|ALU|ShiftLeft0~4_combout ),
	.datad(!\data|regfile|data~148_combout ),
	.datae(gnd),
	.dataf(!\data|ALU|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector14~0 .extended_lut = "off";
defparam \data|ALU|Selector14~0 .lut_mask = 64'h00000000000F000F;
defparam \data|ALU|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N22
stratixiii_lcell_comb \data|ALU|Selector14~6 (
// Equation(s):
// \data|ALU|Selector14~6_combout  = ( \data|ALU|Selector14~0_combout  ) # ( !\data|ALU|Selector14~0_combout  & ( (!\data|ALU|Selector14~5_combout ) # (((\data|ALU|Equal0~6_combout  & \data|ALU|Add0~5_sumout )) # (\data|ALU|Selector14~1_combout )) ) )

	.dataa(!\data|ALU|Selector14~5_combout ),
	.datab(!\data|ALU|Equal0~6_combout ),
	.datac(!\data|ALU|Selector14~1_combout ),
	.datad(!\data|ALU|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\data|ALU|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector14~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector14~6 .extended_lut = "off";
defparam \data|ALU|Selector14~6 .lut_mask = 64'hAFBFAFBFFFFFFFFF;
defparam \data|ALU|Selector14~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y51_N94
stratixiii_io_ibuf \mem_rdata[1]~input (
	.i(mem_rdata[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[1]~input_o ));
// synopsys translate_off
defparam \mem_rdata[1]~input .bus_hold = "false";
defparam \mem_rdata[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y32_N23
dffeas \data|mdr|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|ALU|Selector14~6_combout ),
	.asdata(\mem_rdata[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|WideOr2~1_combout ),
	.ena(\Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mdr|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mdr|data[1] .is_wysiwyg = "true";
defparam \data|mdr|data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y30_N19
dffeas \data|IR|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|mdr|data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|IR|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data|IR|data[1] .is_wysiwyg = "true";
defparam \data|IR|data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N38
stratixiii_lcell_comb \data|regfilemux|Mux13~1 (
// Equation(s):
// \data|regfilemux|Mux13~1_combout  = ( \Control|Selector4~1_combout  & ( (\data|br_adder|Add0~5_sumout  & \Control|Selector2~0_combout ) ) ) # ( !\Control|Selector4~1_combout  & ( (!\Control|Selector2~0_combout  & (\data|pc|data [2])) # 
// (\Control|Selector2~0_combout  & ((\data|mdr|data [2]))) ) )

	.dataa(!\data|br_adder|Add0~5_sumout ),
	.datab(!\data|pc|data [2]),
	.datac(!\data|mdr|data [2]),
	.datad(!\Control|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\Control|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux13~1 .extended_lut = "off";
defparam \data|regfilemux|Mux13~1 .lut_mask = 64'h330F330F00550055;
defparam \data|regfilemux|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N30
stratixiii_lcell_comb \data|regfilemux|Mux13~2 (
// Equation(s):
// \data|regfilemux|Mux13~2_combout  = ( \data|mdr|data [10] & ( (!\data|regfilemux|Mux13~0_combout  & (((\data|regfilemux|Mux13~1_combout )) # (\data|regfilemux|Mux6~0_combout ))) # (\data|regfilemux|Mux13~0_combout  & (((\data|ALU|Selector13~5_combout )))) 
// ) ) # ( !\data|mdr|data [10] & ( (!\data|regfilemux|Mux13~0_combout  & (\data|regfilemux|Mux13~1_combout )) # (\data|regfilemux|Mux13~0_combout  & ((\data|ALU|Selector13~5_combout ))) ) )

	.dataa(!\data|regfilemux|Mux13~0_combout ),
	.datab(!\data|regfilemux|Mux6~0_combout ),
	.datac(!\data|regfilemux|Mux13~1_combout ),
	.datad(!\data|ALU|Selector13~5_combout ),
	.datae(gnd),
	.dataf(!\data|mdr|data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux13~2 .extended_lut = "off";
defparam \data|regfilemux|Mux13~2 .lut_mask = 64'h0A5F0A5F2A7F2A7F;
defparam \data|regfilemux|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y33_N9
dffeas \data|regfile|data~114 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~114 .is_wysiwyg = "true";
defparam \data|regfile|data~114 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N32
stratixiii_lcell_comb \data|regfile|data~280 (
// Equation(s):
// \data|regfile|data~280_combout  = ( !\data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[0]~2_combout  & (((\data|regfile|data~2_q  & ((!\data|storemux|f[2]~0_combout )))))) # (\data|storemux|f[0]~2_combout  & ((((\data|storemux|f[2]~0_combout ))) # 
// (\data|regfile|data~18_q ))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[0]~2_combout  & (\data|regfile|data~34_q  & ((!\data|storemux|f[2]~0_combout )))) # (\data|storemux|f[0]~2_combout  & (((\data|storemux|f[2]~0_combout ) # 
// (\data|regfile|data~50_q ))))) ) )

	.dataa(!\data|regfile|data~18_q ),
	.datab(!\data|storemux|f[0]~2_combout ),
	.datac(!\data|regfile|data~34_q ),
	.datad(!\data|regfile|data~50_q ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[2]~0_combout ),
	.datag(!\data|regfile|data~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~280 .extended_lut = "on";
defparam \data|regfile|data~280 .lut_mask = 64'h1D1D0C3F33333333;
defparam \data|regfile|data~280 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y33_N8
stratixiii_lcell_comb \data|regfile|data~284 (
// Equation(s):
// \data|regfile|data~284_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[2]~0_combout  & (((\data|regfile|data~280_combout )))) # (\data|storemux|f[2]~0_combout  & ((!\data|regfile|data~280_combout  & ((\data|regfile|data~66_q ))) # 
// (\data|regfile|data~280_combout  & (\data|regfile|data~82_q ))))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[2]~0_combout  & (((\data|regfile|data~280_combout )))) # (\data|storemux|f[2]~0_combout  & ((!\data|regfile|data~280_combout  
// & ((\data|regfile|data~98_q ))) # (\data|regfile|data~280_combout  & (\data|regfile|data~114_q ))))) ) )

	.dataa(!\data|regfile|data~114_q ),
	.datab(!\data|regfile|data~82_q ),
	.datac(!\data|regfile|data~98_q ),
	.datad(!\data|storemux|f[2]~0_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|regfile|data~280_combout ),
	.datag(!\data|regfile|data~66_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~284 .extended_lut = "on";
defparam \data|regfile|data~284 .lut_mask = 64'h000F000FFF33FF55;
defparam \data|regfile|data~284 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N22
stratixiii_lcell_comb \data|pcmux|Mux13~0 (
// Equation(s):
// \data|pcmux|Mux13~0_combout  = ( \data|IR|data [1] & ( \data|br_adder|Add0~5_sumout  & ( ((!\data|pc|data[8]~0_combout  & (\data|regfile|data~284_combout )) # (\data|pc|data[8]~0_combout  & ((\data|jsr_adder|Add0~5_sumout )))) # 
// (\Control|WideOr1~0_combout ) ) ) ) # ( !\data|IR|data [1] & ( \data|br_adder|Add0~5_sumout  & ( (!\Control|WideOr1~0_combout  & ((!\data|pc|data[8]~0_combout  & (\data|regfile|data~284_combout )) # (\data|pc|data[8]~0_combout  & 
// ((\data|jsr_adder|Add0~5_sumout ))))) # (\Control|WideOr1~0_combout  & (((\data|pc|data[8]~0_combout )))) ) ) ) # ( \data|IR|data [1] & ( !\data|br_adder|Add0~5_sumout  & ( (!\Control|WideOr1~0_combout  & ((!\data|pc|data[8]~0_combout  & 
// (\data|regfile|data~284_combout )) # (\data|pc|data[8]~0_combout  & ((\data|jsr_adder|Add0~5_sumout ))))) # (\Control|WideOr1~0_combout  & (((!\data|pc|data[8]~0_combout )))) ) ) ) # ( !\data|IR|data [1] & ( !\data|br_adder|Add0~5_sumout  & ( 
// (!\Control|WideOr1~0_combout  & ((!\data|pc|data[8]~0_combout  & (\data|regfile|data~284_combout )) # (\data|pc|data[8]~0_combout  & ((\data|jsr_adder|Add0~5_sumout ))))) ) ) )

	.dataa(!\Control|WideOr1~0_combout ),
	.datab(!\data|regfile|data~284_combout ),
	.datac(!\data|pc|data[8]~0_combout ),
	.datad(!\data|jsr_adder|Add0~5_sumout ),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|br_adder|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|pcmux|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|pcmux|Mux13~0 .extended_lut = "off";
defparam \data|pcmux|Mux13~0 .lut_mask = 64'h202A707A252F757F;
defparam \data|pcmux|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N3
dffeas \data|pc|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|pc_plus2|Add0~5_sumout ),
	.asdata(\data|pcmux|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data|pc|data[8]~1_combout ),
	.ena(\Control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|pc|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data|pc|data[2] .is_wysiwyg = "true";
defparam \data|pc|data[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N4
stratixiii_lcell_comb \data|pc_plus2|Add0~9 (
// Equation(s):
// \data|pc_plus2|Add0~9_sumout  = SUM(( \data|pc|data [3] ) + ( GND ) + ( \data|pc_plus2|Add0~6  ))
// \data|pc_plus2|Add0~10  = CARRY(( \data|pc|data [3] ) + ( GND ) + ( \data|pc_plus2|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|pc|data [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|pc_plus2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|pc_plus2|Add0~9_sumout ),
	.cout(\data|pc_plus2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \data|pc_plus2|Add0~9 .extended_lut = "off";
defparam \data|pc_plus2|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|pc_plus2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N4
stratixiii_lcell_comb \data|pcmux|Mux12~0 (
// Equation(s):
// \data|pcmux|Mux12~0_combout  = ( \data|IR|data [2] & ( \data|br_adder|Add0~9_sumout  & ( ((!\data|pc|data[8]~0_combout  & ((\data|regfile|data~276_combout ))) # (\data|pc|data[8]~0_combout  & (\data|jsr_adder|Add0~9_sumout ))) # 
// (\Control|WideOr1~0_combout ) ) ) ) # ( !\data|IR|data [2] & ( \data|br_adder|Add0~9_sumout  & ( (!\Control|WideOr1~0_combout  & ((!\data|pc|data[8]~0_combout  & ((\data|regfile|data~276_combout ))) # (\data|pc|data[8]~0_combout  & 
// (\data|jsr_adder|Add0~9_sumout )))) # (\Control|WideOr1~0_combout  & (\data|pc|data[8]~0_combout )) ) ) ) # ( \data|IR|data [2] & ( !\data|br_adder|Add0~9_sumout  & ( (!\Control|WideOr1~0_combout  & ((!\data|pc|data[8]~0_combout  & 
// ((\data|regfile|data~276_combout ))) # (\data|pc|data[8]~0_combout  & (\data|jsr_adder|Add0~9_sumout )))) # (\Control|WideOr1~0_combout  & (!\data|pc|data[8]~0_combout )) ) ) ) # ( !\data|IR|data [2] & ( !\data|br_adder|Add0~9_sumout  & ( 
// (!\Control|WideOr1~0_combout  & ((!\data|pc|data[8]~0_combout  & ((\data|regfile|data~276_combout ))) # (\data|pc|data[8]~0_combout  & (\data|jsr_adder|Add0~9_sumout )))) ) ) )

	.dataa(!\Control|WideOr1~0_combout ),
	.datab(!\data|pc|data[8]~0_combout ),
	.datac(!\data|jsr_adder|Add0~9_sumout ),
	.datad(!\data|regfile|data~276_combout ),
	.datae(!\data|IR|data [2]),
	.dataf(!\data|br_adder|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|pcmux|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|pcmux|Mux12~0 .extended_lut = "off";
defparam \data|pcmux|Mux12~0 .lut_mask = 64'h028A46CE139B57DF;
defparam \data|pcmux|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N5
dffeas \data|pc|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|pc_plus2|Add0~9_sumout ),
	.asdata(\data|pcmux|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data|pc|data[8]~1_combout ),
	.ena(\Control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|pc|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data|pc|data[3] .is_wysiwyg = "true";
defparam \data|pc|data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N6
stratixiii_lcell_comb \data|pc_plus2|Add0~13 (
// Equation(s):
// \data|pc_plus2|Add0~13_sumout  = SUM(( \data|pc|data [4] ) + ( GND ) + ( \data|pc_plus2|Add0~10  ))
// \data|pc_plus2|Add0~14  = CARRY(( \data|pc|data [4] ) + ( GND ) + ( \data|pc_plus2|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|pc|data [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|pc_plus2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|pc_plus2|Add0~13_sumout ),
	.cout(\data|pc_plus2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \data|pc_plus2|Add0~13 .extended_lut = "off";
defparam \data|pc_plus2|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|pc_plus2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N10
stratixiii_lcell_comb \data|pcmux|Mux11~0 (
// Equation(s):
// \data|pcmux|Mux11~0_combout  = ( \data|br_adder|Add0~13_sumout  & ( \data|IR|data [3] & ( ((!\data|pc|data[8]~0_combout  & ((\data|regfile|data~260_combout ))) # (\data|pc|data[8]~0_combout  & (\data|jsr_adder|Add0~13_sumout ))) # 
// (\Control|WideOr1~0_combout ) ) ) ) # ( !\data|br_adder|Add0~13_sumout  & ( \data|IR|data [3] & ( (!\Control|WideOr1~0_combout  & ((!\data|pc|data[8]~0_combout  & ((\data|regfile|data~260_combout ))) # (\data|pc|data[8]~0_combout  & 
// (\data|jsr_adder|Add0~13_sumout )))) # (\Control|WideOr1~0_combout  & (!\data|pc|data[8]~0_combout )) ) ) ) # ( \data|br_adder|Add0~13_sumout  & ( !\data|IR|data [3] & ( (!\Control|WideOr1~0_combout  & ((!\data|pc|data[8]~0_combout  & 
// ((\data|regfile|data~260_combout ))) # (\data|pc|data[8]~0_combout  & (\data|jsr_adder|Add0~13_sumout )))) # (\Control|WideOr1~0_combout  & (\data|pc|data[8]~0_combout )) ) ) ) # ( !\data|br_adder|Add0~13_sumout  & ( !\data|IR|data [3] & ( 
// (!\Control|WideOr1~0_combout  & ((!\data|pc|data[8]~0_combout  & ((\data|regfile|data~260_combout ))) # (\data|pc|data[8]~0_combout  & (\data|jsr_adder|Add0~13_sumout )))) ) ) )

	.dataa(!\Control|WideOr1~0_combout ),
	.datab(!\data|pc|data[8]~0_combout ),
	.datac(!\data|jsr_adder|Add0~13_sumout ),
	.datad(!\data|regfile|data~260_combout ),
	.datae(!\data|br_adder|Add0~13_sumout ),
	.dataf(!\data|IR|data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|pcmux|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|pcmux|Mux11~0 .extended_lut = "off";
defparam \data|pcmux|Mux11~0 .lut_mask = 64'h028A139B46CE57DF;
defparam \data|pcmux|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N7
dffeas \data|pc|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|pc_plus2|Add0~13_sumout ),
	.asdata(\data|pcmux|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data|pc|data[8]~1_combout ),
	.ena(\Control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|pc|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data|pc|data[4] .is_wysiwyg = "true";
defparam \data|pc|data[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N8
stratixiii_lcell_comb \data|pc_plus2|Add0~17 (
// Equation(s):
// \data|pc_plus2|Add0~17_sumout  = SUM(( \data|pc|data [5] ) + ( GND ) + ( \data|pc_plus2|Add0~14  ))
// \data|pc_plus2|Add0~18  = CARRY(( \data|pc|data [5] ) + ( GND ) + ( \data|pc_plus2|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|pc|data [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|pc_plus2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|pc_plus2|Add0~17_sumout ),
	.cout(\data|pc_plus2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \data|pc_plus2|Add0~17 .extended_lut = "off";
defparam \data|pc_plus2|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|pc_plus2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N14
stratixiii_lcell_comb \data|pcmux|Mux10~0 (
// Equation(s):
// \data|pcmux|Mux10~0_combout  = ( \data|regfile|data~244_combout  & ( \data|IR|data [4] & ( (!\data|pc|data[8]~0_combout ) # ((!\Control|WideOr1~0_combout  & ((\data|jsr_adder|Add0~17_sumout ))) # (\Control|WideOr1~0_combout  & 
// (\data|br_adder|Add0~17_sumout ))) ) ) ) # ( !\data|regfile|data~244_combout  & ( \data|IR|data [4] & ( (!\data|pc|data[8]~0_combout  & (((\Control|WideOr1~0_combout )))) # (\data|pc|data[8]~0_combout  & ((!\Control|WideOr1~0_combout  & 
// ((\data|jsr_adder|Add0~17_sumout ))) # (\Control|WideOr1~0_combout  & (\data|br_adder|Add0~17_sumout )))) ) ) ) # ( \data|regfile|data~244_combout  & ( !\data|IR|data [4] & ( (!\data|pc|data[8]~0_combout  & (((!\Control|WideOr1~0_combout )))) # 
// (\data|pc|data[8]~0_combout  & ((!\Control|WideOr1~0_combout  & ((\data|jsr_adder|Add0~17_sumout ))) # (\Control|WideOr1~0_combout  & (\data|br_adder|Add0~17_sumout )))) ) ) ) # ( !\data|regfile|data~244_combout  & ( !\data|IR|data [4] & ( 
// (\data|pc|data[8]~0_combout  & ((!\Control|WideOr1~0_combout  & ((\data|jsr_adder|Add0~17_sumout ))) # (\Control|WideOr1~0_combout  & (\data|br_adder|Add0~17_sumout )))) ) ) )

	.dataa(!\data|br_adder|Add0~17_sumout ),
	.datab(!\data|jsr_adder|Add0~17_sumout ),
	.datac(!\data|pc|data[8]~0_combout ),
	.datad(!\Control|WideOr1~0_combout ),
	.datae(!\data|regfile|data~244_combout ),
	.dataf(!\data|IR|data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|pcmux|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|pcmux|Mux10~0 .extended_lut = "off";
defparam \data|pcmux|Mux10~0 .lut_mask = 64'h0305F30503F5F3F5;
defparam \data|pcmux|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N9
dffeas \data|pc|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|pc_plus2|Add0~17_sumout ),
	.asdata(\data|pcmux|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data|pc|data[8]~1_combout ),
	.ena(\Control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|pc|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data|pc|data[5] .is_wysiwyg = "true";
defparam \data|pc|data[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N10
stratixiii_lcell_comb \data|pc_plus2|Add0~21 (
// Equation(s):
// \data|pc_plus2|Add0~21_sumout  = SUM(( \data|pc|data [6] ) + ( GND ) + ( \data|pc_plus2|Add0~18  ))
// \data|pc_plus2|Add0~22  = CARRY(( \data|pc|data [6] ) + ( GND ) + ( \data|pc_plus2|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|pc|data [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|pc_plus2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|pc_plus2|Add0~21_sumout ),
	.cout(\data|pc_plus2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \data|pc_plus2|Add0~21 .extended_lut = "off";
defparam \data|pc_plus2|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|pc_plus2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N36
stratixiii_lcell_comb \data|pcmux|Mux9~0 (
// Equation(s):
// \data|pcmux|Mux9~0_combout  = ( \Control|WideOr1~0_combout  & ( \data|IR|data [5] & ( (!\data|pc|data[8]~0_combout ) # (\data|br_adder|Add0~21_sumout ) ) ) ) # ( !\Control|WideOr1~0_combout  & ( \data|IR|data [5] & ( (!\data|pc|data[8]~0_combout  & 
// (\data|regfile|data~252_combout )) # (\data|pc|data[8]~0_combout  & ((\data|jsr_adder|Add0~21_sumout ))) ) ) ) # ( \Control|WideOr1~0_combout  & ( !\data|IR|data [5] & ( (\data|br_adder|Add0~21_sumout  & \data|pc|data[8]~0_combout ) ) ) ) # ( 
// !\Control|WideOr1~0_combout  & ( !\data|IR|data [5] & ( (!\data|pc|data[8]~0_combout  & (\data|regfile|data~252_combout )) # (\data|pc|data[8]~0_combout  & ((\data|jsr_adder|Add0~21_sumout ))) ) ) )

	.dataa(!\data|regfile|data~252_combout ),
	.datab(!\data|jsr_adder|Add0~21_sumout ),
	.datac(!\data|br_adder|Add0~21_sumout ),
	.datad(!\data|pc|data[8]~0_combout ),
	.datae(!\Control|WideOr1~0_combout ),
	.dataf(!\data|IR|data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|pcmux|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|pcmux|Mux9~0 .extended_lut = "off";
defparam \data|pcmux|Mux9~0 .lut_mask = 64'h5533000F5533FF0F;
defparam \data|pcmux|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N11
dffeas \data|pc|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|pc_plus2|Add0~21_sumout ),
	.asdata(\data|pcmux|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data|pc|data[8]~1_combout ),
	.ena(\Control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|pc|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data|pc|data[6] .is_wysiwyg = "true";
defparam \data|pc|data[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N12
stratixiii_lcell_comb \data|pc_plus2|Add0~25 (
// Equation(s):
// \data|pc_plus2|Add0~25_sumout  = SUM(( \data|pc|data [7] ) + ( GND ) + ( \data|pc_plus2|Add0~22  ))
// \data|pc_plus2|Add0~26  = CARRY(( \data|pc|data [7] ) + ( GND ) + ( \data|pc_plus2|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|pc|data [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|pc_plus2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|pc_plus2|Add0~25_sumout ),
	.cout(\data|pc_plus2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \data|pc_plus2|Add0~25 .extended_lut = "off";
defparam \data|pc_plus2|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|pc_plus2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N38
stratixiii_lcell_comb \data|pcmux|Mux8~0 (
// Equation(s):
// \data|pcmux|Mux8~0_combout  = ( \data|regfile|data~236_combout  & ( \data|jsr_adder|Add0~25_sumout  & ( (!\Control|WideOr1~0_combout ) # ((!\data|pc|data[8]~0_combout  & ((\data|IR|data [6]))) # (\data|pc|data[8]~0_combout  & 
// (\data|br_adder|Add0~25_sumout ))) ) ) ) # ( !\data|regfile|data~236_combout  & ( \data|jsr_adder|Add0~25_sumout  & ( (!\data|pc|data[8]~0_combout  & (((\data|IR|data [6] & \Control|WideOr1~0_combout )))) # (\data|pc|data[8]~0_combout  & 
// (((!\Control|WideOr1~0_combout )) # (\data|br_adder|Add0~25_sumout ))) ) ) ) # ( \data|regfile|data~236_combout  & ( !\data|jsr_adder|Add0~25_sumout  & ( (!\data|pc|data[8]~0_combout  & (((!\Control|WideOr1~0_combout ) # (\data|IR|data [6])))) # 
// (\data|pc|data[8]~0_combout  & (\data|br_adder|Add0~25_sumout  & ((\Control|WideOr1~0_combout )))) ) ) ) # ( !\data|regfile|data~236_combout  & ( !\data|jsr_adder|Add0~25_sumout  & ( (\Control|WideOr1~0_combout  & ((!\data|pc|data[8]~0_combout  & 
// ((\data|IR|data [6]))) # (\data|pc|data[8]~0_combout  & (\data|br_adder|Add0~25_sumout )))) ) ) )

	.dataa(!\data|br_adder|Add0~25_sumout ),
	.datab(!\data|pc|data[8]~0_combout ),
	.datac(!\data|IR|data [6]),
	.datad(!\Control|WideOr1~0_combout ),
	.datae(!\data|regfile|data~236_combout ),
	.dataf(!\data|jsr_adder|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|pcmux|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|pcmux|Mux8~0 .extended_lut = "off";
defparam \data|pcmux|Mux8~0 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \data|pcmux|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N13
dffeas \data|pc|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|pc_plus2|Add0~25_sumout ),
	.asdata(\data|pcmux|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data|pc|data[8]~1_combout ),
	.ena(\Control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|pc|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data|pc|data[7] .is_wysiwyg = "true";
defparam \data|pc|data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N38
stratixiii_lcell_comb \data|pcmux|Mux7~0 (
// Equation(s):
// \data|pcmux|Mux7~0_combout  = ( \data|regfile|data~212_combout  & ( \Control|WideOr1~0_combout  & ( (!\data|pc|data[8]~0_combout  & (\data|IR|data [7])) # (\data|pc|data[8]~0_combout  & ((\data|br_adder|Add0~29_sumout ))) ) ) ) # ( 
// !\data|regfile|data~212_combout  & ( \Control|WideOr1~0_combout  & ( (!\data|pc|data[8]~0_combout  & (\data|IR|data [7])) # (\data|pc|data[8]~0_combout  & ((\data|br_adder|Add0~29_sumout ))) ) ) ) # ( \data|regfile|data~212_combout  & ( 
// !\Control|WideOr1~0_combout  & ( (!\data|pc|data[8]~0_combout ) # (\data|jsr_adder|Add0~29_sumout ) ) ) ) # ( !\data|regfile|data~212_combout  & ( !\Control|WideOr1~0_combout  & ( (\data|pc|data[8]~0_combout  & \data|jsr_adder|Add0~29_sumout ) ) ) )

	.dataa(!\data|pc|data[8]~0_combout ),
	.datab(!\data|IR|data [7]),
	.datac(!\data|br_adder|Add0~29_sumout ),
	.datad(!\data|jsr_adder|Add0~29_sumout ),
	.datae(!\data|regfile|data~212_combout ),
	.dataf(!\Control|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|pcmux|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|pcmux|Mux7~0 .extended_lut = "off";
defparam \data|pcmux|Mux7~0 .lut_mask = 64'h0055AAFF27272727;
defparam \data|pcmux|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N15
dffeas \data|pc|data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|pc_plus2|Add0~29_sumout ),
	.asdata(\data|pcmux|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data|pc|data[8]~1_combout ),
	.ena(\Control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|pc|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \data|pc|data[8] .is_wysiwyg = "true";
defparam \data|pc|data[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y27_N8
stratixiii_lcell_comb \data|regfilemux|Mux7~0 (
// Equation(s):
// \data|regfilemux|Mux7~0_combout  = ( !\data|regfilemux|Mux6~3_combout  & ( (!\data|regfilemux|Mux6~1_combout  & (\data|ALU|Selector7~5_combout )) # (\data|regfilemux|Mux6~1_combout  & (((!\data|regfilemux|Mux6~2_combout  & ((\data|pc|data [8]))) # 
// (\data|regfilemux|Mux6~2_combout  & (\data|br_adder|Add0~29_sumout ))))) ) ) # ( \data|regfilemux|Mux6~3_combout  & ( (!\data|regfilemux|Mux6~1_combout  & (\data|ALU|Selector7~5_combout )) # (\data|regfilemux|Mux6~1_combout  & 
// (((!\data|regfilemux|Mux6~2_combout  & (\data|mdr|data [8]))))) ) )

	.dataa(!\data|ALU|Selector7~5_combout ),
	.datab(!\data|regfilemux|Mux6~2_combout ),
	.datac(!\data|mdr|data [8]),
	.datad(!\data|regfilemux|Mux6~1_combout ),
	.datae(!\data|regfilemux|Mux6~3_combout ),
	.dataf(!\data|pc|data [8]),
	.datag(!\data|br_adder|Add0~29_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux7~0 .extended_lut = "on";
defparam \data|regfilemux|Mux7~0 .lut_mask = 64'h5503550C55CF550C;
defparam \data|regfilemux|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N12
stratixiii_lcell_comb \data|regfile|data~88feeder (
// Equation(s):
// \data|regfile|data~88feeder_combout  = ( \data|regfilemux|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~88feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~88feeder .extended_lut = "off";
defparam \data|regfile|data~88feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~88feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y30_N13
dffeas \data|regfile|data~88 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~88 .is_wysiwyg = "true";
defparam \data|regfile|data~88 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N0
stratixiii_lcell_comb \data|regfile|data~208 (
// Equation(s):
// \data|regfile|data~208_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[0]~2_combout  & (((\data|regfile|data~8_q  & !\data|storemux|f[2]~0_combout )))) # (\data|storemux|f[0]~2_combout  & (((\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~24_q )))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[0]~2_combout  & (((\data|regfile|data~40_q  & !\data|storemux|f[2]~0_combout )))) # (\data|storemux|f[0]~2_combout  & (((\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~56_q )))) ) )

	.dataa(!\data|regfile|data~24_q ),
	.datab(!\data|regfile|data~56_q ),
	.datac(!\data|regfile|data~40_q ),
	.datad(!\data|storemux|f[0]~2_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[2]~0_combout ),
	.datag(!\data|regfile|data~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~208 .extended_lut = "on";
defparam \data|regfile|data~208 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data|regfile|data~208 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N32
stratixiii_lcell_comb \data|regfile|data~212 (
// Equation(s):
// \data|regfile|data~212_combout  = ( !\data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[2]~0_combout  & ((((\data|regfile|data~208_combout ))))) # (\data|storemux|f[2]~0_combout  & ((!\data|regfile|data~208_combout  & (((\data|regfile|data~72_q )))) # 
// (\data|regfile|data~208_combout  & (\data|regfile|data~88_q )))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[2]~0_combout  & (((\data|regfile|data~208_combout )))) # (\data|storemux|f[2]~0_combout  & ((!\data|regfile|data~208_combout  & 
// (\data|regfile|data~104_q )) # (\data|regfile|data~208_combout  & ((\data|regfile|data~120_q )))))) ) )

	.dataa(!\data|regfile|data~88_q ),
	.datab(!\data|storemux|f[2]~0_combout ),
	.datac(!\data|regfile|data~104_q ),
	.datad(!\data|regfile|data~208_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|regfile|data~120_q ),
	.datag(!\data|regfile|data~72_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~212 .extended_lut = "on";
defparam \data|regfile|data~212 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \data|regfile|data~212 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y33_N28
stratixiii_lcell_comb \data|ALU|Selector7~2 (
// Equation(s):
// \data|ALU|Selector7~2_combout  = ( \data|regfile|data~316_combout  & ( (!\data|alumux|Mux5~0_combout  & (!\data|alumux|Mux5~1_combout  & ((!\Control|alumux_sel[1]~0_combout )))) # (\data|alumux|Mux5~0_combout  & (((!\data|IR|data [5])))) ) ) # ( 
// !\data|regfile|data~316_combout  & ( (!\data|alumux|Mux5~0_combout  & (!\data|alumux|Mux5~1_combout )) # (\data|alumux|Mux5~0_combout  & ((!\data|IR|data [5]))) ) )

	.dataa(!\data|alumux|Mux5~1_combout ),
	.datab(!\data|alumux|Mux5~0_combout ),
	.datac(!\data|IR|data [5]),
	.datad(!\Control|alumux_sel[1]~0_combout ),
	.datae(gnd),
	.dataf(!\data|regfile|data~316_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector7~2 .extended_lut = "off";
defparam \data|ALU|Selector7~2 .lut_mask = 64'hB8B8B8B8B830B830;
defparam \data|ALU|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N4
stratixiii_lcell_comb \data|ALU|Selector7~3 (
// Equation(s):
// \data|ALU|Selector7~3_combout  = ( \data|ALU|Selector7~2_combout  & ( (!\Control|Selector0~0_combout  & (!\Control|state.shf~q  & (!\Control|Selector1~1_combout  $ (!\data|regfile|data~212_combout )))) ) ) # ( !\data|ALU|Selector7~2_combout  & ( 
// (!\Control|state.shf~q  & ((!\Control|Selector1~1_combout  & ((\data|regfile|data~212_combout ))) # (\Control|Selector1~1_combout  & (!\Control|Selector0~0_combout  & !\data|regfile|data~212_combout )))) ) )

	.dataa(!\Control|Selector0~0_combout ),
	.datab(!\Control|state.shf~q ),
	.datac(!\Control|Selector1~1_combout ),
	.datad(!\data|regfile|data~212_combout ),
	.datae(gnd),
	.dataf(!\data|ALU|Selector7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector7~3 .extended_lut = "off";
defparam \data|ALU|Selector7~3 .lut_mask = 64'h08C008C008800880;
defparam \data|ALU|Selector7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N34
stratixiii_lcell_comb \data|ALU|Selector7~4 (
// Equation(s):
// \data|ALU|Selector7~4_combout  = ( \data|alumux|Mux12~0_combout  & ( (!\data|ALU|Selector15~4_combout  & !\data|ALU|Selector7~3_combout ) ) ) # ( !\data|alumux|Mux12~0_combout  & ( (!\data|ALU|Selector7~3_combout  & ((!\data|ALU|ShiftLeft0~4_combout ) # 
// (!\data|ALU|Selector15~4_combout ))) ) )

	.dataa(gnd),
	.datab(!\data|ALU|ShiftLeft0~4_combout ),
	.datac(!\data|ALU|Selector15~4_combout ),
	.datad(!\data|ALU|Selector7~3_combout ),
	.datae(gnd),
	.dataf(!\data|alumux|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector7~4 .extended_lut = "off";
defparam \data|ALU|Selector7~4 .lut_mask = 64'hFC00FC00F000F000;
defparam \data|ALU|Selector7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y33_N4
stratixiii_lcell_comb \data|ALU|ShiftRight1~1 (
// Equation(s):
// \data|ALU|ShiftRight1~1_combout  = ( \data|alumux|Mux15~0_combout  & ( \data|alumux|Mux14~0_combout  & ( \data|regfile|data~204_combout  ) ) ) # ( !\data|alumux|Mux15~0_combout  & ( \data|alumux|Mux14~0_combout  & ( \data|regfile|data~196_combout  ) ) ) # 
// ( \data|alumux|Mux15~0_combout  & ( !\data|alumux|Mux14~0_combout  & ( \data|regfile|data~220_combout  ) ) ) # ( !\data|alumux|Mux15~0_combout  & ( !\data|alumux|Mux14~0_combout  & ( \data|regfile|data~212_combout  ) ) )

	.dataa(!\data|regfile|data~196_combout ),
	.datab(!\data|regfile|data~204_combout ),
	.datac(!\data|regfile|data~220_combout ),
	.datad(!\data|regfile|data~212_combout ),
	.datae(!\data|alumux|Mux15~0_combout ),
	.dataf(!\data|alumux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftRight1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftRight1~1 .extended_lut = "off";
defparam \data|ALU|ShiftRight1~1 .lut_mask = 64'h00FF0F0F55553333;
defparam \data|ALU|ShiftRight1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y33_N22
stratixiii_lcell_comb \data|ALU|Selector7~0 (
// Equation(s):
// \data|ALU|Selector7~0_combout  = ( \data|ALU|ShiftRight1~0_combout  & ( \data|ALU|ShiftRight1~1_combout  & ( (!\data|alumux|Mux12~0_combout  & (!\data|ALU|ShiftLeft0~4_combout  & !\data|ALU|Selector15~0_combout )) ) ) ) # ( 
// !\data|ALU|ShiftRight1~0_combout  & ( \data|ALU|ShiftRight1~1_combout  & ( (!\data|alumux|Mux12~0_combout  & (!\data|ALU|ShiftLeft0~4_combout  & (!\data|alumux|Mux13~0_combout  & !\data|ALU|Selector15~0_combout ))) ) ) ) # ( 
// \data|ALU|ShiftRight1~0_combout  & ( !\data|ALU|ShiftRight1~1_combout  & ( (!\data|alumux|Mux12~0_combout  & (!\data|ALU|ShiftLeft0~4_combout  & (\data|alumux|Mux13~0_combout  & !\data|ALU|Selector15~0_combout ))) ) ) )

	.dataa(!\data|alumux|Mux12~0_combout ),
	.datab(!\data|ALU|ShiftLeft0~4_combout ),
	.datac(!\data|alumux|Mux13~0_combout ),
	.datad(!\data|ALU|Selector15~0_combout ),
	.datae(!\data|ALU|ShiftRight1~0_combout ),
	.dataf(!\data|ALU|ShiftRight1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector7~0 .extended_lut = "off";
defparam \data|ALU|Selector7~0 .lut_mask = 64'h0000080080008800;
defparam \data|ALU|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y33_N16
stratixiii_lcell_comb \data|ALU|ShiftLeft0~14 (
// Equation(s):
// \data|ALU|ShiftLeft0~14_combout  = ( \data|regfile|data~260_combout  & ( \data|regfile|data~276_combout  & ( (!\data|alumux|Mux14~0_combout ) # ((!\data|alumux|Mux15~0_combout  & ((\data|regfile|data~284_combout ))) # (\data|alumux|Mux15~0_combout  & 
// (\data|regfile|data~268_combout ))) ) ) ) # ( !\data|regfile|data~260_combout  & ( \data|regfile|data~276_combout  & ( (!\data|alumux|Mux14~0_combout  & (((\data|alumux|Mux15~0_combout )))) # (\data|alumux|Mux14~0_combout  & 
// ((!\data|alumux|Mux15~0_combout  & ((\data|regfile|data~284_combout ))) # (\data|alumux|Mux15~0_combout  & (\data|regfile|data~268_combout )))) ) ) ) # ( \data|regfile|data~260_combout  & ( !\data|regfile|data~276_combout  & ( 
// (!\data|alumux|Mux14~0_combout  & (((!\data|alumux|Mux15~0_combout )))) # (\data|alumux|Mux14~0_combout  & ((!\data|alumux|Mux15~0_combout  & ((\data|regfile|data~284_combout ))) # (\data|alumux|Mux15~0_combout  & (\data|regfile|data~268_combout )))) ) ) 
// ) # ( !\data|regfile|data~260_combout  & ( !\data|regfile|data~276_combout  & ( (\data|alumux|Mux14~0_combout  & ((!\data|alumux|Mux15~0_combout  & ((\data|regfile|data~284_combout ))) # (\data|alumux|Mux15~0_combout  & (\data|regfile|data~268_combout 
// )))) ) ) )

	.dataa(!\data|alumux|Mux14~0_combout ),
	.datab(!\data|regfile|data~268_combout ),
	.datac(!\data|alumux|Mux15~0_combout ),
	.datad(!\data|regfile|data~284_combout ),
	.datae(!\data|regfile|data~260_combout ),
	.dataf(!\data|regfile|data~276_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftLeft0~14 .extended_lut = "off";
defparam \data|ALU|ShiftLeft0~14 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \data|ALU|ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y33_N28
stratixiii_lcell_comb \data|ALU|ShiftLeft0~18 (
// Equation(s):
// \data|ALU|ShiftLeft0~18_combout  = ( \data|regfile|data~244_combout  & ( (\data|alumux|Mux15~0_combout  & (!\data|alumux|Mux12~0_combout  & ((\data|regfile|data~236_combout ) # (\data|alumux|Mux14~0_combout )))) ) ) # ( !\data|regfile|data~244_combout  & 
// ( (!\data|alumux|Mux14~0_combout  & (\data|regfile|data~236_combout  & (\data|alumux|Mux15~0_combout  & !\data|alumux|Mux12~0_combout ))) ) )

	.dataa(!\data|alumux|Mux14~0_combout ),
	.datab(!\data|regfile|data~236_combout ),
	.datac(!\data|alumux|Mux15~0_combout ),
	.datad(!\data|alumux|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\data|regfile|data~244_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftLeft0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftLeft0~18 .extended_lut = "off";
defparam \data|ALU|ShiftLeft0~18 .lut_mask = 64'h0200020007000700;
defparam \data|ALU|ShiftLeft0~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y33_N18
stratixiii_lcell_comb \data|ALU|Selector7~1 (
// Equation(s):
// \data|ALU|Selector7~1_combout  = ( \data|ALU|ShiftLeft0~18_combout  & ( (!\data|alumux|Mux13~0_combout ) # ((!\data|alumux|Mux12~0_combout  & \data|ALU|ShiftLeft0~14_combout )) ) ) # ( !\data|ALU|ShiftLeft0~18_combout  & ( (!\data|alumux|Mux13~0_combout  
// & (((\data|ALU|ShiftLeft0~19_combout )))) # (\data|alumux|Mux13~0_combout  & (!\data|alumux|Mux12~0_combout  & (\data|ALU|ShiftLeft0~14_combout ))) ) )

	.dataa(!\data|alumux|Mux12~0_combout ),
	.datab(!\data|alumux|Mux13~0_combout ),
	.datac(!\data|ALU|ShiftLeft0~14_combout ),
	.datad(!\data|ALU|ShiftLeft0~19_combout ),
	.datae(gnd),
	.dataf(!\data|ALU|ShiftLeft0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector7~1 .extended_lut = "off";
defparam \data|ALU|Selector7~1 .lut_mask = 64'h02CE02CECECECECE;
defparam \data|ALU|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y27_N0
stratixiii_lcell_comb \data|ALU|Selector7~5 (
// Equation(s):
// \data|ALU|Selector7~5_combout  = ( \data|ALU|Selector7~1_combout  & ( \data|ALU|Add0~33_sumout  & ( (!\data|ALU|Selector7~4_combout ) # (((\data|ALU|Selector7~0_combout ) # (\data|ALU|Selector3~0_combout )) # (\data|ALU|Equal0~6_combout )) ) ) ) # ( 
// !\data|ALU|Selector7~1_combout  & ( \data|ALU|Add0~33_sumout  & ( (!\data|ALU|Selector7~4_combout ) # ((\data|ALU|Selector7~0_combout ) # (\data|ALU|Equal0~6_combout )) ) ) ) # ( \data|ALU|Selector7~1_combout  & ( !\data|ALU|Add0~33_sumout  & ( 
// (!\data|ALU|Selector7~4_combout ) # ((\data|ALU|Selector7~0_combout ) # (\data|ALU|Selector3~0_combout )) ) ) ) # ( !\data|ALU|Selector7~1_combout  & ( !\data|ALU|Add0~33_sumout  & ( (!\data|ALU|Selector7~4_combout ) # (\data|ALU|Selector7~0_combout ) ) ) 
// )

	.dataa(!\data|ALU|Selector7~4_combout ),
	.datab(!\data|ALU|Equal0~6_combout ),
	.datac(!\data|ALU|Selector3~0_combout ),
	.datad(!\data|ALU|Selector7~0_combout ),
	.datae(!\data|ALU|Selector7~1_combout ),
	.dataf(!\data|ALU|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector7~5 .extended_lut = "off";
defparam \data|ALU|Selector7~5 .lut_mask = 64'hAAFFAFFFBBFFBFFF;
defparam \data|ALU|Selector7~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N63
stratixiii_io_ibuf \mem_rdata[8]~input (
	.i(mem_rdata[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[8]~input_o ));
// synopsys translate_off
defparam \mem_rdata[8]~input .bus_hold = "false";
defparam \mem_rdata[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y27_N1
dffeas \data|mdr|data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|ALU|Selector7~5_combout ),
	.asdata(\mem_rdata[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|WideOr2~1_combout ),
	.ena(\Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mdr|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mdr|data[8] .is_wysiwyg = "true";
defparam \data|mdr|data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y29_N39
dffeas \data|IR|data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|mdr|data [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|IR|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \data|IR|data[8] .is_wysiwyg = "true";
defparam \data|IR|data[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N24
stratixiii_lcell_comb \data|storemux|f[2]~0 (
// Equation(s):
// \data|storemux|f[2]~0_combout  = ( \data|IR|data [11] & ( (((\Control|state.str1~q ) # (\Control|state.s_sti3~q )) # (\Control|state.s_stb1~q )) # (\data|IR|data [8]) ) ) # ( !\data|IR|data [11] & ( (\data|IR|data [8] & (!\Control|state.s_stb1~q  & 
// (!\Control|state.s_sti3~q  & !\Control|state.str1~q ))) ) )

	.dataa(!\data|IR|data [8]),
	.datab(!\Control|state.s_stb1~q ),
	.datac(!\Control|state.s_sti3~q ),
	.datad(!\Control|state.str1~q ),
	.datae(gnd),
	.dataf(!\data|IR|data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|storemux|f[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|storemux|f[2]~0 .extended_lut = "off";
defparam \data|storemux|f[2]~0 .lut_mask = 64'h400040007FFF7FFF;
defparam \data|storemux|f[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N12
stratixiii_lcell_comb \data|regfile|data~200 (
// Equation(s):
// \data|regfile|data~200_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[0]~2_combout  & (((\data|regfile|data~11_q  & !\data|storemux|f[2]~0_combout )))) # (\data|storemux|f[0]~2_combout  & (((\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~27_q )))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[0]~2_combout  & (((\data|regfile|data~43_q  & !\data|storemux|f[2]~0_combout )))) # (\data|storemux|f[0]~2_combout  & (((\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~59_q )))) ) )

	.dataa(!\data|regfile|data~27_q ),
	.datab(!\data|regfile|data~59_q ),
	.datac(!\data|regfile|data~43_q ),
	.datad(!\data|storemux|f[0]~2_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[2]~0_combout ),
	.datag(!\data|regfile|data~11_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~200 .extended_lut = "on";
defparam \data|regfile|data~200 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data|regfile|data~200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N28
stratixiii_lcell_comb \data|regfile|data~204 (
// Equation(s):
// \data|regfile|data~204_combout  = ( !\data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[2]~0_combout  & ((((\data|regfile|data~200_combout ))))) # (\data|storemux|f[2]~0_combout  & ((!\data|regfile|data~200_combout  & (((\data|regfile|data~75_q )))) # 
// (\data|regfile|data~200_combout  & (\data|regfile|data~91_q )))) ) ) # ( \data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[2]~0_combout  & ((((\data|regfile|data~200_combout ))))) # (\data|storemux|f[2]~0_combout  & (((!\data|regfile|data~200_combout  
// & (\data|regfile|data~107_q )) # (\data|regfile|data~200_combout  & ((\data|regfile|data~123_q )))))) ) )

	.dataa(!\data|storemux|f[2]~0_combout ),
	.datab(!\data|regfile|data~91_q ),
	.datac(!\data|regfile|data~107_q ),
	.datad(!\data|regfile|data~200_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|regfile|data~123_q ),
	.datag(!\data|regfile|data~75_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~204 .extended_lut = "on";
defparam \data|regfile|data~204 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \data|regfile|data~204 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N22
stratixiii_lcell_comb \data|ALU|Selector4~6 (
// Equation(s):
// \data|ALU|Selector4~6_combout  = ( \data|ALU|ShiftLeft0~27_combout  & ( (((\data|ALU|Add0~45_sumout  & \data|ALU|Equal0~6_combout )) # (\data|ALU|Selector6~2_combout )) # (\data|ALU|Selector4~5_combout ) ) ) # ( !\data|ALU|ShiftLeft0~27_combout  & ( 
// ((\data|ALU|Add0~45_sumout  & \data|ALU|Equal0~6_combout )) # (\data|ALU|Selector4~5_combout ) ) )

	.dataa(!\data|ALU|Add0~45_sumout ),
	.datab(!\data|ALU|Equal0~6_combout ),
	.datac(!\data|ALU|Selector4~5_combout ),
	.datad(!\data|ALU|Selector6~2_combout ),
	.datae(gnd),
	.dataf(!\data|ALU|ShiftLeft0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector4~6 .extended_lut = "off";
defparam \data|ALU|Selector4~6 .lut_mask = 64'h1F1F1F1F1FFF1FFF;
defparam \data|ALU|Selector4~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y32_N32
stratixiii_io_ibuf \mem_rdata[11]~input (
	.i(mem_rdata[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[11]~input_o ));
// synopsys translate_off
defparam \mem_rdata[11]~input .bus_hold = "false";
defparam \mem_rdata[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y29_N23
dffeas \data|mdr|data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|ALU|Selector4~6_combout ),
	.asdata(\mem_rdata[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|WideOr2~1_combout ),
	.ena(\Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mdr|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mdr|data[11] .is_wysiwyg = "true";
defparam \data|mdr|data[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y31_N9
dffeas \data|IR|data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|mdr|data [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|IR|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \data|IR|data[11] .is_wysiwyg = "true";
defparam \data|IR|data[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N4
stratixiii_lcell_comb \data|regfile|data~389 (
// Equation(s):
// \data|regfile|data~389_combout  = (!\data|IR|data [11] & (\data|regfile|data~384_combout  & !\data|IR|data [10]))

	.dataa(!\data|IR|data [11]),
	.datab(!\data|regfile|data~384_combout ),
	.datac(gnd),
	.datad(!\data|IR|data [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~389_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~389 .extended_lut = "off";
defparam \data|regfile|data~389 .lut_mask = 64'h2200220022002200;
defparam \data|regfile|data~389 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y33_N13
dffeas \data|regfile|data~16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~16feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~16 .is_wysiwyg = "true";
defparam \data|regfile|data~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y31_N3
dffeas \data|regfile|data~48 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~48 .is_wysiwyg = "true";
defparam \data|regfile|data~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y33_N33
dffeas \data|regfile|data~32 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~32 .is_wysiwyg = "true";
defparam \data|regfile|data~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y33_N1
dffeas \data|regfile|data~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~0 .is_wysiwyg = "true";
defparam \data|regfile|data~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y33_N32
stratixiii_lcell_comb \data|regfile|data~168 (
// Equation(s):
// \data|regfile|data~168_combout  = ( !\data|IR|data [1] & ( ((!\data|IR|data [0] & (((\data|regfile|data~0_q  & !\data|IR|data [2])))) # (\data|IR|data [0] & (((\data|IR|data [2])) # (\data|regfile|data~16_q )))) ) ) # ( \data|IR|data [1] & ( 
// ((!\data|IR|data [0] & (((\data|regfile|data~32_q  & !\data|IR|data [2])))) # (\data|IR|data [0] & (((\data|IR|data [2])) # (\data|regfile|data~48_q )))) ) )

	.dataa(!\data|regfile|data~16_q ),
	.datab(!\data|regfile|data~48_q ),
	.datac(!\data|regfile|data~32_q ),
	.datad(!\data|IR|data [0]),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|IR|data [2]),
	.datag(!\data|regfile|data~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~168 .extended_lut = "on";
defparam \data|regfile|data~168 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data|regfile|data~168 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y33_N1
dffeas \data|regfile|data~80 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~80 .is_wysiwyg = "true";
defparam \data|regfile|data~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y30_N37
dffeas \data|regfile|data~96 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfilemux|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~96 .is_wysiwyg = "true";
defparam \data|regfile|data~96 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y30_N29
dffeas \data|regfile|data~64 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~64 .is_wysiwyg = "true";
defparam \data|regfile|data~64 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N28
stratixiii_lcell_comb \data|regfile|data~172 (
// Equation(s):
// \data|regfile|data~172_combout  = ( !\data|IR|data [1] & ( (!\data|regfile|data~168_combout  & (((\data|regfile|data~64_q  & (\data|IR|data [2]))))) # (\data|regfile|data~168_combout  & ((((!\data|IR|data [2]))) # (\data|regfile|data~80_q ))) ) ) # ( 
// \data|IR|data [1] & ( (!\data|regfile|data~168_combout  & (((\data|regfile|data~96_q  & (\data|IR|data [2]))))) # (\data|regfile|data~168_combout  & ((((!\data|IR|data [2]) # (\data|regfile|data~112_q ))))) ) )

	.dataa(!\data|regfile|data~168_combout ),
	.datab(!\data|regfile|data~80_q ),
	.datac(!\data|regfile|data~96_q ),
	.datad(!\data|IR|data [2]),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|regfile|data~112_q ),
	.datag(!\data|regfile|data~64_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~172 .extended_lut = "on";
defparam \data|regfile|data~172 .lut_mask = 64'h551B550A551B555F;
defparam \data|regfile|data~172 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N4
stratixiii_lcell_comb \data|alumux|Mux15~0 (
// Equation(s):
// \data|alumux|Mux15~0_combout  = (!\data|alumux|Mux10~0_combout  & (\data|IR|data [0])) # (\data|alumux|Mux10~0_combout  & (((\data|regfile|data~172_combout  & !\Control|state.calc_addr1~q ))))

	.dataa(!\data|alumux|Mux10~0_combout ),
	.datab(!\data|IR|data [0]),
	.datac(!\data|regfile|data~172_combout ),
	.datad(!\Control|state.calc_addr1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|alumux|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|alumux|Mux15~0 .extended_lut = "off";
defparam \data|alumux|Mux15~0 .lut_mask = 64'h2722272227222722;
defparam \data|alumux|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N34
stratixiii_lcell_comb \data|ALU|Selector15~2 (
// Equation(s):
// \data|ALU|Selector15~2_combout  = ( \data|alumux|Mux15~0_combout  & ( (!\data|ALU|Equal0~3_combout  & !\data|ALU|Equal0~4_combout ) ) ) # ( !\data|alumux|Mux15~0_combout  & ( !\data|ALU|Equal0~4_combout  ) )

	.dataa(!\data|ALU|Equal0~3_combout ),
	.datab(!\data|ALU|Equal0~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|alumux|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector15~2 .extended_lut = "off";
defparam \data|ALU|Selector15~2 .lut_mask = 64'hCCCCCCCC88888888;
defparam \data|ALU|Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N4
stratixiii_lcell_comb \data|ALU|Selector15~3 (
// Equation(s):
// \data|ALU|Selector15~3_combout  = ( \data|ALU|ShiftLeft0~5_combout  & ( \data|ALU|Selector15~2_combout  ) ) # ( !\data|ALU|ShiftLeft0~5_combout  & ( (\data|ALU|Selector15~2_combout  & (((!\data|ALU|Equal0~2_combout ) # (!\data|ALU|ShiftLeft0~6_combout )) 
// # (\data|ALU|ShiftLeft0~4_combout ))) ) )

	.dataa(!\data|ALU|ShiftLeft0~4_combout ),
	.datab(!\data|ALU|Selector15~2_combout ),
	.datac(!\data|ALU|Equal0~2_combout ),
	.datad(!\data|ALU|ShiftLeft0~6_combout ),
	.datae(gnd),
	.dataf(!\data|ALU|ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector15~3 .extended_lut = "off";
defparam \data|ALU|Selector15~3 .lut_mask = 64'h3331333133333333;
defparam \data|ALU|Selector15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N2
stratixiii_lcell_comb \data|regfilemux|Mux15~2 (
// Equation(s):
// \data|regfilemux|Mux15~2_combout  = ( \Control|Selector2~0_combout  & ( (\Control|Selector3~0_combout  & (\Control|Selector4~1_combout  & ((!\data|regfile|data~132_combout ) # (\data|ALU|Selector15~3_combout )))) ) ) # ( !\Control|Selector2~0_combout  & ( 
// (!\Control|Selector3~0_combout  & ((!\data|regfile|data~132_combout ) # (\data|ALU|Selector15~3_combout ))) ) )

	.dataa(!\data|ALU|Selector15~3_combout ),
	.datab(!\Control|Selector3~0_combout ),
	.datac(!\Control|Selector4~1_combout ),
	.datad(!\data|regfile|data~132_combout ),
	.datae(gnd),
	.dataf(!\Control|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux15~2 .extended_lut = "off";
defparam \data|regfilemux|Mux15~2 .lut_mask = 64'hCC44CC4403010301;
defparam \data|regfilemux|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N32
stratixiii_lcell_comb \data|pc|data[0]~3 (
// Equation(s):
// \data|pc|data[0]~3_combout  = ( \data|pc|data [0] & ( \Control|state.br_taken~q  ) ) # ( \data|pc|data [0] & ( !\Control|state.br_taken~q  & ( ((!\Control|state.trap2~q  & ((\Control|WideOr1~0_combout ) # (\data|regfile|data~132_combout )))) # 
// (\Control|Selector5~0_combout ) ) ) ) # ( !\data|pc|data [0] & ( !\Control|state.br_taken~q  & ( (!\Control|Selector5~0_combout  & (!\Control|state.trap2~q  & (\data|regfile|data~132_combout  & !\Control|WideOr1~0_combout ))) ) ) )

	.dataa(!\Control|Selector5~0_combout ),
	.datab(!\Control|state.trap2~q ),
	.datac(!\data|regfile|data~132_combout ),
	.datad(!\Control|WideOr1~0_combout ),
	.datae(!\data|pc|data [0]),
	.dataf(!\Control|state.br_taken~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|pc|data[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|pc|data[0]~3 .extended_lut = "off";
defparam \data|pc|data[0]~3 .lut_mask = 64'h08005DDD0000FFFF;
defparam \data|pc|data[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N33
dffeas \data|pc|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|pc|data[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|pc|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data|pc|data[0] .is_wysiwyg = "true";
defparam \data|pc|data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N12
stratixiii_lcell_comb \data|regfilemux|Mux15~1 (
// Equation(s):
// \data|regfilemux|Mux15~1_combout  = ( \Control|Selector3~0_combout  & ( \data|mdr|data [0] & ( (!\Control|Selector2~0_combout  & ((!\Control|Selector4~1_combout  & ((!\data|pc|data [0]))) # (\Control|Selector4~1_combout  & (!\data|mdr|data [8])))) ) ) ) # 
// ( !\Control|Selector3~0_combout  & ( \data|mdr|data [0] & ( (\Control|Selector4~1_combout  & ((!\Control|Selector2~0_combout ) # (!\data|pc|data [0]))) ) ) ) # ( \Control|Selector3~0_combout  & ( !\data|mdr|data [0] & ( (!\Control|Selector4~1_combout  & 
// (((!\data|pc|data [0]) # (\Control|Selector2~0_combout )))) # (\Control|Selector4~1_combout  & (!\data|mdr|data [8] & (!\Control|Selector2~0_combout ))) ) ) ) # ( !\Control|Selector3~0_combout  & ( !\data|mdr|data [0] & ( (!\Control|Selector4~1_combout  & 
// (\Control|Selector2~0_combout )) # (\Control|Selector4~1_combout  & ((!\Control|Selector2~0_combout ) # (!\data|pc|data [0]))) ) ) )

	.dataa(!\data|mdr|data [8]),
	.datab(!\Control|Selector4~1_combout ),
	.datac(!\Control|Selector2~0_combout ),
	.datad(!\data|pc|data [0]),
	.datae(!\Control|Selector3~0_combout ),
	.dataf(!\data|mdr|data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux15~1 .extended_lut = "off";
defparam \data|regfilemux|Mux15~1 .lut_mask = 64'h3F3CEC2C3330E020;
defparam \data|regfilemux|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y33_N26
stratixiii_lcell_comb \data|ALU|ShiftRight1~2 (
// Equation(s):
// \data|ALU|ShiftRight1~2_combout  = ( \data|regfile|data~252_combout  & ( \data|alumux|Mux14~0_combout  & ( (!\data|alumux|Mux15~0_combout ) # (\data|regfile|data~236_combout ) ) ) ) # ( !\data|regfile|data~252_combout  & ( \data|alumux|Mux14~0_combout  & 
// ( (\data|regfile|data~236_combout  & \data|alumux|Mux15~0_combout ) ) ) ) # ( \data|regfile|data~252_combout  & ( !\data|alumux|Mux14~0_combout  & ( (!\data|alumux|Mux15~0_combout  & (\data|regfile|data~260_combout )) # (\data|alumux|Mux15~0_combout  & 
// ((\data|regfile|data~244_combout ))) ) ) ) # ( !\data|regfile|data~252_combout  & ( !\data|alumux|Mux14~0_combout  & ( (!\data|alumux|Mux15~0_combout  & (\data|regfile|data~260_combout )) # (\data|alumux|Mux15~0_combout  & ((\data|regfile|data~244_combout 
// ))) ) ) )

	.dataa(!\data|regfile|data~260_combout ),
	.datab(!\data|regfile|data~244_combout ),
	.datac(!\data|regfile|data~236_combout ),
	.datad(!\data|alumux|Mux15~0_combout ),
	.datae(!\data|regfile|data~252_combout ),
	.dataf(!\data|alumux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftRight1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftRight1~2 .extended_lut = "off";
defparam \data|ALU|ShiftRight1~2 .lut_mask = 64'h55335533000FFF0F;
defparam \data|ALU|ShiftRight1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y33_N36
stratixiii_lcell_comb \data|ALU|ShiftRight1~3 (
// Equation(s):
// \data|ALU|ShiftRight1~3_combout  = ( \data|alumux|Mux14~0_combout  & ( \data|regfile|data~132_combout  & ( (!\data|alumux|Mux15~0_combout  & ((\data|regfile|data~284_combout ))) # (\data|alumux|Mux15~0_combout  & (\data|regfile|data~276_combout )) ) ) ) # 
// ( !\data|alumux|Mux14~0_combout  & ( \data|regfile|data~132_combout  & ( (!\data|alumux|Mux15~0_combout ) # (\data|regfile|data~268_combout ) ) ) ) # ( \data|alumux|Mux14~0_combout  & ( !\data|regfile|data~132_combout  & ( (!\data|alumux|Mux15~0_combout  
// & ((\data|regfile|data~284_combout ))) # (\data|alumux|Mux15~0_combout  & (\data|regfile|data~276_combout )) ) ) ) # ( !\data|alumux|Mux14~0_combout  & ( !\data|regfile|data~132_combout  & ( (\data|alumux|Mux15~0_combout  & \data|regfile|data~268_combout 
// ) ) ) )

	.dataa(!\data|alumux|Mux15~0_combout ),
	.datab(!\data|regfile|data~268_combout ),
	.datac(!\data|regfile|data~276_combout ),
	.datad(!\data|regfile|data~284_combout ),
	.datae(!\data|alumux|Mux14~0_combout ),
	.dataf(!\data|regfile|data~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftRight1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftRight1~3 .extended_lut = "off";
defparam \data|ALU|ShiftRight1~3 .lut_mask = 64'h111105AFBBBB05AF;
defparam \data|ALU|ShiftRight1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y33_N14
stratixiii_lcell_comb \data|ALU|ShiftRight1~4 (
// Equation(s):
// \data|ALU|ShiftRight1~4_combout  = ( \data|ALU|ShiftRight1~0_combout  & ( \data|ALU|ShiftRight1~1_combout  & ( ((!\data|alumux|Mux13~0_combout  & ((\data|ALU|ShiftRight1~3_combout ))) # (\data|alumux|Mux13~0_combout  & (\data|ALU|ShiftRight1~2_combout ))) 
// # (\data|alumux|Mux12~0_combout ) ) ) ) # ( !\data|ALU|ShiftRight1~0_combout  & ( \data|ALU|ShiftRight1~1_combout  & ( (!\data|alumux|Mux13~0_combout  & (((\data|alumux|Mux12~0_combout ) # (\data|ALU|ShiftRight1~3_combout )))) # 
// (\data|alumux|Mux13~0_combout  & (\data|ALU|ShiftRight1~2_combout  & ((!\data|alumux|Mux12~0_combout )))) ) ) ) # ( \data|ALU|ShiftRight1~0_combout  & ( !\data|ALU|ShiftRight1~1_combout  & ( (!\data|alumux|Mux13~0_combout  & 
// (((\data|ALU|ShiftRight1~3_combout  & !\data|alumux|Mux12~0_combout )))) # (\data|alumux|Mux13~0_combout  & (((\data|alumux|Mux12~0_combout )) # (\data|ALU|ShiftRight1~2_combout ))) ) ) ) # ( !\data|ALU|ShiftRight1~0_combout  & ( 
// !\data|ALU|ShiftRight1~1_combout  & ( (!\data|alumux|Mux12~0_combout  & ((!\data|alumux|Mux13~0_combout  & ((\data|ALU|ShiftRight1~3_combout ))) # (\data|alumux|Mux13~0_combout  & (\data|ALU|ShiftRight1~2_combout )))) ) ) )

	.dataa(!\data|ALU|ShiftRight1~2_combout ),
	.datab(!\data|alumux|Mux13~0_combout ),
	.datac(!\data|ALU|ShiftRight1~3_combout ),
	.datad(!\data|alumux|Mux12~0_combout ),
	.datae(!\data|ALU|ShiftRight1~0_combout ),
	.dataf(!\data|ALU|ShiftRight1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftRight1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftRight1~4 .extended_lut = "off";
defparam \data|ALU|ShiftRight1~4 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \data|ALU|ShiftRight1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N10
stratixiii_lcell_comb \data|ALU|Selector15~5 (
// Equation(s):
// \data|ALU|Selector15~5_combout  = ( \data|ALU|Add0~1_sumout  & ( \data|regfile|data~132_combout  & ( (!\data|ALU|Equal0~6_combout  & ((!\data|ALU|Selector15~4_combout ) # (!\data|ALU|ShiftLeft0~4_combout ))) ) ) ) # ( !\data|ALU|Add0~1_sumout  & ( 
// \data|regfile|data~132_combout  & ( (!\data|ALU|Selector15~4_combout ) # (!\data|ALU|ShiftLeft0~4_combout ) ) ) ) # ( \data|ALU|Add0~1_sumout  & ( !\data|regfile|data~132_combout  & ( (!\data|ALU|Equal0~5_combout  & (!\data|ALU|Equal0~6_combout  & 
// ((!\data|ALU|Selector15~4_combout ) # (!\data|ALU|ShiftLeft0~4_combout )))) ) ) ) # ( !\data|ALU|Add0~1_sumout  & ( !\data|regfile|data~132_combout  & ( (!\data|ALU|Equal0~5_combout  & ((!\data|ALU|Selector15~4_combout ) # (!\data|ALU|ShiftLeft0~4_combout 
// ))) ) ) )

	.dataa(!\data|ALU|Equal0~5_combout ),
	.datab(!\data|ALU|Equal0~6_combout ),
	.datac(!\data|ALU|Selector15~4_combout ),
	.datad(!\data|ALU|ShiftLeft0~4_combout ),
	.datae(!\data|ALU|Add0~1_sumout ),
	.dataf(!\data|regfile|data~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector15~5 .extended_lut = "off";
defparam \data|ALU|Selector15~5 .lut_mask = 64'hAAA08880FFF0CCC0;
defparam \data|ALU|Selector15~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N36
stratixiii_lcell_comb \data|regfilemux|Mux15~0 (
// Equation(s):
// \data|regfilemux|Mux15~0_combout  = ( \data|ALU|Selector15~5_combout  & ( (!\data|regfilemux|Mux15~1_combout  & ((!\data|regfilemux|Mux15~2_combout ) # ((\data|ALU|ShiftRight1~4_combout  & \data|ALU|Selector15~1_combout )))) ) ) # ( 
// !\data|ALU|Selector15~5_combout  & ( !\data|regfilemux|Mux15~1_combout  ) )

	.dataa(!\data|regfilemux|Mux15~2_combout ),
	.datab(!\data|regfilemux|Mux15~1_combout ),
	.datac(!\data|ALU|ShiftRight1~4_combout ),
	.datad(!\data|ALU|Selector15~1_combout ),
	.datae(gnd),
	.dataf(!\data|ALU|Selector15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux15~0 .extended_lut = "off";
defparam \data|regfilemux|Mux15~0 .lut_mask = 64'hCCCCCCCC888C888C;
defparam \data|regfilemux|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y30_N21
dffeas \data|regfile|data~112 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~112 .is_wysiwyg = "true";
defparam \data|regfile|data~112 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y33_N0
stratixiii_lcell_comb \data|regfile|data~128 (
// Equation(s):
// \data|regfile|data~128_combout  = ( !\data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[2]~0_combout  & (((!\data|storemux|f[0]~2_combout  & ((\data|regfile|data~0_q ))) # (\data|storemux|f[0]~2_combout  & (\data|regfile|data~16_q ))))) # 
// (\data|storemux|f[2]~0_combout  & ((((\data|storemux|f[0]~2_combout ))))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[2]~0_combout  & ((!\data|storemux|f[0]~2_combout  & (\data|regfile|data~32_q )) # (\data|storemux|f[0]~2_combout  & 
// ((\data|regfile|data~48_q ))))) # (\data|storemux|f[2]~0_combout  & (((\data|storemux|f[0]~2_combout ))))) ) )

	.dataa(!\data|regfile|data~16_q ),
	.datab(!\data|storemux|f[2]~0_combout ),
	.datac(!\data|regfile|data~32_q ),
	.datad(!\data|regfile|data~48_q ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[0]~2_combout ),
	.datag(!\data|regfile|data~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~128 .extended_lut = "on";
defparam \data|regfile|data~128 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \data|regfile|data~128 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N20
stratixiii_lcell_comb \data|regfile|data~132 (
// Equation(s):
// \data|regfile|data~132_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|regfile|data~128_combout  & (((\data|regfile|data~64_q  & \data|storemux|f[2]~0_combout )))) # (\data|regfile|data~128_combout  & (((!\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~80_q )))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|regfile|data~128_combout  & (((\data|regfile|data~96_q  & \data|storemux|f[2]~0_combout )))) # (\data|regfile|data~128_combout  & (((!\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~112_q )))) ) )

	.dataa(!\data|regfile|data~112_q ),
	.datab(!\data|regfile|data~80_q ),
	.datac(!\data|regfile|data~96_q ),
	.datad(!\data|regfile|data~128_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[2]~0_combout ),
	.datag(!\data|regfile|data~64_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~132 .extended_lut = "on";
defparam \data|regfile|data~132 .lut_mask = 64'h00FF00FF0F330F55;
defparam \data|regfile|data~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N20
stratixiii_lcell_comb \data|ALU|Selector15~6 (
// Equation(s):
// \data|ALU|Selector15~6_combout  = ( \data|ALU|ShiftRight1~4_combout  & ( (!\data|ALU|Selector15~5_combout ) # (((\data|regfile|data~132_combout  & !\data|ALU|Selector15~3_combout )) # (\data|ALU|Selector15~1_combout )) ) ) # ( 
// !\data|ALU|ShiftRight1~4_combout  & ( (!\data|ALU|Selector15~5_combout ) # ((\data|regfile|data~132_combout  & !\data|ALU|Selector15~3_combout )) ) )

	.dataa(!\data|regfile|data~132_combout ),
	.datab(!\data|ALU|Selector15~5_combout ),
	.datac(!\data|ALU|Selector15~1_combout ),
	.datad(!\data|ALU|Selector15~3_combout ),
	.datae(gnd),
	.dataf(!\data|ALU|ShiftRight1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector15~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector15~6 .extended_lut = "off";
defparam \data|ALU|Selector15~6 .lut_mask = 64'hDDCCDDCCDFCFDFCF;
defparam \data|ALU|Selector15~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N12
stratixiii_lcell_comb \Control|marmux_sel[1]~3 (
// Equation(s):
// \Control|marmux_sel[1]~3_combout  = ( !\Control|state.s_sti2~q  & ( !\Control|state.s_ldi2~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|state.s_ldi2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.s_sti2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|marmux_sel[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|marmux_sel[1]~3 .extended_lut = "off";
defparam \Control|marmux_sel[1]~3 .lut_mask = 64'hF0F0F0F000000000;
defparam \Control|marmux_sel[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N0
stratixiii_lcell_comb \data|mar|data[6]~0 (
// Equation(s):
// \data|mar|data[6]~0_combout  = !\Control|marmux_sel[1]~3_combout  $ (((!\Control|state.fetch1~q ) # (\Control|state.trap2~q )))

	.dataa(!\Control|marmux_sel[1]~3_combout ),
	.datab(gnd),
	.datac(!\Control|state.fetch1~q ),
	.datad(!\Control|state.trap2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|mar|data[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|mar|data[6]~0 .extended_lut = "off";
defparam \data|mar|data[6]~0 .lut_mask = 64'h5A555A555A555A55;
defparam \data|mar|data[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N32
stratixiii_lcell_comb \data|marmux|Mux15~0 (
// Equation(s):
// \data|marmux|Mux15~0_combout  = ( \data|mdr|data [0] & ( (!\data|mar|data[6]~0_combout  & (\data|ALU|Selector15~6_combout )) # (\data|mar|data[6]~0_combout  & (((!\Control|marmux_sel[1]~3_combout ) # (\data|pc|data [0])))) ) ) # ( !\data|mdr|data [0] & ( 
// (!\data|mar|data[6]~0_combout  & (\data|ALU|Selector15~6_combout )) # (\data|mar|data[6]~0_combout  & (((\data|pc|data [0] & \Control|marmux_sel[1]~3_combout )))) ) )

	.dataa(!\data|ALU|Selector15~6_combout ),
	.datab(!\data|pc|data [0]),
	.datac(!\data|mar|data[6]~0_combout ),
	.datad(!\Control|marmux_sel[1]~3_combout ),
	.datae(gnd),
	.dataf(!\data|mdr|data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|marmux|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|marmux|Mux15~0 .extended_lut = "off";
defparam \data|marmux|Mux15~0 .lut_mask = 64'h505350535F535F53;
defparam \data|marmux|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N6
stratixiii_lcell_comb \Control|WideOr0 (
// Equation(s):
// \Control|WideOr0~combout  = ( \Control|state.trap2~q  ) # ( !\Control|state.trap2~q  & ( (((!\Control|state.fetch1~q ) # (!\Control|marmux_sel[1]~3_combout )) # (\Control|state.calc_addr2~q )) # (\Control|state.calc_addr1~q ) ) )

	.dataa(!\Control|state.calc_addr1~q ),
	.datab(!\Control|state.calc_addr2~q ),
	.datac(!\Control|state.fetch1~q ),
	.datad(!\Control|marmux_sel[1]~3_combout ),
	.datae(gnd),
	.dataf(!\Control|state.trap2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|WideOr0 .extended_lut = "off";
defparam \Control|WideOr0 .lut_mask = 64'hFFF7FFF7FFFFFFFF;
defparam \Control|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y29_N33
dffeas \data|mar|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|marmux|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mar|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mar|data[0] .is_wysiwyg = "true";
defparam \data|mar|data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N8
stratixiii_lcell_comb \Control|Selector4~1 (
// Equation(s):
// \Control|Selector4~1_combout  = ( \data|mar|data [0] & ( \Control|Selector4~0_combout  ) ) # ( !\data|mar|data [0] & ( (!\Control|state.s_ldb2~q  & \Control|Selector4~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Control|state.s_ldb2~q ),
	.datac(!\Control|Selector4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|mar|data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector4~1 .extended_lut = "off";
defparam \Control|Selector4~1 .lut_mask = 64'h0C0C0C0C0F0F0F0F;
defparam \Control|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N8
stratixiii_lcell_comb \data|regfilemux|Mux13~0 (
// Equation(s):
// \data|regfilemux|Mux13~0_combout  = ( \Control|Selector2~0_combout  & ( (\Control|Selector4~1_combout  & \Control|Selector3~0_combout ) ) ) # ( !\Control|Selector2~0_combout  & ( !\Control|Selector3~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|Selector4~1_combout ),
	.datad(!\Control|Selector3~0_combout ),
	.datae(gnd),
	.dataf(!\Control|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux13~0 .extended_lut = "off";
defparam \data|regfilemux|Mux13~0 .lut_mask = 64'hFF00FF00000F000F;
defparam \data|regfilemux|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N20
stratixiii_lcell_comb \data|regfilemux|Mux14~0 (
// Equation(s):
// \data|regfilemux|Mux14~0_combout  = ( \data|br_adder|Add0~1_sumout  & ( \Control|Selector4~1_combout  & ( \Control|Selector2~0_combout  ) ) ) # ( \data|br_adder|Add0~1_sumout  & ( !\Control|Selector4~1_combout  & ( (!\Control|Selector2~0_combout  & 
// (\data|pc|data [1])) # (\Control|Selector2~0_combout  & ((\data|mdr|data [1]))) ) ) ) # ( !\data|br_adder|Add0~1_sumout  & ( !\Control|Selector4~1_combout  & ( (!\Control|Selector2~0_combout  & (\data|pc|data [1])) # (\Control|Selector2~0_combout  & 
// ((\data|mdr|data [1]))) ) ) )

	.dataa(!\Control|Selector2~0_combout ),
	.datab(!\data|pc|data [1]),
	.datac(!\data|mdr|data [1]),
	.datad(gnd),
	.datae(!\data|br_adder|Add0~1_sumout ),
	.dataf(!\Control|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux14~0 .extended_lut = "off";
defparam \data|regfilemux|Mux14~0 .lut_mask = 64'h2727272700005555;
defparam \data|regfilemux|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N32
stratixiii_lcell_comb \data|regfilemux|Mux14~1 (
// Equation(s):
// \data|regfilemux|Mux14~1_combout  = ( \data|mdr|data [9] & ( (!\data|regfilemux|Mux13~0_combout  & (((\data|regfilemux|Mux14~0_combout )) # (\data|regfilemux|Mux6~0_combout ))) # (\data|regfilemux|Mux13~0_combout  & (((\data|ALU|Selector14~6_combout )))) 
// ) ) # ( !\data|mdr|data [9] & ( (!\data|regfilemux|Mux13~0_combout  & (\data|regfilemux|Mux14~0_combout )) # (\data|regfilemux|Mux13~0_combout  & ((\data|ALU|Selector14~6_combout ))) ) )

	.dataa(!\data|regfilemux|Mux13~0_combout ),
	.datab(!\data|regfilemux|Mux6~0_combout ),
	.datac(!\data|regfilemux|Mux14~0_combout ),
	.datad(!\data|ALU|Selector14~6_combout ),
	.datae(gnd),
	.dataf(!\data|mdr|data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux14~1 .extended_lut = "off";
defparam \data|regfilemux|Mux14~1 .lut_mask = 64'h0A5F0A5F2A7F2A7F;
defparam \data|regfilemux|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y30_N33
dffeas \data|regfile|data~113 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux14~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~113 .is_wysiwyg = "true";
defparam \data|regfile|data~113 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N36
stratixiii_lcell_comb \data|regfile|data~264 (
// Equation(s):
// \data|regfile|data~264_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[0]~2_combout  & (((\data|regfile|data~1_q  & !\data|storemux|f[2]~0_combout )))) # (\data|storemux|f[0]~2_combout  & (((\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~17_q )))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|storemux|f[0]~2_combout  & (((\data|regfile|data~33_q  & !\data|storemux|f[2]~0_combout )))) # (\data|storemux|f[0]~2_combout  & (((\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~49_q )))) ) )

	.dataa(!\data|regfile|data~17_q ),
	.datab(!\data|regfile|data~49_q ),
	.datac(!\data|regfile|data~33_q ),
	.datad(!\data|storemux|f[0]~2_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[2]~0_combout ),
	.datag(!\data|regfile|data~1_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~264 .extended_lut = "on";
defparam \data|regfile|data~264 .lut_mask = 64'h0F550F3300FF00FF;
defparam \data|regfile|data~264 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N32
stratixiii_lcell_comb \data|regfile|data~268 (
// Equation(s):
// \data|regfile|data~268_combout  = ( !\data|storemux|f[1]~1_combout  & ( ((!\data|regfile|data~264_combout  & (((\data|regfile|data~65_q  & \data|storemux|f[2]~0_combout )))) # (\data|regfile|data~264_combout  & (((!\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~81_q )))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|regfile|data~264_combout  & (((\data|regfile|data~97_q  & \data|storemux|f[2]~0_combout )))) # (\data|regfile|data~264_combout  & (((!\data|storemux|f[2]~0_combout )) # 
// (\data|regfile|data~113_q )))) ) )

	.dataa(!\data|regfile|data~113_q ),
	.datab(!\data|regfile|data~81_q ),
	.datac(!\data|regfile|data~97_q ),
	.datad(!\data|regfile|data~264_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[2]~0_combout ),
	.datag(!\data|regfile|data~65_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~268 .extended_lut = "on";
defparam \data|regfile|data~268 .lut_mask = 64'h00FF00FF0F330F55;
defparam \data|regfile|data~268 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N0
stratixiii_lcell_comb \data|ALU|ShiftLeft0~7 (
// Equation(s):
// \data|ALU|ShiftLeft0~7_combout  = ( !\data|alumux|Mux14~0_combout  & ( (!\data|alumux|Mux15~0_combout  & (\data|regfile|data~268_combout )) # (\data|alumux|Mux15~0_combout  & ((\data|regfile|data~132_combout ))) ) )

	.dataa(gnd),
	.datab(!\data|regfile|data~268_combout ),
	.datac(!\data|alumux|Mux15~0_combout ),
	.datad(!\data|regfile|data~132_combout ),
	.datae(gnd),
	.dataf(!\data|alumux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftLeft0~7 .extended_lut = "off";
defparam \data|ALU|ShiftLeft0~7 .lut_mask = 64'h303F303F00000000;
defparam \data|ALU|ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N8
stratixiii_lcell_comb \data|ALU|Selector10~4 (
// Equation(s):
// \data|ALU|Selector10~4_combout  = ( \data|alumux|Mux13~0_combout  & ( \data|ALU|Equal0~2_combout  & ( (\data|ALU|ShiftLeft0~7_combout  & (!\data|alumux|Mux12~0_combout  & !\data|ALU|ShiftLeft0~4_combout )) ) ) ) # ( !\data|alumux|Mux13~0_combout  & ( 
// \data|ALU|Equal0~2_combout  & ( (!\data|alumux|Mux12~0_combout  & (\data|ALU|ShiftLeft0~15_combout  & !\data|ALU|ShiftLeft0~4_combout )) ) ) )

	.dataa(!\data|ALU|ShiftLeft0~7_combout ),
	.datab(!\data|alumux|Mux12~0_combout ),
	.datac(!\data|ALU|ShiftLeft0~15_combout ),
	.datad(!\data|ALU|ShiftLeft0~4_combout ),
	.datae(!\data|alumux|Mux13~0_combout ),
	.dataf(!\data|ALU|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector10~4 .extended_lut = "off";
defparam \data|ALU|Selector10~4 .lut_mask = 64'h000000000C004400;
defparam \data|ALU|Selector10~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N26
stratixiii_lcell_comb \data|ALU|Selector10~2 (
// Equation(s):
// \data|ALU|Selector10~2_combout  = ( \data|ALU|ShiftLeft0~4_combout  & ( \data|ALU|Equal0~0_combout  & ( \data|regfile|data~148_combout  ) ) ) # ( !\data|ALU|ShiftLeft0~4_combout  & ( \data|ALU|Equal0~0_combout  & ( (\data|alumux|Mux12~0_combout  & 
// (\data|regfile|data~148_combout  & ((\data|alumux|Mux13~0_combout ) # (\data|alumux|Mux14~0_combout )))) ) ) )

	.dataa(!\data|alumux|Mux14~0_combout ),
	.datab(!\data|alumux|Mux13~0_combout ),
	.datac(!\data|alumux|Mux12~0_combout ),
	.datad(!\data|regfile|data~148_combout ),
	.datae(!\data|ALU|ShiftLeft0~4_combout ),
	.dataf(!\data|ALU|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector10~2 .extended_lut = "off";
defparam \data|ALU|Selector10~2 .lut_mask = 64'h00000000000700FF;
defparam \data|ALU|Selector10~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N12
stratixiii_lcell_comb \data|ALU|Selector10~3 (
// Equation(s):
// \data|ALU|Selector10~3_combout  = ( \data|ALU|ShiftRight0~5_combout  & ( \data|ALU|ShiftRight0~2_combout  & ( (!\data|ALU|ShiftLeft0~4_combout  & (\data|alumux|Mux12~0_combout  & ((\data|ALU|Equal0~0_combout ) # (\data|ALU|Equal0~1_combout )))) # 
// (\data|ALU|ShiftLeft0~4_combout  & (((\data|ALU|Equal0~0_combout )) # (\data|ALU|Equal0~1_combout ))) ) ) ) # ( !\data|ALU|ShiftRight0~5_combout  & ( \data|ALU|ShiftRight0~2_combout  & ( (\data|ALU|Equal0~1_combout  & ((\data|alumux|Mux12~0_combout ) # 
// (\data|ALU|ShiftLeft0~4_combout ))) ) ) ) # ( \data|ALU|ShiftRight0~5_combout  & ( !\data|ALU|ShiftRight0~2_combout  & ( (\data|ALU|Equal0~0_combout  & ((\data|alumux|Mux12~0_combout ) # (\data|ALU|ShiftLeft0~4_combout ))) ) ) )

	.dataa(!\data|ALU|ShiftLeft0~4_combout ),
	.datab(!\data|ALU|Equal0~1_combout ),
	.datac(!\data|alumux|Mux12~0_combout ),
	.datad(!\data|ALU|Equal0~0_combout ),
	.datae(!\data|ALU|ShiftRight0~5_combout ),
	.dataf(!\data|ALU|ShiftRight0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector10~3 .extended_lut = "off";
defparam \data|ALU|Selector10~3 .lut_mask = 64'h0000005F1313135F;
defparam \data|ALU|Selector10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y33_N22
stratixiii_lcell_comb \data|ALU|Selector10~5 (
// Equation(s):
// \data|ALU|Selector10~5_combout  = ( \data|regfile|data~244_combout  & ( \data|alumux|Mux14~0_combout  & ( (!\data|alumux|Mux15~0_combout  & (\data|regfile|data~236_combout )) # (\data|alumux|Mux15~0_combout  & ((\data|regfile|data~212_combout ))) ) ) ) # 
// ( !\data|regfile|data~244_combout  & ( \data|alumux|Mux14~0_combout  & ( (!\data|alumux|Mux15~0_combout  & (\data|regfile|data~236_combout )) # (\data|alumux|Mux15~0_combout  & ((\data|regfile|data~212_combout ))) ) ) ) # ( \data|regfile|data~244_combout  
// & ( !\data|alumux|Mux14~0_combout  & ( (!\data|alumux|Mux15~0_combout ) # (\data|regfile|data~252_combout ) ) ) ) # ( !\data|regfile|data~244_combout  & ( !\data|alumux|Mux14~0_combout  & ( (\data|regfile|data~252_combout  & \data|alumux|Mux15~0_combout ) 
// ) ) )

	.dataa(!\data|regfile|data~236_combout ),
	.datab(!\data|regfile|data~252_combout ),
	.datac(!\data|regfile|data~212_combout ),
	.datad(!\data|alumux|Mux15~0_combout ),
	.datae(!\data|regfile|data~244_combout ),
	.dataf(!\data|alumux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector10~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector10~5 .extended_lut = "off";
defparam \data|ALU|Selector10~5 .lut_mask = 64'h0033FF33550F550F;
defparam \data|ALU|Selector10~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y33_N20
stratixiii_lcell_comb \data|ALU|Selector10~6 (
// Equation(s):
// \data|ALU|Selector10~6_combout  = ( \data|ALU|ShiftRight1~5_combout  & ( \data|ALU|Selector10~5_combout  & ( (!\data|alumux|Mux12~0_combout  & (!\data|ALU|ShiftLeft0~4_combout  & !\data|ALU|Selector15~0_combout )) ) ) ) # ( 
// !\data|ALU|ShiftRight1~5_combout  & ( \data|ALU|Selector10~5_combout  & ( (!\data|alumux|Mux12~0_combout  & (!\data|ALU|ShiftLeft0~4_combout  & (!\data|ALU|Selector15~0_combout  & !\data|alumux|Mux13~0_combout ))) ) ) ) # ( \data|ALU|ShiftRight1~5_combout 
//  & ( !\data|ALU|Selector10~5_combout  & ( (!\data|alumux|Mux12~0_combout  & (!\data|ALU|ShiftLeft0~4_combout  & (!\data|ALU|Selector15~0_combout  & \data|alumux|Mux13~0_combout ))) ) ) )

	.dataa(!\data|alumux|Mux12~0_combout ),
	.datab(!\data|ALU|ShiftLeft0~4_combout ),
	.datac(!\data|ALU|Selector15~0_combout ),
	.datad(!\data|alumux|Mux13~0_combout ),
	.datae(!\data|ALU|ShiftRight1~5_combout ),
	.dataf(!\data|ALU|Selector10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector10~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector10~6 .extended_lut = "off";
defparam \data|ALU|Selector10~6 .lut_mask = 64'h0000008080008080;
defparam \data|ALU|Selector10~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N32
stratixiii_lcell_comb \data|ALU|Selector10~7 (
// Equation(s):
// \data|ALU|Selector10~7_combout  = ( \data|ALU|Add0~21_sumout  & ( !\Control|state.shf~q  & ( (!\Control|Selector1~1_combout  & (\data|regfile|data~244_combout  & ((!\Control|Selector0~0_combout ) # (\data|alumux|Mux10~1_combout )))) # 
// (\Control|Selector1~1_combout  & (((!\data|regfile|data~244_combout ) # (\Control|Selector0~0_combout )))) ) ) ) # ( !\data|ALU|Add0~21_sumout  & ( !\Control|state.shf~q  & ( (!\Control|Selector1~1_combout  & (\data|regfile|data~244_combout  & 
// ((!\Control|Selector0~0_combout ) # (\data|alumux|Mux10~1_combout )))) # (\Control|Selector1~1_combout  & (((!\data|regfile|data~244_combout  & !\Control|Selector0~0_combout )))) ) ) )

	.dataa(!\Control|Selector1~1_combout ),
	.datab(!\data|alumux|Mux10~1_combout ),
	.datac(!\data|regfile|data~244_combout ),
	.datad(!\Control|Selector0~0_combout ),
	.datae(!\data|ALU|Add0~21_sumout ),
	.dataf(!\Control|state.shf~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector10~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector10~7 .extended_lut = "off";
defparam \data|ALU|Selector10~7 .lut_mask = 64'h5A025A5700000000;
defparam \data|ALU|Selector10~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N0
stratixiii_lcell_comb \data|ALU|Selector10~8 (
// Equation(s):
// \data|ALU|Selector10~8_combout  = ( \data|ALU|Selector10~1_combout  & ( \data|ALU|Selector10~7_combout  ) ) # ( !\data|ALU|Selector10~1_combout  & ( \data|ALU|Selector10~7_combout  ) ) # ( \data|ALU|Selector10~1_combout  & ( 
// !\data|ALU|Selector10~7_combout  & ( (((\data|ALU|Selector10~6_combout ) # (\data|ALU|Selector10~3_combout )) # (\data|ALU|Selector10~2_combout )) # (\data|ALU|Selector10~4_combout ) ) ) ) # ( !\data|ALU|Selector10~1_combout  & ( 
// !\data|ALU|Selector10~7_combout  & ( ((\data|ALU|Selector10~6_combout ) # (\data|ALU|Selector10~2_combout )) # (\data|ALU|Selector10~4_combout ) ) ) )

	.dataa(!\data|ALU|Selector10~4_combout ),
	.datab(!\data|ALU|Selector10~2_combout ),
	.datac(!\data|ALU|Selector10~3_combout ),
	.datad(!\data|ALU|Selector10~6_combout ),
	.datae(!\data|ALU|Selector10~1_combout ),
	.dataf(!\data|ALU|Selector10~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector10~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector10~8 .extended_lut = "off";
defparam \data|ALU|Selector10~8 .lut_mask = 64'h77FF7FFFFFFFFFFF;
defparam \data|ALU|Selector10~8 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X19_Y51_N94
stratixiii_io_ibuf \mem_rdata[5]~input (
	.i(mem_rdata[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[5]~input_o ));
// synopsys translate_off
defparam \mem_rdata[5]~input .bus_hold = "false";
defparam \mem_rdata[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y32_N1
dffeas \data|mdr|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|ALU|Selector10~8_combout ),
	.asdata(\mem_rdata[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|WideOr2~1_combout ),
	.ena(\Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mdr|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mdr|data[5] .is_wysiwyg = "true";
defparam \data|mdr|data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y31_N15
dffeas \data|IR|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|mdr|data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|IR|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data|IR|data[5] .is_wysiwyg = "true";
defparam \data|IR|data[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N8
stratixiii_lcell_comb \Control|next_state.s_add_imm~1 (
// Equation(s):
// \Control|next_state.s_add_imm~1_combout  = ( !\data|IR|data [14] & ( (\data|IR|data [5] & \Control|next_state.s_add_imm~0_combout ) ) )

	.dataa(!\data|IR|data [5]),
	.datab(!\Control|next_state.s_add_imm~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|IR|data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|next_state.s_add_imm~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|next_state.s_add_imm~1 .extended_lut = "off";
defparam \Control|next_state.s_add_imm~1 .lut_mask = 64'h1111111100000000;
defparam \Control|next_state.s_add_imm~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y31_N9
dffeas \Control|state.s_add_imm (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|next_state.s_add_imm~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.s_add_imm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.s_add_imm .is_wysiwyg = "true";
defparam \Control|state.s_add_imm .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N18
stratixiii_lcell_comb \data|alumux|Mux5~1 (
// Equation(s):
// \data|alumux|Mux5~1_combout  = ( \Control|state.s_and_imm~q  & ( (!\Control|state.calc_addr1~q  & \data|IR|data [4]) ) ) # ( !\Control|state.s_and_imm~q  & ( (\Control|state.s_add_imm~q  & (!\Control|state.calc_addr1~q  & \data|IR|data [4])) ) )

	.dataa(!\Control|state.s_add_imm~q ),
	.datab(!\Control|state.calc_addr1~q ),
	.datac(gnd),
	.datad(!\data|IR|data [4]),
	.datae(gnd),
	.dataf(!\Control|state.s_and_imm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|alumux|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|alumux|Mux5~1 .extended_lut = "off";
defparam \data|alumux|Mux5~1 .lut_mask = 64'h0044004400CC00CC;
defparam \data|alumux|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y30_N1
dffeas \data|regfile|data~127 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~386_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~127 .is_wysiwyg = "true";
defparam \data|regfile|data~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y34_N33
dffeas \data|regfile|data~111 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~393_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~111 .is_wysiwyg = "true";
defparam \data|regfile|data~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y31_N27
dffeas \data|regfile|data~63 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~390_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~63 .is_wysiwyg = "true";
defparam \data|regfile|data~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y33_N25
dffeas \data|regfile|data~47 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~392_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~47 .is_wysiwyg = "true";
defparam \data|regfile|data~47 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y33_N14
stratixiii_lcell_comb \data|regfile|data~31feeder (
// Equation(s):
// \data|regfile|data~31feeder_combout  = ( \data|regfilemux|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfilemux|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~31feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~31feeder .extended_lut = "off";
defparam \data|regfile|data~31feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data|regfile|data~31feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y33_N15
dffeas \data|regfile|data~31 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfile|data~31feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data|regfile|data~389_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~31 .is_wysiwyg = "true";
defparam \data|regfile|data~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y33_N5
dffeas \data|regfile|data~15 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~391_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~15 .is_wysiwyg = "true";
defparam \data|regfile|data~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y33_N24
stratixiii_lcell_comb \data|regfile|data~360 (
// Equation(s):
// \data|regfile|data~360_combout  = ( !\data|IR|data [1] & ( ((!\data|IR|data [2] & ((!\data|IR|data [0] & (\data|regfile|data~15_q )) # (\data|IR|data [0] & ((\data|regfile|data~31_q ))))) # (\data|IR|data [2] & (((\data|IR|data [0]))))) ) ) # ( 
// \data|IR|data [1] & ( (!\data|IR|data [2] & ((!\data|IR|data [0] & (((\data|regfile|data~47_q )))) # (\data|IR|data [0] & (\data|regfile|data~63_q )))) # (\data|IR|data [2] & ((((\data|IR|data [0]))))) ) )

	.dataa(!\data|regfile|data~63_q ),
	.datab(!\data|IR|data [2]),
	.datac(!\data|regfile|data~47_q ),
	.datad(!\data|IR|data [0]),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|regfile|data~31_q ),
	.datag(!\data|regfile|data~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~360_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~360 .extended_lut = "on";
defparam \data|regfile|data~360 .lut_mask = 64'h0C330C770CFF0C77;
defparam \data|regfile|data~360 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y34_N1
dffeas \data|regfile|data~79 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~388_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~79 .is_wysiwyg = "true";
defparam \data|regfile|data~79 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N32
stratixiii_lcell_comb \data|regfile|data~364 (
// Equation(s):
// \data|regfile|data~364_combout  = ( !\data|IR|data [1] & ( ((!\data|IR|data [2] & (((\data|regfile|data~360_combout )))) # (\data|IR|data [2] & ((!\data|regfile|data~360_combout  & ((\data|regfile|data~79_q ))) # (\data|regfile|data~360_combout  & 
// (\data|regfile|data~95_q ))))) ) ) # ( \data|IR|data [1] & ( ((!\data|IR|data [2] & (((\data|regfile|data~360_combout )))) # (\data|IR|data [2] & ((!\data|regfile|data~360_combout  & ((\data|regfile|data~111_q ))) # (\data|regfile|data~360_combout  & 
// (\data|regfile|data~127_q ))))) ) )

	.dataa(!\data|regfile|data~95_q ),
	.datab(!\data|regfile|data~127_q ),
	.datac(!\data|regfile|data~111_q ),
	.datad(!\data|IR|data [2]),
	.datae(!\data|IR|data [1]),
	.dataf(!\data|regfile|data~360_combout ),
	.datag(!\data|regfile|data~79_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~364_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~364 .extended_lut = "on";
defparam \data|regfile|data~364 .lut_mask = 64'h000F000FFF55FF33;
defparam \data|regfile|data~364 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y33_N24
stratixiii_lcell_comb \data|ALU|ShiftLeft0~3 (
// Equation(s):
// \data|ALU|ShiftLeft0~3_combout  = ( \data|regfile|data~372_combout  & ( \Control|alumux_sel[1]~0_combout  & ( !\data|alumux|Mux5~0_combout  ) ) ) # ( !\data|regfile|data~372_combout  & ( \Control|alumux_sel[1]~0_combout  & ( (!\data|alumux|Mux5~0_combout  
// & (((\data|regfile|data~364_combout ) # (\data|regfile|data~380_combout )) # (\data|alumux|Mux5~1_combout ))) ) ) ) # ( \data|regfile|data~372_combout  & ( !\Control|alumux_sel[1]~0_combout  & ( (\data|alumux|Mux5~1_combout  & !\data|alumux|Mux5~0_combout 
// ) ) ) ) # ( !\data|regfile|data~372_combout  & ( !\Control|alumux_sel[1]~0_combout  & ( (\data|alumux|Mux5~1_combout  & !\data|alumux|Mux5~0_combout ) ) ) )

	.dataa(!\data|alumux|Mux5~1_combout ),
	.datab(!\data|alumux|Mux5~0_combout ),
	.datac(!\data|regfile|data~380_combout ),
	.datad(!\data|regfile|data~364_combout ),
	.datae(!\data|regfile|data~372_combout ),
	.dataf(!\Control|alumux_sel[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftLeft0~3 .extended_lut = "off";
defparam \data|ALU|ShiftLeft0~3 .lut_mask = 64'h444444444CCCCCCC;
defparam \data|ALU|ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y33_N12
stratixiii_lcell_comb \data|ALU|ShiftLeft0~1 (
// Equation(s):
// \data|ALU|ShiftLeft0~1_combout  = ( \data|regfile|data~324_combout  & ( \Control|alumux_sel[1]~0_combout  & ( !\data|alumux|Mux5~0_combout  ) ) ) # ( !\data|regfile|data~324_combout  & ( \Control|alumux_sel[1]~0_combout  & ( (!\data|alumux|Mux5~0_combout  
// & (((\data|regfile|data~316_combout ) # (\data|alumux|Mux5~1_combout )) # (\data|regfile|data~332_combout ))) ) ) ) # ( \data|regfile|data~324_combout  & ( !\Control|alumux_sel[1]~0_combout  & ( (!\data|alumux|Mux5~0_combout  & \data|alumux|Mux5~1_combout 
// ) ) ) ) # ( !\data|regfile|data~324_combout  & ( !\Control|alumux_sel[1]~0_combout  & ( (!\data|alumux|Mux5~0_combout  & \data|alumux|Mux5~1_combout ) ) ) )

	.dataa(!\data|regfile|data~332_combout ),
	.datab(!\data|alumux|Mux5~0_combout ),
	.datac(!\data|alumux|Mux5~1_combout ),
	.datad(!\data|regfile|data~316_combout ),
	.datae(!\data|regfile|data~324_combout ),
	.dataf(!\Control|alumux_sel[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftLeft0~1 .extended_lut = "off";
defparam \data|ALU|ShiftLeft0~1 .lut_mask = 64'h0C0C0C0C4CCCCCCC;
defparam \data|ALU|ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y33_N36
stratixiii_lcell_comb \data|ALU|ShiftLeft0~2 (
// Equation(s):
// \data|ALU|ShiftLeft0~2_combout  = ( !\data|alumux|Mux5~0_combout  & ( \Control|alumux_sel[1]~0_combout  & ( (((\data|regfile|data~340_combout ) # (\data|alumux|Mux5~1_combout )) # (\data|regfile|data~348_combout )) # (\data|regfile|data~356_combout ) ) ) 
// ) # ( !\data|alumux|Mux5~0_combout  & ( !\Control|alumux_sel[1]~0_combout  & ( \data|alumux|Mux5~1_combout  ) ) )

	.dataa(!\data|regfile|data~356_combout ),
	.datab(!\data|regfile|data~348_combout ),
	.datac(!\data|alumux|Mux5~1_combout ),
	.datad(!\data|regfile|data~340_combout ),
	.datae(!\data|alumux|Mux5~0_combout ),
	.dataf(!\Control|alumux_sel[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftLeft0~2 .extended_lut = "off";
defparam \data|ALU|ShiftLeft0~2 .lut_mask = 64'h0F0F00007FFF0000;
defparam \data|ALU|ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y33_N20
stratixiii_lcell_comb \data|ALU|ShiftLeft0~4 (
// Equation(s):
// \data|ALU|ShiftLeft0~4_combout  = ( \data|ALU|ShiftLeft0~2_combout  & ( \data|alumux|Mux11~0_combout  ) ) # ( !\data|ALU|ShiftLeft0~2_combout  & ( \data|alumux|Mux11~0_combout  ) ) # ( \data|ALU|ShiftLeft0~2_combout  & ( !\data|alumux|Mux11~0_combout  ) ) 
// # ( !\data|ALU|ShiftLeft0~2_combout  & ( !\data|alumux|Mux11~0_combout  & ( ((!\data|ALU|ShiftLeft0~0_combout ) # ((\data|alumux|Mux10~1_combout ) # (\data|ALU|ShiftLeft0~1_combout ))) # (\data|ALU|ShiftLeft0~3_combout ) ) ) )

	.dataa(!\data|ALU|ShiftLeft0~3_combout ),
	.datab(!\data|ALU|ShiftLeft0~0_combout ),
	.datac(!\data|ALU|ShiftLeft0~1_combout ),
	.datad(!\data|alumux|Mux10~1_combout ),
	.datae(!\data|ALU|ShiftLeft0~2_combout ),
	.dataf(!\data|alumux|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftLeft0~4 .extended_lut = "off";
defparam \data|ALU|ShiftLeft0~4 .lut_mask = 64'hDFFFFFFFFFFFFFFF;
defparam \data|ALU|ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y33_N4
stratixiii_lcell_comb \data|ALU|Selector6~5 (
// Equation(s):
// \data|ALU|Selector6~5_combout  = ( \Control|alumux_sel[1]~0_combout  & ( (!\data|alumux|Mux5~0_combout  & (!\data|alumux|Mux5~1_combout  & ((!\data|regfile|data~324_combout )))) # (\data|alumux|Mux5~0_combout  & (((!\data|IR|data [5])))) ) ) # ( 
// !\Control|alumux_sel[1]~0_combout  & ( (!\data|alumux|Mux5~0_combout  & (!\data|alumux|Mux5~1_combout )) # (\data|alumux|Mux5~0_combout  & ((!\data|IR|data [5]))) ) )

	.dataa(!\data|alumux|Mux5~1_combout ),
	.datab(!\data|alumux|Mux5~0_combout ),
	.datac(!\data|IR|data [5]),
	.datad(!\data|regfile|data~324_combout ),
	.datae(gnd),
	.dataf(!\Control|alumux_sel[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector6~5 .extended_lut = "off";
defparam \data|ALU|Selector6~5 .lut_mask = 64'hB8B8B8B8B830B830;
defparam \data|ALU|Selector6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N36
stratixiii_lcell_comb \data|ALU|Selector6~6 (
// Equation(s):
// \data|ALU|Selector6~6_combout  = ( \data|regfile|data~220_combout  & ( (!\Control|state.shf~q  & (!\Control|Selector1~1_combout  & ((!\Control|Selector0~0_combout ) # (!\data|ALU|Selector6~5_combout )))) ) ) # ( !\data|regfile|data~220_combout  & ( 
// (!\Control|Selector0~0_combout  & (!\Control|state.shf~q  & \Control|Selector1~1_combout )) ) )

	.dataa(!\Control|Selector0~0_combout ),
	.datab(!\Control|state.shf~q ),
	.datac(!\data|ALU|Selector6~5_combout ),
	.datad(!\Control|Selector1~1_combout ),
	.datae(gnd),
	.dataf(!\data|regfile|data~220_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector6~6 .extended_lut = "off";
defparam \data|ALU|Selector6~6 .lut_mask = 64'h00880088C800C800;
defparam \data|ALU|Selector6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N32
stratixiii_lcell_comb \data|ALU|Selector6~7 (
// Equation(s):
// \data|ALU|Selector6~7_combout  = ( !\data|ALU|Selector6~6_combout  & ( (!\data|ALU|Selector15~4_combout ) # ((!\data|alumux|Mux12~0_combout  & !\data|ALU|ShiftLeft0~4_combout )) ) )

	.dataa(!\data|alumux|Mux12~0_combout ),
	.datab(gnd),
	.datac(!\data|ALU|Selector15~4_combout ),
	.datad(!\data|ALU|ShiftLeft0~4_combout ),
	.datae(gnd),
	.dataf(!\data|ALU|Selector6~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector6~7 .extended_lut = "off";
defparam \data|ALU|Selector6~7 .lut_mask = 64'hFAF0FAF000000000;
defparam \data|ALU|Selector6~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N28
stratixiii_lcell_comb \data|ALU|Selector6~9 (
// Equation(s):
// \data|ALU|Selector6~9_combout  = ( \data|ALU|ShiftLeft0~22_combout  & ( \data|ALU|Selector6~2_combout  ) ) # ( !\data|ALU|ShiftLeft0~22_combout  & ( \data|ALU|Selector6~2_combout  & ( (\data|ALU|ShiftLeft0~15_combout  & (!\data|ALU|ShiftLeft0~4_combout  & 
// (\data|ALU|Selector11~4_combout  & \data|ALU|Equal0~2_combout ))) ) ) ) # ( \data|ALU|ShiftLeft0~22_combout  & ( !\data|ALU|Selector6~2_combout  & ( (\data|ALU|ShiftLeft0~15_combout  & (!\data|ALU|ShiftLeft0~4_combout  & (\data|ALU|Selector11~4_combout  & 
// \data|ALU|Equal0~2_combout ))) ) ) ) # ( !\data|ALU|ShiftLeft0~22_combout  & ( !\data|ALU|Selector6~2_combout  & ( (\data|ALU|ShiftLeft0~15_combout  & (!\data|ALU|ShiftLeft0~4_combout  & (\data|ALU|Selector11~4_combout  & \data|ALU|Equal0~2_combout ))) ) 
// ) )

	.dataa(!\data|ALU|ShiftLeft0~15_combout ),
	.datab(!\data|ALU|ShiftLeft0~4_combout ),
	.datac(!\data|ALU|Selector11~4_combout ),
	.datad(!\data|ALU|Equal0~2_combout ),
	.datae(!\data|ALU|ShiftLeft0~22_combout ),
	.dataf(!\data|ALU|Selector6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector6~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector6~9 .extended_lut = "off";
defparam \data|ALU|Selector6~9 .lut_mask = 64'h000400040004FFFF;
defparam \data|ALU|Selector6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N22
stratixiii_lcell_comb \data|ALU|Selector6~10 (
// Equation(s):
// \data|ALU|Selector6~10_combout  = ( !\data|ALU|ShiftLeft0~4_combout  & ( !\data|alumux|Mux12~0_combout  & ( (\data|ALU|Equal0~0_combout  & ((!\data|alumux|Mux13~0_combout  & (\data|ALU|ShiftRight1~5_combout )) # (\data|alumux|Mux13~0_combout  & 
// ((\data|ALU|ShiftRight0~0_combout ))))) ) ) )

	.dataa(!\data|ALU|ShiftRight1~5_combout ),
	.datab(!\data|ALU|ShiftRight0~0_combout ),
	.datac(!\data|ALU|Equal0~0_combout ),
	.datad(!\data|alumux|Mux13~0_combout ),
	.datae(!\data|ALU|ShiftLeft0~4_combout ),
	.dataf(!\data|alumux|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector6~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector6~10 .extended_lut = "off";
defparam \data|ALU|Selector6~10 .lut_mask = 64'h0503000000000000;
defparam \data|ALU|Selector6~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N0
stratixiii_lcell_comb \data|ALU|Selector6~8 (
// Equation(s):
// \data|ALU|Selector6~8_combout  = ( \data|ALU|Selector6~10_combout  & ( \data|ALU|Equal0~6_combout  ) ) # ( !\data|ALU|Selector6~10_combout  & ( \data|ALU|Equal0~6_combout  & ( (!\data|ALU|Selector6~7_combout ) # (((\data|ALU|Add0~37_sumout ) # 
// (\data|ALU|Selector6~9_combout )) # (\data|ALU|Selector6~3_combout )) ) ) ) # ( \data|ALU|Selector6~10_combout  & ( !\data|ALU|Equal0~6_combout  ) ) # ( !\data|ALU|Selector6~10_combout  & ( !\data|ALU|Equal0~6_combout  & ( (!\data|ALU|Selector6~7_combout 
// ) # ((\data|ALU|Selector6~9_combout ) # (\data|ALU|Selector6~3_combout )) ) ) )

	.dataa(!\data|ALU|Selector6~7_combout ),
	.datab(!\data|ALU|Selector6~3_combout ),
	.datac(!\data|ALU|Selector6~9_combout ),
	.datad(!\data|ALU|Add0~37_sumout ),
	.datae(!\data|ALU|Selector6~10_combout ),
	.dataf(!\data|ALU|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector6~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector6~8 .extended_lut = "off";
defparam \data|ALU|Selector6~8 .lut_mask = 64'hBFBFFFFFBFFFFFFF;
defparam \data|ALU|Selector6~8 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y51_N94
stratixiii_io_ibuf \mem_rdata[9]~input (
	.i(mem_rdata[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[9]~input_o ));
// synopsys translate_off
defparam \mem_rdata[9]~input .bus_hold = "false";
defparam \mem_rdata[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y32_N1
dffeas \data|mdr|data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|ALU|Selector6~8_combout ),
	.asdata(\mem_rdata[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|WideOr2~1_combout ),
	.ena(\Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mdr|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mdr|data[9] .is_wysiwyg = "true";
defparam \data|mdr|data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y31_N1
dffeas \data|IR|data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|mdr|data [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|IR|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \data|IR|data[9] .is_wysiwyg = "true";
defparam \data|IR|data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y33_N11
dffeas \data|CC|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|regfilemux|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Control|WideOr8~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|CC|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data|CC|data[2] .is_wysiwyg = "true";
defparam \data|CC|data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N24
stratixiii_lcell_comb \data|gencc|WideOr0~1 (
// Equation(s):
// \data|gencc|WideOr0~1_combout  = ( \data|mdr|data [13] & ( \data|ALU|Selector10~8_combout  & ( (!\data|regfilemux|Mux13~0_combout  & (!\data|regfilemux|Mux6~0_combout  & (!\data|regfilemux|Mux10~0_combout  & !\data|regfilemux|Mux13~2_combout ))) ) ) ) # ( 
// !\data|mdr|data [13] & ( \data|ALU|Selector10~8_combout  & ( (!\data|regfilemux|Mux13~0_combout  & (!\data|regfilemux|Mux10~0_combout  & !\data|regfilemux|Mux13~2_combout )) ) ) ) # ( \data|mdr|data [13] & ( !\data|ALU|Selector10~8_combout  & ( 
// (!\data|regfilemux|Mux13~2_combout  & (((!\data|regfilemux|Mux6~0_combout  & !\data|regfilemux|Mux10~0_combout )) # (\data|regfilemux|Mux13~0_combout ))) ) ) ) # ( !\data|mdr|data [13] & ( !\data|ALU|Selector10~8_combout  & ( 
// (!\data|regfilemux|Mux13~2_combout  & ((!\data|regfilemux|Mux10~0_combout ) # (\data|regfilemux|Mux13~0_combout ))) ) ) )

	.dataa(!\data|regfilemux|Mux13~0_combout ),
	.datab(!\data|regfilemux|Mux6~0_combout ),
	.datac(!\data|regfilemux|Mux10~0_combout ),
	.datad(!\data|regfilemux|Mux13~2_combout ),
	.datae(!\data|mdr|data [13]),
	.dataf(!\data|ALU|Selector10~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|gencc|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|gencc|WideOr0~1 .extended_lut = "off";
defparam \data|gencc|WideOr0~1 .lut_mask = 64'hF500D500A0008000;
defparam \data|gencc|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y32_N16
stratixiii_lcell_comb \data|gencc|WideOr0~2 (
// Equation(s):
// \data|gencc|WideOr0~2_combout  = ( !\data|regfilemux|Mux15~0_combout  & ( !\data|regfilemux|Mux12~1_combout  & ( (!\data|regfilemux|Mux1~0_combout  & (!\data|regfilemux|Mux8~1_combout  & (!\data|regfilemux|Mux0~0_combout  & 
// !\data|regfilemux|Mux3~1_combout ))) ) ) )

	.dataa(!\data|regfilemux|Mux1~0_combout ),
	.datab(!\data|regfilemux|Mux8~1_combout ),
	.datac(!\data|regfilemux|Mux0~0_combout ),
	.datad(!\data|regfilemux|Mux3~1_combout ),
	.datae(!\data|regfilemux|Mux15~0_combout ),
	.dataf(!\data|regfilemux|Mux12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|gencc|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|gencc|WideOr0~2 .extended_lut = "off";
defparam \data|gencc|WideOr0~2 .lut_mask = 64'h8000000000000000;
defparam \data|gencc|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y31_N24
stratixiii_lcell_comb \data|gencc|WideOr0~0 (
// Equation(s):
// \data|gencc|WideOr0~0_combout  = ( !\data|regfilemux|Mux6~4_combout  & ( !\data|regfilemux|Mux5~0_combout  & ( (!\data|regfilemux|Mux7~0_combout  & (!\data|regfilemux|Mux4~1_combout  & (!\data|regfilemux|Mux2~0_combout  & !\data|regfilemux|Mux14~1_combout 
// ))) ) ) )

	.dataa(!\data|regfilemux|Mux7~0_combout ),
	.datab(!\data|regfilemux|Mux4~1_combout ),
	.datac(!\data|regfilemux|Mux2~0_combout ),
	.datad(!\data|regfilemux|Mux14~1_combout ),
	.datae(!\data|regfilemux|Mux6~4_combout ),
	.dataf(!\data|regfilemux|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|gencc|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|gencc|WideOr0~0 .extended_lut = "off";
defparam \data|gencc|WideOr0~0 .lut_mask = 64'h8000000000000000;
defparam \data|gencc|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N24
stratixiii_lcell_comb \data|gencc|WideOr0 (
// Equation(s):
// \data|gencc|WideOr0~combout  = ( !\data|regfilemux|Mux11~1_combout  & ( (\data|gencc|WideOr0~1_combout  & (!\data|regfilemux|Mux9~1_combout  & (\data|gencc|WideOr0~2_combout  & \data|gencc|WideOr0~0_combout ))) ) )

	.dataa(!\data|gencc|WideOr0~1_combout ),
	.datab(!\data|regfilemux|Mux9~1_combout ),
	.datac(!\data|gencc|WideOr0~2_combout ),
	.datad(!\data|gencc|WideOr0~0_combout ),
	.datae(gnd),
	.dataf(!\data|regfilemux|Mux11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|gencc|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|gencc|WideOr0 .extended_lut = "off";
defparam \data|gencc|WideOr0 .lut_mask = 64'h0004000400000000;
defparam \data|gencc|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y33_N25
dffeas \data|CC|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|gencc|WideOr0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Control|WideOr8~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|CC|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data|CC|data[1] .is_wysiwyg = "true";
defparam \data|CC|data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N22
stratixiii_lcell_comb \data|gencc|out[0]~0 (
// Equation(s):
// \data|gencc|out[0]~0_combout  = ( \data|gencc|WideOr0~0_combout  & ( \data|regfilemux|Mux11~1_combout  & ( !\data|regfilemux|Mux0~0_combout  ) ) ) # ( !\data|gencc|WideOr0~0_combout  & ( \data|regfilemux|Mux11~1_combout  & ( 
// !\data|regfilemux|Mux0~0_combout  ) ) ) # ( \data|gencc|WideOr0~0_combout  & ( !\data|regfilemux|Mux11~1_combout  & ( (!\data|regfilemux|Mux0~0_combout  & ((!\data|gencc|WideOr0~1_combout ) # ((!\data|gencc|WideOr0~2_combout ) # 
// (\data|regfilemux|Mux9~1_combout )))) ) ) ) # ( !\data|gencc|WideOr0~0_combout  & ( !\data|regfilemux|Mux11~1_combout  & ( !\data|regfilemux|Mux0~0_combout  ) ) )

	.dataa(!\data|gencc|WideOr0~1_combout ),
	.datab(!\data|regfilemux|Mux9~1_combout ),
	.datac(!\data|regfilemux|Mux0~0_combout ),
	.datad(!\data|gencc|WideOr0~2_combout ),
	.datae(!\data|gencc|WideOr0~0_combout ),
	.dataf(!\data|regfilemux|Mux11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|gencc|out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|gencc|out[0]~0 .extended_lut = "off";
defparam \data|gencc|out[0]~0 .lut_mask = 64'hF0F0F0B0F0F0F0F0;
defparam \data|gencc|out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y33_N23
dffeas \data|CC|data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|gencc|out[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Control|WideOr8~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|CC|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data|CC|data[0] .is_wysiwyg = "true";
defparam \data|CC|data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N14
stratixiii_lcell_comb \data|cccomp|out (
// Equation(s):
// \data|cccomp|out~combout  = ( \data|CC|data [0] & ( \data|IR|data [11] & ( (!\data|IR|data [9] & (!\data|CC|data [2] & ((!\data|IR|data [10]) # (!\data|CC|data [1])))) ) ) ) # ( !\data|CC|data [0] & ( \data|IR|data [11] & ( (!\data|CC|data [2] & 
// ((!\data|IR|data [10]) # (!\data|CC|data [1]))) ) ) ) # ( \data|CC|data [0] & ( !\data|IR|data [11] & ( (!\data|IR|data [9] & ((!\data|IR|data [10]) # (!\data|CC|data [1]))) ) ) ) # ( !\data|CC|data [0] & ( !\data|IR|data [11] & ( (!\data|IR|data [10]) # 
// (!\data|CC|data [1]) ) ) )

	.dataa(!\data|IR|data [9]),
	.datab(!\data|CC|data [2]),
	.datac(!\data|IR|data [10]),
	.datad(!\data|CC|data [1]),
	.datae(!\data|CC|data [0]),
	.dataf(!\data|IR|data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|cccomp|out~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|cccomp|out .extended_lut = "off";
defparam \data|cccomp|out .lut_mask = 64'hFFF0AAA0CCC08880;
defparam \data|cccomp|out .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N34
stratixiii_lcell_comb \Control|Selector6~2 (
// Equation(s):
// \Control|Selector6~2_combout  = ( \Control|state.br~q  & ( (\Control|Selector6~1_combout  & (!\Control|Selector6~0_combout  & !\data|cccomp|out~combout )) ) ) # ( !\Control|state.br~q  & ( (\Control|Selector6~1_combout  & !\Control|Selector6~0_combout ) ) 
// )

	.dataa(!\Control|Selector6~1_combout ),
	.datab(gnd),
	.datac(!\Control|Selector6~0_combout ),
	.datad(!\data|cccomp|out~combout ),
	.datae(gnd),
	.dataf(!\Control|state.br~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector6~2 .extended_lut = "off";
defparam \Control|Selector6~2 .lut_mask = 64'h5050505050005000;
defparam \Control|Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N2
stratixiii_lcell_comb \Control|Selector6~3 (
// Equation(s):
// \Control|Selector6~3_combout  = ( \Control|WideOr1~1_combout  & ( \mem_resp~input_o  & ( (\Control|WideOr8~1_combout  & (!\Control|WideOr15~combout  & (\Control|Selector6~2_combout  & \Control|WideOr8~0_combout ))) ) ) ) # ( \Control|WideOr1~1_combout  & 
// ( !\mem_resp~input_o  & ( (\Control|WideOr8~1_combout  & (\Control|Selector6~2_combout  & \Control|WideOr8~0_combout )) ) ) )

	.dataa(!\Control|WideOr8~1_combout ),
	.datab(!\Control|WideOr15~combout ),
	.datac(!\Control|Selector6~2_combout ),
	.datad(!\Control|WideOr8~0_combout ),
	.datae(!\Control|WideOr1~1_combout ),
	.dataf(!\mem_resp~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector6~3 .extended_lut = "off";
defparam \Control|Selector6~3 .lut_mask = 64'h0000000500000004;
defparam \Control|Selector6~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y31_N3
dffeas \Control|state.fetch1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|Selector6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.fetch1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.fetch1 .is_wysiwyg = "true";
defparam \Control|state.fetch1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N34
stratixiii_lcell_comb \Control|Selector7~0 (
// Equation(s):
// \Control|Selector7~0_combout  = ( \Control|state.fetch1~q  & ( (!\mem_resp~input_o  & \Control|state.fetch2~q ) ) ) # ( !\Control|state.fetch1~q  )

	.dataa(!\mem_resp~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Control|state.fetch2~q ),
	.datae(gnd),
	.dataf(!\Control|state.fetch1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector7~0 .extended_lut = "off";
defparam \Control|Selector7~0 .lut_mask = 64'hFFFFFFFF00AA00AA;
defparam \Control|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N35
dffeas \Control|state.fetch2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.fetch2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.fetch2 .is_wysiwyg = "true";
defparam \Control|state.fetch2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N20
stratixiii_lcell_comb \Control|next_state.fetch3~0 (
// Equation(s):
// \Control|next_state.fetch3~0_combout  = (\mem_resp~input_o  & \Control|state.fetch2~q )

	.dataa(!\mem_resp~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Control|state.fetch2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|next_state.fetch3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|next_state.fetch3~0 .extended_lut = "off";
defparam \Control|next_state.fetch3~0 .lut_mask = 64'h0055005500550055;
defparam \Control|next_state.fetch3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N21
dffeas \Control|state.fetch3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|next_state.fetch3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.fetch3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.fetch3 .is_wysiwyg = "true";
defparam \Control|state.fetch3 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y31_N21
dffeas \Control|state.decode (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Control|state.fetch3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.decode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.decode .is_wysiwyg = "true";
defparam \Control|state.decode .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N4
stratixiii_lcell_comb \Control|next_state.calc_addr2~0 (
// Equation(s):
// \Control|next_state.calc_addr2~0_combout  = ( \Control|state.decode~q  & ( (!\data|IR|data [14] & (!\data|IR|data [15] & \data|IR|data [13])) ) )

	.dataa(gnd),
	.datab(!\data|IR|data [14]),
	.datac(!\data|IR|data [15]),
	.datad(!\data|IR|data [13]),
	.datae(gnd),
	.dataf(!\Control|state.decode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|next_state.calc_addr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|next_state.calc_addr2~0 .extended_lut = "off";
defparam \Control|next_state.calc_addr2~0 .lut_mask = 64'h0000000000C000C0;
defparam \Control|next_state.calc_addr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y31_N5
dffeas \Control|state.calc_addr2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|next_state.calc_addr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.calc_addr2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.calc_addr2 .is_wysiwyg = "true";
defparam \Control|state.calc_addr2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N18
stratixiii_lcell_comb \data|ALU|Selector13~1 (
// Equation(s):
// \data|ALU|Selector13~1_combout  = ( !\data|ALU|ShiftLeft0~4_combout  & ( \data|ALU|Selector5~0_combout  & ( (\data|alumux|Mux12~0_combout  & (((\data|ALU|Equal0~0_combout  & \data|ALU|ShiftRight0~3_combout )) # (\data|ALU|Equal0~1_combout ))) ) ) ) # ( 
// !\data|ALU|ShiftLeft0~4_combout  & ( !\data|ALU|Selector5~0_combout  & ( (\data|alumux|Mux12~0_combout  & (\data|ALU|Equal0~0_combout  & \data|ALU|ShiftRight0~3_combout )) ) ) )

	.dataa(!\data|alumux|Mux12~0_combout ),
	.datab(!\data|ALU|Equal0~1_combout ),
	.datac(!\data|ALU|Equal0~0_combout ),
	.datad(!\data|ALU|ShiftRight0~3_combout ),
	.datae(!\data|ALU|ShiftLeft0~4_combout ),
	.dataf(!\data|ALU|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector13~1 .extended_lut = "off";
defparam \data|ALU|Selector13~1 .lut_mask = 64'h0005000011150000;
defparam \data|ALU|Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N28
stratixiii_lcell_comb \data|ALU|Selector13~3 (
// Equation(s):
// \data|ALU|Selector13~3_combout  = ( \data|regfile|data~284_combout  & ( (!\Control|state.shf~q  & (!\Control|Selector1~1_combout  & ((!\Control|Selector0~0_combout ) # (\data|alumux|Mux13~0_combout )))) ) ) # ( !\data|regfile|data~284_combout  & ( 
// (!\Control|Selector0~0_combout  & (!\Control|state.shf~q  & \Control|Selector1~1_combout )) ) )

	.dataa(!\Control|Selector0~0_combout ),
	.datab(!\Control|state.shf~q ),
	.datac(!\data|alumux|Mux13~0_combout ),
	.datad(!\Control|Selector1~1_combout ),
	.datae(gnd),
	.dataf(!\data|regfile|data~284_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector13~3 .extended_lut = "off";
defparam \data|ALU|Selector13~3 .lut_mask = 64'h008800888C008C00;
defparam \data|ALU|Selector13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y33_N30
stratixiii_lcell_comb \data|ALU|ShiftLeft0~13 (
// Equation(s):
// \data|ALU|ShiftLeft0~13_combout  = ( \data|regfile|data~220_combout  & ( (\data|regfile|data~236_combout ) # (\data|alumux|Mux14~0_combout ) ) ) # ( !\data|regfile|data~220_combout  & ( (!\data|alumux|Mux14~0_combout  & \data|regfile|data~236_combout ) ) 
// )

	.dataa(!\data|alumux|Mux14~0_combout ),
	.datab(!\data|regfile|data~236_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfile|data~220_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftLeft0~13 .extended_lut = "off";
defparam \data|ALU|ShiftLeft0~13 .lut_mask = 64'h2222222277777777;
defparam \data|ALU|ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y33_N26
stratixiii_lcell_comb \data|ALU|ShiftLeft0~12 (
// Equation(s):
// \data|ALU|ShiftLeft0~12_combout  = ( \data|regfile|data~276_combout  & ( (!\data|alumux|Mux14~0_combout ) # (\data|regfile|data~244_combout ) ) ) # ( !\data|regfile|data~276_combout  & ( (\data|alumux|Mux14~0_combout  & \data|regfile|data~244_combout ) ) 
// )

	.dataa(!\data|alumux|Mux14~0_combout ),
	.datab(gnd),
	.datac(!\data|regfile|data~244_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|regfile|data~276_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftLeft0~12 .extended_lut = "off";
defparam \data|ALU|ShiftLeft0~12 .lut_mask = 64'h05050505AFAFAFAF;
defparam \data|ALU|ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y33_N32
stratixiii_lcell_comb \data|ALU|Selector13~2 (
// Equation(s):
// \data|ALU|Selector13~2_combout  = ( \data|ALU|ShiftLeft0~12_combout  & ( \data|ALU|ShiftLeft0~11_combout  & ( (!\data|alumux|Mux15~0_combout  & (((\data|ALU|ShiftLeft0~10_combout )) # (\data|alumux|Mux13~0_combout ))) # (\data|alumux|Mux15~0_combout  & 
// ((!\data|alumux|Mux13~0_combout ) # ((\data|ALU|ShiftLeft0~13_combout )))) ) ) ) # ( !\data|ALU|ShiftLeft0~12_combout  & ( \data|ALU|ShiftLeft0~11_combout  & ( (!\data|alumux|Mux15~0_combout  & (((\data|ALU|ShiftLeft0~10_combout )) # 
// (\data|alumux|Mux13~0_combout ))) # (\data|alumux|Mux15~0_combout  & (\data|alumux|Mux13~0_combout  & ((\data|ALU|ShiftLeft0~13_combout )))) ) ) ) # ( \data|ALU|ShiftLeft0~12_combout  & ( !\data|ALU|ShiftLeft0~11_combout  & ( 
// (!\data|alumux|Mux15~0_combout  & (!\data|alumux|Mux13~0_combout  & (\data|ALU|ShiftLeft0~10_combout ))) # (\data|alumux|Mux15~0_combout  & ((!\data|alumux|Mux13~0_combout ) # ((\data|ALU|ShiftLeft0~13_combout )))) ) ) ) # ( 
// !\data|ALU|ShiftLeft0~12_combout  & ( !\data|ALU|ShiftLeft0~11_combout  & ( (!\data|alumux|Mux15~0_combout  & (!\data|alumux|Mux13~0_combout  & (\data|ALU|ShiftLeft0~10_combout ))) # (\data|alumux|Mux15~0_combout  & (\data|alumux|Mux13~0_combout  & 
// ((\data|ALU|ShiftLeft0~13_combout )))) ) ) )

	.dataa(!\data|alumux|Mux15~0_combout ),
	.datab(!\data|alumux|Mux13~0_combout ),
	.datac(!\data|ALU|ShiftLeft0~10_combout ),
	.datad(!\data|ALU|ShiftLeft0~13_combout ),
	.datae(!\data|ALU|ShiftLeft0~12_combout ),
	.dataf(!\data|ALU|ShiftLeft0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector13~2 .extended_lut = "off";
defparam \data|ALU|Selector13~2 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \data|ALU|Selector13~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N8
stratixiii_lcell_comb \data|ALU|Selector13~4 (
// Equation(s):
// \data|ALU|Selector13~4_combout  = ( \data|ALU|Selector14~2_combout  & ( (!\data|ALU|Selector13~3_combout  & (!\data|ALU|Selector9~0_combout  & ((!\data|ALU|Selector13~2_combout ) # (!\data|ALU|Selector13~0_combout )))) ) ) # ( 
// !\data|ALU|Selector14~2_combout  & ( (!\data|ALU|Selector13~3_combout  & ((!\data|ALU|Selector13~2_combout ) # (!\data|ALU|Selector13~0_combout ))) ) )

	.dataa(!\data|ALU|Selector13~3_combout ),
	.datab(!\data|ALU|Selector9~0_combout ),
	.datac(!\data|ALU|Selector13~2_combout ),
	.datad(!\data|ALU|Selector13~0_combout ),
	.datae(gnd),
	.dataf(!\data|ALU|Selector14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector13~4 .extended_lut = "off";
defparam \data|ALU|Selector13~4 .lut_mask = 64'hAAA0AAA088808880;
defparam \data|ALU|Selector13~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N6
stratixiii_lcell_comb \data|ALU|Selector13~5 (
// Equation(s):
// \data|ALU|Selector13~5_combout  = ( \data|ALU|Selector14~0_combout  ) # ( !\data|ALU|Selector14~0_combout  & ( ((!\data|ALU|Selector13~4_combout ) # ((\data|ALU|Add0~9_sumout  & \data|ALU|Equal0~6_combout ))) # (\data|ALU|Selector13~1_combout ) ) )

	.dataa(!\data|ALU|Add0~9_sumout ),
	.datab(!\data|ALU|Equal0~6_combout ),
	.datac(!\data|ALU|Selector13~1_combout ),
	.datad(!\data|ALU|Selector13~4_combout ),
	.datae(gnd),
	.dataf(!\data|ALU|Selector14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector13~5 .extended_lut = "off";
defparam \data|ALU|Selector13~5 .lut_mask = 64'hFF1FFF1FFFFFFFFF;
defparam \data|ALU|Selector13~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X20_Y51_N63
stratixiii_io_ibuf \mem_rdata[2]~input (
	.i(mem_rdata[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[2]~input_o ));
// synopsys translate_off
defparam \mem_rdata[2]~input .bus_hold = "false";
defparam \mem_rdata[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y32_N7
dffeas \data|mdr|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|ALU|Selector13~5_combout ),
	.asdata(\mem_rdata[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|WideOr2~1_combout ),
	.ena(\Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mdr|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mdr|data[2] .is_wysiwyg = "true";
defparam \data|mdr|data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y30_N17
dffeas \data|IR|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|mdr|data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|IR|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data|IR|data[2] .is_wysiwyg = "true";
defparam \data|IR|data[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y33_N28
stratixiii_lcell_comb \data|alumux|Mux12~0 (
// Equation(s):
// \data|alumux|Mux12~0_combout  = ( \data|regfile|data~228_combout  & ( (!\data|alumux|Mux10~0_combout  & (((\data|IR|data [3])))) # (\data|alumux|Mux10~0_combout  & (((!\Control|state.calc_addr1~q )) # (\data|IR|data [2]))) ) ) # ( 
// !\data|regfile|data~228_combout  & ( (!\data|alumux|Mux10~0_combout  & (((\data|IR|data [3])))) # (\data|alumux|Mux10~0_combout  & (\data|IR|data [2] & (\Control|state.calc_addr1~q ))) ) )

	.dataa(!\data|IR|data [2]),
	.datab(!\data|alumux|Mux10~0_combout ),
	.datac(!\Control|state.calc_addr1~q ),
	.datad(!\data|IR|data [3]),
	.datae(gnd),
	.dataf(!\data|regfile|data~228_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|alumux|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|alumux|Mux12~0 .extended_lut = "off";
defparam \data|alumux|Mux12~0 .lut_mask = 64'h01CD01CD31FD31FD;
defparam \data|alumux|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y33_N4
stratixiii_lcell_comb \data|ALU|ShiftLeft0~19 (
// Equation(s):
// \data|ALU|ShiftLeft0~19_combout  = ( \data|alumux|Mux14~0_combout  & ( \data|regfile|data~252_combout  & ( (!\data|alumux|Mux12~0_combout  & !\data|alumux|Mux15~0_combout ) ) ) ) # ( !\data|alumux|Mux14~0_combout  & ( \data|regfile|data~252_combout  & ( 
// (!\data|alumux|Mux15~0_combout  & ((!\data|alumux|Mux12~0_combout  & (\data|regfile|data~212_combout )) # (\data|alumux|Mux12~0_combout  & ((\data|regfile|data~132_combout ))))) ) ) ) # ( !\data|alumux|Mux14~0_combout  & ( !\data|regfile|data~252_combout  
// & ( (!\data|alumux|Mux15~0_combout  & ((!\data|alumux|Mux12~0_combout  & (\data|regfile|data~212_combout )) # (\data|alumux|Mux12~0_combout  & ((\data|regfile|data~132_combout ))))) ) ) )

	.dataa(!\data|alumux|Mux12~0_combout ),
	.datab(!\data|regfile|data~212_combout ),
	.datac(!\data|regfile|data~132_combout ),
	.datad(!\data|alumux|Mux15~0_combout ),
	.datae(!\data|alumux|Mux14~0_combout ),
	.dataf(!\data|regfile|data~252_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftLeft0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftLeft0~19 .extended_lut = "off";
defparam \data|ALU|ShiftLeft0~19 .lut_mask = 64'h270000002700AA00;
defparam \data|ALU|ShiftLeft0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y33_N14
stratixiii_lcell_comb \data|ALU|ShiftLeft0~28 (
// Equation(s):
// \data|ALU|ShiftLeft0~28_combout  = ( \data|alumux|Mux15~0_combout  & ( \data|regfile|data~220_combout  & ( (\data|regfile|data~204_combout ) # (\data|alumux|Mux14~0_combout ) ) ) ) # ( !\data|alumux|Mux15~0_combout  & ( \data|regfile|data~220_combout  & ( 
// (!\data|alumux|Mux14~0_combout  & (\data|regfile|data~180_combout )) # (\data|alumux|Mux14~0_combout  & ((\data|regfile|data~196_combout ))) ) ) ) # ( \data|alumux|Mux15~0_combout  & ( !\data|regfile|data~220_combout  & ( (!\data|alumux|Mux14~0_combout  & 
// \data|regfile|data~204_combout ) ) ) ) # ( !\data|alumux|Mux15~0_combout  & ( !\data|regfile|data~220_combout  & ( (!\data|alumux|Mux14~0_combout  & (\data|regfile|data~180_combout )) # (\data|alumux|Mux14~0_combout  & ((\data|regfile|data~196_combout ))) 
// ) ) )

	.dataa(!\data|regfile|data~180_combout ),
	.datab(!\data|alumux|Mux14~0_combout ),
	.datac(!\data|regfile|data~204_combout ),
	.datad(!\data|regfile|data~196_combout ),
	.datae(!\data|alumux|Mux15~0_combout ),
	.dataf(!\data|regfile|data~220_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftLeft0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftLeft0~28 .extended_lut = "off";
defparam \data|ALU|ShiftLeft0~28 .lut_mask = 64'h44770C0C44773F3F;
defparam \data|ALU|ShiftLeft0~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y33_N8
stratixiii_lcell_comb \data|ALU|ShiftLeft0~29 (
// Equation(s):
// \data|ALU|ShiftLeft0~29_combout  = ( \data|ALU|ShiftLeft0~28_combout  & ( \data|alumux|Mux12~0_combout  & ( (!\data|alumux|Mux13~0_combout  & (((\data|ALU|ShiftLeft0~14_combout )))) # (\data|alumux|Mux13~0_combout  & (((\data|ALU|ShiftLeft0~18_combout )) 
// # (\data|ALU|ShiftLeft0~19_combout ))) ) ) ) # ( !\data|ALU|ShiftLeft0~28_combout  & ( \data|alumux|Mux12~0_combout  & ( (!\data|alumux|Mux13~0_combout  & (((\data|ALU|ShiftLeft0~14_combout )))) # (\data|alumux|Mux13~0_combout  & 
// (((\data|ALU|ShiftLeft0~18_combout )) # (\data|ALU|ShiftLeft0~19_combout ))) ) ) ) # ( \data|ALU|ShiftLeft0~28_combout  & ( !\data|alumux|Mux12~0_combout  & ( ((!\data|alumux|Mux13~0_combout ) # (\data|ALU|ShiftLeft0~18_combout )) # 
// (\data|ALU|ShiftLeft0~19_combout ) ) ) ) # ( !\data|ALU|ShiftLeft0~28_combout  & ( !\data|alumux|Mux12~0_combout  & ( (\data|alumux|Mux13~0_combout  & ((\data|ALU|ShiftLeft0~18_combout ) # (\data|ALU|ShiftLeft0~19_combout ))) ) ) )

	.dataa(!\data|ALU|ShiftLeft0~19_combout ),
	.datab(!\data|alumux|Mux13~0_combout ),
	.datac(!\data|ALU|ShiftLeft0~18_combout ),
	.datad(!\data|ALU|ShiftLeft0~14_combout ),
	.datae(!\data|ALU|ShiftLeft0~28_combout ),
	.dataf(!\data|alumux|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftLeft0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftLeft0~29 .extended_lut = "off";
defparam \data|ALU|ShiftLeft0~29 .lut_mask = 64'h1313DFDF13DF13DF;
defparam \data|ALU|ShiftLeft0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N20
stratixiii_lcell_comb \data|ALU|Selector3~2 (
// Equation(s):
// \data|ALU|Selector3~2_combout  = ( \data|ALU|Equal0~6_combout  & ( \data|ALU|Add0~49_sumout  ) ) # ( !\data|ALU|Equal0~6_combout  & ( \data|ALU|Add0~49_sumout  & ( ((\data|ALU|Selector3~0_combout  & \data|ALU|ShiftLeft0~29_combout )) # 
// (\data|ALU|Selector3~1_combout ) ) ) ) # ( \data|ALU|Equal0~6_combout  & ( !\data|ALU|Add0~49_sumout  & ( ((\data|ALU|Selector3~0_combout  & \data|ALU|ShiftLeft0~29_combout )) # (\data|ALU|Selector3~1_combout ) ) ) ) # ( !\data|ALU|Equal0~6_combout  & ( 
// !\data|ALU|Add0~49_sumout  & ( ((\data|ALU|Selector3~0_combout  & \data|ALU|ShiftLeft0~29_combout )) # (\data|ALU|Selector3~1_combout ) ) ) )

	.dataa(!\data|ALU|Selector3~0_combout ),
	.datab(gnd),
	.datac(!\data|ALU|ShiftLeft0~29_combout ),
	.datad(!\data|ALU|Selector3~1_combout ),
	.datae(!\data|ALU|Equal0~6_combout ),
	.dataf(!\data|ALU|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector3~2 .extended_lut = "off";
defparam \data|ALU|Selector3~2 .lut_mask = 64'h05FF05FF05FFFFFF;
defparam \data|ALU|Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N1
stratixiii_io_ibuf \mem_rdata[12]~input (
	.i(mem_rdata[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[12]~input_o ));
// synopsys translate_off
defparam \mem_rdata[12]~input .bus_hold = "false";
defparam \mem_rdata[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y28_N21
dffeas \data|mdr|data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|ALU|Selector3~2_combout ),
	.asdata(\mem_rdata[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|WideOr2~1_combout ),
	.ena(\Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mdr|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mdr|data[12] .is_wysiwyg = "true";
defparam \data|mdr|data[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y31_N1
dffeas \data|IR|data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|mdr|data [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|IR|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \data|IR|data[12] .is_wysiwyg = "true";
defparam \data|IR|data[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N0
stratixiii_lcell_comb \Control|next_state.shf~0 (
// Equation(s):
// \Control|next_state.shf~0_combout  = ( \data|IR|data [14] & ( (\data|IR|data [15] & (\data|IR|data [12] & (!\data|IR|data [13] & \Control|state.decode~q ))) ) )

	.dataa(!\data|IR|data [15]),
	.datab(!\data|IR|data [12]),
	.datac(!\data|IR|data [13]),
	.datad(!\Control|state.decode~q ),
	.datae(gnd),
	.dataf(!\data|IR|data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|next_state.shf~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|next_state.shf~0 .extended_lut = "off";
defparam \Control|next_state.shf~0 .lut_mask = 64'h0000000000100010;
defparam \Control|next_state.shf~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y31_N1
dffeas \Control|state.shf (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|next_state.shf~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.shf~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.shf .is_wysiwyg = "true";
defparam \Control|state.shf .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N38
stratixiii_lcell_comb \data|ALU|Equal0~6 (
// Equation(s):
// \data|ALU|Equal0~6_combout  = ( \Control|Selector0~0_combout  & ( (\Control|Selector1~1_combout  & !\Control|state.shf~q ) ) )

	.dataa(!\Control|Selector1~1_combout ),
	.datab(gnd),
	.datac(!\Control|state.shf~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Equal0~6 .extended_lut = "off";
defparam \data|ALU|Equal0~6 .lut_mask = 64'h0000000050505050;
defparam \data|ALU|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y27_N24
stratixiii_lcell_comb \data|ALU|Selector2~8 (
// Equation(s):
// \data|ALU|Selector2~8_combout  = ( \data|ALU|Add0~53_sumout  & ( \data|ALU|Selector2~2_combout  & ( ((!\data|ALU|Selector2~7_combout ) # (\data|ALU|Equal0~6_combout )) # (\data|ALU|Selector3~0_combout ) ) ) ) # ( !\data|ALU|Add0~53_sumout  & ( 
// \data|ALU|Selector2~2_combout  & ( (!\data|ALU|Selector2~7_combout ) # (\data|ALU|Selector3~0_combout ) ) ) ) # ( \data|ALU|Add0~53_sumout  & ( !\data|ALU|Selector2~2_combout  & ( (!\data|ALU|Selector2~7_combout ) # (\data|ALU|Equal0~6_combout ) ) ) ) # ( 
// !\data|ALU|Add0~53_sumout  & ( !\data|ALU|Selector2~2_combout  & ( !\data|ALU|Selector2~7_combout  ) ) )

	.dataa(!\data|ALU|Selector3~0_combout ),
	.datab(!\data|ALU|Equal0~6_combout ),
	.datac(!\data|ALU|Selector2~7_combout ),
	.datad(gnd),
	.datae(!\data|ALU|Add0~53_sumout ),
	.dataf(!\data|ALU|Selector2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector2~8 .extended_lut = "off";
defparam \data|ALU|Selector2~8 .lut_mask = 64'hF0F0F3F3F5F5F7F7;
defparam \data|ALU|Selector2~8 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
stratixiii_io_ibuf \mem_rdata[13]~input (
	.i(mem_rdata[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[13]~input_o ));
// synopsys translate_off
defparam \mem_rdata[13]~input .bus_hold = "false";
defparam \mem_rdata[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y27_N25
dffeas \data|mdr|data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|ALU|Selector2~8_combout ),
	.asdata(\mem_rdata[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|WideOr2~1_combout ),
	.ena(\Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mdr|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mdr|data[13] .is_wysiwyg = "true";
defparam \data|mdr|data[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y31_N5
dffeas \data|IR|data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|mdr|data [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|IR|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \data|IR|data[13] .is_wysiwyg = "true";
defparam \data|IR|data[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N22
stratixiii_lcell_comb \Control|next_state.calc_addr1~0 (
// Equation(s):
// \Control|next_state.calc_addr1~0_combout  = (\data|IR|data [13] & (\Control|state.decode~q  & (!\data|IR|data [15] $ (!\data|IR|data [14]))))

	.dataa(!\data|IR|data [15]),
	.datab(!\data|IR|data [13]),
	.datac(!\data|IR|data [14]),
	.datad(!\Control|state.decode~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|next_state.calc_addr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|next_state.calc_addr1~0 .extended_lut = "off";
defparam \Control|next_state.calc_addr1~0 .lut_mask = 64'h0012001200120012;
defparam \Control|next_state.calc_addr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y31_N23
dffeas \Control|state.calc_addr1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|next_state.calc_addr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.calc_addr1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.calc_addr1 .is_wysiwyg = "true";
defparam \Control|state.calc_addr1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N0
stratixiii_lcell_comb \Control|next_state.str1~0 (
// Equation(s):
// \Control|next_state.str1~0_combout  = ( \data|IR|data [13] & ( (\Control|state.calc_addr1~q  & \data|IR|data [12]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|state.calc_addr1~q ),
	.datad(!\data|IR|data [12]),
	.datae(gnd),
	.dataf(!\data|IR|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|next_state.str1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|next_state.str1~0 .extended_lut = "off";
defparam \Control|next_state.str1~0 .lut_mask = 64'h00000000000F000F;
defparam \Control|next_state.str1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N6
stratixiii_lcell_comb \Control|Selector13~0 (
// Equation(s):
// \Control|Selector13~0_combout  = ( \Control|next_state.str1~0_combout  & ( (!\data|IR|data [15] & (((!\mem_resp~input_o  & \Control|state.s_sti1~q )))) # (\data|IR|data [15] & ((!\data|IR|data [14]) # ((!\mem_resp~input_o  & \Control|state.s_sti1~q )))) ) 
// ) # ( !\Control|next_state.str1~0_combout  & ( (!\mem_resp~input_o  & \Control|state.s_sti1~q ) ) )

	.dataa(!\data|IR|data [15]),
	.datab(!\data|IR|data [14]),
	.datac(!\mem_resp~input_o ),
	.datad(!\Control|state.s_sti1~q ),
	.datae(gnd),
	.dataf(!\Control|next_state.str1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector13~0 .extended_lut = "off";
defparam \Control|Selector13~0 .lut_mask = 64'h00F000F044F444F4;
defparam \Control|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N7
dffeas \Control|state.s_sti1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.s_sti1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.s_sti1 .is_wysiwyg = "true";
defparam \Control|state.s_sti1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N14
stratixiii_lcell_comb \Control|next_state.s_sti2~0 (
// Equation(s):
// \Control|next_state.s_sti2~0_combout  = ( \Control|state.s_sti1~q  & ( \mem_resp~input_o  ) )

	.dataa(gnd),
	.datab(!\mem_resp~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.s_sti1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|next_state.s_sti2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|next_state.s_sti2~0 .extended_lut = "off";
defparam \Control|next_state.s_sti2~0 .lut_mask = 64'h0000000033333333;
defparam \Control|next_state.s_sti2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N15
dffeas \Control|state.s_sti2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|next_state.s_sti2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.s_sti2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.s_sti2 .is_wysiwyg = "true";
defparam \Control|state.s_sti2 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y31_N13
dffeas \Control|state.s_sti3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Control|state.s_sti2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.s_sti3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.s_sti3 .is_wysiwyg = "true";
defparam \Control|state.s_sti3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N30
stratixiii_lcell_comb \Control|WideOr3~0 (
// Equation(s):
// \Control|WideOr3~0_combout  = ( !\Control|state.s_stb1~q  & ( (!\Control|state.s_sti3~q  & !\Control|state.str1~q ) ) )

	.dataa(!\Control|state.s_sti3~q ),
	.datab(!\Control|state.str1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.s_stb1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|WideOr3~0 .extended_lut = "off";
defparam \Control|WideOr3~0 .lut_mask = 64'h8888888800000000;
defparam \Control|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N18
stratixiii_lcell_comb \data|ALU|Equal0~0 (
// Equation(s):
// \data|ALU|Equal0~0_combout  = ( \data|IR|data [4] & ( \data|IR|data [5] & ( (\Control|WideOr3~0_combout  & (\Control|Selector1~0_combout  & \Control|state.shf~q )) ) ) ) # ( !\data|IR|data [4] & ( \data|IR|data [5] & ( (\Control|WideOr3~0_combout  & 
// (\Control|Selector1~0_combout  & (\Control|state.shf~q  & \Control|state.s_not~q ))) ) ) ) # ( \data|IR|data [4] & ( !\data|IR|data [5] & ( (\Control|WideOr3~0_combout  & (\Control|Selector1~0_combout  & (\Control|state.shf~q  & \Control|state.s_not~q ))) 
// ) ) ) # ( !\data|IR|data [4] & ( !\data|IR|data [5] & ( (\Control|WideOr3~0_combout  & (\Control|Selector1~0_combout  & (\Control|state.shf~q  & \Control|state.s_not~q ))) ) ) )

	.dataa(!\Control|WideOr3~0_combout ),
	.datab(!\Control|Selector1~0_combout ),
	.datac(!\Control|state.shf~q ),
	.datad(!\Control|state.s_not~q ),
	.datae(!\data|IR|data [4]),
	.dataf(!\data|IR|data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Equal0~0 .extended_lut = "off";
defparam \data|ALU|Equal0~0 .lut_mask = 64'h0001000100010101;
defparam \data|ALU|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N20
stratixiii_lcell_comb \data|ALU|Selector15~0 (
// Equation(s):
// \data|ALU|Selector15~0_combout  = (!\data|ALU|Equal0~0_combout  & !\data|ALU|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|ALU|Equal0~0_combout ),
	.datad(!\data|ALU|Equal0~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector15~0 .extended_lut = "off";
defparam \data|ALU|Selector15~0 .lut_mask = 64'hF000F000F000F000;
defparam \data|ALU|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N0
stratixiii_lcell_comb \data|ALU|Selector15~1 (
// Equation(s):
// \data|ALU|Selector15~1_combout  = ( !\data|ALU|ShiftLeft0~4_combout  & ( !\data|ALU|Selector15~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|ALU|Selector15~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|ALU|ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector15~1 .extended_lut = "off";
defparam \data|ALU|Selector15~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \data|ALU|Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N28
stratixiii_lcell_comb \data|ALU|Selector11~5 (
// Equation(s):
// \data|ALU|Selector11~5_combout  = ( !\data|alumux|Mux13~0_combout  & ( (\data|ALU|Equal0~2_combout  & (((\data|ALU|ShiftLeft0~14_combout  & (!\data|ALU|ShiftLeft0~4_combout  & !\data|alumux|Mux12~0_combout ))))) ) ) # ( \data|alumux|Mux13~0_combout  & ( 
// (\data|ALU|Equal0~2_combout  & (!\data|ALU|ShiftLeft0~5_combout  & (\data|regfile|data~132_combout  & (!\data|ALU|ShiftLeft0~4_combout  & !\data|alumux|Mux12~0_combout )))) ) )

	.dataa(!\data|ALU|Equal0~2_combout ),
	.datab(!\data|ALU|ShiftLeft0~5_combout ),
	.datac(!\data|regfile|data~132_combout ),
	.datad(!\data|ALU|ShiftLeft0~4_combout ),
	.datae(!\data|alumux|Mux13~0_combout ),
	.dataf(!\data|alumux|Mux12~0_combout ),
	.datag(!\data|ALU|ShiftLeft0~14_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector11~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector11~5 .extended_lut = "on";
defparam \data|ALU|Selector11~5 .lut_mask = 64'h0500040000000000;
defparam \data|ALU|Selector11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N6
stratixiii_lcell_comb \data|ALU|Selector11~1 (
// Equation(s):
// \data|ALU|Selector11~1_combout  = ( \data|regfile|data~260_combout  & ( (!\Control|state.shf~q  & (!\Control|Selector1~1_combout  & ((!\Control|Selector0~0_combout ) # (\data|alumux|Mux11~0_combout )))) ) ) # ( !\data|regfile|data~260_combout  & ( 
// (!\Control|Selector0~0_combout  & (!\Control|state.shf~q  & \Control|Selector1~1_combout )) ) )

	.dataa(!\Control|Selector0~0_combout ),
	.datab(!\Control|state.shf~q ),
	.datac(!\data|alumux|Mux11~0_combout ),
	.datad(!\Control|Selector1~1_combout ),
	.datae(gnd),
	.dataf(!\data|regfile|data~260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector11~1 .extended_lut = "off";
defparam \data|ALU|Selector11~1 .lut_mask = 64'h008800888C008C00;
defparam \data|ALU|Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N6
stratixiii_lcell_comb \data|ALU|Selector11~2 (
// Equation(s):
// \data|ALU|Selector11~2_combout  = ( \data|ALU|Selector15~4_combout  & ( (!\data|ALU|ShiftLeft0~4_combout  & (!\data|ALU|Selector10~0_combout  & !\data|ALU|Selector11~1_combout )) ) ) # ( !\data|ALU|Selector15~4_combout  & ( !\data|ALU|Selector11~1_combout 
//  ) )

	.dataa(!\data|ALU|ShiftLeft0~4_combout ),
	.datab(gnd),
	.datac(!\data|ALU|Selector10~0_combout ),
	.datad(!\data|ALU|Selector11~1_combout ),
	.datae(gnd),
	.dataf(!\data|ALU|Selector15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector11~2 .extended_lut = "off";
defparam \data|ALU|Selector11~2 .lut_mask = 64'hFF00FF00A000A000;
defparam \data|ALU|Selector11~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y33_N16
stratixiii_lcell_comb \data|ALU|Selector11~0 (
// Equation(s):
// \data|ALU|Selector11~0_combout  = ( \data|ALU|ShiftRight1~1_combout  & ( (!\data|alumux|Mux12~0_combout  & (((\data|ALU|ShiftRight1~2_combout )) # (\data|alumux|Mux13~0_combout ))) # (\data|alumux|Mux12~0_combout  & (!\data|alumux|Mux13~0_combout  & 
// ((\data|ALU|ShiftRight1~0_combout )))) ) ) # ( !\data|ALU|ShiftRight1~1_combout  & ( (!\data|alumux|Mux13~0_combout  & ((!\data|alumux|Mux12~0_combout  & (\data|ALU|ShiftRight1~2_combout )) # (\data|alumux|Mux12~0_combout  & 
// ((\data|ALU|ShiftRight1~0_combout ))))) ) )

	.dataa(!\data|alumux|Mux12~0_combout ),
	.datab(!\data|alumux|Mux13~0_combout ),
	.datac(!\data|ALU|ShiftRight1~2_combout ),
	.datad(!\data|ALU|ShiftRight1~0_combout ),
	.datae(gnd),
	.dataf(!\data|ALU|ShiftRight1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector11~0 .extended_lut = "off";
defparam \data|ALU|Selector11~0 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \data|ALU|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N24
stratixiii_lcell_comb \data|ALU|Selector11~3 (
// Equation(s):
// \data|ALU|Selector11~3_combout  = ( \data|ALU|Selector11~0_combout  & ( \data|ALU|Add0~17_sumout  & ( (((!\data|ALU|Selector11~2_combout ) # (\data|ALU|Selector11~5_combout )) # (\data|ALU|Equal0~6_combout )) # (\data|ALU|Selector15~1_combout ) ) ) ) # ( 
// !\data|ALU|Selector11~0_combout  & ( \data|ALU|Add0~17_sumout  & ( ((!\data|ALU|Selector11~2_combout ) # (\data|ALU|Selector11~5_combout )) # (\data|ALU|Equal0~6_combout ) ) ) ) # ( \data|ALU|Selector11~0_combout  & ( !\data|ALU|Add0~17_sumout  & ( 
// ((!\data|ALU|Selector11~2_combout ) # (\data|ALU|Selector11~5_combout )) # (\data|ALU|Selector15~1_combout ) ) ) ) # ( !\data|ALU|Selector11~0_combout  & ( !\data|ALU|Add0~17_sumout  & ( (!\data|ALU|Selector11~2_combout ) # (\data|ALU|Selector11~5_combout 
// ) ) ) )

	.dataa(!\data|ALU|Selector15~1_combout ),
	.datab(!\data|ALU|Equal0~6_combout ),
	.datac(!\data|ALU|Selector11~5_combout ),
	.datad(!\data|ALU|Selector11~2_combout ),
	.datae(!\data|ALU|Selector11~0_combout ),
	.dataf(!\data|ALU|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector11~3 .extended_lut = "off";
defparam \data|ALU|Selector11~3 .lut_mask = 64'hFF0FFF5FFF3FFF7F;
defparam \data|ALU|Selector11~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y29_N1
stratixiii_io_ibuf \mem_rdata[4]~input (
	.i(mem_rdata[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[4]~input_o ));
// synopsys translate_off
defparam \mem_rdata[4]~input .bus_hold = "false";
defparam \mem_rdata[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y29_N25
dffeas \data|mdr|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|ALU|Selector11~3_combout ),
	.asdata(\mem_rdata[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|WideOr2~1_combout ),
	.ena(\Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mdr|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mdr|data[4] .is_wysiwyg = "true";
defparam \data|mdr|data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y31_N19
dffeas \data|IR|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|mdr|data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|IR|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data|IR|data[4] .is_wysiwyg = "true";
defparam \data|IR|data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N14
stratixiii_lcell_comb \Control|Selector1~0 (
// Equation(s):
// \Control|Selector1~0_combout  = ( !\Control|state.s_and~q  & ( (!\Control|state.s_and_imm~q  & ((!\data|IR|data [4]) # ((!\Control|state.shf~q ) # (\data|IR|data [5])))) ) )

	.dataa(!\data|IR|data [4]),
	.datab(!\Control|state.shf~q ),
	.datac(!\Control|state.s_and_imm~q ),
	.datad(!\data|IR|data [5]),
	.datae(gnd),
	.dataf(!\Control|state.s_and~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector1~0 .extended_lut = "off";
defparam \Control|Selector1~0 .lut_mask = 64'hE0F0E0F000000000;
defparam \Control|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N26
stratixiii_lcell_comb \Control|Selector1~1 (
// Equation(s):
// \Control|Selector1~1_combout  = ( \Control|WideOr3~0_combout  & ( \Control|Selector1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|Selector1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector1~1 .extended_lut = "off";
defparam \Control|Selector1~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \Control|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y32_N28
stratixiii_lcell_comb \data|ALU|Equal0~2 (
// Equation(s):
// \data|ALU|Equal0~2_combout  = ( \Control|state.shf~q  & ( (\Control|Selector1~1_combout  & \Control|Selector0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|Selector1~1_combout ),
	.datad(!\Control|Selector0~0_combout ),
	.datae(gnd),
	.dataf(!\Control|state.shf~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Equal0~2 .extended_lut = "off";
defparam \data|ALU|Equal0~2 .lut_mask = 64'h00000000000F000F;
defparam \data|ALU|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N20
stratixiii_lcell_comb \data|ALU|Selector3~0 (
// Equation(s):
// \data|ALU|Selector3~0_combout  = (\data|ALU|Equal0~2_combout  & !\data|ALU|ShiftLeft0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|ALU|Equal0~2_combout ),
	.datad(!\data|ALU|ShiftLeft0~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector3~0 .extended_lut = "off";
defparam \data|ALU|Selector3~0 .lut_mask = 64'h0F000F000F000F00;
defparam \data|ALU|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N24
stratixiii_lcell_comb \data|ALU|Selector1~7 (
// Equation(s):
// \data|ALU|Selector1~7_combout  = ( \data|ALU|Selector1~6_combout  & ( \data|ALU|Selector1~1_combout  & ( ((\data|ALU|Equal0~6_combout  & \data|ALU|Add0~57_sumout )) # (\data|ALU|Selector3~0_combout ) ) ) ) # ( !\data|ALU|Selector1~6_combout  & ( 
// \data|ALU|Selector1~1_combout  ) ) # ( \data|ALU|Selector1~6_combout  & ( !\data|ALU|Selector1~1_combout  & ( (\data|ALU|Equal0~6_combout  & \data|ALU|Add0~57_sumout ) ) ) ) # ( !\data|ALU|Selector1~6_combout  & ( !\data|ALU|Selector1~1_combout  ) )

	.dataa(!\data|ALU|Selector3~0_combout ),
	.datab(!\data|ALU|Equal0~6_combout ),
	.datac(!\data|ALU|Add0~57_sumout ),
	.datad(gnd),
	.datae(!\data|ALU|Selector1~6_combout ),
	.dataf(!\data|ALU|Selector1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector1~7 .extended_lut = "off";
defparam \data|ALU|Selector1~7 .lut_mask = 64'hFFFF0303FFFF5757;
defparam \data|ALU|Selector1~7 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y31_N94
stratixiii_io_ibuf \mem_rdata[14]~input (
	.i(mem_rdata[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[14]~input_o ));
// synopsys translate_off
defparam \mem_rdata[14]~input .bus_hold = "false";
defparam \mem_rdata[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y28_N25
dffeas \data|mdr|data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|ALU|Selector1~7_combout ),
	.asdata(\mem_rdata[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|WideOr2~1_combout ),
	.ena(\Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mdr|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mdr|data[14] .is_wysiwyg = "true";
defparam \data|mdr|data[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y31_N33
dffeas \data|IR|data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|mdr|data [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|IR|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \data|IR|data[14] .is_wysiwyg = "true";
defparam \data|IR|data[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N38
stratixiii_lcell_comb \Control|Selector8~1 (
// Equation(s):
// \Control|Selector8~1_combout  = ( \Control|Selector8~0_combout  & ( (!\mem_resp~input_o  & (((\data|IR|data [14] & !\data|IR|data [15])) # (\Control|state.ldr1~q ))) # (\mem_resp~input_o  & (\data|IR|data [14] & (!\data|IR|data [15]))) ) ) # ( 
// !\Control|Selector8~0_combout  & ( (!\mem_resp~input_o  & \Control|state.ldr1~q ) ) )

	.dataa(!\mem_resp~input_o ),
	.datab(!\data|IR|data [14]),
	.datac(!\data|IR|data [15]),
	.datad(!\Control|state.ldr1~q ),
	.datae(gnd),
	.dataf(!\Control|Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector8~1 .extended_lut = "off";
defparam \Control|Selector8~1 .lut_mask = 64'h00AA00AA30BA30BA;
defparam \Control|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N39
dffeas \Control|state.ldr1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.ldr1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.ldr1 .is_wysiwyg = "true";
defparam \Control|state.ldr1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N26
stratixiii_lcell_comb \Control|next_state.ldr2~0 (
// Equation(s):
// \Control|next_state.ldr2~0_combout  = ( \Control|state.ldr1~q  & ( \mem_resp~input_o  ) )

	.dataa(!\mem_resp~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.ldr1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|next_state.ldr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|next_state.ldr2~0 .extended_lut = "off";
defparam \Control|next_state.ldr2~0 .lut_mask = 64'h0000000055555555;
defparam \Control|next_state.ldr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N27
dffeas \Control|state.ldr2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|next_state.ldr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.ldr2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.ldr2 .is_wysiwyg = "true";
defparam \Control|state.ldr2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N18
stratixiii_lcell_comb \Control|Selector4~0 (
// Equation(s):
// \Control|Selector4~0_combout  = ( !\Control|state.s_ldi4~q  & ( (!\Control|state.ldr2~q  & (!\Control|state.trap1~q  & !\Control|state.trap4~q )) ) )

	.dataa(gnd),
	.datab(!\Control|state.ldr2~q ),
	.datac(!\Control|state.trap1~q ),
	.datad(!\Control|state.trap4~q ),
	.datae(gnd),
	.dataf(!\Control|state.s_ldi4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector4~0 .extended_lut = "off";
defparam \Control|Selector4~0 .lut_mask = 64'hC000C00000000000;
defparam \Control|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N14
stratixiii_lcell_comb \data|regfilemux|Mux6~1 (
// Equation(s):
// \data|regfilemux|Mux6~1_combout  = ( \Control|state.s_ldb2~q  & ( \Control|state.s_lea~q  ) ) # ( !\Control|state.s_ldb2~q  & ( \Control|state.s_lea~q  ) ) # ( \Control|state.s_ldb2~q  & ( !\Control|state.s_lea~q  ) ) # ( !\Control|state.s_ldb2~q  & ( 
// !\Control|state.s_lea~q  & ( !\Control|Selector4~0_combout  ) ) )

	.dataa(!\Control|Selector4~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Control|state.s_ldb2~q ),
	.dataf(!\Control|state.s_lea~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux6~1 .extended_lut = "off";
defparam \data|regfilemux|Mux6~1 .lut_mask = 64'hAAAAFFFFFFFFFFFF;
defparam \data|regfilemux|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y30_N28
stratixiii_lcell_comb \data|pc_plus2|Add0~57 (
// Equation(s):
// \data|pc_plus2|Add0~57_sumout  = SUM(( \data|pc|data [15] ) + ( GND ) + ( \data|pc_plus2|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data|pc|data [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\data|pc_plus2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|pc_plus2|Add0~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|pc_plus2|Add0~57 .extended_lut = "off";
defparam \data|pc_plus2|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \data|pc_plus2|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N28
stratixiii_lcell_comb \data|br_adder|Add0~57 (
// Equation(s):
// \data|br_adder|Add0~57_sumout  = SUM(( \data|IR|data [8] ) + ( \data|pc|data [15] ) + ( \data|br_adder|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|IR|data [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|pc|data [15]),
	.datag(gnd),
	.cin(\data|br_adder|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|br_adder|Add0~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|br_adder|Add0~57 .extended_lut = "off";
defparam \data|br_adder|Add0~57 .lut_mask = 64'h0000FF0000000F0F;
defparam \data|br_adder|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N28
stratixiii_lcell_comb \data|jsr_adder|Add0~57 (
// Equation(s):
// \data|jsr_adder|Add0~57_sumout  = SUM(( \data|IR|data [10] ) + ( \data|pc|data [15] ) + ( \data|jsr_adder|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|IR|data [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|pc|data [15]),
	.datag(gnd),
	.cin(\data|jsr_adder|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|jsr_adder|Add0~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|jsr_adder|Add0~57 .extended_lut = "off";
defparam \data|jsr_adder|Add0~57 .lut_mask = 64'h0000FF0000000F0F;
defparam \data|jsr_adder|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N14
stratixiii_lcell_comb \data|pcmux|Mux0~0 (
// Equation(s):
// \data|pcmux|Mux0~0_combout  = ( \data|pc|data[8]~0_combout  & ( \data|jsr_adder|Add0~57_sumout  & ( ((\data|pcmux|Mux6~0_combout  & \data|br_adder|Add0~57_sumout )) # (\data|pc|data[9]~2_combout ) ) ) ) # ( !\data|pc|data[8]~0_combout  & ( 
// \data|jsr_adder|Add0~57_sumout  & ( ((\data|pcmux|Mux6~0_combout  & \data|regfile|data~148_combout )) # (\data|pc|data[9]~2_combout ) ) ) ) # ( \data|pc|data[8]~0_combout  & ( !\data|jsr_adder|Add0~57_sumout  & ( (\data|pcmux|Mux6~0_combout  & 
// \data|br_adder|Add0~57_sumout ) ) ) ) # ( !\data|pc|data[8]~0_combout  & ( !\data|jsr_adder|Add0~57_sumout  & ( (\data|pcmux|Mux6~0_combout  & \data|regfile|data~148_combout ) ) ) )

	.dataa(!\data|pcmux|Mux6~0_combout ),
	.datab(!\data|regfile|data~148_combout ),
	.datac(!\data|pc|data[9]~2_combout ),
	.datad(!\data|br_adder|Add0~57_sumout ),
	.datae(!\data|pc|data[8]~0_combout ),
	.dataf(!\data|jsr_adder|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|pcmux|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|pcmux|Mux0~0 .extended_lut = "off";
defparam \data|pcmux|Mux0~0 .lut_mask = 64'h111100551F1F0F5F;
defparam \data|pcmux|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y30_N29
dffeas \data|pc|data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|pc_plus2|Add0~57_sumout ),
	.asdata(\data|pcmux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\data|pc|data[8]~1_combout ),
	.ena(\Control|WideOr1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|pc|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \data|pc|data[15] .is_wysiwyg = "true";
defparam \data|pc|data[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N6
stratixiii_lcell_comb \data|regfilemux|Mux0~1 (
// Equation(s):
// \data|regfilemux|Mux0~1_combout  = ( \data|mdr|data [15] & ( \data|pc|data [15] & ( (!\data|regfilemux|Mux6~1_combout  & (((\data|ALU|Equal0~5_combout )))) # (\data|regfilemux|Mux6~1_combout  & ((!\data|regfilemux|Mux6~2_combout ) # 
// ((!\data|regfilemux|Mux6~3_combout )))) ) ) ) # ( !\data|mdr|data [15] & ( \data|pc|data [15] & ( (!\data|regfilemux|Mux6~1_combout  & ((\data|ALU|Equal0~5_combout ))) # (\data|regfilemux|Mux6~1_combout  & (!\data|regfilemux|Mux6~3_combout )) ) ) ) # ( 
// \data|mdr|data [15] & ( !\data|pc|data [15] & ( (!\data|regfilemux|Mux6~1_combout  & (((\data|ALU|Equal0~5_combout )))) # (\data|regfilemux|Mux6~1_combout  & (!\data|regfilemux|Mux6~2_combout  $ ((!\data|regfilemux|Mux6~3_combout )))) ) ) ) # ( 
// !\data|mdr|data [15] & ( !\data|pc|data [15] & ( (!\data|regfilemux|Mux6~1_combout  & (((\data|ALU|Equal0~5_combout )))) # (\data|regfilemux|Mux6~1_combout  & (\data|regfilemux|Mux6~2_combout  & (!\data|regfilemux|Mux6~3_combout ))) ) ) )

	.dataa(!\data|regfilemux|Mux6~1_combout ),
	.datab(!\data|regfilemux|Mux6~2_combout ),
	.datac(!\data|regfilemux|Mux6~3_combout ),
	.datad(!\data|ALU|Equal0~5_combout ),
	.datae(!\data|mdr|data [15]),
	.dataf(!\data|pc|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux0~1 .extended_lut = "off";
defparam \data|regfilemux|Mux0~1 .lut_mask = 64'h10BA14BE50FA54FE;
defparam \data|regfilemux|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y27_N22
stratixiii_lcell_comb \data|alumux|Mux0~1 (
// Equation(s):
// \data|alumux|Mux0~1_combout  = ( \Control|alumux_sel[1]~0_combout  & ( (\data|alumux|Mux5~1_combout ) # (\data|regfile|data~364_combout ) ) ) # ( !\Control|alumux_sel[1]~0_combout  & ( \data|alumux|Mux5~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data|regfile|data~364_combout ),
	.datad(!\data|alumux|Mux5~1_combout ),
	.datae(gnd),
	.dataf(!\Control|alumux_sel[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|alumux|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|alumux|Mux0~1 .extended_lut = "off";
defparam \data|alumux|Mux0~1 .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \data|alumux|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N12
stratixiii_lcell_comb \data|ALU|Selector0~1 (
// Equation(s):
// \data|ALU|Selector0~1_combout  = ( !\Control|Selector0~0_combout  & ( \Control|state.shf~q  & ( \Control|Selector1~1_combout  ) ) ) # ( \Control|Selector0~0_combout  & ( !\Control|state.shf~q  & ( (!\Control|Selector1~1_combout  & 
// ((!\data|alumux|Mux5~0_combout  & ((\data|alumux|Mux0~1_combout ))) # (\data|alumux|Mux5~0_combout  & (\data|IR|data [5])))) ) ) ) # ( !\Control|Selector0~0_combout  & ( !\Control|state.shf~q  & ( !\Control|Selector1~1_combout  ) ) )

	.dataa(!\data|IR|data [5]),
	.datab(!\Control|Selector1~1_combout ),
	.datac(!\data|alumux|Mux5~0_combout ),
	.datad(!\data|alumux|Mux0~1_combout ),
	.datae(!\Control|Selector0~0_combout ),
	.dataf(!\Control|state.shf~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector0~1 .extended_lut = "off";
defparam \data|ALU|Selector0~1 .lut_mask = 64'hCCCC04C433330000;
defparam \data|ALU|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N20
stratixiii_lcell_comb \data|ALU|Selector0~2 (
// Equation(s):
// \data|ALU|Selector0~2_combout  = ( !\data|ALU|Selector0~1_combout  & ( (!\data|ALU|ShiftLeft0~6_combout ) # ((!\data|ALU|Equal0~1_combout ) # ((\data|ALU|ShiftLeft0~5_combout ) # (\data|ALU|ShiftLeft0~4_combout ))) ) )

	.dataa(!\data|ALU|ShiftLeft0~6_combout ),
	.datab(!\data|ALU|Equal0~1_combout ),
	.datac(!\data|ALU|ShiftLeft0~4_combout ),
	.datad(!\data|ALU|ShiftLeft0~5_combout ),
	.datae(gnd),
	.dataf(!\data|ALU|Selector0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector0~2 .extended_lut = "off";
defparam \data|ALU|Selector0~2 .lut_mask = 64'hEFFFEFFF00000000;
defparam \data|ALU|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N10
stratixiii_lcell_comb \data|regfilemux|Mux0~2 (
// Equation(s):
// \data|regfilemux|Mux0~2_combout  = ( \data|br_adder|Add0~57_sumout  & ( \data|regfilemux|Mux6~1_combout  & ( \data|regfilemux|Mux0~1_combout  ) ) ) # ( !\data|br_adder|Add0~57_sumout  & ( \data|regfilemux|Mux6~1_combout  & ( 
// (!\data|regfilemux|Mux6~2_combout  & \data|regfilemux|Mux0~1_combout ) ) ) ) # ( \data|br_adder|Add0~57_sumout  & ( !\data|regfilemux|Mux6~1_combout  & ( (!\data|regfile|data~148_combout  & (\data|regfilemux|Mux0~1_combout )) # 
// (\data|regfile|data~148_combout  & ((!\data|ALU|Selector0~2_combout ))) ) ) ) # ( !\data|br_adder|Add0~57_sumout  & ( !\data|regfilemux|Mux6~1_combout  & ( (!\data|regfile|data~148_combout  & (\data|regfilemux|Mux0~1_combout )) # 
// (\data|regfile|data~148_combout  & ((!\data|ALU|Selector0~2_combout ))) ) ) )

	.dataa(!\data|regfile|data~148_combout ),
	.datab(!\data|regfilemux|Mux6~2_combout ),
	.datac(!\data|regfilemux|Mux0~1_combout ),
	.datad(!\data|ALU|Selector0~2_combout ),
	.datae(!\data|br_adder|Add0~57_sumout ),
	.dataf(!\data|regfilemux|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux0~2 .extended_lut = "off";
defparam \data|regfilemux|Mux0~2 .lut_mask = 64'h5F0A5F0A0C0C0F0F;
defparam \data|regfilemux|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y33_N38
stratixiii_lcell_comb \data|ALU|ShiftLeft0~31 (
// Equation(s):
// \data|ALU|ShiftLeft0~31_combout  = ( \data|alumux|Mux15~0_combout  & ( \data|alumux|Mux14~0_combout  & ( \data|regfile|data~180_combout  ) ) ) # ( !\data|alumux|Mux15~0_combout  & ( \data|alumux|Mux14~0_combout  & ( \data|regfile|data~188_combout  ) ) ) # 
// ( \data|alumux|Mux15~0_combout  & ( !\data|alumux|Mux14~0_combout  & ( \data|regfile|data~164_combout  ) ) ) # ( !\data|alumux|Mux15~0_combout  & ( !\data|alumux|Mux14~0_combout  & ( \data|regfile|data~148_combout  ) ) )

	.dataa(!\data|regfile|data~180_combout ),
	.datab(!\data|regfile|data~164_combout ),
	.datac(!\data|regfile|data~188_combout ),
	.datad(!\data|regfile|data~148_combout ),
	.datae(!\data|alumux|Mux15~0_combout ),
	.dataf(!\data|alumux|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|ShiftLeft0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|ShiftLeft0~31 .extended_lut = "off";
defparam \data|ALU|ShiftLeft0~31 .lut_mask = 64'h00FF33330F0F5555;
defparam \data|ALU|ShiftLeft0~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N6
stratixiii_lcell_comb \data|ALU|Selector0~0 (
// Equation(s):
// \data|ALU|Selector0~0_combout  = ( \data|ALU|ShiftLeft0~17_combout  & ( \data|ALU|ShiftLeft0~31_combout  & ( (\data|ALU|Selector3~0_combout  & ((!\data|alumux|Mux13~0_combout ) # (\data|ALU|ShiftLeft0~27_combout ))) ) ) ) # ( 
// !\data|ALU|ShiftLeft0~17_combout  & ( \data|ALU|ShiftLeft0~31_combout  & ( (\data|ALU|Selector3~0_combout  & ((!\data|alumux|Mux13~0_combout  & (!\data|alumux|Mux12~0_combout )) # (\data|alumux|Mux13~0_combout  & ((\data|ALU|ShiftLeft0~27_combout ))))) ) 
// ) ) # ( \data|ALU|ShiftLeft0~17_combout  & ( !\data|ALU|ShiftLeft0~31_combout  & ( (\data|ALU|Selector3~0_combout  & ((!\data|alumux|Mux13~0_combout  & (\data|alumux|Mux12~0_combout )) # (\data|alumux|Mux13~0_combout  & ((\data|ALU|ShiftLeft0~27_combout 
// ))))) ) ) ) # ( !\data|ALU|ShiftLeft0~17_combout  & ( !\data|ALU|ShiftLeft0~31_combout  & ( (\data|alumux|Mux13~0_combout  & (\data|ALU|ShiftLeft0~27_combout  & \data|ALU|Selector3~0_combout )) ) ) )

	.dataa(!\data|alumux|Mux12~0_combout ),
	.datab(!\data|alumux|Mux13~0_combout ),
	.datac(!\data|ALU|ShiftLeft0~27_combout ),
	.datad(!\data|ALU|Selector3~0_combout ),
	.datae(!\data|ALU|ShiftLeft0~17_combout ),
	.dataf(!\data|ALU|ShiftLeft0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector0~0 .extended_lut = "off";
defparam \data|ALU|Selector0~0 .lut_mask = 64'h00030047008B00CF;
defparam \data|ALU|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N30
stratixiii_lcell_comb \data|ALU|Add0~61 (
// Equation(s):
// \data|ALU|Add0~61_sumout  = SUM(( \data|regfile|data~148_combout  ) + ( (!\Control|state.calc_addr2~q  & ((!\data|alumux|Mux5~2_combout  & ((\data|alumux|Mux0~1_combout ))) # (\data|alumux|Mux5~2_combout  & (\data|IR|data [5])))) # 
// (\Control|state.calc_addr2~q  & (\data|IR|data [5])) ) + ( \data|ALU|Add0~58  ))

	.dataa(!\Control|state.calc_addr2~q ),
	.datab(!\data|IR|data [5]),
	.datac(!\data|alumux|Mux5~2_combout ),
	.datad(!\data|regfile|data~148_combout ),
	.datae(gnd),
	.dataf(!\data|alumux|Mux0~1_combout ),
	.datag(gnd),
	.cin(\data|ALU|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\data|ALU|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Add0~61 .extended_lut = "off";
defparam \data|ALU|Add0~61 .lut_mask = 64'h0000EC4C000000FF;
defparam \data|ALU|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N10
stratixiii_lcell_comb \data|regfilemux|Mux0~0 (
// Equation(s):
// \data|regfilemux|Mux0~0_combout  = ( \data|ALU|Add0~61_sumout  & ( ((!\data|regfilemux|Mux6~1_combout  & ((\data|ALU|Selector0~0_combout ) # (\data|ALU|Equal0~6_combout )))) # (\data|regfilemux|Mux0~2_combout ) ) ) # ( !\data|ALU|Add0~61_sumout  & ( 
// ((!\data|regfilemux|Mux6~1_combout  & \data|ALU|Selector0~0_combout )) # (\data|regfilemux|Mux0~2_combout ) ) )

	.dataa(!\data|regfilemux|Mux6~1_combout ),
	.datab(!\data|ALU|Equal0~6_combout ),
	.datac(!\data|regfilemux|Mux0~2_combout ),
	.datad(!\data|ALU|Selector0~0_combout ),
	.datae(gnd),
	.dataf(!\data|ALU|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfilemux|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfilemux|Mux0~0 .extended_lut = "off";
defparam \data|regfilemux|Mux0~0 .lut_mask = 64'h0FAF0FAF2FAF2FAF;
defparam \data|regfilemux|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y33_N27
dffeas \data|regfile|data~95 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|regfilemux|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data|regfile|data~385_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|regfile|data~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data|regfile|data~95 .is_wysiwyg = "true";
defparam \data|regfile|data~95 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y33_N4
stratixiii_lcell_comb \data|regfile|data~144 (
// Equation(s):
// \data|regfile|data~144_combout  = ( !\data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[2]~0_combout  & (((!\data|storemux|f[0]~2_combout  & (\data|regfile|data~15_q )) # (\data|storemux|f[0]~2_combout  & ((\data|regfile|data~31_q )))))) # 
// (\data|storemux|f[2]~0_combout  & ((((\data|storemux|f[0]~2_combout ))))) ) ) # ( \data|storemux|f[1]~1_combout  & ( (!\data|storemux|f[2]~0_combout  & (((!\data|storemux|f[0]~2_combout  & ((\data|regfile|data~47_q ))) # (\data|storemux|f[0]~2_combout  & 
// (\data|regfile|data~63_q ))))) # (\data|storemux|f[2]~0_combout  & ((((\data|storemux|f[0]~2_combout ))))) ) )

	.dataa(!\data|storemux|f[2]~0_combout ),
	.datab(!\data|regfile|data~63_q ),
	.datac(!\data|regfile|data~47_q ),
	.datad(!\data|regfile|data~31_q ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|storemux|f[0]~2_combout ),
	.datag(!\data|regfile|data~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~144 .extended_lut = "on";
defparam \data|regfile|data~144 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \data|regfile|data~144 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N0
stratixiii_lcell_comb \data|regfile|data~148 (
// Equation(s):
// \data|regfile|data~148_combout  = ( !\data|storemux|f[1]~1_combout  & ( (!\data|regfile|data~144_combout  & (((\data|regfile|data~79_q  & (\data|storemux|f[2]~0_combout ))))) # (\data|regfile|data~144_combout  & ((((!\data|storemux|f[2]~0_combout ))) # 
// (\data|regfile|data~95_q ))) ) ) # ( \data|storemux|f[1]~1_combout  & ( ((!\data|regfile|data~144_combout  & (\data|regfile|data~111_q  & (\data|storemux|f[2]~0_combout ))) # (\data|regfile|data~144_combout  & (((!\data|storemux|f[2]~0_combout ) # 
// (\data|regfile|data~127_q ))))) ) )

	.dataa(!\data|regfile|data~95_q ),
	.datab(!\data|regfile|data~144_combout ),
	.datac(!\data|regfile|data~111_q ),
	.datad(!\data|storemux|f[2]~0_combout ),
	.datae(!\data|storemux|f[1]~1_combout ),
	.dataf(!\data|regfile|data~127_q ),
	.datag(!\data|regfile|data~79_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|regfile|data~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|regfile|data~148 .extended_lut = "on";
defparam \data|regfile|data~148 .lut_mask = 64'h331D330C331D333F;
defparam \data|regfile|data~148 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N20
stratixiii_lcell_comb \data|ALU|Selector0~3 (
// Equation(s):
// \data|ALU|Selector0~3_combout  = ( \data|ALU|Selector0~0_combout  & ( \data|ALU|Add0~61_sumout  ) ) # ( !\data|ALU|Selector0~0_combout  & ( \data|ALU|Add0~61_sumout  & ( ((!\data|regfile|data~148_combout  & ((\data|ALU|Equal0~5_combout ))) # 
// (\data|regfile|data~148_combout  & (!\data|ALU|Selector0~2_combout ))) # (\data|ALU|Equal0~6_combout ) ) ) ) # ( \data|ALU|Selector0~0_combout  & ( !\data|ALU|Add0~61_sumout  ) ) # ( !\data|ALU|Selector0~0_combout  & ( !\data|ALU|Add0~61_sumout  & ( 
// (!\data|regfile|data~148_combout  & ((\data|ALU|Equal0~5_combout ))) # (\data|regfile|data~148_combout  & (!\data|ALU|Selector0~2_combout )) ) ) )

	.dataa(!\data|regfile|data~148_combout ),
	.datab(!\data|ALU|Equal0~6_combout ),
	.datac(!\data|ALU|Selector0~2_combout ),
	.datad(!\data|ALU|Equal0~5_combout ),
	.datae(!\data|ALU|Selector0~0_combout ),
	.dataf(!\data|ALU|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|ALU|Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|ALU|Selector0~3 .extended_lut = "off";
defparam \data|ALU|Selector0~3 .lut_mask = 64'h50FAFFFF73FBFFFF;
defparam \data|ALU|Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N94
stratixiii_io_ibuf \mem_rdata[15]~input (
	.i(mem_rdata[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_rdata[15]~input_o ));
// synopsys translate_off
defparam \mem_rdata[15]~input .bus_hold = "false";
defparam \mem_rdata[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y31_N21
dffeas \data|mdr|data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|ALU|Selector0~3_combout ),
	.asdata(\mem_rdata[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Control|WideOr2~1_combout ),
	.ena(\Control|WideOr3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mdr|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mdr|data[15] .is_wysiwyg = "true";
defparam \data|mdr|data[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y31_N37
dffeas \data|IR|data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data|mdr|data [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control|state.fetch3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|IR|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \data|IR|data[15] .is_wysiwyg = "true";
defparam \data|IR|data[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N26
stratixiii_lcell_comb \Control|next_state.trap1~0 (
// Equation(s):
// \Control|next_state.trap1~0_combout  = ( \data|IR|data [14] & ( (\data|IR|data [15] & (\data|IR|data [12] & (\Control|state.decode~q  & \data|IR|data [13]))) ) )

	.dataa(!\data|IR|data [15]),
	.datab(!\data|IR|data [12]),
	.datac(!\Control|state.decode~q ),
	.datad(!\data|IR|data [13]),
	.datae(gnd),
	.dataf(!\data|IR|data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|next_state.trap1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|next_state.trap1~0 .extended_lut = "off";
defparam \Control|next_state.trap1~0 .lut_mask = 64'h0000000000010001;
defparam \Control|next_state.trap1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y31_N27
dffeas \Control|state.trap1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|next_state.trap1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.trap1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.trap1 .is_wysiwyg = "true";
defparam \Control|state.trap1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N36
stratixiii_lcell_comb \Control|Selector15~0 (
// Equation(s):
// \Control|Selector15~0_combout  = ( \mem_resp~input_o  & ( \Control|state.trap1~q  ) ) # ( !\mem_resp~input_o  & ( (\Control|state.trap2~q ) # (\Control|state.trap1~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Control|state.trap1~q ),
	.datad(!\Control|state.trap2~q ),
	.datae(gnd),
	.dataf(!\mem_resp~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|Selector15~0 .extended_lut = "off";
defparam \Control|Selector15~0 .lut_mask = 64'h0FFF0FFF0F0F0F0F;
defparam \Control|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y31_N37
dffeas \Control|state.trap2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.trap2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.trap2 .is_wysiwyg = "true";
defparam \Control|state.trap2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N8
stratixiii_lcell_comb \Control|next_state.trap3~0 (
// Equation(s):
// \Control|next_state.trap3~0_combout  = ( \Control|state.trap2~q  & ( \mem_resp~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_resp~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Control|state.trap2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|next_state.trap3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|next_state.trap3~0 .extended_lut = "off";
defparam \Control|next_state.trap3~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \Control|next_state.trap3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N9
dffeas \Control|state.trap3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Control|next_state.trap3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Control|state.trap3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Control|state.trap3 .is_wysiwyg = "true";
defparam \Control|state.trap3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N0
stratixiii_lcell_comb \Control|WideOr2~0 (
// Equation(s):
// \Control|WideOr2~0_combout  = ( !\Control|state.ldr1~q  & ( (!\Control|state.fetch2~q  & (!\Control|state.s_ldi1~q  & !\Control|state.s_ldb1~q )) ) )

	.dataa(gnd),
	.datab(!\Control|state.fetch2~q ),
	.datac(!\Control|state.s_ldi1~q ),
	.datad(!\Control|state.s_ldb1~q ),
	.datae(gnd),
	.dataf(!\Control|state.ldr1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|WideOr2~0 .extended_lut = "off";
defparam \Control|WideOr2~0 .lut_mask = 64'hC000C00000000000;
defparam \Control|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N2
stratixiii_lcell_comb \Control|WideOr2~1 (
// Equation(s):
// \Control|WideOr2~1_combout  = ( !\Control|state.s_sti1~q  & ( (!\Control|state.trap3~q  & (!\Control|state.s_ldi3~q  & \Control|WideOr2~0_combout )) ) )

	.dataa(!\Control|state.trap3~q ),
	.datab(gnd),
	.datac(!\Control|state.s_ldi3~q ),
	.datad(!\Control|WideOr2~0_combout ),
	.datae(gnd),
	.dataf(!\Control|state.s_sti1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|WideOr2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|WideOr2~1 .extended_lut = "off";
defparam \Control|WideOr2~1 .lut_mask = 64'h00A000A000000000;
defparam \Control|WideOr2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N12
stratixiii_lcell_comb \Control|mem_byte_enable[0]~0 (
// Equation(s):
// \Control|mem_byte_enable[0]~0_combout  = ( \data|mar|data [0] & ( !\Control|state.s_stb2~q  ) ) # ( !\data|mar|data [0] )

	.dataa(gnd),
	.datab(!\Control|state.s_stb2~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data|mar|data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|mem_byte_enable[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|mem_byte_enable[0]~0 .extended_lut = "off";
defparam \Control|mem_byte_enable[0]~0 .lut_mask = 64'hFFFFFFFFCCCCCCCC;
defparam \Control|mem_byte_enable[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N22
stratixiii_lcell_comb \Control|mem_byte_enable[1]~1 (
// Equation(s):
// \Control|mem_byte_enable[1]~1_combout  = ( \data|mar|data [0] ) # ( !\data|mar|data [0] & ( !\Control|state.s_stb2~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Control|state.s_stb2~q ),
	.datae(gnd),
	.dataf(!\data|mar|data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Control|mem_byte_enable[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Control|mem_byte_enable[1]~1 .extended_lut = "off";
defparam \Control|mem_byte_enable[1]~1 .lut_mask = 64'hFF00FF00FFFFFFFF;
defparam \Control|mem_byte_enable[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y27_N18
stratixiii_lcell_comb \data|marmux|Mux14~0 (
// Equation(s):
// \data|marmux|Mux14~0_combout  = ( \data|ALU|Selector14~6_combout  & ( (!\data|mar|data[6]~0_combout ) # ((!\Control|marmux_sel[1]~3_combout  & (\data|mdr|data [1])) # (\Control|marmux_sel[1]~3_combout  & ((\data|pc|data [1])))) ) ) # ( 
// !\data|ALU|Selector14~6_combout  & ( (\data|mar|data[6]~0_combout  & ((!\Control|marmux_sel[1]~3_combout  & (\data|mdr|data [1])) # (\Control|marmux_sel[1]~3_combout  & ((\data|pc|data [1]))))) ) )

	.dataa(!\data|mdr|data [1]),
	.datab(!\data|mar|data[6]~0_combout ),
	.datac(!\Control|marmux_sel[1]~3_combout ),
	.datad(!\data|pc|data [1]),
	.datae(gnd),
	.dataf(!\data|ALU|Selector14~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|marmux|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|marmux|Mux14~0 .extended_lut = "off";
defparam \data|marmux|Mux14~0 .lut_mask = 64'h10131013DCDFDCDF;
defparam \data|marmux|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y27_N19
dffeas \data|mar|data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|marmux|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mar|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mar|data[1] .is_wysiwyg = "true";
defparam \data|mar|data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N24
stratixiii_lcell_comb \data|marmux|Mux13~0 (
// Equation(s):
// \data|marmux|Mux13~0_combout  = ( \data|ALU|Selector13~5_combout  & ( (!\data|mar|data[6]~0_combout ) # ((!\Control|marmux_sel[1]~3_combout  & ((\data|mdr|data [2]))) # (\Control|marmux_sel[1]~3_combout  & (\data|pc|data [2]))) ) ) # ( 
// !\data|ALU|Selector13~5_combout  & ( (\data|mar|data[6]~0_combout  & ((!\Control|marmux_sel[1]~3_combout  & ((\data|mdr|data [2]))) # (\Control|marmux_sel[1]~3_combout  & (\data|pc|data [2])))) ) )

	.dataa(!\Control|marmux_sel[1]~3_combout ),
	.datab(!\data|mar|data[6]~0_combout ),
	.datac(!\data|pc|data [2]),
	.datad(!\data|mdr|data [2]),
	.datae(gnd),
	.dataf(!\data|ALU|Selector13~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|marmux|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|marmux|Mux13~0 .extended_lut = "off";
defparam \data|marmux|Mux13~0 .lut_mask = 64'h01230123CDEFCDEF;
defparam \data|marmux|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y31_N25
dffeas \data|mar|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|marmux|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mar|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mar|data[2] .is_wysiwyg = "true";
defparam \data|mar|data[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N28
stratixiii_lcell_comb \data|marmux|Mux12~0 (
// Equation(s):
// \data|marmux|Mux12~0_combout  = ( \Control|marmux_sel[1]~3_combout  & ( (!\data|mar|data[6]~0_combout  & ((\data|ALU|Selector12~6_combout ))) # (\data|mar|data[6]~0_combout  & (\data|pc|data [3])) ) ) # ( !\Control|marmux_sel[1]~3_combout  & ( 
// (!\data|mar|data[6]~0_combout  & ((\data|ALU|Selector12~6_combout ))) # (\data|mar|data[6]~0_combout  & (\data|mdr|data [3])) ) )

	.dataa(!\data|mdr|data [3]),
	.datab(!\data|pc|data [3]),
	.datac(!\data|ALU|Selector12~6_combout ),
	.datad(!\data|mar|data[6]~0_combout ),
	.datae(gnd),
	.dataf(!\Control|marmux_sel[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|marmux|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|marmux|Mux12~0 .extended_lut = "off";
defparam \data|marmux|Mux12~0 .lut_mask = 64'h0F550F550F330F33;
defparam \data|marmux|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y32_N29
dffeas \data|mar|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|marmux|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mar|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mar|data[3] .is_wysiwyg = "true";
defparam \data|mar|data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N36
stratixiii_lcell_comb \data|marmux|Mux11~0 (
// Equation(s):
// \data|marmux|Mux11~0_combout  = ( \data|mar|data[6]~0_combout  & ( (!\Control|marmux_sel[1]~3_combout  & (\data|mdr|data [4])) # (\Control|marmux_sel[1]~3_combout  & ((\data|pc|data [4]))) ) ) # ( !\data|mar|data[6]~0_combout  & ( 
// \data|ALU|Selector11~3_combout  ) )

	.dataa(!\data|mdr|data [4]),
	.datab(!\data|pc|data [4]),
	.datac(!\Control|marmux_sel[1]~3_combout ),
	.datad(!\data|ALU|Selector11~3_combout ),
	.datae(gnd),
	.dataf(!\data|mar|data[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|marmux|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|marmux|Mux11~0 .extended_lut = "off";
defparam \data|marmux|Mux11~0 .lut_mask = 64'h00FF00FF53535353;
defparam \data|marmux|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y29_N37
dffeas \data|mar|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|marmux|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mar|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mar|data[4] .is_wysiwyg = "true";
defparam \data|mar|data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N26
stratixiii_lcell_comb \data|marmux|Mux10~0 (
// Equation(s):
// \data|marmux|Mux10~0_combout  = ( \data|ALU|Selector10~8_combout  & ( (!\data|mar|data[6]~0_combout ) # ((!\Control|marmux_sel[1]~3_combout  & (\data|mdr|data [5])) # (\Control|marmux_sel[1]~3_combout  & ((\data|pc|data [5])))) ) ) # ( 
// !\data|ALU|Selector10~8_combout  & ( (\data|mar|data[6]~0_combout  & ((!\Control|marmux_sel[1]~3_combout  & (\data|mdr|data [5])) # (\Control|marmux_sel[1]~3_combout  & ((\data|pc|data [5]))))) ) )

	.dataa(!\data|mar|data[6]~0_combout ),
	.datab(!\Control|marmux_sel[1]~3_combout ),
	.datac(!\data|mdr|data [5]),
	.datad(!\data|pc|data [5]),
	.datae(gnd),
	.dataf(!\data|ALU|Selector10~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|marmux|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|marmux|Mux10~0 .extended_lut = "off";
defparam \data|marmux|Mux10~0 .lut_mask = 64'h04150415AEBFAEBF;
defparam \data|marmux|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y32_N27
dffeas \data|mar|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|marmux|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mar|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mar|data[5] .is_wysiwyg = "true";
defparam \data|mar|data[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N32
stratixiii_lcell_comb \data|marmux|Mux9~0 (
// Equation(s):
// \data|marmux|Mux9~0_combout  = ( \data|mar|data[6]~0_combout  & ( (!\Control|marmux_sel[1]~3_combout  & ((\data|mdr|data [6]))) # (\Control|marmux_sel[1]~3_combout  & (\data|pc|data [6])) ) ) # ( !\data|mar|data[6]~0_combout  & ( 
// \data|ALU|Selector9~8_combout  ) )

	.dataa(!\data|pc|data [6]),
	.datab(!\data|mdr|data [6]),
	.datac(!\data|ALU|Selector9~8_combout ),
	.datad(!\Control|marmux_sel[1]~3_combout ),
	.datae(gnd),
	.dataf(!\data|mar|data[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|marmux|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|marmux|Mux9~0 .extended_lut = "off";
defparam \data|marmux|Mux9~0 .lut_mask = 64'h0F0F0F0F33553355;
defparam \data|marmux|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y29_N33
dffeas \data|mar|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|marmux|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mar|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mar|data[6] .is_wysiwyg = "true";
defparam \data|mar|data[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y32_N14
stratixiii_lcell_comb \data|marmux|Mux8~0 (
// Equation(s):
// \data|marmux|Mux8~0_combout  = ( \data|ALU|Selector8~5_combout  & ( (!\data|mar|data[6]~0_combout ) # ((!\Control|marmux_sel[1]~3_combout  & ((\data|mdr|data [7]))) # (\Control|marmux_sel[1]~3_combout  & (\data|pc|data [7]))) ) ) # ( 
// !\data|ALU|Selector8~5_combout  & ( (\data|mar|data[6]~0_combout  & ((!\Control|marmux_sel[1]~3_combout  & ((\data|mdr|data [7]))) # (\Control|marmux_sel[1]~3_combout  & (\data|pc|data [7])))) ) )

	.dataa(!\data|pc|data [7]),
	.datab(!\Control|marmux_sel[1]~3_combout ),
	.datac(!\data|mdr|data [7]),
	.datad(!\data|mar|data[6]~0_combout ),
	.datae(gnd),
	.dataf(!\data|ALU|Selector8~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|marmux|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|marmux|Mux8~0 .extended_lut = "off";
defparam \data|marmux|Mux8~0 .lut_mask = 64'h001D001DFF1DFF1D;
defparam \data|marmux|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y32_N15
dffeas \data|mar|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|marmux|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mar|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mar|data[7] .is_wysiwyg = "true";
defparam \data|mar|data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y27_N20
stratixiii_lcell_comb \data|marmux|Mux7~0 (
// Equation(s):
// \data|marmux|Mux7~0_combout  = ( \data|mar|data[6]~0_combout  & ( (!\Control|marmux_sel[1]~3_combout  & (\data|mdr|data [8])) # (\Control|marmux_sel[1]~3_combout  & ((\data|pc|data [8]))) ) ) # ( !\data|mar|data[6]~0_combout  & ( 
// \data|ALU|Selector7~5_combout  ) )

	.dataa(!\data|mdr|data [8]),
	.datab(!\data|pc|data [8]),
	.datac(!\data|ALU|Selector7~5_combout ),
	.datad(!\Control|marmux_sel[1]~3_combout ),
	.datae(gnd),
	.dataf(!\data|mar|data[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|marmux|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|marmux|Mux7~0 .extended_lut = "off";
defparam \data|marmux|Mux7~0 .lut_mask = 64'h0F0F0F0F55335533;
defparam \data|marmux|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y27_N21
dffeas \data|mar|data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|marmux|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mar|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mar|data[8] .is_wysiwyg = "true";
defparam \data|mar|data[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N8
stratixiii_lcell_comb \data|marmux|Mux6~0 (
// Equation(s):
// \data|marmux|Mux6~0_combout  = ( \Control|marmux_sel[1]~3_combout  & ( (!\data|mar|data[6]~0_combout  & ((\data|ALU|Selector6~8_combout ))) # (\data|mar|data[6]~0_combout  & (\data|pc|data [9])) ) ) # ( !\Control|marmux_sel[1]~3_combout  & ( 
// (!\data|mar|data[6]~0_combout  & ((\data|ALU|Selector6~8_combout ))) # (\data|mar|data[6]~0_combout  & (\data|mdr|data [9])) ) )

	.dataa(!\data|mdr|data [9]),
	.datab(!\data|pc|data [9]),
	.datac(!\data|ALU|Selector6~8_combout ),
	.datad(!\data|mar|data[6]~0_combout ),
	.datae(gnd),
	.dataf(!\Control|marmux_sel[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|marmux|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|marmux|Mux6~0 .extended_lut = "off";
defparam \data|marmux|Mux6~0 .lut_mask = 64'h0F550F550F330F33;
defparam \data|marmux|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y32_N9
dffeas \data|mar|data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|marmux|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mar|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mar|data[9] .is_wysiwyg = "true";
defparam \data|mar|data[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N30
stratixiii_lcell_comb \data|marmux|Mux5~0 (
// Equation(s):
// \data|marmux|Mux5~0_combout  = ( \data|mdr|data [10] & ( (!\data|mar|data[6]~0_combout  & (\data|ALU|Selector5~2_combout )) # (\data|mar|data[6]~0_combout  & (((!\Control|marmux_sel[1]~3_combout ) # (\data|pc|data [10])))) ) ) # ( !\data|mdr|data [10] & ( 
// (!\data|mar|data[6]~0_combout  & (\data|ALU|Selector5~2_combout )) # (\data|mar|data[6]~0_combout  & (((\data|pc|data [10] & \Control|marmux_sel[1]~3_combout )))) ) )

	.dataa(!\data|ALU|Selector5~2_combout ),
	.datab(!\data|pc|data [10]),
	.datac(!\Control|marmux_sel[1]~3_combout ),
	.datad(!\data|mar|data[6]~0_combout ),
	.datae(gnd),
	.dataf(!\data|mdr|data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|marmux|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|marmux|Mux5~0 .extended_lut = "off";
defparam \data|marmux|Mux5~0 .lut_mask = 64'h5503550355F355F3;
defparam \data|marmux|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y32_N31
dffeas \data|mar|data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|marmux|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mar|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mar|data[10] .is_wysiwyg = "true";
defparam \data|mar|data[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N26
stratixiii_lcell_comb \data|marmux|Mux4~0 (
// Equation(s):
// \data|marmux|Mux4~0_combout  = ( \data|ALU|Selector4~6_combout  & ( (!\data|mar|data[6]~0_combout ) # ((!\Control|marmux_sel[1]~3_combout  & ((\data|mdr|data [11]))) # (\Control|marmux_sel[1]~3_combout  & (\data|pc|data [11]))) ) ) # ( 
// !\data|ALU|Selector4~6_combout  & ( (\data|mar|data[6]~0_combout  & ((!\Control|marmux_sel[1]~3_combout  & ((\data|mdr|data [11]))) # (\Control|marmux_sel[1]~3_combout  & (\data|pc|data [11])))) ) )

	.dataa(!\Control|marmux_sel[1]~3_combout ),
	.datab(!\data|mar|data[6]~0_combout ),
	.datac(!\data|pc|data [11]),
	.datad(!\data|mdr|data [11]),
	.datae(gnd),
	.dataf(!\data|ALU|Selector4~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|marmux|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|marmux|Mux4~0 .extended_lut = "off";
defparam \data|marmux|Mux4~0 .lut_mask = 64'h01230123CDEFCDEF;
defparam \data|marmux|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y31_N27
dffeas \data|mar|data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|marmux|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mar|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mar|data[11] .is_wysiwyg = "true";
defparam \data|mar|data[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N36
stratixiii_lcell_comb \data|marmux|Mux3~0 (
// Equation(s):
// \data|marmux|Mux3~0_combout  = ( \data|ALU|Selector3~2_combout  & ( (!\data|mar|data[6]~0_combout ) # ((!\Control|marmux_sel[1]~3_combout  & ((\data|mdr|data [12]))) # (\Control|marmux_sel[1]~3_combout  & (\data|pc|data [12]))) ) ) # ( 
// !\data|ALU|Selector3~2_combout  & ( (\data|mar|data[6]~0_combout  & ((!\Control|marmux_sel[1]~3_combout  & ((\data|mdr|data [12]))) # (\Control|marmux_sel[1]~3_combout  & (\data|pc|data [12])))) ) )

	.dataa(!\data|pc|data [12]),
	.datab(!\data|mdr|data [12]),
	.datac(!\Control|marmux_sel[1]~3_combout ),
	.datad(!\data|mar|data[6]~0_combout ),
	.datae(gnd),
	.dataf(!\data|ALU|Selector3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|marmux|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|marmux|Mux3~0 .extended_lut = "off";
defparam \data|marmux|Mux3~0 .lut_mask = 64'h00350035FF35FF35;
defparam \data|marmux|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y28_N37
dffeas \data|mar|data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|marmux|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mar|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mar|data[12] .is_wysiwyg = "true";
defparam \data|mar|data[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y27_N4
stratixiii_lcell_comb \data|marmux|Mux2~0 (
// Equation(s):
// \data|marmux|Mux2~0_combout  = ( \data|mar|data[6]~0_combout  & ( (!\Control|marmux_sel[1]~3_combout  & (\data|mdr|data [13])) # (\Control|marmux_sel[1]~3_combout  & ((\data|pc|data [13]))) ) ) # ( !\data|mar|data[6]~0_combout  & ( 
// \data|ALU|Selector2~8_combout  ) )

	.dataa(!\data|mdr|data [13]),
	.datab(!\data|pc|data [13]),
	.datac(!\data|ALU|Selector2~8_combout ),
	.datad(!\Control|marmux_sel[1]~3_combout ),
	.datae(gnd),
	.dataf(!\data|mar|data[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|marmux|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|marmux|Mux2~0 .extended_lut = "off";
defparam \data|marmux|Mux2~0 .lut_mask = 64'h0F0F0F0F55335533;
defparam \data|marmux|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y27_N5
dffeas \data|mar|data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|marmux|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mar|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mar|data[13] .is_wysiwyg = "true";
defparam \data|mar|data[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N2
stratixiii_lcell_comb \data|marmux|Mux1~0 (
// Equation(s):
// \data|marmux|Mux1~0_combout  = ( \data|mdr|data [14] & ( (!\data|mar|data[6]~0_combout  & (((\data|ALU|Selector1~7_combout )))) # (\data|mar|data[6]~0_combout  & ((!\Control|marmux_sel[1]~3_combout ) # ((\data|pc|data [14])))) ) ) # ( !\data|mdr|data [14] 
// & ( (!\data|mar|data[6]~0_combout  & (((\data|ALU|Selector1~7_combout )))) # (\data|mar|data[6]~0_combout  & (\Control|marmux_sel[1]~3_combout  & (\data|pc|data [14]))) ) )

	.dataa(!\Control|marmux_sel[1]~3_combout ),
	.datab(!\data|pc|data [14]),
	.datac(!\data|ALU|Selector1~7_combout ),
	.datad(!\data|mar|data[6]~0_combout ),
	.datae(gnd),
	.dataf(!\data|mdr|data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|marmux|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|marmux|Mux1~0 .extended_lut = "off";
defparam \data|marmux|Mux1~0 .lut_mask = 64'h0F110F110FBB0FBB;
defparam \data|marmux|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y28_N3
dffeas \data|mar|data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|marmux|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mar|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mar|data[14] .is_wysiwyg = "true";
defparam \data|mar|data[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N30
stratixiii_lcell_comb \data|marmux|Mux0~0 (
// Equation(s):
// \data|marmux|Mux0~0_combout  = ( \data|mdr|data [15] & ( \data|ALU|Selector0~3_combout  & ( (!\Control|marmux_sel[1]~3_combout ) # ((!\data|mar|data[6]~0_combout ) # (\data|pc|data [15])) ) ) ) # ( !\data|mdr|data [15] & ( \data|ALU|Selector0~3_combout  & 
// ( (!\data|mar|data[6]~0_combout ) # ((\Control|marmux_sel[1]~3_combout  & \data|pc|data [15])) ) ) ) # ( \data|mdr|data [15] & ( !\data|ALU|Selector0~3_combout  & ( (\data|mar|data[6]~0_combout  & ((!\Control|marmux_sel[1]~3_combout ) # (\data|pc|data 
// [15]))) ) ) ) # ( !\data|mdr|data [15] & ( !\data|ALU|Selector0~3_combout  & ( (\Control|marmux_sel[1]~3_combout  & (\data|mar|data[6]~0_combout  & \data|pc|data [15])) ) ) )

	.dataa(!\Control|marmux_sel[1]~3_combout ),
	.datab(!\data|mar|data[6]~0_combout ),
	.datac(gnd),
	.datad(!\data|pc|data [15]),
	.datae(!\data|mdr|data [15]),
	.dataf(!\data|ALU|Selector0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data|marmux|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data|marmux|Mux0~0 .extended_lut = "off";
defparam \data|marmux|Mux0~0 .lut_mask = 64'h00112233CCDDEEFF;
defparam \data|marmux|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y31_N31
dffeas \data|mar|data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\data|marmux|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data|mar|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \data|mar|data[15] .is_wysiwyg = "true";
defparam \data|mar|data[15] .power_up = "low";
// synopsys translate_on

assign mem_read = \mem_read~output_o ;

assign mem_write = \mem_write~output_o ;

assign mem_byte_enable[0] = \mem_byte_enable[0]~output_o ;

assign mem_byte_enable[1] = \mem_byte_enable[1]~output_o ;

assign mem_address[0] = \mem_address[0]~output_o ;

assign mem_address[1] = \mem_address[1]~output_o ;

assign mem_address[2] = \mem_address[2]~output_o ;

assign mem_address[3] = \mem_address[3]~output_o ;

assign mem_address[4] = \mem_address[4]~output_o ;

assign mem_address[5] = \mem_address[5]~output_o ;

assign mem_address[6] = \mem_address[6]~output_o ;

assign mem_address[7] = \mem_address[7]~output_o ;

assign mem_address[8] = \mem_address[8]~output_o ;

assign mem_address[9] = \mem_address[9]~output_o ;

assign mem_address[10] = \mem_address[10]~output_o ;

assign mem_address[11] = \mem_address[11]~output_o ;

assign mem_address[12] = \mem_address[12]~output_o ;

assign mem_address[13] = \mem_address[13]~output_o ;

assign mem_address[14] = \mem_address[14]~output_o ;

assign mem_address[15] = \mem_address[15]~output_o ;

assign mem_wdata[0] = \mem_wdata[0]~output_o ;

assign mem_wdata[1] = \mem_wdata[1]~output_o ;

assign mem_wdata[2] = \mem_wdata[2]~output_o ;

assign mem_wdata[3] = \mem_wdata[3]~output_o ;

assign mem_wdata[4] = \mem_wdata[4]~output_o ;

assign mem_wdata[5] = \mem_wdata[5]~output_o ;

assign mem_wdata[6] = \mem_wdata[6]~output_o ;

assign mem_wdata[7] = \mem_wdata[7]~output_o ;

assign mem_wdata[8] = \mem_wdata[8]~output_o ;

assign mem_wdata[9] = \mem_wdata[9]~output_o ;

assign mem_wdata[10] = \mem_wdata[10]~output_o ;

assign mem_wdata[11] = \mem_wdata[11]~output_o ;

assign mem_wdata[12] = \mem_wdata[12]~output_o ;

assign mem_wdata[13] = \mem_wdata[13]~output_o ;

assign mem_wdata[14] = \mem_wdata[14]~output_o ;

assign mem_wdata[15] = \mem_wdata[15]~output_o ;

endmodule
