{
	"finish__design__instance__count__class:tie_cell": 2,
	"finish__design__instance__area__class:tie_cell": 22.5792,
	"finish__design__instance__count__class:buffer": 16,
	"finish__design__instance__area__class:buffer": 716.89,
	"finish__design__instance__count__class:clock_buffer": 5,
	"finish__design__instance__area__class:clock_buffer": 197.568,
	"finish__design__instance__count__class:timing_repair_buffer": 52,
	"finish__design__instance__area__class:timing_repair_buffer": 2243.81,
	"finish__design__instance__count__class:inverter": 34,
	"finish__design__instance__area__class:inverter": 598.349,
	"finish__design__instance__count__class:clock_inverter": 3,
	"finish__design__instance__area__class:clock_inverter": 79.0272,
	"finish__design__instance__count__class:sequential_cell": 39,
	"finish__design__instance__area__class:sequential_cell": 3880.8,
	"finish__design__instance__count__class:multi_input_combinational_cell": 233,
	"finish__design__instance__area__class:multi_input_combinational_cell": 9627.21,
	"finish__design__instance__count": 384,
	"finish__design__instance__area": 17366.2,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 7.34042,
	"finish__clock__skew__setup": 0.0144368,
	"finish__clock__skew__hold": 0.0144368,
	"finish__timing__drv__max_slew_limit": 0.664402,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.926247,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00611178,
	"finish__power__switching__total": 0.00208392,
	"finish__power__leakage__total": 1.48248e-07,
	"finish__power__total": 0.00819585,
	"finish__design__io": 53,
	"finish__design__die__area": 36014.6,
	"finish__design__core__area": 34038.1,
	"finish__design__instance__count": 475,
	"finish__design__instance__area": 17879.9,
	"finish__design__instance__count__stdcell": 475,
	"finish__design__instance__area__stdcell": 17879.9,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.52529,
	"finish__design__instance__utilization__stdcell": 0.52529,
	"finish__design__rows": 36,
	"finish__design__rows:GF018hv5v_green_sc9": 36,
	"finish__design__sites": 12060,
	"finish__design__sites:GF018hv5v_green_sc9": 12060,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}