<reference anchor="IEEE.1687.2014" target="https://ieeexplore.ieee.org/document/6974961">
  <front>
    <title>IEEE Standard for Access and Control of Instrumentation Embedded within a Semiconductor Device</title>
    <seriesInfo name="DOI" value="10.1109/IEEESTD.2014.6974961"/>
    <author>
      <organization abbrev="IEEE">Institute of Electrical and Electronics Engineers</organization>
      <address>
        <postal>
          <country>USA</country>
        </postal>
      </address>
    </author>
    <date year="2014" month="December" day="4"/>
    <keyword>IEEE standards</keyword>
    <keyword>Semiconductor devices</keyword>
    <keyword>Testing</keyword>
    <keyword>Instruments</keyword>
    <keyword>Embedded systems</keyword>
    <keyword>Access networks</keyword>
    <keyword>access network</keyword>
    <keyword>built-in self-test (BIST)</keyword>
    <keyword>boundary scan</keyword>
    <keyword>debug</keyword>
    <keyword>design for testability (DFT)</keyword>
    <keyword>embedded instruments</keyword>
    <keyword>IEEE 1149.1(TM)</keyword>
    <keyword>IEEE 1687(TM)</keyword>
    <keyword>Instrument Connectivity Language (ICL)</keyword>
    <keyword>internal JTAG (IJTAG)</keyword>
    <keyword>Joint Test Action Group (JTAG)</keyword>
    <keyword>on-chip instrumentation</keyword>
    <keyword>Procedural Description Language (PDL)</keyword>
    <keyword>test</keyword>
    <keyword>Tool Command Language (Tcl)</keyword>
    <abstract>A methodology for accessing instrumentation embedded within a semiconductor device, without defining the instruments or their features themselves, via the IEEE 1149.1(TM) test access port (TAP) and/or other signals, is described in this standard. The elements of the methodology include a hardware architecture for the on-chip network connecting the instruments to the chip pins, a hardware description language to describe this network, and a software language and protocol for communicating with the instruments via this network.</abstract>
  </front>
</reference>