

================================================================
== Vitis HLS Report for 'doHist_Pipeline_VITIS_LOOP_19_2'
================================================================
* Date:           Mon Mar  7 13:58:25 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        doHist
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.806 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   153603|   153603|  1.536 ms|  1.536 ms|  153603|  153603|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_19_2  |   153601|   153601|         4|          2|          1|  76800|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.01>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 7 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 8 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%idxPixel = alloca i32 1"   --->   Operation 9 'alloca' 'idxPixel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %histo, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %inStream_V_dest_V, i5 %inStream_V_id_V, i1 %inStream_V_last_V, i2 %inStream_V_user_V, i1 %inStream_V_strb_V, i1 %inStream_V_keep_V, i8 %inStream_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 0, i17 %idxPixel"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%idxPixel_1 = load i17 %idxPixel" [core.cpp:19]   --->   Operation 16 'load' 'idxPixel_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.43ns)   --->   "%icmp_ln19 = icmp_eq  i17 %idxPixel_1, i17 76800" [core.cpp:19]   --->   Operation 18 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 76800, i64 76800, i64 76800"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.10ns)   --->   "%idxPixel_2 = add i17 %idxPixel_1, i17 1" [core.cpp:19]   --->   Operation 20 'add' 'idxPixel_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %.split, void %.exitStub" [core.cpp:19]   --->   Operation 21 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln19 = store i17 %idxPixel_2, i17 %idxPixel" [core.cpp:19]   --->   Operation 22 'store' 'store_ln19' <Predicate = (!icmp_ln19)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty_11 = read i24 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i2P0A.i1P0A.i5P0A.i6P0A, i8 %inStream_V_data_V, i1 %inStream_V_keep_V, i1 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V"   --->   Operation 23 'read' 'empty_11' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i24 %empty_11"   --->   Operation 24 'extractvalue' 'tmp_data_V' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i8 %tmp_data_V"   --->   Operation 25 'zext' 'zext_ln587' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%histo_addr = getelementptr i32 %histo, i64 0, i64 %zext_ln587" [core.cpp:26]   --->   Operation 26 'getelementptr' 'histo_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 27 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (3.25ns)   --->   "%histo_load = load i8 %histo_addr" [core.cpp:26]   --->   Operation 28 'load' 'histo_load' <Predicate = (!icmp_ln19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 29 [1/1] (2.77ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln587"   --->   Operation 29 'icmp' 'addr_cmp' <Predicate = (!icmp_ln19)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln587 = store i64 %zext_ln587, i64 %reuse_addr_reg"   --->   Operation 30 'store' 'store_ln587' <Predicate = (!icmp_ln19)> <Delay = 1.58>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.80>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 31 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_3 : Operation 32 [1/2] (3.25ns)   --->   "%histo_load = load i8 %histo_addr" [core.cpp:26]   --->   Operation 32 'load' 'histo_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln26)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %histo_load"   --->   Operation 33 'select' 'reuse_select' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln26 = add i32 %reuse_select, i32 1" [core.cpp:26]   --->   Operation 34 'add' 'add_ln26' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [core.cpp:22]   --->   Operation 35 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (3.25ns)   --->   "%store_ln26 = store i32 %add_ln26, i8 %histo_addr" [core.cpp:26]   --->   Operation 36 'store' 'store_ln26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln26 = store i32 %add_ln26, i32 %reuse_reg" [core.cpp:26]   --->   Operation 37 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.02ns
The critical path consists of the following:
	'alloca' operation ('idxPixel') [11]  (0 ns)
	'load' operation ('idxPixel', core.cpp:19) on local variable 'idxPixel' [19]  (0 ns)
	'add' operation ('idxPixel', core.cpp:19) [23]  (2.11 ns)
	'store' operation ('store_ln19', core.cpp:19) of variable 'idxPixel', core.cpp:19 on local variable 'idxPixel' [40]  (1.59 ns)
	blocking operation 0.325 ns on control path)

 <State 2>: 3.25ns
The critical path consists of the following:
	axis read operation ('empty_11') on port 'inStream_V_data_V' [27]  (0 ns)
	'getelementptr' operation ('histo_addr', core.cpp:26) [30]  (0 ns)
	'load' operation ('histo_load', core.cpp:26) on array 'histo' [33]  (3.25 ns)

 <State 3>: 5.81ns
The critical path consists of the following:
	'load' operation ('histo_load', core.cpp:26) on array 'histo' [33]  (3.25 ns)
	'select' operation ('reuse_select') [35]  (0 ns)
	'add' operation ('add_ln26', core.cpp:26) [36]  (2.55 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln26', core.cpp:26) of variable 'add_ln26', core.cpp:26 on array 'histo' [37]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
