{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573745360498 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573745360498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 16:29:20 2019 " "Processing started: Thu Nov 14 16:29:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573745360498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573745360498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV32i -c RV32i " "Command: quartus_map --read_settings_files=on --write_settings_files=off RV32i -c RV32i" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573745360498 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Quartus II" 0 -1 1573745361952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/rv32i-verilog/src/core/core.v 10 10 " "Found 10 design units, including 10 entities, in source file /rv32i-verilog/src/core/core.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573745362602 ""} { "Info" "ISGN_ENTITY_NAME" "2 programCounter " "Found entity 2: programCounter" {  } { { "../src/core/core_program_counter.v" "" { Text "X:/RV32i-Verilog/src/core/core_program_counter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573745362602 ""} { "Info" "ISGN_ENTITY_NAME" "3 regFile " "Found entity 3: regFile" {  } { { "../src/core/core_regfile.v" "" { Text "X:/RV32i-Verilog/src/core/core_regfile.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573745362602 ""} { "Info" "ISGN_ENTITY_NAME" "4 alu " "Found entity 4: alu" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573745362602 ""} { "Info" "ISGN_ENTITY_NAME" "5 lis " "Found entity 5: lis" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573745362602 ""} { "Info" "ISGN_ENTITY_NAME" "6 br " "Found entity 6: br" {  } { { "../src/core/core_execution_unit/core_execution_unit_br.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_br.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573745362602 ""} { "Info" "ISGN_ENTITY_NAME" "7 executionUnit " "Found entity 7: executionUnit" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573745362602 ""} { "Info" "ISGN_ENTITY_NAME" "8 timer " "Found entity 8: timer" {  } { { "../src/core/core_csr_unit/core_csr_unit_timer.v" "" { Text "X:/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit_timer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573745362602 ""} { "Info" "ISGN_ENTITY_NAME" "9 crs_unit " "Found entity 9: crs_unit" {  } { { "../src/core/core_csr_unit/core_csr_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573745362602 ""} { "Info" "ISGN_ENTITY_NAME" "10 core " "Found entity 10: core" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573745362602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573745362602 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "core " "Elaborating entity \"core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573745363344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:controlUnit_inst " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:controlUnit_inst\"" {  } { { "../src/core/core.v" "controlUnit_inst" { Text "X:/RV32i-Verilog/src/core/core.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573745363669 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(338) " "Verilog HDL assignment warning at core_control_unit.v(338): truncated value with size 32 to match size of target (2)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363685 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(344) " "Verilog HDL assignment warning at core_control_unit.v(344): truncated value with size 32 to match size of target (4)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363685 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(352) " "Verilog HDL assignment warning at core_control_unit.v(352): truncated value with size 32 to match size of target (2)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363685 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(364) " "Verilog HDL assignment warning at core_control_unit.v(364): truncated value with size 32 to match size of target (4)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363685 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(380) " "Verilog HDL assignment warning at core_control_unit.v(380): truncated value with size 32 to match size of target (2)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363685 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(389) " "Verilog HDL assignment warning at core_control_unit.v(389): truncated value with size 32 to match size of target (4)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363685 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(398) " "Verilog HDL assignment warning at core_control_unit.v(398): truncated value with size 32 to match size of target (2)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363685 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(403) " "Verilog HDL assignment warning at core_control_unit.v(403): truncated value with size 32 to match size of target (4)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363685 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(417) " "Verilog HDL assignment warning at core_control_unit.v(417): truncated value with size 32 to match size of target (2)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363685 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(425) " "Verilog HDL assignment warning at core_control_unit.v(425): truncated value with size 32 to match size of target (4)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363685 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(428) " "Verilog HDL assignment warning at core_control_unit.v(428): truncated value with size 32 to match size of target (2)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363685 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(429) " "Verilog HDL assignment warning at core_control_unit.v(429): truncated value with size 32 to match size of target (2)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363685 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(431) " "Verilog HDL assignment warning at core_control_unit.v(431): truncated value with size 32 to match size of target (4)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363685 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(432) " "Verilog HDL assignment warning at core_control_unit.v(432): truncated value with size 32 to match size of target (2)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363685 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(435) " "Verilog HDL assignment warning at core_control_unit.v(435): truncated value with size 32 to match size of target (4)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363685 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(436) " "Verilog HDL assignment warning at core_control_unit.v(436): truncated value with size 32 to match size of target (2)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363685 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(439) " "Verilog HDL assignment warning at core_control_unit.v(439): truncated value with size 32 to match size of target (4)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363685 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(440) " "Verilog HDL assignment warning at core_control_unit.v(440): truncated value with size 32 to match size of target (2)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363685 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(443) " "Verilog HDL assignment warning at core_control_unit.v(443): truncated value with size 32 to match size of target (4)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363685 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(444) " "Verilog HDL assignment warning at core_control_unit.v(444): truncated value with size 32 to match size of target (2)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363685 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "core_control_unit.v(427) " "Verilog HDL Case Statement warning at core_control_unit.v(427): incomplete case statement has no default case item" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 427 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1573745363685 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(461) " "Verilog HDL assignment warning at core_control_unit.v(461): truncated value with size 32 to match size of target (4)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363685 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(463) " "Verilog HDL assignment warning at core_control_unit.v(463): truncated value with size 32 to match size of target (2)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(467) " "Verilog HDL assignment warning at core_control_unit.v(467): truncated value with size 32 to match size of target (3)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(468) " "Verilog HDL assignment warning at core_control_unit.v(468): truncated value with size 32 to match size of target (3)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(469) " "Verilog HDL assignment warning at core_control_unit.v(469): truncated value with size 32 to match size of target (3)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(470) " "Verilog HDL assignment warning at core_control_unit.v(470): truncated value with size 32 to match size of target (3)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(471) " "Verilog HDL assignment warning at core_control_unit.v(471): truncated value with size 32 to match size of target (3)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "core_control_unit.v(466) " "Verilog HDL Case Statement warning at core_control_unit.v(466): incomplete case statement has no default case item" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 466 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(490) " "Verilog HDL assignment warning at core_control_unit.v(490): truncated value with size 32 to match size of target (4)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(492) " "Verilog HDL assignment warning at core_control_unit.v(492): truncated value with size 32 to match size of target (2)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(499) " "Verilog HDL assignment warning at core_control_unit.v(499): truncated value with size 32 to match size of target (3)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(503) " "Verilog HDL assignment warning at core_control_unit.v(503): truncated value with size 32 to match size of target (3)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(507) " "Verilog HDL assignment warning at core_control_unit.v(507): truncated value with size 32 to match size of target (3)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "core_control_unit.v(497) " "Verilog HDL Case Statement warning at core_control_unit.v(497): incomplete case statement has no default case item" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 497 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(519) " "Verilog HDL assignment warning at core_control_unit.v(519): truncated value with size 32 to match size of target (2)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(525) " "Verilog HDL assignment warning at core_control_unit.v(525): truncated value with size 32 to match size of target (4)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(526) " "Verilog HDL assignment warning at core_control_unit.v(526): truncated value with size 32 to match size of target (4)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(527) " "Verilog HDL assignment warning at core_control_unit.v(527): truncated value with size 32 to match size of target (4)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(528) " "Verilog HDL assignment warning at core_control_unit.v(528): truncated value with size 32 to match size of target (4)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(529) " "Verilog HDL assignment warning at core_control_unit.v(529): truncated value with size 32 to match size of target (4)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(530) " "Verilog HDL assignment warning at core_control_unit.v(530): truncated value with size 32 to match size of target (4)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(532) " "Verilog HDL assignment warning at core_control_unit.v(532): truncated value with size 32 to match size of target (4)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(533) " "Verilog HDL assignment warning at core_control_unit.v(533): truncated value with size 32 to match size of target (4)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(548) " "Verilog HDL assignment warning at core_control_unit.v(548): truncated value with size 32 to match size of target (4)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(549) " "Verilog HDL assignment warning at core_control_unit.v(549): truncated value with size 32 to match size of target (4)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(550) " "Verilog HDL assignment warning at core_control_unit.v(550): truncated value with size 32 to match size of target (4)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(551) " "Verilog HDL assignment warning at core_control_unit.v(551): truncated value with size 32 to match size of target (4)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(552) " "Verilog HDL assignment warning at core_control_unit.v(552): truncated value with size 32 to match size of target (4)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(553) " "Verilog HDL assignment warning at core_control_unit.v(553): truncated value with size 32 to match size of target (4)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(554) " "Verilog HDL assignment warning at core_control_unit.v(554): truncated value with size 32 to match size of target (4)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(555) " "Verilog HDL assignment warning at core_control_unit.v(555): truncated value with size 32 to match size of target (4)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(582) " "Verilog HDL assignment warning at core_control_unit.v(582): truncated value with size 32 to match size of target (3)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(586) " "Verilog HDL assignment warning at core_control_unit.v(586): truncated value with size 32 to match size of target (3)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(590) " "Verilog HDL assignment warning at core_control_unit.v(590): truncated value with size 32 to match size of target (3)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(594) " "Verilog HDL assignment warning at core_control_unit.v(594): truncated value with size 32 to match size of target (3)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(598) " "Verilog HDL assignment warning at core_control_unit.v(598): truncated value with size 32 to match size of target (3)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(602) " "Verilog HDL assignment warning at core_control_unit.v(602): truncated value with size 32 to match size of target (3)" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "core_control_unit.v(579) " "Verilog HDL Case Statement warning at core_control_unit.v(579): incomplete case statement has no default case item" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 579 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "core_control_unit.v(332) " "Verilog HDL Case Statement warning at core_control_unit.v(332): incomplete case statement has no default case item" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 332 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1573745363700 "|core|controlUnit:controlUnit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter programCounter:program_counter_inst " "Elaborating entity \"programCounter\" for hierarchy \"programCounter:program_counter_inst\"" {  } { { "../src/core/core.v" "program_counter_inst" { Text "X:/RV32i-Verilog/src/core/core.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573745363963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile regFile:reg_file_inst " "Elaborating entity \"regFile\" for hierarchy \"regFile:reg_file_inst\"" {  } { { "../src/core/core.v" "reg_file_inst" { Text "X:/RV32i-Verilog/src/core/core.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573745364149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "executionUnit executionUnit:exec_unit_inst " "Elaborating entity \"executionUnit\" for hierarchy \"executionUnit:exec_unit_inst\"" {  } { { "../src/core/core.v" "exec_unit_inst" { Text "X:/RV32i-Verilog/src/core/core.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573745364489 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s1_ALU core_execution_unit.v(112) " "Verilog HDL Always Construct warning at core_execution_unit.v(112): inferring latch(es) for variable \"s1_ALU\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1573745364489 "|core|executionUnit:exec_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s2_ALU core_execution_unit.v(112) " "Verilog HDL Always Construct warning at core_execution_unit.v(112): inferring latch(es) for variable \"s2_ALU\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1573745364489 "|core|executionUnit:exec_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d_o core_execution_unit.v(112) " "Verilog HDL Always Construct warning at core_execution_unit.v(112): inferring latch(es) for variable \"d_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1573745364489 "|core|executionUnit:exec_unit_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "csr_val_o core_execution_unit.v(112) " "Verilog HDL Always Construct warning at core_execution_unit.v(112): inferring latch(es) for variable \"csr_val_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 112 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1573745364489 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_val_o\[0\] core_execution_unit.v(139) " "Inferred latch for \"csr_val_o\[0\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_val_o\[1\] core_execution_unit.v(139) " "Inferred latch for \"csr_val_o\[1\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_val_o\[2\] core_execution_unit.v(139) " "Inferred latch for \"csr_val_o\[2\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_val_o\[3\] core_execution_unit.v(139) " "Inferred latch for \"csr_val_o\[3\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_val_o\[4\] core_execution_unit.v(139) " "Inferred latch for \"csr_val_o\[4\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_val_o\[5\] core_execution_unit.v(139) " "Inferred latch for \"csr_val_o\[5\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_val_o\[6\] core_execution_unit.v(139) " "Inferred latch for \"csr_val_o\[6\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_val_o\[7\] core_execution_unit.v(139) " "Inferred latch for \"csr_val_o\[7\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_val_o\[8\] core_execution_unit.v(139) " "Inferred latch for \"csr_val_o\[8\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_val_o\[9\] core_execution_unit.v(139) " "Inferred latch for \"csr_val_o\[9\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_val_o\[10\] core_execution_unit.v(139) " "Inferred latch for \"csr_val_o\[10\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_val_o\[11\] core_execution_unit.v(139) " "Inferred latch for \"csr_val_o\[11\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_val_o\[12\] core_execution_unit.v(139) " "Inferred latch for \"csr_val_o\[12\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_val_o\[13\] core_execution_unit.v(139) " "Inferred latch for \"csr_val_o\[13\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_val_o\[14\] core_execution_unit.v(139) " "Inferred latch for \"csr_val_o\[14\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_val_o\[15\] core_execution_unit.v(139) " "Inferred latch for \"csr_val_o\[15\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_val_o\[16\] core_execution_unit.v(139) " "Inferred latch for \"csr_val_o\[16\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_val_o\[17\] core_execution_unit.v(139) " "Inferred latch for \"csr_val_o\[17\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_val_o\[18\] core_execution_unit.v(139) " "Inferred latch for \"csr_val_o\[18\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_val_o\[19\] core_execution_unit.v(139) " "Inferred latch for \"csr_val_o\[19\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_val_o\[20\] core_execution_unit.v(139) " "Inferred latch for \"csr_val_o\[20\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_val_o\[21\] core_execution_unit.v(139) " "Inferred latch for \"csr_val_o\[21\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_val_o\[22\] core_execution_unit.v(139) " "Inferred latch for \"csr_val_o\[22\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_val_o\[23\] core_execution_unit.v(139) " "Inferred latch for \"csr_val_o\[23\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_val_o\[24\] core_execution_unit.v(139) " "Inferred latch for \"csr_val_o\[24\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_val_o\[25\] core_execution_unit.v(139) " "Inferred latch for \"csr_val_o\[25\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_val_o\[26\] core_execution_unit.v(139) " "Inferred latch for \"csr_val_o\[26\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_val_o\[27\] core_execution_unit.v(139) " "Inferred latch for \"csr_val_o\[27\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_val_o\[28\] core_execution_unit.v(139) " "Inferred latch for \"csr_val_o\[28\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_val_o\[29\] core_execution_unit.v(139) " "Inferred latch for \"csr_val_o\[29\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_val_o\[30\] core_execution_unit.v(139) " "Inferred latch for \"csr_val_o\[30\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csr_val_o\[31\] core_execution_unit.v(139) " "Inferred latch for \"csr_val_o\[31\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_o\[0\] core_execution_unit.v(139) " "Inferred latch for \"d_o\[0\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_o\[1\] core_execution_unit.v(139) " "Inferred latch for \"d_o\[1\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_o\[2\] core_execution_unit.v(139) " "Inferred latch for \"d_o\[2\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_o\[3\] core_execution_unit.v(139) " "Inferred latch for \"d_o\[3\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_o\[4\] core_execution_unit.v(139) " "Inferred latch for \"d_o\[4\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_o\[5\] core_execution_unit.v(139) " "Inferred latch for \"d_o\[5\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_o\[6\] core_execution_unit.v(139) " "Inferred latch for \"d_o\[6\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_o\[7\] core_execution_unit.v(139) " "Inferred latch for \"d_o\[7\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_o\[8\] core_execution_unit.v(139) " "Inferred latch for \"d_o\[8\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_o\[9\] core_execution_unit.v(139) " "Inferred latch for \"d_o\[9\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_o\[10\] core_execution_unit.v(139) " "Inferred latch for \"d_o\[10\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_o\[11\] core_execution_unit.v(139) " "Inferred latch for \"d_o\[11\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_o\[12\] core_execution_unit.v(139) " "Inferred latch for \"d_o\[12\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_o\[13\] core_execution_unit.v(139) " "Inferred latch for \"d_o\[13\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_o\[14\] core_execution_unit.v(139) " "Inferred latch for \"d_o\[14\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_o\[15\] core_execution_unit.v(139) " "Inferred latch for \"d_o\[15\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_o\[16\] core_execution_unit.v(139) " "Inferred latch for \"d_o\[16\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_o\[17\] core_execution_unit.v(139) " "Inferred latch for \"d_o\[17\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_o\[18\] core_execution_unit.v(139) " "Inferred latch for \"d_o\[18\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_o\[19\] core_execution_unit.v(139) " "Inferred latch for \"d_o\[19\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_o\[20\] core_execution_unit.v(139) " "Inferred latch for \"d_o\[20\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_o\[21\] core_execution_unit.v(139) " "Inferred latch for \"d_o\[21\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364504 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_o\[22\] core_execution_unit.v(139) " "Inferred latch for \"d_o\[22\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_o\[23\] core_execution_unit.v(139) " "Inferred latch for \"d_o\[23\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_o\[24\] core_execution_unit.v(139) " "Inferred latch for \"d_o\[24\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_o\[25\] core_execution_unit.v(139) " "Inferred latch for \"d_o\[25\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_o\[26\] core_execution_unit.v(139) " "Inferred latch for \"d_o\[26\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_o\[27\] core_execution_unit.v(139) " "Inferred latch for \"d_o\[27\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_o\[28\] core_execution_unit.v(139) " "Inferred latch for \"d_o\[28\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_o\[29\] core_execution_unit.v(139) " "Inferred latch for \"d_o\[29\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_o\[30\] core_execution_unit.v(139) " "Inferred latch for \"d_o\[30\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_o\[31\] core_execution_unit.v(139) " "Inferred latch for \"d_o\[31\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_ALU\[0\] core_execution_unit.v(139) " "Inferred latch for \"s2_ALU\[0\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_ALU\[1\] core_execution_unit.v(139) " "Inferred latch for \"s2_ALU\[1\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_ALU\[2\] core_execution_unit.v(139) " "Inferred latch for \"s2_ALU\[2\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_ALU\[3\] core_execution_unit.v(139) " "Inferred latch for \"s2_ALU\[3\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_ALU\[4\] core_execution_unit.v(139) " "Inferred latch for \"s2_ALU\[4\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_ALU\[5\] core_execution_unit.v(139) " "Inferred latch for \"s2_ALU\[5\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_ALU\[6\] core_execution_unit.v(139) " "Inferred latch for \"s2_ALU\[6\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_ALU\[7\] core_execution_unit.v(139) " "Inferred latch for \"s2_ALU\[7\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_ALU\[8\] core_execution_unit.v(139) " "Inferred latch for \"s2_ALU\[8\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_ALU\[9\] core_execution_unit.v(139) " "Inferred latch for \"s2_ALU\[9\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_ALU\[10\] core_execution_unit.v(139) " "Inferred latch for \"s2_ALU\[10\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_ALU\[11\] core_execution_unit.v(139) " "Inferred latch for \"s2_ALU\[11\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_ALU\[12\] core_execution_unit.v(139) " "Inferred latch for \"s2_ALU\[12\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_ALU\[13\] core_execution_unit.v(139) " "Inferred latch for \"s2_ALU\[13\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_ALU\[14\] core_execution_unit.v(139) " "Inferred latch for \"s2_ALU\[14\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_ALU\[15\] core_execution_unit.v(139) " "Inferred latch for \"s2_ALU\[15\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_ALU\[16\] core_execution_unit.v(139) " "Inferred latch for \"s2_ALU\[16\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_ALU\[17\] core_execution_unit.v(139) " "Inferred latch for \"s2_ALU\[17\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_ALU\[18\] core_execution_unit.v(139) " "Inferred latch for \"s2_ALU\[18\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_ALU\[19\] core_execution_unit.v(139) " "Inferred latch for \"s2_ALU\[19\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_ALU\[20\] core_execution_unit.v(139) " "Inferred latch for \"s2_ALU\[20\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_ALU\[21\] core_execution_unit.v(139) " "Inferred latch for \"s2_ALU\[21\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_ALU\[22\] core_execution_unit.v(139) " "Inferred latch for \"s2_ALU\[22\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_ALU\[23\] core_execution_unit.v(139) " "Inferred latch for \"s2_ALU\[23\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_ALU\[24\] core_execution_unit.v(139) " "Inferred latch for \"s2_ALU\[24\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_ALU\[25\] core_execution_unit.v(139) " "Inferred latch for \"s2_ALU\[25\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_ALU\[26\] core_execution_unit.v(139) " "Inferred latch for \"s2_ALU\[26\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_ALU\[27\] core_execution_unit.v(139) " "Inferred latch for \"s2_ALU\[27\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_ALU\[28\] core_execution_unit.v(139) " "Inferred latch for \"s2_ALU\[28\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_ALU\[29\] core_execution_unit.v(139) " "Inferred latch for \"s2_ALU\[29\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_ALU\[30\] core_execution_unit.v(139) " "Inferred latch for \"s2_ALU\[30\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_ALU\[31\] core_execution_unit.v(139) " "Inferred latch for \"s2_ALU\[31\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_ALU\[0\] core_execution_unit.v(139) " "Inferred latch for \"s1_ALU\[0\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_ALU\[1\] core_execution_unit.v(139) " "Inferred latch for \"s1_ALU\[1\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_ALU\[2\] core_execution_unit.v(139) " "Inferred latch for \"s1_ALU\[2\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_ALU\[3\] core_execution_unit.v(139) " "Inferred latch for \"s1_ALU\[3\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_ALU\[4\] core_execution_unit.v(139) " "Inferred latch for \"s1_ALU\[4\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_ALU\[5\] core_execution_unit.v(139) " "Inferred latch for \"s1_ALU\[5\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_ALU\[6\] core_execution_unit.v(139) " "Inferred latch for \"s1_ALU\[6\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_ALU\[7\] core_execution_unit.v(139) " "Inferred latch for \"s1_ALU\[7\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_ALU\[8\] core_execution_unit.v(139) " "Inferred latch for \"s1_ALU\[8\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_ALU\[9\] core_execution_unit.v(139) " "Inferred latch for \"s1_ALU\[9\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_ALU\[10\] core_execution_unit.v(139) " "Inferred latch for \"s1_ALU\[10\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_ALU\[11\] core_execution_unit.v(139) " "Inferred latch for \"s1_ALU\[11\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_ALU\[12\] core_execution_unit.v(139) " "Inferred latch for \"s1_ALU\[12\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_ALU\[13\] core_execution_unit.v(139) " "Inferred latch for \"s1_ALU\[13\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_ALU\[14\] core_execution_unit.v(139) " "Inferred latch for \"s1_ALU\[14\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_ALU\[15\] core_execution_unit.v(139) " "Inferred latch for \"s1_ALU\[15\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_ALU\[16\] core_execution_unit.v(139) " "Inferred latch for \"s1_ALU\[16\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_ALU\[17\] core_execution_unit.v(139) " "Inferred latch for \"s1_ALU\[17\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_ALU\[18\] core_execution_unit.v(139) " "Inferred latch for \"s1_ALU\[18\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_ALU\[19\] core_execution_unit.v(139) " "Inferred latch for \"s1_ALU\[19\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_ALU\[20\] core_execution_unit.v(139) " "Inferred latch for \"s1_ALU\[20\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_ALU\[21\] core_execution_unit.v(139) " "Inferred latch for \"s1_ALU\[21\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_ALU\[22\] core_execution_unit.v(139) " "Inferred latch for \"s1_ALU\[22\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_ALU\[23\] core_execution_unit.v(139) " "Inferred latch for \"s1_ALU\[23\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_ALU\[24\] core_execution_unit.v(139) " "Inferred latch for \"s1_ALU\[24\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_ALU\[25\] core_execution_unit.v(139) " "Inferred latch for \"s1_ALU\[25\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_ALU\[26\] core_execution_unit.v(139) " "Inferred latch for \"s1_ALU\[26\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_ALU\[27\] core_execution_unit.v(139) " "Inferred latch for \"s1_ALU\[27\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_ALU\[28\] core_execution_unit.v(139) " "Inferred latch for \"s1_ALU\[28\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_ALU\[29\] core_execution_unit.v(139) " "Inferred latch for \"s1_ALU\[29\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_ALU\[30\] core_execution_unit.v(139) " "Inferred latch for \"s1_ALU\[30\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_ALU\[31\] core_execution_unit.v(139) " "Inferred latch for \"s1_ALU\[31\]\" at core_execution_unit.v(139)" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364520 "|core|executionUnit:exec_unit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu executionUnit:exec_unit_inst\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"executionUnit:exec_unit_inst\|alu:ALU\"" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "ALU" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573745364721 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core_execution_unit_alu.v(47) " "Verilog HDL assignment warning at core_execution_unit_alu.v(47): truncated value with size 32 to match size of target (1)" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573745364721 "|core|executionUnit:exec_unit_inst|alu:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lis executionUnit:exec_unit_inst\|lis:LIS " "Elaborating entity \"lis\" for hierarchy \"executionUnit:exec_unit_inst\|lis:LIS\"" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "LIS" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573745364891 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val_mem_write_o core_execution_unit_lis.v(53) " "Verilog HDL Always Construct warning at core_execution_unit_lis.v(53): inferring latch(es) for variable \"val_mem_write_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1573745364891 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val_mem_read_o core_execution_unit_lis.v(53) " "Verilog HDL Always Construct warning at core_execution_unit_lis.v(53): inferring latch(es) for variable \"val_mem_read_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1573745364891 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_read_o\[0\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_read_o\[0\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364891 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_read_o\[1\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_read_o\[1\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364891 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_read_o\[2\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_read_o\[2\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364891 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_read_o\[3\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_read_o\[3\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364891 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_read_o\[4\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_read_o\[4\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364891 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_read_o\[5\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_read_o\[5\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364891 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_read_o\[6\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_read_o\[6\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364891 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_read_o\[7\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_read_o\[7\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364891 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_read_o\[8\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_read_o\[8\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364891 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_read_o\[9\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_read_o\[9\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364891 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_read_o\[10\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_read_o\[10\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364891 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_read_o\[11\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_read_o\[11\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364891 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_read_o\[12\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_read_o\[12\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364891 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_read_o\[13\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_read_o\[13\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364891 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_read_o\[14\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_read_o\[14\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_read_o\[15\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_read_o\[15\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_read_o\[16\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_read_o\[16\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_read_o\[17\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_read_o\[17\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_read_o\[18\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_read_o\[18\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_read_o\[19\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_read_o\[19\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_read_o\[20\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_read_o\[20\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_read_o\[21\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_read_o\[21\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_read_o\[22\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_read_o\[22\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_read_o\[23\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_read_o\[23\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_read_o\[24\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_read_o\[24\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_read_o\[25\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_read_o\[25\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_read_o\[26\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_read_o\[26\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_read_o\[27\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_read_o\[27\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_read_o\[28\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_read_o\[28\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_read_o\[29\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_read_o\[29\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_read_o\[30\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_read_o\[30\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_read_o\[31\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_read_o\[31\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_write_o\[0\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_write_o\[0\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_write_o\[1\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_write_o\[1\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_write_o\[2\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_write_o\[2\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_write_o\[3\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_write_o\[3\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_write_o\[4\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_write_o\[4\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_write_o\[5\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_write_o\[5\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_write_o\[6\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_write_o\[6\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_write_o\[7\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_write_o\[7\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_write_o\[8\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_write_o\[8\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_write_o\[9\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_write_o\[9\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_write_o\[10\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_write_o\[10\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_write_o\[11\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_write_o\[11\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_write_o\[12\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_write_o\[12\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_write_o\[13\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_write_o\[13\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_write_o\[14\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_write_o\[14\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_write_o\[15\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_write_o\[15\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_write_o\[16\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_write_o\[16\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_write_o\[17\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_write_o\[17\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_write_o\[18\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_write_o\[18\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_write_o\[19\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_write_o\[19\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_write_o\[20\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_write_o\[20\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_write_o\[21\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_write_o\[21\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_write_o\[22\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_write_o\[22\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_write_o\[23\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_write_o\[23\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_write_o\[24\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_write_o\[24\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_write_o\[25\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_write_o\[25\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_write_o\[26\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_write_o\[26\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_write_o\[27\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_write_o\[27\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_write_o\[28\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_write_o\[28\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_write_o\[29\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_write_o\[29\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_write_o\[30\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_write_o\[30\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val_mem_write_o\[31\] core_execution_unit_lis.v(53) " "Inferred latch for \"val_mem_write_o\[31\]\" at core_execution_unit_lis.v(53)" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1573745364938 "|core|executionUnit:exec_unit_inst|lis:LIS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "br executionUnit:exec_unit_inst\|br:BR " "Elaborating entity \"br\" for hierarchy \"executionUnit:exec_unit_inst\|br:BR\"" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "BR" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573745365154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crs_unit crs_unit:crs_unit_inst " "Elaborating entity \"crs_unit\" for hierarchy \"crs_unit:crs_unit_inst\"" {  } { { "../src/core/core.v" "crs_unit_inst" { Text "X:/RV32i-Verilog/src/core/core.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573745365324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer crs_unit:crs_unit_inst\|timer:timer_inst " "Elaborating entity \"timer\" for hierarchy \"crs_unit:crs_unit_inst\|timer:timer_inst\"" {  } { { "../src/core/core_csr_unit/core_csr_unit.v" "timer_inst" { Text "X:/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573745365556 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "executionUnit:exec_unit_inst\|d_o\[31\] " "LATCH primitive \"executionUnit:exec_unit_inst\|d_o\[31\]\" is permanently enabled" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573745367178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "executionUnit:exec_unit_inst\|d_o\[30\] " "LATCH primitive \"executionUnit:exec_unit_inst\|d_o\[30\]\" is permanently enabled" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573745367178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "executionUnit:exec_unit_inst\|d_o\[29\] " "LATCH primitive \"executionUnit:exec_unit_inst\|d_o\[29\]\" is permanently enabled" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573745367178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "executionUnit:exec_unit_inst\|d_o\[28\] " "LATCH primitive \"executionUnit:exec_unit_inst\|d_o\[28\]\" is permanently enabled" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573745367178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "executionUnit:exec_unit_inst\|d_o\[27\] " "LATCH primitive \"executionUnit:exec_unit_inst\|d_o\[27\]\" is permanently enabled" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573745367178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "executionUnit:exec_unit_inst\|d_o\[26\] " "LATCH primitive \"executionUnit:exec_unit_inst\|d_o\[26\]\" is permanently enabled" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573745367178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "executionUnit:exec_unit_inst\|d_o\[25\] " "LATCH primitive \"executionUnit:exec_unit_inst\|d_o\[25\]\" is permanently enabled" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573745367178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "executionUnit:exec_unit_inst\|d_o\[24\] " "LATCH primitive \"executionUnit:exec_unit_inst\|d_o\[24\]\" is permanently enabled" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573745367178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "executionUnit:exec_unit_inst\|d_o\[23\] " "LATCH primitive \"executionUnit:exec_unit_inst\|d_o\[23\]\" is permanently enabled" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573745367178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "executionUnit:exec_unit_inst\|d_o\[22\] " "LATCH primitive \"executionUnit:exec_unit_inst\|d_o\[22\]\" is permanently enabled" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573745367178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "executionUnit:exec_unit_inst\|d_o\[21\] " "LATCH primitive \"executionUnit:exec_unit_inst\|d_o\[21\]\" is permanently enabled" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573745367178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "executionUnit:exec_unit_inst\|d_o\[20\] " "LATCH primitive \"executionUnit:exec_unit_inst\|d_o\[20\]\" is permanently enabled" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573745367178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "executionUnit:exec_unit_inst\|d_o\[19\] " "LATCH primitive \"executionUnit:exec_unit_inst\|d_o\[19\]\" is permanently enabled" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573745367178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "executionUnit:exec_unit_inst\|d_o\[18\] " "LATCH primitive \"executionUnit:exec_unit_inst\|d_o\[18\]\" is permanently enabled" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573745367178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "executionUnit:exec_unit_inst\|d_o\[17\] " "LATCH primitive \"executionUnit:exec_unit_inst\|d_o\[17\]\" is permanently enabled" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573745367178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "executionUnit:exec_unit_inst\|d_o\[16\] " "LATCH primitive \"executionUnit:exec_unit_inst\|d_o\[16\]\" is permanently enabled" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573745367178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "executionUnit:exec_unit_inst\|d_o\[15\] " "LATCH primitive \"executionUnit:exec_unit_inst\|d_o\[15\]\" is permanently enabled" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573745367178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "executionUnit:exec_unit_inst\|d_o\[14\] " "LATCH primitive \"executionUnit:exec_unit_inst\|d_o\[14\]\" is permanently enabled" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573745367178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "executionUnit:exec_unit_inst\|d_o\[13\] " "LATCH primitive \"executionUnit:exec_unit_inst\|d_o\[13\]\" is permanently enabled" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573745367178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "executionUnit:exec_unit_inst\|d_o\[12\] " "LATCH primitive \"executionUnit:exec_unit_inst\|d_o\[12\]\" is permanently enabled" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573745367178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "executionUnit:exec_unit_inst\|d_o\[11\] " "LATCH primitive \"executionUnit:exec_unit_inst\|d_o\[11\]\" is permanently enabled" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573745367178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "executionUnit:exec_unit_inst\|d_o\[10\] " "LATCH primitive \"executionUnit:exec_unit_inst\|d_o\[10\]\" is permanently enabled" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573745367178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "executionUnit:exec_unit_inst\|d_o\[9\] " "LATCH primitive \"executionUnit:exec_unit_inst\|d_o\[9\]\" is permanently enabled" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573745367178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "executionUnit:exec_unit_inst\|d_o\[8\] " "LATCH primitive \"executionUnit:exec_unit_inst\|d_o\[8\]\" is permanently enabled" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573745367178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "executionUnit:exec_unit_inst\|d_o\[7\] " "LATCH primitive \"executionUnit:exec_unit_inst\|d_o\[7\]\" is permanently enabled" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573745367178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "executionUnit:exec_unit_inst\|d_o\[6\] " "LATCH primitive \"executionUnit:exec_unit_inst\|d_o\[6\]\" is permanently enabled" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573745367178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "executionUnit:exec_unit_inst\|d_o\[5\] " "LATCH primitive \"executionUnit:exec_unit_inst\|d_o\[5\]\" is permanently enabled" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573745367178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "executionUnit:exec_unit_inst\|d_o\[4\] " "LATCH primitive \"executionUnit:exec_unit_inst\|d_o\[4\]\" is permanently enabled" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573745367178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "executionUnit:exec_unit_inst\|d_o\[3\] " "LATCH primitive \"executionUnit:exec_unit_inst\|d_o\[3\]\" is permanently enabled" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573745367178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "executionUnit:exec_unit_inst\|d_o\[2\] " "LATCH primitive \"executionUnit:exec_unit_inst\|d_o\[2\]\" is permanently enabled" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573745367178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "executionUnit:exec_unit_inst\|d_o\[1\] " "LATCH primitive \"executionUnit:exec_unit_inst\|d_o\[1\]\" is permanently enabled" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573745367178 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "executionUnit:exec_unit_inst\|d_o\[0\] " "LATCH primitive \"executionUnit:exec_unit_inst\|d_o\[0\]\" is permanently enabled" {  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1573745367178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s1_ALU\[0\] " "Latch executionUnit:exec_unit_inst\|s1_ALU\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371326 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s2_ALU\[0\] " "Latch executionUnit:exec_unit_inst\|s2_ALU\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371326 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s1_ALU\[31\] " "Latch executionUnit:exec_unit_inst\|s1_ALU\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371326 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s2_ALU\[31\] " "Latch executionUnit:exec_unit_inst\|s2_ALU\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371326 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s1_ALU\[30\] " "Latch executionUnit:exec_unit_inst\|s1_ALU\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371326 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s2_ALU\[30\] " "Latch executionUnit:exec_unit_inst\|s2_ALU\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371326 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s1_ALU\[29\] " "Latch executionUnit:exec_unit_inst\|s1_ALU\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371326 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s2_ALU\[29\] " "Latch executionUnit:exec_unit_inst\|s2_ALU\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371326 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s1_ALU\[28\] " "Latch executionUnit:exec_unit_inst\|s1_ALU\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371326 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s2_ALU\[28\] " "Latch executionUnit:exec_unit_inst\|s2_ALU\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371326 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s1_ALU\[27\] " "Latch executionUnit:exec_unit_inst\|s1_ALU\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371326 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s2_ALU\[27\] " "Latch executionUnit:exec_unit_inst\|s2_ALU\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371326 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s1_ALU\[26\] " "Latch executionUnit:exec_unit_inst\|s1_ALU\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371326 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s2_ALU\[26\] " "Latch executionUnit:exec_unit_inst\|s2_ALU\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371326 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s1_ALU\[25\] " "Latch executionUnit:exec_unit_inst\|s1_ALU\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371326 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s2_ALU\[25\] " "Latch executionUnit:exec_unit_inst\|s2_ALU\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371354 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s1_ALU\[24\] " "Latch executionUnit:exec_unit_inst\|s1_ALU\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371354 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s2_ALU\[24\] " "Latch executionUnit:exec_unit_inst\|s2_ALU\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371354 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s1_ALU\[23\] " "Latch executionUnit:exec_unit_inst\|s1_ALU\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371354 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s2_ALU\[23\] " "Latch executionUnit:exec_unit_inst\|s2_ALU\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371354 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s1_ALU\[22\] " "Latch executionUnit:exec_unit_inst\|s1_ALU\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371354 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s2_ALU\[22\] " "Latch executionUnit:exec_unit_inst\|s2_ALU\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371354 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s1_ALU\[21\] " "Latch executionUnit:exec_unit_inst\|s1_ALU\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371354 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s2_ALU\[21\] " "Latch executionUnit:exec_unit_inst\|s2_ALU\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371354 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s1_ALU\[20\] " "Latch executionUnit:exec_unit_inst\|s1_ALU\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371354 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s2_ALU\[20\] " "Latch executionUnit:exec_unit_inst\|s2_ALU\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371354 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s1_ALU\[19\] " "Latch executionUnit:exec_unit_inst\|s1_ALU\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371354 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s2_ALU\[19\] " "Latch executionUnit:exec_unit_inst\|s2_ALU\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[5\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[5\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371354 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s1_ALU\[18\] " "Latch executionUnit:exec_unit_inst\|s1_ALU\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371368 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s2_ALU\[18\] " "Latch executionUnit:exec_unit_inst\|s2_ALU\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[5\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[5\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371368 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s1_ALU\[17\] " "Latch executionUnit:exec_unit_inst\|s1_ALU\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371368 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s2_ALU\[17\] " "Latch executionUnit:exec_unit_inst\|s2_ALU\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[5\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[5\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371368 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s1_ALU\[16\] " "Latch executionUnit:exec_unit_inst\|s1_ALU\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371368 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s2_ALU\[16\] " "Latch executionUnit:exec_unit_inst\|s2_ALU\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[5\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[5\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371368 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s1_ALU\[15\] " "Latch executionUnit:exec_unit_inst\|s1_ALU\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371368 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s2_ALU\[15\] " "Latch executionUnit:exec_unit_inst\|s2_ALU\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[5\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[5\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371368 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s1_ALU\[14\] " "Latch executionUnit:exec_unit_inst\|s1_ALU\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371368 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s2_ALU\[14\] " "Latch executionUnit:exec_unit_inst\|s2_ALU\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371368 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s1_ALU\[13\] " "Latch executionUnit:exec_unit_inst\|s1_ALU\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371368 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s2_ALU\[13\] " "Latch executionUnit:exec_unit_inst\|s2_ALU\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371368 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s1_ALU\[12\] " "Latch executionUnit:exec_unit_inst\|s1_ALU\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371368 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s2_ALU\[12\] " "Latch executionUnit:exec_unit_inst\|s2_ALU\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371368 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s1_ALU\[11\] " "Latch executionUnit:exec_unit_inst\|s1_ALU\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371368 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s2_ALU\[11\] " "Latch executionUnit:exec_unit_inst\|s2_ALU\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371368 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s1_ALU\[10\] " "Latch executionUnit:exec_unit_inst\|s1_ALU\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371368 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s2_ALU\[10\] " "Latch executionUnit:exec_unit_inst\|s2_ALU\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371368 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s1_ALU\[9\] " "Latch executionUnit:exec_unit_inst\|s1_ALU\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371368 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s2_ALU\[9\] " "Latch executionUnit:exec_unit_inst\|s2_ALU\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371368 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s1_ALU\[8\] " "Latch executionUnit:exec_unit_inst\|s1_ALU\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371368 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s2_ALU\[8\] " "Latch executionUnit:exec_unit_inst\|s2_ALU\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371368 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s1_ALU\[7\] " "Latch executionUnit:exec_unit_inst\|s1_ALU\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371368 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s2_ALU\[7\] " "Latch executionUnit:exec_unit_inst\|s2_ALU\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371368 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s1_ALU\[6\] " "Latch executionUnit:exec_unit_inst\|s1_ALU\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371368 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s2_ALU\[6\] " "Latch executionUnit:exec_unit_inst\|s2_ALU\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371368 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s1_ALU\[5\] " "Latch executionUnit:exec_unit_inst\|s1_ALU\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371368 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s2_ALU\[5\] " "Latch executionUnit:exec_unit_inst\|s2_ALU\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371368 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s1_ALU\[4\] " "Latch executionUnit:exec_unit_inst\|s1_ALU\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371368 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s2_ALU\[4\] " "Latch executionUnit:exec_unit_inst\|s2_ALU\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371368 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s1_ALU\[3\] " "Latch executionUnit:exec_unit_inst\|s1_ALU\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371368 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s2_ALU\[3\] " "Latch executionUnit:exec_unit_inst\|s2_ALU\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371368 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s1_ALU\[2\] " "Latch executionUnit:exec_unit_inst\|s1_ALU\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371368 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s2_ALU\[2\] " "Latch executionUnit:exec_unit_inst\|s2_ALU\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371368 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s1_ALU\[1\] " "Latch executionUnit:exec_unit_inst\|s1_ALU\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371368 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|s2_ALU\[1\] " "Latch executionUnit:exec_unit_inst\|s2_ALU\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371368 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371368 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[0\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[1\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[2\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[3\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[4\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[5\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[6\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[7\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[8\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[12\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[12\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[9\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[12\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[12\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[10\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[12\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[12\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[11\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[12\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[12\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[12\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[12\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[12\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[13\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[12\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[12\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[14\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[12\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[12\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[15\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[12\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[12\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[16\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[13\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[13\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[17\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[13\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[13\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[18\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[13\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[13\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[19\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[13\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[13\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[20\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[13\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[13\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[21\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[13\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[13\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[22\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[13\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[13\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[23\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[13\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[13\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[24\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[13\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[13\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[25\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[13\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[13\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[26\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[13\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[13\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[27\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[13\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[13\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[28\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[13\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[13\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[29\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[13\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[13\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[30\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[13\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[13\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[31\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_write_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[13\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[13\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[31\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[30\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[29\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[28\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[27\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[26\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[25\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[24\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[23\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[22\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[21\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[20\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[19\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[18\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[17\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371382 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[16\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371396 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[15\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371396 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[14\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371396 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[13\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371396 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[12\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371396 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[11\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371396 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[10\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371396 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[9\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371396 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[8\] " "Latch executionUnit:exec_unit_inst\|lis:LIS\|val_mem_read_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371396 ""}  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|csr_val_o\[0\] " "Latch executionUnit:exec_unit_inst\|csr_val_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371396 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|csr_val_o\[20\] " "Latch executionUnit:exec_unit_inst\|csr_val_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371396 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|csr_val_o\[19\] " "Latch executionUnit:exec_unit_inst\|csr_val_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[5\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[5\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371396 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|csr_val_o\[18\] " "Latch executionUnit:exec_unit_inst\|csr_val_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[5\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[5\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371396 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|csr_val_o\[17\] " "Latch executionUnit:exec_unit_inst\|csr_val_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[5\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[5\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371396 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|csr_val_o\[16\] " "Latch executionUnit:exec_unit_inst\|csr_val_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[5\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[5\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371410 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|csr_val_o\[15\] " "Latch executionUnit:exec_unit_inst\|csr_val_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[5\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[5\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371410 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|csr_val_o\[14\] " "Latch executionUnit:exec_unit_inst\|csr_val_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371410 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|csr_val_o\[13\] " "Latch executionUnit:exec_unit_inst\|csr_val_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371410 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|csr_val_o\[12\] " "Latch executionUnit:exec_unit_inst\|csr_val_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371410 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|csr_val_o\[11\] " "Latch executionUnit:exec_unit_inst\|csr_val_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371410 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|csr_val_o\[10\] " "Latch executionUnit:exec_unit_inst\|csr_val_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371410 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|csr_val_o\[9\] " "Latch executionUnit:exec_unit_inst\|csr_val_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371410 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|csr_val_o\[8\] " "Latch executionUnit:exec_unit_inst\|csr_val_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371410 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|csr_val_o\[7\] " "Latch executionUnit:exec_unit_inst\|csr_val_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371410 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|csr_val_o\[6\] " "Latch executionUnit:exec_unit_inst\|csr_val_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371410 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|csr_val_o\[5\] " "Latch executionUnit:exec_unit_inst\|csr_val_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371410 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|csr_val_o\[4\] " "Latch executionUnit:exec_unit_inst\|csr_val_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371410 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|csr_val_o\[3\] " "Latch executionUnit:exec_unit_inst\|csr_val_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371410 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|csr_val_o\[2\] " "Latch executionUnit:exec_unit_inst\|csr_val_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371410 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|csr_val_o\[1\] " "Latch executionUnit:exec_unit_inst\|csr_val_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371410 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|csr_val_o\[22\] " "Latch executionUnit:exec_unit_inst\|csr_val_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371410 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|csr_val_o\[23\] " "Latch executionUnit:exec_unit_inst\|csr_val_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371410 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|csr_val_o\[24\] " "Latch executionUnit:exec_unit_inst\|csr_val_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371410 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|csr_val_o\[25\] " "Latch executionUnit:exec_unit_inst\|csr_val_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371410 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|csr_val_o\[26\] " "Latch executionUnit:exec_unit_inst\|csr_val_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371410 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|csr_val_o\[27\] " "Latch executionUnit:exec_unit_inst\|csr_val_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371410 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|csr_val_o\[28\] " "Latch executionUnit:exec_unit_inst\|csr_val_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371410 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|csr_val_o\[29\] " "Latch executionUnit:exec_unit_inst\|csr_val_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371410 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|csr_val_o\[30\] " "Latch executionUnit:exec_unit_inst\|csr_val_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371410 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|csr_val_o\[31\] " "Latch executionUnit:exec_unit_inst\|csr_val_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[0\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[0\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371410 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371410 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "executionUnit:exec_unit_inst\|csr_val_o\[21\] " "Latch executionUnit:exec_unit_inst\|csr_val_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA val_mem_prog_i\[2\] " "Ports D and ENA on the latch are fed by the same signal val_mem_prog_i\[2\]" {  } { { "../src/core/core.v" "" { Text "X:/RV32i-Verilog/src/core/core.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1573745371424 ""}  } { { "../src/core/core_execution_unit/core_execution_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1573745371424 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RV32i " "Ignored assignments for entity \"RV32i\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity RV32i -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity RV32i -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1573745379544 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity RV32i -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity RV32i -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1573745379544 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1573745379544 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1573745380907 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573745380907 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3985 " "Implemented 3985 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1573745381642 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1573745381642 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3862 " "Implemented 3862 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1573745381642 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1573745381642 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 406 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 406 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "451 " "Peak virtual memory: 451 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573745381979 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 16:29:41 2019 " "Processing ended: Thu Nov 14 16:29:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573745381979 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573745381979 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573745381979 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573745381979 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573745390652 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573745390686 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 16:29:50 2019 " "Processing started: Thu Nov 14 16:29:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573745390686 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1573745390686 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp RV32i -c RV32i --netlist_type=sgate " "Command: quartus_rpp RV32i -c RV32i --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1573745390686 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "294 " "Peak virtual memory: 294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573745391933 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 16:29:51 2019 " "Processing ended: Thu Nov 14 16:29:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573745391933 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573745391933 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573745391933 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1573745391933 ""}
