 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : STI_DAC
Version: Q-2019.12
Date   : Mon Jul 24 15:18:54 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: pi_length[1]
              (input port clocked by clk)
  Endpoint: so_data_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  STI_DAC            tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 r
  pi_length[1] (in)                        0.08       5.58 r
  U812/Y (CLKINVX1)                        0.43       6.00 f
  U468/Y (NAND2X1)                         0.33       6.34 r
  U574/Y (CLKBUFX3)                        0.66       7.00 r
  U453/Y (NOR2XL)                          0.40       7.39 f
  U593/Y (AO22X1)                          0.45       7.84 f
  U594/Y (AOI221XL)                        0.49       8.33 r
  U596/Y (OAI22XL)                         0.32       8.65 f
  U597/Y (AO22X1)                          0.45       9.10 f
  U503/Y (AND2X2)                          0.21       9.31 f
  U391/Y (NOR3X1)                          0.26       9.57 r
  U390/Y (MXI2X1)                          0.22       9.79 f
  U432/Y (AO21XL)                          0.35      10.14 f
  so_data_reg/D (DFFRX1)                   0.00      10.14 f
  data arrival time                                  10.14

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  so_data_reg/CK (DFFRX1)                  0.00      10.40 r
  library setup time                      -0.23      10.17
  data required time                                 10.17
  -----------------------------------------------------------
  data required time                                 10.17
  data arrival time                                 -10.14
  -----------------------------------------------------------
  slack (MET)                                         0.02


1
