<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/clockslow_altclkctrl_0.v"
   type="VERILOG"
   library="altclkctrl_0" />
 <file path="simulation/clockslow.v" type="VERILOG" />
 <topLevel name="clockslow" />
 <deviceFamily name="cyclonev" />
</simPackage>
