{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762984286119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762984286119 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762984286119 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762984286119 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762984286119 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762984286119 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762984286119 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762984286119 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762984286119 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762984286119 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762984286119 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762984286119 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762984286119 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762984286119 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762984286119 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762984286119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 12 15:51:25 2025 " "Processing started: Wed Nov 12 15:51:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762984286119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1762984286119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1762984286119 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1762984286491 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1762984286607 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1762984286607 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1762984286636 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1762984286636 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1762984286962 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1762984287021 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1762984287039 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1762984287052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.652 " "Worst-case setup slack is 1.652" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762984287084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762984287084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.652               0.000 iCLK  " "    1.652               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762984287084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762984287084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.309 " "Worst-case hold slack is 0.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762984287090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762984287090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 iCLK  " "    0.309               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762984287090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762984287090 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762984287092 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762984287094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.630 " "Worst-case minimum pulse width slack is 9.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762984287096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762984287096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.630               0.000 iCLK  " "    9.630               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762984287096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762984287096 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762984287142 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762984287142 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762984287142 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762984287142 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 45.726 ns " "Worst Case Available Settling Time: 45.726 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762984287142 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762984287142 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762984287142 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.652 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.652" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287151 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762984287151 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.652  " "Path #1: Setup slack is 1.652 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX:reg_ID_EX\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:0:dffgI\|s_Q " "From Node    : ID_EX:reg_ID_EX\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:0:dffgI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_MEM:reg_EX_MEM\|Nbit_reg:mux_reg\|dffg:\\G_NBit_reg:0:dffgI\|s_Q " "To Node      : EX_MEM:reg_EX_MEM\|Nbit_reg:mux_reg\|dffg:\\G_NBit_reg:0:dffgI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.100      3.100  R        clock network delay " "     3.100      3.100  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.332      0.232     uTco  ID_EX:reg_ID_EX\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:0:dffgI\|s_Q " "     3.332      0.232     uTco  ID_EX:reg_ID_EX\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:0:dffgI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.332      0.000 FF  CELL  reg_ID_EX\|data2_reg\|\\G_NBit_reg:0:dffgI\|s_Q\|q " "     3.332      0.000 FF  CELL  reg_ID_EX\|data2_reg\|\\G_NBit_reg:0:dffgI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.138      0.806 FF    IC  ALU_Src_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|datad " "     4.138      0.806 FF    IC  ALU_Src_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.263      0.125 FF  CELL  ALU_Src_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|combout " "     4.263      0.125 FF  CELL  ALU_Src_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.695      0.432 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:0:full_adderI\|and_gate1\|o_F\|datac " "     4.695      0.432 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:0:full_adderI\|and_gate1\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.976      0.281 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:0:full_adderI\|and_gate1\|o_F\|combout " "     4.976      0.281 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:0:full_adderI\|and_gate1\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.266      0.290 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~0\|datab " "     5.266      0.290 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.691      0.425 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~0\|combout " "     5.691      0.425 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.942      0.251 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|datad " "     5.942      0.251 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.067      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|combout " "     6.067      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.316      0.249 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|datad " "     6.316      0.249 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.441      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|combout " "     6.441      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.698      0.257 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|datac " "     6.698      0.257 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.979      0.281 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|combout " "     6.979      0.281 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.236      0.257 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|datac " "     7.236      0.257 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.517      0.281 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|combout " "     7.517      0.281 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.773      0.256 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|datac " "     7.773      0.256 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.054      0.281 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|combout " "     8.054      0.281 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.304      0.250 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|or_gate1\|o_F~0\|datad " "     8.304      0.250 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.429      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|or_gate1\|o_F~0\|combout " "     8.429      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.681      0.252 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:8:full_adderI\|or_gate1\|o_F~0\|datad " "     8.681      0.252 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:8:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.806      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:8:full_adderI\|or_gate1\|o_F~0\|combout " "     8.806      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:8:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.194      0.388 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:9:full_adderI\|or_gate1\|o_F~0\|datad " "     9.194      0.388 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:9:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.319      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:9:full_adderI\|or_gate1\|o_F~0\|combout " "     9.319      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:9:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.577      0.258 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:10:full_adderI\|or_gate1\|o_F~0\|datac " "     9.577      0.258 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:10:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.858      0.281 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:10:full_adderI\|or_gate1\|o_F~0\|combout " "     9.858      0.281 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:10:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.116      0.258 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:11:full_adderI\|or_gate1\|o_F~0\|datac " "    10.116      0.258 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:11:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.397      0.281 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:11:full_adderI\|or_gate1\|o_F~0\|combout " "    10.397      0.281 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:11:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.654      0.257 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:12:full_adderI\|or_gate1\|o_F~0\|datac " "    10.654      0.257 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:12:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.935      0.281 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:12:full_adderI\|or_gate1\|o_F~0\|combout " "    10.935      0.281 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:12:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.190      0.255 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:13:full_adderI\|or_gate1\|o_F~0\|datac " "    11.190      0.255 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:13:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.471      0.281 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:13:full_adderI\|or_gate1\|o_F~0\|combout " "    11.471      0.281 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:13:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.720      0.249 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:14:full_adderI\|or_gate1\|o_F~0\|datad " "    11.720      0.249 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:14:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.845      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:14:full_adderI\|or_gate1\|o_F~0\|combout " "    11.845      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:14:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.095      0.250 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:15:full_adderI\|or_gate1\|o_F~0\|datad " "    12.095      0.250 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:15:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.220      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:15:full_adderI\|or_gate1\|o_F~0\|combout " "    12.220      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:15:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.470      0.250 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:16:full_adderI\|or_gate1\|o_F~0\|datad " "    12.470      0.250 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:16:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.595      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:16:full_adderI\|or_gate1\|o_F~0\|combout " "    12.595      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:16:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.844      0.249 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:17:full_adderI\|or_gate1\|o_F~0\|datad " "    12.844      0.249 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:17:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.969      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:17:full_adderI\|or_gate1\|o_F~0\|combout " "    12.969      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:17:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.217      0.248 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:18:full_adderI\|or_gate1\|o_F~0\|datad " "    13.217      0.248 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:18:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.342      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:18:full_adderI\|or_gate1\|o_F~0\|combout " "    13.342      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:18:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.593      0.251 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:19:full_adderI\|or_gate1\|o_F~0\|datad " "    13.593      0.251 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:19:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.718      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:19:full_adderI\|or_gate1\|o_F~0\|combout " "    13.718      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:19:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.968      0.250 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:20:full_adderI\|or_gate1\|o_F~0\|datad " "    13.968      0.250 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:20:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.093      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:20:full_adderI\|or_gate1\|o_F~0\|combout " "    14.093      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:20:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.349      0.256 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:21:full_adderI\|or_gate1\|o_F~0\|datac " "    14.349      0.256 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:21:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.630      0.281 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:21:full_adderI\|or_gate1\|o_F~0\|combout " "    14.630      0.281 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:21:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.880      0.250 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:22:full_adderI\|or_gate1\|o_F~0\|datad " "    14.880      0.250 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:22:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.005      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:22:full_adderI\|or_gate1\|o_F~0\|combout " "    15.005      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:22:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.257      0.252 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:23:full_adderI\|or_gate1\|o_F~0\|datad " "    15.257      0.252 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:23:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.382      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:23:full_adderI\|or_gate1\|o_F~0\|combout " "    15.382      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:23:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.630      0.248 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:24:full_adderI\|or_gate1\|o_F~0\|datad " "    15.630      0.248 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:24:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.755      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:24:full_adderI\|or_gate1\|o_F~0\|combout " "    15.755      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:24:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.473      0.718 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:25:full_adderI\|or_gate1\|o_F~0\|datad " "    16.473      0.718 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:25:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.598      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:25:full_adderI\|or_gate1\|o_F~0\|combout " "    16.598      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:25:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.846      0.248 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:26:full_adderI\|or_gate1\|o_F~0\|datad " "    16.846      0.248 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:26:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.971      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:26:full_adderI\|or_gate1\|o_F~0\|combout " "    16.971      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:26:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.230      0.259 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:27:full_adderI\|or_gate1\|o_F~0\|datad " "    17.230      0.259 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:27:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.355      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:27:full_adderI\|or_gate1\|o_F~0\|combout " "    17.355      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:27:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.612      0.257 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:28:full_adderI\|or_gate1\|o_F~0\|datac " "    17.612      0.257 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:28:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.893      0.281 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:28:full_adderI\|or_gate1\|o_F~0\|combout " "    17.893      0.281 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:28:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.148      0.255 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:29:full_adderI\|or_gate1\|o_F~0\|datac " "    18.148      0.255 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:29:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.429      0.281 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:29:full_adderI\|or_gate1\|o_F~0\|combout " "    18.429      0.281 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:29:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.667      0.238 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:30:full_adderI\|or_gate1\|o_F~0\|datad " "    18.667      0.238 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:30:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.792      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:30:full_adderI\|or_gate1\|o_F~0\|combout " "    18.792      0.125 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:30:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.248      0.456 FF    IC  ALU\|branch_time\|Mux0~6\|datad " "    19.248      0.456 FF    IC  ALU\|branch_time\|Mux0~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.398      0.150 FR  CELL  ALU\|branch_time\|Mux0~6\|combout " "    19.398      0.150 FR  CELL  ALU\|branch_time\|Mux0~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.598      0.200 RR    IC  ALU\|branch_time\|Mux0~7\|datac " "    19.598      0.200 RR    IC  ALU\|branch_time\|Mux0~7\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.885      0.287 RR  CELL  ALU\|branch_time\|Mux0~7\|combout " "    19.885      0.287 RR  CELL  ALU\|branch_time\|Mux0~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.335      0.450 RR    IC  ALU\|big_mux\|Mux31~6\|datad " "    20.335      0.450 RR    IC  ALU\|big_mux\|Mux31~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.490      0.155 RR  CELL  ALU\|big_mux\|Mux31~6\|combout " "    20.490      0.155 RR  CELL  ALU\|big_mux\|Mux31~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.694      0.204 RR    IC  ALU\|big_mux\|Mux31~7\|datad " "    20.694      0.204 RR    IC  ALU\|big_mux\|Mux31~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.849      0.155 RR  CELL  ALU\|big_mux\|Mux31~7\|combout " "    20.849      0.155 RR  CELL  ALU\|big_mux\|Mux31~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.078      0.229 RR    IC  AndLink_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|datad " "    21.078      0.229 RR    IC  AndLink_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.233      0.155 RR  CELL  AndLink_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|combout " "    21.233      0.155 RR  CELL  AndLink_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.233      0.000 RR    IC  reg_EX_MEM\|mux_reg\|\\G_NBit_reg:0:dffgI\|s_Q\|d " "    21.233      0.000 RR    IC  reg_EX_MEM\|mux_reg\|\\G_NBit_reg:0:dffgI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.320      0.087 RR  CELL  EX_MEM:reg_EX_MEM\|Nbit_reg:mux_reg\|dffg:\\G_NBit_reg:0:dffgI\|s_Q " "    21.320      0.087 RR  CELL  EX_MEM:reg_EX_MEM\|Nbit_reg:mux_reg\|dffg:\\G_NBit_reg:0:dffgI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.966      2.966  R        clock network delay " "    22.966      2.966  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.974      0.008           clock pessimism removed " "    22.974      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.954     -0.020           clock uncertainty " "    22.954     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.972      0.018     uTsu  EX_MEM:reg_EX_MEM\|Nbit_reg:mux_reg\|dffg:\\G_NBit_reg:0:dffgI\|s_Q " "    22.972      0.018     uTsu  EX_MEM:reg_EX_MEM\|Nbit_reg:mux_reg\|dffg:\\G_NBit_reg:0:dffgI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    21.320 " "Data Arrival Time  :    21.320" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.972 " "Data Required Time :    22.972" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.652  " "Slack              :     1.652 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287152 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762984287152 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.309 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.309" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287158 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762984287158 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.309  " "Path #1: Hold slack is 0.309 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM:reg_EX_MEM\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:17:dffgI\|s_Q " "From Node    : EX_MEM:reg_EX_MEM\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:17:dffgI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.984      2.984  R        clock network delay " "     2.984      2.984  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.216      0.232     uTco  EX_MEM:reg_EX_MEM\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:17:dffgI\|s_Q " "     3.216      0.232     uTco  EX_MEM:reg_EX_MEM\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:17:dffgI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.216      0.000 RR  CELL  reg_EX_MEM\|data2_reg\|\\G_NBit_reg:17:dffgI\|s_Q\|q " "     3.216      0.000 RR  CELL  reg_EX_MEM\|data2_reg\|\\G_NBit_reg:17:dffgI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.882      0.666 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portadatain\[5\] " "     3.882      0.666 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portadatain\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.954      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "     3.954      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.455      3.455  R        clock network delay " "     3.455      3.455  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.423     -0.032           clock pessimism removed " "     3.423     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.423      0.000           clock uncertainty " "     3.423      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.645      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "     3.645      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.954 " "Data Arrival Time  :     3.954" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.645 " "Data Required Time :     3.645" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.309  " "Slack              :     0.309 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287158 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762984287158 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1762984287159 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1762984287176 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1762984287503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.162 " "Worst-case setup slack is 3.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762984287618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762984287618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.162               0.000 iCLK  " "    3.162               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762984287618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762984287618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762984287625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762984287625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 iCLK  " "    0.306               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762984287625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762984287625 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762984287627 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762984287629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.649 " "Worst-case minimum pulse width slack is 9.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762984287632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762984287632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.649               0.000 iCLK  " "    9.649               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762984287632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762984287632 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762984287680 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762984287680 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762984287680 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762984287680 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 46.845 ns " "Worst Case Available Settling Time: 46.845 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762984287680 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762984287680 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762984287680 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.162 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.162" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762984287687 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.162  " "Path #1: Setup slack is 3.162 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX:reg_ID_EX\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:0:dffgI\|s_Q " "From Node    : ID_EX:reg_ID_EX\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:0:dffgI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_MEM:reg_EX_MEM\|Nbit_reg:mux_reg\|dffg:\\G_NBit_reg:0:dffgI\|s_Q " "To Node      : EX_MEM:reg_EX_MEM\|Nbit_reg:mux_reg\|dffg:\\G_NBit_reg:0:dffgI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.815      2.815  R        clock network delay " "     2.815      2.815  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.028      0.213     uTco  ID_EX:reg_ID_EX\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:0:dffgI\|s_Q " "     3.028      0.213     uTco  ID_EX:reg_ID_EX\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:0:dffgI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.028      0.000 RR  CELL  reg_ID_EX\|data2_reg\|\\G_NBit_reg:0:dffgI\|s_Q\|q " "     3.028      0.000 RR  CELL  reg_ID_EX\|data2_reg\|\\G_NBit_reg:0:dffgI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.747      0.719 RR    IC  ALU_Src_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|datad " "     3.747      0.719 RR    IC  ALU_Src_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.891      0.144 RR  CELL  ALU_Src_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|combout " "     3.891      0.144 RR  CELL  ALU_Src_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.292      0.401 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:0:full_adderI\|and_gate1\|o_F\|datac " "     4.292      0.401 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:0:full_adderI\|and_gate1\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.555      0.263 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:0:full_adderI\|and_gate1\|o_F\|combout " "     4.555      0.263 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:0:full_adderI\|and_gate1\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.792      0.237 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~0\|datab " "     4.792      0.237 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.161      0.369 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~0\|combout " "     5.161      0.369 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.371      0.210 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|datad " "     5.371      0.210 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.515      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|combout " "     5.515      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.724      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|datad " "     5.724      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.868      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|combout " "     5.868      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.076      0.208 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|datac " "     6.076      0.208 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.341      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|combout " "     6.341      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.548      0.207 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|datac " "     6.548      0.207 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.813      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|combout " "     6.813      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.020      0.207 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|datac " "     7.020      0.207 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.285      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|combout " "     7.285      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.494      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|or_gate1\|o_F~0\|datad " "     7.494      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.638      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|or_gate1\|o_F~0\|combout " "     7.638      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.849      0.211 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:8:full_adderI\|or_gate1\|o_F~0\|datad " "     7.849      0.211 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:8:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.993      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:8:full_adderI\|or_gate1\|o_F~0\|combout " "     7.993      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:8:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.358      0.365 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:9:full_adderI\|or_gate1\|o_F~0\|datad " "     8.358      0.365 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:9:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.502      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:9:full_adderI\|or_gate1\|o_F~0\|combout " "     8.502      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:9:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.710      0.208 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:10:full_adderI\|or_gate1\|o_F~0\|datac " "     8.710      0.208 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:10:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.975      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:10:full_adderI\|or_gate1\|o_F~0\|combout " "     8.975      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:10:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.183      0.208 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:11:full_adderI\|or_gate1\|o_F~0\|datac " "     9.183      0.208 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:11:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.448      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:11:full_adderI\|or_gate1\|o_F~0\|combout " "     9.448      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:11:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.656      0.208 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:12:full_adderI\|or_gate1\|o_F~0\|datac " "     9.656      0.208 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:12:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.921      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:12:full_adderI\|or_gate1\|o_F~0\|combout " "     9.921      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:12:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.127      0.206 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:13:full_adderI\|or_gate1\|o_F~0\|datac " "    10.127      0.206 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:13:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.392      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:13:full_adderI\|or_gate1\|o_F~0\|combout " "    10.392      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:13:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.601      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:14:full_adderI\|or_gate1\|o_F~0\|datad " "    10.601      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:14:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.745      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:14:full_adderI\|or_gate1\|o_F~0\|combout " "    10.745      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:14:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.954      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:15:full_adderI\|or_gate1\|o_F~0\|datad " "    10.954      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:15:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.098      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:15:full_adderI\|or_gate1\|o_F~0\|combout " "    11.098      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:15:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.307      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:16:full_adderI\|or_gate1\|o_F~0\|datad " "    11.307      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:16:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.451      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:16:full_adderI\|or_gate1\|o_F~0\|combout " "    11.451      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:16:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.659      0.208 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:17:full_adderI\|or_gate1\|o_F~0\|datad " "    11.659      0.208 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:17:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.803      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:17:full_adderI\|or_gate1\|o_F~0\|combout " "    11.803      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:17:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.011      0.208 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:18:full_adderI\|or_gate1\|o_F~0\|datad " "    12.011      0.208 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:18:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.155      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:18:full_adderI\|or_gate1\|o_F~0\|combout " "    12.155      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:18:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.365      0.210 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:19:full_adderI\|or_gate1\|o_F~0\|datad " "    12.365      0.210 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:19:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.509      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:19:full_adderI\|or_gate1\|o_F~0\|combout " "    12.509      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:19:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.718      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:20:full_adderI\|or_gate1\|o_F~0\|datad " "    12.718      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:20:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.862      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:20:full_adderI\|or_gate1\|o_F~0\|combout " "    12.862      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:20:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.068      0.206 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:21:full_adderI\|or_gate1\|o_F~0\|datac " "    13.068      0.206 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:21:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.333      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:21:full_adderI\|or_gate1\|o_F~0\|combout " "    13.333      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:21:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.543      0.210 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:22:full_adderI\|or_gate1\|o_F~0\|datad " "    13.543      0.210 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:22:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.687      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:22:full_adderI\|or_gate1\|o_F~0\|combout " "    13.687      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:22:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.898      0.211 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:23:full_adderI\|or_gate1\|o_F~0\|datad " "    13.898      0.211 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:23:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.042      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:23:full_adderI\|or_gate1\|o_F~0\|combout " "    14.042      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:23:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.250      0.208 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:24:full_adderI\|or_gate1\|o_F~0\|datad " "    14.250      0.208 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:24:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.394      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:24:full_adderI\|or_gate1\|o_F~0\|combout " "    14.394      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:24:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.067      0.673 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:25:full_adderI\|or_gate1\|o_F~0\|datad " "    15.067      0.673 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:25:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.211      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:25:full_adderI\|or_gate1\|o_F~0\|combout " "    15.211      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:25:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.419      0.208 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:26:full_adderI\|or_gate1\|o_F~0\|datad " "    15.419      0.208 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:26:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.563      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:26:full_adderI\|or_gate1\|o_F~0\|combout " "    15.563      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:26:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.778      0.215 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:27:full_adderI\|or_gate1\|o_F~0\|datad " "    15.778      0.215 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:27:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.922      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:27:full_adderI\|or_gate1\|o_F~0\|combout " "    15.922      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:27:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.130      0.208 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:28:full_adderI\|or_gate1\|o_F~0\|datac " "    16.130      0.208 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:28:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.395      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:28:full_adderI\|or_gate1\|o_F~0\|combout " "    16.395      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:28:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.601      0.206 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:29:full_adderI\|or_gate1\|o_F~0\|datac " "    16.601      0.206 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:29:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.866      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:29:full_adderI\|or_gate1\|o_F~0\|combout " "    16.866      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:29:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.060      0.194 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:30:full_adderI\|or_gate1\|o_F~0\|datad " "    17.060      0.194 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:30:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.204      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:30:full_adderI\|or_gate1\|o_F~0\|combout " "    17.204      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:30:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.615      0.411 RR    IC  ALU\|branch_time\|Mux0~6\|datad " "    17.615      0.411 RR    IC  ALU\|branch_time\|Mux0~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.759      0.144 RR  CELL  ALU\|branch_time\|Mux0~6\|combout " "    17.759      0.144 RR  CELL  ALU\|branch_time\|Mux0~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.943      0.184 RR    IC  ALU\|branch_time\|Mux0~7\|datac " "    17.943      0.184 RR    IC  ALU\|branch_time\|Mux0~7\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.208      0.265 RR  CELL  ALU\|branch_time\|Mux0~7\|combout " "    18.208      0.265 RR  CELL  ALU\|branch_time\|Mux0~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.630      0.422 RR    IC  ALU\|big_mux\|Mux31~6\|datad " "    18.630      0.422 RR    IC  ALU\|big_mux\|Mux31~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.774      0.144 RR  CELL  ALU\|big_mux\|Mux31~6\|combout " "    18.774      0.144 RR  CELL  ALU\|big_mux\|Mux31~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.962      0.188 RR    IC  ALU\|big_mux\|Mux31~7\|datad " "    18.962      0.188 RR    IC  ALU\|big_mux\|Mux31~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.106      0.144 RR  CELL  ALU\|big_mux\|Mux31~7\|combout " "    19.106      0.144 RR  CELL  ALU\|big_mux\|Mux31~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.317      0.211 RR    IC  AndLink_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|datad " "    19.317      0.211 RR    IC  AndLink_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.461      0.144 RR  CELL  AndLink_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|combout " "    19.461      0.144 RR  CELL  AndLink_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.461      0.000 RR    IC  reg_EX_MEM\|mux_reg\|\\G_NBit_reg:0:dffgI\|s_Q\|d " "    19.461      0.000 RR    IC  reg_EX_MEM\|mux_reg\|\\G_NBit_reg:0:dffgI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.541      0.080 RR  CELL  EX_MEM:reg_EX_MEM\|Nbit_reg:mux_reg\|dffg:\\G_NBit_reg:0:dffgI\|s_Q " "    19.541      0.080 RR  CELL  EX_MEM:reg_EX_MEM\|Nbit_reg:mux_reg\|dffg:\\G_NBit_reg:0:dffgI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.697      2.697  R        clock network delay " "    22.697      2.697  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.704      0.007           clock pessimism removed " "    22.704      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.684     -0.020           clock uncertainty " "    22.684     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.703      0.019     uTsu  EX_MEM:reg_EX_MEM\|Nbit_reg:mux_reg\|dffg:\\G_NBit_reg:0:dffgI\|s_Q " "    22.703      0.019     uTsu  EX_MEM:reg_EX_MEM\|Nbit_reg:mux_reg\|dffg:\\G_NBit_reg:0:dffgI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    19.541 " "Data Arrival Time  :    19.541" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.703 " "Data Required Time :    22.703" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.162  " "Slack              :     3.162 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287687 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762984287687 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.306 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.306" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287693 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762984287693 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.306  " "Path #1: Hold slack is 0.306 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM:reg_EX_MEM\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:17:dffgI\|s_Q " "From Node    : EX_MEM:reg_EX_MEM\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:17:dffgI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.712      2.712  R        clock network delay " "     2.712      2.712  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.925      0.213     uTco  EX_MEM:reg_EX_MEM\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:17:dffgI\|s_Q " "     2.925      0.213     uTco  EX_MEM:reg_EX_MEM\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:17:dffgI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.925      0.000 FF  CELL  reg_EX_MEM\|data2_reg\|\\G_NBit_reg:17:dffgI\|s_Q\|q " "     2.925      0.000 FF  CELL  reg_EX_MEM\|data2_reg\|\\G_NBit_reg:17:dffgI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.531      0.606 FF    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portadatain\[5\] " "     3.531      0.606 FF    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portadatain\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.610      0.079 FF  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "     3.610      0.079 FF  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.131      3.131  R        clock network delay " "     3.131      3.131  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.103     -0.028           clock pessimism removed " "     3.103     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.103      0.000           clock uncertainty " "     3.103      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.304      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "     3.304      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.610 " "Data Arrival Time  :     3.610" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.304 " "Data Required Time :     3.304" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.306  " "Slack              :     0.306 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287693 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762984287693 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1762984287694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.002 " "Worst-case setup slack is 11.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762984287792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762984287792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.002               0.000 iCLK  " "   11.002               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762984287792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762984287792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.111 " "Worst-case hold slack is 0.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762984287798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762984287798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 iCLK  " "    0.111               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762984287798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762984287798 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762984287801 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762984287803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.374 " "Worst-case minimum pulse width slack is 9.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762984287805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762984287805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.374               0.000 iCLK  " "    9.374               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762984287805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762984287805 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762984287843 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762984287843 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762984287843 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762984287843 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 52.559 ns " "Worst Case Available Settling Time: 52.559 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762984287843 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1762984287843 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762984287843 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.002 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.002" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287851 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762984287851 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 11.002  " "Path #1: Setup slack is 11.002 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX:reg_ID_EX\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:0:dffgI\|s_Q " "From Node    : ID_EX:reg_ID_EX\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:0:dffgI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_MEM:reg_EX_MEM\|Nbit_reg:mux_reg\|dffg:\\G_NBit_reg:0:dffgI\|s_Q " "To Node      : EX_MEM:reg_EX_MEM\|Nbit_reg:mux_reg\|dffg:\\G_NBit_reg:0:dffgI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.662      1.662  R        clock network delay " "     1.662      1.662  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.767      0.105     uTco  ID_EX:reg_ID_EX\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:0:dffgI\|s_Q " "     1.767      0.105     uTco  ID_EX:reg_ID_EX\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:0:dffgI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.767      0.000 FF  CELL  reg_ID_EX\|data2_reg\|\\G_NBit_reg:0:dffgI\|s_Q\|q " "     1.767      0.000 FF  CELL  reg_ID_EX\|data2_reg\|\\G_NBit_reg:0:dffgI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.188      0.421 FF    IC  ALU_Src_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|datad " "     2.188      0.421 FF    IC  ALU_Src_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.251      0.063 FF  CELL  ALU_Src_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|combout " "     2.251      0.063 FF  CELL  ALU_Src_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.469      0.218 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:0:full_adderI\|and_gate1\|o_F\|datac " "     2.469      0.218 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:0:full_adderI\|and_gate1\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.602      0.133 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:0:full_adderI\|and_gate1\|o_F\|combout " "     2.602      0.133 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:0:full_adderI\|and_gate1\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.744      0.142 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~0\|datab " "     2.744      0.142 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.951      0.207 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~0\|combout " "     2.951      0.207 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.072      0.121 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|datad " "     3.072      0.121 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.135      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|combout " "     3.135      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.254      0.119 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|datad " "     3.254      0.119 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.317      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|combout " "     3.317      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.441      0.124 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|datac " "     3.441      0.124 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.574      0.133 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|combout " "     3.574      0.133 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.698      0.124 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|datac " "     3.698      0.124 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.831      0.133 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|combout " "     3.831      0.133 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.954      0.123 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|datac " "     3.954      0.123 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.087      0.133 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|combout " "     4.087      0.133 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.207      0.120 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|or_gate1\|o_F~0\|datad " "     4.207      0.120 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.270      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|or_gate1\|o_F~0\|combout " "     4.270      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.391      0.121 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:8:full_adderI\|or_gate1\|o_F~0\|datad " "     4.391      0.121 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:8:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.454      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:8:full_adderI\|or_gate1\|o_F~0\|combout " "     4.454      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:8:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.648      0.194 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:9:full_adderI\|or_gate1\|o_F~0\|datad " "     4.648      0.194 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:9:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.711      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:9:full_adderI\|or_gate1\|o_F~0\|combout " "     4.711      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:9:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.835      0.124 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:10:full_adderI\|or_gate1\|o_F~0\|datac " "     4.835      0.124 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:10:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.968      0.133 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:10:full_adderI\|or_gate1\|o_F~0\|combout " "     4.968      0.133 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:10:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.093      0.125 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:11:full_adderI\|or_gate1\|o_F~0\|datac " "     5.093      0.125 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:11:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.226      0.133 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:11:full_adderI\|or_gate1\|o_F~0\|combout " "     5.226      0.133 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:11:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.350      0.124 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:12:full_adderI\|or_gate1\|o_F~0\|datac " "     5.350      0.124 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:12:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.483      0.133 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:12:full_adderI\|or_gate1\|o_F~0\|combout " "     5.483      0.133 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:12:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.604      0.121 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:13:full_adderI\|or_gate1\|o_F~0\|datac " "     5.604      0.121 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:13:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.737      0.133 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:13:full_adderI\|or_gate1\|o_F~0\|combout " "     5.737      0.133 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:13:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.856      0.119 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:14:full_adderI\|or_gate1\|o_F~0\|datad " "     5.856      0.119 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:14:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.919      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:14:full_adderI\|or_gate1\|o_F~0\|combout " "     5.919      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:14:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.039      0.120 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:15:full_adderI\|or_gate1\|o_F~0\|datad " "     6.039      0.120 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:15:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.102      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:15:full_adderI\|or_gate1\|o_F~0\|combout " "     6.102      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:15:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.221      0.119 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:16:full_adderI\|or_gate1\|o_F~0\|datad " "     6.221      0.119 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:16:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.284      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:16:full_adderI\|or_gate1\|o_F~0\|combout " "     6.284      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:16:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.402      0.118 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:17:full_adderI\|or_gate1\|o_F~0\|datad " "     6.402      0.118 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:17:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.465      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:17:full_adderI\|or_gate1\|o_F~0\|combout " "     6.465      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:17:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.583      0.118 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:18:full_adderI\|or_gate1\|o_F~0\|datad " "     6.583      0.118 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:18:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.646      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:18:full_adderI\|or_gate1\|o_F~0\|combout " "     6.646      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:18:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.767      0.121 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:19:full_adderI\|or_gate1\|o_F~0\|datad " "     6.767      0.121 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:19:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.830      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:19:full_adderI\|or_gate1\|o_F~0\|combout " "     6.830      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:19:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.949      0.119 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:20:full_adderI\|or_gate1\|o_F~0\|datad " "     6.949      0.119 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:20:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.012      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:20:full_adderI\|or_gate1\|o_F~0\|combout " "     7.012      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:20:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.134      0.122 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:21:full_adderI\|or_gate1\|o_F~0\|datac " "     7.134      0.122 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:21:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.267      0.133 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:21:full_adderI\|or_gate1\|o_F~0\|combout " "     7.267      0.133 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:21:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.386      0.119 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:22:full_adderI\|or_gate1\|o_F~0\|datad " "     7.386      0.119 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:22:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.449      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:22:full_adderI\|or_gate1\|o_F~0\|combout " "     7.449      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:22:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.570      0.121 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:23:full_adderI\|or_gate1\|o_F~0\|datad " "     7.570      0.121 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:23:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.633      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:23:full_adderI\|or_gate1\|o_F~0\|combout " "     7.633      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:23:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.751      0.118 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:24:full_adderI\|or_gate1\|o_F~0\|datad " "     7.751      0.118 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:24:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.814      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:24:full_adderI\|or_gate1\|o_F~0\|combout " "     7.814      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:24:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.203      0.389 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:25:full_adderI\|or_gate1\|o_F~0\|datad " "     8.203      0.389 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:25:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.266      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:25:full_adderI\|or_gate1\|o_F~0\|combout " "     8.266      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:25:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.384      0.118 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:26:full_adderI\|or_gate1\|o_F~0\|datad " "     8.384      0.118 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:26:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.447      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:26:full_adderI\|or_gate1\|o_F~0\|combout " "     8.447      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:26:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.571      0.124 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:27:full_adderI\|or_gate1\|o_F~0\|datad " "     8.571      0.124 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:27:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.634      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:27:full_adderI\|or_gate1\|o_F~0\|combout " "     8.634      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:27:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.758      0.124 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:28:full_adderI\|or_gate1\|o_F~0\|datac " "     8.758      0.124 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:28:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.891      0.133 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:28:full_adderI\|or_gate1\|o_F~0\|combout " "     8.891      0.133 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:28:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.012      0.121 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:29:full_adderI\|or_gate1\|o_F~0\|datac " "     9.012      0.121 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:29:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.145      0.133 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:29:full_adderI\|or_gate1\|o_F~0\|combout " "     9.145      0.133 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:29:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.258      0.113 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:30:full_adderI\|or_gate1\|o_F~0\|datad " "     9.258      0.113 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:30:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.321      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:30:full_adderI\|or_gate1\|o_F~0\|combout " "     9.321      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:30:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.556      0.235 FF    IC  ALU\|branch_time\|Mux0~6\|datad " "     9.556      0.235 FF    IC  ALU\|branch_time\|Mux0~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.619      0.063 FF  CELL  ALU\|branch_time\|Mux0~6\|combout " "     9.619      0.063 FF  CELL  ALU\|branch_time\|Mux0~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.729      0.110 FF    IC  ALU\|branch_time\|Mux0~7\|datac " "     9.729      0.110 FF    IC  ALU\|branch_time\|Mux0~7\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.862      0.133 FF  CELL  ALU\|branch_time\|Mux0~7\|combout " "     9.862      0.133 FF  CELL  ALU\|branch_time\|Mux0~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.106      0.244 FF    IC  ALU\|big_mux\|Mux31~6\|datad " "    10.106      0.244 FF    IC  ALU\|big_mux\|Mux31~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.169      0.063 FF  CELL  ALU\|big_mux\|Mux31~6\|combout " "    10.169      0.063 FF  CELL  ALU\|big_mux\|Mux31~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.276      0.107 FF    IC  ALU\|big_mux\|Mux31~7\|datad " "    10.276      0.107 FF    IC  ALU\|big_mux\|Mux31~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.339      0.063 FF  CELL  ALU\|big_mux\|Mux31~7\|combout " "    10.339      0.063 FF  CELL  ALU\|big_mux\|Mux31~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.461      0.122 FF    IC  AndLink_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|datad " "    10.461      0.122 FF    IC  AndLink_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.524      0.063 FF  CELL  AndLink_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|combout " "    10.524      0.063 FF  CELL  AndLink_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.524      0.000 FF    IC  reg_EX_MEM\|mux_reg\|\\G_NBit_reg:0:dffgI\|s_Q\|d " "    10.524      0.000 FF    IC  reg_EX_MEM\|mux_reg\|\\G_NBit_reg:0:dffgI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.574      0.050 FF  CELL  EX_MEM:reg_EX_MEM\|Nbit_reg:mux_reg\|dffg:\\G_NBit_reg:0:dffgI\|s_Q " "    10.574      0.050 FF  CELL  EX_MEM:reg_EX_MEM\|Nbit_reg:mux_reg\|dffg:\\G_NBit_reg:0:dffgI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.584      1.584  R        clock network delay " "    21.584      1.584  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.589      0.005           clock pessimism removed " "    21.589      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.569     -0.020           clock uncertainty " "    21.569     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.576      0.007     uTsu  EX_MEM:reg_EX_MEM\|Nbit_reg:mux_reg\|dffg:\\G_NBit_reg:0:dffgI\|s_Q " "    21.576      0.007     uTsu  EX_MEM:reg_EX_MEM\|Nbit_reg:mux_reg\|dffg:\\G_NBit_reg:0:dffgI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.574 " "Data Arrival Time  :    10.574" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.576 " "Data Required Time :    21.576" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.002  " "Slack              :    11.002 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287852 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762984287852 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.111 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.111" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287858 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762984287858 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.111  " "Path #1: Hold slack is 0.111 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM:reg_EX_MEM\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:17:dffgI\|s_Q " "From Node    : EX_MEM:reg_EX_MEM\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:17:dffgI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.596      1.596  R        clock network delay " "     1.596      1.596  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.701      0.105     uTco  EX_MEM:reg_EX_MEM\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:17:dffgI\|s_Q " "     1.701      0.105     uTco  EX_MEM:reg_EX_MEM\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:17:dffgI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.701      0.000 RR  CELL  reg_EX_MEM\|data2_reg\|\\G_NBit_reg:17:dffgI\|s_Q\|q " "     1.701      0.000 RR  CELL  reg_EX_MEM\|data2_reg\|\\G_NBit_reg:17:dffgI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.000      0.299 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portadatain\[5\] " "     2.000      0.299 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portadatain\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.036      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "     2.036      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.841      1.841  R        clock network delay " "     1.841      1.841  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.821     -0.020           clock pessimism removed " "     1.821     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.821      0.000           clock uncertainty " "     1.821      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.925      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0 " "     1.925      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.036 " "Data Arrival Time  :     2.036" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.925 " "Data Required Time :     1.925" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.111  " "Slack              :     0.111 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762984287858 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762984287858 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1762984288122 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1762984288129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "897 " "Peak virtual memory: 897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762984288180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 12 15:51:28 2025 " "Processing ended: Wed Nov 12 15:51:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762984288180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762984288180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762984288180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1762984288180 ""}
