{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1753132386465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753132386498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 21 23:13:06 2025 " "Processing started: Mon Jul 21 23:13:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753132386498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753132386498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2C -c I2C " "Command: quartus_map --read_settings_files=on --write_settings_files=off I2C -c I2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753132386498 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1753132388852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wolf/dropbox/projecten/fpga_i2c/vhdl/lib_tb/clock_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wolf/dropbox/projecten/fpga_i2c/vhdl/lib_tb/clock_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_clock_generator-tb_clock_generator_RTL " "Found design unit 1: tb_clock_generator-tb_clock_generator_RTL" {  } { { "../VHDL/lib_tb/clock_generator.vhd" "" { Text "C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_tb/clock_generator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753132410499 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_clock_generator " "Found entity 1: tb_clock_generator" {  } { { "../VHDL/lib_tb/clock_generator.vhd" "" { Text "C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_tb/clock_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753132410499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753132410499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wolf/dropbox/projecten/fpga_i2c/vhdl/lib_buffer/axi_buffer_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wolf/dropbox/projecten/fpga_i2c/vhdl/lib_buffer/axi_buffer_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AXI_buffer_tb-AXI_buffer_tb_RTL " "Found design unit 1: AXI_buffer_tb-AXI_buffer_tb_RTL" {  } { { "../VHDL/lib_buffer/AXI_buffer_tb.vhd" "" { Text "C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_buffer/AXI_buffer_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753132410527 ""} { "Info" "ISGN_ENTITY_NAME" "1 AXI_buffer_tb " "Found entity 1: AXI_buffer_tb" {  } { { "../VHDL/lib_buffer/AXI_buffer_tb.vhd" "" { Text "C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_buffer/AXI_buffer_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753132410527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753132410527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wolf/dropbox/projecten/fpga_i2c/vhdl/lib_buffer/axi_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/wolf/dropbox/projecten/fpga_i2c/vhdl/lib_buffer/axi_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AXI_buffer-AXI_buffer_RTL " "Found design unit 1: AXI_buffer-AXI_buffer_RTL" {  } { { "../VHDL/lib_buffer/AXI_buffer.vhd" "" { Text "C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_buffer/AXI_buffer.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753132410561 ""} { "Info" "ISGN_ENTITY_NAME" "1 AXI_buffer " "Found entity 1: AXI_buffer" {  } { { "../VHDL/lib_buffer/AXI_buffer.vhd" "" { Text "C:/Users/Wolf/Dropbox/Projecten/FPGA_I2C/VHDL/lib_buffer/AXI_buffer.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753132410561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753132410561 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AXI_buffer " "Elaborating entity \"AXI_buffer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1753132410715 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1753132412054 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1753132412694 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753132412694 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1753132412878 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1753132412878 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1753132412878 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1753132412878 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753132412920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 21 23:13:32 2025 " "Processing ended: Mon Jul 21 23:13:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753132412920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753132412920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753132412920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1753132412920 ""}
