<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2 Final//EN">

<!--Converted with LaTeX2HTML 2002-2-1 (1.71)
original version by:  Nikos Drakos, CBLU, University of Leeds
* revised and updated by:  Marcus Hennecke, Ross Moore, Herb Swan
* with significant contributions from:
  Jens Lippmann, Marek Rouchal, Martin Wilck and others -->
<HTML>
<HEAD>
<TITLE>CASPER Library Reference Manual</TITLE>
<META NAME="description" CONTENT="CASPER Library Reference Manual">
<META NAME="keywords" CONTENT="sys_adc">
<META NAME="resource-type" CONTENT="document">
<META NAME="distribution" CONTENT="global">

<META NAME="Generator" CONTENT="LaTeX2HTML v2002-2-1">
<META HTTP-EQUIV="Content-Style-Type" CONTENT="text/css">

<LINK REL="STYLESHEET" HREF="sys_adc.css">

</HEAD>

<BODY >
<!--Navigation Panel-->
<IMG WIDTH="81" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="next_inactive" SRC="nx_grp_g.png"> 
<IMG WIDTH="26" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="up" SRC="up_g.png"> 
<IMG WIDTH="63" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="previous" SRC="prev_g.png">   
<BR>
<BR>
<BR>
<!--End of Navigation Panel-->
<H1 ALIGN="CENTER"><B>CASPER Library</B> 
<BR>
Reference Manual</H1>
<DIV>

<P ALIGN="CENTER"><STRONG>Last Updated June 28, 2008</STRONG></P>
</DIV>

<P>

<H1><A NAME="SECTION00010000000000000000"></A> <A NAME="adc"></A>
<BR>
ADC <I>(adc)</I>
</H1> <B>Block Author</B>: Pierre Yves Droz 
<BR><B>Document Author</B>: Ben Blackman 
<H2><A NAME="SECTION00011000000000000000">
Summary</A>
</H2>The ADC block converts analog inputs to digital outputs. Every clock cycle, the inputs are sampled and digitized to 8 bit binary point numbers in the range of [-1, 1) and are then output by the adc.

<P>

<H2><A NAME="SECTION00012000000000000000">
Mask Parameters</A>
</H2>
<TABLE CELLPADDING=3 BORDER="1" WIDTH=468>
<TR><TD ALIGN="LEFT"><B>Parameter</B></TD>
<TH ALIGN="LEFT"><B>Variable</B></TH>
<TH ALIGN="LEFT"><B>Description</B></TH>
</TR>
<TR><TD ALIGN="LEFT">ADC board</TD>
<TD ALIGN="LEFT"><I>adc_brd</I></TD>
<TD ALIGN="LEFT">Select which ADC port to use on the IBOB.</TD>
</TR>
<TR><TD ALIGN="LEFT">ADC clock rate (MHz)</TD>
<TD ALIGN="LEFT"><I>adc_clk_rate</I></TD>
<TD ALIGN="LEFT">Sets the clock rate of the ADC, must be at least 4x the IBOB clock rate.</TD>
</TR>
<TR><TD ALIGN="LEFT">ADC interleave mode</TD>
<TD ALIGN="LEFT"><I>adc_interleave</I></TD>
<TD ALIGN="LEFT">Check for 1 input, uncheck for 2 inputs.</TD>
</TR>
<TR><TD ALIGN="LEFT">Sample period</TD>
<TD ALIGN="LEFT"><I>sample_period</I></TD>
<TD ALIGN="LEFT">Sets the period at which the adc outputs samples (ie 2 means every other cycle).</TD>
</TR>
</TABLE>
<P>

<H2><A NAME="SECTION00013000000000000000">
Ports</A>
</H2>
<TABLE CELLPADDING=3 BORDER="1" WIDTH=468>
<TR><TD ALIGN="LEFT"><B>Port</B></TD>
<TH ALIGN="LEFT"><B>Dir.</B></TH>
<TH ALIGN="LEFT"><B>Data Type</B></TH>
<TH ALIGN="LEFT"><B>Description</B></TH>
</TR>
<TR><TD ALIGN="LEFT"><I>sim_in</I></TD>
<TD ALIGN="LEFT">in</TD>
<TD ALIGN="LEFT">double</TD>
<TD ALIGN="LEFT">The analog signal to be digitized if interleave mode is selected. Note: For simulation only.</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>sim_i</I></TD>
<TD ALIGN="LEFT">in</TD>
<TD ALIGN="LEFT">double</TD>
<TD ALIGN="LEFT">The first analog signal to be digitized if interleave mode is unselected. Note: For simulation only.</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>sim_q</I></TD>
<TD ALIGN="LEFT">in</TD>
<TD ALIGN="LEFT">double</TD>
<TD ALIGN="LEFT">The second analog signal to be digitized if interleave mode is unselected. Note: For simulation only.</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>sim_sync</I></TD>
<TD ALIGN="LEFT">in</TD>
<TD ALIGN="LEFT">double</TD>
<TD ALIGN="LEFT">Takes a pulse to be observed at the output to measure the delay through the block. Note: For simulation only.</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>sim_data_valid</I></TD>
<TD ALIGN="LEFT">in</TD>
<TD ALIGN="LEFT">double</TD>
<TD ALIGN="LEFT">A signal that is high when inputs are valid. Note: For simulation only.</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>oX</I></TD>
<TD ALIGN="LEFT">out</TD>
<TD ALIGN="LEFT">Fix_8_7</TD>
<TD ALIGN="LEFT">A signal that represents sample X+1 (Ex. o0 is the 1st sample, o7 is the 8th sample). Used if interleave mode is on.</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>iX</I></TD>
<TD ALIGN="LEFT">out</TD>
<TD ALIGN="LEFT">Fix_8_7</TD>
<TD ALIGN="LEFT">A signal that represents sample X+1 (Ex. i0 is the 1st sample, o3 is the 4th sample). Used if interleave mode is off.</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>qX</I></TD>
<TD ALIGN="LEFT">out</TD>
<TD ALIGN="LEFT">Fix_8_7</TD>
<TD ALIGN="LEFT">A signal that represents sample X+1 (Ex. q0 is the 1st sample, q3 is the 4th sample). Used if interleave mode is off.</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>outofrangeX</I></TD>
<TD ALIGN="LEFT">out</TD>
<TD ALIGN="LEFT">boolean</TD>
<TD ALIGN="LEFT">A signal that represents when samples are outside the valid range.</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>syncX</I></TD>
<TD ALIGN="LEFT">out</TD>
<TD ALIGN="LEFT">boolean</TD>
<TD ALIGN="LEFT">A signal that is high when the sync pulse offset by X if interleave mode is unselected, or 2X if interleave mode is selected is high (Ex. sync2 is the pulse offset by 2 if interleave is off or offset by 4 if interlave is on).</TD>
</TR>
<TR><TD ALIGN="LEFT"><I>data_valid</I></TD>
<TD ALIGN="LEFT">out</TD>
<TD ALIGN="LEFT">boolean</TD>
<TD ALIGN="LEFT">A signal that is high when the outputs are valid.</TD>
</TR>
</TABLE>
<P>

<H2><A NAME="SECTION00014000000000000000">
Description</A>
</H2>

<H4><A NAME="SECTION00014010000000000000">
Usage</A>
</H4>
The ADC block can take 1 or 2 analog input streams. The first input should be connected to input i and the second to input q if it is being used. The inputs will then be digitized to <I>Fix_8_7</I> numbers between [-1, 1). For a single input, the <I>adc</I> samples its input 8 times per IBOB clock cycle and outputs the 8 samples in parallel with o0 being the first sample and o7 the last sample. For 2 inputs, the <I>adc</I> samples both inputs 4 times per IBOB clock cycle and then outputs them in parallel with i0-i3 corresponding to input i and q0-q3 corresponding to input q. In addition to having 2 possible inputs, each IBOB can interface with 2 <I>adc</I>s for a total of 4 inputs or 2 8-sample inputs per IBOB. 

<P>

<H4><A NAME="SECTION00014020000000000000">
Connecting the Hardware</A>
</H4>
To hook up the ADC board, attach the clock SMA cable to the clk_i port, the first input to the I+ port, and the second input to the Q+ port. Check the hardware on the ADC board near the input pins. There should be for 4 square chips in a straight line. If there are only 3, the second input, Q+, may not work. Note that if you chose <I>adc0_clk</I>, make sure to plug the ADC board in to the adc0 port. The same applies if you chose <I>adc1_clk</I> to plug the board into adc1 port. If you are using both ADCs, then you need to plug a clock into both clk_i inputs and you should probably run them off of the same signal generator. 

<P>

<H4><A NAME="SECTION00014030000000000000">
ADC Background Information</A>
</H4>
The ADC board was designed to mate directly to an IBOB board through ZDOK connectors for high-speed serial data I/O. Analog data is digitized using an Atmel AT84AD001B dual 8-bit ADC chip which can digitize two streams at 1 Gsample/sec or a single stream at 2 Gsample/sec. This board may be driven with either single-ended or differential inputs. 

<P>


<P>

<H1><A NAME="SECTION00020000000000000000">
About this document ...</A>
</H1>
 <STRONG><B>CASPER Library</B> 
<BR>
Reference Manual</STRONG><P>
This document was generated using the
<A HREF="http://www.latex2html.org/"><STRONG>LaTeX</STRONG>2<tt>HTML</tt></A> translator Version 2002-2-1 (1.71)
<P>
Copyright &#169; 1993, 1994, 1995, 1996,
<A HREF="http://cbl.leeds.ac.uk/nikos/personal.html">Nikos Drakos</A>, 
Computer Based Learning Unit, University of Leeds.
<BR>
Copyright &#169; 1997, 1998, 1999,
<A HREF="http://www.maths.mq.edu.au/~ross/">Ross Moore</A>, 
Mathematics Department, Macquarie University, Sydney.
<P>
The command line arguments were: <BR>
 <STRONG>latex2html</STRONG> <TT>-local_icons -split 1 sys_adc.tex</TT>
<P>
The translation was initiated by  on 2008-06-28<HR>
<!--Navigation Panel-->
<IMG WIDTH="81" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="next_inactive" SRC="nx_grp_g.png"> 
<IMG WIDTH="26" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="up" SRC="up_g.png"> 
<IMG WIDTH="63" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="previous" SRC="prev_g.png">   
<BR>
<!--End of Navigation Panel-->
<ADDRESS>

2008-06-28
</ADDRESS>
</BODY>
</HTML>
