Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Jul 11 17:38:17 2023
| Host         : HHR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file miniRV_SoC_timing_summary_routed.rpt -pb miniRV_SoC_timing_summary_routed.pb -rpx miniRV_SoC_timing_summary_routed.rpx -warn_on_violation
| Design       : miniRV_SoC
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                             Violations  
---------  ----------------  ------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                   1           
LUTAR-1    Warning           LUT drives async reset alert                            2           
TIMING-20  Warning           Non-clocked latch                                       107         
XDCC-1     Warning           Scoped Clock constraint overwritten with the same name  1           
XDCC-7     Warning           Scoped Clock constraint overwritten on the same source  1           
LATCH-1    Advisory          Existing latches in the design                          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2498)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (171)
5. checking no_input_delay (25)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2498)
---------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/CU/CU_alu_op_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Core_cpu/CU/CU_alu_op_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_cpu/CU/CU_alu_op_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Core_cpu/CU/CU_alu_op_reg[3]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[0]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[10]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[11]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[12]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[13]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[14]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[15]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[16]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[17]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[18]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[19]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[1]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[20]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[21]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[22]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[23]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[24]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[25]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[26]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[27]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[28]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[29]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[2]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[30]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[31]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[3]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[4]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[5]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[6]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[7]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[8]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: Core_cpu/IF/PC_pc_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (171)
--------------------------------------------------
 There are 171 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.328        0.000                      0                10291        0.201        0.000                      0                10291        3.000        0.000                       0                  9286  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
fpga_clk           {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 20.000}     40.000          25.000          
  clkfbout_cpuclk  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_cpuclk       18.328        0.000                      0                10291        0.201        0.000                      0                10291       18.750        0.000                       0                  9282  
  clkfbout_cpuclk                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       18.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.328ns  (required time - arrival time)
  Source:                 Core_cpu/IF/PC_pc_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_3_3/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.924ns  (logic 2.410ns (11.518%)  route 18.514ns (88.482%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.060ns = ( 41.060 - 40.000 ) 
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.716     0.960    Core_cpu/IF/cpu_clk_BUFG
    SLICE_X83Y69         FDPE                                         r  Core_cpu/IF/PC_pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDPE (Prop_fdpe_C_Q)         0.456     1.416 r  Core_cpu/IF/PC_pc_reg[13]/Q
                         net (fo=5, routed)           0.894     2.309    Core_cpu/IF/Q[12]
    SLICE_X87Y70         LUT4 (Prop_lut4_I3_O)        0.124     2.433 f  Core_cpu/IF/Mem_IROM_i_22/O
                         net (fo=1, routed)           0.502     2.935    Core_cpu/IF/Mem_IROM_i_22_n_3
    SLICE_X86Y70         LUT5 (Prop_lut5_I4_O)        0.124     3.059 f  Core_cpu/IF/Mem_IROM_i_21/O
                         net (fo=1, routed)           0.159     3.218    Core_cpu/IF/Mem_IROM_i_21_n_3
    SLICE_X86Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.342 f  Core_cpu/IF/Mem_IROM_i_18/O
                         net (fo=1, routed)           0.447     3.788    Core_cpu/IF/Mem_IROM_i_18_n_3
    SLICE_X86Y66         LUT6 (Prop_lut6_I5_O)        0.124     3.912 r  Core_cpu/IF/Mem_IROM_i_15/O
                         net (fo=14, routed)          0.875     4.788    Core_cpu/IF/Mem_IROM_i_15_n_3
    SLICE_X85Y65         LUT3 (Prop_lut3_I0_O)        0.152     4.940 f  Core_cpu/IF/Mem_IROM_i_13/O
                         net (fo=56, routed)          1.206     6.146    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X86Y61         LUT6 (Prop_lut6_I3_O)        0.332     6.478 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.801     7.278    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_3_n_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I3_O)        0.124     7.402 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.855     8.257    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X86Y63         LUT5 (Prop_lut5_I2_O)        0.124     8.381 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=16, routed)          0.693     9.074    LED/spo[4]
    SLICE_X86Y63         LUT4 (Prop_lut4_I2_O)        0.124     9.198 r  LED/Mem_DRAM_i_2/O
                         net (fo=2, routed)           0.643     9.842    Core_cpu/EX/LED_out_reg[23]
    SLICE_X87Y73         LUT4 (Prop_lut4_I1_O)        0.124     9.966 r  Core_cpu/EX/Mem_DRAM_i_1/O
                         net (fo=46, routed)          2.921    12.887    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X68Y104        LUT2 (Prop_lut2_I0_O)        0.152    13.039 f  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2/O
                         net (fo=15, routed)          0.405    13.444    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2_n_0
    SLICE_X68Y106        LUT6 (Prop_lut6_I5_O)        0.326    13.770 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_1/O
                         net (fo=128, routed)         8.114    21.884    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_3_3/WE
    SLICE_X30Y31         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_3_3/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.673    41.060    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_3_3/WCLK
    SLICE_X30Y31         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_3_3/RAMS64E_A/CLK
                         clock pessimism             -0.136    40.924    
                         clock uncertainty           -0.180    40.744    
    SLICE_X30Y31         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    40.211    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         40.211    
                         arrival time                         -21.884    
  -------------------------------------------------------------------
                         slack                                 18.328    

Slack (MET) :             18.328ns  (required time - arrival time)
  Source:                 Core_cpu/IF/PC_pc_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_3_3/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.924ns  (logic 2.410ns (11.518%)  route 18.514ns (88.482%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.060ns = ( 41.060 - 40.000 ) 
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.716     0.960    Core_cpu/IF/cpu_clk_BUFG
    SLICE_X83Y69         FDPE                                         r  Core_cpu/IF/PC_pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDPE (Prop_fdpe_C_Q)         0.456     1.416 r  Core_cpu/IF/PC_pc_reg[13]/Q
                         net (fo=5, routed)           0.894     2.309    Core_cpu/IF/Q[12]
    SLICE_X87Y70         LUT4 (Prop_lut4_I3_O)        0.124     2.433 f  Core_cpu/IF/Mem_IROM_i_22/O
                         net (fo=1, routed)           0.502     2.935    Core_cpu/IF/Mem_IROM_i_22_n_3
    SLICE_X86Y70         LUT5 (Prop_lut5_I4_O)        0.124     3.059 f  Core_cpu/IF/Mem_IROM_i_21/O
                         net (fo=1, routed)           0.159     3.218    Core_cpu/IF/Mem_IROM_i_21_n_3
    SLICE_X86Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.342 f  Core_cpu/IF/Mem_IROM_i_18/O
                         net (fo=1, routed)           0.447     3.788    Core_cpu/IF/Mem_IROM_i_18_n_3
    SLICE_X86Y66         LUT6 (Prop_lut6_I5_O)        0.124     3.912 r  Core_cpu/IF/Mem_IROM_i_15/O
                         net (fo=14, routed)          0.875     4.788    Core_cpu/IF/Mem_IROM_i_15_n_3
    SLICE_X85Y65         LUT3 (Prop_lut3_I0_O)        0.152     4.940 f  Core_cpu/IF/Mem_IROM_i_13/O
                         net (fo=56, routed)          1.206     6.146    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X86Y61         LUT6 (Prop_lut6_I3_O)        0.332     6.478 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.801     7.278    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_3_n_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I3_O)        0.124     7.402 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.855     8.257    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X86Y63         LUT5 (Prop_lut5_I2_O)        0.124     8.381 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=16, routed)          0.693     9.074    LED/spo[4]
    SLICE_X86Y63         LUT4 (Prop_lut4_I2_O)        0.124     9.198 r  LED/Mem_DRAM_i_2/O
                         net (fo=2, routed)           0.643     9.842    Core_cpu/EX/LED_out_reg[23]
    SLICE_X87Y73         LUT4 (Prop_lut4_I1_O)        0.124     9.966 r  Core_cpu/EX/Mem_DRAM_i_1/O
                         net (fo=46, routed)          2.921    12.887    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X68Y104        LUT2 (Prop_lut2_I0_O)        0.152    13.039 f  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2/O
                         net (fo=15, routed)          0.405    13.444    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2_n_0
    SLICE_X68Y106        LUT6 (Prop_lut6_I5_O)        0.326    13.770 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_1/O
                         net (fo=128, routed)         8.114    21.884    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_3_3/WE
    SLICE_X30Y31         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_3_3/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.673    41.060    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_3_3/WCLK
    SLICE_X30Y31         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_3_3/RAMS64E_B/CLK
                         clock pessimism             -0.136    40.924    
                         clock uncertainty           -0.180    40.744    
    SLICE_X30Y31         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    40.211    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_3_3/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         40.211    
                         arrival time                         -21.884    
  -------------------------------------------------------------------
                         slack                                 18.328    

Slack (MET) :             18.328ns  (required time - arrival time)
  Source:                 Core_cpu/IF/PC_pc_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_3_3/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.924ns  (logic 2.410ns (11.518%)  route 18.514ns (88.482%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.060ns = ( 41.060 - 40.000 ) 
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.716     0.960    Core_cpu/IF/cpu_clk_BUFG
    SLICE_X83Y69         FDPE                                         r  Core_cpu/IF/PC_pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDPE (Prop_fdpe_C_Q)         0.456     1.416 r  Core_cpu/IF/PC_pc_reg[13]/Q
                         net (fo=5, routed)           0.894     2.309    Core_cpu/IF/Q[12]
    SLICE_X87Y70         LUT4 (Prop_lut4_I3_O)        0.124     2.433 f  Core_cpu/IF/Mem_IROM_i_22/O
                         net (fo=1, routed)           0.502     2.935    Core_cpu/IF/Mem_IROM_i_22_n_3
    SLICE_X86Y70         LUT5 (Prop_lut5_I4_O)        0.124     3.059 f  Core_cpu/IF/Mem_IROM_i_21/O
                         net (fo=1, routed)           0.159     3.218    Core_cpu/IF/Mem_IROM_i_21_n_3
    SLICE_X86Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.342 f  Core_cpu/IF/Mem_IROM_i_18/O
                         net (fo=1, routed)           0.447     3.788    Core_cpu/IF/Mem_IROM_i_18_n_3
    SLICE_X86Y66         LUT6 (Prop_lut6_I5_O)        0.124     3.912 r  Core_cpu/IF/Mem_IROM_i_15/O
                         net (fo=14, routed)          0.875     4.788    Core_cpu/IF/Mem_IROM_i_15_n_3
    SLICE_X85Y65         LUT3 (Prop_lut3_I0_O)        0.152     4.940 f  Core_cpu/IF/Mem_IROM_i_13/O
                         net (fo=56, routed)          1.206     6.146    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X86Y61         LUT6 (Prop_lut6_I3_O)        0.332     6.478 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.801     7.278    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_3_n_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I3_O)        0.124     7.402 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.855     8.257    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X86Y63         LUT5 (Prop_lut5_I2_O)        0.124     8.381 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=16, routed)          0.693     9.074    LED/spo[4]
    SLICE_X86Y63         LUT4 (Prop_lut4_I2_O)        0.124     9.198 r  LED/Mem_DRAM_i_2/O
                         net (fo=2, routed)           0.643     9.842    Core_cpu/EX/LED_out_reg[23]
    SLICE_X87Y73         LUT4 (Prop_lut4_I1_O)        0.124     9.966 r  Core_cpu/EX/Mem_DRAM_i_1/O
                         net (fo=46, routed)          2.921    12.887    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X68Y104        LUT2 (Prop_lut2_I0_O)        0.152    13.039 f  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2/O
                         net (fo=15, routed)          0.405    13.444    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2_n_0
    SLICE_X68Y106        LUT6 (Prop_lut6_I5_O)        0.326    13.770 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_1/O
                         net (fo=128, routed)         8.114    21.884    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_3_3/WE
    SLICE_X30Y31         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_3_3/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.673    41.060    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_3_3/WCLK
    SLICE_X30Y31         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_3_3/RAMS64E_C/CLK
                         clock pessimism             -0.136    40.924    
                         clock uncertainty           -0.180    40.744    
    SLICE_X30Y31         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    40.211    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_3_3/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         40.211    
                         arrival time                         -21.884    
  -------------------------------------------------------------------
                         slack                                 18.328    

Slack (MET) :             18.328ns  (required time - arrival time)
  Source:                 Core_cpu/IF/PC_pc_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_3_3/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.924ns  (logic 2.410ns (11.518%)  route 18.514ns (88.482%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.060ns = ( 41.060 - 40.000 ) 
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.716     0.960    Core_cpu/IF/cpu_clk_BUFG
    SLICE_X83Y69         FDPE                                         r  Core_cpu/IF/PC_pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDPE (Prop_fdpe_C_Q)         0.456     1.416 r  Core_cpu/IF/PC_pc_reg[13]/Q
                         net (fo=5, routed)           0.894     2.309    Core_cpu/IF/Q[12]
    SLICE_X87Y70         LUT4 (Prop_lut4_I3_O)        0.124     2.433 f  Core_cpu/IF/Mem_IROM_i_22/O
                         net (fo=1, routed)           0.502     2.935    Core_cpu/IF/Mem_IROM_i_22_n_3
    SLICE_X86Y70         LUT5 (Prop_lut5_I4_O)        0.124     3.059 f  Core_cpu/IF/Mem_IROM_i_21/O
                         net (fo=1, routed)           0.159     3.218    Core_cpu/IF/Mem_IROM_i_21_n_3
    SLICE_X86Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.342 f  Core_cpu/IF/Mem_IROM_i_18/O
                         net (fo=1, routed)           0.447     3.788    Core_cpu/IF/Mem_IROM_i_18_n_3
    SLICE_X86Y66         LUT6 (Prop_lut6_I5_O)        0.124     3.912 r  Core_cpu/IF/Mem_IROM_i_15/O
                         net (fo=14, routed)          0.875     4.788    Core_cpu/IF/Mem_IROM_i_15_n_3
    SLICE_X85Y65         LUT3 (Prop_lut3_I0_O)        0.152     4.940 f  Core_cpu/IF/Mem_IROM_i_13/O
                         net (fo=56, routed)          1.206     6.146    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X86Y61         LUT6 (Prop_lut6_I3_O)        0.332     6.478 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.801     7.278    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_3_n_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I3_O)        0.124     7.402 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.855     8.257    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X86Y63         LUT5 (Prop_lut5_I2_O)        0.124     8.381 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=16, routed)          0.693     9.074    LED/spo[4]
    SLICE_X86Y63         LUT4 (Prop_lut4_I2_O)        0.124     9.198 r  LED/Mem_DRAM_i_2/O
                         net (fo=2, routed)           0.643     9.842    Core_cpu/EX/LED_out_reg[23]
    SLICE_X87Y73         LUT4 (Prop_lut4_I1_O)        0.124     9.966 r  Core_cpu/EX/Mem_DRAM_i_1/O
                         net (fo=46, routed)          2.921    12.887    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X68Y104        LUT2 (Prop_lut2_I0_O)        0.152    13.039 f  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2/O
                         net (fo=15, routed)          0.405    13.444    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2_n_0
    SLICE_X68Y106        LUT6 (Prop_lut6_I5_O)        0.326    13.770 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_1/O
                         net (fo=128, routed)         8.114    21.884    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_3_3/WE
    SLICE_X30Y31         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_3_3/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.673    41.060    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_3_3/WCLK
    SLICE_X30Y31         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_3_3/RAMS64E_D/CLK
                         clock pessimism             -0.136    40.924    
                         clock uncertainty           -0.180    40.744    
    SLICE_X30Y31         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    40.211    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_3_3/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         40.211    
                         arrival time                         -21.884    
  -------------------------------------------------------------------
                         slack                                 18.328    

Slack (MET) :             18.476ns  (required time - arrival time)
  Source:                 Core_cpu/IF/PC_pc_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_11_11/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.822ns  (logic 2.410ns (11.574%)  route 18.412ns (88.426%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.106ns = ( 41.106 - 40.000 ) 
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.716     0.960    Core_cpu/IF/cpu_clk_BUFG
    SLICE_X83Y69         FDPE                                         r  Core_cpu/IF/PC_pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDPE (Prop_fdpe_C_Q)         0.456     1.416 r  Core_cpu/IF/PC_pc_reg[13]/Q
                         net (fo=5, routed)           0.894     2.309    Core_cpu/IF/Q[12]
    SLICE_X87Y70         LUT4 (Prop_lut4_I3_O)        0.124     2.433 f  Core_cpu/IF/Mem_IROM_i_22/O
                         net (fo=1, routed)           0.502     2.935    Core_cpu/IF/Mem_IROM_i_22_n_3
    SLICE_X86Y70         LUT5 (Prop_lut5_I4_O)        0.124     3.059 f  Core_cpu/IF/Mem_IROM_i_21/O
                         net (fo=1, routed)           0.159     3.218    Core_cpu/IF/Mem_IROM_i_21_n_3
    SLICE_X86Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.342 f  Core_cpu/IF/Mem_IROM_i_18/O
                         net (fo=1, routed)           0.447     3.788    Core_cpu/IF/Mem_IROM_i_18_n_3
    SLICE_X86Y66         LUT6 (Prop_lut6_I5_O)        0.124     3.912 r  Core_cpu/IF/Mem_IROM_i_15/O
                         net (fo=14, routed)          0.875     4.788    Core_cpu/IF/Mem_IROM_i_15_n_3
    SLICE_X85Y65         LUT3 (Prop_lut3_I0_O)        0.152     4.940 f  Core_cpu/IF/Mem_IROM_i_13/O
                         net (fo=56, routed)          1.206     6.146    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X86Y61         LUT6 (Prop_lut6_I3_O)        0.332     6.478 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.801     7.278    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_3_n_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I3_O)        0.124     7.402 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.855     8.257    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X86Y63         LUT5 (Prop_lut5_I2_O)        0.124     8.381 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=16, routed)          0.693     9.074    LED/spo[4]
    SLICE_X86Y63         LUT4 (Prop_lut4_I2_O)        0.124     9.198 r  LED/Mem_DRAM_i_2/O
                         net (fo=2, routed)           0.643     9.842    Core_cpu/EX/LED_out_reg[23]
    SLICE_X87Y73         LUT4 (Prop_lut4_I1_O)        0.124     9.966 r  Core_cpu/EX/Mem_DRAM_i_1/O
                         net (fo=46, routed)          2.921    12.887    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X68Y104        LUT2 (Prop_lut2_I0_O)        0.152    13.039 f  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2/O
                         net (fo=15, routed)          0.222    13.261    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2_n_0
    SLICE_X68Y104        LUT6 (Prop_lut6_I0_O)        0.326    13.587 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_0_0_i_1/O
                         net (fo=128, routed)         8.195    21.782    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_11_11/WE
    SLICE_X80Y13         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_11_11/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.719    41.106    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_11_11/WCLK
    SLICE_X80Y13         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_11_11/RAMS64E_A/CLK
                         clock pessimism             -0.136    40.970    
                         clock uncertainty           -0.180    40.790    
    SLICE_X80Y13         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    40.257    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_11_11/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         40.257    
                         arrival time                         -21.782    
  -------------------------------------------------------------------
                         slack                                 18.476    

Slack (MET) :             18.476ns  (required time - arrival time)
  Source:                 Core_cpu/IF/PC_pc_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_11_11/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.822ns  (logic 2.410ns (11.574%)  route 18.412ns (88.426%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.106ns = ( 41.106 - 40.000 ) 
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.716     0.960    Core_cpu/IF/cpu_clk_BUFG
    SLICE_X83Y69         FDPE                                         r  Core_cpu/IF/PC_pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDPE (Prop_fdpe_C_Q)         0.456     1.416 r  Core_cpu/IF/PC_pc_reg[13]/Q
                         net (fo=5, routed)           0.894     2.309    Core_cpu/IF/Q[12]
    SLICE_X87Y70         LUT4 (Prop_lut4_I3_O)        0.124     2.433 f  Core_cpu/IF/Mem_IROM_i_22/O
                         net (fo=1, routed)           0.502     2.935    Core_cpu/IF/Mem_IROM_i_22_n_3
    SLICE_X86Y70         LUT5 (Prop_lut5_I4_O)        0.124     3.059 f  Core_cpu/IF/Mem_IROM_i_21/O
                         net (fo=1, routed)           0.159     3.218    Core_cpu/IF/Mem_IROM_i_21_n_3
    SLICE_X86Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.342 f  Core_cpu/IF/Mem_IROM_i_18/O
                         net (fo=1, routed)           0.447     3.788    Core_cpu/IF/Mem_IROM_i_18_n_3
    SLICE_X86Y66         LUT6 (Prop_lut6_I5_O)        0.124     3.912 r  Core_cpu/IF/Mem_IROM_i_15/O
                         net (fo=14, routed)          0.875     4.788    Core_cpu/IF/Mem_IROM_i_15_n_3
    SLICE_X85Y65         LUT3 (Prop_lut3_I0_O)        0.152     4.940 f  Core_cpu/IF/Mem_IROM_i_13/O
                         net (fo=56, routed)          1.206     6.146    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X86Y61         LUT6 (Prop_lut6_I3_O)        0.332     6.478 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.801     7.278    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_3_n_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I3_O)        0.124     7.402 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.855     8.257    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X86Y63         LUT5 (Prop_lut5_I2_O)        0.124     8.381 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=16, routed)          0.693     9.074    LED/spo[4]
    SLICE_X86Y63         LUT4 (Prop_lut4_I2_O)        0.124     9.198 r  LED/Mem_DRAM_i_2/O
                         net (fo=2, routed)           0.643     9.842    Core_cpu/EX/LED_out_reg[23]
    SLICE_X87Y73         LUT4 (Prop_lut4_I1_O)        0.124     9.966 r  Core_cpu/EX/Mem_DRAM_i_1/O
                         net (fo=46, routed)          2.921    12.887    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X68Y104        LUT2 (Prop_lut2_I0_O)        0.152    13.039 f  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2/O
                         net (fo=15, routed)          0.222    13.261    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2_n_0
    SLICE_X68Y104        LUT6 (Prop_lut6_I0_O)        0.326    13.587 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_0_0_i_1/O
                         net (fo=128, routed)         8.195    21.782    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_11_11/WE
    SLICE_X80Y13         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_11_11/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.719    41.106    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_11_11/WCLK
    SLICE_X80Y13         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_11_11/RAMS64E_B/CLK
                         clock pessimism             -0.136    40.970    
                         clock uncertainty           -0.180    40.790    
    SLICE_X80Y13         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    40.257    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_11_11/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         40.257    
                         arrival time                         -21.782    
  -------------------------------------------------------------------
                         slack                                 18.476    

Slack (MET) :             18.476ns  (required time - arrival time)
  Source:                 Core_cpu/IF/PC_pc_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_11_11/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.822ns  (logic 2.410ns (11.574%)  route 18.412ns (88.426%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.106ns = ( 41.106 - 40.000 ) 
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.716     0.960    Core_cpu/IF/cpu_clk_BUFG
    SLICE_X83Y69         FDPE                                         r  Core_cpu/IF/PC_pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDPE (Prop_fdpe_C_Q)         0.456     1.416 r  Core_cpu/IF/PC_pc_reg[13]/Q
                         net (fo=5, routed)           0.894     2.309    Core_cpu/IF/Q[12]
    SLICE_X87Y70         LUT4 (Prop_lut4_I3_O)        0.124     2.433 f  Core_cpu/IF/Mem_IROM_i_22/O
                         net (fo=1, routed)           0.502     2.935    Core_cpu/IF/Mem_IROM_i_22_n_3
    SLICE_X86Y70         LUT5 (Prop_lut5_I4_O)        0.124     3.059 f  Core_cpu/IF/Mem_IROM_i_21/O
                         net (fo=1, routed)           0.159     3.218    Core_cpu/IF/Mem_IROM_i_21_n_3
    SLICE_X86Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.342 f  Core_cpu/IF/Mem_IROM_i_18/O
                         net (fo=1, routed)           0.447     3.788    Core_cpu/IF/Mem_IROM_i_18_n_3
    SLICE_X86Y66         LUT6 (Prop_lut6_I5_O)        0.124     3.912 r  Core_cpu/IF/Mem_IROM_i_15/O
                         net (fo=14, routed)          0.875     4.788    Core_cpu/IF/Mem_IROM_i_15_n_3
    SLICE_X85Y65         LUT3 (Prop_lut3_I0_O)        0.152     4.940 f  Core_cpu/IF/Mem_IROM_i_13/O
                         net (fo=56, routed)          1.206     6.146    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X86Y61         LUT6 (Prop_lut6_I3_O)        0.332     6.478 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.801     7.278    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_3_n_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I3_O)        0.124     7.402 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.855     8.257    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X86Y63         LUT5 (Prop_lut5_I2_O)        0.124     8.381 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=16, routed)          0.693     9.074    LED/spo[4]
    SLICE_X86Y63         LUT4 (Prop_lut4_I2_O)        0.124     9.198 r  LED/Mem_DRAM_i_2/O
                         net (fo=2, routed)           0.643     9.842    Core_cpu/EX/LED_out_reg[23]
    SLICE_X87Y73         LUT4 (Prop_lut4_I1_O)        0.124     9.966 r  Core_cpu/EX/Mem_DRAM_i_1/O
                         net (fo=46, routed)          2.921    12.887    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X68Y104        LUT2 (Prop_lut2_I0_O)        0.152    13.039 f  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2/O
                         net (fo=15, routed)          0.222    13.261    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2_n_0
    SLICE_X68Y104        LUT6 (Prop_lut6_I0_O)        0.326    13.587 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_0_0_i_1/O
                         net (fo=128, routed)         8.195    21.782    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_11_11/WE
    SLICE_X80Y13         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_11_11/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.719    41.106    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_11_11/WCLK
    SLICE_X80Y13         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_11_11/RAMS64E_C/CLK
                         clock pessimism             -0.136    40.970    
                         clock uncertainty           -0.180    40.790    
    SLICE_X80Y13         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    40.257    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_11_11/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         40.257    
                         arrival time                         -21.782    
  -------------------------------------------------------------------
                         slack                                 18.476    

Slack (MET) :             18.476ns  (required time - arrival time)
  Source:                 Core_cpu/IF/PC_pc_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_11_11/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.822ns  (logic 2.410ns (11.574%)  route 18.412ns (88.426%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.106ns = ( 41.106 - 40.000 ) 
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.716     0.960    Core_cpu/IF/cpu_clk_BUFG
    SLICE_X83Y69         FDPE                                         r  Core_cpu/IF/PC_pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDPE (Prop_fdpe_C_Q)         0.456     1.416 r  Core_cpu/IF/PC_pc_reg[13]/Q
                         net (fo=5, routed)           0.894     2.309    Core_cpu/IF/Q[12]
    SLICE_X87Y70         LUT4 (Prop_lut4_I3_O)        0.124     2.433 f  Core_cpu/IF/Mem_IROM_i_22/O
                         net (fo=1, routed)           0.502     2.935    Core_cpu/IF/Mem_IROM_i_22_n_3
    SLICE_X86Y70         LUT5 (Prop_lut5_I4_O)        0.124     3.059 f  Core_cpu/IF/Mem_IROM_i_21/O
                         net (fo=1, routed)           0.159     3.218    Core_cpu/IF/Mem_IROM_i_21_n_3
    SLICE_X86Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.342 f  Core_cpu/IF/Mem_IROM_i_18/O
                         net (fo=1, routed)           0.447     3.788    Core_cpu/IF/Mem_IROM_i_18_n_3
    SLICE_X86Y66         LUT6 (Prop_lut6_I5_O)        0.124     3.912 r  Core_cpu/IF/Mem_IROM_i_15/O
                         net (fo=14, routed)          0.875     4.788    Core_cpu/IF/Mem_IROM_i_15_n_3
    SLICE_X85Y65         LUT3 (Prop_lut3_I0_O)        0.152     4.940 f  Core_cpu/IF/Mem_IROM_i_13/O
                         net (fo=56, routed)          1.206     6.146    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X86Y61         LUT6 (Prop_lut6_I3_O)        0.332     6.478 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.801     7.278    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_3_n_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I3_O)        0.124     7.402 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.855     8.257    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X86Y63         LUT5 (Prop_lut5_I2_O)        0.124     8.381 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=16, routed)          0.693     9.074    LED/spo[4]
    SLICE_X86Y63         LUT4 (Prop_lut4_I2_O)        0.124     9.198 r  LED/Mem_DRAM_i_2/O
                         net (fo=2, routed)           0.643     9.842    Core_cpu/EX/LED_out_reg[23]
    SLICE_X87Y73         LUT4 (Prop_lut4_I1_O)        0.124     9.966 r  Core_cpu/EX/Mem_DRAM_i_1/O
                         net (fo=46, routed)          2.921    12.887    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X68Y104        LUT2 (Prop_lut2_I0_O)        0.152    13.039 f  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2/O
                         net (fo=15, routed)          0.222    13.261    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2_n_0
    SLICE_X68Y104        LUT6 (Prop_lut6_I0_O)        0.326    13.587 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_0_0_i_1/O
                         net (fo=128, routed)         8.195    21.782    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_11_11/WE
    SLICE_X80Y13         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_11_11/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.719    41.106    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_11_11/WCLK
    SLICE_X80Y13         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_11_11/RAMS64E_D/CLK
                         clock pessimism             -0.136    40.970    
                         clock uncertainty           -0.180    40.790    
    SLICE_X80Y13         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    40.257    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_11_11/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         40.257    
                         arrival time                         -21.782    
  -------------------------------------------------------------------
                         slack                                 18.476    

Slack (MET) :             18.709ns  (required time - arrival time)
  Source:                 Core_cpu/IF/PC_pc_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_11_11/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.591ns  (logic 2.410ns (11.704%)  route 18.181ns (88.296%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 41.109 - 40.000 ) 
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.716     0.960    Core_cpu/IF/cpu_clk_BUFG
    SLICE_X83Y69         FDPE                                         r  Core_cpu/IF/PC_pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDPE (Prop_fdpe_C_Q)         0.456     1.416 r  Core_cpu/IF/PC_pc_reg[13]/Q
                         net (fo=5, routed)           0.894     2.309    Core_cpu/IF/Q[12]
    SLICE_X87Y70         LUT4 (Prop_lut4_I3_O)        0.124     2.433 f  Core_cpu/IF/Mem_IROM_i_22/O
                         net (fo=1, routed)           0.502     2.935    Core_cpu/IF/Mem_IROM_i_22_n_3
    SLICE_X86Y70         LUT5 (Prop_lut5_I4_O)        0.124     3.059 f  Core_cpu/IF/Mem_IROM_i_21/O
                         net (fo=1, routed)           0.159     3.218    Core_cpu/IF/Mem_IROM_i_21_n_3
    SLICE_X86Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.342 f  Core_cpu/IF/Mem_IROM_i_18/O
                         net (fo=1, routed)           0.447     3.788    Core_cpu/IF/Mem_IROM_i_18_n_3
    SLICE_X86Y66         LUT6 (Prop_lut6_I5_O)        0.124     3.912 r  Core_cpu/IF/Mem_IROM_i_15/O
                         net (fo=14, routed)          0.875     4.788    Core_cpu/IF/Mem_IROM_i_15_n_3
    SLICE_X85Y65         LUT3 (Prop_lut3_I0_O)        0.152     4.940 f  Core_cpu/IF/Mem_IROM_i_13/O
                         net (fo=56, routed)          1.206     6.146    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X86Y61         LUT6 (Prop_lut6_I3_O)        0.332     6.478 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.801     7.278    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_3_n_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I3_O)        0.124     7.402 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.855     8.257    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X86Y63         LUT5 (Prop_lut5_I2_O)        0.124     8.381 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=16, routed)          0.693     9.074    LED/spo[4]
    SLICE_X86Y63         LUT4 (Prop_lut4_I2_O)        0.124     9.198 r  LED/Mem_DRAM_i_2/O
                         net (fo=2, routed)           0.643     9.842    Core_cpu/EX/LED_out_reg[23]
    SLICE_X87Y73         LUT4 (Prop_lut4_I1_O)        0.124     9.966 r  Core_cpu/EX/Mem_DRAM_i_1/O
                         net (fo=46, routed)          2.921    12.887    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X68Y104        LUT2 (Prop_lut2_I0_O)        0.152    13.039 f  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2/O
                         net (fo=15, routed)          0.536    13.575    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2_n_0
    SLICE_X68Y107        LUT6 (Prop_lut6_I5_O)        0.326    13.901 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_0_0_i_1/O
                         net (fo=128, routed)         7.650    21.551    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_11_11/WE
    SLICE_X80Y10         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_11_11/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.722    41.109    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_11_11/WCLK
    SLICE_X80Y10         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_11_11/RAMS64E_A/CLK
                         clock pessimism             -0.136    40.973    
                         clock uncertainty           -0.180    40.793    
    SLICE_X80Y10         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    40.260    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_11_11/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         40.260    
                         arrival time                         -21.551    
  -------------------------------------------------------------------
                         slack                                 18.709    

Slack (MET) :             18.709ns  (required time - arrival time)
  Source:                 Core_cpu/IF/PC_pc_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_11_11/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_cpuclk rise@40.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        20.591ns  (logic 2.410ns (11.704%)  route 18.181ns (88.296%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 41.109 - 40.000 ) 
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294    -1.697    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -1.573 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -0.853    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.757 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.716     0.960    Core_cpu/IF/cpu_clk_BUFG
    SLICE_X83Y69         FDPE                                         r  Core_cpu/IF/PC_pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDPE (Prop_fdpe_C_Q)         0.456     1.416 r  Core_cpu/IF/PC_pc_reg[13]/Q
                         net (fo=5, routed)           0.894     2.309    Core_cpu/IF/Q[12]
    SLICE_X87Y70         LUT4 (Prop_lut4_I3_O)        0.124     2.433 f  Core_cpu/IF/Mem_IROM_i_22/O
                         net (fo=1, routed)           0.502     2.935    Core_cpu/IF/Mem_IROM_i_22_n_3
    SLICE_X86Y70         LUT5 (Prop_lut5_I4_O)        0.124     3.059 f  Core_cpu/IF/Mem_IROM_i_21/O
                         net (fo=1, routed)           0.159     3.218    Core_cpu/IF/Mem_IROM_i_21_n_3
    SLICE_X86Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.342 f  Core_cpu/IF/Mem_IROM_i_18/O
                         net (fo=1, routed)           0.447     3.788    Core_cpu/IF/Mem_IROM_i_18_n_3
    SLICE_X86Y66         LUT6 (Prop_lut6_I5_O)        0.124     3.912 r  Core_cpu/IF/Mem_IROM_i_15/O
                         net (fo=14, routed)          0.875     4.788    Core_cpu/IF/Mem_IROM_i_15_n_3
    SLICE_X85Y65         LUT3 (Prop_lut3_I0_O)        0.152     4.940 f  Core_cpu/IF/Mem_IROM_i_13/O
                         net (fo=56, routed)          1.206     6.146    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X86Y61         LUT6 (Prop_lut6_I3_O)        0.332     6.478 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.801     7.278    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_3_n_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I3_O)        0.124     7.402 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.855     8.257    Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X86Y63         LUT5 (Prop_lut5_I2_O)        0.124     8.381 f  Mem_IROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=16, routed)          0.693     9.074    LED/spo[4]
    SLICE_X86Y63         LUT4 (Prop_lut4_I2_O)        0.124     9.198 r  LED/Mem_DRAM_i_2/O
                         net (fo=2, routed)           0.643     9.842    Core_cpu/EX/LED_out_reg[23]
    SLICE_X87Y73         LUT4 (Prop_lut4_I1_O)        0.124     9.966 r  Core_cpu/EX/Mem_DRAM_i_1/O
                         net (fo=46, routed)          2.921    12.887    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X68Y104        LUT2 (Prop_lut2_I0_O)        0.152    13.039 f  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2/O
                         net (fo=15, routed)          0.536    13.575    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_2_n_0
    SLICE_X68Y107        LUT6 (Prop_lut6_I5_O)        0.326    13.901 r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_0_0_i_1/O
                         net (fo=128, routed)         7.650    21.551    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_11_11/WE
    SLICE_X80Y10         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_11_11/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     40.000    40.000 r  
    Y18                                               0.000    40.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000    40.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    41.474 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.655    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    34.800 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    36.425    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    36.516 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    38.558    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    38.658 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.296    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.387 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        1.722    41.109    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_11_11/WCLK
    SLICE_X80Y10         RAMS64E                                      r  Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_11_11/RAMS64E_B/CLK
                         clock pessimism             -0.136    40.973    
                         clock uncertainty           -0.180    40.793    
    SLICE_X80Y10         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    40.260    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_11_11/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         40.260    
                         arrival time                         -21.551    
  -------------------------------------------------------------------
                         slack                                 18.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Digital_LEDs/dig_en_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LEDs/dig_en_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.965%)  route 0.147ns (51.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.562     0.643    Digital_LEDs/cpu_clk_BUFG
    SLICE_X48Y89         FDPE                                         r  Digital_LEDs/dig_en_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDPE (Prop_fdpe_C_Q)         0.141     0.784 r  Digital_LEDs/dig_en_reg[2]/Q
                         net (fo=6, routed)           0.147     0.931    Digital_LEDs/Q[2]
    SLICE_X48Y91         FDPE                                         r  Digital_LEDs/dig_en_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.834     1.242    Digital_LEDs/cpu_clk_BUFG
    SLICE_X48Y91         FDPE                                         r  Digital_LEDs/dig_en_reg[3]_lopt_replica/C
                         clock pessimism             -0.582     0.660    
    SLICE_X48Y91         FDPE (Hold_fdpe_C_D)         0.070     0.730    Digital_LEDs/dig_en_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Digital_LEDs/dig_en_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LEDs/dig_en_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.906%)  route 0.136ns (49.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.561     0.642    Digital_LEDs/cpu_clk_BUFG
    SLICE_X48Y87         FDPE                                         r  Digital_LEDs/dig_en_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDPE (Prop_fdpe_C_Q)         0.141     0.783 r  Digital_LEDs/dig_en_reg[7]/Q
                         net (fo=3, routed)           0.136     0.919    Digital_LEDs/Q[7]
    SLICE_X48Y87         FDCE                                         r  Digital_LEDs/dig_en_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.831     1.239    Digital_LEDs/cpu_clk_BUFG
    SLICE_X48Y87         FDCE                                         r  Digital_LEDs/dig_en_reg[0]/C
                         clock pessimism             -0.597     0.642    
    SLICE_X48Y87         FDCE (Hold_fdce_C_D)         0.070     0.712    Digital_LEDs/dig_en_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Digital_LEDs/dig_en_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LEDs/dig_en_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.392%)  route 0.163ns (53.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.562     0.643    Digital_LEDs/cpu_clk_BUFG
    SLICE_X48Y89         FDPE                                         r  Digital_LEDs/dig_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDPE (Prop_fdpe_C_Q)         0.141     0.784 r  Digital_LEDs/dig_en_reg[3]/Q
                         net (fo=5, routed)           0.163     0.947    Digital_LEDs/Q[3]
    SLICE_X48Y90         FDPE                                         r  Digital_LEDs/dig_en_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.834     1.242    Digital_LEDs/cpu_clk_BUFG
    SLICE_X48Y90         FDPE                                         r  Digital_LEDs/dig_en_reg[4]/C
                         clock pessimism             -0.582     0.660    
    SLICE_X48Y90         FDPE (Hold_fdpe_C_D)         0.070     0.730    Digital_LEDs/dig_en_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Digital_LEDs/dig_en_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LEDs/dig_en_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.708%)  route 0.182ns (56.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.563     0.644    Digital_LEDs/cpu_clk_BUFG
    SLICE_X48Y90         FDPE                                         r  Digital_LEDs/dig_en_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDPE (Prop_fdpe_C_Q)         0.141     0.785 r  Digital_LEDs/dig_en_reg[4]/Q
                         net (fo=6, routed)           0.182     0.967    Digital_LEDs/Q[4]
    SLICE_X48Y91         FDPE                                         r  Digital_LEDs/dig_en_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.834     1.242    Digital_LEDs/cpu_clk_BUFG
    SLICE_X48Y91         FDPE                                         r  Digital_LEDs/dig_en_reg[5]_lopt_replica/C
                         clock pessimism             -0.582     0.660    
    SLICE_X48Y91         FDPE (Hold_fdpe_C_D)         0.070     0.730    Digital_LEDs/dig_en_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Digital_LEDs/dig_en_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LEDs/dig_en_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.585%)  route 0.198ns (58.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.563     0.644    Digital_LEDs/cpu_clk_BUFG
    SLICE_X48Y90         FDPE                                         r  Digital_LEDs/dig_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDPE (Prop_fdpe_C_Q)         0.141     0.785 r  Digital_LEDs/dig_en_reg[6]/Q
                         net (fo=6, routed)           0.198     0.983    Digital_LEDs/Q[6]
    SLICE_X48Y87         FDPE                                         r  Digital_LEDs/dig_en_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.831     1.239    Digital_LEDs/cpu_clk_BUFG
    SLICE_X48Y87         FDPE                                         r  Digital_LEDs/dig_en_reg[7]/C
                         clock pessimism             -0.582     0.657    
    SLICE_X48Y87         FDPE (Hold_fdpe_C_D)         0.070     0.727    Digital_LEDs/dig_en_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Digital_LEDs/dig_en_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LEDs/dig_en_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.966%)  route 0.203ns (59.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.561     0.642    Digital_LEDs/cpu_clk_BUFG
    SLICE_X48Y87         FDCE                                         r  Digital_LEDs/dig_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDCE (Prop_fdce_C_Q)         0.141     0.783 r  Digital_LEDs/dig_en_reg[0]/Q
                         net (fo=5, routed)           0.203     0.986    Digital_LEDs/Q[0]
    SLICE_X49Y90         FDPE                                         r  Digital_LEDs/dig_en_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.834     1.242    Digital_LEDs/cpu_clk_BUFG
    SLICE_X49Y90         FDPE                                         r  Digital_LEDs/dig_en_reg[1]_lopt_replica/C
                         clock pessimism             -0.582     0.660    
    SLICE_X49Y90         FDPE (Hold_fdpe_C_D)         0.070     0.730    Digital_LEDs/dig_en_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Digital_LEDs/dig_en_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LEDs/dig_en_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.493%)  route 0.207ns (59.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.562     0.643    Digital_LEDs/cpu_clk_BUFG
    SLICE_X48Y89         FDPE                                         r  Digital_LEDs/dig_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDPE (Prop_fdpe_C_Q)         0.141     0.784 r  Digital_LEDs/dig_en_reg[5]/Q
                         net (fo=5, routed)           0.207     0.991    Digital_LEDs/Q[5]
    SLICE_X48Y90         FDPE                                         r  Digital_LEDs/dig_en_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.834     1.242    Digital_LEDs/cpu_clk_BUFG
    SLICE_X48Y90         FDPE                                         r  Digital_LEDs/dig_en_reg[6]_lopt_replica/C
                         clock pessimism             -0.582     0.660    
    SLICE_X48Y90         FDPE (Hold_fdpe_C_D)         0.070     0.730    Digital_LEDs/dig_en_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Digital_LEDs/dig_en_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LEDs/dig_en_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.493%)  route 0.207ns (59.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.562     0.643    Digital_LEDs/cpu_clk_BUFG
    SLICE_X48Y89         FDPE                                         r  Digital_LEDs/dig_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDPE (Prop_fdpe_C_Q)         0.141     0.784 r  Digital_LEDs/dig_en_reg[5]/Q
                         net (fo=5, routed)           0.207     0.991    Digital_LEDs/Q[5]
    SLICE_X48Y90         FDPE                                         r  Digital_LEDs/dig_en_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.834     1.242    Digital_LEDs/cpu_clk_BUFG
    SLICE_X48Y90         FDPE                                         r  Digital_LEDs/dig_en_reg[6]/C
                         clock pessimism             -0.582     0.660    
    SLICE_X48Y90         FDPE (Hold_fdpe_C_D)         0.066     0.726    Digital_LEDs/dig_en_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Digital_LEDs/dig_en_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LEDs/dig_en_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.548%)  route 0.190ns (57.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.597ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.561     0.642    Digital_LEDs/cpu_clk_BUFG
    SLICE_X48Y87         FDPE                                         r  Digital_LEDs/dig_en_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDPE (Prop_fdpe_C_Q)         0.141     0.783 r  Digital_LEDs/dig_en_reg[7]/Q
                         net (fo=3, routed)           0.190     0.973    Digital_LEDs/Q[7]
    SLICE_X48Y87         FDCE                                         r  Digital_LEDs/dig_en_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.831     1.239    Digital_LEDs/cpu_clk_BUFG
    SLICE_X48Y87         FDCE                                         r  Digital_LEDs/dig_en_reg[0]_lopt_replica/C
                         clock pessimism             -0.597     0.642    
    SLICE_X48Y87         FDCE (Hold_fdce_C_D)         0.066     0.708    Digital_LEDs/dig_en_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Digital_LEDs/dig_en_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Digital_LEDs/dig_en_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.451%)  route 0.208ns (59.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795    -0.256    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.211 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.055    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.081 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.562     0.643    Digital_LEDs/cpu_clk_BUFG
    SLICE_X48Y89         FDPE                                         r  Digital_LEDs/dig_en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDPE (Prop_fdpe_C_Q)         0.141     0.784 r  Digital_LEDs/dig_en_reg[1]/Q
                         net (fo=5, routed)           0.208     0.992    Digital_LEDs/Q[1]
    SLICE_X49Y90         FDPE                                         r  Digital_LEDs/dig_en_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    Clkgen/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  Clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    Clkgen/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  Clkgen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    Clkgen/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  Clkgen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     0.025    pll_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     0.081 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     0.380    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.409 r  cpu_clk_BUFG_inst/O
                         net (fo=9279, routed)        0.834     1.242    Digital_LEDs/cpu_clk_BUFG
    SLICE_X49Y90         FDPE                                         r  Digital_LEDs/dig_en_reg[2]_lopt_replica/C
                         clock pessimism             -0.582     0.660    
    SLICE_X49Y90         FDPE (Hold_fdpe_C_D)         0.066     0.726    Digital_LEDs/dig_en_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   cpu_clk_BUFG_inst/I
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y5   Clkgen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X44Y61    Core_cpu/ID/RF_reg_reg[10][0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X82Y54    Core_cpu/ID/RF_reg_reg[10][10]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X82Y54    Core_cpu/ID/RF_reg_reg[10][11]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X51Y53    Core_cpu/ID/RF_reg_reg[10][12]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X46Y62    Core_cpu/ID/RF_reg_reg[10][13]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X61Y56    Core_cpu/ID/RF_reg_reg[10][14]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X45Y62    Core_cpu/ID/RF_reg_reg[10][15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y60    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y60    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y60    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y60    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y60    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y60    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y60    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y60    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X74Y57    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X74Y57    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y60    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y60    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y60    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y60    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y60    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y60    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y60    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y60    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X74Y57    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X74Y57    Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Clkgen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4   Clkgen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  Clkgen/inst/plle2_adv_inst/CLKFBOUT



