# VUT FIT INC project
## Task: 
Design and implement a circuit capable of recieveing and deserializing UART communication.

![image](https://user-images.githubusercontent.com/25592937/167303266-6494a6b2-e985-4b9b-9aa3-11ee0d91a0b2.png)

## Solution

### Finite State Machine
![image](https://user-images.githubusercontent.com/25592937/167303356-c3e725f3-7925-4c72-b416-cdcfe31f15b1.png)

### RTL cirtcuit diagram

![image](https://user-images.githubusercontent.com/25592937/167303441-41b19231-8c99-464e-af1d-b8954251c094.png)

### Simulated wave image
![image](https://user-images.githubusercontent.com/25592937/167303503-e7e7b2c8-6794-4d50-8f39-a9e322f95e25.png)
