<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>At-Speed Testing | DFT Blog</title>
    <link rel="stylesheet" href="style.css">
</head>
<body>
    <div class="header">
        <div class="header-content">
            <h1><a href="index.html">ğŸ”§ DFT Blog</a></h1>
            <div class="nav-links">
                <a href="index.html">Home</a>
                <a href="07_Scan_Compression.html">â† Prev</a>
                <a href="09_BIST.html">Next â†’</a>
            </div>
        </div>
    </div>
    
    <div class="container">
        <div class="article-header">
            <span class="article-number">Part 8 of 11</span>
            <h1>At-Speed Testing</h1>
            <p class="subtitle">Catching defects that only appear at full speed</p>
            <p class="author">By <strong>Praveen Kumar Vagala</strong></p>
        </div>

        <h2>Why At-Speed?</h2>
        <p>Stuck-at tests are slow. They miss timing defects.</p>

<div class="diagram">Stuck-At Test (Slow):
  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
  Apply pattern, wait long time, check result
  
  â†‘ Plenty of time for signals to settle
  
At-Speed Test (Fast):
  â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€
       â”‚     â”‚
       â””â”€â”€â”€â”€â”€â”˜
       â†‘     â†‘
    Launch  Capture (real chip speed!)</div>

        <h3>What At-Speed Catches</h3>
        <table>
            <tr><th>Defect Type</th><th>Stuck-At</th><th>At-Speed</th></tr>
            <tr><td>Hard shorts/opens</td><td>âœ“</td><td>âœ“</td></tr>
            <tr><td>Weak transistors</td><td>âœ—</td><td>âœ“</td></tr>
            <tr><td>Resistive defects</td><td>âœ—</td><td>âœ“</td></tr>
            <tr><td>Path delay faults</td><td>âœ—</td><td>âœ“</td></tr>
            <tr><td>Process variations</td><td>âœ—</td><td>âœ“</td></tr>
        </table>

        <h2>Transition Fault Model</h2>
        <p>At-speed testing uses transition faults:</p>

<div class="diagram">Slow-to-Rise (STR): Signal takes too long to go 0â†’1
Slow-to-Fall (STF): Signal takes too long to go 1â†’0

        Expected    |    Actual (STR fault)
           â”Œâ”€â”€â”€â”€    |         â•±â”€â”€â”€â”€
        â”€â”€â”€â”˜        |     â”€â”€â”€â•±
        Fast        |     Slow (misses clock!)</div>

        <h2>Two Launch Methods</h2>

        <h3>LOC - Launch Off Capture</h3>
        <p>The <strong>capture clock</strong> launches the transition.</p>

<div class="diagram">Waveform:
        Load Pattern    Launch  Capture    Unload
            â”‚             â”‚        â”‚          â”‚
CLK  â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€
                          â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”¤
                          At-speed gap
                          
SE   â”â”â”â”â”â”â”â”â”“                     â”â”â”â”â”â”â”â”â”â”â”â”
             â”—â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”›</div>

        <p><strong>Sequence:</strong></p>
        <ol>
            <li><strong>Shift in</strong> pattern (SE=1, slow clocks)</li>
            <li><strong>Drop SE</strong> to 0</li>
            <li><strong>Launch clock</strong> - Data starts transitioning through logic</li>
            <li><strong>Capture clock</strong> - At-speed delay after launch</li>
            <li><strong>Raise SE</strong> to 1</li>
            <li><strong>Shift out</strong> captured response</li>
        </ol>

        <h3>LOS - Launch Off Shift</h3>
        <p>The <strong>last shift clock</strong> launches the transition.</p>

<div class="diagram">Waveform:
        Load Pattern    Last Shift=Launch  Capture
            â”‚                  â”‚              â”‚
CLK  â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€
                               â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
                               At-speed gap
                               
SE   â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”“
                               â”—â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”</div>

        <p><strong>Sequence:</strong></p>
        <ol>
            <li><strong>Shift in</strong> pattern (SE=1)</li>
            <li><strong>Last shift clock</strong> is the launch (transitions during shift)</li>
            <li><strong>Drop SE</strong></li>
            <li><strong>Capture clock</strong> at-speed after launch</li>
            <li><strong>Shift out</strong></li>
        </ol>

        <h2>LOC vs LOS Comparison</h2>
        <table>
            <tr><th>Aspect</th><th>LOC</th><th>LOS</th></tr>
            <tr><td><strong>Launch event</strong></td><td>Dedicated capture clock</td><td>Last shift clock</td></tr>
            <tr><td><strong>SE during launch</strong></td><td>Low</td><td>High (transitioning)</td></tr>
            <tr><td><strong>Clock control</strong></td><td>Need fast switching</td><td>Shift clock at-speed</td></tr>
            <tr><td><strong>Transition coverage</strong></td><td>Higher</td><td>Lower</td></tr>
            <tr><td><strong>Pattern count</strong></td><td>Fewer</td><td>More</td></tr>
            <tr><td><strong>Timing complexity</strong></td><td>More complex</td><td>Simpler</td></tr>
            <tr><td><strong>Industry usage</strong></td><td>More common</td><td>Specific cases</td></tr>
        </table>

        <h2>Detailed LOC Timing</h2>

<div class="diagram">              Shift In          Func.     Shift Out
           â”‚â†â€•â€•â€•â€•â€•â€•â€•â€•â€•â€•â€•â€•â†’â”‚   â”‚â†â€•â€•â†’â”‚   â”‚â†â€•â€•â€•â€•â€•â€•â€•â€•â€•â€•â†’â”‚
           
CLK  â”€â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”€
       1 2 3 4 5 6 7 8 9 10  L    C   1 2 3 4 5 6 7

SE   â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”“       â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
                           â”—â”â”â”â”â”â”â”â”›
                           
       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         Slow shift clocks   At   Slow shift clocks
                            Speed

Key timing:
  L = Launch clock
  C = Capture clock
  Lâ†’C gap = Target clock period (at-speed)</div>

        <h2>At-Speed Pattern Structure</h2>
        <p>Each at-speed pattern has two parts:</p>

<pre><code>Pattern = Launch Pattern + Capture Pattern

Launch Pattern:   Sets up initial state (value before transition)
Capture Pattern:  Expected state after transition

Example testing STR (slow-to-rise) on node N:
  Launch:  N = 0 (initial state)
  Capture: N = 1 (should transition to 1)
  
  If chip is slow: N might still be 0 at capture â†’ FAIL!</code></pre>

        <h2>At-Speed Timing Requirements</h2>

        <h3>Launch-to-Capture Delay</h3>
<pre><code>Must be exactly one clock period (at target frequency).

Target: 1 GHz operation
Period: 1 ns

Lâ†’C delay must be exactly 1 ns (Â± margin)</code></pre>

        <h3>Clock Controller</h3>
        <p>Need on-chip or ATE clock control for fast switching:</p>
<pre><code>Mode 1: Slow clocks for shifting (10 MHz)
Mode 2: Fast clocks for launch/capture (1 GHz)

Switch from slow â†’ fast â†’ slow within pattern</code></pre>

        <h2>Coverage Improvement</h2>
        <p>At-speed adds significant value:</p>

<pre><code>Typical coverage comparison:
  Stuck-at only:      98% coverage â†’ 500 DPPM escapes
  + Transition:       95% coverage â†’ 100 DPPM escapes
  
DPPM = Defective Parts Per Million

Even 95% transition coverage catches defects that 
99% stuck-at coverage misses!</code></pre>

        <div class="summary">
            <h3>Summary</h3>
            <table>
                <tr><th>Concept</th><th>Key Point</th></tr>
                <tr><td>Why at-speed</td><td>Catches timing defects</td></tr>
                <tr><td>LOC</td><td>Launch from capture clock</td></tr>
                <tr><td>LOS</td><td>Launch from last shift clock</td></tr>
                <tr><td>Transition faults</td><td>Slow-to-rise, slow-to-fall</td></tr>
                <tr><td>Key timing</td><td>Launch-to-capture = clock period</td></tr>
            </table>
        </div>

        <div class="nav-buttons">
            <a href="07_Scan_Compression.html" class="nav-btn prev">Scan Compression</a>
            <a href="09_BIST.html" class="nav-btn next">BIST</a>
        </div>
    </div>
    
    <div class="footer">
        <p>DFT Engineering Blog Series | Part 8 of 11</p>
    </div>
</body>
</html>
