Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Sep 05 16:57:27 2017
| Host         : 803-014 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file led_lights_control_sets_placed.rpt
| Design       : led_lights
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     3 |
| Minimum Number of register sites lost to control set restrictions |    18 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |              26 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+---------------+--------------------------+------------------+----------------+
|   Clock Signal   | Enable Signal |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+------------------+---------------+--------------------------+------------------+----------------+
|  clock_IBUF_BUFG |               |                          |                1 |              1 |
|  U0/clk_sys      |               | U2/inst/count[2]_i_2_n_0 |                2 |              3 |
|  clock_IBUF_BUFG |               | U0/clear                 |                7 |             26 |
+------------------+---------------+--------------------------+------------------+----------------+


