<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="F:/CECS 440/Lab 3 - Single Cycle MIPS Processor/Single_Cell_MIPS_Processor/SingleCycle_tb_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="SingleCycle_tb" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="28" />
   <wvobject fp_name="/SingleCycle_tb/uut/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/SingleCycle_tb/uut/rstb" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rstb</obj_property>
      <obj_property name="ObjectShortName">rstb</obj_property>
   </wvobject>
   <wvobject fp_name="/SingleCycle_tb/uut/PC" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">PC[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/SingleCycle_tb/uut/Instr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">Instr[31:0]</obj_property>
      <obj_property name="ObjectShortName">Instr[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/SingleCycle_tb/uut/PC_PLUS_4" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">PC_PLUS_4[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC_PLUS_4[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/SingleCycle_tb/uut/next_PC" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">next_PC[31:0]</obj_property>
      <obj_property name="ObjectShortName">next_PC[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/SingleCycle_tb/uut/add_PC_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">add_PC_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">add_PC_addr[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/SingleCycle_tb/uut/wr_data_muxed" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">wr_data_muxed[31:0]</obj_property>
      <obj_property name="ObjectShortName">wr_data_muxed[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/SingleCycle_tb/uut/Immed_Value_Extended" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">Immed_Value_Extended[31:0]</obj_property>
      <obj_property name="ObjectShortName">Immed_Value_Extended[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/SingleCycle_tb/uut/rd_data1" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">rd_data1[31:0]</obj_property>
      <obj_property name="ObjectShortName">rd_data1[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/SingleCycle_tb/uut/rd_data2" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">rd_data2[31:0]</obj_property>
      <obj_property name="ObjectShortName">rd_data2[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/SingleCycle_tb/uut/rd_data2_muxed" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">rd_data2_muxed[31:0]</obj_property>
      <obj_property name="ObjectShortName">rd_data2_muxed[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/SingleCycle_tb/uut/ALUCtl" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ALUCtl[4:0]</obj_property>
      <obj_property name="ObjectShortName">ALUCtl[4:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/SingleCycle_tb/uut/ALU_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ALU_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">ALU_out[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/SingleCycle_tb/uut/wr_addr_muxed" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">wr_addr_muxed[4:0]</obj_property>
      <obj_property name="ObjectShortName">wr_addr_muxed[4:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/SingleCycle_tb/uut/ZF" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ZF</obj_property>
      <obj_property name="ObjectShortName">ZF</obj_property>
   </wvobject>
   <wvobject fp_name="/SingleCycle_tb/uut/RegDst" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">RegDst</obj_property>
      <obj_property name="ObjectShortName">RegDst</obj_property>
   </wvobject>
   <wvobject fp_name="/SingleCycle_tb/uut/BranchE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">BranchE</obj_property>
      <obj_property name="ObjectShortName">BranchE</obj_property>
   </wvobject>
   <wvobject fp_name="/SingleCycle_tb/uut/BranchNE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">BranchNE</obj_property>
      <obj_property name="ObjectShortName">BranchNE</obj_property>
   </wvobject>
   <wvobject fp_name="/SingleCycle_tb/uut/MemRead" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">MemRead</obj_property>
      <obj_property name="ObjectShortName">MemRead</obj_property>
   </wvobject>
   <wvobject fp_name="/SingleCycle_tb/uut/MemtoReg" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">MemtoReg</obj_property>
      <obj_property name="ObjectShortName">MemtoReg</obj_property>
   </wvobject>
   <wvobject fp_name="/SingleCycle_tb/uut/MemWrite" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">MemWrite</obj_property>
      <obj_property name="ObjectShortName">MemWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/SingleCycle_tb/uut/ALUSrc" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ALUSrc</obj_property>
      <obj_property name="ObjectShortName">ALUSrc</obj_property>
   </wvobject>
   <wvobject fp_name="/SingleCycle_tb/uut/RegWrite" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">RegWrite</obj_property>
      <obj_property name="ObjectShortName">RegWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/SingleCycle_tb/uut/branch_mux_sel" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">branch_mux_sel</obj_property>
      <obj_property name="ObjectShortName">branch_mux_sel</obj_property>
   </wvobject>
   <wvobject fp_name="/SingleCycle_tb/uut/data_mem_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data_mem_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_mem_out[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/SingleCycle_tb/uut/InstrMem" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">InstrMem[0:1023,31:0]</obj_property>
      <obj_property name="ObjectShortName">InstrMem[0:1023,31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/SingleCycle_tb/uut/DataMem" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">DataMem[0:1023,31:0]</obj_property>
      <obj_property name="ObjectShortName">DataMem[0:1023,31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
</wave_config>
