
---------- Begin Simulation Statistics ----------
final_tick                                59051186500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 109129                       # Simulator instruction rate (inst/s)
host_mem_usage                                 728452                       # Number of bytes of host memory used
host_op_rate                                   110354                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   916.35                       # Real time elapsed on the host
host_tick_rate                               64442060                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101122355                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.059051                       # Number of seconds simulated
sim_ticks                                 59051186500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101122355                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.181024                       # CPI: cycles per instruction
system.cpu.discardedOps                        956127                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         2444353                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.846723                       # IPC: instructions per cycle
system.cpu.numCycles                        118102373                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55111255     54.50%     54.50% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            282752      0.28%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            266991      0.26%     55.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            163440      0.16%     55.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           505318      0.50%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            36718      0.04%     55.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         10949      0.01%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::MemRead               38138347     37.72%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6383147      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101122355                       # Class of committed instruction
system.cpu.tickCycles                       115658020                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3089                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          273                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        12052                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        25352                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 6510986                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5101570                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            345874                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4087920                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4081633                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.846205                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  313244                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          674732                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             102866                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           571866                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        34891                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     43858661                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43858661                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43867290                       # number of overall hits
system.cpu.dcache.overall_hits::total        43867290                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        14070                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14070                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        14137                       # number of overall misses
system.cpu.dcache.overall_misses::total         14137                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    443835500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    443835500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    443835500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    443835500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43872731                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43872731                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43881427                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43881427                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000321                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000321                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000322                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000322                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 31544.811656                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31544.811656                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 31395.310179                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31395.310179                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        10139                       # number of writebacks
system.cpu.dcache.writebacks::total             10139                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2260                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2260                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2260                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2260                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        11810                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        11810                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        11853                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        11853                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    310395000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    310395000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    314796000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    314796000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000269                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000269                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000270                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000270                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26282.387807                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26282.387807                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26558.339661                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26558.339661                       # average overall mshr miss latency
system.cpu.dcache.replacements                  10829                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37545142                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37545142                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2739                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2739                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     69623000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     69623000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37547881                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37547881                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000073                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000073                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25419.131070                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25419.131070                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           66                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           66                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2673                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2673                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     63418000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     63418000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23725.402170                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23725.402170                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6313519                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6313519                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        11331                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11331                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    374212500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    374212500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6324850                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6324850                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001792                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001792                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 33025.549378                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33025.549378                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2194                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2194                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         9137                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9137                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    246977000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    246977000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001445                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001445                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 27030.425741                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27030.425741                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8629                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8629                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           67                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           67                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8696                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8696                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.007705                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.007705                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           43                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           43                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      4401000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      4401000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.004945                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.004945                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 102348.837209                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 102348.837209                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  59051186500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1011.202302                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43879475                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             11853                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           3701.972075                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1011.202302                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987502                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987502                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          394                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          381                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          244                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         351065925                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        351065925                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59051186500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59051186500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59051186500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            48892601                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           40555693                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           6265552                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     15382205                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15382205                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15382205                       # number of overall hits
system.cpu.icache.overall_hits::total        15382205                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1463                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1463                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1463                       # number of overall misses
system.cpu.icache.overall_misses::total          1463                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     77574500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     77574500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     77574500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     77574500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     15383668                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15383668                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     15383668                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15383668                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000095                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000095                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000095                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000095                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 53024.265208                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53024.265208                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 53024.265208                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53024.265208                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1207                       # number of writebacks
system.cpu.icache.writebacks::total              1207                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1463                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1463                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1463                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1463                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     76111500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     76111500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     76111500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     76111500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000095                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000095                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000095                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000095                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 52024.265208                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52024.265208                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 52024.265208                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52024.265208                       # average overall mshr miss latency
system.cpu.icache.replacements                   1207                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     15382205                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15382205                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1463                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1463                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     77574500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     77574500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     15383668                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15383668                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000095                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000095                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 53024.265208                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53024.265208                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1463                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1463                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     76111500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     76111500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000095                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000095                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 52024.265208                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52024.265208                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  59051186500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.926168                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15383668                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1463                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10515.152427                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.926168                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999712                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999712                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          252                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          61536135                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         61536135                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59051186500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59051186500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59051186500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  59051186500                       # Cumulative time (in ticks) in various power states
system.cpu.thread28265.numInsts             100000000                       # Number of Instructions committed
system.cpu.thread28265.numOps               101122355                       # Number of Ops committed
system.cpu.thread28265.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  666                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 9548                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10214                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 666                       # number of overall hits
system.l2.overall_hits::.cpu.data                9548                       # number of overall hits
system.l2.overall_hits::total                   10214                       # number of overall hits
system.l2.demand_misses::.cpu.inst                797                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2305                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3102                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               797                       # number of overall misses
system.l2.overall_misses::.cpu.data              2305                       # number of overall misses
system.l2.overall_misses::total                  3102                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66620000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    196411000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        263031000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66620000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    196411000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       263031000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1463                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            11853                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                13316                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1463                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           11853                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               13316                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.544771                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.194466                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.232953                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.544771                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.194466                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.232953                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 83588.456713                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85210.845987                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84794.003868                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 83588.456713                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85210.845987                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84794.003868                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  13                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 13                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           794                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2295                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3089                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          794                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2295                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3089                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     58463500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    172748500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    231212000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     58463500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    172748500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    231212000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.542720                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.193622                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.231977                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.542720                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.193622                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.231977                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73631.612091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75271.677560                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74850.113305                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73631.612091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75271.677560                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74850.113305                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        10139                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            10139                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        10139                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        10139                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1130                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1130                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1130                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1130                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              7285                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7285                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1852                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1852                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    156775000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     156775000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          9137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.202692                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.202692                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84651.727862                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84651.727862                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1852                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1852                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    138255000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    138255000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.202692                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.202692                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74651.727862                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74651.727862                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            666                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                666                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          797                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              797                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66620000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66620000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1463                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1463                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.544771                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.544771                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 83588.456713                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83588.456713                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          794                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          794                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     58463500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     58463500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.542720                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.542720                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73631.612091                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73631.612091                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2263                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2263                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          453                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             453                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     39636000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     39636000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         2716                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2716                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.166789                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.166789                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87496.688742                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87496.688742                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          443                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          443                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     34493500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     34493500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.163108                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.163108                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77863.431151                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77863.431151                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  59051186500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2985.271694                       # Cycle average of tags in use
system.l2.tags.total_refs                       25066                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3089                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.114600                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       790.853752                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2194.417942                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.024135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.066968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.091103                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3089                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3089                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.094269                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    404353                       # Number of tag accesses
system.l2.tags.data_accesses                   404353                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59051186500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      1588.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000581500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               24420                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3089                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6178                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6178                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  395392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      6.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    8078477000                       # Total gap between requests
system.mem_ctrls.avgGap                    2615240.21                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       101632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       293760                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1721083.114900663495                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 4974667.189794738777                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1588                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4590                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     47679000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    145400000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30024.56                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31677.56                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       101632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       293760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        395392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       101632                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       101632                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          794                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2295                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           3089                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1721083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      4974667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          6695750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1721083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1721083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1721083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      4974667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         6695750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6178                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          334                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          358                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          352                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          332                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          588                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          382                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          464                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          306                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          408                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          446                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          374                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          324                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                77241500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              30890000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          193079000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12502.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31252.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5152                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            83.39                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1026                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   385.372320                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   288.550248                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   309.813457                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          357     34.80%     34.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          274     26.71%     61.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          100      9.75%     71.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           85      8.28%     79.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           25      2.44%     81.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           21      2.05%     84.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           19      1.85%     85.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          145     14.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1026                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                395392                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                6.695750                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.05                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               83.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  59051186500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         3677100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1954425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       22605240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4661429760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1377835920                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  21515373120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   27582875565                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   467.101124                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  55921825000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1971840000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1157521500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         3648540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1939245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       21505680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4661429760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1429394700                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  21471955200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   27589873125                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   467.219624                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  55808561000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1971840000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1270785500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  59051186500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1237                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1852                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1852                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1237                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         6178                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   6178                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       395392                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  395392                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3089                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3089    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3089                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  59051186500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             3814000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           28868000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              4179                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        10139                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1207                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             690                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9137                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9137                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1463                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2716                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         4133                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        34535                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 38668                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       341760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2814976                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                3156736                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            13316                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.021703                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.145718                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  13027     97.83%     97.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    289      2.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              13316                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  59051186500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           35368000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3658997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          29637490                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
