{"Source Block": ["hdl/library/axi_intr_monitor/axi_intr_monitor.v@74:84@HdlIdDef", "reg     [31:0]  up_rdata                    = 'd0;\nreg             up_wack                     = 'd0;\nreg             up_rack                     = 'd0;\nreg             pwm_gen_clk                 = 'd0;\nreg     [31:0]  scratch                     = 'd0;\nreg     [31:0]  control                     = 'd0;\nreg             interrupt                   = 'd0;\nreg     [31:0]  counter_to_interrupt        = 'd0;\nreg     [31:0]  counter_to_interrupt_cnt    = 'd0;\nreg     [31:0]  counter_from_interrupt      = 'd0;\nreg     [31:0]  counter_interrupt_handling  = 'd0;\n"], "Clone Blocks": [["hdl/library/axi_intr_monitor/axi_intr_monitor.v@80:90", "reg             interrupt                   = 'd0;\nreg     [31:0]  counter_to_interrupt        = 'd0;\nreg     [31:0]  counter_to_interrupt_cnt    = 'd0;\nreg     [31:0]  counter_from_interrupt      = 'd0;\nreg     [31:0]  counter_interrupt_handling  = 'd0;\nreg     [31:0]  min_interrupt_handling      = 'd0;\nreg     [31:0]  max_interrupt_handling      = 'd0;\nreg             interrupt_d1                = 'd0;\nreg             arm_counter                 = 'd0;\nreg             counter_active              = 'd0;\n\n"], ["hdl/library/axi_intr_monitor/axi_intr_monitor.v@73:83", "\nreg     [31:0]  up_rdata                    = 'd0;\nreg             up_wack                     = 'd0;\nreg             up_rack                     = 'd0;\nreg             pwm_gen_clk                 = 'd0;\nreg     [31:0]  scratch                     = 'd0;\nreg     [31:0]  control                     = 'd0;\nreg             interrupt                   = 'd0;\nreg     [31:0]  counter_to_interrupt        = 'd0;\nreg     [31:0]  counter_to_interrupt_cnt    = 'd0;\nreg     [31:0]  counter_from_interrupt      = 'd0;\n"], ["hdl/library/axi_intr_monitor/axi_intr_monitor.v@75:85", "reg             up_wack                     = 'd0;\nreg             up_rack                     = 'd0;\nreg             pwm_gen_clk                 = 'd0;\nreg     [31:0]  scratch                     = 'd0;\nreg     [31:0]  control                     = 'd0;\nreg             interrupt                   = 'd0;\nreg     [31:0]  counter_to_interrupt        = 'd0;\nreg     [31:0]  counter_to_interrupt_cnt    = 'd0;\nreg     [31:0]  counter_from_interrupt      = 'd0;\nreg     [31:0]  counter_interrupt_handling  = 'd0;\nreg     [31:0]  min_interrupt_handling      = 'd0;\n"], ["hdl/library/axi_intr_monitor/axi_intr_monitor.v@76:86", "reg             up_rack                     = 'd0;\nreg             pwm_gen_clk                 = 'd0;\nreg     [31:0]  scratch                     = 'd0;\nreg     [31:0]  control                     = 'd0;\nreg             interrupt                   = 'd0;\nreg     [31:0]  counter_to_interrupt        = 'd0;\nreg     [31:0]  counter_to_interrupt_cnt    = 'd0;\nreg     [31:0]  counter_from_interrupt      = 'd0;\nreg     [31:0]  counter_interrupt_handling  = 'd0;\nreg     [31:0]  min_interrupt_handling      = 'd0;\nreg     [31:0]  max_interrupt_handling      = 'd0;\n"], ["hdl/library/axi_intr_monitor/axi_intr_monitor.v@79:89", "reg     [31:0]  control                     = 'd0;\nreg             interrupt                   = 'd0;\nreg     [31:0]  counter_to_interrupt        = 'd0;\nreg     [31:0]  counter_to_interrupt_cnt    = 'd0;\nreg     [31:0]  counter_from_interrupt      = 'd0;\nreg     [31:0]  counter_interrupt_handling  = 'd0;\nreg     [31:0]  min_interrupt_handling      = 'd0;\nreg     [31:0]  max_interrupt_handling      = 'd0;\nreg             interrupt_d1                = 'd0;\nreg             arm_counter                 = 'd0;\nreg             counter_active              = 'd0;\n"], ["hdl/library/axi_intr_monitor/axi_intr_monitor.v@81:91", "reg     [31:0]  counter_to_interrupt        = 'd0;\nreg     [31:0]  counter_to_interrupt_cnt    = 'd0;\nreg     [31:0]  counter_from_interrupt      = 'd0;\nreg     [31:0]  counter_interrupt_handling  = 'd0;\nreg     [31:0]  min_interrupt_handling      = 'd0;\nreg     [31:0]  max_interrupt_handling      = 'd0;\nreg             interrupt_d1                = 'd0;\nreg             arm_counter                 = 'd0;\nreg             counter_active              = 'd0;\n\n//------------------------------------------------------------------------------\n"], ["hdl/library/axi_intr_monitor/axi_intr_monitor.v@72:82", "//------------------------------------------------------------------------------\n\nreg     [31:0]  up_rdata                    = 'd0;\nreg             up_wack                     = 'd0;\nreg             up_rack                     = 'd0;\nreg             pwm_gen_clk                 = 'd0;\nreg     [31:0]  scratch                     = 'd0;\nreg     [31:0]  control                     = 'd0;\nreg             interrupt                   = 'd0;\nreg     [31:0]  counter_to_interrupt        = 'd0;\nreg     [31:0]  counter_to_interrupt_cnt    = 'd0;\n"], ["hdl/library/axi_intr_monitor/axi_intr_monitor.v@77:87", "reg             pwm_gen_clk                 = 'd0;\nreg     [31:0]  scratch                     = 'd0;\nreg     [31:0]  control                     = 'd0;\nreg             interrupt                   = 'd0;\nreg     [31:0]  counter_to_interrupt        = 'd0;\nreg     [31:0]  counter_to_interrupt_cnt    = 'd0;\nreg     [31:0]  counter_from_interrupt      = 'd0;\nreg     [31:0]  counter_interrupt_handling  = 'd0;\nreg     [31:0]  min_interrupt_handling      = 'd0;\nreg     [31:0]  max_interrupt_handling      = 'd0;\nreg             interrupt_d1                = 'd0;\n"], ["hdl/library/axi_intr_monitor/axi_intr_monitor.v@78:88", "reg     [31:0]  scratch                     = 'd0;\nreg     [31:0]  control                     = 'd0;\nreg             interrupt                   = 'd0;\nreg     [31:0]  counter_to_interrupt        = 'd0;\nreg     [31:0]  counter_to_interrupt_cnt    = 'd0;\nreg     [31:0]  counter_from_interrupt      = 'd0;\nreg     [31:0]  counter_interrupt_handling  = 'd0;\nreg     [31:0]  min_interrupt_handling      = 'd0;\nreg     [31:0]  max_interrupt_handling      = 'd0;\nreg             interrupt_d1                = 'd0;\nreg             arm_counter                 = 'd0;\n"]], "Diff Content": {"Delete": [[79, "reg     [31:0]  control                     = 'd0;\n"]], "Add": []}}