
GPS_final_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000022a4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  080023b0  080023b0  000123b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800243c  0800243c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  0800243c  0800243c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800243c  0800243c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800243c  0800243c  0001243c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002440  08002440  00012440  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002444  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000280  20000070  080024b4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002f0  080024b4  000202f0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007942  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000163c  00000000  00000000  000279db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006b8  00000000  00000000  00029018  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000630  00000000  00000000  000296d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000199b  00000000  00000000  00029d00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008395  00000000  00000000  0002b69b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00080384  00000000  00000000  00033a30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b3db4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001d18  00000000  00000000  000b3e04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08002398 	.word	0x08002398

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08002398 	.word	0x08002398

0800014c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */
	*transmiterString = (char*) malloc(1 * sizeof(char));
 8000152:	2001      	movs	r0, #1
 8000154:	f002 f85e 	bl	8002214 <malloc>
 8000158:	4603      	mov	r3, r0
 800015a:	461a      	mov	r2, r3
 800015c:	4b0a      	ldr	r3, [pc, #40]	; (8000188 <main+0x3c>)
 800015e:	681b      	ldr	r3, [r3, #0]
 8000160:	b2d2      	uxtb	r2, r2
 8000162:	701a      	strb	r2, [r3, #0]
	int idx = 0;
 8000164:	2300      	movs	r3, #0
 8000166:	607b      	str	r3, [r7, #4]
	int rsIdx = 0;
 8000168:	2300      	movs	r3, #0
 800016a:	603b      	str	r3, [r7, #0]
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800016c:	f000 f9ea 	bl	8000544 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000170:	f000 f810 	bl	8000194 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000174:	f000 f874 	bl	8000260 <MX_GPIO_Init>
	MX_USART1_UART_Init();
 8000178:	f000 f848 	bl	800020c <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, 1);
 800017c:	2201      	movs	r2, #1
 800017e:	4903      	ldr	r1, [pc, #12]	; (800018c <main+0x40>)
 8000180:	4803      	ldr	r0, [pc, #12]	; (8000190 <main+0x44>)
 8000182:	f001 fa78 	bl	8001676 <HAL_UART_Receive_IT>
//  HAL_Delay(500);
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 8000186:	e7fe      	b.n	8000186 <main+0x3a>
 8000188:	200002d4 	.word	0x200002d4
 800018c:	200000d4 	.word	0x200000d4
 8000190:	2000008c 	.word	0x2000008c

08000194 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000194:	b580      	push	{r7, lr}
 8000196:	b090      	sub	sp, #64	; 0x40
 8000198:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800019a:	f107 0318 	add.w	r3, r7, #24
 800019e:	2228      	movs	r2, #40	; 0x28
 80001a0:	2100      	movs	r1, #0
 80001a2:	4618      	mov	r0, r3
 80001a4:	f002 f83e 	bl	8002224 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80001a8:	1d3b      	adds	r3, r7, #4
 80001aa:	2200      	movs	r2, #0
 80001ac:	601a      	str	r2, [r3, #0]
 80001ae:	605a      	str	r2, [r3, #4]
 80001b0:	609a      	str	r2, [r3, #8]
 80001b2:	60da      	str	r2, [r3, #12]
 80001b4:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001b6:	2302      	movs	r3, #2
 80001b8:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001ba:	2301      	movs	r3, #1
 80001bc:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001be:	2310      	movs	r3, #16
 80001c0:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80001c2:	2300      	movs	r3, #0
 80001c4:	637b      	str	r3, [r7, #52]	; 0x34
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80001c6:	f107 0318 	add.w	r3, r7, #24
 80001ca:	4618      	mov	r0, r3
 80001cc:	f000 fd70 	bl	8000cb0 <HAL_RCC_OscConfig>
 80001d0:	4603      	mov	r3, r0
 80001d2:	2b00      	cmp	r3, #0
 80001d4:	d001      	beq.n	80001da <SystemClock_Config+0x46>
		Error_Handler();
 80001d6:	f000 f8a5 	bl	8000324 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80001da:	230f      	movs	r3, #15
 80001dc:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80001de:	2300      	movs	r3, #0
 80001e0:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001e2:	2300      	movs	r3, #0
 80001e4:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80001e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80001ea:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001ec:	2300      	movs	r3, #0
 80001ee:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 80001f0:	1d3b      	adds	r3, r7, #4
 80001f2:	2100      	movs	r1, #0
 80001f4:	4618      	mov	r0, r3
 80001f6:	f000 ffdd 	bl	80011b4 <HAL_RCC_ClockConfig>
 80001fa:	4603      	mov	r3, r0
 80001fc:	2b00      	cmp	r3, #0
 80001fe:	d001      	beq.n	8000204 <SystemClock_Config+0x70>
		Error_Handler();
 8000200:	f000 f890 	bl	8000324 <Error_Handler>
	}
}
 8000204:	bf00      	nop
 8000206:	3740      	adds	r7, #64	; 0x40
 8000208:	46bd      	mov	sp, r7
 800020a:	bd80      	pop	{r7, pc}

0800020c <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 800020c:	b580      	push	{r7, lr}
 800020e:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8000210:	4b11      	ldr	r3, [pc, #68]	; (8000258 <MX_USART1_UART_Init+0x4c>)
 8000212:	4a12      	ldr	r2, [pc, #72]	; (800025c <MX_USART1_UART_Init+0x50>)
 8000214:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8000216:	4b10      	ldr	r3, [pc, #64]	; (8000258 <MX_USART1_UART_Init+0x4c>)
 8000218:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800021c:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800021e:	4b0e      	ldr	r3, [pc, #56]	; (8000258 <MX_USART1_UART_Init+0x4c>)
 8000220:	2200      	movs	r2, #0
 8000222:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8000224:	4b0c      	ldr	r3, [pc, #48]	; (8000258 <MX_USART1_UART_Init+0x4c>)
 8000226:	2200      	movs	r2, #0
 8000228:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 800022a:	4b0b      	ldr	r3, [pc, #44]	; (8000258 <MX_USART1_UART_Init+0x4c>)
 800022c:	2200      	movs	r2, #0
 800022e:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8000230:	4b09      	ldr	r3, [pc, #36]	; (8000258 <MX_USART1_UART_Init+0x4c>)
 8000232:	220c      	movs	r2, #12
 8000234:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000236:	4b08      	ldr	r3, [pc, #32]	; (8000258 <MX_USART1_UART_Init+0x4c>)
 8000238:	2200      	movs	r2, #0
 800023a:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800023c:	4b06      	ldr	r3, [pc, #24]	; (8000258 <MX_USART1_UART_Init+0x4c>)
 800023e:	2200      	movs	r2, #0
 8000240:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8000242:	4805      	ldr	r0, [pc, #20]	; (8000258 <MX_USART1_UART_Init+0x4c>)
 8000244:	f001 f944 	bl	80014d0 <HAL_UART_Init>
 8000248:	4603      	mov	r3, r0
 800024a:	2b00      	cmp	r3, #0
 800024c:	d001      	beq.n	8000252 <MX_USART1_UART_Init+0x46>
		Error_Handler();
 800024e:	f000 f869 	bl	8000324 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8000252:	bf00      	nop
 8000254:	bd80      	pop	{r7, pc}
 8000256:	bf00      	nop
 8000258:	2000008c 	.word	0x2000008c
 800025c:	40013800 	.word	0x40013800

08000260 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000260:	b580      	push	{r7, lr}
 8000262:	b088      	sub	sp, #32
 8000264:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000266:	f107 0310 	add.w	r3, r7, #16
 800026a:	2200      	movs	r2, #0
 800026c:	601a      	str	r2, [r3, #0]
 800026e:	605a      	str	r2, [r3, #4]
 8000270:	609a      	str	r2, [r3, #8]
 8000272:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000274:	4b1d      	ldr	r3, [pc, #116]	; (80002ec <MX_GPIO_Init+0x8c>)
 8000276:	699b      	ldr	r3, [r3, #24]
 8000278:	4a1c      	ldr	r2, [pc, #112]	; (80002ec <MX_GPIO_Init+0x8c>)
 800027a:	f043 0320 	orr.w	r3, r3, #32
 800027e:	6193      	str	r3, [r2, #24]
 8000280:	4b1a      	ldr	r3, [pc, #104]	; (80002ec <MX_GPIO_Init+0x8c>)
 8000282:	699b      	ldr	r3, [r3, #24]
 8000284:	f003 0320 	and.w	r3, r3, #32
 8000288:	60fb      	str	r3, [r7, #12]
 800028a:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800028c:	4b17      	ldr	r3, [pc, #92]	; (80002ec <MX_GPIO_Init+0x8c>)
 800028e:	699b      	ldr	r3, [r3, #24]
 8000290:	4a16      	ldr	r2, [pc, #88]	; (80002ec <MX_GPIO_Init+0x8c>)
 8000292:	f043 0308 	orr.w	r3, r3, #8
 8000296:	6193      	str	r3, [r2, #24]
 8000298:	4b14      	ldr	r3, [pc, #80]	; (80002ec <MX_GPIO_Init+0x8c>)
 800029a:	699b      	ldr	r3, [r3, #24]
 800029c:	f003 0308 	and.w	r3, r3, #8
 80002a0:	60bb      	str	r3, [r7, #8]
 80002a2:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80002a4:	4b11      	ldr	r3, [pc, #68]	; (80002ec <MX_GPIO_Init+0x8c>)
 80002a6:	699b      	ldr	r3, [r3, #24]
 80002a8:	4a10      	ldr	r2, [pc, #64]	; (80002ec <MX_GPIO_Init+0x8c>)
 80002aa:	f043 0304 	orr.w	r3, r3, #4
 80002ae:	6193      	str	r3, [r2, #24]
 80002b0:	4b0e      	ldr	r3, [pc, #56]	; (80002ec <MX_GPIO_Init+0x8c>)
 80002b2:	699b      	ldr	r3, [r3, #24]
 80002b4:	f003 0304 	and.w	r3, r3, #4
 80002b8:	607b      	str	r3, [r7, #4]
 80002ba:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, OUTPUT_Pin | OUTPUTRMC_Pin, GPIO_PIN_SET);
 80002bc:	2201      	movs	r2, #1
 80002be:	2106      	movs	r1, #6
 80002c0:	480b      	ldr	r0, [pc, #44]	; (80002f0 <MX_GPIO_Init+0x90>)
 80002c2:	f000 fcdd 	bl	8000c80 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : OUTPUT_Pin OUTPUTRMC_Pin */
	GPIO_InitStruct.Pin = OUTPUT_Pin | OUTPUTRMC_Pin;
 80002c6:	2306      	movs	r3, #6
 80002c8:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002ca:	2301      	movs	r3, #1
 80002cc:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002ce:	2300      	movs	r3, #0
 80002d0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002d2:	2302      	movs	r3, #2
 80002d4:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80002d6:	f107 0310 	add.w	r3, r7, #16
 80002da:	4619      	mov	r1, r3
 80002dc:	4804      	ldr	r0, [pc, #16]	; (80002f0 <MX_GPIO_Init+0x90>)
 80002de:	f000 fb53 	bl	8000988 <HAL_GPIO_Init>

}
 80002e2:	bf00      	nop
 80002e4:	3720      	adds	r7, #32
 80002e6:	46bd      	mov	sp, r7
 80002e8:	bd80      	pop	{r7, pc}
 80002ea:	bf00      	nop
 80002ec:	40021000 	.word	0x40021000
 80002f0:	40010c00 	.word	0x40010c00

080002f4 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b082      	sub	sp, #8
 80002f8:	af00      	add	r7, sp, #0
 80002fa:	6078      	str	r0, [r7, #4]

	HAL_UART_Transmit(&huart1, UART1_rxBuffer, 1, 100);
 80002fc:	2364      	movs	r3, #100	; 0x64
 80002fe:	2201      	movs	r2, #1
 8000300:	4906      	ldr	r1, [pc, #24]	; (800031c <HAL_UART_RxCpltCallback+0x28>)
 8000302:	4807      	ldr	r0, [pc, #28]	; (8000320 <HAL_UART_RxCpltCallback+0x2c>)
 8000304:	f001 f934 	bl	8001570 <HAL_UART_Transmit>
	HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, 1);
 8000308:	2201      	movs	r2, #1
 800030a:	4904      	ldr	r1, [pc, #16]	; (800031c <HAL_UART_RxCpltCallback+0x28>)
 800030c:	4804      	ldr	r0, [pc, #16]	; (8000320 <HAL_UART_RxCpltCallback+0x2c>)
 800030e:	f001 f9b2 	bl	8001676 <HAL_UART_Receive_IT>
	// IDEJA: kada stigne 1 karakter, poziva se interrupt, trebalo bi nastaviti citanje
	// do kad karakter ne bude jednak '*', jer podaci posle * nam nisu od znacaja
	// Primer:
	//	$GPGGA,181908.00,3404.7041778,N,07044.3966270,
	//	W,4,13,1.00,495.144,M,29.200,M,0.10,0000*40
}
 8000312:	bf00      	nop
 8000314:	3708      	adds	r7, #8
 8000316:	46bd      	mov	sp, r7
 8000318:	bd80      	pop	{r7, pc}
 800031a:	bf00      	nop
 800031c:	200000d4 	.word	0x200000d4
 8000320:	2000008c 	.word	0x2000008c

08000324 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000324:	b480      	push	{r7}
 8000326:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000328:	b672      	cpsid	i
}
 800032a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800032c:	e7fe      	b.n	800032c <Error_Handler+0x8>
	...

08000330 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000330:	b480      	push	{r7}
 8000332:	b083      	sub	sp, #12
 8000334:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000336:	4b0e      	ldr	r3, [pc, #56]	; (8000370 <HAL_MspInit+0x40>)
 8000338:	699b      	ldr	r3, [r3, #24]
 800033a:	4a0d      	ldr	r2, [pc, #52]	; (8000370 <HAL_MspInit+0x40>)
 800033c:	f043 0301 	orr.w	r3, r3, #1
 8000340:	6193      	str	r3, [r2, #24]
 8000342:	4b0b      	ldr	r3, [pc, #44]	; (8000370 <HAL_MspInit+0x40>)
 8000344:	699b      	ldr	r3, [r3, #24]
 8000346:	f003 0301 	and.w	r3, r3, #1
 800034a:	607b      	str	r3, [r7, #4]
 800034c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800034e:	4b08      	ldr	r3, [pc, #32]	; (8000370 <HAL_MspInit+0x40>)
 8000350:	69db      	ldr	r3, [r3, #28]
 8000352:	4a07      	ldr	r2, [pc, #28]	; (8000370 <HAL_MspInit+0x40>)
 8000354:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000358:	61d3      	str	r3, [r2, #28]
 800035a:	4b05      	ldr	r3, [pc, #20]	; (8000370 <HAL_MspInit+0x40>)
 800035c:	69db      	ldr	r3, [r3, #28]
 800035e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000362:	603b      	str	r3, [r7, #0]
 8000364:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000366:	bf00      	nop
 8000368:	370c      	adds	r7, #12
 800036a:	46bd      	mov	sp, r7
 800036c:	bc80      	pop	{r7}
 800036e:	4770      	bx	lr
 8000370:	40021000 	.word	0x40021000

08000374 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	b088      	sub	sp, #32
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800037c:	f107 0310 	add.w	r3, r7, #16
 8000380:	2200      	movs	r2, #0
 8000382:	601a      	str	r2, [r3, #0]
 8000384:	605a      	str	r2, [r3, #4]
 8000386:	609a      	str	r2, [r3, #8]
 8000388:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	681b      	ldr	r3, [r3, #0]
 800038e:	4a20      	ldr	r2, [pc, #128]	; (8000410 <HAL_UART_MspInit+0x9c>)
 8000390:	4293      	cmp	r3, r2
 8000392:	d139      	bne.n	8000408 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000394:	4b1f      	ldr	r3, [pc, #124]	; (8000414 <HAL_UART_MspInit+0xa0>)
 8000396:	699b      	ldr	r3, [r3, #24]
 8000398:	4a1e      	ldr	r2, [pc, #120]	; (8000414 <HAL_UART_MspInit+0xa0>)
 800039a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800039e:	6193      	str	r3, [r2, #24]
 80003a0:	4b1c      	ldr	r3, [pc, #112]	; (8000414 <HAL_UART_MspInit+0xa0>)
 80003a2:	699b      	ldr	r3, [r3, #24]
 80003a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80003a8:	60fb      	str	r3, [r7, #12]
 80003aa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80003ac:	4b19      	ldr	r3, [pc, #100]	; (8000414 <HAL_UART_MspInit+0xa0>)
 80003ae:	699b      	ldr	r3, [r3, #24]
 80003b0:	4a18      	ldr	r2, [pc, #96]	; (8000414 <HAL_UART_MspInit+0xa0>)
 80003b2:	f043 0304 	orr.w	r3, r3, #4
 80003b6:	6193      	str	r3, [r2, #24]
 80003b8:	4b16      	ldr	r3, [pc, #88]	; (8000414 <HAL_UART_MspInit+0xa0>)
 80003ba:	699b      	ldr	r3, [r3, #24]
 80003bc:	f003 0304 	and.w	r3, r3, #4
 80003c0:	60bb      	str	r3, [r7, #8]
 80003c2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80003c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80003c8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80003ca:	2302      	movs	r3, #2
 80003cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80003ce:	2303      	movs	r3, #3
 80003d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003d2:	f107 0310 	add.w	r3, r7, #16
 80003d6:	4619      	mov	r1, r3
 80003d8:	480f      	ldr	r0, [pc, #60]	; (8000418 <HAL_UART_MspInit+0xa4>)
 80003da:	f000 fad5 	bl	8000988 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80003de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80003e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80003e4:	2300      	movs	r3, #0
 80003e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003e8:	2300      	movs	r3, #0
 80003ea:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003ec:	f107 0310 	add.w	r3, r7, #16
 80003f0:	4619      	mov	r1, r3
 80003f2:	4809      	ldr	r0, [pc, #36]	; (8000418 <HAL_UART_MspInit+0xa4>)
 80003f4:	f000 fac8 	bl	8000988 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80003f8:	2200      	movs	r2, #0
 80003fa:	2100      	movs	r1, #0
 80003fc:	2025      	movs	r0, #37	; 0x25
 80003fe:	f000 f9da 	bl	80007b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000402:	2025      	movs	r0, #37	; 0x25
 8000404:	f000 f9f3 	bl	80007ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000408:	bf00      	nop
 800040a:	3720      	adds	r7, #32
 800040c:	46bd      	mov	sp, r7
 800040e:	bd80      	pop	{r7, pc}
 8000410:	40013800 	.word	0x40013800
 8000414:	40021000 	.word	0x40021000
 8000418:	40010800 	.word	0x40010800

0800041c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800041c:	b480      	push	{r7}
 800041e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000420:	e7fe      	b.n	8000420 <NMI_Handler+0x4>

08000422 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000422:	b480      	push	{r7}
 8000424:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000426:	e7fe      	b.n	8000426 <HardFault_Handler+0x4>

08000428 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000428:	b480      	push	{r7}
 800042a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800042c:	e7fe      	b.n	800042c <MemManage_Handler+0x4>

0800042e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800042e:	b480      	push	{r7}
 8000430:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000432:	e7fe      	b.n	8000432 <BusFault_Handler+0x4>

08000434 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000434:	b480      	push	{r7}
 8000436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000438:	e7fe      	b.n	8000438 <UsageFault_Handler+0x4>

0800043a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800043a:	b480      	push	{r7}
 800043c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800043e:	bf00      	nop
 8000440:	46bd      	mov	sp, r7
 8000442:	bc80      	pop	{r7}
 8000444:	4770      	bx	lr

08000446 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000446:	b480      	push	{r7}
 8000448:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800044a:	bf00      	nop
 800044c:	46bd      	mov	sp, r7
 800044e:	bc80      	pop	{r7}
 8000450:	4770      	bx	lr

08000452 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000452:	b480      	push	{r7}
 8000454:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000456:	bf00      	nop
 8000458:	46bd      	mov	sp, r7
 800045a:	bc80      	pop	{r7}
 800045c:	4770      	bx	lr

0800045e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800045e:	b580      	push	{r7, lr}
 8000460:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
//	if(timeout >0)  timeout--;
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000462:	f000 f8b5 	bl	80005d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000466:	bf00      	nop
 8000468:	bd80      	pop	{r7, pc}
	...

0800046c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
//	Uart_isr (&huart1);
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000470:	4802      	ldr	r0, [pc, #8]	; (800047c <USART1_IRQHandler+0x10>)
 8000472:	f001 f925 	bl	80016c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000476:	bf00      	nop
 8000478:	bd80      	pop	{r7, pc}
 800047a:	bf00      	nop
 800047c:	2000008c 	.word	0x2000008c

08000480 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000480:	b580      	push	{r7, lr}
 8000482:	b086      	sub	sp, #24
 8000484:	af00      	add	r7, sp, #0
 8000486:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000488:	4a14      	ldr	r2, [pc, #80]	; (80004dc <_sbrk+0x5c>)
 800048a:	4b15      	ldr	r3, [pc, #84]	; (80004e0 <_sbrk+0x60>)
 800048c:	1ad3      	subs	r3, r2, r3
 800048e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000490:	697b      	ldr	r3, [r7, #20]
 8000492:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000494:	4b13      	ldr	r3, [pc, #76]	; (80004e4 <_sbrk+0x64>)
 8000496:	681b      	ldr	r3, [r3, #0]
 8000498:	2b00      	cmp	r3, #0
 800049a:	d102      	bne.n	80004a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800049c:	4b11      	ldr	r3, [pc, #68]	; (80004e4 <_sbrk+0x64>)
 800049e:	4a12      	ldr	r2, [pc, #72]	; (80004e8 <_sbrk+0x68>)
 80004a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80004a2:	4b10      	ldr	r3, [pc, #64]	; (80004e4 <_sbrk+0x64>)
 80004a4:	681a      	ldr	r2, [r3, #0]
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	4413      	add	r3, r2
 80004aa:	693a      	ldr	r2, [r7, #16]
 80004ac:	429a      	cmp	r2, r3
 80004ae:	d207      	bcs.n	80004c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80004b0:	f001 fe86 	bl	80021c0 <__errno>
 80004b4:	4603      	mov	r3, r0
 80004b6:	220c      	movs	r2, #12
 80004b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80004ba:	f04f 33ff 	mov.w	r3, #4294967295
 80004be:	e009      	b.n	80004d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80004c0:	4b08      	ldr	r3, [pc, #32]	; (80004e4 <_sbrk+0x64>)
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80004c6:	4b07      	ldr	r3, [pc, #28]	; (80004e4 <_sbrk+0x64>)
 80004c8:	681a      	ldr	r2, [r3, #0]
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	4413      	add	r3, r2
 80004ce:	4a05      	ldr	r2, [pc, #20]	; (80004e4 <_sbrk+0x64>)
 80004d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80004d2:	68fb      	ldr	r3, [r7, #12]
}
 80004d4:	4618      	mov	r0, r3
 80004d6:	3718      	adds	r7, #24
 80004d8:	46bd      	mov	sp, r7
 80004da:	bd80      	pop	{r7, pc}
 80004dc:	20002800 	.word	0x20002800
 80004e0:	00000400 	.word	0x00000400
 80004e4:	200002d8 	.word	0x200002d8
 80004e8:	200002f0 	.word	0x200002f0

080004ec <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80004ec:	b480      	push	{r7}
 80004ee:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80004f0:	bf00      	nop
 80004f2:	46bd      	mov	sp, r7
 80004f4:	bc80      	pop	{r7}
 80004f6:	4770      	bx	lr

080004f8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80004f8:	f7ff fff8 	bl	80004ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004fc:	480b      	ldr	r0, [pc, #44]	; (800052c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80004fe:	490c      	ldr	r1, [pc, #48]	; (8000530 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000500:	4a0c      	ldr	r2, [pc, #48]	; (8000534 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000502:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000504:	e002      	b.n	800050c <LoopCopyDataInit>

08000506 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000506:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000508:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800050a:	3304      	adds	r3, #4

0800050c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800050c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800050e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000510:	d3f9      	bcc.n	8000506 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000512:	4a09      	ldr	r2, [pc, #36]	; (8000538 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000514:	4c09      	ldr	r4, [pc, #36]	; (800053c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000516:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000518:	e001      	b.n	800051e <LoopFillZerobss>

0800051a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800051a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800051c:	3204      	adds	r2, #4

0800051e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800051e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000520:	d3fb      	bcc.n	800051a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000522:	f001 fe53 	bl	80021cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000526:	f7ff fe11 	bl	800014c <main>
  bx lr
 800052a:	4770      	bx	lr
  ldr r0, =_sdata
 800052c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000530:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000534:	08002444 	.word	0x08002444
  ldr r2, =_sbss
 8000538:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800053c:	200002f0 	.word	0x200002f0

08000540 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000540:	e7fe      	b.n	8000540 <ADC1_2_IRQHandler>
	...

08000544 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000548:	4b08      	ldr	r3, [pc, #32]	; (800056c <HAL_Init+0x28>)
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	4a07      	ldr	r2, [pc, #28]	; (800056c <HAL_Init+0x28>)
 800054e:	f043 0310 	orr.w	r3, r3, #16
 8000552:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000554:	2003      	movs	r0, #3
 8000556:	f000 f923 	bl	80007a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800055a:	200f      	movs	r0, #15
 800055c:	f000 f808 	bl	8000570 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000560:	f7ff fee6 	bl	8000330 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000564:	2300      	movs	r3, #0
}
 8000566:	4618      	mov	r0, r3
 8000568:	bd80      	pop	{r7, pc}
 800056a:	bf00      	nop
 800056c:	40022000 	.word	0x40022000

08000570 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000578:	4b12      	ldr	r3, [pc, #72]	; (80005c4 <HAL_InitTick+0x54>)
 800057a:	681a      	ldr	r2, [r3, #0]
 800057c:	4b12      	ldr	r3, [pc, #72]	; (80005c8 <HAL_InitTick+0x58>)
 800057e:	781b      	ldrb	r3, [r3, #0]
 8000580:	4619      	mov	r1, r3
 8000582:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000586:	fbb3 f3f1 	udiv	r3, r3, r1
 800058a:	fbb2 f3f3 	udiv	r3, r2, r3
 800058e:	4618      	mov	r0, r3
 8000590:	f000 f93b 	bl	800080a <HAL_SYSTICK_Config>
 8000594:	4603      	mov	r3, r0
 8000596:	2b00      	cmp	r3, #0
 8000598:	d001      	beq.n	800059e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800059a:	2301      	movs	r3, #1
 800059c:	e00e      	b.n	80005bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	2b0f      	cmp	r3, #15
 80005a2:	d80a      	bhi.n	80005ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005a4:	2200      	movs	r2, #0
 80005a6:	6879      	ldr	r1, [r7, #4]
 80005a8:	f04f 30ff 	mov.w	r0, #4294967295
 80005ac:	f000 f903 	bl	80007b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005b0:	4a06      	ldr	r2, [pc, #24]	; (80005cc <HAL_InitTick+0x5c>)
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80005b6:	2300      	movs	r3, #0
 80005b8:	e000      	b.n	80005bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80005ba:	2301      	movs	r3, #1
}
 80005bc:	4618      	mov	r0, r3
 80005be:	3708      	adds	r7, #8
 80005c0:	46bd      	mov	sp, r7
 80005c2:	bd80      	pop	{r7, pc}
 80005c4:	20000000 	.word	0x20000000
 80005c8:	20000008 	.word	0x20000008
 80005cc:	20000004 	.word	0x20000004

080005d0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80005d4:	4b05      	ldr	r3, [pc, #20]	; (80005ec <HAL_IncTick+0x1c>)
 80005d6:	781b      	ldrb	r3, [r3, #0]
 80005d8:	461a      	mov	r2, r3
 80005da:	4b05      	ldr	r3, [pc, #20]	; (80005f0 <HAL_IncTick+0x20>)
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	4413      	add	r3, r2
 80005e0:	4a03      	ldr	r2, [pc, #12]	; (80005f0 <HAL_IncTick+0x20>)
 80005e2:	6013      	str	r3, [r2, #0]
}
 80005e4:	bf00      	nop
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bc80      	pop	{r7}
 80005ea:	4770      	bx	lr
 80005ec:	20000008 	.word	0x20000008
 80005f0:	200002dc 	.word	0x200002dc

080005f4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005f4:	b480      	push	{r7}
 80005f6:	af00      	add	r7, sp, #0
  return uwTick;
 80005f8:	4b02      	ldr	r3, [pc, #8]	; (8000604 <HAL_GetTick+0x10>)
 80005fa:	681b      	ldr	r3, [r3, #0]
}
 80005fc:	4618      	mov	r0, r3
 80005fe:	46bd      	mov	sp, r7
 8000600:	bc80      	pop	{r7}
 8000602:	4770      	bx	lr
 8000604:	200002dc 	.word	0x200002dc

08000608 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000608:	b480      	push	{r7}
 800060a:	b085      	sub	sp, #20
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	f003 0307 	and.w	r3, r3, #7
 8000616:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000618:	4b0c      	ldr	r3, [pc, #48]	; (800064c <__NVIC_SetPriorityGrouping+0x44>)
 800061a:	68db      	ldr	r3, [r3, #12]
 800061c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800061e:	68ba      	ldr	r2, [r7, #8]
 8000620:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000624:	4013      	ands	r3, r2
 8000626:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000628:	68fb      	ldr	r3, [r7, #12]
 800062a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800062c:	68bb      	ldr	r3, [r7, #8]
 800062e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000630:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000634:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000638:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800063a:	4a04      	ldr	r2, [pc, #16]	; (800064c <__NVIC_SetPriorityGrouping+0x44>)
 800063c:	68bb      	ldr	r3, [r7, #8]
 800063e:	60d3      	str	r3, [r2, #12]
}
 8000640:	bf00      	nop
 8000642:	3714      	adds	r7, #20
 8000644:	46bd      	mov	sp, r7
 8000646:	bc80      	pop	{r7}
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop
 800064c:	e000ed00 	.word	0xe000ed00

08000650 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000650:	b480      	push	{r7}
 8000652:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000654:	4b04      	ldr	r3, [pc, #16]	; (8000668 <__NVIC_GetPriorityGrouping+0x18>)
 8000656:	68db      	ldr	r3, [r3, #12]
 8000658:	0a1b      	lsrs	r3, r3, #8
 800065a:	f003 0307 	and.w	r3, r3, #7
}
 800065e:	4618      	mov	r0, r3
 8000660:	46bd      	mov	sp, r7
 8000662:	bc80      	pop	{r7}
 8000664:	4770      	bx	lr
 8000666:	bf00      	nop
 8000668:	e000ed00 	.word	0xe000ed00

0800066c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800066c:	b480      	push	{r7}
 800066e:	b083      	sub	sp, #12
 8000670:	af00      	add	r7, sp, #0
 8000672:	4603      	mov	r3, r0
 8000674:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800067a:	2b00      	cmp	r3, #0
 800067c:	db0b      	blt.n	8000696 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800067e:	79fb      	ldrb	r3, [r7, #7]
 8000680:	f003 021f 	and.w	r2, r3, #31
 8000684:	4906      	ldr	r1, [pc, #24]	; (80006a0 <__NVIC_EnableIRQ+0x34>)
 8000686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800068a:	095b      	lsrs	r3, r3, #5
 800068c:	2001      	movs	r0, #1
 800068e:	fa00 f202 	lsl.w	r2, r0, r2
 8000692:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000696:	bf00      	nop
 8000698:	370c      	adds	r7, #12
 800069a:	46bd      	mov	sp, r7
 800069c:	bc80      	pop	{r7}
 800069e:	4770      	bx	lr
 80006a0:	e000e100 	.word	0xe000e100

080006a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006a4:	b480      	push	{r7}
 80006a6:	b083      	sub	sp, #12
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	4603      	mov	r3, r0
 80006ac:	6039      	str	r1, [r7, #0]
 80006ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	db0a      	blt.n	80006ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006b8:	683b      	ldr	r3, [r7, #0]
 80006ba:	b2da      	uxtb	r2, r3
 80006bc:	490c      	ldr	r1, [pc, #48]	; (80006f0 <__NVIC_SetPriority+0x4c>)
 80006be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006c2:	0112      	lsls	r2, r2, #4
 80006c4:	b2d2      	uxtb	r2, r2
 80006c6:	440b      	add	r3, r1
 80006c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006cc:	e00a      	b.n	80006e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006ce:	683b      	ldr	r3, [r7, #0]
 80006d0:	b2da      	uxtb	r2, r3
 80006d2:	4908      	ldr	r1, [pc, #32]	; (80006f4 <__NVIC_SetPriority+0x50>)
 80006d4:	79fb      	ldrb	r3, [r7, #7]
 80006d6:	f003 030f 	and.w	r3, r3, #15
 80006da:	3b04      	subs	r3, #4
 80006dc:	0112      	lsls	r2, r2, #4
 80006de:	b2d2      	uxtb	r2, r2
 80006e0:	440b      	add	r3, r1
 80006e2:	761a      	strb	r2, [r3, #24]
}
 80006e4:	bf00      	nop
 80006e6:	370c      	adds	r7, #12
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bc80      	pop	{r7}
 80006ec:	4770      	bx	lr
 80006ee:	bf00      	nop
 80006f0:	e000e100 	.word	0xe000e100
 80006f4:	e000ed00 	.word	0xe000ed00

080006f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006f8:	b480      	push	{r7}
 80006fa:	b089      	sub	sp, #36	; 0x24
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	60f8      	str	r0, [r7, #12]
 8000700:	60b9      	str	r1, [r7, #8]
 8000702:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000704:	68fb      	ldr	r3, [r7, #12]
 8000706:	f003 0307 	and.w	r3, r3, #7
 800070a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800070c:	69fb      	ldr	r3, [r7, #28]
 800070e:	f1c3 0307 	rsb	r3, r3, #7
 8000712:	2b04      	cmp	r3, #4
 8000714:	bf28      	it	cs
 8000716:	2304      	movcs	r3, #4
 8000718:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800071a:	69fb      	ldr	r3, [r7, #28]
 800071c:	3304      	adds	r3, #4
 800071e:	2b06      	cmp	r3, #6
 8000720:	d902      	bls.n	8000728 <NVIC_EncodePriority+0x30>
 8000722:	69fb      	ldr	r3, [r7, #28]
 8000724:	3b03      	subs	r3, #3
 8000726:	e000      	b.n	800072a <NVIC_EncodePriority+0x32>
 8000728:	2300      	movs	r3, #0
 800072a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800072c:	f04f 32ff 	mov.w	r2, #4294967295
 8000730:	69bb      	ldr	r3, [r7, #24]
 8000732:	fa02 f303 	lsl.w	r3, r2, r3
 8000736:	43da      	mvns	r2, r3
 8000738:	68bb      	ldr	r3, [r7, #8]
 800073a:	401a      	ands	r2, r3
 800073c:	697b      	ldr	r3, [r7, #20]
 800073e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000740:	f04f 31ff 	mov.w	r1, #4294967295
 8000744:	697b      	ldr	r3, [r7, #20]
 8000746:	fa01 f303 	lsl.w	r3, r1, r3
 800074a:	43d9      	mvns	r1, r3
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000750:	4313      	orrs	r3, r2
         );
}
 8000752:	4618      	mov	r0, r3
 8000754:	3724      	adds	r7, #36	; 0x24
 8000756:	46bd      	mov	sp, r7
 8000758:	bc80      	pop	{r7}
 800075a:	4770      	bx	lr

0800075c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b082      	sub	sp, #8
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	3b01      	subs	r3, #1
 8000768:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800076c:	d301      	bcc.n	8000772 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800076e:	2301      	movs	r3, #1
 8000770:	e00f      	b.n	8000792 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000772:	4a0a      	ldr	r2, [pc, #40]	; (800079c <SysTick_Config+0x40>)
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	3b01      	subs	r3, #1
 8000778:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800077a:	210f      	movs	r1, #15
 800077c:	f04f 30ff 	mov.w	r0, #4294967295
 8000780:	f7ff ff90 	bl	80006a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000784:	4b05      	ldr	r3, [pc, #20]	; (800079c <SysTick_Config+0x40>)
 8000786:	2200      	movs	r2, #0
 8000788:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800078a:	4b04      	ldr	r3, [pc, #16]	; (800079c <SysTick_Config+0x40>)
 800078c:	2207      	movs	r2, #7
 800078e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000790:	2300      	movs	r3, #0
}
 8000792:	4618      	mov	r0, r3
 8000794:	3708      	adds	r7, #8
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	e000e010 	.word	0xe000e010

080007a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b082      	sub	sp, #8
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007a8:	6878      	ldr	r0, [r7, #4]
 80007aa:	f7ff ff2d 	bl	8000608 <__NVIC_SetPriorityGrouping>
}
 80007ae:	bf00      	nop
 80007b0:	3708      	adds	r7, #8
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}

080007b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80007b6:	b580      	push	{r7, lr}
 80007b8:	b086      	sub	sp, #24
 80007ba:	af00      	add	r7, sp, #0
 80007bc:	4603      	mov	r3, r0
 80007be:	60b9      	str	r1, [r7, #8]
 80007c0:	607a      	str	r2, [r7, #4]
 80007c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80007c4:	2300      	movs	r3, #0
 80007c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80007c8:	f7ff ff42 	bl	8000650 <__NVIC_GetPriorityGrouping>
 80007cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007ce:	687a      	ldr	r2, [r7, #4]
 80007d0:	68b9      	ldr	r1, [r7, #8]
 80007d2:	6978      	ldr	r0, [r7, #20]
 80007d4:	f7ff ff90 	bl	80006f8 <NVIC_EncodePriority>
 80007d8:	4602      	mov	r2, r0
 80007da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007de:	4611      	mov	r1, r2
 80007e0:	4618      	mov	r0, r3
 80007e2:	f7ff ff5f 	bl	80006a4 <__NVIC_SetPriority>
}
 80007e6:	bf00      	nop
 80007e8:	3718      	adds	r7, #24
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}

080007ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007ee:	b580      	push	{r7, lr}
 80007f0:	b082      	sub	sp, #8
 80007f2:	af00      	add	r7, sp, #0
 80007f4:	4603      	mov	r3, r0
 80007f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80007f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007fc:	4618      	mov	r0, r3
 80007fe:	f7ff ff35 	bl	800066c <__NVIC_EnableIRQ>
}
 8000802:	bf00      	nop
 8000804:	3708      	adds	r7, #8
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}

0800080a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800080a:	b580      	push	{r7, lr}
 800080c:	b082      	sub	sp, #8
 800080e:	af00      	add	r7, sp, #0
 8000810:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000812:	6878      	ldr	r0, [r7, #4]
 8000814:	f7ff ffa2 	bl	800075c <SysTick_Config>
 8000818:	4603      	mov	r3, r0
}
 800081a:	4618      	mov	r0, r3
 800081c:	3708      	adds	r7, #8
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}

08000822 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000822:	b480      	push	{r7}
 8000824:	b085      	sub	sp, #20
 8000826:	af00      	add	r7, sp, #0
 8000828:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800082a:	2300      	movs	r3, #0
 800082c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000834:	b2db      	uxtb	r3, r3
 8000836:	2b02      	cmp	r3, #2
 8000838:	d008      	beq.n	800084c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	2204      	movs	r2, #4
 800083e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	2200      	movs	r2, #0
 8000844:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000848:	2301      	movs	r3, #1
 800084a:	e020      	b.n	800088e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	681a      	ldr	r2, [r3, #0]
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	f022 020e 	bic.w	r2, r2, #14
 800085a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	681a      	ldr	r2, [r3, #0]
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	f022 0201 	bic.w	r2, r2, #1
 800086a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000874:	2101      	movs	r1, #1
 8000876:	fa01 f202 	lsl.w	r2, r1, r2
 800087a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	2201      	movs	r2, #1
 8000880:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	2200      	movs	r2, #0
 8000888:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800088c:	7bfb      	ldrb	r3, [r7, #15]
}
 800088e:	4618      	mov	r0, r3
 8000890:	3714      	adds	r7, #20
 8000892:	46bd      	mov	sp, r7
 8000894:	bc80      	pop	{r7}
 8000896:	4770      	bx	lr

08000898 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000898:	b580      	push	{r7, lr}
 800089a:	b084      	sub	sp, #16
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80008a0:	2300      	movs	r3, #0
 80008a2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80008aa:	b2db      	uxtb	r3, r3
 80008ac:	2b02      	cmp	r3, #2
 80008ae:	d005      	beq.n	80008bc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	2204      	movs	r2, #4
 80008b4:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80008b6:	2301      	movs	r3, #1
 80008b8:	73fb      	strb	r3, [r7, #15]
 80008ba:	e051      	b.n	8000960 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	681a      	ldr	r2, [r3, #0]
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	f022 020e 	bic.w	r2, r2, #14
 80008ca:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	681a      	ldr	r2, [r3, #0]
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	f022 0201 	bic.w	r2, r2, #1
 80008da:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	4a22      	ldr	r2, [pc, #136]	; (800096c <HAL_DMA_Abort_IT+0xd4>)
 80008e2:	4293      	cmp	r3, r2
 80008e4:	d029      	beq.n	800093a <HAL_DMA_Abort_IT+0xa2>
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	4a21      	ldr	r2, [pc, #132]	; (8000970 <HAL_DMA_Abort_IT+0xd8>)
 80008ec:	4293      	cmp	r3, r2
 80008ee:	d022      	beq.n	8000936 <HAL_DMA_Abort_IT+0x9e>
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	4a1f      	ldr	r2, [pc, #124]	; (8000974 <HAL_DMA_Abort_IT+0xdc>)
 80008f6:	4293      	cmp	r3, r2
 80008f8:	d01a      	beq.n	8000930 <HAL_DMA_Abort_IT+0x98>
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	4a1e      	ldr	r2, [pc, #120]	; (8000978 <HAL_DMA_Abort_IT+0xe0>)
 8000900:	4293      	cmp	r3, r2
 8000902:	d012      	beq.n	800092a <HAL_DMA_Abort_IT+0x92>
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	4a1c      	ldr	r2, [pc, #112]	; (800097c <HAL_DMA_Abort_IT+0xe4>)
 800090a:	4293      	cmp	r3, r2
 800090c:	d00a      	beq.n	8000924 <HAL_DMA_Abort_IT+0x8c>
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	4a1b      	ldr	r2, [pc, #108]	; (8000980 <HAL_DMA_Abort_IT+0xe8>)
 8000914:	4293      	cmp	r3, r2
 8000916:	d102      	bne.n	800091e <HAL_DMA_Abort_IT+0x86>
 8000918:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800091c:	e00e      	b.n	800093c <HAL_DMA_Abort_IT+0xa4>
 800091e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000922:	e00b      	b.n	800093c <HAL_DMA_Abort_IT+0xa4>
 8000924:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000928:	e008      	b.n	800093c <HAL_DMA_Abort_IT+0xa4>
 800092a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800092e:	e005      	b.n	800093c <HAL_DMA_Abort_IT+0xa4>
 8000930:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000934:	e002      	b.n	800093c <HAL_DMA_Abort_IT+0xa4>
 8000936:	2310      	movs	r3, #16
 8000938:	e000      	b.n	800093c <HAL_DMA_Abort_IT+0xa4>
 800093a:	2301      	movs	r3, #1
 800093c:	4a11      	ldr	r2, [pc, #68]	; (8000984 <HAL_DMA_Abort_IT+0xec>)
 800093e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	2201      	movs	r2, #1
 8000944:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	2200      	movs	r2, #0
 800094c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000954:	2b00      	cmp	r3, #0
 8000956:	d003      	beq.n	8000960 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800095c:	6878      	ldr	r0, [r7, #4]
 800095e:	4798      	blx	r3
    } 
  }
  return status;
 8000960:	7bfb      	ldrb	r3, [r7, #15]
}
 8000962:	4618      	mov	r0, r3
 8000964:	3710      	adds	r7, #16
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	40020008 	.word	0x40020008
 8000970:	4002001c 	.word	0x4002001c
 8000974:	40020030 	.word	0x40020030
 8000978:	40020044 	.word	0x40020044
 800097c:	40020058 	.word	0x40020058
 8000980:	4002006c 	.word	0x4002006c
 8000984:	40020000 	.word	0x40020000

08000988 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000988:	b480      	push	{r7}
 800098a:	b08b      	sub	sp, #44	; 0x2c
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
 8000990:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000992:	2300      	movs	r3, #0
 8000994:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000996:	2300      	movs	r3, #0
 8000998:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800099a:	e161      	b.n	8000c60 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800099c:	2201      	movs	r2, #1
 800099e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009a0:	fa02 f303 	lsl.w	r3, r2, r3
 80009a4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80009a6:	683b      	ldr	r3, [r7, #0]
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	69fa      	ldr	r2, [r7, #28]
 80009ac:	4013      	ands	r3, r2
 80009ae:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80009b0:	69ba      	ldr	r2, [r7, #24]
 80009b2:	69fb      	ldr	r3, [r7, #28]
 80009b4:	429a      	cmp	r2, r3
 80009b6:	f040 8150 	bne.w	8000c5a <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80009ba:	683b      	ldr	r3, [r7, #0]
 80009bc:	685b      	ldr	r3, [r3, #4]
 80009be:	4a97      	ldr	r2, [pc, #604]	; (8000c1c <HAL_GPIO_Init+0x294>)
 80009c0:	4293      	cmp	r3, r2
 80009c2:	d05e      	beq.n	8000a82 <HAL_GPIO_Init+0xfa>
 80009c4:	4a95      	ldr	r2, [pc, #596]	; (8000c1c <HAL_GPIO_Init+0x294>)
 80009c6:	4293      	cmp	r3, r2
 80009c8:	d875      	bhi.n	8000ab6 <HAL_GPIO_Init+0x12e>
 80009ca:	4a95      	ldr	r2, [pc, #596]	; (8000c20 <HAL_GPIO_Init+0x298>)
 80009cc:	4293      	cmp	r3, r2
 80009ce:	d058      	beq.n	8000a82 <HAL_GPIO_Init+0xfa>
 80009d0:	4a93      	ldr	r2, [pc, #588]	; (8000c20 <HAL_GPIO_Init+0x298>)
 80009d2:	4293      	cmp	r3, r2
 80009d4:	d86f      	bhi.n	8000ab6 <HAL_GPIO_Init+0x12e>
 80009d6:	4a93      	ldr	r2, [pc, #588]	; (8000c24 <HAL_GPIO_Init+0x29c>)
 80009d8:	4293      	cmp	r3, r2
 80009da:	d052      	beq.n	8000a82 <HAL_GPIO_Init+0xfa>
 80009dc:	4a91      	ldr	r2, [pc, #580]	; (8000c24 <HAL_GPIO_Init+0x29c>)
 80009de:	4293      	cmp	r3, r2
 80009e0:	d869      	bhi.n	8000ab6 <HAL_GPIO_Init+0x12e>
 80009e2:	4a91      	ldr	r2, [pc, #580]	; (8000c28 <HAL_GPIO_Init+0x2a0>)
 80009e4:	4293      	cmp	r3, r2
 80009e6:	d04c      	beq.n	8000a82 <HAL_GPIO_Init+0xfa>
 80009e8:	4a8f      	ldr	r2, [pc, #572]	; (8000c28 <HAL_GPIO_Init+0x2a0>)
 80009ea:	4293      	cmp	r3, r2
 80009ec:	d863      	bhi.n	8000ab6 <HAL_GPIO_Init+0x12e>
 80009ee:	4a8f      	ldr	r2, [pc, #572]	; (8000c2c <HAL_GPIO_Init+0x2a4>)
 80009f0:	4293      	cmp	r3, r2
 80009f2:	d046      	beq.n	8000a82 <HAL_GPIO_Init+0xfa>
 80009f4:	4a8d      	ldr	r2, [pc, #564]	; (8000c2c <HAL_GPIO_Init+0x2a4>)
 80009f6:	4293      	cmp	r3, r2
 80009f8:	d85d      	bhi.n	8000ab6 <HAL_GPIO_Init+0x12e>
 80009fa:	2b12      	cmp	r3, #18
 80009fc:	d82a      	bhi.n	8000a54 <HAL_GPIO_Init+0xcc>
 80009fe:	2b12      	cmp	r3, #18
 8000a00:	d859      	bhi.n	8000ab6 <HAL_GPIO_Init+0x12e>
 8000a02:	a201      	add	r2, pc, #4	; (adr r2, 8000a08 <HAL_GPIO_Init+0x80>)
 8000a04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a08:	08000a83 	.word	0x08000a83
 8000a0c:	08000a5d 	.word	0x08000a5d
 8000a10:	08000a6f 	.word	0x08000a6f
 8000a14:	08000ab1 	.word	0x08000ab1
 8000a18:	08000ab7 	.word	0x08000ab7
 8000a1c:	08000ab7 	.word	0x08000ab7
 8000a20:	08000ab7 	.word	0x08000ab7
 8000a24:	08000ab7 	.word	0x08000ab7
 8000a28:	08000ab7 	.word	0x08000ab7
 8000a2c:	08000ab7 	.word	0x08000ab7
 8000a30:	08000ab7 	.word	0x08000ab7
 8000a34:	08000ab7 	.word	0x08000ab7
 8000a38:	08000ab7 	.word	0x08000ab7
 8000a3c:	08000ab7 	.word	0x08000ab7
 8000a40:	08000ab7 	.word	0x08000ab7
 8000a44:	08000ab7 	.word	0x08000ab7
 8000a48:	08000ab7 	.word	0x08000ab7
 8000a4c:	08000a65 	.word	0x08000a65
 8000a50:	08000a79 	.word	0x08000a79
 8000a54:	4a76      	ldr	r2, [pc, #472]	; (8000c30 <HAL_GPIO_Init+0x2a8>)
 8000a56:	4293      	cmp	r3, r2
 8000a58:	d013      	beq.n	8000a82 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000a5a:	e02c      	b.n	8000ab6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	68db      	ldr	r3, [r3, #12]
 8000a60:	623b      	str	r3, [r7, #32]
          break;
 8000a62:	e029      	b.n	8000ab8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000a64:	683b      	ldr	r3, [r7, #0]
 8000a66:	68db      	ldr	r3, [r3, #12]
 8000a68:	3304      	adds	r3, #4
 8000a6a:	623b      	str	r3, [r7, #32]
          break;
 8000a6c:	e024      	b.n	8000ab8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000a6e:	683b      	ldr	r3, [r7, #0]
 8000a70:	68db      	ldr	r3, [r3, #12]
 8000a72:	3308      	adds	r3, #8
 8000a74:	623b      	str	r3, [r7, #32]
          break;
 8000a76:	e01f      	b.n	8000ab8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000a78:	683b      	ldr	r3, [r7, #0]
 8000a7a:	68db      	ldr	r3, [r3, #12]
 8000a7c:	330c      	adds	r3, #12
 8000a7e:	623b      	str	r3, [r7, #32]
          break;
 8000a80:	e01a      	b.n	8000ab8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000a82:	683b      	ldr	r3, [r7, #0]
 8000a84:	689b      	ldr	r3, [r3, #8]
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d102      	bne.n	8000a90 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000a8a:	2304      	movs	r3, #4
 8000a8c:	623b      	str	r3, [r7, #32]
          break;
 8000a8e:	e013      	b.n	8000ab8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000a90:	683b      	ldr	r3, [r7, #0]
 8000a92:	689b      	ldr	r3, [r3, #8]
 8000a94:	2b01      	cmp	r3, #1
 8000a96:	d105      	bne.n	8000aa4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a98:	2308      	movs	r3, #8
 8000a9a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	69fa      	ldr	r2, [r7, #28]
 8000aa0:	611a      	str	r2, [r3, #16]
          break;
 8000aa2:	e009      	b.n	8000ab8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000aa4:	2308      	movs	r3, #8
 8000aa6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	69fa      	ldr	r2, [r7, #28]
 8000aac:	615a      	str	r2, [r3, #20]
          break;
 8000aae:	e003      	b.n	8000ab8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	623b      	str	r3, [r7, #32]
          break;
 8000ab4:	e000      	b.n	8000ab8 <HAL_GPIO_Init+0x130>
          break;
 8000ab6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000ab8:	69bb      	ldr	r3, [r7, #24]
 8000aba:	2bff      	cmp	r3, #255	; 0xff
 8000abc:	d801      	bhi.n	8000ac2 <HAL_GPIO_Init+0x13a>
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	e001      	b.n	8000ac6 <HAL_GPIO_Init+0x13e>
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	3304      	adds	r3, #4
 8000ac6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000ac8:	69bb      	ldr	r3, [r7, #24]
 8000aca:	2bff      	cmp	r3, #255	; 0xff
 8000acc:	d802      	bhi.n	8000ad4 <HAL_GPIO_Init+0x14c>
 8000ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ad0:	009b      	lsls	r3, r3, #2
 8000ad2:	e002      	b.n	8000ada <HAL_GPIO_Init+0x152>
 8000ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ad6:	3b08      	subs	r3, #8
 8000ad8:	009b      	lsls	r3, r3, #2
 8000ada:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000adc:	697b      	ldr	r3, [r7, #20]
 8000ade:	681a      	ldr	r2, [r3, #0]
 8000ae0:	210f      	movs	r1, #15
 8000ae2:	693b      	ldr	r3, [r7, #16]
 8000ae4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ae8:	43db      	mvns	r3, r3
 8000aea:	401a      	ands	r2, r3
 8000aec:	6a39      	ldr	r1, [r7, #32]
 8000aee:	693b      	ldr	r3, [r7, #16]
 8000af0:	fa01 f303 	lsl.w	r3, r1, r3
 8000af4:	431a      	orrs	r2, r3
 8000af6:	697b      	ldr	r3, [r7, #20]
 8000af8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000afa:	683b      	ldr	r3, [r7, #0]
 8000afc:	685b      	ldr	r3, [r3, #4]
 8000afe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	f000 80a9 	beq.w	8000c5a <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000b08:	4b4a      	ldr	r3, [pc, #296]	; (8000c34 <HAL_GPIO_Init+0x2ac>)
 8000b0a:	699b      	ldr	r3, [r3, #24]
 8000b0c:	4a49      	ldr	r2, [pc, #292]	; (8000c34 <HAL_GPIO_Init+0x2ac>)
 8000b0e:	f043 0301 	orr.w	r3, r3, #1
 8000b12:	6193      	str	r3, [r2, #24]
 8000b14:	4b47      	ldr	r3, [pc, #284]	; (8000c34 <HAL_GPIO_Init+0x2ac>)
 8000b16:	699b      	ldr	r3, [r3, #24]
 8000b18:	f003 0301 	and.w	r3, r3, #1
 8000b1c:	60bb      	str	r3, [r7, #8]
 8000b1e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000b20:	4a45      	ldr	r2, [pc, #276]	; (8000c38 <HAL_GPIO_Init+0x2b0>)
 8000b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b24:	089b      	lsrs	r3, r3, #2
 8000b26:	3302      	adds	r3, #2
 8000b28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b2c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b30:	f003 0303 	and.w	r3, r3, #3
 8000b34:	009b      	lsls	r3, r3, #2
 8000b36:	220f      	movs	r2, #15
 8000b38:	fa02 f303 	lsl.w	r3, r2, r3
 8000b3c:	43db      	mvns	r3, r3
 8000b3e:	68fa      	ldr	r2, [r7, #12]
 8000b40:	4013      	ands	r3, r2
 8000b42:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	4a3d      	ldr	r2, [pc, #244]	; (8000c3c <HAL_GPIO_Init+0x2b4>)
 8000b48:	4293      	cmp	r3, r2
 8000b4a:	d00d      	beq.n	8000b68 <HAL_GPIO_Init+0x1e0>
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	4a3c      	ldr	r2, [pc, #240]	; (8000c40 <HAL_GPIO_Init+0x2b8>)
 8000b50:	4293      	cmp	r3, r2
 8000b52:	d007      	beq.n	8000b64 <HAL_GPIO_Init+0x1dc>
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	4a3b      	ldr	r2, [pc, #236]	; (8000c44 <HAL_GPIO_Init+0x2bc>)
 8000b58:	4293      	cmp	r3, r2
 8000b5a:	d101      	bne.n	8000b60 <HAL_GPIO_Init+0x1d8>
 8000b5c:	2302      	movs	r3, #2
 8000b5e:	e004      	b.n	8000b6a <HAL_GPIO_Init+0x1e2>
 8000b60:	2303      	movs	r3, #3
 8000b62:	e002      	b.n	8000b6a <HAL_GPIO_Init+0x1e2>
 8000b64:	2301      	movs	r3, #1
 8000b66:	e000      	b.n	8000b6a <HAL_GPIO_Init+0x1e2>
 8000b68:	2300      	movs	r3, #0
 8000b6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b6c:	f002 0203 	and.w	r2, r2, #3
 8000b70:	0092      	lsls	r2, r2, #2
 8000b72:	4093      	lsls	r3, r2
 8000b74:	68fa      	ldr	r2, [r7, #12]
 8000b76:	4313      	orrs	r3, r2
 8000b78:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000b7a:	492f      	ldr	r1, [pc, #188]	; (8000c38 <HAL_GPIO_Init+0x2b0>)
 8000b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b7e:	089b      	lsrs	r3, r3, #2
 8000b80:	3302      	adds	r3, #2
 8000b82:	68fa      	ldr	r2, [r7, #12]
 8000b84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b88:	683b      	ldr	r3, [r7, #0]
 8000b8a:	685b      	ldr	r3, [r3, #4]
 8000b8c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d006      	beq.n	8000ba2 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000b94:	4b2c      	ldr	r3, [pc, #176]	; (8000c48 <HAL_GPIO_Init+0x2c0>)
 8000b96:	689a      	ldr	r2, [r3, #8]
 8000b98:	492b      	ldr	r1, [pc, #172]	; (8000c48 <HAL_GPIO_Init+0x2c0>)
 8000b9a:	69bb      	ldr	r3, [r7, #24]
 8000b9c:	4313      	orrs	r3, r2
 8000b9e:	608b      	str	r3, [r1, #8]
 8000ba0:	e006      	b.n	8000bb0 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000ba2:	4b29      	ldr	r3, [pc, #164]	; (8000c48 <HAL_GPIO_Init+0x2c0>)
 8000ba4:	689a      	ldr	r2, [r3, #8]
 8000ba6:	69bb      	ldr	r3, [r7, #24]
 8000ba8:	43db      	mvns	r3, r3
 8000baa:	4927      	ldr	r1, [pc, #156]	; (8000c48 <HAL_GPIO_Init+0x2c0>)
 8000bac:	4013      	ands	r3, r2
 8000bae:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	685b      	ldr	r3, [r3, #4]
 8000bb4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d006      	beq.n	8000bca <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000bbc:	4b22      	ldr	r3, [pc, #136]	; (8000c48 <HAL_GPIO_Init+0x2c0>)
 8000bbe:	68da      	ldr	r2, [r3, #12]
 8000bc0:	4921      	ldr	r1, [pc, #132]	; (8000c48 <HAL_GPIO_Init+0x2c0>)
 8000bc2:	69bb      	ldr	r3, [r7, #24]
 8000bc4:	4313      	orrs	r3, r2
 8000bc6:	60cb      	str	r3, [r1, #12]
 8000bc8:	e006      	b.n	8000bd8 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000bca:	4b1f      	ldr	r3, [pc, #124]	; (8000c48 <HAL_GPIO_Init+0x2c0>)
 8000bcc:	68da      	ldr	r2, [r3, #12]
 8000bce:	69bb      	ldr	r3, [r7, #24]
 8000bd0:	43db      	mvns	r3, r3
 8000bd2:	491d      	ldr	r1, [pc, #116]	; (8000c48 <HAL_GPIO_Init+0x2c0>)
 8000bd4:	4013      	ands	r3, r2
 8000bd6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000bd8:	683b      	ldr	r3, [r7, #0]
 8000bda:	685b      	ldr	r3, [r3, #4]
 8000bdc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d006      	beq.n	8000bf2 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000be4:	4b18      	ldr	r3, [pc, #96]	; (8000c48 <HAL_GPIO_Init+0x2c0>)
 8000be6:	685a      	ldr	r2, [r3, #4]
 8000be8:	4917      	ldr	r1, [pc, #92]	; (8000c48 <HAL_GPIO_Init+0x2c0>)
 8000bea:	69bb      	ldr	r3, [r7, #24]
 8000bec:	4313      	orrs	r3, r2
 8000bee:	604b      	str	r3, [r1, #4]
 8000bf0:	e006      	b.n	8000c00 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000bf2:	4b15      	ldr	r3, [pc, #84]	; (8000c48 <HAL_GPIO_Init+0x2c0>)
 8000bf4:	685a      	ldr	r2, [r3, #4]
 8000bf6:	69bb      	ldr	r3, [r7, #24]
 8000bf8:	43db      	mvns	r3, r3
 8000bfa:	4913      	ldr	r1, [pc, #76]	; (8000c48 <HAL_GPIO_Init+0x2c0>)
 8000bfc:	4013      	ands	r3, r2
 8000bfe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	685b      	ldr	r3, [r3, #4]
 8000c04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d01f      	beq.n	8000c4c <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000c0c:	4b0e      	ldr	r3, [pc, #56]	; (8000c48 <HAL_GPIO_Init+0x2c0>)
 8000c0e:	681a      	ldr	r2, [r3, #0]
 8000c10:	490d      	ldr	r1, [pc, #52]	; (8000c48 <HAL_GPIO_Init+0x2c0>)
 8000c12:	69bb      	ldr	r3, [r7, #24]
 8000c14:	4313      	orrs	r3, r2
 8000c16:	600b      	str	r3, [r1, #0]
 8000c18:	e01f      	b.n	8000c5a <HAL_GPIO_Init+0x2d2>
 8000c1a:	bf00      	nop
 8000c1c:	10320000 	.word	0x10320000
 8000c20:	10310000 	.word	0x10310000
 8000c24:	10220000 	.word	0x10220000
 8000c28:	10210000 	.word	0x10210000
 8000c2c:	10120000 	.word	0x10120000
 8000c30:	10110000 	.word	0x10110000
 8000c34:	40021000 	.word	0x40021000
 8000c38:	40010000 	.word	0x40010000
 8000c3c:	40010800 	.word	0x40010800
 8000c40:	40010c00 	.word	0x40010c00
 8000c44:	40011000 	.word	0x40011000
 8000c48:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000c4c:	4b0b      	ldr	r3, [pc, #44]	; (8000c7c <HAL_GPIO_Init+0x2f4>)
 8000c4e:	681a      	ldr	r2, [r3, #0]
 8000c50:	69bb      	ldr	r3, [r7, #24]
 8000c52:	43db      	mvns	r3, r3
 8000c54:	4909      	ldr	r1, [pc, #36]	; (8000c7c <HAL_GPIO_Init+0x2f4>)
 8000c56:	4013      	ands	r3, r2
 8000c58:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c5c:	3301      	adds	r3, #1
 8000c5e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	681a      	ldr	r2, [r3, #0]
 8000c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c66:	fa22 f303 	lsr.w	r3, r2, r3
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	f47f ae96 	bne.w	800099c <HAL_GPIO_Init+0x14>
  }
}
 8000c70:	bf00      	nop
 8000c72:	bf00      	nop
 8000c74:	372c      	adds	r7, #44	; 0x2c
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bc80      	pop	{r7}
 8000c7a:	4770      	bx	lr
 8000c7c:	40010400 	.word	0x40010400

08000c80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c80:	b480      	push	{r7}
 8000c82:	b083      	sub	sp, #12
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
 8000c88:	460b      	mov	r3, r1
 8000c8a:	807b      	strh	r3, [r7, #2]
 8000c8c:	4613      	mov	r3, r2
 8000c8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000c90:	787b      	ldrb	r3, [r7, #1]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d003      	beq.n	8000c9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000c96:	887a      	ldrh	r2, [r7, #2]
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000c9c:	e003      	b.n	8000ca6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000c9e:	887b      	ldrh	r3, [r7, #2]
 8000ca0:	041a      	lsls	r2, r3, #16
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	611a      	str	r2, [r3, #16]
}
 8000ca6:	bf00      	nop
 8000ca8:	370c      	adds	r7, #12
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bc80      	pop	{r7}
 8000cae:	4770      	bx	lr

08000cb0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b086      	sub	sp, #24
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d101      	bne.n	8000cc2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	e272      	b.n	80011a8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	f003 0301 	and.w	r3, r3, #1
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	f000 8087 	beq.w	8000dde <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000cd0:	4b92      	ldr	r3, [pc, #584]	; (8000f1c <HAL_RCC_OscConfig+0x26c>)
 8000cd2:	685b      	ldr	r3, [r3, #4]
 8000cd4:	f003 030c 	and.w	r3, r3, #12
 8000cd8:	2b04      	cmp	r3, #4
 8000cda:	d00c      	beq.n	8000cf6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000cdc:	4b8f      	ldr	r3, [pc, #572]	; (8000f1c <HAL_RCC_OscConfig+0x26c>)
 8000cde:	685b      	ldr	r3, [r3, #4]
 8000ce0:	f003 030c 	and.w	r3, r3, #12
 8000ce4:	2b08      	cmp	r3, #8
 8000ce6:	d112      	bne.n	8000d0e <HAL_RCC_OscConfig+0x5e>
 8000ce8:	4b8c      	ldr	r3, [pc, #560]	; (8000f1c <HAL_RCC_OscConfig+0x26c>)
 8000cea:	685b      	ldr	r3, [r3, #4]
 8000cec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000cf0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000cf4:	d10b      	bne.n	8000d0e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cf6:	4b89      	ldr	r3, [pc, #548]	; (8000f1c <HAL_RCC_OscConfig+0x26c>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d06c      	beq.n	8000ddc <HAL_RCC_OscConfig+0x12c>
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	685b      	ldr	r3, [r3, #4]
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d168      	bne.n	8000ddc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	e24c      	b.n	80011a8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	685b      	ldr	r3, [r3, #4]
 8000d12:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d16:	d106      	bne.n	8000d26 <HAL_RCC_OscConfig+0x76>
 8000d18:	4b80      	ldr	r3, [pc, #512]	; (8000f1c <HAL_RCC_OscConfig+0x26c>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	4a7f      	ldr	r2, [pc, #508]	; (8000f1c <HAL_RCC_OscConfig+0x26c>)
 8000d1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d22:	6013      	str	r3, [r2, #0]
 8000d24:	e02e      	b.n	8000d84 <HAL_RCC_OscConfig+0xd4>
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	685b      	ldr	r3, [r3, #4]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d10c      	bne.n	8000d48 <HAL_RCC_OscConfig+0x98>
 8000d2e:	4b7b      	ldr	r3, [pc, #492]	; (8000f1c <HAL_RCC_OscConfig+0x26c>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	4a7a      	ldr	r2, [pc, #488]	; (8000f1c <HAL_RCC_OscConfig+0x26c>)
 8000d34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d38:	6013      	str	r3, [r2, #0]
 8000d3a:	4b78      	ldr	r3, [pc, #480]	; (8000f1c <HAL_RCC_OscConfig+0x26c>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	4a77      	ldr	r2, [pc, #476]	; (8000f1c <HAL_RCC_OscConfig+0x26c>)
 8000d40:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d44:	6013      	str	r3, [r2, #0]
 8000d46:	e01d      	b.n	8000d84 <HAL_RCC_OscConfig+0xd4>
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	685b      	ldr	r3, [r3, #4]
 8000d4c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000d50:	d10c      	bne.n	8000d6c <HAL_RCC_OscConfig+0xbc>
 8000d52:	4b72      	ldr	r3, [pc, #456]	; (8000f1c <HAL_RCC_OscConfig+0x26c>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	4a71      	ldr	r2, [pc, #452]	; (8000f1c <HAL_RCC_OscConfig+0x26c>)
 8000d58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d5c:	6013      	str	r3, [r2, #0]
 8000d5e:	4b6f      	ldr	r3, [pc, #444]	; (8000f1c <HAL_RCC_OscConfig+0x26c>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	4a6e      	ldr	r2, [pc, #440]	; (8000f1c <HAL_RCC_OscConfig+0x26c>)
 8000d64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d68:	6013      	str	r3, [r2, #0]
 8000d6a:	e00b      	b.n	8000d84 <HAL_RCC_OscConfig+0xd4>
 8000d6c:	4b6b      	ldr	r3, [pc, #428]	; (8000f1c <HAL_RCC_OscConfig+0x26c>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4a6a      	ldr	r2, [pc, #424]	; (8000f1c <HAL_RCC_OscConfig+0x26c>)
 8000d72:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d76:	6013      	str	r3, [r2, #0]
 8000d78:	4b68      	ldr	r3, [pc, #416]	; (8000f1c <HAL_RCC_OscConfig+0x26c>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	4a67      	ldr	r2, [pc, #412]	; (8000f1c <HAL_RCC_OscConfig+0x26c>)
 8000d7e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d82:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	685b      	ldr	r3, [r3, #4]
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d013      	beq.n	8000db4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d8c:	f7ff fc32 	bl	80005f4 <HAL_GetTick>
 8000d90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d92:	e008      	b.n	8000da6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d94:	f7ff fc2e 	bl	80005f4 <HAL_GetTick>
 8000d98:	4602      	mov	r2, r0
 8000d9a:	693b      	ldr	r3, [r7, #16]
 8000d9c:	1ad3      	subs	r3, r2, r3
 8000d9e:	2b64      	cmp	r3, #100	; 0x64
 8000da0:	d901      	bls.n	8000da6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000da2:	2303      	movs	r3, #3
 8000da4:	e200      	b.n	80011a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000da6:	4b5d      	ldr	r3, [pc, #372]	; (8000f1c <HAL_RCC_OscConfig+0x26c>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d0f0      	beq.n	8000d94 <HAL_RCC_OscConfig+0xe4>
 8000db2:	e014      	b.n	8000dde <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000db4:	f7ff fc1e 	bl	80005f4 <HAL_GetTick>
 8000db8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dba:	e008      	b.n	8000dce <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000dbc:	f7ff fc1a 	bl	80005f4 <HAL_GetTick>
 8000dc0:	4602      	mov	r2, r0
 8000dc2:	693b      	ldr	r3, [r7, #16]
 8000dc4:	1ad3      	subs	r3, r2, r3
 8000dc6:	2b64      	cmp	r3, #100	; 0x64
 8000dc8:	d901      	bls.n	8000dce <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000dca:	2303      	movs	r3, #3
 8000dcc:	e1ec      	b.n	80011a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dce:	4b53      	ldr	r3, [pc, #332]	; (8000f1c <HAL_RCC_OscConfig+0x26c>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d1f0      	bne.n	8000dbc <HAL_RCC_OscConfig+0x10c>
 8000dda:	e000      	b.n	8000dde <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ddc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	f003 0302 	and.w	r3, r3, #2
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d063      	beq.n	8000eb2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000dea:	4b4c      	ldr	r3, [pc, #304]	; (8000f1c <HAL_RCC_OscConfig+0x26c>)
 8000dec:	685b      	ldr	r3, [r3, #4]
 8000dee:	f003 030c 	and.w	r3, r3, #12
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d00b      	beq.n	8000e0e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000df6:	4b49      	ldr	r3, [pc, #292]	; (8000f1c <HAL_RCC_OscConfig+0x26c>)
 8000df8:	685b      	ldr	r3, [r3, #4]
 8000dfa:	f003 030c 	and.w	r3, r3, #12
 8000dfe:	2b08      	cmp	r3, #8
 8000e00:	d11c      	bne.n	8000e3c <HAL_RCC_OscConfig+0x18c>
 8000e02:	4b46      	ldr	r3, [pc, #280]	; (8000f1c <HAL_RCC_OscConfig+0x26c>)
 8000e04:	685b      	ldr	r3, [r3, #4]
 8000e06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d116      	bne.n	8000e3c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e0e:	4b43      	ldr	r3, [pc, #268]	; (8000f1c <HAL_RCC_OscConfig+0x26c>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	f003 0302 	and.w	r3, r3, #2
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d005      	beq.n	8000e26 <HAL_RCC_OscConfig+0x176>
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	691b      	ldr	r3, [r3, #16]
 8000e1e:	2b01      	cmp	r3, #1
 8000e20:	d001      	beq.n	8000e26 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000e22:	2301      	movs	r3, #1
 8000e24:	e1c0      	b.n	80011a8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e26:	4b3d      	ldr	r3, [pc, #244]	; (8000f1c <HAL_RCC_OscConfig+0x26c>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	695b      	ldr	r3, [r3, #20]
 8000e32:	00db      	lsls	r3, r3, #3
 8000e34:	4939      	ldr	r1, [pc, #228]	; (8000f1c <HAL_RCC_OscConfig+0x26c>)
 8000e36:	4313      	orrs	r3, r2
 8000e38:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e3a:	e03a      	b.n	8000eb2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	691b      	ldr	r3, [r3, #16]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d020      	beq.n	8000e86 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000e44:	4b36      	ldr	r3, [pc, #216]	; (8000f20 <HAL_RCC_OscConfig+0x270>)
 8000e46:	2201      	movs	r2, #1
 8000e48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e4a:	f7ff fbd3 	bl	80005f4 <HAL_GetTick>
 8000e4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e50:	e008      	b.n	8000e64 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e52:	f7ff fbcf 	bl	80005f4 <HAL_GetTick>
 8000e56:	4602      	mov	r2, r0
 8000e58:	693b      	ldr	r3, [r7, #16]
 8000e5a:	1ad3      	subs	r3, r2, r3
 8000e5c:	2b02      	cmp	r3, #2
 8000e5e:	d901      	bls.n	8000e64 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000e60:	2303      	movs	r3, #3
 8000e62:	e1a1      	b.n	80011a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e64:	4b2d      	ldr	r3, [pc, #180]	; (8000f1c <HAL_RCC_OscConfig+0x26c>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	f003 0302 	and.w	r3, r3, #2
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d0f0      	beq.n	8000e52 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e70:	4b2a      	ldr	r3, [pc, #168]	; (8000f1c <HAL_RCC_OscConfig+0x26c>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	695b      	ldr	r3, [r3, #20]
 8000e7c:	00db      	lsls	r3, r3, #3
 8000e7e:	4927      	ldr	r1, [pc, #156]	; (8000f1c <HAL_RCC_OscConfig+0x26c>)
 8000e80:	4313      	orrs	r3, r2
 8000e82:	600b      	str	r3, [r1, #0]
 8000e84:	e015      	b.n	8000eb2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000e86:	4b26      	ldr	r3, [pc, #152]	; (8000f20 <HAL_RCC_OscConfig+0x270>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e8c:	f7ff fbb2 	bl	80005f4 <HAL_GetTick>
 8000e90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e92:	e008      	b.n	8000ea6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e94:	f7ff fbae 	bl	80005f4 <HAL_GetTick>
 8000e98:	4602      	mov	r2, r0
 8000e9a:	693b      	ldr	r3, [r7, #16]
 8000e9c:	1ad3      	subs	r3, r2, r3
 8000e9e:	2b02      	cmp	r3, #2
 8000ea0:	d901      	bls.n	8000ea6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000ea2:	2303      	movs	r3, #3
 8000ea4:	e180      	b.n	80011a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ea6:	4b1d      	ldr	r3, [pc, #116]	; (8000f1c <HAL_RCC_OscConfig+0x26c>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	f003 0302 	and.w	r3, r3, #2
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d1f0      	bne.n	8000e94 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	f003 0308 	and.w	r3, r3, #8
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d03a      	beq.n	8000f34 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	699b      	ldr	r3, [r3, #24]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d019      	beq.n	8000efa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000ec6:	4b17      	ldr	r3, [pc, #92]	; (8000f24 <HAL_RCC_OscConfig+0x274>)
 8000ec8:	2201      	movs	r2, #1
 8000eca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ecc:	f7ff fb92 	bl	80005f4 <HAL_GetTick>
 8000ed0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ed2:	e008      	b.n	8000ee6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ed4:	f7ff fb8e 	bl	80005f4 <HAL_GetTick>
 8000ed8:	4602      	mov	r2, r0
 8000eda:	693b      	ldr	r3, [r7, #16]
 8000edc:	1ad3      	subs	r3, r2, r3
 8000ede:	2b02      	cmp	r3, #2
 8000ee0:	d901      	bls.n	8000ee6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000ee2:	2303      	movs	r3, #3
 8000ee4:	e160      	b.n	80011a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ee6:	4b0d      	ldr	r3, [pc, #52]	; (8000f1c <HAL_RCC_OscConfig+0x26c>)
 8000ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000eea:	f003 0302 	and.w	r3, r3, #2
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d0f0      	beq.n	8000ed4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000ef2:	2001      	movs	r0, #1
 8000ef4:	f000 face 	bl	8001494 <RCC_Delay>
 8000ef8:	e01c      	b.n	8000f34 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000efa:	4b0a      	ldr	r3, [pc, #40]	; (8000f24 <HAL_RCC_OscConfig+0x274>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f00:	f7ff fb78 	bl	80005f4 <HAL_GetTick>
 8000f04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f06:	e00f      	b.n	8000f28 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f08:	f7ff fb74 	bl	80005f4 <HAL_GetTick>
 8000f0c:	4602      	mov	r2, r0
 8000f0e:	693b      	ldr	r3, [r7, #16]
 8000f10:	1ad3      	subs	r3, r2, r3
 8000f12:	2b02      	cmp	r3, #2
 8000f14:	d908      	bls.n	8000f28 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000f16:	2303      	movs	r3, #3
 8000f18:	e146      	b.n	80011a8 <HAL_RCC_OscConfig+0x4f8>
 8000f1a:	bf00      	nop
 8000f1c:	40021000 	.word	0x40021000
 8000f20:	42420000 	.word	0x42420000
 8000f24:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f28:	4b92      	ldr	r3, [pc, #584]	; (8001174 <HAL_RCC_OscConfig+0x4c4>)
 8000f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f2c:	f003 0302 	and.w	r3, r3, #2
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d1e9      	bne.n	8000f08 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	f003 0304 	and.w	r3, r3, #4
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	f000 80a6 	beq.w	800108e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f42:	2300      	movs	r3, #0
 8000f44:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f46:	4b8b      	ldr	r3, [pc, #556]	; (8001174 <HAL_RCC_OscConfig+0x4c4>)
 8000f48:	69db      	ldr	r3, [r3, #28]
 8000f4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d10d      	bne.n	8000f6e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f52:	4b88      	ldr	r3, [pc, #544]	; (8001174 <HAL_RCC_OscConfig+0x4c4>)
 8000f54:	69db      	ldr	r3, [r3, #28]
 8000f56:	4a87      	ldr	r2, [pc, #540]	; (8001174 <HAL_RCC_OscConfig+0x4c4>)
 8000f58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f5c:	61d3      	str	r3, [r2, #28]
 8000f5e:	4b85      	ldr	r3, [pc, #532]	; (8001174 <HAL_RCC_OscConfig+0x4c4>)
 8000f60:	69db      	ldr	r3, [r3, #28]
 8000f62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f66:	60bb      	str	r3, [r7, #8]
 8000f68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f6e:	4b82      	ldr	r3, [pc, #520]	; (8001178 <HAL_RCC_OscConfig+0x4c8>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d118      	bne.n	8000fac <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f7a:	4b7f      	ldr	r3, [pc, #508]	; (8001178 <HAL_RCC_OscConfig+0x4c8>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	4a7e      	ldr	r2, [pc, #504]	; (8001178 <HAL_RCC_OscConfig+0x4c8>)
 8000f80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000f86:	f7ff fb35 	bl	80005f4 <HAL_GetTick>
 8000f8a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f8c:	e008      	b.n	8000fa0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f8e:	f7ff fb31 	bl	80005f4 <HAL_GetTick>
 8000f92:	4602      	mov	r2, r0
 8000f94:	693b      	ldr	r3, [r7, #16]
 8000f96:	1ad3      	subs	r3, r2, r3
 8000f98:	2b64      	cmp	r3, #100	; 0x64
 8000f9a:	d901      	bls.n	8000fa0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000f9c:	2303      	movs	r3, #3
 8000f9e:	e103      	b.n	80011a8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fa0:	4b75      	ldr	r3, [pc, #468]	; (8001178 <HAL_RCC_OscConfig+0x4c8>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d0f0      	beq.n	8000f8e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	68db      	ldr	r3, [r3, #12]
 8000fb0:	2b01      	cmp	r3, #1
 8000fb2:	d106      	bne.n	8000fc2 <HAL_RCC_OscConfig+0x312>
 8000fb4:	4b6f      	ldr	r3, [pc, #444]	; (8001174 <HAL_RCC_OscConfig+0x4c4>)
 8000fb6:	6a1b      	ldr	r3, [r3, #32]
 8000fb8:	4a6e      	ldr	r2, [pc, #440]	; (8001174 <HAL_RCC_OscConfig+0x4c4>)
 8000fba:	f043 0301 	orr.w	r3, r3, #1
 8000fbe:	6213      	str	r3, [r2, #32]
 8000fc0:	e02d      	b.n	800101e <HAL_RCC_OscConfig+0x36e>
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	68db      	ldr	r3, [r3, #12]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d10c      	bne.n	8000fe4 <HAL_RCC_OscConfig+0x334>
 8000fca:	4b6a      	ldr	r3, [pc, #424]	; (8001174 <HAL_RCC_OscConfig+0x4c4>)
 8000fcc:	6a1b      	ldr	r3, [r3, #32]
 8000fce:	4a69      	ldr	r2, [pc, #420]	; (8001174 <HAL_RCC_OscConfig+0x4c4>)
 8000fd0:	f023 0301 	bic.w	r3, r3, #1
 8000fd4:	6213      	str	r3, [r2, #32]
 8000fd6:	4b67      	ldr	r3, [pc, #412]	; (8001174 <HAL_RCC_OscConfig+0x4c4>)
 8000fd8:	6a1b      	ldr	r3, [r3, #32]
 8000fda:	4a66      	ldr	r2, [pc, #408]	; (8001174 <HAL_RCC_OscConfig+0x4c4>)
 8000fdc:	f023 0304 	bic.w	r3, r3, #4
 8000fe0:	6213      	str	r3, [r2, #32]
 8000fe2:	e01c      	b.n	800101e <HAL_RCC_OscConfig+0x36e>
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	68db      	ldr	r3, [r3, #12]
 8000fe8:	2b05      	cmp	r3, #5
 8000fea:	d10c      	bne.n	8001006 <HAL_RCC_OscConfig+0x356>
 8000fec:	4b61      	ldr	r3, [pc, #388]	; (8001174 <HAL_RCC_OscConfig+0x4c4>)
 8000fee:	6a1b      	ldr	r3, [r3, #32]
 8000ff0:	4a60      	ldr	r2, [pc, #384]	; (8001174 <HAL_RCC_OscConfig+0x4c4>)
 8000ff2:	f043 0304 	orr.w	r3, r3, #4
 8000ff6:	6213      	str	r3, [r2, #32]
 8000ff8:	4b5e      	ldr	r3, [pc, #376]	; (8001174 <HAL_RCC_OscConfig+0x4c4>)
 8000ffa:	6a1b      	ldr	r3, [r3, #32]
 8000ffc:	4a5d      	ldr	r2, [pc, #372]	; (8001174 <HAL_RCC_OscConfig+0x4c4>)
 8000ffe:	f043 0301 	orr.w	r3, r3, #1
 8001002:	6213      	str	r3, [r2, #32]
 8001004:	e00b      	b.n	800101e <HAL_RCC_OscConfig+0x36e>
 8001006:	4b5b      	ldr	r3, [pc, #364]	; (8001174 <HAL_RCC_OscConfig+0x4c4>)
 8001008:	6a1b      	ldr	r3, [r3, #32]
 800100a:	4a5a      	ldr	r2, [pc, #360]	; (8001174 <HAL_RCC_OscConfig+0x4c4>)
 800100c:	f023 0301 	bic.w	r3, r3, #1
 8001010:	6213      	str	r3, [r2, #32]
 8001012:	4b58      	ldr	r3, [pc, #352]	; (8001174 <HAL_RCC_OscConfig+0x4c4>)
 8001014:	6a1b      	ldr	r3, [r3, #32]
 8001016:	4a57      	ldr	r2, [pc, #348]	; (8001174 <HAL_RCC_OscConfig+0x4c4>)
 8001018:	f023 0304 	bic.w	r3, r3, #4
 800101c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	68db      	ldr	r3, [r3, #12]
 8001022:	2b00      	cmp	r3, #0
 8001024:	d015      	beq.n	8001052 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001026:	f7ff fae5 	bl	80005f4 <HAL_GetTick>
 800102a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800102c:	e00a      	b.n	8001044 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800102e:	f7ff fae1 	bl	80005f4 <HAL_GetTick>
 8001032:	4602      	mov	r2, r0
 8001034:	693b      	ldr	r3, [r7, #16]
 8001036:	1ad3      	subs	r3, r2, r3
 8001038:	f241 3288 	movw	r2, #5000	; 0x1388
 800103c:	4293      	cmp	r3, r2
 800103e:	d901      	bls.n	8001044 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001040:	2303      	movs	r3, #3
 8001042:	e0b1      	b.n	80011a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001044:	4b4b      	ldr	r3, [pc, #300]	; (8001174 <HAL_RCC_OscConfig+0x4c4>)
 8001046:	6a1b      	ldr	r3, [r3, #32]
 8001048:	f003 0302 	and.w	r3, r3, #2
 800104c:	2b00      	cmp	r3, #0
 800104e:	d0ee      	beq.n	800102e <HAL_RCC_OscConfig+0x37e>
 8001050:	e014      	b.n	800107c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001052:	f7ff facf 	bl	80005f4 <HAL_GetTick>
 8001056:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001058:	e00a      	b.n	8001070 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800105a:	f7ff facb 	bl	80005f4 <HAL_GetTick>
 800105e:	4602      	mov	r2, r0
 8001060:	693b      	ldr	r3, [r7, #16]
 8001062:	1ad3      	subs	r3, r2, r3
 8001064:	f241 3288 	movw	r2, #5000	; 0x1388
 8001068:	4293      	cmp	r3, r2
 800106a:	d901      	bls.n	8001070 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800106c:	2303      	movs	r3, #3
 800106e:	e09b      	b.n	80011a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001070:	4b40      	ldr	r3, [pc, #256]	; (8001174 <HAL_RCC_OscConfig+0x4c4>)
 8001072:	6a1b      	ldr	r3, [r3, #32]
 8001074:	f003 0302 	and.w	r3, r3, #2
 8001078:	2b00      	cmp	r3, #0
 800107a:	d1ee      	bne.n	800105a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800107c:	7dfb      	ldrb	r3, [r7, #23]
 800107e:	2b01      	cmp	r3, #1
 8001080:	d105      	bne.n	800108e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001082:	4b3c      	ldr	r3, [pc, #240]	; (8001174 <HAL_RCC_OscConfig+0x4c4>)
 8001084:	69db      	ldr	r3, [r3, #28]
 8001086:	4a3b      	ldr	r2, [pc, #236]	; (8001174 <HAL_RCC_OscConfig+0x4c4>)
 8001088:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800108c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	69db      	ldr	r3, [r3, #28]
 8001092:	2b00      	cmp	r3, #0
 8001094:	f000 8087 	beq.w	80011a6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001098:	4b36      	ldr	r3, [pc, #216]	; (8001174 <HAL_RCC_OscConfig+0x4c4>)
 800109a:	685b      	ldr	r3, [r3, #4]
 800109c:	f003 030c 	and.w	r3, r3, #12
 80010a0:	2b08      	cmp	r3, #8
 80010a2:	d061      	beq.n	8001168 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	69db      	ldr	r3, [r3, #28]
 80010a8:	2b02      	cmp	r3, #2
 80010aa:	d146      	bne.n	800113a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010ac:	4b33      	ldr	r3, [pc, #204]	; (800117c <HAL_RCC_OscConfig+0x4cc>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010b2:	f7ff fa9f 	bl	80005f4 <HAL_GetTick>
 80010b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010b8:	e008      	b.n	80010cc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010ba:	f7ff fa9b 	bl	80005f4 <HAL_GetTick>
 80010be:	4602      	mov	r2, r0
 80010c0:	693b      	ldr	r3, [r7, #16]
 80010c2:	1ad3      	subs	r3, r2, r3
 80010c4:	2b02      	cmp	r3, #2
 80010c6:	d901      	bls.n	80010cc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80010c8:	2303      	movs	r3, #3
 80010ca:	e06d      	b.n	80011a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010cc:	4b29      	ldr	r3, [pc, #164]	; (8001174 <HAL_RCC_OscConfig+0x4c4>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d1f0      	bne.n	80010ba <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	6a1b      	ldr	r3, [r3, #32]
 80010dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010e0:	d108      	bne.n	80010f4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80010e2:	4b24      	ldr	r3, [pc, #144]	; (8001174 <HAL_RCC_OscConfig+0x4c4>)
 80010e4:	685b      	ldr	r3, [r3, #4]
 80010e6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	689b      	ldr	r3, [r3, #8]
 80010ee:	4921      	ldr	r1, [pc, #132]	; (8001174 <HAL_RCC_OscConfig+0x4c4>)
 80010f0:	4313      	orrs	r3, r2
 80010f2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80010f4:	4b1f      	ldr	r3, [pc, #124]	; (8001174 <HAL_RCC_OscConfig+0x4c4>)
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	6a19      	ldr	r1, [r3, #32]
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001104:	430b      	orrs	r3, r1
 8001106:	491b      	ldr	r1, [pc, #108]	; (8001174 <HAL_RCC_OscConfig+0x4c4>)
 8001108:	4313      	orrs	r3, r2
 800110a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800110c:	4b1b      	ldr	r3, [pc, #108]	; (800117c <HAL_RCC_OscConfig+0x4cc>)
 800110e:	2201      	movs	r2, #1
 8001110:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001112:	f7ff fa6f 	bl	80005f4 <HAL_GetTick>
 8001116:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001118:	e008      	b.n	800112c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800111a:	f7ff fa6b 	bl	80005f4 <HAL_GetTick>
 800111e:	4602      	mov	r2, r0
 8001120:	693b      	ldr	r3, [r7, #16]
 8001122:	1ad3      	subs	r3, r2, r3
 8001124:	2b02      	cmp	r3, #2
 8001126:	d901      	bls.n	800112c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001128:	2303      	movs	r3, #3
 800112a:	e03d      	b.n	80011a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800112c:	4b11      	ldr	r3, [pc, #68]	; (8001174 <HAL_RCC_OscConfig+0x4c4>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001134:	2b00      	cmp	r3, #0
 8001136:	d0f0      	beq.n	800111a <HAL_RCC_OscConfig+0x46a>
 8001138:	e035      	b.n	80011a6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800113a:	4b10      	ldr	r3, [pc, #64]	; (800117c <HAL_RCC_OscConfig+0x4cc>)
 800113c:	2200      	movs	r2, #0
 800113e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001140:	f7ff fa58 	bl	80005f4 <HAL_GetTick>
 8001144:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001146:	e008      	b.n	800115a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001148:	f7ff fa54 	bl	80005f4 <HAL_GetTick>
 800114c:	4602      	mov	r2, r0
 800114e:	693b      	ldr	r3, [r7, #16]
 8001150:	1ad3      	subs	r3, r2, r3
 8001152:	2b02      	cmp	r3, #2
 8001154:	d901      	bls.n	800115a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001156:	2303      	movs	r3, #3
 8001158:	e026      	b.n	80011a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800115a:	4b06      	ldr	r3, [pc, #24]	; (8001174 <HAL_RCC_OscConfig+0x4c4>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001162:	2b00      	cmp	r3, #0
 8001164:	d1f0      	bne.n	8001148 <HAL_RCC_OscConfig+0x498>
 8001166:	e01e      	b.n	80011a6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	69db      	ldr	r3, [r3, #28]
 800116c:	2b01      	cmp	r3, #1
 800116e:	d107      	bne.n	8001180 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001170:	2301      	movs	r3, #1
 8001172:	e019      	b.n	80011a8 <HAL_RCC_OscConfig+0x4f8>
 8001174:	40021000 	.word	0x40021000
 8001178:	40007000 	.word	0x40007000
 800117c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001180:	4b0b      	ldr	r3, [pc, #44]	; (80011b0 <HAL_RCC_OscConfig+0x500>)
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	6a1b      	ldr	r3, [r3, #32]
 8001190:	429a      	cmp	r2, r3
 8001192:	d106      	bne.n	80011a2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800119e:	429a      	cmp	r2, r3
 80011a0:	d001      	beq.n	80011a6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80011a2:	2301      	movs	r3, #1
 80011a4:	e000      	b.n	80011a8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80011a6:	2300      	movs	r3, #0
}
 80011a8:	4618      	mov	r0, r3
 80011aa:	3718      	adds	r7, #24
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	40021000 	.word	0x40021000

080011b4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b084      	sub	sp, #16
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
 80011bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d101      	bne.n	80011c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80011c4:	2301      	movs	r3, #1
 80011c6:	e0d0      	b.n	800136a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80011c8:	4b6a      	ldr	r3, [pc, #424]	; (8001374 <HAL_RCC_ClockConfig+0x1c0>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f003 0307 	and.w	r3, r3, #7
 80011d0:	683a      	ldr	r2, [r7, #0]
 80011d2:	429a      	cmp	r2, r3
 80011d4:	d910      	bls.n	80011f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011d6:	4b67      	ldr	r3, [pc, #412]	; (8001374 <HAL_RCC_ClockConfig+0x1c0>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f023 0207 	bic.w	r2, r3, #7
 80011de:	4965      	ldr	r1, [pc, #404]	; (8001374 <HAL_RCC_ClockConfig+0x1c0>)
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	4313      	orrs	r3, r2
 80011e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80011e6:	4b63      	ldr	r3, [pc, #396]	; (8001374 <HAL_RCC_ClockConfig+0x1c0>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f003 0307 	and.w	r3, r3, #7
 80011ee:	683a      	ldr	r2, [r7, #0]
 80011f0:	429a      	cmp	r2, r3
 80011f2:	d001      	beq.n	80011f8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80011f4:	2301      	movs	r3, #1
 80011f6:	e0b8      	b.n	800136a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f003 0302 	and.w	r3, r3, #2
 8001200:	2b00      	cmp	r3, #0
 8001202:	d020      	beq.n	8001246 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f003 0304 	and.w	r3, r3, #4
 800120c:	2b00      	cmp	r3, #0
 800120e:	d005      	beq.n	800121c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001210:	4b59      	ldr	r3, [pc, #356]	; (8001378 <HAL_RCC_ClockConfig+0x1c4>)
 8001212:	685b      	ldr	r3, [r3, #4]
 8001214:	4a58      	ldr	r2, [pc, #352]	; (8001378 <HAL_RCC_ClockConfig+0x1c4>)
 8001216:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800121a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	f003 0308 	and.w	r3, r3, #8
 8001224:	2b00      	cmp	r3, #0
 8001226:	d005      	beq.n	8001234 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001228:	4b53      	ldr	r3, [pc, #332]	; (8001378 <HAL_RCC_ClockConfig+0x1c4>)
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	4a52      	ldr	r2, [pc, #328]	; (8001378 <HAL_RCC_ClockConfig+0x1c4>)
 800122e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001232:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001234:	4b50      	ldr	r3, [pc, #320]	; (8001378 <HAL_RCC_ClockConfig+0x1c4>)
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	689b      	ldr	r3, [r3, #8]
 8001240:	494d      	ldr	r1, [pc, #308]	; (8001378 <HAL_RCC_ClockConfig+0x1c4>)
 8001242:	4313      	orrs	r3, r2
 8001244:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f003 0301 	and.w	r3, r3, #1
 800124e:	2b00      	cmp	r3, #0
 8001250:	d040      	beq.n	80012d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	685b      	ldr	r3, [r3, #4]
 8001256:	2b01      	cmp	r3, #1
 8001258:	d107      	bne.n	800126a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800125a:	4b47      	ldr	r3, [pc, #284]	; (8001378 <HAL_RCC_ClockConfig+0x1c4>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001262:	2b00      	cmp	r3, #0
 8001264:	d115      	bne.n	8001292 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001266:	2301      	movs	r3, #1
 8001268:	e07f      	b.n	800136a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	2b02      	cmp	r3, #2
 8001270:	d107      	bne.n	8001282 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001272:	4b41      	ldr	r3, [pc, #260]	; (8001378 <HAL_RCC_ClockConfig+0x1c4>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800127a:	2b00      	cmp	r3, #0
 800127c:	d109      	bne.n	8001292 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800127e:	2301      	movs	r3, #1
 8001280:	e073      	b.n	800136a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001282:	4b3d      	ldr	r3, [pc, #244]	; (8001378 <HAL_RCC_ClockConfig+0x1c4>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	f003 0302 	and.w	r3, r3, #2
 800128a:	2b00      	cmp	r3, #0
 800128c:	d101      	bne.n	8001292 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800128e:	2301      	movs	r3, #1
 8001290:	e06b      	b.n	800136a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001292:	4b39      	ldr	r3, [pc, #228]	; (8001378 <HAL_RCC_ClockConfig+0x1c4>)
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	f023 0203 	bic.w	r2, r3, #3
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	685b      	ldr	r3, [r3, #4]
 800129e:	4936      	ldr	r1, [pc, #216]	; (8001378 <HAL_RCC_ClockConfig+0x1c4>)
 80012a0:	4313      	orrs	r3, r2
 80012a2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80012a4:	f7ff f9a6 	bl	80005f4 <HAL_GetTick>
 80012a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012aa:	e00a      	b.n	80012c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012ac:	f7ff f9a2 	bl	80005f4 <HAL_GetTick>
 80012b0:	4602      	mov	r2, r0
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	1ad3      	subs	r3, r2, r3
 80012b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80012ba:	4293      	cmp	r3, r2
 80012bc:	d901      	bls.n	80012c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80012be:	2303      	movs	r3, #3
 80012c0:	e053      	b.n	800136a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012c2:	4b2d      	ldr	r3, [pc, #180]	; (8001378 <HAL_RCC_ClockConfig+0x1c4>)
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	f003 020c 	and.w	r2, r3, #12
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	685b      	ldr	r3, [r3, #4]
 80012ce:	009b      	lsls	r3, r3, #2
 80012d0:	429a      	cmp	r2, r3
 80012d2:	d1eb      	bne.n	80012ac <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80012d4:	4b27      	ldr	r3, [pc, #156]	; (8001374 <HAL_RCC_ClockConfig+0x1c0>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f003 0307 	and.w	r3, r3, #7
 80012dc:	683a      	ldr	r2, [r7, #0]
 80012de:	429a      	cmp	r2, r3
 80012e0:	d210      	bcs.n	8001304 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012e2:	4b24      	ldr	r3, [pc, #144]	; (8001374 <HAL_RCC_ClockConfig+0x1c0>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f023 0207 	bic.w	r2, r3, #7
 80012ea:	4922      	ldr	r1, [pc, #136]	; (8001374 <HAL_RCC_ClockConfig+0x1c0>)
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	4313      	orrs	r3, r2
 80012f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80012f2:	4b20      	ldr	r3, [pc, #128]	; (8001374 <HAL_RCC_ClockConfig+0x1c0>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f003 0307 	and.w	r3, r3, #7
 80012fa:	683a      	ldr	r2, [r7, #0]
 80012fc:	429a      	cmp	r2, r3
 80012fe:	d001      	beq.n	8001304 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001300:	2301      	movs	r3, #1
 8001302:	e032      	b.n	800136a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f003 0304 	and.w	r3, r3, #4
 800130c:	2b00      	cmp	r3, #0
 800130e:	d008      	beq.n	8001322 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001310:	4b19      	ldr	r3, [pc, #100]	; (8001378 <HAL_RCC_ClockConfig+0x1c4>)
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	68db      	ldr	r3, [r3, #12]
 800131c:	4916      	ldr	r1, [pc, #88]	; (8001378 <HAL_RCC_ClockConfig+0x1c4>)
 800131e:	4313      	orrs	r3, r2
 8001320:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f003 0308 	and.w	r3, r3, #8
 800132a:	2b00      	cmp	r3, #0
 800132c:	d009      	beq.n	8001342 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800132e:	4b12      	ldr	r3, [pc, #72]	; (8001378 <HAL_RCC_ClockConfig+0x1c4>)
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	691b      	ldr	r3, [r3, #16]
 800133a:	00db      	lsls	r3, r3, #3
 800133c:	490e      	ldr	r1, [pc, #56]	; (8001378 <HAL_RCC_ClockConfig+0x1c4>)
 800133e:	4313      	orrs	r3, r2
 8001340:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001342:	f000 f821 	bl	8001388 <HAL_RCC_GetSysClockFreq>
 8001346:	4602      	mov	r2, r0
 8001348:	4b0b      	ldr	r3, [pc, #44]	; (8001378 <HAL_RCC_ClockConfig+0x1c4>)
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	091b      	lsrs	r3, r3, #4
 800134e:	f003 030f 	and.w	r3, r3, #15
 8001352:	490a      	ldr	r1, [pc, #40]	; (800137c <HAL_RCC_ClockConfig+0x1c8>)
 8001354:	5ccb      	ldrb	r3, [r1, r3]
 8001356:	fa22 f303 	lsr.w	r3, r2, r3
 800135a:	4a09      	ldr	r2, [pc, #36]	; (8001380 <HAL_RCC_ClockConfig+0x1cc>)
 800135c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800135e:	4b09      	ldr	r3, [pc, #36]	; (8001384 <HAL_RCC_ClockConfig+0x1d0>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	4618      	mov	r0, r3
 8001364:	f7ff f904 	bl	8000570 <HAL_InitTick>

  return HAL_OK;
 8001368:	2300      	movs	r3, #0
}
 800136a:	4618      	mov	r0, r3
 800136c:	3710      	adds	r7, #16
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	40022000 	.word	0x40022000
 8001378:	40021000 	.word	0x40021000
 800137c:	080023b0 	.word	0x080023b0
 8001380:	20000000 	.word	0x20000000
 8001384:	20000004 	.word	0x20000004

08001388 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001388:	b480      	push	{r7}
 800138a:	b087      	sub	sp, #28
 800138c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800138e:	2300      	movs	r3, #0
 8001390:	60fb      	str	r3, [r7, #12]
 8001392:	2300      	movs	r3, #0
 8001394:	60bb      	str	r3, [r7, #8]
 8001396:	2300      	movs	r3, #0
 8001398:	617b      	str	r3, [r7, #20]
 800139a:	2300      	movs	r3, #0
 800139c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800139e:	2300      	movs	r3, #0
 80013a0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80013a2:	4b1e      	ldr	r3, [pc, #120]	; (800141c <HAL_RCC_GetSysClockFreq+0x94>)
 80013a4:	685b      	ldr	r3, [r3, #4]
 80013a6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	f003 030c 	and.w	r3, r3, #12
 80013ae:	2b04      	cmp	r3, #4
 80013b0:	d002      	beq.n	80013b8 <HAL_RCC_GetSysClockFreq+0x30>
 80013b2:	2b08      	cmp	r3, #8
 80013b4:	d003      	beq.n	80013be <HAL_RCC_GetSysClockFreq+0x36>
 80013b6:	e027      	b.n	8001408 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80013b8:	4b19      	ldr	r3, [pc, #100]	; (8001420 <HAL_RCC_GetSysClockFreq+0x98>)
 80013ba:	613b      	str	r3, [r7, #16]
      break;
 80013bc:	e027      	b.n	800140e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	0c9b      	lsrs	r3, r3, #18
 80013c2:	f003 030f 	and.w	r3, r3, #15
 80013c6:	4a17      	ldr	r2, [pc, #92]	; (8001424 <HAL_RCC_GetSysClockFreq+0x9c>)
 80013c8:	5cd3      	ldrb	r3, [r2, r3]
 80013ca:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d010      	beq.n	80013f8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80013d6:	4b11      	ldr	r3, [pc, #68]	; (800141c <HAL_RCC_GetSysClockFreq+0x94>)
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	0c5b      	lsrs	r3, r3, #17
 80013dc:	f003 0301 	and.w	r3, r3, #1
 80013e0:	4a11      	ldr	r2, [pc, #68]	; (8001428 <HAL_RCC_GetSysClockFreq+0xa0>)
 80013e2:	5cd3      	ldrb	r3, [r2, r3]
 80013e4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	4a0d      	ldr	r2, [pc, #52]	; (8001420 <HAL_RCC_GetSysClockFreq+0x98>)
 80013ea:	fb03 f202 	mul.w	r2, r3, r2
 80013ee:	68bb      	ldr	r3, [r7, #8]
 80013f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80013f4:	617b      	str	r3, [r7, #20]
 80013f6:	e004      	b.n	8001402 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	4a0c      	ldr	r2, [pc, #48]	; (800142c <HAL_RCC_GetSysClockFreq+0xa4>)
 80013fc:	fb02 f303 	mul.w	r3, r2, r3
 8001400:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001402:	697b      	ldr	r3, [r7, #20]
 8001404:	613b      	str	r3, [r7, #16]
      break;
 8001406:	e002      	b.n	800140e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001408:	4b05      	ldr	r3, [pc, #20]	; (8001420 <HAL_RCC_GetSysClockFreq+0x98>)
 800140a:	613b      	str	r3, [r7, #16]
      break;
 800140c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800140e:	693b      	ldr	r3, [r7, #16]
}
 8001410:	4618      	mov	r0, r3
 8001412:	371c      	adds	r7, #28
 8001414:	46bd      	mov	sp, r7
 8001416:	bc80      	pop	{r7}
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	40021000 	.word	0x40021000
 8001420:	007a1200 	.word	0x007a1200
 8001424:	080023c8 	.word	0x080023c8
 8001428:	080023d8 	.word	0x080023d8
 800142c:	003d0900 	.word	0x003d0900

08001430 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001434:	4b02      	ldr	r3, [pc, #8]	; (8001440 <HAL_RCC_GetHCLKFreq+0x10>)
 8001436:	681b      	ldr	r3, [r3, #0]
}
 8001438:	4618      	mov	r0, r3
 800143a:	46bd      	mov	sp, r7
 800143c:	bc80      	pop	{r7}
 800143e:	4770      	bx	lr
 8001440:	20000000 	.word	0x20000000

08001444 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001448:	f7ff fff2 	bl	8001430 <HAL_RCC_GetHCLKFreq>
 800144c:	4602      	mov	r2, r0
 800144e:	4b05      	ldr	r3, [pc, #20]	; (8001464 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	0a1b      	lsrs	r3, r3, #8
 8001454:	f003 0307 	and.w	r3, r3, #7
 8001458:	4903      	ldr	r1, [pc, #12]	; (8001468 <HAL_RCC_GetPCLK1Freq+0x24>)
 800145a:	5ccb      	ldrb	r3, [r1, r3]
 800145c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001460:	4618      	mov	r0, r3
 8001462:	bd80      	pop	{r7, pc}
 8001464:	40021000 	.word	0x40021000
 8001468:	080023c0 	.word	0x080023c0

0800146c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001470:	f7ff ffde 	bl	8001430 <HAL_RCC_GetHCLKFreq>
 8001474:	4602      	mov	r2, r0
 8001476:	4b05      	ldr	r3, [pc, #20]	; (800148c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	0adb      	lsrs	r3, r3, #11
 800147c:	f003 0307 	and.w	r3, r3, #7
 8001480:	4903      	ldr	r1, [pc, #12]	; (8001490 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001482:	5ccb      	ldrb	r3, [r1, r3]
 8001484:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001488:	4618      	mov	r0, r3
 800148a:	bd80      	pop	{r7, pc}
 800148c:	40021000 	.word	0x40021000
 8001490:	080023c0 	.word	0x080023c0

08001494 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001494:	b480      	push	{r7}
 8001496:	b085      	sub	sp, #20
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800149c:	4b0a      	ldr	r3, [pc, #40]	; (80014c8 <RCC_Delay+0x34>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4a0a      	ldr	r2, [pc, #40]	; (80014cc <RCC_Delay+0x38>)
 80014a2:	fba2 2303 	umull	r2, r3, r2, r3
 80014a6:	0a5b      	lsrs	r3, r3, #9
 80014a8:	687a      	ldr	r2, [r7, #4]
 80014aa:	fb02 f303 	mul.w	r3, r2, r3
 80014ae:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80014b0:	bf00      	nop
  }
  while (Delay --);
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	1e5a      	subs	r2, r3, #1
 80014b6:	60fa      	str	r2, [r7, #12]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d1f9      	bne.n	80014b0 <RCC_Delay+0x1c>
}
 80014bc:	bf00      	nop
 80014be:	bf00      	nop
 80014c0:	3714      	adds	r7, #20
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bc80      	pop	{r7}
 80014c6:	4770      	bx	lr
 80014c8:	20000000 	.word	0x20000000
 80014cc:	10624dd3 	.word	0x10624dd3

080014d0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d101      	bne.n	80014e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80014de:	2301      	movs	r3, #1
 80014e0:	e042      	b.n	8001568 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d106      	bne.n	80014fc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	2200      	movs	r2, #0
 80014f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80014f6:	6878      	ldr	r0, [r7, #4]
 80014f8:	f7fe ff3c 	bl	8000374 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2224      	movs	r2, #36	; 0x24
 8001500:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	68da      	ldr	r2, [r3, #12]
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001512:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001514:	6878      	ldr	r0, [r7, #4]
 8001516:	f000 fdc5 	bl	80020a4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	691a      	ldr	r2, [r3, #16]
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001528:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	695a      	ldr	r2, [r3, #20]
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001538:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	68da      	ldr	r2, [r3, #12]
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001548:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	2200      	movs	r2, #0
 800154e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	2220      	movs	r2, #32
 8001554:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	2220      	movs	r2, #32
 800155c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2200      	movs	r2, #0
 8001564:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001566:	2300      	movs	r3, #0
}
 8001568:	4618      	mov	r0, r3
 800156a:	3708      	adds	r7, #8
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}

08001570 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b08a      	sub	sp, #40	; 0x28
 8001574:	af02      	add	r7, sp, #8
 8001576:	60f8      	str	r0, [r7, #12]
 8001578:	60b9      	str	r1, [r7, #8]
 800157a:	603b      	str	r3, [r7, #0]
 800157c:	4613      	mov	r3, r2
 800157e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001580:	2300      	movs	r3, #0
 8001582:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800158a:	b2db      	uxtb	r3, r3
 800158c:	2b20      	cmp	r3, #32
 800158e:	d16d      	bne.n	800166c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8001590:	68bb      	ldr	r3, [r7, #8]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d002      	beq.n	800159c <HAL_UART_Transmit+0x2c>
 8001596:	88fb      	ldrh	r3, [r7, #6]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d101      	bne.n	80015a0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800159c:	2301      	movs	r3, #1
 800159e:	e066      	b.n	800166e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	2200      	movs	r2, #0
 80015a4:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	2221      	movs	r2, #33	; 0x21
 80015aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80015ae:	f7ff f821 	bl	80005f4 <HAL_GetTick>
 80015b2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	88fa      	ldrh	r2, [r7, #6]
 80015b8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	88fa      	ldrh	r2, [r7, #6]
 80015be:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	689b      	ldr	r3, [r3, #8]
 80015c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80015c8:	d108      	bne.n	80015dc <HAL_UART_Transmit+0x6c>
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	691b      	ldr	r3, [r3, #16]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d104      	bne.n	80015dc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80015d2:	2300      	movs	r3, #0
 80015d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80015d6:	68bb      	ldr	r3, [r7, #8]
 80015d8:	61bb      	str	r3, [r7, #24]
 80015da:	e003      	b.n	80015e4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80015e0:	2300      	movs	r3, #0
 80015e2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80015e4:	e02a      	b.n	800163c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	9300      	str	r3, [sp, #0]
 80015ea:	697b      	ldr	r3, [r7, #20]
 80015ec:	2200      	movs	r2, #0
 80015ee:	2180      	movs	r1, #128	; 0x80
 80015f0:	68f8      	ldr	r0, [r7, #12]
 80015f2:	f000 fb14 	bl	8001c1e <UART_WaitOnFlagUntilTimeout>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d001      	beq.n	8001600 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80015fc:	2303      	movs	r3, #3
 80015fe:	e036      	b.n	800166e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8001600:	69fb      	ldr	r3, [r7, #28]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d10b      	bne.n	800161e <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001606:	69bb      	ldr	r3, [r7, #24]
 8001608:	881b      	ldrh	r3, [r3, #0]
 800160a:	461a      	mov	r2, r3
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001614:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001616:	69bb      	ldr	r3, [r7, #24]
 8001618:	3302      	adds	r3, #2
 800161a:	61bb      	str	r3, [r7, #24]
 800161c:	e007      	b.n	800162e <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800161e:	69fb      	ldr	r3, [r7, #28]
 8001620:	781a      	ldrb	r2, [r3, #0]
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001628:	69fb      	ldr	r3, [r7, #28]
 800162a:	3301      	adds	r3, #1
 800162c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001632:	b29b      	uxth	r3, r3
 8001634:	3b01      	subs	r3, #1
 8001636:	b29a      	uxth	r2, r3
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001640:	b29b      	uxth	r3, r3
 8001642:	2b00      	cmp	r3, #0
 8001644:	d1cf      	bne.n	80015e6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	9300      	str	r3, [sp, #0]
 800164a:	697b      	ldr	r3, [r7, #20]
 800164c:	2200      	movs	r2, #0
 800164e:	2140      	movs	r1, #64	; 0x40
 8001650:	68f8      	ldr	r0, [r7, #12]
 8001652:	f000 fae4 	bl	8001c1e <UART_WaitOnFlagUntilTimeout>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d001      	beq.n	8001660 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 800165c:	2303      	movs	r3, #3
 800165e:	e006      	b.n	800166e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	2220      	movs	r2, #32
 8001664:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8001668:	2300      	movs	r3, #0
 800166a:	e000      	b.n	800166e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800166c:	2302      	movs	r3, #2
  }
}
 800166e:	4618      	mov	r0, r3
 8001670:	3720      	adds	r7, #32
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}

08001676 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001676:	b580      	push	{r7, lr}
 8001678:	b084      	sub	sp, #16
 800167a:	af00      	add	r7, sp, #0
 800167c:	60f8      	str	r0, [r7, #12]
 800167e:	60b9      	str	r1, [r7, #8]
 8001680:	4613      	mov	r3, r2
 8001682:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800168a:	b2db      	uxtb	r3, r3
 800168c:	2b20      	cmp	r3, #32
 800168e:	d112      	bne.n	80016b6 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d002      	beq.n	800169c <HAL_UART_Receive_IT+0x26>
 8001696:	88fb      	ldrh	r3, [r7, #6]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d101      	bne.n	80016a0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800169c:	2301      	movs	r3, #1
 800169e:	e00b      	b.n	80016b8 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	2200      	movs	r2, #0
 80016a4:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80016a6:	88fb      	ldrh	r3, [r7, #6]
 80016a8:	461a      	mov	r2, r3
 80016aa:	68b9      	ldr	r1, [r7, #8]
 80016ac:	68f8      	ldr	r0, [r7, #12]
 80016ae:	f000 fb24 	bl	8001cfa <UART_Start_Receive_IT>
 80016b2:	4603      	mov	r3, r0
 80016b4:	e000      	b.n	80016b8 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80016b6:	2302      	movs	r3, #2
  }
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	3710      	adds	r7, #16
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}

080016c0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b0ba      	sub	sp, #232	; 0xe8
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	68db      	ldr	r3, [r3, #12]
 80016d8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	695b      	ldr	r3, [r3, #20]
 80016e2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80016e6:	2300      	movs	r3, #0
 80016e8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80016ec:	2300      	movs	r3, #0
 80016ee:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80016f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80016f6:	f003 030f 	and.w	r3, r3, #15
 80016fa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80016fe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001702:	2b00      	cmp	r3, #0
 8001704:	d10f      	bne.n	8001726 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001706:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800170a:	f003 0320 	and.w	r3, r3, #32
 800170e:	2b00      	cmp	r3, #0
 8001710:	d009      	beq.n	8001726 <HAL_UART_IRQHandler+0x66>
 8001712:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001716:	f003 0320 	and.w	r3, r3, #32
 800171a:	2b00      	cmp	r3, #0
 800171c:	d003      	beq.n	8001726 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800171e:	6878      	ldr	r0, [r7, #4]
 8001720:	f000 fc01 	bl	8001f26 <UART_Receive_IT>
      return;
 8001724:	e25b      	b.n	8001bde <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8001726:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800172a:	2b00      	cmp	r3, #0
 800172c:	f000 80de 	beq.w	80018ec <HAL_UART_IRQHandler+0x22c>
 8001730:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001734:	f003 0301 	and.w	r3, r3, #1
 8001738:	2b00      	cmp	r3, #0
 800173a:	d106      	bne.n	800174a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800173c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001740:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001744:	2b00      	cmp	r3, #0
 8001746:	f000 80d1 	beq.w	80018ec <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800174a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800174e:	f003 0301 	and.w	r3, r3, #1
 8001752:	2b00      	cmp	r3, #0
 8001754:	d00b      	beq.n	800176e <HAL_UART_IRQHandler+0xae>
 8001756:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800175a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800175e:	2b00      	cmp	r3, #0
 8001760:	d005      	beq.n	800176e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001766:	f043 0201 	orr.w	r2, r3, #1
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800176e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001772:	f003 0304 	and.w	r3, r3, #4
 8001776:	2b00      	cmp	r3, #0
 8001778:	d00b      	beq.n	8001792 <HAL_UART_IRQHandler+0xd2>
 800177a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800177e:	f003 0301 	and.w	r3, r3, #1
 8001782:	2b00      	cmp	r3, #0
 8001784:	d005      	beq.n	8001792 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800178a:	f043 0202 	orr.w	r2, r3, #2
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001792:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001796:	f003 0302 	and.w	r3, r3, #2
 800179a:	2b00      	cmp	r3, #0
 800179c:	d00b      	beq.n	80017b6 <HAL_UART_IRQHandler+0xf6>
 800179e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80017a2:	f003 0301 	and.w	r3, r3, #1
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d005      	beq.n	80017b6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ae:	f043 0204 	orr.w	r2, r3, #4
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80017b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80017ba:	f003 0308 	and.w	r3, r3, #8
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d011      	beq.n	80017e6 <HAL_UART_IRQHandler+0x126>
 80017c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80017c6:	f003 0320 	and.w	r3, r3, #32
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d105      	bne.n	80017da <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80017ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80017d2:	f003 0301 	and.w	r3, r3, #1
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d005      	beq.n	80017e6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017de:	f043 0208 	orr.w	r2, r3, #8
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	f000 81f2 	beq.w	8001bd4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80017f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80017f4:	f003 0320 	and.w	r3, r3, #32
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d008      	beq.n	800180e <HAL_UART_IRQHandler+0x14e>
 80017fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001800:	f003 0320 	and.w	r3, r3, #32
 8001804:	2b00      	cmp	r3, #0
 8001806:	d002      	beq.n	800180e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8001808:	6878      	ldr	r0, [r7, #4]
 800180a:	f000 fb8c 	bl	8001f26 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	695b      	ldr	r3, [r3, #20]
 8001814:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001818:	2b00      	cmp	r3, #0
 800181a:	bf14      	ite	ne
 800181c:	2301      	movne	r3, #1
 800181e:	2300      	moveq	r3, #0
 8001820:	b2db      	uxtb	r3, r3
 8001822:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800182a:	f003 0308 	and.w	r3, r3, #8
 800182e:	2b00      	cmp	r3, #0
 8001830:	d103      	bne.n	800183a <HAL_UART_IRQHandler+0x17a>
 8001832:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001836:	2b00      	cmp	r3, #0
 8001838:	d04f      	beq.n	80018da <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800183a:	6878      	ldr	r0, [r7, #4]
 800183c:	f000 fa96 	bl	8001d6c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	695b      	ldr	r3, [r3, #20]
 8001846:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800184a:	2b00      	cmp	r3, #0
 800184c:	d041      	beq.n	80018d2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	3314      	adds	r3, #20
 8001854:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001858:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800185c:	e853 3f00 	ldrex	r3, [r3]
 8001860:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8001864:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001868:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800186c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	3314      	adds	r3, #20
 8001876:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800187a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800187e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001882:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8001886:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800188a:	e841 2300 	strex	r3, r2, [r1]
 800188e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8001892:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d1d9      	bne.n	800184e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d013      	beq.n	80018ca <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018a6:	4a7e      	ldr	r2, [pc, #504]	; (8001aa0 <HAL_UART_IRQHandler+0x3e0>)
 80018a8:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018ae:	4618      	mov	r0, r3
 80018b0:	f7fe fff2 	bl	8000898 <HAL_DMA_Abort_IT>
 80018b4:	4603      	mov	r3, r0
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d016      	beq.n	80018e8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018c0:	687a      	ldr	r2, [r7, #4]
 80018c2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80018c4:	4610      	mov	r0, r2
 80018c6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80018c8:	e00e      	b.n	80018e8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80018ca:	6878      	ldr	r0, [r7, #4]
 80018cc:	f000 f993 	bl	8001bf6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80018d0:	e00a      	b.n	80018e8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80018d2:	6878      	ldr	r0, [r7, #4]
 80018d4:	f000 f98f 	bl	8001bf6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80018d8:	e006      	b.n	80018e8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80018da:	6878      	ldr	r0, [r7, #4]
 80018dc:	f000 f98b 	bl	8001bf6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2200      	movs	r2, #0
 80018e4:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80018e6:	e175      	b.n	8001bd4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80018e8:	bf00      	nop
    return;
 80018ea:	e173      	b.n	8001bd4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f0:	2b01      	cmp	r3, #1
 80018f2:	f040 814f 	bne.w	8001b94 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80018f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80018fa:	f003 0310 	and.w	r3, r3, #16
 80018fe:	2b00      	cmp	r3, #0
 8001900:	f000 8148 	beq.w	8001b94 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8001904:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001908:	f003 0310 	and.w	r3, r3, #16
 800190c:	2b00      	cmp	r3, #0
 800190e:	f000 8141 	beq.w	8001b94 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001912:	2300      	movs	r3, #0
 8001914:	60bb      	str	r3, [r7, #8]
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	60bb      	str	r3, [r7, #8]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	60bb      	str	r3, [r7, #8]
 8001926:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	695b      	ldr	r3, [r3, #20]
 800192e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001932:	2b00      	cmp	r3, #0
 8001934:	f000 80b6 	beq.w	8001aa4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8001944:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8001948:	2b00      	cmp	r3, #0
 800194a:	f000 8145 	beq.w	8001bd8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001952:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8001956:	429a      	cmp	r2, r3
 8001958:	f080 813e 	bcs.w	8001bd8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8001962:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001968:	699b      	ldr	r3, [r3, #24]
 800196a:	2b20      	cmp	r3, #32
 800196c:	f000 8088 	beq.w	8001a80 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	330c      	adds	r3, #12
 8001976:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800197a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800197e:	e853 3f00 	ldrex	r3, [r3]
 8001982:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8001986:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800198a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800198e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	330c      	adds	r3, #12
 8001998:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800199c:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80019a0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80019a4:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80019a8:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80019ac:	e841 2300 	strex	r3, r2, [r1]
 80019b0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80019b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d1d9      	bne.n	8001970 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	3314      	adds	r3, #20
 80019c2:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80019c4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80019c6:	e853 3f00 	ldrex	r3, [r3]
 80019ca:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80019cc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80019ce:	f023 0301 	bic.w	r3, r3, #1
 80019d2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	3314      	adds	r3, #20
 80019dc:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80019e0:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80019e4:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80019e6:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80019e8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80019ec:	e841 2300 	strex	r3, r2, [r1]
 80019f0:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80019f2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d1e1      	bne.n	80019bc <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	3314      	adds	r3, #20
 80019fe:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001a00:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001a02:	e853 3f00 	ldrex	r3, [r3]
 8001a06:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8001a08:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001a0a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001a0e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	3314      	adds	r3, #20
 8001a18:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8001a1c:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001a1e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001a20:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8001a22:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001a24:	e841 2300 	strex	r3, r2, [r1]
 8001a28:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8001a2a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d1e3      	bne.n	80019f8 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2220      	movs	r2, #32
 8001a34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	330c      	adds	r3, #12
 8001a44:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001a46:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001a48:	e853 3f00 	ldrex	r3, [r3]
 8001a4c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8001a4e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001a50:	f023 0310 	bic.w	r3, r3, #16
 8001a54:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	330c      	adds	r3, #12
 8001a5e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8001a62:	65ba      	str	r2, [r7, #88]	; 0x58
 8001a64:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001a66:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001a68:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001a6a:	e841 2300 	strex	r3, r2, [r1]
 8001a6e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8001a70:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d1e3      	bne.n	8001a3e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f7fe fed1 	bl	8000822 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2202      	movs	r2, #2
 8001a84:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001a8e:	b29b      	uxth	r3, r3
 8001a90:	1ad3      	subs	r3, r2, r3
 8001a92:	b29b      	uxth	r3, r3
 8001a94:	4619      	mov	r1, r3
 8001a96:	6878      	ldr	r0, [r7, #4]
 8001a98:	f000 f8b6 	bl	8001c08 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8001a9c:	e09c      	b.n	8001bd8 <HAL_UART_IRQHandler+0x518>
 8001a9e:	bf00      	nop
 8001aa0:	08001e31 	.word	0x08001e31
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001aac:	b29b      	uxth	r3, r3
 8001aae:	1ad3      	subs	r3, r2, r3
 8001ab0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001ab8:	b29b      	uxth	r3, r3
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	f000 808e 	beq.w	8001bdc <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8001ac0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	f000 8089 	beq.w	8001bdc <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	330c      	adds	r3, #12
 8001ad0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001ad2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ad4:	e853 3f00 	ldrex	r3, [r3]
 8001ad8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8001ada:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001adc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8001ae0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	330c      	adds	r3, #12
 8001aea:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8001aee:	647a      	str	r2, [r7, #68]	; 0x44
 8001af0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001af2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8001af4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001af6:	e841 2300 	strex	r3, r2, [r1]
 8001afa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8001afc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d1e3      	bne.n	8001aca <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	3314      	adds	r3, #20
 8001b08:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b0c:	e853 3f00 	ldrex	r3, [r3]
 8001b10:	623b      	str	r3, [r7, #32]
   return(result);
 8001b12:	6a3b      	ldr	r3, [r7, #32]
 8001b14:	f023 0301 	bic.w	r3, r3, #1
 8001b18:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	3314      	adds	r3, #20
 8001b22:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8001b26:	633a      	str	r2, [r7, #48]	; 0x30
 8001b28:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001b2a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001b2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001b2e:	e841 2300 	strex	r3, r2, [r1]
 8001b32:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8001b34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d1e3      	bne.n	8001b02 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2220      	movs	r2, #32
 8001b3e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2200      	movs	r2, #0
 8001b46:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	330c      	adds	r3, #12
 8001b4e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001b50:	693b      	ldr	r3, [r7, #16]
 8001b52:	e853 3f00 	ldrex	r3, [r3]
 8001b56:	60fb      	str	r3, [r7, #12]
   return(result);
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	f023 0310 	bic.w	r3, r3, #16
 8001b5e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	330c      	adds	r3, #12
 8001b68:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8001b6c:	61fa      	str	r2, [r7, #28]
 8001b6e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001b70:	69b9      	ldr	r1, [r7, #24]
 8001b72:	69fa      	ldr	r2, [r7, #28]
 8001b74:	e841 2300 	strex	r3, r2, [r1]
 8001b78:	617b      	str	r3, [r7, #20]
   return(result);
 8001b7a:	697b      	ldr	r3, [r7, #20]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d1e3      	bne.n	8001b48 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2202      	movs	r2, #2
 8001b84:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8001b86:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	6878      	ldr	r0, [r7, #4]
 8001b8e:	f000 f83b 	bl	8001c08 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8001b92:	e023      	b.n	8001bdc <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001b94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001b98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d009      	beq.n	8001bb4 <HAL_UART_IRQHandler+0x4f4>
 8001ba0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001ba4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d003      	beq.n	8001bb4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8001bac:	6878      	ldr	r0, [r7, #4]
 8001bae:	f000 f953 	bl	8001e58 <UART_Transmit_IT>
    return;
 8001bb2:	e014      	b.n	8001bde <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001bb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001bb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d00e      	beq.n	8001bde <HAL_UART_IRQHandler+0x51e>
 8001bc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001bc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d008      	beq.n	8001bde <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8001bcc:	6878      	ldr	r0, [r7, #4]
 8001bce:	f000 f992 	bl	8001ef6 <UART_EndTransmit_IT>
    return;
 8001bd2:	e004      	b.n	8001bde <HAL_UART_IRQHandler+0x51e>
    return;
 8001bd4:	bf00      	nop
 8001bd6:	e002      	b.n	8001bde <HAL_UART_IRQHandler+0x51e>
      return;
 8001bd8:	bf00      	nop
 8001bda:	e000      	b.n	8001bde <HAL_UART_IRQHandler+0x51e>
      return;
 8001bdc:	bf00      	nop
  }
}
 8001bde:	37e8      	adds	r7, #232	; 0xe8
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}

08001be4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8001bec:	bf00      	nop
 8001bee:	370c      	adds	r7, #12
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bc80      	pop	{r7}
 8001bf4:	4770      	bx	lr

08001bf6 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001bf6:	b480      	push	{r7}
 8001bf8:	b083      	sub	sp, #12
 8001bfa:	af00      	add	r7, sp, #0
 8001bfc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8001bfe:	bf00      	nop
 8001c00:	370c      	adds	r7, #12
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bc80      	pop	{r7}
 8001c06:	4770      	bx	lr

08001c08 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b083      	sub	sp, #12
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
 8001c10:	460b      	mov	r3, r1
 8001c12:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8001c14:	bf00      	nop
 8001c16:	370c      	adds	r7, #12
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bc80      	pop	{r7}
 8001c1c:	4770      	bx	lr

08001c1e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001c1e:	b580      	push	{r7, lr}
 8001c20:	b090      	sub	sp, #64	; 0x40
 8001c22:	af00      	add	r7, sp, #0
 8001c24:	60f8      	str	r0, [r7, #12]
 8001c26:	60b9      	str	r1, [r7, #8]
 8001c28:	603b      	str	r3, [r7, #0]
 8001c2a:	4613      	mov	r3, r2
 8001c2c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001c2e:	e050      	b.n	8001cd2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001c30:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c36:	d04c      	beq.n	8001cd2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001c38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d007      	beq.n	8001c4e <UART_WaitOnFlagUntilTimeout+0x30>
 8001c3e:	f7fe fcd9 	bl	80005f4 <HAL_GetTick>
 8001c42:	4602      	mov	r2, r0
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	1ad3      	subs	r3, r2, r3
 8001c48:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001c4a:	429a      	cmp	r2, r3
 8001c4c:	d241      	bcs.n	8001cd2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	330c      	adds	r3, #12
 8001c54:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001c56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c58:	e853 3f00 	ldrex	r3, [r3]
 8001c5c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c60:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001c64:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	330c      	adds	r3, #12
 8001c6c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001c6e:	637a      	str	r2, [r7, #52]	; 0x34
 8001c70:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001c72:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001c74:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001c76:	e841 2300 	strex	r3, r2, [r1]
 8001c7a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8001c7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d1e5      	bne.n	8001c4e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	3314      	adds	r3, #20
 8001c88:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	e853 3f00 	ldrex	r3, [r3]
 8001c90:	613b      	str	r3, [r7, #16]
   return(result);
 8001c92:	693b      	ldr	r3, [r7, #16]
 8001c94:	f023 0301 	bic.w	r3, r3, #1
 8001c98:	63bb      	str	r3, [r7, #56]	; 0x38
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	3314      	adds	r3, #20
 8001ca0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001ca2:	623a      	str	r2, [r7, #32]
 8001ca4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001ca6:	69f9      	ldr	r1, [r7, #28]
 8001ca8:	6a3a      	ldr	r2, [r7, #32]
 8001caa:	e841 2300 	strex	r3, r2, [r1]
 8001cae:	61bb      	str	r3, [r7, #24]
   return(result);
 8001cb0:	69bb      	ldr	r3, [r7, #24]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d1e5      	bne.n	8001c82 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	2220      	movs	r2, #32
 8001cba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	2220      	movs	r2, #32
 8001cc2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	2200      	movs	r2, #0
 8001cca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8001cce:	2303      	movs	r3, #3
 8001cd0:	e00f      	b.n	8001cf2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	68bb      	ldr	r3, [r7, #8]
 8001cda:	4013      	ands	r3, r2
 8001cdc:	68ba      	ldr	r2, [r7, #8]
 8001cde:	429a      	cmp	r2, r3
 8001ce0:	bf0c      	ite	eq
 8001ce2:	2301      	moveq	r3, #1
 8001ce4:	2300      	movne	r3, #0
 8001ce6:	b2db      	uxtb	r3, r3
 8001ce8:	461a      	mov	r2, r3
 8001cea:	79fb      	ldrb	r3, [r7, #7]
 8001cec:	429a      	cmp	r2, r3
 8001cee:	d09f      	beq.n	8001c30 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001cf0:	2300      	movs	r3, #0
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	3740      	adds	r7, #64	; 0x40
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}

08001cfa <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001cfa:	b480      	push	{r7}
 8001cfc:	b085      	sub	sp, #20
 8001cfe:	af00      	add	r7, sp, #0
 8001d00:	60f8      	str	r0, [r7, #12]
 8001d02:	60b9      	str	r1, [r7, #8]
 8001d04:	4613      	mov	r3, r2
 8001d06:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	68ba      	ldr	r2, [r7, #8]
 8001d0c:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	88fa      	ldrh	r2, [r7, #6]
 8001d12:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	88fa      	ldrh	r2, [r7, #6]
 8001d18:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	2222      	movs	r2, #34	; 0x22
 8001d24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	691b      	ldr	r3, [r3, #16]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d007      	beq.n	8001d40 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	68da      	ldr	r2, [r3, #12]
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001d3e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	695a      	ldr	r2, [r3, #20]
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f042 0201 	orr.w	r2, r2, #1
 8001d4e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	68da      	ldr	r2, [r3, #12]
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f042 0220 	orr.w	r2, r2, #32
 8001d5e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8001d60:	2300      	movs	r3, #0
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	3714      	adds	r7, #20
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bc80      	pop	{r7}
 8001d6a:	4770      	bx	lr

08001d6c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b095      	sub	sp, #84	; 0x54
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	330c      	adds	r3, #12
 8001d7a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d7e:	e853 3f00 	ldrex	r3, [r3]
 8001d82:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8001d84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d86:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8001d8a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	330c      	adds	r3, #12
 8001d92:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001d94:	643a      	str	r2, [r7, #64]	; 0x40
 8001d96:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d98:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8001d9a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001d9c:	e841 2300 	strex	r3, r2, [r1]
 8001da0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8001da2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d1e5      	bne.n	8001d74 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	3314      	adds	r3, #20
 8001dae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001db0:	6a3b      	ldr	r3, [r7, #32]
 8001db2:	e853 3f00 	ldrex	r3, [r3]
 8001db6:	61fb      	str	r3, [r7, #28]
   return(result);
 8001db8:	69fb      	ldr	r3, [r7, #28]
 8001dba:	f023 0301 	bic.w	r3, r3, #1
 8001dbe:	64bb      	str	r3, [r7, #72]	; 0x48
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	3314      	adds	r3, #20
 8001dc6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001dc8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001dca:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001dcc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001dce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001dd0:	e841 2300 	strex	r3, r2, [r1]
 8001dd4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d1e5      	bne.n	8001da8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de0:	2b01      	cmp	r3, #1
 8001de2:	d119      	bne.n	8001e18 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	330c      	adds	r3, #12
 8001dea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	e853 3f00 	ldrex	r3, [r3]
 8001df2:	60bb      	str	r3, [r7, #8]
   return(result);
 8001df4:	68bb      	ldr	r3, [r7, #8]
 8001df6:	f023 0310 	bic.w	r3, r3, #16
 8001dfa:	647b      	str	r3, [r7, #68]	; 0x44
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	330c      	adds	r3, #12
 8001e02:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001e04:	61ba      	str	r2, [r7, #24]
 8001e06:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e08:	6979      	ldr	r1, [r7, #20]
 8001e0a:	69ba      	ldr	r2, [r7, #24]
 8001e0c:	e841 2300 	strex	r3, r2, [r1]
 8001e10:	613b      	str	r3, [r7, #16]
   return(result);
 8001e12:	693b      	ldr	r3, [r7, #16]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d1e5      	bne.n	8001de4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2220      	movs	r2, #32
 8001e1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2200      	movs	r2, #0
 8001e24:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001e26:	bf00      	nop
 8001e28:	3754      	adds	r7, #84	; 0x54
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bc80      	pop	{r7}
 8001e2e:	4770      	bx	lr

08001e30 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b084      	sub	sp, #16
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e3c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	2200      	movs	r2, #0
 8001e42:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	2200      	movs	r2, #0
 8001e48:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8001e4a:	68f8      	ldr	r0, [r7, #12]
 8001e4c:	f7ff fed3 	bl	8001bf6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001e50:	bf00      	nop
 8001e52:	3710      	adds	r7, #16
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}

08001e58 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b085      	sub	sp, #20
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e66:	b2db      	uxtb	r3, r3
 8001e68:	2b21      	cmp	r3, #33	; 0x21
 8001e6a:	d13e      	bne.n	8001eea <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	689b      	ldr	r3, [r3, #8]
 8001e70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e74:	d114      	bne.n	8001ea0 <UART_Transmit_IT+0x48>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	691b      	ldr	r3, [r3, #16]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d110      	bne.n	8001ea0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6a1b      	ldr	r3, [r3, #32]
 8001e82:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	881b      	ldrh	r3, [r3, #0]
 8001e88:	461a      	mov	r2, r3
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001e92:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6a1b      	ldr	r3, [r3, #32]
 8001e98:	1c9a      	adds	r2, r3, #2
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	621a      	str	r2, [r3, #32]
 8001e9e:	e008      	b.n	8001eb2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6a1b      	ldr	r3, [r3, #32]
 8001ea4:	1c59      	adds	r1, r3, #1
 8001ea6:	687a      	ldr	r2, [r7, #4]
 8001ea8:	6211      	str	r1, [r2, #32]
 8001eaa:	781a      	ldrb	r2, [r3, #0]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001eb6:	b29b      	uxth	r3, r3
 8001eb8:	3b01      	subs	r3, #1
 8001eba:	b29b      	uxth	r3, r3
 8001ebc:	687a      	ldr	r2, [r7, #4]
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	84d1      	strh	r1, [r2, #38]	; 0x26
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d10f      	bne.n	8001ee6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	68da      	ldr	r2, [r3, #12]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001ed4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	68da      	ldr	r2, [r3, #12]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001ee4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	e000      	b.n	8001eec <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8001eea:	2302      	movs	r3, #2
  }
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	3714      	adds	r7, #20
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bc80      	pop	{r7}
 8001ef4:	4770      	bx	lr

08001ef6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8001ef6:	b580      	push	{r7, lr}
 8001ef8:	b082      	sub	sp, #8
 8001efa:	af00      	add	r7, sp, #0
 8001efc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	68da      	ldr	r2, [r3, #12]
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001f0c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	2220      	movs	r2, #32
 8001f12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8001f16:	6878      	ldr	r0, [r7, #4]
 8001f18:	f7ff fe64 	bl	8001be4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8001f1c:	2300      	movs	r3, #0
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	3708      	adds	r7, #8
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}

08001f26 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8001f26:	b580      	push	{r7, lr}
 8001f28:	b08c      	sub	sp, #48	; 0x30
 8001f2a:	af00      	add	r7, sp, #0
 8001f2c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001f34:	b2db      	uxtb	r3, r3
 8001f36:	2b22      	cmp	r3, #34	; 0x22
 8001f38:	f040 80ae 	bne.w	8002098 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	689b      	ldr	r3, [r3, #8]
 8001f40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f44:	d117      	bne.n	8001f76 <UART_Receive_IT+0x50>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	691b      	ldr	r3, [r3, #16]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d113      	bne.n	8001f76 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f56:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	b29b      	uxth	r3, r3
 8001f60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f64:	b29a      	uxth	r2, r3
 8001f66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f68:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f6e:	1c9a      	adds	r2, r3, #2
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	629a      	str	r2, [r3, #40]	; 0x28
 8001f74:	e026      	b.n	8001fc4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f7a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	689b      	ldr	r3, [r3, #8]
 8001f84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f88:	d007      	beq.n	8001f9a <UART_Receive_IT+0x74>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	689b      	ldr	r3, [r3, #8]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d10a      	bne.n	8001fa8 <UART_Receive_IT+0x82>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	691b      	ldr	r3, [r3, #16]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d106      	bne.n	8001fa8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	b2da      	uxtb	r2, r3
 8001fa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fa4:	701a      	strb	r2, [r3, #0]
 8001fa6:	e008      	b.n	8001fba <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	b2db      	uxtb	r3, r3
 8001fb0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001fb4:	b2da      	uxtb	r2, r3
 8001fb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fb8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fbe:	1c5a      	adds	r2, r3, #1
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001fc8:	b29b      	uxth	r3, r3
 8001fca:	3b01      	subs	r3, #1
 8001fcc:	b29b      	uxth	r3, r3
 8001fce:	687a      	ldr	r2, [r7, #4]
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d15d      	bne.n	8002094 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	68da      	ldr	r2, [r3, #12]
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f022 0220 	bic.w	r2, r2, #32
 8001fe6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	68da      	ldr	r2, [r3, #12]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001ff6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	695a      	ldr	r2, [r3, #20]
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f022 0201 	bic.w	r2, r2, #1
 8002006:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2220      	movs	r2, #32
 800200c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2200      	movs	r2, #0
 8002014:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800201a:	2b01      	cmp	r3, #1
 800201c:	d135      	bne.n	800208a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2200      	movs	r2, #0
 8002022:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	330c      	adds	r3, #12
 800202a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	e853 3f00 	ldrex	r3, [r3]
 8002032:	613b      	str	r3, [r7, #16]
   return(result);
 8002034:	693b      	ldr	r3, [r7, #16]
 8002036:	f023 0310 	bic.w	r3, r3, #16
 800203a:	627b      	str	r3, [r7, #36]	; 0x24
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	330c      	adds	r3, #12
 8002042:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002044:	623a      	str	r2, [r7, #32]
 8002046:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002048:	69f9      	ldr	r1, [r7, #28]
 800204a:	6a3a      	ldr	r2, [r7, #32]
 800204c:	e841 2300 	strex	r3, r2, [r1]
 8002050:	61bb      	str	r3, [r7, #24]
   return(result);
 8002052:	69bb      	ldr	r3, [r7, #24]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d1e5      	bne.n	8002024 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f003 0310 	and.w	r3, r3, #16
 8002062:	2b10      	cmp	r3, #16
 8002064:	d10a      	bne.n	800207c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002066:	2300      	movs	r3, #0
 8002068:	60fb      	str	r3, [r7, #12]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	60fb      	str	r3, [r7, #12]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	60fb      	str	r3, [r7, #12]
 800207a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002080:	4619      	mov	r1, r3
 8002082:	6878      	ldr	r0, [r7, #4]
 8002084:	f7ff fdc0 	bl	8001c08 <HAL_UARTEx_RxEventCallback>
 8002088:	e002      	b.n	8002090 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800208a:	6878      	ldr	r0, [r7, #4]
 800208c:	f7fe f932 	bl	80002f4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002090:	2300      	movs	r3, #0
 8002092:	e002      	b.n	800209a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8002094:	2300      	movs	r3, #0
 8002096:	e000      	b.n	800209a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002098:	2302      	movs	r3, #2
  }
}
 800209a:	4618      	mov	r0, r3
 800209c:	3730      	adds	r7, #48	; 0x30
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
	...

080020a4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b084      	sub	sp, #16
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	691b      	ldr	r3, [r3, #16]
 80020b2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	68da      	ldr	r2, [r3, #12]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	430a      	orrs	r2, r1
 80020c0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	689a      	ldr	r2, [r3, #8]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	691b      	ldr	r3, [r3, #16]
 80020ca:	431a      	orrs	r2, r3
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	695b      	ldr	r3, [r3, #20]
 80020d0:	4313      	orrs	r3, r2
 80020d2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	68db      	ldr	r3, [r3, #12]
 80020da:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80020de:	f023 030c 	bic.w	r3, r3, #12
 80020e2:	687a      	ldr	r2, [r7, #4]
 80020e4:	6812      	ldr	r2, [r2, #0]
 80020e6:	68b9      	ldr	r1, [r7, #8]
 80020e8:	430b      	orrs	r3, r1
 80020ea:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	695b      	ldr	r3, [r3, #20]
 80020f2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	699a      	ldr	r2, [r3, #24]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	430a      	orrs	r2, r1
 8002100:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4a2c      	ldr	r2, [pc, #176]	; (80021b8 <UART_SetConfig+0x114>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d103      	bne.n	8002114 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800210c:	f7ff f9ae 	bl	800146c <HAL_RCC_GetPCLK2Freq>
 8002110:	60f8      	str	r0, [r7, #12]
 8002112:	e002      	b.n	800211a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002114:	f7ff f996 	bl	8001444 <HAL_RCC_GetPCLK1Freq>
 8002118:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800211a:	68fa      	ldr	r2, [r7, #12]
 800211c:	4613      	mov	r3, r2
 800211e:	009b      	lsls	r3, r3, #2
 8002120:	4413      	add	r3, r2
 8002122:	009a      	lsls	r2, r3, #2
 8002124:	441a      	add	r2, r3
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	009b      	lsls	r3, r3, #2
 800212c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002130:	4a22      	ldr	r2, [pc, #136]	; (80021bc <UART_SetConfig+0x118>)
 8002132:	fba2 2303 	umull	r2, r3, r2, r3
 8002136:	095b      	lsrs	r3, r3, #5
 8002138:	0119      	lsls	r1, r3, #4
 800213a:	68fa      	ldr	r2, [r7, #12]
 800213c:	4613      	mov	r3, r2
 800213e:	009b      	lsls	r3, r3, #2
 8002140:	4413      	add	r3, r2
 8002142:	009a      	lsls	r2, r3, #2
 8002144:	441a      	add	r2, r3
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	009b      	lsls	r3, r3, #2
 800214c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002150:	4b1a      	ldr	r3, [pc, #104]	; (80021bc <UART_SetConfig+0x118>)
 8002152:	fba3 0302 	umull	r0, r3, r3, r2
 8002156:	095b      	lsrs	r3, r3, #5
 8002158:	2064      	movs	r0, #100	; 0x64
 800215a:	fb00 f303 	mul.w	r3, r0, r3
 800215e:	1ad3      	subs	r3, r2, r3
 8002160:	011b      	lsls	r3, r3, #4
 8002162:	3332      	adds	r3, #50	; 0x32
 8002164:	4a15      	ldr	r2, [pc, #84]	; (80021bc <UART_SetConfig+0x118>)
 8002166:	fba2 2303 	umull	r2, r3, r2, r3
 800216a:	095b      	lsrs	r3, r3, #5
 800216c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002170:	4419      	add	r1, r3
 8002172:	68fa      	ldr	r2, [r7, #12]
 8002174:	4613      	mov	r3, r2
 8002176:	009b      	lsls	r3, r3, #2
 8002178:	4413      	add	r3, r2
 800217a:	009a      	lsls	r2, r3, #2
 800217c:	441a      	add	r2, r3
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	009b      	lsls	r3, r3, #2
 8002184:	fbb2 f2f3 	udiv	r2, r2, r3
 8002188:	4b0c      	ldr	r3, [pc, #48]	; (80021bc <UART_SetConfig+0x118>)
 800218a:	fba3 0302 	umull	r0, r3, r3, r2
 800218e:	095b      	lsrs	r3, r3, #5
 8002190:	2064      	movs	r0, #100	; 0x64
 8002192:	fb00 f303 	mul.w	r3, r0, r3
 8002196:	1ad3      	subs	r3, r2, r3
 8002198:	011b      	lsls	r3, r3, #4
 800219a:	3332      	adds	r3, #50	; 0x32
 800219c:	4a07      	ldr	r2, [pc, #28]	; (80021bc <UART_SetConfig+0x118>)
 800219e:	fba2 2303 	umull	r2, r3, r2, r3
 80021a2:	095b      	lsrs	r3, r3, #5
 80021a4:	f003 020f 	and.w	r2, r3, #15
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	440a      	add	r2, r1
 80021ae:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80021b0:	bf00      	nop
 80021b2:	3710      	adds	r7, #16
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	40013800 	.word	0x40013800
 80021bc:	51eb851f 	.word	0x51eb851f

080021c0 <__errno>:
 80021c0:	4b01      	ldr	r3, [pc, #4]	; (80021c8 <__errno+0x8>)
 80021c2:	6818      	ldr	r0, [r3, #0]
 80021c4:	4770      	bx	lr
 80021c6:	bf00      	nop
 80021c8:	2000000c 	.word	0x2000000c

080021cc <__libc_init_array>:
 80021cc:	b570      	push	{r4, r5, r6, lr}
 80021ce:	2600      	movs	r6, #0
 80021d0:	4d0c      	ldr	r5, [pc, #48]	; (8002204 <__libc_init_array+0x38>)
 80021d2:	4c0d      	ldr	r4, [pc, #52]	; (8002208 <__libc_init_array+0x3c>)
 80021d4:	1b64      	subs	r4, r4, r5
 80021d6:	10a4      	asrs	r4, r4, #2
 80021d8:	42a6      	cmp	r6, r4
 80021da:	d109      	bne.n	80021f0 <__libc_init_array+0x24>
 80021dc:	f000 f8dc 	bl	8002398 <_init>
 80021e0:	2600      	movs	r6, #0
 80021e2:	4d0a      	ldr	r5, [pc, #40]	; (800220c <__libc_init_array+0x40>)
 80021e4:	4c0a      	ldr	r4, [pc, #40]	; (8002210 <__libc_init_array+0x44>)
 80021e6:	1b64      	subs	r4, r4, r5
 80021e8:	10a4      	asrs	r4, r4, #2
 80021ea:	42a6      	cmp	r6, r4
 80021ec:	d105      	bne.n	80021fa <__libc_init_array+0x2e>
 80021ee:	bd70      	pop	{r4, r5, r6, pc}
 80021f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80021f4:	4798      	blx	r3
 80021f6:	3601      	adds	r6, #1
 80021f8:	e7ee      	b.n	80021d8 <__libc_init_array+0xc>
 80021fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80021fe:	4798      	blx	r3
 8002200:	3601      	adds	r6, #1
 8002202:	e7f2      	b.n	80021ea <__libc_init_array+0x1e>
 8002204:	0800243c 	.word	0x0800243c
 8002208:	0800243c 	.word	0x0800243c
 800220c:	0800243c 	.word	0x0800243c
 8002210:	08002440 	.word	0x08002440

08002214 <malloc>:
 8002214:	4b02      	ldr	r3, [pc, #8]	; (8002220 <malloc+0xc>)
 8002216:	4601      	mov	r1, r0
 8002218:	6818      	ldr	r0, [r3, #0]
 800221a:	f000 b82b 	b.w	8002274 <_malloc_r>
 800221e:	bf00      	nop
 8002220:	2000000c 	.word	0x2000000c

08002224 <memset>:
 8002224:	4603      	mov	r3, r0
 8002226:	4402      	add	r2, r0
 8002228:	4293      	cmp	r3, r2
 800222a:	d100      	bne.n	800222e <memset+0xa>
 800222c:	4770      	bx	lr
 800222e:	f803 1b01 	strb.w	r1, [r3], #1
 8002232:	e7f9      	b.n	8002228 <memset+0x4>

08002234 <sbrk_aligned>:
 8002234:	b570      	push	{r4, r5, r6, lr}
 8002236:	4e0e      	ldr	r6, [pc, #56]	; (8002270 <sbrk_aligned+0x3c>)
 8002238:	460c      	mov	r4, r1
 800223a:	6831      	ldr	r1, [r6, #0]
 800223c:	4605      	mov	r5, r0
 800223e:	b911      	cbnz	r1, 8002246 <sbrk_aligned+0x12>
 8002240:	f000 f88c 	bl	800235c <_sbrk_r>
 8002244:	6030      	str	r0, [r6, #0]
 8002246:	4621      	mov	r1, r4
 8002248:	4628      	mov	r0, r5
 800224a:	f000 f887 	bl	800235c <_sbrk_r>
 800224e:	1c43      	adds	r3, r0, #1
 8002250:	d00a      	beq.n	8002268 <sbrk_aligned+0x34>
 8002252:	1cc4      	adds	r4, r0, #3
 8002254:	f024 0403 	bic.w	r4, r4, #3
 8002258:	42a0      	cmp	r0, r4
 800225a:	d007      	beq.n	800226c <sbrk_aligned+0x38>
 800225c:	1a21      	subs	r1, r4, r0
 800225e:	4628      	mov	r0, r5
 8002260:	f000 f87c 	bl	800235c <_sbrk_r>
 8002264:	3001      	adds	r0, #1
 8002266:	d101      	bne.n	800226c <sbrk_aligned+0x38>
 8002268:	f04f 34ff 	mov.w	r4, #4294967295
 800226c:	4620      	mov	r0, r4
 800226e:	bd70      	pop	{r4, r5, r6, pc}
 8002270:	200002e4 	.word	0x200002e4

08002274 <_malloc_r>:
 8002274:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002278:	1ccd      	adds	r5, r1, #3
 800227a:	f025 0503 	bic.w	r5, r5, #3
 800227e:	3508      	adds	r5, #8
 8002280:	2d0c      	cmp	r5, #12
 8002282:	bf38      	it	cc
 8002284:	250c      	movcc	r5, #12
 8002286:	2d00      	cmp	r5, #0
 8002288:	4607      	mov	r7, r0
 800228a:	db01      	blt.n	8002290 <_malloc_r+0x1c>
 800228c:	42a9      	cmp	r1, r5
 800228e:	d905      	bls.n	800229c <_malloc_r+0x28>
 8002290:	230c      	movs	r3, #12
 8002292:	2600      	movs	r6, #0
 8002294:	603b      	str	r3, [r7, #0]
 8002296:	4630      	mov	r0, r6
 8002298:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800229c:	4e2e      	ldr	r6, [pc, #184]	; (8002358 <_malloc_r+0xe4>)
 800229e:	f000 f86f 	bl	8002380 <__malloc_lock>
 80022a2:	6833      	ldr	r3, [r6, #0]
 80022a4:	461c      	mov	r4, r3
 80022a6:	bb34      	cbnz	r4, 80022f6 <_malloc_r+0x82>
 80022a8:	4629      	mov	r1, r5
 80022aa:	4638      	mov	r0, r7
 80022ac:	f7ff ffc2 	bl	8002234 <sbrk_aligned>
 80022b0:	1c43      	adds	r3, r0, #1
 80022b2:	4604      	mov	r4, r0
 80022b4:	d14d      	bne.n	8002352 <_malloc_r+0xde>
 80022b6:	6834      	ldr	r4, [r6, #0]
 80022b8:	4626      	mov	r6, r4
 80022ba:	2e00      	cmp	r6, #0
 80022bc:	d140      	bne.n	8002340 <_malloc_r+0xcc>
 80022be:	6823      	ldr	r3, [r4, #0]
 80022c0:	4631      	mov	r1, r6
 80022c2:	4638      	mov	r0, r7
 80022c4:	eb04 0803 	add.w	r8, r4, r3
 80022c8:	f000 f848 	bl	800235c <_sbrk_r>
 80022cc:	4580      	cmp	r8, r0
 80022ce:	d13a      	bne.n	8002346 <_malloc_r+0xd2>
 80022d0:	6821      	ldr	r1, [r4, #0]
 80022d2:	3503      	adds	r5, #3
 80022d4:	1a6d      	subs	r5, r5, r1
 80022d6:	f025 0503 	bic.w	r5, r5, #3
 80022da:	3508      	adds	r5, #8
 80022dc:	2d0c      	cmp	r5, #12
 80022de:	bf38      	it	cc
 80022e0:	250c      	movcc	r5, #12
 80022e2:	4638      	mov	r0, r7
 80022e4:	4629      	mov	r1, r5
 80022e6:	f7ff ffa5 	bl	8002234 <sbrk_aligned>
 80022ea:	3001      	adds	r0, #1
 80022ec:	d02b      	beq.n	8002346 <_malloc_r+0xd2>
 80022ee:	6823      	ldr	r3, [r4, #0]
 80022f0:	442b      	add	r3, r5
 80022f2:	6023      	str	r3, [r4, #0]
 80022f4:	e00e      	b.n	8002314 <_malloc_r+0xa0>
 80022f6:	6822      	ldr	r2, [r4, #0]
 80022f8:	1b52      	subs	r2, r2, r5
 80022fa:	d41e      	bmi.n	800233a <_malloc_r+0xc6>
 80022fc:	2a0b      	cmp	r2, #11
 80022fe:	d916      	bls.n	800232e <_malloc_r+0xba>
 8002300:	1961      	adds	r1, r4, r5
 8002302:	42a3      	cmp	r3, r4
 8002304:	6025      	str	r5, [r4, #0]
 8002306:	bf18      	it	ne
 8002308:	6059      	strne	r1, [r3, #4]
 800230a:	6863      	ldr	r3, [r4, #4]
 800230c:	bf08      	it	eq
 800230e:	6031      	streq	r1, [r6, #0]
 8002310:	5162      	str	r2, [r4, r5]
 8002312:	604b      	str	r3, [r1, #4]
 8002314:	4638      	mov	r0, r7
 8002316:	f104 060b 	add.w	r6, r4, #11
 800231a:	f000 f837 	bl	800238c <__malloc_unlock>
 800231e:	f026 0607 	bic.w	r6, r6, #7
 8002322:	1d23      	adds	r3, r4, #4
 8002324:	1af2      	subs	r2, r6, r3
 8002326:	d0b6      	beq.n	8002296 <_malloc_r+0x22>
 8002328:	1b9b      	subs	r3, r3, r6
 800232a:	50a3      	str	r3, [r4, r2]
 800232c:	e7b3      	b.n	8002296 <_malloc_r+0x22>
 800232e:	6862      	ldr	r2, [r4, #4]
 8002330:	42a3      	cmp	r3, r4
 8002332:	bf0c      	ite	eq
 8002334:	6032      	streq	r2, [r6, #0]
 8002336:	605a      	strne	r2, [r3, #4]
 8002338:	e7ec      	b.n	8002314 <_malloc_r+0xa0>
 800233a:	4623      	mov	r3, r4
 800233c:	6864      	ldr	r4, [r4, #4]
 800233e:	e7b2      	b.n	80022a6 <_malloc_r+0x32>
 8002340:	4634      	mov	r4, r6
 8002342:	6876      	ldr	r6, [r6, #4]
 8002344:	e7b9      	b.n	80022ba <_malloc_r+0x46>
 8002346:	230c      	movs	r3, #12
 8002348:	4638      	mov	r0, r7
 800234a:	603b      	str	r3, [r7, #0]
 800234c:	f000 f81e 	bl	800238c <__malloc_unlock>
 8002350:	e7a1      	b.n	8002296 <_malloc_r+0x22>
 8002352:	6025      	str	r5, [r4, #0]
 8002354:	e7de      	b.n	8002314 <_malloc_r+0xa0>
 8002356:	bf00      	nop
 8002358:	200002e0 	.word	0x200002e0

0800235c <_sbrk_r>:
 800235c:	b538      	push	{r3, r4, r5, lr}
 800235e:	2300      	movs	r3, #0
 8002360:	4d05      	ldr	r5, [pc, #20]	; (8002378 <_sbrk_r+0x1c>)
 8002362:	4604      	mov	r4, r0
 8002364:	4608      	mov	r0, r1
 8002366:	602b      	str	r3, [r5, #0]
 8002368:	f7fe f88a 	bl	8000480 <_sbrk>
 800236c:	1c43      	adds	r3, r0, #1
 800236e:	d102      	bne.n	8002376 <_sbrk_r+0x1a>
 8002370:	682b      	ldr	r3, [r5, #0]
 8002372:	b103      	cbz	r3, 8002376 <_sbrk_r+0x1a>
 8002374:	6023      	str	r3, [r4, #0]
 8002376:	bd38      	pop	{r3, r4, r5, pc}
 8002378:	200002ec 	.word	0x200002ec

0800237c <__retarget_lock_acquire_recursive>:
 800237c:	4770      	bx	lr

0800237e <__retarget_lock_release_recursive>:
 800237e:	4770      	bx	lr

08002380 <__malloc_lock>:
 8002380:	4801      	ldr	r0, [pc, #4]	; (8002388 <__malloc_lock+0x8>)
 8002382:	f7ff bffb 	b.w	800237c <__retarget_lock_acquire_recursive>
 8002386:	bf00      	nop
 8002388:	200002e8 	.word	0x200002e8

0800238c <__malloc_unlock>:
 800238c:	4801      	ldr	r0, [pc, #4]	; (8002394 <__malloc_unlock+0x8>)
 800238e:	f7ff bff6 	b.w	800237e <__retarget_lock_release_recursive>
 8002392:	bf00      	nop
 8002394:	200002e8 	.word	0x200002e8

08002398 <_init>:
 8002398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800239a:	bf00      	nop
 800239c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800239e:	bc08      	pop	{r3}
 80023a0:	469e      	mov	lr, r3
 80023a2:	4770      	bx	lr

080023a4 <_fini>:
 80023a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023a6:	bf00      	nop
 80023a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80023aa:	bc08      	pop	{r3}
 80023ac:	469e      	mov	lr, r3
 80023ae:	4770      	bx	lr
