                                                                                         EVALUATION KIT AVAILABLE
MAX96708                                                                     14-Bit GMSL Deserializer
                                                                     with Coax or STP Cable Input
General Description                                       Benefits and Features
The MAX96708 is a compact deserializer especially suited  ●● Ideal for Safety Camera Applications
for automotive camera applications. Features include         • Works with Low-Cost 50Ω Coax (100Ω STP) Cable
adaptive equalization and an output crosspoint switch. An    • Error Detection of Video/Control Data
embedded control channel operates at 9.6kbps to 1Mbps        • High-Immunity Mode for Robust Control-Channel
in UART, I2C, and mixed UART/I2C modes, allowing                EMC Tolerance
programming of serializer, deserializer (SerDes), and        • Best-in-Class Supply Current: 185mA (max)
camera registers, independent of video timing.               • Adaptive Equalization for 15m Cable at Full Speed
The deserializer can track data from a spread-               • 32-Pin (5mm x 5mm) TQFN Package
spectrum serial input. The serial input meets ISO 10605      • Horizontal- and Vertical-Sync Encoding
and IEC 61000-4-2 ESD standards. The core supply                and Tracking
range is 1.7V to 1.9V and the I/O supply range is 1.7V    ●● High-Speed Deserialization for Megapixel Cameras
to 3.6V. The device is available in a 32-pin (5mm x 5mm)     • Up to 1.74Gbps Serial-Bit Rate
TQFN package with 0.5mm lead pitch and operates over         • 6.25MHz to 87MHz x 12-Bit + H/V Data
                                                             • 36.66MHz to 116MHz x 11-Bit + H/V Data
-40ºC to +115ºC temperature range.
                                                          ●● Multiple Modes for System Flexibility
Applications                                                 • 9.6kbps to 1Mbps Control Channel in UART,
●● Automotive Camera Applications                            • I2C (with Clock Stretch), or UART-to-I2C Modes
                                                             • 2:1 Input Mux for Camera Selection
                                                             • 15 Hardware-Selectable I2C-Device Addresses
Simplified Block Diagram                                     • Pairs with Any Maxim GMSL Serializer
                                                             • Crosspoint Switch Maps Data to any Output
                                                          ●● Reduces EMI and Shielding Requirements
                                                             • Spread-Spectrum Serial-Input Tracking and Transfer
            VIDEO                           VIDEO
                                                                to the Parallel Output
                                                             • 1.7V to 1.9V Core and 1.7V to 3.6V I/O Supply
     CAM           MAX96709       MAX96708         GPU
                                                          ●● Peripheral Features for System Verification
                                                             • Built-In PRBS Receiver for BER Testing
            I2C                              I2C
                                                             • Dedicated “Up/Down” GPI for Camera Frame Sync
                                                                Trigger and Other Uses
                                                          ●● Meets AEC-Q100 Automotive Specification
                                                             • -40°C to +115°C Operating Temperature Range
                                                             • ±8kV Contact and ±15kV Air IEC 61000-4-2 and
Ordering Information appears at end of data sheet.              ISO 10605 ESD Protection
19-7784; Rev 1; 3/17


MAX96708                                                                                                                    14-Bit GMSL Deserializer
                                                                                                                 with Coax or STP Cable Input
                                                            TABLE OF CONTENTS
General Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Benefits and Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Simplified Block Diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Absolute Maximum Ratings  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Package Thermal Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
   32-Pin TQFN-EP  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  7
DC Electrical Characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
AC Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Typical Operating Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Pin Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Functional Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Detailed Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
   Serial Link Signaling and Data Format  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26
      Operating Modes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26
      Video/Configuration Link . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26
      Single and Double Modes of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26
      HS/VS Encoding . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26
      Error Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26
      Bus Widths  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  27
      Forward Control Channel . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  29
      Reverse Control Channel . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  29
      UART Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  29
      I2C Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  29
      Remote-End Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  29
      Clock-Stretch Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  29
   GPO/GPI Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  29
   Adaptive Line Equalizer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  30
   Spread-Spectrum Tracking  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  30
   Cable-Type Configuration and Input MUX . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  30
   Crosspoint Switch  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  30
   Shutdown/Sleep Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
      Configuration Link . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
      Serialization Disable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
      Sleep Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
      Power-Down Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
   Link-Startup Procedure  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
www.maximintegrated.com                                                                                                                                   Maxim Integrated │ 2


MAX96708                                                                                                                    14-Bit GMSL Deserializer
                                                                                                                  with Coax or STP Cable Input
                                           TABLE OF CONTENTS (CONTINUED)
Register Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
  seraddr (0x00) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  35
  desaddr (0x01) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  35
  invpinh (0x02) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  35
  invpinl (0x03)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  36
  main config (0x04) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  36
  eqtune (0x05) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  37
  hvsrc (0x06) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  38
  config (0x07)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  39
  lflt_en (0x08)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  40
  i2csrc (0x09, 0x0B)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  40
  i2cdst (0x0A, 0x0C)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  41
  i2cconfig (0x0D)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  41
  det_thr (0x0E)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  42
  filt_track (0x0F)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  42
  rsvd_10 (0x10)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  43
  rsvd_11 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  43
  underbst (0x12)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  43
  rsvd_13 (0x13)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  44
  aeq (0x14)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  44
  det_err (0x15)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  44
  prbs_err (0x16)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  45
  lf (0x17)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  45
  rsvd_18 (0x18)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  46
  rsvd_19 (0x19)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  46
  rsvd_1a (0x1A)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  46
  i2csel (0x1B) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  46
  rsvd_1c (0x1C) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  47
  aeq_bst (0x1D) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  47
  id (0x1E) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  47
  revision (0x1F) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  48
  rsvd (0x20 to 0x23)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  48
  crossbar (0x65 to 0x6B)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  48
  rsvd_96 (0x96)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  49
  rev_fast (0x97)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  49
  rsvd_98 (0x98)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  49
  rsvd_99 (0x99)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  50
  rsvd_9a (0x9A)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  50
www.maximintegrated.com                                                                                                                                   Maxim Integrated │ 3


MAX96708                                                                                                                    14-Bit GMSL Deserializer
                                                                                                                  with Coax or STP Cable Input
                                           TABLE OF CONTENTS (CONTINUED)
  rsvd_9b (0x9B)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  51
  rsvd_9c (0x9C)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  51
  rsvd_9d (0x9D)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  51
  rsvd_9f (0x9F)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  52
  rsvd_a0 (0xA0)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  52
  rsvd_9e (0x9E)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  52
  rsvd_a1(0xA1)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  53
  rsvd_a2 (0xA2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  53
  rsvd_a3 (0xA3)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  53
  rsvd_a4 (0xA4)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  53
  rsvd_a5 (0xA5)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  54
  rsvd_a6 (0xA6)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  54
  rsvd_c9 (0xC9)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  54
  rsvd_ca (0xCA)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  55
  rsvd_cb (0xCB)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  55
  rsvd_cc (0xCC)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  55
  rsvd_cd (0xCD)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  56
  rsvd_fd (0xFD)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  56
  rsvd_fe (0xFE)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  56
  rsvd_ff (0xFF)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  56
Applications Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
  Parallel Interface  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  57
      Bus Data Width . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  57
      Bus Data Rates . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  57
  Crossbar Switch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  57
      Crossbar Switch Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  57
      Recommended Crossbar Switch Programming Procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  57
  Control-Channel Interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
      I2C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
      I2C Bit Rate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
      Software Programming of the Device Addresses  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
      I2C Address Translation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
      Configuration Blocking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
      Cascaded/Parallel Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
      Dual μC Control  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
      UART . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  61
      Base Mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  61
      UART Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  61
www.maximintegrated.com                                                                                                                                    Maxim Integrated │ 4


MAX96708                                                                                                                   14-Bit GMSL Deserializer
                                                                                                                 with Coax or STP Cable Input
                                          TABLE OF CONTENTS (CONTINUED)
      UART-to-I2C Conversion  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  62
      UART Bypass Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  63
      Device Address . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  63
   Cable Equalizer  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  63
   ERRB Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  63
      Auto-Error Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  63
   Board Layout  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  64
      Power-Supply Circuits and Bypassing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  64
      High-Frequency Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  64
   ESD Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  64
   Compatibility with Other GMSL Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  65
   Device Configuration and Component Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
      Internal Input Pulldowns . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  65
      Multifunction Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  65
      I2C/UART Pullup Resistors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  65
      AC-Coupling Capacitors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  65
      Cables and Connectors  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  65
   PRBS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  66
   GPI/GPO  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  66
      Fast Detection of Loss-of-Lock . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  66
      Providing a Frame Sync (Camera Applications) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  66
   Entering/Exiting Sleep Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  66
Typical Application Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
Revision History  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
                                                                 LIST OF FIGURES
Figure 1. Reverse Control-Channel Output Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 2. Test Circuit for Differential Input Measurement . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Figure 4. Line Fault . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Figure 3. Test Circuit for Single-Ended Input Measurement  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Figure 5. Worst-Case Pattern Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 6. I2C Timing Parameters  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 7. Output Rise-and-Fall Times . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 8. Deserializer Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 9. GPI-to-GPO Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
www.maximintegrated.com                                                                                                                                  Maxim Integrated │ 5


MAX96708                                                                                                                 14-Bit GMSL Deserializer
                                                                                                              with Coax or STP Cable Input
                                             LIST OF FIGURES (CONTINUED)
Figure 10. Lock Time  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 11. Power-Up Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 12. Active Output to High-Impedance Time, High Impedance to Active-Output Time Test Circuit  . . . . . . . . . 25
Figure 13. Active Output to High-Impedance Time, High Impedance to Active-Output Time . . . . . . . . . . . . . . . . . . . 25
Figure 14. 24-Bit Mode Serial-Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Figure 15. 32-Bit Mode Serial-Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Figure 16. Coax Connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Figure 17. Crosspoint-Switch Dataflow . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Figure 18. State Diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Figure 19. GMSL-UART Data Format for Base Mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
Figure 20. GMSL-UART Protocol for Base Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
Figure 21. SYNC Byte (0x79)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
Figure 22. ACK Byte (0xC3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
Figure 23. Format Conversion Between GMSL UART and I2C with Register Address (I2CMETHOD = 0) . . . . . . . . 62
Figure 24. Format Conversion Between GMSL UART and I2C with Register Address (I2CMETHOD = 1)  . . . . . . . . 62
Figure 25. Human Body Model ESD Test Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
Figure 26. IEC 61000-4-2 Contact Discharge ESD Test Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
Figure 27. ISO 10605 Contact Discharge ESD Test Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
                                                                LIST OF TABLES
Table 1. Reverse Control-Channel Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Table 2. Link-Startup Procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Table 3. Output-Data Width Selection  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
Table 4. Data-Rate Selection Table  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
Table 5. Output Map (DBL = 0 or DBL = 1, First Word) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
Table 6. Output Map (DBL = 1, Second Word) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
Table 7. Legend . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
Table 8. Default-Device Address  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
Table 9. Cable-Equalizer Boost Levels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
Table 10. Feature Compatibility  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
Table 11. Suggested Connectors and Cables for GMSL  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
www.maximintegrated.com                                                                                                                                Maxim Integrated │ 6


MAX96708                                                                                                                              14-Bit GMSL Deserializer
                                                                                                                            with Coax or STP Cable Input
Absolute Maximum Ratings
AVDD to EP*.........................................................-0.5V to +1.9V                    Operating Temperature Range...........................-40°C to +115°C
DVDD to EP*.........................................................-0.5V to +1.9V                    Junction Temperature.......................................................+150°C
IOVDD to EP*........................................................-0.5V to +3.9V                    Storage Temperature Range............................. -40°C to +150°C
LMN_ to EP* (15mA current limit).........................-0.5V to +3.9V                               Soldering Temperature (reflow)........................................+260°C
IN_+, IN_- to EP*..................................................-0.5V to +1.9V                     Continuous Power Dissipation TA = +70°C, 32-pin TQFN
All Other Pins to EP*.......................... -0.5V to (IOVDD + 0.5V)V                                  (derate 34.5 mW/°C above +70°C.).......................2758.6mW
IN_+, IN_- Short Circuit to Ground or Supply............Continuous                                    *EP connected to IC ground.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these
or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
device reliability.
Package Thermal Characteristics
For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a “+”,
“#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing
pertains to the package regardless of RoHS status.
32-Pin TQFN-EP
                         PACKAGE CODE                                          T3255+8
 Outline Number                                                                21-0140
 Land Pattern Number                                                           90-0013
 Thermal Resistance, Single Layer Board:
 Junction-to-Ambient (θJA)                                                     47
 Junction-to-Case Thermal Resistance (θJC)                                     1.7
 Thermal Resistance, Four Layer Board:
 Junction-to-Ambient (θJA)                                                     29
 Junction-to-Case Thermal Resistance (θJC)                                     1.7
Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board.
For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.
www.maximintegrated.com                                                                                                                                            Maxim Integrated │ 7


MAX96708                                                                              14-Bit GMSL Deserializer
                                                                               with Coax or STP Cable Input
DC Electrical Characteristics
(VDVDD = VAVDD = 1.7 to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground, TA = -40°C to
+115°C, Typical values are at, VDVDD = VAVDD = VIOVDD = 1.8V, TA = +25°C, unless otherwise noted.) (Note 1)
         PARAMETER                SYMBOL                 CONDITIONS                     MIN        TYP       MAX       UNITS
 SINGLE-ENDED INPUTS (GPI, CXTP, I2CSEL, ADD_, HIM, PWDNB, MS)
                                                                                       0.65 x
 High-Level Input Voltage           VIH1                                                                                  V
                                                                                      VIOVDD
                                                                                                             0.35 x
 Low-Level Input Voltage            VIL1                                                                                  V
                                                                                                            VIOVDD
 Input Current                      IIN1   VIN = 0 to VIOVDD                             -20                   20        μA
 SINGLE-ENDED OUTPUTS (DOUT_, VS, HS, DE, PCLKOUT)
                                                                                      VIOVDD
                                           IOH = -2mA, DCS = 0
 High-Level                                                                             - 0.3
                                   VOH1                                                                                   V
 Output Voltage                                                                       VIOVDD
                                           IOH = -2mA, DCS = 1
                                                                                        - 0.2
 Low-Level                                 IOL = 2mA, DCS = 0                                                 0.3
                                   VOL1                                                                                   V
 Output Voltage                            IOL = 2mA, DCS = 1                                                 0.2
 High-Impedance
                                    IOZ    OUTENB = 1, VOUT = 0V or VIOVDD               -20                   20        μA
 Output Current
                                           DOUT_, VO = 0V, DCS = 0,
                                                                                         15         25         39
                                           VIOVDD = 3.0V to 3.6V
                                           DOUT_, VO = 0V, DCS = 0,
                                                                                          3          7         13
                                           VIOVDD = 1.7V to 1.9V
                                           DOUT_, VO = 0V, DCS = 1,
                                                                                         20         35         63
                                           VIOVDD = 3.0V to 3.6V
                                           DOUT_, VO = 0V, DCS = 1,
                                                                                          5         10         21
                                           VIOVDD = 1.7V to 1.9V
 Output Short-Circuit Current       IOS                                                                                  mA
                                           PCLKOUT_, VO = 0V, DCS = 0,
                                                                                         15         33         50
                                           VIOVDD = 3.0V to 3.6V
                                           PCLKOUT_, VO = 0V, DCS = 0,
                                                                                          5         10         17
                                           VIOVDD = 1.7V to 1.9V
                                           PCLKOUT_, VO = 0V, DCS = 1,
                                                                                         30         54         97
                                           VIOVDD = 3.0V to 3.6V
                                           PCLKOUT_, VO = 0V, DCS = 1,
                                                                                          9         16         32
                                           VIOVDD = 1.7V to 1.9V
www.maximintegrated.com                                                                                     Maxim Integrated │ 8


MAX96708                                                                              14-Bit GMSL Deserializer
                                                                               with Coax or STP Cable Input
DC Electrical Characteristics (continued)
(VDVDD = VAVDD = 1.7 to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground, TA = -40°C to
+115°C, Typical values are at, VDVDD = VAVDD = VIOVDD = 1.8V, TA = +25°C, unless otherwise noted.) (Note 1)
          PARAMETER               SYMBOL                 CONDITIONS                     MIN        TYP       MAX       UNITS
 UART/I2C and GENERAL-PURPOSE I/Os (RX/SDA, TX/SCL, GPIO_, ERRB, LOCK, LFLTB) with OPEN-DRAIN OUTPUTS
                                                                                        0.7 x
 High-Level Input Voltage           VIH2                                                                                  V
                                                                                      VIOVDD
                                                                                                             0.3 x
 Low-Level Input Voltage            VIL2                                                                                  V
                                                                                                            VIOVDD
                                           VIN = 0 to VIOVDD (Note 2), RX/SDA,
                                    IIN2                                                -110                    5
                                           TX/SCL
 Input Current                                                                                                           μA
                                           VIN = 0 to VIOVDD (Note 2), GPIO_,
                                     IIN                                                 -80                    5
                                           ERRB, LOCK
 Low-Level Open-Drain Output               IOL = 3mA, VIOVDD = 1.7V to 1.9V                                   0.4
                                    VOL                                                                                   V
 Voltage                                   IOL = 3mA, VIOVDD = 3.0V to 3.6V                                   0.3
 Input Capacitance                  CIN    Each pin (Note 3)                                                   10         pF
 OUTPUTS FOR REVERSE CONTROL CHANNEL (IN0+, IN0-, IN1+, IN1-)
                                           Forward channel disabled,
                                                                                         30                    60
 Differential High-Output Peak             normal-immunity mode (Figure 1)
                                   VRODH                                                                                 mV
 Voltage (VIN+ - VIN-)                     Forward channel disabled, high-immunity
                                                                                         50                   100
                                           mode (Figure 1)
                                           Forward channel disabled,
                                                                                         -60                  -30
 Differential Low-Output Peak              normal-immunity mode (Figure 1)
                                   VRODL                                                                                 mV
 Voltage (VIN+ - VIN-)                     Forward channel disabled, high-immunity
                                                                                        -100                  -50
                                           mode (Figure 1)
                                           Forward channel disabled,
                                                                                         30                    60
 Single-Ended High-Output                  normal-immunity mode (Figure 1)
                                   VROSH                                                                                 mV
 Peak Voltage                              Forward channel disabled, high-immunity
                                                                                         50                   100
                                           mode (Figure 1)
                                           Forward channel disabled,
                                                                                         -60                  -30
 Single-Ended Low-Output                   normal-immunity mode (Figure 1)
                                   VROSL                                                                                 mV
 Peak Voltage                              Forward channel disabled, high-immunity
                                                                                        -100                  -50
                                           mode (Figure 1)
www.maximintegrated.com                                                                                     Maxim Integrated │ 9


MAX96708                                                                              14-Bit GMSL Deserializer
                                                                               with Coax or STP Cable Input
DC Electrical Characteristics (continued)
(VDVDD = VAVDD = 1.7 to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground, TA = -40°C to
+115°C, Typical values are at, VDVDD = VAVDD = VIOVDD = 1.8V, TA = +25°C, unless otherwise noted.) (Note 1)
          PARAMETER               SYMBOL                   CONDITIONS                   MIN        TYP      MAX        UNITS
 DIFFERENTIAL INPUTS (IN0+, IN0-, IN1+, IN1-)
                                           Activity detector, medium threshold
 Differential High-Input                                                                                      60
                                           (0x22 D[6:5] = 01) (Figure 2)
 Threshold Peak Voltage            VIDH(P)                                                                              mV
 (VIN+ - VIN-)                             Activity detector, low threshold
                                                                                                              49
                                           (0x22 D[6:5] = 00) (Figure 2)
                                           Activity detector, medium threshold
 Differential Low-Input                                                                  -60
                                           (0x22 D[6:5] = 01) (Figure 2)
 Threshold Peak Voltage            VIDL(P)                                                                              mV
 (VIN+ - VIN-)                             Activity detector, low threshold
                                                                                         -49
                                           (0x22 D[6:5] = 00) (Figure 2)
 Input Common-Mode Voltage
                                    VCMR                                                   1        1.3      1.6         V
 (VIN+ + VIN-)/2
 Differential-Input Resistance
                                      RI                                                  80        100      130         Ω
 (Internal)
 SINGLE-ENDED INPUTS (IN0+, IN0-, IN1+, IN1-)
                                           Activity detector, medium threshold
                                                                                                              43
 Single-Ended High-Input                   (0x22 D[6:5] = 01) (Figure 3)
                                   VISH(P)                                                                              mV
 Threshold Peak Voltage                    Activity detector, low threshold
                                                                                                              33
                                           (0x22 D[6:5] = 00) (Figure 3)
                                           Activity detector, medium threshold
                                                                                         -43
 Single-Ended Low-Input                    (0x22 D[6:5] = 01) (Figure 3)
                                   VISL(P)                                                                              mV
 Threshold Peak Voltage                    Activity detector, low threshold
                                                                                         -33
                                           (0x22 D[6:5] = 00) (Figure 3)
 Input Resistance (Internal)          RI                                                 40          50       65         Ω
 LINE FAULT DETECTION INPUTS (LMN0, LMN1)
 Short-to-Ground Threshold           VTG   (Figure 4)                                                        0.3         V
 Normal Threshold                    VTN   (Figure 4)                                   0.57                1.07         V
                                                                                                            VIO +
 Open Threshold                      VTO   (Figure 4)                                   1.45                             V
                                                                                                            0.06
 Open-Input Voltage                  VIO   (Figure 4)                                   1.47                1.75         V
 Short-to-Battery Threshold          VTE   (Figure 4)                                   2.47                             V
www.maximintegrated.com                                                                                   Maxim Integrated │ 10


MAX96708                                                                              14-Bit GMSL Deserializer
                                                                               with Coax or STP Cable Input
DC Electrical Characteristics (continued)
(VDVDD = VAVDD = 1.7 to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground, TA = -40°C to
+115°C, Typical values are at, VDVDD = VAVDD = VIOVDD = 1.8V, TA = +25°C, unless otherwise noted.) (Note 1)
          PARAMETER               SYMBOL                CONDITIONS                      MIN        TYP      MAX       UNITS
 POWER SUPPLY
                                           fPCLKOUT = 116MHz, BWS = 0, double
                                                                                                    95       115
                                           output, AVDD + DVDD (1.9V)
                                           fPCLKOUT = 116MHz, BWS = 0, double
                                           output, IOVDD (1.9V) CL = 5pF                            22       25
                                           (DCS = 0) (Note 3)
                                           fPCLKOUT = 116MHz, BWS = 0, double
                                           output, IOVDD (1.9V), CL = 10pF                          31       35
                                           (DCS = 1) (Note 3)
                                           fPCLKOUT = 116MHz, BWS = 0, double
                                           output, IOVDD (3.6V), CL = 5pF                           44       49
                                           (DCS = 0) (Note 3)
                                           fPCLKOUT = 116MHz, BWS = 0, double
                                           output, IOVDD (3.6V), CL = 10pF                          63       70
                                           (DCS = 1) (Note 3)
                                           fPCLKOUT = 87MHz, BWS = 1, double
                                           output, IOVDD (1.9V), AVDD + DVDD                        95       115
                                           (1.9V)
                                           fPCLKOUT = 87MHz, BWS = 1, double
 Worst-Case Supply Current
                                   IWCS    output, IOVDD (1.9V), CL = 5pF (DCS = 0)                 17       19
 (Figure 5)
                                           (Note 3)
                                           fPCLKOUT = 87MHz, BWS = 1, double
                                           output, IOVDD (1.9V), CL = 10pF                          24       27
                                           (DCS = 1) (Note 3)
                                           fPCLKOUT = 87MHz, BWS = 1, double
                                           output, IOVDD (3.6V), CL = 5pF (DCS = 0)                 33       36
                                           (Note 3)
                                           fPCLKOUT = 87MHz, BWS = 1, double
                                           output, IOVDD (3.6V), CL = 10pF                          44       49
                                           (DCS = 1) (Note 3)
                                           fPCLKOUT = 58MHz, BWS = 0, single
                                                                                                    70       84
                                           output, AVDD + DVDD (1.9V)
                                           fPCLKOUT = 58MHz, BWS = 0, single
                                           output, IOVDD (1.9V), CL = 5pF                           11       13
                                           (DCS = 0) (Note 3)
                                           fPCLKOUT = 58MHz, BWS = 0, single
                                           output, IOVDD (3.6V), CL = 10pF                          15       18
                                           (DCS = 1) (Note 3)
www.maximintegrated.com                                                                                   Maxim Integrated │ 11


MAX96708                                                                              14-Bit GMSL Deserializer
                                                                               with Coax or STP Cable Input
DC Electrical Characteristics (continued)
(VDVDD = VAVDD = 1.7 to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground, TA = -40°C to
+115°C, Typical values are at, VDVDD = VAVDD = VIOVDD = 1.8V, TA = +25°C, unless otherwise noted.) (Note 1)
          PARAMETER               SYMBOL                 CONDITIONS                     MIN        TYP      MAX        UNITS
 POWER SUPPLY (continued)
                                           fPCLKOUT = 58MHz, BWS = 0, single
                                           output, IOVDD (3.6V), CL = 5pF                            22       25
                                           (DCS = 0) (Note 3)
                                           fPCLKOUT = 58MHz, BWS = 0, single
                                           output, IOVDD (3.6V), CL = 10pF                           30       34
                                           (DCS = 1) (Note 3)
                                           fPCLKOUT = 43.5MHz, BWS = 1, single
                                                                                                     70       84
                                           output, AVDD + DVDD (1.9V)
                                           fPCLKOUT = 43.5MHz, BWS = 1, single
 Worst-Case Supply Current                 output, IOVDD (1.9V), CL = 5pF                             8       10
                                   IWCS                                                                                 mA
 (Figure 5) (continued)                    (DCS = 0) (Note 3)
                                           fPCLKOUT = 43.5MHz, BWS = 1, single
                                           output, IOVDD (1.9V), CL = 10pF                           12       14
                                           (DCS = 1) (Note 3)
                                           fPCLKOUT = 43.5MHz, BWS = 1, single
                                           output, IOVDD (3.6V), CL = 5pF                            16       18
                                           (DCS = 0) (Note 3)
                                           fPCLKOUT = 43.5MHz, BWS = 1, single
                                           output, IOVDD (3.6V), CL = 10pF                           22       25
                                           (DCS = 1) (Note 3)
                                           Wake-up receivers enabled                                 54      160
 Sleep-Mode Supply Current          ICCS                                                                                 μA
                                           Wake-up receivers disabled                                15      100
 Power-Down Supply Current          ICCZ   PWDNB = low                                               15      100         μA
 ESD PROTECTION
                                           Human Body Model, RD = 1.5kΩ,
                                                                                                     ±8
                                           CS = 100pF
                                           IEC 61000-4-2, RD = 330Ω, CS = 150pF,
                                                                                                    ±10
                                           Contact discharge
                                           IEC 61000-4-2, RD = 330Ω, CS = 150pF,
 IN+, IN- (Note 4)                 VESD                                                             ±15                  kV
                                           Air discharge
                                           ISO 10605, RD = 2kΩ, CS = 330pF,
                                                                                                    ±10
                                           Contact discharge
                                           ISO 10605, RD = 2kΩ, CS = 330pF,
                                                                                                    ±30
                                           Air discharge
                                           Human Body Model, RD = 1.5kΩ,
                                                                                                     ±4                  kV
 All Other Pins (Note 5)           VESD    CS = 100pF
                                           Machine Model                                            250                   V
www.maximintegrated.com                                                                                   Maxim Integrated │ 12


MAX96708                                                                                14-Bit GMSL Deserializer
                                                                                    with Coax or STP Cable Input
AC Electrical Characteristics
(VDVDD = VAVDD = 1.7 to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground, TA = -40°C to
+115°C, Typical values are at, VDVDD = VAVDD = VIOVDD = 1.8V, TA = +25°C, unless otherwise noted.) (Note 1)
          PARAMETER               SYMBOL                    CONDITIONS                    MIN      TYP      MAX       UNITS
 PARALLEL CLOCK OUTPUT (PCLKOUT)
                                           BWS = 1, DRS = 1, single output                6.25               12.5
                                           BWS = 0, DRS = 1, single output                8.33              16.66
                                           BWS = 1, DRS = 0, single output                12.5               43.5
 Clock Frequency                  fPCLKOUT                                                                              MHz
                                           BWS = 0, DRS = 0, single output               16.66                58
                                           BWS = 1, DRS = 0, double output                 25                 87
                                           BWS = 0, DRS = 0, double output               33.33               116
                                           PCLKOUT and DOUT_, DCS = 1,
                                           CL = 10pF or DCS = 0, CL = 5pF,                0.4T     0.5T
                                           nonstaggered DOUT_
 Data Valid Before Clock            tDVB                                                                                 ns
                                           PCLKOUT and DOUT_, DCS = 1,
                                           CL = 10pF or DCS = 0, CL = 5pF,               0.35T     0.4T
                                           staggered DOUT_
                                           PCLKOUT and DOUT_, DCS = 1,
                                           CL = 10pF or DCS = 0, CL = 5pF,               0.35T     0.4T
                                           nonstaggered DOUT_
 Data Valid After Clock              tDVA                                                                                ns
                                           PCLKOUT and DOUT_, DCS = 1, CL =
                                           10pF or DCS = 0, CL = 5pF,                     0.3T    0.35T
                                           staggered DOUT_
                                           RMS period jitter, spread off, 1.74Gbps
                                           PRBS pattern, UI = 1/fPCLKOUT, DBL = 1,                 0.05
                                           double output)                                                                UI
 Clock Jitter                          tJ
                                           Period jitter; peak-to-peak, spread off,
                                           1.74Gbps, PRBS pattern, UI = 1/fPCLKOUT,                0.01
                                           DBL = 0, single output)
 I2C/UART PORT TIMING
 I2C/UART Bit Rate                                                                         9.6              1000        kbps
                                           30% to 70%, CL = 10pF to 100pF,
 Output Rise Time                     tR                                                   20                150         ns
                                           1kΩ pullup to IOVDD
                                           70% to 30%, CL = 10pF to 100pF,
 Output Fall Time                      tF                                                  20                150         ns
                                           1kΩ pullup to IOVDD
 I2C TIMING (Figure 6)
                                           Low fSCL range: (I2CMSTBT = 010,
                                                                                           9.6               100
                                           I2CSLVSH = 10)
                                           Mid fSCL range: (I2CMSTBT 101,
 SCL Clock Frequency                 fSCL                                                >100                400        kHz
                                           I2CSLVSH = 01)
                                           High fSCL range: (I2CMSTBT = 111,
                                                                                         >400               1000
                                           I2CSLVSH = 00)
www.maximintegrated.com                                                                                   Maxim Integrated │ 13


MAX96708                                                                              14-Bit GMSL Deserializer
                                                                               with Coax or STP Cable Input
AC Electrical Characteristics (continued)
(VDVDD = VAVDD = 1.7 to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground, TA = -40°C to
+115°C, Typical values are at, VDVDD = VAVDD = VIOVDD = 1.8V, TA = +25°C, unless otherwise noted.) (Note 1)
         PARAMETER                SYMBOL                 CONDITIONS                     MIN        TYP      MAX       UNITS
                                           fSCL range, Low                                4
 START Condition Hold Time         tHD:STA fSCL range, Mid                               0.6                             µs
                                           fSCL range, High                             0.26
                                           fSCL range, Low                               4.7
 Low Period of SCL Clock             tLOW  fSCL range, Mid                               1.3                             µs
                                           fSCL range, High                              0.5
                                           fSCL range, Low                                4
 High Period of SCL Clock           tHIGH  fSCL range, Mid                               0.6                             µs
                                           fSCL range, High                             0.26
                                           fSCL range, Low                               4.7
 Repeated START Condition
                                   tSU:STA fSCL range, Mid                               0.6                             µs
 Setup Time
                                           fSCL range, High                             0.26
                                           fSCL range, Low                                0
 Data Hold Time                    tHD:DAT fSCL range, Mid                                0                              ns
                                           fSCL range, High                               0
                                           fSCL range, Low                              250
 Data Setup Time                   tSU:DAT fSCL range, Mid                              100                              ns
                                           fSCL range, High                              50
                                           fSCL range, Low                                4
 Setup Time for STOP
                                   tSU:STO fSCL range, Mid                               0.6                             µs
 Condition
                                           fSCL range, High                             0.26
                                           fSCL range, Low                               4.7
 Bus Free Time                       tBUF  fSCL range, Mid                               1.3                             µs
                                           fSCL range, High                              0.5
                                           fSCL range, Low                                                  3.45
 Data Valid Time                   tVD:DAT fSCL range, Mid                                                   0.9         µs
                                           fSCL range, High                                                 0.45
                                           fSCL range, Low                                                  3.45
 Data Valid Acknowledge Time       tVD:ACK fSCL range, Mid                                                   0.9         µs
                                           fSCL range, High                                                 0.45
                                           fSCL range, Low                                                    50
 Pulse Width of Spikes
                                      tSP  fSCL range, Mid                                                    50         ns
 Suppressed
                                           fSCL range, High                                                   50
 Capacitive load each bus line        CB                                                                     100         pF
www.maximintegrated.com                                                                                   Maxim Integrated │ 14


MAX96708                                                                                  14-Bit GMSL Deserializer
                                                                                      with Coax or STP Cable Input
AC Electrical Characteristics (continued)
(VDVDD = VAVDD = 1.7 to 1.9V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected to PCB ground, TA = -40°C to
+115°C, Typical values are at, VDVDD = VAVDD = VIOVDD = 1.8V, TA = +25°C, unless otherwise noted.) (Note 1)
           PARAMETER                SYMBOL                      CONDITIONS                   MIN        TYP      MAX       UNITS
 SWITCHING CHARACTERISTICS (Note 3)
                                                 20% to 80%, VIOVDD = 1.7V to 1.9V,
                                                                                              0.4                 2.2
                                                 DCS = 1, CL = 10pF
                                                 20% to 80%, VIOVDD = 1.7V to 1.9V,
                                                                                              0.5                 2.8
 PCLKOUT Rise-and-Fall Time                      DCS = 0, CL = 5pF
                                       tR, tF                                                                                 ns
 (Figure 7)                                      20% to 80%, VIOVDD = 3.0V to 3.6V,
                                                                                             0.25                 1.8
                                                 DCS = 1, CL = 10pF
                                                 20% to 80%, VIOVDD = 3.0V to 3.6V,
                                                                                              0.3                  2
                                                 DCS = 0, CL = 5pF
                                                 20% to 80%, VIOVDD = 1.7V to 1.9V,
                                                                                              0.5                 3.1
                                                 DCS = 1, CL = 10pF
                                                 20% to 80%, VIOVDD = 1.7V to 1.9V,
                                                                                              0.6                 3.8
 Parallel Data Rise-and-Fall                     DCS = 0, CL = 5pF
                                       tR, tF                                                                                 ns
 Time (Figure 7)                                 20% to 80%, VIOVDD = 3.0V to 3.6V,
                                                                                              0.3                 2.2
                                                 DCS = 1, CL = 10pF
                                                 20% to 80%, VIOVDD = 3.0V to 3.6V,
                                                                                              0.4                 2.4
                                                 DCS = 0, CL = 5pF
 Deserializer Delay                     tSD      (Figure 8) (Note 6)                                             2160        Bits
 Reverse Control-Channel
                                         tR      No forward-channel data transmission         180                 400         ns
 Output Rise Time
 Reverse Control-Channel
                                         tF      No forward-channel data transmission         180                 400         ns
 Output Fall Time
                                                 Deserializer GPI to serializer GPO
 GPI-to-GPO Delay                     tGPIO                                                                       350         µs
                                                 (Figure 9)
                                                 (Figure 10) AEQ on                                               1.6
 Lock Time (Note 3)                   tLOCK                                                                                   ms
                                                 (Figure 10) AEQ off                                               1
 Power-Up Time                          tPU      (Figure 11)                                                      6.5         ms
 Active Output to High-Imped-                    (Figure 12, Figure 13)
                                       tOAZ                                                                       250         ns
 ance Time                                       CC write OUTENB =1
 Active High-Impedance to                        (Figure 12, Figure 13)
                                       tOZA                                                                       250         ns
 Output Time                                     CC write OUTENB =0
Note 1: Limits are 100% production tested at TA = +115°C. Limits over the operating temperature range are guaranteed by design 		
          and characterization, unless otherwise noted.
Note 2: IIN min is due to voltage drop across the internal pullup resistor.
Note 3: Not production tested. Guaranteed by design.
Note 4: Specified pin to ground.
Note 5: Specified pin to all supply/ground.
Note 6: Measured in serial link bit times. Bit time = 1/(30 x fPCLKOUT) for BWS = GND. Bit time = 1/(40 x fPCLKOUT) for BWS = 1.
www.maximintegrated.com                                                                                        Maxim Integrated │ 15


MAX96708                                                                                                                                                14-Bit GMSL Deserializer
                                                                                                                                                    with Coax or STP Cable Input
Typical Operating Characteristics
(VAVDD = VDVDD = VIOVDD = 1.8V, TA = +25°C, unless otherwise noted.)
                                                          SUPPLY CURRENT vs.                                                                                 SUPPLY CURRENT vs.
                                                   PIXEL CLOCK FREQUENCY (BWS = 0)                                                                    PIXEL CLOCK FREQUENCY (BWS = 1)
                                                                                               toc01                                                                                                toc02
                                        100                                                                                            100
                                                   PRBS ON,             EQ ON                                                                        PRBS ON,             EQ ON         DBL = 1
                                                  COAX MODE                                                                                         COAX MODE
                                         90                                                                                                90
          SUPPLY CURRENT (mA)                                                                            SUPPLY CURRENT (mA)
                                         80                                                                                                80        DBL = 0
                                                   DBL = 0
                                         70                                                                                                70
                                         60                                                                                                60
                                         50                                              DBL = 1                                           50
                                                                             EQ OFF                                                                                               EQ OFF
                                         40                                                                                                40
                                              15         35           55        75      95         115                                          10             30            50            70           90
                                                             PIXEL CLOCK FREQUENCY (MHz)                                                                   PIXEL CLOCK FREQUENCY (MHz)
                                               MAXIMUM PIXEL CLOCK FREQUENCY vs.                                                                 MAXIMUM PIXEL CLOCK FREQUENCY vs.
                                                 STP CABLE LENGTH (BER < 10-10)                                                                    COAX CABLE LENGTH (BER < 10-10)
                                                                                               toc03                                                                                                toc04
                                         70                                                                                                70
                                                   NO PE, DBL = 0                            AEQ                                                     NO PE, DBL = 0                               AEQ
                                         60                                                                                                60
          PIXEL CLOCK FREQUENCY (MHz)                                                                        PIXEL CLOCK FREQUENCY (MHz)
                                         50                                                                                                50
                                         40                                                                                                40
                                                                                        9.7dB EQ                                                                     NO EQ
                                                       NO EQ
                                         30                                                                                                30
                                                         4.3dB EQ                                                                                                            4.3dB EQ
                                         20                                                                                                20
                                         10          BER CAN BE AS LOW AS 10-12 FOR                                                        10          BER CAN BE AS LOW AS 10-12 FOR
                                                      CABLE LENGTHS LESS THAN 15m                                                                       CABLE LENGTHS LESS THAN 15m
                                          0                                                                                                0
                                              0              5        10        15      20         25                                           0              10            20            30           40
                                                                 STP CABLE LENGTH (m)                                                                               COAX CABLE LENGTH (m)
www.maximintegrated.com                                                                                                                                                                           Maxim Integrated │ 16


MAX96708                                                                                                                                     14-Bit GMSL Deserializer
                                                                                                                                         with Coax or STP Cable Input
Pin Configuration
                                       DOUT5/HIM   DOUT6/ADD0                     DOUT7/ADD1   DOUT8/ADD2   DOUT9/ADD3   DOUT10/I2CSEL
                      TOP VIEW
                                                                IOVDD   PCLKOUT
                                       24           23          22       21         20           19           18           17
                          DOUT4   25                                                                                                      16   DOUT11/CXTP/DE
                          DOUT3   26                                                                                                      15   DOUT12/HS
                          PWDNB   27                                                                                                      14   DOUT13/VS
                          LFLTB   28                                                                                                      13   DVDD
                                                                      MAX96708
                          DOUT2   29                                                                                                      12 LOCK
                          DOUT1   30                                                                                                      11 ERRB
                          DOUT0   31                                                                                                      10 TX/SCL
                                                   +
                            MS    32                                                                                                      9    RX/SDA
                                          1            2          3        4           5            6            7             8
                                       GPI
                                                   LMN1         IN1+    IN1-
                                                                                  AVDD         IN0+         IN0-         LMN0
                                                                    TQFN
                                                                 (5mm x 5mm)
www.maximintegrated.com                                                                                                                                         Maxim Integrated │ 17


MAX96708                                                                                    14-Bit GMSL Deserializer
                                                                                     with Coax or STP Cable Input
Pin Description
     PIN            NAME                                      FUNCTION                              REF SUPPLY       TYPE
 POWER
                               1.8V Analog Power Supply. Bypass AVDD to EP with 0.1μF and
       5            AVDD       0.001μF capacitors placed as close as possible to the device, with                    Power
                               the smaller-value capacitor closest to AVDD.
                               1.8V Digital Power Supply. Bypass DVDD to EP with 0.1μF and
      13            DVDD       0.001μF capacitors placed as close as possible to the device, with                    Power
                               the smaller-value capacitor closest to DVDD.
                               I/O Supply Voltage. 1.8V to 3.3V logic I/O power supply. Bypass
                               IOVDD to EP with 0.1μF and 0.001μF capacitors placed as close
      22           IOVDD                                                                                             Power
                               as possible to the device, with the smaller-value capacitor closest
                               to IOVDD.
                               Exposed Pad. EP is internally connected to device ground. Must
      EP              —        connect EP to the PCB ground plane through a via array for proper                     Power
                               thermal and electrical performance.
 HIGH-SPEED DIGITAL
 High-Speed Digital / Multifunction
                               Parallel-Data/Vertical-Sync Output. Defaults to parallel-data
      14        DOUT13/VS      output on power-up. Vertical-sync output when HS/VS encoding is        IOVDD          Digital
                               enabled.
                               Parallel-Data/Horizontal-Sync Output. Defaults to parallel-data
      15        DOUT12/HS      output on power-up. Horizontal-sync output when HS/VS encoding         IOVDD          Digital
                               is enabled.
                               Parallel-Data Output/Cable-Type Input/Data-Enable Output with
                               internal pulldown to EP. CX/TP is latched at power-up, or when
                  DOUT11/      resuming from power-down mode (PWDNB = low), and switches
      16                                                                                              IOVDD          Digital
                  CXTP/DE      to parallel/data-enable output after power-up. Connect CXTP to
                               IOVDD with a 30kΩ resistor to set high (coax mode), or leave open
                               to set low (twisted-pair mode).
                               Parallel-Data Output/I2C-Select Input with Internal Pulldown to EP.
                               I2CSEL is latched at power-up, or when resuming from power-
                  DOUT10/
      17                       down mode (PWDNB = low), and switches to parallel-data output          IOVDD          Digital
                   I2CSEL
                               after power-up. Connect I2CSEL to IOVDD with a 30kΩ resistor to
                               set high (I2C interface), or leave open to set low (UART interface).
                               Parallel-Data Output/Address Input with Internal Pulldown to EP.
                               ADD3 is latched at power-up, or when resuming from power-down
                  DOUT9/
      18                       mode (PWDNB = low), and switches to parallel-data output after         IOVDD          Digital
                    ADD3
                               power-up. Connect ADD3 to IOVDD with a 30kΩ resistor to set
                               high, or leave open to set low.
                               Parallel-Data Output/Address Input with Internal Pulldown to EP.
                               ADD2 is latched at power-up, or when resuming from power-down
                  DOUT8/
      19                       mode (PWDNB = low), and switches to parallel-data output after         IOVDD          Digital
                    ADD2
                               power-up. Connect ADD2 to IOVDD with a 30kΩ resistor to set
                               high, or leave open to set low.
www.maximintegrated.com                                                                                    Maxim Integrated │ 18


MAX96708                                                                                    14-Bit GMSL Deserializer
                                                                                    with Coax or STP Cable Input
Pin Description (continued)
     PIN           NAME                                      FUNCTION                                 REF SUPPLY       TYPE
                               Parallel-Data Output/Address Input with Internal Pulldown to EP.
                               ADD1 is latched at power-up, or when resuming from power-down
                  DOUT7/
      20                       mode (PWDNB = low), and switches to parallel-data output after           IOVDD          Digital
                    ADD1
                               power-up. Connect ADD1 to IOVDD with a 30kΩ resistor to set
                               high, or leave open to set low.
                               Parallel-Data Output/Address Input with Internal Pulldown to EP.
                               ADD0 is latched at power-up, or when resuming from power-down
                  DOUT6/
      23                       mode (PWDNB = low), and switches to parallel-data output after           IOVDD          Digital
                    ADD0
                               power-up. Connect ADD0 to IOVDD with a 30kΩ resistor to set
                               high, or leave open to set low.
                               Parallel-Data Output/High-Immunity Mode Input with Internal
                               Pulldown to EP. HIM input latched at power-up, or when resuming
                               from power-down mode (PWDNB = low), and switches to parallel-
      24        DOUT5/HIM                                                                               IOVDD          Digital
                               data output after power-up. Connect HIM to IOVDD with a 30kΩ
                               resistor to set high, or leave open to set low. HIGHIMM in the
                               serializer must be set to the same value.
 High-Speed Digital / Single Function
                               Parallel-Clock Output. Provides timing signal to latch parallel-data
      21         PCLKOUT                                                                                IOVDD          Digital
                               outputs to the input of another device.
      25           DOUT4       Parallel-Data Output                                                     IOVDD          Digital
      26           DOUT3       Parallel-Data Output                                                     IOVDD          Digital
      29           DOUT2       Parallel-Data Output                                                     IOVDD          Digital
      30           DOUT1       Parallel-Data Output                                                     IOVDD          Digital
      31           DOUT0       Parallel-Data Output                                                     IOVDD          Digital
 LINE FAULT
       2            LMN1       Line-Fault Monitor Input 1 (see Figure 4)                                               Analog
       8            LMN0       Line-Fault Monitor Input 0 (see Figure 4)                                               Analog
                               Line-Fault Output. LFLTB is active low, and has a 60kΩ internal pullup
      28           LFLTB       to IOVDD. LFLTB low indicates a line-fault condition at LMN0, or         IOVDD          Digital
                               LMN1. LFLTB is output high when PWDNB is low.
 OTHER PINS
                               General-Purpose Input with Internal Pulldown to EP. Serializer
       1             GPI                                                                                IOVDD          Digital
                               GPO (or INT) output follows the state of the GPI.
                               Noninverting CML Serial-Data Input 1. Coax input when CXTP
       3            IN1+
                               is high.
       4             IN1-      Inverting CML Serial-Data Input 1
                               Noninverting CML Serial-Data Input 0. Coax input when CXTP
       6            IN0+
                               is high.
       7             IN0-      Inverting CML Serial-Data Input 0
                               Receive/Serial Data. Input/output with internal 30kΩ pullup to
                               IOVDD. In UART mode, RX/SDA is the Rx input of the
       9          RX/SDA       serializer's UART. In I2C mode, RX/SDA is the SDA input/output           IOVDD          Digital
                               of the serializer's I2C master/slave. RX/SDA has an open-drain
                               driver and requires a pullup resistor.
www.maximintegrated.com                                                                                      Maxim Integrated │ 19


MAX96708                                                                              14-Bit GMSL Deserializer
                                                                               with Coax or STP Cable Input
Pin Description (continued)
     PIN           NAME                                  FUNCTION                            REF SUPPLY       TYPE
                          Transmit/Serial Clock. Input/output with internal 30kΩ pullup to
                          IOVDD. In UART mode, TX/SCL is the Tx output of the serializer's
     10            TX/SCL UART. In I2C mode, TX/SCL is the SCL input/output of the serial-      IOVDD         Digital
                          izer's I2C master/slave. TX/SCL has an open-drain driver and
                          requires a pullup resistor.
                          Error Output. Active-low, open-drain video data error output with
                          internal pullup to IOVDD. ERRB goes low when decoding errors
     11             ERRB  during normal operation exceed a programmed threshold, or when        IOVDD         Digital
                          at least one PRBS error is detected during a PRBS test. ERRB is
                          output high when PWDNB is low.
                          Lock Output. Open-drain output with internal pullup to IOVDD.
                          LOCK high indicates PLLs are locked with correct serial-word
                          boundary alignment. LOCK low indicates PLLs are not locked, or
     12             LOCK                                                                        IOVDD         Digital
                          incorrect serial-word boundary alignment. LOCK is low when the
                          configuration link is active. LOCK is output high when PWDNB is
                          low.
                          Active-Low, Power-Down Input with Internal Pulldown to EP.
     27           PWDNB   Set PWDNB low to enter power-down mode to reduce power                IOVDD         Digital
                          consumption.
                          Mode-Select Input with Internal Pulldown to EP. Set MS low to
     32              MS                                                                         IOVDD         Digital
                          select base mode. Set MS high to select bypass mode.
Functional Diagrams
                  VIDEO                                                                     VIDEO
     CAM                  MAX96709                                     MAX96708                         GPU
                   I 2C                                                                      I 2C
www.maximintegrated.com                                                                             Maxim Integrated │ 20


MAX96708                                                                             14-Bit GMSL Deserializer
                                                                               with Coax or STP Cable Input
                                                                                        RL/2
                                                  GMSL                    IN+
                                               DESERIALIZER
                                                                                 VOD
                                                           REVERSE
                                                   CONTROL-CHANNEL                            VCMR
                                                                           IN-
                                                       TRANSMITTER                      RL/2
                                        IN+                                           IN-
           VCMR
                                         IN-                                         IN+
                  VROH
                                0.9 x VROH
                       0.1 x VROH
    (IN+) - (IN-)
                                                                   0.1 x VROL
                                            tR
                                                                   0.9 x VROL
                                                                                                           VROL
                                                                                          tF
Figure 1. Reverse Control-Channel Output Parameters
www.maximintegrated.com                                                                           Maxim Integrated │ 21


MAX96708                                                                                             14-Bit GMSL Deserializer
                                                                                             with Coax or STP Cable Input
                           RL/2
                                                           IN+
                                                                                                                                VIS(P)
                                                                                                  49.9Ω     0.22µF
                                                 VID(P)
                                                                                                                                IN_
                           RL/2
                                                            IN- _
 VIN+
       +
       _                                 CIN           CIN                               +
                                                                                 VIN_
                      +                                                                  -
             VIN-                                                                                                    CIN
                      _
                                             VID(P) = | VIN+ - VIN- |
                                             VCMR = (VIN+ + VIN-)/2
Figure 2. Test Circuit for Differential Input Measurement                    Figure 3. Test Circuit for Single-Ended Input Measurement
                                                                                                                   1.8V
                                                                                                           45.3kΩ*        45.3kΩ*
                                                                GMSL
                                                           DESERIALIZER                                                              LMN0
                                                                        LMN0
                                                                                                                                     LMN1
                OUTPUT                                                                                     4.99kΩ*        4.99kΩ*         GMSL
                  LOGIC                                                                                                                DESERIALIZER
                   (IN+)                                                                         TWISTED PAIR
                                                                                                                                     IN+
                                                                                                                                     IN-
                                                                                49.9kΩ*      49.9kΩ* CONNECTORS
   LFLTB
                                                              REFERENCE                                              1.8V
                                                                VOLTAGE
                                                              GENERATOR
                                                                                                                          45.3kΩ*
                                                                        LMN1
                                                                                                                                    LMN0
                OUTPUT                                                                                                    4.99kΩ*         GMSL
                  LOGIC                                                                                                               DESERIALIZER
                   (IN-)                                                                           COAX
                                                                                                                                    IN+
                                                                                                                                    IN-
                                                                                           49.9kΩ*
                                                                                                      CONNECTORS         49.9Ω*
                                                                               *±1%
                                                                               TOLERANCE
Figure 4. Line Fault
www.maximintegrated.com                                                                                                        Maxim Integrated │ 22


MAX96708                                                                                                 14-Bit GMSL Deserializer
                                                                                                with Coax or STP Cable Input
                                        PCLKOUT
                                          DOUT_
                                       NOTE: PCLKOUT PROGRAMMED FOR RISING LATCH EDGE.
Figure 5. Worst-Case Pattern Output
                          START            BIT 7                                                                         STOP
                        CONDITION          MSB                 BIT 6                       BIT 0      ACKNOWLEDGE     CONDITION
   PROTOCOL
                           (S)             (A7)                (A6)                        (R/W)           (A)            (P)
                 tSU;STA             tLOW      tHIGH
                                                            1/fSCL
                                                                                                                                      VIOVDD x 0.7
        SCL
                                                                                                                                      VIOVDD x 0.3
                                                                                      tSP
                   tBUF                              tf
                                            tr
                                                                                                                                       VIOVDD x 0.7
        SDA
                                                                                                                                       VIOVDD x 0.3
                             tHD;STA                    tSU;DAT        tHD;DAT                   tVD;DAT         tVD;ACK      tSU;STO
Figure 6. I2C Timing Parameters
                                                                                   CL
                                                              SINGLE-ENDED OUTPUT LOAD
                                                                      0.8 x VI0VDD
                                                                      0.2 x VI0VDD
                                                            tR                          tF
Figure 7. Output Rise-and-Fall Times
www.maximintegrated.com                                                                                                       Maxim Integrated │ 23


MAX96708                                                                                                          14-Bit GMSL Deserializer
                                                                                                              with Coax or STP Cable Input
                              SERIAL-WORD LENGTH
                                 SERIAL WORD N                                  SERIAL WORD N+1                     SERIAL WORD N+2
        IN+/-
                    FIRST BIT                     LAST BIT
       DOUT_                               PARALLEL WORD N-2                            PARALLEL WORD N-1                     PARALLEL WORD N
    PCLKOUT
                                                                               tSD
                NOTE: PCLKOUT PROGRAMMED FOR RISING LATCHING EDGE.
Figure 8. Deserializer Delay
                                                                                                   VIH_MIN
                                                    DESERIALIZER
                                                        GPI
                                                               VIL_MAX
                                                                          tGPIO                  tGPIO
                                                                                   VOH_MIN
                                                         SERIALIZER
                                                             GPO
                                                                                                          VOL_MAX
Figure 9. GPI-to-GPO Delay
      IN+ - IN-                                                                                   IN+/-
                                                                                                             PWDN       VIH1
                                        tLOCK
                                                                                                                                tPU
      LOCK                                                            VOH
                                                                                                   LOCK                                            VOH
                              PWDN MUST BE HIGH
Figure 10. Lock Time                                                                       Figure 11. Power-Up Delay
www.maximintegrated.com                                                                                                                Maxim Integrated │ 24


MAX96708                                                                                   14-Bit GMSL Deserializer
                                                                                   with Coax or STP Cable Input
                                                MAX96708
                                                                                                  DOUT_
                                                                         CL          5kΩ
                                                                                        VIOVDD
                                UART/I2C                  RS/SDA
Figure 12. Active Output to High-Impedance Time, High Impedance to Active-Output Time Test Circuit
                             RX/SDA
                                          DISABLE                           ENABLE
                                          PACKET                            PACKET
                                                               0.1 x VIOVDD                   0.9 x VIOVDD
                              DOUT_
                                                     tOAZ                            tOAZ
Figure 13. Active Output to High-Impedance Time, High Impedance to Active-Output Time
www.maximintegrated.com                                                                                    Maxim Integrated │ 25


MAX96708                                                                            14-Bit GMSL Deserializer
                                                                             with Coax or STP Cable Input
Detailed Description                                          Set SEREN = 0 and CLINK = 1 in the serializer to enable
The MAX96708 deserializer is a compact device with            the configuration link (SEREN = 1 forces the serializer into
features especially suited for automotive camera              video-link mode). Once PCLK has been established, turn
applications. The device operates at a variety of output      on the video link (SEREN = 1).
widths and word rates up to a total serial-data rate up to    By default, video-link mode requires a valid PCLK for
1.75Gbps. Two modes offer a 116MHz parallel clock rate        operation. Set AUTO_CLINK bit = 1 (if supported), and
with 11 bits of video data or 87MHz parallel clock rate with  SEREN = 1 in the serializer to automatically switch
14 bits of video data. An embedded 9.6kbps to 1Mbps           between the video link and configuration link whenever
control channel programs the serializer, deserializer, and    PCLK is not present.
any attached UART or I2C peripherals.
                                                              Single and Double Modes of Operation
To promote safety applications, the device features CRC       Single-/double-mode operation configures the available
protection of video data. In addition, high-immunity mode     1.74Gbps bandwidth into a variety of widths and word
reduces the effects of bit errors corrupting communication.   rates. Single-mode operation is compatible with all GMSL
Automatic equalization, along with a PRBS tester, allow       devices, and serializes one parallel word for each serial
for in-system optimization of the link.                       word. Double mode serializes two half-width parallel
This device operates over the -40°C to +115°C automotive      words for each serial word, and results in a 2x increase
temperature range.                                            in parallel word-rate range (compared to single mode).
                                                              Set DBL = 0 for single-mode operation and DBL = 1 for
Serial Link Signaling and Data Format                         double-mode operation.
The serializer scrambles the input parallel data and
combines this with the forward control data. The data is      HS/VS Encoding
then encoded for transmission and output as a single          By default, GMSL assigns a video bit slot to HSYNC,
bitstream at several times the input word rate (depending     VSYNC, and DE (if used). With HS/VS encoding, the
on bus width). The deserializer receives the serial data      device instead encodes special packets to sync signals
and recovers the clock signal. The data is then deserial-     to free up additional video bit slots. Set HVEN = 1 to turn
ized, decoded, and descrambled into parallel output data      on HS/VS encoding (DE, if enabled uses up a video bit).
and forward control data.                                     HS/VS encoding requires that HSYNC, VSYNC, and DE
                                                              (if used) remain high during the active video, and low
Operating Modes                                               during the blanking period. Use HS/VS inversion when
The GMSL devices are configurable to operate in many          using reverse-polarity sync signals.
modes, depending on the application. These modes allow
for a more efficient use of serial bandwidth. Most of these   Error Detection
settings are set during system design and are configured      The serial link's 8b/10b encoding/decoding, and 1-bit
using the external configuration pins, or through register    parity detect bit errors that occur on the serial link. An
bits.                                                         optional 6-bit CRC check is available at the expense of 6
                                                              video bits. To activate 6-bit CRC mode, set PXL_CRC = 1
Video/Configuration Link                                      in the remote-side device first, and then in the local-side
In normal operation, the serializer runs in video-link mode   device. When using 6-bit CRC mode, the available inter-
(SEREN = 1) with video data and control data sent across      nal bus width is reduced by 6 bits in single-input mode
the serial link. Set SEREN = 0 in the serializer to turn off  (DBL = 0) and 3 bits in double-input mode (DBL = 1). Note
serialization. The serializer powers up in video-link mode,   that the input bus width may already have been reduced
and requires a valid PCLK for operation.                      due to pin availability of the serializer or deserializer; thus,
The configuration link is available to set up the serializer, the reduction of bandwidth from CRC may not be visible
deserializer, and peripherals when PCLK is not available.     (see Table 3).
www.maximintegrated.com                                                                                  Maxim Integrated │ 26


MAX96708                                                                                                                14-Bit GMSL Deserializer
                                                                                                               with Coax or STP Cable Input
Bus Widths                                                                                half if used. The remaining bits can be used for video bits
The serial link has multiple bus-width settings that                                      minus any sync bits if HV encoding is not used.
determine the parallel bus width and the resulting parallel                               Note: The following modes list the internal bus widths.
word rate. The serial link operates to a maximum serial                                   The number of available input and output pins may limit
bit rate of 1.74Gbps. The BWS bit determines if each                                      the actual bus width available.
serial packet is 30 or 40 bits long, which translates to a                                24-Bit Mode (Figure 14)
maximum serial packet rate; thus, a maximum parallel
word rate of 58MHz or 43.5MHz when BWS = 0 or 1,                                          When BWS = 0, the 30-bit serial packet corresponds with
respectively. Decoding translates the 30- or 40-bit serial                                three 8b/10b symbols, representing 24 bits (24-bit mode).
packets into 24, or 32 parallel bits. One bit is used for                                 After parity and control channel, this leaves 16/22 bits of
parity, while a second is reserved for the control channel.                               video data if CRC is/is not used (single mode), or 8/11 bits
An additional 6 bits is used during optional 6-bit CRC. In                                of video data if CRC is/is not used (double mode).
addition, double mode splits the remaining word size in
                                                                    24-BIT
                                                                    MODE
                                                           22 BITS                                              2 BITS
        SERIAL
                      D0     D1                          D15     D16     D17    D18     D19   D20     D21     FCC    PCB
         DATA
                         NO PXL_CRC                                          PXL_CRC ON
                                                                                                                                     PACKET PARITY-
                                                                                                                                       CHECK BIT
                                                                                                           6
              22 VIDEO                                             16 VIDEO                            PXL_CRC
                BITS                                                 BITS                                BITS                      FORWARD CONTROL-
                                                                                                                                      CHANNEL BIT
                                                                                                                                       RX/    TX/
       D0     D1           D21                             D0      D1           D15     D16   D17     D18     D19     D20  D21
                                                                                                                                       SDA   SCL
                                                                                                                                          UART/I2C
           DBL = 0                 DBL = 1
                                                                        DBL = 0               DBL = 1
                                               11 x 2
                                               VIDEO                                                                 8x2
              22 VIDEO                         BITS*                                                                VIDEO            PXL_CRC
                BITS*                                                             16 VIDEO                           BITS*
                                                                                    BITS*
                                     D11     D12          D21
       D0     D1           D21                                                                             D8      D9         D15
                                     D0       D1          D10              D0     D1          D15
        NO PXL_CRC, DBL = 0
                                                                                                           D0      D1          D7
             58MHz MAX                 NO PXL_CRC, DBL = 1                   PXL_CRC ON, DBL = 0
                                            116MHz MAX                           58MHz MAX                   PXL_CRC ON, DBL = 1
                                                                                                                 116MHz MAX
          *INTERNAL BITS. INPUT/OUTPUT PIN AVAILABILITY MAY LIMIT THE EXTERNAL BUS WIDTH.
Figure 14. 24-Bit Mode Serial-Data Format
www.maximintegrated.com                                                                                                           Maxim Integrated │ 27


MAX96708                                                                                                               14-Bit GMSL Deserializer
                                                                                                              with Coax or STP Cable Input
32-Bit Mode (Figure 15)
When BWS = 1 the 40-bit serial packet corresponds with four 8b/10b symbols, representing 32 bits (32-bit mode). After
parity and control channel, this leaves 24/30 bits of video data if CRC is/is not used (single mode), or 12/15 bits of video
data if CRC is/is not used (double mode).
                                                                    32-BIT
                                                                    MODE
                                                           30 BITS                                              2 BITS
         SERIAL
                      D0     D1                          D23     D24     D25    D26     D27   D28     D29     FCC     PCB
          DATA
                          NO PXL_CRC                                     PXL_CRC ON
                                                                                                                                      PACKET
                                                                                                                                      PARITY-
                                                                                                                                     CHECK BIT
                                                                                                            6
              30 VIDEO                                             24 VIDEO                             PXL_CRC                  FORWARD CONTROL-
                BITS                                                 BITS                                 BITS                      CHANNEL BIT
                                                                                                                                    RX/    TX/
       D0     D2           D29                             D0      D2           D23       D24    D25   D26    D27     D28   D29     SDA   SCL
                                                                                                                                      UART/I2C
           DBL = 0                 DBL = 1
                                                                        DBL = 0               DBL = 1
                                               15 x 2
                                               VIDEO                                                               12 x 2
              30 VIDEO                         BITS*                                                               VIDEO           PXL_CRC
                BITS*                                                             24 VIDEO                         BITS*
                                                                                    BITS*
                                      D15    D16          D29
       D0     D1           D29                                                                            D12    D13         D23
                                      D0     D1           D14              D0     D1          D23
         NO PXL_CRC, DBL = 0
                                                                                                           D0     D1         D11
            43.5MHz MAX                 NO PXL_CRC, DBL = 1                  PXL_CRC ON, DBL = 0
                                            87MHz MAX                           43.5MHz MAX                 PXL_CRC ON, DBL = 1
                                                                                                                87MHz MAX
      *INTERNAL BITS. INPUT/OUTPUT PIN AVAILABILITY MAY LIMIT THE EXTERNAL BUS WIDTH.
Figure 15. 32-Bit Mode Serial-Data Format
www.maximintegrated.com                                                                                                           Maxim Integrated │ 28


MAX96708                                                                                  14-Bit GMSL Deserializer
                                                                                  with Coax or STP Cable Input
Control Channel and Register Programming                          I2C Interface
The control channel sends I2C or UART information                 The serial link connects the serializer and deserializer I2C
across the serial link for control of the serializer, deserial-   interfaces together through the control channel. When an
izer, and any attached peripherals. The control channel           I2C master sends a command to one side of the link (local
is multiplexed onto the serial link and is available with or      side) the control channel forwards this information to and
without the video channel.                                        from the other side of the link (remote side), allowing a
                                                                  single microcontroller to configure the serializer,
Forward Control Channel                                           deserializer, and peripherals. The microcontroller can be
Control data sent from the serializer to the deserializer is      located on the serializer side (display applications) and the
sent on the forward control channel. The data is encoded          deserializer side (camera applications). Dual-μC opera-
as one of the serial bits in the forward high-speed link.         tions are supported as long as a software-arbitration
After deserialization, the forward control-channel data is        method is used. The serial link assumes that only one
extracted from the serial link. The forward control-channel       microcontroller is talking at any given time.
bandwidth exceeds the maximum external control data
rate, and all data sent on the forward control channel            Remote-End Operation
appears on the remote side after transmission delay of a          When an I2C master initiates communication on the local
few bit times.                                                    slave device (the serializer/deserializer directly connected
                                                                  to the master), the remote-side device acts as a master
Reverse Control Channel                                           device that sends data forwarded from the local-side
Control data sent from the deserializer to the serializer is      device, and forwards any data received from peripher-
sent on the reverse control channel. The data is encoded          als attached to the remote-side device. This remote-side
as a series of 1μs pulses, with a maximum raw data rate of        master device operates according to the timing settings in
1Mbps. High-immunity mode is available to increase the            the I2C Master setting register. Set the master settings to
robustness of the reverse control channel at a reduced            match the timing settings used by the external microcon-
raw bit rate of 500kbps (Table 1). In high-immunity mode,         troller.
set HPFTUNE = 00 in the deserializer when the serial bit
rate is larger than 1Gbps. Setting the REV_FAST bit =             Clock-Stretch Timing
1 increases this rate back to 1Mbps. In I2C mode, when            The I2C interface uses clock stretching to allow time for
the input data rate (after encoding) exceeds the reverse          data to be forwarded across the serial link. The master
data rate, the input clock is held through clock stretching       microcontroller, along with any attached peripherals, must
to slow the external clock to match the internal bit rate.        accept clock stretching of the GMSL devices.
UART Interface                                                    GPO/GPI Control
The UART interface, compatible with all GMSL devices,             GPO on the serializer follows GPI transitions on the
sends commands from device to device through several              deserializer. This GPO/GPI function can be used to
UART packets. Set I2CSEL = 0 to set the device to use             transmit signals such as a frame sync in a surround-view
UART protocol.                                                    camera system (see the Providing a Frame Sync (Camera
                                                                  Applications) section).
Table 1. Reverse Control-Channel Modes
                                                                     REVERSE CONTROL-              MAX UART/I2C BIT RATE
       HIM PIN SETTING                    REVFAST BIT
                                                                        CHANNEL MODE                         (kbps)
                                                                Legacy reverse control-
              Low                                X              channel mode (compatible with                 1000
                                                                all GMSL devices)
                                                 0              High-immunity mode                             500
              High                                              Fast high-immunity mode
                                                 1              (requires serial-data rate >                  1000
                                                                1.25Gbps)
X = Don’t care.
www.maximintegrated.com                                                                                     Maxim Integrated │ 29


MAX96708                                                                            14-Bit GMSL Deserializer
                                                                              with Coax or STP Cable Input
Adaptive Line Equalizer                                        Spread-Spectrum Tracking
The deserializer includes an adaptive line equalizer to        The deserializer can track a spread input clock, eliminating
compensate for higher cable attenuation at higher frequen-     the need for multiple spread clocks.
cies. The cable equalizer has 12 levels of compensation
to handle up to 30m coax and 15m STP cable lengths.            Cable-Type Configuration and Input MUX
At initial lock, the adaptive equalizer selects the optimum    The driver inputs are programmable for two kinds of
compensation level. The device can be programmed to            cable: 100Ω twisted pair and 50Ω coax (contact the
re-adapt periodically, or manually to compensate for any       factory for devices compatible with 75Ω cables). In
significant changes in the transmission environment.           coax mode, connect IN0+ to OUT+ of the serializer.
                                                               Connect IN1+ to OUT+ of the second serializer. Control-
                                                               channel data is sent to the serializer selected with the
                                                               GMSL_IN_SEL bit. Leave all unused IN_ pins uncon-
                                                               nected, or connect them to ground through 50Ω and a
                                                               capacitor for increased power-supply rejection. If OUT- is
            GM                                    GMSL         not used, connect OUT- to VDD through a 50Ω resistor
      SERIALIZER                              DESERIALIZER
                                                               (Figure 16). When there are μCs at the serializer, and
                                                               at each deserializer, only one μC can communicate at a
                OUT+                        IN+                time. Disable forward and reverse channel links according
                                                               to the communicating deserializer connection to prevent
                OUT-                        IN-
                          AVDD                                 contention in I2C-to-I2C mode.
                                                               Crosspoint Switch
                                      OPTIONAL COMPONENTS
                              50Ω     FOR INCREASED            The crosspoint switch routes data between the parallel
                                      POWER-SUPPLY REJECTION   input/output and the SerDes (Figure 17). The anything-to-
                                                               anything routing assures the mapping between the video
                                                               source and destination.
Figure 16. Coax Connection
         DATA
          D0             XBI0                      CROSSBAR_                         DOUT0
          D1             XBI1                                                        DOUT1
                                                           4
           :               :                                                            :      :       TO OUTPUT PINS
         D12            XBI12                                                        DOUT12
         D13            XBI13        XBI0                                            DOUT13
                                     XBI1
                                      :         :
                                    XBI12                        DOUT_
                                    XBI13
                                      0
                                      1
                                                   14 SWITCHES
Figure 17. Crosspoint-Switch Dataflow
www.maximintegrated.com                                                                               Maxim Integrated │ 30


MAX96708                                                                                         14-Bit GMSL Deserializer
                                                                                         with Coax or STP Cable Input
Shutdown/Sleep Modes                                                     Sleep Mode
Several sleep and shutdown modes are available when                      To reduce power consumption further, the devices can
full operation is not needed.                                            be put into sleep mode. In this mode, all registers keep
                                                                         their programmed values, and all functions in the device
Configuration Link                                                       are powered down except for the wake-up detectors on
When the high-speed video link is not needed, or unavail-                the local I2C/UART interface, and the serial link. Any
able, a configuration link can be used in its place. In                  activity seen by the wake-up detectors temporarily turns
configuration-link mode, the parallel-digital input/output               on the control-channel interface. During this time, a micro-
is disabled, the LOCK pin remains low, and the serial link               controller can command the device to exit sleep mode.
internally generates its own clock, to allow full operation              See the Entering/Exiting Sleep Mode section.
of the control channel (UART/I2C and GPIO).
                                                                         Power-Down Mode
Serialization Disable                                                    The lowest power-consumption mode is power-down
When the serial link is not needed, such as when down-                   mode. In this mode, all functions are powered down, and
stream devices are powered off, the user can disable                     all register values are lost.
serialization. In this mode, all forward communication is
shut down. The user can reenable serialization either                    Link-Startup Procedure
locally or through the reverse channel.                                  Table 2 lists the startup procedure for image-sensing
                                                                         applications. The control channel is available after the
                                                                         video link or the configuration link is established. If the
                                                                         deserializer powers up after the serializer, the control
                                                                         channel becomes unavailable until 2ms after power-up.
Table 2. Link-Startup Procedure
  NO.                               ΜC                                          SERIALIZER                      DESERIALIZER
    —    μC connected to deserializer.                              Set all configuration inputs.      Set all configuration inputs.
                                                                    Powers up and loads default        Powers up and loads default
    1    Powers up. Wait tPU.                                       settings. Establishes video link   settings. Locks to video-link
                                                                    when valid PCLK available.         signal if available.
         (If no PCLK) Programs CLINKEN, SEREN, and/or
   1a                                                               Establishes configuration link.    Locks to config link if available.
         AUTOCLINK bits. Wait 5ms after each command.
         (If not locked) Sets any additional configuration bits
                                                                    Configuration changed.
         that are mismatched between serializer and                                                    Configuration changed. Locks
   1b                                                               Reestablishes configuration/
         deserializer (e.g BWS, CX/TP). Wait 5ms for lock                                              to configuration/video link.
                                                                    video link if needed.
         after each command.
                                                                    Configuration changed.
         Sets Register 0x07 configuration bits in the serializer
    2                                                               Reestablishes config/video link    Loss of lock may occur.
         (DBL, BWS, PXL_CRC, etc.). Wait 2ms.
                                                                    if needed
         Sets Register 0x07 configuration bits in the
                                                                                                       Configuration changed. Locks
    3    deserializer (DBL, BWS, PXL_CRC, etc.). Wait 5ms           —
                                                                                                       to configuration/video link.
         for lock to re-establish.
    4    Writes rest of serializer/deserializer configuration bits. Configuration changed.             Configuration changed.
                                                                    Forwards commands from μC to       Forwards commands to cam-
    5    Writes camera/peripheral configuration bits.
                                                                    serializer.                        era/peripherals.
         If in configuration link: When PCLK is available, set
   5a                                                               Enables video link.                Locks to video link.
         SEREN = 1. Wait 5ms for lock.
www.maximintegrated.com                                                                                             Maxim Integrated │ 31


MAX96708                                                                                             14-Bit GMSL Deserializer
                                                                                           with Coax or STP Cable Input
                                       SLEEP = 1, VIDEO LINK OR CONFIG
                                          LINK NOT LOCKED AFTER 8ms
                                                                          SIGNAL                                               CONFIG LINK
                                                                                                             CONFIG LINK
                                                                        DETECTED                                                OPERATING
                                       WAKE UP             POWER ON                  SERIAL PORT              UNLOCKED
                         SLEEP
                                        SIGNAL                IDLE                     LOCKING              CONFIG LINK
                                                                                                                                PROGRAM
                                                                                                              LOCKED
                                                                                                                                REGISTERS
                                                                                                                                 0 --> SLEEP
                                                                                         VIDEO LINK                  VIDEO LINK
                  SERIAL LINK ACTIVITY STOPS OR 8ms ELAPSES            PWDNB = HIGH,
                                                                                          LOCKED                     UNLOCKED
                            AFTER µC SETS SLEEP = 1                      POWER ON
                   GPI CHANGES FROM
                    LOW TO HIGH OR                                           POWER-                                PRBSEN = 0
    SEND GPI TO       HIGH TO LOW                       PWDNB = LOW OR        DOWN              VIDEO LINK                         VIDEO LINK
       GMSL                              ALL STATES
                                                           POWER OFF           OR               OPERATING        PRBSEN = 1        PRBS TEST
    SERIALIZER
                                                                           POWER OFF
                                                                                               0 -- > SLEEP
Figure 18. State Diagram
www.maximintegrated.com                                                                                                    Maxim Integrated │ 32


MAX96708                                                                14-Bit GMSL Deserializer
                                                                 with Coax or STP Cable Input
Register Map
 OFFSET               NAME    MSB                                                                      LSB
  0x00     seraddr                                     SERADDR[6:0]                                  RSVD
                                                                                                      CFG-
  0x01     desaddr                                     DESADDR[6:0]
                                                                                                    BLOCK
  0x02     invpinh                                INVPINH[5:0]                               SRNG[1:0]
  0x03     invpinl                                           INVPINL[7:0]
  0x04     main config      LOCKED   OUTENB    PRBSEN     SLEEP         INTTYPE[1:0]    REVCCEN FWDCCEN
                              I2C-              HVTR_
  0x05     eqtune                      DCS                EN_EQ                   EQTUNE[3:0]
                            METHOD              MODE
  0x06     hvsrc            HIGHIMM   RSVD      RSVD      RSVD        RSVD            HV_SRC[2:0]
  0x07     config             DBL      DRS       BWS        ES        RSVD      HVEN      CXTP     PXL_CRC
                           LFLT_EN_ LFLT_EN_
  0x08     lflt_en                             GPI_EN    DISSTAG ERR_RST        RSVD         RSVD[1:0]
                              POS      NEG
  0x09     i2csrc A                                   I2C_SRC_A[6:0]                                 RSVD
  0x0A     i2cdst A                                   I2C_DST_A[6:0]                                 RSVD
  0x0B     i2csrc B                                   I2C_SRC_B[6:0]                                 RSVD
  0x0C     i2cdst B                                   I2C_DST_B[6:0]                                 RSVD
                           I2C_LOC_
  0x0D     i2cconfig                  I2C_SLV_SH[1:0]           I2C_MST_BT[2:0]           I2C_SLV_TO[1:0]
                              ACK
  0x0E     det_thr                                          DET_THR[7:0]
                           GMSL_IN_ EN_DE_     EN_HS_    EN_VS_                                      PRBS_
  0x0F     filt_track                                                DE_EN    HTRACK     VTRACK
                              SEL      FILT      FILT      FILT                                       TYPE
  0x10     rsvd_10              RSVD[1:0]       RSVD                      RSVD[3:0]                  RSVD
  0x11     rsvd_11                        RSVD[3:0]                       RSVD[1:0]          RSVD[1:0]
                            UNDER-
                                                                                 DIS_
  0x12     underbst        BST_DET_   RSVD          RSVD[1:0]         RSVD                RSVD       RSVD
                                                                               RWAKE
                               EN
  0x13     rsvd_13           RSVD     RSVD      RSVD                          RSVD[4:0]
                                      AEQ_      AEQ_
  0x14     aeq              AEQ_EN    PER_      MAN_                          RSVD[4:0]
                                      MODE    TRG_REQ
  0x15     det_err                                          DET_ERR[7:0]
  0x16     prbs_err                                        PRBS_ERR[7:0]
  0x17     lf                RSVD     RSVD    PRBS_OK     GPI_IN         LF_NEG[1:0]        LF_POS[1:0]
  0x18     rsvd_18                                            RSVD[7:0]
  0x19     rsvd_19                                            RSVD[7:0]
  0x1A     rsvd_1a                                            RSVD[7:0]
  0x1B     i2csel            RSVD     RSVD      RSVD      RSVD       I2CSEL     RSVD      RSVD       RSVD
  0x1C     rsvd_1c           RSVD     RSVD                                RSVD[5:0]
                                                         UNDER-
  0x1D     aeq_bst           RSVD     RSVD      RSVD     BOOST_                   AEQ_BST[3:0]
                                                           DET
  0x1E     id                                                   ID[7:0]
www.maximintegrated.com                                                                  Maxim Integrated │ 33


MAX96708                                                            14-Bit GMSL Deserializer
                                                              with Coax or STP Cable Input
 OFFSET              NAME   MSB                                                                   LSB
  0x1F     revision         RSVD    RSVD      RSVD    HDCPCAP                REVISION[3:0]
  0x20     rsvd_20                                          RSVD[7:0]
  0x21     rsvd_21                                          RSVD[7:0]
  0x22     rsvd_22                                          RSVD[7:0]
  0x23     rsvd_23                                          RSVD[7:0]
  0x65     crossbar 0              CROSSBAR_N_0[3:0]                     CROSSBAR_N+1_0[3:0]
  0x66     crossbar 2              CROSSBAR_N_2[3:0]                     CROSSBAR_N+1_2[3:0]
  0x67     crossbar 4              CROSSBAR_N_4[3:0]                     CROSSBAR_N+1_4[3:0]
  0x68     crossbar 6              CROSSBAR_N_6[3:0]                     CROSSBAR_N+1_6[3:0]
  0x69     crossbar 8              CROSSBAR_N_8[3:0]                     CROSSBAR_N+1_8[3:0]
  0x6A     crossbar 10            CROSSBAR_N_10[3:0]                    CROSSBAR_N+1_10[3:0]
  0x6B     crossbar 12            CROSSBAR_N_12[3:0]                    CROSSBAR_N+1_12[3:0]
  0x96     rsvd_96            RSVD[1:0]           RSVD[1:0]       RSVD      RSVD      RSVD       RSVD
  0x97     rev_fast       REV_FAST  RSVD                              RSVD[5:0]
  0x98     rsvd_98          RSVD    RSVD                              RSVD[5:0]
  0x99     rsvd_99          RSVD    RSVD      RSVD      RSVD      RSVD      RSVD      RSVD       RSVD
  0x9A     rsvd_9a          RSVD    RSVD          RSVD[1:0]               RSVD[2:0]              RSVD
  0x9B     rsvd_9b          RSVD        RSVD[1:0]               RSVD[2:0]                 RSVD[1:0]
  0x9C     rsvd_9c          RSVD        RSVD[1:0]       RSVD                    RSVD[3:0]
                                                                 SOFT_
  0x9D     rsvd_9d          RSVD    RSVD      RSVD      RSVD                RSVD      RSVD       RSVD
                                                                    PD
  0x9E     rsvd_9e          RSVD        RSVD[1:0]               RSVD[2:0]             RSVD       RSVD
  0x9F     rsvd_9f          RSVD    RSVD      RSVD      RSVD      RSVD        HPFTUNE[1:0]       RSVD
  0xA0     rsvd_a0          RSVD    RSVD          RSVD[1:0]                     RSVD[3:0]
  0xA1     rsvd_a1                 RSVD[2:0]                              RSVD[4:0]
  0xA2     rsvd_a2                                          RSVD[7:0]
  0xA3     rsvd_a3                      RSVD[3:0]                               RSVD[3:0]
  0xA4     rsvd_a4                 RSVD[2:0]            RSVD      RSVD      RSVD          RSVD[1:0]
  0xA5     rsvd_a5                      RSVD[3:0]                     RSVD[1:0]           RSVD[1:0]
  0xA6     rsvd_a6          RSVD    RSVD      RSVD      RSVD          RSVD[1:0]           RSVD[1:0]
  0xC9     rsvd_c9                                          RSVD[7:0]
  0xCA     rsvd_ca          RSVD    RSVD      RSVD          RSVD[1:0]       RSVD      RSVD       RSVD
  0xCB     rsvd_cb          RSVD    RSVD      RSVD      RSVD      RSVD      RSVD      RSVD       RSVD
  0xCC     rsvd_cc          RSVD                                RSVD[6:0]
  0xCD     rsvd_cd          RSVD                                RSVD[6:0]
  0xFD     rsvd_fd                                          RSVD[7:0]
  0xFE     rsvd_fe                      RSVD[3:0]                               RSVD[3:0]
  0xFF     rsvd_ff          RSVD    RSVD      RSVD      RSVD                    RSVD[3:0]
www.maximintegrated.com                                                              Maxim Integrated │ 34


MAX96708                                                                               14-Bit GMSL Deserializer
                                                                               with Coax or STP Cable Input
seraddr (0x00)
      BIT             7              6            5              4         3                2              1                0
 Field                                                    SERADDR[6:0]                                                  RSVD
 Reset                                                       1000000b                                                      0b
 Access Type                                                Write, Read                                               Write, Read
   BITFIELD      BITS                      DESCRIPTION                                           DECODE
                                                                          0000000: I2C write/read address is 0x00, 0x01
                                                                          0000001: I2C write/read address is 0x02, 0x03
 SERADDR          7:1   Serializer Address: Serializer device address     XXXXXXX: I2C write/read address is XXXXXXX0,
                                                                          XXXXXXX1
                                                                          1111111: I2C write/read address is 0xFE, 0xFF
 RSVD              0    Reserved: Do not change from default value        0: Reserved
desaddr (0x01)
      BIT             7              6            5              4         3                2              1                0
 Field                                                    DESADDR[6:0]                                               CFGBLOCK
 Reset                                                      XXXXXXXb                                                       0b
 Access Type                                                Write, Read                                               Write, Read
   BITFIELD      BITS                      DESCRIPTION                                           DECODE
                                                                          0000000: I2C write/read address is 0x00, 0x01
                        Deserializer Address: Deserializer device address 0000001: I2C write/read address is 0x02, 0x03
 DESADDR          7:1   (initial value depends on ADD3, ADD2, ADD1, and XXXXXXX: I2C write/read address is XXXXXXX0,
                        ADD0 pin settings latched at power-up)            XXXXXXX1
                                                                          1111111: I2C write/read address is 0xFE, 0xFF
                        Configuration Block. When 1, make all registers   0: Set all write/read registers as writable
 CFGBLOCK          0
                        read only                                         1: Set all registers as read only
invpinh (0x02)
      BIT             7              6            5              4         3                2              1                0
 Field                                             INVPINH[5:0]                                               SRNG[1:0]
 Reset                                               000000b                                                      11b
 Access Type                                        Write, Read                                              Write, Read
   BITFIELD      BITS                      DESCRIPTION                                           DECODE
                                                                          XXXXX0: Do not invert D8
                                                                          XXXXX1: Invert D8
                                                                          XXXX0X: Do not invert D9
                                                                          XXXX1X: Invert D9
                                                                          XXX0XX: Invert D10
                        Invert Output Pins High: Invert output pins       XXX1XX: Do not invert D10
 INVPINH          7:2
                        D8–D13                                            XX0XXX: Do not invert D11
                                                                          XX1XXX: Invert D11
                                                                          X0XXXX: Do not invert D12
                                                                          X1XXXX: Invert D12
                                                                          0XXXXX: Do not invert D13
                                                                          1XXXXX: Invert D13
                                                                          00: 0.5 to 1Gbps
 SRNG             1:0   Serial Data-Rate Range                            01: 1 to 1.74Gbps
                                                                          1X: Autodetect serial range
www.maximintegrated.com                                                                                     Maxim Integrated │ 35


MAX96708                                                                                     14-Bit GMSL Deserializer
                                                                                     with Coax or STP Cable Input
invpinl (0x03)
      BIT             7             6             5               4              3                2              1              0
 Field                                                              INVPINL[7:0]
 Reset                                                               00000000b
 Access Type                                                         Write, Read
   BITFIELD       BITS                     DESCRIPTION                                                 DECODE
                                                                                 XXXXXXX0: Do not invert D0
                                                                                 XXXXXXX1: Invert D0
                                                                                 XXXXXX0X: Do not invert D1
                                                                                 XXXXXX1X: Invert D1
                                                                                 XXXXX0XX: Do not invert D2
                                                                                 XXXXX1XX: Invert D2
                                                                                 XXXX0XXX: Do not invert D3
                         Invert Output Pins Low: Invert output pins              XXXX1XXX: Invert D3
 INVPINL           7:0
                         D0–D7                                                   XXX0XXXX: Do not invert D4
                                                                                 XXX1XXXX: Invert D4
                                                                                 XX0XXXXX: Do not invert D5
                                                                                 XX1XXXXX: Invert D5
                                                                                 X0XXXXXX: Do not invert D6
                                                                                 X1XXXXXX: Invert D6
                                                                                 0XXXXXXX: Do not invert D7
                                                                                 1XXXXXXX: Invert D7
main config (0x04)
      BIT             7             6             5               4              3                2              1              0
 Field           LOCKED        OUTENB        PRBSEN           SLEEP                INTTYPE[1:0]            REVCCEN        FWDCCEN
 Reset               Xb            0b            0b              0b                     01b                     1b             1b
 Access Type     Read Only    Write, Read   Write, Read    Write, Read              Write, Read            Write, Read    Write, Read
   BITFIELD       BITS                     DESCRIPTION                                                 DECODE
                                                                                 0: Video link not locked
 LOCKED             7    LOCK Output: LOCK output pin level
                                                                                 1: Video link locked
                                                                                 0: Enable DOUT_outputs
 OUTENB             6    Outputs Enable Bar: Disable outputs
                                                                                 1: Disable DOUT_ outputs
                                                                                 0: Set device for normal operation
 PRBSEN             5    PRBS Test Enable
                                                                                 1: Enable PRBS test
                                                                                 0: Set device for normal operation
 SLEEP              4    Sleep Mode: Activate sleep mode
                                                                                 1: Put device into sleep mode
                                                                                 00: UART-to-I2C conversion
                         Interface Type: Local control-channel interface
 INTTYPE           3:2                                                           01: UART
                         when I2CSEL = 0
                                                                                 1X: Disable local control channel
                         Reverse Control-Channel Enable: Enable                  0: Disable reverse control-channel receiver
 REVCCEN            1
                         reverse control channel from deserializer               1: Enable reverser control-channel receiver
                         Forward Control-Channel Enable: Enable                  0: Disable forward control-channel transmitter
 FWDCCEN            0
                         forward control channel to deserializer                 1: Enable forward control-channel transmitter
www.maximintegrated.com                                                                                           Maxim Integrated │ 36


MAX96708                                                                            14-Bit GMSL Deserializer
                                                                             with Coax or STP Cable Input
eqtune (0x05)
      BIT             7             6             5             4         3              2              1             0
                    I2C-                      HVTR_
 Field                            DCS                       EN_EQ                         EQTUNE[3:0]
                 METHOD                       MODE
 Reset               0b            0b            1b            1b                             1001b
 Access Type    Write, Read   Write, Read   Write, Read   Write, Read                      Write, Read
    BITFIELD       BITS                   DESCRIPTION                                         DECODE
                                                                      0: Send the register address during UART-to-I2C
                          I2C Method: Skip register address when      conversion
 I2CMETHOD           7
                          converting UART to I2C                      1: Do not send the register address during
                                                                      UART-to-I2C conversion
                          Driver Current Selection: Driver current    0: Set device for normal operation
 DCS                 6
                          selection for CMOS outputs                  1: Increase CMOS driver current
                          HV Tracking Mode: HV tracking allows        0: Use partial periodic HV tracking
 HVTR_MODE           5
                          continuous HSYNC format                     1: Use partial and full periodic HV tracking
                          Enable Equalizer: Enable equalizer for      0: Disable equalization
 EN_EQ               4
                          manual and adaptive modes                   1: Enable equalization
                                                                      0000: 1.6dB manual EQ setting
                                                                      0001: 2.1dB manual EQ setting
                                                                      0010: 2.8dB manual EQ setting
                                                                      0011: 3.5dB manual EQ setting
                                                                      0100: 4.3dB manual EQ setting
                          Equalizer Tune: Equalizer boost level at    0101: 5.2dB manual EQ setting
 EQTUNE             3:0   750MHz (effective when Adaptive EQ is       0110: 6.3dB manual EQ setting
                          turned off)                                 0111: 7.3dB manual EQ setting
                                                                      1000: 8.5dB manual EQ setting
                                                                      1001: 9.7dB manual EQ setting
                                                                      1010: 11dB manual EQ setting
                                                                      1011: 12.2dB manual EQ setting
                                                                      11XX: Do Not Use
www.maximintegrated.com                                                                                  Maxim Integrated │ 37


MAX96708                                                                                  14-Bit GMSL Deserializer
                                                                                    with Coax or STP Cable Input
hvsrc (0x06)
      BIT             7              6            5              4               3            2              1                0
 Field           HIGHIMM         RSVD          RSVD           RSVD           RSVD                      HV_SRC[2:0]
 Reset               Xb             1b           1b             0b              1b                         111b
 Access Type    Write, Read    Write, Read  Write, Read    Write, Read    Write, Read                   Write, Read
    BITFIELD        BITS                DESCRIPTION                                           DECODE
                            Hgh-Immunity Mode: Default value       0: Use legacy reverse-channel mode
 HIGHIMM              7
                            depends on the state of the HIM input. 1: Use high-immunity mode
                            Reserved: Do not change from
 RSVD                 6                                            1: Reserved
                            default value
                            Reserved: Do not change from
 RSVD                 5                                            1: Reserved
                            default value
                            Reserved: Do not change from
 RSVD                 4                                            0: Reserved
                            default value
                            Reserved: Do not change from
 RSVD                 3                                            1: Reserved
                            default value
                                                                   000: Use D18/D19 for HS/VS (use this setting when the
                                                                   serializer is a 3.125Gbps device; otherwise, this setting is
                                                                   for use with the MAX9273 when DBL = 0 or HVEN = 1)
                                                                   001: Use D14/D15 for HS/VS (for use with the MAX9271/
                                                                   MAX96705 when DBL = 0 or HVEN = 1)
                                                                   010: Use D12/D13 for HS/VS (for use with the MAX96707
                                                                   when DBL = 0 or HVEN = 1)
                            HS/VS Source Selection: HS/VS bit
 HV_SRC              2:0                                           011: Use D0/D1 for HS/VS (for use with the MAX9271/
                            selection
                                                                   MAX9273/MAX96705/MAX96707 when DBL = 1 and HVEN =
                                                                   0)
                                                                   10X: Do Not Use
                                                                   110: Automatically determine the source of HSYNC/VSYNC
                                                                   (for use with the MAX96707)
                                                                   111: Automatically determine the source of HSYNC/VSYNC
                                                                   (for use with the MAX96705)
www.maximintegrated.com                                                                                        Maxim Integrated │ 38


MAX96708                                                                               14-Bit GMSL Deserializer
                                                                                with Coax or STP Cable Input
config (0x07)
      BIT             7             6             5             4            3              2               1               0
 Field              DBL          DRS           BWS             ES        RSVD            HVEN            CXTP         PXL_CRC
 Reset               0b            0b            0b            0b           0b             0b              Xb              0b
 Access Type    Write, Read   Write, Read   Write, Read   Write, Read  Write, Read    Write, Read     Write, Read     Write, Read
 BITFIELD       BITS                       DESCRIPTION                                             DECODE
                                                                            0: Use single-rate output
 DBL              7       Double-Output Mode                                1: Use double-rate output (2x word rate at
                                                                            1/2x width)
                                                                            0: Use normal data-rate output
 DRS              6       Data-Rate Select                                  1: Use 1/2 rate data output (for use with low
                                                                            data rates)
                                                                            0: Set bus width for 22-bit bus, 24-bit mode
 BWS              5       Bus-Width Select
                                                                            1: Set bus width for 30-bit bus (32-bit mode)
                                                                            0: Set output data valid on rising edge of
                                                                            PCLKOUT
 ES               4       Edge Select
                                                                            1: Set output data valid on falling edge of
                                                                            PCLKOUT
 RSVD             3       Reserved: Do not change from default value        0: Reserved
                                                                            0: Disable HS/VS encoding
 HVEN             2       HS/VS Encoding Enable
                                                                            1: Enable HS/VS encoding
                                                                            0: Use differential-output mode (for use with
                                                                            twisted-pair cable)
 CXTP             1       Coax/TP Select
                                                                            1: Use single-ended output mode (for use with
                                                                            coax cable)
                                                                            0: Use 1-bit parity (compatible with all devices)
 PXL_CRC          0       Pixel CRC Enable: Pixel error-detection type
                                                                            1: Use 6-bit CRC
www.maximintegrated.com                                                                                      Maxim Integrated │ 39


MAX96708                                                                                14-Bit GMSL Deserializer
                                                                                with Coax or STP Cable Input
lflt_en (0x08)
      BIT               7               6                5               4            3              2             1          0
 Field          LFLT_EN_POS     LFLT_EN_NEG          GPI_EN         DISSTAG     ERR_RST           RSVD            RSVD[1:0]
 Reset                 1b              Xb               1b              0b           0b             0b                01b
 Access Type      Write, Read     Write, Read      Write, Read     Write, Read Write, Read     Write, Read        Write, Read
       BITFIELD           BITS                  DESCRIPTION                                          DECODE
                               Line-Fault Detector Enable Positive Line:         0: Disable line-fault detector LMN0
 LFLT_EN_POS                7
                               Enable line-fault detector LMN0                   1: Enable line-fault detector LMN0
                               Line-Fault Detector Enable Negative Line:
                               Enable line-fault detector LMN1; disabled by      0: Disable line-fault detector LMN1
 LFLT_EN_NEG                6
                               default in coax mode and enabled by default in    1: Enable line-fault detector LMN1
                               twisted-pair mode
                               GPI-to-GPO Enable: Enable GPI-to-GPO              0: Disable GPI-to-GPO transmission
 GPI_EN                     5
                               signal transmission to serializer                 1: Enable GPI-to-GPO transmission
                               Disable Staggering: Disable staggering of         0: Enable staggering of DOUT_outputs
 DISSTAG                    4
                               outputs                                           1: Disable staggering of DOUT_outputs
                                                                                 0: Disable automatic reset of DETERR_
                               Error Reset: When set to 1, automatically reset   register
 ERR_RST                    3
                               DET_ERR 1μs after ERROR pin is asserted           1: Enable automatic reset of DETERR_
                                                                                 register
 RSVD                       2  Reserved: Do not change from default value        0: Reserved
 RSVD                      1:0 Reserved: Do not change from default value        01: Reserved
i2csrc (0x09, 0x0B)
      BIT             7             6               5              4           3               2              1            0
 Field                                                    I2C_SRC[6:0]                                                   RSVD
 Reset                                                          0b                                                        0b
 Access Type                                               Write, Read                                               Write, Read
  BITFIELD          BITS                        DESCRIPTION                                          DECODE
                                                                                 0000000: I2C write/read address is 0x00, 0x01
                                                                                 0000001: I2C write/read address is 0x02, 0x03
                               I2C Address Translator Source: I2C address
 I2C_SRC             7:1                                                         XXXXXXX: I2C write/read address is
                               translator source A
                                                                                 XXXXXXX0, XXXXXXX1
                                                                                 1111111: I2C write/read address is 0xFE, 0xFF
 RSVD                 0        Reserved: Do not change from default value        0: Reserved
www.maximintegrated.com                                                                                      Maxim Integrated │ 40


MAX96708                                                                                   14-Bit GMSL Deserializer
                                                                                   with Coax or STP Cable Input
i2cdst (0x0A, 0x0C)
      BIT               7              6            5              4            3             2             1                0
 Field                                                    I2C_DST[6:0]                                                   RSVD
 Reset                                                           0b                                                         0b
 Access Type                                                Write, Read                                                Write, Read
    BITFIELD       BITS                       DESCRIPTION                                             DECODE
                                                                                 0000000: I2C write/read address is 0x00, 0x01
                                                                                 0000001: I2C write/read address is 0x02, 0x03
                           I2C address translator destination: I2C address
 I2C_DST            7:1                                                          XXXXXXX: I2C write/read address is
                           translator destination A
                                                                                 XXXXXXX0, XXXXXXX1
                                                                                 1111111: I2C write/read address is 0xFE, 0xFF
 RSVD                0     Reserved: Do not change from default value            0: Reserved
i2cconfig (0x0D)
      BIT               7              6            5              4            3             2             1                0
 Field          I2C_LOC_ACK          I2C_SLV_SH[1:0]                   I2C_MST_BT[2:0]                      I2C_SLV_TO[1:0]
 Reset                 0b                   01b                              101b                                   10b
 Access Type      Write, Read           Write, Read                       Write, Read                          Write, Read
    BITFIELD       BITS                       DESCRIPTION                                             DECODE
                                                                                 0: Disable local acknowledge when forward
                           I2C-to-I2C Slave Local Acknowledge: When              channel is not available
 I2C_LOC_ACK         7
                           forward channel is not available                      1: Enable local acknowledge when forward
                                                                                 channel is not available
                                                                                 00: (352, 117)ns
                           I2C-to-I2C Slave Setup and Hold Time Setting:         01: (469, 234)ns
 I2C_SLV_SH         6:5
                           Setup, hold (typ)                                     10: (938, 352)ns
                                                                                 11: (1406, 469)ns
                                                                                 000: (6.61, 8.47, 9.92)kbps bit rate
                                                                                 001: (22.1, 28.3, 33.2)kbps bit rate
                                                                                 010: (66.1, 84.7, 99.2)kbps bit rate
                                                                                 011: (82, 105, 123)kbps bit rate
 I2C_MST_BT         4:2    I2C-to-I2C Master Bit Rate Setting: Min, typ, max.
                                                                                 100: (136, 173, 203)kbps bit rate
                                                                                 101: (265, 339, 397))kbps bit rate
                                                                                 110: (417, 533, 625)kbps bit rate
                                                                                 111: (654, 837, 980)kbps bit rate
                                                                                 00: 64μs timeout
                           I2C-to-I2C Slave Remote-Side                          01: 256μs timeout
 I2C_SLV_TO         1:0
                           Timeout Setting: Typ                                  10: 1024μs timeout
                                                                                 11: I2C timeout disabled
www.maximintegrated.com                                                                                        Maxim Integrated │ 41


MAX96708                                                                                 14-Bit GMSL Deserializer
                                                                                  with Coax or STP Cable Input
det_thr (0x0E)
       BIT            7            6            5              4                3             2                 1              0
 Field                                                         DET_THR[7:0]
 Reset                                                           00000000b
 Access Type                                                     Write, Read
     BITFIELD        BITS                   DESCRIPTION                                                 DECODE
                                                                                  00000000: Value is 0
                            Detected Errors Threshold: Threshold for de-
 DET_THR              7:0                                                         00000001: Value is 1, XXXXXXXX
                            tected errors
                                                                                  11111111: Value is 255
filt_track (0x0F)
       BIT            7            6            5              4                3             2                 1              0
                GMSL_IN_      EN_DE_       EN_HS_         EN_VS_                                                           PRBS_
 Field                                                                       DE_EN       HTRACK             VTRACK
                    SEL          FILT         FILT           FILT                                                           TYPE
 Reset               0b           0b           0b             0b               0b            0b                0b             1b
 Access Type    Write, Read  Write, Read  Write, Read    Write, Read      Write, Read   Write, Read       Write, Read    Write, Read
     BITFIELD        BITS                   DESCRIPTION                                                 DECODE
                                                                                  0: Select IN0+, IN0-
 GMSL_IN_SEL            7   Select GMSL Input
                                                                                  1: Select IN1+, IN1-
                            Enable DE Glitch Filtering: Enable glitch filtering   0: Disable glitch filtering on DOUT11
 EN_DE_FILT             6
                            on DOUT11                                             1: Enable glitch filtering on DOUT11
                            Enable HS Glitch Filtering: Enable glitch filtering   0: Disable glitch filtering on DOUT12
 EN_HS_FILT             5
                            on DOUT12                                             1: Enable glitch filtering on DOUT12
                            Enable VS Glitch Filtering: Enable glitch filtering   0: Disable glitch filtering on DOUT13
 EN_VS_FILT             4
                            on DOUT13                                             1: Enable glitch filtering on DOUT13
                            DE Processing Enable: Enable processing               0: Disable processing HS and DE signals
 DE_EN                  3
                            separate HS and DE signals                            1: Enable processing HS and DE signals
                                                                                  0: Disable HS tracking
 HTRACK                 2   HS Tracking Enable
                                                                                  1: Enable HS tracking
                                                                                  0: Disable VS tracking
 VTRACK                 1   VS Tracking Enable
                                                                                  1: Enable VS tracking
                                                                                  0: GMSL default style PRBS test
 PRBS_TYPE              0   PRBS Type Select: PRBS type select
                                                                                  1: MAX9272 style PRBS
www.maximintegrated.com                                                                                          Maxim Integrated │ 42


MAX96708                                                                                  14-Bit GMSL Deserializer
                                                                                   with Coax or STP Cable Input
rsvd_10 (0x10)
      BIT             7               6               5             4           3               2            1               0
 Field                  RSVD[7:6]                 RSVD                            RSVD[4:1]                              RSVD
 Reset                      00b                      0b                             0001b                                   0b
 Access Type            Write, Read             Write, Read                       Write, Read                          Write, Read
       BITFIELD             BITS                       DESCRIPTION                                    DECODE
 RSVD                        7:6      Reserved: Do not change from default value    00: Reserved
 RSVD                         5       Reserved: Do not change from default value    0: Reserved
 RSVD                        4:1      Reserved: Do not change from default value    0001: Reserved
 RSVD                         0       Reserved: Do not change from default value    0: Reserved
rsvd_11
      BIT             7               6               5             4           3               2            1               0
 Field                                  RSVD[7:4]                                 RSVD[3:2]                    RSVD[1:0]
 Reset                                    1111b                                       00b                          00b
 Access Type                            Write, Read                               Write, Read                  Write, Read
        BITFIELD            BITS                       DESCRIPTION                                    DECODE
 RSVD                        7:4      Reserved: Do not change from default value    1111: Reserved
 RSVD                        3:2      Reserved: Do not change from default value    00: Reserved
 RSVD                        1:0      Reserved: Do not change from default value    00: Reserved
underbst (0x12)
      BIT             7               6               5             4           3               2            1               0
                  UNDER-
                                                                                             DIS_
 Field          BST_DET_          RSVD                  RSVD[5:4]            RSVD                        RSVD            RSVD
                                                                                           RWAKE
                     EN
 Reset               0b              1b                     01b                0b              0b           1b              0b
 Access Type    Write, Read     Write, Read             Write, Read       Write, Read     Write, Read  Write, Read     Write, Read
        BITFIELD            BITS                       DESCRIPTION                                    DECODE
                                                                                    0: Disable underboost detection driving
                                      Underboost-Detection Enable: Allow under-     ERROR pin
 UNDERBST_DET_EN              7
                                      boost detection driving ERRORB pin            1: Enable underboost detection driving
                                                                                    ERROR pin
 RSVD                         6       Reserved: Do not change from default value    1: Reserved
 RSVD                        5:4      Reserved: Do not change from default value    01: Reserved
 RSVD                         3       Reserved: Do not change from default value    0: Reserved
                                                                                    0: Enable remote wake-up
 DIS_RWAKE                    2       Disable Remote Wake-up
                                                                                    1: Disable remote wake-up
 RSVD                         1       Reserved: Do not change from default value    1: Reserved
 RSVD                         0       Reserved: Do not change from default value    0: Reserved
www.maximintegrated.com                                                                                       Maxim Integrated │ 43


MAX96708                                                                                  14-Bit GMSL Deserializer
                                                                                  with Coax or STP Cable Input
rsvd_13 (0x13)
      BIT             7            6              5           4                3              2                 1              0
 Field             RSVD         RSVD          RSVD                                       RSVD[4:0]
 Reset               1b           1b             0b                                        01101b
                                             Write 1 to
 Access Type    Write, Read  Write, Read                                                 Write, Read
                                            Set, Read
        BITFIELD            BITS                      DESCRIPTION                                         DECODE
 RSVD                         7      Reserved: Do not change from default value        1: Reserved
 RSVD                         6      Reserved: Do not change from default value        1: Reserved
 RSVD                         5      Reserved: Do not change from default value        0: Reserved
 RSVD                        4:0     Reserved: Do not change from default value        01101: Reserved
aeq (0x14)
      BIT             7            6              5           4                3              2                 1              0
                             AEQ_PER_      AEQ_MAN_
 Field           AEQ_EN                                                                  RSVD[4:0]
                                MODE        TRG_REQ
 Reset               1b           0b             0b                                        00000b
                                             Write 1 to
 Access Type    Write, Read  Write, Read                                                 Write, Read
                                            Set, Read
        BITFIELD            BITS                      DESCRIPTION                                         DECODE
                                     Adaptive Equalization Enable: Enable adap-        0: Disable AEQ
 AEQ_EN                       7
                                     tive equalization                                 1: Enable AEQ
                                     Adaptive Equalization Periodic Mode               0: Set AEQ to use nonperiodic mode
 AEQ_PER_MODE                 6
                                     Select                                            1: Set AEQ to use periodic mode
                                     Adaptive Equalization Manual Fine-Tune            0: Do not trigger AEQ fine tuning
 AEQ_MAN_TRG_REQ              5      Request: Rising edge of this register triggers    1: Write 1 to this bit to manually trigger the
                                     AEQ fine tuning when not in periodic mode         AEQ fine tuning
 RSVD                        4:0     Reserved: Do not change from default value        00000: Reserved
det_err (0x15)
      BIT             7            6              5           4                3              2                 1              0
 Field                                                         DET_ERR[7:0]
 Reset                                                          XXXXXXXXb
 Access Type                                                     Read Only
    BITFIELD        BITS                      DESCRIPTION                                               DECODE
                                                                                    00000000: Value is 0
                                                                                    00000001: Value is 1
 DET_ERR             7:0    Detected Error Counter
                                                                                    XXXXXXXX
                                                                                    11111111: Value is 255.
www.maximintegrated.com                                                                                          Maxim Integrated │ 44


MAX96708                                                                                   14-Bit GMSL Deserializer
                                                                                   with Coax or STP Cable Input
prbs_err (0x16)
       BIT            7            6                5              4            3               2             1              0
 Field                                                            PRBS_ERR[7:0]
 Reset                                                               XXXXXXXXb
 Access Type                                                          Read Only
     BITFIELD       BITS                         DESCRIPTION                                             DECODE
                                                                                     00000000: Value is 0
                                                                                     00000001: Value is 1
 PRBS_ERR            7:0   PRBS Error Counter
                                                                                     XXXXXXXX
                                                                                     11111111: Value is 255
lf (0x17)
       BIT           7             6               5              4             3               2             1              0
 Field             RSVD         RSVD           PRBS_OK         GPI_IN             LF_NEG[1:0]                   LF_POS[1:0]
 Reset               Xb           Xb               Xb             Xb                  XXb                           XXb
                            Read Clears
 Access Type     Read Only                     Read Only     Read Only             Read Only                     Read Only
                                  All
     BITFIELD       BITS                         DESCRIPTION                                             DECODE
 RSVD                 7    Reserved: Do not change from default value                X: Reserved
 RSVD                 6    Reserved:                                                 X: Reserved
                           PRBS OK: MAX9271/MAX9273-compatible PRBS                  0: No MAX9271/MAX9273-compatible PRBS
                           test for link is terminated normally; check PRBS_ERR      test completed
 PRBS_OK              5
                           register for the PRBS success; for other SerDes read      1: MAX9271/MAX9273-compatible PRBS test
                           PRBS_ERR registers                                        completed normally
                                                                                     0: GPI is input low
 GPI_IN               4    GPI Pin Level
                                                                                     1: GPI is input high
                                                                                     00: Short to battery detected
                           Line Fault: Line-fault status of the indicated input
                                                                                     01: Short to ground detected
 LF_NEG              3:2   LF_POS → LMN0
                                                                                     10: No faults detected
                           LF_NEG → LMN1
                                                                                     11: Open cable detected
                                                                                     00: Short to battery detected
                           Line Fault: Line-fault status of the indicated input
                                                                                     01: Short to ground detected
 LF_POS              1:0   LF_POS → LMN0
                                                                                     10: No faults detected
                           LF_NEG → LMN1
                                                                                     11: Open cable detected
www.maximintegrated.com                                                                                         Maxim Integrated │ 45


MAX96708                                                                                14-Bit GMSL Deserializer
                                                                                 with Coax or STP Cable Input
rsvd_18 (0x18)
      BIT             7             6             5             4             3             2             1              0
 Field                                                             RSVD[7:0]
 Reset                                                            XXXXXXXXb
 Access Type                                                       Read Only
  BITFIELD      BITS                       DESCRIPTION                                           DECODE
 RSVD            7:0       Reserved: Do not change from default value        XXXXXXXX: Reserved
rsvd_19 (0x19)
      BIT             7             6             5             4             3             2             1              0
 Field                                                             RSVD[7:0]
 Reset                                                            XXXXXXXXb
 Access Type                                                       Read Only
      BITFIELD           BITS                      DESCRIPTION                                       DECODE
 RSVD                     7:0     Reserved                                           XXXXXXXX: Reserved
rsvd_1a (0x1A)
      BIT             7             6             5             4             3             2             1              0
 Field                                                             RSVD[7:0]
 Reset                                                            XXXXXXXXb
 Access Type                                                       Read Only
      BITFIELD          BITS                       DESCRIPTION                                       DECODE
 RSVD                     7:0     Reserved                                           XXXXXXXX: Reserved
i2csel (0x1B)
      BIT             7             6             5             4             3             2             1              0
 Field             RSVD           RSVD         RSVD          RSVD         I2CSEL          RSVD         RSVD           RSVD
 Reset               0b            0b            0b            0b            Xb            Xb            Xb             Xb
                                                                                       Read Clears
 Access Type    Write, Read   Write, Read   Write, Read   Write, Read    Read Only                   Read Only      Read Only
                                                                                           All
    BITFIELD          BITS                     DESCRIPTION                                         DECODE
 RSVD                   7       Reserved: Do not change from default value      0: Reserved
 RSVD                   6       Reserved: Do not change from default value      0: Reserved
 RSVD                   5       Reserved: Do not change from default value      0: Reserved
 RSVD                   4       Reserved: Do not change from default value      0: Reserved
                                                                                0: Low-I2CSEL pin detected (UART)
 I2CSEL                 3       I2CSEL Pin Level: Detected I2CSEL pin level
                                                                                1: High-I2CSEL pin detected (I2C)
 RSVD                   2       Reserved:                                       X: Reserved
 RSVD                   1       Reserved: Do not change from default value      X: Reserved
 RSVD                   0       Reserved: Do not change from default value      X: Reserved
www.maximintegrated.com                                                                                    Maxim Integrated │ 46


MAX96708                                                                                   14-Bit GMSL Deserializer
                                                                                     with Coax or STP Cable Input
rsvd_1c (0x1C)
      BIT             7               6              5             4              3             2             1             0
 Field             RSVD           RSVD                                               RSVD[5:0]
 Reset               0b              0b                                              XXXXXXb
 Access Type    Write, Read     Write, Read                                          Read Only
      BITFIELD          BITS                      DESCRIPTION                                         DECODE
 RSVD                     7      Reserved: Do not change from default value         0: Reserved
 RSVD                     6      Reserved: Do not change from default value         0: Reserved
 RSVD                    5:0     Reserved:                                          XXXXXX: Reserved
aeq_bst (0x1D)
      BIT             7               6              5             4              3             2             1             0
                                                               UNDER-
 Field             RSVD           RSVD            RSVD         BOOST_                           AEQ_BST[3:0]
                                                                 DET
 Reset               0b              0b             0b            Xb                                XXXXb
 Access Type    Write, Read     Write, Read    Write, Read    Read Only                           Read Only
       BITFIELD             BITS                        DESCRIPTION                                       DECODE
 RSVD                         7       Reserved: Do not change from default value           0: Reserved
 RSVD                         6       Reserved: Do not change from default value           0: Reserved
 RSVD                         5       Reserved: Do not change from default value           0: Reserved
                                      Underboost Detected: '1' indicates that an           0: Normal operation
 UNDERBOOST_DET               4       underboost is detected when the AEQ is at the        1: Underboost (at maximum AEQ gain)
                                      maximum setting                                      detected
                                                                                           0000: 1.6dB EQ setting
                                                                                           0001: 2.1dB EQ setting
                                                                                           0010: 2.8dB EQ setting
                                                                                           0011: 3.5dB EQ setting
                                                                                           0100: 4.3dB EQ setting
                                      Adaptive Equalizer Boost Value: Selected             0101: 5.2dB EQ setting
 AEQ_BST                     3:0      adaptive equalizer value; settings correspond to     0110: 6.3dB EQ setting
                                      gain at 750MHz                                       0111: 7.3dB EQ setting
                                                                                           1000: 8.5dB EQ setting
                                                                                           1001: 9.7dB EQ setting
                                                                                           1010: 11dB EQ setting
                                                                                           1011: 12.2dB EQ setting
                                                                                           11XX: Reserved
id (0x1E)
      BIT             7               6              5             4              3             2             1             0
 Field                                                                  ID[7:0]
 Reset                                                               XXXXXXXXb
 Access Type                                                          Read Only
       BITFIELD             BITS                        DESCRIPTION                                       DECODE
                                      Device ID: 8-bit value depends on the GMSL
 ID                          7:0                                                           01001100: MAX96708
                                      device attached
www.maximintegrated.com                                                                                        Maxim Integrated │ 47


MAX96708                                                                                14-Bit GMSL Deserializer
                                                                                 with Coax or STP Cable Input
revision (0x1F)
      BIT             7             6               5             4            3             2             1             0
 Field             RSVD          RSVD           RSVD        HDCPCAP                          REVISION[3:0]
 Reset               0b            0b              0b            Xb                              XXXXb
 Access Type    Write, Read   Write, Read     Write, Read   Read Only                          Read Only
     BITFIELD        BITS                      DESCRIPTION                                           DECODE
 RSVD                   7   Reserved: Do not change from default value           0: Reserved
 RSVD                   6   Reserved: Do not change from default value           0: Reserved
 RSVD                   5   Reserved: Do not change from default value           0: Reserved
                                                                                 0: Device does not have HDCP
 HDCPCAP                4   HDCP Capability: '1' = HDCP capable
                                                                                 1: Device is HDCP capable
                                                                                 0000: Value is 0
 REVISION             3:0   Device Revision                                      0001: Value is 1
                                                                                 1111: Value is 15
rsvd (0x20 to 0x23)
      BIT             7             6               5             4            3             2             1             0
 Field                                                               RSVD[7:0]
 Reset                                                              XXXXXXXXb
 Access Type                                                         Read Only
     BITFIELD        BITS                      DESCRIPTION                                           DECODE
 RSVD                  7:0  Reserved:                                            XXXXXXXX: Reserved
crossbar (0x65 to 0x6B)
      BIT             7             6               5             4            3             2             1             0
 Field                            CROSSBAR_N[3:0]                                        CROSSBAR_N+1[3:0]
 Reset                                  XXXXb                                                    XXXXb
 Access Type                          Write, Read                                              Write, Read
     BITFIELD        BITS                      DESCRIPTION                                           DECODE
                            Crossbar Setting: CROSSBAR selects the internal
                                                                                 0000: Connect D0 to output
                            signal to connect to the output pin, DOUT_.
                                                                                 0001: Connect D1 to output
                            Register crossbar_(N) contains settings for two
                                                                                 :: :
 CROSSBAR_N            7:4  outputs, with CROSSBAR_(N) at D[7:4] and
                                                                                 1101: Connect D13 to output
                            CROSSBAR_(N+1) at D[3:0]. Default settings for
                                                                                 1110: Force output low
                            CROSSBAR(N) connects internal signal D(N) to
                                                                                 1111: Force output high
                            its respective DOUT(N) pin.
                            Crossbar Setting: CROSSBAR selects the internal
                                                                                 0000: Connect D0 to output
                            signal to connect to the output pin, DOUT_.
                                                                                 0001: Connect D1 to output
                            Register crossbar_(N) contains settings for two
                                                                                 :: :
 CROSSBAR_N+1          3:0  outputs, with CROSSBAR_(N) at D[7:4] and
                                                                                 1101: Connect D13 to output
                            CROSSBAR_(N+1) at D[3:0]. Default settings for
                                                                                 1110: Force output low
                            CROSSBAR(N) connects internal signal D(N) to its
                                                                                 1111: Force output high
                            respective DOUT(N) pin.
www.maximintegrated.com                                                                                     Maxim Integrated │ 48


MAX96708                                                                             14-Bit GMSL Deserializer
                                                                              with Coax or STP Cable Input
rsvd_96 (0x96)
      BIT             7               6         5              4           3               2            1              0
 Field                  RSVD[1:0]                 RSVD[1:0]            RSVD            RSVD          RSVD           RSVD
 Reset                      01b                       01b                 0b              0b           0b             1b
 Access Type            Write, Read               Write, Read        Write, Read     Write, Read Write, Read     Write, Read
 BITFIELD       BITS                        DESCRIPTION                                        DECODE
 RSVD            7:6      Reserved: Do not change from default value      01: Reserved
 RSVD            5:4      Reserved: Do not change from default value      01: Reserved
 RSVD             3       Reserved: Do not change from default value      0: Reserved
 RSVD             2       Reserved: Do not change from default value      0: Reserved
 RSVD             1       Reserved: Do not change from default value      0: Reserved
 RSVD             0       Reserved: Do not change from default value      1: Reserved
rev_fast (0x97)
      BIT             7               6         5              4           3               2            1              0
 Field          REV_FAST          RSVD                                       RSVD[5:0]
 Reset               0b              0b                                       100010b
 Access Type    Write, Read     Write, Read                                  Write, Read
 BITFIELD       BITS                        DESCRIPTION                                        DECODE
 REV_                                                                     0: Disable reverse-channel fast mode
                  7       Reverse-Channel Fast Mode
 FAST                                                                     1: Enable reverse-channel fast mode
 RSVD             6       Reserved: Do not change from default value      0: Reserved
 RSVD            5:0      Reserved: Do not change from default value      100010: Reserved
rsvd_98 (0x98)
      BIT             7               6         5              4           3               2            1              0
 Field             RSVD           RSVD                                       RSVD[5:0]
 Reset               1b              0b                                       011010b
 Access Type    Write, Read     Write, Read                                  Write, Read
 BITFIELD       BITS                        DESCRIPTION                                        DECODE
 RSVD             7       Reserved: Do not change from default value      1: Reserved
 RSVD             6       Reserved: Do not change from default value      0: Reserved
 RSVD            5:0      Reserved: Do not change from default value      011010: Reserved
www.maximintegrated.com                                                                                  Maxim Integrated │ 49


MAX96708                                                                              14-Bit GMSL Deserializer
                                                                                with Coax or STP Cable Input
rsvd_99 (0x99)
      BIT             7            6             5               4           3             2           1              0
 Field             RSVD         RSVD          RSVD           RSVD        RSVD           RSVD       RSVD            RSVD
 Reset               0b           1b            0b              0b          0b            0b          0b             0b
 Access Type    Write, Read  Write, Read   Write, Read     Write, Read Write, Read   Write, Read Write, Read    Write, Read
 BITFIELD       BITS                      DESCRIPTION                                          DECODE
 RSVD             7       Reserved: Do not change from default value        0: Reserved
 RSVD             6       Reserved: Do not change from default value        1: Reserved
 RSVD             5       Reserved: Do not change from default value        0: Reserved
 RSVD             4       Reserved: Do not change from default value        0: Reserved
 RSVD             3       Reserved: Do not change from default value        0: Reserved
 RSVD             2       Reserved: Do not change from default value        0: Reserved
 RSVD             1       Reserved: Do not change from default value        0: Reserved
 RSVD             0       Reserved: Do not change from default value        0: Reserved
rsvd_9a (0x9A)
      BIT             7            6             5               4           3             2           1              0
 Field             RSVD         RSVD               RSVD[1:0]                          RSVD[2:0]                    RSVD
 Reset               0b           0b                   10b                              010b                         0b
 Access Type    Write, Read  Write, Read           Write, Read                       Write, Read                Write, Read
 BITFIELD       BITS                      DESCRIPTION                                          DECODE
 RSVD             7       Reserved: Do not change from default value        0: Reserved
 RSVD             6       Reserved: Do not change from default value        0: Reserved
 RSVD            5:4      Reserved: Do not change from default value        10: Reserved
 RSVD            3:1      Reserved: Do not change from default value        010: Reserved
 RSVD             0       Reserved: Do not change from default value        0: Reserved
www.maximintegrated.com                                                                                 Maxim Integrated │ 50


MAX96708                                                                             14-Bit GMSL Deserializer
                                                                              with Coax or STP Cable Input
rsvd_9b (0x9B)
      BIT             7            6               5           4           3              2               1               0
 Field             RSVD              RSVD[1:0]                       RSVD[2:0]                              RSVD[1:0]
 Reset               0b                  01b                            001b                                    10b
 Access Type    Write, Read          Write, Read                     Write, Read                            Write, Read
 BITFIELD       BITS                        DESCRIPTION                                         DECODE
 RSVD             7       Reserved: Do not change from default value      0: Reserved
 RSVD            6:5      Reserved: Do not change from default value      01: Reserved
 RSVD            4:2      Reserved: Do not change from default value      001: Reserved
 RSVD            1:0      Reserved: Do not change from default value      10: Reserved
rsvd_9c (0x9C)
      BIT             7            6               5           4           3              2               1               0
 Field             RSVD              RSVD[1:0]             RSVD                             RSVD[3:0]
 Reset               0b                  10b                  1b                              0100b
 Access Type    Write, Read          Write, Read         Write, Read                        Write, Read
 BITFIELD       BITS                        DESCRIPTION                                         DECODE
 RSVD             7       Reserved: Do not change from default value      0: Reserved
 RSVD            6:5      Reserved: Do not change from default value      10: Reserved
 RSVD             4       Reserved: Do not change from default value      1: Reserved
 RSVD            3:0      Reserved: Do not change from default value      0100: Reserved
rsvd_9d (0x9D)
      BIT             7            6               5           4           3              2               1               0
 Field             RSVD         RSVD           RSVD        RSVD      SOFT_PD           RSVD           RSVD            RSVD
 Reset               0b           0b              1b         01b          0b             0b              0b              0b
                                                                      Write 1 to
 Access Type    Write, Read  Write, Read     Write, Read Write, Read                Write, Read     Write, Read     Write, Read
                                                                     Set, Read
 BITFIELD       BITS                        DESCRIPTION                                         DECODE
 RSVD             7       Reserved: Do not change from default value      0: Reserved
 RSVD             6       Reserved: Do not change from default value      0: Reserved
 RSVD             5       Reserved: Do not change from default value      1: Reserved
 RSVD             4       Reserved: Do not change from default value      01: Reserved
                                                                          0: Normal operation
 SOFT_PD          3       Reserved: Do not change from default value
                                                                          1: Reset the device
 RSVD             2       Reserved: Do not change from default value      0: Reserved
 RSVD             1       Reserved: Do not change from default value      0: Reserved
 RSVD             0       Reserved: Do not change from default value      0: Reserved
www.maximintegrated.com                                                                                    Maxim Integrated │ 51


MAX96708                                                                                14-Bit GMSL Deserializer
                                                                                  with Coax or STP Cable Input
rsvd_9e (0x9E)
      BIT             7            6               5               4           3            2               1              0
 Field             RSVD              RSVD[1:0]                           RSVD[2:0]                      RSVD            RSVD
 Reset               1b                  10b                                010b                           0b             0b
 Access Type    Write, Read          Write, Read                         Write, Read                  Write, Read    Write, Read
 BITFIELD       BITS                        DESCRIPTION                                            DECODE
 RSVD             7       Reserved: Do not change from default value          1: Reserved
 RSVD            6:5      Reserved: Do not change from default value          10: Reserved
 RSVD            4:2      Reserved: Do not change from default value          010: Reserved
 RSVD             1       Reserved: Do not change from default value          0: Reserved
 RSVD             0       Reserved: Do not change from default value          0: Reserved
rsvd_9f (0x9F)
      BIT             7            6               5               4           3            2               1              0
 Field             RSVD         RSVD           RSVD            RSVD        RSVD             HPFTUNE[1:0]                RSVD
 Reset               0b           0b              0b              0b          0b                   01b                    0b
 Access Type    Write, Read  Write, Read     Write, Read     Write, Read Write, Read          Write, Read            Write, Read
 BITFIELD       BITS                        DESCRIPTION                                            DECODE
 RSVD             7       Reserved: Do not change from default value          0: Reserved
 RSVD             6       Reserved: Do not change from default value          0: Reserved
 RSVD             5       Reserved: Do not change from default value          0: Reserved
 RSVD             4       Reserved: Do not change from default value          0: Reserved
 RSVD             3       Reserved: Do not change from default value          0: Reserved
                                                                              00: 7.5MHz cutoff frequency
                                                                              01: 3.75MHz cutoff frequency
 HPFTUNE         2:1      Equalizer High-Pass Filter Cutoff Frequency
                                                                              10: 2.5MHz cutoff frequency
                                                                              11: 1.87MHz cutoff frequency
 RSVD             0       Reserved: Do not change from default value          0: Reserved
rsvd_a0 (0xA0)
      BIT             7            6               5               4           3            2               1              0
 Field             RSVD         RSVD                 RSVD[1:0]                                 RSVD[3:0]
 Reset               1b           0b                     10b                                      1110b
 Access Type    Write, Read  Write, Read             Write, Read                              Write, Read
 BITFIELD       BITS                        DESCRIPTION                                            DECODE
 RSVD             7       Reserved: Do not change from default value          1: Reserved
 RSVD             6       Reserved: Do not change from default value          0: Reserved
 RSVD            5:4      Reserved: Do not change from default value          10: Reserved
 RSVD            3:0      Reserved: Do not change from default value          1110: Reserved
www.maximintegrated.com                                                                                      Maxim Integrated │ 52


MAX96708                                                                              14-Bit GMSL Deserializer
                                                                                with Coax or STP Cable Input
rsvd_a1(0xA1)
      BIT            7          6              5             4               3             2             1             0
 Field                      RSVD[2:0]                                                 RSVD[4:0]
 Reset                        010b                                                     00100b
 Access Type               Write, Read                                               Write, Read
 BITFIELD       BITS                      DESCRIPTION                                            DECODE
 RSVD            7:5    Reserved: Do not change from default value          010: Reserved
 RSVD            4:0    Reserved: Do not change from default value          00100: Reserved
rsvd_a2 (0xA2)
      BIT            7          6              5             4               3             2             1             0
 Field                                                         RSVD[7:0]
 Reset                                                         00100000b
 Access Type                                                   Write, Read
 BITFIELD       BITS                      DESCRIPTION                                            DECODE
 RSVD            7:0    Reserved: Do not change from default value          00100000: Reserved
rsvd_a3 (0xA3)
      BIT            7          6              5             4               3             2             1             0
 Field                             RSVD[3:0]                                                 RSVD[3:0]
 Reset                               0110b                                                     1011b
 Access Type                       Write, Read                                               Write, Read
 BITFIELD       BITS                      DESCRIPTION                                            DECODE
 RSVD            7:4    Reserved: Do not change from default value          0110: Reserved
 RSVD            3:0    Reserved: Do not change from default value          1011: Reserved
rsvd_a4 (0xA4)
      BIT            7          6              5             4               3             2             1             0
 Field                      RSVD[2:0]                    RSVD            RSVD           RSVD               RSVD[1:0]
 Reset                        101b                          1b              0b            1b                   01b
 Access Type               Write, Read                Write, Read      Write, Read   Write, Read           Write, Read
 BITFIELD       BITS                      DESCRIPTION                                            DECODE
 RSVD            7:5    Reserved: Do not change from default value          101: Reserved
 RSVD             4     Reserved: Do not change from default value          1: Reserved
 RSVD             3     Reserved: Do not change from default value          0: Reserved
 RSVD             2     Reserved: Do not change from default value          1: Reserved
 RSVD            1:0    Reserved: Do not change from default value          01: Reserved
www.maximintegrated.com                                                                                   Maxim Integrated │ 53


MAX96708                                                                               14-Bit GMSL Deserializer
                                                                                with Coax or STP Cable Input
rsvd_a5 (0xA5)
      BIT             7            6               5           4            3              2       1              0
 Field                               RSVD[3:0]                                 RSVD[1:0]              RSVD[1:0]
 Reset                                 1100b                                       11b                    01b
 Access Type                         Write, Read                               Write, Read            Write, Read
 BITFIELD       BITS                        DESCRIPTION                                       DECODE
 RSVD            7:4      Reserved: Do not change from default value        1100: Reserved
 RSVD            3:2      Reserved: Do not change from default value        11: Reserved
 RSVD            1:0      Reserved: Do not change from default value        01: Reserved
rsvd_a6 (0xA6)
      BIT             7            6               5           4            3              2       1              0
 Field             RSVD         RSVD           RSVD        RSVD                RSVD[1:0]              RSVD[1:0]
 Reset               0b           0b              0b          0b                   00b                    01b
 Access Type    Write, Read  Write, Read     Write, Read Write, Read           Write, Read            Write, Read
 BITFIELD       BITS                        DESCRIPTION                                       DECODE
 RSVD             7       Reserved: Do not change from default value        0: Reserved
 RSVD             6       Reserved: Do not change from default value        0: Reserved
 RSVD             5       Reserved: Do not change from default value        0: Reserved
 RSVD             4       Reserved: Do not change from default value        0: Reserved
 RSVD            3:2      Reserved: Do not change from default value        00: Reserved
 RSVD            1:0      Reserved: Do not change from default value        01: Reserved
rsvd_c9 (0xC9)
      BIT             7            6               5           4            3              2       1              0
 Field                                                            RSVD[7:0]
 Reset                                                           XXXXXXXXb
 Access Type                                                      Read Only
 BITFIELD       BITS                        DESCRIPTION                                       DECODE
 RSVD            7:0      Reserved: Do not change from default value        XXXXXXXX: Reserved
www.maximintegrated.com                                                                              Maxim Integrated │ 54


MAX96708                                                                             14-Bit GMSL Deserializer
                                                                               with Coax or STP Cable Input
rsvd_ca (0xCA)
      BIT             7           6             5              4            3            2           1              0
 Field             RSVD         RSVD          RSVD               RSVD[1:0]             RSVD       RSVD           RSVD
 Reset               0b          Xb            Xb                    XXb                Xb          Xb             Xb
 Access Type    Write, Read   Read Only     Read Only            Read Only           Read Only   Read Only     Read Only
 BITFIELD       BITS                      DESCRIPTION                                         DECODE
 RSVD             7       Reserved: Do not change from default value       0: Reserved
 RSVD             6       Reserved: Do not change from default value       X: Reserved
 RSVD             5       Reserved: Do not change from default value       X: Reserved
 RSVD            4:3      Reserved: Do not change from default value       XX: Reserved
 RSVD             2       Reserved: Do not change from default value       X: Reserved
 RSVD             1       Reserved: Do not change from default value       X: Reserved
 RSVD             0       Reserved: Do not change from default value       X: Reserved
rsvd_cb (0xCB)
      BIT             7           6             5              4            3            2           1              0
 Field             RSVD         RSVD          RSVD         RSVD          RSVD          RSVD       RSVD           RSVD
 Reset               Xb          Xb            Xb            Xb            Xb           Xb          Xb             0b
 Access Type     Read Only    Read Only     Read Only    Read Only      Read Only    Read Only   Read Only    Write, Read
 BITFIELD       BITS                      DESCRIPTION                                         DECODE
 RSVD             7       Reserved: Do not change from default value       X: Reserved
 RSVD             6       Reserved: Do not change from default value       X: Reserved
 RSVD             5       Reserved: Do not change from default value       X: Reserved
 RSVD             4       Reserved: Do not change from default value       X: Reserved
 RSVD             3       Reserved:                                        X: Reserved
 RSVD             2       Reserved:                                        X: Reserved
 RSVD             1       Reserved:                                        X: Reserved
 RSVD             0       Reserved: Do not change from default value       0: Reserved
rsvd_cc (0xCC)
      BIT             7           6             5              4            3            2           1              0
 Field             RSVD                                                 RSVD[6:0]
 Reset               0b                                                XXXXXXXb
 Access Type    Write, Read                                             Read Only
 BITFIELD       BITS                      DESCRIPTION                                         DECODE
 RSVD             7       Reserved: Do not change from default value       0: Reserved
 RSVD            6:0      Reserved: Do not change from default value       XXXXXXX: Reserved
www.maximintegrated.com                                                                               Maxim Integrated │ 55


MAX96708                                                                               14-Bit GMSL Deserializer
                                                                                 with Coax or STP Cable Input
rsvd_cd (0xCD)
      BIT             7            6               5           4             3           2              1             0
 Field             RSVD                                                  RSVD[6:0]
 Reset               0b                                                  XXXXXXXb
 Access Type    Write, Read                                              Read Only
 BITFIELD       BITS                        DESCRIPTION                                         DECODE
 RSVD             7       Reserved: Do not change from default value         0: Reserved
 RSVD            6:0      Reserved: Do not change from default value         XXXXXXX: Reserved
rsvd_fd (0xFD)
      BIT             7            6               5           4             3           2              1             0
 Field                                                           RSVD[7:0]
 Reset                                                                0b
 Access Type                                                     Write, Read
 BITFIELD       BITS                        DESCRIPTION                                         DECODE
 RSVD            7:0      Reserved: Do not change from default value         0: Reserved
rsvd_fe (0xFE)
      BIT             7            6               5           4             3           2              1             0
 Field                               RSVD[3:0]                                              RSVD[3:0]
 Reset                                    0b                                                     0b
 Access Type                         Write, Read                                            Write, Read
 BITFIELD       BITS                        DESCRIPTION                                         DECODE
 RSVD            7:4      Reserved: Do not change from default value         0: Reserved
 RSVD            3:0      Reserved: Do not change from default value         0: Reserved
rsvd_ff (0xFF)
      BIT             7            6               5           4             3           2              1             0
 Field             RSVD         RSVD           RSVD        RSVD                             RSVD[3:0]
 Reset               0b           0b              0b          0b                             XXXXb
 Access Type    Write, Read  Write, Read     Write, Read Write, Read                        Read Only
 BITFIELD       BITS                        DESCRIPTION                                         DECODE
 RSVD             7       Reserved: Do not change from default value         0: Reserved
 RSVD             6       Reserved: Do not change from default value         0: Reserved
 RSVD             5       Reserved: Do not change from default value         0: Reserved
 RSVD             4       Reserved: Do not change from default value         0: Reserved
 RSVD            3:0      Reserved: Do not change from default value         XXXX: Reserved
www.maximintegrated.com                                                                                  Maxim Integrated │ 56


MAX96708                                                                           14-Bit GMSL Deserializer
                                                                             with Coax or STP Cable Input
Applications Information                                      Bus Data Rates
                                                              The bus data rate depends on the settings BWS and
Parallel Interface
                                                              DBL. Table 4 lists the available PCLK rates available for
The CMOS parallel-interface data width is programmable        different bus-width settings. For lower PCLK rates, set
and depends on the application. Using a larger width          DBL = 0 (if DBL = 1 in both the serializer and deserializer).
(BWS = 1) results in a lower-pixel clock rate, while a
smaller width (BWS = 0) allows a higher-pixel clock rate.     Crossbar Switch
Bus Data Width                                                By default, the crossbar switch connects the serializer
                                                              input pins DIN_ and HS/VS (when HV encoding is used)
The bus data width depends on the selected modes. The
                                                              to the corresponding deserializer output pins DOUT_ and
available bus width is less when using error detection or
                                                              HS/VS when DBL of the serializer and deserializer match.
when in double mode (DBL = 1). Table 3 shows the avail-
                                                              When there is a DBL mismatch use Table 5, Table 66,
able bit widths and default mapping for various modes.
                                                              and Table 7 to map the serial bits to the crossbar inputs.
                                                              Reprogram the crossbar switch when changing the output
Table 3. Output-Data Width Selection                          pin assignments.
   REGISTER BIT SETTINGS                                      Crossbar Switch Programming
                     PXL_               OUTPUT MAPPING        Each output pin can be assigned any of the 14 DOUT
  DBL      BWS                HVEN                            signals. Multiple outputs can share the same input. To force
                     CRC
                                                              an output low, and ignore the input, set CROSSBAR_ bit
   1         1          1       1    DOUT11:0, HS, VS
                                                              = 1110. To force an output high set CROSSBAR_ = 1111.
   1         1          1       0    DOUT11:0
   1         1          0       1    DOUT11:0*, HS, VS
                                                              Recommended Crossbar Switch Programming
                                                              Procedure
   1         1          0       0    DOUT13:0*
                                                              The following procedure programs the crossbar switch to
   1         0          1       1    DOUT7:0, HS, VS          reassign input/output pin locations:
   1         0          1       0    DOUT7:0                  1) For the crossbar output equivalent of DOUT0 (XBO0)
   1         0          0       1    DOUT10:0, HS, VS             select which pin to map (e.g., DOUT4 → XBI4).
   1         0          0       0    DOUT10:0                 2) Set the crossbar bits (CROSSBAR0) to the desired
   0         1          1       1    DOUT11:0*, HS, VS            selected mapped input (e.g., CROSSBAR0 = 0100).
   0         1          1       0    DOUT13:0*                3) Repeat for the other crossbar outputs.
   0         1          0       1    DOUT11:0*, HS, VS
   0         1          0       0    DOUT13:0*
                                                              Table 4. Data-Rate Selection Table
   0         0          1       1    DOUT11:0*, HS, VS           DRS      DBL      BWS          PCLK RANGE (MHZ)
   0         0          1       0    DOUT13:0*                     0       1        1     25 to 87
   0         0          0       1    DOUT11:0*, HS, VS             0       1        0     33.3 to 116
   0         0          0       0    DOUT13:0*                     0       0        1     12.5 to 43.5
*The bit width is limited by the number of available outputs.      0       0        0     16.7 to 58
                                                                  1*       0        1     6.25 to 12.5
                                                                  1*       0        0     8.33 to 16.7
                                                              *Use DRS = 1 with legacy devices only (MAX92XX).
www.maximintegrated.com                                                                                Maxim Integrated │ 57


MAX96708                                                        14-Bit GMSL Deserializer
                                                         with Coax or STP Cable Input
Table 5. Output Map (DBL = 0 or DBL = 1, First Word)
           BIT SETTING                         OUTPUT BITS (FIRST WORD)
 DB   HV     BW     CR  DE SC* A0 A1 A2 A3   A4   A5   A6    A7   A8   A9 A10  A11    A12    A13
  0     0     X      X   0  1  0  1  2  3    4    5    6      7    8    9 10    11     14     15
  0     0     X      X   1  1  0  1  2  3    4    5    6      7    8    9 10    13     14     15
  0     0     X      X   X  2  0  1  2  3    4    5    6      7    8    9 10    11     12     13
  0     1     X      X   1  1  0  1  2  3    4    5    6      7    8    9 10    13     H      V
  0     1     X      X   1  2  0  1  2  3    4    5    6      7    8    9 10    11     H      V
  0     1     X      X   0 1,2 0  1  2  3    4    5    6      7    8    9 10    11     H      V
  1     0     0      0   X  3  0  1  2  3    4    5    6      7    8    9 10    Z      Z      Z
  1     0     0      1   X  3  0  1  2  3    4    5    6      7    Z    Z  Z    Z      Z      Z
  1     0     1      0   X  3  0  1  2  3    4    5    6      7    8    9 10    11     12     13
  1     0     1      1   X  3  0  1  2  3    4    5    6      7    8    9 10    11     Z      Z
  1     1     0      0   0 1,2 0  1  2  3    4    5    6      7    8    9 10    Z      HL     VL
  1     1     0      0   1 1,2 0  1  2  3    4    5    6      7    8    9  Z    10     HL     VL
  1     1     0      1   0 1,2 0  1  2  3    4    5    6      7    Z    Z  Z    Z      HL     VL
  1     1     0      1   1 1,2 0  1  2  3    4    5    6      Z    Z    Z  Z     7     HL     VL
  1     1     1      0   1  1  0  1  2  3    4    5    6      7    8    9 10    13     HL     VL
  1     1     1      0   1  2  0  1  2  3    4    5    6      7    8    9 10    11     HL     VL
  1     1     1      0   0 1,2 0  1  2  3    4    5    6      7    8    9 10    11     HL     VL
  1     1     1      1   X 1,2 0  1  2  3    4    5    6      7    8    9 10    11     HL     VL
www.maximintegrated.com                                                      Maxim Integrated │ 58


MAX96708                                                                               14-Bit GMSL Deserializer
                                                                                with Coax or STP Cable Input
Table 6. Output Map (DBL = 1, Second Word)
             BIT SETTING                                        OUTPUT BITS (SECOND WORD)
   DB   HV    BW     CR   DE     SC*     B0   B1   B2    B3    B4      B5    B6     B7     B8      B9    B10  B11    B12    B13
    1    0      0     0    X      3      11   12   13    14    15      16    17     18     19      20    21    Z       Z     Z
    1    0      0     1    X      3       8    9   10    11    12      13    14     15      Z       Z     Z    Z       Z     Z
    1    0      1     0    X      3      15   16   17    18    19      20    21     22     23      24    25    26     27     28
    1    0      1     1    X      3      12   13   14    15    16      17    18     19     20      21    22    23      Z     Z
    1    1      0     0    0     1,2     11   12   13    14    15      16    17     18     19      20    21    Z      HH    VH
    1    1      0     0    1     1,2     11   12   13    14    15      16    17     18     19      20     Z    21     HH    VH
    1    1      0     1    0     1,2      8    9   10    11    12      13    14     15      Z       Z     Z    Z      HH    VH
    1    1      0     1    1     1,2      8    9   10    11    12      13    14      Z      Z       Z     Z    15     HH    VH
    1    1      1     0    1      1      15   16   17    18    19      20    21     22     23      24    25    28     HH    VH
    1    1      1     0    1      2      15   16   17    18    19      20    21     22     23      24    25    26     HH    VH
    1    1      1     0    0     1,2     15   16   17    18    19      20    21     22     23      24    25    26     HH    VH
    1    1      1     1    X     1,2     12   13   14    15    16      17    18     19     20      21    22    23     HH    VH
Table 7. Legend
                  BIT SETTINGS                                            MAPPED SYNC OUTPUTS
           DB            Double mode bit DBL         H      HSYNC ( when DBL = 0)
           HV            H/V Encoding bit HVEN       V      VSYNC ( when DBL = 0)
           BW            BWS bit                     D      DE ( when DBL = 0)
            —            —                          HH      HSYNC (high word, DBL = 1)
           CR            PXL_CRC bit                VH      VSYNC (high word, DBL = 1)
           DE            DEEN                       DH      DE (high word, DBL = 1)
           SC*           HV_SRC (dec)               HL      HSYNC (low word, DBL = 1)
            X            1 or 0                     VL      VSYNC (low word, DBL = 1)
                   BIT COLOR                        DL      DE (low word, DBL = 1)
                         Sync Bits                   #      Serial Bits
                         Output on first word        Z      Zero
                         Output on second word
                         Zero
*HV_SRC is automatically set by default. MAX96705 mode automatically sets HV_SRC to 0, 1, or 3 according to the other bit set-
tings above. MAX96707 mode automatically sets HV_SRC to 0, 2, or 3 according to the other bit settings above.
www.maximintegrated.com                                                                                     Maxim Integrated │ 59


MAX96708                                                                           14-Bit GMSL Deserializer
                                                                            with Coax or STP Cable Input
Control-Channel Interfaces                                   I2C Address Translation
I2C                                                          The device supports I2C address translation for up to
                                                             two device addresses. Use address translation to assign
Set I2CSEL = 1 to configure the control channel for
                                                             unique device addresses to peripherals with limited
I2C-to-I2C mode. In this mode, the control channel
                                                             I2C addresses. Source addresses (address to translate
forwards I2C commands from the microcontroller side
                                                             from) are stored in registers 0x09 and 0x0B. Destination
to the other side of the GMSL link. The remote device
                                                             addresses (address to translate to) are stored in registers
acts as an I2C master to the other peripherals connected
                                                             0x0A and 0x0C.
to the remote side device. I2C-to-I2C mode uses clock
stretching to hold the microcontroller until the data and    Configuration Blocking
the acknowledge/no-acknowledge have been sent across         The device can block changes to its registers. Set
the link.                                                    CFGBLOCK to make all registers read only. Once set, the
I2C Bit Rate                                                 registers remain blocked until the supplies are removed or
                                                             until PWDNB is low.
The I2C interface accepts bit rates from 9.6kbps to 1Mbps.
The local I2C rate is set by the microcontroller. The remote Cascaded/Parallel Devices
I2C rate is set by the remote device. By default the control GMSL supports cascaded and parallel devices connected
channel is set up for a 400kbps-to-I2C bit rate. Program the through I2C. When cascading or using parallel links,
I2C_MSTBT and SLV_SH bits (register 0x0D) to match the       all I2C commands are forwarded to all links. Each link
desired microcontroller I2C rate.                            attempts to hold the control channel until it receives an
Software Programming of the Device Addresses                 acknowledge/non-acknowledge from the remote side
                                                             device. It is important to keep the control channel active
The serializer and deserializer have programmable device
                                                             between links in order to prevent timeout. If a link is
addresses. This allows multiple GMSL devices, along with
                                                             unused, keep the control channel clear by turning on the
I2C peripherals, to coexist on the same control channel.
                                                             configuration link, disconnecting the I2C lines, or power-
The serializer device address is in register 0x00 of each
                                                             ing down the unused device.
device, while the deserializer device address is in register
0x01 of each device. To change a device address, first       Dual μC Control
write to the device whose address changes (register 0x00     Most systems use a single microcontroller; however, µCs
of the serializer for serializer device address change, or   can reside on each side simultaneously and trade off
register 0x01 of the deserializer for deserializer device    running the control channel. Contention occurs if both µCs
address change). Then write the same address into the        attempt to use the control channel at the same time. It is
corresponding register on the other device (register 0x00    up to the user to prevent this contention by implementing
of the deserializer for serializer device address change,    a higher-level protocol. In addition, the control channel
or register 0x01 of the serializer for deserializer device   does not provide arbitration between I2C masters on both
address change).                                             sides of the link. An acknowledge frame is not generated
                                                             when communication fails due to contention. If communi-
                                                             cation across the serial link is not required, the µCs can
                                                             disable the forward and reverse control channel using
                                                             the FWDCCEN and REVCCEN bits (0x04, D[1:0]) in the
                                                             serializer/deserializer. Communication across the serial link
                                                             is stopped and contention between µCs cannot occur.
www.maximintegrated.com                                                                              Maxim Integrated │ 60


MAX96708                                                                                               14-Bit GMSL Deserializer
                                                                                             with Coax or STP Cable Input
UART                                                                        UART Timing
Set I2CSEL = 0 to configure the control channel for UART                    In base mode, the UART idles high (through a pullup
or UART to I2C. In this mode, the control channel for-                      resistor). Each GMSL-UART byte consists of a START
wards UART commands from the microcontroller side to                        bit, 8 data bits, an even-parity bit and a stop bit (Figure
the other side of the GMSL link. When INTTYPE = 00, the                     19). Keep the idle time between bytes of the same UART
remote device acts as an I2C master to the other periph-                    packet to less than 4 bit times. The GMSL-UART protocol
erals connected to the remote side device. UART-to-I2C                      is listed in Figure 20. A write packet consists of a SYNC
mode does not support devices that use clock stretching.                    byte (Figure 21). Device address byte, Starting register
                                                                            address byte, number of bytes to write, and the data
Base Mode
                                                                            bytes. The slave device responds with an acknowledge
In base mode, UART packets control the serializer, dese-                    byte (Figure 22) if the write was successful. A Read pack-
rializer and attached peripherals.                                          et consists of a SYNC byte, Device address byte, Starting
                                                                            register address byte, and number of bytes to read. The
                                                                            slave device responds with an acknowledge byte and the
                                                                            read data bytes.
                                                                 1 UART FRAME
                     START      D0         D1      D2        D3        D4         D5        D6          D7     PARITY*      STOP
                                FRAME 1                                    FRAME 2                                        FRAME 3
                                                 STOP      START                               STOP      START
              *BASE MODE USES EVEN PARITY
Figure 19. GMSL-UART Data Format for Base Mode
                                                                 WRITE DATA FORMAT
                          SYNC    DEV ADDR + R/W  REG ADDR   NUMBER OF BYTES      BYTE 1               BYTE N
                                                             MASTER WRITES TO SLAVE                                    ACK
                                                                                                       MASTER READS FROM SLAVE
                                                                READ DATA FORMAT
                          SYNC    DEV ADDR + R/W  REG ADDR NUMBER OF BYTES
                                              MASTER WRITES TO SLAVE               ACK         BYTE 1                BYTE N
                                                                             MASTER READS FROM SLAVE
Figure 20. GMSL-UART Protocol for Base Mode
           D0    D1    D2    D3    D4   D5    D6   D7                                    D0  D1     D2     D3   D4     D5    D6   D7
     START  1     0     0     1     1    1     1    0  PARITY STOP              START     1    1     0      0    0      0     1    1  PARITY STOP
Figure 21. SYNC Byte (0x79)                                                 Figure 22. ACK Byte (0xC3)
www.maximintegrated.com                                                                                                        Maxim Integrated │ 61


MAX96708                                                                                                           14-Bit GMSL Deserializer
                                                                                                          with Coax or STP Cable Input
UART-to-I2C Conversion                                                              There are two possible methods the devices use to
When using the UART control channel, the remote-side                                convert UART to I2C. In the first method, I2CMETHOD =
device can communicate to I2C peripherals through                                   0. The register address is sent with the I2C communica-
UART-to-I2C conversion. Set the INTTYPE bits in the                                 tion (Figure 23). For devices that do not use a register
remote side device to "00" to activate UART-to-I2C                                  address (such as the MAX7324) set I2CMETHOD = 1
conversion. The converted I2C bit rate is the same as                               and send a dummy byte in place of the register address
the incoming UART bit rate. I2C peripherals must not use                            (Figure 24). In this method, the remote device omits send-
clock stretching in order to be compatible with UART-                               ing the register address.
to-I2C conversion.
        UART-TO-I2C CONVERSION OF WRITE PACKET (I2CMETHOD = 0)
        µC           SERIALIZER/DESERIALIZER
                 11                  11                  11                 11                  11                        11                    11
            SYNC FRAME        DEVICE ID + WR     REGISTER ADDRESS NUMBER OF BYTES            DATA 0                    DATA N               ACK FRAME
   SERIALIZER/DESERIALIZER            PERIPHERAL
                                                 1     7     1 1        8      1                                  8     1                 8       1 1
                                                 S   DEV ID  W A    REG ADDR   A                               DATA 0   A              DATA N     A P
        UART-TO-I2C CONVERSION OF READ PACKET (I2CMETHOD = 0)
        µC           SERIALIZER/DESERIALIZER
                 11                  11                  11                 11                             11                  11                     11
            SYNC FRAME         DEVICE ID + RD    REGISTER ADDRESS NUMBER OF BYTES                      ACK FRAME             DATA 0                 DATA N
   SERIALIZER/DESERIALIZER            PERIPHERAL
                                                 1     7     1 1        8      1 1      7      1 1       8      1           8      1 1
                                                 S   DEV ID  W A    REG ADDR   A S   DEV ID   R A      DATA 0   A       DATA N     A P
                                             : MASTER TO SLAVE    : SLAVE TO MASTER   S: START     P: STOP    A: ACKNOWLEDGE
Figure 23. Format Conversion Between GMSL UART and I2C with Register Address (I2CMETHOD = 0)
             UART-TO-I2C CONVERSION OF WRITE PACKET (I2CMETHOD = 1)
         µC              SERIALIZER/DESERIALIZER
                 11                  11                  11                 11                  11                        11                    11
           SYNC FRAME          DEVICE ID + WR    REGISTER ADDRESS NUMBER OF BYTES            DATA 0                    DATA N               ACK FRAME
   SERIALIZER/DESERIALIZER               PERIPHERAL
                                                  1    7     1 1                                                  8     1                 8       1 1
                                                 S DEV ID    W A                                                DATA 0  A              DATA N     A P
              UART-TO-I2C CONVERSION OF READ PACKET (I2CMETHOD = 1)
         µC              SERIALIZER/DESERIALIZER
                11                   11                  11                 11                             11                  11                     11
            SYNC FRAME        DEVICE ID + RD     REGISTER ADDRESS NUMBER OF BYTES                      ACK FRAME             DATA 0                 DATA N
   SERIALIZER/DESERIALIZER               PERIPHERAL
                                                                                 1      7      1 1         8       1                8    1 1
                                                                                 S  DEV ID    R A       DATA 0     A            DATA N   A P
                                            MASTER TO SLAVE      SLAVE TO MASTER    S: START       P: STOP    A: ACKNOWLEDGE
Figure 24. Format Conversion Between GMSL UART and I2C without Register Address (I2CMETHOD = 1)
www.maximintegrated.com                                                                                                                    Maxim Integrated │ 62


MAX96708                                                                         14-Bit GMSL Deserializer
                                                                          with Coax or STP Cable Input
Table 8. Default-Device Address
        D7             D6               D5               D4     D3              D2              D1              D0
         1            ADD3             ADD2               1    ADD1           ADD0               0              R/W
Note: ADD[3:0] pin settings latched at power-up.
UART Bypass Mode                                            Table 9. Cable-Equalizer Boost Levels
In UART bypass mode, the control channel acts as a                 BOOST SETTING
full-duplex 9.6kbps to 1Mbps link that forwards UART                                         TYPICAL BOOST GAIN AT
                                                              (MANUAL AND ADAPTIVE
                                                                                                   750MHZ (DB)
commands across the serial link without responding to                    EQ)
the packets themselves. Set MS high to enter bypass                      0000                            1.6
mode (wait 1ms after setting bypass mode if the μC is
                                                                         0001                            2.1
connected on the deserializer side). Bypass uses bit rates
from 9.6kbps to 1Mbps. Do not send a logic-low value                     0010                            2.8
longer than 100μs when using the GPI/GPO functionality.                  0011                            3.5
                                                                         0100                            4.3
Device Address
The SerDes have a 7-bit-long slave address stored in                     0101                            5.2
registers 0x00 and 0x01. The bit following a 7-bit slave                 0110                            6.3
address is the R/W bit, which is low for a write command                 0111                            7.3
and high for a read command. External inputs determine                   1000                            8.5
the default slave address as shown in Table 8. After
                                                                                                         9.7
startup, a μC can reprogram the slave address as needed.
                                                                         1001                   Power-up default for
Cable Equalizer                                                                                     Manual EQ*
By default, the cable equalizer is enabled and set to                    1010                           11.0
Adaptive mode. Set AEQ_EN = 0 to switch to manual EQ                     1011                           12.2
mode. EQTUNE determines the boost level in manual EQ        *Automatic EQ is enabled by default.
mode (see Table 9). Set EN_EQ = 0 to disable all equal-
ization (manual or automatic).
The auto-equalization level is determined during serial-    Additional conditions that set ERRB (disabled by default)
link locking. Set AEQ_MAN_TRG_REQ = 1 to re-trigger         include:
auto equalization. Set AEQ_PER_MODE = 1 to set up
                                                            ●● Insufficient boost at maximum boost setting
periodic AEQ.
                                                                (set UNDERBST_DET_EN = 1). Retrigger the
ERRB Output                                                     equalization calibration to clear.
The deserializer has an open-drain ERRB output. This        Auto-Error Reset
output asserts low whenever any of the following condi-     The default method to reset errors is to read the respective
tions occur:                                                error counter registers in the deserializer. Auto-error reset
●● The number of detected errors exceeds the error          clears the error counters DET_ERR ~1μs after ERR goes
     thresholds during normal operation. Read DET_ERR,      low. Auto-error reset is disabled on power-up. Enable
     set auto-error reset, or re-lock the link to clear.    auto-error reset through ERR_RST. Auto-error reset does
                                                            not run when the device is in PRBS test mode.
www.maximintegrated.com                                                                              Maxim Integrated │ 63


MAX96708                                                                           14-Bit GMSL Deserializer
                                                                           with Coax or STP Cable Input
Board Layout
Power-Supply Circuits and Bypassing                                                            RD
                                                                                    1MΩ      1.5kΩ
The deserializer uses an AVDD and DVDD of 1.7V to
1.9V. All inputs and outputs, except for the serial input,                 CHARGE-CURRENT- DISCHARGE
derive power from an IOVDD of 1.7V to 3.6V that scales                      LIMIT RESISTOR RESISTANCE
                                                                     HIGH-
with IOVDD. Proper voltage-supply bypassing is essential           VOLTAGE             CS   STORAGE            DEVICE
for high-frequency circuit stability.                                               100pF   CAPACITOR          UNDER
                                                                      DC
                                                                                                                TEST
                                                                    SOURCE
High-Frequency Signals
Separate the LVCMOS logic signals and CML/coax
high-speed signals to prevent crosstalk. Use a four-layer
PCB with separate layers for power, ground, CML/coax,       Figure 25. Human Body Model ESD Test Circuit
and LVCMOS logic signals. Layout STP PCB traces
close to each other for a 100Ω differential characteristic
impedance. The trace dimensions depend on the type
of trace used (microstrip or stripline). Note that two 50Ω                                     RD
                                                                                             330Ω
PCB traces do not have 100Ω differential impedance
when brought close together—the impedance goes down                        CHARGE-CURRENT- DISCHARGE
when the traces are brought closer. Use a 50Ω trace for                     LIMIT RESISTOR RESISTANCE
the single-ended output when driving coax. Route the                 HIGH-
                                                                                       CS   STORAGE            DEVICE
                                                                   VOLTAGE
PCB traces for differential CML in parallel to maintain the           DC            150pF   CAPACITOR          UNDER
                                                                                                                TEST
differential characteristic impedance. Avoid vias. Keep             SOURCE
PCB traces that make up a differential pair equal in length
to avoid skew within the differential pair.
ESD Protection
                                                            Figure 26. IEC 61000-4-2 Contact Discharge ESD Test Circuit
ESD tolerance is rated for Human Body Model, IEC
61000-4-2, and ISO 10605. The ISO 10605 and IEC
61000-4-2 standards specify ESD tolerance for electronic
systems. The serial outputs are rated for ISO 10605 ESD                                        RD
                                                                                              2kΩ
protection and IEC 61000-4-2 ESD protection. All pins
are tested for the Human Body Model. The Human                             CHARGE-CURRENT- DISCHARGE
Body Model discharge components are CS = 100pF and                          LIMIT RESISTOR RESISTANCE
RD = 1.5kΩ (Figure 25). The IEC 61000-4-2 discharge                  HIGH-
                                                                                       CS   STORAGE            DEVICE
                                                                   VOLTAGE
components are CS = 150pF and RD = 330Ω (Figure 26).                  DC            330pF   CAPACITOR          UNDER
                                                                                                                TEST
The ISO 10605 discharge components are CS = 330pF                   SOURCE
and RD = 2kΩ (Figure 27).
                                                            Figure 27. ISO 10605 Contact Discharge ESD Test Circuit
www.maximintegrated.com                                                                               Maxim Integrated │ 64


MAX96708                                                                                       14-Bit GMSL Deserializer
                                                                                      with Coax or STP Cable Input
Table 10. Feature Compatibility
         DESERIALIZER FEATURE                                                 GMSL SERIALIZER
  HSYNC/VSYNC encoding                   If feature not supported in the serializer, turn off in the deserializer.
  I2C-to-I2C                             If feature not supported in the serializer, use UART-to-I2C or UART-to-UART.
  CRC error detection                    If feature not supported in the serializer, turn off in the deserializer.
                                         If feature not supported in the serializer, data is output as a single word at half the input
  Double input
                                         frequency. Use Crossbar switch to correct input mapping.
                                         If feature not supported in the serializer, connect unused serial input through 200nF
  Coax
                                         and 50Ω in series to AVDD, and set the reverse control-channel amplitude to 100mV.
  I2S encoding                           If supported in the serializer, disable I2S in the serializer
  High-immunity mode                     If feature not supported in the serializer, turn off in the deserializer.
Compatibility with Other GMSL Devices                                300ns. The waveforms are not recognized if the transition
The MAX96708 is designed to pair with the MAX96705−                  time becomes too slow. GMSL supports I2C/UART rates
MAX96711 family of SerDes devices, but interoperates                 up to 1Mbps (UART-to-I2C mode) and 400kbps (I2C-to-
with any GMSL device. See Table 10 for operating limita-             I2C mode).
tions.                                                               AC-Coupling Capacitors
Device Configuration and Component Selection                         Voltage droop and the digital sum variation (DSV) of
                                                                     transmitted symbols cause signal transitions to start from
Internal Input Pulldowns                                             different voltage levels. Because the transition time is fixed,
The control and configuration inputs include a pulldown              starting the signal transition from different voltage levels
resistor to GND. External pulldown resistors are not needed.         causes timing jitter. The time constant for an AC-coupled
Multifunction Inputs                                                 link needs to be chosen to reduce droop and jitter to an
                                                                     acceptable level. The RC network for an AC-coupled link
The device has several inputs/outputs that function both
                                                                     consists of the CML/coax receiver termination resistor
as a parallel input/output and as a configuration pin. On
                                                                     (RTR), the CML/coax driver termination resistor (RTD),
power-up, or when reverting from a power-down state,
                                                                     and the series AC-coupling capacitors (C). The RC time
the pins act as configuration inputs. After latching the
                                                                     constant for four equal-value series capacitors is (C x
input state, the configuration inputs become parallel
                                                                     (RTD + RTR))/4. RTD and RTR are required to match the
digital input/outputs. Connect a configuration input through
                                                                     transmission line impedance (usually 100Ω differential,
a 30kΩ resistor to IOVDD to set a high level. Leave the
                                                                     50Ω single-ended). This leaves the capacitor selection to
configuration input open to set a low level.
                                                                     change the system time constant. Use 0.22μF or larger
I2C/UART Pullup Resistors                                            high-frequency surface-mount ceramic capacitors, with
The I2C and UART open-drain lines require a pullup                   sufficient voltage rating to withstand a short to battery, to
resistor to provide a logic-high level. There are tradeoffs          pass the lower-speed reverse control-channel signal. Use
between power dissipation and speed, and a compromise                capacitors with a case size less than 3.2mm x 1.6mm to
may be required when choosing pullup resistor values.                have lower parasitic effects to the high-speed signal.
Every device connected to the bus introduces some                    Cables and Connectors
capacitance even when the device is not in operation. I2C
                                                                     Interconnect for CML typically has a differential imped-
specifies 300ns rise times (30% to 70%) for fast mode,
                                                                     ance of 100Ω. Use cables and connectors that have
which is defined for data rates up to 400kbps. See the
                                                                     matched differential impedance to minimize impedance
I2C specifications in the I2C/UART Port Timing section in
                                                                     discontinuities. Coax cables typically have a characteristic
the AC Electrical Characteristics table for details. To meet
                                                                     impedance of 50Ω (contact the factory for 75Ω operation).
the fast-mode rise-time requirement, choose the pullup
                                                                     Table 11 lists the suggested cables and connectors used
resistors so that rise time tR = 0.85 x RPULLUP x CBUS <
                                                                     in the GMSL link.
www.maximintegrated.com                                                                                            Maxim Integrated │ 65


MAX96708                                                                              14-Bit GMSL Deserializer
                                                                               with Coax or STP Cable Input
Table 11. Suggested Connectors and Cables for GMSL
           VENDOR                         CONNECTOR                       CABLE                            TYPE
 Rosenberger                            59S2AX-400A5-Y                   Dacar 302                          Coax
 Rosenberger                            D4S10A-40ML5-Z                 Dacar 535-2                          STP
 Nissei                                     GT11L-2S                 F-2WME AWG28                           STP
 JAE                                        MX38-FF                    A-BW-Lxxxxx                          STP
PRBS                                                           normal interrupts. Reverse control-channel communica-
The serializer includes a PRBS pattern generator that          tion does not require an active forward link to operate
works with bit-error verification in the deserializer. To      and accurately tracks the LOCK status of the GMSL link.
run the PRBS test, set PRBSEN = 1 (0x04, D5) in the            LOCK asserts for video link only and not for the configura-
deserializer, then in the serializer. To exit the PRBS         tion link.
test, set PRBSEN = 0 (0x04, D5) in the serializer. The         Providing a Frame Sync (Camera Applications)
deserializer automatically ends PRBS checking and sets the
                                                               The GPI and GPO provide a simple solution for camera
PRBS_OK bit high. Note that during PRBS mode, the
                                                               applications that require a frame sync signal from the
remote control channel is not available except to exit
                                                               ECU (e.g., surround-view systems). Connect the ECU
PRBS mode if I2C_LOC_ACK = 1; otherwise, the remote
                                                               frame sync signal to the GPI input and connect the GPO
control channel is not available at all.
                                                               output to the camera-frame sync input. GPI/GPO have
To run the PRBS with a 3Gbps SerDes, first set the             a typical delay of 275μs. Skew between multiple GPI/
PRBS_TYPE bit = 0 in the MAX967XX. Then set PRBSEN             GPO channels is 115μs (max). If a lower-skew signal is
= 1 (0x04, D5) in the serializer, then in the deserializer. To required, connect the camera’s frame-sync input to one
exit the PRBS test, set PRBSEN = 0 (0x04, D5) in the           of the serializer’s GPIOs and use an I2C broadcast write
deserializer, then in the serializer.                          command to change the GPIO output state. This has a
During PRBS test, ERRB function changes to reflect             maximum skew of 1.5µs, independent from the used I2C
PRBS errors only. ERRB goes low when any PRBS errors           bit rate.
occur. ERRB goes high when the PRBS error counter is           Entering/Exiting Sleep Mode
reset when PRBS_ERR is read. Normal ERRB function
resumes when exiting the PRBS test.                            The procedure for entering and exiting sleep mode depends
                                                               on the location of the microcontroller, and the type of
GPI/GPO                                                        control-channel interface used. If wake-up from a remote-
GPO on the serializer follows GPI transitions on the           side (serializer-side) microcontroller is not needed or
deserializer. By default, the GPI-to-GPO delay is 0.35ms       desired, set the DIS_RWAKE bit = 1 to shut down remote
(max). Keep the time between GPI transitions to a              wake-up for further power savings.
minimum 0.35ms. GPI_IN the deserializer stores the GPI         When the microcontroller is on the deserializer side, first
input state. GPO is low after power-up. The µC can set         put the serializer to sleep, or disable serialization. Next, set
GPO by writing to the SET_GPO register bit. Do not send        SLEEP = 1 in deserializer. The device sleeps after 8ms.
a logic-low value on the deserializer RX/SDA input (UART       To wake up the device, send an arbitrary control-channel
mode) longer than 100µs in either base or bypass mode          command to the deserializer (the device will not send an
to ensure proper GPO/GPI functionality.                        acknowledge), wait for 5ms for the chip to power up and
Fast Detection of Loss-of-Lock                                 then set SLEEP = 0 to make the wake-up permanent.
A measure of link quality is the recovery time from loss of    When µC is on the serializer side, set SLEEP = 1 in
synchronization. The host can be quickly notified of loss-     deserializer. Next, disable serialization. The device sleeps
of-lock by connecting the deserializer’s LOCK output to        after 8ms. To wake up the deserializer, reenable serializa-
the GPI input. If other sources use the GPI input, such as     tion. The deserializer wakes up and clears its SLEEP bit
a touch-screen controller, the μC can implement a routine      when it locks to the serializer.
to distinguish between interrupts from loss-of-sync and
www.maximintegrated.com                                                                                  Maxim Integrated │ 66


MAX96708                                                                                          14-Bit GMSL Deserializer
                                                                                          with Coax or STP Cable Input
Typical Application Circuit
                PCLK            PCLKIN                                                             PCLKOUT         PCLK
             DIN[11:0]          DIN[11:0]                                                         DOUT[11:0]       DIN[11:0]
                  HS             DIN12/HS                                                         DOUT12/HS        HS
                   VS            DIN13/VS                                                         DOUT13/VS        VS
       CAMERA
                                    MAX96709                                                  MAX96708                  GPU
                                                                               45.3kΩ
                 SDA            SDA
                                                       49.9Ω                               LMN0
                 SCL            SCL
                                                                               4.99kΩ                 RX/SDA
                                             OUT-                                                                     SDA I2C
                                                                                                       TX/SCL         SCL
                                             OUT+                                          IN+
                                                  49.9kΩ                                                   GPI  FSYNC
                                                                                           IN-
                                                                                  49.9Ω                  LOCK   LOCK
                                                                                                        ERRB    ERR
                                                                                                        LFLTB   LFLT
                                                                                                                        ECU
                                                                                          I2CSEL = 1, CX/TP = 1
      NOTE: NOT ALL PULLUP/PULLDOWN RESISTORS ARE SHOWN. SEE PIN DESCRIPTION FOR DETAILS.
                                                            CAMERA APPLICATION
Ordering Information
    PART NUMBER               TEMP RANGE          PIN-PACKAGE
 MAX96708GTJ+                -40°C to +115°C      32 TQFN-EP*
 MAX96708GTJ+T               -40°C to +115°C      32 TQFN-EP*
 MAX96708GTJ/V+              -40°C to +115°C      32 TQFN-EP*
 MAX96708GTJ/V+T             -40°C to +115°C      32 TQFN-EP*
/V denotes an automotive qualified product.
+Denotes a lead(Pb)-free/RoHS-compliant package.
*EP = Exposed pad.
T = Tape and reel.
www.maximintegrated.com                                                                                          Maxim Integrated │ 67


MAX96708                                                                                                           14-Bit GMSL Deserializer
                                                                                                          with Coax or STP Cable Input
Revision History
  REVISION           REVISION                                                                                                                           PAGES
                                                                                DESCRIPTION
  NUMBER                DATE                                                                                                                         CHANGED
        0                3/16        Initial release                                                                                                       —
                                                                                                                                                    7, 29, 33, 38,
        1                3/17        Various updates, beginning with Absolute Maximum Ratings                                                      40, 62, 63, 65,
                                                                                                                                                           66
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated’s website at www.maximintegrated.com.
Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses
are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits)
shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.
Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.                  © 2017 Maxim Integrated Products, Inc. │ 68


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Maxim Integrated:
 MAX96708GTJ+ MAX96708GTJ/V+T MAX96708GTJ/V+ MAX96708GTJ+T
