Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date              : Mon May 13 19:54:31 2024
| Host              : franz-MS-7C02 running 64-bit Ubuntu 20.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/mac_timing_paths_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvc1902-vsva2197
| Speed File        : -2MP  PRODUCTION 2.11 2022-11-23
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             8.007ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_50_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.682ns (43.439%)  route 0.888ns (56.561%))
  Logic Levels:           5  (LOOKAHEAD8=2 LUT3=2 LUTCY2=1)
  Clock Uncertainty:      0.300ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.600ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=42, unset)           0.000     0.000    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.090     0.090 f  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/Q
                         net (fo=28, unplaced)        0.182     0.272    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg_0
                         LUT3 (Prop_LUT3_I1_O)        0.082     0.354 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_address1[1]_INST_0/O
                         net (fo=3, unplaced)         0.159     0.513    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/I0
                         LUTCY2 (Prop_LUTCY2_I0_GE)
                                                      0.132     0.645 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/LUTCY2_INST/GE
                         net (fo=1, unplaced)         0.036     0.681    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11_n_0
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_GEA_COUTH)
                                                      0.242     0.923 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2/COUTH
                         net (fo=3, unplaced)         0.002     0.925    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2_n_3
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_CIN_COUTH)
                                                      0.040     0.965 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_1/COUTH
                         net (fo=16, unplaced)        0.285     1.250    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln11_fu_128_p2
                         LUT3 (Prop_LUT3_I0_O)        0.096     1.346 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_50[6]_i_1/O
                         net (fo=7, unplaced)         0.224     1.570    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_3
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=42, unset)           0.000    10.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[0]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.300     9.700    
                         FDRE (Setup_FDRE_C_R)       -0.123     9.577    bd_0_i/hls_inst/inst/i_fu_50_reg[0]
  -------------------------------------------------------------------
                         required time                          9.577    
                         arrival time                          -1.570    
  -------------------------------------------------------------------
                         slack                                  8.007    

Slack (MET) :             8.007ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_50_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.682ns (43.439%)  route 0.888ns (56.561%))
  Logic Levels:           5  (LOOKAHEAD8=2 LUT3=2 LUTCY2=1)
  Clock Uncertainty:      0.300ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.600ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=42, unset)           0.000     0.000    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.090     0.090 f  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/Q
                         net (fo=28, unplaced)        0.182     0.272    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg_0
                         LUT3 (Prop_LUT3_I1_O)        0.082     0.354 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_address1[1]_INST_0/O
                         net (fo=3, unplaced)         0.159     0.513    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/I0
                         LUTCY2 (Prop_LUTCY2_I0_GE)
                                                      0.132     0.645 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/LUTCY2_INST/GE
                         net (fo=1, unplaced)         0.036     0.681    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11_n_0
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_GEA_COUTH)
                                                      0.242     0.923 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2/COUTH
                         net (fo=3, unplaced)         0.002     0.925    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2_n_3
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_CIN_COUTH)
                                                      0.040     0.965 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_1/COUTH
                         net (fo=16, unplaced)        0.285     1.250    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln11_fu_128_p2
                         LUT3 (Prop_LUT3_I0_O)        0.096     1.346 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_50[6]_i_1/O
                         net (fo=7, unplaced)         0.224     1.570    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_3
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=42, unset)           0.000    10.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[1]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.300     9.700    
                         FDRE (Setup_FDRE_C_R)       -0.123     9.577    bd_0_i/hls_inst/inst/i_fu_50_reg[1]
  -------------------------------------------------------------------
                         required time                          9.577    
                         arrival time                          -1.570    
  -------------------------------------------------------------------
                         slack                                  8.007    

Slack (MET) :             8.007ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_50_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.682ns (43.439%)  route 0.888ns (56.561%))
  Logic Levels:           5  (LOOKAHEAD8=2 LUT3=2 LUTCY2=1)
  Clock Uncertainty:      0.300ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.600ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=42, unset)           0.000     0.000    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.090     0.090 f  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/Q
                         net (fo=28, unplaced)        0.182     0.272    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg_0
                         LUT3 (Prop_LUT3_I1_O)        0.082     0.354 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_address1[1]_INST_0/O
                         net (fo=3, unplaced)         0.159     0.513    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/I0
                         LUTCY2 (Prop_LUTCY2_I0_GE)
                                                      0.132     0.645 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/LUTCY2_INST/GE
                         net (fo=1, unplaced)         0.036     0.681    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11_n_0
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_GEA_COUTH)
                                                      0.242     0.923 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2/COUTH
                         net (fo=3, unplaced)         0.002     0.925    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2_n_3
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_CIN_COUTH)
                                                      0.040     0.965 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_1/COUTH
                         net (fo=16, unplaced)        0.285     1.250    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln11_fu_128_p2
                         LUT3 (Prop_LUT3_I0_O)        0.096     1.346 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_50[6]_i_1/O
                         net (fo=7, unplaced)         0.224     1.570    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_3
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=42, unset)           0.000    10.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[2]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.300     9.700    
                         FDRE (Setup_FDRE_C_R)       -0.123     9.577    bd_0_i/hls_inst/inst/i_fu_50_reg[2]
  -------------------------------------------------------------------
                         required time                          9.577    
                         arrival time                          -1.570    
  -------------------------------------------------------------------
                         slack                                  8.007    

Slack (MET) :             8.007ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_50_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.682ns (43.439%)  route 0.888ns (56.561%))
  Logic Levels:           5  (LOOKAHEAD8=2 LUT3=2 LUTCY2=1)
  Clock Uncertainty:      0.300ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.600ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=42, unset)           0.000     0.000    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.090     0.090 f  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/Q
                         net (fo=28, unplaced)        0.182     0.272    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg_0
                         LUT3 (Prop_LUT3_I1_O)        0.082     0.354 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_address1[1]_INST_0/O
                         net (fo=3, unplaced)         0.159     0.513    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/I0
                         LUTCY2 (Prop_LUTCY2_I0_GE)
                                                      0.132     0.645 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/LUTCY2_INST/GE
                         net (fo=1, unplaced)         0.036     0.681    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11_n_0
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_GEA_COUTH)
                                                      0.242     0.923 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2/COUTH
                         net (fo=3, unplaced)         0.002     0.925    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2_n_3
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_CIN_COUTH)
                                                      0.040     0.965 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_1/COUTH
                         net (fo=16, unplaced)        0.285     1.250    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln11_fu_128_p2
                         LUT3 (Prop_LUT3_I0_O)        0.096     1.346 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_50[6]_i_1/O
                         net (fo=7, unplaced)         0.224     1.570    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_3
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=42, unset)           0.000    10.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[3]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.300     9.700    
                         FDRE (Setup_FDRE_C_R)       -0.123     9.577    bd_0_i/hls_inst/inst/i_fu_50_reg[3]
  -------------------------------------------------------------------
                         required time                          9.577    
                         arrival time                          -1.570    
  -------------------------------------------------------------------
                         slack                                  8.007    

Slack (MET) :             8.007ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_50_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.682ns (43.439%)  route 0.888ns (56.561%))
  Logic Levels:           5  (LOOKAHEAD8=2 LUT3=2 LUTCY2=1)
  Clock Uncertainty:      0.300ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.600ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=42, unset)           0.000     0.000    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.090     0.090 f  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/Q
                         net (fo=28, unplaced)        0.182     0.272    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg_0
                         LUT3 (Prop_LUT3_I1_O)        0.082     0.354 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_address1[1]_INST_0/O
                         net (fo=3, unplaced)         0.159     0.513    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/I0
                         LUTCY2 (Prop_LUTCY2_I0_GE)
                                                      0.132     0.645 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/LUTCY2_INST/GE
                         net (fo=1, unplaced)         0.036     0.681    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11_n_0
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_GEA_COUTH)
                                                      0.242     0.923 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2/COUTH
                         net (fo=3, unplaced)         0.002     0.925    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2_n_3
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_CIN_COUTH)
                                                      0.040     0.965 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_1/COUTH
                         net (fo=16, unplaced)        0.285     1.250    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln11_fu_128_p2
                         LUT3 (Prop_LUT3_I0_O)        0.096     1.346 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_50[6]_i_1/O
                         net (fo=7, unplaced)         0.224     1.570    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_3
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=42, unset)           0.000    10.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[4]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.300     9.700    
                         FDRE (Setup_FDRE_C_R)       -0.123     9.577    bd_0_i/hls_inst/inst/i_fu_50_reg[4]
  -------------------------------------------------------------------
                         required time                          9.577    
                         arrival time                          -1.570    
  -------------------------------------------------------------------
                         slack                                  8.007    

Slack (MET) :             8.007ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_50_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.682ns (43.439%)  route 0.888ns (56.561%))
  Logic Levels:           5  (LOOKAHEAD8=2 LUT3=2 LUTCY2=1)
  Clock Uncertainty:      0.300ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.600ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=42, unset)           0.000     0.000    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.090     0.090 f  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/Q
                         net (fo=28, unplaced)        0.182     0.272    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg_0
                         LUT3 (Prop_LUT3_I1_O)        0.082     0.354 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_address1[1]_INST_0/O
                         net (fo=3, unplaced)         0.159     0.513    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/I0
                         LUTCY2 (Prop_LUTCY2_I0_GE)
                                                      0.132     0.645 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/LUTCY2_INST/GE
                         net (fo=1, unplaced)         0.036     0.681    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11_n_0
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_GEA_COUTH)
                                                      0.242     0.923 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2/COUTH
                         net (fo=3, unplaced)         0.002     0.925    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2_n_3
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_CIN_COUTH)
                                                      0.040     0.965 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_1/COUTH
                         net (fo=16, unplaced)        0.285     1.250    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln11_fu_128_p2
                         LUT3 (Prop_LUT3_I0_O)        0.096     1.346 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_50[6]_i_1/O
                         net (fo=7, unplaced)         0.224     1.570    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_3
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=42, unset)           0.000    10.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[5]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.300     9.700    
                         FDRE (Setup_FDRE_C_R)       -0.123     9.577    bd_0_i/hls_inst/inst/i_fu_50_reg[5]
  -------------------------------------------------------------------
                         required time                          9.577    
                         arrival time                          -1.570    
  -------------------------------------------------------------------
                         slack                                  8.007    

Slack (MET) :             8.007ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_50_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.682ns (43.439%)  route 0.888ns (56.561%))
  Logic Levels:           5  (LOOKAHEAD8=2 LUT3=2 LUTCY2=1)
  Clock Uncertainty:      0.300ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.600ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=42, unset)           0.000     0.000    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.090     0.090 f  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/Q
                         net (fo=28, unplaced)        0.182     0.272    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg_0
                         LUT3 (Prop_LUT3_I1_O)        0.082     0.354 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_address1[1]_INST_0/O
                         net (fo=3, unplaced)         0.159     0.513    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/I0
                         LUTCY2 (Prop_LUTCY2_I0_GE)
                                                      0.132     0.645 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/LUTCY2_INST/GE
                         net (fo=1, unplaced)         0.036     0.681    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11_n_0
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_GEA_COUTH)
                                                      0.242     0.923 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2/COUTH
                         net (fo=3, unplaced)         0.002     0.925    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2_n_3
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_CIN_COUTH)
                                                      0.040     0.965 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_1/COUTH
                         net (fo=16, unplaced)        0.285     1.250    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/icmp_ln11_fu_128_p2
                         LUT3 (Prop_LUT3_I0_O)        0.096     1.346 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/i_fu_50[6]_i_1/O
                         net (fo=7, unplaced)         0.224     1.570    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U_n_3
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=42, unset)           0.000    10.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[6]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.300     9.700    
                         FDRE (Setup_FDRE_C_R)       -0.123     9.577    bd_0_i/hls_inst/inst/i_fu_50_reg[6]
  -------------------------------------------------------------------
                         required time                          9.577    
                         arrival time                          -1.570    
  -------------------------------------------------------------------
                         slack                                  8.007    

Slack (MET) :             8.090ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_50_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.668ns (43.861%)  route 0.855ns (56.139%))
  Logic Levels:           5  (LOOKAHEAD8=2 LUT2=1 LUT3=1 LUTCY2=1)
  Clock Uncertainty:      0.300ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.600ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=42, unset)           0.000     0.000    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.090     0.090 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/Q
                         net (fo=28, unplaced)        0.182     0.272    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg_0
                         LUT3 (Prop_LUT3_I1_O)        0.082     0.354 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_address1[1]_INST_0/O
                         net (fo=3, unplaced)         0.159     0.513    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/I0
                         LUTCY2 (Prop_LUTCY2_I0_GE)
                                                      0.132     0.645 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/LUTCY2_INST/GE
                         net (fo=1, unplaced)         0.036     0.681    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11_n_0
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_GEA_COUTH)
                                                      0.242     0.923 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2/COUTH
                         net (fo=3, unplaced)         0.002     0.925    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2_n_3
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_CIN_COUTH)
                                                      0.040     0.965 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_1/COUTH
                         net (fo=16, unplaced)        0.281     1.246    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/icmp_ln11_fu_128_p2
                         LUT2 (Prop_LUT2_I1_O)        0.082     1.328 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/i_fu_50[6]_i_2/O
                         net (fo=7, unplaced)         0.195     1.523    bd_0_i/hls_inst/inst/i_fu_50
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=42, unset)           0.000    10.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[0]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.300     9.700    
                         FDRE (Setup_FDRE_C_CE)      -0.087     9.613    bd_0_i/hls_inst/inst/i_fu_50_reg[0]
  -------------------------------------------------------------------
                         required time                          9.613    
                         arrival time                          -1.523    
  -------------------------------------------------------------------
                         slack                                  8.090    

Slack (MET) :             8.090ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_50_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.668ns (43.861%)  route 0.855ns (56.139%))
  Logic Levels:           5  (LOOKAHEAD8=2 LUT2=1 LUT3=1 LUTCY2=1)
  Clock Uncertainty:      0.300ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.600ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=42, unset)           0.000     0.000    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.090     0.090 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/Q
                         net (fo=28, unplaced)        0.182     0.272    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg_0
                         LUT3 (Prop_LUT3_I1_O)        0.082     0.354 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_address1[1]_INST_0/O
                         net (fo=3, unplaced)         0.159     0.513    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/I0
                         LUTCY2 (Prop_LUTCY2_I0_GE)
                                                      0.132     0.645 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/LUTCY2_INST/GE
                         net (fo=1, unplaced)         0.036     0.681    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11_n_0
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_GEA_COUTH)
                                                      0.242     0.923 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2/COUTH
                         net (fo=3, unplaced)         0.002     0.925    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2_n_3
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_CIN_COUTH)
                                                      0.040     0.965 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_1/COUTH
                         net (fo=16, unplaced)        0.281     1.246    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/icmp_ln11_fu_128_p2
                         LUT2 (Prop_LUT2_I1_O)        0.082     1.328 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/i_fu_50[6]_i_2/O
                         net (fo=7, unplaced)         0.195     1.523    bd_0_i/hls_inst/inst/i_fu_50
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=42, unset)           0.000    10.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[1]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.300     9.700    
                         FDRE (Setup_FDRE_C_CE)      -0.087     9.613    bd_0_i/hls_inst/inst/i_fu_50_reg[1]
  -------------------------------------------------------------------
                         required time                          9.613    
                         arrival time                          -1.523    
  -------------------------------------------------------------------
                         slack                                  8.090    

Slack (MET) :             8.090ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_50_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.668ns (43.861%)  route 0.855ns (56.139%))
  Logic Levels:           5  (LOOKAHEAD8=2 LUT2=1 LUT3=1 LUTCY2=1)
  Clock Uncertainty:      0.300ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.600ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=42, unset)           0.000     0.000    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.090     0.090 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/Q
                         net (fo=28, unplaced)        0.182     0.272    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/ap_loop_init_reg_0
                         LUT3 (Prop_LUT3_I1_O)        0.082     0.354 f  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_address1[1]_INST_0/O
                         net (fo=3, unplaced)         0.159     0.513    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/I0
                         LUTCY2 (Prop_LUTCY2_I0_GE)
                                                      0.132     0.645 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11/LUTCY2_INST/GE
                         net (fo=1, unplaced)         0.036     0.681    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_11_n_0
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_GEA_COUTH)
                                                      0.242     0.923 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2/COUTH
                         net (fo=3, unplaced)         0.002     0.925    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_2_n_3
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_CIN_COUTH)
                                                      0.040     0.965 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/c_addr_reg_186_reg[6]_i_1/COUTH
                         net (fo=16, unplaced)        0.281     1.246    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/icmp_ln11_fu_128_p2
                         LUT2 (Prop_LUT2_I1_O)        0.082     1.328 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/i_fu_50[6]_i_2/O
                         net (fo=7, unplaced)         0.195     1.523    bd_0_i/hls_inst/inst/i_fu_50
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=42, unset)           0.000    10.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_50_reg[2]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.300     9.700    
                         FDRE (Setup_FDRE_C_CE)      -0.087     9.613    bd_0_i/hls_inst/inst/i_fu_50_reg[2]
  -------------------------------------------------------------------
                         required time                          9.613    
                         arrival time                          -1.523    
  -------------------------------------------------------------------
                         slack                                  8.090    




