

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Jan 30 16:51:53 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns |   0 ns   |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                      |                                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                               Instance                               |                        Module                        |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |layer2_out_0_V_dense_latency_ap_fixed_ap_fixed_config2_0_0_fu_69      |dense_latency_ap_fixed_ap_fixed_config2_0_0           |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |call_ret6_linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s_fu_75  |linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +----------------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       36|     -|
|Register             |        -|      -|       18|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       18|       38|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+------------------------------------------------------+---------+-------+---+----+-----+
    |                               Instance                               |                        Module                        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +----------------------------------------------------------------------+------------------------------------------------------+---------+-------+---+----+-----+
    |layer2_out_0_V_dense_latency_ap_fixed_ap_fixed_config2_0_0_fu_69      |dense_latency_ap_fixed_ap_fixed_config2_0_0           |        0|      0|  0|   0|    0|
    |call_ret6_linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s_fu_75  |linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s  |        0|      0|  0|   0|    0|
    +----------------------------------------------------------------------+------------------------------------------------------+---------+-------+---+----+-----+
    |Total                                                                 |                                                      |        0|      0|  0|   0|    0|
    +----------------------------------------------------------------------+------------------------------------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |fc1_input_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |fc1_input_V_ap_vld_preg    |   9|          2|    1|          2|
    |fc1_input_V_blk_n          |   9|          2|    1|          2|
    |fc1_input_V_in_sig         |   9|          2|   16|         32|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  36|          8|   19|         38|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |fc1_input_V_ap_vld_preg  |   1|   0|    1|          0|
    |fc1_input_V_preg         |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  18|   0|   18|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_done                  | out |    1| ap_ctrl_hs |     myproject    | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |     myproject    | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |     myproject    | return value |
|fc1_input_V              |  in |   16|   ap_vld   |    fc1_input_V   |    pointer   |
|fc1_input_V_ap_vld       |  in |    1|   ap_vld   |    fc1_input_V   |    pointer   |
|layer3_out_0_V           | out |   16|   ap_vld   |  layer3_out_0_V  |    pointer   |
|layer3_out_0_V_ap_vld    | out |    1|   ap_vld   |  layer3_out_0_V  |    pointer   |
|const_size_in_1          | out |   16|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_in_1_ap_vld   | out |    1|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_out_1         | out |   16|   ap_vld   | const_size_out_1 |    pointer   |
|const_size_out_1_ap_vld  | out |    1|   ap_vld   | const_size_out_1 |    pointer   |
+-------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer3_out_0_V), !map !96"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %fc1_input_V), !map !102"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_in_1), !map !106"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_out_1), !map !110"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 6 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %fc1_input_V, [7 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer3_out_0_V, [7 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [firmware/myproject.cpp:34]   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [firmware/myproject.cpp:35]   --->   Operation 9 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %const_size_in_1, i16 1)" [firmware/myproject.cpp:37]   --->   Operation 10 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %const_size_out_1, i16 1)" [firmware/myproject.cpp:38]   --->   Operation 11 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%fc1_input_V_read = call i16 @_ssdm_op_Read.ap_vld.i16P(i16* %fc1_input_V)"   --->   Operation 12 'read' 'fc1_input_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%layer2_out_0_V = call fastcc i15 @"dense_latency<ap_fixed,ap_fixed,config2>.0.0"(i16 %fc1_input_V_read)"   --->   Operation 13 'call' 'layer2_out_0_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%call_ret6 = call fastcc i15 @"linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3>"(i15 %layer2_out_0_V)" [firmware/myproject.cpp:60]   --->   Operation 14 'call' 'call_ret6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i15 %call_ret6 to i16" [firmware/myproject.cpp:60]   --->   Operation 15 'sext' 'sext_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i16P(i16* %layer3_out_0_V, i16 %sext_ln60)" [firmware/myproject.cpp:60]   --->   Operation 16 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:62]   --->   Operation 17 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fc1_input_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer3_out_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ const_size_in_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ const_size_out_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap  ) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
specbitsmap_ln0    (specbitsmap  ) [ 00]
spectopmodule_ln0  (spectopmodule) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln34 (specinterface) [ 00]
specpipeline_ln35  (specpipeline ) [ 00]
write_ln37         (write        ) [ 00]
write_ln38         (write        ) [ 00]
fc1_input_V_read   (read         ) [ 00]
layer2_out_0_V     (call         ) [ 00]
call_ret6          (call         ) [ 00]
sext_ln60          (sext         ) [ 00]
write_ln60         (write        ) [ 00]
ret_ln62           (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fc1_input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_input_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer3_out_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_out_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="const_size_in_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="const_size_in_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="const_size_out_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="const_size_out_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i16P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_fixed,ap_fixed,config2>.0.0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config3>"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i16P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="write_ln37_write_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="0" slack="0"/>
<pin id="42" dir="0" index="1" bw="16" slack="0"/>
<pin id="43" dir="0" index="2" bw="1" slack="0"/>
<pin id="44" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln37/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="write_ln38_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="0" index="2" bw="1" slack="0"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln38/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="fc1_input_V_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc1_input_V_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln60_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="0"/>
<pin id="65" dir="0" index="2" bw="15" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="layer2_out_0_V_dense_latency_ap_fixed_ap_fixed_config2_0_0_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="15" slack="0"/>
<pin id="71" dir="0" index="1" bw="16" slack="0"/>
<pin id="72" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="layer2_out_0_V/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="call_ret6_linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="15" slack="0"/>
<pin id="77" dir="0" index="1" bw="15" slack="0"/>
<pin id="78" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret6/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="sext_ln60_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="15" slack="0"/>
<pin id="83" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="28" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="4" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="47"><net_src comp="30" pin="0"/><net_sink comp="40" pin=2"/></net>

<net id="53"><net_src comp="28" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="6" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="55"><net_src comp="30" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="60"><net_src comp="32" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="38" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="34" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="74"><net_src comp="56" pin="2"/><net_sink comp="69" pin=1"/></net>

<net id="79"><net_src comp="36" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="69" pin="2"/><net_sink comp="75" pin=1"/></net>

<net id="84"><net_src comp="75" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="85"><net_src comp="81" pin="1"/><net_sink comp="62" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer3_out_0_V | {1 }
	Port: const_size_in_1 | {1 }
	Port: const_size_out_1 | {1 }
 - Input state : 
	Port: myproject : fc1_input_V | {1 }
  - Chain level:
	State 1
		call_ret6 : 1
		sext_ln60 : 2
		write_ln60 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------|
| Operation|                            Functional Unit                           |
|----------|----------------------------------------------------------------------|
|          |                        write_ln37_write_fu_40                        |
|   write  |                        write_ln38_write_fu_48                        |
|          |                        write_ln60_write_fu_62                        |
|----------|----------------------------------------------------------------------|
|   read   |                      fc1_input_V_read_read_fu_56                     |
|----------|----------------------------------------------------------------------|
|   call   |   layer2_out_0_V_dense_latency_ap_fixed_ap_fixed_config2_0_0_fu_69   |
|          | call_ret6_linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s_fu_75 |
|----------|----------------------------------------------------------------------|
|   sext   |                            sext_ln60_fu_81                           |
|----------|----------------------------------------------------------------------|
|   Total  |                                                                      |
|----------|----------------------------------------------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
