homepage: http://www.clash-lang.org/
changelog-type: markdown
hash: 1d90ecfea10f8615fc261389f054be4dc38ea2bb0063d627560902c5fb476bec
test-bench-deps: {}
maintainer: Christiaan Baaij <christiaan.baaij@gmail.com>
synopsis: CAES Language for Synchronous Hardware - VHDL backend
changelog: ! "# Changelog for the [`clash-vhdl`](http://hackage.haskell.org/package/clash-vhdl)
  package\n\n## 0.6 *October 3rd 2015*\n* New features:\n  * Support `clash-prelude-0.10`\n\n##
  0.5.12 *September 21st 2015*\n* Fixes bugs:\n  * Fix Index maxBound [#79](https://github.com/clash-lang/clash-compiler/pull/79)\n\n##
  0.5.11 *September 14th 2015*\n* Support for clash-lib-0.5.12\n* Fixes bugs:\n  *
  Converting Bool to Unsigned generates broken VHDL [#77](https://github.com/clash-lang/clash-compiler/issues/77)\n\n##
  0.5.10 *September 8th 2015*\n* Fixes bugs:\n  * Maybe (Index n) not translatable
  to VHDL [#75](https://github.com/clash-lang/clash-compiler/issues/75)\n\n## 0.5.9
  *September 7th 2015*\n* Fixes bugs:\n  * Bug in VHDL ROM generation [#69](https://github.com/clash-lang/clash-compiler/issues/69)\n
  \ * Fix asyncRom VHDL primitive [#71](https://github.com/clash-lang/clash-compiler/pull/71)\n
  \ * Fix primitive for CLaSH.Sized.Internal.Signed.size# [#72](https://github.com/clash-lang/clash-compiler/pull/72)\n
  \ * rem and quot on Signed are broken [#73](https://github.com/clash-lang/clash-compiler/issues/73)\n\n##
  0.5.8 *July 9th 2015*\n* New features:\n  * Generate VHDL-93 instead of VHDL-2002,
  the VHDL-93 standard is supported by a larger range of tools\n\n## 0.5.7.1 *June
  26th 2015*\n* Support for `genStmt` backend method\n\n## 0.5.7 *June 25th 2015*\n*
  New features:\n  * Support `clash-prelude-0.9`\n\n* Fixes bug:\n  * Can not operate
  \"shiftR\" on Int [#63](https://github.com/clash-lang/clash-compiler/issues/63)\n
  \ * Fail to generate verilog when using \"quot\" and \"div\" on Index [#64](https://github.com/clash-lang/clash-compiler/issues/64)\n\n##
  0.5.6 *June 5th 2015*\n* Fixes bugs:\n  * Incorrect extraction of `Bool` value out
  of a Sum-of-Product type\n\n## 0.5.5 *June 3rd 2015*\n* New features:\n  * Compile
  against `clash-lib-0.5.6`\n  * Generated component names are prefixed by the name
  of the module containing the `topEntity`\n\n## 0.5.4 *May 10th 2015*\n* New features:\n
  \ * Make VHDL 'assert' primitive GHDL friendly\n  * Generate smarter labels for
  `register` and `blockRam` blackboxes to make finding longest paths easier\n\n* Fixes
  bugs:\n  * Incorrect primitives for BitVector `minBound` and `maxBound`\n\n## 0.5.3
  *May 1st 2015*\n* New features:\n  * Support wrapper generation\n\n* Fixes bugs:\n
  \ * Incorrect primitives for BitVector `minBound` and `maxBound`\n\n## 0.5.2 *April
  24th 2015*\n* Fixes bugs:\n  * Fix bug where not enough array type definitions were
  created\n\n## 0.5.1 *April 20th 2015*\n* Update to clash-prelude 0.7.2\n\n## 0.5
  *March 11th 2015*\n* Initial release\n"
basic-deps:
  clash-prelude: ! '>=0.10'
  clash-lib: ! '>=0.6'
  base: ! '>=4.6.0.1 && <5'
  unordered-containers: ! '>=0.2.3.3'
  text: ! '>=0.11.3.1'
  lens: ! '>=3.9.2'
  wl-pprint-text: ! '>=1.1.0.0'
  fgl: ! '>=5.4.2.4'
  mtl: ! '>=2.1.2'
all-versions:
- '0.5'
- '0.5.1'
- '0.5.2'
- '0.5.3'
- '0.5.4'
- '0.5.5'
- '0.5.6'
- '0.5.7'
- '0.5.7.1'
- '0.5.8'
- '0.5.9'
- '0.5.10'
- '0.5.11'
- '0.5.12'
- '0.6'
author: Christiaan Baaij
latest: '0.6'
description-type: markdown
description: ! "# `clash-vhdl` - VHDL backend for the CλaSH compiler\n\n  * See the
  LICENSE file for license and copyright details\n\n# CλaSH - A functional hardware
  description language\nCλaSH (pronounced ‘clash’) is a functional hardware description
  language that\nborrows both its syntax and semantics from the functional programming
  language\nHaskell. The CλaSH compiler transforms these high-level descriptions to\nlow-level
  synthesizable VHDL, Verilog, or SystemVerilog.\n\nFeatures of CλaSH:\n\n  * Strongly
  typed (like VHDL), yet with a very high degree of type inference,\n    enabling
  both safe and fast prototying using consise descriptions (like\n    Verilog).\n\n
  \ * Interactive REPL: load your designs in an interpreter and easily test all\n
  \   your component without needing to setup a test bench.\n\n  * Higher-order functions,
  with type inference, result in designs that are\n    fully parametric by default.\n\n
  \ * Synchronous sequential circuit design based on streams of values, called\n    `Signal`s,
  lead to natural descriptions of feedback loops.\n\n  * Support for multiple clock
  domains, with type safe clock domain crossing.\n\n# Support\nFor updates and questions
  join the mailing list clash-language+subscribe@googlegroups.com or read the [forum](https://groups.google.com/d/forum/clash-language)\n"
license-name: BSD2
