

================================================================
== Vivado HLS Report for 'multi_intr_hls'
================================================================
* Date:           Sun Aug 10 16:12:15 2025

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        multi_intr
* Solution:       solution_multi_intr
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.399|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    2|    1|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    191|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    201|    -|
|Register         |        -|      -|      70|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      70|    392|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln214_1_fu_500_p2    |     +    |      0|  0|  12|           1|           3|
    |add_ln214_2_fu_526_p2    |     +    |      0|  0|  12|           1|           3|
    |add_ln214_fu_474_p2      |     +    |      0|  0|  12|           1|           3|
    |add_ln68_fu_699_p2       |     +    |      0|  0|  10|           2|           2|
    |and_ln46_fu_610_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln47_fu_620_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln48_fu_630_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln879_1_fu_248_p2   |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln879_2_fu_334_p2   |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln879_3_fu_468_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln879_4_fu_494_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln879_5_fu_520_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln879_6_fu_715_p2   |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln879_fu_162_p2     |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln883_fu_681_p2     |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln887_1_fu_446_p2   |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln887_2_fu_462_p2   |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln887_fu_430_p2     |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln895_fu_675_p2     |   icmp   |      0|  0|   9|           3|           1|
    |or_ln57_fu_644_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln46_fu_658_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln50_fu_480_p3    |  select  |      0|  0|   3|           1|           1|
    |select_ln51_fu_506_p3    |  select  |      0|  0|   3|           1|           1|
    |select_ln52_fu_532_p3    |  select  |      0|  0|   3|           1|           1|
    |select_ln57_1_fu_636_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln57_fu_650_p3    |  select  |      0|  0|   2|           1|           2|
    |xor_ln1503_1_fu_314_p2   |    xor   |      0|  0|   2|           1|           1|
    |xor_ln1503_2_fu_400_p2   |    xor   |      0|  0|   2|           1|           1|
    |xor_ln1503_3_fu_216_p2   |    xor   |      0|  0|   2|           1|           1|
    |xor_ln1503_4_fu_222_p2   |    xor   |      0|  0|   2|           1|           1|
    |xor_ln1503_5_fu_302_p2   |    xor   |      0|  0|   2|           1|           1|
    |xor_ln1503_6_fu_308_p2   |    xor   |      0|  0|   2|           1|           1|
    |xor_ln1503_7_fu_388_p2   |    xor   |      0|  0|   2|           1|           1|
    |xor_ln1503_8_fu_394_p2   |    xor   |      0|  0|   2|           1|           1|
    |xor_ln1503_fu_228_p2     |    xor   |      0|  0|   2|           1|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 191|          55|          54|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  21|          4|    1|          4|
    |cpu_V        |   9|          2|    2|          4|
    |cpu_state_V  |  15|          3|    2|          6|
    |ig1          |  15|          3|    1|          3|
    |ig2          |  15|          3|    1|          3|
    |ig3          |  15|          3|    1|          3|
    |irq_V        |  15|          3|    2|          6|
    |isr_ticks_V  |  15|          3|    2|          6|
    |l1_V         |   9|          2|   16|         32|
    |l2_V         |   9|          2|   16|         32|
    |l3_V         |   9|          2|   16|         32|
    |on1          |   9|          2|    1|          2|
    |on2          |   9|          2|    1|          2|
    |on3          |   9|          2|    1|          2|
    |t1_V         |   9|          2|    3|          6|
    |t2_V         |   9|          2|    3|          6|
    |t3_V         |   9|          2|    3|          6|
    +-------------+----+-----------+-----+-----------+
    |Total        | 201|         42|   72|        155|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   3|   0|    3|          0|
    |cpu_V                 |   2|   0|    2|          0|
    |icmp_ln887_1_reg_744  |   1|   0|    1|          0|
    |icmp_ln887_2_reg_749  |   1|   0|    1|          0|
    |icmp_ln887_reg_739    |   1|   0|    1|          0|
    |isr_ticks_V           |   2|   0|    3|          1|
    |l1_V                  |  16|   0|   16|          0|
    |l2_V                  |  16|   0|   16|          0|
    |l3_V                  |  16|   0|   16|          0|
    |on1                   |   1|   0|    1|          0|
    |on2                   |   1|   0|    1|          0|
    |on3                   |   1|   0|    1|          0|
    |t1_V                  |   3|   0|    3|          0|
    |t2_V                  |   3|   0|    3|          0|
    |t3_V                  |   3|   0|    3|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  70|   0|   71|          1|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+--------------+----------------+--------------+
|  RTL Ports  | Dir | Bits|   Protocol   |  Source Object |    C Type    |
+-------------+-----+-----+--------------+----------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_none | multi_intr_hls | return value |
|ap_rst       |  in |    1| ap_ctrl_none | multi_intr_hls | return value |
|reset        |  in |    1|    ap_none   |      reset     |    scalar    |
|irq_V        | out |    2|    ap_none   |      irq_V     |    pointer   |
|cpu_state_V  | out |    2|    ap_none   |   cpu_state_V  |    pointer   |
|ig1          | out |    1|    ap_none   |       ig1      |    pointer   |
|ig2          | out |    1|    ap_none   |       ig2      |    pointer   |
|ig3          | out |    1|    ap_none   |       ig3      |    pointer   |
+-------------+-----+-----+--------------+----------------+--------------+

