<!DOCTYPE html>
<html class="client-nojs vector-feature-language-in-header-enabled vector-feature-language-in-main-page-header-disabled vector-feature-sticky-header-disabled vector-feature-page-tools-pinned-disabled vector-feature-toc-pinned-clientpref-1 vector-feature-main-menu-pinned-disabled vector-feature-limited-width-clientpref-1 vector-feature-limited-width-content-enabled vector-feature-custom-font-size-clientpref-0 vector-feature-client-preferences-disabled vector-feature-client-prefs-pinned-disabled vector-feature-night-mode-disabled skin-theme-clientpref-day vector-toc-available" lang="en" dir="ltr">
<head>
<meta charset="UTF-8">
<title>Intel Graphics Technology - Wikipedia</title>
<script>(function(){var className="client-js vector-feature-language-in-header-enabled vector-feature-language-in-main-page-header-disabled vector-feature-sticky-header-disabled vector-feature-page-tools-pinned-disabled vector-feature-toc-pinned-clientpref-1 vector-feature-main-menu-pinned-disabled vector-feature-limited-width-clientpref-1 vector-feature-limited-width-content-enabled vector-feature-custom-font-size-clientpref-0 vector-feature-client-preferences-disabled vector-feature-client-prefs-pinned-disabled vector-feature-night-mode-disabled skin-theme-clientpref-day vector-toc-available";var cookie=document.cookie.match(/(?:^|; )enwikimwclientpreferences=([^;]+)/);if(cookie){cookie[1].split('%2C').forEach(function(pref){className=className.replace(new RegExp('(^| )'+pref.replace(/-clientpref-\w+$|[^\w-]+/g,'')+'-clientpref-\\w+( |$)'),'$1'+pref+'$2');});}document.documentElement.className=className;}());RLCONF={"wgBreakFrames":false,"wgSeparatorTransformTable":["",""],
"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgRequestId":"acf352e6-a8d9-4451-ae48-44915bf83325","wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"Intel_Graphics_Technology","wgTitle":"Intel Graphics Technology","wgCurRevisionId":1215626083,"wgRevisionId":1215626083,"wgArticleId":25651751,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["CS1 maint: archived copy as title","CS1 Spanish-language sources (es)","All articles with dead external links","Articles with dead external links from January 2023","Articles with permanently dead external links","Articles with short description","Short description is different from Wikidata","All articles lacking reliable references","Articles lacking reliable references from May 2015",
"Articles lacking reliable references from August 2015","All articles with unsourced statements","Articles with unsourced statements from September 2021","Pages using Infobox graphics processing unit with unknown parameters","Graphics microarchitectures","Graphics processing units","Intel microprocessors","Intel microarchitectures","Intel graphics","Graphics cards"],"wgPageViewLanguage":"en","wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgRelevantPageName":"Intel_Graphics_Technology","wgRelevantArticleId":25651751,"wgIsProbablyEditable":true,"wgRelevantPageIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgNoticeProject":"wikipedia","wgFlaggedRevsParams":{"tags":{"status":{"levels":1}}},"wgMediaViewerOnClick":true,"wgMediaViewerEnabledByDefault":true,"wgPopupsFlags":6,"wgVisualEditor":{"pageLanguageCode":"en","pageLanguageDir":"ltr","pageVariantFallbacks":"en"},"wgMFDisplayWikibaseDescriptions":{"search":true,"watchlist":true,"tagline":false,
"nearby":true},"wgWMESchemaEditAttemptStepOversample":false,"wgWMEPageLength":80000,"wgULSCurrentAutonym":"English","wgCentralAuthMobileDomain":false,"wgEditSubmitButtonLabelPublish":true,"wgULSPosition":"interlanguage","wgULSisCompactLinksEnabled":false,"wgVector2022LanguageInHeader":true,"wgULSisLanguageSelectorEmpty":false,"wgWikibaseItemId":"Q1665604","wgCheckUserClientHintsHeadersJsApi":["architecture","bitness","brands","fullVersionList","mobile","model","platform","platformVersion"],"GEHomepageSuggestedEditsEnableTopics":true,"wgGETopicsMatchModeEnabled":false,"wgGEStructuredTaskRejectionReasonTextInputEnabled":false,"wgGELevelingUpEnabledForUser":false};RLSTATE={"skins.vector.user.styles":"ready","ext.globalCssJs.user.styles":"ready","site.styles":"ready","user.styles":"ready","skins.vector.user":"ready","ext.globalCssJs.user":"ready","user":"ready","user.options":"loading","ext.cite.styles":"ready","skins.vector.search.codex.styles":"ready","skins.vector.styles":"ready",
"skins.vector.icons":"ready","jquery.makeCollapsible.styles":"ready","ext.wikimediamessages.styles":"ready","ext.visualEditor.desktopArticleTarget.noscript":"ready","ext.uls.interlanguage":"ready","wikibase.client.init":"ready","ext.wikimediaBadges":"ready"};RLPAGEMODULES=["ext.cite.ux-enhancements","mediawiki.page.media","site","mediawiki.page.ready","jquery.makeCollapsible","mediawiki.toc","skins.vector.js","ext.centralNotice.geoIP","ext.centralNotice.startUp","ext.gadget.ReferenceTooltips","ext.gadget.switcher","ext.urlShortener.toolbar","ext.centralauth.centralautologin","mmv.head","mmv.bootstrap.autostart","ext.popups","ext.visualEditor.desktopArticleTarget.init","ext.visualEditor.targetLoader","ext.echo.centralauth","ext.eventLogging","ext.wikimediaEvents","ext.navigationTiming","ext.uls.interface","ext.cx.eventlogging.campaigns","ext.cx.uls.quick.actions","wikibase.client.vector-2022","ext.checkUser.clientHints","ext.growthExperiments.SuggestedEditSession"];</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.loader.impl(function(){return["user.options@12s5i",function($,jQuery,require,module){mw.user.tokens.set({"patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
}];});});</script>
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=ext.cite.styles%7Cext.uls.interlanguage%7Cext.visualEditor.desktopArticleTarget.noscript%7Cext.wikimediaBadges%7Cext.wikimediamessages.styles%7Cjquery.makeCollapsible.styles%7Cskins.vector.icons%2Cstyles%7Cskins.vector.search.codex.styles%7Cwikibase.client.init&amp;only=styles&amp;skin=vector-2022">
<script async="" src="/w/load.php?lang=en&amp;modules=startup&amp;only=scripts&amp;raw=1&amp;skin=vector-2022"></script>
<meta name="ResourceLoaderDynamicStyles" content="">
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector-2022">
<meta name="generator" content="MediaWiki 1.42.0-wmf.26">
<meta name="referrer" content="origin">
<meta name="referrer" content="origin-when-cross-origin">
<meta name="robots" content="max-image-preview:standard">
<meta name="format-detection" content="telephone=no">
<meta property="og:image" content="https://upload.wikimedia.org/wikipedia/commons/3/36/Intel_Graphics_logo.png">
<meta property="og:image:width" content="1200">
<meta property="og:image:height" content="1200">
<meta property="og:image" content="https://upload.wikimedia.org/wikipedia/commons/3/36/Intel_Graphics_logo.png">
<meta property="og:image:width" content="800">
<meta property="og:image:height" content="800">
<meta property="og:image:width" content="640">
<meta property="og:image:height" content="640">
<meta name="viewport" content="width=1000">
<meta property="og:title" content="Intel Graphics Technology - Wikipedia">
<meta property="og:type" content="website">
<link rel="preconnect" href="//upload.wikimedia.org">
<link rel="alternate" media="only screen and (max-width: 720px)" href="//en.m.wikipedia.org/wiki/Intel_Graphics_Technology">
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit">
<link rel="apple-touch-icon" href="/static/apple-touch/wikipedia.png">
<link rel="icon" href="/static/favicon/wikipedia.ico">
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)">
<link rel="EditURI" type="application/rsd+xml" href="//en.wikipedia.org/w/api.php?action=rsd">
<link rel="canonical" href="https://en.wikipedia.org/wiki/Intel_Graphics_Technology">
<link rel="license" href="https://creativecommons.org/licenses/by-sa/4.0/deed.en">
<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=atom">
<link rel="dns-prefetch" href="//meta.wikimedia.org" />
<link rel="dns-prefetch" href="//login.wikimedia.org">
</head>
<body class="skin-vector skin-vector-search-vue mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject mw-editable page-Intel_Graphics_Technology rootpage-Intel_Graphics_Technology skin-vector-2022 action-view"><a class="mw-jump-link" href="#bodyContent">Jump to content</a>
<div class="vector-header-container">
	<header class="vector-header mw-header">
		<div class="vector-header-start">
			<nav class="vector-main-menu-landmark" aria-label="Site" role="navigation">
				
<div id="vector-main-menu-dropdown" class="vector-dropdown vector-main-menu-dropdown vector-button-flush-left vector-button-flush-right"  >
	<input type="checkbox" id="vector-main-menu-dropdown-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-main-menu-dropdown" class="vector-dropdown-checkbox "  aria-label="Main menu"  >
	<label id="vector-main-menu-dropdown-label" for="vector-main-menu-dropdown-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only " aria-hidden="true"  ><span class="vector-icon mw-ui-icon-menu mw-ui-icon-wikimedia-menu"></span>

<span class="vector-dropdown-label-text">Main menu</span>
	</label>
	<div class="vector-dropdown-content">


				<div id="vector-main-menu-unpinned-container" class="vector-unpinned-container">
		
<div id="vector-main-menu" class="vector-main-menu vector-pinnable-element">
	<div
	class="vector-pinnable-header vector-main-menu-pinnable-header vector-pinnable-header-unpinned"
	data-feature-name="main-menu-pinned"
	data-pinnable-element-id="vector-main-menu"
	data-pinned-container-id="vector-main-menu-pinned-container"
	data-unpinned-container-id="vector-main-menu-unpinned-container"
>
	<div class="vector-pinnable-header-label">Main menu</div>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-pin-button" data-event-name="pinnable-header.vector-main-menu.pin">move to sidebar</button>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button" data-event-name="pinnable-header.vector-main-menu.unpin">hide</button>
</div>

	
<div id="p-navigation" class="vector-menu mw-portlet mw-portlet-navigation"  >
	<div class="vector-menu-heading">
		Navigation
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="n-mainpage-description" class="mw-list-item"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z"><span>Main page</span></a></li><li id="n-contents" class="mw-list-item"><a href="/wiki/Wikipedia:Contents" title="Guides to browsing Wikipedia"><span>Contents</span></a></li><li id="n-currentevents" class="mw-list-item"><a href="/wiki/Portal:Current_events" title="Articles related to current events"><span>Current events</span></a></li><li id="n-randompage" class="mw-list-item"><a href="/wiki/Special:Random" title="Visit a randomly selected article [x]" accesskey="x"><span>Random article</span></a></li><li id="n-aboutsite" class="mw-list-item"><a href="/wiki/Wikipedia:About" title="Learn about Wikipedia and how it works"><span>About Wikipedia</span></a></li><li id="n-contactpage" class="mw-list-item"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia"><span>Contact us</span></a></li><li id="n-sitesupport" class="mw-list-item"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us by donating to the Wikimedia Foundation"><span>Donate</span></a></li>
		</ul>
		
	</div>
</div>

	
	
<div id="p-interaction" class="vector-menu mw-portlet mw-portlet-interaction"  >
	<div class="vector-menu-heading">
		Contribute
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="n-help" class="mw-list-item"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia"><span>Help</span></a></li><li id="n-introduction" class="mw-list-item"><a href="/wiki/Help:Introduction" title="Learn how to edit Wikipedia"><span>Learn to edit</span></a></li><li id="n-portal" class="mw-list-item"><a href="/wiki/Wikipedia:Community_portal" title="The hub for editors"><span>Community portal</span></a></li><li id="n-recentchanges" class="mw-list-item"><a href="/wiki/Special:RecentChanges" title="A list of recent changes to Wikipedia [r]" accesskey="r"><span>Recent changes</span></a></li><li id="n-upload" class="mw-list-item"><a href="/wiki/Wikipedia:File_upload_wizard" title="Add images or other media for use on Wikipedia"><span>Upload file</span></a></li>
		</ul>
		
	</div>
</div>

</div>

				</div>

	</div>
</div>

		</nav>
			
<a href="/wiki/Main_Page" class="mw-logo">
	<img class="mw-logo-icon" src="/static/images/icons/wikipedia.png" alt="" aria-hidden="true" height="50" width="50">
	<span class="mw-logo-container">
		<img class="mw-logo-wordmark" alt="Wikipedia" src="/static/images/mobile/copyright/wikipedia-wordmark-en.svg" style="width: 7.5em; height: 1.125em;">
		<img class="mw-logo-tagline" alt="The Free Encyclopedia" src="/static/images/mobile/copyright/wikipedia-tagline-en.svg" width="117" height="13" style="width: 7.3125em; height: 0.8125em;">
	</span>
</a>

		</div>
		<div class="vector-header-end">
			
<div id="p-search" role="search" class="vector-search-box-vue  vector-search-box-collapses vector-search-box-show-thumbnail vector-search-box-auto-expand-width vector-search-box">
	<a href="/wiki/Special:Search" class="cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only search-toggle" id="" title="Search Wikipedia [f]" accesskey="f"><span class="vector-icon mw-ui-icon-search mw-ui-icon-wikimedia-search"></span>

<span>Search</span>
	</a>
	<div class="vector-typeahead-search-container">
		<div class="cdx-typeahead-search cdx-typeahead-search--show-thumbnail cdx-typeahead-search--auto-expand-width">
			<form action="/w/index.php" id="searchform" class="cdx-search-input cdx-search-input--has-end-button">
				<div id="simpleSearch" class="cdx-search-input__input-wrapper"  data-search-loc="header-moved">
					<div class="cdx-text-input cdx-text-input--has-start-icon">
						<input
							class="cdx-text-input__input"
							 type="search" name="search" placeholder="Search Wikipedia" aria-label="Search Wikipedia" autocapitalize="sentences" title="Search Wikipedia [f]" accesskey="f" id="searchInput"
							>
						<span class="cdx-text-input__icon cdx-text-input__start-icon"></span>
					</div>
					<input type="hidden" name="title" value="Special:Search">
				</div>
				<button class="cdx-button cdx-search-input__end-button">Search</button>
			</form>
		</div>
	</div>
</div>

			<nav class="vector-user-links vector-user-links-wide" aria-label="Personal tools" role="navigation" >
	<div class="vector-user-links-main">
	
<div id="p-vector-user-menu-preferences" class="vector-menu mw-portlet emptyPortlet"  >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			
		</ul>
		
	</div>
</div>

	
<div id="p-vector-user-menu-userpage" class="vector-menu mw-portlet emptyPortlet"  >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			
		</ul>
		
	</div>
</div>

	<nav class="vector-client-prefs-landmark" aria-label="Appearance">
		
		
	</nav>
	
<div id="p-vector-user-menu-notifications" class="vector-menu mw-portlet emptyPortlet"  >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			
		</ul>
		
	</div>
</div>

	
<div id="p-vector-user-menu-overflow" class="vector-menu mw-portlet"  >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			<li id="pt-createaccount-2" class="user-links-collapsible-item mw-list-item user-links-collapsible-item"><a data-mw="interface" href="/w/index.php?title=Special:CreateAccount&amp;returnto=Intel+Graphics+Technology" title="You are encouraged to create an account and log in; however, it is not mandatory" class=""><span>Create account</span></a>
</li>
<li id="pt-login-2" class="user-links-collapsible-item mw-list-item user-links-collapsible-item"><a data-mw="interface" href="/w/index.php?title=Special:UserLogin&amp;returnto=Intel+Graphics+Technology" title="You&#039;re encouraged to log in; however, it&#039;s not mandatory. [o]" accesskey="o" class=""><span>Log in</span></a>
</li>

			
		</ul>
		
	</div>
</div>

	</div>
	
<div id="vector-user-links-dropdown" class="vector-dropdown vector-user-menu vector-button-flush-right vector-user-menu-logged-out"  title="Log in and more options" >
	<input type="checkbox" id="vector-user-links-dropdown-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-user-links-dropdown" class="vector-dropdown-checkbox "  aria-label="Personal tools"  >
	<label id="vector-user-links-dropdown-label" for="vector-user-links-dropdown-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only " aria-hidden="true"  ><span class="vector-icon mw-ui-icon-ellipsis mw-ui-icon-wikimedia-ellipsis"></span>

<span class="vector-dropdown-label-text">Personal tools</span>
	</label>
	<div class="vector-dropdown-content">


		
<div id="p-personal" class="vector-menu mw-portlet mw-portlet-personal user-links-collapsible-item"  title="User menu" >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="pt-createaccount" class="user-links-collapsible-item mw-list-item"><a href="/w/index.php?title=Special:CreateAccount&amp;returnto=Intel+Graphics+Technology" title="You are encouraged to create an account and log in; however, it is not mandatory"><span class="vector-icon mw-ui-icon-userAdd mw-ui-icon-wikimedia-userAdd"></span> <span>Create account</span></a></li><li id="pt-login" class="user-links-collapsible-item mw-list-item"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=Intel+Graphics+Technology" title="You&#039;re encouraged to log in; however, it&#039;s not mandatory. [o]" accesskey="o"><span class="vector-icon mw-ui-icon-logIn mw-ui-icon-wikimedia-logIn"></span> <span>Log in</span></a></li>
		</ul>
		
	</div>
</div>

<div id="p-user-menu-anon-editor" class="vector-menu mw-portlet mw-portlet-user-menu-anon-editor"  >
	<div class="vector-menu-heading">
		Pages for logged out editors <a href="/wiki/Help:Introduction" aria-label="Learn more about editing"><span>learn more</span></a>
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="pt-anoncontribs" class="mw-list-item"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [y]" accesskey="y"><span>Contributions</span></a></li><li id="pt-anontalk" class="mw-list-item"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [n]" accesskey="n"><span>Talk</span></a></li>
		</ul>
		
	</div>
</div>

	
	</div>
</div>

</nav>

		</div>
	</header>
</div>
<div class="mw-page-container">
	<div class="mw-page-container-inner">
		<div class="vector-sitenotice-container">
			<div id="siteNotice"><!-- CentralNotice --></div>
		</div>
		<div class="vector-column-start">
			<div class="vector-main-menu-container">
		<div id="mw-navigation">
			<nav id="mw-panel" class="vector-main-menu-landmark" aria-label="Site" role="navigation">
				<div id="vector-main-menu-pinned-container" class="vector-pinned-container">
				
				</div>
		</nav>
		</div>
	</div>
	<div class="vector-sticky-pinned-container">
				<nav id="mw-panel-toc" role="navigation" aria-label="Contents" data-event-name="ui.sidebar-toc" class="mw-table-of-contents-container vector-toc-landmark">
					<div id="vector-toc-pinned-container" class="vector-pinned-container">
					<div id="vector-toc" class="vector-toc vector-pinnable-element">
	<div
	class="vector-pinnable-header vector-toc-pinnable-header vector-pinnable-header-pinned"
	data-feature-name="toc-pinned"
	data-pinnable-element-id="vector-toc"
	
	
>
	<h2 class="vector-pinnable-header-label">Contents</h2>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-pin-button" data-event-name="pinnable-header.vector-toc.pin">move to sidebar</button>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button" data-event-name="pinnable-header.vector-toc.unpin">hide</button>
</div>


	<ul class="vector-toc-contents" id="mw-panel-toc-list">
		<li id="toc-mw-content-text"
			class="vector-toc-list-item vector-toc-level-1">
			<a href="#" class="vector-toc-link">
				<div class="vector-toc-text">(Top)</div>
			</a>
		</li>
		<li id="toc-History"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#History">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">1</span>History</div>
		</a>
		
		<ul id="toc-History-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-Generations"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Generations">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">2</span>Generations</div>
		</a>
		
			<button aria-controls="toc-Generations-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle">
				<span class="vector-icon vector-icon--x-small mw-ui-icon-wikimedia-expand"></span>
				<span>Toggle Generations subsection</span>
			</button>
		
		<ul id="toc-Generations-sublist" class="vector-toc-list">
			<li id="toc-Gen5_architecture"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Gen5_architecture">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">2.1</span>Gen5 architecture</div>
			</a>
			
			<ul id="toc-Gen5_architecture-sublist" class="vector-toc-list">
				<li id="toc-Westmere"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Westmere">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">2.1.1</span>Westmere</div>
			</a>
			
			<ul id="toc-Westmere-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
		</li>
		<li id="toc-Gen6_architecture"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Gen6_architecture">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">2.2</span>Gen6 architecture</div>
			</a>
			
			<ul id="toc-Gen6_architecture-sublist" class="vector-toc-list">
				<li id="toc-Sandy_Bridge"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Sandy_Bridge">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">2.2.1</span>Sandy Bridge</div>
			</a>
			
			<ul id="toc-Sandy_Bridge-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
		</li>
		<li id="toc-Gen7_architecture"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Gen7_architecture">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">2.3</span>Gen7 architecture</div>
			</a>
			
			<ul id="toc-Gen7_architecture-sublist" class="vector-toc-list">
				<li id="toc-Ivy_Bridge"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Ivy_Bridge">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">2.3.1</span>Ivy Bridge</div>
			</a>
			
			<ul id="toc-Ivy_Bridge-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
		</li>
		<li id="toc-Gen7.5_architecture"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Gen7.5_architecture">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">2.4</span>Gen7.5 architecture</div>
			</a>
			
			<ul id="toc-Gen7.5_architecture-sublist" class="vector-toc-list">
				<li id="toc-Haswell"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Haswell">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">2.4.1</span>Haswell</div>
			</a>
			
			<ul id="toc-Haswell-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
		</li>
		<li id="toc-Gen8_architecture"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Gen8_architecture">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">2.5</span>Gen8 architecture</div>
			</a>
			
			<ul id="toc-Gen8_architecture-sublist" class="vector-toc-list">
				<li id="toc-Broadwell"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Broadwell">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">2.5.1</span>Broadwell</div>
			</a>
			
			<ul id="toc-Broadwell-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Braswell"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Braswell">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">2.5.2</span>Braswell</div>
			</a>
			
			<ul id="toc-Braswell-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
		</li>
		<li id="toc-Gen9_architecture"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Gen9_architecture">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">2.6</span>Gen9 architecture</div>
			</a>
			
			<ul id="toc-Gen9_architecture-sublist" class="vector-toc-list">
				<li id="toc-Skylake"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Skylake">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">2.6.1</span>Skylake</div>
			</a>
			
			<ul id="toc-Skylake-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Apollo_Lake"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Apollo_Lake">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">2.6.2</span>Apollo Lake</div>
			</a>
			
			<ul id="toc-Apollo_Lake-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
		</li>
		<li id="toc-Gen9.5_architecture"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Gen9.5_architecture">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">2.7</span>Gen9.5 architecture</div>
			</a>
			
			<ul id="toc-Gen9.5_architecture-sublist" class="vector-toc-list">
				<li id="toc-Kaby_Lake"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Kaby_Lake">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">2.7.1</span>Kaby Lake</div>
			</a>
			
			<ul id="toc-Kaby_Lake-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Kaby_Lake_Refresh_/_Amber_Lake_/_Coffee_Lake_/_Coffee_Lake_Refresh_/_Whiskey_Lake_/_Comet_Lake"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Kaby_Lake_Refresh_/_Amber_Lake_/_Coffee_Lake_/_Coffee_Lake_Refresh_/_Whiskey_Lake_/_Comet_Lake">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">2.7.2</span>Kaby Lake Refresh / Amber Lake / Coffee Lake / Coffee Lake Refresh / Whiskey Lake / Comet Lake</div>
			</a>
			
			<ul id="toc-Kaby_Lake_Refresh_/_Amber_Lake_/_Coffee_Lake_/_Coffee_Lake_Refresh_/_Whiskey_Lake_/_Comet_Lake-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Gemini_Lake/Gemini_Lake_Refresh"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Gemini_Lake/Gemini_Lake_Refresh">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">2.7.3</span>Gemini Lake/Gemini Lake Refresh</div>
			</a>
			
			<ul id="toc-Gemini_Lake/Gemini_Lake_Refresh-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
		</li>
		<li id="toc-Gen11_architecture"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Gen11_architecture">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">2.8</span>Gen11 architecture</div>
			</a>
			
			<ul id="toc-Gen11_architecture-sublist" class="vector-toc-list">
				<li id="toc-Ice_Lake"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Ice_Lake">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">2.8.1</span>Ice Lake</div>
			</a>
			
			<ul id="toc-Ice_Lake-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
		</li>
		<li id="toc-Xe-LP_architecture_(Gen12)"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Xe-LP_architecture_(Gen12)">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">2.9</span>Xe-LP architecture (Gen12)</div>
			</a>
			
			<ul id="toc-Xe-LP_architecture_(Gen12)-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Arc_Alchemist_Tile_GPU"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Arc_Alchemist_Tile_GPU">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">2.10</span>Arc Alchemist Tile GPU</div>
			</a>
			
			<ul id="toc-Arc_Alchemist_Tile_GPU-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Arc_Battlemage_Tile_GPU"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Arc_Battlemage_Tile_GPU">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">2.11</span>Arc Battlemage Tile GPU</div>
			</a>
			
			<ul id="toc-Arc_Battlemage_Tile_GPU-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
	</li>
	<li id="toc-Features"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Features">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">3</span>Features</div>
		</a>
		
			<button aria-controls="toc-Features-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle">
				<span class="vector-icon vector-icon--x-small mw-ui-icon-wikimedia-expand"></span>
				<span>Toggle Features subsection</span>
			</button>
		
		<ul id="toc-Features-sublist" class="vector-toc-list">
			<li id="toc-Intel_Insider"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Intel_Insider">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">3.1</span>Intel Insider</div>
			</a>
			
			<ul id="toc-Intel_Insider-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-HDCP"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#HDCP">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">3.2</span>HDCP</div>
			</a>
			
			<ul id="toc-HDCP-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Intel_Quick_Sync_Video"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Intel_Quick_Sync_Video">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">3.3</span>Intel Quick Sync Video</div>
			</a>
			
			<ul id="toc-Intel_Quick_Sync_Video-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Graphics_Virtualization_Technology"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Graphics_Virtualization_Technology">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">3.4</span>Graphics Virtualization Technology</div>
			</a>
			
			<ul id="toc-Graphics_Virtualization_Technology-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Multiple_monitors"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Multiple_monitors">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">3.5</span>Multiple monitors</div>
			</a>
			
			<ul id="toc-Multiple_monitors-sublist" class="vector-toc-list">
				<li id="toc-Ivy_Bridge_2"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Ivy_Bridge_2">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">3.5.1</span>Ivy Bridge</div>
			</a>
			
			<ul id="toc-Ivy_Bridge_2-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Haswell_2"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Haswell_2">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">3.5.2</span>Haswell</div>
			</a>
			
			<ul id="toc-Haswell_2-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
		</li>
	</ul>
	</li>
	<li id="toc-Capabilities_(GPU_hardware)"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Capabilities_(GPU_hardware)">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">4</span>Capabilities (GPU hardware)</div>
		</a>
		
		<ul id="toc-Capabilities_(GPU_hardware)-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-Capabilities_(GPU_video_acceleration)"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Capabilities_(GPU_video_acceleration)">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">5</span>Capabilities (GPU video acceleration)</div>
		</a>
		
			<button aria-controls="toc-Capabilities_(GPU_video_acceleration)-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle">
				<span class="vector-icon vector-icon--x-small mw-ui-icon-wikimedia-expand"></span>
				<span>Toggle Capabilities (GPU video acceleration) subsection</span>
			</button>
		
		<ul id="toc-Capabilities_(GPU_video_acceleration)-sublist" class="vector-toc-list">
			<li id="toc-Hardware-accelerated_algorithms"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Hardware-accelerated_algorithms">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">5.1</span>Hardware-accelerated algorithms</div>
			</a>
			
			<ul id="toc-Hardware-accelerated_algorithms-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Intel_Pentium_and_Celeron_family"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Intel_Pentium_and_Celeron_family">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">5.2</span>Intel Pentium and Celeron family</div>
			</a>
			
			<ul id="toc-Intel_Pentium_and_Celeron_family-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Intel_Atom_family"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Intel_Atom_family">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">5.3</span>Intel Atom family</div>
			</a>
			
			<ul id="toc-Intel_Atom_family-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
	</li>
	<li id="toc-Documentation"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Documentation">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">6</span>Documentation</div>
		</a>
		
		<ul id="toc-Documentation-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-See_also"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#See_also">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">7</span>See also</div>
		</a>
		
		<ul id="toc-See_also-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-Notes"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Notes">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">8</span>Notes</div>
		</a>
		
		<ul id="toc-Notes-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-References"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#References">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">9</span>References</div>
		</a>
		
		<ul id="toc-References-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-External_links"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#External_links">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">10</span>External links</div>
		</a>
		
		<ul id="toc-External_links-sublist" class="vector-toc-list">
		</ul>
	</li>
</ul>
</div>

					</div>
		</nav>
			</div>
		</div>
		<div class="mw-content-container">
			<main id="content" class="mw-body" role="main">
				<header class="mw-body-header vector-page-titlebar">
					<nav role="navigation" aria-label="Contents" class="vector-toc-landmark">
						
<div id="vector-page-titlebar-toc" class="vector-dropdown vector-page-titlebar-toc vector-button-flush-left"  >
	<input type="checkbox" id="vector-page-titlebar-toc-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-page-titlebar-toc" class="vector-dropdown-checkbox "  aria-label="Toggle the table of contents"  >
	<label id="vector-page-titlebar-toc-label" for="vector-page-titlebar-toc-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only " aria-hidden="true"  ><span class="vector-icon mw-ui-icon-listBullet mw-ui-icon-wikimedia-listBullet"></span>

<span class="vector-dropdown-label-text">Toggle the table of contents</span>
	</label>
	<div class="vector-dropdown-content">


							<div id="vector-page-titlebar-toc-unpinned-container" class="vector-unpinned-container">
			</div>
		
	</div>
</div>

					</nav>
					<h1 id="firstHeading" class="firstHeading mw-first-heading"><span class="mw-page-title-main">Intel Graphics Technology</span></h1>
							
<div id="p-lang-btn" class="vector-dropdown mw-portlet mw-portlet-lang"  >
	<input type="checkbox" id="p-lang-btn-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-p-lang-btn" class="vector-dropdown-checkbox mw-interlanguage-selector" aria-label="Go to an article in another language. Available in 17 languages"   >
	<label id="p-lang-btn-label" for="p-lang-btn-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--action-progressive mw-portlet-lang-heading-17" aria-hidden="true"  ><span class="vector-icon mw-ui-icon-language-progressive mw-ui-icon-wikimedia-language-progressive"></span>

<span class="vector-dropdown-label-text">17 languages</span>
	</label>
	<div class="vector-dropdown-content">

		<div class="vector-menu-content">
			
			<ul class="vector-menu-content-list">
				
				<li class="interlanguage-link interwiki-ca mw-list-item"><a href="https://ca.wikipedia.org/wiki/Intel_Graphics_Technology" title="Intel Graphics Technology – Catalan" lang="ca" hreflang="ca" class="interlanguage-link-target"><span>Català</span></a></li><li class="interlanguage-link interwiki-de mw-list-item"><a href="https://de.wikipedia.org/wiki/Intel_HD_Graphics" title="Intel HD Graphics – German" lang="de" hreflang="de" class="interlanguage-link-target"><span>Deutsch</span></a></li><li class="interlanguage-link interwiki-es mw-list-item"><a href="https://es.wikipedia.org/wiki/Intel_HD_Graphics" title="Intel HD Graphics – Spanish" lang="es" hreflang="es" class="interlanguage-link-target"><span>Español</span></a></li><li class="interlanguage-link interwiki-fa mw-list-item"><a href="https://fa.wikipedia.org/wiki/%D8%AA%DA%A9%D9%86%D9%88%D9%84%D9%88%DA%98%DB%8C_%DA%AF%D8%B1%D8%A7%D9%81%DB%8C%DA%A9_%D8%A7%DB%8C%D9%86%D8%AA%D9%84" title="تکنولوژی گرافیک اینتل – Persian" lang="fa" hreflang="fa" class="interlanguage-link-target"><span>فارسی</span></a></li><li class="interlanguage-link interwiki-fr mw-list-item"><a href="https://fr.wikipedia.org/wiki/Intel_HD_Graphics" title="Intel HD Graphics – French" lang="fr" hreflang="fr" class="interlanguage-link-target"><span>Français</span></a></li><li class="interlanguage-link interwiki-ko mw-list-item"><a href="https://ko.wikipedia.org/wiki/%EC%9D%B8%ED%85%94_%EA%B7%B8%EB%9E%98%ED%94%BD%EC%8A%A4_%ED%85%8C%ED%81%AC%EB%86%80%EB%A1%9C%EC%A7%80" title="인텔 그래픽스 테크놀로지 – Korean" lang="ko" hreflang="ko" class="interlanguage-link-target"><span>한국어</span></a></li><li class="interlanguage-link interwiki-it mw-list-item"><a href="https://it.wikipedia.org/wiki/Intel_Graphics_Technology" title="Intel Graphics Technology – Italian" lang="it" hreflang="it" class="interlanguage-link-target"><span>Italiano</span></a></li><li class="interlanguage-link interwiki-ja mw-list-item"><a href="https://ja.wikipedia.org/wiki/Intel_HD_Graphics" title="Intel HD Graphics – Japanese" lang="ja" hreflang="ja" class="interlanguage-link-target"><span>日本語</span></a></li><li class="interlanguage-link interwiki-no mw-list-item"><a href="https://no.wikipedia.org/wiki/Intel_HD_and_Iris_Graphics" title="Intel HD and Iris Graphics – Norwegian Bokmål" lang="nb" hreflang="nb" class="interlanguage-link-target"><span>Norsk bokmål</span></a></li><li class="interlanguage-link interwiki-pl mw-list-item"><a href="https://pl.wikipedia.org/wiki/Intel_HD_Graphics" title="Intel HD Graphics – Polish" lang="pl" hreflang="pl" class="interlanguage-link-target"><span>Polski</span></a></li><li class="interlanguage-link interwiki-pt mw-list-item"><a href="https://pt.wikipedia.org/wiki/Intel_HD_Graphics" title="Intel HD Graphics – Portuguese" lang="pt" hreflang="pt" class="interlanguage-link-target"><span>Português</span></a></li><li class="interlanguage-link interwiki-ru mw-list-item"><a href="https://ru.wikipedia.org/wiki/Intel_Graphics_Technology" title="Intel Graphics Technology – Russian" lang="ru" hreflang="ru" class="interlanguage-link-target"><span>Русский</span></a></li><li class="interlanguage-link interwiki-fi mw-list-item"><a href="https://fi.wikipedia.org/wiki/Intel_HD_ja_Iris_Graphics" title="Intel HD ja Iris Graphics – Finnish" lang="fi" hreflang="fi" class="interlanguage-link-target"><span>Suomi</span></a></li><li class="interlanguage-link interwiki-sv mw-list-item"><a href="https://sv.wikipedia.org/wiki/Intel_HD_Graphics" title="Intel HD Graphics – Swedish" lang="sv" hreflang="sv" class="interlanguage-link-target"><span>Svenska</span></a></li><li class="interlanguage-link interwiki-uk mw-list-item"><a href="https://uk.wikipedia.org/wiki/Intel_Graphics_Technology" title="Intel Graphics Technology – Ukrainian" lang="uk" hreflang="uk" class="interlanguage-link-target"><span>Українська</span></a></li><li class="interlanguage-link interwiki-vi mw-list-item"><a href="https://vi.wikipedia.org/wiki/Intel_Graphics_Technology" title="Intel Graphics Technology – Vietnamese" lang="vi" hreflang="vi" class="interlanguage-link-target"><span>Tiếng Việt</span></a></li><li class="interlanguage-link interwiki-zh mw-list-item"><a href="https://zh.wikipedia.org/wiki/Intel_HD_Graphics" title="Intel HD Graphics – Chinese" lang="zh" hreflang="zh" class="interlanguage-link-target"><span>中文</span></a></li>
			</ul>
			<div class="after-portlet after-portlet-lang"><span class="wb-langlinks-edit wb-langlinks-link"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q1665604#sitelinks-wikipedia" title="Edit interlanguage links" class="wbc-editpage">Edit links</a></span></div>
		</div>

	</div>
</div>
</header>
				<div class="vector-page-toolbar">
					<div class="vector-page-toolbar-container">
						<div id="left-navigation">
							<nav aria-label="Namespaces">
								
<div id="p-associated-pages" class="vector-menu vector-menu-tabs mw-portlet mw-portlet-associated-pages"  >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="ca-nstab-main" class="selected vector-tab-noicon mw-list-item"><a href="/wiki/Intel_Graphics_Technology" title="View the content page [c]" accesskey="c"><span>Article</span></a></li><li id="ca-talk" class="vector-tab-noicon mw-list-item"><a href="/wiki/Talk:Intel_Graphics_Technology" rel="discussion" title="Discuss improvements to the content page [t]" accesskey="t"><span>Talk</span></a></li>
		</ul>
		
	</div>
</div>

								
<div id="p-variants" class="vector-dropdown emptyPortlet"  >
	<input type="checkbox" id="p-variants-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-p-variants" class="vector-dropdown-checkbox " aria-label="Change language variant"   >
	<label id="p-variants-label" for="p-variants-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet" aria-hidden="true"  ><span class="vector-dropdown-label-text">English</span>
	</label>
	<div class="vector-dropdown-content">


					
<div id="p-variants" class="vector-menu mw-portlet mw-portlet-variants emptyPortlet"  >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			
		</ul>
		
	</div>
</div>

				
	</div>
</div>

							</nav>
						</div>
						<div id="right-navigation" class="vector-collapsible">
							<nav aria-label="Views">
								
<div id="p-views" class="vector-menu vector-menu-tabs mw-portlet mw-portlet-views"  >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="ca-view" class="selected vector-tab-noicon mw-list-item"><a href="/wiki/Intel_Graphics_Technology"><span>Read</span></a></li><li id="ca-edit" class="vector-tab-noicon mw-list-item"><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit" title="Edit this page [e]" accesskey="e"><span>Edit</span></a></li><li id="ca-history" class="vector-tab-noicon mw-list-item"><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=history" title="Past revisions of this page [h]" accesskey="h"><span>View history</span></a></li>
		</ul>
		
	</div>
</div>

							</nav>
				
							<nav class="vector-page-tools-landmark" aria-label="Page tools">
								
<div id="vector-page-tools-dropdown" class="vector-dropdown vector-page-tools-dropdown"  >
	<input type="checkbox" id="vector-page-tools-dropdown-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-page-tools-dropdown" class="vector-dropdown-checkbox "  aria-label="Tools"  >
	<label id="vector-page-tools-dropdown-label" for="vector-page-tools-dropdown-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet" aria-hidden="true"  ><span class="vector-dropdown-label-text">Tools</span>
	</label>
	<div class="vector-dropdown-content">


									<div id="vector-page-tools-unpinned-container" class="vector-unpinned-container">
						
<div id="vector-page-tools" class="vector-page-tools vector-pinnable-element">
	<div
	class="vector-pinnable-header vector-page-tools-pinnable-header vector-pinnable-header-unpinned"
	data-feature-name="page-tools-pinned"
	data-pinnable-element-id="vector-page-tools"
	data-pinned-container-id="vector-page-tools-pinned-container"
	data-unpinned-container-id="vector-page-tools-unpinned-container"
>
	<div class="vector-pinnable-header-label">Tools</div>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-pin-button" data-event-name="pinnable-header.vector-page-tools.pin">move to sidebar</button>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button" data-event-name="pinnable-header.vector-page-tools.unpin">hide</button>
</div>

	
<div id="p-cactions" class="vector-menu mw-portlet mw-portlet-cactions emptyPortlet vector-has-collapsible-items"  title="More options" >
	<div class="vector-menu-heading">
		Actions
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="ca-more-view" class="selected vector-more-collapsible-item mw-list-item"><a href="/wiki/Intel_Graphics_Technology"><span>Read</span></a></li><li id="ca-more-edit" class="vector-more-collapsible-item mw-list-item"><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit" title="Edit this page [e]" accesskey="e"><span>Edit</span></a></li><li id="ca-more-history" class="vector-more-collapsible-item mw-list-item"><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=history"><span>View history</span></a></li>
		</ul>
		
	</div>
</div>

<div id="p-tb" class="vector-menu mw-portlet mw-portlet-tb"  >
	<div class="vector-menu-heading">
		General
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="t-whatlinkshere" class="mw-list-item"><a href="/wiki/Special:WhatLinksHere/Intel_Graphics_Technology" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j"><span>What links here</span></a></li><li id="t-recentchangeslinked" class="mw-list-item"><a href="/wiki/Special:RecentChangesLinked/Intel_Graphics_Technology" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k"><span>Related changes</span></a></li><li id="t-upload" class="mw-list-item"><a href="/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]" accesskey="u"><span>Upload file</span></a></li><li id="t-specialpages" class="mw-list-item"><a href="/wiki/Special:SpecialPages" title="A list of all special pages [q]" accesskey="q"><span>Special pages</span></a></li><li id="t-permalink" class="mw-list-item"><a href="/w/index.php?title=Intel_Graphics_Technology&amp;oldid=1215626083" title="Permanent link to this revision of this page"><span>Permanent link</span></a></li><li id="t-info" class="mw-list-item"><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=info" title="More information about this page"><span>Page information</span></a></li><li id="t-cite" class="mw-list-item"><a href="/w/index.php?title=Special:CiteThisPage&amp;page=Intel_Graphics_Technology&amp;id=1215626083&amp;wpFormIdentifier=titleform" title="Information on how to cite this page"><span>Cite this page</span></a></li><li id="t-urlshortener" class="mw-list-item"><a href="/w/index.php?title=Special:UrlShortener&amp;url=https%3A%2F%2Fen.wikipedia.org%2Fwiki%2FIntel_Graphics_Technology"><span>Get shortened URL</span></a></li><li id="t-urlshortener-qrcode" class="mw-list-item"><a href="/w/index.php?title=Special:QrCode&amp;url=https%3A%2F%2Fen.wikipedia.org%2Fwiki%2FIntel_Graphics_Technology"><span>Download QR code</span></a></li><li id="t-wikibase" class="mw-list-item"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q1665604" title="Structured data on this page hosted by Wikidata [g]" accesskey="g"><span>Wikidata item</span></a></li>
		</ul>
		
	</div>
</div>

<div id="p-coll-print_export" class="vector-menu mw-portlet mw-portlet-coll-print_export"  >
	<div class="vector-menu-heading">
		Print/export
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="coll-download-as-rl" class="mw-list-item"><a href="/w/index.php?title=Special:DownloadAsPdf&amp;page=Intel_Graphics_Technology&amp;action=show-download-screen" title="Download this page as a PDF file"><span>Download as PDF</span></a></li><li id="t-print" class="mw-list-item"><a href="/w/index.php?title=Intel_Graphics_Technology&amp;printable=yes" title="Printable version of this page [p]" accesskey="p"><span>Printable version</span></a></li>
		</ul>
		
	</div>
</div>

</div>

									</div>
				
	</div>
</div>

							</nav>
						</div>
					</div>
				</div>
				<div class="vector-column-end">
					<div class="vector-sticky-pinned-container">
						<nav class="vector-page-tools-landmark" aria-label="Page tools">
							<div id="vector-page-tools-pinned-container" class="vector-pinned-container">
				
							</div>
		</nav>
						<nav class="vector-client-prefs-landmark" aria-label="Appearance">
						</nav>
					</div>
				</div>
				<div id="bodyContent" class="vector-body" aria-labelledby="firstHeading" data-mw-ve-target-container>
					<div class="vector-body-before-content">
							<div class="mw-indicators">
		</div>

						<div id="siteSub" class="noprint">From Wikipedia, the free encyclopedia</div>
					</div>
					<div id="contentSub"><div id="mw-content-subtitle"></div></div>
					
					
					<div id="mw-content-text" class="mw-body-content"><div class="mw-content-ltr mw-parser-output" lang="en" dir="ltr"><div class="shortdescription nomobile noexcerpt noprint searchaux" style="display:none">Series of integrated graphics processors by Intel</div>
<style data-mw-deduplicate="TemplateStyles:r1218072481">.mw-parser-output .infobox-subbox{padding:0;border:none;margin:-3px;width:auto;min-width:100%;font-size:100%;clear:none;float:none;background-color:transparent}.mw-parser-output .infobox-3cols-child{margin:auto}.mw-parser-output .infobox .navbar{font-size:100%}body.skin-minerva .mw-parser-output .infobox-header,body.skin-minerva .mw-parser-output .infobox-subheader,body.skin-minerva .mw-parser-output .infobox-above,body.skin-minerva .mw-parser-output .infobox-title,body.skin-minerva .mw-parser-output .infobox-image,body.skin-minerva .mw-parser-output .infobox-full-data,body.skin-minerva .mw-parser-output .infobox-below{text-align:center}html.skin-theme-clientpref-night .mw-parser-output .infobox-full-data div{background:#1f1f23!important;color:#f8f9fa}@media(prefers-color-scheme:dark){html.skin-theme-clientpref-os .mw-parser-output .infobox-full-data div{background:#1f1f23!important;color:#f8f9fa}}</style><table class="infobox"><caption class="infobox-title" style="padding-bottom:0.2em;">Intel Graphics Technology</caption><tbody><tr><td colspan="2" class="infobox-image"><span class="mw-default-size" typeof="mw:File/Frameless"><a href="/wiki/File:Intel_Graphics_logo.png" class="mw-file-description"><img alt="Intel Graphics logo" src="//upload.wikimedia.org/wikipedia/commons/thumb/3/36/Intel_Graphics_logo.png/220px-Intel_Graphics_logo.png" decoding="async" width="220" height="220" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/3/36/Intel_Graphics_logo.png/330px-Intel_Graphics_logo.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/3/36/Intel_Graphics_logo.png/440px-Intel_Graphics_logo.png 2x" data-file-width="565" data-file-height="565" /></a></span><div class="infobox-caption">Logo since 2023</div></td></tr><tr><th scope="row" class="infobox-label" style="padding-top:0.25em;line-height:1.2em; padding-right:0.65em;">Manufactured by</th><td class="infobox-data">Intel and <a href="/wiki/TSMC" title="TSMC">TSMC</a></td></tr><tr><th scope="row" class="infobox-label" style="padding-top:0.25em;line-height:1.2em; padding-right:0.65em;">Designed by</th><td class="infobox-data"><a href="/wiki/Intel" title="Intel">Intel</a></td></tr><tr><th scope="row" class="infobox-label" style="padding-top:0.25em;line-height:1.2em; padding-right:0.65em;">Marketed by</th><td class="infobox-data">Intel</td></tr><tr><th colspan="2" class="infobox-header" style="font-size:105%;"><a href="/wiki/API" title="API">API</a> support</th></tr><tr><th scope="row" class="infobox-label" style="padding-top:0.25em;line-height:1.2em; padding-right:0.65em;"><a href="/wiki/DirectX" title="DirectX">DirectX</a></th><td class="infobox-data"><style data-mw-deduplicate="TemplateStyles:r1126788409">.mw-parser-output .plainlist ol,.mw-parser-output .plainlist ul{line-height:inherit;list-style:none;margin:0;padding:0}.mw-parser-output .plainlist ol li,.mw-parser-output .plainlist ul li{margin-bottom:0}</style><div class="plainlist"><ul><li><a href="/wiki/Microsoft_Direct3D#Direct3D_10" class="mw-redirect" title="Microsoft Direct3D">Direct3D 10.1</a>+ (see <a href="#Capabilities_(GPU_hardware)">capabilities</a>)<sup id="cite_ref-supportedapi_1-2" class="reference"><a href="#cite_note-supportedapi-1">&#91;1&#93;</a></sup></li><li><a href="/wiki/High_Level_Shader_Language" class="mw-redirect" title="High Level Shader Language">Shader Model 4.1</a>+ (see <a href="#Capabilities_(GPU_hardware)">capabilities</a>)<sup id="cite_ref-supportedapi_1-3" class="reference"><a href="#cite_note-supportedapi-1">&#91;1&#93;</a></sup></li></ul></div></td></tr><tr><th scope="row" class="infobox-label" style="padding-top:0.25em;line-height:1.2em; padding-right:0.65em;"><a href="/wiki/OpenCL" title="OpenCL">OpenCL</a></th><td class="infobox-data">Depending on version (see <a href="#Capabilities_(GPU_hardware)">capabilities</a>)<sup id="cite_ref-supportedapi_1-0" class="reference"><a href="#cite_note-supportedapi-1">&#91;1&#93;</a></sup></td></tr><tr><th scope="row" class="infobox-label" style="padding-top:0.25em;line-height:1.2em; padding-right:0.65em;"><a href="/wiki/OpenGL" title="OpenGL">OpenGL</a></th><td class="infobox-data"><a href="/wiki/OpenGL#OpenGL_2.1" title="OpenGL">OpenGL&#160;2.1+</a> (see <a href="#Capabilities_(GPU_hardware)">capabilities</a>)<sup id="cite_ref-supportedapi_1-1" class="reference"><a href="#cite_note-supportedapi-1">&#91;1&#93;</a></sup><sup id="cite_ref-2" class="reference"><a href="#cite_note-2">&#91;2&#93;</a></sup><sup id="cite_ref-3" class="reference"><a href="#cite_note-3">&#91;3&#93;</a></sup></td></tr><tr><th scope="row" class="infobox-label" style="padding-top:0.25em;line-height:1.2em; padding-right:0.65em;"><a href="/wiki/Vulkan" title="Vulkan">Vulkan</a></th><td class="infobox-data">Depending on version</td></tr><tr><th colspan="2" class="infobox-header" style="font-size:105%;">History</th></tr><tr><th scope="row" class="infobox-label" style="padding-top:0.25em;line-height:1.2em; padding-right:0.65em;">Predecessor</th><td class="infobox-data"><a href="/wiki/Intel_GMA" title="Intel GMA">Intel GMA</a></td></tr><tr><th colspan="2" class="infobox-header" style="font-size:105%;">Support status</th></tr><tr><td colspan="2" class="infobox-full-data">Supported</td></tr></tbody></table>
<figure class="mw-default-size" typeof="mw:File/Thumb"><a href="/wiki/File:Intel_core_i5-2500_top_IMGP9336_wp.jpg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/c/c4/Intel_core_i5-2500_top_IMGP9336_wp.jpg/220px-Intel_core_i5-2500_top_IMGP9336_wp.jpg" decoding="async" width="220" height="219" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/c/c4/Intel_core_i5-2500_top_IMGP9336_wp.jpg/330px-Intel_core_i5-2500_top_IMGP9336_wp.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/c/c4/Intel_core_i5-2500_top_IMGP9336_wp.jpg/440px-Intel_core_i5-2500_top_IMGP9336_wp.jpg 2x" data-file-width="1734" data-file-height="1729" /></a><figcaption>Core i5 processor with integrated HD Graphics 2000</figcaption></figure>
<p><b>Intel Graphics Technology</b><sup id="cite_ref-Intel-GT_4-0" class="reference"><a href="#cite_note-Intel-GT-4">&#91;4&#93;</a></sup> (<b>GT</b>)<sup id="cite_ref-intel-gt-abbreviation_5-0" class="reference"><a href="#cite_note-intel-gt-abbreviation-5">&#91;a&#93;</a></sup> is the collective name for a series of <a href="/wiki/Integrated_GPU" class="mw-redirect" title="Integrated GPU">integrated graphics processors</a> (IGPs) produced by <a href="/wiki/Intel" title="Intel">Intel</a> that are manufactured on the same <a href="/wiki/Semiconductor_package" title="Semiconductor package">package</a> or <a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">die</a> as the <a href="/wiki/Central_processing_unit" title="Central processing unit">central processing unit</a> (CPU). It was first introduced in 2010 as <b>Intel HD Graphics</b> and renamed in 2017 as <b>Intel UHD Graphics</b>.
</p><p><b>Intel Iris Graphics</b> and <b>Intel Iris Pro Graphics</b> are the IGP series introduced in 2013 with some models of <a href="/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a> processors as the high-performance versions of HD Graphics. Iris Pro Graphics was the first in the series to incorporate <a href="/wiki/EDRAM" title="EDRAM">embedded DRAM</a>.<sup id="cite_ref-anand-iris_6-0" class="reference"><a href="#cite_note-anand-iris-6">&#91;5&#93;</a></sup> Since 2016 Intel refers to the technology as <b>Intel Iris Plus Graphics</b> with the release of <a href="/wiki/Kaby_Lake_(microarchitecture)" class="mw-redirect" title="Kaby Lake (microarchitecture)">Kaby Lake</a>.
</p><p>In the fourth quarter of 2013, Intel integrated graphics represented, in units, 65% of all PC graphics processor shipments.<sup id="cite_ref-JPR-Q4-2013_7-0" class="reference"><a href="#cite_note-JPR-Q4-2013-7">&#91;6&#93;</a></sup> However, this percentage does not represent actual adoption as a number of these shipped units end up in systems with discrete <a href="/wiki/Graphics_card" title="Graphics card">graphics cards</a>.
</p>
<meta property="mw:PageProp/toc" />
<h2><span class="mw-headline" id="History">History</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=1" title="Edit section: History"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Before the introduction of Intel HD Graphics, Intel integrated graphics were built into the motherboard's <a href="/wiki/Northbridge_(computing)" title="Northbridge (computing)">northbridge</a>, as part of the Intel's <a href="/wiki/Intel_Hub_Architecture" title="Intel Hub Architecture">Hub Architecture</a>. They were known as <a href="/wiki/Intel_Extreme_Graphics" class="mw-redirect" title="Intel Extreme Graphics">Intel Extreme Graphics</a> and <a href="/wiki/Intel_GMA" title="Intel GMA">Intel GMA</a>. As part of the <a href="/wiki/Platform_Controller_Hub" title="Platform Controller Hub">Platform Controller Hub</a> (PCH) design, the northbridge was eliminated and graphics processing was moved to the same die as the <a href="/wiki/Central_processing_unit" title="Central processing unit">central processing unit</a> (CPU).
</p><p>The previous Intel integrated graphics solution, Intel GMA, had a reputation of lacking performance and features, and therefore was not considered to be a good choice for more demanding graphics applications, such as 3D gaming. The performance increases brought by Intel's HD Graphics made the products competitive with integrated graphics adapters made by its rivals, <a href="/wiki/Nvidia" title="Nvidia">Nvidia</a> and <a href="/wiki/AMD" title="AMD">ATI/AMD</a>.<sup id="cite_ref-8" class="reference"><a href="#cite_note-8">&#91;7&#93;</a></sup> Intel HD Graphics, featuring minimal power consumption that is important in <a href="/wiki/Laptop" title="Laptop">laptops</a>, was capable enough that PC manufacturers often stopped offering <a href="/wiki/Video_card" class="mw-redirect" title="Video card">discrete graphics</a> options in both low-end and high-end laptop lines, where reduced dimensions and low power consumption are important.
</p>
<h2><span class="mw-headline" id="Generations">Generations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=2" title="Edit section: Generations"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<style data-mw-deduplicate="TemplateStyles:r1033289096">.mw-parser-output .hatnote{font-style:italic}.mw-parser-output div.hatnote{padding-left:1.6em;margin-bottom:0.5em}.mw-parser-output .hatnote i{font-style:normal}.mw-parser-output .hatnote+link+.hatnote{margin-top:-0.5em}</style><div role="note" class="hatnote navigation-not-searchable">See also: <a href="/wiki/List_of_Intel_graphics_processing_units" title="List of Intel graphics processing units">List of Intel graphics processing units</a></div>
<p>Intel HD and Iris Graphics are divided into generations, and within each generation are divided into 'tiers' of increasing performance, denominated by the 'GTx' label. Each generation corresponds to the implementation of a Gen<sup id="cite_ref-9" class="reference"><a href="#cite_note-9">&#91;8&#93;</a></sup> graphics <a href="/wiki/Microarchitecture" title="Microarchitecture">microarchitecture</a> with a corresponding GEN <a href="/wiki/Instruction_set_architecture" title="Instruction set architecture">instruction set architecture</a><sup id="cite_ref-10" class="reference"><a href="#cite_note-10">&#91;9&#93;</a></sup><sup id="cite_ref-11" class="reference"><a href="#cite_note-11">&#91;10&#93;</a></sup><sup id="cite_ref-12" class="reference"><a href="#cite_note-12">&#91;11&#93;</a></sup> since <a href="/wiki/List_of_Intel_graphics_processing_units#Gen4" title="List of Intel graphics processing units">Gen4</a>.<sup id="cite_ref-13" class="reference"><a href="#cite_note-13">&#91;12&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Gen5_architecture">Gen5 architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=3" title="Edit section: Gen5 architecture"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p><span class="anchor" id="Gen5"></span>
</p>
<h4><span class="mw-headline" id="Westmere">Westmere</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=4" title="Edit section: Westmere"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>In January 2010, <a href="/wiki/Clarkdale_(microprocessor)" title="Clarkdale (microprocessor)">Clarkdale</a> and <a href="/wiki/Arrandale_(microprocessor)" class="mw-redirect" title="Arrandale (microprocessor)">Arrandale</a> processors with <b>Ironlake</b> graphics were released, and branded as <a href="/wiki/Celeron" title="Celeron">Celeron</a>, <a href="/wiki/Pentium" title="Pentium">Pentium</a>, or <a href="/wiki/Intel_Core" title="Intel Core">Core</a> with HD Graphics. There was only one specification:<sup id="cite_ref-14" class="reference"><a href="#cite_note-14">&#91;13&#93;</a></sup> 12 execution units, up to 43.2&#160;<a href="/wiki/FLOPS" title="FLOPS">GFLOPS</a> at 900&#160;MHz. It can decode a H264 1080p video at up to 40 fps.
</p><p>Its direct predecessor, the <a href="/wiki/GMA_X4500" class="mw-redirect" title="GMA X4500">GMA X4500</a>, featured 10 EUs at 800&#160;MHz, but it lacked some capabilities.<sup id="cite_ref-15" class="reference"><a href="#cite_note-15">&#91;14&#93;</a></sup>
</p>
<table class="wikitable">

<tbody><tr>
<th>Model number</th>
<th>Execution units</th>
<th>Shading units</th>
<th>Base clock (MHz)</th>
<th>Boost clock (MHz)</th>
<th><a href="/wiki/FLOPS" title="FLOPS">GFLOPS</a> (<a href="/wiki/FP32" class="mw-redirect" title="FP32">FP32</a>)
</th></tr>
<tr>
<td>HD Graphics</td>
<td>12</td>
<td>24</td>
<td>500</td>
<td>900</td>
<td>24.0–43.2
</td></tr></tbody></table>
<h3><span class="mw-headline" id="Gen6_architecture">Gen6 architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=5" title="Edit section: Gen6 architecture"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p><span class="anchor" id="Gen6"></span>
</p>
<h4><span class="mw-headline" id="Sandy_Bridge">Sandy Bridge</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=6" title="Edit section: Sandy Bridge"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>In January 2011, the <a href="/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a> processors were released, introducing the "second generation" HD Graphics:
</p>
<table class="wikitable">

<tbody><tr>
<th rowspan="2">Model number
</th>
<th rowspan="2">Tier
</th>
<th rowspan="2">Execution units
</th>
<th rowspan="2">Boost clock <br /> (<a href="/wiki/MHz" class="mw-redirect" title="MHz">MHz</a>)
</th>
<th colspan="3">Max <a href="/wiki/FLOPS" title="FLOPS">GFLOPS</a>
</th></tr>
<tr>
<th><a href="/wiki/FP16" class="mw-redirect" title="FP16">FP16</a>
</th>
<th><a href="/wiki/FP32" class="mw-redirect" title="FP32">FP32</a>
</th>
<th><a href="/wiki/FP64" class="mw-redirect" title="FP64">FP64</a>
</th></tr>
<tr>
<td>HD Graphics
</td>
<td rowspan="2">GT1
</td>
<td rowspan="2">6
</td>
<td>1000
</td>
<td>192
</td>
<td>96
</td>
<td>24
</td></tr>
<tr>
<td>HD Graphics 2000
</td>
<td>1350
</td>
<td>259
</td>
<td>129.6
</td>
<td>32
</td></tr>
<tr>
<td>HD Graphics 3000
</td>
<td>GT2
</td>
<td>12
</td>
<td>1350
</td>
<td>518
</td>
<td>259.2
</td>
<td>65
</td></tr></tbody></table>
<p>Sandy Bridge Celeron and Pentium have Intel HD, while Core i3 and above have either HD 2000 or HD 3000. HD Graphics 2000 and 3000 include <a href="/wiki/Intel_Quick_Sync" class="mw-redirect" title="Intel Quick Sync">hardware video encoding</a> and <a href="/wiki/Intel_Clear_Video_HD" class="mw-redirect" title="Intel Clear Video HD">HD postprocessing effects</a>.
</p>
<h3><span class="mw-headline" id="Gen7_architecture">Gen7 architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=7" title="Edit section: Gen7 architecture"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p><span class="anchor" id="Gen7"></span>
</p>
<h4><span class="mw-headline" id="Ivy_Bridge">Ivy Bridge</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=8" title="Edit section: Ivy Bridge"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>On 24 April 2012, <a href="/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Ivy Bridge</a> was released, introducing the "third generation" of Intel's HD graphics:<sup id="cite_ref-16" class="reference"><a href="#cite_note-16">&#91;15&#93;</a></sup>
</p>
<table class="wikitable">

<tbody><tr>
<th>Model number</th>
<th>Tier</th>
<th>Execution units
</th>
<th>Shading units</th>
<th>Boost clock (MHz)</th>
<th>Max <a href="/wiki/FLOPS" title="FLOPS">GFLOPS</a> (<a href="/wiki/FP32" class="mw-redirect" title="FP32">FP32</a>)
</th></tr>
<tr>
<td>HD Graphics [Mobile]</td>
<td rowspan="2">GT1</td>
<td rowspan="2">6
</td>
<td rowspan="2">48</td>
<td>1050</td>
<td>100.8
</td></tr>
<tr>
<td>HD Graphics 2500</td>
<td>1150</td>
<td>110.4
</td></tr>
<tr>
<td>HD Graphics 4000</td>
<td>GT2</td>
<td>16
</td>
<td>128</td>
<td>1300</td>
<td>332.8
</td></tr>
<tr>
<td>HD Graphics P4000</td>
<td>GT2</td>
<td>16
</td>
<td>128</td>
<td>1300</td>
<td>332.8
</td></tr></tbody></table>
<p>Ivy Bridge Celeron and Pentium have Intel HD, while Core i3 and above have either HD 2500 or HD 4000. HD Graphics 2500 and 4000 include <a href="/wiki/Intel_Quick_Sync" class="mw-redirect" title="Intel Quick Sync">hardware video encoding</a> and <a href="/wiki/Intel_Clear_Video_HD" class="mw-redirect" title="Intel Clear Video HD">HD postprocessing effects</a>.
</p><p>For some low-power mobile CPUs there is limited video decoding support, while none of the desktop CPUs have this limitation. HD P4000 is featured on the Ivy Bridge E3 Xeon processors with the 12X5 v2 descriptor, and supports unbuffered ECC RAM.
</p>
<h3><span class="mw-headline" id="Gen7.5_architecture">Gen7.5 architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=9" title="Edit section: Gen7.5 architecture"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p><span class="anchor" id="Gen7.5"></span>
</p>
<h4><span class="mw-headline" id="Haswell"><span class="anchor" id="IRIS-PRO"></span><span class="anchor" id="CRYSTALWELL"></span>Haswell</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=10" title="Edit section: Haswell"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<figure class="mw-default-size mw-halign-right" typeof="mw:File/Thumb"><a href="/wiki/File:Intel_Haswell_4771_CPU.jpg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/1/19/Intel_Haswell_4771_CPU.jpg/220px-Intel_Haswell_4771_CPU.jpg" decoding="async" width="220" height="165" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/1/19/Intel_Haswell_4771_CPU.jpg/330px-Intel_Haswell_4771_CPU.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/1/19/Intel_Haswell_4771_CPU.jpg/440px-Intel_Haswell_4771_CPU.jpg 2x" data-file-width="1280" data-file-height="960" /></a><figcaption>Intel Haswell i7-4771 CPU, which contains integrated HD Graphics 4600 (GT2)</figcaption></figure>
<p>In June 2013, <a href="/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a> CPUs were announced, with four tiers of integrated GPUs:
</p>
<table class="wikitable">

<tbody><tr>
<th rowspan="2">Model number
</th>
<th rowspan="2">Tier
</th>
<th rowspan="2">Execution <br /> units
</th>
<th rowspan="2">Shading <br /> units
</th>
<th rowspan="2">eDRAM<br />(MB)
</th>
<th rowspan="2">Boost clock<br />(MHz)
</th>
<th colspan="3">Max <a href="/wiki/FLOPS" title="FLOPS">GFLOPS</a>
</th></tr>
<tr>
<th><a href="/wiki/FP16" class="mw-redirect" title="FP16">FP16</a>
</th>
<th><a href="/wiki/FP32" class="mw-redirect" title="FP32">FP32</a>
</th>
<th><a href="/wiki/FP64" class="mw-redirect" title="FP64">FP64</a>
</th></tr>
<tr>
<th colspan="9">Consumer
</th></tr>
<tr>
<td>HD Graphics
</td>
<td>GT1
</td>
<td>10
</td>
<td>80
</td>
<td rowspan="6">N/A
</td>
<td>1150
</td>
<td>384
</td>
<td>192
</td>
<td>48
</td></tr>
<tr>
<td>HD Graphics 4200
</td>
<td rowspan="3">GT2
</td>
<td rowspan="3">20
</td>
<td rowspan="3">160
</td>
<td>850
</td>
<td>544
</td>
<td>272
</td>
<td>68
</td></tr>
<tr>
<td>HD Graphics 4400
</td>
<td>950–1150
</td>
<td>608-736
</td>
<td>304–368
</td>
<td>76-92
</td></tr>
<tr>
<td>HD Graphics 4600
</td>
<td>900–1350
</td>
<td>576-864
</td>
<td>288–432
</td>
<td>72-108
</td></tr>
<tr>
<td>HD Graphics 5000
</td>
<td rowspan="2">GT3
</td>
<td rowspan="3">40
</td>
<td rowspan="3">320
</td>
<td>1000–1100
</td>
<td>1280-1408
</td>
<td>640–704
</td>
<td>160-176
</td></tr>
<tr>
<td>Iris Graphics 5100
</td>
<td>1100–1200
</td>
<td>1408-1536
</td>
<td>704–768
</td>
<td>176-192
</td></tr>
<tr>
<td>Iris Pro Graphics 5200
</td>
<td>GT3e
</td>
<td>128
</td>
<td>1300
</td>
<td>1280-1728
</td>
<td>640-864
</td>
<td>160-216
</td></tr>
<tr>
<th colspan="9">Professional
</th></tr>
<tr>
<td>HD Graphics P4600
</td>
<td rowspan="2">GT2
</td>
<td rowspan="2">20
</td>
<td rowspan="2">160
</td>
<td rowspan="2">N/A
</td>
<td>1200–1250
</td>
<td>768-800
</td>
<td>384–400
</td>
<td>96-100
</td></tr>
<tr>
<td>HD Graphics P4700
</td>
<td>1250–1300
</td>
<td>800-832
</td>
<td>400–416
</td>
<td>100-104
</td></tr></tbody></table>
<p>The 128&#160;MB of eDRAM in the Iris Pro GT3e is in the same package as the CPU, but on a separate <a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">die</a> manufactured in a different process. Intel refers to this as a Level&#160;4 cache, available to both CPU and GPU, naming it <i>Crystalwell</i>. The Linux <code>drm/i915</code> driver is aware and capable of using this eDRAM since kernel version 3.12.<sup id="cite_ref-17" class="reference"><a href="#cite_note-17">&#91;16&#93;</a></sup><sup id="cite_ref-18" class="reference"><a href="#cite_note-18">&#91;17&#93;</a></sup><sup id="cite_ref-19" class="reference"><a href="#cite_note-19">&#91;18&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Gen8_architecture">Gen8 architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=11" title="Edit section: Gen8 architecture"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p><span class="anchor" id="Gen8"></span>
</p>
<h4><span class="mw-headline" id="Broadwell">Broadwell</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=12" title="Edit section: Broadwell"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>In November 2013, it was announced that <a href="/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a>-K desktop processors (aimed at enthusiasts) would also carry Iris Pro Graphics.<sup id="cite_ref-20" class="reference"><a href="#cite_note-20">&#91;19&#93;</a></sup>
</p><p>The following models of integrated GPU are announced for Broadwell processors:<sup id="cite_ref-21" class="reference"><a href="#cite_note-21">&#91;20&#93;</a></sup><sup class="noprint Inline-Template noprint noexcerpt Template-Fact" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:NOTRS" class="mw-redirect" title="Wikipedia:NOTRS"><span title="This claim needs references to better sources. (May 2015)">better&#160;source&#160;needed</span></a></i>&#93;</sup>
</p>
<table class="wikitable">

<tbody><tr>
<th>Model number
</th>
<th>Tier
</th>
<th>Execution <br /> units
</th>
<th>Shading <br /> units
</th>
<th>eDRAM <br /> (MB)
</th>
<th>Boost clock <br /> (MHz)
</th>
<th>Max <br /> <a href="/wiki/FLOPS" title="FLOPS">GFLOPS</a> (<a href="/wiki/FP32" class="mw-redirect" title="FP32">FP32</a>)
</th></tr>
<tr>
<th colspan="7">Consumer
</th></tr>
<tr>
<td>HD Graphics
</td>
<td>GT1
</td>
<td>12
</td>
<td>96
</td>
<td rowspan="6" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">—
</td>
<td>850
</td>
<td>163.2
</td></tr>
<tr>
<td>HD Graphics 5300
</td>
<td rowspan="3">GT2
</td>
<td rowspan="3">24
</td>
<td rowspan="3">192
</td>
<td>900
</td>
<td>345.6
</td></tr>
<tr>
<td>HD Graphics 5500
</td>
<td>950
</td>
<td>364.8
</td></tr>
<tr>
<td>HD Graphics 5600
</td>
<td>1050
</td>
<td>403.2
</td></tr>
<tr>
<td>HD Graphics 6000
</td>
<td rowspan="2">GT3
</td>
<td rowspan="3">48
</td>
<td rowspan="3">384
</td>
<td>1000
</td>
<td>768
</td></tr>
<tr>
<td>Iris Graphics 6100
</td>
<td>1100
</td>
<td>844.8
</td></tr>
<tr>
<td>Iris Pro Graphics 6200
</td>
<td>GT3e
</td>
<td>128
</td>
<td>1150
</td>
<td>883.2
</td></tr>
<tr>
<th colspan="7">Professional
</th></tr>
<tr>
<td>HD Graphics P5700
</td>
<td>GT2
</td>
<td>24
</td>
<td>192
</td>
<td>–
</td>
<td>1000
</td>
<td>384
</td></tr>
<tr>
<td>Iris Pro Graphics P6300
</td>
<td>GT3e
</td>
<td>48
</td>
<td>384
</td>
<td>128
</td>
<td>1150
</td>
<td>883.2
</td></tr></tbody></table>
<h4><span class="mw-headline" id="Braswell">Braswell</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=13" title="Edit section: Braswell"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<table class="wikitable">

<tbody><tr>
<th>Model number</th>
<th>CPU<br />model
</th>
<th>Tier</th>
<th>Execution<br />units
</th>
<th>Clock speed<br />(MHz)
</th></tr>
<tr>
<td rowspan="4">HD Graphics 400</td>
<td>E8000</td>
<td rowspan="6">GT1</td>
<td rowspan="4">12</td>
<td>320
</td></tr>
<tr>
<td>N30xx</td>
<td>320–600
</td></tr>
<tr>
<td>N31xx</td>
<td>320–640
</td></tr>
<tr>
<td>J3xxx</td>
<td>320–700
</td></tr>
<tr>
<td rowspan="2">HD Graphics 405</td>
<td>N37xx</td>
<td>16</td>
<td>400–700
</td></tr>
<tr>
<td>J37xx</td>
<td>18</td>
<td>400–740
</td></tr></tbody></table>
<h3><span class="mw-headline" id="Gen9_architecture">Gen9 architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=14" title="Edit section: Gen9 architecture"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p><span class="anchor" id="Gen9"></span>
</p>
<h4><span class="mw-headline" id="Skylake">Skylake</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=15" title="Edit section: Skylake"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The <a href="/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake</a> line of processors, launched in August 2015, retires <a href="/wiki/VGA_connector" title="VGA connector">VGA</a> support, while supporting <a href="/wiki/Multi-monitor" title="Multi-monitor">multi-monitor</a> setups of up to three monitors connected via HDMI&#160;1.4, DisplayPort&#160;1.2 or Embedded DisplayPort (eDP) 1.3 interfaces.<sup id="cite_ref-anandtech-9483_22-0" class="reference"><a href="#cite_note-anandtech-9483-22">&#91;21&#93;</a></sup><sup id="cite_ref-23" class="reference"><a href="#cite_note-23">&#91;22&#93;</a></sup>
</p><p>The following models of integrated GPU are available or announced for the Skylake processors:<sup id="cite_ref-24" class="reference"><a href="#cite_note-24">&#91;23&#93;</a></sup><sup id="cite_ref-25" class="reference"><a href="#cite_note-25">&#91;24&#93;</a></sup><sup class="noprint Inline-Template noprint noexcerpt Template-Fact" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:NOTRS" class="mw-redirect" title="Wikipedia:NOTRS"><span title="This claim needs references to better sources. (August 2015)">better&#160;source&#160;needed</span></a></i>&#93;</sup>
</p>
<table class="wikitable">

<tbody><tr>
<th>Model number
</th>
<th>Tier
</th>
<th>Execution <br /> units
</th>
<th>Shading <br /> units
</th>
<th>eDRAM <br /> (MB)
</th>
<th>Boost clock <br /> (MHz)
</th>
<th>Max <br /> <a href="/wiki/FLOPS" title="FLOPS">GFLOPS</a> (<a href="/wiki/FP32" class="mw-redirect" title="FP32">FP32</a>)
</th></tr>
<tr>
<th colspan="7">Consumer
</th></tr>
<tr>
<td>HD Graphics 510
</td>
<td>GT1
</td>
<td>12
</td>
<td>96
</td>
<td rowspan="4" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">—
</td>
<td>1050
</td>
<td>201.6
</td></tr>
<tr>
<td>HD Graphics 515
</td>
<td rowspan="3">GT2
</td>
<td rowspan="3">24
</td>
<td rowspan="3">192
</td>
<td>1000
</td>
<td>384
</td></tr>
<tr>
<td>HD Graphics 520
</td>
<td>1050
</td>
<td>403.2
</td></tr>
<tr>
<td>HD Graphics 530
</td>
<td>1150<sup id="cite_ref-anandtech-9483_22-1" class="reference"><a href="#cite_note-anandtech-9483-22">&#91;21&#93;</a></sup>
</td>
<td>441.6
</td></tr>
<tr>
<td>Iris Graphics 540
</td>
<td rowspan="2">GT3e
</td>
<td rowspan="2">48
</td>
<td rowspan="2">384
</td>
<td rowspan="2">64
</td>
<td>1050
</td>
<td>806.4
</td></tr>
<tr>
<td>Iris Graphics 550
</td>
<td>1100
</td>
<td>844.8
</td></tr>
<tr>
<td>Iris Pro Graphics 580
</td>
<td>GT4e
</td>
<td>72
</td>
<td>576
</td>
<td>128
</td>
<td>1000
</td>
<td>1152
</td></tr>
<tr>
<th colspan="7">Professional
</th></tr>
<tr>
<td>HD Graphics P530
</td>
<td>GT2
</td>
<td>24
</td>
<td>192
</td>
<td>–
</td>
<td>1150
</td>
<td>441.6
</td></tr>
<tr>
<td>Iris Pro Graphics P555
</td>
<td>GT3e
</td>
<td>48
</td>
<td>384
</td>
<td rowspan="2">128
</td>
<td>1000<sup id="cite_ref-26" class="reference"><a href="#cite_note-26">&#91;25&#93;</a></sup>
</td>
<td>768
</td></tr>
<tr>
<td>Iris Pro Graphics P580
</td>
<td>GT4e
</td>
<td>72
</td>
<td>576
</td>
<td>1000
</td>
<td>1152
</td></tr></tbody></table>
<h4><span class="mw-headline" id="Apollo_Lake">Apollo Lake</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=16" title="Edit section: Apollo Lake"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The Apollo Lake line of processors was launched in August 2016.
</p>
<table class="wikitable">

<tbody><tr>
<th>Model number</th>
<th>CPU<br />model
</th>
<th>Tier</th>
<th>Execution<br />units
</th>
<th>Shading<br />units
</th>
<th>Clock speed<br />(MHz)
</th></tr>
<tr>
<td rowspan="6">HD Graphics 500</td>
<td>E3930</td>
<td rowspan="9">GT1</td>
<td rowspan="6">12
</td>
<td rowspan="6">96</td>
<td>400 – 550
</td></tr>
<tr>
<td>E3940</td>
<td>400–600
</td></tr>
<tr>
<td>N3350</td>
<td>200–650
</td></tr>
<tr>
<td>N3450</td>
<td>200–700
</td></tr>
<tr>
<td>J3355</td>
<td>250–700
</td></tr>
<tr>
<td>J3455</td>
<td>250–750
</td></tr>
<tr>
<td rowspan="3">HD Graphics 505</td>
<td>E3950</td>
<td rowspan="3">18
</td>
<td rowspan="3">144</td>
<td>500–650
</td></tr>
<tr>
<td>N4200</td>
<td>200–750
</td></tr>
<tr>
<td>J4205</td>
<td>250–800
</td></tr></tbody></table>
<h3><span class="mw-headline" id="Gen9.5_architecture">Gen9.5 architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=17" title="Edit section: Gen9.5 architecture"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p><span class="anchor" id="Gen9.5"></span>
</p>
<h4><span class="mw-headline" id="Kaby_Lake">Kaby Lake</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=18" title="Edit section: Kaby Lake"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The Kaby Lake line of processors was introduced in August 2016. New features: speed increases, support for 4K UHD "premium" (<a href="/wiki/Digital_rights_management" title="Digital rights management">DRM</a> encoded) streaming services, media engine with full hardware acceleration of 8- and 10-bit <a href="/wiki/High_Efficiency_Video_Coding" title="High Efficiency Video Coding">HEVC</a> and <a href="/wiki/VP9" title="VP9">VP9</a> decode.<sup id="cite_ref-27" class="reference"><a href="#cite_note-27">&#91;26&#93;</a></sup><sup id="cite_ref-28" class="reference"><a href="#cite_note-28">&#91;27&#93;</a></sup>
</p>
<table class="wikitable">

<tbody><tr>
<th>Model number
</th>
<th>Tier
</th>
<th>Execution <br /> units
</th>
<th>Shading <br /> units
</th>
<th>eDRAM<br />(MB)
</th>
<th>Base clock <br /> (MHz)
</th>
<th>Boost clock <br /> (MHz)
</th>
<th>Max <br /> <a href="/wiki/FLOPS" title="FLOPS">GFLOPS</a> (<a href="/wiki/FP32" class="mw-redirect" title="FP32">FP32</a>)
</th>
<th>Used in
</th></tr>
<tr>
<th colspan="10">Consumer
</th></tr>
<tr>
<td>HD Graphics 610
</td>
<td>GT1
</td>
<td>12
</td>
<td>96
</td>
<td rowspan="4" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">—
</td>
<td>300−350
</td>
<td>900−1100
</td>
<td>172.8–211.2
</td>
<td>Desktop Celeron, Desktop Pentium G4560, i3-7101
</td></tr>
<tr>
<td>HD Graphics 615
</td>
<td rowspan="3">GT2
</td>
<td rowspan="3">24
</td>
<td rowspan="3">192
</td>
<td rowspan="2">300
</td>
<td>900 – 1050
</td>
<td>345.6 – 403.2
</td>
<td>m3-7Y30/32, i5-7Y54/57, i7-7Y75, Pentium 4415Y
</td></tr>
<tr>
<td>HD Graphics 620
</td>
<td>1000–1050
</td>
<td>384–403.2
</td>
<td>i3-7100U, i5-7200U, i5-7300U, i7-7500U, i7-7600U
</td></tr>
<tr>
<td>HD Graphics 630
</td>
<td>350
</td>
<td>1000–1150
</td>
<td>384−441.6
</td>
<td>Desktop Pentium G46**, i3, i5 and i7, and Laptop H-series i3, i5 and i7
</td></tr>
<tr>
<td>Iris Plus Graphics 640
</td>
<td rowspan="2">GT3e
</td>
<td rowspan="2">48
</td>
<td rowspan="2">384
</td>
<td rowspan="2">64
</td>
<td rowspan="2">300
</td>
<td>950–1050
</td>
<td>729.6−806.4
</td>
<td>i5-7260U, i5-7360U, i7-7560U, i7-7660U
</td></tr>
<tr>
<td>Iris Plus Graphics 650
</td>
<td>1050–1150
</td>
<td>806.4−883.2
</td>
<td>i3-7167U, i5-7267U, i5-7287U, i7-7567U
</td></tr>
<tr>
<th colspan="10">Professional
</th></tr>
<tr>
<td>HD Graphics P630
</td>
<td>GT2
</td>
<td>24
</td>
<td>192
</td>
<td>–
</td>
<td>350
</td>
<td>1000–1150
</td>
<td>384−441.6
</td>
<td>Xeon E3-**** v6
</td></tr></tbody></table>
<h4><span id="Kaby_Lake_Refresh_.2F_Amber_Lake_.2F_Coffee_Lake_.2F_Coffee_Lake_Refresh_.2F_Whiskey_Lake_.2F_Comet_Lake"></span><span class="mw-headline" id="Kaby_Lake_Refresh_/_Amber_Lake_/_Coffee_Lake_/_Coffee_Lake_Refresh_/_Whiskey_Lake_/_Comet_Lake">Kaby Lake Refresh / Amber Lake / Coffee Lake / Coffee Lake Refresh / Whiskey Lake / Comet Lake</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=19" title="Edit section: Kaby Lake Refresh / Amber Lake / Coffee Lake / Coffee Lake Refresh / Whiskey Lake / Comet Lake"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The Kaby Lake Refresh line of processors was introduced in October 2017. New features: HDCP 2.2 support<sup id="cite_ref-29" class="reference"><a href="#cite_note-29">&#91;28&#93;</a></sup>
</p>
<table class="wikitable">

<tbody><tr>
<th>Model number
</th>
<th>Tier
</th>
<th>Execution<br />units
</th>
<th>Shading<br />units
</th>
<th>eDRAM<br />(MB)
</th>
<th>Base clock<br />(MHz)
</th>
<th>Boost clock<br />(MHz)
</th>
<th>Max<br /><a href="/wiki/FLOPS" title="FLOPS">GFLOPS</a> (<a href="/wiki/FP32" class="mw-redirect" title="FP32">FP32</a>)
</th>
<th>Used in
</th></tr>
<tr>
<th colspan="9">Consumer
</th></tr>
<tr>
<td>UHD Graphics 610
</td>
<td>GT1
</td>
<td>12
</td>
<td>96
</td>
<td rowspan="6">–
</td>
<td>350
</td>
<td>1050
</td>
<td>201.6
</td>
<td>Pentium Gold G54**, Celeron G49**
<p>i5-10200H
</p>
</td></tr>
<tr>
<td>UHD Graphics 615
</td>
<td rowspan="5">GT2
</td>
<td rowspan="3">24
</td>
<td rowspan="3">192
</td>
<td rowspan="3">300
</td>
<td>900–1050
</td>
<td>345.6–403.2
</td>
<td>i7-8500Y, i5-8200Y, m3-8100Y
</td></tr>
<tr>
<td>UHD Graphics 617
</td>
<td>1050
</td>
<td>403.2
</td>
<td>i7-8510Y, i5-8310Y, i5-8210Y
</td></tr>
<tr>
<td>UHD Graphics 620
</td>
<td>1000–1150
</td>
<td>422.4–441.6
</td>
<td>i3-8130U, i5-8250U, i5-8350U, i7-8550U, i7-8650U, i3-8145U, i5-8265U, i5-8365U, i7-8565U, i7-8665U
<p>i3-10110U, i5-10210U, i5-10310U, i7-10510U i7-10610U i7-10810U
</p>
</td></tr>
<tr>
<td rowspan="2">UHD Graphics 630
</td>
<td>23<sup id="cite_ref-30" class="reference"><a href="#cite_note-30">&#91;29&#93;</a></sup>
</td>
<td>184
</td>
<td rowspan="2">350
</td>
<td>1100–1150
</td>
<td>404.8–423.2
</td>
<td>i3-8350K, i3-8100 with stepping B0
</td></tr>
<tr>
<td>24
</td>
<td>192
</td>
<td>1050–1250
</td>
<td>403.2–480
</td>
<td>i9, i7, i5, i3, Pentium Gold G56**, G55**
<p>i5-10300H, i5-10400H, i5-10500H, i7-10750H, i7-10850H, i7-10870H, i7-10875H, i9-10885H, i9-10980HK
</p>
</td></tr>
<tr>
<td>Iris Plus Graphics 645
</td>
<td rowspan="2">GT3e
</td>
<td rowspan="2">48
</td>
<td rowspan="2">384
</td>
<td rowspan="2">128
</td>
<td rowspan="2">300
</td>
<td>1050–1150
</td>
<td>806.4-883.2
</td>
<td>i7-8557U, i5-8257U
</td></tr>
<tr>
<td>Iris Plus Graphics 655
</td>
<td>1050–1200
</td>
<td>806.4–921.6
</td>
<td>i7-8559U, i5-8269U, i5-8259U, i3-8109U
</td></tr>
<tr>
<th colspan="9">Professional
</th></tr>
<tr>
<td>UHD Graphics P630
</td>
<td>GT2
</td>
<td>24
</td>
<td>192
</td>
<td>–
</td>
<td>350
</td>
<td>1100–1200
</td>
<td>422.4–460.8
</td>
<td>Xeon E 21**G, 21**M, 22**G, 22**M, Xeon W-108**M
</td></tr></tbody></table>
<h4><span id="Gemini_Lake.2FGemini_Lake_Refresh"></span><span class="mw-headline" id="Gemini_Lake/Gemini_Lake_Refresh">Gemini Lake/Gemini Lake Refresh</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=20" title="Edit section: Gemini Lake/Gemini Lake Refresh"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>New features: HDMI 2.0 support, <a href="/wiki/VP9" title="VP9">VP9</a> 10-bit Profile2 hardware decoder<sup id="cite_ref-31" class="reference"><a href="#cite_note-31">&#91;30&#93;</a></sup>
</p>
<table class="wikitable">

<tbody><tr>
<th>Model number</th>
<th>Tier</th>
<th>Execution<br />units
</th>
<th>Shading<br />units
</th>
<th>CPU<br />model
</th>
<th>Clock speed<br />(MHz)
</th>
<th><a href="/wiki/FLOPS" title="FLOPS">GFLOPS</a> (<a href="/wiki/FP32" class="mw-redirect" title="FP32">FP32</a>)
</th></tr>
<tr>
<td rowspan="5"><span class="anchor" id="UHD_Graphics_600"></span> UHD Graphics 600</td>
<td rowspan="5">GT1</td>
<td rowspan="5">12
</td>
<td rowspan="7">96
</td>
<td>N4000
</td>
<td>200–650
</td>
<td>38.4–124.8
</td></tr>
<tr>
<td>N4100</td>
<td>200–700
</td>
<td>38.4–134.4
</td></tr>
<tr>
<td>J4005</td>
<td>250–700
</td>
<td>48.0–134.4
</td></tr>
<tr>
<td>J4105</td>
<td>250–750
</td>
<td>48.0–144.0
</td></tr>
<tr>
<td>J4125
</td>
<td>250–750
</td>
<td>48.0–144.0
</td></tr>
<tr>
<td rowspan="2">UHD Graphics 605</td>
<td rowspan="2">GT1.5</td>
<td rowspan="2">18
</td>
<td>N5000
</td>
<td>200–750
</td>
<td>57.6–216
</td></tr>
<tr>
<td>J5005</td>
<td>250–800
</td>
<td>72.0–230.4
</td></tr></tbody></table>
<h3><span class="mw-headline" id="Gen11_architecture">Gen11 architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=21" title="Edit section: Gen11 architecture"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p><span class="anchor" id="Gen11"></span>
</p>
<h4><span class="mw-headline" id="Ice_Lake">Ice Lake</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=22" title="Edit section: Ice Lake"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>New features: 10&#160;nm Gen 11 GPU microarchitecture, two HEVC 10-bit encode pipelines, three 4K display pipelines (or 2× 5K60, 1× 4K120), variable rate shading (VRS),<sup id="cite_ref-32" class="reference"><a href="#cite_note-32">&#91;31&#93;</a></sup><sup id="cite_ref-33" class="reference"><a href="#cite_note-33">&#91;32&#93;</a></sup><sup id="cite_ref-34" class="reference"><a href="#cite_note-34">&#91;33&#93;</a></sup> and integer scaling.<sup id="cite_ref-35" class="reference"><a href="#cite_note-35">&#91;34&#93;</a></sup>
</p><p>While the microarchitecture continues to support double-precision floating-point as previous versions did, the mobile configurations of it do not include the feature and therefore on these it is supported only through emulation.<sup id="cite_ref-36" class="reference"><a href="#cite_note-36">&#91;35&#93;</a></sup>
</p>
<table class="wikitable">

<tbody><tr>
<th rowspan="2">Name
</th>
<th rowspan="2">Tier
</th>
<th rowspan="2">Execution<br />units
</th>
<th rowspan="2">Shading<br />units
</th>
<th rowspan="2">Base clock<br />(MHz)
</th>
<th rowspan="2">Boost clock<br />(MHz)
</th>
<th colspan="3"><a href="/wiki/FLOPS" title="FLOPS">GFLOPS</a>
</th>
<th rowspan="2">Used in
</th></tr>
<tr>
<th><a href="/wiki/FP16" class="mw-redirect" title="FP16">FP16</a>
</th>
<th><a href="/wiki/FP32" class="mw-redirect" title="FP32">FP32</a>
</th>
<th><a href="/wiki/FP64" class="mw-redirect" title="FP64">FP64</a>
</th></tr>
<tr>
<th colspan="10">Consumer
</th></tr>
<tr>
<td>UHD Graphics
</td>
<td>G1
</td>
<td>32
</td>
<td>256
</td>
<td>300
</td>
<td>900–1050
</td>
<td>921.6–1075.2
<p><sup id="cite_ref-Gen11-arch_37-0" class="reference"><a href="#cite_note-Gen11-arch-37">&#91;36&#93;</a></sup>
</p>
</td>
<td>460.8–537.6
</td>
<td>115.2
</td>
<td>Core i3-10**G1, i5-10**G1
</td></tr>
<tr>
<td rowspan="2">Iris Plus Graphics
</td>
<td>G4
</td>
<td>48
</td>
<td>384
</td>
<td>300
</td>
<td>900–1050
</td>
<td>1382.4–1612.8<sup id="cite_ref-Gen11-arch_37-1" class="reference"><a href="#cite_note-Gen11-arch-37">&#91;36&#93;</a></sup>
</td>
<td>691.2–806.4
</td>
<td>96-202
</td>
<td>Core i3-10**G4, i5-10**G4
</td></tr>
<tr>
<td>G7
</td>
<td>64
</td>
<td>512
</td>
<td>300
</td>
<td>1050–1100
</td>
<td>2150.4–2252.8<sup id="cite_ref-Gen11-arch_37-2" class="reference"><a href="#cite_note-Gen11-arch-37">&#91;36&#93;</a></sup>
</td>
<td>1075.2–1126.4
</td>
<td>128-282
</td>
<td>Core i5-10**G7, i7-10**G7
</td></tr></tbody></table>
<h3><span id="Xe-LP_architecture_.28Gen12.29"></span><span class="mw-headline" id="Xe-LP_architecture_(Gen12)">Xe-LP architecture (Gen12)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=23" title="Edit section: Xe-LP architecture (Gen12)"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/Intel_Xe" title="Intel Xe">Intel Xe</a></div>
<p><span class="anchor" id="Gen12"></span>
</p>
<table class="wikitable" style="text-align:center;">

<tbody><tr>
<th rowspan="2">Model
</th>
<th rowspan="2">Process
</th>
<th rowspan="2">Execution <br />units
</th>
<th rowspan="2">Shading <br />units
</th>
<th rowspan="2">Max boost clock <br />(MHz)
</th>
<th colspan="4">Processing power (<a href="/wiki/FLOPS" title="FLOPS">GFLOPS</a>)
</th>
<th rowspan="2">Notes
</th></tr>
<tr>
<th><a href="/wiki/FP16" class="mw-redirect" title="FP16">FP16</a>
</th>
<th><a href="/wiki/FP32" class="mw-redirect" title="FP32">FP32</a>
</th>
<th><a href="/wiki/FP64" class="mw-redirect" title="FP64">FP64</a>
</th>
<th>INT8
</th></tr>
<tr>
<th style="text-align:left;">Intel UHD Graphics 730
</th>
<td rowspan="3">Intel <a href="/wiki/14_nm_process" title="14 nm process">14++&#160;nm</a>
</td>
<td>24
</td>
<td>192
</td>
<td>1200–1300
</td>
<td>922–998
</td>
<td>461–499
</td>
<td rowspan="14" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">—
</td>
<td>1843–1997
</td>
<td rowspan="2">Used in Rocket Lake-S
</td></tr>
<tr>
<th style="text-align:left;">Intel UHD Graphics 750
</th>
<td>32
</td>
<td>256
</td>
<td>1200–1300
</td>
<td>1228–1332
</td>
<td>614–666
</td>
<td>2457–2662
</td></tr>
<tr>
<th style="text-align:left;">Intel UHD Graphics P750
</th>
<td>32
</td>
<td>256
</td>
<td>1300
</td>
<td>1332
</td>
<td>666
</td>
<td>2662
</td>
<td>Used in Xeon W-1300 series
</td></tr>
<tr>
<th style="text-align:left;">Intel UHD Graphics 710
</th>
<td rowspan="3"><a href="/wiki/7_nm_process" title="7 nm process">Intel 7</a><br /><small>(previously 10ESF)</small>
</td>
<td>16
</td>
<td>128
</td>
<td>1300–1350
</td>
<td>666–692
</td>
<td>333–346
</td>
<td>1331–1382
</td>
<td rowspan="3">Used in Alder Lake-S/HX &amp;<br /> Raptor Lake-S/HX/S-R/HX-R
</td></tr>
<tr>
<th style="text-align:left;">Intel UHD Graphics 730
</th>
<td>24
</td>
<td>192
</td>
<td>1400–1450
</td>
<td>1076–1114
</td>
<td>538–557
</td>
<td>2150–2227
</td></tr>
<tr>
<th style="text-align:left;">Intel UHD Graphics 770
</th>
<td>32
</td>
<td>256
</td>
<td>1450–1550
</td>
<td>1484–1588
</td>
<td>742–794
</td>
<td>2970–3174
</td></tr>
<tr>
<th style="text-align:left;">Intel UHD Graphics for 11th Gen Intel Processors
</th>
<td rowspan="4">Intel <a href="/wiki/10_nm_process" title="10 nm process">10SF</a>
</td>
<td>32
</td>
<td>256
</td>
<td>1400–1450
</td>
<td>1434–1484
</td>
<td>717–742
</td>
<td>2867–2970
</td>
<td>Used in Tiger Lake-H
</td></tr>
<tr>
<th style="text-align:left;">Intel UHD Graphics for 11th Gen Intel Processors G4
</th>
<td>48
</td>
<td>384
</td>
<td>1100–1250
</td>
<td>1690–1920
</td>
<td>845–960
</td>
<td>3379–3840
</td>
<td rowspan="3">Used in Tiger Lake-U
</td></tr>
<tr>
<th style="text-align:left;">Iris Xe Graphics G7
</th>
<td>80
</td>
<td>640
</td>
<td>1100–1300
</td>
<td>2816–3328
</td>
<td>1408–1664
</td>
<td>5632–6656
</td></tr>
<tr>
<th style="text-align:left;">Iris Xe Graphics G7
</th>
<td>96
</td>
<td>768
</td>
<td>1050–1450
</td>
<td>3379–4454
</td>
<td>1690–2227
</td>
<td>6758–8909
</td></tr>
<tr>
<th style="text-align:left;">Intel UHD Graphics for 12th Gen Intel Processors <br /> Intel UHD Graphics for 13th Gen Intel Processors
</th>
<td rowspan="4"><a href="/wiki/7_nm_process" title="7 nm process">Intel 7</a><br /><small>(previously 10ESF)</small>
</td>
<td>48
</td>
<td>384
</td>
<td>700–1200
</td>
<td>1075–1843
</td>
<td>538–922
</td>
<td>2151–3686
</td>
<td rowspan="4">Used in Alder Lake-H/P/U &amp;<br /> Raptor Lake-H/P/U
</td></tr>
<tr>
<th style="text-align:left;">Intel UHD Graphics for 12th Gen Intel Processors <br /> Intel UHD Graphics for 13th Gen Intel Processors <br /> Intel Graphics<sup id="cite_ref-38" class="reference"><a href="#cite_note-38">&#91;37&#93;</a></sup>
</th>
<td>64
</td>
<td>512
</td>
<td>850–1400
</td>
<td>1741–2867
</td>
<td>870–1434
</td>
<td>3482–5734
</td></tr>
<tr>
<th style="text-align:left;">Iris Xe Graphics <br /> Intel Graphics<sup id="cite_ref-39" class="reference"><a href="#cite_note-39">&#91;38&#93;</a></sup>
</th>
<td>80
</td>
<td>640
</td>
<td>900–1400
</td>
<td>2304–3584
</td>
<td>1152–1792
</td>
<td>4608–7168
</td></tr>
<tr>
<th style="text-align:left;">Iris Xe Graphics <br /> Intel Graphics<sup id="cite_ref-40" class="reference"><a href="#cite_note-40">&#91;39&#93;</a></sup>
</th>
<td>96
</td>
<td>768
</td>
<td>900–1450
</td>
<td>2765–4454
</td>
<td>1382–2227
</td>
<td>5530–8909
</td></tr></tbody></table>
<p>These are based on the <a href="/wiki/Intel_Xe#Xe-LP_(Low_Power)" title="Intel Xe">Intel Xe-LP</a> microarchitecture, the low power variant of the Intel Xe <a href="/wiki/Graphics_processing_unit" title="Graphics processing unit">GPU</a> <a href="/wiki/Computer_architecture" title="Computer architecture">architecture</a><sup id="cite_ref-:3_41-0" class="reference"><a href="#cite_note-:3-41">&#91;40&#93;</a></sup> also known as Gen 12.<sup id="cite_ref-42" class="reference"><a href="#cite_note-42">&#91;41&#93;</a></sup><sup id="cite_ref-hh1_43-0" class="reference"><a href="#cite_note-hh1-43">&#91;42&#93;</a></sup> New features include Sampler Feedback,<sup id="cite_ref-Xe_Optimization_44-0" class="reference"><a href="#cite_note-Xe_Optimization-44">&#91;43&#93;</a></sup> Dual Queue Support,<sup id="cite_ref-Xe_Optimization_44-1" class="reference"><a href="#cite_note-Xe_Optimization-44">&#91;43&#93;</a></sup> DirectX12 View Instancing Tier2,<sup id="cite_ref-Xe_Optimization_44-2" class="reference"><a href="#cite_note-Xe_Optimization-44">&#91;43&#93;</a></sup> and <a href="/wiki/AV1" title="AV1">AV1</a> 8-bit and 10-bit fixed-function hardware decoding.<sup id="cite_ref-45" class="reference"><a href="#cite_note-45">&#91;44&#93;</a></sup> Support for FP64 was removed.<sup id="cite_ref-46" class="reference"><a href="#cite_note-46">&#91;45&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Arc_Alchemist_Tile_GPU">Arc Alchemist Tile GPU</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=24" title="Edit section: Arc Alchemist Tile GPU"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Intel <a href="/wiki/Meteor_Lake" title="Meteor Lake">Meteor Lake</a> and <a href="/w/index.php?title=Arrow_Lake_(microprocessor)&amp;action=edit&amp;redlink=1" class="new" title="Arrow Lake (microprocessor) (page does not exist)">Arrow Lake</a><sup id="cite_ref-intel.com_47-0" class="reference"><a href="#cite_note-intel.com-47">&#91;46&#93;</a></sup> will use <a href="/wiki/Intel_Arc" title="Intel Arc">Intel Arc Alchemist</a> Tile GPU microarchitecture.<sup id="cite_ref-anandtech.com_48-0" class="reference"><a href="#cite_note-anandtech.com-48">&#91;47&#93;</a></sup><sup id="cite_ref-49" class="reference"><a href="#cite_note-49">&#91;48&#93;</a></sup>
</p><p>New features: DirectX 12 Ultimate Feature Level 12_2 support, 8K 10-bit <a href="/wiki/AV1" title="AV1">AV1</a> hardware encoder, <a href="/wiki/HDMI#Version_2.1" title="HDMI">HDMI 2.1</a> 48Gbps native support<sup id="cite_ref-50" class="reference"><a href="#cite_note-50">&#91;49&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Arc_Battlemage_Tile_GPU">Arc Battlemage Tile GPU</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=25" title="Edit section: Arc Battlemage Tile GPU"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Intel <a href="/w/index.php?title=Lunar_Lake&amp;action=edit&amp;redlink=1" class="new" title="Lunar Lake (page does not exist)">Lunar Lake</a><sup id="cite_ref-intel.com_47-1" class="reference"><a href="#cite_note-intel.com-47">&#91;46&#93;</a></sup> will use Intel Arc Battlemage Tile GPU microarchitecture.<sup id="cite_ref-51" class="reference"><a href="#cite_note-51">&#91;50&#93;</a></sup>
</p>
<h2><span class="mw-headline" id="Features">Features</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=26" title="Edit section: Features"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Intel_Insider"><span class="anchor" id="INTEL-INSIDER"></span>Intel Insider</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=27" title="Edit section: Intel Insider"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Beginning with <a href="/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a>, the graphics processors include a form of digital <a href="/wiki/Copy_protection" title="Copy protection">copy protection</a> and <a href="/wiki/Digital_rights_management" title="Digital rights management">digital rights management</a> (DRM) called <i>Intel Insider</i>, which allows decryption of protected media within the processor.<sup id="cite_ref-52" class="reference"><a href="#cite_note-52">&#91;51&#93;</a></sup><sup id="cite_ref-53" class="reference"><a href="#cite_note-53">&#91;52&#93;</a></sup> Previously there was a similar technology called <a href="/wiki/Protected_Audio_Video_Path" class="mw-redirect" title="Protected Audio Video Path">Protected Audio Video Path</a> (PAVP).
</p>
<h3><span class="mw-headline" id="HDCP">HDCP</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=28" title="Edit section: HDCP"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Intel Graphics Technology supports the <a href="/wiki/HDCP" class="mw-redirect" title="HDCP">HDCP</a> technology, but the actual HDCP support depends on the computer's motherboard.<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (September 2021)">citation needed</span></a></i>&#93;</sup>
</p>
<h3><span class="mw-headline" id="Intel_Quick_Sync_Video">Intel Quick Sync Video</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=29" title="Edit section: Intel Quick Sync Video"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/Intel_Quick_Sync_Video" title="Intel Quick Sync Video">Intel Quick Sync Video</a></div>
<p><a href="/wiki/Intel_Quick_Sync_Video" title="Intel Quick Sync Video">Intel Quick Sync Video</a> is Intel's hardware <a href="/wiki/Video_encoding" class="mw-redirect" title="Video encoding">video encoding</a> and <a href="/wiki/Video_decoding" class="mw-redirect" title="Video decoding">decoding</a> technology, which is integrated into some of the Intel <a href="/wiki/CPU" class="mw-redirect" title="CPU">CPUs</a>. The name "Quick Sync" refers to the use case of quickly <a href="/wiki/Transcoding" title="Transcoding">transcoding</a> ("syncing") a video from, for example, a <a href="/wiki/DVD" title="DVD">DVD</a> or <a href="/wiki/Blu-ray_Disc" class="mw-redirect" title="Blu-ray Disc">Blu-ray Disc</a> to a format appropriate to, for example, a <a href="/wiki/Smartphone" title="Smartphone">smartphone</a>. Quick Sync was introduced with the Gen 6 in Sandy Bridge microprocessors on 9 January 2011.
</p>
<h3><span class="mw-headline" id="Graphics_Virtualization_Technology">Graphics Virtualization Technology</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=30" title="Edit section: Graphics Virtualization Technology"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p><span class="anchor" id="GVT"></span><span class="anchor" id="GVT-d"></span><span class="anchor" id="GVT-g"></span><span class="anchor" id="GVT-s"></span><span class="anchor" id="Intel_GVT-d"></span><span class="anchor" id="Intel_GVT-g"></span><span class="anchor" id="Intel_GVT-s"></span>Graphics Virtualization Technology (GVT) was announced 1 January 2014 and introduced at the same time as Intel Iris Pro. Intel integrated GPUs support the following sharing methods:<sup id="cite_ref-54" class="reference"><a href="#cite_note-54">&#91;53&#93;</a></sup><sup id="cite_ref-55" class="reference"><a href="#cite_note-55">&#91;54&#93;</a></sup>
</p>
<ul><li>Direct passthrough (GVT-d): the GPU is available for a single virtual machine without sharing with other machines</li>
<li><a href="/wiki/Paravirtualization" title="Paravirtualization">Paravirtualized</a> API forwarding (GVT-s): the GPU is shared by multiple virtual machines using a virtual graphics driver; few supported graphics APIs (<a href="/wiki/OpenGL" title="OpenGL">OpenGL</a>, <a href="/wiki/DirectX" title="DirectX">DirectX</a>), no support for <a href="/wiki/General-purpose_computing_on_graphics_processing_units" title="General-purpose computing on graphics processing units">GPGPU</a></li>
<li>Full GPU virtualization (GVT-g): the GPU is shared by multiple virtual machines (and by the host machine) on a time-sharing basis using a native graphics driver; similar to AMD's MxGPU and Nvidia's vGPU, which are available only on professional line cards (<a href="/wiki/Radeon_Pro" title="Radeon Pro">Radeon Pro</a> and <a href="/wiki/Nvidia_Quadro" class="mw-redirect" title="Nvidia Quadro">Nvidia Quadro</a>)</li>
<li>Full GPU virtualization in hardware (SR-IOV): The gpu can be partitioned and used/shared by multiple virtual machines and the host with support built-in hardware, unlike GVT-g that does this in software(driver).<sup id="cite_ref-56" class="reference"><a href="#cite_note-56">&#91;55&#93;</a></sup></li></ul>
<p>Gen9 (i.e. Graphics powering 6th through 9th generation Intel processors) is the last generation of the software-based vGPU solution GVT-G (Intel® Graphics Virtualization Technology –g).
SR-IOV (Single Root IO Virtualization) is supported only on platforms with 11th Generation Intel® Core™ "G" Processors (products formerly known as Tiger Lake) or newer. This leaves Rocket Lake (11th Gen Intel Processors) without support for GVT-g and/or SR-IOV. This means Rocket Lake has no full virtualization support.<sup id="cite_ref-57" class="reference"><a href="#cite_note-57">&#91;56&#93;</a></sup> Started from 12th Generation Intel® Core™ Processors, both desktop and laptop Intel CPUs have GVT-g and SR-IOV support.
</p>
<h3><span class="mw-headline" id="Multiple_monitors">Multiple monitors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=31" title="Edit section: Multiple monitors"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">See also: <a href="/wiki/Multi-monitor" title="Multi-monitor">Multi-monitor</a> and <a href="/wiki/Digital_Visual_Interface#Clock_and_data_relationship" title="Digital Visual Interface">Digital Visual Interface §&#160;Clock and data relationship</a></div>
<h4><span class="mw-headline" id="Ivy_Bridge_2">Ivy Bridge</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=32" title="Edit section: Ivy Bridge"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p>HD&#160;2500 and HD&#160;4000 GPUs in <a href="/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Ivy Bridge</a> CPUs are advertised as supporting three active monitors, but this only works if two of the monitors are configured identically, which covers many<sup id="cite_ref-Larabel_58-0" class="reference"><a href="#cite_note-Larabel-58">&#91;57&#93;</a></sup> but not all three-monitor configurations. The reason for this is that the chipsets only include two <a href="/wiki/Phase-locked_loop" title="Phase-locked loop">phase-locked loops</a> (PLLs) for generating the <a href="/w/index.php?title=Pixel_clock&amp;action=edit&amp;redlink=1" class="new" title="Pixel clock (page does not exist)">pixel clocks</a> timing the data being transferred to the displays.<sup id="cite_ref-vrzone_59-0" class="reference"><a href="#cite_note-vrzone-59">&#91;58&#93;</a></sup>
</p><p>Therefore, three simultaneously active monitors can only be achieved when at least two of them share the same pixel clock, such as:
</p>
<ul><li>Using two or three <a href="/wiki/DisplayPort" title="DisplayPort">DisplayPort</a> connections, as they require only a single pixel clock for all connections.<sup id="cite_ref-display-tech_60-0" class="reference"><a href="#cite_note-display-tech-60">&#91;59&#93;</a></sup> Passive adapters from DisplayPort to some other connector do not count as a DisplayPort connection, as they rely on the chipset being able to emit a non-DisplayPort signal through the DisplayPort connector. Active adapters that contain additional logic to convert the DisplayPort signal to some other format count as a DisplayPort connection.</li>
<li>Using two non-DisplayPort connections of the same connection type (for example, two HDMI connections) and the same clock frequency (like when connected to two identical monitors at the same resolution), so that a single unique pixel clock can be shared between both connections.<sup id="cite_ref-Larabel_58-1" class="reference"><a href="#cite_note-Larabel-58">&#91;57&#93;</a></sup></li></ul>
<p>Another possible three-monitor solution uses the <a href="/wiki/Embedded_DisplayPort" class="mw-redirect" title="Embedded DisplayPort">Embedded DisplayPort</a> on a mobile CPU (which does not use a chipset PLL at all) along with any two chipset outputs.<sup id="cite_ref-display-tech_60-1" class="reference"><a href="#cite_note-display-tech-60">&#91;59&#93;</a></sup>
</p>
<h4><span class="mw-headline" id="Haswell_2">Haswell</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=33" title="Edit section: Haswell"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<p><a href="/wiki/ASRock" title="ASRock">ASRock</a> Z87- and H87-based motherboards support three displays simultaneously.<sup id="cite_ref-61" class="reference"><a href="#cite_note-61">&#91;60&#93;</a></sup> <a href="/wiki/Asus" title="Asus">Asus</a> H87-based motherboards are also advertised to support three independent monitors at once.<sup id="cite_ref-62" class="reference"><a href="#cite_note-62">&#91;61&#93;</a></sup>
</p>
<h2><span id="Capabilities_.28GPU_hardware.29"></span><span class="mw-headline" id="Capabilities_(GPU_hardware)">Capabilities (GPU hardware)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=34" title="Edit section: Capabilities (GPU hardware)"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<table class="wikitable">

<tbody><tr>
<th rowspan="2"><a href="/wiki/Microarchitecture" title="Microarchitecture">Micro-<br />architecture</a> – Socket</th>
<th colspan="4">Brand</th>
<th colspan="2">Graphics</th>
<th colspan="2"><a href="/wiki/Vulkan_(API)" class="mw-redirect" title="Vulkan (API)">Vulkan</a></th>
<th colspan="2"><a href="/wiki/OpenGL" title="OpenGL">OpenGL</a></th>
<th colspan="2"><a href="/wiki/Direct3D" title="Direct3D">Direct3D</a></th>
<th rowspan="2"><a href="/wiki/High-Level_Shading_Language" class="mw-redirect" title="High-Level Shading Language">HLSL</a> shader model</th>
<th colspan="2"><a href="/wiki/OpenCL" title="OpenCL">OpenCL</a>
</th></tr>
<tr>
<th>Core</th>
<th>Xeon</th>
<th>Pentium</th>
<th>Celeron</th>
<th>Gen</th>
<th>Graphics brand</th>
<th>Linux</th>
<th>Windows</th>
<th>Linux</th>
<th>Windows</th>
<th>Linux</th>
<th>Windows</th>
<th>Linux</th>
<th>Windows
</th></tr>
<tr>
<td><a href="/wiki/Westmere_(microarchitecture)" title="Westmere (microarchitecture)">Westmere</a> – 1156</td>
<td>i3/5/7-xxx</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">—</td>
<td>(G/P)6000 and U5000</td>
<td>P4000 and U3000</td>
<td>5.5th<sup id="cite_ref-63" class="reference"><a href="#cite_note-63">&#91;62&#93;</a></sup></td>
<td>HD</td>
<td rowspan="2" colspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">—</td>
<td colspan="2">2.1</td>
<td rowspan="5" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">—</td>
<td rowspan="2">10.1<sup id="cite_ref-supportedapi_1-4" class="reference"><a href="#cite_note-supportedapi-1">&#91;1&#93;</a></sup></td>
<td rowspan="2">4.1</td>
<td colspan="2" rowspan="2" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">—
</td></tr>
<tr>
<td><a href="/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a> – 1155</td>
<td>i3/5/7-2000</td>
<td>E3-1200</td>
<td>(B)900, (G)800 and (G)600</td>
<td>(B)800, (B)700, G500 and G400</td>
<td>6th<sup id="cite_ref-64" class="reference"><a href="#cite_note-64">&#91;63&#93;</a></sup></td>
<td>HD 3000 and 2000</td>
<td>3.3<sup id="cite_ref-65" class="reference"><a href="#cite_note-65">&#91;64&#93;</a></sup></td>
<td>3.1<sup id="cite_ref-supportedapi_1-5" class="reference"><a href="#cite_note-supportedapi-1">&#91;1&#93;</a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Ivy Bridge</a> - 1155</td>
<td>i3/5/7-3000</td>
<td>E3-1200 v2</td>
<td>(G)2000 and A1018</td>
<td>G1600, 1000 and 900</td>
<td rowspan="2">7th<sup id="cite_ref-66" class="reference"><a href="#cite_note-66">&#91;65&#93;</a></sup><sup id="cite_ref-bay_trail_gpu_gen_reference_67-0" class="reference"><a href="#cite_note-bay_trail_gpu_gen_reference-67">&#91;66&#93;</a></sup></td>
<td>HD 4000 and 2500</td>
<td rowspan="6">1.0</td>
<td rowspan="6" data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">—
</td>
<td rowspan="2">4.2<sup id="cite_ref-68" class="reference"><a href="#cite_note-68">&#91;67&#93;</a></sup></td>
<td rowspan="2">4.0<sup id="cite_ref-supportedapi_1-6" class="reference"><a href="#cite_note-supportedapi-1">&#91;1&#93;</a></sup><sup id="cite_ref-69" class="reference"><a href="#cite_note-69">&#91;68&#93;</a></sup></td>
<td rowspan="2">11.0</td>
<td rowspan="6">5.0</td>
<td rowspan="3">1.2 (Beignet)</td>
<td rowspan="3">1.2<sup id="cite_ref-70" class="reference"><a href="#cite_note-70">&#91;69&#93;</a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Silvermont" title="Silvermont">Bay Trail</a> – SoCs</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">—</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">—</td>
<td>J2000, N3500 and A1020</td>
<td>J1000 and N2000</td>
<td>HD Graphics (Bay Trail)<sup id="cite_ref-bay_trail_gpu_model_71-0" class="reference"><a href="#cite_note-bay_trail_gpu_model-71">&#91;70&#93;</a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a> – 1150</td>
<td>i3/5/7-4000</td>
<td>E3-1200 v3</td>
<td>(G)3000</td>
<td>G1800 and 2000</td>
<td>7.5th<sup id="cite_ref-72" class="reference"><a href="#cite_note-72">&#91;71&#93;</a></sup></td>
<td>HD 5000, 4600, 4400 and 4200; Iris Pro 5200, Iris 5000 and 5100</td>
<td>4.6<sup id="cite_ref-73" class="reference"><a href="#cite_note-73">&#91;72&#93;</a></sup></td>
<td>4.3<sup id="cite_ref-74" class="reference"><a href="#cite_note-74">&#91;73&#93;</a></sup></td>
<td rowspan="4">12 (<a href="/wiki/Direct3D_Feature_Levels" class="mw-redirect" title="Direct3D Feature Levels">fl&#160;11_1</a>)<sup id="cite_ref-75" class="reference"><a href="#cite_note-75">&#91;74&#93;</a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a> - 1150</td>
<td>i3/5/7-5000</td>
<td>E3-1200 v4</td>
<td>3800</td>
<td>3700 and 3200</td>
<td rowspan="3">8th<sup id="cite_ref-broadwell_gpu_76-0" class="reference"><a href="#cite_note-broadwell_gpu-76">&#91;75&#93;</a></sup></td>
<td>Iris Pro 6200<sup id="cite_ref-broadwell_gpu_model_6200_77-0" class="reference"><a href="#cite_note-broadwell_gpu_model_6200-77">&#91;76&#93;</a></sup> and P6300, Iris 6100<sup id="cite_ref-broadwell_gpu_model_6100_78-0" class="reference"><a href="#cite_note-broadwell_gpu_model_6100-78">&#91;77&#93;</a></sup> and HD 6000,<sup id="cite_ref-broadwell_gpu_model_6000_79-0" class="reference"><a href="#cite_note-broadwell_gpu_model_6000-79">&#91;78&#93;</a></sup> P5700, 5600,<sup id="cite_ref-broadwell_gpu_model_5600_80-0" class="reference"><a href="#cite_note-broadwell_gpu_model_5600-80">&#91;79&#93;</a></sup> 5500,<sup id="cite_ref-broadwell_gpu_model_5500_81-0" class="reference"><a href="#cite_note-broadwell_gpu_model_5500-81">&#91;80&#93;</a></sup> 5300<sup id="cite_ref-broadwell_gpu_model_5300_82-0" class="reference"><a href="#cite_note-broadwell_gpu_model_5300-82">&#91;81&#93;</a></sup> and HD Graphics (Broadwell)<sup id="cite_ref-broadwell_gpu_model_83-0" class="reference"><a href="#cite_note-broadwell_gpu_model-83">&#91;82&#93;</a></sup>
</td>
<td rowspan="12">4.6<sup id="cite_ref-84" class="reference"><a href="#cite_note-84">&#91;83&#93;</a></sup>
</td>
<td rowspan="3">4.4<sup id="cite_ref-supportedapi_1-7" class="reference"><a href="#cite_note-supportedapi-1">&#91;1&#93;</a></sup></td>
<td rowspan="12">11<sup id="cite_ref-auto3_85-0" class="reference"><a href="#cite_note-auto3-85">&#91;84&#93;</a></sup></td>
<td>1.2 (Beignet) / 2.1 (Neo)<sup id="cite_ref-auto2_86-0" class="reference"><a href="#cite_note-auto2-86">&#91;85&#93;</a></sup></td>
<td rowspan="6">2.0
</td></tr>
<tr>
<td rowspan="2"><a href="/wiki/Airmont_microarchitecture" class="mw-redirect" title="Airmont microarchitecture">Braswell</a> – SoCs</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">—</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">—</td>
<td>N3700</td>
<td>N3000, N3050, N3150</td>
<td>HD Graphics (Braswell),<sup id="cite_ref-braswell_gpu_model_87-0" class="reference"><a href="#cite_note-braswell_gpu_model-87">&#91;86&#93;</a></sup> based on Broadwell graphics</td>
<td rowspan="2">1.2 (Beignet)
</td></tr>
<tr>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">—</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">—</td>
<td>(J/N)3710</td>
<td>(J/N)3010, 3060, 3160</td>
<td>(rebranded)<br /> HD Graphics 400, 405
</td></tr>
<tr>
<td><a href="/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake</a> - 1151</td>
<td>i3/5/7-6000</td>
<td>E3-1200 v5 <br /> E3-1500 v5</td>
<td>(G)4000</td>
<td>3900 and 3800</td>
<td rowspan="2">9th</td>
<td>HD 510, 515, 520, 530 and 535; Iris 540 and 550; Iris Pro 580</td>
<td rowspan="9">1.3 Mesa 22.1<sup id="cite_ref-88" class="reference"><a href="#cite_note-88">&#91;87&#93;</a></sup></td>
<td rowspan="9">1.3<sup id="cite_ref-auto_89-0" class="reference"><a href="#cite_note-auto-89">&#91;88&#93;</a></sup></td>
<td rowspan="8">4.6<sup id="cite_ref-90" class="reference"><a href="#cite_note-90">&#91;89&#93;</a></sup></td>
<td rowspan="9">12 (<a href="/wiki/Direct3D_Feature_Levels" class="mw-redirect" title="Direct3D Feature Levels">fl&#160;12_1</a>)</td>
<td rowspan="9">6.0</td>
<td rowspan="3">2.0 (Beignet)<sup id="cite_ref-auto1_91-0" class="reference"><a href="#cite_note-auto1-91">&#91;90&#93;</a></sup> / 3.0 (Neo)<sup id="cite_ref-auto2_86-1" class="reference"><a href="#cite_note-auto2-86">&#91;85&#93;</a></sup>
</td></tr>
<tr>
<td><a href="/wiki/Apollo_Lake" class="mw-redirect" title="Apollo Lake">Apollo Lake</a> - SoCs</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">—</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">—</td>
<td>(J/N)4xxx</td>
<td>(J/N)3xxx</td>
<td>HD Graphics 500, 505
</td></tr>
<tr style="white-space: nowrap;">
<td><a href="/wiki/Gemini_Lake" class="mw-redirect" title="Gemini Lake">Gemini Lake</a> – SoCs</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">—</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">—</td>
<td>Silver (J/N)5xxx</td>
<td>(J/N)4xxx</td>
<td rowspan="5">9.5th<sup id="cite_ref-92" class="reference"><a href="#cite_note-92">&#91;91&#93;</a></sup></td>
<td>UHD 600, 605
</td></tr>
<tr style="white-space: nowrap;">
<td><a href="/wiki/Kaby_Lake" title="Kaby Lake">Kaby Lake</a> - 1151</td>
<td>m3/i3/5/7-7000</td>
<td>E3-1200 v6 <br /> E3-1500 v6</td>
<td>(G)4000</td>
<td>(G)3900 and 3800</td>
<td>HD 610, 615, 620, 630, Iris Plus 640, Iris Plus 650</td>
<td rowspan="4">2.0 (Beignet)<sup id="cite_ref-auto1_91-1" class="reference"><a href="#cite_note-auto1-91">&#91;90&#93;</a></sup> / 3.0 (Neo)<sup id="cite_ref-auto2_86-2" class="reference"><a href="#cite_note-auto2-86">&#91;85&#93;</a></sup></td>
<td rowspan="4">2.1<sup id="cite_ref-auto_89-1" class="reference"><a href="#cite_note-auto-89">&#91;88&#93;</a></sup>
</td></tr>
<tr style="white-space: nowrap;">
<td><a href="/wiki/Kaby_Lake_Refresh" class="mw-redirect" title="Kaby Lake Refresh">Kaby Lake Refresh</a> – 1151</td>
<td>i5/7-8000U</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">—</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">—</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">—</td>
<td rowspan="2">UHD 620
</td></tr>
<tr style="white-space: nowrap;">
<td><a href="/wiki/Whiskey_Lake_(microarchitecture)" class="mw-redirect" title="Whiskey Lake (microarchitecture)">Whiskey Lake</a> - 1151</td>
<td>i3/5/7-8000U</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">—</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">—</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">—
</td></tr>
<tr style="white-space: nowrap;">
<td><a href="/wiki/Coffee_Lake" title="Coffee Lake">Coffee Lake</a> - 1151</td>
<td>i3/5/7/9-8000 <br /> i3/5/7/9-9000</td>
<td>E-2100 <br /> E-2200</td>
<td>Gold (G)5xxx</td>
<td>(G)49xx</td>
<td>UHD 630, Iris Plus 655
</td></tr>
<tr style="white-space: nowrap;">
<td><a href="/wiki/Ice_Lake_(microprocessor)" title="Ice Lake (microprocessor)">Ice Lake</a> – 1526</td>
<td>i3/5/7-10xx(N)Gx</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">—</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">—</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; text-align: center;" class="table-na">—</td>
<td>11th</td>
<td>UHD, Iris Plus</td>
<td colspan="2">3.0 (Neo)<sup id="cite_ref-auto2_86-3" class="reference"><a href="#cite_note-auto2-86">&#91;85&#93;</a></sup>
</td></tr>
<tr style="white-space: nowrap;">
<td><a href="/wiki/Tiger_Lake_(microarchitecture)" class="mw-redirect" title="Tiger Lake (microarchitecture)">Tiger Lake</a></td>
<td>i3/5/7-11xx(N)Gx</td>
<td>W-11xxxM</td>
<td>Gold (G)7xxx</td>
<td>(G)6xxx</td>
<td>12th</td>
<td>Iris Xe, UHD</td>
<td>4.6<sup id="cite_ref-93" class="reference"><a href="#cite_note-93">&#91;92&#93;</a></sup></td>
<td>3.0 (Neo)<sup id="cite_ref-auto2_86-4" class="reference"><a href="#cite_note-auto2-86">&#91;85&#93;</a></sup></td>
<td>3.0 (Neo)
</td></tr></tbody></table>
<p>OpenCL 2.1 and 2.2 possible with software update on OpenCL 2.0 hardware (Broadwell+) with future software updates.<sup id="cite_ref-94" class="reference"><a href="#cite_note-94">&#91;93&#93;</a></sup>
</p><p>Support in Mesa is provided by two Gallium3D-style drivers, with the Iris driver supporting Broadwell hardware and later,<sup id="cite_ref-95" class="reference"><a href="#cite_note-95">&#91;94&#93;</a></sup> while the Crocus driver supports Haswell and earlier.<sup id="cite_ref-96" class="reference"><a href="#cite_note-96">&#91;95&#93;</a></sup> The classic Mesa i965 driver was removed in Mesa 22.0, although it would continue to see further maintenance as part of the Amber branch.<sup id="cite_ref-97" class="reference"><a href="#cite_note-97">&#91;96&#93;</a></sup>
</p><p>New OpenCL driver is Mesa RustiCL and this driver written in new language Rust is OpenCL 3.0 conformant for Intel XE Graphics with Mesa 22.3. Intel Broadwell and higher will be also conformant to 3.0 with many 2.x features. For Intel Ivy Bridge and Haswell target is OpenCL 1.2. Actual development state is available in mesamatrix.
</p><p>NEO compute runtime driver supports openCL 3.0 with 1.2, 2.0 and 2.1 included for Broadwell and higher and Level Zero API 1.3 for Skylake and higher.<sup id="cite_ref-98" class="reference"><a href="#cite_note-98">&#91;97&#93;</a></sup>
</p><p>All <a href="#Graphics_Virtualization_Technology">GVT</a> virtualization methods are supported since the <a href="/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a> processor family with <a href="/wiki/Kernel-based_Virtual_Machine" title="Kernel-based Virtual Machine">KVM</a><sup id="cite_ref-99" class="reference"><a href="#cite_note-99">&#91;98&#93;</a></sup> and <a href="/wiki/Xen" title="Xen">Xen</a>.<sup id="cite_ref-100" class="reference"><a href="#cite_note-100">&#91;99&#93;</a></sup>
</p>
<h2><span id="Capabilities_.28GPU_video_acceleration.29"></span><span class="mw-headline" id="Capabilities_(GPU_video_acceleration)">Capabilities (GPU video acceleration)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=35" title="Edit section: Capabilities (GPU video acceleration)"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/Intel_Quick_Sync_Video" title="Intel Quick Sync Video">Intel Quick Sync Video</a></div>
<p>Intel developed a dedicated SIP core which implements multiple video decompression and compression algorithms branded <a href="/wiki/Intel_Quick_Sync_Video" title="Intel Quick Sync Video">Intel Quick Sync Video</a>. Some are implemented completely, some only partially.
</p>
<h3><span class="mw-headline" id="Hardware-accelerated_algorithms">Hardware-accelerated algorithms</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=36" title="Edit section: Hardware-accelerated algorithms"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<table class="wikitable" style="text-align: center;">
<caption>Hardware-accelerated video compression and decompression algorithms present in <a href="/wiki/Intel_Quick_Sync_Video" title="Intel Quick Sync Video">Intel Quick Sync Video</a>
</caption>
<tbody><tr>
<th rowspan="2">CPU's<br /><a href="/wiki/Microarchitecture" title="Microarchitecture">microarchitecture</a>
</th>
<th colspan="2" rowspan="2">Steps
</th>
<th colspan="8">video compression and decompression algorithms
</th></tr>
<tr>
<th><a href="/wiki/H.265#Tiers_and_levels" class="mw-redirect" title="H.265">H.265<br />(HEVC)</a></th>
<th><a href="/wiki/H.264_levels" class="mw-redirect" title="H.264 levels">H.264<br />(MPEG-4 AVC)</a></th>
<th><a href="/wiki/H.262/MPEG-2_Part_2#Video_profiles_and_levels" title="H.262/MPEG-2 Part 2">H.262<br />(MPEG-2)</a></th>
<th><a href="/wiki/VC-1#Bit_rates_and_resolutions" title="VC-1">VC-1</a>/WMV9</th>
<th><a href="/wiki/JPEG" title="JPEG">JPEG</a><br />/<br /><a href="/wiki/Motion_JPEG" title="Motion JPEG">MJPEG</a></th>
<th><a href="/wiki/VP8" title="VP8">VP8</a></th>
<th><a href="/wiki/VP9" title="VP9">VP9</a></th>
<th><a href="/wiki/AV1" title="AV1">AV1</a>
</th></tr>
<tr>
<td rowspan="2"><a href="/wiki/Westmere_(microarchitecture)" title="Westmere (microarchitecture)">Westmere</a><sup id="cite_ref-101" class="reference"><a href="#cite_note-101">&#91;100&#93;</a></sup></td>
<td colspan="2">Decode</td>
<td rowspan="2" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td data-sort-value="Yes" style="background: #DFD; vertical-align: middle; text-align: center;" class="table-yes2">✓</td>
<td data-sort-value="Yes" style="background: #DFD; vertical-align: middle; text-align: center;" class="table-yes2">✓</td>
<td data-sort-value="Yes" style="background: #DFD; vertical-align: middle; text-align: center;" class="table-yes2">✓</td>
<td rowspan="2" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td rowspan="2" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td rowspan="2" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td rowspan="2" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘
</td></tr>
<tr>
<td colspan="2">Encode</td>
<td data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘
</td></tr>
<tr>
<td rowspan="6"><a href="/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a></td>
<td rowspan="3">Decode</td>
<td>Profiles</td>
<td rowspan="6" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td>ConstrainedBaseline, Main, High, StereoHigh</td>
<td>Simple, Main</td>
<td>Simple, Main, Advanced</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘
</td></tr>
<tr>
<td>Levels</td>
<td></td>
<td rowspan="2"></td>
<td rowspan="2">
</td></tr>
<tr>
<td>Max. resolution</td>
<td>2048x2048
</td></tr>
<tr>
<td rowspan="3">Encode</td>
<td>Profiles</td>
<td>ConstrainedBaseline, Main, High</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘
</td></tr>
<tr>
<td>Levels</td>
<td>
</td></tr>
<tr>
<td>Max. resolution</td>
<td>
</td></tr>
<tr>
<td rowspan="6"><a href="/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Ivy Bridge</a></td>
<td rowspan="3">Decode</td>
<td>Profiles</td>
<td rowspan="6" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td>ConstrainedBaseline, Main, High, StereoHigh</td>
<td>Simple, Main</td>
<td>Simple, Main, Advanced</td>
<td>Baseline</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘
</td></tr>
<tr>
<td>Levels</td>
<td rowspan="2"></td>
<td rowspan="2"></td>
<td rowspan="2">
</td></tr>
<tr>
<td>Max. resolution
</td></tr>
<tr>
<td rowspan="3">Encode</td>
<td>Profiles</td>
<td>ConstrainedBaseline, Main, High</td>
<td>Simple, Main</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘
</td></tr>
<tr>
<td>Levels</td>
<td rowspan="2"></td>
<td rowspan="2">
</td></tr>
<tr>
<td>Max. resolution
</td></tr>
<tr>
<td rowspan="6"><a href="/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a></td>
<td rowspan="3">Decode</td>
<td>Profiles</td>
<td rowspan="3">Partial 8-bit<sup id="cite_ref-intel_driver_hevc_102-0" class="reference"><a href="#cite_note-intel_driver_hevc-102">&#91;101&#93;</a></sup></td>
<td>Main, High, SHP, MHP</td>
<td>Main</td>
<td>Simple, Main, Advanced</td>
<td>Baseline</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘
</td></tr>
<tr>
<td>Levels</td>
<td>4.1</td>
<td>Main, High</td>
<td>High, 3
</td></tr>
<tr>
<td>Max. resolution</td>
<td>1080/60p</td>
<td>1080/60p</td>
<td></td>
<td>16k×16k
</td></tr>
<tr>
<td rowspan="3">Encode</td>
<td>Profiles</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td>Main, High</td>
<td>Main</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td>Baseline</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘
</td></tr>
<tr>
<td>Levels</td>
<td>4.1</td>
<td>High</td>
<td>-
</td></tr>
<tr>
<td>Max. resolution</td>
<td>1080/60p</td>
<td>1080/60p</td>
<td>16k×16k
</td></tr>
<tr>
<td rowspan="6"><a href="/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a><sup id="cite_ref-103" class="reference"><a href="#cite_note-103">&#91;102&#93;</a></sup><sup id="cite_ref-104" class="reference"><a href="#cite_note-104">&#91;103&#93;</a></sup></td>
<td rowspan="3">Decode</td>
<td>Profiles</td>
<td rowspan="3">Partial 8-bit &amp; 10-bit<sup id="cite_ref-intel_driver_hevc_102-1" class="reference"><a href="#cite_note-intel_driver_hevc-102">&#91;101&#93;</a></sup>
</td>
<td rowspan="3"></td>
<td>Main</td>
<td>Simple, Main, Advanced</td>
<td rowspan="2"></td>
<td>0</td>
<td rowspan="3">Partial<sup id="cite_ref-intel_driver_hevc_102-2" class="reference"><a href="#cite_note-intel_driver_hevc-102">&#91;101&#93;</a></sup></td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘
</td></tr>
<tr>
<td>Levels</td>
<td>Main, High</td>
<td>High, 3</td>
<td>Unified
</td></tr>
<tr>
<td>Max. resolution</td>
<td>1080/60p</td>
<td colspan="2"></td>
<td>1080p
</td></tr>
<tr>
<td rowspan="3">Encode</td>
<td>Profiles</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td>Main</td>
<td>-</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td rowspan="3"></td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘
</td></tr>
<tr>
<td>Levels</td>
<td rowspan="2"></td>
<td>Main, High
</td></tr>
<tr>
<td>Max. resolution</td>
<td>1080/60p
</td></tr>
<tr>
<td rowspan="6"><a href="/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake</a><sup id="cite_ref-105" class="reference"><a href="#cite_note-105">&#91;104&#93;</a></sup></td>
<td rowspan="3">Decode</td>
<td>Profiles</td>
<td>Main</td>
<td>Main, High, SHP, MHP</td>
<td>Main</td>
<td>Simple, Main, Advanced</td>
<td>Baseline</td>
<td>0</td>
<td>0</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘
</td></tr>
<tr>
<td>Levels</td>
<td>5.2</td>
<td>5.2</td>
<td>Main, High</td>
<td>High, 3</td>
<td>Unified</td>
<td>Unified</td>
<td>Unified
</td></tr>
<tr>
<td>Max. resolution</td>
<td>2160/60p</td>
<td>2160/60p</td>
<td>1080/60p</td>
<td>3840×3840</td>
<td>16k×16k</td>
<td>1080p</td>
<td>4k/24p@15Mbit/s
</td></tr>
<tr>
<td rowspan="3">Encode</td>
<td>Profiles</td>
<td>Main</td>
<td>Main, High</td>
<td>Main</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td>Baseline</td>
<td>Unified</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘
</td></tr>
<tr>
<td>Levels</td>
<td>5.2</td>
<td>5.2</td>
<td>High</td>
<td>-</td>
<td>Unified
</td></tr>
<tr>
<td>Max. resolution</td>
<td>2160/60p</td>
<td>2160/60p</td>
<td>1080/60p</td>
<td>16k×16k</td>
<td>-
</td></tr>
<tr>
<td rowspan="6"><a href="/wiki/Kaby_Lake_(microarchitecture)" class="mw-redirect" title="Kaby Lake (microarchitecture)">Kaby Lake</a><sup id="cite_ref-106" class="reference"><a href="#cite_note-106">&#91;105&#93;</a></sup><br /><a href="/wiki/Coffee_Lake" title="Coffee Lake">Coffee Lake</a><sup id="cite_ref-:0_107-0" class="reference"><a href="#cite_note-:0-107">&#91;106&#93;</a></sup><br /><a href="/wiki/Coffee_Lake#List_of_9th_generation_Coffee_Lake_processors_(Coffee_Lake_Refresh)" title="Coffee Lake">Coffee Lake Refresh</a><sup id="cite_ref-:0_107-1" class="reference"><a href="#cite_note-:0-107">&#91;106&#93;</a></sup><br /><a href="/wiki/Whiskey_Lake_(microarchitecture)" class="mw-redirect" title="Whiskey Lake (microarchitecture)">Whiskey Lake</a><sup id="cite_ref-108" class="reference"><a href="#cite_note-108">&#91;107&#93;</a></sup><br /><a href="/wiki/Ice_Lake_(microprocessor)" title="Ice Lake (microprocessor)">Ice Lake</a><sup id="cite_ref-109" class="reference"><a href="#cite_note-109">&#91;108&#93;</a></sup><br /><a href="/wiki/Comet_Lake" title="Comet Lake">Comet Lake</a><sup id="cite_ref-110" class="reference"><a href="#cite_note-110">&#91;109&#93;</a></sup>
</td>
<td rowspan="3">Decode</td>
<td>Profiles</td>
<td>Main, Main 10</td>
<td>Main, High, MVC, Stereo</td>
<td>Main</td>
<td>Simple, Main, Advanced</td>
<td>Baseline</td>
<td>0</td>
<td>0, 1, 2</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘
</td></tr>
<tr>
<td>Levels</td>
<td>5.2</td>
<td>5.2</td>
<td>Main, High</td>
<td>Simple, High, 3</td>
<td>Unified</td>
<td>Unified</td>
<td>Unified
</td></tr>
<tr>
<td>Max. resolution</td>
<td></td>
<td>2160/60p</td>
<td>1080/60p</td>
<td>3840×3840</td>
<td>16k×16k</td>
<td>1080p</td>
<td>
</td></tr>
<tr>
<td rowspan="3">Encode</td>
<td>Profiles</td>
<td>Main</td>
<td>Main, High</td>
<td>Main</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td>Baseline</td>
<td>Unified</td>
<td rowspan="3">Support 8 bits 4:2:0<br />BT.2020 may be obtained<br />the pre/post processing</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘
</td></tr>
<tr>
<td>Levels</td>
<td>5.2</td>
<td>5.2</td>
<td>High</td>
<td>-</td>
<td>Unified
</td></tr>
<tr>
<td>Max. resolution</td>
<td>2160/60p</td>
<td>2160/60p</td>
<td>1080/60p</td>
<td>16k×16k</td>
<td>-
</td></tr>
<tr>
<td rowspan="6"><a href="/wiki/Tiger_Lake" title="Tiger Lake">Tiger Lake</a><sup id="cite_ref-111" class="reference"><a href="#cite_note-111">&#91;110&#93;</a></sup><br /><a href="/wiki/Rocket_Lake" title="Rocket Lake">Rocket Lake</a>
</td>
<td rowspan="3">Decode</td>
<td>Profiles</td>
<td>up to Main 4:4:4 12</td>
<td>Main, High</td>
<td>Main</td>
<td>Simple, Main, Advanced</td>
<td>Baseline</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td>0, 1, 2, partially 3</td>
<td>0
</td></tr>
<tr>
<td>Levels</td>
<td>6.2</td>
<td>5.2</td>
<td>Main, High</td>
<td>Simple, High, 3</td>
<td>Unified</td>
<td>Unified</td>
<td>3
</td></tr>
<tr>
<td>Max. resolution</td>
<td>4320/60p</td>
<td>2160/60p</td>
<td>1080/60p</td>
<td>3840×3840</td>
<td>16k×16k</td>
<td>4320/60p</td>
<td>4K×2K<br />16K×16K (still picture)
</td></tr>
<tr>
<td rowspan="3">Encode</td>
<td>Profiles</td>
<td>up to Main 4:4:4 10</td>
<td>Main, High</td>
<td>Main</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td>Baseline</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td>0, 1, 2, 3</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘
</td></tr>
<tr>
<td>Levels</td>
<td>5.1</td>
<td>5.1</td>
<td>High</td>
<td>-</td>
<td>-
</td></tr>
<tr>
<td>Max. resolution</td>
<td>4320p</td>
<td>2160/60p</td>
<td>1080/60p</td>
<td>16k×16k</td>
<td>4320p
</td></tr>
<tr>
<td rowspan="6"><a href="/wiki/Alder_Lake_(microprocessor)" class="mw-redirect" title="Alder Lake (microprocessor)">Alder Lake</a><sup id="cite_ref-112" class="reference"><a href="#cite_note-112">&#91;111&#93;</a></sup><br /><a href="/wiki/Raptor_Lake" title="Raptor Lake">Raptor Lake</a><sup id="cite_ref-113" class="reference"><a href="#cite_note-113">&#91;112&#93;</a></sup>
</td>
<td rowspan="3">Decode
</td>
<td>Profiles
</td>
<td>up to Main 4:4:4 12
</td>
<td>Main, High
</td>
<td>Main
</td>
<td>Simple, Main, Advanced
</td>
<td>Baseline
</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘ |
</td>
<td>0, 1, 2, 3
</td>
<td>0
</td></tr>
<tr>
<td>Levels
</td>
<td>6.1
</td>
<td>5.2
</td>
<td>Main, High
</td>
<td>Simple, High, 3
</td>
<td>Unified
</td>
<td>6.1
</td>
<td>3
</td></tr>
<tr>
<td>Max. resolution
</td>
<td>4320/60p
</td>
<td>2160/60p
</td>
<td>1080/60p
</td>
<td>3840×3840
</td>
<td>16k×16k
</td>
<td>4320/60p
</td>
<td>4320/60p<br />16K×16K (still picture)
</td></tr>
<tr>
<td rowspan="3">Encode
</td>
<td>Profiles
</td>
<td>up to Main 4:4:4 10
</td>
<td>Main, High
</td>
<td>Main
</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘  |
</td>
<td>Baseline
</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘  |
</td>
<td>0, 1, 2, 3
</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘  |
</td></tr>
<tr>
<td>Levels
</td>
<td>5.1
</td>
<td>5.1
</td>
<td>High
</td>
<td>-
</td>
<td>-
</td></tr>
<tr>
<td>Max. resolution
</td>
<td>4320p
</td>
<td>2160/60p
</td>
<td>1080/60p
</td>
<td>16k×16k
</td>
<td>4320p
</td></tr></tbody></table>
<h3><span class="mw-headline" id="Intel_Pentium_and_Celeron_family">Intel Pentium and Celeron family</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=37" title="Edit section: Intel Pentium and Celeron family"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<table class="wikitable" style="text-align: center;">

<tbody><tr>
<th rowspan="2">Intel Pentium &amp; Celeron family</th>
<th colspan="9"><a href="/wiki/Graphics_processing_unit#GPU_accelerated_video_decoding_and_encoding" title="Graphics processing unit">GPU video acceleration</a>
</th></tr>
<tr>
<th colspan="2"><a href="/wiki/Video_codec" title="Video codec">VED</a><br /> (Video Encode / Decode)</th>
<th><a href="/wiki/H.265#Tiers_and_levels" class="mw-redirect" title="H.265">H.265/HEVC</a></th>
<th><a href="/wiki/H.264_levels" class="mw-redirect" title="H.264 levels">H.264/MPEG-4 AVC</a></th>
<th><a href="/wiki/H.262/MPEG-2_Part_2#Video_profiles_and_levels" title="H.262/MPEG-2 Part 2">H.262<br />(MPEG-2)</a></th>
<th><a href="/wiki/VC-1#Bit_rates_and_resolutions" title="VC-1">VC-1</a>/WMV9</th>
<th><a href="/wiki/JPEG" title="JPEG">JPEG</a>/<a href="/wiki/Motion_JPEG" title="Motion JPEG">MJPEG</a></th>
<th><a href="/wiki/VP8" title="VP8">VP8</a></th>
<th><a href="/wiki/VP9" title="VP9">VP9</a>
</th></tr>
<tr>
<td rowspan="6"><a href="/wiki/Braswell_(SOC)" class="mw-redirect" title="Braswell (SOC)">Braswell</a><sup id="cite_ref-braswell_gpu_114-0" class="reference"><a href="#cite_note-braswell_gpu-114">&#91;113&#93;</a></sup><sup id="cite_ref-braswell_gpu_note_1_115-0" class="reference"><a href="#cite_note-braswell_gpu_note_1-115">&#91;b&#93;</a></sup><sup id="cite_ref-braswell_gpu_note_2_116-0" class="reference"><a href="#cite_note-braswell_gpu_note_2-116">&#91;c&#93;</a></sup><sup id="cite_ref-braswell_gpu_note_3_117-0" class="reference"><a href="#cite_note-braswell_gpu_note_3-117">&#91;d&#93;</a></sup></td>
<td rowspan="3">Decode</td>
<td>Profile</td>
<td>Main</td>
<td>CBP, Main, High
</td>
<td>Main, High</td>
<td>Advanced</td>
<td rowspan="3"><span class="nowrap">850 MP/s 4:2:0<br />640 MP/s 4:2:2<br /> 420 MP/s 4:4:4</span></td>
<td colspan="2" rowspan="2">
</td></tr>
<tr>
<td>Level</td>
<td>5</td>
<td>5.2</td>
<td>High</td>
<td>4
</td></tr>
<tr>
<td>Max. resolution</td>
<td>4k×2k/30p</td>
<td>4k×2k/60p</td>
<td>1080/60p</td>
<td>1080/60p</td>
<td>4k×2k/60p</td>
<td>1080/30p
</td></tr>
<tr>
<td rowspan="3">Encode</td>
<td>Profile</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td>CBP, Main, High</td>
<td>Main, High</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td rowspan="3"><span class="nowrap">850 MP/s 4:2:0<br />640 MP/s 4:2:2<br /> 420 MP/s 4:4:4</span></td>
<td rowspan="2"></td>
<td><span class="nowrap">Up to 720p30</span>
</td></tr>
<tr>
<td>Level</td>
<td>5.1</td>
<td>High</td>
<td rowspan="2">
</td></tr>
<tr>
<td>Max. resolution</td>
<td>4k×2k/30p</td>
<td>1080/30p</td>
<td>4k×2k/30p
</td></tr>
<tr>
<td rowspan="6"><a href="/wiki/Apollo_Lake" class="mw-redirect" title="Apollo Lake">Apollo Lake</a><sup id="cite_ref-118" class="reference"><a href="#cite_note-118">&#91;114&#93;</a></sup></td>
<td rowspan="3">Decode</td>
<td>Profile</td>
<td>Main, Main 10</td>
<td>CBP, Main, High</td>
<td>Main, High</td>
<td>Advanced</td>
<td rowspan="3">1067 MP/s 4:2:0
<p>800 MP/s 4:2:2
</p><p>533 MP/s 4:4:4
</p>
</td>
<td></td>
<td>0
</td></tr>
<tr>
<td>Level
</td>
<td>5.1
</td>
<td>5.2
</td>
<td>High
</td>
<td>4
</td>
<td colspan="2" rowspan="4">
</td></tr>
<tr>
<td>Max. resolution
</td>
<td>
</td>
<td>1080p240, 4k×2k/60p
</td>
<td>1080/60p
</td>
<td>1080/60p
</td></tr>
<tr>
<td rowspan="3">Encode
</td>
<td>Profile
</td>
<td>Main
</td>
<td>CBP, Main, High
</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘
</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘
</td>
<td rowspan="3">1067 MP/s 4:2:0
<p>800 MP/s 4:2:2
</p><p>533 MP/s 4:4:4
</p>
</td></tr>
<tr>
<td>Level
</td>
<td>4
</td>
<td>5.2
</td></tr>
<tr>
<td>Max. resolution
</td>
<td>4kx2k/30p
</td>
<td>1080p240, 4k×2k/60p
</td>
<td>4k×2k/30p
</td>
<td>480p30 (SW only)
</td></tr>
<tr>
<td rowspan="6"><a href="/wiki/Gemini_Lake" class="mw-redirect" title="Gemini Lake">Gemini Lake</a><sup id="cite_ref-119" class="reference"><a href="#cite_note-119">&#91;115&#93;</a></sup></td>
<td rowspan="3">Decode</td>
<td>Profile</td>
<td>Main, Main 10</td>
<td>CBP, Main, High</td>
<td>Main, High</td>
<td>Advanced</td>
<td rowspan="3">1067 MP/s 4:2:0
<p>800 MP/s 4:2:2
</p><p>533 MP/s 4:4:4
</p>
</td>
<td rowspan="5"></td>
<td>0, 2
</td></tr>
<tr>
<td>Level
</td>
<td>5.1
</td>
<td>5.2
</td>
<td>High
</td>
<td>4
</td>
<td rowspan="2">
</td></tr>
<tr>
<td>Max. resolution
</td>
<td>
</td>
<td>1080p240, 4k×2k/60p
</td>
<td>1080/60p
</td>
<td>1080/60p
</td></tr>
<tr>
<td rowspan="3">Encode
</td>
<td>Profile
</td>
<td>Main
</td>
<td>CBP, Main, High
</td>
<td>Main, High
</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘
</td>
<td rowspan="3">1067 MP/s 4:2:0
<p>800 MP/s 4:2:2
</p><p>533 MP/s 4:4:4
</p>
</td>
<td>0
</td></tr>
<tr>
<td>Level
</td>
<td>4
</td>
<td>5.2
</td>
<td>High
</td>
<td rowspan="2">
</td></tr>
<tr>
<td>Max. resolution
</td>
<td>4kx2k/30p
</td>
<td>1080p240, 4k×2k/60p
</td>
<td>1080/60p
</td>
<td>4k×2k/30p
</td></tr></tbody></table>
<h3><span class="mw-headline" id="Intel_Atom_family">Intel Atom family</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=38" title="Edit section: Intel Atom family"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<table class="wikitable" style="text-align: center;">

<tbody><tr>
<th rowspan="2">Intel Atom family</th>
<th colspan="11"><a href="/wiki/Graphics_processing_unit#GPU_accelerated_video_decoding_and_encoding" title="Graphics processing unit">GPU video acceleration</a>
</th></tr>
<tr>
<th colspan="2"><a href="/wiki/Video_codec" title="Video codec">VED</a><br /> (Video Encode / Decode)</th>
<th><a href="/wiki/H.265#Tiers_and_levels" class="mw-redirect" title="H.265">H.265/HEVC</a></th>
<th><a href="/wiki/H.264_levels" class="mw-redirect" title="H.264 levels">H.264/MPEG-4 AVC</a></th>
<th><a href="/wiki/MPEG-4_Part_2" title="MPEG-4 Part 2">MPEG-4 Visual</a></th>
<th><a href="/wiki/H.263" title="H.263">H.263</a></th>
<th><a href="/wiki/H.262/MPEG-2_Part_2#Video_profiles_and_levels" title="H.262/MPEG-2 Part 2">H.262<br />(MPEG-2)</a></th>
<th><a href="/wiki/VC-1#Bit_rates_and_resolutions" title="VC-1">VC-1</a>/WMV9</th>
<th><a href="/wiki/JPEG" title="JPEG">JPEG</a>/<a href="/wiki/Motion_JPEG" title="Motion JPEG">MJPEG</a></th>
<th><a href="/wiki/VP8" title="VP8">VP8</a></th>
<th><a href="/wiki/VP9" title="VP9">VP9</a>
</th></tr>
<tr>
<td rowspan="6"><a href="/wiki/Silvermont" title="Silvermont">Bay Trail-T</a></td>
<td rowspan="3">Decode<sup id="cite_ref-:1_120-0" class="reference"><a href="#cite_note-:1-120">&#91;116&#93;</a></sup></td>
<td>Profile</td>
<td rowspan="6" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘</td>
<td>Main, High
</td>
<td rowspan="6">
</td>
<td rowspan="8"></td>
<td>Main</td>
<td rowspan="2"></td>
<td rowspan="2"></td>
<td>0</td>
<td rowspan="6" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘
</td></tr>
<tr>
<td>Level</td>
<td>5.1</td>
<td>High</td>
<td rowspan="4">
</td></tr>
<tr>
<td>Max. resolution</td>
<td>4k×2k/30p</td>
<td>1080/60p</td>
<td>4k×2k/30p</td>
<td>4k×2k/30p
</td></tr>
<tr>
<td rowspan="3">Encode<sup id="cite_ref-:1_120-1" class="reference"><a href="#cite_note-:1-120">&#91;116&#93;</a></sup></td>
<td>Profile</td>
<td>Main, High</td>
<td>Main</td>
<td>-</td>
<td>-
</td></tr>
<tr>
<td>Level</td>
<td>5.1</td>
<td>High</td>
<td>-</td>
<td>-
</td></tr>
<tr>
<td>Max. resolution</td>
<td>4k×2k/30p</td>
<td>1080/60p</td>
<td>1080/30p
</td>
<td>-</td>
<td>1080/30p
</td></tr>
<tr>
<td rowspan="6"><a href="/wiki/Cherry_Trail" class="mw-redirect" title="Cherry Trail">Cherry Trail-T</a><sup id="cite_ref-cherry_trail_gpu_121-0" class="reference"><a href="#cite_note-cherry_trail_gpu-121">&#91;117&#93;</a></sup>
</td>
<td rowspan="3">Decode
</td>
<td>Profile
</td>
<td>Main
</td>
<td>CBP, Main, High
</td>
<td>Simple
</td>
<td>Main
</td>
<td>Advanced
</td>
<td rowspan="3">1067 Mbit/s – 4:2:0
<p>800 Mbit/s – 4:2:2
</p>
</td>
<td rowspan="2">
</td>
<td rowspan="2">
</td></tr>
<tr>
<td>Level
</td>
<td>5
</td>
<td>5.2
</td>
<td>
</td>
<td>High
</td>
<td>4
</td></tr>
<tr>
<td>Max. resolution
</td>
<td>4k×2k/30p
</td>
<td>4k×2k/60p, 1080@240p
</td>
<td>480/30p
</td>
<td>480/30p
</td>
<td>1080/60p
</td>
<td>1080/60p
</td>
<td>4k×2k/30p
</td>
<td>1080/30p
</td></tr>
<tr>
<td rowspan="3">Encode
</td>
<td>Profile
</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘
</td>
<td>Constrained Baseline, Main, High (MVC)
</td>
<td rowspan="3">
</td>
<td rowspan="2">
</td>
<td colspan="2" rowspan="3">
</td>
<td rowspan="3">1067 Mbit/s – 4:2:0
<p>800 Mbit/s – 4:2:2
</p>
</td>
<td rowspan="2">
</td>
<td rowspan="3" data-sort-value="No" style="background: #FFE3E3; vertical-align: middle; text-align: center;" class="table-no2">✘
</td></tr>
<tr>
<td>Level
</td>
<td>5.1 (4.2)
</td></tr>
<tr>
<td>Max. resolution
</td>
<td>4k×2k/30p, 1080@120p
</td>
<td>480/30p
</td>
<td>4k×2k/30p
</td></tr></tbody></table>
<h2><span class="mw-headline" id="Documentation">Documentation</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=39" title="Edit section: Documentation"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Intel releases programming manuals for most of Intel HD Graphics devices via its Open Source Technology Center.<sup id="cite_ref-122" class="reference"><a href="#cite_note-122">&#91;118&#93;</a></sup> This allows various <a href="/wiki/Open-source_model" class="mw-redirect" title="Open-source model">open source</a> enthusiasts and hackers to contribute to driver development, and port drivers to various operating systems, without the need for <a href="/wiki/Reverse_engineering" title="Reverse engineering">reverse engineering</a>.
</p>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=40" title="Edit section: See also"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><a href="/wiki/Video_card" class="mw-redirect" title="Video card">Video card</a></li>
<li><a href="/wiki/AMD_APU" title="AMD APU">AMD APU</a></li>
<li><a href="/wiki/Free_and_open-source_graphics_device_driver" title="Free and open-source graphics device driver">Free and open-source graphics device driver</a></li>
<li><a href="/wiki/List_of_Intel_graphics_processing_units" title="List of Intel graphics processing units">List of Intel graphics processing units</a></li>
<li><a href="/wiki/List_of_Nvidia_graphics_processing_units" title="List of Nvidia graphics processing units">List of Nvidia graphics processing units</a></li>
<li><a href="/wiki/List_of_AMD_graphics_processing_units" title="List of AMD graphics processing units">List of AMD graphics processing units</a></li></ul>
<h2><span class="mw-headline" id="Notes">Notes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=41" title="Edit section: Notes"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<style data-mw-deduplicate="TemplateStyles:r1217336898">.mw-parser-output .reflist{font-size:90%;margin-bottom:0.5em;list-style-type:decimal}.mw-parser-output .reflist .references{font-size:100%;margin-bottom:0;list-style-type:inherit}.mw-parser-output .reflist-columns-2{column-width:30em}.mw-parser-output .reflist-columns-3{column-width:25em}.mw-parser-output .reflist-columns{margin-top:0.3em}.mw-parser-output .reflist-columns ol{margin-top:0}.mw-parser-output .reflist-columns li{page-break-inside:avoid;break-inside:avoid-column}.mw-parser-output .reflist-upper-alpha{list-style-type:upper-alpha}.mw-parser-output .reflist-upper-roman{list-style-type:upper-roman}.mw-parser-output .reflist-lower-alpha{list-style-type:lower-alpha}.mw-parser-output .reflist-lower-greek{list-style-type:lower-greek}.mw-parser-output .reflist-lower-roman{list-style-type:lower-roman}</style><div class="reflist reflist-lower-alpha">
<div class="mw-references-wrap"><ol class="references">
<li id="cite_note-intel-gt-abbreviation-5"><span class="mw-cite-backlink"><b><a href="#cite_ref-intel-gt-abbreviation_5-0">^</a></b></span> <span class="reference-text">The abbreviation "GT" appears in certain monitoring tools, such as Intel Power Gadget in reference to the graphics core on Intel processors.</span>
</li>
<li id="cite_note-braswell_gpu_note_1-115"><span class="mw-cite-backlink"><b><a href="#cite_ref-braswell_gpu_note_1_115-0">^</a></b></span> <span class="reference-text">VP9 media codec GPU accelerator to be supported post TTM, for non-Windows operating systems only.</span>
</li>
<li id="cite_note-braswell_gpu_note_2-116"><span class="mw-cite-backlink"><b><a href="#cite_ref-braswell_gpu_note_2_116-0">^</a></b></span> <span class="reference-text">Resolution details for media codec on open source Linux OS depends on platform features and drivers used. Decode/Encode features may not align to Table 8-4 that is specific to Win8.1 and Win7 operating systems.</span>
</li>
<li id="cite_note-braswell_gpu_note_3-117"><span class="mw-cite-backlink"><b><a href="#cite_ref-braswell_gpu_note_3_117-0">^</a></b></span> <span class="reference-text">All capabilities dependent on OS. Here HW support is mentioned. For more info, see Table 8-4 on page 80 of PDF.</span>
</li>
</ol></div></div>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=42" title="Edit section: References"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1217336898"><div class="reflist reflist-columns references-column-width" style="column-width: 30em;">
<ol class="references">
<li id="cite_note-supportedapi-1"><span class="mw-cite-backlink">^ <a href="#cite_ref-supportedapi_1-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-supportedapi_1-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-supportedapi_1-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-supportedapi_1-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-supportedapi_1-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-supportedapi_1-5"><sup><i><b>f</b></i></sup></a> <a href="#cite_ref-supportedapi_1-6"><sup><i><b>g</b></i></sup></a> <a href="#cite_ref-supportedapi_1-7"><sup><i><b>h</b></i></sup></a></span> <span class="reference-text"><style data-mw-deduplicate="TemplateStyles:r1215172403">.mw-parser-output cite.citation{font-style:inherit;word-wrap:break-word}.mw-parser-output .citation q{quotes:"\"""\"""'""'"}.mw-parser-output .citation:target{background-color:rgba(0,127,255,0.133)}.mw-parser-output .id-lock-free.id-lock-free a{background:url("//upload.wikimedia.org/wikipedia/commons/6/65/Lock-green.svg")right 0.1em center/9px no-repeat}body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-free a{background-size:contain}.mw-parser-output .id-lock-limited.id-lock-limited a,.mw-parser-output .id-lock-registration.id-lock-registration a{background:url("//upload.wikimedia.org/wikipedia/commons/d/d6/Lock-gray-alt-2.svg")right 0.1em center/9px no-repeat}body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-limited a,body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-registration a{background-size:contain}.mw-parser-output .id-lock-subscription.id-lock-subscription a{background:url("//upload.wikimedia.org/wikipedia/commons/a/aa/Lock-red-alt-2.svg")right 0.1em center/9px no-repeat}body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-subscription a{background-size:contain}.mw-parser-output .cs1-ws-icon a{background:url("//upload.wikimedia.org/wikipedia/commons/4/4c/Wikisource-logo.svg")right 0.1em center/12px no-repeat}body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .cs1-ws-icon a{background-size:contain}.mw-parser-output .cs1-code{color:inherit;background:inherit;border:none;padding:inherit}.mw-parser-output .cs1-hidden-error{display:none;color:#d33}.mw-parser-output .cs1-visible-error{color:#d33}.mw-parser-output .cs1-maint{display:none;color:#2C882D;margin-left:0.3em}.mw-parser-output .cs1-format{font-size:95%}.mw-parser-output .cs1-kern-left{padding-left:0.2em}.mw-parser-output .cs1-kern-right{padding-right:0.2em}.mw-parser-output .citation .mw-selflink{font-weight:inherit}html.skin-theme-clientpref-night .mw-parser-output .cs1-maint{color:#18911F}html.skin-theme-clientpref-night .mw-parser-output .cs1-visible-error,html.skin-theme-clientpref-night .mw-parser-output .cs1-hidden-error{color:#f8a397}@media(prefers-color-scheme:dark){html.skin-theme-clientpref-os .mw-parser-output .cs1-visible-error,html.skin-theme-clientpref-os .mw-parser-output .cs1-hidden-error{color:#f8a397}html.skin-theme-clientpref-os .mw-parser-output .cs1-maint{color:#18911F}}</style><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.intel.com/content/www/us/en/support/graphics-drivers/000005524.html">"Supported APIs and Features for Intel Graphics Drivers"</a>. <a href="/wiki/Intel" title="Intel">Intel</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2016-05-19</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Supported+APIs+and+Features+for+Intel+Graphics+Drivers&amp;rft.pub=Intel&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fsupport%2Fgraphics-drivers%2F000005524.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-2"><span class="mw-cite-backlink"><b><a href="#cite_ref-2">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFMichael_Larabel2013" class="citation web cs1">Michael Larabel (18 October 2013). <a rel="nofollow" class="external text" href="https://www.phoronix.com/scan.php?page=news_item&amp;px=MTQ4OTQ">"OpenGL 3.3 Support Lands In Mesa! Possible Mesa 11.0"</a>. <i><a href="/wiki/Phoronix" class="mw-redirect" title="Phoronix">Phoronix</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Phoronix&amp;rft.atitle=OpenGL+3.3+Support+Lands+In+Mesa%21+Possible+Mesa+11.0&amp;rft.date=2013-10-18&amp;rft.au=Michael+Larabel&amp;rft_id=https%3A%2F%2Fwww.phoronix.com%2Fscan.php%3Fpage%3Dnews_item%26px%3DMTQ4OTQ&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-3"><span class="mw-cite-backlink"><b><a href="#cite_ref-3">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.khronos.org/adopters/conformant-products">"The Khronos Group"</a>. <i>The Khronos Group</i>. July 18, 2020.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=The+Khronos+Group&amp;rft.atitle=The+Khronos+Group&amp;rft.date=2020-07-18&amp;rft_id=https%3A%2F%2Fwww.khronos.org%2Fadopters%2Fconformant-products&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-Intel-GT-4"><span class="mw-cite-backlink"><b><a href="#cite_ref-Intel-GT_4-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/architecture-and-technology/visual-technology/graphics-overview.html">"Experience Visual Perfection with Intel Graphics Technology"</a>. <a href="/wiki/Intel" title="Intel">Intel</a><span class="reference-accessdate">. Retrieved <span class="nowrap">31 July</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Experience+Visual+Perfection+with+Intel+Graphics+Technology&amp;rft.pub=Intel&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Farchitecture-and-technology%2Fvisual-technology%2Fgraphics-overview.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-anand-iris-6"><span class="mw-cite-backlink"><b><a href="#cite_ref-anand-iris_6-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.anandtech.com/show/6993/intel-iris-pro-5200-graphics-review-core-i74950hq-tested/2">"Intel Iris Pro 5200 Graphics Review: Core i7-4950HQ Tested"</a>. <i><a href="/wiki/AnandTech" title="AnandTech">AnandTech</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">2014-01-12</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=Intel+Iris+Pro+5200+Graphics+Review%3A+Core+i7-4950HQ+Tested&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F6993%2Fintel-iris-pro-5200-graphics-review-core-i74950hq-tested%2F2&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-JPR-Q4-2013-7"><span class="mw-cite-backlink"><b><a href="#cite_ref-JPR-Q4-2013_7-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://jonpeddie.com/press-releases/details/gpu-market-upintel-and-nvidia-graphics-winners-in-q4-amd-down/">"GPU market up—Intel and Nvidia graphics winners in Q4, AMD down"</a>. Jon Peddie Research. 2014-02-18<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-05-14</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=GPU+market+up%E2%80%94Intel+and+Nvidia+graphics+winners+in+Q4%2C+AMD+down&amp;rft.pub=Jon+Peddie+Research&amp;rft.date=2014-02-18&amp;rft_id=http%3A%2F%2Fjonpeddie.com%2Fpress-releases%2Fdetails%2Fgpu-market-upintel-and-nvidia-graphics-winners-in-q4-amd-down%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-8"><span class="mw-cite-backlink"><b><a href="#cite_ref-8">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.notebookcheck.net/AMD-Radeon-HD-7310.70634.0.html">"AMD Radeon HD 7310"</a>. <i>Notebookcheck.net</i>. 2013-01-17<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-04-20</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Notebookcheck.net&amp;rft.atitle=AMD+Radeon+HD+7310&amp;rft.date=2013-01-17&amp;rft_id=http%3A%2F%2Fwww.notebookcheck.net%2FAMD-Radeon-HD-7310.70634.0.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-9"><span class="mw-cite-backlink"><b><a href="#cite_ref-9">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFJunkins2015" class="citation techreport cs1">Junkins, Stephen (14 August 2015). <a rel="nofollow" class="external text" href="https://software.intel.com/sites/default/files/managed/c5/9a/The-Compute-Architecture-of-Intel-Processor-Graphics-Gen9-v1d0.pdf"><i>The Compute Architecture of Intel Processor Graphics Gen9</i></a> <span class="cs1-format">(PDF)</span> (White Paper). <a href="/wiki/Intel" title="Intel">Intel</a>. p.&#160;2<span class="reference-accessdate">. Retrieved <span class="nowrap">9 September</span> 2020</span>. <q>At Intel, architects colloquially refer to Intel processor graphics architecture as simply 'Gen', shorthand for Generation.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=report&amp;rft.btitle=The+Compute+Architecture+of+Intel+Processor+Graphics+Gen9&amp;rft.pages=2&amp;rft.pub=Intel&amp;rft.date=2015-08-14&amp;rft.aulast=Junkins&amp;rft.aufirst=Stephen&amp;rft_id=https%3A%2F%2Fsoftware.intel.com%2Fsites%2Fdefault%2Ffiles%2Fmanaged%2Fc5%2F9a%2FThe-Compute-Architecture-of-Intel-Processor-Graphics-Gen9-v1d0.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-10"><span class="mw-cite-backlink"><b><a href="#cite_ref-10">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation techreport cs1"><a rel="nofollow" class="external text" href="https://01.org/sites/default/files/documentation/ivb_ihd_os_vol4_part3_0.pdf"><i>Intel OpenSource HD Graphics Programmer's Reference Manual (PRM) Volume 4 Part 3: Execution Unit ISA (Ivy Bridge) – For the 2012 Intel Core Processor Family</i></a> <span class="cs1-format">(PDF)</span> (Manual). <a href="/wiki/Intel" title="Intel">Intel</a>. May 2012. p.&#160;29<span class="reference-accessdate">. Retrieved <span class="nowrap">9 September</span> 2020</span>. <q>The GEN instruction set is a general-purpose data-parallel instruction set optimized for graphics and media computations.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=report&amp;rft.btitle=Intel+OpenSource+HD+Graphics+Programmer%27s+Reference+Manual+%28PRM%29+Volume+4+Part+3%3A+Execution+Unit+ISA+%28Ivy+Bridge%29+%E2%80%93+For+the+2012+Intel+Core+Processor+Family&amp;rft.pages=29&amp;rft.pub=Intel&amp;rft.date=2012-05&amp;rft_id=https%3A%2F%2F01.org%2Fsites%2Fdefault%2Ffiles%2Fdocumentation%2Fivb_ihd_os_vol4_part3_0.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-11"><span class="mw-cite-backlink"><b><a href="#cite_ref-11">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFIoffe2016" class="citation techreport cs1">Ioffe, Robert (22 January 2016). <a rel="nofollow" class="external text" href="https://software.intel.com/content/www/us/en/develop/articles/introduction-to-gen-assembly.html"><i>Introduction to GEN Assembly</i></a> (Article). <a href="/wiki/Intel" title="Intel">Intel</a><span class="reference-accessdate">. Retrieved <span class="nowrap">9 September</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=report&amp;rft.btitle=Introduction+to+GEN+Assembly&amp;rft.pub=Intel&amp;rft.date=2016-01-22&amp;rft.aulast=Ioffe&amp;rft.aufirst=Robert&amp;rft_id=https%3A%2F%2Fsoftware.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fdevelop%2Farticles%2Fintroduction-to-gen-assembly.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-12"><span class="mw-cite-backlink"><b><a href="#cite_ref-12">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFLarabel2019" class="citation news cs1">Larabel, Michael (6 September 2019). <a rel="nofollow" class="external text" href="https://www.phoronix.com/scan.php?page=news_item&amp;px=Intel-Gen12-Gfx-Compiler-Big">"Intel Graphics Compiler Changes For Gen12 - Biggest Changes To The ISA Since i965"</a>. <i><a href="/wiki/Phoronix_Test_Suite" title="Phoronix Test Suite">Phoronix</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">9 September</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Phoronix&amp;rft.atitle=Intel+Graphics+Compiler+Changes+For+Gen12+-+Biggest+Changes+To+The+ISA+Since+i965&amp;rft.date=2019-09-06&amp;rft.aulast=Larabel&amp;rft.aufirst=Michael&amp;rft_id=https%3A%2F%2Fwww.phoronix.com%2Fscan.php%3Fpage%3Dnews_item%26px%3DIntel-Gen12-Gfx-Compiler-Big&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-13"><span class="mw-cite-backlink"><b><a href="#cite_ref-13">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation techreport cs1"><a rel="nofollow" class="external text" href="https://01.org/sites/default/files/documentation/965_g35_vol_1_graphics_core.pdf"><i>Intel 965 Express Chipset Family and Intel G35 Express Chipset Graphics Controller PRM – Programmer's Reference Manual (PRM) Volume 1: Graphics Core</i></a> <span class="cs1-format">(PDF)</span> (Manual). Revision 1.0a. <a href="/wiki/Intel" title="Intel">Intel</a>. January 2008. p.&#160;24<span class="reference-accessdate">. Retrieved <span class="nowrap">9 September</span> 2020</span>. <q>The GEN4 ISA describes the instructions supported by a GEN4 EU.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=report&amp;rft.btitle=Intel+965+Express+Chipset+Family+and+Intel+G35+Express+Chipset+Graphics+Controller+PRM+%E2%80%93+Programmer%27s+Reference+Manual+%28PRM%29+Volume+1%3A+Graphics+Core&amp;rft.series=Revision+1.0a&amp;rft.pages=24&amp;rft.pub=Intel&amp;rft.date=2008-01&amp;rft_id=https%3A%2F%2F01.org%2Fsites%2Fdefault%2Ffiles%2Fdocumentation%2F965_g35_vol_1_graphics_core.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-14"><span class="mw-cite-backlink"><b><a href="#cite_ref-14">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFJ._F._Amprimoz2009" class="citation web cs1">J. F. Amprimoz (2009-02-22). <a rel="nofollow" class="external text" href="http://www.brighthub.com/computing/hardware/articles/26620.aspx">"The Delayed Mobile Nehalems: Clarksfield, Arrandale, and the Calpella Platform"</a>. <i><a href="/w/index.php?title=Bright_Hub&amp;action=edit&amp;redlink=1" class="new" title="Bright Hub (page does not exist)">Bright Hub</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">2014-01-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Bright+Hub&amp;rft.atitle=The+Delayed+Mobile+Nehalems%3A+Clarksfield%2C+Arrandale%2C+and+the+Calpella+Platform&amp;rft.date=2009-02-22&amp;rft.au=J.+F.+Amprimoz&amp;rft_id=http%3A%2F%2Fwww.brighthub.com%2Fcomputing%2Fhardware%2Farticles%2F26620.aspx&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-15"><span class="mw-cite-backlink"><b><a href="#cite_ref-15">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFShimpi" class="citation web cs1">Shimpi, Anand Lal. <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/2901">"The Clarkdale Review: Intel's Core i5 661, i3 540 &amp; i3 530"</a>. <i>AnandTech</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=The+Clarkdale+Review%3A+Intel%27s+Core+i5+661%2C+i3+540+%26+i3+530&amp;rft.aulast=Shimpi&amp;rft.aufirst=Anand+Lal&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F2901&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-16"><span class="mw-cite-backlink"><b><a href="#cite_ref-16">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFPop2012" class="citation web cs1">Pop, Sebastian (24 April 2012). <a rel="nofollow" class="external text" href="https://news.softpedia.com/news/Intel-s-Official-Ivy-Bridge-CPU-Announcement-Finally-Live-266029.shtml">"Intel's Official Ivy Bridge CPU Announcement Finally Live"</a>. <i>Softpedia</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Softpedia&amp;rft.atitle=Intel%27s+Official+Ivy+Bridge+CPU+Announcement+Finally+Live&amp;rft.date=2012-04-24&amp;rft.aulast=Pop&amp;rft.aufirst=Sebastian&amp;rft_id=https%3A%2F%2Fnews.softpedia.com%2Fnews%2FIntel-s-Official-Ivy-Bridge-CPU-Announcement-Finally-Live-266029.shtml&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-17"><span class="mw-cite-backlink"><b><a href="#cite_ref-17">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFLarabel2013" class="citation web cs1">Larabel, Michael (September 2, 2013). <a rel="nofollow" class="external text" href="https://www.phoronix.com/scan.php?page=news_item&amp;px=MTQ1MTQ">"Linux 3.12 Enables Haswell's Iris eLLC Cache Support"</a>. <i>Phoronix</i><span class="reference-accessdate">. Retrieved <span class="nowrap">October 25,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Phoronix&amp;rft.atitle=Linux+3.12+Enables+Haswell%27s+Iris+eLLC+Cache+Support&amp;rft.date=2013-09-02&amp;rft.aulast=Larabel&amp;rft.aufirst=Michael&amp;rft_id=https%3A%2F%2Fwww.phoronix.com%2Fscan.php%3Fpage%3Dnews_item%26px%3DMTQ1MTQ&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-18"><span class="mw-cite-backlink"><b><a href="#cite_ref-18">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFWidawsky2013" class="citation web cs1">Widawsky, Ben (July 16, 2013). <a rel="nofollow" class="external text" href="https://git.kernel.org/cgit/linux/kernel/git/torvalds/linux.git/commit/?id=4d15c145a6234d999c0452eec0d275c1fbf0688c">"drm/i915: Use eLLC/LLC by default when available"</a>. <i>git.kernel.org</i><span class="reference-accessdate">. Retrieved <span class="nowrap">October 25,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=git.kernel.org&amp;rft.atitle=drm%2Fi915%3A+Use+eLLC%2FLLC+by+default+when+available&amp;rft.date=2013-07-16&amp;rft.aulast=Widawsky&amp;rft.aufirst=Ben&amp;rft_id=https%3A%2F%2Fgit.kernel.org%2Fcgit%2Flinux%2Fkernel%2Fgit%2Ftorvalds%2Flinux.git%2Fcommit%2F%3Fid%3D4d15c145a6234d999c0452eec0d275c1fbf0688c&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-19"><span class="mw-cite-backlink"><b><a href="#cite_ref-19">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFWilson2013" class="citation web cs1">Wilson, Chris (August 22, 2013). <a rel="nofollow" class="external text" href="https://git.kernel.org/cgit/linux/kernel/git/torvalds/linux.git/commit/?id=651d794fae9b79237aae1c97f8a9d9f3817bd31d">"drm/i915: Use Write-Through cacheing for the display plane on Iris"</a>. <i>git.kernel.org</i><span class="reference-accessdate">. Retrieved <span class="nowrap">October 25,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=git.kernel.org&amp;rft.atitle=drm%2Fi915%3A+Use+Write-Through+cacheing+for+the+display+plane+on+Iris&amp;rft.date=2013-08-22&amp;rft.aulast=Wilson&amp;rft.aufirst=Chris&amp;rft_id=https%3A%2F%2Fgit.kernel.org%2Fcgit%2Flinux%2Fkernel%2Fgit%2Ftorvalds%2Flinux.git%2Fcommit%2F%3Fid%3D651d794fae9b79237aae1c97f8a9d9f3817bd31d&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-20"><span class="mw-cite-backlink"><b><a href="#cite_ref-20">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFShilov2013" class="citation web cs1">Shilov, Anton (November 20, 2013). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20140112222314/http://www.xbitlabs.com/news/cpu/display/20131120235034_First_Details_Regarding_Intel_Broadwell_K_Microprocessors_Emerge.html">"First Details Regarding Intel 'Broadwell-K' Microprocessors Emerge"</a>. <i>Xbit</i>. Archived from <a rel="nofollow" class="external text" href="http://www.xbitlabs.com/news/cpu/display/20131120235034_First_Details_Regarding_Intel_Broadwell_K_Microprocessors_Emerge.html">the original</a> on January 12, 2014<span class="reference-accessdate">. Retrieved <span class="nowrap">September 25,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Xbit&amp;rft.atitle=First+Details+Regarding+Intel+%27Broadwell-K%27+Microprocessors+Emerge&amp;rft.date=2013-11-20&amp;rft.aulast=Shilov&amp;rft.aufirst=Anton&amp;rft_id=http%3A%2F%2Fwww.xbitlabs.com%2Fnews%2Fcpu%2Fdisplay%2F20131120235034_First_Details_Regarding_Intel_Broadwell_K_Microprocessors_Emerge.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-21"><span class="mw-cite-backlink"><b><a href="#cite_ref-21">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20140929173434/http://chinese.vr-zone.com/129253/intel-will-announced-broadwell-u-14nm-cpu-in-ces-2014-09292014/">"Intel will announce Broadwell U 14nm cpu at CES 2014"</a>. <i>chinese.vr-zone.com</i>. Archived from <a rel="nofollow" class="external text" href="http://chinese.vr-zone.com/129253/intel-will-announced-broadwell-u-14nm-cpu-in-ces-2014-09292014/">the original</a> on September 29, 2014<span class="reference-accessdate">. Retrieved <span class="nowrap">June 12,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=chinese.vr-zone.com&amp;rft.atitle=Intel+will+announce+Broadwell+U+14nm+cpu+at+CES+2014&amp;rft_id=http%3A%2F%2Fchinese.vr-zone.com%2F129253%2Fintel-will-announced-broadwell-u-14nm-cpu-in-ces-2014-09292014%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-anandtech-9483-22"><span class="mw-cite-backlink">^ <a href="#cite_ref-anandtech-9483_22-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-anandtech-9483_22-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFCutress2015" class="citation web cs1">Cutress, Ian (August 5, 2015). <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/9483/intel-skylake-review-6700k-6600k-ddr4-ddr3-ipc-6th-generation/4">"Skylake's iGPU: Intel Gen9 – The Intel 6th Gen Skylake Review: Core i7-6700K and i5-6600K Tested"</a>. <i>AnandTech</i><span class="reference-accessdate">. Retrieved <span class="nowrap">August 6,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=Skylake%27s+iGPU%3A+Intel+Gen9+%E2%80%93+The+Intel+6th+Gen+Skylake+Review%3A+Core+i7-6700K+and+i5-6600K+Tested&amp;rft.date=2015-08-05&amp;rft.aulast=Cutress&amp;rft.aufirst=Ian&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F9483%2Fintel-skylake-review-6700k-6600k-ddr4-ddr3-ipc-6th-generation%2F4&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-23"><span class="mw-cite-backlink"><b><a href="#cite_ref-23">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFLarabel2014" class="citation web cs1">Larabel, Michael (September 10, 2014). <a rel="nofollow" class="external text" href="https://www.phoronix.com/scan.php?page=news_item&amp;px=MTc4NDc">"Intel Publishes Initial Skylake Linux Graphics Support"</a>. <i>Phoronix</i><span class="reference-accessdate">. Retrieved <span class="nowrap">September 16,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Phoronix&amp;rft.atitle=Intel+Publishes+Initial+Skylake+Linux+Graphics+Support&amp;rft.date=2014-09-10&amp;rft.aulast=Larabel&amp;rft.aufirst=Michael&amp;rft_id=https%3A%2F%2Fwww.phoronix.com%2Fscan.php%3Fpage%3Dnews_item%26px%3DMTc4NDc&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-24"><span class="mw-cite-backlink"><b><a href="#cite_ref-24">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.khronos.org/conformance/adopters/conformant-products#opengl">"Khronos Products: Conformant Products"</a>. <i>Khronos</i>. July 11, 2015<span class="reference-accessdate">. Retrieved <span class="nowrap">August 8,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Khronos&amp;rft.atitle=Khronos+Products%3A+Conformant+Products&amp;rft.date=2015-07-11&amp;rft_id=https%3A%2F%2Fwww.khronos.org%2Fconformance%2Fadopters%2Fconformant-products%23opengl&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-25"><span class="mw-cite-backlink"><b><a href="#cite_ref-25">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFCutress2015" class="citation web cs1">Cutress, Ian (September 1, 2015). <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/9582/intel-skylake-mobile-desktop-launch-architecture-analysis/6">"Intel's Generation&#160;9 Graphics – The Intel Skylake Mobile and Desktop Launch, with Architecture Analysis"</a>. <i>AnandTech</i><span class="reference-accessdate">. Retrieved <span class="nowrap">September 2,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=Intel%27s+Generation+9+Graphics+%E2%80%93+The+Intel+Skylake+Mobile+and+Desktop+Launch%2C+with+Architecture+Analysis&amp;rft.date=2015-09-01&amp;rft.aulast=Cutress&amp;rft.aufirst=Ian&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F9582%2Fintel-skylake-mobile-desktop-launch-architecture-analysis%2F6&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-26"><span class="mw-cite-backlink"><b><a href="#cite_ref-26">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFCutress2016" class="citation web cs1">Cutress, Ian (May 31, 2016). <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/10361/intel-announces-xeon-e3-1500-v5-iris-pro-and-edram-for-streaming-video">"Intel Announces Xeon E3-1500 v5: Iris Pro and eDRAM for Streaming Video"</a>. <i>AnandTech</i><span class="reference-accessdate">. Retrieved <span class="nowrap">May 31,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=Intel+Announces+Xeon+E3-1500+v5%3A+Iris+Pro+and+eDRAM+for+Streaming+Video&amp;rft.date=2016-05-31&amp;rft.aulast=Cutress&amp;rft.aufirst=Ian&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F10361%2Fintel-announces-xeon-e3-1500-v5-iris-pro-and-edram-for-streaming-video&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-27"><span class="mw-cite-backlink"><b><a href="#cite_ref-27">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFShenoy2016" class="citation web cs1">Shenoy, Navin (August 30, 2016). <a rel="nofollow" class="external text" href="https://newsroom.intel.com/editorials/new-7th-gen-intel-core-processor-built-immersive-internet/">"New 7th Gen Intel Core Processor: Built for the Immersive Internet"</a>. <i>Intel Newsroom</i><span class="reference-accessdate">. Retrieved <span class="nowrap">August 4,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel+Newsroom&amp;rft.atitle=New+7th+Gen+Intel+Core+Processor%3A+Built+for+the+Immersive+Internet&amp;rft.date=2016-08-30&amp;rft.aulast=Shenoy&amp;rft.aufirst=Navin&amp;rft_id=https%3A%2F%2Fnewsroom.intel.com%2Feditorials%2Fnew-7th-gen-intel-core-processor-built-immersive-internet%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-28"><span class="mw-cite-backlink"><b><a href="#cite_ref-28">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFAlcorn2016" class="citation web cs1">Alcorn, Paul (August 30, 2016). <a rel="nofollow" class="external text" href="https://www.tomshardware.com/reviews/intel-7th-gen-core-kaby-lake-preview,4728-3.html">"Intel Kaby Lake: 14nm+, Higher Clocks, New Media Engine"</a>. <i><a href="/wiki/Tom%27s_Hardware" title="Tom&#39;s Hardware">Tom's Hardware</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">August 4,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Tom%27s+Hardware&amp;rft.atitle=Intel+Kaby+Lake%3A+14nm%2B%2C+Higher+Clocks%2C+New+Media+Engine&amp;rft.date=2016-08-30&amp;rft.aulast=Alcorn&amp;rft.aufirst=Paul&amp;rft_id=https%3A%2F%2Fwww.tomshardware.com%2Freviews%2Fintel-7th-gen-core-kaby-lake-preview%2C4728-3.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-29"><span class="mw-cite-backlink"><b><a href="#cite_ref-29">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFCutress2017" class="citation web cs1">Cutress, Ian (August 21, 2017). <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/11738/intel-launches-8th-generation-cpus-starting-with-kaby-lake-refresh-for-15w-mobile">"Intel Launches 8th Generation Core CPUs, Starting with Kaby Lake Refresh for 15W Mobile"</a>. <i>AnandTech</i><span class="reference-accessdate">. Retrieved <span class="nowrap">September 25,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=Intel+Launches+8th+Generation+Core+CPUs%2C+Starting+with+Kaby+Lake+Refresh+for+15W+Mobile&amp;rft.date=2017-08-21&amp;rft.aulast=Cutress&amp;rft.aufirst=Ian&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F11738%2Fintel-launches-8th-generation-cpus-starting-with-kaby-lake-refresh-for-15w-mobile&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-30"><span class="mw-cite-backlink"><b><a href="#cite_ref-30">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20171007220507/https://ark.intel.com/compare/126689,126688">"Intel Product Specification Comparison"</a>. Intel. 7 October 2017. Archived from <a rel="nofollow" class="external text" href="https://ark.intel.com/compare/126689,126688">the original</a> on 7 October 2017<span class="reference-accessdate">. Retrieved <span class="nowrap">27 May</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Product+Specification+Comparison&amp;rft.pub=Intel&amp;rft.date=2017-10-07&amp;rft_id=https%3A%2F%2Fark.intel.com%2Fcompare%2F126689%2C126688&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-31"><span class="mw-cite-backlink"><b><a href="#cite_ref-31">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFShilov" class="citation web cs1">Shilov, Anton. <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/12146/intel-launches-gemini-lake-pentium-silver-and-celeron-socs-new-cpu-media-features">"Intel Launches New Pentium Silver and Celeron Atom Processors: Gemini Lake is Here"</a>. <i><a href="/wiki/AnandTech" title="AnandTech">AnandTech</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=Intel+Launches+New+Pentium+Silver+and+Celeron+Atom+Processors%3A+Gemini+Lake+is+Here&amp;rft.aulast=Shilov&amp;rft.aufirst=Anton&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F12146%2Fintel-launches-gemini-lake-pentium-silver-and-celeron-socs-new-cpu-media-features&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-32"><span class="mw-cite-backlink"><b><a href="#cite_ref-32">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFCutress2019" class="citation web cs1">Cutress, Ian (July 31, 2019). <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/14514/examining-intels-ice-lake-microarchitecture-and-sunny-cove/4">"Examining Intel's Ice Lake Processors: Taking a Bite of the Sunny Cove Microarchitecture"</a>. <i>AnandTech</i><span class="reference-accessdate">. Retrieved <span class="nowrap">August 1,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=Examining+Intel%27s+Ice+Lake+Processors%3A+Taking+a+Bite+of+the+Sunny+Cove+Microarchitecture&amp;rft.date=2019-07-31&amp;rft.aulast=Cutress&amp;rft.aufirst=Ian&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F14514%2Fexamining-intels-ice-lake-microarchitecture-and-sunny-cove%2F4&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-33"><span class="mw-cite-backlink"><b><a href="#cite_ref-33">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://software.intel.com/sites/default/files/managed/db/88/The-Architecture-of-Intel-Processor-Graphics-Gen11_R1new.pdf">"Intel Processor Graphics Gen11 Architecture"</a> <span class="cs1-format">(PDF)</span>. Intel<span class="reference-accessdate">. Retrieved <span class="nowrap">September 25,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Processor+Graphics+Gen11+Architecture&amp;rft.pub=Intel&amp;rft_id=https%3A%2F%2Fsoftware.intel.com%2Fsites%2Fdefault%2Ffiles%2Fmanaged%2Fdb%2F88%2FThe-Architecture-of-Intel-Processor-Graphics-Gen11_R1new.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-34"><span class="mw-cite-backlink"><b><a href="#cite_ref-34">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/develop/articles/developer-and-optimization-guide-for-intel-processor-graphics-gen11-api.html">"Developer and Optimization Guide for Intel Processor Graphics Gen11..."</a> Intel.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Developer+and+Optimization+Guide+for+Intel+Processor+Graphics+Gen11...&amp;rft.pub=Intel&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fdevelop%2Farticles%2Fdeveloper-and-optimization-guide-for-intel-processor-graphics-gen11-api.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-35"><span class="mw-cite-backlink"><b><a href="#cite_ref-35">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFIntel_Graphics2019" class="citation web cs1">Intel Graphics [@IntelGraphics] (August 31, 2019). <a rel="nofollow" class="external text" href="https://twitter.com/IntelGraphics/status/1167622125412392960">"Our community suggested it and we are making it a reality. Retro scaling is now available in the new Intel Graphics Command Center (in beta for Gen11 Graphics). Let us know what you think!"</a> (<a href="/wiki/Tweet_(social_media)" title="Tweet (social media)">Tweet</a>)<span class="reference-accessdate">. Retrieved <span class="nowrap">July 1,</span> 2021</span> &#8211; via <a href="/wiki/Twitter" title="Twitter">Twitter</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Our+community+suggested+it+and+we+are+making+it+a+reality.+Retro+scaling+is+now+available+in+the+new+Intel+Graphics+Command+Center+%28in+beta+for+Gen11+Graphics%29.+Let+us+know+what+you+think%21&amp;rft.date=2019-08-31&amp;rft.au=Intel+Graphics&amp;rft_id=https%3A%2F%2Ftwitter.com%2FIntelGraphics%2Fstatus%2F1167622125412392960&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-36"><span class="mw-cite-backlink"><b><a href="#cite_ref-36">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://01.org/sites/default/files/documentation/intel-gfx-prm-osrc-icllp-vol04-configurations_0.pdf">"Intel Iris Plus Graphics and UHD Graphics Open Source Programmer's Reference Manual"</a> <span class="cs1-format">(PDF)</span>. Intel. 2020.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Iris+Plus+Graphics+and+UHD+Graphics+Open+Source+Programmer%27s+Reference+Manual&amp;rft.pub=Intel&amp;rft.date=2020&amp;rft_id=https%3A%2F%2F01.org%2Fsites%2Fdefault%2Ffiles%2Fdocumentation%2Fintel-gfx-prm-osrc-icllp-vol04-configurations_0.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-Gen11-arch-37"><span class="mw-cite-backlink">^ <a href="#cite_ref-Gen11-arch_37-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Gen11-arch_37-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-Gen11-arch_37-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://software.intel.com/sites/default/files/managed/db/88/The-Architecture-of-Intel-Processor-Graphics-Gen11_R1new.pdf">"Intel Gen11 Architecture, Page 10"</a> <span class="cs1-format">(PDF)</span>. Intel<span class="reference-accessdate">. Retrieved <span class="nowrap">November 2,</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Gen11+Architecture%2C+Page+10&amp;rft.pub=Intel&amp;rft_id=https%3A%2F%2Fsoftware.intel.com%2Fsites%2Fdefault%2Ffiles%2Fmanaged%2Fdb%2F88%2FThe-Architecture-of-Intel-Processor-Graphics-Gen11_R1new.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-38"><span class="mw-cite-backlink"><b><a href="#cite_ref-38">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://ark.intel.com/content/www/us/en/ark/products/236776/intel-core-3-processor-100u-10m-cache-up-to-4-70-ghz.html">"Intel® Core™ 3 processor 100U (10M Cache, up to 4.70 GHZ) Product Specifications"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%C2%AE+Core%E2%84%A2+3+processor+100U+%2810M+Cache%2C+up+to+4.70+GHZ%29+Product+Specifications&amp;rft_id=https%3A%2F%2Fark.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fark%2Fproducts%2F236776%2Fintel-core-3-processor-100u-10m-cache-up-to-4-70-ghz.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-39"><span class="mw-cite-backlink"><b><a href="#cite_ref-39">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://ark.intel.com/content/www/us/en/ark/products/236796/intel-core-5-processor-120u-12m-cache-up-to-5-00-ghz.html">"Intel® Core™ 5 processor 120U (12M Cache, up to 5.00 GHZ) Product Specifications"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%C2%AE+Core%E2%84%A2+5+processor+120U+%2812M+Cache%2C+up+to+5.00+GHZ%29+Product+Specifications&amp;rft_id=https%3A%2F%2Fark.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fark%2Fproducts%2F236796%2Fintel-core-5-processor-120u-12m-cache-up-to-5-00-ghz.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-40"><span class="mw-cite-backlink"><b><a href="#cite_ref-40">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://ark.intel.com/content/www/us/en/ark/products/236795/intel-core-7-processor-150u-12m-cache-up-to-5-40-ghz.html">"Intel® Core™ 7 processor 150U (12M Cache, up to 5.40 GHZ) Product Specifications"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%C2%AE+Core%E2%84%A2+7+processor+150U+%2812M+Cache%2C+up+to+5.40+GHZ%29+Product+Specifications&amp;rft_id=https%3A%2F%2Fark.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fark%2Fproducts%2F236795%2Fintel-core-7-processor-150u-12m-cache-up-to-5-40-ghz.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-:3-41"><span class="mw-cite-backlink"><b><a href="#cite_ref-:3_41-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFSmith2020" class="citation web cs1">Smith, Ryan (August 13, 2020). <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/15973/the-intel-xelp-gpu-architecture-deep-dive-building-up-from-the-bottom">"The Intel Xe-LP GPU Architecture Deep Dive: Building Up The Next Generation"</a>. <i>AnandTech</i><span class="reference-accessdate">. Retrieved <span class="nowrap">April 10,</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=The+Intel+Xe-LP+GPU+Architecture+Deep+Dive%3A+Building+Up+The+Next+Generation&amp;rft.date=2020-08-13&amp;rft.aulast=Smith&amp;rft.aufirst=Ryan&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F15973%2Fthe-intel-xelp-gpu-architecture-deep-dive-building-up-from-the-bottom&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-42"><span class="mw-cite-backlink"><b><a href="#cite_ref-42">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFCutress2018" class="citation web cs1">Cutress, Ian (12 December 2018). <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/13699/intel-architecture-day-2018-core-future-hybrid-x86/5">"Intel's Architecture Day 2018: The Future of Core, Intel GPUs, 10nm, and Hybrid x86"</a>. <i>AnandTech</i>. p.&#160;5. <q>Intel will use the X<sup>e</sup> branding for its range of graphics that were unofficially called 'Gen12' in previous discussions</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=Intel%27s+Architecture+Day+2018%3A+The+Future+of+Core%2C+Intel+GPUs%2C+10nm%2C+and+Hybrid+x86&amp;rft.pages=5&amp;rft.date=2018-12-12&amp;rft.aulast=Cutress&amp;rft.aufirst=Ian&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F13699%2Fintel-architecture-day-2018-core-future-hybrid-x86%2F5&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-hh1-43"><span class="mw-cite-backlink"><b><a href="#cite_ref-hh1_43-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFHill2019" class="citation web cs1">Hill, Brandon (September 9, 2019). <a rel="nofollow" class="external text" href="https://hothardware.com/news/intel-gen12-xe-graphics-big-overhaul">"Intel Says Tiger Lake Gen12 Xe Graphics Is Its Biggest Architectural Revamp In A Decade"</a>. <i>Hot Hardware</i><span class="reference-accessdate">. Retrieved <span class="nowrap">October 5,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Hot+Hardware&amp;rft.atitle=Intel+Says+Tiger+Lake+Gen12+Xe+Graphics+Is+Its+Biggest+Architectural+Revamp+In+A+Decade&amp;rft.date=2019-09-09&amp;rft.aulast=Hill&amp;rft.aufirst=Brandon&amp;rft_id=https%3A%2F%2Fhothardware.com%2Fnews%2Fintel-gen12-xe-graphics-big-overhaul&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-Xe_Optimization-44"><span class="mw-cite-backlink">^ <a href="#cite_ref-Xe_Optimization_44-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Xe_Optimization_44-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-Xe_Optimization_44-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://software.intel.com/content/www/us/en/develop/documentation/graphics-xe-lp-api-developer-optimization-guide/top/intel-x-lp-architecture-highlights/directx12-sampler-feedback.html">"Intel Processor Graphics X<sup>e</sup>-LP API Developer and Optimization Guide"</a>. Intel. June 22, 2021<span class="reference-accessdate">. Retrieved <span class="nowrap">October 5,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Processor+Graphics+X%3Csup%3Ee%3C%2Fsup%3E-LP+API+Developer+and+Optimization+Guide&amp;rft.pub=Intel&amp;rft.date=2021-06-22&amp;rft_id=https%3A%2F%2Fsoftware.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fdevelop%2Fdocumentation%2Fgraphics-xe-lp-api-developer-optimization-guide%2Ftop%2Fintel-x-lp-architecture-highlights%2Fdirectx12-sampler-feedback.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-45"><span class="mw-cite-backlink"><b><a href="#cite_ref-45">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFKucukgoz2020" class="citation web cs1">Kucukgoz, Mehmet (October 9, 2020). <a rel="nofollow" class="external text" href="https://techcommunity.microsoft.com/t5/media-at-microsoft/av1-hardware-accelerated-video-on-windows-10/ba-p/1765451">"AV1 Hardware Accelerated Video on Windows 10"</a>. Microsoft<span class="reference-accessdate">. Retrieved <span class="nowrap">October 5,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=AV1+Hardware+Accelerated+Video+on+Windows+10&amp;rft.pub=Microsoft&amp;rft.date=2020-10-09&amp;rft.aulast=Kucukgoz&amp;rft.aufirst=Mehmet&amp;rft_id=https%3A%2F%2Ftechcommunity.microsoft.com%2Ft5%2Fmedia-at-microsoft%2Fav1-hardware-accelerated-video-on-windows-10%2Fba-p%2F1765451&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-46"><span class="mw-cite-backlink"><b><a href="#cite_ref-46">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/developer/articles/guide/lp-api-developer-optimization-guide.html#inpage-nav-3-8-undefined">"Intel® Processor Graphics Xᵉ-LP API Developer and Optimization Guide"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%C2%AE+Processor+Graphics+X%E1%B5%89-LP+API+Developer+and+Optimization+Guide&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fdeveloper%2Farticles%2Fguide%2Flp-api-developer-optimization-guide.html%23inpage-nav-3-8-undefined&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-intel.com-47"><span class="mw-cite-backlink">^ <a href="#cite_ref-intel.com_47-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-intel.com_47-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/newsroom/news/intel-technology-roadmaps-milestones.html">"Intel Technology Roadmaps and Milestones"</a>. Intel.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Technology+Roadmaps+and+Milestones&amp;rft.pub=Intel&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fnewsroom%2Fnews%2Fintel-technology-roadmaps-milestones.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-anandtech.com-48"><span class="mw-cite-backlink"><b><a href="#cite_ref-anandtech.com_48-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.anandtech.com/show/17264/intel-meteor-lake-client-processors-to-use-arc-graphics-chiplets">"Intel Meteor Lake Client Processors to use Arc Graphics Chiplets"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Meteor+Lake+Client+Processors+to+use+Arc+Graphics+Chiplets&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F17264%2Fintel-meteor-lake-client-processors-to-use-arc-graphics-chiplets&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-49"><span class="mw-cite-backlink"><b><a href="#cite_ref-49">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://lists.freedesktop.org/archives/intel-gfx/2022-July/301011.html">"&#91;Intel-gfx&#93; &#91;PATCH 0/2&#93; i915: Introduce Meteorlake"</a>. Lists.freedesktop.org. 7 July 2022<span class="reference-accessdate">. Retrieved <span class="nowrap">2022-09-01</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=%5BIntel-gfx%26%2393%3B+%5BPATCH+0%2F2%26%2393%3B+i915%3A+Introduce+Meteorlake&amp;rft.pub=Lists.freedesktop.org&amp;rft.date=2022-07-07&amp;rft_id=https%3A%2F%2Flists.freedesktop.org%2Farchives%2Fintel-gfx%2F2022-July%2F301011.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-50"><span class="mw-cite-backlink"><b><a href="#cite_ref-50">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFNautiyal2022" class="citation web cs1">Nautiyal, Ankit (November 7, 2022). <a rel="nofollow" class="external text" href="https://lists.freedesktop.org/archives/intel-gfx/2022-November/311389.html">"&#91;Intel-gfx&#93; &#91;RFC 00/15&#93; Add support for HDMI2.1 FRL"</a>. <i>Free Desktop</i><span class="reference-accessdate">. Retrieved <span class="nowrap">November 15,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Free+Desktop&amp;rft.atitle=%5BIntel-gfx%5D+%5B&#82;FC+00%2F15%5D+Add+support+for+HDMI2.1+FRL&amp;rft.date=2022-11-07&amp;rft.aulast=Nautiyal&amp;rft.aufirst=Ankit&amp;rft_id=https%3A%2F%2Flists.freedesktop.org%2Farchives%2Fintel-gfx%2F2022-November%2F311389.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-51"><span class="mw-cite-backlink"><b><a href="#cite_ref-51">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFBashir2023" class="citation web cs1">Bashir, Samir (20 September 2023). <a rel="nofollow" class="external text" href="https://www.igorslab.de/en/innovation-2023-intel-confirms-three-new-cpu-generations-for-client-pcs-arrow-lake-lunar-lake-and-panther-lake/">"Intel Innovation 2023: Intel confirms three new CPU generations for client PCs: Arrow Lake, Lunar Lake and Panther Lake"</a>. <i>Igor's Lab</i><span class="reference-accessdate">. Retrieved <span class="nowrap">31 January</span> 2024</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Igor%27s+Lab&amp;rft.atitle=Intel+Innovation+2023%3A+Intel+confirms+three+new+CPU+generations+for+client+PCs%3A+Arrow+Lake%2C+Lunar+Lake+and+Panther+Lake&amp;rft.date=2023-09-20&amp;rft.aulast=Bashir&amp;rft.aufirst=Samir&amp;rft_id=https%3A%2F%2Fwww.igorslab.de%2Fen%2Finnovation-2023-intel-confirms-three-new-cpu-generations-for-client-pcs-arrow-lake-lunar-lake-and-panther-lake%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-52"><span class="mw-cite-backlink"><b><a href="#cite_ref-52">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFKnupffer" class="citation news cs1">Knupffer, Nick. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20130622162737/http://blogs.intel.com/technology/2011/01/intel_insider_-_what_is_it_no">"Intel Insider – What Is It? (IS it DRM? And yes it delivers top quality movies to your PC)"</a>. Archived from <a rel="nofollow" class="external text" href="http://blogs.intel.com/technology/2011/01/intel_insider_-_what_is_it_no.php">the original</a> on 2013-06-22<span class="reference-accessdate">. Retrieved <span class="nowrap">2011-02-02</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Intel+Insider+%E2%80%93+What+Is+It%3F+%28IS+it+DRM%3F+And+yes+it+delivers+top+quality+movies+to+your+PC%29&amp;rft.aulast=Knupffer&amp;rft.aufirst=Nick&amp;rft_id=http%3A%2F%2Fblogs.intel.com%2Ftechnology%2F2011%2F01%2Fintel_insider_-_what_is_it_no.php&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-53"><span class="mw-cite-backlink"><b><a href="#cite_ref-53">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFAgam_Shah2011" class="citation web cs1">Agam Shah (2011-01-06). <a rel="nofollow" class="external text" href="http://www.computerworld.com/s/article/9203799/Intel_Sandy_Bridge_s_Insider_is_not_DRM">"Intel: Sandy Bridge's Insider is not DRM"</a>. Computerworld<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-03-22</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%3A+Sandy+Bridge%27s+Insider+is+not+DRM&amp;rft.pub=Computerworld&amp;rft.date=2011-01-06&amp;rft.au=Agam+Shah&amp;rft_id=http%3A%2F%2Fwww.computerworld.com%2Fs%2Farticle%2F9203799%2FIntel_Sandy_Bridge_s_Insider_is_not_DRM&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-54"><span class="mw-cite-backlink"><b><a href="#cite_ref-54">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFSunil_Jain2014" class="citation web cs1">Sunil Jain (May 2014). <a rel="nofollow" class="external text" href="http://01.org/blogs/skjain/2014/intel%C2%AE-graphics-virtualization-update">"Intel Graphics Virtualization Update"</a>. <a href="/wiki/Intel" title="Intel">Intel</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20140508223624/https://01.org/blogs/skjain/2014/intel%C2%AE-graphics-virtualization-update">Archived</a> from the original on 2014-05-08<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-05-11</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Graphics+Virtualization+Update&amp;rft.pub=Intel&amp;rft.date=2014-05&amp;rft.au=Sunil+Jain&amp;rft_id=http%3A%2F%2F01.org%2Fblogs%2Fskjain%2F2014%2Fintel%25C2%25AE-graphics-virtualization-update&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-55"><span class="mw-cite-backlink"><b><a href="#cite_ref-55">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://01.org/sites/default/files/documentation/gvt_flyer_final.pdf">"Bringing New Use Cases and Workloads to the Cloud with Intel Graphics Virtualization Technology (Intel GVT-g)"</a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/Intel_Developer_Zone" title="Intel Developer Zone">Intel Open Source Technology Center</a>. 2016<span class="reference-accessdate">. Retrieved <span class="nowrap">14 August</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Bringing+New+Use+Cases+and+Workloads+to+the+Cloud+with+Intel+Graphics+Virtualization+Technology+%28Intel+GVT-g%29&amp;rft.pub=Intel+Open+Source+Technology+Center&amp;rft.date=2016&amp;rft_id=https%3A%2F%2F01.org%2Fsites%2Fdefault%2Ffiles%2Fdocumentation%2Fgvt_flyer_final.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-56"><span class="mw-cite-backlink"><b><a href="#cite_ref-56">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20220814084337/https://www.intel.co.uk/content/www/uk/en/support/articles/000091656/graphics.html">"Graphics Virtualization Technologies Supported on Each Intel®"</a>. Archived from <a rel="nofollow" class="external text" href="https://www.intel.co.uk/content/www/uk/en/support/articles/000091656/graphics.html">the original</a> on 2022-08-14<span class="reference-accessdate">. Retrieved <span class="nowrap">2022-08-14</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Graphics+Virtualization+Technologies+Supported+on+Each+Intel%C2%AE&amp;rft_id=https%3A%2F%2Fwww.intel.co.uk%2Fcontent%2Fwww%2Fuk%2Fen%2Fsupport%2Farticles%2F000091656%2Fgraphics.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-57"><span class="mw-cite-backlink"><b><a href="#cite_ref-57">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/support/articles/000058558/graphics.html">"Do 11th Generation Intel® Processors Support GVT-g Technology?"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Do+11th+Generation+Intel%C2%AE+Processors+Support+GVT-g+Technology%3F&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fsupport%2Farticles%2F000058558%2Fgraphics.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-Larabel-58"><span class="mw-cite-backlink">^ <a href="#cite_ref-Larabel_58-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Larabel_58-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFMichael_Larabel2011" class="citation web cs1"><a href="/wiki/Michael_Larabel" class="mw-redirect" title="Michael Larabel">Michael Larabel</a> (2011-10-06). <a rel="nofollow" class="external text" href="https://www.phoronix.com/scan.php?page=news_item&amp;px=OTk3Mw">"Details On Intel Ivy Bridge Triple Monitor Support"</a>. <i><a href="/wiki/Phoronix" class="mw-redirect" title="Phoronix">Phoronix</a></i>. <q>A limitation of this triple monitor support for Ivy Bridge is that two of the pipes need to share a PLL. Ivy Bridge has three planes, three pipes, three transcoders, and three FDI (Flexible Display Interface) interfaces for this triple monitor support, but there's only two pipe PLLs. This means that two of the three outputs need to have the same connection type and same timings. However, most people in a triple monitor environment will have at least two — if not all three — of the monitors be identical and configured the same, so this shouldn't be a terribly huge issue.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Phoronix&amp;rft.atitle=Details+On+Intel+Ivy+Bridge+Triple+Monitor+Support&amp;rft.date=2011-10-06&amp;rft.au=Michael+Larabel&amp;rft_id=https%3A%2F%2Fwww.phoronix.com%2Fscan.php%3Fpage%3Dnews_item%26px%3DOTk3Mw&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-vrzone-59"><span class="mw-cite-backlink"><b><a href="#cite_ref-vrzone_59-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFLG_Nilsson2012" class="citation web cs1">LG Nilsson (2012-03-12). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20120401222909/https://vr-zone.com/articles/most-desktop-ivy-bridge-systems-won-t-support-three-displays/15407.html">"Most desktop Ivy Bridge systems won't support three displays"</a>. VRZone. Archived from <a rel="nofollow" class="external text" href="http://vr-zone.com/articles/most-desktop-ivy-bridge-systems-won-t-support-three-displays/15407.html">the original</a> on 2012-04-01. <q>Despite the fact that Intel has been banging its drums about support for up to three displays on the upcoming 7-series motherboards in combination with a shiny new Ivy Bridge based CPU, this isn't likely to be the case. The simple reason behind this is that very few, if any motherboards will sport a pair of DisplayPort connectors.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Most+desktop+Ivy+Bridge+systems+won%27t+support+three+displays&amp;rft.pub=VRZone&amp;rft.date=2012-03-12&amp;rft.au=LG+Nilsson&amp;rft_id=http%3A%2F%2Fvr-zone.com%2Farticles%2Fmost-desktop-ivy-bridge-systems-won-t-support-three-displays%2F15407.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-display-tech-60"><span class="mw-cite-backlink">^ <a href="#cite_ref-display-tech_60-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-display-tech_60-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFDavid_Galus2013" class="citation web cs1">David Galus (February 2013). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20130201000000/http://www.intel.com/content/dam/www/public/us/en/documents/white-papers/new-display-technologies-on-intel-embedded-platforms-paper.pdf">"Migration to New Display Technologies on Intel Embedded Platforms"</a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/Intel" title="Intel">Intel</a>. Archived from <a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/white-papers/new-display-technologies-on-intel-embedded-platforms-paper.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 2013-02-01. <q>The Intel 7 Series Chipset based platform allows for the support of up to three concurrent displays with independent or replicated content. However, this comes with the requirement that either one of the displays is eDP running off the CPU or two DP interfaces are being used off the PCH. When configuring the 2 DP interfaces from the PCH, one may be an eDP if using Port D. This limitation exists because the 7 Series Intel PCH contains only two display PLLs (the CPU has one display PLL also) which will control the clocking for the respective displays. All display types other than DP have an external variable clock frequency associated with the display resolution that is being used. The DP interface has an embedded clocking scheme that is semi- variable, either at 162 or 270 MHz depending on the bandwidth required. Therefore, Intel only allows sharing of a display PLL with DP related interfaces.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Migration+to+New+Display+Technologies+on+Intel+Embedded+Platforms&amp;rft.pub=Intel&amp;rft.date=2013-02&amp;rft.au=David+Galus&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fwhite-papers%2Fnew-display-technologies-on-intel-embedded-platforms-paper.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span> <a rel="nofollow" class="external text" href="https://objects.icecat.biz/objects/mmo_22678963_1485690779_5767_27914.pdf">Alt URL</a></span>
</li>
<li id="cite_note-61"><span class="mw-cite-backlink"><b><a href="#cite_ref-61">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.asrock.com/mb/Intel/Z87E-ITX/">"Z87E-ITX"</a>. <a href="/wiki/ASRock" title="ASRock">ASRock</a>. <q>This motherboard supports Triple Monitor. You may choose up to three display interfaces to connect monitors and use them simultaneously.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Z87E-ITX&amp;rft.pub=ASRock&amp;rft_id=http%3A%2F%2Fwww.asrock.com%2Fmb%2FIntel%2FZ87E-ITX%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-62"><span class="mw-cite-backlink"><b><a href="#cite_ref-62">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.asus.com/Motherboards/H87IPLUS/">"H87I-PLUS"</a>. <a href="/wiki/Asus" title="Asus">Asus</a>. <q>Connect up to three independent monitors at once using video outputs such as DisplayPort, Mini DisplayPort, HDMI, DVI, or VGA. Choose your outputs and set displays to either mirror mode or collage mode.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=H87I-PLUS&amp;rft.pub=Asus&amp;rft_id=http%3A%2F%2Fwww.asus.com%2FMotherboards%2FH87IPLUS%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-63"><span class="mw-cite-backlink"><b><a href="#cite_ref-63">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techpowerup.com/gpudb/1241/hd-graphics">"Techpowerup GPU database"</a>. <i>Techpowerup</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2018-04-22</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Techpowerup&amp;rft.atitle=Techpowerup+GPU+database&amp;rft_id=https%3A%2F%2Fwww.techpowerup.com%2Fgpudb%2F1241%2Fhd-graphics&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-64"><span class="mw-cite-backlink"><b><a href="#cite_ref-64">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/datasheets/2nd-gen-core-desktop-vol-1-datasheet.pdf">"2nd Generation Intel Core&#160;: Datasheet, Volume 1"</a> <span class="cs1-format">(PDF)</span>. <i>Intel.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">27 May</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel.com&amp;rft.atitle=2nd+Generation+Intel+Core+%3A+Datasheet%2C+Volume+1&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fdatasheets%2F2nd-gen-core-desktop-vol-1-datasheet.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-65"><span class="mw-cite-backlink"><b><a href="#cite_ref-65">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFMichael_Larabel2014" class="citation web cs1"><a href="/wiki/Michael_Larabel" class="mw-redirect" title="Michael Larabel">Michael Larabel</a> (2014-09-20). <a rel="nofollow" class="external text" href="https://www.phoronix.com/scan.php?page=news_item&amp;px=MTc5MjY">"OpenGL 3.3 / GLSL 3.30 Lands For Intel Sandy Bridge On Mesa"</a>. <i><a href="/wiki/Phoronix" class="mw-redirect" title="Phoronix">Phoronix</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Phoronix&amp;rft.atitle=OpenGL+3.3+%2F+GLSL+3.30+Lands+For+Intel+Sandy+Bridge+On+Mesa&amp;rft.date=2014-09-20&amp;rft.au=Michael+Larabel&amp;rft_id=https%3A%2F%2Fwww.phoronix.com%2Fscan.php%3Fpage%3Dnews_item%26px%3DMTc5MjY&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-66"><span class="mw-cite-backlink"><b><a href="#cite_ref-66">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www-ssl.intel.com/content/www/us/en/processors/core/3rd-gen-core-desktop-vol-1-datasheet.html">"Desktop 3rd Gen Intel Core Processor Family: Datasheet"</a>. <a href="/wiki/Intel" title="Intel">Intel</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2015-06-18</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Desktop+3rd+Gen+Intel+Core+Processor+Family%3A+Datasheet&amp;rft.pub=Intel&amp;rft_id=https%3A%2F%2Fwww-ssl.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fprocessors%2Fcore%2F3rd-gen-core-desktop-vol-1-datasheet.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-bay_trail_gpu_gen_reference-67"><span class="mw-cite-backlink"><b><a href="#cite_ref-bay_trail_gpu_gen_reference_67-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www-ssl.intel.com/content/dam/www/public/us/en/documents/datasheets/pentium-n3520-j2850-celeron-n2920-n2820-n2815-n2806-j1850-j1750-datasheet.pdf">"Intel Pentium Processor N3500-series, J2850, J2900, and Intel Celeron Processor N2900-series, N2800-series, J1800-series, J1900, J1750 – Datasheet"</a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/Intel" title="Intel">Intel</a>. 2014-11-01. p.&#160;19<span class="reference-accessdate">. Retrieved <span class="nowrap">2016-02-08</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Pentium+Processor+N3500-series%2C+J2850%2C+J2900%2C+and+Intel+Celeron+Processor+N2900-series%2C+N2800-series%2C+J1800-series%2C+J1900%2C+J1750+%E2%80%93+Datasheet&amp;rft.pages=19&amp;rft.pub=Intel&amp;rft.date=2014-11-01&amp;rft_id=https%3A%2F%2Fwww-ssl.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fdatasheets%2Fpentium-n3520-j2850-celeron-n2920-n2820-n2815-n2806-j1850-j1750-datasheet.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-68"><span class="mw-cite-backlink"><b><a href="#cite_ref-68">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFFrancisco_Jerez2017" class="citation web cs1">Francisco Jerez (14 April 2017). <a rel="nofollow" class="external text" href="https://cgit.freedesktop.org/mesa/mesa/commit/?id=96dfc014fd33a4f38e31fa1d4c9c4ea52d85a0b8">"mark GL_ARB_vertex_attrib_64bit and OpenGL 4.2 as supported by i965/gen7+"</a>. <i><a href="/wiki/Freedesktop.org" title="Freedesktop.org">freedesktop.org</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=freedesktop.org&amp;rft.atitle=mark+GL_ARB_vertex_attrib_64bit+and+OpenGL+4.2+as+supported+by+i965%2Fgen7%2B&amp;rft.date=2017-04-14&amp;rft.au=Francisco+Jerez&amp;rft_id=https%3A%2F%2Fcgit.freedesktop.org%2Fmesa%2Fmesa%2Fcommit%2F%3Fid%3D96dfc014fd33a4f38e31fa1d4c9c4ea52d85a0b8&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-69"><span class="mw-cite-backlink"><b><a href="#cite_ref-69">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://downloadmirror.intel.com/23885/eng/ReleaseNotes_GFX_64.pdf">"Release Notes Driver version: 15.33.22.64.3621"</a> <span class="cs1-format">(PDF)</span>. 2014-06-02<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-07-21</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Release+Notes+Driver+version%3A+15.33.22.64.3621&amp;rft.date=2014-06-02&amp;rft_id=http%3A%2F%2Fdownloadmirror.intel.com%2F23885%2Feng%2FReleaseNotes_GFX_64.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-70"><span class="mw-cite-backlink"><b><a href="#cite_ref-70">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20150402114640/http://downloadmirror.intel.com/24593/eng/ReleaseNotes_GFX_15.33.32.64.4061.pdf">"Archived copy"</a> <span class="cs1-format">(PDF)</span>. Archived from <a rel="nofollow" class="external text" href="http://downloadmirror.intel.com/24593/eng/ReleaseNotes_GFX_15.33.32.64.4061.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 2015-04-02<span class="reference-accessdate">. Retrieved <span class="nowrap">2015-03-07</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Archived+copy&amp;rft_id=http%3A%2F%2Fdownloadmirror.intel.com%2F24593%2Feng%2FReleaseNotes_GFX_15.33.32.64.4061.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span><span class="cs1-maint citation-comment"><code class="cs1-code">{{<a href="/wiki/Template:Cite_web" title="Template:Cite web">cite web</a>}}</code>:  CS1 maint: archived copy as title (<a href="/wiki/Category:CS1_maint:_archived_copy_as_title" title="Category:CS1 maint: archived copy as title">link</a>)</span></span>
</li>
<li id="cite_note-bay_trail_gpu_model-71"><span class="mw-cite-backlink"><b><a href="#cite_ref-bay_trail_gpu_model_71-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.notebookcheck.net/Intel-HD-Graphics-Bay-Trail.103037.0.html">"Intel HD Graphics (Bay Trail)"</a>. <i>notebookcheck.net</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2016-01-26</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=notebookcheck.net&amp;rft.atitle=Intel+HD+Graphics+%28Bay+Trail%29&amp;rft_id=http%3A%2F%2Fwww.notebookcheck.net%2FIntel-HD-Graphics-Bay-Trail.103037.0.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-72"><span class="mw-cite-backlink"><b><a href="#cite_ref-72">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/datasheets/4th-gen-core-family-desktop-vol-1-datasheet.pdf">"Desktop 4th Generation Intel Core: Datasheet"</a> <span class="cs1-format">(PDF)</span>. Intel<span class="reference-accessdate">. Retrieved <span class="nowrap">27 May</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Desktop+4th+Generation+Intel+Core%3A+Datasheet&amp;rft.pub=Intel&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fdatasheets%2F4th-gen-core-family-desktop-vol-1-datasheet.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-73"><span class="mw-cite-backlink"><b><a href="#cite_ref-73">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFMichael_Larabel2021" class="citation web cs1">Michael Larabel (15 June 2021). <a rel="nofollow" class="external text" href="https://www.phoronix.com/review/intel-haswell-crocus">"Mesa's New "Crocus" OpenGL Driver Is Performing Well For Old Intel Hardware"</a>. <i><a href="/wiki/Phoronix" class="mw-redirect" title="Phoronix">Phoronix</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">2023-07-03</span></span>. <q>Crocus does allow for OpenGL 4.6 on Haswell compared to OpenGL 4.5 being exposed on the i965 driver. Additionally, Crocus allows for OpenGL ES 3.2 rather than OpenGL ES 3.1 on Haswell. Aside from that the drivers are in similar shape for the most part.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Phoronix&amp;rft.atitle=Mesa%27s+New+%22Crocus%22+OpenGL+Driver+Is+Performing+Well+For+Old+Intel+Hardware&amp;rft.date=2021-06-15&amp;rft.au=Michael+Larabel&amp;rft_id=https%3A%2F%2Fwww.phoronix.com%2Freview%2Fintel-haswell-crocus&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-74"><span class="mw-cite-backlink"><b><a href="#cite_ref-74">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://downloadmirror.intel.com/24245/eng/ReleaseNotes_GFX_15_36_3907.pdf">"Release Notes Driver version: 15.36.3.64.3907"</a> <span class="cs1-format">(PDF)</span>. 2014-09-07<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-09-05</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Release+Notes+Driver+version%3A+15.36.3.64.3907&amp;rft.date=2014-09-07&amp;rft_id=http%3A%2F%2Fdownloadmirror.intel.com%2F24245%2Feng%2FReleaseNotes_GFX_15_36_3907.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-75"><span class="mw-cite-backlink"><b><a href="#cite_ref-75">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20171003030642/https://downloadmirror.intel.com/26984/eng/ReleaseNotes_154036.4703.pdf">"Intel Graphics Driver PV 15.40.36.4703 Release Notes"</a> <span class="cs1-format">(PDF)</span>. Intel. June 23, 2017. Archived from <a rel="nofollow" class="external text" href="https://downloadmirror.intel.com/26984/eng/ReleaseNotes_154036.4703.pdf">the original</a> <span class="cs1-format">(PDF)</span> on October 3, 2017<span class="reference-accessdate">. Retrieved <span class="nowrap">October 2,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Graphics+Driver+PV+15.40.36.4703+Release+Notes&amp;rft.pub=Intel&amp;rft.date=2017-06-23&amp;rft_id=https%3A%2F%2Fdownloadmirror.intel.com%2F26984%2Feng%2FReleaseNotes_154036.4703.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-broadwell_gpu-76"><span class="mw-cite-backlink"><b><a href="#cite_ref-broadwell_gpu_76-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www-ssl.intel.com/content/dam/www/public/us/en/documents/datasheets/5th-gen-core-family-datasheet-vol-1.pdf">"5th Generation Intel Core Processor Family, Intel Core M Processor Family, Mobile Intel Pentium Processor Family, and Mobile Intel Celeron Processor Family Datasheet – Volume 1 of 2"</a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/Intel" title="Intel">Intel</a>. 2015-06-01. p.&#160;22<span class="reference-accessdate">. Retrieved <span class="nowrap">2016-02-11</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=5th+Generation+Intel+Core+Processor+Family%2C+Intel+Core+M+Processor+Family%2C+Mobile+Intel+Pentium+Processor+Family%2C+and+Mobile+Intel+Celeron+Processor+Family+Datasheet+%E2%80%93+Volume+1+of+2&amp;rft.pages=22&amp;rft.pub=Intel&amp;rft.date=2015-06-01&amp;rft_id=https%3A%2F%2Fwww-ssl.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fdatasheets%2F5th-gen-core-family-datasheet-vol-1.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-broadwell_gpu_model_6200-77"><span class="mw-cite-backlink"><b><a href="#cite_ref-broadwell_gpu_model_6200_77-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://notebookcheck.net/Intel-Iris-Pro-Graphics-6200.125593.0.html">"Intel Iris Pro Graphics 6200"</a>. <i>notebookcheck.net</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2016-02-09</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=notebookcheck.net&amp;rft.atitle=Intel+Iris+Pro+Graphics+6200&amp;rft_id=http%3A%2F%2Fnotebookcheck.net%2FIntel-Iris-Pro-Graphics-6200.125593.0.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-broadwell_gpu_model_6100-78"><span class="mw-cite-backlink"><b><a href="#cite_ref-broadwell_gpu_model_6100_78-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://notebookcheck.net/Intel-Iris-Graphics-6100.125591.0.html">"Intel Iris Graphics 6100"</a>. <i>notebookcheck.net</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2016-02-09</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=notebookcheck.net&amp;rft.atitle=Intel+Iris+Graphics+6100&amp;rft_id=http%3A%2F%2Fnotebookcheck.net%2FIntel-Iris-Graphics-6100.125591.0.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-broadwell_gpu_model_6000-79"><span class="mw-cite-backlink"><b><a href="#cite_ref-broadwell_gpu_model_6000_79-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://notebookcheck.net/Intel-HD-Graphics-6000.125588.0.html">"Intel HD Graphics 6000"</a>. <i>notebookcheck.net</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2016-02-09</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=notebookcheck.net&amp;rft.atitle=Intel+HD+Graphics+6000&amp;rft_id=http%3A%2F%2Fnotebookcheck.net%2FIntel-HD-Graphics-6000.125588.0.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-broadwell_gpu_model_5600-80"><span class="mw-cite-backlink"><b><a href="#cite_ref-broadwell_gpu_model_5600_80-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation news cs1"><a rel="nofollow" class="external text" href="http://notebookcheck.net/Intel-HD-Graphics-5600.125595.0.html">"Intel HD Graphics 5600"</a>. <i>Notebookcheck</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2016-02-09</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Notebookcheck&amp;rft.atitle=Intel+HD+Graphics+5600&amp;rft_id=http%3A%2F%2Fnotebookcheck.net%2FIntel-HD-Graphics-5600.125595.0.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-broadwell_gpu_model_5500-81"><span class="mw-cite-backlink"><b><a href="#cite_ref-broadwell_gpu_model_5500_81-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://notebookcheck.net/Intel-HD-Graphics-5500.125586.0.html">"Intel HD Graphics 5500"</a>. <i>notebookcheck.net</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2016-02-09</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=notebookcheck.net&amp;rft.atitle=Intel+HD+Graphics+5500&amp;rft_id=http%3A%2F%2Fnotebookcheck.net%2FIntel-HD-Graphics-5500.125586.0.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-broadwell_gpu_model_5300-82"><span class="mw-cite-backlink"><b><a href="#cite_ref-broadwell_gpu_model_5300_82-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://notebookcheck.net/Intel-HD-Graphics-5300.125576.0.html">"Intel HD Graphics 5300"</a>. <i>notebookcheck.net</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2016-02-09</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=notebookcheck.net&amp;rft.atitle=Intel+HD+Graphics+5300&amp;rft_id=http%3A%2F%2Fnotebookcheck.net%2FIntel-HD-Graphics-5300.125576.0.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-broadwell_gpu_model-83"><span class="mw-cite-backlink"><b><a href="#cite_ref-broadwell_gpu_model_83-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://notebookcheck.net/Intel-HD-Graphics-Broadwell.127915.0.html">"Intel HD Graphics (Broadwell)"</a>. <i>notebookcheck.net</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2016-02-09</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=notebookcheck.net&amp;rft.atitle=Intel+HD+Graphics+%28Broadwell%29&amp;rft_id=http%3A%2F%2Fnotebookcheck.net%2FIntel-HD-Graphics-Broadwell.127915.0.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-84"><span class="mw-cite-backlink"><b><a href="#cite_ref-84">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFMichael_Larabel2019" class="citation web cs1">Michael Larabel (21 August 2019). <a rel="nofollow" class="external text" href="https://www.phoronix.com/scan.php?page=news_item&amp;px=OpenGL-4.6-Mesa-19.2-Intel">"Intel's OpenGL Linux Driver Now Has OpenGL 4.6 Support For Mesa 19.2"</a>. <i><a href="/wiki/Phoronix" class="mw-redirect" title="Phoronix">Phoronix</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Phoronix&amp;rft.atitle=Intel%27s+OpenGL+Linux+Driver+Now+Has+OpenGL+4.6+Support+For+Mesa+19.2&amp;rft.date=2019-08-21&amp;rft.au=Michael+Larabel&amp;rft_id=https%3A%2F%2Fwww.phoronix.com%2Fscan.php%3Fpage%3Dnews_item%26px%3DOpenGL-4.6-Mesa-19.2-Intel&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-auto3-85"><span class="mw-cite-backlink"><b><a href="#cite_ref-auto3_85-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFMichael_Larabel2019" class="citation web cs1">Michael Larabel (9 March 2019). <a rel="nofollow" class="external text" href="https://www.phoronix.com/scan.php?page=news_item&amp;px=Intel-Iris-Working-Gallium-Nine">"Intel's New Driver Is Now Working With Gallium's Direct3D 9 State Tracker"</a>. <i><a href="/wiki/Phoronix" class="mw-redirect" title="Phoronix">Phoronix</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Phoronix&amp;rft.atitle=Intel%27s+New+Driver+Is+Now+Working+With+Gallium%27s+Direct3D+9+State+Tracker&amp;rft.date=2019-03-09&amp;rft.au=Michael+Larabel&amp;rft_id=https%3A%2F%2Fwww.phoronix.com%2Fscan.php%3Fpage%3Dnews_item%26px%3DIntel-Iris-Working-Gallium-Nine&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-auto2-86"><span class="mw-cite-backlink">^ <a href="#cite_ref-auto2_86-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-auto2_86-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-auto2_86-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-auto2_86-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-auto2_86-4"><sup><i><b>e</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFIntel" class="citation web cs1">Intel. <a rel="nofollow" class="external text" href="https://github.com/intel/compute-runtime#supported-platforms">"Intel compute-runtime, Supported Platforms"</a>. <i><a href="/wiki/GitHub" title="GitHub">GitHub</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">16 April</span> 2021</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=GitHub&amp;rft.atitle=Intel+compute-runtime%2C+Supported+Platforms&amp;rft.au=Intel&amp;rft_id=https%3A%2F%2Fgithub.com%2Fintel%2Fcompute-runtime%23supported-platforms&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-braswell_gpu_model-87"><span class="mw-cite-backlink"><b><a href="#cite_ref-braswell_gpu_model_87-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.notebookcheck.net/Intel-HD-Graphics-Braswell.146746.0.html">"Intel HD Graphics (Braswell)"</a>. <i>notebookcheck.net</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2016-01-26</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=notebookcheck.net&amp;rft.atitle=Intel+HD+Graphics+%28Braswell%29&amp;rft_id=http%3A%2F%2Fwww.notebookcheck.net%2FIntel-HD-Graphics-Braswell.146746.0.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-88"><span class="mw-cite-backlink"><b><a href="#cite_ref-88">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.khronos.org/conformance/adopters/conformant-products#submission_620">"Khronos Vulkan Conformant Products"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Khronos+Vulkan+Conformant+Products&amp;rft_id=https%3A%2F%2Fwww.khronos.org%2Fconformance%2Fadopters%2Fconformant-products%23submission_620&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-auto-89"><span class="mw-cite-backlink">^ <a href="#cite_ref-auto_89-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-auto_89-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.khronos.org/conformance/adopters/conformant-products#submission_634">"Khronos Vulkan Conformant Products"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Khronos+Vulkan+Conformant+Products&amp;rft_id=https%3A%2F%2Fwww.khronos.org%2Fconformance%2Fadopters%2Fconformant-products%23submission_634&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-90"><span class="mw-cite-backlink"><b><a href="#cite_ref-90">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/download/19344/intel-graphics-windows-10-windows-11-dch-drivers.html">"Driver Version: 31.0.101.2114"</a>. Intel<span class="reference-accessdate">. Retrieved <span class="nowrap">October 20,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Driver+Version%3A+31.0.101.2114&amp;rft.pub=Intel&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fdownload%2F19344%2Fintel-graphics-windows-10-windows-11-dch-drivers.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-auto1-91"><span class="mw-cite-backlink">^ <a href="#cite_ref-auto1_91-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-auto1_91-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFMichael_Larabel2017" class="citation web cs1">Michael Larabel (20 January 2017). <a rel="nofollow" class="external text" href="http://www.phoronix.com/scan.php?page=news_item&amp;px=Intel-Beignet-1.3-Released">"Beignet 1.3 Released With OpenCL 2.0 Support"</a>. <i><a href="/wiki/Phoronix" class="mw-redirect" title="Phoronix">Phoronix</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Phoronix&amp;rft.atitle=Beignet+1.3+Released+With+OpenCL+2.0+Support&amp;rft.date=2017-01-20&amp;rft.au=Michael+Larabel&amp;rft_id=http%3A%2F%2Fwww.phoronix.com%2Fscan.php%3Fpage%3Dnews_item%26px%3DIntel-Beignet-1.3-Released&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-92"><span class="mw-cite-backlink"><b><a href="#cite_ref-92">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFMichael_Larabel2015" class="citation web cs1">Michael Larabel (27 October 2015). <a rel="nofollow" class="external text" href="https://www.phoronix.com/scan.php?page=news_item&amp;px=Intel-OSS-Kabylake-Start">"Intel Is Already Publishing Open-Source 'Kabylake' Graphics Driver Patches"</a>. <i><a href="/wiki/Phoronix" class="mw-redirect" title="Phoronix">Phoronix</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Phoronix&amp;rft.atitle=Intel+Is+Already+Publishing+Open-Source+%27Kabylake%27+Graphics+Driver+Patches&amp;rft.date=2015-10-27&amp;rft.au=Michael+Larabel&amp;rft_id=https%3A%2F%2Fwww.phoronix.com%2Fscan.php%3Fpage%3Dnews_item%26px%3DIntel-OSS-Kabylake-Start&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-93"><span class="mw-cite-backlink"><b><a href="#cite_ref-93">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/download/19344/intel-graphics-windows-10-windows-11-dch-drivers.html">"Driver Version: 31.0.101.3729"</a>. Intel<span class="reference-accessdate">. Retrieved <span class="nowrap">October 20,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Driver+Version%3A+31.0.101.3729&amp;rft.pub=Intel&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fdownload%2F19344%2Fintel-graphics-windows-10-windows-11-dch-drivers.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-94"><span class="mw-cite-backlink"><b><a href="#cite_ref-94">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.khronos.org/opencl/">"OpenCL - The open standard for parallel programming of heterogeneous systems"</a>. 21 July 2013.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=OpenCL+-+The+open+standard+for+parallel+programming+of+heterogeneous+systems&amp;rft.date=2013-07-21&amp;rft_id=https%3A%2F%2Fwww.khronos.org%2Fopencl%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-95"><span class="mw-cite-backlink"><b><a href="#cite_ref-95">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/283">"iris: Add a new experimental Gallium driver for Intel Gen8+ GPUs (!283) · Merge Requests · Mesa / mesa"</a>. <i>GitLab</i>. 20 February 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">2023-07-03</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=GitLab&amp;rft.atitle=iris%3A+Add+a+new+experimental+Gallium+driver+for+Intel+Gen8%2B+GPUs+%28%21283%29+%C2%B7+Merge+Requests+%C2%B7+Mesa+%2F+mesa&amp;rft.date=2019-02-20&amp;rft_id=https%3A%2F%2Fgitlab.freedesktop.org%2Fmesa%2Fmesa%2F-%2Fmerge_requests%2F283&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-96"><span class="mw-cite-backlink"><b><a href="#cite_ref-96">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/11146">"initial crocus driver submission (!11146) · Merge Requests · Mesa / mesa"</a>. <i>GitLab</i>. 2 June 2021<span class="reference-accessdate">. Retrieved <span class="nowrap">2023-07-03</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=GitLab&amp;rft.atitle=initial+crocus+driver+submission+%28%2111146%29+%C2%B7+Merge+Requests+%C2%B7+Mesa+%2F+mesa&amp;rft.date=2021-06-02&amp;rft_id=https%3A%2F%2Fgitlab.freedesktop.org%2Fmesa%2Fmesa%2F-%2Fmerge_requests%2F11146&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-97"><span class="mw-cite-backlink"><b><a href="#cite_ref-97">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFMichael_Larabel2021" class="citation web cs1">Michael Larabel (3 December 2021). <a rel="nofollow" class="external text" href="https://www.phoronix.com/news/Mesa-Classic-Retired">"Mesa's Classic Drivers Have Been Retired - Affecting ATI R100/R200 &amp; More"</a>. <i><a href="/wiki/Phoronix" class="mw-redirect" title="Phoronix">Phoronix</a></i><span class="reference-accessdate">. Retrieved <span class="nowrap">2023-07-03</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Phoronix&amp;rft.atitle=Mesa%27s+Classic+Drivers+Have+Been+Retired+-+Affecting+ATI+R100%2FR200+%26+More&amp;rft.date=2021-12-03&amp;rft.au=Michael+Larabel&amp;rft_id=https%3A%2F%2Fwww.phoronix.com%2Fnews%2FMesa-Classic-Retired&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-98"><span class="mw-cite-backlink"><b><a href="#cite_ref-98">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://github.com/intel/compute-runtime/releases?page=1">"Releases · intel/Compute-runtime"</a>. <i><a href="/wiki/GitHub" title="GitHub">GitHub</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=GitHub&amp;rft.atitle=Releases+%C2%B7+intel%2FCompute-runtime&amp;rft_id=https%3A%2F%2Fgithub.com%2Fintel%2Fcompute-runtime%2Freleases%3Fpage%3D1&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-99"><span class="mw-cite-backlink"><b><a href="#cite_ref-99">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFWang2018" class="citation pressrelease cs1">Wang, Hongbo (18 October 2018). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20210116125127/https://01.org/igvt-g/blogs/wangbo85/2018/2018-q3-release-kvmgt-intel-gvt-g-kvm">"2018-Q3 release of KVMGT (Intel GVT-g for KVM)"</a> (Press release). <a href="/wiki/Intel_Developer_Zone" title="Intel Developer Zone">Intel Open Source Technology Center</a>. Archived from <a rel="nofollow" class="external text" href="https://01.org/igvt-g/blogs/wangbo85/2018/2018-q3-release-kvmgt-intel-gvt-g-kvm">the original</a> on 16 January 2021<span class="reference-accessdate">. Retrieved <span class="nowrap">14 August</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=2018-Q3+release+of+KVMGT+%28Intel+GVT-g+for+KVM%29&amp;rft.pub=Intel+Open+Source+Technology+Center&amp;rft.date=2018-10-18&amp;rft.aulast=Wang&amp;rft.aufirst=Hongbo&amp;rft_id=https%3A%2F%2F01.org%2Figvt-g%2Fblogs%2Fwangbo85%2F2018%2F2018-q3-release-kvmgt-intel-gvt-g-kvm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-100"><span class="mw-cite-backlink"><b><a href="#cite_ref-100">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFWang2018" class="citation pressrelease cs1">Wang, Hongbo (18 October 2018). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20210116121119/https://01.org/igvt-g/blogs/wangbo85/2018/2018-q3-release-xengt-intel-gvt-g-xen">"2018-Q3 release of XenGT (Intel GVT-g for Xen)"</a> (Press release). <a href="/wiki/Intel_Developer_Zone" title="Intel Developer Zone">Intel Open Source Technology Center</a>. Archived from <a rel="nofollow" class="external text" href="https://01.org/igvt-g/blogs/wangbo85/2018/2018-q3-release-xengt-intel-gvt-g-xen">the original</a> on 16 January 2021<span class="reference-accessdate">. Retrieved <span class="nowrap">14 August</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=2018-Q3+release+of+XenGT+%28Intel+GVT-g+for+Xen%29&amp;rft.pub=Intel+Open+Source+Technology+Center&amp;rft.date=2018-10-18&amp;rft.aulast=Wang&amp;rft.aufirst=Hongbo&amp;rft_id=https%3A%2F%2F01.org%2Figvt-g%2Fblogs%2Fwangbo85%2F2018%2F2018-q3-release-xengt-intel-gvt-g-xen&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-101"><span class="mw-cite-backlink"><b><a href="#cite_ref-101">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/doc/datasheet/core-i5-600-i3-500-pentium-6000-datasheet-vol-1.pdf">"Intel Core i5-600, i3-500 Desktop Processor Series, Intel Pentium Desktop Processor 6000 Series"</a> <span class="cs1-format">(PDF)</span> (PDF). <a href="/wiki/Intel" title="Intel">Intel</a>. January 2011<span class="reference-accessdate">. Retrieved <span class="nowrap">11 May</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Core+i5-600%2C+i3-500+Desktop+Processor+Series%2C+Intel+Pentium+Desktop+Processor+6000+Series&amp;rft.pub=Intel&amp;rft.date=2011-01&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fdoc%2Fdatasheet%2Fcore-i5-600-i3-500-pentium-6000-datasheet-vol-1.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-intel_driver_hevc-102"><span class="mw-cite-backlink">^ <a href="#cite_ref-intel_driver_hevc_102-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-intel_driver_hevc_102-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-intel_driver_hevc_102-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFRobert_U2015" class="citation web cs1">Robert_U (19 January 2015). <a rel="nofollow" class="external text" href="https://communities.intel.com/thread/59216?tstart=0">"Intel Iris and HD Graphics Driver update posted for Haswell and Broadwell version 15.36.14.4080"</a>. <i>Intel Communities</i>. <a href="/wiki/Intel" title="Intel">Intel</a><span class="reference-accessdate">. Retrieved <span class="nowrap">16 April</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel+Communities&amp;rft.atitle=Intel+Iris+and+HD+Graphics+Driver+update+posted+for+Haswell+and+Broadwell+version+15.36.14.4080&amp;rft.date=2015-01-19&amp;rft.au=Robert_U&amp;rft_id=https%3A%2F%2Fcommunities.intel.com%2Fthread%2F59216%3Ftstart%3D0&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-103"><span class="mw-cite-backlink"><b><a href="#cite_ref-103">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/datasheets/5th-gen-core-family-datasheet-vol-1.pdf">"5th Generation Intel Core Processor Family Datasheet Vol. 1"</a> <span class="cs1-format">(PDF)</span> (PDF). <a href="/wiki/Intel" title="Intel">Intel</a>. 1 June 2015<span class="reference-accessdate">. Retrieved <span class="nowrap">16 April</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=5th+Generation+Intel+Core+Processor+Family+Datasheet+Vol.+1&amp;rft.pub=Intel&amp;rft.date=2015-06-01&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fdatasheets%2F5th-gen-core-family-datasheet-vol-1.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-104"><span class="mw-cite-backlink"><b><a href="#cite_ref-104">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/datasheets/desktop-5th-gen-core-family-datasheet-vol-1.pdf">"Desktop 5th Gen Intel Core Processor Family Datasheet, Vol. 1"</a> <span class="cs1-format">(PDF)</span> (PDF). <a href="/wiki/Intel" title="Intel">Intel</a>. 27 May 2015<span class="reference-accessdate">. Retrieved <span class="nowrap">16 April</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Desktop+5th+Gen+Intel+Core+Processor+Family+Datasheet%2C+Vol.+1&amp;rft.pub=Intel&amp;rft.date=2015-05-27&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fdatasheets%2Fdesktop-5th-gen-core-family-datasheet-vol-1.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-105"><span class="mw-cite-backlink"><b><a href="#cite_ref-105">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/datasheets/desktop-6th-gen-core-family-datasheet-vol-1.pdf">"6th Generation Intel Processor Datasheet"</a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/Intel" title="Intel">Intel</a>. October 2015<span class="reference-accessdate">. Retrieved <span class="nowrap">12 February</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=6th+Generation+Intel+Processor+Datasheet&amp;rft.pub=Intel&amp;rft.date=2015-10&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fdatasheets%2Fdesktop-6th-gen-core-family-datasheet-vol-1.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-106"><span class="mw-cite-backlink"><b><a href="#cite_ref-106">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/content/dam/www/public/us/en/documents/datasheets/7th-gen-core-family-mobile-u-y-processor-lines-datasheet-vol-1.pdf">"Datasheet, Vol. 1: 7th Gen Intel Core Processor U/Y-Platforms"</a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/Intel" title="Intel">Intel</a>. August 2016<span class="reference-accessdate">. Retrieved <span class="nowrap">2020-01-24</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Datasheet%2C+Vol.+1%3A+7th+Gen+Intel+Core+Processor+U%2FY-Platforms&amp;rft.pub=Intel&amp;rft.date=2016-08&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fdatasheets%2F7th-gen-core-family-mobile-u-y-processor-lines-datasheet-vol-1.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-:0-107"><span class="mw-cite-backlink">^ <a href="#cite_ref-:0_107-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-:0_107-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/docs/processors/core/8th-gen-core-family-datasheet-vol-1.html">"8th and 9th Generation Intel Core Processor Families Datasheet, Volume 1 of 2"</a>. <i>Intel</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2020-01-24</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel&amp;rft.atitle=8th+and+9th+Generation+Intel+Core+Processor+Families+Datasheet%2C+Volume+1+of+2&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fproducts%2Fdocs%2Fprocessors%2Fcore%2F8th-gen-core-family-datasheet-vol-1.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-108"><span class="mw-cite-backlink"><b><a href="#cite_ref-108">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/docs/processors/core/8th-gen-core-datasheet-vol-1.html">"8th Gen Intel Core Processor Family Datasheet, Vol. 1"</a>. <i>Intel</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2020-07-19</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel&amp;rft.atitle=8th+Gen+Intel+Core+Processor+Family+Datasheet%2C+Vol.+1&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fproducts%2Fdocs%2Fprocessors%2Fcore%2F8th-gen-core-datasheet-vol-1.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-109"><span class="mw-cite-backlink"><b><a href="#cite_ref-109">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1 cs1-prop-foreign-lang-source"><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/xl/es/products/docs/processors/core/10th-gen-core-families-datasheet-vol-1.html">"10th Gen Intel Core Processor Families Datasheet, Vol. 1"</a>. <i>Intel</i> (in Spanish)<span class="reference-accessdate">. Retrieved <span class="nowrap">2020-07-19</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel&amp;rft.atitle=10th+Gen+Intel+Core+Processor+Families+Datasheet%2C+Vol.+1&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fxl%2Fes%2Fproducts%2Fdocs%2Fprocessors%2Fcore%2F10th-gen-core-families-datasheet-vol-1.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-110"><span class="mw-cite-backlink"><b><a href="#cite_ref-110">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/products/docs/processors/core/10th-gen-core-families-datasheet-vol-1.html">"10th Gen Intel Core Processor Families Datasheet, Vol. 1"</a>. <i>Intel</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2020-07-19</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel&amp;rft.atitle=10th+Gen+Intel+Core+Processor+Families+Datasheet%2C+Vol.+1&amp;rft_id=https%3A%2F%2Fwww.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fproducts%2Fdocs%2Fprocessors%2Fcore%2F10th-gen-core-families-datasheet-vol-1.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-111"><span class="mw-cite-backlink"><b><a href="#cite_ref-111">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://cdrdv2.intel.com/v1/dl/getContent/631121">"11th Generation Intel Core ProcessorDatasheet, Volume 1 of 2 Supporting 11th Generation Intel Core Processor Families, IntelPentium Processors, Intel Celeron Processors for UP3, UP4, and H35 Platform, formerly known as Tiger Lake"</a>. January 2021<span class="reference-accessdate">. Retrieved <span class="nowrap">2021-03-17</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=11th+Generation+Intel+Core+ProcessorDatasheet%2C+Volume+1+of+2+Supporting+11th+Generation+Intel+Core+Processor+Families%2C+IntelPentium+Processors%2C+Intel+Celeron+Processors+for+UP3%2C+UP4%2C+and+H35+Platform%2C+formerly+known+as+Tiger+Lake&amp;rft.date=2021-01&amp;rft_id=https%3A%2F%2Fcdrdv2.intel.com%2Fv1%2Fdl%2FgetContent%2F631121&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-112"><span class="mw-cite-backlink"><b><a href="#cite_ref-112">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://archive.org/details/655258-005">"12th Generation Intel Core Processors"</a>. March 2022<span class="reference-accessdate">. Retrieved <span class="nowrap">2022-03-27</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=12th+Generation+Intel+Core+Processors&amp;rft.date=2022-03&amp;rft_id=https%3A%2F%2Farchive.org%2Fdetails%2F655258-005&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-113"><span class="mw-cite-backlink"><b><a href="#cite_ref-113">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://edc.intel.com/content/www/us/en/design/products/platforms/details/raptor-lake-s/13th-generation-core-processors-datasheet-volume-1-of-2/002/hardware-accelerated-video-decode/">"Hardware Accelerated Video Decode - 002 - ID:743844 | 13th Generation Intel® Core™ Processors"</a>. <i>edc.intel.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2022-12-24</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=edc.intel.com&amp;rft.atitle=Hardware+Accelerated+Video+Decode+-+002+-+ID%3A743844+%7C+13th+Generation+Intel%C2%AE+Core%E2%84%A2+Processors&amp;rft_id=https%3A%2F%2Fedc.intel.com%2Fcontent%2Fwww%2Fus%2Fen%2Fdesign%2Fproducts%2Fplatforms%2Fdetails%2Fraptor-lake-s%2F13th-generation-core-processors-datasheet-volume-1-of-2%2F002%2Fhardware-accelerated-video-decode%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-braswell_gpu-114"><span class="mw-cite-backlink"><b><a href="#cite_ref-braswell_gpu_114-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www-ssl.intel.com/content/dam/www/public/us/en/documents/datasheets/pentium-celeron-n-series-datasheet-vol-1.pdf">"N-series Intel Pentium Processors and Intel Celeron Processors Datasheet – Volume 1 of 3"</a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/Intel" title="Intel">Intel</a>. 2015-04-01. pp.&#160;77–79<span class="reference-accessdate">. Retrieved <span class="nowrap">2016-02-08</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=N-series+Intel+Pentium+Processors+and+Intel+Celeron+Processors+Datasheet+%E2%80%93+Volume+1+of+3&amp;rft.pages=77-79&amp;rft.pub=Intel&amp;rft.date=2015-04-01&amp;rft_id=https%3A%2F%2Fwww-ssl.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fdatasheets%2Fpentium-celeron-n-series-datasheet-vol-1.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span><sup class="noprint Inline-Template"><span style="white-space: nowrap;">&#91;<i><a href="/wiki/Wikipedia:Link_rot" title="Wikipedia:Link rot"><span title="&#160;Dead link tagged January 2023">permanent dead link</span></a></i>&#93;</span></sup></span>
</li>
<li id="cite_note-118"><span class="mw-cite-backlink"><b><a href="#cite_ref-118">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/datasheets/pentium-celeron-n-series-j-series-datasheet-vol-1.pdf">"Intel Pentium and Celeron Processor N- and J- Series"</a> <span class="cs1-format">(PDF)</span>. <i>Intel</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2017-06-03</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel&amp;rft.atitle=Intel+Pentium+and+Celeron+Processor+N-+and+J-+Series&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fdatasheets%2Fpentium-celeron-n-series-j-series-datasheet-vol-1.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-119"><span class="mw-cite-backlink"><b><a href="#cite_ref-119">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation news cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20180225113450/https://01.org/linuxgraphics/downloads/2017q2-intel-graphics-stack-recipe">"2017Q2 Intel Graphics Stack Recipe"</a>. <i>01.org</i>. 2017-07-06. Archived from <a rel="nofollow" class="external text" href="https://01.org/linuxgraphics/downloads/2017q2-intel-graphics-stack-recipe">the original</a> on 2018-02-25<span class="reference-accessdate">. Retrieved <span class="nowrap">2017-08-14</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=01.org&amp;rft.atitle=2017Q2+Intel+Graphics+Stack+Recipe&amp;rft.date=2017-07-06&amp;rft_id=https%3A%2F%2F01.org%2Flinuxgraphics%2Fdownloads%2F2017q2-intel-graphics-stack-recipe&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-:1-120"><span class="mw-cite-backlink">^ <a href="#cite_ref-:1_120-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-:1_120-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/datasheets/atom-z36xxx-z37xxx-datasheet-vol-1.pdf">"Intel Atom Processor Z3600 and Z3700 Series Datasheet"</a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/Intel" title="Intel">Intel</a>. December 2014<span class="reference-accessdate">. Retrieved <span class="nowrap">12 February</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Atom+Processor+Z3600+and+Z3700+Series+Datasheet&amp;rft.pub=Intel&amp;rft.date=2014-12&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fdatasheets%2Fatom-z36xxx-z37xxx-datasheet-vol-1.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
<li id="cite_note-cherry_trail_gpu-121"><span class="mw-cite-backlink"><b><a href="#cite_ref-cherry_trail_gpu_121-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www-ssl.intel.com/content/dam/www/public/us/en/documents/datasheets/atom-z8000-datasheet-vol-1.pdf">"Intel Atom Z8000 Processor Series Datasheet (Volume 1 of 2)"</a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/Intel" title="Intel">Intel</a>. 2016-03-01. p.&#160;130<span class="reference-accessdate">. Retrieved <span class="nowrap">2016-04-24</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Atom+Z8000+Processor+Series+Datasheet+%28Volume+1+of+2%29&amp;rft.pages=130&amp;rft.pub=Intel&amp;rft.date=2016-03-01&amp;rft_id=https%3A%2F%2Fwww-ssl.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fdatasheets%2Fatom-z8000-datasheet-vol-1.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span><sup class="noprint Inline-Template"><span style="white-space: nowrap;">&#91;<i><a href="/wiki/Wikipedia:Link_rot" title="Wikipedia:Link rot"><span title="&#160;Dead link tagged January 2023">permanent dead link</span></a></i>&#93;</span></sup></span>
</li>
<li id="cite_note-122"><span class="mw-cite-backlink"><b><a href="#cite_ref-122">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://01.org/linuxgraphics/documentation">"Linux Graphics, Documentation"</a>. <i>Intel Open Source Technology Center</i>. 01.org. 2014-01-12<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-01-12</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Intel+Open+Source+Technology+Center&amp;rft.atitle=Linux+Graphics%2C+Documentation&amp;rft.date=2014-01-12&amp;rft_id=https%3A%2F%2F01.org%2Flinuxgraphics%2Fdocumentation&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AIntel+Graphics+Technology" class="Z3988"></span></span>
</li>
</ol></div>
<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Intel_Graphics_Technology&amp;action=edit&amp;section=43" title="Edit section: External links"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><a rel="nofollow" class="external text" href="https://www.intel.com/content/www/us/en/developer/tools/graphics-performance-analyzers/overview.html">Intel Graphics Performance Analyzers 2024.1</a></li>
<li><a rel="nofollow" class="external text" href="http://www.realworldtech.com/intel-dram/2/">Intel's Embedded DRAM</a></li>
<li><a rel="nofollow" class="external text" href="https://01.org/linuxgraphics/documentation">Intel Open Source Technology Center: Linux graphics documentation</a> (includes the GPU manuals)</li></ul>
<div class="navbox-styles"><style data-mw-deduplicate="TemplateStyles:r1129693374">.mw-parser-output .hlist dl,.mw-parser-output .hlist ol,.mw-parser-output .hlist ul{margin:0;padding:0}.mw-parser-output .hlist dd,.mw-parser-output .hlist dt,.mw-parser-output .hlist li{margin:0;display:inline}.mw-parser-output .hlist.inline,.mw-parser-output .hlist.inline dl,.mw-parser-output .hlist.inline ol,.mw-parser-output .hlist.inline ul,.mw-parser-output .hlist dl dl,.mw-parser-output .hlist dl ol,.mw-parser-output .hlist dl ul,.mw-parser-output .hlist ol dl,.mw-parser-output .hlist ol ol,.mw-parser-output .hlist ol ul,.mw-parser-output .hlist ul dl,.mw-parser-output .hlist ul ol,.mw-parser-output .hlist ul ul{display:inline}.mw-parser-output .hlist .mw-empty-li{display:none}.mw-parser-output .hlist dt::after{content:": "}.mw-parser-output .hlist dd::after,.mw-parser-output .hlist li::after{content:" · ";font-weight:bold}.mw-parser-output .hlist dd:last-child::after,.mw-parser-output .hlist dt:last-child::after,.mw-parser-output .hlist li:last-child::after{content:none}.mw-parser-output .hlist dd dd:first-child::before,.mw-parser-output .hlist dd dt:first-child::before,.mw-parser-output .hlist dd li:first-child::before,.mw-parser-output .hlist dt dd:first-child::before,.mw-parser-output .hlist dt dt:first-child::before,.mw-parser-output .hlist dt li:first-child::before,.mw-parser-output .hlist li dd:first-child::before,.mw-parser-output .hlist li dt:first-child::before,.mw-parser-output .hlist li li:first-child::before{content:" (";font-weight:normal}.mw-parser-output .hlist dd dd:last-child::after,.mw-parser-output .hlist dd dt:last-child::after,.mw-parser-output .hlist dd li:last-child::after,.mw-parser-output .hlist dt dd:last-child::after,.mw-parser-output .hlist dt dt:last-child::after,.mw-parser-output .hlist dt li:last-child::after,.mw-parser-output .hlist li dd:last-child::after,.mw-parser-output .hlist li dt:last-child::after,.mw-parser-output .hlist li li:last-child::after{content:")";font-weight:normal}.mw-parser-output .hlist ol{counter-reset:listitem}.mw-parser-output .hlist ol>li{counter-increment:listitem}.mw-parser-output .hlist ol>li::before{content:" "counter(listitem)"\a0 "}.mw-parser-output .hlist dd ol>li:first-child::before,.mw-parser-output .hlist dt ol>li:first-child::before,.mw-parser-output .hlist li ol>li:first-child::before{content:" ("counter(listitem)"\a0 "}</style><style data-mw-deduplicate="TemplateStyles:r1061467846">.mw-parser-output .navbox{box-sizing:border-box;border:1px solid #a2a9b1;width:100%;clear:both;font-size:88%;text-align:center;padding:1px;margin:1em auto 0}.mw-parser-output .navbox .navbox{margin-top:0}.mw-parser-output .navbox+.navbox,.mw-parser-output .navbox+.navbox-styles+.navbox{margin-top:-1px}.mw-parser-output .navbox-inner,.mw-parser-output .navbox-subgroup{width:100%}.mw-parser-output .navbox-group,.mw-parser-output .navbox-title,.mw-parser-output .navbox-abovebelow{padding:0.25em 1em;line-height:1.5em;text-align:center}.mw-parser-output .navbox-group{white-space:nowrap;text-align:right}.mw-parser-output .navbox,.mw-parser-output .navbox-subgroup{background-color:#fdfdfd}.mw-parser-output .navbox-list{line-height:1.5em;border-color:#fdfdfd}.mw-parser-output .navbox-list-with-group{text-align:left;border-left-width:2px;border-left-style:solid}.mw-parser-output tr+tr>.navbox-abovebelow,.mw-parser-output tr+tr>.navbox-group,.mw-parser-output tr+tr>.navbox-image,.mw-parser-output tr+tr>.navbox-list{border-top:2px solid #fdfdfd}.mw-parser-output .navbox-title{background-color:#ccf}.mw-parser-output .navbox-abovebelow,.mw-parser-output .navbox-group,.mw-parser-output .navbox-subgroup .navbox-title{background-color:#ddf}.mw-parser-output .navbox-subgroup .navbox-group,.mw-parser-output .navbox-subgroup .navbox-abovebelow{background-color:#e6e6ff}.mw-parser-output .navbox-even{background-color:#f7f7f7}.mw-parser-output .navbox-odd{background-color:transparent}.mw-parser-output .navbox .hlist td dl,.mw-parser-output .navbox .hlist td ol,.mw-parser-output .navbox .hlist td ul,.mw-parser-output .navbox td.hlist dl,.mw-parser-output .navbox td.hlist ol,.mw-parser-output .navbox td.hlist ul{padding:0.125em 0}.mw-parser-output .navbox .navbar{display:block;font-size:100%}.mw-parser-output .navbox-title .navbar{float:left;text-align:left;margin-right:0.5em}</style></div><div role="navigation" class="navbox" aria-labelledby="Graphics_processing_unit" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><style data-mw-deduplicate="TemplateStyles:r1063604349">.mw-parser-output .navbar{display:inline;font-size:88%;font-weight:normal}.mw-parser-output .navbar-collapse{float:left;text-align:left}.mw-parser-output .navbar-boxtext{word-spacing:0}.mw-parser-output .navbar ul{display:inline-block;white-space:nowrap;line-height:inherit}.mw-parser-output .navbar-brackets::before{margin-right:-0.125em;content:"[ "}.mw-parser-output .navbar-brackets::after{margin-left:-0.125em;content:" ]"}.mw-parser-output .navbar li{word-spacing:-0.125em}.mw-parser-output .navbar a>span,.mw-parser-output .navbar a>abbr{text-decoration:inherit}.mw-parser-output .navbar-mini abbr{font-variant:small-caps;border-bottom:none;text-decoration:none;cursor:inherit}.mw-parser-output .navbar-ct-full{font-size:114%;margin:0 7em}.mw-parser-output .navbar-ct-mini{font-size:114%;margin:0 4em}</style><div class="navbar plainlinks hlist navbar-mini"><ul><li class="nv-view"><a href="/wiki/Template:Graphics_Processing_Unit" title="Template:Graphics Processing Unit"><abbr title="View this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Graphics_Processing_Unit" title="Template talk:Graphics Processing Unit"><abbr title="Discuss this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">t</abbr></a></li><li class="nv-edit"><a href="/wiki/Special:EditPage/Template:Graphics_Processing_Unit" title="Special:EditPage/Template:Graphics Processing Unit"><abbr title="Edit this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">e</abbr></a></li></ul></div><div id="Graphics_processing_unit" style="font-size:114%;margin:0 4em"><a href="/wiki/Graphics_processing_unit" title="Graphics processing unit">Graphics processing unit</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%">GPU</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Desktop</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/List_of_Intel_graphics_processing_units" title="List of Intel graphics processing units">Intel</a>
<ul><li><a href="/wiki/Intel_Arc" title="Intel Arc">Arc</a></li>
<li><a class="mw-selflink selflink">GT</a></li></ul></li>
<li><a href="/wiki/List_of_Nvidia_graphics_processing_units" title="List of Nvidia graphics processing units">Nvidia</a>
<ul><li><a href="/wiki/GeForce" title="GeForce">GeForce</a></li>
<li><a href="/wiki/Quadro" title="Quadro">Quadro</a></li>
<li><a href="/wiki/Nvidia_Tesla" title="Nvidia Tesla">Tesla</a></li>
<li><a href="/wiki/Nvidia_Tegra" class="mw-redirect" title="Nvidia Tegra">Tegra</a></li></ul></li>
<li><a href="/wiki/List_of_AMD_graphics_processing_units" title="List of AMD graphics processing units">AMD</a>
<ul><li><a href="/wiki/Radeon" title="Radeon">Radeon</a></li>
<li><a href="/wiki/Radeon_Pro" title="Radeon Pro">Radeon Pro</a></li>
<li><a href="/wiki/AMD_Instinct" title="AMD Instinct">Instinct</a></li></ul></li>
<li><a href="/wiki/Matrox" title="Matrox">Matrox</a></li>
<li><a href="/wiki/InfiniteReality" title="InfiniteReality">InfiniteReality</a></li>
<li><a href="/wiki/NEC_%C2%B5PD7220" class="mw-redirect" title="NEC µPD7220">NEC µPD7220</a></li>
<li><a href="/wiki/Comparison_of_3dfx_graphics_processing_units" class="mw-redirect" title="Comparison of 3dfx graphics processing units">3dfx Voodoo</a></li>
<li><a href="/wiki/S3_Graphics" title="S3 Graphics">S3</a></li>
<li><a href="/wiki/Glaze3D" title="Glaze3D">Glaze3D</a></li>
<li><a href="/wiki/Apple_silicon" title="Apple silicon">Apple silicon</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Mobile</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Adreno" title="Adreno">Adreno</a></li>
<li><a href="/wiki/Apple_silicon" title="Apple silicon">Apple silicon</a></li>
<li><a href="/wiki/Mali_(GPU)" class="mw-redirect" title="Mali (GPU)">Mali</a></li>
<li><a href="/wiki/PowerVR" title="PowerVR">PowerVR</a></li>
<li><a href="/wiki/VideoCore" title="VideoCore">VideoCore</a></li>
<li><a href="/wiki/Vivante_Corporation" title="Vivante Corporation">Vivante</a></li>
<li><a href="/wiki/Imageon" title="Imageon">Imageon</a></li>
<li><a href="/wiki/Intel_2700G" title="Intel 2700G">Intel 2700G</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Architecture</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Compute_kernel" title="Compute kernel">Compute kernel</a></li>
<li><a href="/wiki/Semiconductor_device_fabrication" title="Semiconductor device fabrication">Fabrication</a>
<ul><li><a href="/wiki/CMOS" title="CMOS">CMOS</a></li>
<li><a href="/wiki/FinFET" class="mw-redirect" title="FinFET">FinFET</a></li>
<li><a href="/wiki/MOSFET" title="MOSFET">MOSFET</a></li></ul></li>
<li><a href="/wiki/Graphics_pipeline" title="Graphics pipeline">Graphics pipeline</a>
<ul><li><a href="/wiki/Geometry_pipelines" title="Geometry pipelines">Geometry</a></li>
<li><a href="/wiki/Vertex_pipeline" title="Vertex pipeline">Vertex</a></li></ul></li>
<li><a href="/wiki/High-dynamic-range_rendering" title="High-dynamic-range rendering">HDR rendering</a></li>
<li><a href="/wiki/Multiply%E2%80%93accumulate_operation" title="Multiply–accumulate operation">MAC</a></li>
<li><a href="/wiki/Rasterisation" title="Rasterisation">Rasterisation</a>
<ul><li><a href="/wiki/Shading" title="Shading">Shading</a></li></ul></li>
<li><a href="/wiki/Ray-tracing_hardware" title="Ray-tracing hardware">Ray-tracing</a></li>
<li><a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>
<ul><li><a href="/wiki/Single_instruction,_multiple_threads" title="Single instruction, multiple threads">SIMT</a></li></ul></li>
<li><a href="/wiki/Tessellation_(computer_graphics)" title="Tessellation (computer graphics)">Tessellation</a></li>
<li><a href="/wiki/Transform,_clipping,_and_lighting" title="Transform, clipping, and lighting">T&amp;L</a></li>
<li><a href="/wiki/Tiled_rendering" title="Tiled rendering">Tiled rendering</a></li>
<li><a href="/wiki/Unified_shader_model" title="Unified shader model">Unified shader model</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Components</th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Blitter" title="Blitter">Blitter</a></li>
<li><a href="/wiki/Geometry_processing" title="Geometry processing">Geometry processor</a></li>
<li><a href="/wiki/Input%E2%80%93output_memory_management_unit" title="Input–output memory management unit">Input–output memory management unit</a></li>
<li><a href="/wiki/Render_output_unit" title="Render output unit">Render output unit</a></li>
<li><a href="/wiki/Shader" title="Shader">Shader unit</a></li>
<li><a href="/wiki/Stream_processing" title="Stream processing">Stream processor</a></li>
<li><a href="/wiki/Tensor" title="Tensor">Tensor unit</a></li>
<li><a href="/wiki/Texture_mapping_unit" title="Texture mapping unit">Texture mapping unit</a></li>
<li><a href="/wiki/Video_display_controller" title="Video display controller">Video display controller</a></li>
<li><a href="/wiki/Video_processing_unit" class="mw-redirect" title="Video processing unit">Video processing unit</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Memory</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Direct_memory_access" title="Direct memory access">DMA</a></li>
<li><a href="/wiki/Framebuffer" title="Framebuffer">Framebuffer</a></li>
<li><a href="/wiki/SGRAM" class="mw-redirect" title="SGRAM">SGRAM</a>
<ul><li><a href="/wiki/GDDR_SDRAM" title="GDDR SDRAM">GDDR</a></li>
<li><a href="/wiki/GDDR2" class="mw-redirect" title="GDDR2">GDDR2</a></li>
<li><a href="/wiki/GDDR3" class="mw-redirect" title="GDDR3">GDDR3</a></li>
<li><a href="/wiki/GDDR4" class="mw-redirect" title="GDDR4">GDDR4</a></li>
<li><a href="/wiki/GDDR5" class="mw-redirect" title="GDDR5">GDDR5</a></li>
<li><a href="/wiki/GDDR6" class="mw-redirect" title="GDDR6">GDDR6</a></li>
<li><a href="/wiki/GDDR7" class="mw-redirect" title="GDDR7">GDDR7</a></li></ul></li>
<li><a href="/wiki/High_Bandwidth_Memory" title="High Bandwidth Memory">HBM</a>
<ul><li><a href="/wiki/HBM2" class="mw-redirect" title="HBM2">HBM2</a></li>
<li><a href="/wiki/HBM2E" class="mw-redirect" title="HBM2E">HBM2E</a></li>
<li><a href="/wiki/HBM3" class="mw-redirect" title="HBM3">HBM3</a></li>
<li><a href="/wiki/HBM-PIM" class="mw-redirect" title="HBM-PIM">HBM-PIM</a></li>
<li><a href="/wiki/HBM3E" class="mw-redirect" title="HBM3E">HBM3E</a></li></ul></li>
<li><a href="/wiki/Memory_bandwidth" title="Memory bandwidth">Memory bandwidth</a></li>
<li><a href="/wiki/Memory_controller" title="Memory controller">Memory controller</a></li>
<li><a href="/wiki/Shared_graphics_memory" title="Shared graphics memory">Shared graphics memory</a></li>
<li><a href="/wiki/Texture_memory" title="Texture memory">Texture memory</a></li>
<li><a href="/wiki/Video_RAM_(dual-ported_DRAM)" class="mw-redirect" title="Video RAM (dual-ported DRAM)">VRAM</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Form factor</th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Semiconductor_intellectual_property_core" title="Semiconductor intellectual property core">IP core</a></li>
<li><a href="/wiki/Video_card" class="mw-redirect" title="Video card">Discrete graphics</a>
<ul><li><a href="/wiki/GPU_cluster" title="GPU cluster">Clustering</a></li>
<li><a href="/wiki/GPU_switching" title="GPU switching">Switching</a></li></ul></li>
<li><a href="/wiki/External_GPU" class="mw-redirect" title="External GPU">External graphics</a></li>
<li><a href="/wiki/Integrated_graphics" class="mw-redirect" title="Integrated graphics">Integrated graphics</a></li>
<li><a href="/wiki/System_on_a_chip" title="System on a chip">System on a chip</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Performance</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Clock_rate" title="Clock rate">Clock rate</a></li>
<li><a href="/wiki/Computer_display_standard" class="mw-redirect" title="Computer display standard">Display resolution</a></li>
<li><a href="/wiki/Fillrate" title="Fillrate">Fillrate</a>
<ul><li><a href="/wiki/Gigapixel_image" title="Gigapixel image">Pixel/s</a></li>
<li><a href="/wiki/Texel_(graphics)" title="Texel (graphics)">Texel/s</a></li></ul></li>
<li><a href="/wiki/FLOPS" title="FLOPS">FLOP/s</a></li>
<li><a href="/wiki/Frame_rate" title="Frame rate">Frame rate</a></li>
<li><a href="/wiki/Performance_per_watt" title="Performance per watt">Performance per watt</a></li>
<li><a href="/wiki/Transistor_count" title="Transistor count">Transistor count</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Misc</th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/2D_computer_graphics" title="2D computer graphics">2D</a>
<ul><li><a href="/wiki/Scrolling" title="Scrolling">Scrolling</a></li>
<li><a href="/wiki/Sprite_(computer_graphics)" title="Sprite (computer graphics)">Sprite</a></li>
<li><a href="/wiki/Tile-based_video_game" title="Tile-based video game">Tile</a></li></ul></li>
<li><a href="/wiki/3D_computer_graphics" title="3D computer graphics">3D</a>
<ul><li><a href="/wiki/Global_illumination" title="Global illumination">GI</a></li>
<li><a href="/wiki/Texture_mapping" title="Texture mapping">Texture</a></li></ul></li>
<li><a href="/wiki/Application-specific_integrated_circuit" title="Application-specific integrated circuit">ASIC</a></li>
<li><a href="/wiki/General-purpose_computing_on_graphics_processing_units" title="General-purpose computing on graphics processing units">GPGPU</a></li>
<li><a href="/wiki/Graphics_library" title="Graphics library">Graphics library</a></li>
<li><a href="/wiki/Hardware_acceleration" title="Hardware acceleration">Hardware acceleration</a></li>
<li><a href="/wiki/Digital_image_processing" title="Digital image processing">Image processing</a>
<ul><li><a href="/wiki/Image_compression" title="Image compression">Compression</a></li></ul></li>
<li><a href="/wiki/Parallel_computing" title="Parallel computing">Parallel computing</a></li>
<li><a href="/wiki/Vector_processor" title="Vector processor">Vector processor</a></li>
<li><a href="/wiki/Video_coding_format" title="Video coding format">Video coding</a>
<ul><li><a href="/wiki/Video_codec" title="Video codec">Codec</a></li></ul></li>
<li><a href="/wiki/Very_long_instruction_word" title="Very long instruction word">VLIW</a></li></ul>
</div></td></tr></tbody></table></div>
<div class="navbox-styles"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1061467846"></div><div role="navigation" class="navbox" aria-labelledby="Intel_processors" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1063604349"><div class="navbar plainlinks hlist navbar-mini"><ul><li class="nv-view"><a href="/wiki/Template:Intel_processors" title="Template:Intel processors"><abbr title="View this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Intel_processors" title="Template talk:Intel processors"><abbr title="Discuss this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">t</abbr></a></li><li class="nv-edit"><a href="/wiki/Special:EditPage/Template:Intel_processors" title="Special:EditPage/Template:Intel processors"><abbr title="Edit this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">e</abbr></a></li></ul></div><div id="Intel_processors" style="font-size:114%;margin:0 4em"><a href="/wiki/List_of_Intel_processors" title="List of Intel processors">Intel processors</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%">Lists</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/List_of_Intel_processors" title="List of Intel processors">Processors</a>
<ul><li><a href="/wiki/List_of_Intel_Atom_processors" title="List of Intel Atom processors">Atom</a></li>
<li><a href="/wiki/List_of_Intel_Celeron_processors" title="List of Intel Celeron processors">Celeron</a></li>
<li><a href="/wiki/List_of_Intel_Pentium_processors" title="List of Intel Pentium processors">Pentium</a>
<ul><li><a href="/wiki/List_of_Intel_Pentium_Pro_processors" title="List of Intel Pentium Pro processors">Pro</a></li>
<li><a href="/wiki/List_of_Intel_Pentium_II_processors" title="List of Intel Pentium II processors">II</a></li>
<li><a href="/wiki/List_of_Intel_Pentium_III_processors" title="List of Intel Pentium III processors">III</a></li>
<li><a href="/wiki/List_of_Intel_Pentium_4_processors" title="List of Intel Pentium 4 processors">4</a></li>
<li><a href="/wiki/List_of_Intel_Pentium_D_processors" title="List of Intel Pentium D processors">D</a></li>
<li><a href="/wiki/List_of_Intel_Pentium_M_processors" title="List of Intel Pentium M processors">M</a></li></ul></li>
<li><a href="/wiki/List_of_Intel_Core_processors" title="List of Intel Core processors">Core</a>
<ul><li><a href="/wiki/List_of_Intel_Core_2_processors" title="List of Intel Core 2 processors">2</a></li>
<li><a href="/wiki/List_of_Intel_Core_i3_processors" title="List of Intel Core i3 processors">i3</a></li>
<li><a href="/wiki/List_of_Intel_Core_i5_processors" title="List of Intel Core i5 processors">i5</a></li>
<li><a href="/wiki/List_of_Intel_Core_i7_processors" title="List of Intel Core i7 processors">i7</a></li>
<li><a href="/wiki/List_of_Intel_Core_i9_processors" title="List of Intel Core i9 processors">i9</a></li>
<li><a href="/wiki/List_of_Intel_Core_M_processors" title="List of Intel Core M processors">M</a></li></ul></li>
<li><a href="/wiki/List_of_Intel_Xeon_processors" title="List of Intel Xeon processors">Xeon</a></li>
<li><a href="/wiki/Intel_Quark#List_of_Intel_Quark_processors" title="Intel Quark">Quark</a></li>
<li><a href="/wiki/List_of_Intel_Itanium_processors" title="List of Intel Itanium processors">Itanium</a></li></ul></li>
<li><a href="/wiki/List_of_Intel_CPU_microarchitectures" title="List of Intel CPU microarchitectures">Microarchitectures</a></li>
<li><a href="/wiki/List_of_Intel_chipsets" title="List of Intel chipsets">Chipsets</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/List_of_Intel_CPU_microarchitectures" title="List of Intel CPU microarchitectures">Microarchitectures</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/IA-32" title="IA-32">IA-32</a> (<a href="/wiki/32-bit_computing" title="32-bit computing">32-bit</a>)</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/P5_(microarchitecture)" class="mw-redirect" title="P5 (microarchitecture)">P5</a></li>
<li><a href="/wiki/P6_(microarchitecture)" title="P6 (microarchitecture)">P6</a>
<ul><li><a href="/wiki/Pentium_M" title="Pentium M">P6 variant (Pentium M)</a></li>
<li><a href="/wiki/Yonah_(microprocessor)" title="Yonah (microprocessor)">P6 variant (Enhanced Pentium M)</a></li></ul></li>
<li><a href="/wiki/NetBurst" title="NetBurst">NetBurst</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/X86-64" title="X86-64">x86-64</a> (<a href="/wiki/64-bit_computing" title="64-bit computing">64-bit</a>)</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Intel_Core_(microarchitecture)" title="Intel Core (microarchitecture)">Core</a>
<ul><li><a href="/wiki/Penryn_(microarchitecture)" title="Penryn (microarchitecture)">Penryn</a></li></ul></li>
<li><a href="/wiki/Nehalem_(microarchitecture)" title="Nehalem (microarchitecture)">Nehalem</a>
<ul><li><a href="/wiki/Westmere_(microarchitecture)" title="Westmere (microarchitecture)">Westmere</a></li></ul></li>
<li><a href="/wiki/Sandy_Bridge" title="Sandy Bridge">Sandy Bridge</a>
<ul><li><a href="/wiki/Ivy_Bridge_(microarchitecture)" title="Ivy Bridge (microarchitecture)">Ivy Bridge</a></li></ul></li>
<li><a href="/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a>
<ul><li><a href="/wiki/Broadwell_(microarchitecture)" title="Broadwell (microarchitecture)">Broadwell</a></li></ul></li>
<li><a href="/wiki/Skylake_(microarchitecture)" title="Skylake (microarchitecture)">Skylake</a>
<ul><li><a href="/wiki/Cannon_Lake_(microprocessor)" title="Cannon Lake (microprocessor)">Cannon Lake</a></li></ul></li>
<li><a href="/wiki/Sunny_Cove_(microarchitecture)" title="Sunny Cove (microarchitecture)">Sunny Cove</a>
<ul><li><a href="/wiki/Cypress_Cove_(microarchitecture)" class="mw-redirect" title="Cypress Cove (microarchitecture)">Cypress Cove</a></li></ul></li>
<li><a href="/wiki/Willow_Cove" title="Willow Cove">Willow Cove</a></li>
<li><a href="/wiki/Golden_Cove" title="Golden Cove">Golden Cove</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/X86" title="X86">x86</a> <a href="/wiki/Ultra-low-voltage_processor" title="Ultra-low-voltage processor">ULV</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Bonnell_(microarchitecture)" title="Bonnell (microarchitecture)">Bonnell</a>
<ul><li><a href="/wiki/Saltwell_(microarchitecture)" class="mw-redirect" title="Saltwell (microarchitecture)">Saltwell</a></li>
<li><a href="/wiki/Silvermont" title="Silvermont">Silvermont</a></li></ul></li>
<li><a href="/wiki/Goldmont" title="Goldmont">Goldmont</a>
<ul><li><a href="/wiki/Goldmont_Plus" title="Goldmont Plus">Goldmont Plus</a></li></ul></li>
<li><a href="/wiki/Tremont_(microarchitecture)" title="Tremont (microarchitecture)">Tremont</a>
<ul><li><a href="/wiki/Gracemont_(microarchitecture)" title="Gracemont (microarchitecture)">Gracemont</a></li></ul></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Current products</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th id="x86-64_(64-bit)" scope="row" class="navbox-group" style="width:8.5em"><a href="/wiki/X86-64" title="X86-64">x86-64</a> (<a href="/wiki/64-bit_computing" title="64-bit computing">64-bit</a>)</th><td class="navbox-list-with-group navbox-list navbox-odd" style="padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Intel_Atom" title="Intel Atom">Atom</a></li>
<li><a href="/wiki/Celeron" title="Celeron">Celeron</a></li>
<li><a href="/wiki/Pentium" title="Pentium">Pentium</a></li>
<li><a href="/wiki/Intel_Core" title="Intel Core">Core</a>
<ul><li><a href="/wiki/Intel_Core#10th_generation" title="Intel Core">10th gen</a></li>
<li><a href="/wiki/Intel_Core#11th_generation" title="Intel Core">11th gen</a></li>
<li><a href="/wiki/Intel_Core#12th_generation" title="Intel Core">12th gen</a></li>
<li><a href="/wiki/Intel_Core#13th_generation" title="Intel Core">13th gen</a></li>
<li><a href="/wiki/Intel_Core#14th_generation" title="Intel Core">14th gen</a></li></ul></li>
<li><a href="/wiki/Xeon" title="Xeon">Xeon</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Discontinued</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Binary-coded_decimal" title="Binary-coded decimal">BCD</a> oriented (<a href="/wiki/4-bit_computing" title="4-bit computing">4-bit</a>)</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Intel_4004" title="Intel 4004">4004</a> (1971)</li>
<li><a href="/wiki/Intel_4040" title="Intel 4040">4040</a> (1974)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">pre-x86 (<a href="/wiki/8-bit_computing" title="8-bit computing">8-bit</a>)</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Intel_8008" title="Intel 8008">8008</a> (1972)</li>
<li><a href="/wiki/Intel_8080" title="Intel 8080">8080</a> (1974)</li>
<li><a href="/wiki/Intel_8085" title="Intel 8085">8085</a> (1977)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Early <a href="/wiki/X86" title="X86">x86</a> (<a href="/wiki/16-bit_computing" title="16-bit computing">16-bit</a>)</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Intel_8086" title="Intel 8086">8086</a> (1978)</li>
<li><a href="/wiki/Intel_8088" title="Intel 8088">8088</a> (1979)</li>
<li><a href="/wiki/Intel_80186" title="Intel 80186">80186</a> (1982)</li>
<li><a href="/wiki/Intel_80188" class="mw-redirect" title="Intel 80188">80188</a> (1982)</li>
<li><a href="/wiki/Intel_80286" title="Intel 80286">80286</a> (1982)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/X87" title="X87">x87</a> (external <a href="/wiki/Floating-point_unit" title="Floating-point unit">FPUs</a>)</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<dl><dt>8/16-bit databus</dt>
<dd><a href="/wiki/Intel_8087" title="Intel 8087">8087</a> (1980)</dd>
<dt>16-bit databus</dt>
<dd><a href="/wiki/Intel_80C187" class="mw-redirect" title="Intel 80C187">80C187</a></dd>
<dd><a href="/wiki/Intel_80287" class="mw-redirect" title="Intel 80287">80287</a></dd>
<dd><a href="/wiki/Intel_80387SX" title="Intel 80387SX">80387SX</a></dd>
<dt>32-bit databus</dt>
<dd><a href="/wiki/Intel_80387" class="mw-redirect" title="Intel 80387">80387DX</a></dd>
<dd><a href="/wiki/Intel_80487" class="mw-redirect" title="Intel 80487">80487</a></dd></dl>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/IA-32" title="IA-32">IA-32</a> (<a href="/wiki/32-bit_computing" title="32-bit computing">32-bit</a>)</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/I386" title="I386">80386</a>
<ul><li><a href="/wiki/Intel_80386SX" class="mw-redirect" title="Intel 80386SX">SX</a></li>
<li><a href="/wiki/Intel_80376" title="Intel 80376">376</a></li>
<li><a href="/wiki/Intel_80386EX" title="Intel 80386EX">EX</a></li></ul></li>
<li><a href="/wiki/I486" title="I486">80486</a>
<ul><li><a href="/wiki/I486SX" title="I486SX">SX</a></li>
<li><a href="/wiki/Intel_DX2" title="Intel DX2">DX2</a></li>
<li><a href="/wiki/Intel_DX4" title="Intel DX4">DX4</a></li>
<li><a href="/wiki/I486SL" title="I486SL">SL</a></li>
<li><a href="/wiki/RapidCAD" title="RapidCAD">RapidCAD</a></li>
<li><a href="/wiki/I486_OverDrive" title="I486 OverDrive">OverDrive</a></li></ul></li>
<li><a href="/wiki/Stealey" title="Stealey">A100/A110</a></li>
<li><a href="/wiki/Intel_Atom" title="Intel Atom">Atom</a>
<ul><li><a href="/wiki/List_of_Intel_Atom_processors#CE_SoCs" title="List of Intel Atom processors">CE</a></li>
<li><a href="/wiki/Atom_(system_on_a_chip)" title="Atom (system on a chip)">SoC</a></li></ul></li>
<li><a href="/wiki/Celeron" title="Celeron">Celeron</a> (1998)
<ul><li><a href="/wiki/Celeron#P6-based_Mobile_Celerons" title="Celeron">M</a></li>
<li><a href="/wiki/Celeron#Prescott-256" title="Celeron">D</a> (2004)</li></ul></li>
<li><a href="/wiki/Pentium" title="Pentium">Pentium</a>
<ul><li><a href="/wiki/Pentium_(original)" title="Pentium (original)">Original P5</a></li>
<li><a href="/wiki/Pentium_OverDrive" title="Pentium OverDrive">OverDrive</a></li>
<li><a href="/wiki/Pentium_Pro" title="Pentium Pro">Pro</a></li>
<li><a href="/wiki/Pentium_II" title="Pentium II">II</a></li>
<li><a href="/wiki/Pentium_OverDrive#Socket_8" title="Pentium OverDrive">II OverDrive</a></li>
<li><a href="/wiki/Pentium_III" title="Pentium III">III</a></li>
<li><a href="/wiki/Pentium_4" title="Pentium 4">4</a></li>
<li><a href="/wiki/Pentium_M" title="Pentium M">M</a></li>
<li><a href="/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Dual-Core</a></li></ul></li>
<li><a href="/wiki/Intel_Core#Core" title="Intel Core">Core</a></li>
<li><a href="/wiki/Xeon" title="Xeon">Xeon</a>
<ul><li><a href="/wiki/List_of_Intel_P6-based_Xeon_microprocessors" class="mw-redirect" title="List of Intel P6-based Xeon microprocessors">P6-based</a></li>
<li><a href="/wiki/List_of_Intel_NetBurst-based_Xeon_microprocessors" class="mw-redirect" title="List of Intel NetBurst-based Xeon microprocessors">NetBurst-based</a></li>
<li><a href="/wiki/List_of_Intel_Core-based_Xeon_microprocessors" class="mw-redirect" title="List of Intel Core-based Xeon microprocessors">Core-based</a></li></ul></li>
<li><a href="/wiki/Intel_Quark" title="Intel Quark">Quark</a></li>
<li><a href="/wiki/Tolapai" title="Tolapai">Tolapai</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/X86-64" title="X86-64">x86-64</a> (<a href="/wiki/64-bit_computing" title="64-bit computing">64-bit</a>)</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Intel_Atom" title="Intel Atom">Atom</a>
<ul><li><a href="/wiki/Atom_(system_on_chip)" class="mw-redirect" title="Atom (system on chip)">SoC</a></li>
<li><a href="/wiki/List_of_Intel_Atom_processors#CE_SoCs" title="List of Intel Atom processors">CE</a></li></ul></li>
<li><a href="/wiki/Celeron" title="Celeron">Celeron</a>
<ul><li><a href="/wiki/Celeron#Prescott-256" title="Celeron">D</a></li>
<li><a href="/wiki/Celeron#Celeron_Dual-Core" title="Celeron">Dual-Core</a></li></ul></li>
<li><a href="/wiki/Pentium" title="Pentium">Pentium</a>
<ul><li><a href="/wiki/Pentium_4#Prescott_2M_(Extreme_Edition)" title="Pentium 4">4</a></li>
<li><a href="/wiki/Pentium_D" title="Pentium D">D</a></li>
<li><a href="/wiki/Pentium_D#Smithfield_XE" title="Pentium D">Extreme Edition</a></li>
<li><a href="/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Dual-Core</a></li></ul></li>
<li><a href="/wiki/Intel_Core" title="Intel Core">Core</a>
<ul><li><a href="/wiki/Intel_Core_2" title="Intel Core 2">2</a></li>
<li><a href="/wiki/Intel_Core#1st_generation" title="Intel Core">1st gen</a></li>
<li><a href="/wiki/Intel_Core#2nd_generation" title="Intel Core">2nd gen</a></li>
<li><a href="/wiki/Intel_Core#3rd_generation" title="Intel Core">3rd gen</a></li>
<li><a href="/wiki/Intel_Core#4th_generation" title="Intel Core">4th gen</a></li>
<li><a href="/wiki/Intel_Core#5th_generation" title="Intel Core">5th gen</a></li>
<li><a href="/wiki/Intel_Core#6th_generation" title="Intel Core">6th gen</a></li>
<li><a href="/wiki/Intel_Core#7th_generation" title="Intel Core">7th gen</a></li>
<li><a href="/wiki/Intel_Core#8th_generation" title="Intel Core">8th gen</a></li>
<li><a href="/wiki/Intel_Core#9th_generation" title="Intel Core">9th gen</a></li>
<li><a href="/wiki/Intel_Core#10th_generation" title="Intel Core">10th gen</a></li>
<li><a href="/wiki/Intel_Core#11th_generation" title="Intel Core">11th gen</a></li>
<li><a href="/wiki/List_of_Intel_Core_M_processors" title="List of Intel Core M processors">M</a></li></ul></li>
<li><a href="/wiki/Xeon" title="Xeon">Xeon</a>
<ul><li><a href="/wiki/List_of_Intel_Xeon_processors_(Nehalem-based)" title="List of Intel Xeon processors (Nehalem-based)">Nehalem-based</a></li>
<li><a href="/wiki/List_of_Intel_Xeon_processors_(Sandy_Bridge-based)" title="List of Intel Xeon processors (Sandy Bridge-based)">Sandy Bridge-based</a></li>
<li><a href="/wiki/List_of_Intel_Xeon_processors_(Ivy_Bridge-based)" title="List of Intel Xeon processors (Ivy Bridge-based)">Ivy Bridge-based</a></li>
<li><a href="/wiki/List_of_Intel_Xeon_processors_(Haswell-based)" title="List of Intel Xeon processors (Haswell-based)">Haswell-based</a></li>
<li><a href="/wiki/List_of_Intel_Xeon_processors_(Broadwell-based)" title="List of Intel Xeon processors (Broadwell-based)">Broadwell-based</a></li>
<li><a href="/wiki/List_of_Intel_Xeon_processors_(Skylake-based)" title="List of Intel Xeon processors (Skylake-based)">Skylake-based</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Other</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<dl><dt><a href="/wiki/Complex_instruction_set_computer" title="Complex instruction set computer">CISC</a></dt>
<dd><a href="/wiki/Intel_iAPX_432" title="Intel iAPX 432">iAPX 432</a></dd>
<dt><a href="/wiki/Explicitly_parallel_instruction_computing" title="Explicitly parallel instruction computing">EPIC</a></dt>
<dd><a href="/wiki/Itanium" title="Itanium">Itanium</a></dd>
<dt><a href="/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">RISC</a></dt>
<dd><a href="/wiki/Intel_i860" title="Intel i860">i860</a></dd>
<dd><a href="/wiki/Intel_i960" title="Intel i960">i960</a></dd>
<dd><a href="/wiki/StrongARM" title="StrongARM">StrongARM</a></dd>
<dd><a href="/wiki/XScale" title="XScale">XScale</a></dd></dl>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Related</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Tick%E2%80%93tock_model" title="Tick–tock model">Tick–tock model</a></li>
<li><a href="/wiki/Process%E2%80%93architecture%E2%80%93optimization_model" title="Process–architecture–optimization model">Process–architecture–optimization model</a></li>
<li><a href="/wiki/List_of_Intel_graphics_processing_units" title="List of Intel graphics processing units">Intel GPUs</a>
<ul><li><a href="/wiki/Intel_GMA" title="Intel GMA">GMA</a></li>
<li><a class="mw-selflink selflink">Intel HD, UHD, and Iris Graphics</a></li>
<li><a href="/wiki/Intel_Xe" title="Intel Xe">Xe</a></li>
<li><a href="/wiki/Intel_Arc" title="Intel Arc">Arc</a></li></ul></li>
<li><a href="/wiki/Platform_Controller_Hub" title="Platform Controller Hub">PCHs</a></li>
<li><a href="/wiki/System_Controller_Hub" title="System Controller Hub">SCHs</a></li>
<li><a href="/wiki/I/O_Controller_Hub" title="I/O Controller Hub">ICHs</a></li>
<li><a href="/wiki/PCI_IDE_ISA_Xcelerator" class="mw-redirect" title="PCI IDE ISA Xcelerator">PIIXs</a></li>
<li><a href="/wiki/Stratix" title="Stratix">Stratix</a></li>
<li><a href="/wiki/List_of_Intel_codenames" title="List of Intel codenames">Codenames</a></li>
<li><a href="/wiki/Larrabee_(microarchitecture)" title="Larrabee (microarchitecture)">Larrabee</a></li></ul>
</div></td></tr></tbody></table></div>
<!-- 
NewPP limit report
Parsed by mw‐web.eqiad.main‐7497f6d46f‐76qrz
Cached time: 20240417201054
Cache expiry: 2592000
Reduced expiry: false
Complications: [vary‐revision‐sha1, show‐toc]
CPU time usage: 1.294 seconds
Real time usage: 1.473 seconds
Preprocessor visited node count: 7742/1000000
Post‐expand include size: 302945/2097152 bytes
Template argument size: 6311/2097152 bytes
Highest expansion depth: 17/100
Expensive parser function count: 10/500
Unstrip recursion depth: 1/20
Unstrip post‐expand size: 457532/5000000 bytes
Lua time usage: 0.758/10.000 seconds
Lua memory usage: 7268707/52428800 bytes
Number of Wikibase entities loaded: 0/400
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00% 1199.549      1 -total
 59.95%  719.175      2 Template:Reflist
 45.13%  541.411    107 Template:Cite_web
  8.95%  107.413      6 Template:Navbox
  8.95%  107.347      1 Template:Short_description
  7.40%   88.737      1 Template:Graphics_Processing_Unit
  5.08%   60.989      5 Template:Fix
  5.08%   60.959      1 Template:Infobox_GPU
  5.04%   60.457      2 Template:Pagetype
  4.62%   55.399      1 Template:Infobox
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:25651751-0!canonical and timestamp 20240417201054 and revision id 1215626083. Rendering was triggered because: page-view
 -->
</div><!--esi <esi:include src="/esitest-fa8a495983347898/content" /> --><noscript><img src="https://login.wikimedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" width="1" height="1" style="border: none; position: absolute;"></noscript>
<div class="printfooter" data-nosnippet="">Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=Intel_Graphics_Technology&amp;oldid=1215626083">https://en.wikipedia.org/w/index.php?title=Intel_Graphics_Technology&amp;oldid=1215626083</a>"</div></div>
					<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="/w/index.php?title=Category:Pages_using_Infobox_graphics_processing_unit_with_unknown_parameters&amp;action=edit&amp;redlink=1" class="new" title="Category:Pages using Infobox graphics processing unit with unknown parameters (page does not exist)">Pages using Infobox graphics processing unit with unknown parameters</a></li><li><a href="/wiki/Category:Graphics_microarchitectures" title="Category:Graphics microarchitectures">Graphics microarchitectures</a></li><li><a href="/wiki/Category:Graphics_processing_units" title="Category:Graphics processing units">Graphics processing units</a></li><li><a href="/wiki/Category:Intel_microprocessors" title="Category:Intel microprocessors">Intel microprocessors</a></li><li><a href="/wiki/Category:Intel_microarchitectures" title="Category:Intel microarchitectures">Intel microarchitectures</a></li><li><a href="/wiki/Category:Intel_graphics" title="Category:Intel graphics">Intel graphics</a></li><li><a href="/wiki/Category:Graphics_cards" title="Category:Graphics cards">Graphics cards</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="/wiki/Category:CS1_maint:_archived_copy_as_title" title="Category:CS1 maint: archived copy as title">CS1 maint: archived copy as title</a></li><li><a href="/wiki/Category:CS1_Spanish-language_sources_(es)" title="Category:CS1 Spanish-language sources (es)">CS1 Spanish-language sources (es)</a></li><li><a href="/wiki/Category:All_articles_with_dead_external_links" title="Category:All articles with dead external links">All articles with dead external links</a></li><li><a href="/wiki/Category:Articles_with_dead_external_links_from_January_2023" title="Category:Articles with dead external links from January 2023">Articles with dead external links from January 2023</a></li><li><a href="/wiki/Category:Articles_with_permanently_dead_external_links" title="Category:Articles with permanently dead external links">Articles with permanently dead external links</a></li><li><a href="/wiki/Category:Articles_with_short_description" title="Category:Articles with short description">Articles with short description</a></li><li><a href="/wiki/Category:Short_description_is_different_from_Wikidata" title="Category:Short description is different from Wikidata">Short description is different from Wikidata</a></li><li><a href="/wiki/Category:All_articles_lacking_reliable_references" title="Category:All articles lacking reliable references">All articles lacking reliable references</a></li><li><a href="/wiki/Category:Articles_lacking_reliable_references_from_May_2015" title="Category:Articles lacking reliable references from May 2015">Articles lacking reliable references from May 2015</a></li><li><a href="/wiki/Category:Articles_lacking_reliable_references_from_August_2015" title="Category:Articles lacking reliable references from August 2015">Articles lacking reliable references from August 2015</a></li><li><a href="/wiki/Category:All_articles_with_unsourced_statements" title="Category:All articles with unsourced statements">All articles with unsourced statements</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_September_2021" title="Category:Articles with unsourced statements from September 2021">Articles with unsourced statements from September 2021</a></li></ul></div></div>
				</div>
			</main>
			
		</div>
		<div class="mw-footer-container">
			
<footer id="footer" class="mw-footer" role="contentinfo" >
	<ul id="footer-info">
	<li id="footer-info-lastmod"> This page was last edited on 26 March 2024, at 06:27<span class="anonymous-show">&#160;(UTC)</span>.</li>
	<li id="footer-info-copyright">Text is available under the <a rel="license" href="//en.wikipedia.org/wiki/Wikipedia:Text_of_the_Creative_Commons_Attribution-ShareAlike_4.0_International_License">Creative Commons Attribution-ShareAlike License 4.0</a><a rel="license" href="//en.wikipedia.org/wiki/Wikipedia:Text_of_the_Creative_Commons_Attribution-ShareAlike_4.0_International_License" style="display:none;"></a>;
additional terms may apply. By using this site, you agree to the <a href="//foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Terms_of_Use">Terms of Use</a> and <a href="//foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Privacy_policy">Privacy Policy</a>. Wikipedia® is a registered trademark of the <a href="//www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
</ul>

	<ul id="footer-places">
	<li id="footer-places-privacy"><a href="https://foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Privacy_policy">Privacy policy</a></li>
	<li id="footer-places-about"><a href="/wiki/Wikipedia:About">About Wikipedia</a></li>
	<li id="footer-places-disclaimers"><a href="/wiki/Wikipedia:General_disclaimer">Disclaimers</a></li>
	<li id="footer-places-contact"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
	<li id="footer-places-wm-codeofconduct"><a href="https://foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Universal_Code_of_Conduct">Code of Conduct</a></li>
	<li id="footer-places-developers"><a href="https://developer.wikimedia.org">Developers</a></li>
	<li id="footer-places-statslink"><a href="https://stats.wikimedia.org/#/en.wikipedia.org">Statistics</a></li>
	<li id="footer-places-cookiestatement"><a href="https://foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Cookie_statement">Cookie statement</a></li>
	<li id="footer-places-mobileview"><a href="//en.m.wikipedia.org/w/index.php?title=Intel_Graphics_Technology&amp;mobileaction=toggle_view_mobile" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
</ul>

	<ul id="footer-icons" class="noprint">
	<li id="footer-copyrightico"><a href="https://wikimediafoundation.org/"><img src="/static/images/footer/wikimedia-button.png" srcset="/static/images/footer/wikimedia-button-1.5x.png 1.5x, /static/images/footer/wikimedia-button-2x.png 2x" width="88" height="31" alt="Wikimedia Foundation" loading="lazy" /></a></li>
	<li id="footer-poweredbyico"><a href="https://www.mediawiki.org/"><img src="/static/images/footer/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/static/images/footer/poweredby_mediawiki_132x47.png 1.5x, /static/images/footer/poweredby_mediawiki_176x62.png 2x" width="88" height="31" loading="lazy"></a></li>
</ul>

</footer>

		</div>
	</div> 
</div> 
<div class="vector-settings" id="p-dock-bottom">
	<ul>
		<li>
		<button class="cdx-button cdx-button--icon-only vector-limited-width-toggle" id=""><span class="vector-icon mw-ui-icon-fullScreen mw-ui-icon-wikimedia-fullScreen"></span>

<span>Toggle limited content width</span>
</button>
</li>
	</ul>
</div>
<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgHostname":"mw-web.eqiad.canary-6dd75466d8-lqdpb","wgBackendResponseTime":182,"wgPageParseReport":{"limitreport":{"cputime":"1.294","walltime":"1.473","ppvisitednodes":{"value":7742,"limit":1000000},"postexpandincludesize":{"value":302945,"limit":2097152},"templateargumentsize":{"value":6311,"limit":2097152},"expansiondepth":{"value":17,"limit":100},"expensivefunctioncount":{"value":10,"limit":500},"unstrip-depth":{"value":1,"limit":20},"unstrip-size":{"value":457532,"limit":5000000},"entityaccesscount":{"value":0,"limit":400},"timingprofile":["100.00% 1199.549      1 -total"," 59.95%  719.175      2 Template:Reflist"," 45.13%  541.411    107 Template:Cite_web","  8.95%  107.413      6 Template:Navbox","  8.95%  107.347      1 Template:Short_description","  7.40%   88.737      1 Template:Graphics_Processing_Unit","  5.08%   60.989      5 Template:Fix","  5.08%   60.959      1 Template:Infobox_GPU","  5.04%   60.457      2 Template:Pagetype","  4.62%   55.399      1 Template:Infobox"]},"scribunto":{"limitreport-timeusage":{"value":"0.758","limit":"10.000"},"limitreport-memusage":{"value":7268707,"limit":52428800}},"cachereport":{"origin":"mw-web.eqiad.main-7497f6d46f-76qrz","timestamp":"20240417201054","ttl":2592000,"transientcontent":false}}});});</script>
<script type="application/ld+json">{"@context":"https:\/\/schema.org","@type":"Article","name":"Intel Graphics Technology","url":"https:\/\/en.wikipedia.org\/wiki\/Intel_Graphics_Technology","sameAs":"http:\/\/www.wikidata.org\/entity\/Q1665604","mainEntity":"http:\/\/www.wikidata.org\/entity\/Q1665604","author":{"@type":"Organization","name":"Contributors to Wikimedia projects"},"publisher":{"@type":"Organization","name":"Wikimedia Foundation, Inc.","logo":{"@type":"ImageObject","url":"https:\/\/www.wikimedia.org\/static\/images\/wmf-hor-googpub.png"}},"datePublished":"2010-01-02T06:08:20Z","dateModified":"2024-03-26T06:27:11Z","image":"https:\/\/upload.wikimedia.org\/wikipedia\/commons\/3\/36\/Intel_Graphics_logo.png","headline":"series of integrated graphics processors"}</script>
</body>
</html>