<stg><name>relu_3</name>


<trans_list>

<trans id="57" from="1" to="2">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="2" to="3">
<condition id="26">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="3" to="4">
<condition id="28">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="3" to="2">
<condition id="37">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="4" to="5">
<condition id="29">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="4" to="3">
<condition id="35">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="5" to="6">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="6" to="4">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i5 [ 0, %0 ], [ %i_10, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:1  %exitcond2 = icmp eq i5 %i, -16

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:3  %i_10 = add i5 %i, 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond2, label %3, label %.preheader3.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader3.preheader:0  %tmp = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i, i3 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="8">
<![CDATA[
.preheader3.preheader:1  %p_shl_cast = zext i8 %tmp to i9

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader3.preheader:2  %tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="6">
<![CDATA[
.preheader3.preheader:3  %p_shl1_cast = zext i6 %tmp_s to i9

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3.preheader:4  %tmp_25 = add i9 %p_shl1_cast, %p_shl_cast

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:5  br label %.preheader3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader3:0  %j = phi i4 [ 0, %.preheader3.preheader ], [ %j_6, %.preheader3.loopexit ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3:1  %exitcond1 = icmp eq i4 %j, -6

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3:3  %j_6 = add i4 %j, 1

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="4">
<![CDATA[
.preheader.preheader:0  %tmp_cast = zext i4 %j to i9

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:1  %tmp_26 = add i9 %tmp_cast, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.preheader.preheader:2  %p_shl2_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_26, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.preheader.preheader:3  %tmp_13 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_26, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="10">
<![CDATA[
.preheader.preheader:4  %p_shl3_cast = zext i10 %tmp_13 to i12

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:5  %tmp_27 = add i12 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:6  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %k = phi i4 [ %k_5, %._crit_edge ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %exitcond = icmp eq i4 %k, -6

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %k_5 = add i4 %k, 1

]]></Node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %.preheader3.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="4">
<![CDATA[
:0  %tmp_7_cast = zext i4 %k to i12

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_28 = add i12 %tmp_27, %tmp_7_cast

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_41_cast = zext i12 %tmp_28 to i64

]]></Node>
<StgValue><ssdm name="tmp_41_cast"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %output_addr = getelementptr [1600 x float]* %output_r, i64 0, i64 %tmp_41_cast

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="11">
<![CDATA[
:4  %output_load = load float* %output_addr, align 4

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.loopexit:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="44" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="11">
<![CDATA[
:4  %output_load = load float* %output_addr, align 4

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
:5  %output_load_to_int = bitcast float %output_load to i32

]]></Node>
<StgValue><ssdm name="output_load_to_int"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %output_load_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="23" op_0_bw="32">
<![CDATA[
:7  %tmp_14 = trunc i32 %output_load_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %notlhs = icmp ne i8 %tmp_5, -1

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:9  %notrhs = icmp eq i23 %tmp_14, 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %tmp_8 = or i1 %notrhs, %notlhs

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_9 = fcmp olt float %output_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %tmp_10 = and i1 %tmp_8, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %tmp_10, label %2, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:0  store float 0.000000e+00, float* %output_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="66" name="output_r" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="68" from="StgValue_67" to="i" fromId="67" toId="8">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="69" from="StgValue_7" to="i" fromId="7" toId="8">
</dataflow>
<dataflow id="70" from="i_10" to="i" fromId="11" toId="8">
<BackEdge/>
<condition id="45">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="71" from="StgValue_32" to="i" fromId="32" toId="8">
<BackEdge/>
</dataflow>
<dataflow id="72" from="i" to="exitcond2" fromId="8" toId="9">
</dataflow>
<dataflow id="74" from="StgValue_73" to="exitcond2" fromId="73" toId="9">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="75" toId="10">
</dataflow>
<dataflow id="78" from="StgValue_77" to="empty" fromId="77" toId="10">
</dataflow>
<dataflow id="79" from="StgValue_77" to="empty" fromId="77" toId="10">
</dataflow>
<dataflow id="80" from="StgValue_77" to="empty" fromId="77" toId="10">
</dataflow>
<dataflow id="81" from="i" to="i_10" fromId="8" toId="11">
</dataflow>
<dataflow id="83" from="StgValue_82" to="i_10" fromId="82" toId="11">
</dataflow>
<dataflow id="84" from="exitcond2" to="StgValue_12" fromId="9" toId="12">
</dataflow>
<dataflow id="86" from="_ssdm_op_BitConcatenate.i8.i5.i3" to="tmp" fromId="85" toId="13">
</dataflow>
<dataflow id="87" from="i" to="tmp" fromId="8" toId="13">
</dataflow>
<dataflow id="89" from="StgValue_88" to="tmp" fromId="88" toId="13">
</dataflow>
<dataflow id="90" from="tmp" to="p_shl_cast" fromId="13" toId="14">
</dataflow>
<dataflow id="92" from="_ssdm_op_BitConcatenate.i6.i5.i1" to="tmp_s" fromId="91" toId="15">
</dataflow>
<dataflow id="93" from="i" to="tmp_s" fromId="8" toId="15">
</dataflow>
<dataflow id="95" from="StgValue_94" to="tmp_s" fromId="94" toId="15">
</dataflow>
<dataflow id="96" from="tmp_s" to="p_shl1_cast" fromId="15" toId="16">
</dataflow>
<dataflow id="97" from="p_shl1_cast" to="tmp_25" fromId="16" toId="17">
</dataflow>
<dataflow id="98" from="p_shl_cast" to="tmp_25" fromId="14" toId="17">
</dataflow>
<dataflow id="100" from="StgValue_99" to="j" fromId="99" toId="20">
<condition id="46">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="101" from="StgValue_18" to="j" fromId="18" toId="20">
</dataflow>
<dataflow id="102" from="j_6" to="j" fromId="23" toId="20">
<BackEdge/>
<condition id="47">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="103" from="StgValue_43" to="j" fromId="43" toId="20">
<BackEdge/>
</dataflow>
<dataflow id="104" from="j" to="exitcond1" fromId="20" toId="21">
</dataflow>
<dataflow id="106" from="StgValue_105" to="exitcond1" fromId="105" toId="21">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecLoopTripCount" to="empty_18" fromId="75" toId="22">
</dataflow>
<dataflow id="109" from="StgValue_108" to="empty_18" fromId="108" toId="22">
</dataflow>
<dataflow id="110" from="StgValue_108" to="empty_18" fromId="108" toId="22">
</dataflow>
<dataflow id="111" from="StgValue_108" to="empty_18" fromId="108" toId="22">
</dataflow>
<dataflow id="112" from="j" to="j_6" fromId="20" toId="23">
</dataflow>
<dataflow id="114" from="StgValue_113" to="j_6" fromId="113" toId="23">
</dataflow>
<dataflow id="115" from="exitcond1" to="StgValue_24" fromId="21" toId="24">
</dataflow>
<dataflow id="116" from="j" to="tmp_cast" fromId="20" toId="25">
</dataflow>
<dataflow id="117" from="tmp_cast" to="tmp_26" fromId="25" toId="26">
</dataflow>
<dataflow id="118" from="tmp_25" to="tmp_26" fromId="17" toId="26">
</dataflow>
<dataflow id="120" from="_ssdm_op_BitConcatenate.i12.i9.i3" to="p_shl2_cast" fromId="119" toId="27">
</dataflow>
<dataflow id="121" from="tmp_26" to="p_shl2_cast" fromId="26" toId="27">
</dataflow>
<dataflow id="122" from="StgValue_88" to="p_shl2_cast" fromId="88" toId="27">
</dataflow>
<dataflow id="124" from="_ssdm_op_BitConcatenate.i10.i9.i1" to="tmp_13" fromId="123" toId="28">
</dataflow>
<dataflow id="125" from="tmp_26" to="tmp_13" fromId="26" toId="28">
</dataflow>
<dataflow id="126" from="StgValue_94" to="tmp_13" fromId="94" toId="28">
</dataflow>
<dataflow id="127" from="tmp_13" to="p_shl3_cast" fromId="28" toId="29">
</dataflow>
<dataflow id="128" from="p_shl2_cast" to="tmp_27" fromId="27" toId="30">
</dataflow>
<dataflow id="129" from="p_shl3_cast" to="tmp_27" fromId="29" toId="30">
</dataflow>
<dataflow id="130" from="k_5" to="k" fromId="36" toId="33">
<BackEdge/>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="131" from="StgValue_56" to="k" fromId="56" toId="33">
<BackEdge/>
</dataflow>
<dataflow id="132" from="StgValue_99" to="k" fromId="99" toId="33">
<condition id="49">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="133" from="StgValue_31" to="k" fromId="31" toId="33">
</dataflow>
<dataflow id="134" from="k" to="exitcond" fromId="33" toId="34">
</dataflow>
<dataflow id="135" from="StgValue_105" to="exitcond" fromId="105" toId="34">
</dataflow>
<dataflow id="136" from="_ssdm_op_SpecLoopTripCount" to="empty_19" fromId="75" toId="35">
</dataflow>
<dataflow id="137" from="StgValue_108" to="empty_19" fromId="108" toId="35">
</dataflow>
<dataflow id="138" from="StgValue_108" to="empty_19" fromId="108" toId="35">
</dataflow>
<dataflow id="139" from="StgValue_108" to="empty_19" fromId="108" toId="35">
</dataflow>
<dataflow id="140" from="k" to="k_5" fromId="33" toId="36">
</dataflow>
<dataflow id="141" from="StgValue_113" to="k_5" fromId="113" toId="36">
</dataflow>
<dataflow id="142" from="exitcond" to="StgValue_37" fromId="34" toId="37">
</dataflow>
<dataflow id="143" from="k" to="tmp_7_cast" fromId="33" toId="38">
</dataflow>
<dataflow id="144" from="tmp_27" to="tmp_28" fromId="30" toId="39">
</dataflow>
<dataflow id="145" from="tmp_7_cast" to="tmp_28" fromId="38" toId="39">
</dataflow>
<dataflow id="146" from="tmp_28" to="tmp_41_cast" fromId="39" toId="40">
</dataflow>
<dataflow id="147" from="output_r" to="output_addr" fromId="66" toId="41">
</dataflow>
<dataflow id="149" from="StgValue_148" to="output_addr" fromId="148" toId="41">
</dataflow>
<dataflow id="150" from="tmp_41_cast" to="output_addr" fromId="40" toId="41">
</dataflow>
<dataflow id="151" from="output_addr" to="output_load" fromId="41" toId="42">
</dataflow>
<dataflow id="152" from="output_addr" to="output_load" fromId="41" toId="44">
</dataflow>
<dataflow id="153" from="output_load" to="output_load_to_int" fromId="44" toId="45">
</dataflow>
<dataflow id="155" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_5" fromId="154" toId="46">
</dataflow>
<dataflow id="156" from="output_load_to_int" to="tmp_5" fromId="45" toId="46">
</dataflow>
<dataflow id="158" from="StgValue_157" to="tmp_5" fromId="157" toId="46">
</dataflow>
<dataflow id="160" from="StgValue_159" to="tmp_5" fromId="159" toId="46">
</dataflow>
<dataflow id="161" from="output_load_to_int" to="tmp_14" fromId="45" toId="47">
</dataflow>
<dataflow id="162" from="tmp_5" to="notlhs" fromId="46" toId="48">
</dataflow>
<dataflow id="164" from="StgValue_163" to="notlhs" fromId="163" toId="48">
</dataflow>
<dataflow id="165" from="tmp_14" to="notrhs" fromId="47" toId="49">
</dataflow>
<dataflow id="167" from="StgValue_166" to="notrhs" fromId="166" toId="49">
</dataflow>
<dataflow id="168" from="notrhs" to="tmp_8" fromId="49" toId="50">
</dataflow>
<dataflow id="169" from="notlhs" to="tmp_8" fromId="48" toId="50">
</dataflow>
<dataflow id="170" from="output_load" to="tmp_9" fromId="44" toId="51">
</dataflow>
<dataflow id="172" from="StgValue_171" to="tmp_9" fromId="171" toId="51">
</dataflow>
<dataflow id="173" from="tmp_8" to="tmp_10" fromId="50" toId="52">
</dataflow>
<dataflow id="174" from="tmp_9" to="tmp_10" fromId="51" toId="52">
</dataflow>
<dataflow id="175" from="tmp_10" to="StgValue_53" fromId="52" toId="53">
</dataflow>
<dataflow id="176" from="StgValue_171" to="StgValue_54" fromId="171" toId="54">
</dataflow>
<dataflow id="177" from="output_addr" to="StgValue_54" fromId="41" toId="54">
</dataflow>
<dataflow id="178" from="exitcond2" to="StgValue_2" fromId="9" toId="2">
</dataflow>
<dataflow id="179" from="exitcond1" to="StgValue_3" fromId="21" toId="3">
</dataflow>
<dataflow id="180" from="exitcond" to="StgValue_4" fromId="34" toId="4">
</dataflow>
<dataflow id="181" from="tmp_10" to="StgValue_6" fromId="52" toId="6">
</dataflow>
</dataflows>


</stg>
