Analysis & Synthesis report for 200462U_RISCV_FPGA
Sun Dec 03 10:52:11 2023
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: clock_divider:clock_divider_INST
 12. Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST
 13. Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp
 14. Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|adder:pcadd1
 15. Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|adder_32:pcadd2
 16. Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|adder_32:pcadd3
 17. Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|mux2:next_pc1
 18. Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|mux2:next_pc2
 19. Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg
 20. Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|instructionmemory:instr_mem
 21. Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex
 22. Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|mux2:resmux_store
 23. Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf
 24. Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex
 25. Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|mux2:resmux
 26. Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|mux2:resmux_jal
 27. Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|mux2:resmux_auipc
 28. Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|mux2:srcbmux
 29. Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|alu:alu_module
 30. Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|mux2:resmux_lui
 31. Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem
 32. Parameter Settings for Inferred Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|lpm_divide:Div0
 33. Parameter Settings for Inferred Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|lpm_divide:Mod0
 34. Parameter Settings for Inferred Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|lpm_divide:Div1
 35. Parameter Settings for Inferred Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|lpm_divide:Mod1
 36. Parameter Settings for Inferred Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|lpm_divide:Div0
 37. Parameter Settings for Inferred Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|lpm_divide:Mod0
 38. Parameter Settings for Inferred Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|lpm_divide:Div1
 39. Parameter Settings for Inferred Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|lpm_divide:Mod1
 40. Port Connectivity Checks: "RISC_V:RISC_V_INST|Datapath:dp|mux2:resmux_jal"
 41. Port Connectivity Checks: "RISC_V:RISC_V_INST|Datapath:dp|adder_32:pcadd3"
 42. Port Connectivity Checks: "RISC_V:RISC_V_INST|Datapath:dp|adder_32:pcadd2"
 43. Port Connectivity Checks: "RISC_V:RISC_V_INST|Datapath:dp|adder:pcadd1"
 44. Port Connectivity Checks: "RISC_V:RISC_V_INST"
 45. Post-Synthesis Netlist Statistics for Top Partition
 46. Elapsed Time Per Partition
 47. Analysis & Synthesis Messages
 48. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Dec 03 10:52:11 2023       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; 200462U_RISCV_FPGA                          ;
; Top-level Entity Name              ; CPU_Top                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 33,906                                      ;
;     Total combinational functions  ; 16,562                                      ;
;     Dedicated logic registers      ; 17,446                                      ;
; Total registers                    ; 17446                                       ;
; Total pins                         ; 61                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; CPU_Top            ; 200462U_RISCV_FPGA ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.5%      ;
;     Processor 3            ;   0.5%      ;
;     Processor 4            ;   0.4%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                  ;
+-----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                             ; Library ;
+-----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; Design_Files/RISC_V.sv            ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RISC_V.sv            ;         ;
; Design_Files/RegFile.sv           ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv           ;         ;
; Design_Files/mux2.sv              ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/mux2.sv              ;         ;
; Design_Files/instructionmemory.sv ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/instructionmemory.sv ;         ;
; Design_Files/imm_Gen.sv           ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/imm_Gen.sv           ;         ;
; Design_Files/flopr.sv             ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv             ;         ;
; Design_Files/Datapath.sv          ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Datapath.sv          ;         ;
; Design_Files/datamemory.sv        ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv        ;         ;
; Design_Files/data_extract.sv      ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv      ;         ;
; Design_Files/Controller.sv        ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv        ;         ;
; Design_Files/clock_divider.sv     ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/clock_divider.sv     ;         ;
; Design_Files/bcd_to_7seg.sv       ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/bcd_to_7seg.sv       ;         ;
; Design_Files/ALUController.sv     ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/ALUController.sv     ;         ;
; Design_Files/alu.sv               ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/alu.sv               ;         ;
; Design_Files/adder_32.sv          ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/adder_32.sv          ;         ;
; Design_Files/adder.sv             ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/adder.sv             ;         ;
; Design_Files/CPU_Top.sv           ; yes             ; User SystemVerilog HDL File  ; C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/CPU_Top.sv           ;         ;
; lpm_divide.tdf                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf                                    ;         ;
; abs_divider.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/abs_divider.inc                                   ;         ;
; sign_div_unsign.inc               ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc                               ;         ;
; aglobal171.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                    ;         ;
; db/lpm_divide_0jm.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/db/lpm_divide_0jm.tdf             ;         ;
; db/sign_div_unsign_olh.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/db/sign_div_unsign_olh.tdf        ;         ;
; db/alt_u_div_47f.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/db/alt_u_div_47f.tdf              ;         ;
; db/add_sub_7pc.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/db/add_sub_7pc.tdf                ;         ;
; db/add_sub_8pc.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/db/add_sub_8pc.tdf                ;         ;
; db/lpm_divide_3bm.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/db/lpm_divide_3bm.tdf             ;         ;
+-----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                              ;
+---------------------------------------------+--------------------------------------------+
; Resource                                    ; Usage                                      ;
+---------------------------------------------+--------------------------------------------+
; Estimated Total logic elements              ; 33,906                                     ;
;                                             ;                                            ;
; Total combinational functions               ; 16562                                      ;
; Logic element usage by number of LUT inputs ;                                            ;
;     -- 4 input functions                    ; 13324                                      ;
;     -- 3 input functions                    ; 1553                                       ;
;     -- <=2 input functions                  ; 1685                                       ;
;                                             ;                                            ;
; Logic elements by mode                      ;                                            ;
;     -- normal mode                          ; 15446                                      ;
;     -- arithmetic mode                      ; 1116                                       ;
;                                             ;                                            ;
; Total registers                             ; 17446                                      ;
;     -- Dedicated logic registers            ; 17446                                      ;
;     -- I/O registers                        ; 0                                          ;
;                                             ;                                            ;
; I/O pins                                    ; 61                                         ;
;                                             ;                                            ;
; Embedded Multiplier 9-bit elements          ; 0                                          ;
;                                             ;                                            ;
; Maximum fan-out node                        ; clock_divider:clock_divider_INST|clock_out ;
; Maximum fan-out                             ; 17418                                      ;
; Total fan-out                               ; 113332                                     ;
; Average fan-out                             ; 3.32                                       ;
+---------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                         ; Entity Name         ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |CPU_Top                                        ; 16562 (0)           ; 17446 (0)                 ; 0           ; 0            ; 0       ; 0         ; 61   ; 0            ; |CPU_Top                                                                                                                                                    ; CPU_Top             ; work         ;
;    |RISC_V:RISC_V_INST|                         ; 16461 (0)           ; 17417 (0)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST                                                                                                                                 ; RISC_V              ; work         ;
;       |ALUController:ac|                        ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|ALUController:ac                                                                                                                ; ALUController       ; work         ;
;       |Controller:c|                            ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Controller:c                                                                                                                    ; Controller          ; work         ;
;       |Datapath:dp|                             ; 16432 (6)           ; 17417 (0)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp                                                                                                                     ; Datapath            ; work         ;
;          |RegFile:rf|                           ; 2409 (931)          ; 1024 (1024)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf                                                                                                          ; RegFile             ; work         ;
;             |lpm_divide:Div0|                   ; 368 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|lpm_divide:Div0                                                                                          ; lpm_divide          ; work         ;
;                |lpm_divide_0jm:auto_generated|  ; 368 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|lpm_divide:Div0|lpm_divide_0jm:auto_generated                                                            ; lpm_divide_0jm      ; work         ;
;                   |sign_div_unsign_olh:divider| ; 368 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                ; sign_div_unsign_olh ; work         ;
;                      |alt_u_div_47f:divider|    ; 368 (368)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider          ; alt_u_div_47f       ; work         ;
;             |lpm_divide:Div1|                   ; 368 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|lpm_divide:Div1                                                                                          ; lpm_divide          ; work         ;
;                |lpm_divide_0jm:auto_generated|  ; 368 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|lpm_divide:Div1|lpm_divide_0jm:auto_generated                                                            ; lpm_divide_0jm      ; work         ;
;                   |sign_div_unsign_olh:divider| ; 368 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                ; sign_div_unsign_olh ; work         ;
;                      |alt_u_div_47f:divider|    ; 368 (368)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider          ; alt_u_div_47f       ; work         ;
;             |lpm_divide:Mod0|                   ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|lpm_divide:Mod0                                                                                          ; lpm_divide          ; work         ;
;                |lpm_divide_3bm:auto_generated|  ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|lpm_divide:Mod0|lpm_divide_3bm:auto_generated                                                            ; lpm_divide_3bm      ; work         ;
;                   |sign_div_unsign_olh:divider| ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                ; sign_div_unsign_olh ; work         ;
;                      |alt_u_div_47f:divider|    ; 371 (371)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider          ; alt_u_div_47f       ; work         ;
;             |lpm_divide:Mod1|                   ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|lpm_divide:Mod1                                                                                          ; lpm_divide          ; work         ;
;                |lpm_divide_3bm:auto_generated|  ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|lpm_divide:Mod1|lpm_divide_3bm:auto_generated                                                            ; lpm_divide_3bm      ; work         ;
;                   |sign_div_unsign_olh:divider| ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                ; sign_div_unsign_olh ; work         ;
;                      |alt_u_div_47f:divider|    ; 371 (371)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider          ; alt_u_div_47f       ; work         ;
;          |adder_32:pcadd2|                      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|adder_32:pcadd2                                                                                                     ; adder_32            ; work         ;
;          |alu:alu_module|                       ; 573 (573)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|alu:alu_module                                                                                                      ; alu                 ; work         ;
;          |data_extract:load_data_ex|            ; 80 (80)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex                                                                                           ; data_extract        ; work         ;
;          |data_extract:store_data_ex|           ; 66 (66)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex                                                                                          ; data_extract        ; work         ;
;          |datamemory:data_mem|                  ; 12958 (11480)       ; 16384 (16384)             ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem                                                                                                 ; datamemory          ; work         ;
;             |lpm_divide:Div0|                   ; 368 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;                |lpm_divide_0jm:auto_generated|  ; 368 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|lpm_divide:Div0|lpm_divide_0jm:auto_generated                                                   ; lpm_divide_0jm      ; work         ;
;                   |sign_div_unsign_olh:divider| ; 368 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh ; work         ;
;                      |alt_u_div_47f:divider|    ; 368 (368)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider ; alt_u_div_47f       ; work         ;
;             |lpm_divide:Div1|                   ; 368 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;                |lpm_divide_0jm:auto_generated|  ; 368 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|lpm_divide:Div1|lpm_divide_0jm:auto_generated                                                   ; lpm_divide_0jm      ; work         ;
;                   |sign_div_unsign_olh:divider| ; 368 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh ; work         ;
;                      |alt_u_div_47f:divider|    ; 368 (368)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider ; alt_u_div_47f       ; work         ;
;             |lpm_divide:Mod0|                   ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;                |lpm_divide_3bm:auto_generated|  ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|lpm_divide:Mod0|lpm_divide_3bm:auto_generated                                                   ; lpm_divide_3bm      ; work         ;
;                   |sign_div_unsign_olh:divider| ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh ; work         ;
;                      |alt_u_div_47f:divider|    ; 371 (371)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider ; alt_u_div_47f       ; work         ;
;             |lpm_divide:Mod1|                   ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;                |lpm_divide_3bm:auto_generated|  ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|lpm_divide:Mod1|lpm_divide_3bm:auto_generated                                                   ; lpm_divide_3bm      ; work         ;
;                   |sign_div_unsign_olh:divider| ; 371 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh ; work         ;
;                      |alt_u_div_47f:divider|    ; 371 (371)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider ; alt_u_div_47f       ; work         ;
;          |flopr:pcreg|                          ; 7 (7)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg                                                                                                         ; flopr               ; work         ;
;          |imm_Gen:Ext_Imm|                      ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|imm_Gen:Ext_Imm                                                                                                     ; imm_Gen             ; work         ;
;          |instructionmemory:instr_mem|          ; 84 (84)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|instructionmemory:instr_mem                                                                                         ; instructionmemory   ; work         ;
;          |mux2:resmux_store|                    ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|mux2:resmux_store                                                                                                   ; mux2                ; work         ;
;          |mux2:resmux|                          ; 156 (156)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|mux2:resmux                                                                                                         ; mux2                ; work         ;
;          |mux2:srcbmux|                         ; 38 (38)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|mux2:srcbmux                                                                                                        ; mux2                ; work         ;
;    |bcd_to_7seg:bcd_IN1|                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|bcd_to_7seg:bcd_IN1                                                                                                                                ; bcd_to_7seg         ; work         ;
;    |bcd_to_7seg:bcd_IN2|                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|bcd_to_7seg:bcd_IN2                                                                                                                                ; bcd_to_7seg         ; work         ;
;    |bcd_to_7seg:bcd_IN3|                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|bcd_to_7seg:bcd_IN3                                                                                                                                ; bcd_to_7seg         ; work         ;
;    |bcd_to_7seg:bcd_IN4|                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|bcd_to_7seg:bcd_IN4                                                                                                                                ; bcd_to_7seg         ; work         ;
;    |bcd_to_7seg:bcd_IN5|                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|bcd_to_7seg:bcd_IN5                                                                                                                                ; bcd_to_7seg         ; work         ;
;    |bcd_to_7seg:bcd_IN6|                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|bcd_to_7seg:bcd_IN6                                                                                                                                ; bcd_to_7seg         ; work         ;
;    |bcd_to_7seg:bcd_IN7|                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|bcd_to_7seg:bcd_IN7                                                                                                                                ; bcd_to_7seg         ; work         ;
;    |bcd_to_7seg:bcd_IN8|                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|bcd_to_7seg:bcd_IN8                                                                                                                                ; bcd_to_7seg         ; work         ;
;    |clock_divider:clock_divider_INST|           ; 45 (45)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Top|clock_divider:clock_divider_INST                                                                                                                   ; clock_divider       ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                       ;
+-----------------------------------------------------------------+----------------------------------------------------------------+------------------------+
; Latch Name                                                      ; Latch Enable Signal                                            ; Free of Timing Hazards ;
+-----------------------------------------------------------------+----------------------------------------------------------------+------------------------+
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[0]   ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[1]   ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[2]   ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[3]   ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[0]  ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[1]  ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[2]  ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[3]  ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[0]        ; RISC_V:RISC_V_INST|Controller:c|Mux1                           ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31]  ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[30]  ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[29]  ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[28]  ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[27]  ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[26]  ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[25]  ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[24]  ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[23]  ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[22]  ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[21]  ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[20]  ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[19]  ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[18]  ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[17]  ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[16]  ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[15]  ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[14]  ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[13]  ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[12]  ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[11]  ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[10]  ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[9]   ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[8]   ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[7]   ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[6]   ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[5]   ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[4]   ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[1]        ; RISC_V:RISC_V_INST|Controller:c|Mux1                           ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[2]        ; RISC_V:RISC_V_INST|Controller:c|Mux1                           ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[3]        ; RISC_V:RISC_V_INST|Controller:c|Mux1                           ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[7]        ; RISC_V:RISC_V_INST|Controller:c|Mux1                           ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[31]       ; RISC_V:RISC_V_INST|Controller:c|Mux1                           ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[15]       ; RISC_V:RISC_V_INST|Controller:c|Mux1                           ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[30]       ; RISC_V:RISC_V_INST|Controller:c|Mux1                           ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[29]       ; RISC_V:RISC_V_INST|Controller:c|Mux1                           ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[28]       ; RISC_V:RISC_V_INST|Controller:c|Mux1                           ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[27]       ; RISC_V:RISC_V_INST|Controller:c|Mux1                           ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[26]       ; RISC_V:RISC_V_INST|Controller:c|Mux1                           ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[25]       ; RISC_V:RISC_V_INST|Controller:c|Mux1                           ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[24]       ; RISC_V:RISC_V_INST|Controller:c|Mux1                           ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[23]       ; RISC_V:RISC_V_INST|Controller:c|Mux1                           ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[22]       ; RISC_V:RISC_V_INST|Controller:c|Mux1                           ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[21]       ; RISC_V:RISC_V_INST|Controller:c|Mux1                           ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[20]       ; RISC_V:RISC_V_INST|Controller:c|Mux1                           ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[19]       ; RISC_V:RISC_V_INST|Controller:c|Mux1                           ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[18]       ; RISC_V:RISC_V_INST|Controller:c|Mux1                           ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[17]       ; RISC_V:RISC_V_INST|Controller:c|Mux1                           ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[16]       ; RISC_V:RISC_V_INST|Controller:c|Mux1                           ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[14]       ; RISC_V:RISC_V_INST|Controller:c|Mux1                           ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[13]       ; RISC_V:RISC_V_INST|Controller:c|Mux1                           ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[12]       ; RISC_V:RISC_V_INST|Controller:c|Mux1                           ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[11]       ; RISC_V:RISC_V_INST|Controller:c|Mux1                           ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[10]       ; RISC_V:RISC_V_INST|Controller:c|Mux1                           ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[9]        ; RISC_V:RISC_V_INST|Controller:c|Mux1                           ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[8]        ; RISC_V:RISC_V_INST|Controller:c|Mux1                           ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[6]        ; RISC_V:RISC_V_INST|Controller:c|Mux1                           ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[5]        ; RISC_V:RISC_V_INST|Controller:c|Mux1                           ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[4]        ; RISC_V:RISC_V_INST|Controller:c|Mux1                           ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[4]  ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[5]  ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[6]  ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[7]  ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[31] ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[15] ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[30] ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[29] ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[28] ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[27] ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[26] ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[25] ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[24] ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[23] ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[22] ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[21] ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[20] ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[19] ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[18] ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[17] ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[16] ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[14] ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[13] ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[12] ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[11] ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[10] ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[9]  ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[8]  ; RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] ; yes                    ;
; Number of user-specified and inferred latches = 96              ;                                                                ;                        ;
+-----------------------------------------------------------------+----------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 17446 ;
; Number of registers using Synchronous Clear  ; 28    ;
; Number of registers using Synchronous Load   ; 7     ;
; Number of registers using Asynchronous Clear ; 9     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 17410 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|register_file[0][24]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|register_file[1][1]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|register_file[2][30]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|register_file[3][25]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|register_file[4][18]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|register_file[5][11]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|register_file[6][7]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|register_file[7][18]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|register_file[8][18]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|register_file[9][19]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|register_file[10][4]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|register_file[11][27] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|register_file[12][18] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|register_file[13][18] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|register_file[14][19] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|register_file[15][16] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|register_file[16][4]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|register_file[17][21] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|register_file[18][14] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|register_file[19][27] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|register_file[20][2]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|register_file[21][12] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|register_file[22][8]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|register_file[23][1]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|register_file[24][23] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|register_file[25][15] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|register_file[26][23] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|register_file[27][21] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|register_file[28][30] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|register_file[29][10] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|register_file[30][0]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|register_file[31][17] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[8]  ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|Mux19                 ;
; 16:1               ; 4 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; No         ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|imm_Gen:Ext_Imm|Selector27       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[30]  ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|Mux34                 ;
; 512:1              ; 32 bits   ; 10912 LEs     ; 10912 LEs            ; 0 LEs                  ; No         ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|Mux17        ;
; 23:1               ; 6 bits    ; 90 LEs        ; 48 LEs               ; 42 LEs                 ; No         ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|mux2:resmux|y[14]                ;
; 23:1               ; 4 bits    ; 60 LEs        ; 32 LEs               ; 28 LEs                 ; No         ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|alu:alu_module|Mux27             ;
; 24:1               ; 7 bits    ; 112 LEs       ; 56 LEs               ; 56 LEs                 ; No         ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|mux2:resmux|y[22]                ;
; 24:1               ; 2 bits    ; 32 LEs        ; 18 LEs               ; 14 LEs                 ; No         ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|alu:alu_module|Mux29             ;
; 25:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|mux2:resmux|y[27]                ;
; 26:1               ; 2 bits    ; 34 LEs        ; 20 LEs               ; 14 LEs                 ; No         ; |CPU_Top|RISC_V:RISC_V_INST|Datapath:dp|mux2:resmux|y[29]                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:clock_divider_INST ;
+----------------+------------------------------+-------------------------------+
; Parameter Name ; Value                        ; Type                          ;
+----------------+------------------------------+-------------------------------+
; DIVISOR        ; 0000010011000100101101000000 ; Unsigned Binary               ;
+----------------+------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; DATA_W         ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; PC_W           ; 9     ; Signed Integer                                     ;
; INS_W          ; 32    ; Signed Integer                                     ;
; RF_ADDRESS     ; 5     ; Signed Integer                                     ;
; DATA_W         ; 32    ; Signed Integer                                     ;
; DM_ADDRESS     ; 9     ; Signed Integer                                     ;
; ALU_CC_W       ; 4     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|adder:pcadd1 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|adder_32:pcadd2 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|adder_32:pcadd3 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|mux2:next_pc1 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|mux2:next_pc2 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|instructionmemory:instr_mem ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; INS_ADDRESS    ; 9     ; Signed Integer                                                                 ;
; INS_W          ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|mux2:resmux_store ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                ;
; ADDRESS_WIDTH  ; 5     ; Signed Integer                                                ;
; NUM_REGS       ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|mux2:resmux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|mux2:resmux_jal ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|mux2:resmux_auipc ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|mux2:srcbmux ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|alu:alu_module ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                    ;
; OPCODE_LENGTH  ; 4     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|mux2:resmux_lui ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; DM_ADDRESS     ; 9     ; Signed Integer                                                         ;
; DATA_W         ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                             ;
+------------------------+----------------+------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                          ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                   ;
+------------------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                             ;
+------------------------+----------------+------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                          ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                   ;
+------------------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                             ;
+------------------------+----------------+------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                          ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                   ;
+------------------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                             ;
+------------------------+----------------+------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                          ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                   ;
+------------------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                            ;
+------------------------+----------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                            ;
+------------------------+----------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                            ;
+------------------------+----------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                            ;
+------------------------+----------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V:RISC_V_INST|Datapath:dp|mux2:resmux_jal" ;
+-----------+-------+----------+---------------------------------------------+
; Port      ; Type  ; Severity ; Details                                     ;
+-----------+-------+----------+---------------------------------------------+
; d1[31..9] ; Input ; Info     ; Stuck at GND                                ;
+-----------+-------+----------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V:RISC_V_INST|Datapath:dp|adder_32:pcadd3"                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; y[31..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V:RISC_V_INST|Datapath:dp|adder_32:pcadd2" ;
+----------+-------+----------+----------------------------------------------+
; Port     ; Type  ; Severity ; Details                                      ;
+----------+-------+----------+----------------------------------------------+
; a[31..9] ; Input ; Info     ; Stuck at GND                                 ;
+----------+-------+----------+----------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V:RISC_V_INST|Datapath:dp|adder:pcadd1" ;
+---------+-------+----------+--------------------------------------------+
; Port    ; Type  ; Severity ; Details                                    ;
+---------+-------+----------+--------------------------------------------+
; b[8..3] ; Input ; Info     ; Stuck at GND                               ;
; b[1..0] ; Input ; Info     ; Stuck at GND                               ;
; b[2]    ; Input ; Info     ; Stuck at VCC                               ;
+---------+-------+----------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V:RISC_V_INST"                                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; WB_Data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 61                          ;
; cycloneiii_ff         ; 17446                       ;
;     CLR SLD           ; 7                           ;
;     ENA               ; 17408                       ;
;     ENA CLR           ; 2                           ;
;     SCLR              ; 28                          ;
;     plain             ; 1                           ;
; cycloneiii_lcell_comb ; 16570                       ;
;     arith             ; 1116                        ;
;         2 data inputs ; 57                          ;
;         3 data inputs ; 1059                        ;
;     normal            ; 15454                       ;
;         0 data inputs ; 232                         ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 1394                        ;
;         3 data inputs ; 494                         ;
;         4 data inputs ; 13324                       ;
;                       ;                             ;
; Max LUT depth         ; 71.50                       ;
; Average LUT depth     ; 22.21                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:18     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sun Dec 03 10:50:41 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 200462U_RISCV_FPGA -c 200462U_RISCV_FPGA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file design_files/risc_v.sv
    Info (12023): Found entity 1: RISC_V File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RISC_V.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file design_files/regfile.sv
    Info (12023): Found entity 1: RegFile File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file design_files/mux2.sv
    Info (12023): Found entity 1: mux2 File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/mux2.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file design_files/instructionmemory.sv
    Info (12023): Found entity 1: instructionmemory File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/instructionmemory.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file design_files/imm_gen.sv
    Info (12023): Found entity 1: imm_Gen File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/imm_Gen.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file design_files/flopr.sv
    Info (12023): Found entity 1: flopr File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file design_files/datapath.sv
    Info (12023): Found entity 1: Datapath File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Datapath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file design_files/datamemory.sv
    Info (12023): Found entity 1: datamemory File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file design_files/data_extract.sv
    Info (12023): Found entity 1: data_extract File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file design_files/controller.sv
    Info (12023): Found entity 1: Controller File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file design_files/clock_divider.sv
    Info (12023): Found entity 1: clock_divider File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/clock_divider.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file design_files/bcd_to_7seg.sv
    Info (12023): Found entity 1: bcd_to_7seg File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/bcd_to_7seg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file design_files/alucontroller.sv
    Info (12023): Found entity 1: ALUController File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/ALUController.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file design_files/alu.sv
    Info (12023): Found entity 1: alu File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/alu.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file design_files/adder_32.sv
    Info (12023): Found entity 1: adder_32 File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/adder_32.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file design_files/adder.sv
    Info (12023): Found entity 1: adder File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/adder.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file design_files/cpu_top.sv
    Info (12023): Found entity 1: CPU_Top File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/CPU_Top.sv Line: 1
Info (12127): Elaborating entity "CPU_Top" for the top level hierarchy
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:clock_divider_INST" File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/CPU_Top.sv Line: 40
Info (12128): Elaborating entity "RISC_V" for hierarchy "RISC_V:RISC_V_INST" File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/CPU_Top.sv Line: 58
Info (12128): Elaborating entity "Controller" for hierarchy "RISC_V:RISC_V_INST|Controller:c" File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RISC_V.sv Line: 32
Warning (10027): Verilog HDL or VHDL warning at the Controller.sv(48): index expression is not wide enough to address all of the elements in the array File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv Line: 48
Warning (10027): Verilog HDL or VHDL warning at the Controller.sv(49): index expression is not wide enough to address all of the elements in the array File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv Line: 49
Warning (10027): Verilog HDL or VHDL warning at the Controller.sv(50): index expression is not wide enough to address all of the elements in the array File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv Line: 50
Warning (10027): Verilog HDL or VHDL warning at the Controller.sv(51): index expression is not wide enough to address all of the elements in the array File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv Line: 51
Warning (10027): Verilog HDL or VHDL warning at the Controller.sv(52): index expression is not wide enough to address all of the elements in the array File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv Line: 52
Warning (10027): Verilog HDL or VHDL warning at the Controller.sv(53): index expression is not wide enough to address all of the elements in the array File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv Line: 53
Warning (10027): Verilog HDL or VHDL warning at the Controller.sv(54): index expression is not wide enough to address all of the elements in the array File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv Line: 54
Warning (10027): Verilog HDL or VHDL warning at the Controller.sv(55): index expression is not wide enough to address all of the elements in the array File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv Line: 55
Warning (10027): Verilog HDL or VHDL warning at the Controller.sv(56): index expression is not wide enough to address all of the elements in the array File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv Line: 56
Warning (10027): Verilog HDL or VHDL warning at the Controller.sv(57): index expression is not wide enough to address all of the elements in the array File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv Line: 57
Warning (10027): Verilog HDL or VHDL warning at the Controller.sv(58): index expression is not wide enough to address all of the elements in the array File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv Line: 58
Warning (10027): Verilog HDL or VHDL warning at the Controller.sv(59): index expression is not wide enough to address all of the elements in the array File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv Line: 59
Warning (10027): Verilog HDL or VHDL warning at the Controller.sv(60): index expression is not wide enough to address all of the elements in the array File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv Line: 60
Warning (10027): Verilog HDL or VHDL warning at the Controller.sv(61): index expression is not wide enough to address all of the elements in the array File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv Line: 61
Warning (10030): Net "rom_data[0..2]" at Controller.sv(22) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv Line: 22
Warning (10030): Net "rom_data[4..18]" at Controller.sv(22) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv Line: 22
Warning (10030): Net "rom_data[20..22]" at Controller.sv(22) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv Line: 22
Warning (10030): Net "rom_data[24..34]" at Controller.sv(22) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv Line: 22
Warning (10030): Net "rom_data[36..50]" at Controller.sv(22) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv Line: 22
Warning (10030): Net "rom_data[52..54]" at Controller.sv(22) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv Line: 22
Warning (10030): Net "rom_data[56..98]" at Controller.sv(22) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv Line: 22
Warning (10030): Net "rom_data[100..102]" at Controller.sv(22) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv Line: 22
Warning (10030): Net "rom_data[104..110]" at Controller.sv(22) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv Line: 22
Warning (10030): Net "rom_data[112..127]" at Controller.sv(22) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv Line: 22
Info (12128): Elaborating entity "ALUController" for hierarchy "RISC_V:RISC_V_INST|ALUController:ac" File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RISC_V.sv Line: 34
Info (12128): Elaborating entity "Datapath" for hierarchy "RISC_V:RISC_V_INST|Datapath:dp" File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RISC_V.sv Line: 36
Info (12128): Elaborating entity "adder" for hierarchy "RISC_V:RISC_V_INST|Datapath:dp|adder:pcadd1" File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Datapath.sv Line: 84
Info (12128): Elaborating entity "adder_32" for hierarchy "RISC_V:RISC_V_INST|Datapath:dp|adder_32:pcadd2" File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Datapath.sv Line: 87
Info (12128): Elaborating entity "mux2" for hierarchy "RISC_V:RISC_V_INST|Datapath:dp|mux2:next_pc1" File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Datapath.sv Line: 93
Info (12128): Elaborating entity "flopr" for hierarchy "RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg" File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Datapath.sv Line: 99
Info (12128): Elaborating entity "instructionmemory" for hierarchy "RISC_V:RISC_V_INST|Datapath:dp|instructionmemory:instr_mem" File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Datapath.sv Line: 102
Warning (10030): Net "Inst_mem[127..42]" at instructionmemory.sv(12) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/instructionmemory.sv Line: 12
Info (12128): Elaborating entity "data_extract" for hierarchy "RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex" File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Datapath.sv Line: 105
Warning (10036): Verilog HDL or VHDL warning at data_extract.sv(12): object "Imm_out" assigned a value but never read File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 12
Warning (10240): Verilog HDL Always Construct warning at data_extract.sv(23): inferring latch(es) for variable "y", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 23
Info (10041): Inferred latch for "y[0]" at data_extract.sv(39) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
Info (10041): Inferred latch for "y[1]" at data_extract.sv(39) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
Info (10041): Inferred latch for "y[2]" at data_extract.sv(39) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
Info (10041): Inferred latch for "y[3]" at data_extract.sv(39) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
Info (10041): Inferred latch for "y[4]" at data_extract.sv(39) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
Info (10041): Inferred latch for "y[5]" at data_extract.sv(39) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
Info (10041): Inferred latch for "y[6]" at data_extract.sv(39) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
Info (10041): Inferred latch for "y[7]" at data_extract.sv(39) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
Info (10041): Inferred latch for "y[8]" at data_extract.sv(39) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
Info (10041): Inferred latch for "y[9]" at data_extract.sv(39) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
Info (10041): Inferred latch for "y[10]" at data_extract.sv(39) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
Info (10041): Inferred latch for "y[11]" at data_extract.sv(39) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
Info (10041): Inferred latch for "y[12]" at data_extract.sv(39) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
Info (10041): Inferred latch for "y[13]" at data_extract.sv(39) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
Info (10041): Inferred latch for "y[14]" at data_extract.sv(39) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
Info (10041): Inferred latch for "y[15]" at data_extract.sv(39) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
Info (10041): Inferred latch for "y[16]" at data_extract.sv(39) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
Info (10041): Inferred latch for "y[17]" at data_extract.sv(39) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
Info (10041): Inferred latch for "y[18]" at data_extract.sv(39) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
Info (10041): Inferred latch for "y[19]" at data_extract.sv(39) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
Info (10041): Inferred latch for "y[20]" at data_extract.sv(39) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
Info (10041): Inferred latch for "y[21]" at data_extract.sv(39) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
Info (10041): Inferred latch for "y[22]" at data_extract.sv(39) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
Info (10041): Inferred latch for "y[23]" at data_extract.sv(39) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
Info (10041): Inferred latch for "y[24]" at data_extract.sv(39) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
Info (10041): Inferred latch for "y[25]" at data_extract.sv(39) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
Info (10041): Inferred latch for "y[26]" at data_extract.sv(39) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
Info (10041): Inferred latch for "y[27]" at data_extract.sv(39) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
Info (10041): Inferred latch for "y[28]" at data_extract.sv(39) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
Info (10041): Inferred latch for "y[29]" at data_extract.sv(39) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
Info (10041): Inferred latch for "y[30]" at data_extract.sv(39) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
Info (10041): Inferred latch for "y[31]" at data_extract.sv(39) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
Info (12128): Elaborating entity "mux2" for hierarchy "RISC_V:RISC_V_INST|Datapath:dp|mux2:resmux_store" File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Datapath.sv Line: 108
Info (12128): Elaborating entity "RegFile" for hierarchy "RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf" File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Datapath.sv Line: 120
Warning (10230): Verilog HDL assignment warning at RegFile.sv(64): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv Line: 64
Warning (10230): Verilog HDL assignment warning at RegFile.sv(65): truncated value with size 32 to match size of target (1) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv Line: 65
Warning (10230): Verilog HDL assignment warning at RegFile.sv(66): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv Line: 66
Warning (10230): Verilog HDL assignment warning at RegFile.sv(67): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv Line: 67
Warning (10230): Verilog HDL assignment warning at RegFile.sv(68): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv Line: 68
Warning (10230): Verilog HDL assignment warning at RegFile.sv(69): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv Line: 69
Info (12128): Elaborating entity "imm_Gen" for hierarchy "RISC_V:RISC_V_INST|Datapath:dp|imm_Gen:Ext_Imm" File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Datapath.sv Line: 135
Info (12128): Elaborating entity "alu" for hierarchy "RISC_V:RISC_V_INST|Datapath:dp|alu:alu_module" File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Datapath.sv Line: 148
Info (12128): Elaborating entity "datamemory" for hierarchy "RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem" File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Datapath.sv Line: 162
Warning (10240): Verilog HDL Always Construct warning at datamemory.sv(82): inferring latch(es) for variable "rd", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
Warning (10230): Verilog HDL assignment warning at datamemory.sv(94): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 94
Warning (10230): Verilog HDL assignment warning at datamemory.sv(95): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 95
Warning (10230): Verilog HDL assignment warning at datamemory.sv(96): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 96
Warning (10230): Verilog HDL assignment warning at datamemory.sv(97): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 97
Info (10041): Inferred latch for "rd[0]" at datamemory.sv(82) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
Info (10041): Inferred latch for "rd[1]" at datamemory.sv(82) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
Info (10041): Inferred latch for "rd[2]" at datamemory.sv(82) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
Info (10041): Inferred latch for "rd[3]" at datamemory.sv(82) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
Info (10041): Inferred latch for "rd[4]" at datamemory.sv(82) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
Info (10041): Inferred latch for "rd[5]" at datamemory.sv(82) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
Info (10041): Inferred latch for "rd[6]" at datamemory.sv(82) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
Info (10041): Inferred latch for "rd[7]" at datamemory.sv(82) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
Info (10041): Inferred latch for "rd[8]" at datamemory.sv(82) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
Info (10041): Inferred latch for "rd[9]" at datamemory.sv(82) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
Info (10041): Inferred latch for "rd[10]" at datamemory.sv(82) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
Info (10041): Inferred latch for "rd[11]" at datamemory.sv(82) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
Info (10041): Inferred latch for "rd[12]" at datamemory.sv(82) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
Info (10041): Inferred latch for "rd[13]" at datamemory.sv(82) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
Info (10041): Inferred latch for "rd[14]" at datamemory.sv(82) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
Info (10041): Inferred latch for "rd[15]" at datamemory.sv(82) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
Info (10041): Inferred latch for "rd[16]" at datamemory.sv(82) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
Info (10041): Inferred latch for "rd[17]" at datamemory.sv(82) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
Info (10041): Inferred latch for "rd[18]" at datamemory.sv(82) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
Info (10041): Inferred latch for "rd[19]" at datamemory.sv(82) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
Info (10041): Inferred latch for "rd[20]" at datamemory.sv(82) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
Info (10041): Inferred latch for "rd[21]" at datamemory.sv(82) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
Info (10041): Inferred latch for "rd[22]" at datamemory.sv(82) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
Info (10041): Inferred latch for "rd[23]" at datamemory.sv(82) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
Info (10041): Inferred latch for "rd[24]" at datamemory.sv(82) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
Info (10041): Inferred latch for "rd[25]" at datamemory.sv(82) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
Info (10041): Inferred latch for "rd[26]" at datamemory.sv(82) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
Info (10041): Inferred latch for "rd[27]" at datamemory.sv(82) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
Info (10041): Inferred latch for "rd[28]" at datamemory.sv(82) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
Info (10041): Inferred latch for "rd[29]" at datamemory.sv(82) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
Info (10041): Inferred latch for "rd[30]" at datamemory.sv(82) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
Info (10041): Inferred latch for "rd[31]" at datamemory.sv(82) File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
Info (12128): Elaborating entity "bcd_to_7seg" for hierarchy "bcd_to_7seg:bcd_IN1" File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/CPU_Top.sv Line: 64
Info (278001): Inferred 8 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|Div0" File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv Line: 66
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|Mod0" File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv Line: 67
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|Div1" File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv Line: 68
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|Mod1" File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv Line: 69
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|Div0" File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 94
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|Mod0" File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 95
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|Div1" File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 96
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|Mod1" File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 97
Info (12130): Elaborated megafunction instantiation "RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|lpm_divide:Div0" File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv Line: 66
Info (12133): Instantiated megafunction "RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|lpm_divide:Div0" with the following parameter: File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv Line: 66
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf
    Info (12023): Found entity 1: lpm_divide_0jm File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/db/lpm_divide_0jm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/db/sign_div_unsign_olh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf
    Info (12023): Found entity 1: alt_u_div_47f File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/db/alt_u_div_47f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|lpm_divide:Mod0" File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv Line: 67
Info (12133): Instantiated megafunction "RISC_V:RISC_V_INST|Datapath:dp|RegFile:rf|lpm_divide:Mod0" with the following parameter: File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv Line: 67
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf
    Info (12023): Found entity 1: lpm_divide_3bm File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/db/lpm_divide_3bm.tdf Line: 24
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[0] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[1] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[2] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[3] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[0] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[31] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[30] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[29] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[28] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[27] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[26] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[25] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[24] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[23] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[22] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[21] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[20] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[19] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[18] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[17] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[16] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[15] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[14] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[13] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[12] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[11] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[10] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[9] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:load_data_ex|y[8] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[1] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[2] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[3] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[7] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[31] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[15] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[30] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[29] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[28] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[27] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[26] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[25] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[24] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[23] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[22] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[21] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[20] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[19] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[18] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[17] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[16] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[14] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[13] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[12] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[11] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[10] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[9] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[8] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[6] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[5] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|datamemory:data_mem|rd[4] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/datamemory.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[4] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[5] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[6] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[7] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[31] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[15] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[30] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[29] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[28] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[27] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[26] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[25] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[24] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[23] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[22] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[21] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[20] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[19] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[18] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[17] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[16] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[14] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[13] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[12] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[11] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[10] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[9] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Warning (13012): Latch RISC_V:RISC_V_INST|Datapath:dp|data_extract:store_data_ex|y[8] has unsafe behavior File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv Line: 39
    Warning (13013): Ports D and ENA on the latch are fed by the same signal RISC_V:RISC_V_INST|Datapath:dp|flopr:pcreg|q[8] File: C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv Line: 16
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/output_files/200462U_RISCV_FPGA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 34031 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 59 output pins
    Info (21061): Implemented 33970 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 215 warnings
    Info: Peak virtual memory: 4972 megabytes
    Info: Processing ended: Sun Dec 03 10:52:11 2023
    Info: Elapsed time: 00:01:30
    Info: Total CPU time (on all processors): 00:01:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/output_files/200462U_RISCV_FPGA.map.smsg.


