[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   2326       tick       3103485       1438229       1386417       3103485 
      2   2326       tick       4374291       2140665       2123724       4374291 
      3   2326       tick       4396826       2152155       2123871       4396826 
      4   2326       tick       4377212       2142804       2125776       4377212 
      5   2326       tick       4372292       2139126       2122571       4372292 
      6   2326       tick       4392094       2149237       2115315       4392094 
      7   2326       tick       4381542       2144149       2122938       4381542 
      8   2326       tick       4378247       2142672       2125317       4378247 
      9   2326       tick       4383258       2144834       2128685       4383258 
     10   2326       tick       4379566       2143053       2124964       4379566 
     11   2326       tick       4381134       2143684       2123855       4381134 
     12   2326       tick       4371675       2139495       2121752       4371675 
     13   2326       tick       4380475       2143263       2123763       4380475 
     14   2326       tick       4368101       2137554       2120100       4368101 
     15   2326       tick       4387714       2147360       2121951       4387714 
     16   2326       tick       4388156       2147036       2117450       4388156 
     17   2326       tick       4395297       2151463       2105723       4395297 
     18   2326       tick       4396734       2151032       2109832       4396734 
     19   2326       exit       4147129       2028977       2001553       4147129 
