$date
	Thu Sep  4 15:36:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module xnor_gate_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ na $end
$var wire 1 % nb $end
$var wire 1 ! y $end
$scope module g1 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 " in $end
$var wire 1 $ out $end
$upscope $end
$scope module g2 $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 # in $end
$var wire 1 % out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1)
0(
1'
0&
1%
1$
0#
0"
1!
$end
#10
0!
0%
1#
#20
1%
0#
0!
0$
1"
#30
1!
0%
1#
#40
