<stg><name>sobel_rgb_axis_Pipeline_row_loop_col_loop</name>


<trans_list>

<trans id="182" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %p_0_0_011261621 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_011261621"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %p_0_0_011251622 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_011251622"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %p_0_0_011241623 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_011241623"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %p_0_0_011231624 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_011231624"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %p_0_0_011221625 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_011221625"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %p_0_0_011211626 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_011211626"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="41" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="3" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
newFuncRoot:9 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %out_axis_V_data_V, i3 %out_axis_V_keep_V, i3 %out_axis_V_strb_V, i1 %out_axis_V_user_V, i1 %out_axis_V_last_V, i1 %out_axis_V_id_V, i1 %out_axis_V_dest_V, void @empty_7

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="3" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
newFuncRoot:10 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %in_axis_V_data_V, i3 %in_axis_V_keep_V, i3 %in_axis_V_strb_V, i1 %in_axis_V_user_V, i1 %in_axis_V_last_V, i1 %in_axis_V_id_V, i1 %in_axis_V_dest_V, void @empty_8

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %line1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %line0, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="3" op_6_bw="3" op_7_bw="24" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32" op_25_bw="32">
<![CDATA[
newFuncRoot:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %out_axis_V_dest_V, i1 %out_axis_V_id_V, i1 %out_axis_V_last_V, i1 %out_axis_V_user_V, i3 %out_axis_V_strb_V, i3 %out_axis_V_keep_V, i24 %out_axis_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="3" op_6_bw="3" op_7_bw="24" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32" op_25_bw="32">
<![CDATA[
newFuncRoot:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_axis_V_dest_V, i1 %in_axis_V_id_V, i1 %in_axis_V_last_V, i1 %in_axis_V_user_V, i3 %in_axis_V_strb_V, i3 %in_axis_V_keep_V, i24 %in_axis_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub

]]></Node>
<StgValue><ssdm name="sub_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %sub133_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub133

]]></Node>
<StgValue><ssdm name="sub133_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
newFuncRoot:17 %bound_read = read i41 @_ssdm_op_Read.ap_auto.i41, i41 %bound

]]></Node>
<StgValue><ssdm name="bound_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %width_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %width

]]></Node>
<StgValue><ssdm name="width_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="41" op_1_bw="41">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i41 0, i41 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:20 %store_ln65 = store i31 0, i31 %y

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:21 %store_ln72 = store i11 0, i11 %x

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:22 %store_ln0 = store i8 0, i8 %p_0_0_011211626

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:23 %store_ln0 = store i8 0, i8 %p_0_0_011221625

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:24 %store_ln0 = store i8 0, i8 %p_0_0_011231624

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:25 %store_ln0 = store i8 0, i8 %p_0_0_011241623

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:26 %store_ln0 = store i8 0, i8 %p_0_0_011251622

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:27 %store_ln0 = store i8 0, i8 %p_0_0_011261621

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:28 %br_ln65 = br void %for.body32

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="41" op_0_bw="41" op_1_bw="0">
<![CDATA[
for.body32:1 %indvar_flatten_load = load i41 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.body32:4 %icmp_ln65 = icmp_eq  i41 %indvar_flatten_load, i41 %bound_read

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
for.body32:5 %add_ln65 = add i41 %indvar_flatten_load, i41 1

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body32:6 %br_ln65 = br i1 %icmp_ln65, void %for.inc161, void %for.end163.exitStub

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="41" op_1_bw="41" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc161:116 %store_ln65 = store i41 %add_ln65, i41 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body32:0 %x_1 = load i11 %x

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="11">
<![CDATA[
for.body32:2 %zext_ln72_1 = zext i11 %x_1

]]></Node>
<StgValue><ssdm name="zext_ln72_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body32:3 %icmp_ln72 = icmp_slt  i32 %zext_ln72_1, i32 %width_read

]]></Node>
<StgValue><ssdm name="icmp_ln72"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc161:6 %y_load = load i31 %y

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="11">
<![CDATA[
for.inc161:7 %trunc_ln72 = trunc i11 %x_1

]]></Node>
<StgValue><ssdm name="trunc_ln72"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc161:9 %select_ln65 = select i1 %icmp_ln72, i11 %x_1, i11 0

]]></Node>
<StgValue><ssdm name="select_ln65"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc161:15 %add_ln65_1 = add i31 %y_load, i31 1

]]></Node>
<StgValue><ssdm name="add_ln65_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.inc161:16 %select_ln65_6 = select i1 %icmp_ln72, i31 %y_load, i31 %add_ln65_1

]]></Node>
<StgValue><ssdm name="select_ln65_6"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="31">
<![CDATA[
for.inc161:17 %zext_ln65 = zext i31 %select_ln65_6

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc161:18 %select_ln65_7 = select i1 %icmp_ln72, i10 %trunc_ln72, i10 0

]]></Node>
<StgValue><ssdm name="select_ln65_7"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="10">
<![CDATA[
for.inc161:19 %select_ln65_7_cast = zext i10 %select_ln65_7

]]></Node>
<StgValue><ssdm name="select_ln65_7_cast"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc161:20 %first_iter_0 = icmp_eq  i11 %select_ln65, i11 0

]]></Node>
<StgValue><ssdm name="first_iter_0"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc161:21 %tmp = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %select_ln65_6, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.inc161:22 %icmp = icmp_ne  i30 %tmp, i30 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc161:23 %cmp130 = icmp_eq  i31 %select_ln65_6, i31 0

]]></Node>
<StgValue><ssdm name="cmp130"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc161:24 %cmp134 = icmp_eq  i32 %zext_ln65, i32 %sub133_read

]]></Node>
<StgValue><ssdm name="cmp134"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="11">
<![CDATA[
for.inc161:25 %zext_ln72 = zext i11 %select_ln65

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="34" op_0_bw="34" op_1_bw="24" op_2_bw="3" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
for.inc161:27 %empty = read i34 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A, i24 %in_axis_V_data_V, i3 %in_axis_V_keep_V, i3 %in_axis_V_strb_V, i1 %in_axis_V_user_V, i1 %in_axis_V_last_V, i1 %in_axis_V_id_V, i1 %in_axis_V_dest_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="24" op_0_bw="34">
<![CDATA[
for.inc161:28 %din_data = extractvalue i34 %empty

]]></Node>
<StgValue><ssdm name="din_data"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="34">
<![CDATA[
for.inc161:29 %din_keep = extractvalue i34 %empty

]]></Node>
<StgValue><ssdm name="din_keep"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="34">
<![CDATA[
for.inc161:30 %din_strb = extractvalue i34 %empty

]]></Node>
<StgValue><ssdm name="din_strb"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="34">
<![CDATA[
for.inc161:31 %din_id = extractvalue i34 %empty

]]></Node>
<StgValue><ssdm name="din_id"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="34">
<![CDATA[
for.inc161:32 %din_dest = extractvalue i34 %empty

]]></Node>
<StgValue><ssdm name="din_dest"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc161:33 %r = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32, i24 %din_data, i32 16

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc161:34 %g = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32, i24 %din_data, i32 8

]]></Node>
<StgValue><ssdm name="g"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="24">
<![CDATA[
for.inc161:35 %b = trunc i24 %din_data

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="15" op_0_bw="8">
<![CDATA[
for.inc161:36 %zext_ln15 = zext i8 %r

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="13" op_0_bw="8">
<![CDATA[
for.inc161:38 %zext_ln16 = zext i8 %b

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc161:39 %mul_ln16 = mul i15 %zext_ln15, i15 77

]]></Node>
<StgValue><ssdm name="mul_ln16"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc161:42 %mul_ln16_2 = mul i13 %zext_ln16, i13 29

]]></Node>
<StgValue><ssdm name="mul_ln16_2"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc161:48 %line1_addr = getelementptr i8 %line1, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="line1_addr"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc161:50 %line0_addr = getelementptr i8 %line0, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="line0_addr"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="10">
<![CDATA[
for.inc161:51 %line0_load = load i10 %line0_addr

]]></Node>
<StgValue><ssdm name="line0_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc161:54 %tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %select_ln65, i32 1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc161:55 %icmp_ln102 = icmp_ne  i10 %tmp_1, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln102"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc161:56 %and_ln102 = and i1 %icmp, i1 %icmp_ln102

]]></Node>
<StgValue><ssdm name="and_ln102"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc161:107 %dout_last = icmp_eq  i32 %select_ln65_7_cast, i32 %sub_read

]]></Node>
<StgValue><ssdm name="dout_last"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc161:115 %add_ln72 = add i11 %select_ln65, i11 1

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc161:117 %store_ln65 = store i31 %select_ln65_6, i31 %y

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc161:118 %store_ln72 = store i11 %add_ln72, i11 %x

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="85" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc161:39 %mul_ln16 = mul i15 %zext_ln15, i15 77

]]></Node>
<StgValue><ssdm name="mul_ln16"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc161:42 %mul_ln16_2 = mul i13 %zext_ln16, i13 29

]]></Node>
<StgValue><ssdm name="mul_ln16_2"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="10">
<![CDATA[
for.inc161:49 %line1_load = load i10 %line1_addr

]]></Node>
<StgValue><ssdm name="line1_load"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="10">
<![CDATA[
for.inc161:51 %line0_load = load i10 %line0_addr

]]></Node>
<StgValue><ssdm name="line0_load"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc161:52 %store_ln97 = store i8 %line0_load, i10 %line1_addr

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="8">
<![CDATA[
for.inc161:37 %zext_ln15_1 = zext i8 %g

]]></Node>
<StgValue><ssdm name="zext_ln15_1"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc161:39 %mul_ln16 = mul i15 %zext_ln15, i15 77

]]></Node>
<StgValue><ssdm name="mul_ln16"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="15">
<![CDATA[
for.inc161:40 %zext_ln16_1 = zext i15 %mul_ln16

]]></Node>
<StgValue><ssdm name="zext_ln16_1"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc161:41 %mul_ln16_1 = mul i16 %zext_ln15_1, i16 150

]]></Node>
<StgValue><ssdm name="mul_ln16_1"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc161:42 %mul_ln16_2 = mul i13 %zext_ln16, i13 29

]]></Node>
<StgValue><ssdm name="mul_ln16_2"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc161:43 %add_ln16 = add i16 %zext_ln16_1, i16 %mul_ln16_1

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc161:44 %add_ln16_1 = add i13 %mul_ln16_2, i13 128

]]></Node>
<StgValue><ssdm name="add_ln16_1"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="10">
<![CDATA[
for.inc161:49 %line1_load = load i10 %line1_addr

]]></Node>
<StgValue><ssdm name="line1_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
<literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc161:0 %p_0_0_011261621_load = load i8 %p_0_0_011261621

]]></Node>
<StgValue><ssdm name="p_0_0_011261621_load"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc161:1 %p_0_0_011251622_load = load i8 %p_0_0_011251622

]]></Node>
<StgValue><ssdm name="p_0_0_011251622_load"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
<literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc161:4 %p_0_0_011221625_load = load i8 %p_0_0_011221625

]]></Node>
<StgValue><ssdm name="p_0_0_011221625_load"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc161:5 %p_0_0_011211626_load = load i8 %p_0_0_011211626

]]></Node>
<StgValue><ssdm name="p_0_0_011211626_load"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc161:10 %select_ln65_1 = select i1 %icmp_ln72, i8 %p_0_0_011211626_load, i8 0

]]></Node>
<StgValue><ssdm name="select_ln65_1"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc161:11 %select_ln65_2 = select i1 %icmp_ln72, i8 %p_0_0_011221625_load, i8 0

]]></Node>
<StgValue><ssdm name="select_ln65_2"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc161:13 %select_ln65_4 = select i1 %icmp_ln72, i8 %p_0_0_011251622_load, i8 0

]]></Node>
<StgValue><ssdm name="select_ln65_4"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc161:14 %select_ln65_5 = select i1 %icmp_ln72, i8 %p_0_0_011261621_load, i8 0

]]></Node>
<StgValue><ssdm name="select_ln65_5"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc161:43 %add_ln16 = add i16 %zext_ln16_1, i16 %mul_ln16_1

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc161:44 %add_ln16_1 = add i13 %mul_ln16_2, i13 128

]]></Node>
<StgValue><ssdm name="add_ln16_1"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="13">
<![CDATA[
for.inc161:45 %zext_ln16_2 = zext i13 %add_ln16_1

]]></Node>
<StgValue><ssdm name="zext_ln16_2"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc161:46 %acc = add i16 %zext_ln16_2, i16 %add_ln16

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc161:47 %gray = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %acc, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="gray"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="8">
<![CDATA[
for.inc161:57 %zext_ln104 = zext i8 %select_ln65_5

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="8">
<![CDATA[
for.inc161:58 %zext_ln103_1 = zext i8 %select_ln65_5

]]></Node>
<StgValue><ssdm name="zext_ln103_1"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="8">
<![CDATA[
for.inc161:65 %zext_ln105_2 = zext i8 %select_ln65_2

]]></Node>
<StgValue><ssdm name="zext_ln105_2"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="8">
<![CDATA[
for.inc161:66 %zext_ln105_3 = zext i8 %select_ln65_2

]]></Node>
<StgValue><ssdm name="zext_ln105_3"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc161:69 %add_ln104 = add i9 %zext_ln105_3, i9 %zext_ln103_1

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
for.inc161:77 %shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %select_ln65_4, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="9">
<![CDATA[
for.inc161:78 %zext_ln108 = zext i9 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln108"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
for.inc161:79 %shl_ln2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %select_ln65_1, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="9">
<![CDATA[
for.inc161:80 %zext_ln108_1 = zext i9 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln108_1"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc161:81 %add_ln108 = add i10 %zext_ln108_1, i10 %zext_ln105_2

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="11" op_0_bw="10">
<![CDATA[
for.inc161:82 %zext_ln107 = zext i10 %add_ln108

]]></Node>
<StgValue><ssdm name="zext_ln107"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc161:83 %sub_ln107 = sub i11 %zext_ln107, i11 %zext_ln108

]]></Node>
<StgValue><ssdm name="sub_ln107"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc161:84 %sub_ln107_1 = sub i11 %sub_ln107, i11 %zext_ln104

]]></Node>
<StgValue><ssdm name="sub_ln107_1"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc161:119 %store_ln17 = store i8 %gray, i8 %p_0_0_011211626

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc161:120 %store_ln65 = store i8 %select_ln65_1, i8 %p_0_0_011221625

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc161:123 %store_ln92 = store i8 %line1_load, i8 %p_0_0_011251622

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc161:124 %store_ln65 = store i8 %select_ln65_4, i8 %p_0_0_011261621

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
<literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc161:2 %p_0_0_011241623_load = load i8 %p_0_0_011241623

]]></Node>
<StgValue><ssdm name="p_0_0_011241623_load"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc161:3 %p_0_0_011231624_load = load i8 %p_0_0_011231624

]]></Node>
<StgValue><ssdm name="p_0_0_011231624_load"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc161:12 %select_ln65_3 = select i1 %icmp_ln72, i8 %p_0_0_011231624_load, i8 0

]]></Node>
<StgValue><ssdm name="select_ln65_3"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc161:53 %store_ln98 = store i8 %gray, i10 %line0_addr

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="8">
<![CDATA[
for.inc161:59 %zext_ln103 = zext i8 %line1_load

]]></Node>
<StgValue><ssdm name="zext_ln103"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc161:60 %select_ln65_8 = select i1 %icmp_ln72, i8 %p_0_0_011241623_load, i8 0

]]></Node>
<StgValue><ssdm name="select_ln65_8"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
for.inc161:61 %shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %select_ln65_8, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="9">
<![CDATA[
for.inc161:62 %zext_ln104_1 = zext i9 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln104_1"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
for.inc161:63 %shl_ln104_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %line0_load, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln104_1"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="9">
<![CDATA[
for.inc161:64 %zext_ln105 = zext i9 %shl_ln104_1

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="8">
<![CDATA[
for.inc161:67 %zext_ln105_1 = zext i8 %gray

]]></Node>
<StgValue><ssdm name="zext_ln105_1"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="8">
<![CDATA[
for.inc161:68 %zext_ln104_2 = zext i8 %gray

]]></Node>
<StgValue><ssdm name="zext_ln104_2"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="9">
<![CDATA[
for.inc161:70 %zext_ln104_3 = zext i9 %add_ln104

]]></Node>
<StgValue><ssdm name="zext_ln104_3"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc161:71 %add_ln104_1 = add i10 %zext_ln104_3, i10 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="add_ln104_1"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="10">
<![CDATA[
for.inc161:72 %zext_ln104_4 = zext i10 %add_ln104_1

]]></Node>
<StgValue><ssdm name="zext_ln104_4"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc161:73 %sub_ln104 = sub i11 %zext_ln103, i11 %zext_ln104_4

]]></Node>
<StgValue><ssdm name="sub_ln104"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc161:74 %add_ln105 = add i10 %zext_ln105, i10 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="10">
<![CDATA[
for.inc161:75 %zext_ln105_4 = zext i10 %add_ln105

]]></Node>
<StgValue><ssdm name="zext_ln105_4"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc161:76 %gx = add i11 %zext_ln105_4, i11 %sub_ln104

]]></Node>
<StgValue><ssdm name="gx"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc161:85 %sub_ln108 = sub i11 %sub_ln107_1, i11 %zext_ln103

]]></Node>
<StgValue><ssdm name="sub_ln108"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc161:86 %gy = add i11 %sub_ln108, i11 %zext_ln105_1

]]></Node>
<StgValue><ssdm name="gy"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc161:87 %gx_2 = select i1 %and_ln102, i11 %gx, i11 0

]]></Node>
<StgValue><ssdm name="gx_2"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc161:88 %gy_2 = select i1 %and_ln102, i11 %gy, i11 0

]]></Node>
<StgValue><ssdm name="gy_2"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="11">
<![CDATA[
for.inc161:89 %trunc_ln112 = trunc i11 %gx_2

]]></Node>
<StgValue><ssdm name="trunc_ln112"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="11">
<![CDATA[
for.inc161:90 %trunc_ln113 = trunc i11 %gy_2

]]></Node>
<StgValue><ssdm name="trunc_ln113"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
for.inc161:91 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %gx_2, i32 10

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
for.inc161:95 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %gy_2, i32 10

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc161:121 %store_ln93 = store i8 %line0_load, i8 %p_0_0_011231624

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc161:122 %store_ln65 = store i8 %select_ln65_3, i8 %p_0_0_011241623

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="157" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc161:92 %ax = sub i10 0, i10 %trunc_ln112

]]></Node>
<StgValue><ssdm name="ax"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc161:93 %ax_1 = select i1 %tmp_2, i10 %ax, i10 %trunc_ln112

]]></Node>
<StgValue><ssdm name="ax_1"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="10">
<![CDATA[
for.inc161:94 %trunc_ln115 = trunc i10 %ax_1

]]></Node>
<StgValue><ssdm name="trunc_ln115"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc161:96 %ay = sub i10 0, i10 %trunc_ln113

]]></Node>
<StgValue><ssdm name="ay"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc161:97 %ay_1 = select i1 %tmp_3, i10 %ay, i10 %trunc_ln113

]]></Node>
<StgValue><ssdm name="ay_1"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="10">
<![CDATA[
for.inc161:98 %trunc_ln116 = trunc i10 %ay_1

]]></Node>
<StgValue><ssdm name="trunc_ln116"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="10">
<![CDATA[
for.inc161:99 %zext_ln118 = zext i10 %ax_1

]]></Node>
<StgValue><ssdm name="zext_ln118"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="11" op_0_bw="10">
<![CDATA[
for.inc161:100 %zext_ln118_1 = zext i10 %ay_1

]]></Node>
<StgValue><ssdm name="zext_ln118_1"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc161:101 %edge = add i8 %trunc_ln116, i8 %trunc_ln115

]]></Node>
<StgValue><ssdm name="edge"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc161:102 %mag = add i11 %zext_ln118_1, i11 %zext_ln118

]]></Node>
<StgValue><ssdm name="mag"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="3" op_0_bw="3" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc161:103 %tmp_4 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %mag, i32 8, i32 10

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc161:104 %icmp_ln120 = icmp_ne  i3 %tmp_4, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln120"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0">
<![CDATA[
for.end163.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="169" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc161:8 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @row_loop_col_loop_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc161:26 %specpipeline_ln73 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln73"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc161:105 %edge_1 = select i1 %icmp_ln120, i8 255, i8 %edge

]]></Node>
<StgValue><ssdm name="edge_1"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc161:106 %edge_2 = select i1 %and_ln102, i8 %edge_1, i8 0

]]></Node>
<StgValue><ssdm name="edge_2"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc161:108 %or_ln123 = or i1 %first_iter_0, i1 %cmp130

]]></Node>
<StgValue><ssdm name="or_ln123"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc161:109 %or_ln123_1 = or i1 %dout_last, i1 %cmp134

]]></Node>
<StgValue><ssdm name="or_ln123_1"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc161:110 %border = or i1 %or_ln123_1, i1 %or_ln123

]]></Node>
<StgValue><ssdm name="border"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc161:111 %edge_3 = select i1 %border, i8 0, i8 %edge_2

]]></Node>
<StgValue><ssdm name="edge_3"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
for.inc161:112 %dout_data = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %edge_3, i8 %edge_3, i8 %edge_3

]]></Node>
<StgValue><ssdm name="dout_data"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc161:113 %dout_user = and i1 %cmp130, i1 %first_iter_0

]]></Node>
<StgValue><ssdm name="dout_user"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="3" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="24" op_9_bw="3" op_10_bw="3" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
for.inc161:114 %write_ln138 = write void @_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A, i24 %out_axis_V_data_V, i3 %out_axis_V_keep_V, i3 %out_axis_V_strb_V, i1 %out_axis_V_user_V, i1 %out_axis_V_last_V, i1 %out_axis_V_id_V, i1 %out_axis_V_dest_V, i24 %dout_data, i3 %din_keep, i3 %din_strb, i1 %dout_user, i1 %dout_last, i1 %din_id, i1 %din_dest

]]></Node>
<StgValue><ssdm name="write_ln138"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
for.inc161:125 %br_ln72 = br void %for.body32

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
