Analysis & Synthesis report for pipelined_processor
Mon Dec 23 19:18:25 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Source assignments for fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated
 12. Parameter Settings for User Entity Instance: fetch_stage:fetch_stage_inst|Mux2x1:pc_mux
 13. Parameter Settings for User Entity Instance: fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component
 14. Parameter Settings for User Entity Instance: decode_stage:decode_stage_inst|ControlUnit:dut
 15. Parameter Settings for User Entity Instance: decode_stage:decode_stage_inst|Mux2x1:adderSrc
 16. altsyncram Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "decode_stage:decode_stage_inst|sign_extension:SE"
 18. Port Connectivity Checks: "decode_stage:decode_stage_inst"
 19. Port Connectivity Checks: "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM"
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 23 19:18:25 2024          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; pipelined_processor                            ;
; Top-level Entity Name              ; pipelined_processor                            ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 0                                              ;
;     Total combinational functions  ; 0                                              ;
;     Dedicated logic registers      ; 0                                              ;
; Total registers                    ; 0                                              ;
; Total pins                         ; 2                                              ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+------------------------------------------------------------------+---------------------+---------------------+
; Option                                                           ; Setting             ; Default Value       ;
+------------------------------------------------------------------+---------------------+---------------------+
; Device                                                           ; 10M08DAF484C8G      ;                     ;
; Top-level entity name                                            ; pipelined_processor ; pipelined_processor ;
; Family name                                                      ; MAX 10              ; Cyclone V           ;
; Use smart compilation                                            ; Off                 ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                  ; On                  ;
; Enable compact report table                                      ; Off                 ; Off                 ;
; Restructure Multiplexers                                         ; Auto                ; Auto                ;
; Create Debugging Nodes for IP Cores                              ; Off                 ; Off                 ;
; Preserve fewer node names                                        ; On                  ; On                  ;
; Intel FPGA IP Evaluation Mode                                    ; Enable              ; Enable              ;
; Verilog Version                                                  ; Verilog_2001        ; Verilog_2001        ;
; VHDL Version                                                     ; VHDL_1993           ; VHDL_1993           ;
; State Machine Processing                                         ; Auto                ; Auto                ;
; Safe State Machine                                               ; Off                 ; Off                 ;
; Extract Verilog State Machines                                   ; On                  ; On                  ;
; Extract VHDL State Machines                                      ; On                  ; On                  ;
; Ignore Verilog initial constructs                                ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                       ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                   ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                  ; On                  ;
; Infer RAMs from Raw Logic                                        ; On                  ; On                  ;
; Parallel Synthesis                                               ; On                  ; On                  ;
; DSP Block Balancing                                              ; Auto                ; Auto                ;
; NOT Gate Push-Back                                               ; On                  ; On                  ;
; Power-Up Don't Care                                              ; On                  ; On                  ;
; Remove Redundant Logic Cells                                     ; Off                 ; Off                 ;
; Remove Duplicate Registers                                       ; On                  ; On                  ;
; Ignore CARRY Buffers                                             ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                           ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                            ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                        ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                             ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                              ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                   ; Off                 ; Off                 ;
; Optimization Technique                                           ; Balanced            ; Balanced            ;
; Carry Chain Length                                               ; 70                  ; 70                  ;
; Auto Carry Chains                                                ; On                  ; On                  ;
; Auto Open-Drain Pins                                             ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                 ; Off                 ;
; Auto ROM Replacement                                             ; On                  ; On                  ;
; Auto RAM Replacement                                             ; On                  ; On                  ;
; Auto DSP Block Replacement                                       ; On                  ; On                  ;
; Auto Shift Register Replacement                                  ; Auto                ; Auto                ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                    ; On                  ; On                  ;
; Strict RAM Replacement                                           ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                           ; Off                 ; Off                 ;
; Auto RAM Block Balancing                                         ; On                  ; On                  ;
; Auto RAM to Logic Cell Conversion                                ; Off                 ; Off                 ;
; Auto Resource Sharing                                            ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                               ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                               ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                    ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing              ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                ; Off                 ; Off                 ;
; Timing-Driven Synthesis                                          ; On                  ; On                  ;
; Report Parameter Settings                                        ; On                  ; On                  ;
; Report Source Assignments                                        ; On                  ; On                  ;
; Report Connectivity Checks                                       ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                               ; Off                 ; Off                 ;
; Synchronization Register Chain Length                            ; 2                   ; 2                   ;
; Power Optimization During Synthesis                              ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                  ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                 ; 100                 ;
; Clock MUX Protection                                             ; On                  ; On                  ;
; Auto Gated Clock Conversion                                      ; Off                 ; Off                 ;
; Block Design Naming                                              ; Auto                ; Auto                ;
; SDC constraint protection                                        ; Off                 ; Off                 ;
; Synthesis Effort                                                 ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                  ; On                  ;
; Pre-Mapping Resynthesis Optimization                             ; Off                 ; Off                 ;
; Analysis & Synthesis Message Level                               ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                      ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                           ; On                  ; On                  ;
+------------------------------------------------------------------+---------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                  ; Library ;
+----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------------+---------+
; pipelined_processor.v            ; yes             ; User Verilog HDL File            ; C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/pipelined_processor.v            ;         ;
; src/datapath/Instruction.mif     ; yes             ; User Memory Initialization File  ; C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/Instruction.mif     ;         ;
; src/datapath/InstructionMemory.v ; yes             ; User Wizard-Generated File       ; C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v ;         ;
; src/datapath/Mux2x1.v            ; yes             ; User Verilog HDL File            ; C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/Mux2x1.v            ;         ;
; src/datapath/PC.v                ; yes             ; User Verilog HDL File            ; C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/PC.v                ;         ;
; src/datapath/PC_Adder.v          ; yes             ; User Verilog HDL File            ; C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/PC_Adder.v          ;         ;
; src/stages/fetch_stage.v         ; yes             ; User Verilog HDL File            ; C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v         ;         ;
; src/datapath/EqReg.v             ; yes             ; User Verilog HDL File            ; C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/EqReg.v             ;         ;
; src/datapath/RegisterFile.v      ; yes             ; User Verilog HDL File            ; C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/RegisterFile.v      ;         ;
; src/datapath/ControlUnit.v       ; yes             ; User Verilog HDL File            ; C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/ControlUnit.v       ;         ;
; src/stages/decode_stage.v        ; yes             ; User Verilog HDL File            ; C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/stages/decode_stage.v        ;         ;
; src/datapath/sign_extension.v    ; yes             ; User Verilog HDL File            ; C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/sign_extension.v    ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                      ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc               ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                         ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                      ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                      ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                       ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                          ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                          ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                        ;         ;
; db/altsyncram_2v91.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf           ;         ;
+----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------+---------------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name  ; Entity Name         ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------+---------------------+--------------+
; |pipelined_processor       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 2    ; 0            ; 0          ; |pipelined_processor ; pipelined_processor ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------+----------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                          ; IP Include File                  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------+----------------------------------+
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |pipelined_processor|fetch_stage:fetch_stage_inst|InstructionMemory:IMEM ; src/datapath/InstructionMemory.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------+----------------------------------+


+------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                 ;
+---------------------------------------------------------------+--------------------+
; Register name                                                 ; Reason for Removal ;
+---------------------------------------------------------------+--------------------+
; fetch_stage:fetch_stage_inst|PC:Program_Counter|pc_out[2..31] ; Lost fanout        ;
; Total Number of Removed Registers = 30                        ;                    ;
+---------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetch_stage:fetch_stage_inst|Mux2x1:pc_mux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; size           ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; Instruction.mif      ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_2v91      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decode_stage:decode_stage_inst|ControlUnit:dut ;
+----------------+---------+------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                             ;
+----------------+---------+------------------------------------------------------------------+
; ALU_OP_ADD     ; 000     ; Unsigned Binary                                                  ;
; ALU_OP_SUB     ; 001     ; Unsigned Binary                                                  ;
; ALU_OP_AND     ; 010     ; Unsigned Binary                                                  ;
; ALU_OP_OR      ; 011     ; Unsigned Binary                                                  ;
; ALU_OP_XOR     ; 100     ; Unsigned Binary                                                  ;
; ALU_OP_SLT     ; 101     ; Unsigned Binary                                                  ;
; ALU_OP_SLL     ; 110     ; Unsigned Binary                                                  ;
; ALU_OP_SRL     ; 111     ; Unsigned Binary                                                  ;
; IMM_I          ; 00      ; Unsigned Binary                                                  ;
; IMM_S          ; 01      ; Unsigned Binary                                                  ;
; IMM_SB         ; 10      ; Unsigned Binary                                                  ;
; IMM_U          ; 11      ; Unsigned Binary                                                  ;
; OP_R           ; 0110011 ; Unsigned Binary                                                  ;
; OP_I1          ; 0010011 ; Unsigned Binary                                                  ;
; OP_I2          ; 0011011 ; Unsigned Binary                                                  ;
; OP_B           ; 1100011 ; Unsigned Binary                                                  ;
; OP_JAL         ; 1101111 ; Unsigned Binary                                                  ;
; OP_JALR        ; 1100111 ; Unsigned Binary                                                  ;
; OP_L           ; 0000011 ; Unsigned Binary                                                  ;
; OP_S           ; 0100011 ; Unsigned Binary                                                  ;
; OP_LUI         ; 0111000 ; Unsigned Binary                                                  ;
; FUNCT7_20      ; 0100000 ; Unsigned Binary                                                  ;
; FUNCT7_00      ; 0000000 ; Unsigned Binary                                                  ;
; FUNCT3_ADDW    ; 001     ; Unsigned Binary                                                  ;
; FUNCT3_AND     ; 111     ; Unsigned Binary                                                  ;
; FUNCT3_XOR     ; 011     ; Unsigned Binary                                                  ;
; FUNCT3_OR      ; 101     ; Unsigned Binary                                                  ;
; FUNCT3_SLT     ; 000     ; Unsigned Binary                                                  ;
; FUNCT3_SLL     ; 100     ; Unsigned Binary                                                  ;
; FUNCT3_SRL     ; 010     ; Unsigned Binary                                                  ;
; FUNCT3_SUB     ; 110     ; Unsigned Binary                                                  ;
; FUNCT3_BEQ     ; 000     ; Unsigned Binary                                                  ;
; FUNCT3_BNE     ; 001     ; Unsigned Binary                                                  ;
+----------------+---------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decode_stage:decode_stage_inst|Mux2x1:adderSrc ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; size           ; 64    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                   ;
; Entity Instance                           ; fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decode_stage:decode_stage_inst|sign_extension:SE"                                                                                                   ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; imm_type ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "imm_type[2..2]" will be connected to GND. ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decode_stage:decode_stage_inst"                                                                                                                             ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                              ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; PCD         ; Input  ; Warning  ; Input port expression (32 bits) is smaller than the input port (64 bits) it drives.  Extra input bit(s) "PCD[63..32]" will be connected to GND.      ;
; PCPlus4D    ; Input  ; Warning  ; Input port expression (32 bits) is smaller than the input port (64 bits) it drives.  Extra input bit(s) "PCPlus4D[63..32]" will be connected to GND. ;
; ResultW     ; Input  ; Warning  ; Input port expression (32 bits) is smaller than the input port (64 bits) it drives.  Extra input bit(s) "ResultW[63..32]" will be connected to GND.  ;
; RegWriteEnE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; MemtoRegE   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; JALE        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; MemReadEnE  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; MemWriteEnE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; ALUOpE      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; ALUSrcE     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; PCSF        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; ImmE        ; Output ; Warning  ; Output or bidir port (64 bits) is wider than the port expression (32 bits) it drives; bit(s) "ImmE[63..32]" have no fanouts                          ;
; ImmE        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; RdE         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; PCPlus4E    ; Output ; Warning  ; Output or bidir port (64 bits) is wider than the port expression (32 bits) it drives; bit(s) "PCPlus4E[63..32]" have no fanouts                      ;
; PCPlus4E    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; ReadData1E  ; Output ; Warning  ; Output or bidir port (64 bits) is wider than the port expression (32 bits) it drives; bit(s) "ReadData1E[63..32]" have no fanouts                    ;
; ReadData1E  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; ReadData2E  ; Output ; Warning  ; Output or bidir port (64 bits) is wider than the port expression (32 bits) it drives; bit(s) "ReadData2E[63..32]" have no fanouts                    ;
; ReadData2E  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; MemSizeE    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                             ;
; LoadSizeE   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                             ;
; PCTargetD   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                             ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM"                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (30 bits) is wider than the input port (8 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; clken   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Mon Dec 23 19:18:04 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pipelined_processor -c pipelined_processor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pipelined_processor.v
    Info (12023): Found entity 1: pipelined_processor File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/pipelined_processor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/datapath/instructionmemory.v
    Info (12023): Found entity 1: InstructionMemory File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/tb/instractionmemory_tb.v
    Info (12023): Found entity 1: InstractionMemory_tb File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/tb/InstractionMemory_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/datapath/mux2x1.v
    Info (12023): Found entity 1: Mux2x1 File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/Mux2x1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/datapath/pc.v
    Info (12023): Found entity 1: PC File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/PC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/datapath/pc_adder.v
    Info (12023): Found entity 1: PC_Adder File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/PC_Adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/stages/fetch_stage.v
    Info (12023): Found entity 1: fetch_stage File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/tb/fetch_stage_tb.v
    Info (12023): Found entity 1: fetch_stage_tb File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/tb/fetch_stage_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/tb/mux2x1_tb.v
    Info (12023): Found entity 1: Mux2x1_tb File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/tb/Mux2x1_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/tb/pc_adder_tb.v
    Info (12023): Found entity 1: PC_Adder_tb File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/tb/PC_Adder_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/tb/pc_tb.v
    Info (12023): Found entity 1: PC_tb File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/tb/PC_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/datapath/eqreg.v
    Info (12023): Found entity 1: EqReg File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/EqReg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/datapath/registerfile.v
    Info (12023): Found entity 1: RegisterFile File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/RegisterFile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/datapath/controlunit.v
    Info (12023): Found entity 1: ControlUnit File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/ControlUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/tb/eqreg_tb.v
    Info (12023): Found entity 1: EqReg_tb File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/tb/EqReg_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/tb/registerfile_tb.v
    Info (12023): Found entity 1: RegisterFile_tb File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/tb/RegisterFile_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/stages/decode_stage.v
    Info (12023): Found entity 1: decode_stage File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/stages/decode_stage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/datapath/sign_extension.v
    Info (12023): Found entity 1: sign_extension File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/sign_extension.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/tb/sign_extension_tb.v
    Info (12023): Found entity 1: sign_extension_tb File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/tb/sign_extension_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/tb/controlunit_tb.v
    Info (12023): Found entity 1: ControlUnit_tb File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/tb/ControlUnit_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/tb/decode_stage_tb.v
    Info (12023): Found entity 1: decode_stage_tb File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/tb/decode_stage_tb.v Line: 3
Warning (10236): Verilog HDL Implicit Net warning at decode_stage.v(170): created implicit net for "PCSE" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/stages/decode_stage.v Line: 170
Info (12127): Elaborating entity "pipelined_processor" for the top level hierarchy
Info (12128): Elaborating entity "fetch_stage" for hierarchy "fetch_stage:fetch_stage_inst" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/pipelined_processor.v Line: 43
Info (12128): Elaborating entity "Mux2x1" for hierarchy "fetch_stage:fetch_stage_inst|Mux2x1:pc_mux" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v Line: 26
Info (12128): Elaborating entity "PC" for hierarchy "fetch_stage:fetch_stage_inst|PC:Program_Counter" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v Line: 37
Info (12128): Elaborating entity "InstructionMemory" for hierarchy "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v Line: 44
Info (12128): Elaborating entity "altsyncram" for hierarchy "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v Line: 85
Info (12130): Elaborated megafunction instantiation "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v Line: 85
Info (12133): Instantiated megafunction "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "init_file" = "Instruction.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2v91.tdf
    Info (12023): Found entity 1: altsyncram_2v91 File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2v91" for hierarchy "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "PC_Adder" for hierarchy "fetch_stage:fetch_stage_inst|PC_Adder:pc_add" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v Line: 50
Info (12128): Elaborating entity "decode_stage" for hierarchy "decode_stage:decode_stage_inst" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/pipelined_processor.v Line: 68
Warning (10036): Verilog HDL or VHDL warning at decode_stage.v(170): object "PCSE" assigned a value but never read File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/stages/decode_stage.v Line: 170
Warning (10858): Verilog HDL warning at decode_stage.v(19): object PCSD used but never assigned File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/stages/decode_stage.v Line: 19
Warning (10858): Verilog HDL warning at decode_stage.v(22): object RdD used but never assigned File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/stages/decode_stage.v Line: 22
Warning (10036): Verilog HDL or VHDL warning at decode_stage.v(43): object "rd" assigned a value but never read File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/stages/decode_stage.v Line: 43
Warning (10030): Net "RdD" at decode_stage.v(22) has no driver or initial value, using a default initial value '0' File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/stages/decode_stage.v Line: 22
Info (12128): Elaborating entity "ControlUnit" for hierarchy "decode_stage:decode_stage_inst|ControlUnit:dut" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/stages/decode_stage.v Line: 66
Warning (10270): Verilog HDL Case Statement warning at ControlUnit.v(191): incomplete case statement has no default case item File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/ControlUnit.v Line: 191
Warning (10270): Verilog HDL Case Statement warning at ControlUnit.v(212): incomplete case statement has no default case item File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/ControlUnit.v Line: 212
Info (12128): Elaborating entity "RegisterFile" for hierarchy "decode_stage:decode_stage_inst|RegisterFile:RF" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/stages/decode_stage.v Line: 81
Warning (10240): Verilog HDL Always Construct warning at RegisterFile.v(18): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/RegisterFile.v Line: 18
Info (12128): Elaborating entity "sign_extension" for hierarchy "decode_stage:decode_stage_inst|sign_extension:SE" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/stages/decode_stage.v Line: 90
Warning (10230): Verilog HDL assignment warning at sign_extension.v(26): truncated value with size 96 to match size of target (64) File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/datapath/sign_extension.v Line: 26
Info (12128): Elaborating entity "EqReg" for hierarchy "decode_stage:decode_stage_inst|EqReg:EQ" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/stages/decode_stage.v Line: 100
Info (12128): Elaborating entity "Mux2x1" for hierarchy "decode_stage:decode_stage_inst|Mux2x1:adderSrc" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/src/stages/decode_stage.v Line: 117
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|q_a[0]" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf Line: 36
        Warning (14320): Synthesized away node "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|q_a[1]" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf Line: 58
        Warning (14320): Synthesized away node "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|q_a[2]" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf Line: 80
        Warning (14320): Synthesized away node "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|q_a[3]" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf Line: 102
        Warning (14320): Synthesized away node "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|q_a[4]" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf Line: 124
        Warning (14320): Synthesized away node "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|q_a[5]" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf Line: 146
        Warning (14320): Synthesized away node "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|q_a[6]" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf Line: 168
        Warning (14320): Synthesized away node "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|q_a[7]" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf Line: 190
        Warning (14320): Synthesized away node "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|q_a[8]" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf Line: 212
        Warning (14320): Synthesized away node "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|q_a[9]" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf Line: 234
        Warning (14320): Synthesized away node "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|q_a[10]" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf Line: 256
        Warning (14320): Synthesized away node "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|q_a[11]" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf Line: 278
        Warning (14320): Synthesized away node "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|q_a[12]" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf Line: 300
        Warning (14320): Synthesized away node "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|q_a[13]" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf Line: 322
        Warning (14320): Synthesized away node "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|q_a[14]" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf Line: 344
        Warning (14320): Synthesized away node "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|q_a[15]" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf Line: 366
        Warning (14320): Synthesized away node "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|q_a[16]" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf Line: 388
        Warning (14320): Synthesized away node "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|q_a[17]" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf Line: 410
        Warning (14320): Synthesized away node "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|q_a[18]" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf Line: 432
        Warning (14320): Synthesized away node "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|q_a[19]" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf Line: 454
        Warning (14320): Synthesized away node "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|q_a[20]" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf Line: 476
        Warning (14320): Synthesized away node "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|q_a[21]" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf Line: 498
        Warning (14320): Synthesized away node "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|q_a[22]" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf Line: 520
        Warning (14320): Synthesized away node "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|q_a[23]" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf Line: 542
        Warning (14320): Synthesized away node "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|q_a[24]" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf Line: 564
        Warning (14320): Synthesized away node "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|q_a[25]" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf Line: 586
        Warning (14320): Synthesized away node "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|q_a[26]" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf Line: 608
        Warning (14320): Synthesized away node "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|q_a[27]" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf Line: 630
        Warning (14320): Synthesized away node "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|q_a[28]" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf Line: 652
        Warning (14320): Synthesized away node "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|q_a[29]" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf Line: 674
        Warning (14320): Synthesized away node "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|q_a[30]" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf Line: 696
        Warning (14320): Synthesized away node "fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|q_a[31]" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf Line: 718
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17049): 30 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/pipelined_processor.v Line: 2
    Warning (15610): No output dependent on input pin "reset" File: C:/Users/sarah/Desktop/ArchProject/RISC-V-Processor/Pipeline/pipelined_processor.v Line: 4
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings
    Info: Peak virtual memory: 4754 megabytes
    Info: Processing ended: Mon Dec 23 19:18:25 2024
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:25


