0.7
2020.2
Oct 14 2022
05:07:14
/home/hapra007/ro2/riscv/design_sources/alu.v,1732096958,verilog,,/home/hapra007/ro2/riscv/design_sources/ctrl.v,,alu,,uvm,../../../../;../../../../../../../../var/autofs/misc/cad/tools/ro2Lab/v05/v_lib,,,,,
/home/hapra007/ro2/riscv/design_sources/ctrl.v,1732277406,verilog,,/home/hapra007/ro2/riscv/design_sources/imm_gen.v,/var/autofs/misc/cad/tools/ro2Lab/v05/v_lib/riscv_isa_defines.v,ctrl,,uvm,../../../../;../../../../../../../../var/autofs/misc/cad/tools/ro2Lab/v05/v_lib,,,,,
/home/hapra007/ro2/riscv/design_sources/imm_gen.v,1732098897,verilog,,/home/hapra007/ro2/riscv/design_sources/pc.v,/var/autofs/misc/cad/tools/ro2Lab/v05/v_lib/riscv_isa_defines.v,imm_gen,,uvm,../../../../;../../../../../../../../var/autofs/misc/cad/tools/ro2Lab/v05/v_lib,,,,,
/home/hapra007/ro2/riscv/design_sources/pc.v,1730888242,verilog,,/home/hapra007/ro2/riscv/design_sources/proc.v,,pc,,uvm,../../../../;../../../../../../../../var/autofs/misc/cad/tools/ro2Lab/v05/v_lib,,,,,
/home/hapra007/ro2/riscv/design_sources/proc.v,1732277548,verilog,,/home/hapra007/ro2/riscv/design_sources/regset.v,,proc,,uvm,../../../../;../../../../../../../../var/autofs/misc/cad/tools/ro2Lab/v05/v_lib,,,,,
/home/hapra007/ro2/riscv/design_sources/regset.v,1732104478,verilog,,/home/hapra007/ro2/riscv/simulation_sources/regset_tb.v,,regset,,uvm,../../../../;../../../../../../../../var/autofs/misc/cad/tools/ro2Lab/v05/v_lib,,,,,
/home/hapra007/ro2/riscv/riscv.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
/home/hapra007/ro2/riscv/riscv.srcs/sim_1/new/system_tb.v,1732279337,verilog,,,,system_tb,,uvm,../../../../;../../../../../../../../var/autofs/misc/cad/tools/ro2Lab/v05/v_lib,,,,,
/home/hapra007/ro2/riscv/simulation_sources/regset_tb.v,1730884930,verilog,,,,regset_tb,,,../../../../;../../../../../../../../var/autofs/misc/cad/tools/ro2Lab/v05/v_lib,,,,,
/var/autofs/misc/cad/tools/ro2Lab/v05/v_lib/MUX_2x1_32.v,1537796738,verilog,,/var/autofs/misc/cad/tools/ro2Lab/v05/v_lib/REG_DRE_32.v,,MUX_2x1_32,,uvm,../../../../;../../../../../../../../var/autofs/misc/cad/tools/ro2Lab/v05/v_lib,,,,,
/var/autofs/misc/cad/tools/ro2Lab/v05/v_lib/REG_DRE_32.v,1537777494,verilog,,/home/hapra007/ro2/riscv/design_sources/alu.v,,REG_DRE_32,,uvm,../../../../;../../../../../../../../var/autofs/misc/cad/tools/ro2Lab/v05/v_lib,,,,,
/var/autofs/misc/cad/tools/ro2Lab/v05/v_lib/memory_sim.sv,1542570173,systemVerilog,,,,memory_sim;tb_dummy_memory_pulp,,uvm,../../../../;../../../../../../../../var/autofs/misc/cad/tools/ro2Lab/v05/v_lib,,,,,
/var/autofs/misc/cad/tools/ro2Lab/v05/v_lib/riscv_isa_defines.v,1537796503,verilog,,,,,,,,,,,,
