Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr 12 23:44:38 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (62)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (62)
--------------------------------
 There are 62 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     75.480        0.000                      0                 1553        0.037        0.000                      0                 1553       48.750        0.000                       0                   576  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              75.480        0.000                      0                 1549        0.037        0.000                      0                 1549       48.750        0.000                       0                   576  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   93.545        0.000                      0                    4        1.316        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       75.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.480ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.239ns  (logic 3.745ns (15.450%)  route 20.494ns (84.549%))
  Logic Levels:           22  (LUT2=1 LUT4=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.622     5.206    sm/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=99, routed)          3.999     9.723    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.124     9.847 r  sm/D_debug_dff_q[1]_i_6/O
                         net (fo=14, routed)          1.526    11.373    sm/D_debug_dff_q[1]_i_6_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124    11.497 r  sm/ram_reg_i_151/O
                         net (fo=1, routed)           0.582    12.079    sm/ram_reg_i_151_n_0
    SLICE_X60Y73         LUT6 (Prop_lut6_I1_O)        0.124    12.203 r  sm/ram_reg_i_121/O
                         net (fo=64, routed)          2.567    14.770    L_reg/M_sm_ra1[0]
    SLICE_X38Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.894 f  L_reg/ram_reg_i_91/O
                         net (fo=1, routed)           0.000    14.894    L_reg/ram_reg_i_91_n_0
    SLICE_X38Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    15.108 f  L_reg/ram_reg_i_40/O
                         net (fo=24, routed)          1.187    16.295    sm/M_alum_a[2]
    SLICE_X38Y69         LUT6 (Prop_lut6_I4_O)        0.297    16.592 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.434    17.026    L_reg/D_registers_q[7][19]_i_24_1
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.124    17.150 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.439    17.589    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I5_O)        0.124    17.713 f  L_reg/D_registers_q[7][19]_i_24/O
                         net (fo=1, routed)           0.154    17.867    sm/D_registers_q[7][22]_i_27_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I1_O)        0.124    17.991 r  sm/D_registers_q[7][19]_i_22/O
                         net (fo=2, routed)           0.308    18.299    sm/D_registers_q[7][19]_i_22_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I5_O)        0.124    18.423 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.635    19.058    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I1_O)        0.124    19.182 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.586    19.768    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I0_O)        0.124    19.892 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.291    20.184    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I2_O)        0.124    20.308 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.807    21.115    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.152    21.267 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.595    21.861    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.332    22.193 r  sm/D_registers_q[7][24]_i_11/O
                         net (fo=1, routed)           0.443    22.636    sm/D_registers_q[7][24]_i_11_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I4_O)        0.124    22.760 f  sm/D_registers_q[7][24]_i_5/O
                         net (fo=1, routed)           0.710    23.470    sm/D_registers_q[7][24]_i_5_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I5_O)        0.124    23.594 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=2, routed)           0.702    24.296    sm/M_alum_out[24]
    SLICE_X46Y72         LUT4 (Prop_lut4_I0_O)        0.124    24.420 f  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.407    24.827    sm/D_states_q[7]_i_58_n_0
    SLICE_X47Y72         LUT5 (Prop_lut5_I1_O)        0.124    24.951 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.823    25.774    sm/D_states_q[7]_i_39_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I4_O)        0.124    25.898 r  sm/D_states_q[7]_i_23/O
                         net (fo=1, routed)           0.782    26.680    sm/D_states_q[7]_i_23_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I4_O)        0.124    26.804 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.808    27.612    sm/accel_edge/D_states_q_reg[3]_rep__1_1
    SLICE_X54Y68         LUT6 (Prop_lut6_I3_O)        0.124    27.736 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          1.709    29.445    sm/accel_edge_n_0
    SLICE_X63Y65         FDSE                                         r  sm/D_states_q_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.503   104.907    sm/clk_IBUF_BUFG
    SLICE_X63Y65         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.258   105.165    
                         clock uncertainty           -0.035   105.130    
    SLICE_X63Y65         FDSE (Setup_fdse_C_CE)      -0.205   104.925    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        104.925    
                         arrival time                         -29.445    
  -------------------------------------------------------------------
                         slack                                 75.480    

Slack (MET) :             75.480ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.239ns  (logic 3.745ns (15.450%)  route 20.494ns (84.549%))
  Logic Levels:           22  (LUT2=1 LUT4=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.622     5.206    sm/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=99, routed)          3.999     9.723    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.124     9.847 r  sm/D_debug_dff_q[1]_i_6/O
                         net (fo=14, routed)          1.526    11.373    sm/D_debug_dff_q[1]_i_6_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124    11.497 r  sm/ram_reg_i_151/O
                         net (fo=1, routed)           0.582    12.079    sm/ram_reg_i_151_n_0
    SLICE_X60Y73         LUT6 (Prop_lut6_I1_O)        0.124    12.203 r  sm/ram_reg_i_121/O
                         net (fo=64, routed)          2.567    14.770    L_reg/M_sm_ra1[0]
    SLICE_X38Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.894 f  L_reg/ram_reg_i_91/O
                         net (fo=1, routed)           0.000    14.894    L_reg/ram_reg_i_91_n_0
    SLICE_X38Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    15.108 f  L_reg/ram_reg_i_40/O
                         net (fo=24, routed)          1.187    16.295    sm/M_alum_a[2]
    SLICE_X38Y69         LUT6 (Prop_lut6_I4_O)        0.297    16.592 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.434    17.026    L_reg/D_registers_q[7][19]_i_24_1
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.124    17.150 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.439    17.589    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I5_O)        0.124    17.713 f  L_reg/D_registers_q[7][19]_i_24/O
                         net (fo=1, routed)           0.154    17.867    sm/D_registers_q[7][22]_i_27_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I1_O)        0.124    17.991 r  sm/D_registers_q[7][19]_i_22/O
                         net (fo=2, routed)           0.308    18.299    sm/D_registers_q[7][19]_i_22_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I5_O)        0.124    18.423 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.635    19.058    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I1_O)        0.124    19.182 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.586    19.768    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I0_O)        0.124    19.892 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.291    20.184    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I2_O)        0.124    20.308 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.807    21.115    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.152    21.267 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.595    21.861    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.332    22.193 r  sm/D_registers_q[7][24]_i_11/O
                         net (fo=1, routed)           0.443    22.636    sm/D_registers_q[7][24]_i_11_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I4_O)        0.124    22.760 f  sm/D_registers_q[7][24]_i_5/O
                         net (fo=1, routed)           0.710    23.470    sm/D_registers_q[7][24]_i_5_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I5_O)        0.124    23.594 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=2, routed)           0.702    24.296    sm/M_alum_out[24]
    SLICE_X46Y72         LUT4 (Prop_lut4_I0_O)        0.124    24.420 f  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.407    24.827    sm/D_states_q[7]_i_58_n_0
    SLICE_X47Y72         LUT5 (Prop_lut5_I1_O)        0.124    24.951 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.823    25.774    sm/D_states_q[7]_i_39_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I4_O)        0.124    25.898 r  sm/D_states_q[7]_i_23/O
                         net (fo=1, routed)           0.782    26.680    sm/D_states_q[7]_i_23_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I4_O)        0.124    26.804 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.808    27.612    sm/accel_edge/D_states_q_reg[3]_rep__1_1
    SLICE_X54Y68         LUT6 (Prop_lut6_I3_O)        0.124    27.736 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          1.709    29.445    sm/accel_edge_n_0
    SLICE_X63Y65         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.503   104.907    sm/clk_IBUF_BUFG
    SLICE_X63Y65         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.258   105.165    
                         clock uncertainty           -0.035   105.130    
    SLICE_X63Y65         FDSE (Setup_fdse_C_CE)      -0.205   104.925    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        104.925    
                         arrival time                         -29.445    
  -------------------------------------------------------------------
                         slack                                 75.480    

Slack (MET) :             75.480ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.239ns  (logic 3.745ns (15.450%)  route 20.494ns (84.549%))
  Logic Levels:           22  (LUT2=1 LUT4=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.622     5.206    sm/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=99, routed)          3.999     9.723    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.124     9.847 r  sm/D_debug_dff_q[1]_i_6/O
                         net (fo=14, routed)          1.526    11.373    sm/D_debug_dff_q[1]_i_6_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124    11.497 r  sm/ram_reg_i_151/O
                         net (fo=1, routed)           0.582    12.079    sm/ram_reg_i_151_n_0
    SLICE_X60Y73         LUT6 (Prop_lut6_I1_O)        0.124    12.203 r  sm/ram_reg_i_121/O
                         net (fo=64, routed)          2.567    14.770    L_reg/M_sm_ra1[0]
    SLICE_X38Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.894 f  L_reg/ram_reg_i_91/O
                         net (fo=1, routed)           0.000    14.894    L_reg/ram_reg_i_91_n_0
    SLICE_X38Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    15.108 f  L_reg/ram_reg_i_40/O
                         net (fo=24, routed)          1.187    16.295    sm/M_alum_a[2]
    SLICE_X38Y69         LUT6 (Prop_lut6_I4_O)        0.297    16.592 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.434    17.026    L_reg/D_registers_q[7][19]_i_24_1
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.124    17.150 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.439    17.589    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I5_O)        0.124    17.713 f  L_reg/D_registers_q[7][19]_i_24/O
                         net (fo=1, routed)           0.154    17.867    sm/D_registers_q[7][22]_i_27_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I1_O)        0.124    17.991 r  sm/D_registers_q[7][19]_i_22/O
                         net (fo=2, routed)           0.308    18.299    sm/D_registers_q[7][19]_i_22_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I5_O)        0.124    18.423 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.635    19.058    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I1_O)        0.124    19.182 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.586    19.768    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I0_O)        0.124    19.892 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.291    20.184    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I2_O)        0.124    20.308 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.807    21.115    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.152    21.267 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.595    21.861    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.332    22.193 r  sm/D_registers_q[7][24]_i_11/O
                         net (fo=1, routed)           0.443    22.636    sm/D_registers_q[7][24]_i_11_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I4_O)        0.124    22.760 f  sm/D_registers_q[7][24]_i_5/O
                         net (fo=1, routed)           0.710    23.470    sm/D_registers_q[7][24]_i_5_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I5_O)        0.124    23.594 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=2, routed)           0.702    24.296    sm/M_alum_out[24]
    SLICE_X46Y72         LUT4 (Prop_lut4_I0_O)        0.124    24.420 f  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.407    24.827    sm/D_states_q[7]_i_58_n_0
    SLICE_X47Y72         LUT5 (Prop_lut5_I1_O)        0.124    24.951 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.823    25.774    sm/D_states_q[7]_i_39_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I4_O)        0.124    25.898 r  sm/D_states_q[7]_i_23/O
                         net (fo=1, routed)           0.782    26.680    sm/D_states_q[7]_i_23_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I4_O)        0.124    26.804 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.808    27.612    sm/accel_edge/D_states_q_reg[3]_rep__1_1
    SLICE_X54Y68         LUT6 (Prop_lut6_I3_O)        0.124    27.736 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          1.709    29.445    sm/accel_edge_n_0
    SLICE_X63Y65         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.503   104.907    sm/clk_IBUF_BUFG
    SLICE_X63Y65         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.258   105.165    
                         clock uncertainty           -0.035   105.130    
    SLICE_X63Y65         FDSE (Setup_fdse_C_CE)      -0.205   104.925    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                        104.925    
                         arrival time                         -29.445    
  -------------------------------------------------------------------
                         slack                                 75.480    

Slack (MET) :             75.622ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.098ns  (logic 3.745ns (15.541%)  route 20.353ns (84.459%))
  Logic Levels:           22  (LUT2=1 LUT4=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 104.908 - 100.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.622     5.206    sm/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=99, routed)          3.999     9.723    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.124     9.847 r  sm/D_debug_dff_q[1]_i_6/O
                         net (fo=14, routed)          1.526    11.373    sm/D_debug_dff_q[1]_i_6_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124    11.497 r  sm/ram_reg_i_151/O
                         net (fo=1, routed)           0.582    12.079    sm/ram_reg_i_151_n_0
    SLICE_X60Y73         LUT6 (Prop_lut6_I1_O)        0.124    12.203 r  sm/ram_reg_i_121/O
                         net (fo=64, routed)          2.567    14.770    L_reg/M_sm_ra1[0]
    SLICE_X38Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.894 f  L_reg/ram_reg_i_91/O
                         net (fo=1, routed)           0.000    14.894    L_reg/ram_reg_i_91_n_0
    SLICE_X38Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    15.108 f  L_reg/ram_reg_i_40/O
                         net (fo=24, routed)          1.187    16.295    sm/M_alum_a[2]
    SLICE_X38Y69         LUT6 (Prop_lut6_I4_O)        0.297    16.592 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.434    17.026    L_reg/D_registers_q[7][19]_i_24_1
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.124    17.150 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.439    17.589    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I5_O)        0.124    17.713 f  L_reg/D_registers_q[7][19]_i_24/O
                         net (fo=1, routed)           0.154    17.867    sm/D_registers_q[7][22]_i_27_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I1_O)        0.124    17.991 r  sm/D_registers_q[7][19]_i_22/O
                         net (fo=2, routed)           0.308    18.299    sm/D_registers_q[7][19]_i_22_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I5_O)        0.124    18.423 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.635    19.058    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I1_O)        0.124    19.182 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.586    19.768    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I0_O)        0.124    19.892 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.291    20.184    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I2_O)        0.124    20.308 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.807    21.115    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.152    21.267 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.595    21.861    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.332    22.193 r  sm/D_registers_q[7][24]_i_11/O
                         net (fo=1, routed)           0.443    22.636    sm/D_registers_q[7][24]_i_11_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I4_O)        0.124    22.760 f  sm/D_registers_q[7][24]_i_5/O
                         net (fo=1, routed)           0.710    23.470    sm/D_registers_q[7][24]_i_5_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I5_O)        0.124    23.594 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=2, routed)           0.702    24.296    sm/M_alum_out[24]
    SLICE_X46Y72         LUT4 (Prop_lut4_I0_O)        0.124    24.420 f  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.407    24.827    sm/D_states_q[7]_i_58_n_0
    SLICE_X47Y72         LUT5 (Prop_lut5_I1_O)        0.124    24.951 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.823    25.774    sm/D_states_q[7]_i_39_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I4_O)        0.124    25.898 r  sm/D_states_q[7]_i_23/O
                         net (fo=1, routed)           0.782    26.680    sm/D_states_q[7]_i_23_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I4_O)        0.124    26.804 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.808    27.612    sm/accel_edge/D_states_q_reg[3]_rep__1_1
    SLICE_X54Y68         LUT6 (Prop_lut6_I3_O)        0.124    27.736 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          1.568    29.304    sm/accel_edge_n_0
    SLICE_X63Y64         FDSE                                         r  sm/D_states_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.504   104.908    sm/clk_IBUF_BUFG
    SLICE_X63Y64         FDSE                                         r  sm/D_states_q_reg[5]/C
                         clock pessimism              0.258   105.166    
                         clock uncertainty           -0.035   105.131    
    SLICE_X63Y64         FDSE (Setup_fdse_C_CE)      -0.205   104.926    sm/D_states_q_reg[5]
  -------------------------------------------------------------------
                         required time                        104.926    
                         arrival time                         -29.304    
  -------------------------------------------------------------------
                         slack                                 75.622    

Slack (MET) :             75.804ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.929ns  (logic 3.745ns (15.651%)  route 20.184ns (84.349%))
  Logic Levels:           22  (LUT2=1 LUT4=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.622     5.206    sm/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=99, routed)          3.999     9.723    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.124     9.847 r  sm/D_debug_dff_q[1]_i_6/O
                         net (fo=14, routed)          1.526    11.373    sm/D_debug_dff_q[1]_i_6_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124    11.497 r  sm/ram_reg_i_151/O
                         net (fo=1, routed)           0.582    12.079    sm/ram_reg_i_151_n_0
    SLICE_X60Y73         LUT6 (Prop_lut6_I1_O)        0.124    12.203 r  sm/ram_reg_i_121/O
                         net (fo=64, routed)          2.567    14.770    L_reg/M_sm_ra1[0]
    SLICE_X38Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.894 f  L_reg/ram_reg_i_91/O
                         net (fo=1, routed)           0.000    14.894    L_reg/ram_reg_i_91_n_0
    SLICE_X38Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    15.108 f  L_reg/ram_reg_i_40/O
                         net (fo=24, routed)          1.187    16.295    sm/M_alum_a[2]
    SLICE_X38Y69         LUT6 (Prop_lut6_I4_O)        0.297    16.592 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.434    17.026    L_reg/D_registers_q[7][19]_i_24_1
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.124    17.150 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.439    17.589    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I5_O)        0.124    17.713 f  L_reg/D_registers_q[7][19]_i_24/O
                         net (fo=1, routed)           0.154    17.867    sm/D_registers_q[7][22]_i_27_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I1_O)        0.124    17.991 r  sm/D_registers_q[7][19]_i_22/O
                         net (fo=2, routed)           0.308    18.299    sm/D_registers_q[7][19]_i_22_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I5_O)        0.124    18.423 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.635    19.058    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I1_O)        0.124    19.182 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.586    19.768    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I0_O)        0.124    19.892 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.291    20.184    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I2_O)        0.124    20.308 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.807    21.115    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.152    21.267 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.595    21.861    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.332    22.193 r  sm/D_registers_q[7][24]_i_11/O
                         net (fo=1, routed)           0.443    22.636    sm/D_registers_q[7][24]_i_11_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I4_O)        0.124    22.760 f  sm/D_registers_q[7][24]_i_5/O
                         net (fo=1, routed)           0.710    23.470    sm/D_registers_q[7][24]_i_5_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I5_O)        0.124    23.594 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=2, routed)           0.702    24.296    sm/M_alum_out[24]
    SLICE_X46Y72         LUT4 (Prop_lut4_I0_O)        0.124    24.420 f  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.407    24.827    sm/D_states_q[7]_i_58_n_0
    SLICE_X47Y72         LUT5 (Prop_lut5_I1_O)        0.124    24.951 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.823    25.774    sm/D_states_q[7]_i_39_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I4_O)        0.124    25.898 r  sm/D_states_q[7]_i_23/O
                         net (fo=1, routed)           0.782    26.680    sm/D_states_q[7]_i_23_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I4_O)        0.124    26.804 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.808    27.612    sm/accel_edge/D_states_q_reg[3]_rep__1_1
    SLICE_X54Y68         LUT6 (Prop_lut6_I3_O)        0.124    27.736 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          1.399    29.135    sm/accel_edge_n_0
    SLICE_X61Y63         FDRE                                         r  sm/D_states_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.503   104.907    sm/clk_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.272   105.179    
                         clock uncertainty           -0.035   105.144    
    SLICE_X61Y63         FDRE (Setup_fdre_C_CE)      -0.205   104.939    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        104.939    
                         arrival time                         -29.135    
  -------------------------------------------------------------------
                         slack                                 75.804    

Slack (MET) :             75.804ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.929ns  (logic 3.745ns (15.651%)  route 20.184ns (84.349%))
  Logic Levels:           22  (LUT2=1 LUT4=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.622     5.206    sm/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=99, routed)          3.999     9.723    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.124     9.847 r  sm/D_debug_dff_q[1]_i_6/O
                         net (fo=14, routed)          1.526    11.373    sm/D_debug_dff_q[1]_i_6_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124    11.497 r  sm/ram_reg_i_151/O
                         net (fo=1, routed)           0.582    12.079    sm/ram_reg_i_151_n_0
    SLICE_X60Y73         LUT6 (Prop_lut6_I1_O)        0.124    12.203 r  sm/ram_reg_i_121/O
                         net (fo=64, routed)          2.567    14.770    L_reg/M_sm_ra1[0]
    SLICE_X38Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.894 f  L_reg/ram_reg_i_91/O
                         net (fo=1, routed)           0.000    14.894    L_reg/ram_reg_i_91_n_0
    SLICE_X38Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    15.108 f  L_reg/ram_reg_i_40/O
                         net (fo=24, routed)          1.187    16.295    sm/M_alum_a[2]
    SLICE_X38Y69         LUT6 (Prop_lut6_I4_O)        0.297    16.592 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.434    17.026    L_reg/D_registers_q[7][19]_i_24_1
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.124    17.150 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.439    17.589    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I5_O)        0.124    17.713 f  L_reg/D_registers_q[7][19]_i_24/O
                         net (fo=1, routed)           0.154    17.867    sm/D_registers_q[7][22]_i_27_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I1_O)        0.124    17.991 r  sm/D_registers_q[7][19]_i_22/O
                         net (fo=2, routed)           0.308    18.299    sm/D_registers_q[7][19]_i_22_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I5_O)        0.124    18.423 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.635    19.058    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I1_O)        0.124    19.182 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.586    19.768    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I0_O)        0.124    19.892 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.291    20.184    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I2_O)        0.124    20.308 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.807    21.115    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.152    21.267 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.595    21.861    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.332    22.193 r  sm/D_registers_q[7][24]_i_11/O
                         net (fo=1, routed)           0.443    22.636    sm/D_registers_q[7][24]_i_11_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I4_O)        0.124    22.760 f  sm/D_registers_q[7][24]_i_5/O
                         net (fo=1, routed)           0.710    23.470    sm/D_registers_q[7][24]_i_5_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I5_O)        0.124    23.594 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=2, routed)           0.702    24.296    sm/M_alum_out[24]
    SLICE_X46Y72         LUT4 (Prop_lut4_I0_O)        0.124    24.420 f  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.407    24.827    sm/D_states_q[7]_i_58_n_0
    SLICE_X47Y72         LUT5 (Prop_lut5_I1_O)        0.124    24.951 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.823    25.774    sm/D_states_q[7]_i_39_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I4_O)        0.124    25.898 r  sm/D_states_q[7]_i_23/O
                         net (fo=1, routed)           0.782    26.680    sm/D_states_q[7]_i_23_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I4_O)        0.124    26.804 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.808    27.612    sm/accel_edge/D_states_q_reg[3]_rep__1_1
    SLICE_X54Y68         LUT6 (Prop_lut6_I3_O)        0.124    27.736 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          1.399    29.135    sm/accel_edge_n_0
    SLICE_X61Y63         FDRE                                         r  sm/D_states_q_reg[6]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.503   104.907    sm/clk_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
                         clock pessimism              0.272   105.179    
                         clock uncertainty           -0.035   105.144    
    SLICE_X61Y63         FDRE (Setup_fdre_C_CE)      -0.205   104.939    sm/D_states_q_reg[6]_rep
  -------------------------------------------------------------------
                         required time                        104.939    
                         arrival time                         -29.135    
  -------------------------------------------------------------------
                         slack                                 75.804    

Slack (MET) :             75.804ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.929ns  (logic 3.745ns (15.651%)  route 20.184ns (84.349%))
  Logic Levels:           22  (LUT2=1 LUT4=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.622     5.206    sm/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=99, routed)          3.999     9.723    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.124     9.847 r  sm/D_debug_dff_q[1]_i_6/O
                         net (fo=14, routed)          1.526    11.373    sm/D_debug_dff_q[1]_i_6_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124    11.497 r  sm/ram_reg_i_151/O
                         net (fo=1, routed)           0.582    12.079    sm/ram_reg_i_151_n_0
    SLICE_X60Y73         LUT6 (Prop_lut6_I1_O)        0.124    12.203 r  sm/ram_reg_i_121/O
                         net (fo=64, routed)          2.567    14.770    L_reg/M_sm_ra1[0]
    SLICE_X38Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.894 f  L_reg/ram_reg_i_91/O
                         net (fo=1, routed)           0.000    14.894    L_reg/ram_reg_i_91_n_0
    SLICE_X38Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    15.108 f  L_reg/ram_reg_i_40/O
                         net (fo=24, routed)          1.187    16.295    sm/M_alum_a[2]
    SLICE_X38Y69         LUT6 (Prop_lut6_I4_O)        0.297    16.592 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.434    17.026    L_reg/D_registers_q[7][19]_i_24_1
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.124    17.150 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.439    17.589    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I5_O)        0.124    17.713 f  L_reg/D_registers_q[7][19]_i_24/O
                         net (fo=1, routed)           0.154    17.867    sm/D_registers_q[7][22]_i_27_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I1_O)        0.124    17.991 r  sm/D_registers_q[7][19]_i_22/O
                         net (fo=2, routed)           0.308    18.299    sm/D_registers_q[7][19]_i_22_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I5_O)        0.124    18.423 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.635    19.058    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I1_O)        0.124    19.182 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.586    19.768    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I0_O)        0.124    19.892 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.291    20.184    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I2_O)        0.124    20.308 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.807    21.115    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.152    21.267 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.595    21.861    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.332    22.193 r  sm/D_registers_q[7][24]_i_11/O
                         net (fo=1, routed)           0.443    22.636    sm/D_registers_q[7][24]_i_11_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I4_O)        0.124    22.760 f  sm/D_registers_q[7][24]_i_5/O
                         net (fo=1, routed)           0.710    23.470    sm/D_registers_q[7][24]_i_5_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I5_O)        0.124    23.594 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=2, routed)           0.702    24.296    sm/M_alum_out[24]
    SLICE_X46Y72         LUT4 (Prop_lut4_I0_O)        0.124    24.420 f  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.407    24.827    sm/D_states_q[7]_i_58_n_0
    SLICE_X47Y72         LUT5 (Prop_lut5_I1_O)        0.124    24.951 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.823    25.774    sm/D_states_q[7]_i_39_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I4_O)        0.124    25.898 r  sm/D_states_q[7]_i_23/O
                         net (fo=1, routed)           0.782    26.680    sm/D_states_q[7]_i_23_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I4_O)        0.124    26.804 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.808    27.612    sm/accel_edge/D_states_q_reg[3]_rep__1_1
    SLICE_X54Y68         LUT6 (Prop_lut6_I3_O)        0.124    27.736 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          1.399    29.135    sm/accel_edge_n_0
    SLICE_X61Y63         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.503   104.907    sm/clk_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
                         clock pessimism              0.272   105.179    
                         clock uncertainty           -0.035   105.144    
    SLICE_X61Y63         FDRE (Setup_fdre_C_CE)      -0.205   104.939    sm/D_states_q_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                        104.939    
                         arrival time                         -29.135    
  -------------------------------------------------------------------
                         slack                                 75.804    

Slack (MET) :             75.815ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.918ns  (logic 3.745ns (15.657%)  route 20.173ns (84.343%))
  Logic Levels:           22  (LUT2=1 LUT4=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 104.908 - 100.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.622     5.206    sm/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=99, routed)          3.999     9.723    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.124     9.847 r  sm/D_debug_dff_q[1]_i_6/O
                         net (fo=14, routed)          1.526    11.373    sm/D_debug_dff_q[1]_i_6_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124    11.497 r  sm/ram_reg_i_151/O
                         net (fo=1, routed)           0.582    12.079    sm/ram_reg_i_151_n_0
    SLICE_X60Y73         LUT6 (Prop_lut6_I1_O)        0.124    12.203 r  sm/ram_reg_i_121/O
                         net (fo=64, routed)          2.567    14.770    L_reg/M_sm_ra1[0]
    SLICE_X38Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.894 f  L_reg/ram_reg_i_91/O
                         net (fo=1, routed)           0.000    14.894    L_reg/ram_reg_i_91_n_0
    SLICE_X38Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    15.108 f  L_reg/ram_reg_i_40/O
                         net (fo=24, routed)          1.187    16.295    sm/M_alum_a[2]
    SLICE_X38Y69         LUT6 (Prop_lut6_I4_O)        0.297    16.592 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.434    17.026    L_reg/D_registers_q[7][19]_i_24_1
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.124    17.150 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.439    17.589    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I5_O)        0.124    17.713 f  L_reg/D_registers_q[7][19]_i_24/O
                         net (fo=1, routed)           0.154    17.867    sm/D_registers_q[7][22]_i_27_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I1_O)        0.124    17.991 r  sm/D_registers_q[7][19]_i_22/O
                         net (fo=2, routed)           0.308    18.299    sm/D_registers_q[7][19]_i_22_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I5_O)        0.124    18.423 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.635    19.058    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I1_O)        0.124    19.182 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.586    19.768    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I0_O)        0.124    19.892 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.291    20.184    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I2_O)        0.124    20.308 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.807    21.115    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.152    21.267 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.595    21.861    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.332    22.193 r  sm/D_registers_q[7][24]_i_11/O
                         net (fo=1, routed)           0.443    22.636    sm/D_registers_q[7][24]_i_11_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I4_O)        0.124    22.760 f  sm/D_registers_q[7][24]_i_5/O
                         net (fo=1, routed)           0.710    23.470    sm/D_registers_q[7][24]_i_5_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I5_O)        0.124    23.594 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=2, routed)           0.702    24.296    sm/M_alum_out[24]
    SLICE_X46Y72         LUT4 (Prop_lut4_I0_O)        0.124    24.420 f  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.407    24.827    sm/D_states_q[7]_i_58_n_0
    SLICE_X47Y72         LUT5 (Prop_lut5_I1_O)        0.124    24.951 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.823    25.774    sm/D_states_q[7]_i_39_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I4_O)        0.124    25.898 r  sm/D_states_q[7]_i_23/O
                         net (fo=1, routed)           0.782    26.680    sm/D_states_q[7]_i_23_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I4_O)        0.124    26.804 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.808    27.612    sm/accel_edge/D_states_q_reg[3]_rep__1_1
    SLICE_X54Y68         LUT6 (Prop_lut6_I3_O)        0.124    27.736 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          1.388    29.124    sm/accel_edge_n_0
    SLICE_X61Y62         FDSE                                         r  sm/D_states_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.504   104.908    sm/clk_IBUF_BUFG
    SLICE_X61Y62         FDSE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.272   105.180    
                         clock uncertainty           -0.035   105.145    
    SLICE_X61Y62         FDSE (Setup_fdse_C_CE)      -0.205   104.940    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.940    
                         arrival time                         -29.124    
  -------------------------------------------------------------------
                         slack                                 75.815    

Slack (MET) :             75.815ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.918ns  (logic 3.745ns (15.657%)  route 20.173ns (84.343%))
  Logic Levels:           22  (LUT2=1 LUT4=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 104.908 - 100.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.622     5.206    sm/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=99, routed)          3.999     9.723    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.124     9.847 r  sm/D_debug_dff_q[1]_i_6/O
                         net (fo=14, routed)          1.526    11.373    sm/D_debug_dff_q[1]_i_6_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124    11.497 r  sm/ram_reg_i_151/O
                         net (fo=1, routed)           0.582    12.079    sm/ram_reg_i_151_n_0
    SLICE_X60Y73         LUT6 (Prop_lut6_I1_O)        0.124    12.203 r  sm/ram_reg_i_121/O
                         net (fo=64, routed)          2.567    14.770    L_reg/M_sm_ra1[0]
    SLICE_X38Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.894 f  L_reg/ram_reg_i_91/O
                         net (fo=1, routed)           0.000    14.894    L_reg/ram_reg_i_91_n_0
    SLICE_X38Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    15.108 f  L_reg/ram_reg_i_40/O
                         net (fo=24, routed)          1.187    16.295    sm/M_alum_a[2]
    SLICE_X38Y69         LUT6 (Prop_lut6_I4_O)        0.297    16.592 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.434    17.026    L_reg/D_registers_q[7][19]_i_24_1
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.124    17.150 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.439    17.589    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I5_O)        0.124    17.713 f  L_reg/D_registers_q[7][19]_i_24/O
                         net (fo=1, routed)           0.154    17.867    sm/D_registers_q[7][22]_i_27_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I1_O)        0.124    17.991 r  sm/D_registers_q[7][19]_i_22/O
                         net (fo=2, routed)           0.308    18.299    sm/D_registers_q[7][19]_i_22_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I5_O)        0.124    18.423 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.635    19.058    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I1_O)        0.124    19.182 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.586    19.768    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I0_O)        0.124    19.892 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.291    20.184    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I2_O)        0.124    20.308 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.807    21.115    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.152    21.267 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.595    21.861    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.332    22.193 r  sm/D_registers_q[7][24]_i_11/O
                         net (fo=1, routed)           0.443    22.636    sm/D_registers_q[7][24]_i_11_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I4_O)        0.124    22.760 f  sm/D_registers_q[7][24]_i_5/O
                         net (fo=1, routed)           0.710    23.470    sm/D_registers_q[7][24]_i_5_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I5_O)        0.124    23.594 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=2, routed)           0.702    24.296    sm/M_alum_out[24]
    SLICE_X46Y72         LUT4 (Prop_lut4_I0_O)        0.124    24.420 f  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.407    24.827    sm/D_states_q[7]_i_58_n_0
    SLICE_X47Y72         LUT5 (Prop_lut5_I1_O)        0.124    24.951 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.823    25.774    sm/D_states_q[7]_i_39_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I4_O)        0.124    25.898 r  sm/D_states_q[7]_i_23/O
                         net (fo=1, routed)           0.782    26.680    sm/D_states_q[7]_i_23_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I4_O)        0.124    26.804 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.808    27.612    sm/accel_edge/D_states_q_reg[3]_rep__1_1
    SLICE_X54Y68         LUT6 (Prop_lut6_I3_O)        0.124    27.736 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          1.388    29.124    sm/accel_edge_n_0
    SLICE_X61Y62         FDSE                                         r  sm/D_states_q_reg[2]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.504   104.908    sm/clk_IBUF_BUFG
    SLICE_X61Y62         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.272   105.180    
                         clock uncertainty           -0.035   105.145    
    SLICE_X61Y62         FDSE (Setup_fdse_C_CE)      -0.205   104.940    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        104.940    
                         arrival time                         -29.124    
  -------------------------------------------------------------------
                         slack                                 75.815    

Slack (MET) :             75.815ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.918ns  (logic 3.745ns (15.657%)  route 20.173ns (84.343%))
  Logic Levels:           22  (LUT2=1 LUT4=1 LUT5=4 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 104.908 - 100.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.622     5.206    sm/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=99, routed)          3.999     9.723    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X52Y71         LUT2 (Prop_lut2_I0_O)        0.124     9.847 r  sm/D_debug_dff_q[1]_i_6/O
                         net (fo=14, routed)          1.526    11.373    sm/D_debug_dff_q[1]_i_6_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124    11.497 r  sm/ram_reg_i_151/O
                         net (fo=1, routed)           0.582    12.079    sm/ram_reg_i_151_n_0
    SLICE_X60Y73         LUT6 (Prop_lut6_I1_O)        0.124    12.203 r  sm/ram_reg_i_121/O
                         net (fo=64, routed)          2.567    14.770    L_reg/M_sm_ra1[0]
    SLICE_X38Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.894 f  L_reg/ram_reg_i_91/O
                         net (fo=1, routed)           0.000    14.894    L_reg/ram_reg_i_91_n_0
    SLICE_X38Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    15.108 f  L_reg/ram_reg_i_40/O
                         net (fo=24, routed)          1.187    16.295    sm/M_alum_a[2]
    SLICE_X38Y69         LUT6 (Prop_lut6_I4_O)        0.297    16.592 f  sm/D_registers_q[7][12]_i_18/O
                         net (fo=1, routed)           0.434    17.026    L_reg/D_registers_q[7][19]_i_24_1
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.124    17.150 r  L_reg/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.439    17.589    L_reg/D_registers_q[7][12]_i_16_n_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I5_O)        0.124    17.713 f  L_reg/D_registers_q[7][19]_i_24/O
                         net (fo=1, routed)           0.154    17.867    sm/D_registers_q[7][22]_i_27_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I1_O)        0.124    17.991 r  sm/D_registers_q[7][19]_i_22/O
                         net (fo=2, routed)           0.308    18.299    sm/D_registers_q[7][19]_i_22_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I5_O)        0.124    18.423 f  sm/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.635    19.058    sm/D_registers_q[7][22]_i_27_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I1_O)        0.124    19.182 r  sm/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.586    19.768    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I0_O)        0.124    19.892 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.291    20.184    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X39Y72         LUT6 (Prop_lut6_I2_O)        0.124    20.308 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.807    21.115    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.152    21.267 r  sm/D_registers_q[7][23]_i_12/O
                         net (fo=5, routed)           0.595    21.861    sm/D_registers_q[7][23]_i_12_n_0
    SLICE_X41Y70         LUT5 (Prop_lut5_I2_O)        0.332    22.193 r  sm/D_registers_q[7][24]_i_11/O
                         net (fo=1, routed)           0.443    22.636    sm/D_registers_q[7][24]_i_11_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I4_O)        0.124    22.760 f  sm/D_registers_q[7][24]_i_5/O
                         net (fo=1, routed)           0.710    23.470    sm/D_registers_q[7][24]_i_5_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I5_O)        0.124    23.594 f  sm/D_registers_q[7][24]_i_2/O
                         net (fo=2, routed)           0.702    24.296    sm/M_alum_out[24]
    SLICE_X46Y72         LUT4 (Prop_lut4_I0_O)        0.124    24.420 f  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.407    24.827    sm/D_states_q[7]_i_58_n_0
    SLICE_X47Y72         LUT5 (Prop_lut5_I1_O)        0.124    24.951 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.823    25.774    sm/D_states_q[7]_i_39_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I4_O)        0.124    25.898 r  sm/D_states_q[7]_i_23/O
                         net (fo=1, routed)           0.782    26.680    sm/D_states_q[7]_i_23_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I4_O)        0.124    26.804 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.808    27.612    sm/accel_edge/D_states_q_reg[3]_rep__1_1
    SLICE_X54Y68         LUT6 (Prop_lut6_I3_O)        0.124    27.736 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          1.388    29.124    sm/accel_edge_n_0
    SLICE_X61Y62         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.504   104.908    sm/clk_IBUF_BUFG
    SLICE_X61Y62         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.272   105.180    
                         clock uncertainty           -0.035   105.145    
    SLICE_X61Y62         FDSE (Setup_fdse_C_CE)      -0.205   104.940    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        104.940    
                         arrival time                         -29.124    
  -------------------------------------------------------------------
                         slack                                 75.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.217%)  route 0.219ns (60.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.581     1.525    sr1/clk_IBUF_BUFG
    SLICE_X65Y73         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.219     1.884    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.848     2.038    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.538    
    SLICE_X64Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.848    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.217%)  route 0.219ns (60.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.581     1.525    sr1/clk_IBUF_BUFG
    SLICE_X65Y73         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.219     1.884    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.848     2.038    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.538    
    SLICE_X64Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.848    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.217%)  route 0.219ns (60.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.581     1.525    sr1/clk_IBUF_BUFG
    SLICE_X65Y73         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.219     1.884    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X64Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.848     2.038    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.538    
    SLICE_X64Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.848    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.217%)  route 0.219ns (60.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.581     1.525    sr1/clk_IBUF_BUFG
    SLICE_X65Y73         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.219     1.884    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X64Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.848     2.038    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.538    
    SLICE_X64Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.848    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.581     1.525    sr1/clk_IBUF_BUFG
    SLICE_X65Y73         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.128     1.653 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.875    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X64Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.848     2.038    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.538    
    SLICE_X64Y73         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.793    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.581     1.525    sr1/clk_IBUF_BUFG
    SLICE_X65Y73         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.128     1.653 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.875    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X64Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.848     2.038    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.538    
    SLICE_X64Y73         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.793    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.581     1.525    sr1/clk_IBUF_BUFG
    SLICE_X65Y73         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.128     1.653 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.875    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X64Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.848     2.038    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.538    
    SLICE_X64Y73         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.793    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.581     1.525    sr1/clk_IBUF_BUFG
    SLICE_X65Y73         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.128     1.653 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.875    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X64Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.848     2.038    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.538    
    SLICE_X64Y73         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.793    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.700%)  route 0.265ns (65.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.580     1.524    sr2/clk_IBUF_BUFG
    SLICE_X61Y76         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.265     1.930    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y76         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.846     2.036    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y76         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.537    
    SLICE_X60Y76         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.846    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.700%)  route 0.265ns (65.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.580     1.524    sr2/clk_IBUF_BUFG
    SLICE_X61Y76         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.265     1.930    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y76         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.846     2.036    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y76         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.537    
    SLICE_X60Y76         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.846    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y26   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y27   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y62   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y62   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y62   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y62   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y74   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y73   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X44Y77   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y73   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y73   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y73   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y73   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y73   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y73   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y73   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y73   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y76   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y76   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y73   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y73   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y73   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y73   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y73   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y73   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y73   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y73   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y76   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y76   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       93.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.316ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.545ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 1.075ns (17.887%)  route 4.935ns (82.113%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 104.895 - 100.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.419     5.623 f  sm/D_states_q_reg[6]_rep__0/Q
                         net (fo=113, routed)         3.055     8.678    sm/D_states_q_reg[6]_rep__0_n_0
    SLICE_X55Y72         LUT2 (Prop_lut2_I0_O)        0.324     9.002 r  sm/D_states_q[7]_i_13/O
                         net (fo=17, routed)          1.012    10.015    sm/D_states_q[7]_i_13_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.332    10.347 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.867    11.214    fifo_reset_cond/AS[0]
    SLICE_X61Y75         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.491   104.895    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y75         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   105.153    
                         clock uncertainty           -0.035   105.118    
    SLICE_X61Y75         FDPE (Recov_fdpe_C_PRE)     -0.359   104.759    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.759    
                         arrival time                         -11.214    
  -------------------------------------------------------------------
                         slack                                 93.545    

Slack (MET) :             93.545ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 1.075ns (17.887%)  route 4.935ns (82.113%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 104.895 - 100.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.419     5.623 f  sm/D_states_q_reg[6]_rep__0/Q
                         net (fo=113, routed)         3.055     8.678    sm/D_states_q_reg[6]_rep__0_n_0
    SLICE_X55Y72         LUT2 (Prop_lut2_I0_O)        0.324     9.002 r  sm/D_states_q[7]_i_13/O
                         net (fo=17, routed)          1.012    10.015    sm/D_states_q[7]_i_13_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.332    10.347 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.867    11.214    fifo_reset_cond/AS[0]
    SLICE_X61Y75         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.491   104.895    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y75         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   105.153    
                         clock uncertainty           -0.035   105.118    
    SLICE_X61Y75         FDPE (Recov_fdpe_C_PRE)     -0.359   104.759    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.759    
                         arrival time                         -11.214    
  -------------------------------------------------------------------
                         slack                                 93.545    

Slack (MET) :             93.545ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 1.075ns (17.887%)  route 4.935ns (82.113%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 104.895 - 100.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.419     5.623 f  sm/D_states_q_reg[6]_rep__0/Q
                         net (fo=113, routed)         3.055     8.678    sm/D_states_q_reg[6]_rep__0_n_0
    SLICE_X55Y72         LUT2 (Prop_lut2_I0_O)        0.324     9.002 r  sm/D_states_q[7]_i_13/O
                         net (fo=17, routed)          1.012    10.015    sm/D_states_q[7]_i_13_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.332    10.347 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.867    11.214    fifo_reset_cond/AS[0]
    SLICE_X61Y75         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.491   104.895    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y75         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   105.153    
                         clock uncertainty           -0.035   105.118    
    SLICE_X61Y75         FDPE (Recov_fdpe_C_PRE)     -0.359   104.759    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.759    
                         arrival time                         -11.214    
  -------------------------------------------------------------------
                         slack                                 93.545    

Slack (MET) :             93.545ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 1.075ns (17.887%)  route 4.935ns (82.113%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 104.895 - 100.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.620     5.204    sm/clk_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.419     5.623 f  sm/D_states_q_reg[6]_rep__0/Q
                         net (fo=113, routed)         3.055     8.678    sm/D_states_q_reg[6]_rep__0_n_0
    SLICE_X55Y72         LUT2 (Prop_lut2_I0_O)        0.324     9.002 r  sm/D_states_q[7]_i_13/O
                         net (fo=17, routed)          1.012    10.015    sm/D_states_q[7]_i_13_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.332    10.347 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.867    11.214    fifo_reset_cond/AS[0]
    SLICE_X61Y75         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.491   104.895    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y75         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   105.153    
                         clock uncertainty           -0.035   105.118    
    SLICE_X61Y75         FDPE (Recov_fdpe_C_PRE)     -0.359   104.759    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.759    
                         arrival time                         -11.214    
  -------------------------------------------------------------------
                         slack                                 93.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.316ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.186ns (14.638%)  route 1.085ns (85.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X55Y61         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=102, routed)         0.735     2.382    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I1_O)        0.045     2.427 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.350     2.776    fifo_reset_cond/AS[0]
    SLICE_X61Y75         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.845     2.035    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y75         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.556    
    SLICE_X61Y75         FDPE (Remov_fdpe_C_PRE)     -0.095     1.461    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           2.776    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.316ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.186ns (14.638%)  route 1.085ns (85.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X55Y61         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=102, routed)         0.735     2.382    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I1_O)        0.045     2.427 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.350     2.776    fifo_reset_cond/AS[0]
    SLICE_X61Y75         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.845     2.035    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y75         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.556    
    SLICE_X61Y75         FDPE (Remov_fdpe_C_PRE)     -0.095     1.461    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           2.776    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.316ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.186ns (14.638%)  route 1.085ns (85.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X55Y61         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=102, routed)         0.735     2.382    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I1_O)        0.045     2.427 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.350     2.776    fifo_reset_cond/AS[0]
    SLICE_X61Y75         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.845     2.035    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y75         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.556    
    SLICE_X61Y75         FDPE (Remov_fdpe_C_PRE)     -0.095     1.461    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           2.776    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.316ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.186ns (14.638%)  route 1.085ns (85.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X55Y61         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=102, routed)         0.735     2.382    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I1_O)        0.045     2.427 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.350     2.776    fifo_reset_cond/AS[0]
    SLICE_X61Y75         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.845     2.035    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y75         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.556    
    SLICE_X61Y75         FDPE (Remov_fdpe_C_PRE)     -0.095     1.461    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           2.776    
  -------------------------------------------------------------------
                         slack                                  1.316    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.134ns  (logic 11.203ns (31.887%)  route 23.931ns (68.113%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.456     5.578 f  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=13, routed)          1.334     6.912    L_reg/M_sm_pbc[12]
    SLICE_X45Y82         LUT2 (Prop_lut2_I0_O)        0.152     7.064 f  L_reg/L_5d93e56d_remainder0_carry_i_23/O
                         net (fo=2, routed)           0.824     7.888    L_reg/L_5d93e56d_remainder0_carry_i_23_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I2_O)        0.326     8.214 f  L_reg/L_5d93e56d_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.965     9.179    L_reg/L_5d93e56d_remainder0_carry_i_12_n_0
    SLICE_X47Y84         LUT3 (Prop_lut3_I0_O)        0.124     9.303 f  L_reg/L_5d93e56d_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.633     9.936    L_reg/L_5d93e56d_remainder0_carry_i_20_n_0
    SLICE_X47Y83         LUT5 (Prop_lut5_I4_O)        0.150    10.086 r  L_reg/L_5d93e56d_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.874    10.960    L_reg/L_5d93e56d_remainder0_carry_i_10_n_0
    SLICE_X46Y83         LUT4 (Prop_lut4_I1_O)        0.326    11.286 r  L_reg/L_5d93e56d_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.286    bseg_driver/decimal_renderer/i__carry_i_6__1_0[1]
    SLICE_X46Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.819 r  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.819    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.142 f  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.802    12.944    L_reg/L_5d93e56d_remainder0[5]
    SLICE_X42Y86         LUT3 (Prop_lut3_I2_O)        0.306    13.250 f  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           1.125    14.375    L_reg/i__carry__0_i_18_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I2_O)        0.124    14.499 f  L_reg/i__carry_i_26__0/O
                         net (fo=1, routed)           0.799    15.298    L_reg/i__carry_i_26__0_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.422 f  L_reg/i__carry_i_24__0/O
                         net (fo=2, routed)           0.926    16.348    L_reg/i__carry_i_24__0_n_0
    SLICE_X44Y86         LUT5 (Prop_lut5_I2_O)        0.150    16.498 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.851    17.349    L_reg/i__carry_i_19_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.354    17.703 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.597    18.300    L_reg/i__carry_i_11_n_0
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.332    18.632 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.513    19.146    bseg_driver/decimal_renderer/i__carry_i_5__1[0]
    SLICE_X43Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.653 r  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.653    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.767 r  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.767    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.989 f  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.878    20.867    L_reg/L_5d93e56d_remainder0_inferred__1/i__carry__2[0]
    SLICE_X42Y87         LUT5 (Prop_lut5_I2_O)        0.299    21.166 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.161    21.327    bseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X42Y87         LUT5 (Prop_lut5_I0_O)        0.124    21.451 f  bseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.755    22.206    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__0_0
    SLICE_X40Y87         LUT2 (Prop_lut2_I0_O)        0.124    22.330 f  bseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.846    23.176    L_reg/i__carry_i_13_0
    SLICE_X39Y86         LUT6 (Prop_lut6_I0_O)        0.124    23.300 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.974    24.274    L_reg/i__carry_i_24_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I4_O)        0.124    24.398 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.721    25.119    L_reg/i__carry_i_13_n_0
    SLICE_X41Y84         LUT3 (Prop_lut3_I1_O)        0.118    25.237 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.610    25.847    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X41Y85         LUT5 (Prop_lut5_I0_O)        0.326    26.173 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    26.173    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.723 r  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.723    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.837 r  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.837    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.171 r  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.802    27.973    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X40Y87         LUT6 (Prop_lut6_I3_O)        0.303    28.276 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.017    29.293    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.124    29.417 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.828    30.245    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y84         LUT3 (Prop_lut3_I1_O)        0.124    30.369 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.970    31.339    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I3_O)        0.124    31.463 f  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.510    32.972    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.124    33.096 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.616    36.712    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.544    40.256 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.256    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.113ns  (logic 11.429ns (32.549%)  route 23.684ns (67.451%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.456     5.578 f  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=13, routed)          1.334     6.912    L_reg/M_sm_pbc[12]
    SLICE_X45Y82         LUT2 (Prop_lut2_I0_O)        0.152     7.064 f  L_reg/L_5d93e56d_remainder0_carry_i_23/O
                         net (fo=2, routed)           0.824     7.888    L_reg/L_5d93e56d_remainder0_carry_i_23_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I2_O)        0.326     8.214 f  L_reg/L_5d93e56d_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.965     9.179    L_reg/L_5d93e56d_remainder0_carry_i_12_n_0
    SLICE_X47Y84         LUT3 (Prop_lut3_I0_O)        0.124     9.303 f  L_reg/L_5d93e56d_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.633     9.936    L_reg/L_5d93e56d_remainder0_carry_i_20_n_0
    SLICE_X47Y83         LUT5 (Prop_lut5_I4_O)        0.150    10.086 r  L_reg/L_5d93e56d_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.874    10.960    L_reg/L_5d93e56d_remainder0_carry_i_10_n_0
    SLICE_X46Y83         LUT4 (Prop_lut4_I1_O)        0.326    11.286 r  L_reg/L_5d93e56d_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.286    bseg_driver/decimal_renderer/i__carry_i_6__1_0[1]
    SLICE_X46Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.819 r  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.819    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.142 f  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.802    12.944    L_reg/L_5d93e56d_remainder0[5]
    SLICE_X42Y86         LUT3 (Prop_lut3_I2_O)        0.306    13.250 f  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           1.125    14.375    L_reg/i__carry__0_i_18_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I2_O)        0.124    14.499 f  L_reg/i__carry_i_26__0/O
                         net (fo=1, routed)           0.799    15.298    L_reg/i__carry_i_26__0_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.422 f  L_reg/i__carry_i_24__0/O
                         net (fo=2, routed)           0.926    16.348    L_reg/i__carry_i_24__0_n_0
    SLICE_X44Y86         LUT5 (Prop_lut5_I2_O)        0.150    16.498 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.851    17.349    L_reg/i__carry_i_19_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.354    17.703 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.597    18.300    L_reg/i__carry_i_11_n_0
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.332    18.632 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.513    19.146    bseg_driver/decimal_renderer/i__carry_i_5__1[0]
    SLICE_X43Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.653 r  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.653    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.767 r  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.767    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.989 f  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.878    20.867    L_reg/L_5d93e56d_remainder0_inferred__1/i__carry__2[0]
    SLICE_X42Y87         LUT5 (Prop_lut5_I2_O)        0.299    21.166 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.161    21.327    bseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X42Y87         LUT5 (Prop_lut5_I0_O)        0.124    21.451 f  bseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.755    22.206    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__0_0
    SLICE_X40Y87         LUT2 (Prop_lut2_I0_O)        0.124    22.330 f  bseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.846    23.176    L_reg/i__carry_i_13_0
    SLICE_X39Y86         LUT6 (Prop_lut6_I0_O)        0.124    23.300 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.974    24.274    L_reg/i__carry_i_24_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I4_O)        0.124    24.398 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.721    25.119    L_reg/i__carry_i_13_n_0
    SLICE_X41Y84         LUT3 (Prop_lut3_I1_O)        0.118    25.237 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.610    25.847    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X41Y85         LUT5 (Prop_lut5_I0_O)        0.326    26.173 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    26.173    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.723 r  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.723    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.837 r  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.837    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.171 f  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.802    27.973    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X40Y87         LUT6 (Prop_lut6_I3_O)        0.303    28.276 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.017    29.293    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.124    29.417 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.828    30.245    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y84         LUT3 (Prop_lut3_I1_O)        0.124    30.369 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.970    31.339    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I3_O)        0.124    31.463 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.510    32.972    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.153    33.125 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.368    36.494    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.741    40.235 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.235    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.902ns  (logic 11.204ns (32.101%)  route 23.698ns (67.899%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.456     5.578 f  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=13, routed)          1.334     6.912    L_reg/M_sm_pbc[12]
    SLICE_X45Y82         LUT2 (Prop_lut2_I0_O)        0.152     7.064 f  L_reg/L_5d93e56d_remainder0_carry_i_23/O
                         net (fo=2, routed)           0.824     7.888    L_reg/L_5d93e56d_remainder0_carry_i_23_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I2_O)        0.326     8.214 f  L_reg/L_5d93e56d_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.965     9.179    L_reg/L_5d93e56d_remainder0_carry_i_12_n_0
    SLICE_X47Y84         LUT3 (Prop_lut3_I0_O)        0.124     9.303 f  L_reg/L_5d93e56d_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.633     9.936    L_reg/L_5d93e56d_remainder0_carry_i_20_n_0
    SLICE_X47Y83         LUT5 (Prop_lut5_I4_O)        0.150    10.086 r  L_reg/L_5d93e56d_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.874    10.960    L_reg/L_5d93e56d_remainder0_carry_i_10_n_0
    SLICE_X46Y83         LUT4 (Prop_lut4_I1_O)        0.326    11.286 r  L_reg/L_5d93e56d_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.286    bseg_driver/decimal_renderer/i__carry_i_6__1_0[1]
    SLICE_X46Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.819 r  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.819    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.142 f  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.802    12.944    L_reg/L_5d93e56d_remainder0[5]
    SLICE_X42Y86         LUT3 (Prop_lut3_I2_O)        0.306    13.250 f  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           1.125    14.375    L_reg/i__carry__0_i_18_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I2_O)        0.124    14.499 f  L_reg/i__carry_i_26__0/O
                         net (fo=1, routed)           0.799    15.298    L_reg/i__carry_i_26__0_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.422 f  L_reg/i__carry_i_24__0/O
                         net (fo=2, routed)           0.926    16.348    L_reg/i__carry_i_24__0_n_0
    SLICE_X44Y86         LUT5 (Prop_lut5_I2_O)        0.150    16.498 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.851    17.349    L_reg/i__carry_i_19_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.354    17.703 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.597    18.300    L_reg/i__carry_i_11_n_0
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.332    18.632 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.513    19.146    bseg_driver/decimal_renderer/i__carry_i_5__1[0]
    SLICE_X43Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.653 r  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.653    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.767 r  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.767    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.989 f  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.878    20.867    L_reg/L_5d93e56d_remainder0_inferred__1/i__carry__2[0]
    SLICE_X42Y87         LUT5 (Prop_lut5_I2_O)        0.299    21.166 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.161    21.327    bseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X42Y87         LUT5 (Prop_lut5_I0_O)        0.124    21.451 f  bseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.755    22.206    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__0_0
    SLICE_X40Y87         LUT2 (Prop_lut2_I0_O)        0.124    22.330 f  bseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.846    23.176    L_reg/i__carry_i_13_0
    SLICE_X39Y86         LUT6 (Prop_lut6_I0_O)        0.124    23.300 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.974    24.274    L_reg/i__carry_i_24_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I4_O)        0.124    24.398 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.721    25.119    L_reg/i__carry_i_13_n_0
    SLICE_X41Y84         LUT3 (Prop_lut3_I1_O)        0.118    25.237 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.610    25.847    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X41Y85         LUT5 (Prop_lut5_I0_O)        0.326    26.173 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    26.173    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.723 r  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.723    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.837 r  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.837    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.171 f  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.802    27.973    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X40Y87         LUT6 (Prop_lut6_I3_O)        0.303    28.276 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.017    29.293    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.124    29.417 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.828    30.245    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y84         LUT3 (Prop_lut3_I1_O)        0.124    30.369 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.970    31.339    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I3_O)        0.124    31.463 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.300    32.763    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X52Y77         LUT4 (Prop_lut4_I3_O)        0.124    32.887 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.593    36.479    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    40.024 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.024    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.877ns  (logic 12.069ns (34.604%)  route 22.808ns (65.396%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X44Y76         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.456     5.577 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.999     7.576    L_reg/M_sm_timer[9]
    SLICE_X48Y80         LUT2 (Prop_lut2_I1_O)        0.152     7.728 r  L_reg/L_5d93e56d_remainder0_carry_i_26__0/O
                         net (fo=1, routed)           0.441     8.168    L_reg/L_5d93e56d_remainder0_carry_i_26__0_n_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I4_O)        0.326     8.494 f  L_reg/L_5d93e56d_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.876     9.370    L_reg/L_5d93e56d_remainder0_carry_i_13__0_n_0
    SLICE_X46Y81         LUT3 (Prop_lut3_I1_O)        0.150     9.520 f  L_reg/L_5d93e56d_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.948    10.468    L_reg/L_5d93e56d_remainder0_carry_i_19__0_n_0
    SLICE_X46Y80         LUT5 (Prop_lut5_I3_O)        0.370    10.838 r  L_reg/L_5d93e56d_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.135    11.973    L_reg/L_5d93e56d_remainder0_carry_i_10__0_n_0
    SLICE_X47Y79         LUT4 (Prop_lut4_I1_O)        0.328    12.301 r  L_reg/L_5d93e56d_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.301    timerseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X47Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.851 r  timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.851    timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.965 r  timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.965    timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry__0_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.204 r  timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.024    14.228    L_reg/L_5d93e56d_remainder0_1[10]
    SLICE_X44Y81         LUT5 (Prop_lut5_I0_O)        0.302    14.530 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.012    15.541    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I0_O)        0.124    15.665 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.682    16.347    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.471 f  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           1.126    17.597    L_reg/i__carry_i_16__2_n_0
    SLICE_X43Y81         LUT3 (Prop_lut3_I0_O)        0.152    17.749 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.656    18.405    L_reg/i__carry_i_20__2_n_0
    SLICE_X43Y81         LUT3 (Prop_lut3_I1_O)        0.358    18.763 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.584    19.347    L_reg/i__carry_i_11__1_n_0
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.326    19.673 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.612    20.286    timerseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X42Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.806 r  timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.806    timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.923 r  timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.923    timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.246 r  timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.841    22.087    L_reg/L_5d93e56d_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.306    22.393 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.371    22.764    timerseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X42Y82         LUT5 (Prop_lut5_I0_O)        0.124    22.888 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.596    23.485    timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y81         LUT2 (Prop_lut2_I0_O)        0.124    23.609 r  timerseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.445    24.054    L_reg/i__carry_i_13__1_0
    SLICE_X39Y81         LUT5 (Prop_lut5_I0_O)        0.150    24.204 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.974    25.177    L_reg/i__carry_i_23__1_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I0_O)        0.326    25.503 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.630    26.133    L_reg/i__carry_i_13__1_n_0
    SLICE_X40Y79         LUT3 (Prop_lut3_I1_O)        0.150    26.283 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    26.985    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X41Y79         LUT5 (Prop_lut5_I0_O)        0.326    27.311 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.311    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.861 r  timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.861    timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.975 r  timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.975    timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.288 f  timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.863    29.151    timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X40Y81         LUT6 (Prop_lut6_I0_O)        0.306    29.457 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.031    30.487    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I1_O)        0.124    30.611 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.643    31.255    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124    31.379 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.789    32.168    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X41Y78         LUT6 (Prop_lut6_I5_O)        0.124    32.292 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.277    33.569    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X51Y78         LUT4 (Prop_lut4_I3_O)        0.152    33.721 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.552    36.273    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.725    39.998 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.998    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.755ns  (logic 12.125ns (34.888%)  route 22.630ns (65.112%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X44Y76         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.456     5.577 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.999     7.576    L_reg/M_sm_timer[9]
    SLICE_X48Y80         LUT2 (Prop_lut2_I1_O)        0.152     7.728 r  L_reg/L_5d93e56d_remainder0_carry_i_26__0/O
                         net (fo=1, routed)           0.441     8.168    L_reg/L_5d93e56d_remainder0_carry_i_26__0_n_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I4_O)        0.326     8.494 f  L_reg/L_5d93e56d_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.876     9.370    L_reg/L_5d93e56d_remainder0_carry_i_13__0_n_0
    SLICE_X46Y81         LUT3 (Prop_lut3_I1_O)        0.150     9.520 f  L_reg/L_5d93e56d_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.948    10.468    L_reg/L_5d93e56d_remainder0_carry_i_19__0_n_0
    SLICE_X46Y80         LUT5 (Prop_lut5_I3_O)        0.370    10.838 r  L_reg/L_5d93e56d_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.135    11.973    L_reg/L_5d93e56d_remainder0_carry_i_10__0_n_0
    SLICE_X47Y79         LUT4 (Prop_lut4_I1_O)        0.328    12.301 r  L_reg/L_5d93e56d_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.301    timerseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X47Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.851 r  timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.851    timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.965 r  timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.965    timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry__0_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.204 r  timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.024    14.228    L_reg/L_5d93e56d_remainder0_1[10]
    SLICE_X44Y81         LUT5 (Prop_lut5_I0_O)        0.302    14.530 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.012    15.541    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I0_O)        0.124    15.665 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.682    16.347    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.471 f  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           1.126    17.597    L_reg/i__carry_i_16__2_n_0
    SLICE_X43Y81         LUT3 (Prop_lut3_I0_O)        0.152    17.749 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.656    18.405    L_reg/i__carry_i_20__2_n_0
    SLICE_X43Y81         LUT3 (Prop_lut3_I1_O)        0.358    18.763 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.584    19.347    L_reg/i__carry_i_11__1_n_0
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.326    19.673 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.612    20.286    timerseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X42Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.806 r  timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.806    timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.923 r  timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.923    timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.246 r  timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.841    22.087    L_reg/L_5d93e56d_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.306    22.393 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.371    22.764    timerseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X42Y82         LUT5 (Prop_lut5_I0_O)        0.124    22.888 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.596    23.485    timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y81         LUT2 (Prop_lut2_I0_O)        0.124    23.609 r  timerseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.445    24.054    L_reg/i__carry_i_13__1_0
    SLICE_X39Y81         LUT5 (Prop_lut5_I0_O)        0.150    24.204 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.974    25.177    L_reg/i__carry_i_23__1_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I0_O)        0.326    25.503 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.630    26.133    L_reg/i__carry_i_13__1_n_0
    SLICE_X40Y79         LUT3 (Prop_lut3_I1_O)        0.150    26.283 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    26.985    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X41Y79         LUT5 (Prop_lut5_I0_O)        0.326    27.311 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.311    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.861 r  timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.861    timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.975 r  timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.975    timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.288 r  timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.863    29.151    timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X40Y81         LUT6 (Prop_lut6_I0_O)        0.306    29.457 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.031    30.487    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I1_O)        0.124    30.611 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.643    31.255    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124    31.379 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.789    32.168    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X41Y78         LUT6 (Prop_lut6_I5_O)        0.124    32.292 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.278    33.570    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X51Y78         LUT4 (Prop_lut4_I3_O)        0.152    33.722 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.373    36.095    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.781    39.876 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.876    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.740ns  (logic 11.421ns (32.876%)  route 23.319ns (67.124%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.456     5.578 f  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=13, routed)          1.334     6.912    L_reg/M_sm_pbc[12]
    SLICE_X45Y82         LUT2 (Prop_lut2_I0_O)        0.152     7.064 f  L_reg/L_5d93e56d_remainder0_carry_i_23/O
                         net (fo=2, routed)           0.824     7.888    L_reg/L_5d93e56d_remainder0_carry_i_23_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I2_O)        0.326     8.214 f  L_reg/L_5d93e56d_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.965     9.179    L_reg/L_5d93e56d_remainder0_carry_i_12_n_0
    SLICE_X47Y84         LUT3 (Prop_lut3_I0_O)        0.124     9.303 f  L_reg/L_5d93e56d_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.633     9.936    L_reg/L_5d93e56d_remainder0_carry_i_20_n_0
    SLICE_X47Y83         LUT5 (Prop_lut5_I4_O)        0.150    10.086 r  L_reg/L_5d93e56d_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.874    10.960    L_reg/L_5d93e56d_remainder0_carry_i_10_n_0
    SLICE_X46Y83         LUT4 (Prop_lut4_I1_O)        0.326    11.286 r  L_reg/L_5d93e56d_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.286    bseg_driver/decimal_renderer/i__carry_i_6__1_0[1]
    SLICE_X46Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.819 r  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.819    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.142 f  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.802    12.944    L_reg/L_5d93e56d_remainder0[5]
    SLICE_X42Y86         LUT3 (Prop_lut3_I2_O)        0.306    13.250 f  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           1.125    14.375    L_reg/i__carry__0_i_18_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I2_O)        0.124    14.499 f  L_reg/i__carry_i_26__0/O
                         net (fo=1, routed)           0.799    15.298    L_reg/i__carry_i_26__0_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.422 f  L_reg/i__carry_i_24__0/O
                         net (fo=2, routed)           0.926    16.348    L_reg/i__carry_i_24__0_n_0
    SLICE_X44Y86         LUT5 (Prop_lut5_I2_O)        0.150    16.498 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.851    17.349    L_reg/i__carry_i_19_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.354    17.703 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.597    18.300    L_reg/i__carry_i_11_n_0
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.332    18.632 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.513    19.146    bseg_driver/decimal_renderer/i__carry_i_5__1[0]
    SLICE_X43Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.653 r  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.653    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.767 r  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.767    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.989 f  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.878    20.867    L_reg/L_5d93e56d_remainder0_inferred__1/i__carry__2[0]
    SLICE_X42Y87         LUT5 (Prop_lut5_I2_O)        0.299    21.166 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.161    21.327    bseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X42Y87         LUT5 (Prop_lut5_I0_O)        0.124    21.451 f  bseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.755    22.206    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__0_0
    SLICE_X40Y87         LUT2 (Prop_lut2_I0_O)        0.124    22.330 f  bseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.846    23.176    L_reg/i__carry_i_13_0
    SLICE_X39Y86         LUT6 (Prop_lut6_I0_O)        0.124    23.300 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.974    24.274    L_reg/i__carry_i_24_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I4_O)        0.124    24.398 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.721    25.119    L_reg/i__carry_i_13_n_0
    SLICE_X41Y84         LUT3 (Prop_lut3_I1_O)        0.118    25.237 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.610    25.847    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X41Y85         LUT5 (Prop_lut5_I0_O)        0.326    26.173 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    26.173    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.723 r  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.723    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.837 r  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.837    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.171 r  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.802    27.973    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X40Y87         LUT6 (Prop_lut6_I3_O)        0.303    28.276 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.017    29.293    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.124    29.417 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.828    30.245    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y84         LUT3 (Prop_lut3_I1_O)        0.124    30.369 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.970    31.339    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I3_O)        0.124    31.463 f  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.300    32.763    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.146    32.909 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.214    36.122    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.740    39.862 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.862    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.729ns  (logic 11.443ns (32.950%)  route 23.286ns (67.050%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=4 LUT4=2 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.456     5.578 f  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=13, routed)          1.334     6.912    L_reg/M_sm_pbc[12]
    SLICE_X45Y82         LUT2 (Prop_lut2_I0_O)        0.152     7.064 f  L_reg/L_5d93e56d_remainder0_carry_i_23/O
                         net (fo=2, routed)           0.824     7.888    L_reg/L_5d93e56d_remainder0_carry_i_23_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I2_O)        0.326     8.214 f  L_reg/L_5d93e56d_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.965     9.179    L_reg/L_5d93e56d_remainder0_carry_i_12_n_0
    SLICE_X47Y84         LUT3 (Prop_lut3_I0_O)        0.124     9.303 f  L_reg/L_5d93e56d_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.633     9.936    L_reg/L_5d93e56d_remainder0_carry_i_20_n_0
    SLICE_X47Y83         LUT5 (Prop_lut5_I4_O)        0.150    10.086 r  L_reg/L_5d93e56d_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.874    10.960    L_reg/L_5d93e56d_remainder0_carry_i_10_n_0
    SLICE_X46Y83         LUT4 (Prop_lut4_I1_O)        0.326    11.286 r  L_reg/L_5d93e56d_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.286    bseg_driver/decimal_renderer/i__carry_i_6__1_0[1]
    SLICE_X46Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.819 r  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.819    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.142 f  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.802    12.944    L_reg/L_5d93e56d_remainder0[5]
    SLICE_X42Y86         LUT3 (Prop_lut3_I2_O)        0.306    13.250 f  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           1.125    14.375    L_reg/i__carry__0_i_18_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I2_O)        0.124    14.499 f  L_reg/i__carry_i_26__0/O
                         net (fo=1, routed)           0.799    15.298    L_reg/i__carry_i_26__0_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.422 f  L_reg/i__carry_i_24__0/O
                         net (fo=2, routed)           0.926    16.348    L_reg/i__carry_i_24__0_n_0
    SLICE_X44Y86         LUT5 (Prop_lut5_I2_O)        0.150    16.498 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.851    17.349    L_reg/i__carry_i_19_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.354    17.703 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.597    18.300    L_reg/i__carry_i_11_n_0
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.332    18.632 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.513    19.146    bseg_driver/decimal_renderer/i__carry_i_5__1[0]
    SLICE_X43Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.653 r  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.653    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.767 r  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.767    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.989 f  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.878    20.867    L_reg/L_5d93e56d_remainder0_inferred__1/i__carry__2[0]
    SLICE_X42Y87         LUT5 (Prop_lut5_I2_O)        0.299    21.166 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.161    21.327    bseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X42Y87         LUT5 (Prop_lut5_I0_O)        0.124    21.451 f  bseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.755    22.206    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__0_0
    SLICE_X40Y87         LUT2 (Prop_lut2_I0_O)        0.124    22.330 f  bseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.846    23.176    L_reg/i__carry_i_13_0
    SLICE_X39Y86         LUT6 (Prop_lut6_I0_O)        0.124    23.300 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.974    24.274    L_reg/i__carry_i_24_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I4_O)        0.124    24.398 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.721    25.119    L_reg/i__carry_i_13_n_0
    SLICE_X41Y84         LUT3 (Prop_lut3_I1_O)        0.118    25.237 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.610    25.847    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X41Y85         LUT5 (Prop_lut5_I0_O)        0.326    26.173 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    26.173    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.723 r  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.723    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.837 r  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.837    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.171 r  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.802    27.973    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X40Y87         LUT6 (Prop_lut6_I3_O)        0.303    28.276 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.017    29.293    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.124    29.417 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.008    30.426    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y84         LUT6 (Prop_lut6_I1_O)        0.124    30.550 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.416    30.966    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X40Y85         LUT6 (Prop_lut6_I5_O)        0.124    31.090 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.655    32.745    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X52Y77         LUT4 (Prop_lut4_I2_O)        0.152    32.897 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.197    36.095    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.756    39.851 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.851    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.690ns  (logic 11.203ns (32.294%)  route 23.487ns (67.706%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=6 LUT4=1 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.538     5.122    L_reg/clk_IBUF_BUFG
    SLICE_X49Y75         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.456     5.578 f  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=13, routed)          1.334     6.912    L_reg/M_sm_pbc[12]
    SLICE_X45Y82         LUT2 (Prop_lut2_I0_O)        0.152     7.064 f  L_reg/L_5d93e56d_remainder0_carry_i_23/O
                         net (fo=2, routed)           0.824     7.888    L_reg/L_5d93e56d_remainder0_carry_i_23_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I2_O)        0.326     8.214 f  L_reg/L_5d93e56d_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.965     9.179    L_reg/L_5d93e56d_remainder0_carry_i_12_n_0
    SLICE_X47Y84         LUT3 (Prop_lut3_I0_O)        0.124     9.303 f  L_reg/L_5d93e56d_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.633     9.936    L_reg/L_5d93e56d_remainder0_carry_i_20_n_0
    SLICE_X47Y83         LUT5 (Prop_lut5_I4_O)        0.150    10.086 r  L_reg/L_5d93e56d_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.874    10.960    L_reg/L_5d93e56d_remainder0_carry_i_10_n_0
    SLICE_X46Y83         LUT4 (Prop_lut4_I1_O)        0.326    11.286 r  L_reg/L_5d93e56d_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.286    bseg_driver/decimal_renderer/i__carry_i_6__1_0[1]
    SLICE_X46Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.819 r  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.819    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.142 f  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.802    12.944    L_reg/L_5d93e56d_remainder0[5]
    SLICE_X42Y86         LUT3 (Prop_lut3_I2_O)        0.306    13.250 f  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           1.125    14.375    L_reg/i__carry__0_i_18_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I2_O)        0.124    14.499 f  L_reg/i__carry_i_26__0/O
                         net (fo=1, routed)           0.799    15.298    L_reg/i__carry_i_26__0_n_0
    SLICE_X45Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.422 f  L_reg/i__carry_i_24__0/O
                         net (fo=2, routed)           0.926    16.348    L_reg/i__carry_i_24__0_n_0
    SLICE_X44Y86         LUT5 (Prop_lut5_I2_O)        0.150    16.498 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.851    17.349    L_reg/i__carry_i_19_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.354    17.703 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.597    18.300    L_reg/i__carry_i_11_n_0
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.332    18.632 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.513    19.146    bseg_driver/decimal_renderer/i__carry_i_5__1[0]
    SLICE_X43Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.653 r  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.653    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.767 r  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.767    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.989 f  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.878    20.867    L_reg/L_5d93e56d_remainder0_inferred__1/i__carry__2[0]
    SLICE_X42Y87         LUT5 (Prop_lut5_I2_O)        0.299    21.166 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.161    21.327    bseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X42Y87         LUT5 (Prop_lut5_I0_O)        0.124    21.451 f  bseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.755    22.206    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__0_0
    SLICE_X40Y87         LUT2 (Prop_lut2_I0_O)        0.124    22.330 f  bseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.846    23.176    L_reg/i__carry_i_13_0
    SLICE_X39Y86         LUT6 (Prop_lut6_I0_O)        0.124    23.300 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.974    24.274    L_reg/i__carry_i_24_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I4_O)        0.124    24.398 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.721    25.119    L_reg/i__carry_i_13_n_0
    SLICE_X41Y84         LUT3 (Prop_lut3_I1_O)        0.118    25.237 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.610    25.847    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X41Y85         LUT5 (Prop_lut5_I0_O)        0.326    26.173 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    26.173    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.723 r  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.723    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.837 r  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.837    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.171 f  bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.802    27.973    bseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X40Y87         LUT6 (Prop_lut6_I3_O)        0.303    28.276 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.017    29.293    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.124    29.417 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.828    30.245    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y84         LUT3 (Prop_lut3_I1_O)        0.124    30.369 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.606    30.975    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y84         LUT6 (Prop_lut6_I4_O)        0.124    31.099 f  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.435    32.534    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X52Y77         LUT3 (Prop_lut3_I2_O)        0.124    32.658 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.610    36.268    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    39.812 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.812    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.528ns  (logic 12.072ns (34.963%)  route 22.456ns (65.037%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X44Y76         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.456     5.577 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.999     7.576    L_reg/M_sm_timer[9]
    SLICE_X48Y80         LUT2 (Prop_lut2_I1_O)        0.152     7.728 r  L_reg/L_5d93e56d_remainder0_carry_i_26__0/O
                         net (fo=1, routed)           0.441     8.168    L_reg/L_5d93e56d_remainder0_carry_i_26__0_n_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I4_O)        0.326     8.494 f  L_reg/L_5d93e56d_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.876     9.370    L_reg/L_5d93e56d_remainder0_carry_i_13__0_n_0
    SLICE_X46Y81         LUT3 (Prop_lut3_I1_O)        0.150     9.520 f  L_reg/L_5d93e56d_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.948    10.468    L_reg/L_5d93e56d_remainder0_carry_i_19__0_n_0
    SLICE_X46Y80         LUT5 (Prop_lut5_I3_O)        0.370    10.838 r  L_reg/L_5d93e56d_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.135    11.973    L_reg/L_5d93e56d_remainder0_carry_i_10__0_n_0
    SLICE_X47Y79         LUT4 (Prop_lut4_I1_O)        0.328    12.301 r  L_reg/L_5d93e56d_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.301    timerseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X47Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.851 r  timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.851    timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.965 r  timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.965    timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry__0_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.204 r  timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.024    14.228    L_reg/L_5d93e56d_remainder0_1[10]
    SLICE_X44Y81         LUT5 (Prop_lut5_I0_O)        0.302    14.530 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.012    15.541    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I0_O)        0.124    15.665 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.682    16.347    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.471 f  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           1.126    17.597    L_reg/i__carry_i_16__2_n_0
    SLICE_X43Y81         LUT3 (Prop_lut3_I0_O)        0.152    17.749 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.656    18.405    L_reg/i__carry_i_20__2_n_0
    SLICE_X43Y81         LUT3 (Prop_lut3_I1_O)        0.358    18.763 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.584    19.347    L_reg/i__carry_i_11__1_n_0
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.326    19.673 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.612    20.286    timerseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X42Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.806 r  timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.806    timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.923 r  timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.923    timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.246 r  timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.841    22.087    L_reg/L_5d93e56d_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.306    22.393 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.371    22.764    timerseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X42Y82         LUT5 (Prop_lut5_I0_O)        0.124    22.888 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.596    23.485    timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y81         LUT2 (Prop_lut2_I0_O)        0.124    23.609 r  timerseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.445    24.054    L_reg/i__carry_i_13__1_0
    SLICE_X39Y81         LUT5 (Prop_lut5_I0_O)        0.150    24.204 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.974    25.177    L_reg/i__carry_i_23__1_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I0_O)        0.326    25.503 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.630    26.133    L_reg/i__carry_i_13__1_n_0
    SLICE_X40Y79         LUT3 (Prop_lut3_I1_O)        0.150    26.283 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    26.985    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X41Y79         LUT5 (Prop_lut5_I0_O)        0.326    27.311 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.311    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.861 r  timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.861    timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.975 r  timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.975    timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.288 r  timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.863    29.151    timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X40Y81         LUT6 (Prop_lut6_I0_O)        0.306    29.457 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.031    30.487    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I1_O)        0.124    30.611 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.643    31.255    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124    31.379 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.789    32.168    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X41Y78         LUT6 (Prop_lut6_I5_O)        0.124    32.292 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.077    33.369    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X51Y78         LUT4 (Prop_lut4_I3_O)        0.154    33.523 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.400    35.923    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.726    39.649 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.649    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.527ns  (logic 11.890ns (34.437%)  route 22.637ns (65.563%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X44Y76         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.456     5.577 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.999     7.576    L_reg/M_sm_timer[9]
    SLICE_X48Y80         LUT2 (Prop_lut2_I1_O)        0.152     7.728 r  L_reg/L_5d93e56d_remainder0_carry_i_26__0/O
                         net (fo=1, routed)           0.441     8.168    L_reg/L_5d93e56d_remainder0_carry_i_26__0_n_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I4_O)        0.326     8.494 f  L_reg/L_5d93e56d_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.876     9.370    L_reg/L_5d93e56d_remainder0_carry_i_13__0_n_0
    SLICE_X46Y81         LUT3 (Prop_lut3_I1_O)        0.150     9.520 f  L_reg/L_5d93e56d_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.948    10.468    L_reg/L_5d93e56d_remainder0_carry_i_19__0_n_0
    SLICE_X46Y80         LUT5 (Prop_lut5_I3_O)        0.370    10.838 r  L_reg/L_5d93e56d_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.135    11.973    L_reg/L_5d93e56d_remainder0_carry_i_10__0_n_0
    SLICE_X47Y79         LUT4 (Prop_lut4_I1_O)        0.328    12.301 r  L_reg/L_5d93e56d_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.301    timerseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X47Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.851 r  timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.851    timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.965 r  timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.965    timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry__0_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.204 r  timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.024    14.228    L_reg/L_5d93e56d_remainder0_1[10]
    SLICE_X44Y81         LUT5 (Prop_lut5_I0_O)        0.302    14.530 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.012    15.541    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X44Y79         LUT4 (Prop_lut4_I0_O)        0.124    15.665 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.682    16.347    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.471 f  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           1.126    17.597    L_reg/i__carry_i_16__2_n_0
    SLICE_X43Y81         LUT3 (Prop_lut3_I0_O)        0.152    17.749 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.656    18.405    L_reg/i__carry_i_20__2_n_0
    SLICE_X43Y81         LUT3 (Prop_lut3_I1_O)        0.358    18.763 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.584    19.347    L_reg/i__carry_i_11__1_n_0
    SLICE_X43Y79         LUT2 (Prop_lut2_I1_O)        0.326    19.673 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.612    20.286    timerseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X42Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.806 r  timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.806    timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.923 r  timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.923    timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.246 r  timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.841    22.087    L_reg/L_5d93e56d_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X42Y82         LUT5 (Prop_lut5_I4_O)        0.306    22.393 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.371    22.764    timerseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X42Y82         LUT5 (Prop_lut5_I0_O)        0.124    22.888 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.596    23.485    timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y81         LUT2 (Prop_lut2_I0_O)        0.124    23.609 r  timerseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.445    24.054    L_reg/i__carry_i_13__1_0
    SLICE_X39Y81         LUT5 (Prop_lut5_I0_O)        0.150    24.204 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.974    25.177    L_reg/i__carry_i_23__1_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I0_O)        0.326    25.503 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.630    26.133    L_reg/i__carry_i_13__1_n_0
    SLICE_X40Y79         LUT3 (Prop_lut3_I1_O)        0.150    26.283 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    26.985    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X41Y79         LUT5 (Prop_lut5_I0_O)        0.326    27.311 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.311    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.861 r  timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.861    timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.975 r  timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.975    timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.288 r  timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.863    29.151    timerseg_driver/decimal_renderer/L_5d93e56d_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X40Y81         LUT6 (Prop_lut6_I0_O)        0.306    29.457 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.031    30.487    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I1_O)        0.124    30.611 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.643    31.255    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124    31.379 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.789    32.168    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X41Y78         LUT6 (Prop_lut6_I5_O)        0.124    32.292 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.278    33.570    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X51Y78         LUT4 (Prop_lut4_I2_O)        0.124    33.694 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.380    36.074    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    39.648 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.648    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.363ns (79.474%)  route 0.352ns (20.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.352     2.027    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.249 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.249    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.367ns (75.768%)  route 0.437ns (24.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.437     2.112    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.338 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.338    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.388ns (76.731%)  route 0.421ns (23.269%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.595     1.539    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=9, routed)           0.421     2.124    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         1.224     3.348 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.348    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.409ns (77.341%)  route 0.413ns (22.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.413     2.074    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.355 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.355    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_71401298[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.830ns  (logic 1.415ns (77.362%)  route 0.414ns (22.638%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.593     1.537    forLoop_idx_0_71401298[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  forLoop_idx_0_71401298[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_71401298[1].cond_butt_sel_desel/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.076     1.754    forLoop_idx_0_71401298[1].cond_butt_sel_desel/D_ctr_q_reg[2]
    SLICE_X63Y56         LUT6 (Prop_lut6_I4_O)        0.045     1.799 r  forLoop_idx_0_71401298[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.338     2.137    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.366 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.366    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.404ns (76.371%)  route 0.434ns (23.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.434     2.096    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.372 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.372    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.957ns  (logic 1.396ns (71.345%)  route 0.561ns (28.655%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X50Y63         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.561     2.228    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.460 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.460    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.958ns  (logic 1.392ns (71.082%)  route 0.566ns (28.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X52Y61         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y61         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.566     2.236    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.464 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.464    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.406ns (70.353%)  route 0.593ns (29.647%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X52Y61         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y61         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.593     2.262    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.504 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.504    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_71401298[0].cond_butt_sel_desel/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.972ns  (logic 1.444ns (73.219%)  route 0.528ns (26.781%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.592     1.536    forLoop_idx_0_71401298[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_71401298[0].cond_butt_sel_desel/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  forLoop_idx_0_71401298[0].cond_butt_sel_desel/D_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.117     1.817    forLoop_idx_0_71401298[0].cond_butt_sel_desel/D_ctr_q_reg[3]
    SLICE_X63Y58         LUT6 (Prop_lut6_I3_O)        0.045     1.862 r  forLoop_idx_0_71401298[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=7, routed)           0.411     2.273    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.507 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.507    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1418673890[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.096ns  (logic 1.625ns (39.671%)  route 2.471ns (60.329%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.092     3.593    forLoop_idx_0_1418673890[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y70         LUT1 (Prop_lut1_I0_O)        0.124     3.717 r  forLoop_idx_0_1418673890[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.378     4.096    forLoop_idx_0_1418673890[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y70         SRLC32E                                      r  forLoop_idx_0_1418673890[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.498     4.902    forLoop_idx_0_1418673890[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y70         SRLC32E                                      r  forLoop_idx_0_1418673890[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.005ns  (logic 1.622ns (40.512%)  route 2.382ns (59.488%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.911     3.410    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X57Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.534 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.471     4.005    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X56Y58         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.442     4.846    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X56Y58         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1418673890[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.809ns  (logic 1.619ns (42.496%)  route 2.190ns (57.504%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.465     2.959    forLoop_idx_0_1418673890[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.083 r  forLoop_idx_0_1418673890[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.726     3.809    forLoop_idx_0_1418673890[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X56Y82         SRLC32E                                      r  forLoop_idx_0_1418673890[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.435     4.839    forLoop_idx_0_1418673890[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y82         SRLC32E                                      r  forLoop_idx_0_1418673890[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.606ns  (logic 1.628ns (45.136%)  route 1.979ns (54.864%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.239     2.743    reset_cond/butt_reset_IBUF
    SLICE_X65Y83         LUT1 (Prop_lut1_I0_O)        0.124     2.867 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.740     3.606    reset_cond/M_reset_cond_in
    SLICE_X62Y77         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.495     4.899    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y77         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.606ns  (logic 1.628ns (45.136%)  route 1.979ns (54.864%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.239     2.743    reset_cond/butt_reset_IBUF
    SLICE_X65Y83         LUT1 (Prop_lut1_I0_O)        0.124     2.867 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.740     3.606    reset_cond/M_reset_cond_in
    SLICE_X62Y77         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.495     4.899    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y77         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.606ns  (logic 1.628ns (45.136%)  route 1.979ns (54.864%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.239     2.743    reset_cond/butt_reset_IBUF
    SLICE_X65Y83         LUT1 (Prop_lut1_I0_O)        0.124     2.867 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.740     3.606    reset_cond/M_reset_cond_in
    SLICE_X62Y77         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.495     4.899    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y77         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.606ns  (logic 1.628ns (45.136%)  route 1.979ns (54.864%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.239     2.743    reset_cond/butt_reset_IBUF
    SLICE_X65Y83         LUT1 (Prop_lut1_I0_O)        0.124     2.867 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.740     3.606    reset_cond/M_reset_cond_in
    SLICE_X62Y77         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.495     4.899    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y77         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.602ns  (logic 1.628ns (45.190%)  route 1.974ns (54.810%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.239     2.743    reset_cond/butt_reset_IBUF
    SLICE_X65Y83         LUT1 (Prop_lut1_I0_O)        0.124     2.867 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.735     3.602    reset_cond/M_reset_cond_in
    SLICE_X63Y77         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.495     4.899    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y77         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1418673890[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.600ns  (logic 1.615ns (44.859%)  route 1.985ns (55.141%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.425     2.915    forLoop_idx_0_1418673890[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.039 r  forLoop_idx_0_1418673890[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.561     3.600    forLoop_idx_0_1418673890[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X56Y82         SRLC32E                                      r  forLoop_idx_0_1418673890[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.435     4.839    forLoop_idx_0_1418673890[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y82         SRLC32E                                      r  forLoop_idx_0_1418673890[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1418673890[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.523ns  (logic 1.617ns (45.913%)  route 1.905ns (54.087%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.565     3.058    forLoop_idx_0_1418673890[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.182 r  forLoop_idx_0_1418673890[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.340     3.523    forLoop_idx_0_1418673890[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y83         SRLC32E                                      r  forLoop_idx_0_1418673890[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.502     4.906    forLoop_idx_0_1418673890[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y83         SRLC32E                                      r  forLoop_idx_0_1418673890[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_71401298[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.307ns (31.468%)  route 0.669ns (68.532%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.559     0.821    forLoop_idx_0_71401298[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.045     0.866 r  forLoop_idx_0_71401298[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.110     0.976    forLoop_idx_0_71401298[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y57         SRLC32E                                      r  forLoop_idx_0_71401298[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.862     2.052    forLoop_idx_0_71401298[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y57         SRLC32E                                      r  forLoop_idx_0_71401298[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_71401298[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.005ns  (logic 0.300ns (29.821%)  route 0.705ns (70.179%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.596     0.851    forLoop_idx_0_71401298[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.045     0.896 r  forLoop_idx_0_71401298[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.109     1.005    forLoop_idx_0_71401298[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y57         SRLC32E                                      r  forLoop_idx_0_71401298[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.862     2.052    forLoop_idx_0_71401298[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y57         SRLC32E                                      r  forLoop_idx_0_71401298[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1418673890[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.022ns  (logic 0.306ns (29.937%)  route 0.716ns (70.063%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.603     0.864    forLoop_idx_0_1418673890[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.909 r  forLoop_idx_0_1418673890[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.113     1.022    forLoop_idx_0_1418673890[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y83         SRLC32E                                      r  forLoop_idx_0_1418673890[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.856     2.046    forLoop_idx_0_1418673890[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y83         SRLC32E                                      r  forLoop_idx_0_1418673890[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.316ns (30.461%)  route 0.722ns (69.539%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.734    reset_cond/butt_reset_IBUF
    SLICE_X65Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.779 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.259     1.039    reset_cond/M_reset_cond_in
    SLICE_X63Y77         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.850     2.040    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y77         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.043ns  (logic 0.316ns (30.333%)  route 0.727ns (69.667%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.734    reset_cond/butt_reset_IBUF
    SLICE_X65Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.779 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.264     1.043    reset_cond/M_reset_cond_in
    SLICE_X62Y77         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.850     2.040    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y77         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.043ns  (logic 0.316ns (30.333%)  route 0.727ns (69.667%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.734    reset_cond/butt_reset_IBUF
    SLICE_X65Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.779 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.264     1.043    reset_cond/M_reset_cond_in
    SLICE_X62Y77         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.850     2.040    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y77         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.043ns  (logic 0.316ns (30.333%)  route 0.727ns (69.667%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.734    reset_cond/butt_reset_IBUF
    SLICE_X65Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.779 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.264     1.043    reset_cond/M_reset_cond_in
    SLICE_X62Y77         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.850     2.040    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y77         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.043ns  (logic 0.316ns (30.333%)  route 0.727ns (69.667%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.463     0.734    reset_cond/butt_reset_IBUF
    SLICE_X65Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.779 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.264     1.043    reset_cond/M_reset_cond_in
    SLICE_X62Y77         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.850     2.040    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y77         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1418673890[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.118ns  (logic 0.304ns (27.168%)  route 0.814ns (72.832%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.569     0.827    forLoop_idx_0_1418673890[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.872 r  forLoop_idx_0_1418673890[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.246     1.118    forLoop_idx_0_1418673890[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X56Y82         SRLC32E                                      r  forLoop_idx_0_1418673890[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.826     2.016    forLoop_idx_0_1418673890[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y82         SRLC32E                                      r  forLoop_idx_0_1418673890[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1418673890[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.181ns  (logic 0.307ns (26.033%)  route 0.873ns (73.967%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.568     0.830    forLoop_idx_0_1418673890[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.875 r  forLoop_idx_0_1418673890[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.306     1.181    forLoop_idx_0_1418673890[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X56Y82         SRLC32E                                      r  forLoop_idx_0_1418673890[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.826     2.016    forLoop_idx_0_1418673890[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y82         SRLC32E                                      r  forLoop_idx_0_1418673890[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





