INFO: [VRFC 10-2263] Analyzing Verilog file "E:/szlj/vivado_save/6.7_1/6.7_1.srcs/sources_1/new/display7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/szlj/vivado_save/6.7_1/6.7_1.srcs/sources_1/new/JK_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JK_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/szlj/vivado_save/6.7_1/6.7_1.srcs/sources_1/new/Counter8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-311] analyzing module Counter8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/szlj/vivado_save/6.7_1/6.7_1.srcs/sources_1/new/Counter8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter8_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/szlj/vivado_save/6.7_1/6.7_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
