# Synthesis
* Timing
* Utilization
  Hls
  
  ![image](https://github.com/Kman1016/SocLab/assets/72218646/651e191c-b7e7-44be-9e53-eb1ffd5de762)

  verilog
  
* Power
