

================================================================
== Synthesis Summary Report of 'full_pipeline'
================================================================
+ General Information: 
    * Date:           Thu May 15 15:32:08 2025
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        HLS_Eindoefening
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------------+------+------+---------------------+-----------+----------+---------------------+---------------------+----------+--------+--------+------------+------------+-----+
    |                          Modules                          | Issue|      |       Latency       |  Latency  | Iteration|                     |         Trip        |          |        |        |            |            |     |
    |                          & Loops                          | Type | Slack|       (cycles)      |    (ns)   |  Latency |       Interval      |        Count        | Pipelined|  BRAM  |   DSP  |     FF     |     LUT    | URAM|
    +-----------------------------------------------------------+------+------+---------------------+-----------+----------+---------------------+---------------------+----------+--------+--------+------------+------------+-----+
    |+ full_pipeline                                            |     -|  0.00|                    -|          -|         -|                    -|                    -|        no|  4 (1%)|  7 (3%)|   6568 (6%)|  8634 (16%)|    -|
    | + full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2  |     -|  0.00|  4611686009837453312|  4.612e+19|         -|  4611686009837453312|                    -|        no|       -|       -|   894 (~0%)|   1522 (2%)|    -|
    |  o VITIS_LOOP_20_1_VITIS_LOOP_21_2                        |    II|  7.30|  4611686009837453312|  4.612e+19|        23|                    4|  1152921502459363329|       yes|       -|       -|           -|           -|    -|
    | + full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2  |     -|  0.00|  4611686009837453312|  4.612e+19|         -|  4611686009837453312|                    -|        no|       -|       -|   894 (~0%)|   1522 (2%)|    -|
    |  o VITIS_LOOP_36_1_VITIS_LOOP_37_2                        |    II|  7.30|  4611686009837453312|  4.612e+19|        23|                    4|  1152921502459363329|       yes|       -|       -|           -|           -|    -|
    | + full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2  |     -|  0.00|  4611686009837453312|  4.612e+19|         -|  4611686009837453312|                    -|        no|       -|       -|  1022 (~0%)|   1606 (3%)|    -|
    |  o VITIS_LOOP_52_1_VITIS_LOOP_53_2                        |    II|  7.30|  4611686009837453312|  4.612e+19|        24|                    4|  1152921502459363329|       yes|       -|       -|           -|           -|    -|
    | o VITIS_LOOP_5_1                                          |     -|  7.30|                    -|          -|         -|                    -|                    -|        no|       -|       -|           -|           -|    -|
    |  + full_pipeline_Pipeline_VITIS_LOOP_6_2                  |     -|  0.00|                    -|          -|         -|                    -|                    -|        no|       -|  3 (1%)|   992 (~0%)|   1096 (2%)|    -|
    |   o VITIS_LOOP_6_2                                        |    II|  7.30|                    -|          -|        24|                    9|                    -|       yes|       -|       -|           -|           -|    -|
    +-----------------------------------------------------------+------+------+---------------------+-----------+----------+---------------------+---------------------+----------+--------+--------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | READ_WRITE | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register   | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL       | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER       | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER     | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR     | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | input_r_1  | 0x10   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control | input_r_2  | 0x14   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control | height     | 0x1c   | 32    | W      | Data signal of height            |                                                                      |
| s_axi_control | width      | 0x24   | 32    | W      | Data signal of width             |                                                                      |
| s_axi_control | kernel_1   | 0x2c   | 32    | W      | Data signal of kernel            |                                                                      |
| s_axi_control | kernel_2   | 0x30   | 32    | W      | Data signal of kernel            |                                                                      |
| s_axi_control | conv_out_1 | 0x38   | 32    | W      | Data signal of conv_out          |                                                                      |
| s_axi_control | conv_out_2 | 0x3c   | 32    | W      | Data signal of conv_out          |                                                                      |
| s_axi_control | max_out_1  | 0x44   | 32    | W      | Data signal of max_out           |                                                                      |
| s_axi_control | max_out_2  | 0x48   | 32    | W      | Data signal of max_out           |                                                                      |
| s_axi_control | min_out_1  | 0x50   | 32    | W      | Data signal of min_out           |                                                                      |
| s_axi_control | min_out_2  | 0x54   | 32    | W      | Data signal of min_out           |                                                                      |
| s_axi_control | avg_out_1  | 0x5c   | 32    | W      | Data signal of avg_out           |                                                                      |
| s_axi_control | avg_out_2  | 0x60   | 32    | W      | Data signal of avg_out           |                                                                      |
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| input    | inout     | int*     |
| height   | in        | int      |
| width    | in        | int      |
| kernel   | inout     | int*     |
| conv_out | inout     | int*     |
| max_out  | inout     | int*     |
| min_out  | inout     | int*     |
| avg_out  | inout     | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+--------------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                              |
+----------+---------------+-----------+----------+--------------------------------------+
| input    | m_axi_gmem    | interface |          | channel=0                            |
| input    | s_axi_control | register  | offset   | name=input_r_1 offset=0x10 range=32  |
| input    | s_axi_control | register  | offset   | name=input_r_2 offset=0x14 range=32  |
| height   | s_axi_control | register  |          | name=height offset=0x1c range=32     |
| width    | s_axi_control | register  |          | name=width offset=0x24 range=32      |
| kernel   | m_axi_gmem    | interface |          | channel=0                            |
| kernel   | s_axi_control | register  | offset   | name=kernel_1 offset=0x2c range=32   |
| kernel   | s_axi_control | register  | offset   | name=kernel_2 offset=0x30 range=32   |
| conv_out | m_axi_gmem    | interface |          | channel=0                            |
| conv_out | s_axi_control | register  | offset   | name=conv_out_1 offset=0x38 range=32 |
| conv_out | s_axi_control | register  | offset   | name=conv_out_2 offset=0x3c range=32 |
| max_out  | m_axi_gmem    | interface |          | channel=0                            |
| max_out  | s_axi_control | register  | offset   | name=max_out_1 offset=0x44 range=32  |
| max_out  | s_axi_control | register  | offset   | name=max_out_2 offset=0x48 range=32  |
| min_out  | m_axi_gmem    | interface |          | channel=0                            |
| min_out  | s_axi_control | register  | offset   | name=min_out_1 offset=0x50 range=32  |
| min_out  | s_axi_control | register  | offset   | name=min_out_2 offset=0x54 range=32  |
| avg_out  | m_axi_gmem    | interface |          | channel=0                            |
| avg_out  | s_axi_control | register  | offset   | name=avg_out_1 offset=0x5c range=32  |
| avg_out  | s_axi_control | register  | offset   | name=avg_out_2 offset=0x60 range=32  |
+----------+---------------+-----------+----------+--------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+----------+-------+-----------------+---------------------+
| HW Interface | Direction | Length   | Width | Loop            | Loop Location       |
+--------------+-----------+----------+-------+-----------------+---------------------+
| m_axi_gmem   | read      | 9        | 32    |                 |                     |
| m_axi_gmem   | write     | variable | 32    | VITIS_LOOP_6_2  | Include/HLS.c:6:25  |
| m_axi_gmem   | read      | 3        | 32    |                 |                     |
| m_axi_gmem   | write     | variable | 32    | VITIS_LOOP_21_2 | Include/HLS.c:21:26 |
| m_axi_gmem   | read      | 2        | 32    |                 |                     |
| m_axi_gmem   | write     | variable | 32    | VITIS_LOOP_37_2 | Include/HLS.c:37:26 |
| m_axi_gmem   | write     | variable | 32    | VITIS_LOOP_53_2 | Include/HLS.c:53:26 |
+--------------+-----------+----------+-------+-----------------+---------------------+

* All M_AXI Variable Accesses
+--------------+----------+---------------------+-----------+--------------+----------+-----------------+---------------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location     | Direction | Burst Status | Length   | Loop            | Loop Location       | Resolution | Problem                                                                                               |
+--------------+----------+---------------------+-----------+--------------+----------+-----------------+---------------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_gmem   | input    | Include/HLS.c:11:28 | read      | Widen Fail   |          |                 |                     | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | input    | Include/HLS.c:11:28 | read      | Inferred     | 3        | VITIS_LOOP_6_2  | Include/HLS.c:6:25  |            |                                                                                                       |
| m_axi_gmem   | conv_out | Include/HLS.c:14:23 | write     | Widen Fail   |          | VITIS_LOOP_6_2  | Include/HLS.c:6:25  | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | conv_out | Include/HLS.c:14:23 | write     | Fail         |          | VITIS_LOOP_5_1  | Include/HLS.c:5:21  | 214-230    | Stride is incompatible                                                                                |
| m_axi_gmem   | conv_out | Include/HLS.c:14:23 | write     | Inferred     | variable | VITIS_LOOP_6_2  | Include/HLS.c:6:25  |            |                                                                                                       |
| m_axi_gmem   | input    | Include/HLS.c:26:31 | read      | Widen Fail   |          |                 |                     | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | input    | Include/HLS.c:26:31 | read      | Inferred     | 2        | VITIS_LOOP_21_2 | Include/HLS.c:21:26 |            |                                                                                                       |
| m_axi_gmem   | max_out  | Include/HLS.c:30:23 | write     | Widen Fail   |          | VITIS_LOOP_21_2 | Include/HLS.c:21:26 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | max_out  | Include/HLS.c:30:23 | write     | Fail         |          | VITIS_LOOP_20_1 | Include/HLS.c:20:22 | 214-230    | Stride is incompatible                                                                                |
| m_axi_gmem   | max_out  | Include/HLS.c:30:23 | write     | Inferred     | variable | VITIS_LOOP_21_2 | Include/HLS.c:21:26 |            |                                                                                                       |
| m_axi_gmem   | input    | Include/HLS.c:42:31 | read      | Widen Fail   |          |                 |                     | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | input    | Include/HLS.c:42:31 | read      | Inferred     | 2        | VITIS_LOOP_37_2 | Include/HLS.c:37:26 |            |                                                                                                       |
| m_axi_gmem   | min_out  | Include/HLS.c:46:23 | write     | Widen Fail   |          | VITIS_LOOP_37_2 | Include/HLS.c:37:26 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | min_out  | Include/HLS.c:46:23 | write     | Fail         |          | VITIS_LOOP_36_1 | Include/HLS.c:36:22 | 214-230    | Stride is incompatible                                                                                |
| m_axi_gmem   | min_out  | Include/HLS.c:46:23 | write     | Inferred     | variable | VITIS_LOOP_37_2 | Include/HLS.c:37:26 |            |                                                                                                       |
| m_axi_gmem   | input    | Include/HLS.c:58:28 | read      | Widen Fail   |          |                 |                     | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | input    | Include/HLS.c:58:28 | read      | Inferred     | 2        | VITIS_LOOP_53_2 | Include/HLS.c:53:26 |            |                                                                                                       |
| m_axi_gmem   | avg_out  | Include/HLS.c:61:23 | write     | Widen Fail   |          | VITIS_LOOP_53_2 | Include/HLS.c:53:26 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | avg_out  | Include/HLS.c:61:23 | write     | Fail         |          | VITIS_LOOP_52_1 | Include/HLS.c:52:22 | 214-230    | Stride is incompatible                                                                                |
| m_axi_gmem   | avg_out  | Include/HLS.c:61:23 | write     | Inferred     | variable | VITIS_LOOP_53_2 | Include/HLS.c:53:26 |            |                                                                                                       |
+--------------+----------+---------------------+-----------+--------------+----------+-----------------+---------------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------------+-----+--------+---------------+--------+----------+---------+
| Name                                                      | DSP | Pragma | Variable      | Op     | Impl     | Latency |
+-----------------------------------------------------------+-----+--------+---------------+--------+----------+---------+
| + full_pipeline                                           | 7   |        |               |        |          |         |
|   sub_i_fu_250_p2                                         |     |        | sub_i         | add    | fabric   | 0       |
|   sub2_i_fu_256_p2                                        |     |        | sub2_i        | add    | fabric   | 0       |
|   cmp38_i_fu_266_p2                                       |     |        | cmp38_i       | setgt  | auto     | 0       |
|   add_ln5_2_fu_312_p2                                     |     |        | add_ln5_2     | add    | fabric   | 0       |
|   icmp_ln5_fu_322_p2                                      |     |        | icmp_ln5      | setlt  | auto     | 0       |
|   add_ln5_1_fu_327_p2                                     |     |        | add_ln5_1     | add    | fabric   | 0       |
|   add_ln5_fu_337_p2                                       |     |        | add_ln5       | add    | fabric   | 0       |
|   p_neg3_fu_359_p2                                        |     |        | p_neg3        | sub    | fabric   | 0       |
|   p_neg_t5_fu_378_p2                                      |     |        | p_neg_t5      | sub    | fabric   | 0       |
|   div_i_fu_397_p3                                         |     |        | div_i         | select | auto_sel | 0       |
|   p_neg_fu_412_p2                                         |     |        | p_neg         | sub    | fabric   | 0       |
|   p_neg_t_fu_431_p2                                       |     |        | p_neg_t       | sub    | fabric   | 0       |
|   div2_i_fu_450_p3                                        |     |        | div2_i        | select | auto_sel | 0       |
|   icmp_ln20_fu_458_p2                                     |     |        | icmp_ln20     | setgt  | auto     | 0       |
|   icmp45_fu_464_p2                                        |     |        | icmp45        | setgt  | auto     | 0       |
|   empty_52_fu_496_p3                                      |     |        | empty_52      | select | auto_sel | 0       |
|   mul_32ns_32ns_64_2_1_U35                                | 4   |        | bound         | mul    | auto     | 1       |
|  + full_pipeline_Pipeline_VITIS_LOOP_6_2                  | 3   |        |               |        |          |         |
|    icmp_ln6_fu_271_p2                                     |     |        | icmp_ln6      | seteq  | auto     | 0       |
|    add_ln11_3_fu_277_p2                                   |     |        | add_ln11_3    | add    | fabric   | 0       |
|    add_ln11_4_fu_335_p2                                   |     |        | add_ln11_4    | add    | fabric   | 0       |
|    add_ln11_5_fu_339_p2                                   |     |        | add_ln11_5    | add    | fabric   | 0       |
|    add_ln11_fu_349_p2                                     |     |        | add_ln11      | add    | fabric   | 0       |
|    add_ln11_6_fu_355_p2                                   |     |        | add_ln11_6    | add    | fabric   | 0       |
|    add_ln11_1_fu_365_p2                                   |     |        | add_ln11_1    | add    | fabric   | 0       |
|    mul_32s_32s_32_2_1_U1                                  | 3   |        | mul_ln11      | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U1                                  | 3   |        | mul_ln11_1    | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U1                                  | 3   |        | mul_ln11_2    | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U1                                  | 3   |        | mul_ln11_3    | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U1                                  | 3   |        | mul_ln11_4    | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U1                                  | 3   |        | mul_ln11_5    | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U1                                  | 3   |        | mul_ln11_6    | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U1                                  | 3   |        | mul_ln11_7    | mul    | auto     | 1       |
|    mul_32s_32s_32_2_1_U1                                  | 3   |        | mul_ln11_8    | mul    | auto     | 1       |
|    add_ln11_8_fu_411_p2                                   |     |        | add_ln11_8    | add    | fabric   | 0       |
|    add_ln11_9_fu_417_p2                                   |     |        | add_ln11_9    | add    | fabric   | 0       |
|  + full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 | 0   |        |               |        |          |         |
|    icmp_ln21_fu_256_p2                                    |     |        | icmp_ln21     | setlt  | auto     | 0       |
|    icmp_ln20_fu_233_p2                                    |     |        | icmp_ln20     | seteq  | auto     | 0       |
|    add_ln20_fu_238_p2                                     |     |        | add_ln20      | add    | fabric   | 0       |
|    select_ln20_fu_264_p3                                  |     |        | select_ln20   | select | auto_sel | 0       |
|    add_ln20_2_fu_272_p2                                   |     |        | add_ln20_2    | add    | fabric   | 0       |
|    select_ln20_1_fu_278_p3                                |     |        | select_ln20_1 | select | auto_sel | 0       |
|    add_ln20_3_fu_310_p2                                   |     |        | add_ln20_3    | add    | fabric   | 0       |
|    add_ln20_1_fu_508_p2                                   |     |        | add_ln20_1    | add    | fabric   | 0       |
|    first_iter_0_fu_316_p2                                 |     |        | first_iter_0  | seteq  | auto     | 0       |
|    p_add21_fu_346_p2                                      |     |        | p_add21       | add    | fabric   | 0       |
|    p_add14_fu_376_p2                                      |     |        | p_add14       | add    | fabric   | 0       |
|    tmp12_fu_540_p2                                        |     |        | tmp12         | add    | fabric   | 0       |
|    empty_44_fu_545_p2                                     |     |        | empty_44      | add    | fabric   | 0       |
|    empty_45_fu_551_p2                                     |     |        | empty_45      | add    | fabric   | 0       |
|    icmp_ln27_fu_613_p2                                    |     |        | icmp_ln27     | setgt  | auto     | 0       |
|    max_1_fu_617_p3                                        |     |        | max_1         | select | auto_sel | 0       |
|    icmp_ln27_1_fu_623_p2                                  |     |        | icmp_ln27_1   | setgt  | auto     | 0       |
|    max_3_fu_629_p3                                        |     |        | max_3         | select | auto_sel | 0       |
|    icmp_ln27_2_fu_637_p2                                  |     |        | icmp_ln27_2   | setgt  | auto     | 0       |
|    max_4_fu_642_p3                                        |     |        | max_4         | select | auto_sel | 0       |
|    add_ln21_fu_486_p2                                     |     |        | add_ln21      | add    | fabric   | 0       |
|    icmp_ln21_1_fu_495_p2                                  |     |        | icmp_ln21_1   | setlt  | auto     | 0       |
|  + full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 | 0   |        |               |        |          |         |
|    icmp_ln37_fu_256_p2                                    |     |        | icmp_ln37     | setlt  | auto     | 0       |
|    icmp_ln36_fu_233_p2                                    |     |        | icmp_ln36     | seteq  | auto     | 0       |
|    add_ln36_fu_238_p2                                     |     |        | add_ln36      | add    | fabric   | 0       |
|    select_ln36_fu_264_p3                                  |     |        | select_ln36   | select | auto_sel | 0       |
|    add_ln36_2_fu_272_p2                                   |     |        | add_ln36_2    | add    | fabric   | 0       |
|    select_ln36_1_fu_278_p3                                |     |        | select_ln36_1 | select | auto_sel | 0       |
|    add_ln36_3_fu_310_p2                                   |     |        | add_ln36_3    | add    | fabric   | 0       |
|    add_ln36_1_fu_508_p2                                   |     |        | add_ln36_1    | add    | fabric   | 0       |
|    first_iter_1_fu_316_p2                                 |     |        | first_iter_1  | seteq  | auto     | 0       |
|    p_add21_fu_346_p2                                      |     |        | p_add21       | add    | fabric   | 0       |
|    p_add14_fu_376_p2                                      |     |        | p_add14       | add    | fabric   | 0       |
|    tmp14_fu_540_p2                                        |     |        | tmp14         | add    | fabric   | 0       |
|    empty_37_fu_545_p2                                     |     |        | empty_37      | add    | fabric   | 0       |
|    empty_38_fu_551_p2                                     |     |        | empty_38      | add    | fabric   | 0       |
|    icmp_ln43_fu_613_p2                                    |     |        | icmp_ln43     | setlt  | auto     | 0       |
|    min_1_fu_617_p3                                        |     |        | min_1         | select | auto_sel | 0       |
|    icmp_ln43_1_fu_623_p2                                  |     |        | icmp_ln43_1   | setlt  | auto     | 0       |
|    min_3_fu_629_p3                                        |     |        | min_3         | select | auto_sel | 0       |
|    icmp_ln43_2_fu_637_p2                                  |     |        | icmp_ln43_2   | setlt  | auto     | 0       |
|    min_4_fu_642_p3                                        |     |        | min_4         | select | auto_sel | 0       |
|    add_ln37_fu_486_p2                                     |     |        | add_ln37      | add    | fabric   | 0       |
|    icmp_ln37_1_fu_495_p2                                  |     |        | icmp_ln37_1   | setlt  | auto     | 0       |
|  + full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 | 0   |        |               |        |          |         |
|    icmp_ln53_fu_258_p2                                    |     |        | icmp_ln53     | setlt  | auto     | 0       |
|    icmp_ln52_fu_235_p2                                    |     |        | icmp_ln52     | seteq  | auto     | 0       |
|    add_ln52_fu_240_p2                                     |     |        | add_ln52      | add    | fabric   | 0       |
|    select_ln52_fu_266_p3                                  |     |        | select_ln52   | select | auto_sel | 0       |
|    add_ln52_2_fu_274_p2                                   |     |        | add_ln52_2    | add    | fabric   | 0       |
|    select_ln52_1_fu_280_p3                                |     |        | select_ln52_1 | select | auto_sel | 0       |
|    add_ln52_3_fu_312_p2                                   |     |        | add_ln52_3    | add    | fabric   | 0       |
|    add_ln52_1_fu_510_p2                                   |     |        | add_ln52_1    | add    | fabric   | 0       |
|    first_iter_2_fu_318_p2                                 |     |        | first_iter_2  | seteq  | auto     | 0       |
|    p_add21_fu_348_p2                                      |     |        | p_add21       | add    | fabric   | 0       |
|    p_add14_fu_378_p2                                      |     |        | p_add14       | add    | fabric   | 0       |
|    tmp16_fu_542_p2                                        |     |        | tmp16         | add    | fabric   | 0       |
|    empty_30_fu_547_p2                                     |     |        | empty_30      | add    | fabric   | 0       |
|    empty_31_fu_553_p2                                     |     |        | empty_31      | add    | fabric   | 0       |
|    add_ln58_1_fu_619_p2                                   |     |        | add_ln58_1    | add    | fabric   | 0       |
|    sub_ln61_fu_647_p2                                     |     |        | sub_ln61      | sub    | fabric   | 0       |
|    sub_ln61_1_fu_666_p2                                   |     |        | sub_ln61_1    | sub    | fabric   | 0       |
|    select_ln61_fu_675_p3                                  |     |        | select_ln61   | select | auto_sel | 0       |
|    add_ln53_fu_488_p2                                     |     |        | add_ln53      | add    | fabric   | 0       |
|    icmp_ln53_1_fu_497_p2                                  |     |        | icmp_ln53_1   | setlt  | auto     | 0       |
+-----------------------------------------------------------+-----+--------+---------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + full_pipeline   |           |           | 4    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
|   gmem_m_axi_U    | interface | m_axi     | 4    |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------------------------------------+---------------------------------------------+
| Type      | Options                                                    | Location                                    |
+-----------+------------------------------------------------------------+---------------------------------------------+
| pipeline  | II=1                                                       | Include/HLS.c:7 in convolution2d            |
| pipeline  | II=1                                                       | Include/HLS.c:22 in max_pooling             |
| pipeline  | II=1                                                       | Include/HLS.c:38 in min_pooling             |
| pipeline  | II=1                                                       | Include/HLS.c:54 in avg_pooling             |
| interface | m_axi port=input offset=slave bundle=gmem depth=9402976    | Include/HLS.c:76 in full_pipeline, input    |
| interface | m_axi port=kernel offset=slave bundle=gmem depth=9         | Include/HLS.c:77 in full_pipeline, kernel   |
| interface | m_axi port=conv_out offset=slave bundle=gmem depth=9402976 | Include/HLS.c:78 in full_pipeline, conv_out |
| interface | m_axi port=max_out offset=slave bundle=gmem depth=2350744  | Include/HLS.c:79 in full_pipeline, max_out  |
| interface | m_axi port=min_out offset=slave bundle=gmem depth=2350744  | Include/HLS.c:80 in full_pipeline, min_out  |
| interface | m_axi port=avg_out offset=slave bundle=gmem depth=2350744  | Include/HLS.c:81 in full_pipeline, avg_out  |
| interface | s_axilite port=input bundle=control                        | Include/HLS.c:83 in full_pipeline, input    |
| interface | s_axilite port=kernel bundle=control                       | Include/HLS.c:84 in full_pipeline, kernel   |
| interface | s_axilite port=conv_out bundle=control                     | Include/HLS.c:85 in full_pipeline, conv_out |
| interface | s_axilite port=max_out bundle=control                      | Include/HLS.c:86 in full_pipeline, max_out  |
| interface | s_axilite port=min_out bundle=control                      | Include/HLS.c:87 in full_pipeline, min_out  |
| interface | s_axilite port=avg_out bundle=control                      | Include/HLS.c:88 in full_pipeline, avg_out  |
| interface | s_axilite port=height bundle=control                       | Include/HLS.c:89 in full_pipeline, height   |
| interface | s_axilite port=width bundle=control                        | Include/HLS.c:90 in full_pipeline, width    |
| interface | s_axilite port=return bundle=control                       | Include/HLS.c:91 in full_pipeline, return   |
+-----------+------------------------------------------------------------+---------------------------------------------+


