0.7
2020.2
May  7 2023
15:24:31
C:/Users/matt/Documents/University/VRI 2023/Projects/simon/simon.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
C:/Users/matt/Documents/University/VRI 2023/Projects/simon/simon.srcs/sources_1/imports/SimonCipherVerilog-master/key_expansion.v,1688343278,verilog,,C:/Users/matt/Documents/University/VRI 2023/Projects/simon/simon.srcs/sources_1/imports/SimonCipherVerilog-master/round.v,C:/Users/matt/Documents/University/VRI 2023/Projects/simon/simon.srcs/sources_1/imports/SimonCipherVerilog-master/utility.vh,key_expansion,,,../../../../simon.srcs/sources_1/imports/SimonCipherVerilog-master,,,,,
C:/Users/matt/Documents/University/VRI 2023/Projects/simon/simon.srcs/sources_1/imports/SimonCipherVerilog-master/round.v,1688343278,verilog,,C:/Users/matt/Documents/University/VRI 2023/Projects/simon/simon.srcs/sources_1/imports/SimonCipherVerilog-master/simon.v,C:/Users/matt/Documents/University/VRI 2023/Projects/simon/simon.srcs/sources_1/imports/SimonCipherVerilog-master/utility.vh,round,,,../../../../simon.srcs/sources_1/imports/SimonCipherVerilog-master,,,,,
C:/Users/matt/Documents/University/VRI 2023/Projects/simon/simon.srcs/sources_1/imports/SimonCipherVerilog-master/simon.v,1688436515,verilog,,C:/Users/matt/Documents/University/VRI 2023/Projects/simon/simon.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/tdc_top.v,C:/Users/matt/Documents/University/VRI 2023/Projects/simon/simon.srcs/sources_1/imports/SimonCipherVerilog-master/utility.vh,simon,,,../../../../simon.srcs/sources_1/imports/SimonCipherVerilog-master,,,,,
C:/Users/matt/Documents/University/VRI 2023/Projects/simon/simon.srcs/sources_1/imports/SimonCipherVerilog-master/tb_key_expansion.sv,1688343278,systemVerilog,,,C:/Users/matt/Documents/University/VRI 2023/Projects/simon/simon.srcs/sources_1/imports/SimonCipherVerilog-master/utility.vh,tb_key_expansion,,uvm,../../../../simon.srcs/sources_1/imports/SimonCipherVerilog-master,,,,,
C:/Users/matt/Documents/University/VRI 2023/Projects/simon/simon.srcs/sources_1/imports/SimonCipherVerilog-master/tb_simon.sv,1688360638,systemVerilog,,,C:/Users/matt/Documents/University/VRI 2023/Projects/simon/simon.srcs/sources_1/imports/SimonCipherVerilog-master/utility.vh,tb_simon,,uvm,../../../../simon.srcs/sources_1/imports/SimonCipherVerilog-master,,,,,
C:/Users/matt/Documents/University/VRI 2023/Projects/simon/simon.srcs/sources_1/imports/SimonCipherVerilog-master/utility.vh,1688356450,verilog,,,,,,,,,,,,
C:/Users/matt/Documents/University/VRI 2023/Projects/simon/simon.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/clock.v,1687321028,verilog,,C:/Users/matt/Documents/University/VRI 2023/Projects/simon/simon.srcs/sources_1/imports/SimonCipherVerilog-master/key_expansion.v,,clock,,,../../../../simon.srcs/sources_1/imports/SimonCipherVerilog-master,,,,,
C:/Users/matt/Documents/University/VRI 2023/Projects/simon/simon.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/tdc_decode.vhd,1688445285,vhdl,,,,tdc_decode,,,,,,,,
C:/Users/matt/Documents/University/VRI 2023/Projects/simon/simon.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/tdc_top.v,1687321028,verilog,,C:/Users/matt/Documents/University/VRI 2023/Projects/simon/simon.srcs/sources_1/new/top.v,,tdc_top,,,../../../../simon.srcs/sources_1/imports/SimonCipherVerilog-master,,,,,
C:/Users/matt/Documents/University/VRI 2023/Projects/simon/simon.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/uartTX.v,1687321028,verilog,,C:/Users/matt/Documents/University/VRI 2023/Projects/simon/simon.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/uartrx.v,,uart_tx,,,../../../../simon.srcs/sources_1/imports/SimonCipherVerilog-master,,,,,
C:/Users/matt/Documents/University/VRI 2023/Projects/simon/simon.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/uartrx.v,1687321028,verilog,,C:/Users/matt/Documents/University/VRI 2023/Projects/simon/simon.srcs/sources_1/new/top_tb.v,,uart_rx,,,../../../../simon.srcs/sources_1/imports/SimonCipherVerilog-master,,,,,
C:/Users/matt/Documents/University/VRI 2023/Projects/simon/simon.srcs/sources_1/new/top.v,1688538999,verilog,,C:/Users/matt/Documents/University/VRI 2023/Projects/simon/simon.srcs/sources_1/imports/ZEDBOARD-On-ChipSensors/uartTX.v,C:/Users/matt/Documents/University/VRI 2023/Projects/simon/simon.srcs/sources_1/imports/SimonCipherVerilog-master/utility.vh,top,,,../../../../simon.srcs/sources_1/imports/SimonCipherVerilog-master,,,,,
C:/Users/matt/Documents/University/VRI 2023/Projects/simon/simon.srcs/sources_1/new/top_tb.v,1688442759,verilog,,,,top_tb,,,../../../../simon.srcs/sources_1/imports/SimonCipherVerilog-master,,,,,
