// Seed: 683068042
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always id_2.id_4 = {id_3} ? id_6 : id_6 - id_4;
  assign id_4 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  assign id_1 = -1;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
