```
module top_module(
    input clk,
    input reset,    // Active-high synchronous reset to 32'h1
    output reg [31:0] q
); 

    wire feedback;
    
    // Galois LFSR feedback calculation
    assign feedback = q[31] ^ q[21] ^ q[1] ^ q[0];
    
    always @(posedge clk) begin
        if (reset) begin
            q <= 32'h1; // Reset to initial value
        end else begin
            q <= {q[30:0], feedback}; // Shift left and insert feedback
        end
    end

endmodule
```