

================================================================
== Vitis HLS Report for 'kp_502_7'
================================================================
* Date:           Sun Mar 24 18:08:11 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_7
* Solution:       sol2_5 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+---------+----------+------------+
    | Clock|  Target | Estimated| Uncertainty|
    +------+---------+----------+------------+
    |clk   |  6.00 ns|  5.000 ns|     1.00 ns|
    +------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       32|      416|  0.192 us|  2.496 us|   33|  417|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                               |                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_sqrt_fixed_32_32_s_fu_452  |sqrt_fixed_32_32_s  |       10|       10|  60.000 ns|  60.000 ns|    1|    1|      yes|
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|    1392|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|   48|   12833|    7831|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|    3002|    -|
|Register         |        -|    -|    2513|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|   48|   15346|   12225|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    6|       5|       9|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------------+---------+----+-----+------+-----+
    |            Instance            |           Module           | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------+----------------------------+---------+----+-----+------+-----+
    |mul_32s_32s_32_3_1_U2           |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U3           |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U6           |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U7           |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U11          |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U12          |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U16          |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U17          |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U21          |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U22          |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U26          |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U27          |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U31          |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U32          |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U36          |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U37          |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U4   |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U5   |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U8   |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U9   |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U10  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U13  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U14  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U15  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U18  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U19  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U20  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U23  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U24  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U25  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U28  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U29  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U30  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U33  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U34  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U35  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U38  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U39  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U40  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U41  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |grp_sqrt_fixed_32_32_s_fu_452   |sqrt_fixed_32_32_s          |        0|   0|  721|  1335|    0|
    +--------------------------------+----------------------------+---------+----+-----+------+-----+
    |Total                           |                            |        0|  48|12833|  7831|    0|
    +--------------------------------+----------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |sub_ln23_fu_506_p2      |         -|   0|  0|  39|           1|          32|
    |sub_ln32_10_fu_915_p2   |         -|   0|  0|  39|          32|          32|
    |sub_ln32_11_fu_986_p2   |         -|   0|  0|  39|           1|          32|
    |sub_ln32_12_fu_995_p2   |         -|   0|  0|  39|          32|          32|
    |sub_ln32_13_fu_1066_p2  |         -|   0|  0|  39|           1|          32|
    |sub_ln32_14_fu_1075_p2  |         -|   0|  0|  39|          32|          32|
    |sub_ln32_1_fu_581_p2    |         -|   0|  0|  39|           1|          32|
    |sub_ln32_2_fu_595_p2    |         -|   0|  0|  39|          32|          32|
    |sub_ln32_3_fu_661_p2    |         -|   0|  0|  39|           1|          32|
    |sub_ln32_4_fu_675_p2    |         -|   0|  0|  39|          32|          32|
    |sub_ln32_5_fu_741_p2    |         -|   0|  0|  39|           1|          32|
    |sub_ln32_6_fu_755_p2    |         -|   0|  0|  39|          32|          32|
    |sub_ln32_7_fu_826_p2    |         -|   0|  0|  39|           1|          32|
    |sub_ln32_8_fu_835_p2    |         -|   0|  0|  39|          32|          32|
    |sub_ln32_9_fu_906_p2    |         -|   0|  0|  39|           1|          32|
    |sub_ln32_fu_515_p2      |         -|   0|  0|  39|          32|          32|
    |sub_ln33_1_fu_600_p2    |         -|   0|  0|  39|          32|          32|
    |sub_ln33_2_fu_680_p2    |         -|   0|  0|  39|          32|          32|
    |sub_ln33_3_fu_760_p2    |         -|   0|  0|  39|          32|          32|
    |sub_ln33_4_fu_840_p2    |         -|   0|  0|  39|          32|          32|
    |sub_ln33_5_fu_920_p2    |         -|   0|  0|  39|          32|          32|
    |sub_ln33_6_fu_1000_p2   |         -|   0|  0|  39|          32|          32|
    |sub_ln33_7_fu_1080_p2   |         -|   0|  0|  39|          32|          32|
    |sub_ln33_fu_520_p2      |         -|   0|  0|  39|          32|          32|
    |xf_V_1_fu_558_p2        |         -|   0|  0|  39|          32|          32|
    |xf_V_2_fu_638_p2        |         -|   0|  0|  39|          32|          32|
    |xf_V_3_fu_718_p2        |         -|   0|  0|  39|          32|          32|
    |xf_V_4_fu_798_p2        |         -|   0|  0|  39|          32|          32|
    |xf_V_5_fu_878_p2        |         -|   0|  0|  39|          32|          32|
    |xf_V_6_fu_958_p2        |         -|   0|  0|  39|          32|          32|
    |xf_V_7_fu_1038_p2       |         -|   0|  0|  39|          32|          32|
    |xf_V_fu_478_p2          |         -|   0|  0|  39|          32|          32|
    |icmp_ln21_1_fu_576_p2   |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln21_2_fu_656_p2   |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln21_3_fu_736_p2   |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln21_4_fu_816_p2   |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln21_5_fu_896_p2   |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln21_6_fu_976_p2   |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln21_7_fu_1056_p2  |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln21_fu_496_p2     |      icmp|   0|  0|  18|          32|          32|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1392|        1032|        1280|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+------+-----------+-----+-----------+
    |               Name              |  LUT | Input Size| Bits| Total Bits|
    +---------------------------------+------+-----------+-----+-----------+
    |X1_0                             |    17|          4|   32|        128|
    |X1_1                             |    17|          4|   32|        128|
    |X1_2                             |    17|          4|   32|        128|
    |X1_3                             |    17|          4|   32|        128|
    |X1_4                             |    17|          4|   32|        128|
    |X1_5                             |    17|          4|   32|        128|
    |X1_6                             |    17|          4|   32|        128|
    |X1_7                             |    17|          4|   32|        128|
    |X2_0                             |    17|          4|   32|        128|
    |X2_1                             |    17|          4|   32|        128|
    |X2_2                             |    17|          4|   32|        128|
    |X2_3                             |    17|          4|   32|        128|
    |X2_4                             |    17|          4|   32|        128|
    |X2_5                             |    17|          4|   32|        128|
    |X2_6                             |    17|          4|   32|        128|
    |X2_7                             |    17|          4|   32|        128|
    |ap_NS_fsm                        |  2693|        706|    1|        706|
    |grp_sqrt_fixed_32_32_s_fu_452_x  |    37|          9|   31|        279|
    +---------------------------------+------+-----------+-----+-----------+
    |Total                            |  3002|        779|  544|       3033|
    +---------------------------------+------+-----------+-----+-----------+

    * Register: 
    +-----------------------+-----+----+-----+-----------+
    |          Name         |  FF | LUT| Bits| Const Bits|
    +-----------------------+-----+----+-----+-----------+
    |ap_CS_fsm              |  705|   0|  705|          0|
    |icmp_ln21_1_reg_1206   |    1|   0|    1|          0|
    |icmp_ln21_2_reg_1272   |    1|   0|    1|          0|
    |icmp_ln21_3_reg_1338   |    1|   0|    1|          0|
    |icmp_ln21_4_reg_1404   |    1|   0|    1|          0|
    |icmp_ln21_5_reg_1470   |    1|   0|    1|          0|
    |icmp_ln21_6_reg_1536   |    1|   0|    1|          0|
    |icmp_ln21_7_reg_1602   |    1|   0|    1|          0|
    |icmp_ln21_reg_1140     |    1|   0|    1|          0|
    |mul_ln13_10_reg_1450   |   32|   0|   32|          0|
    |mul_ln13_11_reg_1456   |   32|   0|   32|          0|
    |mul_ln13_12_reg_1516   |   32|   0|   32|          0|
    |mul_ln13_13_reg_1522   |   32|   0|   32|          0|
    |mul_ln13_14_reg_1582   |   32|   0|   32|          0|
    |mul_ln13_15_reg_1588   |   32|   0|   32|          0|
    |mul_ln13_1_reg_1126    |   32|   0|   32|          0|
    |mul_ln13_2_reg_1186    |   32|   0|   32|          0|
    |mul_ln13_3_reg_1192    |   32|   0|   32|          0|
    |mul_ln13_4_reg_1252    |   32|   0|   32|          0|
    |mul_ln13_5_reg_1258    |   32|   0|   32|          0|
    |mul_ln13_6_reg_1318    |   32|   0|   32|          0|
    |mul_ln13_7_reg_1324    |   32|   0|   32|          0|
    |mul_ln13_8_reg_1384    |   32|   0|   32|          0|
    |mul_ln13_9_reg_1390    |   32|   0|   32|          0|
    |mul_ln13_reg_1120      |   32|   0|   32|          0|
    |reg_457                |   16|   0|   16|          0|
    |shl_ln23_reg_1144      |   31|   0|   32|          1|
    |shl_ln32_1_reg_1282    |   31|   0|   32|          1|
    |shl_ln32_2_reg_1348    |   31|   0|   32|          1|
    |shl_ln32_3_reg_1408    |   31|   0|   32|          1|
    |shl_ln32_4_reg_1474    |   31|   0|   32|          1|
    |shl_ln32_5_reg_1540    |   31|   0|   32|          1|
    |shl_ln32_6_reg_1606    |   31|   0|   32|          1|
    |shl_ln32_reg_1216      |   31|   0|   32|          1|
    |sub_ln23_reg_1151      |   32|   0|   32|          0|
    |sub_ln32_10_reg_1487   |   32|   0|   32|          0|
    |sub_ln32_11_reg_1547   |   32|   0|   32|          0|
    |sub_ln32_12_reg_1553   |   32|   0|   32|          0|
    |sub_ln32_13_reg_1613   |   32|   0|   32|          0|
    |sub_ln32_14_reg_1619   |   32|   0|   32|          0|
    |sub_ln32_1_reg_1210    |   32|   0|   32|          0|
    |sub_ln32_2_reg_1223    |   32|   0|   32|          0|
    |sub_ln32_3_reg_1276    |   32|   0|   32|          0|
    |sub_ln32_4_reg_1289    |   32|   0|   32|          0|
    |sub_ln32_5_reg_1342    |   32|   0|   32|          0|
    |sub_ln32_6_reg_1355    |   32|   0|   32|          0|
    |sub_ln32_7_reg_1415    |   32|   0|   32|          0|
    |sub_ln32_8_reg_1421    |   32|   0|   32|          0|
    |sub_ln32_9_reg_1481    |   32|   0|   32|          0|
    |sub_ln32_reg_1157      |   32|   0|   32|          0|
    |sub_ln33_1_reg_1228    |   32|   0|   32|          0|
    |sub_ln33_2_reg_1294    |   32|   0|   32|          0|
    |sub_ln33_3_reg_1360    |   32|   0|   32|          0|
    |sub_ln33_4_reg_1426    |   32|   0|   32|          0|
    |sub_ln33_5_reg_1492    |   32|   0|   32|          0|
    |sub_ln33_6_reg_1558    |   32|   0|   32|          0|
    |sub_ln33_7_reg_1624    |   32|   0|   32|          0|
    |sub_ln33_reg_1162      |   32|   0|   32|          0|
    |tmp_33_reg_1202        |    1|   0|    1|          0|
    |tmp_34_reg_1268        |    1|   0|    1|          0|
    |tmp_35_reg_1334        |    1|   0|    1|          0|
    |tmp_36_reg_1400        |    1|   0|    1|          0|
    |tmp_37_reg_1466        |    1|   0|    1|          0|
    |tmp_38_reg_1532        |    1|   0|    1|          0|
    |tmp_39_reg_1598        |    1|   0|    1|          0|
    |tmp_reg_1136           |    1|   0|    1|          0|
    |trunc_ln13_1_reg_1197  |   31|   0|   31|          0|
    |trunc_ln13_2_reg_1263  |   31|   0|   31|          0|
    |trunc_ln13_3_reg_1329  |   31|   0|   31|          0|
    |trunc_ln13_4_reg_1395  |   31|   0|   31|          0|
    |trunc_ln13_5_reg_1461  |   31|   0|   31|          0|
    |trunc_ln13_6_reg_1527  |   31|   0|   31|          0|
    |trunc_ln13_7_reg_1593  |   31|   0|   31|          0|
    |trunc_ln13_reg_1131    |   31|   0|   31|          0|
    +-----------------------+-----+----+-----+-----------+
    |Total                  | 2513|   0| 2521|          8|
    +-----------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|A_0                |   in|   32|     ap_none|           A_0|       pointer|
|A_1                |   in|   32|     ap_none|           A_1|       pointer|
|A_2                |   in|   32|     ap_none|           A_2|       pointer|
|A_3                |   in|   32|     ap_none|           A_3|       pointer|
|A_4                |   in|   32|     ap_none|           A_4|       pointer|
|A_5                |   in|   32|     ap_none|           A_5|       pointer|
|A_6                |   in|   32|     ap_none|           A_6|       pointer|
|A_7                |   in|   32|     ap_none|           A_7|       pointer|
|B_0                |   in|   32|     ap_none|           B_0|       pointer|
|B_1                |   in|   32|     ap_none|           B_1|       pointer|
|B_2                |   in|   32|     ap_none|           B_2|       pointer|
|B_3                |   in|   32|     ap_none|           B_3|       pointer|
|B_4                |   in|   32|     ap_none|           B_4|       pointer|
|B_5                |   in|   32|     ap_none|           B_5|       pointer|
|B_6                |   in|   32|     ap_none|           B_6|       pointer|
|B_7                |   in|   32|     ap_none|           B_7|       pointer|
|C_0                |   in|   32|     ap_none|           C_0|       pointer|
|C_1                |   in|   32|     ap_none|           C_1|       pointer|
|C_2                |   in|   32|     ap_none|           C_2|       pointer|
|C_3                |   in|   32|     ap_none|           C_3|       pointer|
|C_4                |   in|   32|     ap_none|           C_4|       pointer|
|C_5                |   in|   32|     ap_none|           C_5|       pointer|
|C_6                |   in|   32|     ap_none|           C_6|       pointer|
|C_7                |   in|   32|     ap_none|           C_7|       pointer|
|X1_0               |  out|   32|      ap_vld|          X1_0|       pointer|
|X1_0_ap_vld        |  out|    1|      ap_vld|          X1_0|       pointer|
|X1_1               |  out|   32|      ap_vld|          X1_1|       pointer|
|X1_1_ap_vld        |  out|    1|      ap_vld|          X1_1|       pointer|
|X1_2               |  out|   32|      ap_vld|          X1_2|       pointer|
|X1_2_ap_vld        |  out|    1|      ap_vld|          X1_2|       pointer|
|X1_3               |  out|   32|      ap_vld|          X1_3|       pointer|
|X1_3_ap_vld        |  out|    1|      ap_vld|          X1_3|       pointer|
|X1_4               |  out|   32|      ap_vld|          X1_4|       pointer|
|X1_4_ap_vld        |  out|    1|      ap_vld|          X1_4|       pointer|
|X1_5               |  out|   32|      ap_vld|          X1_5|       pointer|
|X1_5_ap_vld        |  out|    1|      ap_vld|          X1_5|       pointer|
|X1_6               |  out|   32|      ap_vld|          X1_6|       pointer|
|X1_6_ap_vld        |  out|    1|      ap_vld|          X1_6|       pointer|
|X1_7               |  out|   32|      ap_vld|          X1_7|       pointer|
|X1_7_ap_vld        |  out|    1|      ap_vld|          X1_7|       pointer|
|X2_0               |  out|   32|      ap_vld|          X2_0|       pointer|
|X2_0_ap_vld        |  out|    1|      ap_vld|          X2_0|       pointer|
|X2_1               |  out|   32|      ap_vld|          X2_1|       pointer|
|X2_1_ap_vld        |  out|    1|      ap_vld|          X2_1|       pointer|
|X2_2               |  out|   32|      ap_vld|          X2_2|       pointer|
|X2_2_ap_vld        |  out|    1|      ap_vld|          X2_2|       pointer|
|X2_3               |  out|   32|      ap_vld|          X2_3|       pointer|
|X2_3_ap_vld        |  out|    1|      ap_vld|          X2_3|       pointer|
|X2_4               |  out|   32|      ap_vld|          X2_4|       pointer|
|X2_4_ap_vld        |  out|    1|      ap_vld|          X2_4|       pointer|
|X2_5               |  out|   32|      ap_vld|          X2_5|       pointer|
|X2_5_ap_vld        |  out|    1|      ap_vld|          X2_5|       pointer|
|X2_6               |  out|   32|      ap_vld|          X2_6|       pointer|
|X2_6_ap_vld        |  out|    1|      ap_vld|          X2_6|       pointer|
|X2_7               |  out|   32|      ap_vld|          X2_7|       pointer|
|X2_7_ap_vld        |  out|    1|      ap_vld|          X2_7|       pointer|
|D_0                |  out|   32|      ap_vld|           D_0|       pointer|
|D_0_ap_vld         |  out|    1|      ap_vld|           D_0|       pointer|
|D_1                |  out|   32|      ap_vld|           D_1|       pointer|
|D_1_ap_vld         |  out|    1|      ap_vld|           D_1|       pointer|
|D_2                |  out|   32|      ap_vld|           D_2|       pointer|
|D_2_ap_vld         |  out|    1|      ap_vld|           D_2|       pointer|
|D_3                |  out|   32|      ap_vld|           D_3|       pointer|
|D_3_ap_vld         |  out|    1|      ap_vld|           D_3|       pointer|
|D_4                |  out|   32|      ap_vld|           D_4|       pointer|
|D_4_ap_vld         |  out|    1|      ap_vld|           D_4|       pointer|
|D_5                |  out|   32|      ap_vld|           D_5|       pointer|
|D_5_ap_vld         |  out|    1|      ap_vld|           D_5|       pointer|
|D_6                |  out|   32|      ap_vld|           D_6|       pointer|
|D_6_ap_vld         |  out|    1|      ap_vld|           D_6|       pointer|
|D_7                |  out|   32|      ap_vld|           D_7|       pointer|
|D_7_ap_vld         |  out|    1|      ap_vld|           D_7|       pointer|
+-------------------+-----+-----+------------+--------------+--------------+

