********************************************************************
                            Global Net Report
********************************************************************
  
Product: Designer
Release: v11.9 SP6
Version: 11.9.6.7
Date: Thu May 18 14:31:42 2023
Design Name: top  Family: IGLOO  Die: AGLN250V2  Package: 100 VQFP


Automatic Global Net Placement Result:
Status: Global net placement completed successfully


Global Nets Information:

        |-----------------------------------------------------|
        |Global Nets         |Loads                           |
        |-----------------------------------------------------|
        |Name                |Core      |IO        |RAM       |
        |-----------------------------------------------------|
        |CLKA_c              |        5 |        0 |        0 |
        |-----------------------------------------------------|
        |FPGA_CLK_c          |      405 |        1 |      256 |
        |-----------------------------------------------------|
        |rst_n_c             |      390 |        0 |      256 |
        |-----------------------------------------------------|

Nets Sharing Loads:

        |-------------------------------------------|
        |Global Net          |Shares Loads With ... |
        |-------------------------------------------|
        |CLKA_c              |rst_n_c               |
        |-------------------------------------------|
        |FPGA_CLK_c          |rst_n_c               |
        |-------------------------------------------|
        |rst_n_c             |CLKA_c                |
        |                    |FPGA_CLK_c            |
        |-------------------------------------------|

Summary of Global Net Placement:

        |------------------------------------------------------------------------|
        |Global Net          |Assignment          |Violation                     |
        |------------------------------------------------------------------------|
        |CLKA_c              |MIDDLE_LEFT         |                              |
        |------------------------------------------------------------------------|
        |FPGA_CLK_c          |MIDDLE_RIGHT        |                              |
        |------------------------------------------------------------------------|
        |rst_n_c             |MIDDLE_LEFT         |                              |
        |------------------------------------------------------------------------|
