{"position": "Analog-Mixed Signal Design Engineer", "company": "Intel Corporation", "profiles": ["Summary Research and Development in CMOS Analog and Mixed Signal Circuit Design!!! \n \nAnalog IC Design: \nHigh Frequency ADPLL, Low resolution Time-to-Digital Converter, Low-noise low-power LDO, DC-DC Buck/Boost/resonant Converter, Wideband feedback Amplifiers, Bandgap References, Sub-threshold bandgap references, Opamp-RC filter, Gm-C Filter, Fully differential OTA/Opamp. \n \nRadio Frequency IC Design: \nNoise, Nonlinearity, LNA Design, Active and Passive Mixer Design, Relaxation Oscillator, LC-PLL and Transceiver Design. \n \nData Converters: \nSampling, DAC Architectures, ADC principles, Flash ADC. \n \nSpecialties: \n\u2022\tCadence spectre, Advanced Design System(ADS), Intel based IC design and integration tools. \n\u2022\tAltera Stratix NIOS Processor. \n\u2022\tMatlab, PSPICE, HSPICE, MICROWIND, LTSPICE. \n\u2022\tVerilog tools: ModelSim, Synopsys Design Compiler, Synopsis XA/VCS MSV simulator. \n\u2022\tDebugging using Logic Analyzer, oscilloscopes, multimeter, Agilent VNA (Vector Network Analyzer Summary Research and Development in CMOS Analog and Mixed Signal Circuit Design!!! \n \nAnalog IC Design: \nHigh Frequency ADPLL, Low resolution Time-to-Digital Converter, Low-noise low-power LDO, DC-DC Buck/Boost/resonant Converter, Wideband feedback Amplifiers, Bandgap References, Sub-threshold bandgap references, Opamp-RC filter, Gm-C Filter, Fully differential OTA/Opamp. \n \nRadio Frequency IC Design: \nNoise, Nonlinearity, LNA Design, Active and Passive Mixer Design, Relaxation Oscillator, LC-PLL and Transceiver Design. \n \nData Converters: \nSampling, DAC Architectures, ADC principles, Flash ADC. \n \nSpecialties: \n\u2022\tCadence spectre, Advanced Design System(ADS), Intel based IC design and integration tools. \n\u2022\tAltera Stratix NIOS Processor. \n\u2022\tMatlab, PSPICE, HSPICE, MICROWIND, LTSPICE. \n\u2022\tVerilog tools: ModelSim, Synopsys Design Compiler, Synopsis XA/VCS MSV simulator. \n\u2022\tDebugging using Logic Analyzer, oscilloscopes, multimeter, Agilent VNA (Vector Network Analyzer Research and Development in CMOS Analog and Mixed Signal Circuit Design!!! \n \nAnalog IC Design: \nHigh Frequency ADPLL, Low resolution Time-to-Digital Converter, Low-noise low-power LDO, DC-DC Buck/Boost/resonant Converter, Wideband feedback Amplifiers, Bandgap References, Sub-threshold bandgap references, Opamp-RC filter, Gm-C Filter, Fully differential OTA/Opamp. \n \nRadio Frequency IC Design: \nNoise, Nonlinearity, LNA Design, Active and Passive Mixer Design, Relaxation Oscillator, LC-PLL and Transceiver Design. \n \nData Converters: \nSampling, DAC Architectures, ADC principles, Flash ADC. \n \nSpecialties: \n\u2022\tCadence spectre, Advanced Design System(ADS), Intel based IC design and integration tools. \n\u2022\tAltera Stratix NIOS Processor. \n\u2022\tMatlab, PSPICE, HSPICE, MICROWIND, LTSPICE. \n\u2022\tVerilog tools: ModelSim, Synopsys Design Compiler, Synopsis XA/VCS MSV simulator. \n\u2022\tDebugging using Logic Analyzer, oscilloscopes, multimeter, Agilent VNA (Vector Network Analyzer Research and Development in CMOS Analog and Mixed Signal Circuit Design!!! \n \nAnalog IC Design: \nHigh Frequency ADPLL, Low resolution Time-to-Digital Converter, Low-noise low-power LDO, DC-DC Buck/Boost/resonant Converter, Wideband feedback Amplifiers, Bandgap References, Sub-threshold bandgap references, Opamp-RC filter, Gm-C Filter, Fully differential OTA/Opamp. \n \nRadio Frequency IC Design: \nNoise, Nonlinearity, LNA Design, Active and Passive Mixer Design, Relaxation Oscillator, LC-PLL and Transceiver Design. \n \nData Converters: \nSampling, DAC Architectures, ADC principles, Flash ADC. \n \nSpecialties: \n\u2022\tCadence spectre, Advanced Design System(ADS), Intel based IC design and integration tools. \n\u2022\tAltera Stratix NIOS Processor. \n\u2022\tMatlab, PSPICE, HSPICE, MICROWIND, LTSPICE. \n\u2022\tVerilog tools: ModelSim, Synopsys Design Compiler, Synopsis XA/VCS MSV simulator. \n\u2022\tDebugging using Logic Analyzer, oscilloscopes, multimeter, Agilent VNA (Vector Network Analyzer Experience Analog/Mixed Signal Design Engineer Intel Corporation July 2012  \u2013 Present (3 years 2 months) Santa Clara \u2022\tHigh Frequency ADPLL (3.9-5.2GHz) Design: Design of ultra-low resolution (<15ps), Linear & monotonic (DNL < +- 1LSB) and low power Time-to-Digital converter, Design of high frequency Digital-Control-Oscillators (>5GHz) and Design of precision Delay Locked Loops. \n\u2022\tSystem Level Design and Verification of ADPLL: Mixed Signal verification of ADPLL using System-Verilog for RTL and hspice netlists. \n\u2022\tClock Control Unit: CCU uses root clock as an input, processes it and distributes different clocks to other blocks on the die. Design and verification of CCU involves high frequency dividers and FSMs for control circuit. \n\u2022\tDesign for Reliability and Yield for meeting the Aging, Electrical Overstress, BI, Electro-migration and C4Imax goals for Analog IPs. \n\u2022\tRatification of EM RV/Ageing/EOS set-points, recommendation of design/layout changes for meeting the RV goal. \n Analog and Mixed Signal Design Engineer Qualtr\u00e9 Inc. March 2012  \u2013  July 2012  (5 months) Greater Boston Area 1)Design of Ultra low power and low noise Low Dropout Regulator (LDO) in TSMC 0.18um CMOS process using low frequency chopping mechanism with 1Hz spot noise of 150nV/sqrt Hz, Current consumption of 6uA and dropuput of 200mV at load current of 3.5 uA. \n \n2) Design of low power, ultra low input referred noise, programmable AGC block. The AGC consisted of peak detector, Class-AB buffer, Proportional Amplifier, High Gain Integrator, Reference Generator and Digital controll logic. The AGC uses 12 bit of programming for adjusting the gain of the VGA in a ffedback loop with input referred noise of 500nV/sqrt Hz at 1Hz. PhD Student University of Texas at Dallas January 2008  \u2013  January 2012  (4 years 1 month) Dallas/Fort Worth Area Thesis: Reliable and Fault Tolerant Analog and Mixed Signal Integrated Circuit Design. Analog and Mixed Signal IC Design Intern Maxim Integrated Products June 2011  \u2013  August 2011  (3 months) Sunnyvale Design of ultra low power subthreshold voltage reference with area of 125 um x 125 um, current of 4.5 uA, TC of 50 pmm, PSRR of 59 dB, integrated output noise of 1.5mV and settling time of 20 us in TSMC 180nm process. \n\u2022 Design of subthreshold current reference with area of 60 um x 60 um, current consumption of 10.5 uA, TC of \n60ppm, PSRR of 60 dB, integrated output noise of 12.7nA and settling time of 19.5 us in TSMC 180nm digital \nprocess. \n\u2022 Design of 64MHz relaxation oscillator in TSMC 180nm process with \u00b1 1% frequency variation with temperature and across the process corners. Hardware Design Intern Samsung Telecommunications America June 2010  \u2013  August 2010  (3 months) Richardson Design of widely tuneable, 4th order, bandpass Gm-C Filter for LTE Transmitter with SFDR of 60.5 dB, output Noise of 11.87nV/sqrt Hz, current consumption of 9.7mA, tuneable centre frequency from 46.08-115.2MHz with passband ripple of \u00b10.5dB in 1.2V 65nm TSMC process using ADS. Analog/Mixed Signal Design Engineer Intel Corporation July 2012  \u2013 Present (3 years 2 months) Santa Clara \u2022\tHigh Frequency ADPLL (3.9-5.2GHz) Design: Design of ultra-low resolution (<15ps), Linear & monotonic (DNL < +- 1LSB) and low power Time-to-Digital converter, Design of high frequency Digital-Control-Oscillators (>5GHz) and Design of precision Delay Locked Loops. \n\u2022\tSystem Level Design and Verification of ADPLL: Mixed Signal verification of ADPLL using System-Verilog for RTL and hspice netlists. \n\u2022\tClock Control Unit: CCU uses root clock as an input, processes it and distributes different clocks to other blocks on the die. Design and verification of CCU involves high frequency dividers and FSMs for control circuit. \n\u2022\tDesign for Reliability and Yield for meeting the Aging, Electrical Overstress, BI, Electro-migration and C4Imax goals for Analog IPs. \n\u2022\tRatification of EM RV/Ageing/EOS set-points, recommendation of design/layout changes for meeting the RV goal. \n Analog/Mixed Signal Design Engineer Intel Corporation July 2012  \u2013 Present (3 years 2 months) Santa Clara \u2022\tHigh Frequency ADPLL (3.9-5.2GHz) Design: Design of ultra-low resolution (<15ps), Linear & monotonic (DNL < +- 1LSB) and low power Time-to-Digital converter, Design of high frequency Digital-Control-Oscillators (>5GHz) and Design of precision Delay Locked Loops. \n\u2022\tSystem Level Design and Verification of ADPLL: Mixed Signal verification of ADPLL using System-Verilog for RTL and hspice netlists. \n\u2022\tClock Control Unit: CCU uses root clock as an input, processes it and distributes different clocks to other blocks on the die. Design and verification of CCU involves high frequency dividers and FSMs for control circuit. \n\u2022\tDesign for Reliability and Yield for meeting the Aging, Electrical Overstress, BI, Electro-migration and C4Imax goals for Analog IPs. \n\u2022\tRatification of EM RV/Ageing/EOS set-points, recommendation of design/layout changes for meeting the RV goal. \n Analog and Mixed Signal Design Engineer Qualtr\u00e9 Inc. March 2012  \u2013  July 2012  (5 months) Greater Boston Area 1)Design of Ultra low power and low noise Low Dropout Regulator (LDO) in TSMC 0.18um CMOS process using low frequency chopping mechanism with 1Hz spot noise of 150nV/sqrt Hz, Current consumption of 6uA and dropuput of 200mV at load current of 3.5 uA. \n \n2) Design of low power, ultra low input referred noise, programmable AGC block. The AGC consisted of peak detector, Class-AB buffer, Proportional Amplifier, High Gain Integrator, Reference Generator and Digital controll logic. The AGC uses 12 bit of programming for adjusting the gain of the VGA in a ffedback loop with input referred noise of 500nV/sqrt Hz at 1Hz. Analog and Mixed Signal Design Engineer Qualtr\u00e9 Inc. March 2012  \u2013  July 2012  (5 months) Greater Boston Area 1)Design of Ultra low power and low noise Low Dropout Regulator (LDO) in TSMC 0.18um CMOS process using low frequency chopping mechanism with 1Hz spot noise of 150nV/sqrt Hz, Current consumption of 6uA and dropuput of 200mV at load current of 3.5 uA. \n \n2) Design of low power, ultra low input referred noise, programmable AGC block. The AGC consisted of peak detector, Class-AB buffer, Proportional Amplifier, High Gain Integrator, Reference Generator and Digital controll logic. The AGC uses 12 bit of programming for adjusting the gain of the VGA in a ffedback loop with input referred noise of 500nV/sqrt Hz at 1Hz. PhD Student University of Texas at Dallas January 2008  \u2013  January 2012  (4 years 1 month) Dallas/Fort Worth Area Thesis: Reliable and Fault Tolerant Analog and Mixed Signal Integrated Circuit Design. PhD Student University of Texas at Dallas January 2008  \u2013  January 2012  (4 years 1 month) Dallas/Fort Worth Area Thesis: Reliable and Fault Tolerant Analog and Mixed Signal Integrated Circuit Design. Analog and Mixed Signal IC Design Intern Maxim Integrated Products June 2011  \u2013  August 2011  (3 months) Sunnyvale Design of ultra low power subthreshold voltage reference with area of 125 um x 125 um, current of 4.5 uA, TC of 50 pmm, PSRR of 59 dB, integrated output noise of 1.5mV and settling time of 20 us in TSMC 180nm process. \n\u2022 Design of subthreshold current reference with area of 60 um x 60 um, current consumption of 10.5 uA, TC of \n60ppm, PSRR of 60 dB, integrated output noise of 12.7nA and settling time of 19.5 us in TSMC 180nm digital \nprocess. \n\u2022 Design of 64MHz relaxation oscillator in TSMC 180nm process with \u00b1 1% frequency variation with temperature and across the process corners. Analog and Mixed Signal IC Design Intern Maxim Integrated Products June 2011  \u2013  August 2011  (3 months) Sunnyvale Design of ultra low power subthreshold voltage reference with area of 125 um x 125 um, current of 4.5 uA, TC of 50 pmm, PSRR of 59 dB, integrated output noise of 1.5mV and settling time of 20 us in TSMC 180nm process. \n\u2022 Design of subthreshold current reference with area of 60 um x 60 um, current consumption of 10.5 uA, TC of \n60ppm, PSRR of 60 dB, integrated output noise of 12.7nA and settling time of 19.5 us in TSMC 180nm digital \nprocess. \n\u2022 Design of 64MHz relaxation oscillator in TSMC 180nm process with \u00b1 1% frequency variation with temperature and across the process corners. Hardware Design Intern Samsung Telecommunications America June 2010  \u2013  August 2010  (3 months) Richardson Design of widely tuneable, 4th order, bandpass Gm-C Filter for LTE Transmitter with SFDR of 60.5 dB, output Noise of 11.87nV/sqrt Hz, current consumption of 9.7mA, tuneable centre frequency from 46.08-115.2MHz with passband ripple of \u00b10.5dB in 1.2V 65nm TSMC process using ADS. Hardware Design Intern Samsung Telecommunications America June 2010  \u2013  August 2010  (3 months) Richardson Design of widely tuneable, 4th order, bandpass Gm-C Filter for LTE Transmitter with SFDR of 60.5 dB, output Noise of 11.87nV/sqrt Hz, current consumption of 9.7mA, tuneable centre frequency from 46.08-115.2MHz with passband ripple of \u00b10.5dB in 1.2V 65nm TSMC process using ADS. Skills ModelSim Matlab SPICE Pspice Oscilloscope Synopsys tools Multimeter LTSpice Cadence Spectre Cadence Virtuoso VLSI Integrated Circuit... Analog CMOS Mixed Signal Skills  ModelSim Matlab SPICE Pspice Oscilloscope Synopsys tools Multimeter LTSpice Cadence Spectre Cadence Virtuoso VLSI Integrated Circuit... Analog CMOS Mixed Signal ModelSim Matlab SPICE Pspice Oscilloscope Synopsys tools Multimeter LTSpice Cadence Spectre Cadence Virtuoso VLSI Integrated Circuit... Analog CMOS Mixed Signal ModelSim Matlab SPICE Pspice Oscilloscope Synopsys tools Multimeter LTSpice Cadence Spectre Cadence Virtuoso VLSI Integrated Circuit... Analog CMOS Mixed Signal Education The University of Texas at Dallas Doctor of Philosophy (Ph.D.),  Electrical Engineering , 3.97/4.0 2008  \u2013 2012 Thesis: Reliable and Fault Tolerant Analog and Mixed signal circuit design.  \n \nDuring my PhD I authored and/or co-authored 20 conference papers and 3 Journals. Activities and Societies:\u00a0 Member of IEEE ,  Member of Editorial board of ISCAS ,  Member of Editorial board of IJAET.\nInvited Talk: \"Improving Fault tolerance and Reliability of Analog and Mixed Signal Circuits in Nanometer Regime\" Department of Electrical Engineering ,  UCT ,  Capetown ,  RSA. KTH Royal Institute of Technology MS,  Electrical Engineering , 4.25/5.0 2005  \u2013 2007 Thesis: Background Digital Calibration Schemes for ADCs for Wireless Applications:  \n \nPublications: \n\u2022Syed Askari Naqvi and Roshan Weerasakera \u201cClock Distribution networks using current mode driving circuits\u201d ECCTD 2006. \n\u2022Syed Askari Naqvi \u201cClock distribution challenges for future system on chip\u201d IEEE ICIIS, Aug 2006. \n\u2022Svante Signell and Syed Askari Naqvi \u201cDigital calibration of ADCs for wireless Applications\u201d IEEE ICIIS, Aug 2006 . Activities and Societies:\u00a0 \u2022 Gave Talk on \u201cIssues related to the design of 30 GHz RF front end for mm Wave IC transceiver\u201d for IEEE 802.16-2004 WMAN at Technical University of Eindhoven (Netherlands). The University of Texas at Dallas Doctor of Philosophy (Ph.D.),  Electrical Engineering , 3.97/4.0 2008  \u2013 2012 Thesis: Reliable and Fault Tolerant Analog and Mixed signal circuit design.  \n \nDuring my PhD I authored and/or co-authored 20 conference papers and 3 Journals. Activities and Societies:\u00a0 Member of IEEE ,  Member of Editorial board of ISCAS ,  Member of Editorial board of IJAET.\nInvited Talk: \"Improving Fault tolerance and Reliability of Analog and Mixed Signal Circuits in Nanometer Regime\" Department of Electrical Engineering ,  UCT ,  Capetown ,  RSA. The University of Texas at Dallas Doctor of Philosophy (Ph.D.),  Electrical Engineering , 3.97/4.0 2008  \u2013 2012 Thesis: Reliable and Fault Tolerant Analog and Mixed signal circuit design.  \n \nDuring my PhD I authored and/or co-authored 20 conference papers and 3 Journals. Activities and Societies:\u00a0 Member of IEEE ,  Member of Editorial board of ISCAS ,  Member of Editorial board of IJAET.\nInvited Talk: \"Improving Fault tolerance and Reliability of Analog and Mixed Signal Circuits in Nanometer Regime\" Department of Electrical Engineering ,  UCT ,  Capetown ,  RSA. The University of Texas at Dallas Doctor of Philosophy (Ph.D.),  Electrical Engineering , 3.97/4.0 2008  \u2013 2012 Thesis: Reliable and Fault Tolerant Analog and Mixed signal circuit design.  \n \nDuring my PhD I authored and/or co-authored 20 conference papers and 3 Journals. Activities and Societies:\u00a0 Member of IEEE ,  Member of Editorial board of ISCAS ,  Member of Editorial board of IJAET.\nInvited Talk: \"Improving Fault tolerance and Reliability of Analog and Mixed Signal Circuits in Nanometer Regime\" Department of Electrical Engineering ,  UCT ,  Capetown ,  RSA. KTH Royal Institute of Technology MS,  Electrical Engineering , 4.25/5.0 2005  \u2013 2007 Thesis: Background Digital Calibration Schemes for ADCs for Wireless Applications:  \n \nPublications: \n\u2022Syed Askari Naqvi and Roshan Weerasakera \u201cClock Distribution networks using current mode driving circuits\u201d ECCTD 2006. \n\u2022Syed Askari Naqvi \u201cClock distribution challenges for future system on chip\u201d IEEE ICIIS, Aug 2006. \n\u2022Svante Signell and Syed Askari Naqvi \u201cDigital calibration of ADCs for wireless Applications\u201d IEEE ICIIS, Aug 2006 . Activities and Societies:\u00a0 \u2022 Gave Talk on \u201cIssues related to the design of 30 GHz RF front end for mm Wave IC transceiver\u201d for IEEE 802.16-2004 WMAN at Technical University of Eindhoven (Netherlands). KTH Royal Institute of Technology MS,  Electrical Engineering , 4.25/5.0 2005  \u2013 2007 Thesis: Background Digital Calibration Schemes for ADCs for Wireless Applications:  \n \nPublications: \n\u2022Syed Askari Naqvi and Roshan Weerasakera \u201cClock Distribution networks using current mode driving circuits\u201d ECCTD 2006. \n\u2022Syed Askari Naqvi \u201cClock distribution challenges for future system on chip\u201d IEEE ICIIS, Aug 2006. \n\u2022Svante Signell and Syed Askari Naqvi \u201cDigital calibration of ADCs for wireless Applications\u201d IEEE ICIIS, Aug 2006 . Activities and Societies:\u00a0 \u2022 Gave Talk on \u201cIssues related to the design of 30 GHz RF front end for mm Wave IC transceiver\u201d for IEEE 802.16-2004 WMAN at Technical University of Eindhoven (Netherlands). KTH Royal Institute of Technology MS,  Electrical Engineering , 4.25/5.0 2005  \u2013 2007 Thesis: Background Digital Calibration Schemes for ADCs for Wireless Applications:  \n \nPublications: \n\u2022Syed Askari Naqvi and Roshan Weerasakera \u201cClock Distribution networks using current mode driving circuits\u201d ECCTD 2006. \n\u2022Syed Askari Naqvi \u201cClock distribution challenges for future system on chip\u201d IEEE ICIIS, Aug 2006. \n\u2022Svante Signell and Syed Askari Naqvi \u201cDigital calibration of ADCs for wireless Applications\u201d IEEE ICIIS, Aug 2006 . Activities and Societies:\u00a0 \u2022 Gave Talk on \u201cIssues related to the design of 30 GHz RF front end for mm Wave IC transceiver\u201d for IEEE 802.16-2004 WMAN at Technical University of Eindhoven (Netherlands). Honors & Awards Intel Division Recognition Award Intel July 2014 Transient FiSH Issue Identification and Design Solutions for 14nm/10nm. Intel Recognition Award Intel March 2013 EMSH (Electro-migration and Self Heat) issues identification and proposed solution for various products. Intel Division Recognition Award Intel July 2014 Transient FiSH Issue Identification and Design Solutions for 14nm/10nm. Intel Division Recognition Award Intel July 2014 Transient FiSH Issue Identification and Design Solutions for 14nm/10nm. Intel Division Recognition Award Intel July 2014 Transient FiSH Issue Identification and Design Solutions for 14nm/10nm. Intel Recognition Award Intel March 2013 EMSH (Electro-migration and Self Heat) issues identification and proposed solution for various products. Intel Recognition Award Intel March 2013 EMSH (Electro-migration and Self Heat) issues identification and proposed solution for various products. Intel Recognition Award Intel March 2013 EMSH (Electro-migration and Self Heat) issues identification and proposed solution for various products. ", "Experience Mixed Signal Design Engineer Intel Corporation October 2008  \u2013 Present (6 years 11 months) Penang, Malaysia Mixed Signal Design Engineer Intel Corporation October 2008  \u2013 Present (6 years 11 months) Penang, Malaysia Mixed Signal Design Engineer Intel Corporation October 2008  \u2013 Present (6 years 11 months) Penang, Malaysia Skills Analog Circuit Design RTL coding RTL Coding Cadence Virtuoso IC CMOS Analog Mixed Signal Circuit Design Skills  Analog Circuit Design RTL coding RTL Coding Cadence Virtuoso IC CMOS Analog Mixed Signal Circuit Design Analog Circuit Design RTL coding RTL Coding Cadence Virtuoso IC CMOS Analog Mixed Signal Circuit Design Analog Circuit Design RTL coding RTL Coding Cadence Virtuoso IC CMOS Analog Mixed Signal Circuit Design Education Universiti Teknologi Malaysia Master of Engineering (MEng),  Electrical and Electronics Engineering 2011  \u2013 2013 Universiti Teknologi Malaysia Master of Engineering (MEng),  Electrical and Electronics Engineering 2011  \u2013 2013 Universiti Teknologi Malaysia Master of Engineering (MEng),  Electrical and Electronics Engineering 2011  \u2013 2013 Universiti Teknologi Malaysia Master of Engineering (MEng),  Electrical and Electronics Engineering 2011  \u2013 2013 ", "Experience Analog/Mixed Signal Design Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Chandler, AZ Digital Design Engineer (RF Systems) Fujitsu Semiconductor Limited October 2011  \u2013  July 2013  (1 year 10 months) Tempe, AZ Research Associate & PhD Student Arizona State University August 2009  \u2013  November 2011  (2 years 4 months) Research Intern Intel Corporation June 2010  \u2013  January 2011  (8 months) Research Assistant George Washington University January 2007  \u2013  May 2008  (1 year 5 months) Analog/Mixed Signal Design Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Chandler, AZ Analog/Mixed Signal Design Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Chandler, AZ Digital Design Engineer (RF Systems) Fujitsu Semiconductor Limited October 2011  \u2013  July 2013  (1 year 10 months) Tempe, AZ Digital Design Engineer (RF Systems) Fujitsu Semiconductor Limited October 2011  \u2013  July 2013  (1 year 10 months) Tempe, AZ Research Associate & PhD Student Arizona State University August 2009  \u2013  November 2011  (2 years 4 months) Research Associate & PhD Student Arizona State University August 2009  \u2013  November 2011  (2 years 4 months) Research Intern Intel Corporation June 2010  \u2013  January 2011  (8 months) Research Intern Intel Corporation June 2010  \u2013  January 2011  (8 months) Research Assistant George Washington University January 2007  \u2013  May 2008  (1 year 5 months) Research Assistant George Washington University January 2007  \u2013  May 2008  (1 year 5 months) Skills Matlab Simulations Analog Circuit Design VHDL Circuit Design Cadence Cadence Virtuoso Pspice Verilog Signal Processing CMOS Simulink Agilent ADS Mixed Signal ASIC FPGA Integrated Circuit... IC Semiconductors PSpice See 5+ \u00a0 \u00a0 See less Skills  Matlab Simulations Analog Circuit Design VHDL Circuit Design Cadence Cadence Virtuoso Pspice Verilog Signal Processing CMOS Simulink Agilent ADS Mixed Signal ASIC FPGA Integrated Circuit... IC Semiconductors PSpice See 5+ \u00a0 \u00a0 See less Matlab Simulations Analog Circuit Design VHDL Circuit Design Cadence Cadence Virtuoso Pspice Verilog Signal Processing CMOS Simulink Agilent ADS Mixed Signal ASIC FPGA Integrated Circuit... IC Semiconductors PSpice See 5+ \u00a0 \u00a0 See less Matlab Simulations Analog Circuit Design VHDL Circuit Design Cadence Cadence Virtuoso Pspice Verilog Signal Processing CMOS Simulink Agilent ADS Mixed Signal ASIC FPGA Integrated Circuit... IC Semiconductors PSpice See 5+ \u00a0 \u00a0 See less Education Arizona State University PhD,  Electrical Engineering 2009  \u2013 2016 The George Washington University MSc,  Electrical Engineering 2007  \u2013 2008 Istanbul Technical University BS,  Electronics Engineering 2002  \u2013 2006 Arizona State University PhD,  Electrical Engineering 2009  \u2013 2016 Arizona State University PhD,  Electrical Engineering 2009  \u2013 2016 Arizona State University PhD,  Electrical Engineering 2009  \u2013 2016 The George Washington University MSc,  Electrical Engineering 2007  \u2013 2008 The George Washington University MSc,  Electrical Engineering 2007  \u2013 2008 The George Washington University MSc,  Electrical Engineering 2007  \u2013 2008 Istanbul Technical University BS,  Electronics Engineering 2002  \u2013 2006 Istanbul Technical University BS,  Electronics Engineering 2002  \u2013 2006 Istanbul Technical University BS,  Electronics Engineering 2002  \u2013 2006 ", "Summary Specialties:Analog and Mixed Signal IC Design, RF IC Design Summary Specialties:Analog and Mixed Signal IC Design, RF IC Design Specialties:Analog and Mixed Signal IC Design, RF IC Design Specialties:Analog and Mixed Signal IC Design, RF IC Design Experience Analog/Mixed-Signal Design Engineer Intel Corporation 2013  \u2013 Present (2 years) Graduate Student Oregon State University October 2010  \u2013  April 2013  (2 years 7 months) Analog/Mixed signal IC group Intern Intel Corporation July 2012  \u2013  December 2012  (6 months) Hillsboro, OR Worked in a clock generation group for SoC as Analog/Mixed-Signal Circuit designer. Intern Mindspeed June 2011  \u2013  September 2011  (4 months) Hillsboro, Oregon Design of analog blocks such as oscillators and OTA Project Assistant Indian Institute of Science August 2008  \u2013  August 2010  (2 years 1 month) Biomedical MEMS/IC Design and Characterization. Analog/Mixed-Signal Design Engineer Intel Corporation 2013  \u2013 Present (2 years) Analog/Mixed-Signal Design Engineer Intel Corporation 2013  \u2013 Present (2 years) Graduate Student Oregon State University October 2010  \u2013  April 2013  (2 years 7 months) Analog/Mixed signal IC group Graduate Student Oregon State University October 2010  \u2013  April 2013  (2 years 7 months) Analog/Mixed signal IC group Intern Intel Corporation July 2012  \u2013  December 2012  (6 months) Hillsboro, OR Worked in a clock generation group for SoC as Analog/Mixed-Signal Circuit designer. Intern Intel Corporation July 2012  \u2013  December 2012  (6 months) Hillsboro, OR Worked in a clock generation group for SoC as Analog/Mixed-Signal Circuit designer. Intern Mindspeed June 2011  \u2013  September 2011  (4 months) Hillsboro, Oregon Design of analog blocks such as oscillators and OTA Intern Mindspeed June 2011  \u2013  September 2011  (4 months) Hillsboro, Oregon Design of analog blocks such as oscillators and OTA Project Assistant Indian Institute of Science August 2008  \u2013  August 2010  (2 years 1 month) Biomedical MEMS/IC Design and Characterization. Project Assistant Indian Institute of Science August 2008  \u2013  August 2010  (2 years 1 month) Biomedical MEMS/IC Design and Characterization. Education Birla Institute of Technology and Science B.E. & M.Sc.,  Electronics ,  Biology Birla Institute of Technology and Science B.E. & M.Sc.,  Electronics ,  Biology Birla Institute of Technology and Science B.E. & M.Sc.,  Electronics ,  Biology Birla Institute of Technology and Science B.E. & M.Sc.,  Electronics ,  Biology ", "Experience Analog Mixed-Signal Design Engineer Intel Corporation April 2015  \u2013 Present (5 months) Villach, Austria - Mixed-Signal CMOS integrated circuit design \n- Design for system applications (WLAN and DSL) Analog Mixed-Signal Design Engineer Lantiq December 2012  \u2013  April 2015  (2 years 5 months) Villach, Austria - Mixed-Signal CMOS integrated circuit design \n- Design for system applications (WLAN and DSL) Master Thesis Internship EPFL (LSM) February 2012  \u2013  September 2012  (8 months) Lausanne Area, Switzerland Binary Search A/D Converter Design Research Internship Politecnico di Torino June 2011  \u2013  September 2011  (4 months) Turin Area, Italy Research and Development of a Lab-on-a-chip platform for DNA analysis Analog Mixed-Signal Design Engineer Intel Corporation April 2015  \u2013 Present (5 months) Villach, Austria - Mixed-Signal CMOS integrated circuit design \n- Design for system applications (WLAN and DSL) Analog Mixed-Signal Design Engineer Intel Corporation April 2015  \u2013 Present (5 months) Villach, Austria - Mixed-Signal CMOS integrated circuit design \n- Design for system applications (WLAN and DSL) Analog Mixed-Signal Design Engineer Lantiq December 2012  \u2013  April 2015  (2 years 5 months) Villach, Austria - Mixed-Signal CMOS integrated circuit design \n- Design for system applications (WLAN and DSL) Analog Mixed-Signal Design Engineer Lantiq December 2012  \u2013  April 2015  (2 years 5 months) Villach, Austria - Mixed-Signal CMOS integrated circuit design \n- Design for system applications (WLAN and DSL) Master Thesis Internship EPFL (LSM) February 2012  \u2013  September 2012  (8 months) Lausanne Area, Switzerland Binary Search A/D Converter Design Master Thesis Internship EPFL (LSM) February 2012  \u2013  September 2012  (8 months) Lausanne Area, Switzerland Binary Search A/D Converter Design Research Internship Politecnico di Torino June 2011  \u2013  September 2011  (4 months) Turin Area, Italy Research and Development of a Lab-on-a-chip platform for DNA analysis Research Internship Politecnico di Torino June 2011  \u2013  September 2011  (4 months) Turin Area, Italy Research and Development of a Lab-on-a-chip platform for DNA analysis Languages Italian Native or bilingual proficiency French Limited working proficiency English Full professional proficiency Spanish Professional working proficiency German Elementary proficiency Italian Native or bilingual proficiency French Limited working proficiency English Full professional proficiency Spanish Professional working proficiency German Elementary proficiency Italian Native or bilingual proficiency French Limited working proficiency English Full professional proficiency Spanish Professional working proficiency German Elementary proficiency Native or bilingual proficiency Limited working proficiency Full professional proficiency Professional working proficiency Elementary proficiency Skills Cadence Nanotechnology Analog Circuit Design VHDL Verilog-A Matlab MEMS R Skills  Cadence Nanotechnology Analog Circuit Design VHDL Verilog-A Matlab MEMS R Cadence Nanotechnology Analog Circuit Design VHDL Verilog-A Matlab MEMS R Cadence Nanotechnology Analog Circuit Design VHDL Verilog-A Matlab MEMS R Education Ecole polytechnique f\u00e9d\u00e9rale de Lausanne Master of Science (MSc),  Micro & Nanotechnologies for Integrated Systems , 110/110 2011  \u2013 2012 Institut national polytechnique de Grenoble Master of Science (MSc),  Micro & Nanotechnologies for Integrated Systems , 110/110 2011  \u2013 2011 Politecnico di Torino Master of Science (MSc),  Electronics Engineering , 110/110 2010  \u2013 2011 Politecnico di Torino Bachelor's degree,  Electronics Engineering , 110/110 with honors 2007  \u2013 2010 Ecole polytechnique f\u00e9d\u00e9rale de Lausanne Master of Science (MSc),  Micro & Nanotechnologies for Integrated Systems , 110/110 2011  \u2013 2012 Ecole polytechnique f\u00e9d\u00e9rale de Lausanne Master of Science (MSc),  Micro & Nanotechnologies for Integrated Systems , 110/110 2011  \u2013 2012 Ecole polytechnique f\u00e9d\u00e9rale de Lausanne Master of Science (MSc),  Micro & Nanotechnologies for Integrated Systems , 110/110 2011  \u2013 2012 Institut national polytechnique de Grenoble Master of Science (MSc),  Micro & Nanotechnologies for Integrated Systems , 110/110 2011  \u2013 2011 Institut national polytechnique de Grenoble Master of Science (MSc),  Micro & Nanotechnologies for Integrated Systems , 110/110 2011  \u2013 2011 Institut national polytechnique de Grenoble Master of Science (MSc),  Micro & Nanotechnologies for Integrated Systems , 110/110 2011  \u2013 2011 Politecnico di Torino Master of Science (MSc),  Electronics Engineering , 110/110 2010  \u2013 2011 Politecnico di Torino Master of Science (MSc),  Electronics Engineering , 110/110 2010  \u2013 2011 Politecnico di Torino Master of Science (MSc),  Electronics Engineering , 110/110 2010  \u2013 2011 Politecnico di Torino Bachelor's degree,  Electronics Engineering , 110/110 with honors 2007  \u2013 2010 Politecnico di Torino Bachelor's degree,  Electronics Engineering , 110/110 with honors 2007  \u2013 2010 Politecnico di Torino Bachelor's degree,  Electronics Engineering , 110/110 with honors 2007  \u2013 2010 ", "Summary 15+ years semiconductor industry professional in design and implementation of range of electronic products starting micro-processor, high speed peripherals i.e. high speed SERDES, single chip wireless radio implementation using RF, Analog mixed signal and digital core, switch mode and linear voltage regulator, battery charger and board level design and implementation. Summary 15+ years semiconductor industry professional in design and implementation of range of electronic products starting micro-processor, high speed peripherals i.e. high speed SERDES, single chip wireless radio implementation using RF, Analog mixed signal and digital core, switch mode and linear voltage regulator, battery charger and board level design and implementation. 15+ years semiconductor industry professional in design and implementation of range of electronic products starting micro-processor, high speed peripherals i.e. high speed SERDES, single chip wireless radio implementation using RF, Analog mixed signal and digital core, switch mode and linear voltage regulator, battery charger and board level design and implementation. 15+ years semiconductor industry professional in design and implementation of range of electronic products starting micro-processor, high speed peripherals i.e. high speed SERDES, single chip wireless radio implementation using RF, Analog mixed signal and digital core, switch mode and linear voltage regulator, battery charger and board level design and implementation. Experience Analog Mixed Signal Design Engineer IBM March 2015  \u2013 Present (6 months) Fishkill, NY Analog Mixed Signal Simulation, High Speed Serial IO design, Transmitter Line driver design, Frequency synthesis using Phase lock loop, Receiver design including equalization circuits i.e. CTLE, ZFE, DFE. Receiver DFE including DFE Summer design, loop unrolling for timing closure, Rx Slicer design i.e CML latch, Dynamic latch. Senior Design Engineer DEKA Research & Development April 2014  \u2013  March 2015  (1 year) Greater Boston Area Electrical design for in home dialysis medical device design. Staff Electrical Design Engineer BD September 2011  \u2013  April 2014  (2 years 8 months) Greater Boston Area Continuous Glucose Monitoring medical device development for diabetes care. The detection includes CMOS image sensor using 130 nm CMOS technology and 5 layer metal and epi layer to implement inductor to implement LC PLL in the silicon. The read out path comprised to 4T pixel that uses gate enhancement and Front side illumination. The overall dynamic range of the CMOS image sensor was 60dB. Also the read out path includes 12 bit SAR ADC. \n \nIEEE802.15.4 wireless ASIC implementation in a single piece of silicon. The single chip radio includes RF Front End, Base band AFE and MAC layer logic to implement the radio protocol and product specific instructions. Analog Design Engineer Freescale June 2011  \u2013  September 2011  (4 months) Tempe, AZ Universal Communication RF, Analog Mixed Signal Physical Layer design. The design includes modulator, demodulator, clock generation circuits design and implementation. Senior Design Engineer Linear Technology Corporation January 2011  \u2013  June 2011  (6 months) Greater Boston Area Battery Charger product design and simulation. senior component design engineer Intel Massachusetts Hudson facility July 2008  \u2013  December 2010  (2 years 6 months) Major responsibilities include but not limited to design and validate digital circuits used in Intel latest family of microprocessor. Senior Design Engineer Intel Corporation July 2008  \u2013  November 2010  (2 years 5 months) Lead design and top level validation activity using the concept of TOC and pro-chain software. Successfully completed the design and validation and the product went in production. \nLead the product manufacturing using the six sigma distribution for the product characterization and successfully introducing the upper and lower limit for manufacturing. Senior Design Engineer Intel Corporation December 2006  \u2013  August 2007  (9 months) Worked as a senior analog mixed signal design engineer in the integrated voltage regulator group for delivering power to microprocessor platform; Responsibilities included but not limited to design and analyze high speed, high bandwidth, high gain OTA for sensing high speed current through inductor in DC-DC buck converter in CCM and DCM mode. Key specifications were 40dB gain, 750 MHz BW, 40 dB PSRR, 35 dB CMRR, less than 5ns settling time. Senior Design Engineer Intel Corporation January 2005  \u2013  December 2006  (2 years) Worked as a senior analog mixed signal design engineer in the high speed serial link development team for the CPU application; Worked on development of Gen II PCI-E products for CPU physical link that includes coding the interface between the IO analog circuit and the digital core controller using synthesizable verilog coding. development team Intel Corporation February 2002  \u2013  December 2004  (2 years 11 months) Worked in the UMTS (WCDMA and GSM) baseband analog front end (AFE; Primary responsibility was to design and architect the digital interface and implementation of the interface using the RTL driven synthesis flow including coding, synthesizing, timing verification, APR and post layout timing, analysis of timing using prime time, pathmill and post layout dynamic simulation using Gate Level Simulation (GLS) with standard delay format (SDF) file from APR. mixed signal design engineer Intel Corporation June 2000  \u2013  January 2002  (1 year 8 months) Major responsibilities included behavioral modeling and validation of the analog and mixed signal components for wireless products e.g. ADC, DAC, filters, OTA. \n \nAnalog circuit design skills \n \nOP AMP/OTA: Design of Operational transconductance amplifier (OTA) with different output stages e.g. class A, class B, class AB. OTA architectures include telescopic cascade, folded cascade, two stage high gain, single stage, rail to rail. These OTA designs are realized with efficient bias generator circuits and low power for portable and wireless applications. Power supply rejection ration (PSRR), common mode rejection ratio (CMRR), slew rate and noise specifications were considered during the design of a specific OTA. Close loop gain of the OTA is realized using the Middlebrook technique and noise performance is realized by resizing the input device sizes for the OTA. \n \n \nDAC: Design and analysis of Digital to Analog Converter (DAC) using the Matlab scripts. Using the matlab scripts proper partition is obtained to design a segmented DAC e.g. for 10 bit DAC, the partition between the unit element DAC and binary weighted DAC sections. The INL/DNL simulations are done using the matlab scripts to make sure that both INL/DNL is less than 1 LSB. Also, gain error, offset error, settling time and glitch energy are characterized using the matlab simulation to obtain the segmented DAC architecture. Analog Mixed Signal Design Engineer IBM March 2015  \u2013 Present (6 months) Fishkill, NY Analog Mixed Signal Simulation, High Speed Serial IO design, Transmitter Line driver design, Frequency synthesis using Phase lock loop, Receiver design including equalization circuits i.e. CTLE, ZFE, DFE. Receiver DFE including DFE Summer design, loop unrolling for timing closure, Rx Slicer design i.e CML latch, Dynamic latch. Analog Mixed Signal Design Engineer IBM March 2015  \u2013 Present (6 months) Fishkill, NY Analog Mixed Signal Simulation, High Speed Serial IO design, Transmitter Line driver design, Frequency synthesis using Phase lock loop, Receiver design including equalization circuits i.e. CTLE, ZFE, DFE. Receiver DFE including DFE Summer design, loop unrolling for timing closure, Rx Slicer design i.e CML latch, Dynamic latch. Senior Design Engineer DEKA Research & Development April 2014  \u2013  March 2015  (1 year) Greater Boston Area Electrical design for in home dialysis medical device design. Senior Design Engineer DEKA Research & Development April 2014  \u2013  March 2015  (1 year) Greater Boston Area Electrical design for in home dialysis medical device design. Staff Electrical Design Engineer BD September 2011  \u2013  April 2014  (2 years 8 months) Greater Boston Area Continuous Glucose Monitoring medical device development for diabetes care. The detection includes CMOS image sensor using 130 nm CMOS technology and 5 layer metal and epi layer to implement inductor to implement LC PLL in the silicon. The read out path comprised to 4T pixel that uses gate enhancement and Front side illumination. The overall dynamic range of the CMOS image sensor was 60dB. Also the read out path includes 12 bit SAR ADC. \n \nIEEE802.15.4 wireless ASIC implementation in a single piece of silicon. The single chip radio includes RF Front End, Base band AFE and MAC layer logic to implement the radio protocol and product specific instructions. Staff Electrical Design Engineer BD September 2011  \u2013  April 2014  (2 years 8 months) Greater Boston Area Continuous Glucose Monitoring medical device development for diabetes care. The detection includes CMOS image sensor using 130 nm CMOS technology and 5 layer metal and epi layer to implement inductor to implement LC PLL in the silicon. The read out path comprised to 4T pixel that uses gate enhancement and Front side illumination. The overall dynamic range of the CMOS image sensor was 60dB. Also the read out path includes 12 bit SAR ADC. \n \nIEEE802.15.4 wireless ASIC implementation in a single piece of silicon. The single chip radio includes RF Front End, Base band AFE and MAC layer logic to implement the radio protocol and product specific instructions. Analog Design Engineer Freescale June 2011  \u2013  September 2011  (4 months) Tempe, AZ Universal Communication RF, Analog Mixed Signal Physical Layer design. The design includes modulator, demodulator, clock generation circuits design and implementation. Analog Design Engineer Freescale June 2011  \u2013  September 2011  (4 months) Tempe, AZ Universal Communication RF, Analog Mixed Signal Physical Layer design. The design includes modulator, demodulator, clock generation circuits design and implementation. Senior Design Engineer Linear Technology Corporation January 2011  \u2013  June 2011  (6 months) Greater Boston Area Battery Charger product design and simulation. Senior Design Engineer Linear Technology Corporation January 2011  \u2013  June 2011  (6 months) Greater Boston Area Battery Charger product design and simulation. senior component design engineer Intel Massachusetts Hudson facility July 2008  \u2013  December 2010  (2 years 6 months) Major responsibilities include but not limited to design and validate digital circuits used in Intel latest family of microprocessor. senior component design engineer Intel Massachusetts Hudson facility July 2008  \u2013  December 2010  (2 years 6 months) Major responsibilities include but not limited to design and validate digital circuits used in Intel latest family of microprocessor. Senior Design Engineer Intel Corporation July 2008  \u2013  November 2010  (2 years 5 months) Lead design and top level validation activity using the concept of TOC and pro-chain software. Successfully completed the design and validation and the product went in production. \nLead the product manufacturing using the six sigma distribution for the product characterization and successfully introducing the upper and lower limit for manufacturing. Senior Design Engineer Intel Corporation July 2008  \u2013  November 2010  (2 years 5 months) Lead design and top level validation activity using the concept of TOC and pro-chain software. Successfully completed the design and validation and the product went in production. \nLead the product manufacturing using the six sigma distribution for the product characterization and successfully introducing the upper and lower limit for manufacturing. Senior Design Engineer Intel Corporation December 2006  \u2013  August 2007  (9 months) Worked as a senior analog mixed signal design engineer in the integrated voltage regulator group for delivering power to microprocessor platform; Responsibilities included but not limited to design and analyze high speed, high bandwidth, high gain OTA for sensing high speed current through inductor in DC-DC buck converter in CCM and DCM mode. Key specifications were 40dB gain, 750 MHz BW, 40 dB PSRR, 35 dB CMRR, less than 5ns settling time. Senior Design Engineer Intel Corporation December 2006  \u2013  August 2007  (9 months) Worked as a senior analog mixed signal design engineer in the integrated voltage regulator group for delivering power to microprocessor platform; Responsibilities included but not limited to design and analyze high speed, high bandwidth, high gain OTA for sensing high speed current through inductor in DC-DC buck converter in CCM and DCM mode. Key specifications were 40dB gain, 750 MHz BW, 40 dB PSRR, 35 dB CMRR, less than 5ns settling time. Senior Design Engineer Intel Corporation January 2005  \u2013  December 2006  (2 years) Worked as a senior analog mixed signal design engineer in the high speed serial link development team for the CPU application; Worked on development of Gen II PCI-E products for CPU physical link that includes coding the interface between the IO analog circuit and the digital core controller using synthesizable verilog coding. Senior Design Engineer Intel Corporation January 2005  \u2013  December 2006  (2 years) Worked as a senior analog mixed signal design engineer in the high speed serial link development team for the CPU application; Worked on development of Gen II PCI-E products for CPU physical link that includes coding the interface between the IO analog circuit and the digital core controller using synthesizable verilog coding. development team Intel Corporation February 2002  \u2013  December 2004  (2 years 11 months) Worked in the UMTS (WCDMA and GSM) baseband analog front end (AFE; Primary responsibility was to design and architect the digital interface and implementation of the interface using the RTL driven synthesis flow including coding, synthesizing, timing verification, APR and post layout timing, analysis of timing using prime time, pathmill and post layout dynamic simulation using Gate Level Simulation (GLS) with standard delay format (SDF) file from APR. development team Intel Corporation February 2002  \u2013  December 2004  (2 years 11 months) Worked in the UMTS (WCDMA and GSM) baseband analog front end (AFE; Primary responsibility was to design and architect the digital interface and implementation of the interface using the RTL driven synthesis flow including coding, synthesizing, timing verification, APR and post layout timing, analysis of timing using prime time, pathmill and post layout dynamic simulation using Gate Level Simulation (GLS) with standard delay format (SDF) file from APR. mixed signal design engineer Intel Corporation June 2000  \u2013  January 2002  (1 year 8 months) Major responsibilities included behavioral modeling and validation of the analog and mixed signal components for wireless products e.g. ADC, DAC, filters, OTA. \n \nAnalog circuit design skills \n \nOP AMP/OTA: Design of Operational transconductance amplifier (OTA) with different output stages e.g. class A, class B, class AB. OTA architectures include telescopic cascade, folded cascade, two stage high gain, single stage, rail to rail. These OTA designs are realized with efficient bias generator circuits and low power for portable and wireless applications. Power supply rejection ration (PSRR), common mode rejection ratio (CMRR), slew rate and noise specifications were considered during the design of a specific OTA. Close loop gain of the OTA is realized using the Middlebrook technique and noise performance is realized by resizing the input device sizes for the OTA. \n \n \nDAC: Design and analysis of Digital to Analog Converter (DAC) using the Matlab scripts. Using the matlab scripts proper partition is obtained to design a segmented DAC e.g. for 10 bit DAC, the partition between the unit element DAC and binary weighted DAC sections. The INL/DNL simulations are done using the matlab scripts to make sure that both INL/DNL is less than 1 LSB. Also, gain error, offset error, settling time and glitch energy are characterized using the matlab simulation to obtain the segmented DAC architecture. mixed signal design engineer Intel Corporation June 2000  \u2013  January 2002  (1 year 8 months) Major responsibilities included behavioral modeling and validation of the analog and mixed signal components for wireless products e.g. ADC, DAC, filters, OTA. \n \nAnalog circuit design skills \n \nOP AMP/OTA: Design of Operational transconductance amplifier (OTA) with different output stages e.g. class A, class B, class AB. OTA architectures include telescopic cascade, folded cascade, two stage high gain, single stage, rail to rail. These OTA designs are realized with efficient bias generator circuits and low power for portable and wireless applications. Power supply rejection ration (PSRR), common mode rejection ratio (CMRR), slew rate and noise specifications were considered during the design of a specific OTA. Close loop gain of the OTA is realized using the Middlebrook technique and noise performance is realized by resizing the input device sizes for the OTA. \n \n \nDAC: Design and analysis of Digital to Analog Converter (DAC) using the Matlab scripts. Using the matlab scripts proper partition is obtained to design a segmented DAC e.g. for 10 bit DAC, the partition between the unit element DAC and binary weighted DAC sections. The INL/DNL simulations are done using the matlab scripts to make sure that both INL/DNL is less than 1 LSB. Also, gain error, offset error, settling time and glitch energy are characterized using the matlab simulation to obtain the segmented DAC architecture. Languages English Full professional proficiency English Full professional proficiency English Full professional proficiency Full professional proficiency Skills Analog Circuit Design Analog Simulations Low-power Design Mixed Signal Verilog Circuit Design Semiconductors RF ASIC IC RTL Design Processors SoC CMOS Matlab See 1+ \u00a0 \u00a0 See less Skills  Analog Circuit Design Analog Simulations Low-power Design Mixed Signal Verilog Circuit Design Semiconductors RF ASIC IC RTL Design Processors SoC CMOS Matlab See 1+ \u00a0 \u00a0 See less Analog Circuit Design Analog Simulations Low-power Design Mixed Signal Verilog Circuit Design Semiconductors RF ASIC IC RTL Design Processors SoC CMOS Matlab See 1+ \u00a0 \u00a0 See less Analog Circuit Design Analog Simulations Low-power Design Mixed Signal Verilog Circuit Design Semiconductors RF ASIC IC RTL Design Processors SoC CMOS Matlab See 1+ \u00a0 \u00a0 See less Education Arizona State University MS,  Electrical Engineering 1998  \u2013 2000 Semiconductor Device Physics, Analog Mixed Signal Circuit design for wireless, high speed serial link, switch mode power supply application. Bangladesh University of Engineering & Technology (BUET) Bachelor of Science,  Electrical and Electronic Engineering 1997 Arizona State University MS,  Electrical Engineering 1998  \u2013 2000 Semiconductor Device Physics, Analog Mixed Signal Circuit design for wireless, high speed serial link, switch mode power supply application. Arizona State University MS,  Electrical Engineering 1998  \u2013 2000 Semiconductor Device Physics, Analog Mixed Signal Circuit design for wireless, high speed serial link, switch mode power supply application. Arizona State University MS,  Electrical Engineering 1998  \u2013 2000 Semiconductor Device Physics, Analog Mixed Signal Circuit design for wireless, high speed serial link, switch mode power supply application. Bangladesh University of Engineering & Technology (BUET) Bachelor of Science,  Electrical and Electronic Engineering 1997 Bangladesh University of Engineering & Technology (BUET) Bachelor of Science,  Electrical and Electronic Engineering 1997 Bangladesh University of Engineering & Technology (BUET) Bachelor of Science,  Electrical and Electronic Engineering 1997 ", "Summary Analog and mixed-signal design engineer with team leadership skills. Member of multi-geographic team developing PCIe Gen3, SATA, USB3.1, and MIPI PHYs on Intel 14nm and 22nm processes for microserver and chipset products. Summary Analog and mixed-signal design engineer with team leadership skills. Member of multi-geographic team developing PCIe Gen3, SATA, USB3.1, and MIPI PHYs on Intel 14nm and 22nm processes for microserver and chipset products. Analog and mixed-signal design engineer with team leadership skills. Member of multi-geographic team developing PCIe Gen3, SATA, USB3.1, and MIPI PHYs on Intel 14nm and 22nm processes for microserver and chipset products. Analog and mixed-signal design engineer with team leadership skills. Member of multi-geographic team developing PCIe Gen3, SATA, USB3.1, and MIPI PHYs on Intel 14nm and 22nm processes for microserver and chipset products. Experience Senior Design Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Folsom, CA High-speed serial PHY design for microprocessors and ASICs. Designing for PCIe, SATA, USB3, and MIPI protocols, up to 10Gbps. Top-level design integration and mixed signal validation. Staff Engineer IBM May 2003  \u2013  June 2011  (8 years 2 months) High speed serial design for microprocessor memory interfaces. Research Assistant Virginia Tech Wireless Microsystems Laboratory January 2002  \u2013  May 2003  (1 year 5 months) Engineer Intern Motorola May 2000  \u2013  August 2001  (1 year 4 months) Senior Design Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Folsom, CA High-speed serial PHY design for microprocessors and ASICs. Designing for PCIe, SATA, USB3, and MIPI protocols, up to 10Gbps. Top-level design integration and mixed signal validation. Senior Design Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Folsom, CA High-speed serial PHY design for microprocessors and ASICs. Designing for PCIe, SATA, USB3, and MIPI protocols, up to 10Gbps. Top-level design integration and mixed signal validation. Staff Engineer IBM May 2003  \u2013  June 2011  (8 years 2 months) High speed serial design for microprocessor memory interfaces. Staff Engineer IBM May 2003  \u2013  June 2011  (8 years 2 months) High speed serial design for microprocessor memory interfaces. Research Assistant Virginia Tech Wireless Microsystems Laboratory January 2002  \u2013  May 2003  (1 year 5 months) Research Assistant Virginia Tech Wireless Microsystems Laboratory January 2002  \u2013  May 2003  (1 year 5 months) Engineer Intern Motorola May 2000  \u2013  August 2001  (1 year 4 months) Engineer Intern Motorola May 2000  \u2013  August 2001  (1 year 4 months) Languages Spanish Spanish Spanish Skills Integrated Circuit... CMOS Analog Circuit Design Microprocessors VLSI Signal Integrity ASIC Circuit Design Static Timing Analysis Cadence Virtuoso Verilog Mixed Signal IC Analog Semiconductors VHDL Debugging Simulations Hardware Architecture Logic Synthesis Physical Design EDA SoC See 8+ \u00a0 \u00a0 See less Skills  Integrated Circuit... CMOS Analog Circuit Design Microprocessors VLSI Signal Integrity ASIC Circuit Design Static Timing Analysis Cadence Virtuoso Verilog Mixed Signal IC Analog Semiconductors VHDL Debugging Simulations Hardware Architecture Logic Synthesis Physical Design EDA SoC See 8+ \u00a0 \u00a0 See less Integrated Circuit... CMOS Analog Circuit Design Microprocessors VLSI Signal Integrity ASIC Circuit Design Static Timing Analysis Cadence Virtuoso Verilog Mixed Signal IC Analog Semiconductors VHDL Debugging Simulations Hardware Architecture Logic Synthesis Physical Design EDA SoC See 8+ \u00a0 \u00a0 See less Integrated Circuit... CMOS Analog Circuit Design Microprocessors VLSI Signal Integrity ASIC Circuit Design Static Timing Analysis Cadence Virtuoso Verilog Mixed Signal IC Analog Semiconductors VHDL Debugging Simulations Hardware Architecture Logic Synthesis Physical Design EDA SoC See 8+ \u00a0 \u00a0 See less Education Virginia Polytechnic Institute and State University MS,  Electrical Engineering 2001  \u2013 2003 Activities and Societies:\u00a0 Pratt Fellow ,  IEEE University of Utah BS,  Electrical Engineering 1998  \u2013 2001 Activities and Societies:\u00a0 IEEE Virginia Polytechnic Institute and State University MS,  Electrical Engineering 2001  \u2013 2003 Activities and Societies:\u00a0 Pratt Fellow ,  IEEE Virginia Polytechnic Institute and State University MS,  Electrical Engineering 2001  \u2013 2003 Activities and Societies:\u00a0 Pratt Fellow ,  IEEE Virginia Polytechnic Institute and State University MS,  Electrical Engineering 2001  \u2013 2003 Activities and Societies:\u00a0 Pratt Fellow ,  IEEE University of Utah BS,  Electrical Engineering 1998  \u2013 2001 Activities and Societies:\u00a0 IEEE University of Utah BS,  Electrical Engineering 1998  \u2013 2001 Activities and Societies:\u00a0 IEEE University of Utah BS,  Electrical Engineering 1998  \u2013 2001 Activities and Societies:\u00a0 IEEE ", "Experience Senior Staff Analog/Mixed Signal Design Engineer Qualcomm May 2014  \u2013 Present (1 year 4 months) Analog/Mixed Signal Design Engineer Intel Corporation February 2007  \u2013  May 2014  (7 years 4 months) On-chip DC-DC converter \nSerdes \non-chip network Senior Member of Technical Staff Magma Design Automation June 2004  \u2013  February 2007  (2 years 9 months) STA, signal integrity Senior R&D Engineer Synopsys October 2003  \u2013  June 2004  (9 months) Star-RC Summer Intern IBM May 2001  \u2013  August 2001  (4 months) Low power design Senior Staff Analog/Mixed Signal Design Engineer Qualcomm May 2014  \u2013 Present (1 year 4 months) Senior Staff Analog/Mixed Signal Design Engineer Qualcomm May 2014  \u2013 Present (1 year 4 months) Analog/Mixed Signal Design Engineer Intel Corporation February 2007  \u2013  May 2014  (7 years 4 months) On-chip DC-DC converter \nSerdes \non-chip network Analog/Mixed Signal Design Engineer Intel Corporation February 2007  \u2013  May 2014  (7 years 4 months) On-chip DC-DC converter \nSerdes \non-chip network Senior Member of Technical Staff Magma Design Automation June 2004  \u2013  February 2007  (2 years 9 months) STA, signal integrity Senior Member of Technical Staff Magma Design Automation June 2004  \u2013  February 2007  (2 years 9 months) STA, signal integrity Senior R&D Engineer Synopsys October 2003  \u2013  June 2004  (9 months) Star-RC Senior R&D Engineer Synopsys October 2003  \u2013  June 2004  (9 months) Star-RC Summer Intern IBM May 2001  \u2013  August 2001  (4 months) Low power design Summer Intern IBM May 2001  \u2013  August 2001  (4 months) Low power design Skills Static Timing Analysis Low-power Design ASIC Verilog SoC Signal Integrity VLSI IC Semiconductors SERDES Skills  Static Timing Analysis Low-power Design ASIC Verilog SoC Signal Integrity VLSI IC Semiconductors SERDES Static Timing Analysis Low-power Design ASIC Verilog SoC Signal Integrity VLSI IC Semiconductors SERDES Static Timing Analysis Low-power Design ASIC Verilog SoC Signal Integrity VLSI IC Semiconductors SERDES Education Purdue University Ph.D,  Electrical and Computer Engineer 1999  \u2013 2003 Tsinghua University 1992  \u2013 1997 Tsinghua University BS,  Microelectronics 1992  \u2013 1997 Purdue University Ph.D,  Electrical and Computer Engineer 1999  \u2013 2003 Purdue University Ph.D,  Electrical and Computer Engineer 1999  \u2013 2003 Purdue University Ph.D,  Electrical and Computer Engineer 1999  \u2013 2003 Tsinghua University 1992  \u2013 1997 Tsinghua University 1992  \u2013 1997 Tsinghua University 1992  \u2013 1997 Tsinghua University BS,  Microelectronics 1992  \u2013 1997 Tsinghua University BS,  Microelectronics 1992  \u2013 1997 Tsinghua University BS,  Microelectronics 1992  \u2013 1997 ", "Experience Analog/Mixed Signal Design Engineer Intel Corporation Analog/Mixed Signal Design Engineer Intel Corporation Analog/Mixed Signal Design Engineer Intel Corporation Education The University of Manchester 1987  \u2013 1990 The University of Manchester 1987  \u2013 1990 The University of Manchester 1987  \u2013 1990 The University of Manchester 1987  \u2013 1990 ", "Experience Mixed Signal Design Engineer Apple June 2015  \u2013 Present (3 months) Cupertino, CA Mixed Signal Design Engineer Intel Corporation 2010  \u2013  April 2014  (4 years) Santa Clara, CA Worked on teams developing several multi-standard (PCI-e, S-ATA, USB, MIPI, HDMI, etc) SerDes IP blocks for client and mobile SoCs. Most of my roles focused on mixed signal modeling and verification at the system and IP levels. \n \n\u2022 Created full link mixed-signal models of our communication links, to verify CDR jitter tolerance, DFE adaptation/convergence in the presence of jitter and channel distortion.  \n \n\u2022 Lead the mixed-signal verification effort for a family of SerDes IP, using a mixture of fast-spice (XA), mixed-signal (Cadence AMS Designer), and formal verification tools. \n \n\u2022 Created an object-oriented SystemVerilog testbench for functional verification of our receiver design.  \n \n\u2022 Led our team's effort to develop and validated real-valued SystemVerilog models of our IP. \n \n\u2022 Created synthesizable models of the major PHY blocks (RX, TX, PLL) for use in FPGA based emulation platforms. Analog Design Engineer Intel Corp. September 2001  \u2013  2010  (9 years) San Francisco, CA I moved to a team in the Intel Communications Group, that was part of the Level One acquisition, doing analog design for communications chips. My memorable contributions include: \n \n\u2022 Designed the loss-of-signal alarm for an OC-192 (10Gb/s) optical transceiver. Design included a 40dB limiting amplifier with continuous time offset cancellation, rectifying OTA, switched capacitor logarithmic DAC, opamp with pole-splitting compensation. Created a MATLAB model to evaluate architecture prior to circuit simulation. Designed 12 GHz CML divide by 4 and 6 circuits for a single side-band PLL. \n \n\u2022 Analog lead for a optical network aggregator IC. Lead the physical layer design of a DDR-II memory interface. Designed a self-biased DLL or precise delay generation. Lead a power/signal integrity working group chartered with validating our AC timing and PCB routing guidelines. \n \n\u2022 Receiver design for a 1st generation PCI-Express PHY. Worked on RX front end, phase interpolator, and owned PHY level timing spreadsheet. \n \n\u2022 Designed a 3.2 GHZ phase interpolater and hybrid (analog-digital) delay locked loop for quadrature clock synthesis for a QPI interconnect. \n Component Design Engineer Intel Corporation June 1997  \u2013  September 2001  (4 years 4 months) Folsom, CA I started at Intel right after university as an analog /custom circuit designer in the chipset group. Initially I worked on front side (CPU to chipset) bus, clock synthesizers, followed by more complex mutliplexing I/O designs. Later I joined the group creating PHY designs for Serial-ATA and USB protocols. \n \n\u2022 Designed squelch detector and analog timers for a Serial-ATA PHY design. \n \n\u2022 Created clock dividers and explored clock routing/buffering topology for a multi-phase oversampled CDR design. \n \n\u2022 Architected and performed block level design for two generations of proprietary source-synchronous I/O interfaces. Created designs from scratch using a top-down design style in VHDL. \n \n\u2022Designed PLL based clock synthesizers for multiple chipset products.  \n Automation side projects Intel Corporation 1900  \u2013  1900  (less than a year) While I've never been a full time DA or software engineer, I'm proficient enough with writing code that the bar is pretty low for me to open a text editor and write script to get my job done. Many of these are one off scripts meant to solve a temporary, project specific problem. A few of them, however, snowballed into projects in their own right: \n \n\u2022 Developed an analog design characterization language in Skill, tightly integrated with Cadence ADE using the DFII, waveform, and schematic APIs. Allowed me and my fellow circuit designers to define complex, self-checking tests. Received a Division Recognition Award for improving our group\u2019s productivity. \n \n\u2022 Created a mixed-signal testbench generator for unit testing block level designs, using Python, Tkinter, SystemVerilog and Verilog-AMS. Users use a UI to describe their block's interface and the tool generates a testbench capable of testing both behavioral models and schematics. \n \n\u2022 Wrote a Perl/Tk program to parse LEF/DEF output from our synthesis tool and display cell placement and routing info. Originally I used this to visualize output from a custom clock tree synthesis tool a colleague was developing, but it grew into something our logic designers used to visualize and debug \"scenic routes\" in the placement without having to use an expensive APR tool. \n Mixed Signal Design Engineer Apple June 2015  \u2013 Present (3 months) Cupertino, CA Mixed Signal Design Engineer Apple June 2015  \u2013 Present (3 months) Cupertino, CA Mixed Signal Design Engineer Intel Corporation 2010  \u2013  April 2014  (4 years) Santa Clara, CA Worked on teams developing several multi-standard (PCI-e, S-ATA, USB, MIPI, HDMI, etc) SerDes IP blocks for client and mobile SoCs. Most of my roles focused on mixed signal modeling and verification at the system and IP levels. \n \n\u2022 Created full link mixed-signal models of our communication links, to verify CDR jitter tolerance, DFE adaptation/convergence in the presence of jitter and channel distortion.  \n \n\u2022 Lead the mixed-signal verification effort for a family of SerDes IP, using a mixture of fast-spice (XA), mixed-signal (Cadence AMS Designer), and formal verification tools. \n \n\u2022 Created an object-oriented SystemVerilog testbench for functional verification of our receiver design.  \n \n\u2022 Led our team's effort to develop and validated real-valued SystemVerilog models of our IP. \n \n\u2022 Created synthesizable models of the major PHY blocks (RX, TX, PLL) for use in FPGA based emulation platforms. Mixed Signal Design Engineer Intel Corporation 2010  \u2013  April 2014  (4 years) Santa Clara, CA Worked on teams developing several multi-standard (PCI-e, S-ATA, USB, MIPI, HDMI, etc) SerDes IP blocks for client and mobile SoCs. Most of my roles focused on mixed signal modeling and verification at the system and IP levels. \n \n\u2022 Created full link mixed-signal models of our communication links, to verify CDR jitter tolerance, DFE adaptation/convergence in the presence of jitter and channel distortion.  \n \n\u2022 Lead the mixed-signal verification effort for a family of SerDes IP, using a mixture of fast-spice (XA), mixed-signal (Cadence AMS Designer), and formal verification tools. \n \n\u2022 Created an object-oriented SystemVerilog testbench for functional verification of our receiver design.  \n \n\u2022 Led our team's effort to develop and validated real-valued SystemVerilog models of our IP. \n \n\u2022 Created synthesizable models of the major PHY blocks (RX, TX, PLL) for use in FPGA based emulation platforms. Analog Design Engineer Intel Corp. September 2001  \u2013  2010  (9 years) San Francisco, CA I moved to a team in the Intel Communications Group, that was part of the Level One acquisition, doing analog design for communications chips. My memorable contributions include: \n \n\u2022 Designed the loss-of-signal alarm for an OC-192 (10Gb/s) optical transceiver. Design included a 40dB limiting amplifier with continuous time offset cancellation, rectifying OTA, switched capacitor logarithmic DAC, opamp with pole-splitting compensation. Created a MATLAB model to evaluate architecture prior to circuit simulation. Designed 12 GHz CML divide by 4 and 6 circuits for a single side-band PLL. \n \n\u2022 Analog lead for a optical network aggregator IC. Lead the physical layer design of a DDR-II memory interface. Designed a self-biased DLL or precise delay generation. Lead a power/signal integrity working group chartered with validating our AC timing and PCB routing guidelines. \n \n\u2022 Receiver design for a 1st generation PCI-Express PHY. Worked on RX front end, phase interpolator, and owned PHY level timing spreadsheet. \n \n\u2022 Designed a 3.2 GHZ phase interpolater and hybrid (analog-digital) delay locked loop for quadrature clock synthesis for a QPI interconnect. \n Analog Design Engineer Intel Corp. September 2001  \u2013  2010  (9 years) San Francisco, CA I moved to a team in the Intel Communications Group, that was part of the Level One acquisition, doing analog design for communications chips. My memorable contributions include: \n \n\u2022 Designed the loss-of-signal alarm for an OC-192 (10Gb/s) optical transceiver. Design included a 40dB limiting amplifier with continuous time offset cancellation, rectifying OTA, switched capacitor logarithmic DAC, opamp with pole-splitting compensation. Created a MATLAB model to evaluate architecture prior to circuit simulation. Designed 12 GHz CML divide by 4 and 6 circuits for a single side-band PLL. \n \n\u2022 Analog lead for a optical network aggregator IC. Lead the physical layer design of a DDR-II memory interface. Designed a self-biased DLL or precise delay generation. Lead a power/signal integrity working group chartered with validating our AC timing and PCB routing guidelines. \n \n\u2022 Receiver design for a 1st generation PCI-Express PHY. Worked on RX front end, phase interpolator, and owned PHY level timing spreadsheet. \n \n\u2022 Designed a 3.2 GHZ phase interpolater and hybrid (analog-digital) delay locked loop for quadrature clock synthesis for a QPI interconnect. \n Component Design Engineer Intel Corporation June 1997  \u2013  September 2001  (4 years 4 months) Folsom, CA I started at Intel right after university as an analog /custom circuit designer in the chipset group. Initially I worked on front side (CPU to chipset) bus, clock synthesizers, followed by more complex mutliplexing I/O designs. Later I joined the group creating PHY designs for Serial-ATA and USB protocols. \n \n\u2022 Designed squelch detector and analog timers for a Serial-ATA PHY design. \n \n\u2022 Created clock dividers and explored clock routing/buffering topology for a multi-phase oversampled CDR design. \n \n\u2022 Architected and performed block level design for two generations of proprietary source-synchronous I/O interfaces. Created designs from scratch using a top-down design style in VHDL. \n \n\u2022Designed PLL based clock synthesizers for multiple chipset products.  \n Component Design Engineer Intel Corporation June 1997  \u2013  September 2001  (4 years 4 months) Folsom, CA I started at Intel right after university as an analog /custom circuit designer in the chipset group. Initially I worked on front side (CPU to chipset) bus, clock synthesizers, followed by more complex mutliplexing I/O designs. Later I joined the group creating PHY designs for Serial-ATA and USB protocols. \n \n\u2022 Designed squelch detector and analog timers for a Serial-ATA PHY design. \n \n\u2022 Created clock dividers and explored clock routing/buffering topology for a multi-phase oversampled CDR design. \n \n\u2022 Architected and performed block level design for two generations of proprietary source-synchronous I/O interfaces. Created designs from scratch using a top-down design style in VHDL. \n \n\u2022Designed PLL based clock synthesizers for multiple chipset products.  \n Automation side projects Intel Corporation 1900  \u2013  1900  (less than a year) While I've never been a full time DA or software engineer, I'm proficient enough with writing code that the bar is pretty low for me to open a text editor and write script to get my job done. Many of these are one off scripts meant to solve a temporary, project specific problem. A few of them, however, snowballed into projects in their own right: \n \n\u2022 Developed an analog design characterization language in Skill, tightly integrated with Cadence ADE using the DFII, waveform, and schematic APIs. Allowed me and my fellow circuit designers to define complex, self-checking tests. Received a Division Recognition Award for improving our group\u2019s productivity. \n \n\u2022 Created a mixed-signal testbench generator for unit testing block level designs, using Python, Tkinter, SystemVerilog and Verilog-AMS. Users use a UI to describe their block's interface and the tool generates a testbench capable of testing both behavioral models and schematics. \n \n\u2022 Wrote a Perl/Tk program to parse LEF/DEF output from our synthesis tool and display cell placement and routing info. Originally I used this to visualize output from a custom clock tree synthesis tool a colleague was developing, but it grew into something our logic designers used to visualize and debug \"scenic routes\" in the placement without having to use an expensive APR tool. \n Automation side projects Intel Corporation 1900  \u2013  1900  (less than a year) While I've never been a full time DA or software engineer, I'm proficient enough with writing code that the bar is pretty low for me to open a text editor and write script to get my job done. Many of these are one off scripts meant to solve a temporary, project specific problem. A few of them, however, snowballed into projects in their own right: \n \n\u2022 Developed an analog design characterization language in Skill, tightly integrated with Cadence ADE using the DFII, waveform, and schematic APIs. Allowed me and my fellow circuit designers to define complex, self-checking tests. Received a Division Recognition Award for improving our group\u2019s productivity. \n \n\u2022 Created a mixed-signal testbench generator for unit testing block level designs, using Python, Tkinter, SystemVerilog and Verilog-AMS. Users use a UI to describe their block's interface and the tool generates a testbench capable of testing both behavioral models and schematics. \n \n\u2022 Wrote a Perl/Tk program to parse LEF/DEF output from our synthesis tool and display cell placement and routing info. Originally I used this to visualize output from a custom clock tree synthesis tool a colleague was developing, but it grew into something our logic designers used to visualize and debug \"scenic routes\" in the placement without having to use an expensive APR tool. \n Skills Integrated Circuit... SERDES High Speed Interfaces Behavioral Modeling SystemVerilog Cadence Virtuoso Analog Verilog-AMS PCIe Simulink SATA PLL Python Matlab Verilog Semiconductors Spectre CMOS Serial Communications Synopsys tools Mixed-Signal IC Design Functional Verification Verilog-A ASIC SoC VLSI IC Mixed Signal Debugging Analog Circuit Design Cadence Spectre VHDL Circuit Design Simulations See 19+ \u00a0 \u00a0 See less Skills  Integrated Circuit... SERDES High Speed Interfaces Behavioral Modeling SystemVerilog Cadence Virtuoso Analog Verilog-AMS PCIe Simulink SATA PLL Python Matlab Verilog Semiconductors Spectre CMOS Serial Communications Synopsys tools Mixed-Signal IC Design Functional Verification Verilog-A ASIC SoC VLSI IC Mixed Signal Debugging Analog Circuit Design Cadence Spectre VHDL Circuit Design Simulations See 19+ \u00a0 \u00a0 See less Integrated Circuit... SERDES High Speed Interfaces Behavioral Modeling SystemVerilog Cadence Virtuoso Analog Verilog-AMS PCIe Simulink SATA PLL Python Matlab Verilog Semiconductors Spectre CMOS Serial Communications Synopsys tools Mixed-Signal IC Design Functional Verification Verilog-A ASIC SoC VLSI IC Mixed Signal Debugging Analog Circuit Design Cadence Spectre VHDL Circuit Design Simulations See 19+ \u00a0 \u00a0 See less Integrated Circuit... SERDES High Speed Interfaces Behavioral Modeling SystemVerilog Cadence Virtuoso Analog Verilog-AMS PCIe Simulink SATA PLL Python Matlab Verilog Semiconductors Spectre CMOS Serial Communications Synopsys tools Mixed-Signal IC Design Functional Verification Verilog-A ASIC SoC VLSI IC Mixed Signal Debugging Analog Circuit Design Cadence Spectre VHDL Circuit Design Simulations See 19+ \u00a0 \u00a0 See less Education The University of Texas at Austin Bachelor of Science (B.S.),  Electrical and Computer Engineering 1991  \u2013 1997 The University of Texas at Austin Bachelor of Science (B.S.),  Electrical and Computer Engineering 1991  \u2013 1997 The University of Texas at Austin Bachelor of Science (B.S.),  Electrical and Computer Engineering 1991  \u2013 1997 The University of Texas at Austin Bachelor of Science (B.S.),  Electrical and Computer Engineering 1991  \u2013 1997 ", "Summary 14+ Years of experience in Transistor Level Design of High speed , low power, ultra low power serial communication integrated circuit IP for use in Hard Disk Drive magnetic recording systems and RF front end of the CDMA cellular system,High speed switching between different modes of operation without affecting critical performance and involve in product definition to volume ramp up LOOKING for challenging Analog/Mixed signal/RF IC design position in the semiconductor industries. \n \nSpecialty: \n\u2022\tTechnology : CMOS(0.13um)/BiCMOS(SiGe)  \n\u2022\tRecent Project: Design and evaluate H-Bridge Write Driver and associate IP to drive 50ohm \nMatched transmission line \no\thigh speed and high swing ~5V \no\tProgrammable rise & fall time ( 80ps -250ps) \no\tHigh speed switching without sacrificing critical performance \no\tProgrammable output Impedance \no\tSpeed up switching transition time  \n\u2022\tLed project that involved IP definition to silicon Tape out, Bench validation, ATE test, customer interaction \n\u2022\tManaged Power consumption efficiently in various modes of operation \n\u2022\tDebug Silicon Erratum expeditiously with robust solution \n\u2022\tBasic IP Blocks :ADC, DAC, LDO Regulators, Bandgap, Amplifier,Current mirror, OpAmp,CML/CMOS data path, PTAT & ABS current generator, Comparator, Oscillator,OTA ,LNA ,Mixer,AGC,PLL,Charge Pump,Analog Timer \n\u2022\tTransmission Line theory, Smith chart,Impedance Matching network \n\u2022\tKnowledge of SMPS, Buck-Boost Converter,DC-DC Converter \n\u2022\tKnowledge of Flash/SAR/Oversampling(Sigma-Delta) ADC \n\u2022\tLayout Floor Plan \n\u2022\tKnowledge of RF communication system \n \n \nSkills \n\u2022\tVerification Tools: Cadence spectre,ADEXL, spectre RF, Calibre,QRC,Ocean,APS \n\u2022\tValidation Equipment : Oscilloscope, signal generator, power supply, network analyzer \n\u2022\tMS Office Word, PowerPoint, Excel Summary 14+ Years of experience in Transistor Level Design of High speed , low power, ultra low power serial communication integrated circuit IP for use in Hard Disk Drive magnetic recording systems and RF front end of the CDMA cellular system,High speed switching between different modes of operation without affecting critical performance and involve in product definition to volume ramp up LOOKING for challenging Analog/Mixed signal/RF IC design position in the semiconductor industries. \n \nSpecialty: \n\u2022\tTechnology : CMOS(0.13um)/BiCMOS(SiGe)  \n\u2022\tRecent Project: Design and evaluate H-Bridge Write Driver and associate IP to drive 50ohm \nMatched transmission line \no\thigh speed and high swing ~5V \no\tProgrammable rise & fall time ( 80ps -250ps) \no\tHigh speed switching without sacrificing critical performance \no\tProgrammable output Impedance \no\tSpeed up switching transition time  \n\u2022\tLed project that involved IP definition to silicon Tape out, Bench validation, ATE test, customer interaction \n\u2022\tManaged Power consumption efficiently in various modes of operation \n\u2022\tDebug Silicon Erratum expeditiously with robust solution \n\u2022\tBasic IP Blocks :ADC, DAC, LDO Regulators, Bandgap, Amplifier,Current mirror, OpAmp,CML/CMOS data path, PTAT & ABS current generator, Comparator, Oscillator,OTA ,LNA ,Mixer,AGC,PLL,Charge Pump,Analog Timer \n\u2022\tTransmission Line theory, Smith chart,Impedance Matching network \n\u2022\tKnowledge of SMPS, Buck-Boost Converter,DC-DC Converter \n\u2022\tKnowledge of Flash/SAR/Oversampling(Sigma-Delta) ADC \n\u2022\tLayout Floor Plan \n\u2022\tKnowledge of RF communication system \n \n \nSkills \n\u2022\tVerification Tools: Cadence spectre,ADEXL, spectre RF, Calibre,QRC,Ocean,APS \n\u2022\tValidation Equipment : Oscilloscope, signal generator, power supply, network analyzer \n\u2022\tMS Office Word, PowerPoint, Excel 14+ Years of experience in Transistor Level Design of High speed , low power, ultra low power serial communication integrated circuit IP for use in Hard Disk Drive magnetic recording systems and RF front end of the CDMA cellular system,High speed switching between different modes of operation without affecting critical performance and involve in product definition to volume ramp up LOOKING for challenging Analog/Mixed signal/RF IC design position in the semiconductor industries. \n \nSpecialty: \n\u2022\tTechnology : CMOS(0.13um)/BiCMOS(SiGe)  \n\u2022\tRecent Project: Design and evaluate H-Bridge Write Driver and associate IP to drive 50ohm \nMatched transmission line \no\thigh speed and high swing ~5V \no\tProgrammable rise & fall time ( 80ps -250ps) \no\tHigh speed switching without sacrificing critical performance \no\tProgrammable output Impedance \no\tSpeed up switching transition time  \n\u2022\tLed project that involved IP definition to silicon Tape out, Bench validation, ATE test, customer interaction \n\u2022\tManaged Power consumption efficiently in various modes of operation \n\u2022\tDebug Silicon Erratum expeditiously with robust solution \n\u2022\tBasic IP Blocks :ADC, DAC, LDO Regulators, Bandgap, Amplifier,Current mirror, OpAmp,CML/CMOS data path, PTAT & ABS current generator, Comparator, Oscillator,OTA ,LNA ,Mixer,AGC,PLL,Charge Pump,Analog Timer \n\u2022\tTransmission Line theory, Smith chart,Impedance Matching network \n\u2022\tKnowledge of SMPS, Buck-Boost Converter,DC-DC Converter \n\u2022\tKnowledge of Flash/SAR/Oversampling(Sigma-Delta) ADC \n\u2022\tLayout Floor Plan \n\u2022\tKnowledge of RF communication system \n \n \nSkills \n\u2022\tVerification Tools: Cadence spectre,ADEXL, spectre RF, Calibre,QRC,Ocean,APS \n\u2022\tValidation Equipment : Oscilloscope, signal generator, power supply, network analyzer \n\u2022\tMS Office Word, PowerPoint, Excel 14+ Years of experience in Transistor Level Design of High speed , low power, ultra low power serial communication integrated circuit IP for use in Hard Disk Drive magnetic recording systems and RF front end of the CDMA cellular system,High speed switching between different modes of operation without affecting critical performance and involve in product definition to volume ramp up LOOKING for challenging Analog/Mixed signal/RF IC design position in the semiconductor industries. \n \nSpecialty: \n\u2022\tTechnology : CMOS(0.13um)/BiCMOS(SiGe)  \n\u2022\tRecent Project: Design and evaluate H-Bridge Write Driver and associate IP to drive 50ohm \nMatched transmission line \no\thigh speed and high swing ~5V \no\tProgrammable rise & fall time ( 80ps -250ps) \no\tHigh speed switching without sacrificing critical performance \no\tProgrammable output Impedance \no\tSpeed up switching transition time  \n\u2022\tLed project that involved IP definition to silicon Tape out, Bench validation, ATE test, customer interaction \n\u2022\tManaged Power consumption efficiently in various modes of operation \n\u2022\tDebug Silicon Erratum expeditiously with robust solution \n\u2022\tBasic IP Blocks :ADC, DAC, LDO Regulators, Bandgap, Amplifier,Current mirror, OpAmp,CML/CMOS data path, PTAT & ABS current generator, Comparator, Oscillator,OTA ,LNA ,Mixer,AGC,PLL,Charge Pump,Analog Timer \n\u2022\tTransmission Line theory, Smith chart,Impedance Matching network \n\u2022\tKnowledge of SMPS, Buck-Boost Converter,DC-DC Converter \n\u2022\tKnowledge of Flash/SAR/Oversampling(Sigma-Delta) ADC \n\u2022\tLayout Floor Plan \n\u2022\tKnowledge of RF communication system \n \n \nSkills \n\u2022\tVerification Tools: Cadence spectre,ADEXL, spectre RF, Calibre,QRC,Ocean,APS \n\u2022\tValidation Equipment : Oscilloscope, signal generator, power supply, network analyzer \n\u2022\tMS Office Word, PowerPoint, Excel Experience Mixed Signal Design Engineer Intel Corporation September 2014  \u2013 Present (1 year) Staff Analog IC design Engineer LSI, an Avago Technologies Company March 2004  \u2013  May 2014  (10 years 3 months) Mendota Hieghts \u2022\tInvolved in product definition and design to volume ramp up of high speed & low power serial communication integrated circuit IP for use in Hard Disk Drive magnetic recording systems \n\u2022\tHigh speed switching transition between various modes of operation without affecting critical performance \n\u2022\tDesign high speed & high swing (~5V) Output driver driving 50\u2126 match Transmission line \n\u2022\tDesign high speed data path that involve designing large signal amplifer,CML2CMOS swing conversion using CMOS/ BiCMOS technology. \n\u2022\tDesign High speed DAC using CMOS/BiCMOS technology \n\u2022\tManaged Power consumption efficiently among various modes of operation \n\u2022\tDesign Fault circuits to monitor various points of the IP  \n\u2022\tDebug silicon erratum found during bench validation and ATE validation expeditiously  \n\u2022\tCreated IP Test bench that replicate chip level which help to correlate critical parameters such as switching transition, latch-up, during IP to silicon evaluation \n\u2022\tInvolved in yield improvement either by improving design, layout or modifying ATE codes \n\u2022\tProvided test mode and guideline to test IP in ATE \n\u2022\tGuided Junior Engineer to design customer requested features \n\u2022\tInvolved EDA tool development that help catching erratum in pre-silicon, expedite the design verification RF IC Design Engineer at Infineon Technology Infineon Technologies April 2000  \u2013  March 2004  (4 years) Princeton, NJ \u2022\tDesign and verification of RF front-end IP (LNA, UP & Down Converter,) for CDMA cellular system \no\tLow NF & High linearity \n\u2022\tLayout RF critical IP using Assura \n\u2022\tDebug silicon erratum found during bench validation, ATE validation \n\u2022\tInvolved improving IP yield either by improving design, layout, modifying ATE codes Mixed Signal Design Engineer Intel Corporation September 2014  \u2013 Present (1 year) Mixed Signal Design Engineer Intel Corporation September 2014  \u2013 Present (1 year) Staff Analog IC design Engineer LSI, an Avago Technologies Company March 2004  \u2013  May 2014  (10 years 3 months) Mendota Hieghts \u2022\tInvolved in product definition and design to volume ramp up of high speed & low power serial communication integrated circuit IP for use in Hard Disk Drive magnetic recording systems \n\u2022\tHigh speed switching transition between various modes of operation without affecting critical performance \n\u2022\tDesign high speed & high swing (~5V) Output driver driving 50\u2126 match Transmission line \n\u2022\tDesign high speed data path that involve designing large signal amplifer,CML2CMOS swing conversion using CMOS/ BiCMOS technology. \n\u2022\tDesign High speed DAC using CMOS/BiCMOS technology \n\u2022\tManaged Power consumption efficiently among various modes of operation \n\u2022\tDesign Fault circuits to monitor various points of the IP  \n\u2022\tDebug silicon erratum found during bench validation and ATE validation expeditiously  \n\u2022\tCreated IP Test bench that replicate chip level which help to correlate critical parameters such as switching transition, latch-up, during IP to silicon evaluation \n\u2022\tInvolved in yield improvement either by improving design, layout or modifying ATE codes \n\u2022\tProvided test mode and guideline to test IP in ATE \n\u2022\tGuided Junior Engineer to design customer requested features \n\u2022\tInvolved EDA tool development that help catching erratum in pre-silicon, expedite the design verification Staff Analog IC design Engineer LSI, an Avago Technologies Company March 2004  \u2013  May 2014  (10 years 3 months) Mendota Hieghts \u2022\tInvolved in product definition and design to volume ramp up of high speed & low power serial communication integrated circuit IP for use in Hard Disk Drive magnetic recording systems \n\u2022\tHigh speed switching transition between various modes of operation without affecting critical performance \n\u2022\tDesign high speed & high swing (~5V) Output driver driving 50\u2126 match Transmission line \n\u2022\tDesign high speed data path that involve designing large signal amplifer,CML2CMOS swing conversion using CMOS/ BiCMOS technology. \n\u2022\tDesign High speed DAC using CMOS/BiCMOS technology \n\u2022\tManaged Power consumption efficiently among various modes of operation \n\u2022\tDesign Fault circuits to monitor various points of the IP  \n\u2022\tDebug silicon erratum found during bench validation and ATE validation expeditiously  \n\u2022\tCreated IP Test bench that replicate chip level which help to correlate critical parameters such as switching transition, latch-up, during IP to silicon evaluation \n\u2022\tInvolved in yield improvement either by improving design, layout or modifying ATE codes \n\u2022\tProvided test mode and guideline to test IP in ATE \n\u2022\tGuided Junior Engineer to design customer requested features \n\u2022\tInvolved EDA tool development that help catching erratum in pre-silicon, expedite the design verification RF IC Design Engineer at Infineon Technology Infineon Technologies April 2000  \u2013  March 2004  (4 years) Princeton, NJ \u2022\tDesign and verification of RF front-end IP (LNA, UP & Down Converter,) for CDMA cellular system \no\tLow NF & High linearity \n\u2022\tLayout RF critical IP using Assura \n\u2022\tDebug silicon erratum found during bench validation, ATE validation \n\u2022\tInvolved improving IP yield either by improving design, layout, modifying ATE codes RF IC Design Engineer at Infineon Technology Infineon Technologies April 2000  \u2013  March 2004  (4 years) Princeton, NJ \u2022\tDesign and verification of RF front-end IP (LNA, UP & Down Converter,) for CDMA cellular system \no\tLow NF & High linearity \n\u2022\tLayout RF critical IP using Assura \n\u2022\tDebug silicon erratum found during bench validation, ATE validation \n\u2022\tInvolved improving IP yield either by improving design, layout, modifying ATE codes Skills Analog CMOS Mixed Signal IC ASIC Analog Circuit Design Integrated Circuit... Cadence Virtuoso Circuit Design Semiconductors RF design EDA Spectre Simulations Low-power Design BiCMOS Debugging RF Design See 3+ \u00a0 \u00a0 See less Skills  Analog CMOS Mixed Signal IC ASIC Analog Circuit Design Integrated Circuit... Cadence Virtuoso Circuit Design Semiconductors RF design EDA Spectre Simulations Low-power Design BiCMOS Debugging RF Design See 3+ \u00a0 \u00a0 See less Analog CMOS Mixed Signal IC ASIC Analog Circuit Design Integrated Circuit... Cadence Virtuoso Circuit Design Semiconductors RF design EDA Spectre Simulations Low-power Design BiCMOS Debugging RF Design See 3+ \u00a0 \u00a0 See less Analog CMOS Mixed Signal IC ASIC Analog Circuit Design Integrated Circuit... Cadence Virtuoso Circuit Design Semiconductors RF design EDA Spectre Simulations Low-power Design BiCMOS Debugging RF Design See 3+ \u00a0 \u00a0 See less Education University of Central Florida - College of Business Administration Master's Degree,  Electrical and Electronics Engineering 1998  \u2013 2000 Bangladesh University of Engineering and Technology Bachelor's Degree,  Electrical and Electronics Engineering 1989  \u2013 1995 University of Central Florida - College of Business Administration Master's Degree,  Electrical and Electronics Engineering 1998  \u2013 2000 University of Central Florida - College of Business Administration Master's Degree,  Electrical and Electronics Engineering 1998  \u2013 2000 University of Central Florida - College of Business Administration Master's Degree,  Electrical and Electronics Engineering 1998  \u2013 2000 Bangladesh University of Engineering and Technology Bachelor's Degree,  Electrical and Electronics Engineering 1989  \u2013 1995 Bangladesh University of Engineering and Technology Bachelor's Degree,  Electrical and Electronics Engineering 1989  \u2013 1995 Bangladesh University of Engineering and Technology Bachelor's Degree,  Electrical and Electronics Engineering 1989  \u2013 1995 ", "Skills High-speed IO design Memory IO interface... Behavioral Modeling Timing Skills  High-speed IO design Memory IO interface... Behavioral Modeling Timing High-speed IO design Memory IO interface... Behavioral Modeling Timing High-speed IO design Memory IO interface... Behavioral Modeling Timing ", "Summary Analog/mixed-signal design engineer with comprehensive academic background and over 7 years experience in the semiconductor industry. \n \n\u2022 hands-on experience in analog and mixed-signal full custom high-speed SerDes designs up to 6Gbps from specification to clean database \n\u2022 hands-on experience with broad range of CMOS processes(TSMC, GF, UMC, SMIC, Panasonic...), its different flavors and feature sizes, from 0.18um down to 14nm. \n\u2022 analog/mixed-signal circuits design developing and optimization of existing designs \n\u2022 project management and customer support \n\u2022 participation in system and design reviews \n\u2022 highly interested in system level design \n\u2022 ability to multi-task and cover multiple projects simultaneously \n \nEDA tools: HSPICE, Xa, Hsim, NanoSim, FineSim, PSPICE, VCS, Hercules, Calibre, ICV, Star-Rcxt, Custom Designer SE-LE, Cadence Schematic/Virtuoso, Advanced Design System \n \nProgramming/Scripting: Verilog-AMS, VHDL, C, C++, Matlab, Python, Perl, TCL Summary Analog/mixed-signal design engineer with comprehensive academic background and over 7 years experience in the semiconductor industry. \n \n\u2022 hands-on experience in analog and mixed-signal full custom high-speed SerDes designs up to 6Gbps from specification to clean database \n\u2022 hands-on experience with broad range of CMOS processes(TSMC, GF, UMC, SMIC, Panasonic...), its different flavors and feature sizes, from 0.18um down to 14nm. \n\u2022 analog/mixed-signal circuits design developing and optimization of existing designs \n\u2022 project management and customer support \n\u2022 participation in system and design reviews \n\u2022 highly interested in system level design \n\u2022 ability to multi-task and cover multiple projects simultaneously \n \nEDA tools: HSPICE, Xa, Hsim, NanoSim, FineSim, PSPICE, VCS, Hercules, Calibre, ICV, Star-Rcxt, Custom Designer SE-LE, Cadence Schematic/Virtuoso, Advanced Design System \n \nProgramming/Scripting: Verilog-AMS, VHDL, C, C++, Matlab, Python, Perl, TCL Analog/mixed-signal design engineer with comprehensive academic background and over 7 years experience in the semiconductor industry. \n \n\u2022 hands-on experience in analog and mixed-signal full custom high-speed SerDes designs up to 6Gbps from specification to clean database \n\u2022 hands-on experience with broad range of CMOS processes(TSMC, GF, UMC, SMIC, Panasonic...), its different flavors and feature sizes, from 0.18um down to 14nm. \n\u2022 analog/mixed-signal circuits design developing and optimization of existing designs \n\u2022 project management and customer support \n\u2022 participation in system and design reviews \n\u2022 highly interested in system level design \n\u2022 ability to multi-task and cover multiple projects simultaneously \n \nEDA tools: HSPICE, Xa, Hsim, NanoSim, FineSim, PSPICE, VCS, Hercules, Calibre, ICV, Star-Rcxt, Custom Designer SE-LE, Cadence Schematic/Virtuoso, Advanced Design System \n \nProgramming/Scripting: Verilog-AMS, VHDL, C, C++, Matlab, Python, Perl, TCL Analog/mixed-signal design engineer with comprehensive academic background and over 7 years experience in the semiconductor industry. \n \n\u2022 hands-on experience in analog and mixed-signal full custom high-speed SerDes designs up to 6Gbps from specification to clean database \n\u2022 hands-on experience with broad range of CMOS processes(TSMC, GF, UMC, SMIC, Panasonic...), its different flavors and feature sizes, from 0.18um down to 14nm. \n\u2022 analog/mixed-signal circuits design developing and optimization of existing designs \n\u2022 project management and customer support \n\u2022 participation in system and design reviews \n\u2022 highly interested in system level design \n\u2022 ability to multi-task and cover multiple projects simultaneously \n \nEDA tools: HSPICE, Xa, Hsim, NanoSim, FineSim, PSPICE, VCS, Hercules, Calibre, ICV, Star-Rcxt, Custom Designer SE-LE, Cadence Schematic/Virtuoso, Advanced Design System \n \nProgramming/Scripting: Verilog-AMS, VHDL, C, C++, Matlab, Python, Perl, TCL Experience Senior Analog Mixed-Signal Design Engineer Intel Corporation July 2015  \u2013 Present (2 months) Swindon, United Kingdom Analog Mixed-Signal Design Consultant NXP Semiconductors December 2014  \u2013  June 2015  (7 months) Nijmegen Area, Netherlands Senior Analog Design Engineer Synopsys June 2013  \u2013  January 2015  (1 year 8 months) Gdansk, Pomeranian District, Poland - research of analog architectures and implementation plus verification \n- Verilog-AMS and Matlab modelling \n- top level functional simulations \n- debug silicon test results \n- design reviews and customer support \n- project management Analog IC Design Engineer II Synopsys June 2011  \u2013  May 2013  (2 years) Gdansk, Pomeranian District, Poland HDMI TX/RX/HEAC, MIPI M-PHY/D-PHY, USB 1.0/2,0/3,0 \n \n- research of analog architectures and implementation \n- defining verification flow \n- develop test-benches and complex measurement methodologies \n- Verilog-AMS modeling \n- top level functional simulations \n- debug silicon test results \n- design reviews and customer support \n- project management Analog IC Design Engineer I Synopsys May 2009  \u2013  May 2011  (2 years 1 month) Gdansk, Pomeranian District, Poland - design op-amps, biasing circuits, ESD protection, high-speed transceivers up-to 6Gbps \n- develop test-benches and complex measurement methodologies \n- top level functional and performance simulations Junior Physical Design Engineer MIPS Technologies September 2007  \u2013  May 2009  (1 year 9 months) Gda\u0144sk Area, Poland Junior Physical Design Engineer Chipidea Microelectronica July 2007  \u2013  May 2009  (1 year 11 months) Gda\u0144sk Area, Poland - full-custom layout development of analog blocks in high-speed SerDes interfaces \n- physical verifications (DRC/LVS/ERC/LPE/IR-Drop/EM) \n- post-layout optimization/corrections \n- floor plan and block abstract definitions \n- analog-digital macros integration \n- management of layout work in projects \n- primary ESD protection solutions (schematic/layout and simulation) Senior Analog Mixed-Signal Design Engineer Intel Corporation July 2015  \u2013 Present (2 months) Swindon, United Kingdom Senior Analog Mixed-Signal Design Engineer Intel Corporation July 2015  \u2013 Present (2 months) Swindon, United Kingdom Analog Mixed-Signal Design Consultant NXP Semiconductors December 2014  \u2013  June 2015  (7 months) Nijmegen Area, Netherlands Analog Mixed-Signal Design Consultant NXP Semiconductors December 2014  \u2013  June 2015  (7 months) Nijmegen Area, Netherlands Senior Analog Design Engineer Synopsys June 2013  \u2013  January 2015  (1 year 8 months) Gdansk, Pomeranian District, Poland - research of analog architectures and implementation plus verification \n- Verilog-AMS and Matlab modelling \n- top level functional simulations \n- debug silicon test results \n- design reviews and customer support \n- project management Senior Analog Design Engineer Synopsys June 2013  \u2013  January 2015  (1 year 8 months) Gdansk, Pomeranian District, Poland - research of analog architectures and implementation plus verification \n- Verilog-AMS and Matlab modelling \n- top level functional simulations \n- debug silicon test results \n- design reviews and customer support \n- project management Analog IC Design Engineer II Synopsys June 2011  \u2013  May 2013  (2 years) Gdansk, Pomeranian District, Poland HDMI TX/RX/HEAC, MIPI M-PHY/D-PHY, USB 1.0/2,0/3,0 \n \n- research of analog architectures and implementation \n- defining verification flow \n- develop test-benches and complex measurement methodologies \n- Verilog-AMS modeling \n- top level functional simulations \n- debug silicon test results \n- design reviews and customer support \n- project management Analog IC Design Engineer II Synopsys June 2011  \u2013  May 2013  (2 years) Gdansk, Pomeranian District, Poland HDMI TX/RX/HEAC, MIPI M-PHY/D-PHY, USB 1.0/2,0/3,0 \n \n- research of analog architectures and implementation \n- defining verification flow \n- develop test-benches and complex measurement methodologies \n- Verilog-AMS modeling \n- top level functional simulations \n- debug silicon test results \n- design reviews and customer support \n- project management Analog IC Design Engineer I Synopsys May 2009  \u2013  May 2011  (2 years 1 month) Gdansk, Pomeranian District, Poland - design op-amps, biasing circuits, ESD protection, high-speed transceivers up-to 6Gbps \n- develop test-benches and complex measurement methodologies \n- top level functional and performance simulations Analog IC Design Engineer I Synopsys May 2009  \u2013  May 2011  (2 years 1 month) Gdansk, Pomeranian District, Poland - design op-amps, biasing circuits, ESD protection, high-speed transceivers up-to 6Gbps \n- develop test-benches and complex measurement methodologies \n- top level functional and performance simulations Junior Physical Design Engineer MIPS Technologies September 2007  \u2013  May 2009  (1 year 9 months) Gda\u0144sk Area, Poland Junior Physical Design Engineer MIPS Technologies September 2007  \u2013  May 2009  (1 year 9 months) Gda\u0144sk Area, Poland Junior Physical Design Engineer Chipidea Microelectronica July 2007  \u2013  May 2009  (1 year 11 months) Gda\u0144sk Area, Poland - full-custom layout development of analog blocks in high-speed SerDes interfaces \n- physical verifications (DRC/LVS/ERC/LPE/IR-Drop/EM) \n- post-layout optimization/corrections \n- floor plan and block abstract definitions \n- analog-digital macros integration \n- management of layout work in projects \n- primary ESD protection solutions (schematic/layout and simulation) Junior Physical Design Engineer Chipidea Microelectronica July 2007  \u2013  May 2009  (1 year 11 months) Gda\u0144sk Area, Poland - full-custom layout development of analog blocks in high-speed SerDes interfaces \n- physical verifications (DRC/LVS/ERC/LPE/IR-Drop/EM) \n- post-layout optimization/corrections \n- floor plan and block abstract definitions \n- analog-digital macros integration \n- management of layout work in projects \n- primary ESD protection solutions (schematic/layout and simulation) Languages Polish Native or bilingual proficiency English Professional working proficiency Spanish Elementary proficiency German Elementary proficiency Polish Native or bilingual proficiency English Professional working proficiency Spanish Elementary proficiency German Elementary proficiency Polish Native or bilingual proficiency English Professional working proficiency Spanish Elementary proficiency German Elementary proficiency Native or bilingual proficiency Professional working proficiency Elementary proficiency Elementary proficiency Skills CMOS Integrated Circuit... IC Analog Digital Mixed Signal RF SoC ASIC Physical Design EDA Synopsys Cadence SPICE LVS DRC IR-Drop/EM ESD Latch-up Verilog-AMS Verilog-A Verilog VHDL Matlab Programming C/C++ Scripting Python Perl TCL Linux Shell Scripting HDMI MIPI USB Analog Circuit Design Simulations See 22+ \u00a0 \u00a0 See less Skills  CMOS Integrated Circuit... IC Analog Digital Mixed Signal RF SoC ASIC Physical Design EDA Synopsys Cadence SPICE LVS DRC IR-Drop/EM ESD Latch-up Verilog-AMS Verilog-A Verilog VHDL Matlab Programming C/C++ Scripting Python Perl TCL Linux Shell Scripting HDMI MIPI USB Analog Circuit Design Simulations See 22+ \u00a0 \u00a0 See less CMOS Integrated Circuit... IC Analog Digital Mixed Signal RF SoC ASIC Physical Design EDA Synopsys Cadence SPICE LVS DRC IR-Drop/EM ESD Latch-up Verilog-AMS Verilog-A Verilog VHDL Matlab Programming C/C++ Scripting Python Perl TCL Linux Shell Scripting HDMI MIPI USB Analog Circuit Design Simulations See 22+ \u00a0 \u00a0 See less CMOS Integrated Circuit... IC Analog Digital Mixed Signal RF SoC ASIC Physical Design EDA Synopsys Cadence SPICE LVS DRC IR-Drop/EM ESD Latch-up Verilog-AMS Verilog-A Verilog VHDL Matlab Programming C/C++ Scripting Python Perl TCL Linux Shell Scripting HDMI MIPI USB Analog Circuit Design Simulations See 22+ \u00a0 \u00a0 See less Education Politechnika Gda\u0144ska M.Sc. Eng.,  Electronics and Communications , Microelectronic Systems, Microwave and Antenna Engineering 2004  \u2013 2009 Master's thesis:  \n\"Modeling of Analog Microelectronics Circuits in Hardware Description Language Verilog-A / Verilog-AMS\" Activities and Societies:\u00a0 Basketball Team Politechnika Gda\u0144ska M.Sc. Eng.,  Electronics and Communications , Microelectronic Systems, Microwave and Antenna Engineering 2004  \u2013 2009 Master's thesis:  \n\"Modeling of Analog Microelectronics Circuits in Hardware Description Language Verilog-A / Verilog-AMS\" Activities and Societies:\u00a0 Basketball Team Politechnika Gda\u0144ska M.Sc. Eng.,  Electronics and Communications , Microelectronic Systems, Microwave and Antenna Engineering 2004  \u2013 2009 Master's thesis:  \n\"Modeling of Analog Microelectronics Circuits in Hardware Description Language Verilog-A / Verilog-AMS\" Activities and Societies:\u00a0 Basketball Team Politechnika Gda\u0144ska M.Sc. Eng.,  Electronics and Communications , Microelectronic Systems, Microwave and Antenna Engineering 2004  \u2013 2009 Master's thesis:  \n\"Modeling of Analog Microelectronics Circuits in Hardware Description Language Verilog-A / Verilog-AMS\" Activities and Societies:\u00a0 Basketball Team ", "Summary I graduated from Arizona State University with a master's degree in Electrical Engineering. I specialized in the field of Analog and mixed signal circuit design. Currently I work on the TX/RX (buffer) design on LPDDR4/FMI Summary I graduated from Arizona State University with a master's degree in Electrical Engineering. I specialized in the field of Analog and mixed signal circuit design. Currently I work on the TX/RX (buffer) design on LPDDR4/FMI I graduated from Arizona State University with a master's degree in Electrical Engineering. I specialized in the field of Analog and mixed signal circuit design. Currently I work on the TX/RX (buffer) design on LPDDR4/FMI I graduated from Arizona State University with a master's degree in Electrical Engineering. I specialized in the field of Analog and mixed signal circuit design. Currently I work on the TX/RX (buffer) design on LPDDR4/FMI Experience Analog/Mixed Signal Design Engineer Intel Corporation January 2014  \u2013 Present (1 year 8 months) San Francisco Bay Area - TX/RX design in LPDDR4 \n- Architecture, Schematic design, Floorplanning and mixed signal validation Design Engineer Intel Corporation May 2013  \u2013  December 2013  (8 months) Intel Custom Foundry - Design studies, methodology evaluation for circuit design blocks and optimization \n- Circuit simulation and characterization studies of various ASIC components Design Engineer Intel Corporation January 2011  \u2013  April 2013  (2 years 4 months) Intel Custom Foundry - Designing Analog passives & ESD circuits for GPIO, DDR, SERDES \n- 14nm Design Kit project co-ordination which involves simulation & physical verification of the clateral templates and design updates to the passive elements \n- Designed the passive elements metal finger capacitor, de-coupling capacitor, charging protection devices and the necessary biasing circuits \n- Designed the ultra low cap ESD diodes for supporting the 12GHz SERDES Teaching Assistant Arizona State University January 2010  \u2013  December 2010  (1 year) As a Teaching Assistant for the digital circuit design course, I have to guide students working on the course projects. Mentor student groups in the design of a adders, multiplexers, decoders Analog/Mixed Signal Design Engineer Intel Corporation January 2014  \u2013 Present (1 year 8 months) San Francisco Bay Area - TX/RX design in LPDDR4 \n- Architecture, Schematic design, Floorplanning and mixed signal validation Analog/Mixed Signal Design Engineer Intel Corporation January 2014  \u2013 Present (1 year 8 months) San Francisco Bay Area - TX/RX design in LPDDR4 \n- Architecture, Schematic design, Floorplanning and mixed signal validation Design Engineer Intel Corporation May 2013  \u2013  December 2013  (8 months) Intel Custom Foundry - Design studies, methodology evaluation for circuit design blocks and optimization \n- Circuit simulation and characterization studies of various ASIC components Design Engineer Intel Corporation May 2013  \u2013  December 2013  (8 months) Intel Custom Foundry - Design studies, methodology evaluation for circuit design blocks and optimization \n- Circuit simulation and characterization studies of various ASIC components Design Engineer Intel Corporation January 2011  \u2013  April 2013  (2 years 4 months) Intel Custom Foundry - Designing Analog passives & ESD circuits for GPIO, DDR, SERDES \n- 14nm Design Kit project co-ordination which involves simulation & physical verification of the clateral templates and design updates to the passive elements \n- Designed the passive elements metal finger capacitor, de-coupling capacitor, charging protection devices and the necessary biasing circuits \n- Designed the ultra low cap ESD diodes for supporting the 12GHz SERDES Design Engineer Intel Corporation January 2011  \u2013  April 2013  (2 years 4 months) Intel Custom Foundry - Designing Analog passives & ESD circuits for GPIO, DDR, SERDES \n- 14nm Design Kit project co-ordination which involves simulation & physical verification of the clateral templates and design updates to the passive elements \n- Designed the passive elements metal finger capacitor, de-coupling capacitor, charging protection devices and the necessary biasing circuits \n- Designed the ultra low cap ESD diodes for supporting the 12GHz SERDES Teaching Assistant Arizona State University January 2010  \u2013  December 2010  (1 year) As a Teaching Assistant for the digital circuit design course, I have to guide students working on the course projects. Mentor student groups in the design of a adders, multiplexers, decoders Teaching Assistant Arizona State University January 2010  \u2013  December 2010  (1 year) As a Teaching Assistant for the digital circuit design course, I have to guide students working on the course projects. Mentor student groups in the design of a adders, multiplexers, decoders Skills Analog Circuit Design Analog Circuit Physical Design Cadence Virtuoso Mixed Signal Digital Circuit Design VLSI Cadence Circuit Design ASIC Analog Integrated Circuit... SERDES LVS Skills  Analog Circuit Design Analog Circuit Physical Design Cadence Virtuoso Mixed Signal Digital Circuit Design VLSI Cadence Circuit Design ASIC Analog Integrated Circuit... SERDES LVS Analog Circuit Design Analog Circuit Physical Design Cadence Virtuoso Mixed Signal Digital Circuit Design VLSI Cadence Circuit Design ASIC Analog Integrated Circuit... SERDES LVS Analog Circuit Design Analog Circuit Physical Design Cadence Virtuoso Mixed Signal Digital Circuit Design VLSI Cadence Circuit Design ASIC Analog Integrated Circuit... SERDES LVS Education Arizona State University Master's degree,  Electrical and Electronics Engineering 2008  \u2013 2010 Arizona State University Master's degree,  Electrical and Electronics Engineering 2008  \u2013 2010 Arizona State University Master's degree,  Electrical and Electronics Engineering 2008  \u2013 2010 Arizona State University Master's degree,  Electrical and Electronics Engineering 2008  \u2013 2010 ", "Skills IC FPGA Circuit Design Mixed Signal Computer Architecture Debugging Integrated Circuit... Analog Matlab Analog Circuit Design Voltage Regulator CMOS Simulink Cadence Spectre PLL Data Conversion IO DDR DDR3 DDR4 memory interface 3D IC Design Power Management RFIC SRAM C++ Language Python Perl TCL ocean scripting Program Management Mentoring Project Management Concept Development LDO Power Amplifiers HFSS AWR Microwave Office Maxwell Low Power Systems Biomedical Electronics Semiconductors ASIC VLSI SoC Low-power Design Microelectronics Formal Verification Logic Synthesis See 34+ \u00a0 \u00a0 See less Skills  IC FPGA Circuit Design Mixed Signal Computer Architecture Debugging Integrated Circuit... Analog Matlab Analog Circuit Design Voltage Regulator CMOS Simulink Cadence Spectre PLL Data Conversion IO DDR DDR3 DDR4 memory interface 3D IC Design Power Management RFIC SRAM C++ Language Python Perl TCL ocean scripting Program Management Mentoring Project Management Concept Development LDO Power Amplifiers HFSS AWR Microwave Office Maxwell Low Power Systems Biomedical Electronics Semiconductors ASIC VLSI SoC Low-power Design Microelectronics Formal Verification Logic Synthesis See 34+ \u00a0 \u00a0 See less IC FPGA Circuit Design Mixed Signal Computer Architecture Debugging Integrated Circuit... Analog Matlab Analog Circuit Design Voltage Regulator CMOS Simulink Cadence Spectre PLL Data Conversion IO DDR DDR3 DDR4 memory interface 3D IC Design Power Management RFIC SRAM C++ Language Python Perl TCL ocean scripting Program Management Mentoring Project Management Concept Development LDO Power Amplifiers HFSS AWR Microwave Office Maxwell Low Power Systems Biomedical Electronics Semiconductors ASIC VLSI SoC Low-power Design Microelectronics Formal Verification Logic Synthesis See 34+ \u00a0 \u00a0 See less IC FPGA Circuit Design Mixed Signal Computer Architecture Debugging Integrated Circuit... Analog Matlab Analog Circuit Design Voltage Regulator CMOS Simulink Cadence Spectre PLL Data Conversion IO DDR DDR3 DDR4 memory interface 3D IC Design Power Management RFIC SRAM C++ Language Python Perl TCL ocean scripting Program Management Mentoring Project Management Concept Development LDO Power Amplifiers HFSS AWR Microwave Office Maxwell Low Power Systems Biomedical Electronics Semiconductors ASIC VLSI SoC Low-power Design Microelectronics Formal Verification Logic Synthesis See 34+ \u00a0 \u00a0 See less Honors & Awards Gordon E. Moore Award for Outstanding Research Intel Corporation March 2013 Additional Honors & Awards 1. Intel Corporation Scholarship - PhD - 2008/2012 \nUK \n \n2. Imperial College Tution Waiver - 2005/2006 \nLondon \n \n3. British Chevening Scholarship, FCO - 2005/2006 \nGovt. of UK \n( 1 scholarship awarded in India)  \n \n4. Ministry of HRD, Govt of India Scholarship - 1999/2000 \nIndia \n \nPatents Awarded (USPTO):  \n# 7,248,066 \"On-chip analysis and computation of transition behavior of embedded nets in integrated circuits\"  \n# 7,242,179 \"Digital circuit for frequency and timing characterization\" Gordon E. Moore Award for Outstanding Research Intel Corporation March 2013 Gordon E. Moore Award for Outstanding Research Intel Corporation March 2013 Gordon E. Moore Award for Outstanding Research Intel Corporation March 2013 Additional Honors & Awards 1. Intel Corporation Scholarship - PhD - 2008/2012 \nUK \n \n2. Imperial College Tution Waiver - 2005/2006 \nLondon \n \n3. British Chevening Scholarship, FCO - 2005/2006 \nGovt. of UK \n( 1 scholarship awarded in India)  \n \n4. Ministry of HRD, Govt of India Scholarship - 1999/2000 \nIndia \n \nPatents Awarded (USPTO):  \n# 7,248,066 \"On-chip analysis and computation of transition behavior of embedded nets in integrated circuits\"  \n# 7,242,179 \"Digital circuit for frequency and timing characterization\" Additional Honors & Awards 1. Intel Corporation Scholarship - PhD - 2008/2012 \nUK \n \n2. Imperial College Tution Waiver - 2005/2006 \nLondon \n \n3. British Chevening Scholarship, FCO - 2005/2006 \nGovt. of UK \n( 1 scholarship awarded in India)  \n \n4. Ministry of HRD, Govt of India Scholarship - 1999/2000 \nIndia \n \nPatents Awarded (USPTO):  \n# 7,248,066 \"On-chip analysis and computation of transition behavior of embedded nets in integrated circuits\"  \n# 7,242,179 \"Digital circuit for frequency and timing characterization\" Additional Honors & Awards 1. Intel Corporation Scholarship - PhD - 2008/2012 \nUK \n \n2. Imperial College Tution Waiver - 2005/2006 \nLondon \n \n3. British Chevening Scholarship, FCO - 2005/2006 \nGovt. of UK \n( 1 scholarship awarded in India)  \n \n4. Ministry of HRD, Govt of India Scholarship - 1999/2000 \nIndia \n \nPatents Awarded (USPTO):  \n# 7,248,066 \"On-chip analysis and computation of transition behavior of embedded nets in integrated circuits\"  \n# 7,242,179 \"Digital circuit for frequency and timing characterization\" ", "Summary Analog and Mixed Signal Design Engineer\n \nAMS, Graz, Austria, contract\n \nJune 2014 - August 2014\n \nDesign of an 11 bit SAR ADC, and a power supply current management circuit in AMS\u2019s 0.35um CMOS process. The design was done using Cadence Virtuoso 6.1 tools.\n \n \n Summary Analog and Mixed Signal Design Engineer\n \nAMS, Graz, Austria, contract\n \nJune 2014 - August 2014\n \nDesign of an 11 bit SAR ADC, and a power supply current management circuit in AMS\u2019s 0.35um CMOS process. The design was done using Cadence Virtuoso 6.1 tools.\n \n \n Analog and Mixed Signal Design Engineer\n \nAMS, Graz, Austria, contract\n \nJune 2014 - August 2014\n \nDesign of an 11 bit SAR ADC, and a power supply current management circuit in AMS\u2019s 0.35um CMOS process. The design was done using Cadence Virtuoso 6.1 tools.\n \n \n Analog and Mixed Signal Design Engineer\n \nAMS, Graz, Austria, contract\n \nJune 2014 - August 2014\n \nDesign of an 11 bit SAR ADC, and a power supply current management circuit in AMS\u2019s 0.35um CMOS process. The design was done using Cadence Virtuoso 6.1 tools.\n \n \n Experience Design Engineer ams AG June 2014  \u2013  March 2015  (10 months) Austria & Dallas, Texas Design of an 11 bit SAR ADC, and a magnetic rotational psoiton sensor.\n \nVerification of a fourth order delta sigma modulator.\n \nVerification of an ASK UART interface chip for communication between handheld devices.\n \nI2C bus master and slave devices written in verilogHDL.\n \nVerification of a switched capacitor microphone interface device.\n \nThe verification was done using Cadence Virtuoso 6.1 tools using the AMS (analog and mixed signal) designer with code for modeling and for the test bench written in verilogA, verilogAMS, verilogHDL, and system verilog. Matlab was used for filter evaluation.\n \n \n Analog and Mixed Signal Design and Layout Engineer NXP Semiconductors February 2013  \u2013  July 2013  (6 months) Eindhoven, The Netherlands, contract Design and layout of a non volatile memory (EEPROM) array in NXP\u2019s 110nm CMOS process. The design was done in an all five volt process, using Cadence Virtuoso 6.1 tools for circuit design and layout. Design included the memory array and the column and row design and layout. Analog and Mixed Signal Design Engineer Intel Corporation July 2012  \u2013  December 2012  (6 months) Munich, Germany - contract Design of an aging and power supply voltage monitoring circuit in TSMC\u2019s 28nm CMOS process. The design was based on the delay through a number of logic gates, using Cadence Virtuoso 6.1 design tools and the Nanosim simulator. Analog and Mixed Signal Design Engineer Wipro December 2011  \u2013  June 2012  (7 months) Lusteneau, Austria - contract Redesign of a laser range finder. The range finder consisted of a TIA followed by a SIF filter followed by a 10 bit pipelined ADC in TSMC\u2019s 95nm CMOS process. The approach was abandoned and replaced with a continuous analog approach using a third order Chebychev filter into a 10 bit pipelined ADC. Cadence OPUS 5.0 was used for the design. Analog and Mixed Signal Design Engineer Cypress Semiconductor Corporation September 2011  \u2013  November 2011  (3 months) Cork, Ireland - contract Writing verilogA models for a touch screen driver integrated circuit in a smart phone. Cadence OPUS 5.0 was used for the schematic capture and Mentor Eldo for mixed signal simulation Analog and Mixed Signal Design Engineer NXP Semiconductors June 2010  \u2013  August 2011  (1 year 3 months) Graz, Austria - contract Design of a fully differential capacitive (charge redistribution) 10 bit SAR ADC, and a low voltage rail to rail input and output opamp in TSMC\u2019s 140nm CMOS process for an automotive IC. Cadence Virtuoso 6.0 mixed signal design and simulation tools were used for the design. \nWriting of verilog AMS models to describe the operation of a remote keyless entry IC in an automotive application. Analog and Mixed Signal Design Engineer - Contract Sensor Dynamics February 2010  \u2013  April 2010  (3 months) Graz, Austria Design of a 5V output LDO (28V in), and a 32MHz crystal oscillator, for an automotive IC in TSMC\u2019s 180nm BCD process using Cadence tools. Analog and Mixed Signal Design Engineer Kaney Aerospace November 2009  \u2013  December 2009  (2 months) Rockford Illinois, contract Introduction of project management tools such as DOORS at a major local defense and aerospace company. Analog and Mixed Signal Design Engineer Maxim Integrated April 2001  \u2013  November 2008  (7 years 8 months) Dallas, Texas One year designing mixed signal CMOS circuits. I2C interface, EEPROM circuits, ram circuits, rom circuits, opamps, bandgap circuits, current references, LDOs. The design was done in Cadence Opus 5141, using Verilog and Hspice simulators.  \nSix years designing low phase noise low power VCXOs, XOs and associated bias circuits, power supplies, and output drivers. Colpitts and Pierce configurations in high speed poly emitter bipolar, Dallas Semiconductor's 0.6um CMOS, TSMC's 180nm CMOS, TSMC's 65nm CMOS, 32KHz (RTC) to 250MHz with high speed LVDS, PECL, CML, and LVCMOS output drivers. Research into MEMS and BAW oscillators. Applications for the oscillators were GPS (the RTC), and telecoms \u2013 system clock and clock reconstruction. Supervision of layout and test. Design done in Cadence Opus 5141, using Analog Artist, Spectre, SpectreRF, Verilog, Mathcad, Microsoft Word, and Excel. Analog and Mixed Signal Design Engineer Dallas Semiconductor, (Acquired by Maxim) February 1997  \u2013  April 2001  (4 years 3 months) Dallas, Texas Design of low voltage (5v) mixed signal CMOS parts for low power applications such as clock circuits (RTC) and data loggers, DAC/ADC circuits, temperature sensors (delta sigma converter), bus interface circuits. The designs were done using Cadence OPUS 5141 tools, Verilog, and Hspice. Analog and Mixed Signal Design Engineer SGS Thompson February 1993  \u2013  December 1996  (3 years 11 months) Livonia, Michigan Design of mixed signal (power, analog, digital) integrated circuits for automotive applications. Switch mode power supplies (DC to DC converters), low drop out regulators, stepper motor drivers, dc motor drivers, using bipolar, and BCD processes with vertical and lateral power DMOS devices. Design was done using Cadence OPUS, and Spice. Analog and Mixed Signal Design Engineer - Contract Lucas Western October 1992  \u2013  December 1992  (3 months) Jamestown, North Dakota Six months working on the design of 747-cargo aircraft cargo bay equipment for moving cargo palates. Analog Design Engineer Hamilton Sundstrand September 1987  \u2013  July 1992  (4 years 11 months) Rockford, Illinios Three years in the research department. Design of a data acquisition pwb in an aircraft integrated drive generator, containing thin film resistors, and bipolar linear arrays (arrays designed at Micro Linear in San Jose).  \nTwo years in the product support department working on a Cessna flaps actuator (three phase induction motor) \u2013 DC to DC converter, three phase H bridge. Identified design flaws and failures while in use on aircraft, produced reports on the flaws, and proposed design changes. Analog and SMPS Design Engineer IBM October 1984  \u2013  September 1987  (3 years) Winchester, United Kingdom Designed television tube based computer monitors. Video circuits, vertical and horizontal deflection circuits, PLLs, and switch mode power supplies - current mode SMPS, EHT generation, DC to DC converters, EMC compatibility. Digital Design Engineer Marconi March 1980  \u2013  June 1984  (4 years 4 months) Portsmouth, United Kingdom One year in the test department. Three years in the design department. Eight and sixteen bit microprocessor/microcontrollers circuits \u2013 8085, 8048, 6502, 8051. Both hardware and software (assembly and basic languages). Design Engineer ams AG June 2014  \u2013  March 2015  (10 months) Austria & Dallas, Texas Design of an 11 bit SAR ADC, and a magnetic rotational psoiton sensor.\n \nVerification of a fourth order delta sigma modulator.\n \nVerification of an ASK UART interface chip for communication between handheld devices.\n \nI2C bus master and slave devices written in verilogHDL.\n \nVerification of a switched capacitor microphone interface device.\n \nThe verification was done using Cadence Virtuoso 6.1 tools using the AMS (analog and mixed signal) designer with code for modeling and for the test bench written in verilogA, verilogAMS, verilogHDL, and system verilog. Matlab was used for filter evaluation.\n \n \n Design Engineer ams AG June 2014  \u2013  March 2015  (10 months) Austria & Dallas, Texas Design of an 11 bit SAR ADC, and a magnetic rotational psoiton sensor.\n \nVerification of a fourth order delta sigma modulator.\n \nVerification of an ASK UART interface chip for communication between handheld devices.\n \nI2C bus master and slave devices written in verilogHDL.\n \nVerification of a switched capacitor microphone interface device.\n \nThe verification was done using Cadence Virtuoso 6.1 tools using the AMS (analog and mixed signal) designer with code for modeling and for the test bench written in verilogA, verilogAMS, verilogHDL, and system verilog. Matlab was used for filter evaluation.\n \n \n Analog and Mixed Signal Design and Layout Engineer NXP Semiconductors February 2013  \u2013  July 2013  (6 months) Eindhoven, The Netherlands, contract Design and layout of a non volatile memory (EEPROM) array in NXP\u2019s 110nm CMOS process. The design was done in an all five volt process, using Cadence Virtuoso 6.1 tools for circuit design and layout. Design included the memory array and the column and row design and layout. Analog and Mixed Signal Design and Layout Engineer NXP Semiconductors February 2013  \u2013  July 2013  (6 months) Eindhoven, The Netherlands, contract Design and layout of a non volatile memory (EEPROM) array in NXP\u2019s 110nm CMOS process. The design was done in an all five volt process, using Cadence Virtuoso 6.1 tools for circuit design and layout. Design included the memory array and the column and row design and layout. Analog and Mixed Signal Design Engineer Intel Corporation July 2012  \u2013  December 2012  (6 months) Munich, Germany - contract Design of an aging and power supply voltage monitoring circuit in TSMC\u2019s 28nm CMOS process. The design was based on the delay through a number of logic gates, using Cadence Virtuoso 6.1 design tools and the Nanosim simulator. Analog and Mixed Signal Design Engineer Intel Corporation July 2012  \u2013  December 2012  (6 months) Munich, Germany - contract Design of an aging and power supply voltage monitoring circuit in TSMC\u2019s 28nm CMOS process. The design was based on the delay through a number of logic gates, using Cadence Virtuoso 6.1 design tools and the Nanosim simulator. Analog and Mixed Signal Design Engineer Wipro December 2011  \u2013  June 2012  (7 months) Lusteneau, Austria - contract Redesign of a laser range finder. The range finder consisted of a TIA followed by a SIF filter followed by a 10 bit pipelined ADC in TSMC\u2019s 95nm CMOS process. The approach was abandoned and replaced with a continuous analog approach using a third order Chebychev filter into a 10 bit pipelined ADC. Cadence OPUS 5.0 was used for the design. Analog and Mixed Signal Design Engineer Wipro December 2011  \u2013  June 2012  (7 months) Lusteneau, Austria - contract Redesign of a laser range finder. The range finder consisted of a TIA followed by a SIF filter followed by a 10 bit pipelined ADC in TSMC\u2019s 95nm CMOS process. The approach was abandoned and replaced with a continuous analog approach using a third order Chebychev filter into a 10 bit pipelined ADC. Cadence OPUS 5.0 was used for the design. Analog and Mixed Signal Design Engineer Cypress Semiconductor Corporation September 2011  \u2013  November 2011  (3 months) Cork, Ireland - contract Writing verilogA models for a touch screen driver integrated circuit in a smart phone. Cadence OPUS 5.0 was used for the schematic capture and Mentor Eldo for mixed signal simulation Analog and Mixed Signal Design Engineer Cypress Semiconductor Corporation September 2011  \u2013  November 2011  (3 months) Cork, Ireland - contract Writing verilogA models for a touch screen driver integrated circuit in a smart phone. Cadence OPUS 5.0 was used for the schematic capture and Mentor Eldo for mixed signal simulation Analog and Mixed Signal Design Engineer NXP Semiconductors June 2010  \u2013  August 2011  (1 year 3 months) Graz, Austria - contract Design of a fully differential capacitive (charge redistribution) 10 bit SAR ADC, and a low voltage rail to rail input and output opamp in TSMC\u2019s 140nm CMOS process for an automotive IC. Cadence Virtuoso 6.0 mixed signal design and simulation tools were used for the design. \nWriting of verilog AMS models to describe the operation of a remote keyless entry IC in an automotive application. Analog and Mixed Signal Design Engineer NXP Semiconductors June 2010  \u2013  August 2011  (1 year 3 months) Graz, Austria - contract Design of a fully differential capacitive (charge redistribution) 10 bit SAR ADC, and a low voltage rail to rail input and output opamp in TSMC\u2019s 140nm CMOS process for an automotive IC. Cadence Virtuoso 6.0 mixed signal design and simulation tools were used for the design. \nWriting of verilog AMS models to describe the operation of a remote keyless entry IC in an automotive application. Analog and Mixed Signal Design Engineer - Contract Sensor Dynamics February 2010  \u2013  April 2010  (3 months) Graz, Austria Design of a 5V output LDO (28V in), and a 32MHz crystal oscillator, for an automotive IC in TSMC\u2019s 180nm BCD process using Cadence tools. Analog and Mixed Signal Design Engineer - Contract Sensor Dynamics February 2010  \u2013  April 2010  (3 months) Graz, Austria Design of a 5V output LDO (28V in), and a 32MHz crystal oscillator, for an automotive IC in TSMC\u2019s 180nm BCD process using Cadence tools. Analog and Mixed Signal Design Engineer Kaney Aerospace November 2009  \u2013  December 2009  (2 months) Rockford Illinois, contract Introduction of project management tools such as DOORS at a major local defense and aerospace company. Analog and Mixed Signal Design Engineer Kaney Aerospace November 2009  \u2013  December 2009  (2 months) Rockford Illinois, contract Introduction of project management tools such as DOORS at a major local defense and aerospace company. Analog and Mixed Signal Design Engineer Maxim Integrated April 2001  \u2013  November 2008  (7 years 8 months) Dallas, Texas One year designing mixed signal CMOS circuits. I2C interface, EEPROM circuits, ram circuits, rom circuits, opamps, bandgap circuits, current references, LDOs. The design was done in Cadence Opus 5141, using Verilog and Hspice simulators.  \nSix years designing low phase noise low power VCXOs, XOs and associated bias circuits, power supplies, and output drivers. Colpitts and Pierce configurations in high speed poly emitter bipolar, Dallas Semiconductor's 0.6um CMOS, TSMC's 180nm CMOS, TSMC's 65nm CMOS, 32KHz (RTC) to 250MHz with high speed LVDS, PECL, CML, and LVCMOS output drivers. Research into MEMS and BAW oscillators. Applications for the oscillators were GPS (the RTC), and telecoms \u2013 system clock and clock reconstruction. Supervision of layout and test. Design done in Cadence Opus 5141, using Analog Artist, Spectre, SpectreRF, Verilog, Mathcad, Microsoft Word, and Excel. Analog and Mixed Signal Design Engineer Maxim Integrated April 2001  \u2013  November 2008  (7 years 8 months) Dallas, Texas One year designing mixed signal CMOS circuits. I2C interface, EEPROM circuits, ram circuits, rom circuits, opamps, bandgap circuits, current references, LDOs. The design was done in Cadence Opus 5141, using Verilog and Hspice simulators.  \nSix years designing low phase noise low power VCXOs, XOs and associated bias circuits, power supplies, and output drivers. Colpitts and Pierce configurations in high speed poly emitter bipolar, Dallas Semiconductor's 0.6um CMOS, TSMC's 180nm CMOS, TSMC's 65nm CMOS, 32KHz (RTC) to 250MHz with high speed LVDS, PECL, CML, and LVCMOS output drivers. Research into MEMS and BAW oscillators. Applications for the oscillators were GPS (the RTC), and telecoms \u2013 system clock and clock reconstruction. Supervision of layout and test. Design done in Cadence Opus 5141, using Analog Artist, Spectre, SpectreRF, Verilog, Mathcad, Microsoft Word, and Excel. Analog and Mixed Signal Design Engineer Dallas Semiconductor, (Acquired by Maxim) February 1997  \u2013  April 2001  (4 years 3 months) Dallas, Texas Design of low voltage (5v) mixed signal CMOS parts for low power applications such as clock circuits (RTC) and data loggers, DAC/ADC circuits, temperature sensors (delta sigma converter), bus interface circuits. The designs were done using Cadence OPUS 5141 tools, Verilog, and Hspice. Analog and Mixed Signal Design Engineer Dallas Semiconductor, (Acquired by Maxim) February 1997  \u2013  April 2001  (4 years 3 months) Dallas, Texas Design of low voltage (5v) mixed signal CMOS parts for low power applications such as clock circuits (RTC) and data loggers, DAC/ADC circuits, temperature sensors (delta sigma converter), bus interface circuits. The designs were done using Cadence OPUS 5141 tools, Verilog, and Hspice. Analog and Mixed Signal Design Engineer SGS Thompson February 1993  \u2013  December 1996  (3 years 11 months) Livonia, Michigan Design of mixed signal (power, analog, digital) integrated circuits for automotive applications. Switch mode power supplies (DC to DC converters), low drop out regulators, stepper motor drivers, dc motor drivers, using bipolar, and BCD processes with vertical and lateral power DMOS devices. Design was done using Cadence OPUS, and Spice. Analog and Mixed Signal Design Engineer SGS Thompson February 1993  \u2013  December 1996  (3 years 11 months) Livonia, Michigan Design of mixed signal (power, analog, digital) integrated circuits for automotive applications. Switch mode power supplies (DC to DC converters), low drop out regulators, stepper motor drivers, dc motor drivers, using bipolar, and BCD processes with vertical and lateral power DMOS devices. Design was done using Cadence OPUS, and Spice. Analog and Mixed Signal Design Engineer - Contract Lucas Western October 1992  \u2013  December 1992  (3 months) Jamestown, North Dakota Six months working on the design of 747-cargo aircraft cargo bay equipment for moving cargo palates. Analog and Mixed Signal Design Engineer - Contract Lucas Western October 1992  \u2013  December 1992  (3 months) Jamestown, North Dakota Six months working on the design of 747-cargo aircraft cargo bay equipment for moving cargo palates. Analog Design Engineer Hamilton Sundstrand September 1987  \u2013  July 1992  (4 years 11 months) Rockford, Illinios Three years in the research department. Design of a data acquisition pwb in an aircraft integrated drive generator, containing thin film resistors, and bipolar linear arrays (arrays designed at Micro Linear in San Jose).  \nTwo years in the product support department working on a Cessna flaps actuator (three phase induction motor) \u2013 DC to DC converter, three phase H bridge. Identified design flaws and failures while in use on aircraft, produced reports on the flaws, and proposed design changes. Analog Design Engineer Hamilton Sundstrand September 1987  \u2013  July 1992  (4 years 11 months) Rockford, Illinios Three years in the research department. Design of a data acquisition pwb in an aircraft integrated drive generator, containing thin film resistors, and bipolar linear arrays (arrays designed at Micro Linear in San Jose).  \nTwo years in the product support department working on a Cessna flaps actuator (three phase induction motor) \u2013 DC to DC converter, three phase H bridge. Identified design flaws and failures while in use on aircraft, produced reports on the flaws, and proposed design changes. Analog and SMPS Design Engineer IBM October 1984  \u2013  September 1987  (3 years) Winchester, United Kingdom Designed television tube based computer monitors. Video circuits, vertical and horizontal deflection circuits, PLLs, and switch mode power supplies - current mode SMPS, EHT generation, DC to DC converters, EMC compatibility. Analog and SMPS Design Engineer IBM October 1984  \u2013  September 1987  (3 years) Winchester, United Kingdom Designed television tube based computer monitors. Video circuits, vertical and horizontal deflection circuits, PLLs, and switch mode power supplies - current mode SMPS, EHT generation, DC to DC converters, EMC compatibility. Digital Design Engineer Marconi March 1980  \u2013  June 1984  (4 years 4 months) Portsmouth, United Kingdom One year in the test department. Three years in the design department. Eight and sixteen bit microprocessor/microcontrollers circuits \u2013 8085, 8048, 6502, 8051. Both hardware and software (assembly and basic languages). Digital Design Engineer Marconi March 1980  \u2013  June 1984  (4 years 4 months) Portsmouth, United Kingdom One year in the test department. Three years in the design department. Eight and sixteen bit microprocessor/microcontrollers circuits \u2013 8085, 8048, 6502, 8051. Both hardware and software (assembly and basic languages). Skills Low-power Design PLL Power Management RTL design Mixed Signal... Crystal Oscillators Analog and Mixed Signal... Spectre/Hspice/Berkly... Cadence virtuoso design... VerillogHDL, VerilogA,... Switched Capacitor... Delta Sigma Converters Skills  Low-power Design PLL Power Management RTL design Mixed Signal... Crystal Oscillators Analog and Mixed Signal... Spectre/Hspice/Berkly... Cadence virtuoso design... VerillogHDL, VerilogA,... Switched Capacitor... Delta Sigma Converters Low-power Design PLL Power Management RTL design Mixed Signal... Crystal Oscillators Analog and Mixed Signal... Spectre/Hspice/Berkly... Cadence virtuoso design... VerillogHDL, VerilogA,... Switched Capacitor... Delta Sigma Converters Low-power Design PLL Power Management RTL design Mixed Signal... Crystal Oscillators Analog and Mixed Signal... Spectre/Hspice/Berkly... Cadence virtuoso design... VerillogHDL, VerilogA,... Switched Capacitor... Delta Sigma Converters Education Rockford College Master of Business Administration (MBA),  Business Administration and Management , General 1989  \u2013 1993 Portsmouth University, Portsmouth, United Kingdom MS in Electrical and Electronic Engineering,  Electrical and Electronic Engineering 1981  \u2013 1984 Rockford College Master of Business Administration (MBA),  Business Administration and Management , General 1989  \u2013 1993 Rockford College Master of Business Administration (MBA),  Business Administration and Management , General 1989  \u2013 1993 Rockford College Master of Business Administration (MBA),  Business Administration and Management , General 1989  \u2013 1993 Portsmouth University, Portsmouth, United Kingdom MS in Electrical and Electronic Engineering,  Electrical and Electronic Engineering 1981  \u2013 1984 Portsmouth University, Portsmouth, United Kingdom MS in Electrical and Electronic Engineering,  Electrical and Electronic Engineering 1981  \u2013 1984 Portsmouth University, Portsmouth, United Kingdom MS in Electrical and Electronic Engineering,  Electrical and Electronic Engineering 1981  \u2013 1984 ", "Experience Mixed Signal Design Engineer Intel Corporation June 2015  \u2013 Present (3 months) Bengaluru Area, India Engineer Intern, Analog Mixed Signal Design Intel Corporation January 2015  \u2013  June 2015  (6 months) Bengaluru Area, India - As part of the Analog Mixed Signal (AMS) design group at the Custom Foundry division of Intel, worked on Front End models and QA automation for Thermal Sensor and I/O IPs  \n \n- Perl Automation of multi-port memory RTL design generation with customizable scan and design for test capabilities \n \n-Explored the full extent of RTL2GDS flow and the intermediate processes involved, essential to achieving successful customer deliverables Research Internship at Department of Optoelectronic Devices Central Electronics Engineering Research Institute (CSIR-CEERI) May 2014  \u2013  December 2014  (8 months) Pilani - Worked on design and simulation of post-silicon Gallium Nitride based transistors along with garnering elementary experience in fabrication modalities of wide band-gap semiconductors \n \n- Developed simulation prototypes for back barrier integrated Gallium Nitride based high electron mobility transistors (HEMTs) for high voltage and high frequency applications, under the guidance of Dr. -Ing. Nidhi Chaturvedi, Principal Scientist, CSIR - CEERI \n \n- Collaborated with a team focused on assessing the impact of Carbon (C) and Iron (Fe) doping of Gallium Nitride (GaN) buffer in GaN HEMTs Electrical Systems Design Intern Madras Atomic Power Station, NPCIL May 2013  \u2013  July 2013  (3 months) Chennai Area, India - Did a comprehensive analysis of the relay based motor protection schemes implicated in the plant with emphasis on assisting the electrical designing team in establishing microprocessor based logic systems for protection relays \n \n- Performed a detailed study of the Schneider Electric\u2019s MiCom series numerical relays and assisted in verification of the logic designs for processor controlled motor protection systems \n \n Mixed Signal Design Engineer Intel Corporation June 2015  \u2013 Present (3 months) Bengaluru Area, India Mixed Signal Design Engineer Intel Corporation June 2015  \u2013 Present (3 months) Bengaluru Area, India Engineer Intern, Analog Mixed Signal Design Intel Corporation January 2015  \u2013  June 2015  (6 months) Bengaluru Area, India - As part of the Analog Mixed Signal (AMS) design group at the Custom Foundry division of Intel, worked on Front End models and QA automation for Thermal Sensor and I/O IPs  \n \n- Perl Automation of multi-port memory RTL design generation with customizable scan and design for test capabilities \n \n-Explored the full extent of RTL2GDS flow and the intermediate processes involved, essential to achieving successful customer deliverables Engineer Intern, Analog Mixed Signal Design Intel Corporation January 2015  \u2013  June 2015  (6 months) Bengaluru Area, India - As part of the Analog Mixed Signal (AMS) design group at the Custom Foundry division of Intel, worked on Front End models and QA automation for Thermal Sensor and I/O IPs  \n \n- Perl Automation of multi-port memory RTL design generation with customizable scan and design for test capabilities \n \n-Explored the full extent of RTL2GDS flow and the intermediate processes involved, essential to achieving successful customer deliverables Research Internship at Department of Optoelectronic Devices Central Electronics Engineering Research Institute (CSIR-CEERI) May 2014  \u2013  December 2014  (8 months) Pilani - Worked on design and simulation of post-silicon Gallium Nitride based transistors along with garnering elementary experience in fabrication modalities of wide band-gap semiconductors \n \n- Developed simulation prototypes for back barrier integrated Gallium Nitride based high electron mobility transistors (HEMTs) for high voltage and high frequency applications, under the guidance of Dr. -Ing. Nidhi Chaturvedi, Principal Scientist, CSIR - CEERI \n \n- Collaborated with a team focused on assessing the impact of Carbon (C) and Iron (Fe) doping of Gallium Nitride (GaN) buffer in GaN HEMTs Research Internship at Department of Optoelectronic Devices Central Electronics Engineering Research Institute (CSIR-CEERI) May 2014  \u2013  December 2014  (8 months) Pilani - Worked on design and simulation of post-silicon Gallium Nitride based transistors along with garnering elementary experience in fabrication modalities of wide band-gap semiconductors \n \n- Developed simulation prototypes for back barrier integrated Gallium Nitride based high electron mobility transistors (HEMTs) for high voltage and high frequency applications, under the guidance of Dr. -Ing. Nidhi Chaturvedi, Principal Scientist, CSIR - CEERI \n \n- Collaborated with a team focused on assessing the impact of Carbon (C) and Iron (Fe) doping of Gallium Nitride (GaN) buffer in GaN HEMTs Electrical Systems Design Intern Madras Atomic Power Station, NPCIL May 2013  \u2013  July 2013  (3 months) Chennai Area, India - Did a comprehensive analysis of the relay based motor protection schemes implicated in the plant with emphasis on assisting the electrical designing team in establishing microprocessor based logic systems for protection relays \n \n- Performed a detailed study of the Schneider Electric\u2019s MiCom series numerical relays and assisted in verification of the logic designs for processor controlled motor protection systems \n \n Electrical Systems Design Intern Madras Atomic Power Station, NPCIL May 2013  \u2013  July 2013  (3 months) Chennai Area, India - Did a comprehensive analysis of the relay based motor protection schemes implicated in the plant with emphasis on assisting the electrical designing team in establishing microprocessor based logic systems for protection relays \n \n- Performed a detailed study of the Schneider Electric\u2019s MiCom series numerical relays and assisted in verification of the logic designs for processor controlled motor protection systems \n \n Languages English Full professional proficiency Hindi Native or bilingual proficiency Sanskrit Elementary proficiency English Full professional proficiency Hindi Native or bilingual proficiency Sanskrit Elementary proficiency English Full professional proficiency Hindi Native or bilingual proficiency Sanskrit Elementary proficiency Full professional proficiency Native or bilingual proficiency Elementary proficiency Skills VLSI CAD RTL Design RTL Verification Verilog Verilog-AMS NC-Verilog SystemVerilog Static Timing Analysis Functional Verification Analog Circuit Design Cadence Virtuoso Perl Perl Automation Shell Scripting TCL LTSpice C C++ Java Proteus ModelSim Silvaco ATLAS Gem5 Cache Simulator Matlab 8051 Assembly Microchip PIC Arduino Microsoft Office Programming See 14+ \u00a0 \u00a0 See less Skills  VLSI CAD RTL Design RTL Verification Verilog Verilog-AMS NC-Verilog SystemVerilog Static Timing Analysis Functional Verification Analog Circuit Design Cadence Virtuoso Perl Perl Automation Shell Scripting TCL LTSpice C C++ Java Proteus ModelSim Silvaco ATLAS Gem5 Cache Simulator Matlab 8051 Assembly Microchip PIC Arduino Microsoft Office Programming See 14+ \u00a0 \u00a0 See less VLSI CAD RTL Design RTL Verification Verilog Verilog-AMS NC-Verilog SystemVerilog Static Timing Analysis Functional Verification Analog Circuit Design Cadence Virtuoso Perl Perl Automation Shell Scripting TCL LTSpice C C++ Java Proteus ModelSim Silvaco ATLAS Gem5 Cache Simulator Matlab 8051 Assembly Microchip PIC Arduino Microsoft Office Programming See 14+ \u00a0 \u00a0 See less VLSI CAD RTL Design RTL Verification Verilog Verilog-AMS NC-Verilog SystemVerilog Static Timing Analysis Functional Verification Analog Circuit Design Cadence Virtuoso Perl Perl Automation Shell Scripting TCL LTSpice C C++ Java Proteus ModelSim Silvaco ATLAS Gem5 Cache Simulator Matlab 8051 Assembly Microchip PIC Arduino Microsoft Office Programming See 14+ \u00a0 \u00a0 See less Education Birla Institute of Technology and Science, Pilani Bachelor of Engineering (B.E.),  Electrical and Electronics Engineering 2011  \u2013 2015 Activities and Societies:\u00a0 Nirmaan Organization Modi Public School Board of Senior Secondary Education,  Physics ,  Chemistry ,  Mathematics ,  English ,  Physical Education , 87.6 % 2008  \u2013 2010 Activities and Societies:\u00a0 Elocution and Debating Team ,  Music Society St. Mary's High School Board of Secondary Education , 94.6 % 2006  \u2013 2008 Birla Institute of Technology and Science, Pilani Bachelor of Engineering (B.E.),  Electrical and Electronics Engineering 2011  \u2013 2015 Activities and Societies:\u00a0 Nirmaan Organization Birla Institute of Technology and Science, Pilani Bachelor of Engineering (B.E.),  Electrical and Electronics Engineering 2011  \u2013 2015 Activities and Societies:\u00a0 Nirmaan Organization Birla Institute of Technology and Science, Pilani Bachelor of Engineering (B.E.),  Electrical and Electronics Engineering 2011  \u2013 2015 Activities and Societies:\u00a0 Nirmaan Organization Modi Public School Board of Senior Secondary Education,  Physics ,  Chemistry ,  Mathematics ,  English ,  Physical Education , 87.6 % 2008  \u2013 2010 Activities and Societies:\u00a0 Elocution and Debating Team ,  Music Society Modi Public School Board of Senior Secondary Education,  Physics ,  Chemistry ,  Mathematics ,  English ,  Physical Education , 87.6 % 2008  \u2013 2010 Activities and Societies:\u00a0 Elocution and Debating Team ,  Music Society Modi Public School Board of Senior Secondary Education,  Physics ,  Chemistry ,  Mathematics ,  English ,  Physical Education , 87.6 % 2008  \u2013 2010 Activities and Societies:\u00a0 Elocution and Debating Team ,  Music Society St. Mary's High School Board of Secondary Education , 94.6 % 2006  \u2013 2008 St. Mary's High School Board of Secondary Education , 94.6 % 2006  \u2013 2008 St. Mary's High School Board of Secondary Education , 94.6 % 2006  \u2013 2008 Honors & Awards ", "Summary 7+ years of experience as Analog/Mixed signal design engineer Summary 7+ years of experience as Analog/Mixed signal design engineer 7+ years of experience as Analog/Mixed signal design engineer 7+ years of experience as Analog/Mixed signal design engineer Experience Senior Analog Designer Freescale Semiconductor July 2013  \u2013 Present (2 years 2 months) Austin, Texas Area Part of the Analog IP generation team that supports multiple SoC products. Analog/Mixed Signal Design Engineer Intel Corporation November 2005  \u2013  May 2013  (7 years 7 months) Fort Collins, Colorado Area Part of the Analog/Mixed Signal/Special circuits design team. Experienced in designing/analyzing and validating analog circuits for the I/O team, clock team and thermal sensor team. Worked on linear regulators, Duty Cycle Corrector, jitter detector, sigma-delta A/D. Electrical Design Engineer United Space Alliance September 2004  \u2013  September 2005  (1 year 1 month) Cape Canaveral FL Member of the SRB (Solid Rocket Booster) design engineering team working on the SRB Camera System post-Columbia accident. SRB camera system (SCS) was part of the Enhanced Launch Vehicle Imaging System (ELVIS) program. Senior Analog Designer Freescale Semiconductor July 2013  \u2013 Present (2 years 2 months) Austin, Texas Area Part of the Analog IP generation team that supports multiple SoC products. Senior Analog Designer Freescale Semiconductor July 2013  \u2013 Present (2 years 2 months) Austin, Texas Area Part of the Analog IP generation team that supports multiple SoC products. Analog/Mixed Signal Design Engineer Intel Corporation November 2005  \u2013  May 2013  (7 years 7 months) Fort Collins, Colorado Area Part of the Analog/Mixed Signal/Special circuits design team. Experienced in designing/analyzing and validating analog circuits for the I/O team, clock team and thermal sensor team. Worked on linear regulators, Duty Cycle Corrector, jitter detector, sigma-delta A/D. Analog/Mixed Signal Design Engineer Intel Corporation November 2005  \u2013  May 2013  (7 years 7 months) Fort Collins, Colorado Area Part of the Analog/Mixed Signal/Special circuits design team. Experienced in designing/analyzing and validating analog circuits for the I/O team, clock team and thermal sensor team. Worked on linear regulators, Duty Cycle Corrector, jitter detector, sigma-delta A/D. Electrical Design Engineer United Space Alliance September 2004  \u2013  September 2005  (1 year 1 month) Cape Canaveral FL Member of the SRB (Solid Rocket Booster) design engineering team working on the SRB Camera System post-Columbia accident. SRB camera system (SCS) was part of the Enhanced Launch Vehicle Imaging System (ELVIS) program. Electrical Design Engineer United Space Alliance September 2004  \u2013  September 2005  (1 year 1 month) Cape Canaveral FL Member of the SRB (Solid Rocket Booster) design engineering team working on the SRB Camera System post-Columbia accident. SRB camera system (SCS) was part of the Enhanced Launch Vehicle Imaging System (ELVIS) program. Languages English Native or bilingual proficiency Malayalam Native or bilingual proficiency English Native or bilingual proficiency Malayalam Native or bilingual proficiency English Native or bilingual proficiency Malayalam Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills VLSI CMOS Semiconductors Analog Circuit Design Mixed Signal Matlab SPICE Circuit Analysis Verilog Place & Route C++ Electrical Engineering High-speed Digital... Digital IC Design MOSFET DCC DLL Amplifiers Linear Regulators DRC LVS DFX Monte Carlo Simulation Hardware Description... Electromigration Perl Low Voltage Closed Loop See 13+ \u00a0 \u00a0 See less Skills  VLSI CMOS Semiconductors Analog Circuit Design Mixed Signal Matlab SPICE Circuit Analysis Verilog Place & Route C++ Electrical Engineering High-speed Digital... Digital IC Design MOSFET DCC DLL Amplifiers Linear Regulators DRC LVS DFX Monte Carlo Simulation Hardware Description... Electromigration Perl Low Voltage Closed Loop See 13+ \u00a0 \u00a0 See less VLSI CMOS Semiconductors Analog Circuit Design Mixed Signal Matlab SPICE Circuit Analysis Verilog Place & Route C++ Electrical Engineering High-speed Digital... Digital IC Design MOSFET DCC DLL Amplifiers Linear Regulators DRC LVS DFX Monte Carlo Simulation Hardware Description... Electromigration Perl Low Voltage Closed Loop See 13+ \u00a0 \u00a0 See less VLSI CMOS Semiconductors Analog Circuit Design Mixed Signal Matlab SPICE Circuit Analysis Verilog Place & Route C++ Electrical Engineering High-speed Digital... Digital IC Design MOSFET DCC DLL Amplifiers Linear Regulators DRC LVS DFX Monte Carlo Simulation Hardware Description... Electromigration Perl Low Voltage Closed Loop See 13+ \u00a0 \u00a0 See less Education University of Florida MSEE,  Electrical Engineering 2002  \u2013 2004 Areas of focus: Analog/Digital VLSI design, DSP University of Florida BSEE/BSCE,  Electrical and Computer Engineering 1997  \u2013 2002 St. Thomas High School University of Florida MSEE,  Electrical Engineering 2002  \u2013 2004 Areas of focus: Analog/Digital VLSI design, DSP University of Florida MSEE,  Electrical Engineering 2002  \u2013 2004 Areas of focus: Analog/Digital VLSI design, DSP University of Florida MSEE,  Electrical Engineering 2002  \u2013 2004 Areas of focus: Analog/Digital VLSI design, DSP University of Florida BSEE/BSCE,  Electrical and Computer Engineering 1997  \u2013 2002 University of Florida BSEE/BSCE,  Electrical and Computer Engineering 1997  \u2013 2002 University of Florida BSEE/BSCE,  Electrical and Computer Engineering 1997  \u2013 2002 St. Thomas High School St. Thomas High School St. Thomas High School ", "Summary QUALIFICATION PROFILE \n\u2022\tExperienced in full analog-mixed signal design flow from design through layout to testing. Analog circuit/ system design such as Amplifiers, PLL, Phase Interpolators, Clock distribution, References, Data converter, High Speed Transceiver circuits, Clock data recovery, Equalizers etc.  \n\u2022\tExperienced in all stages design verification, from Architectural development to design, layout and post-silicon debug of multi-speed, multi-gigabit serial data interface (SAS and SATA 6G/ PCIE 8G) for server CPUs.  \n\u2022\tExperienced and highly motivated in instrumentation and design of experiments in the lab for post-silicon debug and test automation, scripting.  \n\u2022\tMost part of the ASIC design flow \u2013 RTL to gds. Standard cell library design, characterization, circuit layout, and circuit modeling for EDA friendly ASIC flows. \n\u2022\tProgramming and scripting languages. Good skills in design process automation and design data analysis. C++ and Perl scripting for data analysis among HSpice, Matlab.  \n\u2022\tSignal Integrity (SI) and failure analysis.  \n\u2022\tHigh level of proficiency in device theories, model and process engineering. Summary QUALIFICATION PROFILE \n\u2022\tExperienced in full analog-mixed signal design flow from design through layout to testing. Analog circuit/ system design such as Amplifiers, PLL, Phase Interpolators, Clock distribution, References, Data converter, High Speed Transceiver circuits, Clock data recovery, Equalizers etc.  \n\u2022\tExperienced in all stages design verification, from Architectural development to design, layout and post-silicon debug of multi-speed, multi-gigabit serial data interface (SAS and SATA 6G/ PCIE 8G) for server CPUs.  \n\u2022\tExperienced and highly motivated in instrumentation and design of experiments in the lab for post-silicon debug and test automation, scripting.  \n\u2022\tMost part of the ASIC design flow \u2013 RTL to gds. Standard cell library design, characterization, circuit layout, and circuit modeling for EDA friendly ASIC flows. \n\u2022\tProgramming and scripting languages. Good skills in design process automation and design data analysis. C++ and Perl scripting for data analysis among HSpice, Matlab.  \n\u2022\tSignal Integrity (SI) and failure analysis.  \n\u2022\tHigh level of proficiency in device theories, model and process engineering. QUALIFICATION PROFILE \n\u2022\tExperienced in full analog-mixed signal design flow from design through layout to testing. Analog circuit/ system design such as Amplifiers, PLL, Phase Interpolators, Clock distribution, References, Data converter, High Speed Transceiver circuits, Clock data recovery, Equalizers etc.  \n\u2022\tExperienced in all stages design verification, from Architectural development to design, layout and post-silicon debug of multi-speed, multi-gigabit serial data interface (SAS and SATA 6G/ PCIE 8G) for server CPUs.  \n\u2022\tExperienced and highly motivated in instrumentation and design of experiments in the lab for post-silicon debug and test automation, scripting.  \n\u2022\tMost part of the ASIC design flow \u2013 RTL to gds. Standard cell library design, characterization, circuit layout, and circuit modeling for EDA friendly ASIC flows. \n\u2022\tProgramming and scripting languages. Good skills in design process automation and design data analysis. C++ and Perl scripting for data analysis among HSpice, Matlab.  \n\u2022\tSignal Integrity (SI) and failure analysis.  \n\u2022\tHigh level of proficiency in device theories, model and process engineering. QUALIFICATION PROFILE \n\u2022\tExperienced in full analog-mixed signal design flow from design through layout to testing. Analog circuit/ system design such as Amplifiers, PLL, Phase Interpolators, Clock distribution, References, Data converter, High Speed Transceiver circuits, Clock data recovery, Equalizers etc.  \n\u2022\tExperienced in all stages design verification, from Architectural development to design, layout and post-silicon debug of multi-speed, multi-gigabit serial data interface (SAS and SATA 6G/ PCIE 8G) for server CPUs.  \n\u2022\tExperienced and highly motivated in instrumentation and design of experiments in the lab for post-silicon debug and test automation, scripting.  \n\u2022\tMost part of the ASIC design flow \u2013 RTL to gds. Standard cell library design, characterization, circuit layout, and circuit modeling for EDA friendly ASIC flows. \n\u2022\tProgramming and scripting languages. Good skills in design process automation and design data analysis. C++ and Perl scripting for data analysis among HSpice, Matlab.  \n\u2022\tSignal Integrity (SI) and failure analysis.  \n\u2022\tHigh level of proficiency in device theories, model and process engineering. Experience Analog Mixed-Signal Design Engineer Intel April 2008  \u2013 Present (7 years 5 months) Chandler AZ \u2022\tAnalog Mixed-Signal Design Engineer\tIntel Corporation, Chandler, AZ April, 2008 - Present  \n \nGroup: High Speed IO (HSIO-HIP).\t \no\tDevelop architecture and circuits for multi-gigabit serial data interface (SAS, SATA 6G, PCIE 8G, Ethernet 10G).  \no\tDesign in a multi-tool environment through modeling, circuit design, optimization, simulation and characterization of high speed custom analog and mixed-signal circuits. Support tools in layout to schematic flows.  \no\tWork closely with architecture, layout, RTL, place & route, DFT groups.  \no\tArchitectural feasibility studies and research and implement latest external circuit techniques in HSIO world.  \no\tPost-Silicon validation and optimization of design to confirm operation to the specifications and support high volume manufacturing. Analog Design Engineer Intel Corporation April 2008  \u2013 Present (7 years 5 months) Design in a multi-tool environment through modeling, circuit design, optimization, simulation and characterization of high speed custom analog and mixed-signal circuits. Analog Design Engineer IntellaSys May 2006  \u2013  November 2008  (2 years 7 months) Chandler AZ \u2022\tDesign and Layout Engineer\tIntellaSys Corporation, Tempe, AZ May 2006 \u2013 Dec, 2007 \n \nGroup: Rev P, Tempe Design Center, (New Business Startup)\t \no\tDesign, optimization and layout verification of custom blocks for embedded multi-core processor. Full analog mixed-signal design flow from design through analog layout to post-silicon debug. \no\tDesign and layout of high speed and high resolution data converter (ADC/ DAC).  \no\tI/O library development, design and layout.  \no\tVerilog model of interfaces between analog circuits and Forth processor logic. \no\tAnalyzed tech & EDA tool data from foundries, analyzed STD cell & IO cell data and interpreted those data to design engineers for specific goal. Responsible for whole tape-out procedure. Analog Mixed-Signal Design Engineer Intel April 2008  \u2013 Present (7 years 5 months) Chandler AZ \u2022\tAnalog Mixed-Signal Design Engineer\tIntel Corporation, Chandler, AZ April, 2008 - Present  \n \nGroup: High Speed IO (HSIO-HIP).\t \no\tDevelop architecture and circuits for multi-gigabit serial data interface (SAS, SATA 6G, PCIE 8G, Ethernet 10G).  \no\tDesign in a multi-tool environment through modeling, circuit design, optimization, simulation and characterization of high speed custom analog and mixed-signal circuits. Support tools in layout to schematic flows.  \no\tWork closely with architecture, layout, RTL, place & route, DFT groups.  \no\tArchitectural feasibility studies and research and implement latest external circuit techniques in HSIO world.  \no\tPost-Silicon validation and optimization of design to confirm operation to the specifications and support high volume manufacturing. Analog Mixed-Signal Design Engineer Intel April 2008  \u2013 Present (7 years 5 months) Chandler AZ \u2022\tAnalog Mixed-Signal Design Engineer\tIntel Corporation, Chandler, AZ April, 2008 - Present  \n \nGroup: High Speed IO (HSIO-HIP).\t \no\tDevelop architecture and circuits for multi-gigabit serial data interface (SAS, SATA 6G, PCIE 8G, Ethernet 10G).  \no\tDesign in a multi-tool environment through modeling, circuit design, optimization, simulation and characterization of high speed custom analog and mixed-signal circuits. Support tools in layout to schematic flows.  \no\tWork closely with architecture, layout, RTL, place & route, DFT groups.  \no\tArchitectural feasibility studies and research and implement latest external circuit techniques in HSIO world.  \no\tPost-Silicon validation and optimization of design to confirm operation to the specifications and support high volume manufacturing. Analog Design Engineer Intel Corporation April 2008  \u2013 Present (7 years 5 months) Design in a multi-tool environment through modeling, circuit design, optimization, simulation and characterization of high speed custom analog and mixed-signal circuits. Analog Design Engineer Intel Corporation April 2008  \u2013 Present (7 years 5 months) Design in a multi-tool environment through modeling, circuit design, optimization, simulation and characterization of high speed custom analog and mixed-signal circuits. Analog Design Engineer IntellaSys May 2006  \u2013  November 2008  (2 years 7 months) Chandler AZ \u2022\tDesign and Layout Engineer\tIntellaSys Corporation, Tempe, AZ May 2006 \u2013 Dec, 2007 \n \nGroup: Rev P, Tempe Design Center, (New Business Startup)\t \no\tDesign, optimization and layout verification of custom blocks for embedded multi-core processor. Full analog mixed-signal design flow from design through analog layout to post-silicon debug. \no\tDesign and layout of high speed and high resolution data converter (ADC/ DAC).  \no\tI/O library development, design and layout.  \no\tVerilog model of interfaces between analog circuits and Forth processor logic. \no\tAnalyzed tech & EDA tool data from foundries, analyzed STD cell & IO cell data and interpreted those data to design engineers for specific goal. Responsible for whole tape-out procedure. Analog Design Engineer IntellaSys May 2006  \u2013  November 2008  (2 years 7 months) Chandler AZ \u2022\tDesign and Layout Engineer\tIntellaSys Corporation, Tempe, AZ May 2006 \u2013 Dec, 2007 \n \nGroup: Rev P, Tempe Design Center, (New Business Startup)\t \no\tDesign, optimization and layout verification of custom blocks for embedded multi-core processor. Full analog mixed-signal design flow from design through analog layout to post-silicon debug. \no\tDesign and layout of high speed and high resolution data converter (ADC/ DAC).  \no\tI/O library development, design and layout.  \no\tVerilog model of interfaces between analog circuits and Forth processor logic. \no\tAnalyzed tech & EDA tool data from foundries, analyzed STD cell & IO cell data and interpreted those data to design engineers for specific goal. Responsible for whole tape-out procedure. Languages Bengali Bengali Bengali Skills Computer Skills / Tools Mixed Signal IC Analog ASIC Signal Integrity Circuit Design Verilog Analog Circuit Design Functional Verification EDA PCIe DLL Debugging PLL VLSI SoC Embedded Systems Cadence Virtuoso Matlab See 5+ \u00a0 \u00a0 See less Skills  Computer Skills / Tools Mixed Signal IC Analog ASIC Signal Integrity Circuit Design Verilog Analog Circuit Design Functional Verification EDA PCIe DLL Debugging PLL VLSI SoC Embedded Systems Cadence Virtuoso Matlab See 5+ \u00a0 \u00a0 See less Computer Skills / Tools Mixed Signal IC Analog ASIC Signal Integrity Circuit Design Verilog Analog Circuit Design Functional Verification EDA PCIe DLL Debugging PLL VLSI SoC Embedded Systems Cadence Virtuoso Matlab See 5+ \u00a0 \u00a0 See less Computer Skills / Tools Mixed Signal IC Analog ASIC Signal Integrity Circuit Design Verilog Analog Circuit Design Functional Verification EDA PCIe DLL Debugging PLL VLSI SoC Embedded Systems Cadence Virtuoso Matlab See 5+ \u00a0 \u00a0 See less Education Arizona State University Master's degree (MSEE),  Electrical and Electronics Engineering 2001  \u2013 2003 Bangladesh University of Engineering and Tech Bachelor's degree,  Electrical and Electronics Engineering 1995  \u2013 2000 Arizona State University Master's degree (MSEE),  Electrical and Electronics Engineering 2001  \u2013 2003 Arizona State University Master's degree (MSEE),  Electrical and Electronics Engineering 2001  \u2013 2003 Arizona State University Master's degree (MSEE),  Electrical and Electronics Engineering 2001  \u2013 2003 Bangladesh University of Engineering and Tech Bachelor's degree,  Electrical and Electronics Engineering 1995  \u2013 2000 Bangladesh University of Engineering and Tech Bachelor's degree,  Electrical and Electronics Engineering 1995  \u2013 2000 Bangladesh University of Engineering and Tech Bachelor's degree,  Electrical and Electronics Engineering 1995  \u2013 2000 ", "Experience Staff Analog/Mixed-Signal Design Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Hillsboro, Oregon, USA High-speed & low-power wireline transceivers design for SerDes/PCIe applications \nIO Circuit Technology, Advanced Design Group, LTD, Intel Corp. Staff Analog/Mixed-Signal Design Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Hillsboro, Oregon, USA High-speed & low-power wireline transceivers design for SerDes/PCIe applications \nIO Circuit Technology, Advanced Design Group, LTD, Intel Corp. Staff Analog/Mixed-Signal Design Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Hillsboro, Oregon, USA High-speed & low-power wireline transceivers design for SerDes/PCIe applications \nIO Circuit Technology, Advanced Design Group, LTD, Intel Corp. Languages English Korean Native or bilingual proficiency English Korean Native or bilingual proficiency English Korean Native or bilingual proficiency Native or bilingual proficiency Skills Analog Circuit Design RF Circuit Design Digital VLSI Design High speed wireline... ASIC Analog IC Skills  Analog Circuit Design RF Circuit Design Digital VLSI Design High speed wireline... ASIC Analog IC Analog Circuit Design RF Circuit Design Digital VLSI Design High speed wireline... ASIC Analog IC Analog Circuit Design RF Circuit Design Digital VLSI Design High speed wireline... ASIC Analog IC Education Georgia Institute of Technology Ph. D.,  Electrical & Computer Engineering 2005  \u2013 2011 Georgia Institute of Technology M.S.,  Electrical & Computer Engineering 2005  \u2013 2007 Hanyang University B.S.,  Electrical & Computer Engineering 1998  \u2013 2005 Georgia Institute of Technology Ph. D.,  Electrical & Computer Engineering 2005  \u2013 2011 Georgia Institute of Technology Ph. D.,  Electrical & Computer Engineering 2005  \u2013 2011 Georgia Institute of Technology Ph. D.,  Electrical & Computer Engineering 2005  \u2013 2011 Georgia Institute of Technology M.S.,  Electrical & Computer Engineering 2005  \u2013 2007 Georgia Institute of Technology M.S.,  Electrical & Computer Engineering 2005  \u2013 2007 Georgia Institute of Technology M.S.,  Electrical & Computer Engineering 2005  \u2013 2007 Hanyang University B.S.,  Electrical & Computer Engineering 1998  \u2013 2005 Hanyang University B.S.,  Electrical & Computer Engineering 1998  \u2013 2005 Hanyang University B.S.,  Electrical & Computer Engineering 1998  \u2013 2005 ", "Languages French French French Skills Mixed Signal ASIC CMOS Analog Circuit Design SoC Analog IC Integrated Circuit... Semiconductors RTL design DFT EDA Power Management VLSI Physical Design Low-power Design Cadence Sensors FPGA Cadence Virtuoso Hardware Architecture Digital Signal... See 7+ \u00a0 \u00a0 See less Skills  Mixed Signal ASIC CMOS Analog Circuit Design SoC Analog IC Integrated Circuit... Semiconductors RTL design DFT EDA Power Management VLSI Physical Design Low-power Design Cadence Sensors FPGA Cadence Virtuoso Hardware Architecture Digital Signal... See 7+ \u00a0 \u00a0 See less Mixed Signal ASIC CMOS Analog Circuit Design SoC Analog IC Integrated Circuit... Semiconductors RTL design DFT EDA Power Management VLSI Physical Design Low-power Design Cadence Sensors FPGA Cadence Virtuoso Hardware Architecture Digital Signal... See 7+ \u00a0 \u00a0 See less Mixed Signal ASIC CMOS Analog Circuit Design SoC Analog IC Integrated Circuit... Semiconductors RTL design DFT EDA Power Management VLSI Physical Design Low-power Design Cadence Sensors FPGA Cadence Virtuoso Hardware Architecture Digital Signal... See 7+ \u00a0 \u00a0 See less Honors & Awards "]}