$date
  Fri Jan 21 13:26:58 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module adder_tb $end
$var reg 32 ! a[31:0] $end
$var reg 32 " b[31:0] $end
$var reg 32 # y[31:0] $end
$scope module uut $end
$var reg 32 $ a[31:0] $end
$var reg 32 % b[31:0] $end
$var reg 32 & y[31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00010000000000000000000000000000 !
b00000000000000000000000000000001 "
b00010000000000000000000000000001 #
b00010000000000000000000000000000 $
b00000000000000000000000000000001 %
b00010000000000000000000000000001 &
#10000000
b00010000000000000001000000000000 !
b00000000000100000000000000000001 "
b00010000000100000001000000000001 #
b00010000000000000001000000000000 $
b00000000000100000000000000000001 %
b00010000000100000001000000000001 &
#20000000
