Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May 11 20:20:01 2022
| Host         : LAPTOP-R2BS8VQP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file iotop_control_sets_placed.rpt
| Design       : iotop
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|     12 |            2 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             250 |          105 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              12 |            4 |
| Yes          | No                    | Yes                    |              28 |           10 |
| Yes          | Yes                   | No                     |              14 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------+-------------------+------------------+----------------+
|     Clock Signal     |         Enable Signal        |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+------------------------------+-------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | BTNR_IBUF                    | BTNC_IBUF         |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | BTNL_IBUF                    | mips/dp/r2M/SR[0] |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | dmd/IO/led[11]_i_1_n_0       |                   |                4 |             12 |
|  CLK100MHZ_IBUF_BUFG | mips/dp/r2M/E[0]             | BTNC_IBUF         |                2 |             12 |
|  CLK100MHZ_IBUF_BUFG | mips/dp/r2D/q[29]_i_1__3_n_0 | BTNC_IBUF         |               10 |             28 |
| ~CLK100MHZ_IBUF_BUFG | mips/c/regW/q_reg[1]_0[0]    |                   |               12 |             96 |
|  CLK100MHZ_IBUF_BUFG | mips/c/regM/we               |                   |               32 |            128 |
|  CLK100MHZ_IBUF_BUFG |                              | BTNC_IBUF         |              105 |            250 |
+----------------------+------------------------------+-------------------+------------------+----------------+


