//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-20732876
// Cuda compilation tools, release 8.0, V8.0.26
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_20
.address_size 64

	// .globl	run

.visible .entry run(
	.param .u32 run_param_0,
	.param .u64 run_param_1,
	.param .u32 run_param_2,
	.param .u32 run_param_3,
	.param .u32 run_param_4,
	.param .u32 run_param_5,
	.param .u64 run_param_6,
	.param .u32 run_param_7,
	.param .u32 run_param_8,
	.param .u32 run_param_9,
	.param .u64 run_param_10,
	.param .u32 run_param_11
)
{
	.reg .pred 	%p<32>;
	.reg .b16 	%rs<6>;
	.reg .b32 	%r<151>;
	.reg .f64 	%fd<32>;
	.reg .b64 	%rd<40>;


	ld.param.u32 	%r47, [run_param_0];
	ld.param.u64 	%rd12, [run_param_1];
	ld.param.u32 	%r48, [run_param_3];
	ld.param.u32 	%r49, [run_param_4];
	ld.param.u32 	%r50, [run_param_5];
	ld.param.u64 	%rd13, [run_param_6];
	ld.param.u32 	%r51, [run_param_8];
	ld.param.u32 	%r52, [run_param_9];
	ld.param.u64 	%rd14, [run_param_10];
	mov.u32 	%r53, %ntid.x;
	mov.u32 	%r54, %ctaid.x;
	mov.u32 	%r55, %tid.x;
	mad.lo.s32 	%r56, %r53, %r54, %r55;
	setp.ge.s32	%p3, %r56, %r47;
	@%p3 bra 	BB0_27;

	shr.u32 	%r58, %r50, 31;
	add.s32 	%r59, %r50, %r58;
	shr.s32 	%r1, %r59, 1;
	mov.u32 	%r132, 0;
	cvta.to.global.u64 	%rd15, %rd13;
	mov.u32 	%r133, %r56;

BB0_2:
	mov.u32 	%r4, %r133;
	mov.u32 	%r63, %nctaid.x;
	mul.lo.s32 	%r67, %r63, %r53;
	mul.lo.s32 	%r68, %r67, %r49;
	mul.lo.s32 	%r5, %r68, %r48;
	mul.lo.s32 	%r70, %r49, %r48;
	mul.lo.s32 	%r6, %r70, %r56;
	mul.wide.s32 	%rd16, %r4, 4;
	add.s64 	%rd1, %rd15, %rd16;
	ld.global.u32 	%r142, [%rd1];
	setp.ne.s32	%p4, %r142, 0;
	@%p4 bra 	BB0_13;

	add.s32 	%r73, %r4, 1;
	mul.lo.s32 	%r134, %r4, %r70;
	mul.lo.s32 	%r75, %r73, %r70;
	mad.lo.s32 	%r76, %r5, %r132, %r6;
	cvta.to.global.u64 	%rd17, %rd12;
	mul.wide.s32 	%rd18, %r76, 4;
	add.s64 	%rd37, %rd17, %rd18;
	mov.f64 	%fd26, 0d0000000000000000;
	mov.u32 	%r138, 0;
	mov.f64 	%fd27, %fd26;
	mov.u32 	%r139, %r138;
	setp.ge.s32	%p5, %r134, %r75;
	@%p5 bra 	BB0_7;

BB0_4:
	mov.f64 	%fd23, %fd27;
	mov.f64 	%fd28, %fd23;
	mov.u32 	%r135, %r139;
	mov.u32 	%r140, %r135;
	ld.global.u32 	%r11, [%rd37];
	setp.lt.s32	%p6, %r11, 1;
	@%p6 bra 	BB0_6;

	cvt.rn.f64.s32	%fd12, %r11;
	add.f64 	%fd28, %fd28, %fd12;
	add.s32 	%r140, %r140, 1;

BB0_6:
	mov.f64 	%fd27, %fd28;
	mov.u32 	%r139, %r140;
	add.s64 	%rd37, %rd37, 4;
	add.s32 	%r134, %r134, 1;
	setp.lt.s32	%p7, %r134, %r75;
	mov.u32 	%r138, %r139;
	mov.f64 	%fd26, %fd27;
	@%p7 bra 	BB0_4;

BB0_7:
	setp.gt.s32	%p8, %r138, 0;
	@%p8 bra 	BB0_9;
	bra.uni 	BB0_8;

BB0_9:
	mul.lo.s32 	%r141, %r4, %r70;
	cvt.rn.f64.s32	%fd5, %r138;
	div.rn.f64 	%fd6, %fd26, %fd5;
	add.s64 	%rd38, %rd17, %rd18;
	mov.f64 	%fd30, 0d0000000000000000;
	mov.f64 	%fd31, %fd30;
	setp.ge.s32	%p9, %r141, %r75;
	@%p9 bra 	BB0_11;

BB0_10:
	ld.global.u32 	%r84, [%rd38];
	cvt.rn.f64.s32	%fd15, %r84;
	sub.f64 	%fd16, %fd15, %fd6;
	fma.rn.f64 	%fd31, %fd16, %fd16, %fd31;
	add.s64 	%rd38, %rd38, 4;
	add.s32 	%r141, %r141, 1;
	setp.lt.s32	%p10, %r141, %r75;
	mov.f64 	%fd30, %fd31;
	@%p10 bra 	BB0_10;

BB0_11:
	div.rn.f64 	%fd17, %fd30, %fd5;
	sqrt.rn.f64 	%fd18, %fd17;
	mul.f64 	%fd19, %fd18, 0d4008000000000000;
	fma.rn.f64 	%fd20, %fd6, 0d4000000000000000, %fd19;
	cvt.rzi.s32.f64	%r142, %fd20;
	bra.uni 	BB0_12;

BB0_8:
	mov.u32 	%r142, 64000;

BB0_12:
	st.global.u32 	[%rd1], %r142;

BB0_13:
	cvt.rn.f64.s32	%fd21, %r142;
	mul.f64 	%fd22, %fd21, 0d3FD3333333333333;
	cvt.rzi.s32.f64	%r22, %fd22;
	mad.lo.s32 	%r85, %r4, %r70, %r1;
	mul.lo.s32 	%r24, %r1, %r48;
	add.s32 	%r144, %r85, %r24;
	add.s32 	%r26, %r4, 1;
	mul.lo.s32 	%r27, %r26, %r52;
	mul.lo.s32 	%r143, %r4, %r52;
	mad.lo.s32 	%r89, %r53, %r54, %r55;
	mul.lo.s32 	%r92, %r67, %r52;
	mul.lo.s32 	%r93, %r92, %r132;
	mad.lo.s32 	%r94, %r52, %r89, %r93;
	cvta.to.global.u64 	%rd21, %rd14;
	mul.wide.s32 	%rd22, %r94, 4;
	add.s64 	%rd39, %rd21, %rd22;
	setp.ge.s32	%p11, %r143, %r27;
	@%p11 bra 	BB0_15;

BB0_14:
	mov.u32 	%r95, 0;
	st.global.u32 	[%rd39], %r95;
	add.s64 	%rd39, %rd39, 4;
	add.s32 	%r143, %r143, 1;
	setp.lt.s32	%p12, %r143, %r27;
	@%p12 bra 	BB0_14;

BB0_15:
	mul.lo.s32 	%r97, %r26, %r70;
	sub.s32 	%r98, %r97, %r24;
	mov.u32 	%r145, 0;
	setp.ge.s32	%p13, %r144, %r98;
	@%p13 bra 	BB0_26;

BB0_16:
	cvta.to.global.u64 	%rd23, %rd12;
	mul.wide.s32 	%rd24, %r144, 4;
	add.s64 	%rd11, %rd23, %rd24;
	ld.global.u32 	%r99, [%rd1];
	ld.global.u32 	%r33, [%rd11];
	setp.le.s32	%p14, %r33, %r99;
	@%p14 bra 	BB0_25;

	add.s32 	%r103, %r48, 1;
	mul.lo.s32 	%r104, %r1, %r103;
	sub.s32 	%r147, %r144, %r104;
	add.s32 	%r105, %r144, %r104;
	setp.gt.s32	%p16, %r147, %r105;
	mov.u32 	%r150, 0;
	mov.u16 	%rs5, 1;
	mov.u32 	%r146, %r150;
	mov.u32 	%r149, %r150;
	mov.pred 	%p31, -1;
	@%p16 bra 	BB0_19;

BB0_18:
	mul.wide.s32 	%rd26, %r147, 4;
	add.s64 	%rd27, %rd23, %rd26;
	ld.global.u32 	%r106, [%rd27];
	setp.gt.s32	%p17, %r106, %r33;
	selp.b16	%rs5, 0, %rs5, %p17;
	and.b16  	%rs4, %rs5, 255;
	setp.gt.s32	%p18, %r106, 0;
	selp.u32	%r107, 1, 0, %p18;
	add.s32 	%r150, %r107, %r150;
	add.s32 	%r108, %r146, 1;
	setp.eq.s32	%p19, %r108, %r50;
	sub.s32 	%r109, %r48, %r50;
	selp.b32	%r110, %r109, 0, %p19;
	add.s32 	%r111, %r147, %r110;
	add.s32 	%r147, %r111, 1;
	selp.b32	%r146, 0, %r108, %p19;
	mad.lo.s32 	%r113, %r1, %r103, %r144;
	setp.le.s32	%p20, %r147, %r113;
	setp.ne.s16	%p31, %rs4, 0;
	and.pred  	%p21, %p20, %p31;
	mov.u32 	%r149, %r150;
	@%p21 bra 	BB0_18;

BB0_19:
	setp.ge.s32	%p22, %r149, %r51;
	and.pred  	%p23, %p31, %p22;
	@!%p23 bra 	BB0_25;
	bra.uni 	BB0_20;

BB0_20:
	ld.global.u32 	%r114, [%rd11+4];
	setp.le.s32	%p24, %r114, %r22;
	@%p24 bra 	BB0_25;

	ld.global.u32 	%r115, [%rd11+-4];
	setp.le.s32	%p25, %r115, %r22;
	@%p25 bra 	BB0_25;

	add.s32 	%r116, %r144, %r48;
	mul.wide.s32 	%rd29, %r116, 4;
	add.s64 	%rd30, %rd23, %rd29;
	ld.global.u32 	%r117, [%rd30];
	setp.le.s32	%p26, %r117, %r22;
	@%p26 bra 	BB0_25;

	sub.s32 	%r118, %r144, %r48;
	mul.wide.s32 	%rd32, %r118, 4;
	add.s64 	%rd33, %rd23, %rd32;
	ld.global.u32 	%r119, [%rd33];
	setp.le.s32	%p27, %r119, %r22;
	@%p27 bra 	BB0_25;

	mad.lo.s32 	%r120, %r4, %r52, %r145;
	mul.wide.s32 	%rd35, %r120, 4;
	add.s64 	%rd36, %rd21, %rd35;
	st.global.u32 	[%rd36], %r144;
	add.s32 	%r145, %r145, 1;

BB0_25:
	add.s32 	%r121, %r144, 1;
	rem.s32 	%r122, %r121, %r48;
	sub.s32 	%r123, %r48, %r1;
	setp.eq.s32	%p28, %r122, %r123;
	add.s32 	%r124, %r144, %r50;
	selp.b32	%r144, %r124, %r121, %p28;
	setp.lt.s32	%p29, %r144, %r98;
	@%p29 bra 	BB0_16;

BB0_26:
	mad.lo.s32 	%r45, %r63, %r53, %r4;
	setp.lt.s32	%p30, %r45, %r47;
	add.s32 	%r132, %r132, 1;
	mov.u32 	%r133, %r45;
	@%p30 bra 	BB0_2;

BB0_27:
	ret;
}


