module demux1_4(output y0,y1,y2,y3, input a,s1,s0);
assign y0= (~s1 & ~s0 & a);
assign y1= (~s1 & s0 & a);
assign y2= (s1 & ~s0 & a);
assign y3= (s1 & s0 & a);
endmodule
