* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Mar 21 2023 19:36:35

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : n14_adj_131_cascade_
T_9_18_wire_logic_cluster/lc_0/ltout
T_9_18_wire_logic_cluster/lc_1/in_2

End 

Net : sincronismo.n1006_cascade_
T_9_18_wire_logic_cluster/lc_1/ltout
T_9_18_wire_logic_cluster/lc_2/in_2

End 

Net : sincronismo.columna_0
T_7_18_wire_logic_cluster/lc_0/out
T_7_17_lc_trk_g0_0
T_7_17_wire_logic_cluster/lc_0/in_0

T_7_18_wire_logic_cluster/lc_0/out
T_7_18_lc_trk_g3_0
T_7_18_wire_logic_cluster/lc_0/in_1

T_7_18_wire_logic_cluster/lc_0/out
T_7_14_sp12_v_t_23
T_7_20_lc_trk_g2_4
T_7_20_input_2_2
T_7_20_wire_logic_cluster/lc_2/in_2

End 

Net : n1809
T_7_17_wire_logic_cluster/lc_0/out
T_7_14_sp4_v_t_40
T_8_18_sp4_h_l_5
T_9_18_lc_trk_g2_5
T_9_18_wire_logic_cluster/lc_0/in_3

End 

Net : sincronismo.n1033
T_9_18_wire_logic_cluster/lc_2/out
T_10_17_sp4_v_t_37
T_11_17_sp4_h_l_5
T_10_17_lc_trk_g1_5
T_10_17_wire_logic_cluster/lc_5/s_r

T_9_18_wire_logic_cluster/lc_2/out
T_10_17_sp4_v_t_37
T_11_17_sp4_h_l_5
T_10_17_lc_trk_g1_5
T_10_17_wire_logic_cluster/lc_5/s_r

T_9_18_wire_logic_cluster/lc_2/out
T_10_17_sp4_v_t_37
T_11_17_sp4_h_l_5
T_10_17_lc_trk_g1_5
T_10_17_wire_logic_cluster/lc_5/s_r

T_9_18_wire_logic_cluster/lc_2/out
T_10_17_sp4_v_t_37
T_11_17_sp4_h_l_5
T_10_17_lc_trk_g1_5
T_10_17_wire_logic_cluster/lc_5/s_r

T_9_18_wire_logic_cluster/lc_2/out
T_10_17_sp4_v_t_37
T_11_17_sp4_h_l_5
T_10_17_lc_trk_g1_5
T_10_17_wire_logic_cluster/lc_5/s_r

T_9_18_wire_logic_cluster/lc_2/out
T_10_17_sp4_v_t_37
T_11_17_sp4_h_l_5
T_10_17_lc_trk_g1_5
T_10_17_wire_logic_cluster/lc_5/s_r

T_9_18_wire_logic_cluster/lc_2/out
T_10_17_sp4_v_t_37
T_11_17_sp4_h_l_5
T_10_17_lc_trk_g1_5
T_10_17_wire_logic_cluster/lc_5/s_r

T_9_18_wire_logic_cluster/lc_2/out
T_10_17_sp4_v_t_37
T_11_17_sp4_h_l_5
T_10_17_lc_trk_g1_5
T_10_17_wire_logic_cluster/lc_5/s_r

T_9_18_wire_logic_cluster/lc_2/out
T_10_17_sp4_v_t_37
T_10_18_lc_trk_g3_5
T_10_18_wire_logic_cluster/lc_5/s_r

T_9_18_wire_logic_cluster/lc_2/out
T_10_17_sp4_v_t_37
T_10_18_lc_trk_g3_5
T_10_18_wire_logic_cluster/lc_5/s_r

End 

Net : sincronismo.n1006
T_9_18_wire_logic_cluster/lc_1/out
T_10_16_sp4_v_t_46
T_10_20_sp4_v_t_42
T_10_16_sp4_v_t_42
T_10_17_lc_trk_g2_2
T_10_17_wire_logic_cluster/lc_5/cen

T_9_18_wire_logic_cluster/lc_1/out
T_10_16_sp4_v_t_46
T_10_20_sp4_v_t_42
T_10_16_sp4_v_t_42
T_10_17_lc_trk_g2_2
T_10_17_wire_logic_cluster/lc_5/cen

T_9_18_wire_logic_cluster/lc_1/out
T_10_16_sp4_v_t_46
T_10_20_sp4_v_t_42
T_10_16_sp4_v_t_42
T_10_17_lc_trk_g2_2
T_10_17_wire_logic_cluster/lc_5/cen

T_9_18_wire_logic_cluster/lc_1/out
T_10_16_sp4_v_t_46
T_10_20_sp4_v_t_42
T_10_16_sp4_v_t_42
T_10_17_lc_trk_g2_2
T_10_17_wire_logic_cluster/lc_5/cen

T_9_18_wire_logic_cluster/lc_1/out
T_10_16_sp4_v_t_46
T_10_20_sp4_v_t_42
T_10_16_sp4_v_t_42
T_10_17_lc_trk_g2_2
T_10_17_wire_logic_cluster/lc_5/cen

T_9_18_wire_logic_cluster/lc_1/out
T_10_16_sp4_v_t_46
T_10_20_sp4_v_t_42
T_10_16_sp4_v_t_42
T_10_17_lc_trk_g2_2
T_10_17_wire_logic_cluster/lc_5/cen

T_9_18_wire_logic_cluster/lc_1/out
T_10_16_sp4_v_t_46
T_10_20_sp4_v_t_42
T_10_16_sp4_v_t_42
T_10_17_lc_trk_g2_2
T_10_17_wire_logic_cluster/lc_5/cen

T_9_18_wire_logic_cluster/lc_1/out
T_10_16_sp4_v_t_46
T_10_20_sp4_v_t_42
T_10_16_sp4_v_t_42
T_10_17_lc_trk_g2_2
T_10_17_wire_logic_cluster/lc_5/cen

T_9_18_wire_logic_cluster/lc_1/out
T_9_18_sp4_h_l_7
T_8_18_sp4_v_t_36
T_7_19_lc_trk_g2_4
T_7_19_wire_logic_cluster/lc_5/s_r

T_9_18_wire_logic_cluster/lc_1/out
T_9_18_sp4_h_l_7
T_8_18_sp4_v_t_36
T_7_19_lc_trk_g2_4
T_7_19_wire_logic_cluster/lc_5/s_r

T_9_18_wire_logic_cluster/lc_1/out
T_10_18_sp4_h_l_2
T_6_18_sp4_h_l_5
T_7_18_lc_trk_g3_5
T_7_18_wire_logic_cluster/lc_5/s_r

T_9_18_wire_logic_cluster/lc_1/out
T_10_18_sp4_h_l_2
T_6_18_sp4_h_l_5
T_7_18_lc_trk_g3_5
T_7_18_wire_logic_cluster/lc_5/s_r

T_9_18_wire_logic_cluster/lc_1/out
T_10_18_sp4_h_l_2
T_6_18_sp4_h_l_5
T_7_18_lc_trk_g3_5
T_7_18_wire_logic_cluster/lc_5/s_r

T_9_18_wire_logic_cluster/lc_1/out
T_10_18_sp4_h_l_2
T_6_18_sp4_h_l_5
T_7_18_lc_trk_g3_5
T_7_18_wire_logic_cluster/lc_5/s_r

T_9_18_wire_logic_cluster/lc_1/out
T_10_18_sp4_h_l_2
T_6_18_sp4_h_l_5
T_7_18_lc_trk_g3_5
T_7_18_wire_logic_cluster/lc_5/s_r

T_9_18_wire_logic_cluster/lc_1/out
T_10_18_sp4_h_l_2
T_6_18_sp4_h_l_5
T_7_18_lc_trk_g3_5
T_7_18_wire_logic_cluster/lc_5/s_r

T_9_18_wire_logic_cluster/lc_1/out
T_10_18_sp4_h_l_2
T_6_18_sp4_h_l_5
T_7_18_lc_trk_g3_5
T_7_18_wire_logic_cluster/lc_5/s_r

T_9_18_wire_logic_cluster/lc_1/out
T_10_18_sp4_h_l_2
T_6_18_sp4_h_l_5
T_7_18_lc_trk_g3_5
T_7_18_wire_logic_cluster/lc_5/s_r

T_9_18_wire_logic_cluster/lc_1/out
T_10_16_sp4_v_t_46
T_10_18_lc_trk_g3_3
T_10_18_wire_logic_cluster/lc_0/cen

T_9_18_wire_logic_cluster/lc_1/out
T_10_16_sp4_v_t_46
T_10_18_lc_trk_g3_3
T_10_18_wire_logic_cluster/lc_0/cen

End 

Net : sincronismo.columna_2
T_7_18_wire_logic_cluster/lc_2/out
T_7_17_lc_trk_g1_2
T_7_17_wire_logic_cluster/lc_0/in_1

T_7_18_wire_logic_cluster/lc_2/out
T_7_18_lc_trk_g1_2
T_7_18_wire_logic_cluster/lc_2/in_1

T_7_18_wire_logic_cluster/lc_2/out
T_7_17_sp4_v_t_36
T_7_20_lc_trk_g1_4
T_7_20_wire_logic_cluster/lc_2/in_3

End 

Net : sincronismo.columna_1
T_7_18_wire_logic_cluster/lc_1/out
T_7_17_lc_trk_g1_1
T_7_17_input_2_0
T_7_17_wire_logic_cluster/lc_0/in_2

T_7_18_wire_logic_cluster/lc_1/out
T_7_18_lc_trk_g3_1
T_7_18_wire_logic_cluster/lc_1/in_1

T_7_18_wire_logic_cluster/lc_1/out
T_7_16_sp4_v_t_47
T_7_20_lc_trk_g0_2
T_7_20_wire_logic_cluster/lc_2/in_0

End 

Net : columna_4
T_7_18_wire_logic_cluster/lc_4/out
T_8_18_sp4_h_l_8
T_9_18_lc_trk_g3_0
T_9_18_wire_logic_cluster/lc_4/in_3

T_7_18_wire_logic_cluster/lc_4/out
T_7_18_lc_trk_g3_4
T_7_18_wire_logic_cluster/lc_4/in_1

T_7_18_wire_logic_cluster/lc_4/out
T_7_17_sp4_v_t_40
T_7_20_lc_trk_g0_0
T_7_20_wire_logic_cluster/lc_3/in_1

T_7_18_wire_logic_cluster/lc_4/out
T_8_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_18_lc_trk_g1_4
T_11_18_wire_logic_cluster/lc_2/in_3

T_7_18_wire_logic_cluster/lc_4/out
T_8_18_sp4_h_l_8
T_11_18_sp4_v_t_45
T_10_19_lc_trk_g3_5
T_10_19_wire_logic_cluster/lc_6/in_0

T_7_18_wire_logic_cluster/lc_4/out
T_8_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_12_18_lc_trk_g1_1
T_12_18_wire_logic_cluster/lc_1/in_3

T_7_18_wire_logic_cluster/lc_4/out
T_8_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_12_18_lc_trk_g1_1
T_12_18_wire_logic_cluster/lc_7/in_3

T_7_18_wire_logic_cluster/lc_4/out
T_8_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_12_18_lc_trk_g1_1
T_12_18_wire_logic_cluster/lc_6/in_0

T_7_18_wire_logic_cluster/lc_4/out
T_8_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_18_sp4_v_t_41
T_10_20_lc_trk_g1_4
T_10_20_wire_logic_cluster/lc_5/in_0

T_7_18_wire_logic_cluster/lc_4/out
T_8_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_18_sp4_v_t_41
T_11_19_lc_trk_g2_1
T_11_19_wire_logic_cluster/lc_4/in_3

T_7_18_wire_logic_cluster/lc_4/out
T_8_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_18_sp4_v_t_41
T_10_20_lc_trk_g1_4
T_10_20_wire_logic_cluster/lc_1/in_0

T_7_18_wire_logic_cluster/lc_4/out
T_8_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_18_sp4_v_t_41
T_11_19_lc_trk_g2_1
T_11_19_wire_logic_cluster/lc_1/in_0

T_7_18_wire_logic_cluster/lc_4/out
T_6_18_sp4_h_l_0
T_10_18_sp4_h_l_3
T_13_18_sp4_v_t_45
T_12_19_lc_trk_g3_5
T_12_19_wire_logic_cluster/lc_5/in_3

T_7_18_wire_logic_cluster/lc_4/out
T_6_18_sp4_h_l_0
T_10_18_sp4_h_l_3
T_13_14_sp4_v_t_38
T_12_17_lc_trk_g2_6
T_12_17_wire_logic_cluster/lc_3/in_3

T_7_18_wire_logic_cluster/lc_4/out
T_8_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_18_sp4_v_t_41
T_10_21_lc_trk_g3_1
T_10_21_wire_logic_cluster/lc_3/in_3

T_7_18_wire_logic_cluster/lc_4/out
T_6_18_sp4_h_l_0
T_10_18_sp4_h_l_3
T_13_14_sp4_v_t_38
T_12_17_lc_trk_g2_6
T_12_17_wire_logic_cluster/lc_1/in_3

T_7_18_wire_logic_cluster/lc_4/out
T_8_18_sp4_h_l_8
T_11_18_sp4_v_t_45
T_11_20_lc_trk_g3_0
T_11_20_wire_logic_cluster/lc_7/in_0

T_7_18_wire_logic_cluster/lc_4/out
T_6_18_sp4_h_l_0
T_10_18_sp4_h_l_3
T_13_14_sp4_v_t_38
T_12_17_lc_trk_g2_6
T_12_17_wire_logic_cluster/lc_7/in_3

T_7_18_wire_logic_cluster/lc_4/out
T_6_18_sp4_h_l_0
T_10_18_sp4_h_l_3
T_13_18_sp4_v_t_45
T_12_20_lc_trk_g0_3
T_12_20_wire_logic_cluster/lc_2/in_3

T_7_18_wire_logic_cluster/lc_4/out
T_8_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_18_sp4_v_t_41
T_11_21_lc_trk_g1_1
T_11_21_wire_logic_cluster/lc_2/in_0

T_7_18_wire_logic_cluster/lc_4/out
T_6_18_sp4_h_l_0
T_10_18_sp4_h_l_3
T_13_18_sp4_v_t_45
T_12_20_lc_trk_g0_3
T_12_20_wire_logic_cluster/lc_4/in_3

T_7_18_wire_logic_cluster/lc_4/out
T_6_18_sp4_h_l_0
T_10_18_sp4_h_l_3
T_13_18_sp4_v_t_45
T_13_19_lc_trk_g2_5
T_13_19_wire_logic_cluster/lc_0/in_3

T_7_18_wire_logic_cluster/lc_4/out
T_6_18_sp4_h_l_0
T_10_18_sp4_h_l_3
T_13_14_sp4_v_t_44
T_13_17_lc_trk_g1_4
T_13_17_wire_logic_cluster/lc_2/in_3

T_7_18_wire_logic_cluster/lc_4/out
T_8_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_18_sp4_v_t_41
T_11_21_lc_trk_g1_1
T_11_21_wire_logic_cluster/lc_3/in_3

T_7_18_wire_logic_cluster/lc_4/out
T_6_18_sp4_h_l_0
T_10_18_sp4_h_l_3
T_13_18_sp4_v_t_45
T_13_19_lc_trk_g2_5
T_13_19_wire_logic_cluster/lc_6/in_3

T_7_18_wire_logic_cluster/lc_4/out
T_6_18_sp4_h_l_0
T_10_18_sp4_h_l_3
T_13_18_sp4_v_t_45
T_12_20_lc_trk_g0_3
T_12_20_wire_logic_cluster/lc_1/in_0

T_7_18_wire_logic_cluster/lc_4/out
T_6_18_sp4_h_l_0
T_10_18_sp4_h_l_3
T_13_14_sp4_v_t_44
T_13_17_lc_trk_g1_4
T_13_17_wire_logic_cluster/lc_7/in_0

T_7_18_wire_logic_cluster/lc_4/out
T_6_18_sp4_h_l_0
T_10_18_sp4_h_l_3
T_13_18_sp4_v_t_45
T_12_20_lc_trk_g0_3
T_12_20_wire_logic_cluster/lc_6/in_3

T_7_18_wire_logic_cluster/lc_4/out
T_8_18_sp4_h_l_8
T_12_18_sp4_h_l_4
T_11_18_sp4_v_t_41
T_11_21_lc_trk_g1_1
T_11_21_wire_logic_cluster/lc_1/in_3

T_7_18_wire_logic_cluster/lc_4/out
T_6_18_sp4_h_l_0
T_10_18_sp4_h_l_3
T_13_18_sp4_v_t_45
T_12_21_lc_trk_g3_5
T_12_21_wire_logic_cluster/lc_3/in_3

T_7_18_wire_logic_cluster/lc_4/out
T_6_18_sp4_h_l_0
T_10_18_sp4_h_l_3
T_13_18_sp4_v_t_38
T_13_20_lc_trk_g3_3
T_13_20_input_2_0
T_13_20_wire_logic_cluster/lc_0/in_2

T_7_18_wire_logic_cluster/lc_4/out
T_6_18_sp4_h_l_0
T_10_18_sp4_h_l_3
T_13_18_sp4_v_t_38
T_13_22_lc_trk_g1_3
T_13_22_wire_logic_cluster/lc_1/in_3

End 

Net : sincronismo.n10
T_9_18_wire_logic_cluster/lc_4/out
T_9_18_lc_trk_g0_4
T_9_18_wire_logic_cluster/lc_1/in_3

End 

Net : columna_7
T_7_18_wire_logic_cluster/lc_7/out
T_7_18_sp4_h_l_3
T_9_18_lc_trk_g3_6
T_9_18_wire_logic_cluster/lc_4/in_1

T_7_18_wire_logic_cluster/lc_7/out
T_7_18_sp4_h_l_3
T_7_18_lc_trk_g0_6
T_7_18_wire_logic_cluster/lc_7/in_1

T_7_18_wire_logic_cluster/lc_7/out
T_7_17_sp4_v_t_46
T_7_21_lc_trk_g1_3
T_7_21_wire_logic_cluster/lc_7/in_3

T_7_18_wire_logic_cluster/lc_7/out
T_7_18_sp4_h_l_3
T_10_18_sp4_v_t_45
T_9_19_lc_trk_g3_5
T_9_19_wire_logic_cluster/lc_5/in_3

T_7_18_wire_logic_cluster/lc_7/out
T_7_18_sp4_h_l_3
T_10_18_sp4_v_t_45
T_9_19_lc_trk_g3_5
T_9_19_wire_logic_cluster/lc_7/in_3

T_7_18_wire_logic_cluster/lc_7/out
T_7_18_sp4_h_l_3
T_10_18_sp4_v_t_45
T_9_19_lc_trk_g3_5
T_9_19_input_2_4
T_9_19_wire_logic_cluster/lc_4/in_2

T_7_18_wire_logic_cluster/lc_7/out
T_7_18_sp4_h_l_3
T_10_18_sp4_v_t_38
T_10_19_lc_trk_g2_6
T_10_19_wire_logic_cluster/lc_3/in_3

T_7_18_wire_logic_cluster/lc_7/out
T_8_15_sp4_v_t_39
T_9_19_sp4_h_l_8
T_11_19_lc_trk_g2_5
T_11_19_input_2_5
T_11_19_wire_logic_cluster/lc_5/in_2

T_7_18_wire_logic_cluster/lc_7/out
T_8_15_sp4_v_t_39
T_9_19_sp4_h_l_8
T_11_19_lc_trk_g3_5
T_11_19_wire_logic_cluster/lc_7/in_3

End 

Net : columna_8
T_7_19_wire_logic_cluster/lc_0/out
T_6_19_sp4_h_l_8
T_9_15_sp4_v_t_39
T_9_18_lc_trk_g1_7
T_9_18_wire_logic_cluster/lc_0/in_0

T_7_19_wire_logic_cluster/lc_0/out
T_7_19_lc_trk_g3_0
T_7_19_wire_logic_cluster/lc_0/in_1

T_7_19_wire_logic_cluster/lc_0/out
T_6_19_sp4_h_l_8
T_9_15_sp4_v_t_39
T_9_19_lc_trk_g1_2
T_9_19_wire_logic_cluster/lc_0/in_3

T_7_19_wire_logic_cluster/lc_0/out
T_6_19_sp4_h_l_8
T_9_15_sp4_v_t_39
T_9_19_lc_trk_g1_2
T_9_19_wire_logic_cluster/lc_7/in_0

T_7_19_wire_logic_cluster/lc_0/out
T_6_19_sp4_h_l_8
T_9_15_sp4_v_t_39
T_9_19_lc_trk_g1_2
T_9_19_wire_logic_cluster/lc_4/in_3

T_7_19_wire_logic_cluster/lc_0/out
T_7_17_sp4_v_t_45
T_7_21_lc_trk_g1_0
T_7_21_input_2_7
T_7_21_wire_logic_cluster/lc_7/in_2

T_7_19_wire_logic_cluster/lc_0/out
T_8_19_sp4_h_l_0
T_10_19_lc_trk_g2_5
T_10_19_wire_logic_cluster/lc_0/in_3

T_7_19_wire_logic_cluster/lc_0/out
T_8_19_sp4_h_l_0
T_10_19_lc_trk_g2_5
T_10_19_wire_logic_cluster/lc_5/in_0

T_7_19_wire_logic_cluster/lc_0/out
T_4_19_sp12_h_l_0
T_11_19_lc_trk_g1_0
T_11_19_wire_logic_cluster/lc_2/in_3

T_7_19_wire_logic_cluster/lc_0/out
T_4_19_sp12_h_l_0
T_12_19_lc_trk_g1_3
T_12_19_wire_logic_cluster/lc_0/in_0

T_7_19_wire_logic_cluster/lc_0/out
T_4_19_sp12_h_l_0
T_12_19_lc_trk_g1_3
T_12_19_wire_logic_cluster/lc_2/in_0

T_7_19_wire_logic_cluster/lc_0/out
T_8_19_sp4_h_l_0
T_11_15_sp4_v_t_37
T_11_18_lc_trk_g1_5
T_11_18_input_2_4
T_11_18_wire_logic_cluster/lc_4/in_2

T_7_19_wire_logic_cluster/lc_0/out
T_8_19_sp4_h_l_0
T_11_15_sp4_v_t_37
T_11_18_lc_trk_g1_5
T_11_18_input_2_0
T_11_18_wire_logic_cluster/lc_0/in_2

T_7_19_wire_logic_cluster/lc_0/out
T_6_19_sp4_h_l_8
T_10_19_sp4_h_l_8
T_13_19_sp4_v_t_45
T_12_20_lc_trk_g3_5
T_12_20_input_2_2
T_12_20_wire_logic_cluster/lc_2/in_2

T_7_19_wire_logic_cluster/lc_0/out
T_6_19_sp4_h_l_8
T_10_19_sp4_h_l_8
T_13_19_sp4_v_t_45
T_12_20_lc_trk_g3_5
T_12_20_input_2_4
T_12_20_wire_logic_cluster/lc_4/in_2

T_7_19_wire_logic_cluster/lc_0/out
T_6_19_sp4_h_l_8
T_10_19_sp4_h_l_8
T_13_15_sp4_v_t_45
T_13_18_lc_trk_g0_5
T_13_18_input_2_5
T_13_18_wire_logic_cluster/lc_5/in_2

T_7_19_wire_logic_cluster/lc_0/out
T_6_19_sp4_h_l_8
T_10_19_sp4_h_l_8
T_13_15_sp4_v_t_45
T_13_18_lc_trk_g0_5
T_13_18_input_2_3
T_13_18_wire_logic_cluster/lc_3/in_2

End 

Net : sincronismo.n980
T_9_17_wire_logic_cluster/lc_4/out
T_9_18_lc_trk_g1_4
T_9_18_wire_logic_cluster/lc_2/in_3

T_9_17_wire_logic_cluster/lc_4/out
T_9_18_lc_trk_g1_4
T_9_18_wire_logic_cluster/lc_6/in_3

End 

Net : sincronismo.linea_0
T_10_17_wire_logic_cluster/lc_0/out
T_10_17_sp4_h_l_5
T_9_17_lc_trk_g1_5
T_9_17_wire_logic_cluster/lc_4/in_0

T_10_17_wire_logic_cluster/lc_0/out
T_10_17_sp4_h_l_5
T_10_17_lc_trk_g1_0
T_10_17_wire_logic_cluster/lc_0/in_1

End 

Net : sincronismo.n6_cascade_
T_9_17_wire_logic_cluster/lc_3/ltout
T_9_17_wire_logic_cluster/lc_4/in_2

End 

Net : linea_7
T_10_17_wire_logic_cluster/lc_7/out
T_9_17_lc_trk_g2_7
T_9_17_wire_logic_cluster/lc_3/in_0

T_10_17_wire_logic_cluster/lc_7/out
T_10_17_lc_trk_g3_7
T_10_17_wire_logic_cluster/lc_7/in_1

T_10_17_wire_logic_cluster/lc_7/out
T_9_17_lc_trk_g3_7
T_9_17_wire_logic_cluster/lc_1/in_1

T_10_17_wire_logic_cluster/lc_7/out
T_10_15_sp4_v_t_43
T_10_19_lc_trk_g0_6
T_10_19_wire_logic_cluster/lc_4/in_0

T_10_17_wire_logic_cluster/lc_7/out
T_10_15_sp4_v_t_43
T_10_19_lc_trk_g0_6
T_10_19_wire_logic_cluster/lc_2/in_0

T_10_17_wire_logic_cluster/lc_7/out
T_10_15_sp4_v_t_43
T_10_19_lc_trk_g0_6
T_10_19_wire_logic_cluster/lc_5/in_3

T_10_17_wire_logic_cluster/lc_7/out
T_10_12_sp12_v_t_22
T_10_20_lc_trk_g2_1
T_10_20_wire_logic_cluster/lc_4/in_1

T_10_17_wire_logic_cluster/lc_7/out
T_10_15_sp4_v_t_43
T_9_19_lc_trk_g1_6
T_9_19_wire_logic_cluster/lc_5/in_0

T_10_17_wire_logic_cluster/lc_7/out
T_10_15_sp4_v_t_43
T_9_19_lc_trk_g1_6
T_9_19_wire_logic_cluster/lc_2/in_3

T_10_17_wire_logic_cluster/lc_7/out
T_10_12_sp12_v_t_22
T_10_19_sp4_v_t_38
T_9_20_lc_trk_g2_6
T_9_20_wire_logic_cluster/lc_5/in_1

T_10_17_wire_logic_cluster/lc_7/out
T_10_12_sp12_v_t_22
T_10_19_sp4_v_t_38
T_9_20_lc_trk_g2_6
T_9_20_input_2_6
T_9_20_wire_logic_cluster/lc_6/in_2

End 

Net : linea_8
T_10_18_wire_logic_cluster/lc_0/out
T_9_17_lc_trk_g2_0
T_9_17_wire_logic_cluster/lc_3/in_1

T_10_18_wire_logic_cluster/lc_0/out
T_10_18_lc_trk_g3_0
T_10_18_wire_logic_cluster/lc_0/in_1

T_10_18_wire_logic_cluster/lc_0/out
T_10_16_sp4_v_t_45
T_10_19_lc_trk_g1_5
T_10_19_wire_logic_cluster/lc_0/in_0

T_10_18_wire_logic_cluster/lc_0/out
T_10_16_sp4_v_t_45
T_10_19_lc_trk_g1_5
T_10_19_input_2_4
T_10_19_wire_logic_cluster/lc_4/in_2

T_10_18_wire_logic_cluster/lc_0/out
T_10_16_sp4_v_t_45
T_10_19_lc_trk_g0_5
T_10_19_wire_logic_cluster/lc_3/in_0

T_10_18_wire_logic_cluster/lc_0/out
T_10_16_sp4_v_t_45
T_10_20_lc_trk_g1_0
T_10_20_wire_logic_cluster/lc_4/in_3

T_10_18_wire_logic_cluster/lc_0/out
T_9_17_lc_trk_g2_0
T_9_17_wire_logic_cluster/lc_1/in_3

T_10_18_wire_logic_cluster/lc_0/out
T_9_19_lc_trk_g1_0
T_9_19_wire_logic_cluster/lc_2/in_1

T_10_18_wire_logic_cluster/lc_0/out
T_10_16_sp4_v_t_45
T_7_20_sp4_h_l_1
T_9_20_lc_trk_g2_4
T_9_20_wire_logic_cluster/lc_5/in_3

T_10_18_wire_logic_cluster/lc_0/out
T_10_16_sp4_v_t_45
T_7_20_sp4_h_l_1
T_9_20_lc_trk_g2_4
T_9_20_wire_logic_cluster/lc_6/in_0

End 

Net : linea_6
T_10_17_wire_logic_cluster/lc_6/out
T_9_17_lc_trk_g3_6
T_9_17_input_2_3
T_9_17_wire_logic_cluster/lc_3/in_2

T_10_17_wire_logic_cluster/lc_6/out
T_10_17_lc_trk_g1_6
T_10_17_wire_logic_cluster/lc_6/in_1

T_10_17_wire_logic_cluster/lc_6/out
T_9_17_lc_trk_g3_6
T_9_17_wire_logic_cluster/lc_1/in_0

T_10_17_wire_logic_cluster/lc_6/out
T_10_11_sp12_v_t_23
T_10_20_lc_trk_g2_7
T_10_20_wire_logic_cluster/lc_0/in_1

T_10_17_wire_logic_cluster/lc_6/out
T_10_16_sp4_v_t_44
T_9_20_lc_trk_g2_1
T_9_20_wire_logic_cluster/lc_2/in_3

T_10_17_wire_logic_cluster/lc_6/out
T_10_16_sp4_v_t_44
T_9_20_lc_trk_g2_1
T_9_20_wire_logic_cluster/lc_5/in_0

T_10_17_wire_logic_cluster/lc_6/out
T_10_16_sp4_v_t_44
T_9_20_lc_trk_g2_1
T_9_20_wire_logic_cluster/lc_6/in_3

End 

Net : sincronismo.linea_1
T_10_17_wire_logic_cluster/lc_1/out
T_9_17_lc_trk_g3_1
T_9_17_wire_logic_cluster/lc_3/in_3

T_10_17_wire_logic_cluster/lc_1/out
T_10_17_lc_trk_g3_1
T_10_17_wire_logic_cluster/lc_1/in_1

T_10_17_wire_logic_cluster/lc_1/out
T_9_17_lc_trk_g3_1
T_9_17_input_2_0
T_9_17_wire_logic_cluster/lc_0/in_2

End 

Net : columna_9
T_7_19_wire_logic_cluster/lc_1/out
T_6_19_sp4_h_l_10
T_9_15_sp4_v_t_47
T_9_18_lc_trk_g0_7
T_9_18_wire_logic_cluster/lc_1/in_0

T_7_19_wire_logic_cluster/lc_1/out
T_7_19_lc_trk_g3_1
T_7_19_wire_logic_cluster/lc_1/in_1

T_7_19_wire_logic_cluster/lc_1/out
T_6_19_sp4_h_l_10
T_9_15_sp4_v_t_47
T_9_19_lc_trk_g0_2
T_9_19_wire_logic_cluster/lc_7/in_1

T_7_19_wire_logic_cluster/lc_1/out
T_6_19_sp4_h_l_10
T_9_15_sp4_v_t_47
T_9_19_lc_trk_g0_2
T_9_19_wire_logic_cluster/lc_4/in_0

T_7_19_wire_logic_cluster/lc_1/out
T_6_19_sp4_h_l_10
T_9_15_sp4_v_t_47
T_9_19_lc_trk_g0_2
T_9_19_wire_logic_cluster/lc_1/in_3

T_7_19_wire_logic_cluster/lc_1/out
T_7_17_sp4_v_t_47
T_7_21_lc_trk_g0_2
T_7_21_wire_logic_cluster/lc_7/in_1

T_7_19_wire_logic_cluster/lc_1/out
T_8_19_sp4_h_l_2
T_10_19_lc_trk_g2_7
T_10_19_wire_logic_cluster/lc_1/in_0

T_7_19_wire_logic_cluster/lc_1/out
T_8_19_sp4_h_l_2
T_11_15_sp4_v_t_45
T_11_19_lc_trk_g0_0
T_11_19_wire_logic_cluster/lc_2/in_0

T_7_19_wire_logic_cluster/lc_1/out
T_8_19_sp4_h_l_2
T_11_15_sp4_v_t_45
T_11_19_lc_trk_g0_0
T_11_19_wire_logic_cluster/lc_5/in_1

T_7_19_wire_logic_cluster/lc_1/out
T_8_19_sp4_h_l_2
T_11_15_sp4_v_t_45
T_11_19_lc_trk_g0_0
T_11_19_wire_logic_cluster/lc_7/in_1

T_7_19_wire_logic_cluster/lc_1/out
T_6_19_sp4_h_l_10
T_10_19_sp4_h_l_1
T_12_19_lc_trk_g3_4
T_12_19_wire_logic_cluster/lc_0/in_3

T_7_19_wire_logic_cluster/lc_1/out
T_6_19_sp4_h_l_10
T_10_19_sp4_h_l_1
T_12_19_lc_trk_g3_4
T_12_19_wire_logic_cluster/lc_2/in_3

T_7_19_wire_logic_cluster/lc_1/out
T_8_19_sp4_h_l_2
T_11_15_sp4_v_t_39
T_11_18_lc_trk_g0_7
T_11_18_wire_logic_cluster/lc_4/in_3

T_7_19_wire_logic_cluster/lc_1/out
T_8_19_sp4_h_l_2
T_11_15_sp4_v_t_39
T_11_18_lc_trk_g0_7
T_11_18_wire_logic_cluster/lc_0/in_3

T_7_19_wire_logic_cluster/lc_1/out
T_7_8_sp12_v_t_22
T_8_20_sp12_h_l_1
T_12_20_lc_trk_g0_2
T_12_20_wire_logic_cluster/lc_2/in_0

T_7_19_wire_logic_cluster/lc_1/out
T_7_8_sp12_v_t_22
T_8_20_sp12_h_l_1
T_12_20_lc_trk_g0_2
T_12_20_wire_logic_cluster/lc_4/in_0

T_7_19_wire_logic_cluster/lc_1/out
T_6_19_sp4_h_l_10
T_10_19_sp4_h_l_1
T_13_15_sp4_v_t_42
T_13_18_lc_trk_g0_2
T_13_18_wire_logic_cluster/lc_5/in_3

T_7_19_wire_logic_cluster/lc_1/out
T_6_19_sp4_h_l_10
T_10_19_sp4_h_l_1
T_13_15_sp4_v_t_42
T_13_18_lc_trk_g0_2
T_13_18_wire_logic_cluster/lc_3/in_3

End 

Net : columna_5
T_7_18_wire_logic_cluster/lc_5/out
T_8_18_sp4_h_l_10
T_9_18_lc_trk_g3_2
T_9_18_wire_logic_cluster/lc_0/in_1

T_7_18_wire_logic_cluster/lc_5/out
T_7_18_lc_trk_g1_5
T_7_18_wire_logic_cluster/lc_5/in_1

T_7_18_wire_logic_cluster/lc_5/out
T_7_17_sp4_v_t_42
T_7_20_lc_trk_g1_2
T_7_20_wire_logic_cluster/lc_3/in_0

T_7_18_wire_logic_cluster/lc_5/out
T_8_18_sp4_h_l_10
T_11_18_sp4_v_t_47
T_10_19_lc_trk_g3_7
T_10_19_wire_logic_cluster/lc_7/in_3

T_7_18_wire_logic_cluster/lc_5/out
T_8_18_sp4_h_l_10
T_11_18_sp4_v_t_47
T_10_20_lc_trk_g2_2
T_10_20_wire_logic_cluster/lc_2/in_0

T_7_18_wire_logic_cluster/lc_5/out
T_8_18_sp4_h_l_10
T_11_18_sp4_v_t_47
T_10_20_lc_trk_g2_2
T_10_20_wire_logic_cluster/lc_5/in_3

T_7_18_wire_logic_cluster/lc_5/out
T_8_18_sp4_h_l_10
T_11_18_sp4_v_t_47
T_10_20_lc_trk_g2_2
T_10_20_wire_logic_cluster/lc_6/in_0

T_7_18_wire_logic_cluster/lc_5/out
T_8_18_sp4_h_l_10
T_11_18_sp4_v_t_47
T_11_20_lc_trk_g2_2
T_11_20_wire_logic_cluster/lc_5/in_3

T_7_18_wire_logic_cluster/lc_5/out
T_7_18_sp12_h_l_1
T_9_18_sp4_h_l_2
T_12_18_sp4_v_t_42
T_12_19_lc_trk_g3_2
T_12_19_wire_logic_cluster/lc_6/in_3

T_7_18_wire_logic_cluster/lc_5/out
T_7_18_sp12_h_l_1
T_9_18_sp4_h_l_2
T_12_14_sp4_v_t_45
T_12_17_lc_trk_g1_5
T_12_17_wire_logic_cluster/lc_2/in_0

T_7_18_wire_logic_cluster/lc_5/out
T_7_17_sp4_v_t_42
T_8_21_sp4_h_l_1
T_10_21_lc_trk_g3_4
T_10_21_input_2_5
T_10_21_wire_logic_cluster/lc_5/in_2

T_7_18_wire_logic_cluster/lc_5/out
T_8_18_sp4_h_l_10
T_11_18_sp4_v_t_47
T_11_21_lc_trk_g0_7
T_11_21_wire_logic_cluster/lc_2/in_3

T_7_18_wire_logic_cluster/lc_5/out
T_8_18_sp4_h_l_10
T_11_18_sp4_v_t_47
T_11_21_lc_trk_g0_7
T_11_21_wire_logic_cluster/lc_4/in_3

T_7_18_wire_logic_cluster/lc_5/out
T_7_18_sp12_h_l_1
T_11_18_sp4_h_l_4
T_14_14_sp4_v_t_41
T_13_17_lc_trk_g3_1
T_13_17_wire_logic_cluster/lc_3/in_3

T_7_18_wire_logic_cluster/lc_5/out
T_8_18_sp4_h_l_10
T_11_18_sp4_v_t_47
T_11_21_lc_trk_g0_7
T_11_21_wire_logic_cluster/lc_6/in_3

T_7_18_wire_logic_cluster/lc_5/out
T_7_18_sp12_h_l_1
T_11_18_sp4_h_l_4
T_14_18_sp4_v_t_41
T_13_20_lc_trk_g0_4
T_13_20_wire_logic_cluster/lc_1/in_3

T_7_18_wire_logic_cluster/lc_5/out
T_7_18_sp12_h_l_1
T_11_18_sp4_h_l_4
T_14_18_sp4_v_t_41
T_13_20_lc_trk_g0_4
T_13_20_wire_logic_cluster/lc_0/in_0

End 

Net : sincronismo.n1839
T_9_17_wire_logic_cluster/lc_5/out
T_9_18_lc_trk_g0_5
T_9_18_wire_logic_cluster/lc_2/in_1

End 

Net : sincronismo.linea_2
T_10_17_wire_logic_cluster/lc_2/out
T_9_17_lc_trk_g2_2
T_9_17_wire_logic_cluster/lc_5/in_3

T_10_17_wire_logic_cluster/lc_2/out
T_10_17_lc_trk_g1_2
T_10_17_wire_logic_cluster/lc_2/in_1

T_10_17_wire_logic_cluster/lc_2/out
T_9_17_lc_trk_g3_2
T_9_17_wire_logic_cluster/lc_2/in_3

End 

Net : columna_3
T_7_18_wire_logic_cluster/lc_3/out
T_7_18_sp4_h_l_11
T_9_18_lc_trk_g2_6
T_9_18_input_2_0
T_9_18_wire_logic_cluster/lc_0/in_2

T_7_18_wire_logic_cluster/lc_3/out
T_7_18_lc_trk_g1_3
T_7_18_wire_logic_cluster/lc_3/in_1

T_7_18_wire_logic_cluster/lc_3/out
T_7_17_sp12_v_t_22
T_7_20_lc_trk_g3_2
T_7_20_wire_logic_cluster/lc_2/in_1

End 

Net : sincronismo.linea_3
T_10_17_wire_logic_cluster/lc_3/out
T_9_17_lc_trk_g3_3
T_9_17_wire_logic_cluster/lc_5/in_1

T_10_17_wire_logic_cluster/lc_3/out
T_10_17_lc_trk_g1_3
T_10_17_wire_logic_cluster/lc_3/in_1

T_10_17_wire_logic_cluster/lc_3/out
T_9_17_lc_trk_g3_3
T_9_17_wire_logic_cluster/lc_2/in_0

End 

Net : linea_5
T_10_17_wire_logic_cluster/lc_5/out
T_9_17_lc_trk_g2_5
T_9_17_wire_logic_cluster/lc_4/in_1

T_10_17_wire_logic_cluster/lc_5/out
T_10_17_lc_trk_g3_5
T_10_17_wire_logic_cluster/lc_5/in_1

T_10_17_wire_logic_cluster/lc_5/out
T_9_17_lc_trk_g2_5
T_9_17_wire_logic_cluster/lc_0/in_1

T_10_17_wire_logic_cluster/lc_5/out
T_11_16_sp4_v_t_43
T_10_20_lc_trk_g1_6
T_10_20_wire_logic_cluster/lc_0/in_3

T_10_17_wire_logic_cluster/lc_5/out
T_10_10_sp12_v_t_22
T_10_21_lc_trk_g2_2
T_10_21_input_2_0
T_10_21_wire_logic_cluster/lc_0/in_2

T_10_17_wire_logic_cluster/lc_5/out
T_11_16_sp4_v_t_43
T_8_20_sp4_h_l_6
T_9_20_lc_trk_g3_6
T_9_20_wire_logic_cluster/lc_0/in_3

T_10_17_wire_logic_cluster/lc_5/out
T_10_10_sp12_v_t_22
T_10_17_sp4_v_t_38
T_9_21_lc_trk_g1_3
T_9_21_wire_logic_cluster/lc_7/in_1

End 

Net : linea_4
T_10_17_wire_logic_cluster/lc_4/out
T_9_17_lc_trk_g3_4
T_9_17_wire_logic_cluster/lc_4/in_3

T_10_17_wire_logic_cluster/lc_4/out
T_10_17_lc_trk_g3_4
T_10_17_wire_logic_cluster/lc_4/in_1

T_10_17_wire_logic_cluster/lc_4/out
T_9_17_lc_trk_g3_4
T_9_17_wire_logic_cluster/lc_0/in_3

T_10_17_wire_logic_cluster/lc_4/out
T_10_16_sp4_v_t_40
T_10_20_lc_trk_g1_5
T_10_20_wire_logic_cluster/lc_3/in_3

T_10_17_wire_logic_cluster/lc_4/out
T_10_16_sp4_v_t_40
T_10_20_lc_trk_g1_5
T_10_20_wire_logic_cluster/lc_7/in_1

T_10_17_wire_logic_cluster/lc_4/out
T_10_16_sp4_v_t_40
T_10_20_lc_trk_g1_5
T_10_20_wire_logic_cluster/lc_0/in_0

T_10_17_wire_logic_cluster/lc_4/out
T_10_9_sp12_v_t_23
T_10_21_lc_trk_g3_0
T_10_21_wire_logic_cluster/lc_7/in_0

T_10_17_wire_logic_cluster/lc_4/out
T_10_9_sp12_v_t_23
T_10_21_lc_trk_g3_0
T_10_21_wire_logic_cluster/lc_0/in_3

T_10_17_wire_logic_cluster/lc_4/out
T_10_16_sp4_v_t_40
T_9_20_lc_trk_g1_5
T_9_20_wire_logic_cluster/lc_0/in_0

T_10_17_wire_logic_cluster/lc_4/out
T_10_16_sp4_v_t_40
T_10_20_sp4_v_t_45
T_9_21_lc_trk_g3_5
T_9_21_wire_logic_cluster/lc_7/in_3

End 

Net : columna_6
T_7_18_wire_logic_cluster/lc_6/out
T_7_18_sp4_h_l_1
T_9_18_lc_trk_g2_4
T_9_18_wire_logic_cluster/lc_1/in_1

T_7_18_wire_logic_cluster/lc_6/out
T_7_18_sp4_h_l_1
T_7_18_lc_trk_g1_4
T_7_18_wire_logic_cluster/lc_6/in_1

T_7_18_wire_logic_cluster/lc_6/out
T_7_17_sp4_v_t_44
T_7_20_lc_trk_g0_4
T_7_20_wire_logic_cluster/lc_3/in_3

T_7_18_wire_logic_cluster/lc_6/out
T_7_18_sp4_h_l_1
T_10_18_sp4_v_t_36
T_10_20_lc_trk_g3_1
T_10_20_wire_logic_cluster/lc_7/in_3

T_7_18_wire_logic_cluster/lc_6/out
T_7_18_sp4_h_l_1
T_10_18_sp4_v_t_36
T_10_21_lc_trk_g1_4
T_10_21_wire_logic_cluster/lc_6/in_3

T_7_18_wire_logic_cluster/lc_6/out
T_7_17_sp4_v_t_44
T_8_17_sp4_h_l_9
T_12_17_sp4_h_l_0
T_12_17_lc_trk_g0_5
T_12_17_wire_logic_cluster/lc_4/in_3

T_7_18_wire_logic_cluster/lc_6/out
T_6_18_sp4_h_l_4
T_10_18_sp4_h_l_4
T_13_18_sp4_v_t_41
T_12_19_lc_trk_g3_1
T_12_19_wire_logic_cluster/lc_6/in_0

T_7_18_wire_logic_cluster/lc_6/out
T_7_17_sp4_v_t_44
T_8_17_sp4_h_l_9
T_12_17_sp4_h_l_0
T_12_17_lc_trk_g0_5
T_12_17_wire_logic_cluster/lc_2/in_3

T_7_18_wire_logic_cluster/lc_6/out
T_7_17_sp4_v_t_44
T_8_17_sp4_h_l_9
T_11_17_sp4_v_t_39
T_11_21_lc_trk_g0_2
T_11_21_wire_logic_cluster/lc_5/in_3

T_7_18_wire_logic_cluster/lc_6/out
T_6_18_sp4_h_l_4
T_10_18_sp4_h_l_4
T_13_18_sp4_v_t_41
T_13_19_lc_trk_g2_1
T_13_19_wire_logic_cluster/lc_1/in_0

T_7_18_wire_logic_cluster/lc_6/out
T_6_18_sp4_h_l_4
T_10_18_sp4_h_l_4
T_13_18_sp4_v_t_41
T_12_20_lc_trk_g1_4
T_12_20_wire_logic_cluster/lc_0/in_3

T_7_18_wire_logic_cluster/lc_6/out
T_7_17_sp4_v_t_44
T_8_17_sp4_h_l_9
T_11_17_sp4_v_t_39
T_11_21_lc_trk_g0_2
T_11_21_wire_logic_cluster/lc_7/in_3

T_7_18_wire_logic_cluster/lc_6/out
T_7_17_sp4_v_t_44
T_8_17_sp4_h_l_9
T_11_17_sp4_v_t_39
T_11_21_lc_trk_g0_2
T_11_21_wire_logic_cluster/lc_4/in_0

T_7_18_wire_logic_cluster/lc_6/out
T_7_17_sp4_v_t_44
T_8_17_sp4_h_l_9
T_12_17_sp4_h_l_0
T_13_17_lc_trk_g3_0
T_13_17_wire_logic_cluster/lc_3/in_0

T_7_18_wire_logic_cluster/lc_6/out
T_7_17_sp4_v_t_44
T_8_17_sp4_h_l_9
T_11_17_sp4_v_t_39
T_11_21_lc_trk_g0_2
T_11_21_input_2_6
T_11_21_wire_logic_cluster/lc_6/in_2

End 

Net : sincronismo.n1571
T_10_18_wire_logic_cluster/lc_0/cout
T_10_18_wire_logic_cluster/lc_1/in_3

End 

Net : bfn_6_12_0_
T_10_18_wire_logic_cluster/carry_in_mux/cout
T_10_18_wire_logic_cluster/lc_0/in_3

Net : linea_9
T_10_18_wire_logic_cluster/lc_1/out
T_9_18_lc_trk_g3_1
T_9_18_wire_logic_cluster/lc_2/in_0

T_10_18_wire_logic_cluster/lc_1/out
T_10_18_lc_trk_g3_1
T_10_18_wire_logic_cluster/lc_1/in_1

T_10_18_wire_logic_cluster/lc_1/out
T_9_18_lc_trk_g3_1
T_9_18_input_2_6
T_9_18_wire_logic_cluster/lc_6/in_2

T_10_18_wire_logic_cluster/lc_1/out
T_10_16_sp4_v_t_47
T_9_20_lc_trk_g2_2
T_9_20_wire_logic_cluster/lc_3/in_3

End 

Net : sincronismo.n1580
T_7_19_wire_logic_cluster/lc_0/cout
T_7_19_wire_logic_cluster/lc_1/in_3

End 

Net : sincronismo.n1569
T_10_17_wire_logic_cluster/lc_6/cout
T_10_17_wire_logic_cluster/lc_7/in_3

Net : n1562
T_16_20_wire_logic_cluster/lc_6/cout
T_16_20_wire_logic_cluster/lc_7/in_3

End 

Net : n32_adj_130
T_16_17_wire_logic_cluster/lc_0/out
T_16_17_lc_trk_g3_0
T_16_17_wire_logic_cluster/lc_0/in_1

T_16_17_wire_logic_cluster/lc_0/out
T_15_17_lc_trk_g3_0
T_15_17_wire_logic_cluster/lc_1/in_0

End 

Net : bfn_3_13_0_
T_7_19_wire_logic_cluster/carry_in_mux/cout
T_7_19_wire_logic_cluster/lc_0/in_3

Net : n1561
T_16_20_wire_logic_cluster/lc_5/cout
T_16_20_wire_logic_cluster/lc_6/in_3

Net : n31
T_16_17_wire_logic_cluster/lc_1/out
T_16_17_lc_trk_g3_1
T_16_17_wire_logic_cluster/lc_1/in_1

T_16_17_wire_logic_cluster/lc_1/out
T_15_18_lc_trk_g1_1
T_15_18_input_2_6
T_15_18_wire_logic_cluster/lc_6/in_2

End 

Net : sincronismo.n1568
T_10_17_wire_logic_cluster/lc_5/cout
T_10_17_wire_logic_cluster/lc_6/in_3

Net : n1560
T_16_20_wire_logic_cluster/lc_4/cout
T_16_20_wire_logic_cluster/lc_5/in_3

Net : n30
T_16_17_wire_logic_cluster/lc_2/out
T_16_17_lc_trk_g0_2
T_16_17_input_2_2
T_16_17_wire_logic_cluster/lc_2/in_2

T_16_17_wire_logic_cluster/lc_2/out
T_15_17_lc_trk_g2_2
T_15_17_wire_logic_cluster/lc_1/in_3

End 

Net : n29
T_16_17_wire_logic_cluster/lc_3/out
T_16_17_lc_trk_g1_3
T_16_17_wire_logic_cluster/lc_3/in_1

T_16_17_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g1_3
T_15_18_input_2_0
T_15_18_wire_logic_cluster/lc_0/in_2

End 

Net : n1559
T_16_20_wire_logic_cluster/lc_3/cout
T_16_20_wire_logic_cluster/lc_4/in_3

Net : sincronismo.n1567
T_10_17_wire_logic_cluster/lc_4/cout
T_10_17_wire_logic_cluster/lc_5/in_3

Net : n1558
T_16_20_wire_logic_cluster/lc_2/cout
T_16_20_wire_logic_cluster/lc_3/in_3

Net : n28
T_16_17_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g0_4
T_16_17_input_2_4
T_16_17_wire_logic_cluster/lc_4/in_2

T_16_17_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g1_4
T_15_18_input_2_7
T_15_18_wire_logic_cluster/lc_7/in_2

End 

Net : n27
T_16_17_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g1_5
T_16_17_wire_logic_cluster/lc_5/in_1

T_16_17_wire_logic_cluster/lc_5/out
T_15_18_lc_trk_g1_5
T_15_18_wire_logic_cluster/lc_0/in_0

End 

Net : n1557
T_16_20_wire_logic_cluster/lc_1/cout
T_16_20_wire_logic_cluster/lc_2/in_3

Net : sincronismo.n1578
T_7_18_wire_logic_cluster/lc_6/cout
T_7_18_wire_logic_cluster/lc_7/in_3

Net : sincronismo.n1566
T_10_17_wire_logic_cluster/lc_3/cout
T_10_17_wire_logic_cluster/lc_4/in_3

Net : n1556
T_16_20_wire_logic_cluster/lc_0/cout
T_16_20_wire_logic_cluster/lc_1/in_3

Net : n26
T_16_17_wire_logic_cluster/lc_6/out
T_16_17_lc_trk_g2_6
T_16_17_input_2_6
T_16_17_wire_logic_cluster/lc_6/in_2

T_16_17_wire_logic_cluster/lc_6/out
T_15_18_lc_trk_g0_6
T_15_18_wire_logic_cluster/lc_7/in_1

End 

Net : bfn_12_14_0_
T_16_20_wire_logic_cluster/carry_in_mux/cout
T_16_20_wire_logic_cluster/lc_0/in_3

Net : div_led_piloto_7
T_16_17_wire_logic_cluster/lc_7/out
T_16_17_lc_trk_g3_7
T_16_17_wire_logic_cluster/lc_7/in_1

T_16_17_wire_logic_cluster/lc_7/out
T_15_17_lc_trk_g3_7
T_15_17_wire_logic_cluster/lc_1/in_1

T_16_17_wire_logic_cluster/lc_7/out
T_16_16_sp4_v_t_46
T_15_19_lc_trk_g3_6
T_15_19_wire_logic_cluster/lc_1/in_0

End 

Net : sincronismo.n1577
T_7_18_wire_logic_cluster/lc_5/cout
T_7_18_wire_logic_cluster/lc_6/in_3

Net : sincronismo.n1565
T_10_17_wire_logic_cluster/lc_2/cout
T_10_17_wire_logic_cluster/lc_3/in_3

Net : n1029
T_15_18_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_37
T_16_20_sp4_h_l_0
T_16_20_lc_trk_g1_5
T_16_20_wire_logic_cluster/lc_5/s_r

T_15_18_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_37
T_16_20_sp4_h_l_0
T_16_20_lc_trk_g1_5
T_16_20_wire_logic_cluster/lc_5/s_r

T_15_18_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_37
T_16_20_sp4_h_l_0
T_16_20_lc_trk_g1_5
T_16_20_wire_logic_cluster/lc_5/s_r

T_15_18_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_37
T_16_20_sp4_h_l_0
T_16_20_lc_trk_g1_5
T_16_20_wire_logic_cluster/lc_5/s_r

T_15_18_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_37
T_16_20_sp4_h_l_0
T_16_20_lc_trk_g1_5
T_16_20_wire_logic_cluster/lc_5/s_r

T_15_18_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_37
T_16_20_sp4_h_l_0
T_16_20_lc_trk_g1_5
T_16_20_wire_logic_cluster/lc_5/s_r

T_15_18_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_37
T_16_20_sp4_h_l_0
T_16_20_lc_trk_g1_5
T_16_20_wire_logic_cluster/lc_5/s_r

T_15_18_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_37
T_16_20_sp4_h_l_0
T_16_20_lc_trk_g1_5
T_16_20_wire_logic_cluster/lc_5/s_r

T_15_18_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g0_4
T_16_18_wire_logic_cluster/lc_5/s_r

T_15_18_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g0_4
T_16_18_wire_logic_cluster/lc_5/s_r

T_15_18_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g0_4
T_16_18_wire_logic_cluster/lc_5/s_r

T_15_18_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g0_4
T_16_18_wire_logic_cluster/lc_5/s_r

T_15_18_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g0_4
T_16_18_wire_logic_cluster/lc_5/s_r

T_15_18_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g0_4
T_16_18_wire_logic_cluster/lc_5/s_r

T_15_18_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g0_4
T_16_18_wire_logic_cluster/lc_5/s_r

T_15_18_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g0_4
T_16_18_wire_logic_cluster/lc_5/s_r

T_15_18_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g2_4
T_16_17_wire_logic_cluster/lc_5/s_r

T_15_18_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g2_4
T_16_17_wire_logic_cluster/lc_5/s_r

T_15_18_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g2_4
T_16_17_wire_logic_cluster/lc_5/s_r

T_15_18_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g2_4
T_16_17_wire_logic_cluster/lc_5/s_r

T_15_18_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g2_4
T_16_17_wire_logic_cluster/lc_5/s_r

T_15_18_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g2_4
T_16_17_wire_logic_cluster/lc_5/s_r

T_15_18_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g2_4
T_16_17_wire_logic_cluster/lc_5/s_r

T_15_18_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g2_4
T_16_17_wire_logic_cluster/lc_5/s_r

T_15_18_wire_logic_cluster/lc_4/out
T_16_19_lc_trk_g2_4
T_16_19_wire_logic_cluster/lc_5/s_r

T_15_18_wire_logic_cluster/lc_4/out
T_16_19_lc_trk_g2_4
T_16_19_wire_logic_cluster/lc_5/s_r

T_15_18_wire_logic_cluster/lc_4/out
T_16_19_lc_trk_g2_4
T_16_19_wire_logic_cluster/lc_5/s_r

T_15_18_wire_logic_cluster/lc_4/out
T_16_19_lc_trk_g2_4
T_16_19_wire_logic_cluster/lc_5/s_r

T_15_18_wire_logic_cluster/lc_4/out
T_16_19_lc_trk_g2_4
T_16_19_wire_logic_cluster/lc_5/s_r

T_15_18_wire_logic_cluster/lc_4/out
T_16_19_lc_trk_g2_4
T_16_19_wire_logic_cluster/lc_5/s_r

T_15_18_wire_logic_cluster/lc_4/out
T_16_19_lc_trk_g2_4
T_16_19_wire_logic_cluster/lc_5/s_r

T_15_18_wire_logic_cluster/lc_4/out
T_16_19_lc_trk_g2_4
T_16_19_wire_logic_cluster/lc_5/s_r

End 

Net : n38
T_15_17_wire_logic_cluster/lc_2/out
T_15_18_lc_trk_g1_2
T_15_18_wire_logic_cluster/lc_4/in_3

End 

Net : div_led_piloto_18
T_16_19_wire_logic_cluster/lc_2/out
T_15_18_lc_trk_g3_2
T_15_18_wire_logic_cluster/lc_7/in_0

T_16_19_wire_logic_cluster/lc_2/out
T_16_19_lc_trk_g3_2
T_16_19_wire_logic_cluster/lc_2/in_1

T_16_19_wire_logic_cluster/lc_2/out
T_16_19_sp4_h_l_9
T_15_19_lc_trk_g0_1
T_15_19_wire_logic_cluster/lc_4/in_1

End 

Net : n35
T_15_18_wire_logic_cluster/lc_7/out
T_15_17_lc_trk_g0_7
T_15_17_wire_logic_cluster/lc_2/in_3

End 

Net : n31_adj_134
T_15_18_wire_logic_cluster/lc_0/out
T_15_17_lc_trk_g1_0
T_15_17_wire_logic_cluster/lc_2/in_1

End 

Net : div_led_piloto_8
T_16_18_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g3_0
T_16_18_wire_logic_cluster/lc_0/in_1

T_16_18_wire_logic_cluster/lc_0/out
T_15_19_lc_trk_g0_0
T_15_19_wire_logic_cluster/lc_0/in_0

T_16_18_wire_logic_cluster/lc_0/out
T_15_19_lc_trk_g0_0
T_15_19_wire_logic_cluster/lc_1/in_1

End 

Net : n1554
T_16_19_wire_logic_cluster/lc_6/cout
T_16_19_wire_logic_cluster/lc_7/in_3

Net : sincronismo.n1576
T_7_18_wire_logic_cluster/lc_4/cout
T_7_18_wire_logic_cluster/lc_5/in_3

Net : div_led_piloto_19
T_16_19_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g2_3
T_15_18_wire_logic_cluster/lc_0/in_1

T_16_19_wire_logic_cluster/lc_3/out
T_16_19_lc_trk_g0_3
T_16_19_input_2_3
T_16_19_wire_logic_cluster/lc_3/in_2

T_16_19_wire_logic_cluster/lc_3/out
T_15_19_lc_trk_g2_3
T_15_19_wire_logic_cluster/lc_4/in_3

End 

Net : div_led_piloto_10
T_16_18_wire_logic_cluster/lc_2/out
T_15_18_lc_trk_g2_2
T_15_18_wire_logic_cluster/lc_7/in_3

T_16_18_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g1_2
T_16_18_wire_logic_cluster/lc_2/in_1

T_16_18_wire_logic_cluster/lc_2/out
T_15_19_lc_trk_g0_2
T_15_19_wire_logic_cluster/lc_2/in_0

End 

Net : sincronismo.n1564
T_10_17_wire_logic_cluster/lc_1/cout
T_10_17_wire_logic_cluster/lc_2/in_3

Net : div_led_piloto_22
T_16_19_wire_logic_cluster/lc_6/out
T_15_18_lc_trk_g3_6
T_15_18_wire_logic_cluster/lc_0/in_3

T_16_19_wire_logic_cluster/lc_6/out
T_16_19_lc_trk_g1_6
T_16_19_wire_logic_cluster/lc_6/in_1

T_16_19_wire_logic_cluster/lc_6/out
T_15_19_sp4_h_l_4
T_14_19_lc_trk_g0_4
T_14_19_wire_logic_cluster/lc_5/in_3

End 

Net : n1553
T_16_19_wire_logic_cluster/lc_5/cout
T_16_19_wire_logic_cluster/lc_6/in_3

Net : div_led_piloto_28
T_16_20_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g3_4
T_15_19_wire_logic_cluster/lc_6/in_3

T_16_20_wire_logic_cluster/lc_4/out
T_16_20_lc_trk_g2_4
T_16_20_input_2_4
T_16_20_wire_logic_cluster/lc_4/in_2

End 

Net : div_led_piloto_27
T_16_20_wire_logic_cluster/lc_3/out
T_15_19_lc_trk_g3_3
T_15_19_wire_logic_cluster/lc_6/in_0

T_16_20_wire_logic_cluster/lc_3/out
T_16_20_lc_trk_g1_3
T_16_20_wire_logic_cluster/lc_3/in_1

End 

Net : n1611_cascade_
T_15_18_wire_logic_cluster/lc_3/ltout
T_15_18_wire_logic_cluster/lc_4/in_2

End 

Net : n986_cascade_
T_15_18_wire_logic_cluster/lc_2/ltout
T_15_18_wire_logic_cluster/lc_3/in_2

End 

Net : n14
T_15_19_wire_logic_cluster/lc_6/out
T_15_18_lc_trk_g1_6
T_15_18_wire_logic_cluster/lc_2/in_1

End 

Net : div_led_piloto_9
T_16_18_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g2_1
T_16_18_input_2_1
T_16_18_wire_logic_cluster/lc_1/in_2

T_16_18_wire_logic_cluster/lc_1/out
T_15_19_lc_trk_g1_1
T_15_19_input_2_0
T_15_19_wire_logic_cluster/lc_0/in_2

T_16_18_wire_logic_cluster/lc_1/out
T_15_19_lc_trk_g1_1
T_15_19_wire_logic_cluster/lc_1/in_3

End 

Net : div_led_piloto_26
T_16_20_wire_logic_cluster/lc_2/out
T_15_19_lc_trk_g3_2
T_15_19_wire_logic_cluster/lc_6/in_1

T_16_20_wire_logic_cluster/lc_2/out
T_16_20_lc_trk_g0_2
T_16_20_input_2_2
T_16_20_wire_logic_cluster/lc_2/in_2

End 

Net : n15
T_15_19_wire_logic_cluster/lc_5/out
T_15_18_lc_trk_g0_5
T_15_18_wire_logic_cluster/lc_2/in_3

End 

Net : div_led_piloto_25
T_16_20_wire_logic_cluster/lc_1/out
T_15_19_lc_trk_g2_1
T_15_19_wire_logic_cluster/lc_5/in_0

T_16_20_wire_logic_cluster/lc_1/out
T_16_20_lc_trk_g3_1
T_16_20_wire_logic_cluster/lc_1/in_1

End 

Net : n1552
T_16_19_wire_logic_cluster/lc_4/cout
T_16_19_wire_logic_cluster/lc_5/in_3

Net : sincronismo.n1575
T_7_18_wire_logic_cluster/lc_3/cout
T_7_18_wire_logic_cluster/lc_4/in_3

Net : div_led_piloto_31
T_16_20_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g3_7
T_15_19_wire_logic_cluster/lc_5/in_1

T_16_20_wire_logic_cluster/lc_7/out
T_16_20_lc_trk_g1_7
T_16_20_wire_logic_cluster/lc_7/in_1

End 

Net : div_led_piloto_23
T_16_19_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g2_7
T_15_19_input_2_5
T_15_19_wire_logic_cluster/lc_5/in_2

T_16_19_wire_logic_cluster/lc_7/out
T_16_19_lc_trk_g2_7
T_16_19_input_2_7
T_16_19_wire_logic_cluster/lc_7/in_2

End 

Net : sincronismo.n1563
T_10_17_wire_logic_cluster/lc_0/cout
T_10_17_wire_logic_cluster/lc_1/in_3

Net : div_led_piloto_30
T_16_20_wire_logic_cluster/lc_6/out
T_15_19_lc_trk_g2_6
T_15_19_wire_logic_cluster/lc_5/in_3

T_16_20_wire_logic_cluster/lc_6/out
T_16_20_lc_trk_g2_6
T_16_20_input_2_6
T_16_20_wire_logic_cluster/lc_6/in_2

End 

Net : n1551
T_16_19_wire_logic_cluster/lc_3/cout
T_16_19_wire_logic_cluster/lc_4/in_3

Net : div_led_piloto_11
T_16_18_wire_logic_cluster/lc_3/out
T_16_18_lc_trk_g0_3
T_16_18_input_2_3
T_16_18_wire_logic_cluster/lc_3/in_2

T_16_18_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g2_3
T_15_17_input_2_1
T_15_17_wire_logic_cluster/lc_1/in_2

T_16_18_wire_logic_cluster/lc_3/out
T_15_19_lc_trk_g0_3
T_15_19_wire_logic_cluster/lc_2/in_1

End 

Net : div_led_piloto_12
T_16_18_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g3_4
T_16_18_wire_logic_cluster/lc_4/in_1

T_16_18_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g3_4
T_15_17_wire_logic_cluster/lc_4/in_3

End 

Net : n1550
T_16_19_wire_logic_cluster/lc_2/cout
T_16_19_wire_logic_cluster/lc_3/in_3

Net : div_led_piloto_14
T_16_18_wire_logic_cluster/lc_6/out
T_15_17_lc_trk_g2_6
T_15_17_wire_logic_cluster/lc_4/in_0

T_16_18_wire_logic_cluster/lc_6/out
T_16_18_lc_trk_g1_6
T_16_18_wire_logic_cluster/lc_6/in_1

End 

Net : n1004
T_15_17_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g0_4
T_15_18_wire_logic_cluster/lc_3/in_3

T_15_17_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_40
T_15_19_lc_trk_g1_0
T_15_19_wire_logic_cluster/lc_2/in_3

End 

Net : div_led_piloto_29
T_16_20_wire_logic_cluster/lc_5/out
T_16_18_sp4_v_t_39
T_13_18_sp4_h_l_8
T_15_18_lc_trk_g3_5
T_15_18_wire_logic_cluster/lc_2/in_0

T_16_20_wire_logic_cluster/lc_5/out
T_16_20_lc_trk_g3_5
T_16_20_wire_logic_cluster/lc_5/in_1

End 

Net : sincronismo.n1574
T_7_18_wire_logic_cluster/lc_2/cout
T_7_18_wire_logic_cluster/lc_3/in_3

Net : div_led_piloto_13
T_16_18_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g2_5
T_15_17_wire_logic_cluster/lc_4/in_1

T_16_18_wire_logic_cluster/lc_5/out
T_16_18_lc_trk_g0_5
T_16_18_input_2_5
T_16_18_wire_logic_cluster/lc_5/in_2

End 

Net : n1549
T_16_19_wire_logic_cluster/lc_1/cout
T_16_19_wire_logic_cluster/lc_2/in_3

Net : n32_adj_132_cascade_
T_15_17_wire_logic_cluster/lc_1/ltout
T_15_17_wire_logic_cluster/lc_2/in_2

End 

Net : n1548
T_16_19_wire_logic_cluster/lc_0/cout
T_16_19_wire_logic_cluster/lc_1/in_3

Net : sincronismo.n1573
T_7_18_wire_logic_cluster/lc_1/cout
T_7_18_wire_logic_cluster/lc_2/in_3

Net : div_led_piloto_17
T_16_19_wire_logic_cluster/lc_1/out
T_15_18_lc_trk_g3_1
T_15_18_wire_logic_cluster/lc_6/in_0

T_16_19_wire_logic_cluster/lc_1/out
T_16_19_lc_trk_g2_1
T_16_19_input_2_1
T_16_19_wire_logic_cluster/lc_1/in_2

T_16_19_wire_logic_cluster/lc_1/out
T_15_19_lc_trk_g3_1
T_15_19_wire_logic_cluster/lc_3/in_3

End 

Net : n33
T_15_18_wire_logic_cluster/lc_6/out
T_15_18_lc_trk_g2_6
T_15_18_wire_logic_cluster/lc_4/in_0

End 

Net : div_led_piloto_24
T_16_20_wire_logic_cluster/lc_0/out
T_16_16_sp4_v_t_37
T_15_18_lc_trk_g0_0
T_15_18_input_2_2
T_15_18_wire_logic_cluster/lc_2/in_2

T_16_20_wire_logic_cluster/lc_0/out
T_16_20_lc_trk_g0_0
T_16_20_input_2_0
T_16_20_wire_logic_cluster/lc_0/in_2

End 

Net : n34
T_15_19_wire_logic_cluster/lc_0/out
T_15_18_lc_trk_g1_0
T_15_18_wire_logic_cluster/lc_4/in_1

End 

Net : div_led_piloto_20
T_16_19_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g3_4
T_15_18_wire_logic_cluster/lc_6/in_1

T_16_19_wire_logic_cluster/lc_4/out
T_16_19_lc_trk_g3_4
T_16_19_wire_logic_cluster/lc_4/in_1

T_16_19_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g2_4
T_15_19_wire_logic_cluster/lc_4/in_0

End 

Net : bfn_12_13_0_
T_16_19_wire_logic_cluster/carry_in_mux/cout
T_16_19_wire_logic_cluster/lc_0/in_3

Net : div_led_piloto_15
T_16_18_wire_logic_cluster/lc_7/out
T_16_18_lc_trk_g2_7
T_16_18_input_2_7
T_16_18_wire_logic_cluster/lc_7/in_2

T_16_18_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g0_7
T_15_19_wire_logic_cluster/lc_0/in_3

T_16_18_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g1_7
T_15_19_wire_logic_cluster/lc_3/in_1

End 

Net : div_led_piloto_16
T_16_19_wire_logic_cluster/lc_0/out
T_15_19_lc_trk_g3_0
T_15_19_wire_logic_cluster/lc_0/in_1

T_16_19_wire_logic_cluster/lc_0/out
T_16_19_lc_trk_g3_0
T_16_19_wire_logic_cluster/lc_0/in_1

T_16_19_wire_logic_cluster/lc_0/out
T_15_19_lc_trk_g3_0
T_15_19_wire_logic_cluster/lc_3/in_0

End 

Net : div_led_piloto_21
T_16_19_wire_logic_cluster/lc_5/out
T_15_18_lc_trk_g2_5
T_15_18_wire_logic_cluster/lc_6/in_3

T_16_19_wire_logic_cluster/lc_5/out
T_16_19_lc_trk_g0_5
T_16_19_input_2_5
T_16_19_wire_logic_cluster/lc_5/in_2

T_16_19_wire_logic_cluster/lc_5/out
T_15_19_sp4_h_l_2
T_14_19_lc_trk_g0_2
T_14_19_wire_logic_cluster/lc_5/in_1

End 

Net : sincronismo.n1572
T_7_18_wire_logic_cluster/lc_0/cout
T_7_18_wire_logic_cluster/lc_1/in_3

Net : n1546
T_16_18_wire_logic_cluster/lc_6/cout
T_16_18_wire_logic_cluster/lc_7/in_3

Net : n1545
T_16_18_wire_logic_cluster/lc_5/cout
T_16_18_wire_logic_cluster/lc_6/in_3

Net : n1544
T_16_18_wire_logic_cluster/lc_4/cout
T_16_18_wire_logic_cluster/lc_5/in_3

Net : n1543
T_16_18_wire_logic_cluster/lc_3/cout
T_16_18_wire_logic_cluster/lc_4/in_3

Net : n1542
T_16_18_wire_logic_cluster/lc_2/cout
T_16_18_wire_logic_cluster/lc_3/in_3

Net : n1541
T_16_18_wire_logic_cluster/lc_1/cout
T_16_18_wire_logic_cluster/lc_2/in_3

Net : n1540
T_16_18_wire_logic_cluster/lc_0/cout
T_16_18_wire_logic_cluster/lc_1/in_3

Net : bfn_12_12_0_
T_16_18_wire_logic_cluster/carry_in_mux/cout
T_16_18_wire_logic_cluster/lc_0/in_3

Net : n1538
T_16_17_wire_logic_cluster/lc_6/cout
T_16_17_wire_logic_cluster/lc_7/in_3

Net : n1537
T_16_17_wire_logic_cluster/lc_5/cout
T_16_17_wire_logic_cluster/lc_6/in_3

Net : n1536
T_16_17_wire_logic_cluster/lc_4/cout
T_16_17_wire_logic_cluster/lc_5/in_3

Net : n1535
T_16_17_wire_logic_cluster/lc_3/cout
T_16_17_wire_logic_cluster/lc_4/in_3

Net : n1534
T_16_17_wire_logic_cluster/lc_2/cout
T_16_17_wire_logic_cluster/lc_3/in_3

Net : n1533
T_16_17_wire_logic_cluster/lc_1/cout
T_16_17_wire_logic_cluster/lc_2/in_3

Net : n1532
T_16_17_wire_logic_cluster/lc_0/cout
T_16_17_wire_logic_cluster/lc_1/in_3

Net : n1
T_12_20_wire_logic_cluster/lc_1/out
T_12_20_lc_trk_g3_1
T_12_20_input_2_0
T_12_20_wire_logic_cluster/lc_0/in_2

End 

Net : n1001_cascade_
T_9_20_wire_logic_cluster/lc_6/ltout
T_9_20_wire_logic_cluster/lc_7/in_2

End 

Net : n1012_cascade_
T_12_18_wire_logic_cluster/lc_1/ltout
T_12_18_wire_logic_cluster/lc_2/in_2

End 

Net : n1166_cascade_
T_12_19_wire_logic_cluster/lc_2/ltout
T_12_19_wire_logic_cluster/lc_3/in_2

End 

Net : n1167
T_9_19_wire_logic_cluster/lc_7/out
T_9_19_lc_trk_g1_7
T_9_19_wire_logic_cluster/lc_3/in_3

T_9_19_wire_logic_cluster/lc_7/out
T_9_19_lc_trk_g1_7
T_9_19_wire_logic_cluster/lc_1/in_1

T_9_19_wire_logic_cluster/lc_7/out
T_9_20_lc_trk_g1_7
T_9_20_wire_logic_cluster/lc_7/in_3

End 

Net : n11_cascade_
T_12_17_wire_logic_cluster/lc_1/ltout
T_12_17_wire_logic_cluster/lc_2/in_2

End 

Net : n12
T_12_17_wire_logic_cluster/lc_7/out
T_12_17_lc_trk_g2_7
T_12_17_wire_logic_cluster/lc_2/in_1

End 

Net : n1212
T_11_19_wire_logic_cluster/lc_5/out
T_12_19_lc_trk_g0_5
T_12_19_wire_logic_cluster/lc_0/in_1

T_11_19_wire_logic_cluster/lc_5/out
T_12_19_lc_trk_g1_5
T_12_19_wire_logic_cluster/lc_3/in_1

T_11_19_wire_logic_cluster/lc_5/out
T_11_20_lc_trk_g1_5
T_11_20_wire_logic_cluster/lc_3/in_3

T_11_19_wire_logic_cluster/lc_5/out
T_12_17_sp4_v_t_38
T_11_18_lc_trk_g2_6
T_11_18_wire_logic_cluster/lc_4/in_0

T_11_19_wire_logic_cluster/lc_5/out
T_11_18_lc_trk_g0_5
T_11_18_wire_logic_cluster/lc_3/in_0

T_11_19_wire_logic_cluster/lc_5/out
T_11_20_lc_trk_g1_5
T_11_20_wire_logic_cluster/lc_1/in_3

T_11_19_wire_logic_cluster/lc_5/out
T_12_17_sp4_v_t_38
T_11_18_lc_trk_g2_6
T_11_18_wire_logic_cluster/lc_0/in_0

T_11_19_wire_logic_cluster/lc_5/out
T_11_19_sp12_h_l_1
T_13_19_lc_trk_g0_6
T_13_19_wire_logic_cluster/lc_7/in_3

T_11_19_wire_logic_cluster/lc_5/out
T_11_19_sp12_h_l_1
T_13_19_lc_trk_g0_6
T_13_19_wire_logic_cluster/lc_4/in_0

T_11_19_wire_logic_cluster/lc_5/out
T_12_20_lc_trk_g2_5
T_12_20_wire_logic_cluster/lc_2/in_1

T_11_19_wire_logic_cluster/lc_5/out
T_12_20_lc_trk_g2_5
T_12_20_wire_logic_cluster/lc_4/in_1

T_11_19_wire_logic_cluster/lc_5/out
T_12_18_lc_trk_g3_5
T_12_18_input_2_0
T_12_18_wire_logic_cluster/lc_0/in_2

T_11_19_wire_logic_cluster/lc_5/out
T_11_19_sp12_h_l_1
T_11_19_sp4_h_l_0
T_14_19_sp4_v_t_37
T_13_20_lc_trk_g2_5
T_13_20_wire_logic_cluster/lc_4/in_3

T_11_19_wire_logic_cluster/lc_5/out
T_11_19_sp12_h_l_1
T_11_19_sp4_h_l_0
T_14_15_sp4_v_t_37
T_13_18_lc_trk_g2_5
T_13_18_wire_logic_cluster/lc_5/in_0

T_11_19_wire_logic_cluster/lc_5/out
T_11_19_sp12_h_l_1
T_11_19_sp4_h_l_0
T_14_15_sp4_v_t_37
T_13_18_lc_trk_g2_5
T_13_18_wire_logic_cluster/lc_3/in_0

T_11_19_wire_logic_cluster/lc_5/out
T_11_19_sp12_h_l_1
T_11_19_sp4_h_l_0
T_14_15_sp4_v_t_43
T_13_17_lc_trk_g0_6
T_13_17_wire_logic_cluster/lc_1/in_3

End 

Net : n1212_cascade_
T_11_19_wire_logic_cluster/lc_5/ltout
T_11_19_wire_logic_cluster/lc_6/in_2

End 

Net : n1220
T_11_19_wire_logic_cluster/lc_7/out
T_11_19_lc_trk_g2_7
T_11_19_wire_logic_cluster/lc_2/in_1

T_11_19_wire_logic_cluster/lc_7/out
T_11_19_sp4_h_l_3
T_13_19_lc_trk_g3_6
T_13_19_input_2_7
T_13_19_wire_logic_cluster/lc_7/in_2

T_11_19_wire_logic_cluster/lc_7/out
T_11_19_sp4_h_l_3
T_13_19_lc_trk_g3_6
T_13_19_wire_logic_cluster/lc_4/in_3

End 

Net : n1329
T_11_19_wire_logic_cluster/lc_3/out
T_11_19_lc_trk_g1_3
T_11_19_wire_logic_cluster/lc_1/in_3

T_11_19_wire_logic_cluster/lc_3/out
T_10_19_lc_trk_g2_3
T_10_19_wire_logic_cluster/lc_6/in_3

T_11_19_wire_logic_cluster/lc_3/out
T_11_18_lc_trk_g1_3
T_11_18_wire_logic_cluster/lc_2/in_0

T_11_19_wire_logic_cluster/lc_3/out
T_5_19_sp12_h_l_1
T_13_19_lc_trk_g0_2
T_13_19_wire_logic_cluster/lc_6/in_0

T_11_19_wire_logic_cluster/lc_3/out
T_11_18_sp4_v_t_38
T_11_21_lc_trk_g0_6
T_11_21_wire_logic_cluster/lc_1/in_1

T_11_19_wire_logic_cluster/lc_3/out
T_10_20_lc_trk_g0_3
T_10_20_wire_logic_cluster/lc_6/in_3

T_11_19_wire_logic_cluster/lc_3/out
T_12_20_lc_trk_g3_3
T_12_20_wire_logic_cluster/lc_1/in_3

T_11_19_wire_logic_cluster/lc_3/out
T_10_20_lc_trk_g1_3
T_10_20_wire_logic_cluster/lc_1/in_3

T_11_19_wire_logic_cluster/lc_3/out
T_12_20_lc_trk_g3_3
T_12_20_wire_logic_cluster/lc_6/in_0

T_11_19_wire_logic_cluster/lc_3/out
T_12_16_sp4_v_t_47
T_12_17_lc_trk_g3_7
T_12_17_wire_logic_cluster/lc_3/in_1

T_11_19_wire_logic_cluster/lc_3/out
T_12_18_sp4_v_t_39
T_12_21_lc_trk_g1_7
T_12_21_wire_logic_cluster/lc_3/in_1

T_11_19_wire_logic_cluster/lc_3/out
T_11_18_sp4_v_t_38
T_10_21_lc_trk_g2_6
T_10_21_wire_logic_cluster/lc_3/in_1

T_11_19_wire_logic_cluster/lc_3/out
T_11_18_sp4_v_t_38
T_10_21_lc_trk_g2_6
T_10_21_wire_logic_cluster/lc_5/in_3

T_11_19_wire_logic_cluster/lc_3/out
T_12_16_sp4_v_t_47
T_12_17_lc_trk_g3_7
T_12_17_wire_logic_cluster/lc_7/in_1

T_11_19_wire_logic_cluster/lc_3/out
T_12_16_sp4_v_t_47
T_13_20_sp4_h_l_4
T_13_20_lc_trk_g0_1
T_13_20_wire_logic_cluster/lc_0/in_1

T_11_19_wire_logic_cluster/lc_3/out
T_11_19_sp4_h_l_11
T_14_15_sp4_v_t_46
T_13_17_lc_trk_g0_0
T_13_17_wire_logic_cluster/lc_7/in_1

End 

Net : n1347
T_13_18_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g1_3
T_13_18_wire_logic_cluster/lc_2/in_0

T_13_18_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g1_3
T_13_18_wire_logic_cluster/lc_0/in_0

T_13_18_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g0_3
T_13_18_input_2_1
T_13_18_wire_logic_cluster/lc_1/in_2

T_13_18_wire_logic_cluster/lc_3/out
T_12_18_lc_trk_g3_3
T_12_18_wire_logic_cluster/lc_1/in_1

T_13_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_3
T_11_18_lc_trk_g0_6
T_11_18_wire_logic_cluster/lc_6/in_0

End 

Net : n1347_cascade_
T_13_18_wire_logic_cluster/lc_3/ltout
T_13_18_wire_logic_cluster/lc_4/in_2

End 

Net : n1357_cascade_
T_15_19_wire_logic_cluster/lc_1/ltout
T_15_19_wire_logic_cluster/lc_2/in_2

End 

Net : n1363_cascade_
T_10_21_wire_logic_cluster/lc_2/ltout
T_10_21_wire_logic_cluster/lc_3/in_2

End 

Net : n1382
T_10_21_wire_logic_cluster/lc_3/out
T_11_20_sp4_v_t_39
T_11_21_lc_trk_g2_7
T_11_21_wire_logic_cluster/lc_6/in_1

End 

Net : n1385
T_13_18_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g3_0
T_12_18_wire_logic_cluster/lc_2/in_3

T_13_18_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g3_0
T_12_18_wire_logic_cluster/lc_4/in_3

T_13_18_wire_logic_cluster/lc_0/out
T_12_19_lc_trk_g1_0
T_12_19_wire_logic_cluster/lc_5/in_0

T_13_18_wire_logic_cluster/lc_0/out
T_12_19_lc_trk_g1_0
T_12_19_wire_logic_cluster/lc_7/in_0

End 

Net : n1387_cascade_
T_15_19_wire_logic_cluster/lc_2/ltout
T_15_19_wire_logic_cluster/lc_3/in_2

End 

Net : n1389
T_11_18_wire_logic_cluster/lc_7/out
T_11_19_lc_trk_g0_7
T_11_19_wire_logic_cluster/lc_4/in_1

T_11_18_wire_logic_cluster/lc_7/out
T_10_19_lc_trk_g0_7
T_10_19_wire_logic_cluster/lc_6/in_1

End 

Net : n1399_cascade_
T_10_19_wire_logic_cluster/lc_6/ltout
T_10_19_wire_logic_cluster/lc_7/in_2

End 

Net : n1405
T_13_18_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g3_1
T_12_18_wire_logic_cluster/lc_7/in_1

T_13_18_wire_logic_cluster/lc_1/out
T_12_17_lc_trk_g2_1
T_12_17_wire_logic_cluster/lc_3/in_0

End 

Net : n1410_cascade_
T_12_17_wire_logic_cluster/lc_3/ltout
T_12_17_wire_logic_cluster/lc_4/in_2

End 

Net : n1415_cascade_
T_12_21_wire_logic_cluster/lc_2/ltout
T_12_21_wire_logic_cluster/lc_3/in_2

End 

Net : n1420
T_12_21_wire_logic_cluster/lc_3/out
T_11_21_lc_trk_g3_3
T_11_21_wire_logic_cluster/lc_7/in_1

End 

Net : n14_adj_133
T_11_18_wire_logic_cluster/lc_5/out
T_12_17_sp4_v_t_43
T_11_20_lc_trk_g3_3
T_11_20_wire_logic_cluster/lc_4/in_0

T_11_18_wire_logic_cluster/lc_5/out
T_12_17_sp4_v_t_43
T_11_20_lc_trk_g3_3
T_11_20_wire_logic_cluster/lc_2/in_0

T_11_18_wire_logic_cluster/lc_5/out
T_12_17_lc_trk_g2_5
T_12_17_wire_logic_cluster/lc_6/in_3

T_11_18_wire_logic_cluster/lc_5/out
T_12_17_sp4_v_t_43
T_12_20_lc_trk_g1_3
T_12_20_wire_logic_cluster/lc_3/in_3

T_11_18_wire_logic_cluster/lc_5/out
T_12_17_sp4_v_t_43
T_12_20_lc_trk_g1_3
T_12_20_wire_logic_cluster/lc_5/in_3

T_11_18_wire_logic_cluster/lc_5/out
T_11_16_sp4_v_t_39
T_12_20_sp4_h_l_8
T_13_20_lc_trk_g2_0
T_13_20_input_2_2
T_13_20_wire_logic_cluster/lc_2/in_2

End 

Net : n14_adj_135
T_10_19_wire_logic_cluster/lc_3/out
T_9_19_lc_trk_g3_3
T_9_19_input_2_0
T_9_19_wire_logic_cluster/lc_0/in_2

End 

Net : n1166
T_12_19_wire_logic_cluster/lc_2/out
T_11_19_lc_trk_g3_2
T_11_19_wire_logic_cluster/lc_6/in_3

T_12_19_wire_logic_cluster/lc_2/out
T_12_19_sp4_h_l_9
T_13_19_lc_trk_g3_1
T_13_19_wire_logic_cluster/lc_7/in_1

T_12_19_wire_logic_cluster/lc_2/out
T_12_19_sp4_h_l_9
T_13_19_lc_trk_g3_1
T_13_19_input_2_4
T_13_19_wire_logic_cluster/lc_4/in_2

T_12_19_wire_logic_cluster/lc_2/out
T_12_18_lc_trk_g0_2
T_12_18_wire_logic_cluster/lc_0/in_0

T_12_19_wire_logic_cluster/lc_2/out
T_13_20_lc_trk_g2_2
T_13_20_wire_logic_cluster/lc_4/in_0

T_12_19_wire_logic_cluster/lc_2/out
T_11_20_lc_trk_g1_2
T_11_20_wire_logic_cluster/lc_3/in_0

T_12_19_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g2_2
T_11_18_wire_logic_cluster/lc_3/in_3

T_12_19_wire_logic_cluster/lc_2/out
T_11_20_lc_trk_g1_2
T_11_20_wire_logic_cluster/lc_1/in_0

End 

Net : GB_BUFFER_clk_c_THRU_CO
T_16_7_wire_logic_cluster/lc_4/out
T_14_7_sp4_h_l_5
T_13_3_sp4_v_t_47
T_13_0_span4_vert_34
T_13_0_lc_trk_g1_2
T_16_0_wire_pll/REFERENCECLK

End 

Net : bfn_12_11_0_
Net : bfn_3_12_0_
Net : bfn_6_11_0_
Net : char_11
T_12_18_wire_logic_cluster/lc_4/out
T_12_18_lc_trk_g3_4
T_12_18_wire_logic_cluster/lc_7/in_0

T_12_18_wire_logic_cluster/lc_4/out
T_12_18_lc_trk_g3_4
T_12_18_wire_logic_cluster/lc_6/in_3

T_12_18_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g1_4
T_12_17_wire_logic_cluster/lc_1/in_0

End 

Net : char_13_cascade_
T_12_17_wire_logic_cluster/lc_0/ltout
T_12_17_wire_logic_cluster/lc_1/in_2

End 

Net : char_17
T_13_18_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g0_7
T_13_19_wire_logic_cluster/lc_0/in_1

T_13_18_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g0_7
T_13_19_wire_logic_cluster/lc_6/in_1

T_13_18_wire_logic_cluster/lc_7/out
T_13_17_sp4_v_t_46
T_13_20_lc_trk_g0_6
T_13_20_wire_logic_cluster/lc_1/in_1

T_13_18_wire_logic_cluster/lc_7/out
T_13_13_sp12_v_t_22
T_13_22_lc_trk_g2_6
T_13_22_wire_logic_cluster/lc_1/in_1

End 

Net : char_19
T_12_19_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g1_1
T_13_19_wire_logic_cluster/lc_0/in_0

T_12_19_wire_logic_cluster/lc_1/out
T_11_19_lc_trk_g3_1
T_11_19_wire_logic_cluster/lc_4/in_0

End 

Net : char_20
T_13_17_wire_logic_cluster/lc_6/out
T_13_17_lc_trk_g2_6
T_13_17_wire_logic_cluster/lc_2/in_0

End 

Net : char_22
T_13_17_wire_logic_cluster/lc_1/out
T_13_17_lc_trk_g1_1
T_13_17_wire_logic_cluster/lc_7/in_3

End 

Net : char_22_cascade_
T_13_17_wire_logic_cluster/lc_1/ltout
T_13_17_wire_logic_cluster/lc_2/in_2

End 

Net : char_36
T_13_20_wire_logic_cluster/lc_2/out
T_13_20_lc_trk_g3_2
T_13_20_wire_logic_cluster/lc_1/in_0

T_13_20_wire_logic_cluster/lc_2/out
T_13_19_sp4_v_t_36
T_13_22_lc_trk_g1_4
T_13_22_wire_logic_cluster/lc_1/in_0

End 

Net : char_42
T_11_20_wire_logic_cluster/lc_4/out
T_10_20_lc_trk_g3_4
T_10_20_input_2_5
T_10_20_wire_logic_cluster/lc_5/in_2

T_11_20_wire_logic_cluster/lc_4/out
T_10_20_lc_trk_g3_4
T_10_20_wire_logic_cluster/lc_6/in_1

End 

Net : char_43
T_11_20_wire_logic_cluster/lc_6/out
T_10_20_lc_trk_g2_6
T_10_20_wire_logic_cluster/lc_5/in_1

End 

Net : char_50
T_11_20_wire_logic_cluster/lc_0/out
T_11_21_lc_trk_g0_0
T_11_21_input_2_2
T_11_21_wire_logic_cluster/lc_2/in_2

End 

Net : n1582_cascade_
T_15_19_wire_logic_cluster/lc_3/ltout
T_15_19_wire_logic_cluster/lc_4/in_2

End 

Net : n1590
T_15_19_wire_logic_cluster/lc_4/out
T_14_19_lc_trk_g3_4
T_14_19_input_2_5
T_14_19_wire_logic_cluster/lc_5/in_2

End 

Net : n15_adj_136_cascade_
T_9_19_wire_logic_cluster/lc_0/ltout
T_9_19_wire_logic_cluster/lc_1/in_2

End 

Net : n16
T_13_19_wire_logic_cluster/lc_6/out
T_13_19_lc_trk_g2_6
T_13_19_wire_logic_cluster/lc_1/in_3

End 

Net : char_5_cascade_
T_12_18_wire_logic_cluster/lc_5/ltout
T_12_18_wire_logic_cluster/lc_6/in_2

End 

Net : n17_cascade_
T_13_19_wire_logic_cluster/lc_0/ltout
T_13_19_wire_logic_cluster/lc_1/in_2

End 

Net : char_60
T_12_19_wire_logic_cluster/lc_7/out
T_11_20_lc_trk_g1_7
T_11_20_wire_logic_cluster/lc_7/in_3

T_12_19_wire_logic_cluster/lc_7/out
T_12_18_sp4_v_t_46
T_11_21_lc_trk_g3_6
T_11_21_wire_logic_cluster/lc_2/in_1

T_12_19_wire_logic_cluster/lc_7/out
T_12_18_sp4_v_t_46
T_11_21_lc_trk_g3_6
T_11_21_wire_logic_cluster/lc_3/in_0

End 

Net : n1928
T_10_19_wire_logic_cluster/lc_4/out
T_10_19_lc_trk_g2_4
T_10_19_wire_logic_cluster/lc_3/in_1

T_10_19_wire_logic_cluster/lc_4/out
T_9_19_lc_trk_g3_4
T_9_19_wire_logic_cluster/lc_0/in_1

T_10_19_wire_logic_cluster/lc_4/out
T_9_19_lc_trk_g3_4
T_9_19_wire_logic_cluster/lc_3/in_0

T_10_19_wire_logic_cluster/lc_4/out
T_9_19_lc_trk_g3_4
T_9_19_wire_logic_cluster/lc_1/in_0

End 

Net : n1928_cascade_
T_10_19_wire_logic_cluster/lc_4/ltout
T_10_19_wire_logic_cluster/lc_5/in_2

End 

Net : n1934_cascade_
T_12_20_wire_logic_cluster/lc_4/ltout
T_12_20_wire_logic_cluster/lc_5/in_2

End 

Net : n1946_cascade_
T_10_20_wire_logic_cluster/lc_5/ltout
T_10_20_wire_logic_cluster/lc_6/in_2

End 

Net : n1949_cascade_
T_10_20_wire_logic_cluster/lc_6/ltout
T_10_20_wire_logic_cluster/lc_7/in_2

End 

Net : n1952
T_11_21_wire_logic_cluster/lc_2/out
T_10_21_lc_trk_g3_2
T_10_21_wire_logic_cluster/lc_5/in_0

End 

Net : n1955_cascade_
T_10_21_wire_logic_cluster/lc_5/ltout
T_10_21_wire_logic_cluster/lc_6/in_2

End 

Net : n1970_cascade_
T_13_20_wire_logic_cluster/lc_0/ltout
T_13_20_wire_logic_cluster/lc_1/in_2

End 

Net : n1994
T_13_18_wire_logic_cluster/lc_6/out
T_13_17_lc_trk_g1_6
T_13_17_wire_logic_cluster/lc_1/in_0

End 

Net : n19_cascade_
T_13_17_wire_logic_cluster/lc_2/ltout
T_13_17_wire_logic_cluster/lc_3/in_2

End 

Net : n2
T_12_18_wire_logic_cluster/lc_7/out
T_12_17_sp4_v_t_46
T_12_20_lc_trk_g0_6
T_12_20_wire_logic_cluster/lc_0/in_0

End 

Net : n20
T_13_17_wire_logic_cluster/lc_7/out
T_13_17_lc_trk_g3_7
T_13_17_wire_logic_cluster/lc_3/in_1

End 

Net : n24
T_13_22_wire_logic_cluster/lc_1/out
T_13_22_sp4_h_l_7
T_12_18_sp4_v_t_37
T_11_21_lc_trk_g2_5
T_11_21_wire_logic_cluster/lc_7/in_0

End 

Net : char_61
T_12_20_wire_logic_cluster/lc_7/out
T_12_20_lc_trk_g0_7
T_12_20_wire_logic_cluster/lc_6/in_1

T_12_20_wire_logic_cluster/lc_7/out
T_11_20_lc_trk_g3_7
T_11_20_wire_logic_cluster/lc_7/in_1

T_12_20_wire_logic_cluster/lc_7/out
T_12_20_sp4_h_l_3
T_11_20_sp4_v_t_38
T_11_21_lc_trk_g2_6
T_11_21_wire_logic_cluster/lc_3/in_1

End 

Net : char_code_0
T_12_19_wire_logic_cluster/lc_0/out
T_12_20_lc_trk_g1_0
T_12_20_input_2_7
T_12_20_wire_logic_cluster/lc_7/in_2

T_12_19_wire_logic_cluster/lc_0/out
T_11_19_lc_trk_g3_0
T_11_19_wire_logic_cluster/lc_3/in_0

T_12_19_wire_logic_cluster/lc_0/out
T_12_17_sp4_v_t_45
T_12_21_lc_trk_g1_0
T_12_21_wire_logic_cluster/lc_1/in_0

T_12_19_wire_logic_cluster/lc_0/out
T_13_18_lc_trk_g3_0
T_13_18_wire_logic_cluster/lc_2/in_3

T_12_19_wire_logic_cluster/lc_0/out
T_13_20_lc_trk_g3_0
T_13_20_wire_logic_cluster/lc_2/in_3

T_12_19_wire_logic_cluster/lc_0/out
T_12_17_sp4_v_t_45
T_11_20_lc_trk_g3_5
T_11_20_input_2_6
T_11_20_wire_logic_cluster/lc_6/in_2

T_12_19_wire_logic_cluster/lc_0/out
T_13_18_lc_trk_g3_0
T_13_18_wire_logic_cluster/lc_0/in_3

T_12_19_wire_logic_cluster/lc_0/out
T_13_16_sp4_v_t_41
T_13_17_lc_trk_g2_1
T_13_17_wire_logic_cluster/lc_5/in_0

T_12_19_wire_logic_cluster/lc_0/out
T_12_17_sp4_v_t_45
T_11_21_lc_trk_g2_0
T_11_21_wire_logic_cluster/lc_0/in_0

T_12_19_wire_logic_cluster/lc_0/out
T_12_17_sp4_v_t_45
T_9_21_sp4_h_l_8
T_10_21_lc_trk_g2_0
T_10_21_input_2_2
T_10_21_wire_logic_cluster/lc_2/in_2

End 

Net : char_code_0_cascade_
T_12_19_wire_logic_cluster/lc_0/ltout
T_12_19_wire_logic_cluster/lc_1/in_2

End 

Net : char_code_1
T_9_19_wire_logic_cluster/lc_1/out
T_9_19_sp4_h_l_7
T_11_19_lc_trk_g2_2
T_11_19_wire_logic_cluster/lc_6/in_0

T_9_19_wire_logic_cluster/lc_1/out
T_9_19_sp4_h_l_7
T_11_19_lc_trk_g2_2
T_11_19_wire_logic_cluster/lc_3/in_3

T_9_19_wire_logic_cluster/lc_1/out
T_9_19_sp4_h_l_7
T_13_19_sp4_h_l_10
T_12_19_lc_trk_g1_2
T_12_19_wire_logic_cluster/lc_1/in_0

T_9_19_wire_logic_cluster/lc_1/out
T_9_19_sp4_h_l_7
T_13_19_sp4_h_l_10
T_12_19_lc_trk_g1_2
T_12_19_wire_logic_cluster/lc_3/in_0

T_9_19_wire_logic_cluster/lc_1/out
T_9_19_sp4_h_l_7
T_12_19_sp4_v_t_42
T_11_20_lc_trk_g3_2
T_11_20_input_2_3
T_11_20_wire_logic_cluster/lc_3/in_2

T_9_19_wire_logic_cluster/lc_1/out
T_9_19_sp4_h_l_7
T_12_19_sp4_v_t_42
T_11_20_lc_trk_g3_2
T_11_20_wire_logic_cluster/lc_6/in_3

T_9_19_wire_logic_cluster/lc_1/out
T_10_17_sp4_v_t_46
T_10_21_lc_trk_g0_3
T_10_21_wire_logic_cluster/lc_2/in_3

T_9_19_wire_logic_cluster/lc_1/out
T_9_19_sp4_h_l_7
T_12_15_sp4_v_t_42
T_11_18_lc_trk_g3_2
T_11_18_wire_logic_cluster/lc_7/in_0

T_9_19_wire_logic_cluster/lc_1/out
T_9_19_sp4_h_l_7
T_12_15_sp4_v_t_42
T_11_18_lc_trk_g3_2
T_11_18_wire_logic_cluster/lc_4/in_1

T_9_19_wire_logic_cluster/lc_1/out
T_9_19_sp4_h_l_7
T_12_15_sp4_v_t_42
T_11_18_lc_trk_g3_2
T_11_18_input_2_3
T_11_18_wire_logic_cluster/lc_3/in_2

T_9_19_wire_logic_cluster/lc_1/out
T_9_19_sp4_h_l_7
T_12_19_sp4_v_t_42
T_11_20_lc_trk_g3_2
T_11_20_input_2_1
T_11_20_wire_logic_cluster/lc_1/in_2

T_9_19_wire_logic_cluster/lc_1/out
T_9_19_sp4_h_l_7
T_12_15_sp4_v_t_42
T_11_18_lc_trk_g3_2
T_11_18_wire_logic_cluster/lc_0/in_1

T_9_19_wire_logic_cluster/lc_1/out
T_9_19_sp4_h_l_7
T_13_19_sp4_h_l_3
T_13_19_lc_trk_g1_6
T_13_19_wire_logic_cluster/lc_7/in_0

T_9_19_wire_logic_cluster/lc_1/out
T_9_19_sp4_h_l_7
T_13_19_sp4_h_l_3
T_13_19_lc_trk_g1_6
T_13_19_wire_logic_cluster/lc_4/in_1

T_9_19_wire_logic_cluster/lc_1/out
T_9_19_sp4_h_l_7
T_12_19_sp4_v_t_37
T_11_21_lc_trk_g1_0
T_11_21_wire_logic_cluster/lc_0/in_3

T_9_19_wire_logic_cluster/lc_1/out
T_9_19_sp4_h_l_7
T_12_15_sp4_v_t_42
T_12_18_lc_trk_g1_2
T_12_18_wire_logic_cluster/lc_0/in_3

T_9_19_wire_logic_cluster/lc_1/out
T_10_19_sp4_h_l_2
T_13_15_sp4_v_t_39
T_13_18_lc_trk_g1_7
T_13_18_input_2_2
T_13_18_wire_logic_cluster/lc_2/in_2

T_9_19_wire_logic_cluster/lc_1/out
T_9_19_sp4_h_l_7
T_12_19_sp4_v_t_37
T_12_21_lc_trk_g2_0
T_12_21_wire_logic_cluster/lc_1/in_3

T_9_19_wire_logic_cluster/lc_1/out
T_10_19_sp4_h_l_2
T_13_19_sp4_v_t_39
T_13_20_lc_trk_g3_7
T_13_20_input_2_4
T_13_20_wire_logic_cluster/lc_4/in_2

T_9_19_wire_logic_cluster/lc_1/out
T_10_19_sp4_h_l_2
T_13_15_sp4_v_t_39
T_13_18_lc_trk_g1_7
T_13_18_input_2_0
T_13_18_wire_logic_cluster/lc_0/in_2

T_9_19_wire_logic_cluster/lc_1/out
T_10_19_sp4_h_l_2
T_13_15_sp4_v_t_39
T_13_18_lc_trk_g1_7
T_13_18_wire_logic_cluster/lc_5/in_1

T_9_19_wire_logic_cluster/lc_1/out
T_10_19_sp4_h_l_2
T_13_15_sp4_v_t_39
T_13_18_lc_trk_g1_7
T_13_18_wire_logic_cluster/lc_3/in_1

T_9_19_wire_logic_cluster/lc_1/out
T_10_19_sp4_h_l_2
T_13_19_sp4_v_t_39
T_13_20_lc_trk_g3_7
T_13_20_wire_logic_cluster/lc_7/in_3

T_9_19_wire_logic_cluster/lc_1/out
T_10_19_sp4_h_l_2
T_13_15_sp4_v_t_39
T_13_17_lc_trk_g3_2
T_13_17_input_2_1
T_13_17_wire_logic_cluster/lc_1/in_2

T_9_19_wire_logic_cluster/lc_1/out
T_10_19_sp4_h_l_2
T_13_15_sp4_v_t_39
T_13_17_lc_trk_g3_2
T_13_17_input_2_5
T_13_17_wire_logic_cluster/lc_5/in_2

End 

Net : char_code_2
T_11_19_wire_logic_cluster/lc_2/out
T_11_19_lc_trk_g1_2
T_11_19_wire_logic_cluster/lc_6/in_1

T_11_19_wire_logic_cluster/lc_2/out
T_12_19_lc_trk_g0_2
T_12_19_wire_logic_cluster/lc_1/in_3

T_11_19_wire_logic_cluster/lc_2/out
T_12_19_lc_trk_g0_2
T_12_19_wire_logic_cluster/lc_3/in_3

T_11_19_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g0_2
T_11_18_wire_logic_cluster/lc_5/in_3

T_11_19_wire_logic_cluster/lc_2/out
T_11_20_lc_trk_g0_2
T_11_20_wire_logic_cluster/lc_3/in_1

T_11_19_wire_logic_cluster/lc_2/out
T_11_20_lc_trk_g0_2
T_11_20_wire_logic_cluster/lc_6/in_0

T_11_19_wire_logic_cluster/lc_2/out
T_11_20_lc_trk_g0_2
T_11_20_wire_logic_cluster/lc_0/in_0

T_11_19_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g0_2
T_11_18_wire_logic_cluster/lc_1/in_3

T_11_19_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g0_2
T_11_18_wire_logic_cluster/lc_7/in_1

T_11_19_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g0_2
T_11_18_wire_logic_cluster/lc_3/in_1

T_11_19_wire_logic_cluster/lc_2/out
T_11_20_lc_trk_g0_2
T_11_20_wire_logic_cluster/lc_1/in_1

T_11_19_wire_logic_cluster/lc_2/out
T_11_18_sp4_v_t_36
T_11_21_lc_trk_g1_4
T_11_21_wire_logic_cluster/lc_1/in_0

T_11_19_wire_logic_cluster/lc_2/out
T_12_18_lc_trk_g3_2
T_12_18_wire_logic_cluster/lc_1/in_0

T_11_19_wire_logic_cluster/lc_2/out
T_12_18_lc_trk_g3_2
T_12_18_wire_logic_cluster/lc_0/in_1

T_11_19_wire_logic_cluster/lc_2/out
T_11_18_sp4_v_t_36
T_12_18_sp4_h_l_6
T_13_18_lc_trk_g3_6
T_13_18_wire_logic_cluster/lc_6/in_3

T_11_19_wire_logic_cluster/lc_2/out
T_12_16_sp4_v_t_45
T_12_17_lc_trk_g3_5
T_12_17_wire_logic_cluster/lc_0/in_0

T_11_19_wire_logic_cluster/lc_2/out
T_11_18_sp4_v_t_36
T_12_18_sp4_h_l_6
T_13_18_lc_trk_g3_6
T_13_18_wire_logic_cluster/lc_4/in_3

T_11_19_wire_logic_cluster/lc_2/out
T_11_18_sp4_v_t_36
T_12_18_sp4_h_l_6
T_13_18_lc_trk_g3_6
T_13_18_wire_logic_cluster/lc_2/in_1

T_11_19_wire_logic_cluster/lc_2/out
T_12_16_sp4_v_t_45
T_12_20_sp4_v_t_46
T_12_21_lc_trk_g2_6
T_12_21_wire_logic_cluster/lc_1/in_1

T_11_19_wire_logic_cluster/lc_2/out
T_12_16_sp4_v_t_45
T_12_20_sp4_v_t_46
T_13_20_sp4_h_l_11
T_13_20_lc_trk_g1_6
T_13_20_wire_logic_cluster/lc_4/in_1

T_11_19_wire_logic_cluster/lc_2/out
T_11_18_sp4_v_t_36
T_12_18_sp4_h_l_6
T_13_18_lc_trk_g3_6
T_13_18_wire_logic_cluster/lc_0/in_1

T_11_19_wire_logic_cluster/lc_2/out
T_11_18_sp4_v_t_36
T_12_18_sp4_h_l_6
T_13_18_lc_trk_g3_6
T_13_18_wire_logic_cluster/lc_1/in_0

T_11_19_wire_logic_cluster/lc_2/out
T_11_18_sp4_v_t_36
T_10_21_lc_trk_g2_4
T_10_21_wire_logic_cluster/lc_2/in_0

T_11_19_wire_logic_cluster/lc_2/out
T_12_16_sp4_v_t_45
T_12_20_sp4_v_t_46
T_13_20_sp4_h_l_11
T_13_20_lc_trk_g1_6
T_13_20_wire_logic_cluster/lc_7/in_0

T_11_19_wire_logic_cluster/lc_2/out
T_11_19_sp4_h_l_9
T_14_15_sp4_v_t_38
T_13_17_lc_trk_g1_3
T_13_17_wire_logic_cluster/lc_5/in_1

End 

Net : char_code_2_cascade_
T_11_19_wire_logic_cluster/lc_2/ltout
T_11_19_wire_logic_cluster/lc_3/in_2

End 

Net : char_code_3
T_9_19_wire_logic_cluster/lc_3/out
T_9_19_sp4_h_l_11
T_11_19_lc_trk_g3_6
T_11_19_wire_logic_cluster/lc_0/in_3

T_9_19_wire_logic_cluster/lc_3/out
T_9_19_sp4_h_l_11
T_11_19_lc_trk_g2_6
T_11_19_wire_logic_cluster/lc_3/in_1

T_9_19_wire_logic_cluster/lc_3/out
T_9_19_sp4_h_l_11
T_13_19_sp4_h_l_7
T_12_19_lc_trk_g0_7
T_12_19_input_2_5
T_12_19_wire_logic_cluster/lc_5/in_2

T_9_19_wire_logic_cluster/lc_3/out
T_9_19_sp4_h_l_11
T_13_19_sp4_h_l_7
T_12_19_lc_trk_g1_7
T_12_19_wire_logic_cluster/lc_1/in_1

T_9_19_wire_logic_cluster/lc_3/out
T_9_19_sp4_h_l_11
T_13_19_sp4_h_l_7
T_12_19_lc_trk_g0_7
T_12_19_wire_logic_cluster/lc_4/in_3

T_9_19_wire_logic_cluster/lc_3/out
T_9_19_sp4_h_l_11
T_13_19_sp4_h_l_7
T_12_19_lc_trk_g1_7
T_12_19_wire_logic_cluster/lc_7/in_3

T_9_19_wire_logic_cluster/lc_3/out
T_9_19_sp4_h_l_11
T_12_19_sp4_v_t_46
T_11_20_lc_trk_g3_6
T_11_20_wire_logic_cluster/lc_4/in_3

T_9_19_wire_logic_cluster/lc_3/out
T_9_19_sp4_h_l_11
T_12_19_sp4_v_t_46
T_11_20_lc_trk_g3_6
T_11_20_wire_logic_cluster/lc_6/in_1

T_9_19_wire_logic_cluster/lc_3/out
T_9_19_sp4_h_l_11
T_12_19_sp4_v_t_46
T_11_20_lc_trk_g3_6
T_11_20_wire_logic_cluster/lc_2/in_3

T_9_19_wire_logic_cluster/lc_3/out
T_9_19_sp4_h_l_11
T_12_19_sp4_v_t_46
T_11_20_lc_trk_g3_6
T_11_20_wire_logic_cluster/lc_0/in_3

T_9_19_wire_logic_cluster/lc_3/out
T_9_19_sp4_h_l_11
T_12_15_sp4_v_t_46
T_11_18_lc_trk_g3_6
T_11_18_wire_logic_cluster/lc_1/in_0

T_9_19_wire_logic_cluster/lc_3/out
T_10_18_sp4_v_t_39
T_10_21_lc_trk_g0_7
T_10_21_wire_logic_cluster/lc_2/in_1

T_9_19_wire_logic_cluster/lc_3/out
T_9_19_sp4_h_l_11
T_12_15_sp4_v_t_46
T_11_18_lc_trk_g3_6
T_11_18_wire_logic_cluster/lc_6/in_1

T_9_19_wire_logic_cluster/lc_3/out
T_9_19_sp4_h_l_11
T_12_19_sp4_v_t_46
T_12_20_lc_trk_g2_6
T_12_20_wire_logic_cluster/lc_3/in_1

T_9_19_wire_logic_cluster/lc_3/out
T_9_19_sp4_h_l_11
T_12_15_sp4_v_t_46
T_12_18_lc_trk_g0_6
T_12_18_wire_logic_cluster/lc_2/in_0

T_9_19_wire_logic_cluster/lc_3/out
T_9_19_sp4_h_l_11
T_12_19_sp4_v_t_46
T_12_20_lc_trk_g2_6
T_12_20_wire_logic_cluster/lc_5/in_1

T_9_19_wire_logic_cluster/lc_3/out
T_9_19_sp4_h_l_11
T_12_15_sp4_v_t_46
T_12_18_lc_trk_g0_6
T_12_18_input_2_4
T_12_18_wire_logic_cluster/lc_4/in_2

T_9_19_wire_logic_cluster/lc_3/out
T_9_19_sp4_h_l_11
T_12_15_sp4_v_t_46
T_12_18_lc_trk_g0_6
T_12_18_wire_logic_cluster/lc_5/in_3

T_9_19_wire_logic_cluster/lc_3/out
T_9_19_sp4_h_l_11
T_12_19_sp4_v_t_46
T_12_20_lc_trk_g2_6
T_12_20_wire_logic_cluster/lc_7/in_3

T_9_19_wire_logic_cluster/lc_3/out
T_9_19_sp4_h_l_11
T_12_19_sp4_v_t_46
T_11_21_lc_trk_g2_3
T_11_21_wire_logic_cluster/lc_0/in_1

T_9_19_wire_logic_cluster/lc_3/out
T_10_18_sp4_v_t_39
T_11_18_sp4_h_l_2
T_13_18_lc_trk_g3_7
T_13_18_wire_logic_cluster/lc_6/in_0

T_9_19_wire_logic_cluster/lc_3/out
T_9_19_sp4_h_l_11
T_12_15_sp4_v_t_46
T_12_17_lc_trk_g2_3
T_12_17_wire_logic_cluster/lc_0/in_3

T_9_19_wire_logic_cluster/lc_3/out
T_9_19_sp4_h_l_11
T_12_15_sp4_v_t_46
T_12_17_lc_trk_g2_3
T_12_17_wire_logic_cluster/lc_6/in_1

T_9_19_wire_logic_cluster/lc_3/out
T_10_18_sp4_v_t_39
T_11_18_sp4_h_l_2
T_13_18_lc_trk_g3_7
T_13_18_wire_logic_cluster/lc_7/in_3

T_9_19_wire_logic_cluster/lc_3/out
T_9_19_sp4_h_l_11
T_12_19_sp4_v_t_46
T_12_21_lc_trk_g3_3
T_12_21_wire_logic_cluster/lc_2/in_0

T_9_19_wire_logic_cluster/lc_3/out
T_10_18_sp4_v_t_39
T_11_18_sp4_h_l_2
T_14_18_sp4_v_t_39
T_13_20_lc_trk_g0_2
T_13_20_wire_logic_cluster/lc_5/in_3

T_9_19_wire_logic_cluster/lc_3/out
T_10_18_sp4_v_t_39
T_11_18_sp4_h_l_2
T_14_18_sp4_v_t_39
T_13_20_lc_trk_g0_2
T_13_20_wire_logic_cluster/lc_2/in_0

T_9_19_wire_logic_cluster/lc_3/out
T_10_18_sp4_v_t_39
T_11_18_sp4_h_l_2
T_13_18_lc_trk_g3_7
T_13_18_wire_logic_cluster/lc_1/in_3

T_9_19_wire_logic_cluster/lc_3/out
T_10_18_sp4_v_t_39
T_11_18_sp4_h_l_2
T_14_14_sp4_v_t_45
T_13_17_lc_trk_g3_5
T_13_17_wire_logic_cluster/lc_1/in_1

T_9_19_wire_logic_cluster/lc_3/out
T_10_18_sp4_v_t_39
T_11_18_sp4_h_l_2
T_14_14_sp4_v_t_45
T_13_17_lc_trk_g3_5
T_13_17_wire_logic_cluster/lc_6/in_0

T_9_19_wire_logic_cluster/lc_3/out
T_10_18_sp4_v_t_39
T_11_18_sp4_h_l_2
T_14_18_sp4_v_t_39
T_13_21_lc_trk_g2_7
T_13_21_wire_logic_cluster/lc_3/in_0

End 

Net : clk_c
T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_io_cluster/io_0/gbout
T_0_0_padin_5
T_0_0_glb_netwk_5
T_16_7_glb2local_1
T_16_7_lc_trk_g0_5
T_16_7_wire_logic_cluster/lc_4/in_3

End 

Net : n32_cascade_
T_10_20_wire_logic_cluster/lc_1/ltout
T_10_20_wire_logic_cluster/lc_2/in_2

End 

Net : CONSTANT_ONE_NET
T_16_7_wire_logic_cluster/lc_1/out
T_17_7_sp4_h_l_2
T_20_3_sp4_v_t_39
T_20_0_span4_vert_26
T_20_0_lc_trk_g1_2
T_16_0_wire_pll/RESET

T_16_7_wire_logic_cluster/lc_1/out
T_16_4_sp12_v_t_22
T_16_13_sp4_v_t_36
T_16_17_lc_trk_g0_1
T_16_17_input_2_1
T_16_17_wire_logic_cluster/lc_1/in_2

T_16_7_wire_logic_cluster/lc_1/out
T_16_4_sp12_v_t_22
T_16_13_sp4_v_t_36
T_16_17_lc_trk_g0_1
T_16_17_wire_logic_cluster/lc_2/in_1

T_16_7_wire_logic_cluster/lc_1/out
T_16_4_sp12_v_t_22
T_16_13_sp4_v_t_36
T_16_17_lc_trk_g0_1
T_16_17_input_2_3
T_16_17_wire_logic_cluster/lc_3/in_2

T_16_7_wire_logic_cluster/lc_1/out
T_16_4_sp12_v_t_22
T_16_13_sp4_v_t_36
T_16_17_lc_trk_g0_1
T_16_17_wire_logic_cluster/lc_4/in_1

T_16_7_wire_logic_cluster/lc_1/out
T_16_4_sp12_v_t_22
T_16_13_sp4_v_t_36
T_16_17_lc_trk_g0_1
T_16_17_input_2_5
T_16_17_wire_logic_cluster/lc_5/in_2

T_16_7_wire_logic_cluster/lc_1/out
T_16_4_sp12_v_t_22
T_16_13_sp4_v_t_36
T_16_17_lc_trk_g0_1
T_16_17_wire_logic_cluster/lc_6/in_1

T_16_7_wire_logic_cluster/lc_1/out
T_16_4_sp12_v_t_22
T_16_13_sp4_v_t_36
T_16_17_lc_trk_g0_1
T_16_17_input_2_7
T_16_17_wire_logic_cluster/lc_7/in_2

T_16_7_wire_logic_cluster/lc_1/out
T_16_4_sp12_v_t_22
T_16_16_sp12_v_t_22
T_16_18_lc_trk_g3_5
T_16_18_input_2_2
T_16_18_wire_logic_cluster/lc_2/in_2

T_16_7_wire_logic_cluster/lc_1/out
T_16_4_sp12_v_t_22
T_16_16_sp12_v_t_22
T_16_18_lc_trk_g3_5
T_16_18_wire_logic_cluster/lc_3/in_1

T_16_7_wire_logic_cluster/lc_1/out
T_16_4_sp12_v_t_22
T_16_16_sp12_v_t_22
T_16_18_lc_trk_g3_5
T_16_18_input_2_4
T_16_18_wire_logic_cluster/lc_4/in_2

T_16_7_wire_logic_cluster/lc_1/out
T_16_4_sp12_v_t_22
T_16_16_sp12_v_t_22
T_16_18_lc_trk_g3_5
T_16_18_wire_logic_cluster/lc_5/in_1

T_16_7_wire_logic_cluster/lc_1/out
T_16_4_sp12_v_t_22
T_16_16_sp12_v_t_22
T_16_18_lc_trk_g3_5
T_16_18_input_2_6
T_16_18_wire_logic_cluster/lc_6/in_2

T_16_7_wire_logic_cluster/lc_1/out
T_16_4_sp12_v_t_22
T_16_16_sp12_v_t_22
T_16_18_lc_trk_g3_5
T_16_18_wire_logic_cluster/lc_7/in_1

T_16_7_wire_logic_cluster/lc_1/out
T_16_4_sp12_v_t_22
T_16_16_sp12_v_t_22
T_16_18_lc_trk_g3_5
T_16_18_input_2_0
T_16_18_wire_logic_cluster/lc_0/in_2

T_16_7_wire_logic_cluster/lc_1/out
T_16_4_sp12_v_t_22
T_16_16_sp12_v_t_22
T_16_18_lc_trk_g3_5
T_16_18_wire_logic_cluster/lc_1/in_1

T_16_7_wire_logic_cluster/lc_1/out
T_16_4_sp12_v_t_22
T_16_16_sp12_v_t_22
T_16_19_lc_trk_g2_2
T_16_19_input_2_0
T_16_19_wire_logic_cluster/lc_0/in_2

T_16_7_wire_logic_cluster/lc_1/out
T_16_4_sp12_v_t_22
T_16_16_sp12_v_t_22
T_16_19_lc_trk_g2_2
T_16_19_wire_logic_cluster/lc_1/in_1

T_16_7_wire_logic_cluster/lc_1/out
T_16_4_sp12_v_t_22
T_16_16_sp12_v_t_22
T_16_19_lc_trk_g2_2
T_16_19_input_2_2
T_16_19_wire_logic_cluster/lc_2/in_2

T_16_7_wire_logic_cluster/lc_1/out
T_16_4_sp12_v_t_22
T_16_16_sp12_v_t_22
T_16_19_lc_trk_g2_2
T_16_19_wire_logic_cluster/lc_3/in_1

T_16_7_wire_logic_cluster/lc_1/out
T_16_4_sp12_v_t_22
T_16_16_sp12_v_t_22
T_16_19_lc_trk_g2_2
T_16_19_input_2_4
T_16_19_wire_logic_cluster/lc_4/in_2

T_16_7_wire_logic_cluster/lc_1/out
T_16_4_sp12_v_t_22
T_16_16_sp12_v_t_22
T_16_19_lc_trk_g2_2
T_16_19_wire_logic_cluster/lc_5/in_1

T_16_7_wire_logic_cluster/lc_1/out
T_16_4_sp12_v_t_22
T_16_16_sp12_v_t_22
T_16_19_lc_trk_g2_2
T_16_19_input_2_6
T_16_19_wire_logic_cluster/lc_6/in_2

T_16_7_wire_logic_cluster/lc_1/out
T_16_4_sp12_v_t_22
T_16_16_sp12_v_t_22
T_16_19_lc_trk_g2_2
T_16_19_wire_logic_cluster/lc_7/in_1

T_16_7_wire_logic_cluster/lc_1/out
T_16_4_sp12_v_t_22
T_16_16_sp12_v_t_22
T_16_20_lc_trk_g2_1
T_16_20_wire_logic_cluster/lc_0/in_1

T_16_7_wire_logic_cluster/lc_1/out
T_16_4_sp12_v_t_22
T_16_16_sp12_v_t_22
T_16_20_lc_trk_g2_1
T_16_20_input_2_1
T_16_20_wire_logic_cluster/lc_1/in_2

T_16_7_wire_logic_cluster/lc_1/out
T_16_4_sp12_v_t_22
T_16_16_sp12_v_t_22
T_16_20_lc_trk_g2_1
T_16_20_wire_logic_cluster/lc_2/in_1

T_16_7_wire_logic_cluster/lc_1/out
T_16_4_sp12_v_t_22
T_16_16_sp12_v_t_22
T_16_20_lc_trk_g2_1
T_16_20_input_2_3
T_16_20_wire_logic_cluster/lc_3/in_2

T_16_7_wire_logic_cluster/lc_1/out
T_16_4_sp12_v_t_22
T_16_16_sp12_v_t_22
T_16_20_lc_trk_g2_1
T_16_20_wire_logic_cluster/lc_4/in_1

T_16_7_wire_logic_cluster/lc_1/out
T_16_4_sp12_v_t_22
T_16_16_sp12_v_t_22
T_16_20_lc_trk_g2_1
T_16_20_input_2_5
T_16_20_wire_logic_cluster/lc_5/in_2

T_16_7_wire_logic_cluster/lc_1/out
T_16_4_sp12_v_t_22
T_16_16_sp12_v_t_22
T_16_20_lc_trk_g2_1
T_16_20_wire_logic_cluster/lc_6/in_1

T_16_7_wire_logic_cluster/lc_1/out
T_16_4_sp12_v_t_22
T_16_16_sp12_v_t_22
T_16_20_lc_trk_g2_1
T_16_20_wire_logic_cluster/lc_7/in_0

End 

Net : generador.n1008
T_12_20_wire_logic_cluster/lc_3/out
T_11_21_lc_trk_g1_3
T_11_21_wire_logic_cluster/lc_6/in_0

End 

Net : generador.n1013
T_12_18_wire_logic_cluster/lc_2/out
T_12_17_lc_trk_g0_2
T_12_17_wire_logic_cluster/lc_4/in_0

End 

Net : generador.n1019
T_12_19_wire_logic_cluster/lc_5/out
T_11_20_lc_trk_g0_5
T_11_20_wire_logic_cluster/lc_5/in_0

End 

Net : n4
T_12_18_wire_logic_cluster/lc_6/out
T_12_19_lc_trk_g0_6
T_12_19_input_2_6
T_12_19_wire_logic_cluster/lc_6/in_2

End 

Net : n42
T_11_19_wire_logic_cluster/lc_4/out
T_10_19_lc_trk_g3_4
T_10_19_wire_logic_cluster/lc_7/in_0

End 

Net : n5
T_11_19_wire_logic_cluster/lc_1/out
T_12_19_lc_trk_g0_1
T_12_19_wire_logic_cluster/lc_6/in_1

End 

Net : n51
T_12_20_wire_logic_cluster/lc_6/out
T_11_20_lc_trk_g2_6
T_11_20_wire_logic_cluster/lc_5/in_1

End 

Net : n517
T_9_20_wire_logic_cluster/lc_0/out
T_9_20_lc_trk_g1_0
T_9_20_wire_logic_cluster/lc_2/in_1

T_9_20_wire_logic_cluster/lc_0/out
T_9_20_lc_trk_g1_0
T_9_20_input_2_5
T_9_20_wire_logic_cluster/lc_5/in_2

T_9_20_wire_logic_cluster/lc_0/out
T_9_20_lc_trk_g1_0
T_9_20_wire_logic_cluster/lc_7/in_0

End 

Net : n54
T_11_18_wire_logic_cluster/lc_2/out
T_11_17_sp4_v_t_36
T_11_21_lc_trk_g0_1
T_11_21_wire_logic_cluster/lc_5/in_0

End 

Net : n55
T_11_20_wire_logic_cluster/lc_7/out
T_11_21_lc_trk_g1_7
T_11_21_wire_logic_cluster/lc_5/in_1

End 

Net : n57_cascade_
T_11_21_wire_logic_cluster/lc_3/ltout
T_11_21_wire_logic_cluster/lc_4/in_2

End 

Net : n58
T_11_21_wire_logic_cluster/lc_1/out
T_11_21_lc_trk_g2_1
T_11_21_wire_logic_cluster/lc_4/in_1

End 

Net : n6
T_10_20_wire_logic_cluster/lc_0/out
T_10_20_lc_trk_g0_0
T_10_20_wire_logic_cluster/lc_4/in_0

T_10_20_wire_logic_cluster/lc_0/out
T_10_19_lc_trk_g1_0
T_10_19_wire_logic_cluster/lc_4/in_1

T_10_20_wire_logic_cluster/lc_0/out
T_10_19_lc_trk_g1_0
T_10_19_wire_logic_cluster/lc_2/in_3

T_10_20_wire_logic_cluster/lc_0/out
T_10_19_lc_trk_g0_0
T_10_19_wire_logic_cluster/lc_5/in_1

T_10_20_wire_logic_cluster/lc_0/out
T_9_19_lc_trk_g2_0
T_9_19_wire_logic_cluster/lc_5/in_1

T_10_20_wire_logic_cluster/lc_0/out
T_9_19_lc_trk_g2_0
T_9_19_wire_logic_cluster/lc_2/in_0

End 

Net : n7
T_12_18_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g0_0
T_12_18_wire_logic_cluster/lc_4/in_0

End 

Net : n7_adj_137
T_11_18_wire_logic_cluster/lc_3/out
T_11_18_lc_trk_g0_3
T_11_18_input_2_1
T_11_18_wire_logic_cluster/lc_1/in_2

T_11_18_wire_logic_cluster/lc_3/out
T_12_18_lc_trk_g0_3
T_12_18_wire_logic_cluster/lc_5/in_0

T_11_18_wire_logic_cluster/lc_3/out
T_11_19_lc_trk_g0_3
T_11_19_wire_logic_cluster/lc_0/in_1

T_11_18_wire_logic_cluster/lc_3/out
T_12_19_lc_trk_g3_3
T_12_19_wire_logic_cluster/lc_5/in_1

T_11_18_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g3_3
T_12_17_input_2_0
T_12_17_wire_logic_cluster/lc_0/in_2

T_11_18_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g3_3
T_12_17_wire_logic_cluster/lc_6/in_0

T_11_18_wire_logic_cluster/lc_3/out
T_12_19_lc_trk_g3_3
T_12_19_wire_logic_cluster/lc_4/in_0

T_11_18_wire_logic_cluster/lc_3/out
T_12_19_lc_trk_g3_3
T_12_19_wire_logic_cluster/lc_7/in_1

End 

Net : n7_cascade_
T_12_18_wire_logic_cluster/lc_0/ltout
T_12_18_wire_logic_cluster/lc_1/in_2

End 

Net : n891
T_13_20_wire_logic_cluster/lc_7/out
T_13_20_lc_trk_g0_7
T_13_20_wire_logic_cluster/lc_2/in_1

T_13_20_wire_logic_cluster/lc_7/out
T_12_20_lc_trk_g2_7
T_12_20_wire_logic_cluster/lc_3/in_0

T_13_20_wire_logic_cluster/lc_7/out
T_12_20_lc_trk_g2_7
T_12_20_wire_logic_cluster/lc_5/in_0

T_13_20_wire_logic_cluster/lc_7/out
T_12_20_lc_trk_g3_7
T_12_20_wire_logic_cluster/lc_7/in_1

End 

Net : n986
T_15_18_wire_logic_cluster/lc_2/out
T_14_19_lc_trk_g1_2
T_14_19_wire_logic_cluster/lc_5/in_0

End 

Net : generador.n1021
T_12_20_wire_logic_cluster/lc_5/out
T_11_20_sp4_h_l_2
T_10_20_lc_trk_g1_2
T_10_20_wire_logic_cluster/lc_2/in_3

End 

Net : p_clk
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_19_wire_logic_cluster/lc_3/clk

End 

Net : pixel_c
T_9_20_wire_logic_cluster/lc_3/out
T_3_20_sp12_h_l_1
T_2_20_sp12_v_t_22
T_2_21_sp4_v_t_44
T_0_25_span4_horz_33
T_0_25_lc_trk_g0_1
T_0_25_wire_io_cluster/io_1/D_OUT_0

End 

Net : generador.n1608_cascade_
T_12_20_wire_logic_cluster/lc_2/ltout
T_12_20_wire_logic_cluster/lc_3/in_2

End 

Net : generador.n1843
T_9_20_wire_logic_cluster/lc_5/out
T_9_20_lc_trk_g2_5
T_9_20_wire_logic_cluster/lc_3/in_0

End 

Net : generador.n1847
T_11_21_wire_logic_cluster/lc_7/out
T_10_21_lc_trk_g2_7
T_10_21_wire_logic_cluster/lc_0/in_1

End 

Net : generador.n1849
T_10_19_wire_logic_cluster/lc_7/out
T_10_20_lc_trk_g0_7
T_10_20_wire_logic_cluster/lc_7/in_0

End 

Net : generador.n1852
T_11_20_wire_logic_cluster/lc_5/out
T_10_21_lc_trk_g1_5
T_10_21_wire_logic_cluster/lc_6/in_0

End 

Net : generador.n1853_cascade_
T_10_21_wire_logic_cluster/lc_6/ltout
T_10_21_wire_logic_cluster/lc_7/in_2

End 

Net : generador.n1855
T_10_21_wire_logic_cluster/lc_7/out
T_9_20_lc_trk_g2_7
T_9_20_wire_logic_cluster/lc_4/in_3

End 

Net : generador.n1856
T_9_20_wire_logic_cluster/lc_4/out
T_9_20_lc_trk_g0_4
T_9_20_wire_logic_cluster/lc_2/in_0

End 

Net : generador.n1872_cascade_
T_10_20_wire_logic_cluster/lc_2/ltout
T_10_20_wire_logic_cluster/lc_3/in_2

End 

Net : generador.n1873
T_13_20_wire_logic_cluster/lc_1/out
T_9_20_sp12_h_l_1
T_10_20_lc_trk_g0_5
T_10_20_wire_logic_cluster/lc_3/in_0

End 

Net : generador.n1958
T_10_20_wire_logic_cluster/lc_7/out
T_10_20_lc_trk_g3_7
T_10_20_wire_logic_cluster/lc_3/in_1

End 

Net : generador.n1961
T_10_20_wire_logic_cluster/lc_3/out
T_9_20_lc_trk_g3_3
T_9_20_wire_logic_cluster/lc_4/in_0

End 

Net : sincronismo.n1193
T_7_20_wire_logic_cluster/lc_3/out
T_7_21_lc_trk_g0_3
T_7_21_wire_logic_cluster/lc_7/in_0

End 

Net : sincronismo.n1210
T_10_20_wire_logic_cluster/lc_4/out
T_10_19_lc_trk_g0_4
T_10_19_wire_logic_cluster/lc_1/in_3

T_10_20_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g3_4
T_11_19_wire_logic_cluster/lc_5/in_0

End 

Net : sincronismo.n1383_cascade_
T_9_17_wire_logic_cluster/lc_0/ltout
T_9_17_wire_logic_cluster/lc_1/in_2

End 

Net : sincronismo.n1401
T_9_17_wire_logic_cluster/lc_1/out
T_9_18_lc_trk_g0_1
T_9_18_wire_logic_cluster/lc_6/in_1

End 

Net : generador.n1964_cascade_
T_11_21_wire_logic_cluster/lc_4/ltout
T_11_21_wire_logic_cluster/lc_5/in_2

End 

Net : generador.n1967
T_11_21_wire_logic_cluster/lc_5/out
T_10_21_lc_trk_g3_5
T_10_21_wire_logic_cluster/lc_7/in_3

End 

Net : generador.n1976
T_13_17_wire_logic_cluster/lc_3/out
T_13_16_sp12_v_t_22
T_13_19_lc_trk_g2_2
T_13_19_wire_logic_cluster/lc_1/in_1

End 

Net : generador.n1979
T_13_19_wire_logic_cluster/lc_1/out
T_12_19_sp4_h_l_10
T_11_19_sp4_v_t_41
T_10_21_lc_trk_g0_4
T_10_21_wire_logic_cluster/lc_0/in_0

End 

Net : generador.n1982
T_12_19_wire_logic_cluster/lc_6/out
T_12_20_lc_trk_g1_6
T_12_20_wire_logic_cluster/lc_0/in_1

End 

Net : generador.n1985
T_12_20_wire_logic_cluster/lc_0/out
T_9_20_sp12_h_l_0
T_9_20_lc_trk_g1_3
T_9_20_wire_logic_cluster/lc_1/in_3

End 

Net : generador.n1988
T_12_17_wire_logic_cluster/lc_2/out
T_12_17_lc_trk_g3_2
T_12_17_wire_logic_cluster/lc_4/in_1

End 

Net : generador.n1991
T_12_17_wire_logic_cluster/lc_4/out
T_12_16_sp4_v_t_40
T_9_20_sp4_h_l_5
T_9_20_lc_trk_g0_0
T_9_20_wire_logic_cluster/lc_1/in_1

End 

Net : generador.n2000
T_10_21_wire_logic_cluster/lc_0/out
T_9_20_lc_trk_g3_0
T_9_20_input_2_1
T_9_20_wire_logic_cluster/lc_1/in_2

End 

Net : generador.n2003_cascade_
T_9_20_wire_logic_cluster/lc_1/ltout
T_9_20_wire_logic_cluster/lc_2/in_2

End 

Net : generador.n2006_cascade_
T_11_21_wire_logic_cluster/lc_6/ltout
T_11_21_wire_logic_cluster/lc_7/in_2

End 

Net : generador.n6
T_9_20_wire_logic_cluster/lc_7/out
T_9_20_lc_trk_g3_7
T_9_20_wire_logic_cluster/lc_3/in_1

End 

Net : generador.px_visible_N_105_cascade_
T_9_20_wire_logic_cluster/lc_2/ltout
T_9_20_wire_logic_cluster/lc_3/in_2

End 

Net : h_sync_c
T_7_21_wire_logic_cluster/lc_7/out
T_7_20_sp4_v_t_46
T_4_24_sp4_h_l_4
T_0_24_span4_horz_13
T_0_24_span4_vert_t_14
T_0_27_lc_trk_g0_6
T_0_27_wire_io_cluster/io_0/D_OUT_0

End 

Net : sincronismo.n15_adj_117
T_10_19_wire_logic_cluster/lc_1/out
T_11_19_lc_trk_g0_1
T_11_19_wire_logic_cluster/lc_7/in_0

End 

Net : sincronismo.n16
T_10_19_wire_logic_cluster/lc_5/out
T_11_19_lc_trk_g0_5
T_11_19_input_2_7
T_11_19_wire_logic_cluster/lc_7/in_2

End 

Net : sincronismo.n1823
T_9_17_wire_logic_cluster/lc_2/out
T_9_17_lc_trk_g0_2
T_9_17_wire_logic_cluster/lc_0/in_0

T_9_17_wire_logic_cluster/lc_2/out
T_9_18_lc_trk_g0_2
T_9_18_wire_logic_cluster/lc_6/in_0

End 

Net : salida.n1886
T_9_19_wire_logic_cluster/lc_5/out
T_9_19_lc_trk_g1_5
T_9_19_wire_logic_cluster/lc_0/in_0

End 

Net : sincronismo.n1884
T_10_19_wire_logic_cluster/lc_0/out
T_10_19_lc_trk_g3_0
T_10_19_input_2_1
T_10_19_wire_logic_cluster/lc_1/in_2

End 

Net : sincronismo.n1889_cascade_
T_7_20_wire_logic_cluster/lc_2/ltout
T_7_20_wire_logic_cluster/lc_3/in_2

End 

Net : sincronismo.n1890_cascade_
T_9_19_wire_logic_cluster/lc_2/ltout
T_9_19_wire_logic_cluster/lc_3/in_2

End 

Net : sincronismo.n1932
T_10_19_wire_logic_cluster/lc_2/out
T_10_19_lc_trk_g2_2
T_10_19_wire_logic_cluster/lc_1/in_1

T_10_19_wire_logic_cluster/lc_2/out
T_11_19_lc_trk_g0_2
T_11_19_wire_logic_cluster/lc_5/in_3

End 

Net : sincronismo.n1932_cascade_
T_10_19_wire_logic_cluster/lc_2/ltout
T_10_19_wire_logic_cluster/lc_3/in_2

End 

Net : sincronismo.n51
T_9_19_wire_logic_cluster/lc_4/out
T_9_19_lc_trk_g0_4
T_9_19_wire_logic_cluster/lc_3/in_1

End 

Net : led_piloto_c
T_14_19_wire_logic_cluster/lc_5/out
T_14_19_sp12_h_l_1
T_2_19_sp12_h_l_1
T_1_19_sp12_v_t_22
T_1_26_sp4_v_t_38
T_0_30_span4_horz_45
T_0_30_lc_trk_g0_5
T_0_30_wire_io_cluster/io_1/D_OUT_0

End 

Net : linea_z_1
T_9_21_wire_logic_cluster/lc_7/out
T_9_20_lc_trk_g0_7
T_9_20_wire_logic_cluster/lc_4/in_1

T_9_21_wire_logic_cluster/lc_7/out
T_9_20_lc_trk_g0_7
T_9_20_wire_logic_cluster/lc_1/in_0

End 

Net : tabla.char_1
T_12_19_wire_logic_cluster/lc_4/out
T_12_20_lc_trk_g0_4
T_12_20_wire_logic_cluster/lc_1/in_1

End 

Net : tabla.char_14_cascade_
T_12_17_wire_logic_cluster/lc_6/ltout
T_12_17_wire_logic_cluster/lc_7/in_2

End 

Net : tabla.char_33
T_13_20_wire_logic_cluster/lc_5/out
T_11_20_sp4_h_l_7
T_10_20_lc_trk_g1_7
T_10_20_wire_logic_cluster/lc_1/in_1

End 

Net : tabla.char_38
T_13_21_wire_logic_cluster/lc_3/out
T_13_20_lc_trk_g0_3
T_13_20_wire_logic_cluster/lc_0/in_3

End 

Net : tabla.char_49
T_11_20_wire_logic_cluster/lc_2/out
T_10_21_lc_trk_g0_2
T_10_21_wire_logic_cluster/lc_5/in_1

End 

Net : tabla.char_57_cascade_
T_11_18_wire_logic_cluster/lc_1/ltout
T_11_18_wire_logic_cluster/lc_2/in_2

End 

Net : tabla.char_6_cascade_
T_11_19_wire_logic_cluster/lc_0/ltout
T_11_19_wire_logic_cluster/lc_1/in_2

End 

Net : tabla.n10
T_11_18_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g0_4
T_11_18_wire_logic_cluster/lc_1/in_1

End 

Net : tabla.n10_cascade_
T_11_18_wire_logic_cluster/lc_4/ltout
T_11_18_wire_logic_cluster/lc_5/in_2

End 

Net : tabla.n1349
T_11_18_wire_logic_cluster/lc_0/out
T_11_18_lc_trk_g3_0
T_11_18_wire_logic_cluster/lc_5/in_0

T_11_18_wire_logic_cluster/lc_0/out
T_11_18_lc_trk_g3_0
T_11_18_wire_logic_cluster/lc_6/in_3

T_11_18_wire_logic_cluster/lc_0/out
T_8_18_sp12_h_l_0
T_13_18_lc_trk_g1_4
T_13_18_wire_logic_cluster/lc_6/in_1

T_11_18_wire_logic_cluster/lc_0/out
T_11_16_sp4_v_t_45
T_11_20_lc_trk_g0_0
T_11_20_input_2_0
T_11_20_wire_logic_cluster/lc_0/in_2

T_11_18_wire_logic_cluster/lc_0/out
T_12_17_lc_trk_g3_0
T_12_17_wire_logic_cluster/lc_0/in_1

End 

Net : tabla.n1361
T_12_21_wire_logic_cluster/lc_1/out
T_13_21_lc_trk_g1_1
T_13_21_wire_logic_cluster/lc_3/in_3

End 

Net : tabla.n1361_cascade_
T_12_21_wire_logic_cluster/lc_1/ltout
T_12_21_wire_logic_cluster/lc_2/in_2

End 

Net : tabla.n1365_cascade_
T_11_18_wire_logic_cluster/lc_6/ltout
T_11_18_wire_logic_cluster/lc_7/in_2

End 

Net : tabla.n1397
T_13_19_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g0_4
T_13_18_wire_logic_cluster/lc_7/in_1

T_13_19_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g0_4
T_13_18_wire_logic_cluster/lc_1/in_1

T_13_19_wire_logic_cluster/lc_4/out
T_12_18_lc_trk_g2_4
T_12_18_wire_logic_cluster/lc_5/in_1

T_13_19_wire_logic_cluster/lc_4/out
T_13_18_sp4_v_t_40
T_12_20_lc_trk_g0_5
T_12_20_wire_logic_cluster/lc_7/in_0

T_13_19_wire_logic_cluster/lc_4/out
T_13_18_sp4_v_t_40
T_12_21_lc_trk_g3_0
T_12_21_wire_logic_cluster/lc_2/in_1

End 

Net : tabla.n14_cascade_
T_13_17_wire_logic_cluster/lc_5/ltout
T_13_17_wire_logic_cluster/lc_6/in_2

End 

Net : tabla.n1930
T_13_18_wire_logic_cluster/lc_5/out
T_13_18_lc_trk_g1_5
T_13_18_wire_logic_cluster/lc_4/in_0

End 

Net : tabla.n1930_cascade_
T_13_18_wire_logic_cluster/lc_5/ltout
T_13_18_wire_logic_cluster/lc_6/in_2

End 

Net : tabla.n677_cascade_
T_13_20_wire_logic_cluster/lc_4/ltout
T_13_20_wire_logic_cluster/lc_5/in_2

End 

Net : tabla.n7
T_13_18_wire_logic_cluster/lc_2/out
T_13_17_lc_trk_g1_2
T_13_17_wire_logic_cluster/lc_6/in_3

End 

Net : tabla.n728_cascade_
T_11_21_wire_logic_cluster/lc_0/ltout
T_11_21_wire_logic_cluster/lc_1/in_2

End 

Net : tabla.n7_adj_122_cascade_
T_12_19_wire_logic_cluster/lc_3/ltout
T_12_19_wire_logic_cluster/lc_4/in_2

End 

Net : tabla.n7_adj_124
T_11_19_wire_logic_cluster/lc_6/out
T_11_19_lc_trk_g0_6
T_11_19_wire_logic_cluster/lc_0/in_0

End 

Net : tabla.n7_adj_127
T_13_18_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g3_4
T_13_18_wire_logic_cluster/lc_7/in_0

End 

Net : tabla.n7_adj_128_cascade_
T_11_20_wire_logic_cluster/lc_3/ltout
T_11_20_wire_logic_cluster/lc_4/in_2

End 

Net : tabla.n7_adj_129
T_11_20_wire_logic_cluster/lc_1/out
T_11_20_lc_trk_g0_1
T_11_20_wire_logic_cluster/lc_0/in_1

End 

Net : tabla.n7_adj_129_cascade_
T_11_20_wire_logic_cluster/lc_1/ltout
T_11_20_wire_logic_cluster/lc_2/in_2

End 

Net : tabla.n876
T_13_19_wire_logic_cluster/lc_7/out
T_13_20_lc_trk_g1_7
T_13_20_wire_logic_cluster/lc_5/in_1

T_13_19_wire_logic_cluster/lc_7/out
T_13_18_sp4_v_t_46
T_13_21_lc_trk_g0_6
T_13_21_wire_logic_cluster/lc_3/in_1

End 

Net : vsync_N_90
T_9_18_wire_logic_cluster/lc_6/out
T_9_12_sp12_v_t_23
T_0_24_span12_horz_7
T_3_24_sp4_h_l_7
T_0_24_span4_horz_31
T_0_24_span4_vert_t_13
T_0_27_lc_trk_g0_5
T_0_27_wire_io_cluster/io_1/D_OUT_0

End 

