$date
  Wed Oct 14 23:46:44 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module ex1_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ f $end
$scope module exercise $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' c $end
$var reg 1 ( f $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
X!
X"
X#
X$
X%
X&
X'
X(
#1000000
0!
0"
0#
1$
0%
0&
0'
1(
#2000000
1!
1%
#3000000
0!
1"
0%
1&
#4000000
0"
1#
0&
1'
#5000000
1!
1"
0#
1%
1&
0'
#6000000
0"
1#
0&
1'
#7000000
0!
1"
0%
1&
#8000000
1!
0$
1%
0(
#9000000
