$date
	Sun Oct 23 04:48:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#80802
b101 &
b101 %
1$
b101 !
1"
#80803
0"
#80806
b10000 &
b10000 %
#80810
b1000 &
b1000 %
#80814
b100 &
b100 %
#80818
b10 &
b10 %
#80822
b1 &
1#
b1 %
#80826
b0 &
b0 %
0#
0$
#1039834
b101 &
b101 %
1$
1"
#1039835
0"
#1039838
b10000 &
b10000 %
#1039842
b1000 &
b1000 %
#1039846
b100 &
b100 %
#1039850
b10 &
b10 %
#1039854
b1 &
1#
b1 %
#1039858
b0 &
b0 %
0#
0$
#2060918
b11101 &
b11101 %
1$
b11101 !
1"
#2060919
0"
#2060922
b1011000 &
b1011000 %
#2060926
b101100 &
b101100 %
#2060930
b10110 &
b10110 %
#2060934
b1011 &
b1011 %
#2060938
b100010 &
b100010 %
#2060942
b10001 &
b10001 %
#2060946
b110100 &
b110100 %
#2060950
b11010 &
b11010 %
#2060954
b1101 &
b1101 %
#2060958
b101000 &
b101000 %
#2060962
b10100 &
b10100 %
#2060966
b1010 &
b1010 %
#2060970
b101 &
b101 %
#2060974
b10000 &
b10000 %
#2060978
b1000 &
b1000 %
#2060982
b100 &
b100 %
#2060986
b10 &
b10 %
#2060990
b1 &
1#
b1 %
#2060994
b0 &
b0 %
0#
0$
#4500012
