
<!DOCTYPE html>

<html>
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <title>chipsec.utilcmd.msr_cmd &#8212; CHIPSEC  documentation</title>
    <link rel="stylesheet" href="../../../_static/pygments.css" type="text/css" />
    <link rel="stylesheet" href="../../../_static/classic.css" type="text/css" />
    
    <script id="documentation_options" data-url_root="../../../" src="../../../_static/documentation_options.js"></script>
    <script src="../../../_static/jquery.js"></script>
    <script src="../../../_static/underscore.js"></script>
    <script src="../../../_static/doctools.js"></script>
    
    <link rel="shortcut icon" href="../../../_static/chipsec_favicon.jpg"/>
    <link rel="index" title="Index" href="../../../genindex.html" />
    <link rel="search" title="Search" href="../../../search.html" /> 
  </head><body>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../../../genindex.html" title="General Index"
             accesskey="I">index</a></li>
        <li class="right" >
          <a href="../../../py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
        <li class="nav-item nav-item-0"><a href="../../../index.html">CHIPSEC  documentation</a> &#187;</li>
          <li class="nav-item nav-item-1"><a href="../../index.html" accesskey="U">Module code</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">chipsec.utilcmd.msr_cmd</a></li> 
      </ul>
    </div>  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body" role="main">
            
  <h1>Source code for chipsec.utilcmd.msr_cmd</h1><div class="highlight"><pre>
<span></span><span class="c1">#CHIPSEC: Platform Security Assessment Framework</span>
<span class="c1">#Copyright (c) 2010-2021, Intel Corporation</span>
<span class="c1">#</span>
<span class="c1">#This program is free software; you can redistribute it and/or</span>
<span class="c1">#modify it under the terms of the GNU General Public License</span>
<span class="c1">#as published by the Free Software Foundation; Version 2.</span>
<span class="c1">#</span>
<span class="c1">#This program is distributed in the hope that it will be useful,</span>
<span class="c1">#but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="c1">#MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="c1">#GNU General Public License for more details.</span>
<span class="c1">#</span>
<span class="c1">#You should have received a copy of the GNU General Public License</span>
<span class="c1">#along with this program; if not, write to the Free Software</span>
<span class="c1">#Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.</span>
<span class="c1">#</span>
<span class="c1">#Contact information:</span>
<span class="c1">#chipsec@intel.com</span>
<span class="c1">#</span>


<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">The msr command allows direct access to read and write MSRs.</span>
<span class="sd">&quot;&quot;&quot;</span>

<span class="kn">from</span> <span class="nn">chipsec.command</span> <span class="kn">import</span> <span class="n">BaseCommand</span>
<span class="kn">from</span> <span class="nn">chipsec.hal.msr</span> <span class="kn">import</span> <span class="n">Msr</span>
<span class="kn">from</span> <span class="nn">argparse</span>        <span class="kn">import</span> <span class="n">ArgumentParser</span>


<span class="c1"># CPU Model Specific Registers</span>
<div class="viewcode-block" id="MSRCommand"><a class="viewcode-back" href="../../../modules/chipsec.utilcmd.msr_cmd.html#chipsec.utilcmd.msr_cmd.MSRCommand">[docs]</a><span class="k">class</span> <span class="nc">MSRCommand</span><span class="p">(</span><span class="n">BaseCommand</span><span class="p">):</span>
    <span class="sd">&quot;&quot;&quot;</span>
<span class="sd">    &gt;&gt;&gt; chipsec_util msr &lt;msr&gt; [eax] [edx] [cpu_id]</span>

<span class="sd">    Examples:</span>

<span class="sd">    &gt;&gt;&gt; chipsec_util msr 0x3A</span>
<span class="sd">    &gt;&gt;&gt; chipsec_util msr 0x3A 0</span>
<span class="sd">    &gt;&gt;&gt; chipsec_util msr 0x8B 0x0 0x0 0</span>
<span class="sd">    &quot;&quot;&quot;</span>
    <span class="k">def</span> <span class="nf">requires_driver</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="n">parser</span> <span class="o">=</span> <span class="n">ArgumentParser</span><span class="p">(</span><span class="n">prog</span><span class="o">=</span><span class="s1">&#39;chipsec_util msr&#39;</span><span class="p">,</span> <span class="n">usage</span><span class="o">=</span><span class="n">MSRCommand</span><span class="o">.</span><span class="vm">__doc__</span><span class="p">)</span>
        <span class="n">parser</span><span class="o">.</span><span class="n">add_argument</span><span class="p">(</span><span class="s1">&#39;msr_addr&#39;</span><span class="p">,</span> <span class="nb">type</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="nb">int</span><span class="p">(</span><span class="n">x</span><span class="p">,</span> <span class="mi">16</span><span class="p">),</span> <span class="n">metavar</span><span class="o">=</span><span class="s1">&#39;&lt;msr&gt;&#39;</span><span class="p">,</span> <span class="n">help</span><span class="o">=</span><span class="s1">&#39;MSR address (hex)&#39;</span><span class="p">)</span>
        <span class="n">parser</span><span class="o">.</span><span class="n">add_argument</span><span class="p">(</span><span class="s1">&#39;msr_input1&#39;</span><span class="p">,</span> <span class="nb">type</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="nb">int</span><span class="p">(</span><span class="n">x</span><span class="p">,</span> <span class="mi">16</span><span class="p">),</span> <span class="n">metavar</span><span class="o">=</span><span class="s1">&#39;MSR Value&#39;</span><span class="p">,</span> <span class="n">nargs</span><span class="o">=</span><span class="s1">&#39;?&#39;</span><span class="p">,</span> <span class="n">default</span><span class="o">=</span><span class="kc">None</span><span class="p">,</span> <span class="n">help</span><span class="o">=</span><span class="s1">&#39;EAX (hex)&#39;</span><span class="p">)</span>
        <span class="n">parser</span><span class="o">.</span><span class="n">add_argument</span><span class="p">(</span><span class="s1">&#39;msr_input2&#39;</span><span class="p">,</span> <span class="nb">type</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="nb">int</span><span class="p">(</span><span class="n">x</span><span class="p">,</span> <span class="mi">16</span><span class="p">),</span> <span class="n">metavar</span><span class="o">=</span><span class="s1">&#39;MSR Value&#39;</span><span class="p">,</span> <span class="n">nargs</span><span class="o">=</span><span class="s1">&#39;?&#39;</span><span class="p">,</span> <span class="n">default</span><span class="o">=</span><span class="kc">None</span><span class="p">,</span> <span class="n">help</span><span class="o">=</span><span class="s1">&#39;EDX (hex)&#39;</span><span class="p">)</span>
        <span class="n">parser</span><span class="o">.</span><span class="n">add_argument</span><span class="p">(</span><span class="s1">&#39;cpu_id&#39;</span><span class="p">,</span> <span class="nb">type</span><span class="o">=</span><span class="k">lambda</span> <span class="n">x</span><span class="p">:</span> <span class="nb">int</span><span class="p">(</span><span class="n">x</span><span class="p">,</span> <span class="mi">16</span><span class="p">),</span> <span class="n">metavar</span><span class="o">=</span><span class="s1">&#39;CPU ID&#39;</span><span class="p">,</span> <span class="n">nargs</span><span class="o">=</span><span class="s1">&#39;?&#39;</span><span class="p">,</span> <span class="n">default</span><span class="o">=</span><span class="kc">None</span><span class="p">,</span> <span class="n">help</span><span class="o">=</span><span class="s1">&#39;CPU ID (hex)&#39;</span><span class="p">)</span>
        <span class="n">parser</span><span class="o">.</span><span class="n">parse_args</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">argv</span><span class="p">[</span><span class="mi">2</span><span class="p">:],</span> <span class="n">namespace</span><span class="o">=</span><span class="bp">self</span><span class="p">)</span>
        <span class="k">return</span> <span class="kc">True</span>

    <span class="k">def</span> <span class="nf">run</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">msr_input1</span> <span class="ow">is</span> <span class="kc">None</span><span class="p">:</span>
            <span class="k">for</span> <span class="n">tid</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">msr</span><span class="o">.</span><span class="n">get_cpu_thread_count</span><span class="p">()):</span>
                <span class="p">(</span><span class="n">eax</span><span class="p">,</span> <span class="n">edx</span><span class="p">)</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">msr</span><span class="o">.</span><span class="n">read_msr</span><span class="p">(</span> <span class="n">tid</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">msr_addr</span> <span class="p">)</span>
                <span class="n">val64</span> <span class="o">=</span> <span class="p">((</span><span class="n">edx</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">)</span> <span class="o">|</span> <span class="n">eax</span><span class="p">)</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span> <span class="s2">&quot;[CHIPSEC] CPU</span><span class="si">{:d}</span><span class="s2">: RDMSR( 0x</span><span class="si">{:x}</span><span class="s2"> ) = </span><span class="si">{:016X}</span><span class="s2"> (EAX=</span><span class="si">{:08X}</span><span class="s2">, EDX=</span><span class="si">{:08X}</span><span class="s2">)&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">tid</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">msr_addr</span><span class="p">,</span> <span class="n">val64</span><span class="p">,</span> <span class="n">eax</span><span class="p">,</span> <span class="n">edx</span><span class="p">)</span> <span class="p">)</span>
        <span class="k">elif</span> <span class="bp">self</span><span class="o">.</span><span class="n">msr_input2</span> <span class="ow">is</span> <span class="kc">None</span><span class="p">:</span>
            <span class="n">cpu_thread_id</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">msr_input1</span>
            <span class="p">(</span><span class="n">eax</span><span class="p">,</span> <span class="n">edx</span><span class="p">)</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">msr</span><span class="o">.</span><span class="n">read_msr</span><span class="p">(</span> <span class="n">cpu_thread_id</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">msr_addr</span> <span class="p">)</span>
            <span class="n">val64</span> <span class="o">=</span> <span class="p">((</span><span class="n">edx</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">)</span> <span class="o">|</span> <span class="n">eax</span><span class="p">)</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span> <span class="s2">&quot;[CHIPSEC] CPU</span><span class="si">{:d}</span><span class="s2">: RDMSR( 0x</span><span class="si">{:x}</span><span class="s2"> ) = </span><span class="si">{:016X}</span><span class="s2"> (EAX=</span><span class="si">{:08X}</span><span class="s2">, EDX=</span><span class="si">{:08X}</span><span class="s2">)&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">cpu_thread_id</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">msr_addr</span><span class="p">,</span> <span class="n">val64</span><span class="p">,</span> <span class="n">eax</span><span class="p">,</span> <span class="n">edx</span><span class="p">)</span> <span class="p">)</span>
        <span class="k">else</span><span class="p">:</span>
            <span class="n">eax</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">msr_input1</span>
            <span class="n">edx</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">msr_input2</span>
            <span class="n">val64</span> <span class="o">=</span> <span class="p">((</span><span class="n">edx</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">)</span> <span class="o">|</span> <span class="n">eax</span><span class="p">)</span>
            <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">cpu_id</span> <span class="ow">is</span> <span class="kc">None</span><span class="p">:</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span> <span class="s2">&quot;[CHIPSEC] All CPUs: WRMSR( 0x</span><span class="si">{:x}</span><span class="s2"> ) = </span><span class="si">{:016X}</span><span class="s2">&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">msr_addr</span><span class="p">,</span> <span class="n">val64</span><span class="p">)</span> <span class="p">)</span>
                <span class="k">for</span> <span class="n">tid</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">msr</span><span class="o">.</span><span class="n">get_cpu_thread_count</span><span class="p">()):</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">msr</span><span class="o">.</span><span class="n">write_msr</span><span class="p">(</span> <span class="n">tid</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">msr_addr</span><span class="p">,</span> <span class="n">eax</span><span class="p">,</span> <span class="n">edx</span> <span class="p">)</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="n">cpu_thread_id</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cpu_id</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span> <span class="s2">&quot;[CHIPSEC] CPU</span><span class="si">{:d}</span><span class="s2">: WRMSR( 0x</span><span class="si">{:x}</span><span class="s2"> ) = </span><span class="si">{:016X}</span><span class="s2">&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">cpu_thread_id</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">msr_addr</span><span class="p">,</span> <span class="n">val64</span><span class="p">)</span> <span class="p">)</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">msr</span><span class="o">.</span><span class="n">write_msr</span><span class="p">(</span> <span class="n">cpu_thread_id</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">msr_addr</span><span class="p">,</span> <span class="n">eax</span><span class="p">,</span> <span class="n">edx</span> <span class="p">)</span></div>

<span class="n">commands</span> <span class="o">=</span> <span class="p">{</span> <span class="s1">&#39;msr&#39;</span><span class="p">:</span> <span class="n">MSRCommand</span> <span class="p">}</span>
</pre></div>

            <div class="clearer"></div>
          </div>
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
            <p class="logo"><a href="../../../index.html">
              <img class="logo" src="../../../_static/chipsec_logo_transparent.png" alt="Logo"/>
            </a></p>
<h3><a href="../../../index.html">Table of Contents</a></h3>
<p class="caption"><span class="caption-text">Start here</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Download.html">Download CHIPSEC</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Contact.html">Contact</a></li>
</ul>
<p class="caption"><span class="caption-text">Installation</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Install%20in%20Windows.html">Windows Installation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Install%20in%20DAL%20Win.html">DAL Windows Installation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Install%20in%20Linux.html">Linux Installation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Install%20in%20MacOS.html">MacOS Installation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../USB%20with%20UEFI%20Shell.html">Building a Bootable USB drive with UEFI Shell (x64)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Using-CHIPSEC-with-Kali-Linux.html">Creating the Kali Linux Live USB</a></li>
</ul>
<p class="caption"><span class="caption-text">Using CHIPSEC</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Running-Chipsec.html">Running CHIPSEC</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Interpreting-Results.html">Interpreting results</a></li>
</ul>
<p class="caption"><span class="caption-text">Architecture and Modules</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Architecture-Overview.html">Architecture Overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Vulnerabilities-and-CHIPSEC-Modules.html">CHIPSEC Modules</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Developing.html">Writing Your Own Modules</a></li>
</ul>

<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" />
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>$('#searchbox').show(0);</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../../../genindex.html" title="General Index"
             >index</a></li>
        <li class="right" >
          <a href="../../../py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
        <li class="nav-item nav-item-0"><a href="../../../index.html">CHIPSEC  documentation</a> &#187;</li>
          <li class="nav-item nav-item-1"><a href="../../index.html" >Module code</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">chipsec.utilcmd.msr_cmd</a></li> 
      </ul>
    </div>
    <div class="footer" role="contentinfo">
      Last updated on Aug 31, 2021.
      Created using <a href="https://www.sphinx-doc.org/">Sphinx</a> 3.4.3.
    </div>
  </body>
</html>