// Seed: 3622662435
module module_0;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    input  tri   id_0,
    input  logic id_1,
    input  tri0  id_2,
    input  uwire id_3,
    input  tri1  id_4,
    input  tri1  id_5,
    output tri0  id_6
);
  supply1 id_8 = id_4, id_9;
  reg id_10;
  wire id_11;
  always_comb id_10 <= id_1;
  module_0(); id_12(
      .id_0(1), .id_1(1), .id_2(1), .id_3(1), .id_4(id_5), .id_5(id_6)
  );
endmodule
