### 1 Computer Organization and Design

Patterson David A., Hennessy John L. - Computer Organization and Design: The Hardware / Software Interface (1998) -
Seiten 589 - 591

### 2 Memory Hierarchy Reconfiguration for Energy and Performance

Balasubramonia R., Albonesi D. - Memory Hierarchy Reconfiguration for Energy and Performance in General-Purpose
Processor Architectures (2000) - Seite 10

### 3 Apple Silicon CPU Optimization Guide

Apple Silicon CPU Optimization Guide 3.0, 2024 - Seiten 117 - 119

### 4 Intel 64 and IA-32 Architectures Optimization Reference Manual

[Intel 64 and IA-32 Architectures Optimization Reference Manual, 2019](https://en.wikichip.org/w/images/8/8a/intel-ref-248966-042b.pdf) -
Seiten 56, 79, 92 + 68, 23-6

### 5 AMD Zen Reference

[Processor Programming Reference (PPR) for AMD Family 17h Model 01h, Revision B1 Processors, 2017](https://bugzilla.kernel.org/attachment.cgi?id=287389) -
Seiten 68 - 70

### 6 Anandtech DDR5 RAM Test

https://www.anandtech.com/show/16143/insights-into-ddr5-subtimings-and-latencies

### 7 DDR5 Latenzen

https://www.computerbase.de/2022-06/ddr5-arbeitsspeicher-bandbreiten-latenzen/