Started at: Wed Jun  4 07:01:34 CST 2025
Job <589241> is submitted to default queue <interactive>.
<<Waiting for dispatch ...>>
<<Starting on cpu02>>
[ARM] Number of arms: 7
MAB initialized with 7 arms.
[ARM] Number of arms: 7
[ARM] Number of arms: 7
. Elapsed time: 0.02
. % SAT:        100
. K:            1
. # Queries:    25
. # CTIs:       4
. # CTGs:       0
. # mic calls:  7
. Queries/sec:  2500
. Mics/sec:     700
. # Red. cores: 0
. # Int. joins: 0
. # Int. mics:  0
. Avg lits/cls: 1
. MAB stats: 
--------------------------
. MAB stats: 
. # arms: 7
. # pulls: 7
. Arm 0: 4 pulls
. Arm 1: 1 pulls
. Arm 2: 1 pulls
. Arm 3: 1 pulls
. Arm 4: 0 pulls
. Arm 5: 0 pulls
. Arm 6: 0 pulls
. Elapsed time: 0.02
. % SAT:        100
. K:            2
. # Queries:    30
. # CTIs:       4
. # CTGs:       0
. # mic calls:  7
. Queries/sec:  3000
. Mics/sec:     700
. # Red. cores: 0
. # Int. joins: 0
. # Int. mics:  0
. Avg lits/cls: 1
. MAB stats: 
--------------------------
. MAB stats: 
. # arms: 7
. # pulls: 7
. Arm 0: 4 pulls
. Arm 1: 1 pulls
. Arm 2: 1 pulls
. Arm 3: 1 pulls
. Arm 4: 0 pulls
. Arm 5: 0 pulls
. Arm 6: 0 pulls
. Elapsed time: 0.02
. % SAT:        100
. K:            3
. # Queries:    34
. # CTIs:       4
. # CTGs:       0
. # mic calls:  7
. Queries/sec:  3400
. Mics/sec:     700
. # Red. cores: 0
. # Int. joins: 0
. # Int. mics:  0
. Avg lits/cls: 1
. MAB stats: 
--------------------------
. MAB stats: 
. # arms: 7
. # pulls: 7
. Arm 0: 4 pulls
. Arm 1: 1 pulls
. Arm 2: 1 pulls
. Arm 3: 1 pulls
. Arm 4: 0 pulls
. Arm 5: 0 pulls
. Arm 6: 0 pulls
. Elapsed time: 0.02
. % SAT:        100
. K:            4
. # Queries:    37
. # CTIs:       4
. # CTGs:       0
. # mic calls:  7
. Queries/sec:  3700
. Mics/sec:     700
. # Red. cores: 0
. # Int. joins: 0
. # Int. mics:  0
. Avg lits/cls: 1
. MAB stats: 
--------------------------
. MAB stats: 
. # arms: 7
. # pulls: 7
. Arm 0: 4 pulls
. Arm 1: 1 pulls
. Arm 2: 1 pulls
. Arm 3: 1 pulls
. Arm 4: 0 pulls
. Arm 5: 0 pulls
. Arm 6: 0 pulls
IC3: IC3.cpp:357: void IC3::IC3::HeuristicLitOrder::count(const LitVec&): Assertion `!cube.empty()' failed.
timeout: the monitored command dumped core
/hpc/home/cwb.xzhoubu/.lsbatch/1748991694.589241: line 8: 10447 Aborted                 timeout 3600 /hpc/home/cwb.xzhoubu/IC3ref/IC3 -s -mab -alpha 0.5 < /hpc/home/cwb.xzhoubu/MC-aig-only-benchmark/hwmcc19/single/aig/wolf/2019C/zipversa_composecrc_prf-p20.aig
File: ./hwmcc19/single/aig/wolf/2019C/zipversa_composecrc_prf-p20.aig
bsub -Ip -n 1 -m bmcpu01
bmcpu02
bmcpu03
bmcpu04
bmcpu05
bmcpu06
bmcpu07
bmcpu08
bmcpu09
cpu02
cpu03
cpu04
cpu05
cpu07
cpu08
cpu09
cpu10 /hpc/home/cwb.xzhoubu/IC3ref/IC3 -s -mab -alpha 0.5 < /hpc/home/cwb.xzhoubu/MC-aig-only-benchmark/hwmcc19/single/aig/wolf/2019C/zipversa_composecrc_prf-p20.aig 2>&1
----------------------------------------
----------------------------------------
STATUS: COMPLETED
Finished at: Wed Jun  4 07:01:34 CST 2025
========================================
