#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Apr 17 07:49:46 2025
# Process ID: 14140
# Current directory: E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14004 E:\Study Folder\Engineering\Computer Engineering\Computer Systems\Architectures\Notes\Lab\Codes\RISC-V\Synthesis\Synthesis.xpr
# Log file: E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/vivado.log
# Journal file: E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Software/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 846.234 ; gain = 101.957
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Thu Apr 17 07:50:52 2025] Launched synth_1...
Run output will be captured here: E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Apr 17 07:56:22 2025] Launched synth_1...
Run output will be captured here: E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Apr 17 07:58:40 2025] Launched synth_1...
Run output will be captured here: E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1324.762 ; gain = 413.891
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Apr 17 09:31:06 2025] Launched synth_1...
Run output will be captured here: E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.runs/synth_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 814 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'riscv' is not ideal for floorplanning, since the cellview 'Data_memory' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1815.129 ; gain = 47.613
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: riscv
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1858.492 ; gain = 43.363
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/riscv.sv:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/PC.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/PC.sv:1]
INFO: [Synth 8-6157] synthesizing module 'PC_Adder' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/PC_Adder.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'PC_Adder' (2#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/PC_Adder.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Instruction_memory' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Instruction_memory.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_memory' (3#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Instruction_memory.sv:1]
INFO: [Synth 8-6157] synthesizing module 'controller' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/controller.sv:1]
WARNING: [Synth 8-87] always_comb on 'memtoreg_reg' did not result in combinational logic [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/controller.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'controller' (4#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Registers' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:2]
WARNING: [Synth 8-3848] Net x10 in module/entity Registers does not have driver. [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:6]
WARNING: [Synth 8-3848] Net x31 in module/entity Registers does not have driver. [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'Registers' (5#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:2]
INFO: [Synth 8-6157] synthesizing module 'imm_gen' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/imm_gen.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'imm_gen' (6#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/imm_gen.sv:2]
INFO: [Synth 8-6157] synthesizing module 'ALU_Ctrl' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/ALU_Ctrl.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Ctrl' (7#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/ALU_Ctrl.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Mux_2x1' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Mux_2x1.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'Mux_2x1' (8#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Mux_2x1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/ALU.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/ALU.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Add' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Branch_Adder.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'Add' (10#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Branch_Adder.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Data_memory' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Data_memory.sv:2]
WARNING: [Synth 8-5788] Register data_mem_reg[128] in module Data_memory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Data_memory.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'Data_memory' (11#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Data_memory.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'riscv' (12#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/riscv.sv:1]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[31]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[30]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[29]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[28]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[27]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[26]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[25]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[24]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[23]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[22]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[21]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[20]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[19]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[18]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[17]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[16]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[15]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[14]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[13]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[12]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[11]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[10]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[9]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[8]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[7]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[6]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[5]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[4]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[3]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[2]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[1]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[0]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[31]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[30]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[29]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[28]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[27]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[26]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[25]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[24]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[23]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[22]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[21]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[20]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[19]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[18]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[17]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[16]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[15]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[14]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[13]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[12]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[11]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[10]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[9]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[8]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[7]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[6]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[5]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[4]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[3]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[2]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[1]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1911.625 ; gain = 96.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1911.625 ; gain = 96.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1911.625 ; gain = 96.496
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 64 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2062.594 ; gain = 247.465
28 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2062.594 ; gain = 247.465
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
place_ports clk D8
place_ports clk E3
place_ports rst_n L16
set_property IOSTANDARD LVCMOS33 [get_ports [list {x1[31]} {x1[30]} {x1[29]} {x1[28]} {x1[27]} {x1[26]} {x1[25]} {x1[24]} {x1[23]} {x1[22]} {x1[21]} {x1[20]} {x1[19]} {x1[18]} {x1[17]} {x1[16]} {x1[15]} {x1[14]} {x1[13]} {x1[12]} {x1[11]} {x1[10]} {x1[9]} {x1[8]} {x1[7]} {x1[6]} {x1[5]} {x1[4]} {x1[3]} {x1[2]} {x1[1]} {x1[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {x10[31]} {x10[30]} {x10[29]} {x10[28]} {x10[27]} {x10[26]} {x10[25]} {x10[24]} {x10[23]} {x10[22]} {x10[21]} {x10[20]} {x10[19]} {x10[18]} {x10[17]} {x10[16]} {x10[15]} {x10[14]} {x10[13]} {x10[12]} {x10[11]} {x10[10]} {x10[9]} {x10[8]} {x10[7]} {x10[6]} {x10[5]} {x10[4]} {x10[3]} {x10[2]} {x10[1]} {x10[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {x31[31]} {x31[30]} {x31[29]} {x31[28]} {x31[27]} {x31[26]} {x31[25]} {x31[24]} {x31[23]} {x31[22]} {x31[21]} {x31[20]} {x31[19]} {x31[18]} {x31[17]} {x31[16]} {x31[15]} {x31[14]} {x31[13]} {x31[12]} {x31[11]} {x31[10]} {x31[9]} {x31[8]} {x31[7]} {x31[6]} {x31[5]} {x31[4]} {x31[3]} {x31[2]} {x31[1]} {x31[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst_n]]
file mkdir {E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/constrs_1/new}
close [ open {E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/constrs_1/new/IO_Map.xdc} w ]
add_files -fileset constrs_1 {{E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/constrs_1/new/IO_Map.xdc}}
set_property target_constrs_file {E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/constrs_1/new/IO_Map.xdc} [current_fileset -constrset]
save_constraints -force
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 10:07:33 2025...
