vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd" \

vhdl fifo_generator_v13_2_3  \
"../../../../zonghe1.srcs/sources_1/bd/design_1/ipshared/64f4/hdl/fifo_generator_v13_2_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \

vhdl xbip_utils_v3_0_9  \
"../../../../zonghe1.srcs/sources_1/bd/design_1/ip/design_1_gly_bram_0_0/src/cordic_ip/hdl/xbip_utils_v3_0_vh_rfs.vhd" \

vhdl c_reg_fd_v12_0_5  \
"../../../../zonghe1.srcs/sources_1/bd/design_1/ip/design_1_gly_bram_0_0/src/cordic_ip/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \

vhdl xbip_dsp48_wrapper_v3_0_4  \
"../../../../zonghe1.srcs/sources_1/bd/design_1/ip/design_1_gly_bram_0_0/src/cordic_ip/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \

vhdl xbip_pipe_v3_0_5  \
"../../../../zonghe1.srcs/sources_1/bd/design_1/ip/design_1_gly_bram_0_0/src/cordic_ip/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \

vhdl xbip_dsp48_addsub_v3_0_5  \
"../../../../zonghe1.srcs/sources_1/bd/design_1/ip/design_1_gly_bram_0_0/src/cordic_ip/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \

vhdl xbip_addsub_v3_0_5  \
"../../../../zonghe1.srcs/sources_1/bd/design_1/ip/design_1_gly_bram_0_0/src/cordic_ip/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \

vhdl c_addsub_v12_0_12  \
"../../../../zonghe1.srcs/sources_1/bd/design_1/ip/design_1_gly_bram_0_0/src/cordic_ip/hdl/c_addsub_v12_0_vh_rfs.vhd" \

vhdl xbip_bram18k_v3_0_5  \
"../../../../zonghe1.srcs/sources_1/bd/design_1/ip/design_1_gly_bram_0_0/src/cordic_ip/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \

vhdl mult_gen_v12_0_14  \
"../../../../zonghe1.srcs/sources_1/bd/design_1/ip/design_1_gly_bram_0_0/src/cordic_ip/hdl/mult_gen_v12_0_vh_rfs.vhd" \

vhdl axi_utils_v2_0_5  \
"../../../../zonghe1.srcs/sources_1/bd/design_1/ip/design_1_gly_bram_0_0/src/cordic_ip/hdl/axi_utils_v2_0_vh_rfs.vhd" \

vhdl cordic_v6_0_14  \
"../../../../zonghe1.srcs/sources_1/bd/design_1/ip/design_1_gly_bram_0_0/src/cordic_ip/hdl/cordic_v6_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_gly_bram_0_0/src/cordic_ip/sim/cordic_ip.vhd" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd" \

nosort
