
TemLux.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004898  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000148  08004a38  08004a38  00014a38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08004b80  08004b80  00014b80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08004b88  08004b88  00014b88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08004b8c  08004b8c  00014b8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000007c  20000000  08004b90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  0002007c  2**0
                  CONTENTS
  8 .bss          00000150  2000007c  2000007c  0002007c  2**2
                  ALLOC
  9 ._user_heap_stack 00000400  200001cc  200001cc  0002007c  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 11 .debug_info   0000af25  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00001859  00000000  00000000  0002afd1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000009a8  00000000  00000000  0002c830  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000908  00000000  00000000  0002d1d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   000048ae  00000000  00000000  0002dae0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00003088  00000000  00000000  0003238e  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00035416  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002ccc  00000000  00000000  00035494  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000007c 	.word	0x2000007c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004a20 	.word	0x08004a20

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000080 	.word	0x20000080
 80001dc:	08004a20 	.word	0x08004a20

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f092 0f00 	teq	r2, #0
 800057a:	bf14      	ite	ne
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	4770      	bxeq	lr
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800058c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000590:	e720      	b.n	80003d4 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_ul2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	e00a      	b.n	80005ba <__aeabi_l2d+0x16>

080005a4 <__aeabi_l2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005b2:	d502      	bpl.n	80005ba <__aeabi_l2d+0x16>
 80005b4:	4240      	negs	r0, r0
 80005b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005be:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005c6:	f43f aedc 	beq.w	8000382 <__adddf3+0xe6>
 80005ca:	f04f 0203 	mov.w	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005e2:	f1c2 0320 	rsb	r3, r2, #32
 80005e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80005f2:	ea40 000e 	orr.w	r0, r0, lr
 80005f6:	fa21 f102 	lsr.w	r1, r1, r2
 80005fa:	4414      	add	r4, r2
 80005fc:	e6c1      	b.n	8000382 <__adddf3+0xe6>
 80005fe:	bf00      	nop

08000600 <__aeabi_dmul>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000606:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800060a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800060e:	bf1d      	ittte	ne
 8000610:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000614:	ea94 0f0c 	teqne	r4, ip
 8000618:	ea95 0f0c 	teqne	r5, ip
 800061c:	f000 f8de 	bleq	80007dc <__aeabi_dmul+0x1dc>
 8000620:	442c      	add	r4, r5
 8000622:	ea81 0603 	eor.w	r6, r1, r3
 8000626:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800062a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800062e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000632:	bf18      	it	ne
 8000634:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800063c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000640:	d038      	beq.n	80006b4 <__aeabi_dmul+0xb4>
 8000642:	fba0 ce02 	umull	ip, lr, r0, r2
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800064e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000652:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000656:	f04f 0600 	mov.w	r6, #0
 800065a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800065e:	f09c 0f00 	teq	ip, #0
 8000662:	bf18      	it	ne
 8000664:	f04e 0e01 	orrne.w	lr, lr, #1
 8000668:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800066c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000670:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000674:	d204      	bcs.n	8000680 <__aeabi_dmul+0x80>
 8000676:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800067a:	416d      	adcs	r5, r5
 800067c:	eb46 0606 	adc.w	r6, r6, r6
 8000680:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000684:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000688:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800068c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000690:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000694:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000698:	bf88      	it	hi
 800069a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800069e:	d81e      	bhi.n	80006de <__aeabi_dmul+0xde>
 80006a0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006a4:	bf08      	it	eq
 80006a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006aa:	f150 0000 	adcs.w	r0, r0, #0
 80006ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b8:	ea46 0101 	orr.w	r1, r6, r1
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c8:	bfc2      	ittt	gt
 80006ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	popgt	{r4, r5, r6, pc}
 80006d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d8:	f04f 0e00 	mov.w	lr, #0
 80006dc:	3c01      	subs	r4, #1
 80006de:	f300 80ab 	bgt.w	8000838 <__aeabi_dmul+0x238>
 80006e2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006e6:	bfde      	ittt	le
 80006e8:	2000      	movle	r0, #0
 80006ea:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ee:	bd70      	pople	{r4, r5, r6, pc}
 80006f0:	f1c4 0400 	rsb	r4, r4, #0
 80006f4:	3c20      	subs	r4, #32
 80006f6:	da35      	bge.n	8000764 <__aeabi_dmul+0x164>
 80006f8:	340c      	adds	r4, #12
 80006fa:	dc1b      	bgt.n	8000734 <__aeabi_dmul+0x134>
 80006fc:	f104 0414 	add.w	r4, r4, #20
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f305 	lsl.w	r3, r0, r5
 8000708:	fa20 f004 	lsr.w	r0, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000718:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	fa21 f604 	lsr.w	r6, r1, r4
 8000724:	eb42 0106 	adc.w	r1, r2, r6
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f1c4 040c 	rsb	r4, r4, #12
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f304 	lsl.w	r3, r0, r4
 8000740:	fa20 f005 	lsr.w	r0, r0, r5
 8000744:	fa01 f204 	lsl.w	r2, r1, r4
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000754:	f141 0100 	adc.w	r1, r1, #0
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f205 	lsl.w	r2, r0, r5
 800076c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000770:	fa20 f304 	lsr.w	r3, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea43 0302 	orr.w	r3, r3, r2
 800077c:	fa21 f004 	lsr.w	r0, r1, r4
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	fa21 f204 	lsr.w	r2, r1, r4
 8000788:	ea20 0002 	bic.w	r0, r0, r2
 800078c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f094 0f00 	teq	r4, #0
 80007a0:	d10f      	bne.n	80007c2 <__aeabi_dmul+0x1c2>
 80007a2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007a6:	0040      	lsls	r0, r0, #1
 80007a8:	eb41 0101 	adc.w	r1, r1, r1
 80007ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3c01      	subeq	r4, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1a6>
 80007b6:	ea41 0106 	orr.w	r1, r1, r6
 80007ba:	f095 0f00 	teq	r5, #0
 80007be:	bf18      	it	ne
 80007c0:	4770      	bxne	lr
 80007c2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007c6:	0052      	lsls	r2, r2, #1
 80007c8:	eb43 0303 	adc.w	r3, r3, r3
 80007cc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3d01      	subeq	r5, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1c6>
 80007d6:	ea43 0306 	orr.w	r3, r3, r6
 80007da:	4770      	bx	lr
 80007dc:	ea94 0f0c 	teq	r4, ip
 80007e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007e4:	bf18      	it	ne
 80007e6:	ea95 0f0c 	teqne	r5, ip
 80007ea:	d00c      	beq.n	8000806 <__aeabi_dmul+0x206>
 80007ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f0:	bf18      	it	ne
 80007f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f6:	d1d1      	bne.n	800079c <__aeabi_dmul+0x19c>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000800:	f04f 0000 	mov.w	r0, #0
 8000804:	bd70      	pop	{r4, r5, r6, pc}
 8000806:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080a:	bf06      	itte	eq
 800080c:	4610      	moveq	r0, r2
 800080e:	4619      	moveq	r1, r3
 8000810:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000814:	d019      	beq.n	800084a <__aeabi_dmul+0x24a>
 8000816:	ea94 0f0c 	teq	r4, ip
 800081a:	d102      	bne.n	8000822 <__aeabi_dmul+0x222>
 800081c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000820:	d113      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000822:	ea95 0f0c 	teq	r5, ip
 8000826:	d105      	bne.n	8000834 <__aeabi_dmul+0x234>
 8000828:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800082c:	bf1c      	itt	ne
 800082e:	4610      	movne	r0, r2
 8000830:	4619      	movne	r1, r3
 8000832:	d10a      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000834:	ea81 0103 	eor.w	r1, r1, r3
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800083c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000840:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000844:	f04f 0000 	mov.w	r0, #0
 8000848:	bd70      	pop	{r4, r5, r6, pc}
 800084a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800084e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <__aeabi_ddiv>:
 8000854:	b570      	push	{r4, r5, r6, lr}
 8000856:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800085a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800085e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000862:	bf1d      	ittte	ne
 8000864:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000868:	ea94 0f0c 	teqne	r4, ip
 800086c:	ea95 0f0c 	teqne	r5, ip
 8000870:	f000 f8a7 	bleq	80009c2 <__aeabi_ddiv+0x16e>
 8000874:	eba4 0405 	sub.w	r4, r4, r5
 8000878:	ea81 0e03 	eor.w	lr, r1, r3
 800087c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000880:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000884:	f000 8088 	beq.w	8000998 <__aeabi_ddiv+0x144>
 8000888:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800088c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000890:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000894:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000898:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800089c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008ac:	429d      	cmp	r5, r3
 80008ae:	bf08      	it	eq
 80008b0:	4296      	cmpeq	r6, r2
 80008b2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008b6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ba:	d202      	bcs.n	80008c2 <__aeabi_ddiv+0x6e>
 80008bc:	085b      	lsrs	r3, r3, #1
 80008be:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c2:	1ab6      	subs	r6, r6, r2
 80008c4:	eb65 0503 	sbc.w	r5, r5, r3
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008d2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000930:	ea55 0e06 	orrs.w	lr, r5, r6
 8000934:	d018      	beq.n	8000968 <__aeabi_ddiv+0x114>
 8000936:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800093a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800093e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000942:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000946:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800094a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800094e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000952:	d1c0      	bne.n	80008d6 <__aeabi_ddiv+0x82>
 8000954:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000958:	d10b      	bne.n	8000972 <__aeabi_ddiv+0x11e>
 800095a:	ea41 0100 	orr.w	r1, r1, r0
 800095e:	f04f 0000 	mov.w	r0, #0
 8000962:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000966:	e7b6      	b.n	80008d6 <__aeabi_ddiv+0x82>
 8000968:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800096c:	bf04      	itt	eq
 800096e:	4301      	orreq	r1, r0
 8000970:	2000      	moveq	r0, #0
 8000972:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000976:	bf88      	it	hi
 8000978:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800097c:	f63f aeaf 	bhi.w	80006de <__aeabi_dmul+0xde>
 8000980:	ebb5 0c03 	subs.w	ip, r5, r3
 8000984:	bf04      	itt	eq
 8000986:	ebb6 0c02 	subseq.w	ip, r6, r2
 800098a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800098e:	f150 0000 	adcs.w	r0, r0, #0
 8000992:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800099c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009a4:	bfc2      	ittt	gt
 80009a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	popgt	{r4, r5, r6, pc}
 80009b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009b4:	f04f 0e00 	mov.w	lr, #0
 80009b8:	3c01      	subs	r4, #1
 80009ba:	e690      	b.n	80006de <__aeabi_dmul+0xde>
 80009bc:	ea45 0e06 	orr.w	lr, r5, r6
 80009c0:	e68d      	b.n	80006de <__aeabi_dmul+0xde>
 80009c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009c6:	ea94 0f0c 	teq	r4, ip
 80009ca:	bf08      	it	eq
 80009cc:	ea95 0f0c 	teqeq	r5, ip
 80009d0:	f43f af3b 	beq.w	800084a <__aeabi_dmul+0x24a>
 80009d4:	ea94 0f0c 	teq	r4, ip
 80009d8:	d10a      	bne.n	80009f0 <__aeabi_ddiv+0x19c>
 80009da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009de:	f47f af34 	bne.w	800084a <__aeabi_dmul+0x24a>
 80009e2:	ea95 0f0c 	teq	r5, ip
 80009e6:	f47f af25 	bne.w	8000834 <__aeabi_dmul+0x234>
 80009ea:	4610      	mov	r0, r2
 80009ec:	4619      	mov	r1, r3
 80009ee:	e72c      	b.n	800084a <__aeabi_dmul+0x24a>
 80009f0:	ea95 0f0c 	teq	r5, ip
 80009f4:	d106      	bne.n	8000a04 <__aeabi_ddiv+0x1b0>
 80009f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009fa:	f43f aefd 	beq.w	80007f8 <__aeabi_dmul+0x1f8>
 80009fe:	4610      	mov	r0, r2
 8000a00:	4619      	mov	r1, r3
 8000a02:	e722      	b.n	800084a <__aeabi_dmul+0x24a>
 8000a04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a0e:	f47f aec5 	bne.w	800079c <__aeabi_dmul+0x19c>
 8000a12:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a16:	f47f af0d 	bne.w	8000834 <__aeabi_dmul+0x234>
 8000a1a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a1e:	f47f aeeb 	bne.w	80007f8 <__aeabi_dmul+0x1f8>
 8000a22:	e712      	b.n	800084a <__aeabi_dmul+0x24a>

08000a24 <__aeabi_d2uiz>:
 8000a24:	004a      	lsls	r2, r1, #1
 8000a26:	d211      	bcs.n	8000a4c <__aeabi_d2uiz+0x28>
 8000a28:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a2c:	d211      	bcs.n	8000a52 <__aeabi_d2uiz+0x2e>
 8000a2e:	d50d      	bpl.n	8000a4c <__aeabi_d2uiz+0x28>
 8000a30:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a34:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a38:	d40e      	bmi.n	8000a58 <__aeabi_d2uiz+0x34>
 8000a3a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a3e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a42:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a46:	fa23 f002 	lsr.w	r0, r3, r2
 8000a4a:	4770      	bx	lr
 8000a4c:	f04f 0000 	mov.w	r0, #0
 8000a50:	4770      	bx	lr
 8000a52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a56:	d102      	bne.n	8000a5e <__aeabi_d2uiz+0x3a>
 8000a58:	f04f 30ff 	mov.w	r0, #4294967295
 8000a5c:	4770      	bx	lr
 8000a5e:	f04f 0000 	mov.w	r0, #0
 8000a62:	4770      	bx	lr

08000a64 <__aeabi_uldivmod>:
 8000a64:	b953      	cbnz	r3, 8000a7c <__aeabi_uldivmod+0x18>
 8000a66:	b94a      	cbnz	r2, 8000a7c <__aeabi_uldivmod+0x18>
 8000a68:	2900      	cmp	r1, #0
 8000a6a:	bf08      	it	eq
 8000a6c:	2800      	cmpeq	r0, #0
 8000a6e:	bf1c      	itt	ne
 8000a70:	f04f 31ff 	movne.w	r1, #4294967295
 8000a74:	f04f 30ff 	movne.w	r0, #4294967295
 8000a78:	f000 b97a 	b.w	8000d70 <__aeabi_idiv0>
 8000a7c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a80:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a84:	f000 f806 	bl	8000a94 <__udivmoddi4>
 8000a88:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a90:	b004      	add	sp, #16
 8000a92:	4770      	bx	lr

08000a94 <__udivmoddi4>:
 8000a94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a98:	468c      	mov	ip, r1
 8000a9a:	460d      	mov	r5, r1
 8000a9c:	4604      	mov	r4, r0
 8000a9e:	9e08      	ldr	r6, [sp, #32]
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d151      	bne.n	8000b48 <__udivmoddi4+0xb4>
 8000aa4:	428a      	cmp	r2, r1
 8000aa6:	4617      	mov	r7, r2
 8000aa8:	d96d      	bls.n	8000b86 <__udivmoddi4+0xf2>
 8000aaa:	fab2 fe82 	clz	lr, r2
 8000aae:	f1be 0f00 	cmp.w	lr, #0
 8000ab2:	d00b      	beq.n	8000acc <__udivmoddi4+0x38>
 8000ab4:	f1ce 0c20 	rsb	ip, lr, #32
 8000ab8:	fa01 f50e 	lsl.w	r5, r1, lr
 8000abc:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000ac0:	fa02 f70e 	lsl.w	r7, r2, lr
 8000ac4:	ea4c 0c05 	orr.w	ip, ip, r5
 8000ac8:	fa00 f40e 	lsl.w	r4, r0, lr
 8000acc:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000ad0:	0c25      	lsrs	r5, r4, #16
 8000ad2:	fbbc f8fa 	udiv	r8, ip, sl
 8000ad6:	fa1f f987 	uxth.w	r9, r7
 8000ada:	fb0a cc18 	mls	ip, sl, r8, ip
 8000ade:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000ae2:	fb08 f309 	mul.w	r3, r8, r9
 8000ae6:	42ab      	cmp	r3, r5
 8000ae8:	d90a      	bls.n	8000b00 <__udivmoddi4+0x6c>
 8000aea:	19ed      	adds	r5, r5, r7
 8000aec:	f108 32ff 	add.w	r2, r8, #4294967295
 8000af0:	f080 8123 	bcs.w	8000d3a <__udivmoddi4+0x2a6>
 8000af4:	42ab      	cmp	r3, r5
 8000af6:	f240 8120 	bls.w	8000d3a <__udivmoddi4+0x2a6>
 8000afa:	f1a8 0802 	sub.w	r8, r8, #2
 8000afe:	443d      	add	r5, r7
 8000b00:	1aed      	subs	r5, r5, r3
 8000b02:	b2a4      	uxth	r4, r4
 8000b04:	fbb5 f0fa 	udiv	r0, r5, sl
 8000b08:	fb0a 5510 	mls	r5, sl, r0, r5
 8000b0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000b10:	fb00 f909 	mul.w	r9, r0, r9
 8000b14:	45a1      	cmp	r9, r4
 8000b16:	d909      	bls.n	8000b2c <__udivmoddi4+0x98>
 8000b18:	19e4      	adds	r4, r4, r7
 8000b1a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b1e:	f080 810a 	bcs.w	8000d36 <__udivmoddi4+0x2a2>
 8000b22:	45a1      	cmp	r9, r4
 8000b24:	f240 8107 	bls.w	8000d36 <__udivmoddi4+0x2a2>
 8000b28:	3802      	subs	r0, #2
 8000b2a:	443c      	add	r4, r7
 8000b2c:	eba4 0409 	sub.w	r4, r4, r9
 8000b30:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000b34:	2100      	movs	r1, #0
 8000b36:	2e00      	cmp	r6, #0
 8000b38:	d061      	beq.n	8000bfe <__udivmoddi4+0x16a>
 8000b3a:	fa24 f40e 	lsr.w	r4, r4, lr
 8000b3e:	2300      	movs	r3, #0
 8000b40:	6034      	str	r4, [r6, #0]
 8000b42:	6073      	str	r3, [r6, #4]
 8000b44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b48:	428b      	cmp	r3, r1
 8000b4a:	d907      	bls.n	8000b5c <__udivmoddi4+0xc8>
 8000b4c:	2e00      	cmp	r6, #0
 8000b4e:	d054      	beq.n	8000bfa <__udivmoddi4+0x166>
 8000b50:	2100      	movs	r1, #0
 8000b52:	e886 0021 	stmia.w	r6, {r0, r5}
 8000b56:	4608      	mov	r0, r1
 8000b58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b5c:	fab3 f183 	clz	r1, r3
 8000b60:	2900      	cmp	r1, #0
 8000b62:	f040 808e 	bne.w	8000c82 <__udivmoddi4+0x1ee>
 8000b66:	42ab      	cmp	r3, r5
 8000b68:	d302      	bcc.n	8000b70 <__udivmoddi4+0xdc>
 8000b6a:	4282      	cmp	r2, r0
 8000b6c:	f200 80fa 	bhi.w	8000d64 <__udivmoddi4+0x2d0>
 8000b70:	1a84      	subs	r4, r0, r2
 8000b72:	eb65 0503 	sbc.w	r5, r5, r3
 8000b76:	2001      	movs	r0, #1
 8000b78:	46ac      	mov	ip, r5
 8000b7a:	2e00      	cmp	r6, #0
 8000b7c:	d03f      	beq.n	8000bfe <__udivmoddi4+0x16a>
 8000b7e:	e886 1010 	stmia.w	r6, {r4, ip}
 8000b82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b86:	b912      	cbnz	r2, 8000b8e <__udivmoddi4+0xfa>
 8000b88:	2701      	movs	r7, #1
 8000b8a:	fbb7 f7f2 	udiv	r7, r7, r2
 8000b8e:	fab7 fe87 	clz	lr, r7
 8000b92:	f1be 0f00 	cmp.w	lr, #0
 8000b96:	d134      	bne.n	8000c02 <__udivmoddi4+0x16e>
 8000b98:	1beb      	subs	r3, r5, r7
 8000b9a:	0c3a      	lsrs	r2, r7, #16
 8000b9c:	fa1f fc87 	uxth.w	ip, r7
 8000ba0:	2101      	movs	r1, #1
 8000ba2:	fbb3 f8f2 	udiv	r8, r3, r2
 8000ba6:	0c25      	lsrs	r5, r4, #16
 8000ba8:	fb02 3318 	mls	r3, r2, r8, r3
 8000bac:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000bb0:	fb0c f308 	mul.w	r3, ip, r8
 8000bb4:	42ab      	cmp	r3, r5
 8000bb6:	d907      	bls.n	8000bc8 <__udivmoddi4+0x134>
 8000bb8:	19ed      	adds	r5, r5, r7
 8000bba:	f108 30ff 	add.w	r0, r8, #4294967295
 8000bbe:	d202      	bcs.n	8000bc6 <__udivmoddi4+0x132>
 8000bc0:	42ab      	cmp	r3, r5
 8000bc2:	f200 80d1 	bhi.w	8000d68 <__udivmoddi4+0x2d4>
 8000bc6:	4680      	mov	r8, r0
 8000bc8:	1aed      	subs	r5, r5, r3
 8000bca:	b2a3      	uxth	r3, r4
 8000bcc:	fbb5 f0f2 	udiv	r0, r5, r2
 8000bd0:	fb02 5510 	mls	r5, r2, r0, r5
 8000bd4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000bd8:	fb0c fc00 	mul.w	ip, ip, r0
 8000bdc:	45a4      	cmp	ip, r4
 8000bde:	d907      	bls.n	8000bf0 <__udivmoddi4+0x15c>
 8000be0:	19e4      	adds	r4, r4, r7
 8000be2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000be6:	d202      	bcs.n	8000bee <__udivmoddi4+0x15a>
 8000be8:	45a4      	cmp	ip, r4
 8000bea:	f200 80b8 	bhi.w	8000d5e <__udivmoddi4+0x2ca>
 8000bee:	4618      	mov	r0, r3
 8000bf0:	eba4 040c 	sub.w	r4, r4, ip
 8000bf4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000bf8:	e79d      	b.n	8000b36 <__udivmoddi4+0xa2>
 8000bfa:	4631      	mov	r1, r6
 8000bfc:	4630      	mov	r0, r6
 8000bfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c02:	f1ce 0420 	rsb	r4, lr, #32
 8000c06:	fa05 f30e 	lsl.w	r3, r5, lr
 8000c0a:	fa07 f70e 	lsl.w	r7, r7, lr
 8000c0e:	fa20 f804 	lsr.w	r8, r0, r4
 8000c12:	0c3a      	lsrs	r2, r7, #16
 8000c14:	fa25 f404 	lsr.w	r4, r5, r4
 8000c18:	ea48 0803 	orr.w	r8, r8, r3
 8000c1c:	fbb4 f1f2 	udiv	r1, r4, r2
 8000c20:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000c24:	fb02 4411 	mls	r4, r2, r1, r4
 8000c28:	fa1f fc87 	uxth.w	ip, r7
 8000c2c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000c30:	fb01 f30c 	mul.w	r3, r1, ip
 8000c34:	42ab      	cmp	r3, r5
 8000c36:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c3a:	d909      	bls.n	8000c50 <__udivmoddi4+0x1bc>
 8000c3c:	19ed      	adds	r5, r5, r7
 8000c3e:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c42:	f080 808a 	bcs.w	8000d5a <__udivmoddi4+0x2c6>
 8000c46:	42ab      	cmp	r3, r5
 8000c48:	f240 8087 	bls.w	8000d5a <__udivmoddi4+0x2c6>
 8000c4c:	3902      	subs	r1, #2
 8000c4e:	443d      	add	r5, r7
 8000c50:	1aeb      	subs	r3, r5, r3
 8000c52:	fa1f f588 	uxth.w	r5, r8
 8000c56:	fbb3 f0f2 	udiv	r0, r3, r2
 8000c5a:	fb02 3310 	mls	r3, r2, r0, r3
 8000c5e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000c62:	fb00 f30c 	mul.w	r3, r0, ip
 8000c66:	42ab      	cmp	r3, r5
 8000c68:	d907      	bls.n	8000c7a <__udivmoddi4+0x1e6>
 8000c6a:	19ed      	adds	r5, r5, r7
 8000c6c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000c70:	d26f      	bcs.n	8000d52 <__udivmoddi4+0x2be>
 8000c72:	42ab      	cmp	r3, r5
 8000c74:	d96d      	bls.n	8000d52 <__udivmoddi4+0x2be>
 8000c76:	3802      	subs	r0, #2
 8000c78:	443d      	add	r5, r7
 8000c7a:	1aeb      	subs	r3, r5, r3
 8000c7c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c80:	e78f      	b.n	8000ba2 <__udivmoddi4+0x10e>
 8000c82:	f1c1 0720 	rsb	r7, r1, #32
 8000c86:	fa22 f807 	lsr.w	r8, r2, r7
 8000c8a:	408b      	lsls	r3, r1
 8000c8c:	fa05 f401 	lsl.w	r4, r5, r1
 8000c90:	ea48 0303 	orr.w	r3, r8, r3
 8000c94:	fa20 fe07 	lsr.w	lr, r0, r7
 8000c98:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000c9c:	40fd      	lsrs	r5, r7
 8000c9e:	ea4e 0e04 	orr.w	lr, lr, r4
 8000ca2:	fbb5 f9fc 	udiv	r9, r5, ip
 8000ca6:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000caa:	fb0c 5519 	mls	r5, ip, r9, r5
 8000cae:	fa1f f883 	uxth.w	r8, r3
 8000cb2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000cb6:	fb09 f408 	mul.w	r4, r9, r8
 8000cba:	42ac      	cmp	r4, r5
 8000cbc:	fa02 f201 	lsl.w	r2, r2, r1
 8000cc0:	fa00 fa01 	lsl.w	sl, r0, r1
 8000cc4:	d908      	bls.n	8000cd8 <__udivmoddi4+0x244>
 8000cc6:	18ed      	adds	r5, r5, r3
 8000cc8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ccc:	d243      	bcs.n	8000d56 <__udivmoddi4+0x2c2>
 8000cce:	42ac      	cmp	r4, r5
 8000cd0:	d941      	bls.n	8000d56 <__udivmoddi4+0x2c2>
 8000cd2:	f1a9 0902 	sub.w	r9, r9, #2
 8000cd6:	441d      	add	r5, r3
 8000cd8:	1b2d      	subs	r5, r5, r4
 8000cda:	fa1f fe8e 	uxth.w	lr, lr
 8000cde:	fbb5 f0fc 	udiv	r0, r5, ip
 8000ce2:	fb0c 5510 	mls	r5, ip, r0, r5
 8000ce6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000cea:	fb00 f808 	mul.w	r8, r0, r8
 8000cee:	45a0      	cmp	r8, r4
 8000cf0:	d907      	bls.n	8000d02 <__udivmoddi4+0x26e>
 8000cf2:	18e4      	adds	r4, r4, r3
 8000cf4:	f100 35ff 	add.w	r5, r0, #4294967295
 8000cf8:	d229      	bcs.n	8000d4e <__udivmoddi4+0x2ba>
 8000cfa:	45a0      	cmp	r8, r4
 8000cfc:	d927      	bls.n	8000d4e <__udivmoddi4+0x2ba>
 8000cfe:	3802      	subs	r0, #2
 8000d00:	441c      	add	r4, r3
 8000d02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d06:	eba4 0408 	sub.w	r4, r4, r8
 8000d0a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d0e:	454c      	cmp	r4, r9
 8000d10:	46c6      	mov	lr, r8
 8000d12:	464d      	mov	r5, r9
 8000d14:	d315      	bcc.n	8000d42 <__udivmoddi4+0x2ae>
 8000d16:	d012      	beq.n	8000d3e <__udivmoddi4+0x2aa>
 8000d18:	b156      	cbz	r6, 8000d30 <__udivmoddi4+0x29c>
 8000d1a:	ebba 030e 	subs.w	r3, sl, lr
 8000d1e:	eb64 0405 	sbc.w	r4, r4, r5
 8000d22:	fa04 f707 	lsl.w	r7, r4, r7
 8000d26:	40cb      	lsrs	r3, r1
 8000d28:	431f      	orrs	r7, r3
 8000d2a:	40cc      	lsrs	r4, r1
 8000d2c:	6037      	str	r7, [r6, #0]
 8000d2e:	6074      	str	r4, [r6, #4]
 8000d30:	2100      	movs	r1, #0
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	4618      	mov	r0, r3
 8000d38:	e6f8      	b.n	8000b2c <__udivmoddi4+0x98>
 8000d3a:	4690      	mov	r8, r2
 8000d3c:	e6e0      	b.n	8000b00 <__udivmoddi4+0x6c>
 8000d3e:	45c2      	cmp	sl, r8
 8000d40:	d2ea      	bcs.n	8000d18 <__udivmoddi4+0x284>
 8000d42:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d46:	eb69 0503 	sbc.w	r5, r9, r3
 8000d4a:	3801      	subs	r0, #1
 8000d4c:	e7e4      	b.n	8000d18 <__udivmoddi4+0x284>
 8000d4e:	4628      	mov	r0, r5
 8000d50:	e7d7      	b.n	8000d02 <__udivmoddi4+0x26e>
 8000d52:	4640      	mov	r0, r8
 8000d54:	e791      	b.n	8000c7a <__udivmoddi4+0x1e6>
 8000d56:	4681      	mov	r9, r0
 8000d58:	e7be      	b.n	8000cd8 <__udivmoddi4+0x244>
 8000d5a:	4601      	mov	r1, r0
 8000d5c:	e778      	b.n	8000c50 <__udivmoddi4+0x1bc>
 8000d5e:	3802      	subs	r0, #2
 8000d60:	443c      	add	r4, r7
 8000d62:	e745      	b.n	8000bf0 <__udivmoddi4+0x15c>
 8000d64:	4608      	mov	r0, r1
 8000d66:	e708      	b.n	8000b7a <__udivmoddi4+0xe6>
 8000d68:	f1a8 0802 	sub.w	r8, r8, #2
 8000d6c:	443d      	add	r5, r7
 8000d6e:	e72b      	b.n	8000bc8 <__udivmoddi4+0x134>

08000d70 <__aeabi_idiv0>:
 8000d70:	4770      	bx	lr
 8000d72:	bf00      	nop

08000d74 <_Error_Handler>:

#include "bh1750.h"
extern UART_HandleTypeDef huart2;
extern char buffer[50];
void _Error_Handler(char * file, int line)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b083      	sub	sp, #12
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
 8000d7c:	6039      	str	r1, [r7, #0]
  while(1)
 8000d7e:	e7fe      	b.n	8000d7e <_Error_Handler+0xa>

08000d80 <BH1750_init_i2c>:
  {
  }
}

HAL_StatusTypeDef BH1750_init_i2c(I2C_HandleTypeDef* i2c_handle)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b084      	sub	sp, #16
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d88:	2300      	movs	r3, #0
 8000d8a:	60fb      	str	r3, [r7, #12]
 8000d8c:	4a1b      	ldr	r2, [pc, #108]	; (8000dfc <BH1750_init_i2c+0x7c>)
 8000d8e:	4b1b      	ldr	r3, [pc, #108]	; (8000dfc <BH1750_init_i2c+0x7c>)
 8000d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d92:	f043 0302 	orr.w	r3, r3, #2
 8000d96:	6313      	str	r3, [r2, #48]	; 0x30
 8000d98:	4b18      	ldr	r3, [pc, #96]	; (8000dfc <BH1750_init_i2c+0x7c>)
 8000d9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d9c:	f003 0302 	and.w	r3, r3, #2
 8000da0:	60fb      	str	r3, [r7, #12]
 8000da2:	68fb      	ldr	r3, [r7, #12]

	i2c_handle->Instance = I2C1;
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	4a16      	ldr	r2, [pc, #88]	; (8000e00 <BH1750_init_i2c+0x80>)
 8000da8:	601a      	str	r2, [r3, #0]
	i2c_handle->Init.ClockSpeed = 100000;
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	4a15      	ldr	r2, [pc, #84]	; (8000e04 <BH1750_init_i2c+0x84>)
 8000dae:	605a      	str	r2, [r3, #4]
	i2c_handle->Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	2200      	movs	r2, #0
 8000db4:	609a      	str	r2, [r3, #8]
	i2c_handle->Init.OwnAddress1 = 0;
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	2200      	movs	r2, #0
 8000dba:	60da      	str	r2, [r3, #12]
	i2c_handle->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000dc2:	611a      	str	r2, [r3, #16]
	i2c_handle->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	615a      	str	r2, [r3, #20]
	i2c_handle->Init.OwnAddress2 = 0;
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	2200      	movs	r2, #0
 8000dce:	619a      	str	r2, [r3, #24]
	i2c_handle->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	61da      	str	r2, [r3, #28]
	i2c_handle->Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	2200      	movs	r2, #0
 8000dda:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(i2c_handle) != HAL_OK)
 8000ddc:	6878      	ldr	r0, [r7, #4]
 8000dde:	f001 f927 	bl	8002030 <HAL_I2C_Init>
 8000de2:	4603      	mov	r3, r0
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d003      	beq.n	8000df0 <BH1750_init_i2c+0x70>
	{
		_Error_Handler(__FILE__, __LINE__);
 8000de8:	2137      	movs	r1, #55	; 0x37
 8000dea:	4807      	ldr	r0, [pc, #28]	; (8000e08 <BH1750_init_i2c+0x88>)
 8000dec:	f7ff ffc2 	bl	8000d74 <_Error_Handler>
	}

	return HAL_OK;
 8000df0:	2300      	movs	r3, #0
}
 8000df2:	4618      	mov	r0, r3
 8000df4:	3710      	adds	r7, #16
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	40023800 	.word	0x40023800
 8000e00:	40005400 	.word	0x40005400
 8000e04:	000186a0 	.word	0x000186a0
 8000e08:	08004a38 	.word	0x08004a38

08000e0c <BH1750_send_command>:

HAL_StatusTypeDef BH1750_send_command(BH1750_device_t* dev, uint8_t cmd)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b086      	sub	sp, #24
 8000e10:	af02      	add	r7, sp, #8
 8000e12:	6078      	str	r0, [r7, #4]
 8000e14:	460b      	mov	r3, r1
 8000e16:	70fb      	strb	r3, [r7, #3]
	//TODO hal checks
	uint8_t u;
	if(u=HAL_I2C_Master_Transmit(
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	6858      	ldr	r0, [r3, #4]
			dev->i2c_handle,	//I2C Handle
			dev->address_w,		//I2C addr of dev
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	7a5b      	ldrb	r3, [r3, #9]
	if(u=HAL_I2C_Master_Transmit(
 8000e20:	b299      	uxth	r1, r3
 8000e22:	1cfa      	adds	r2, r7, #3
 8000e24:	230a      	movs	r3, #10
 8000e26:	9300      	str	r3, [sp, #0]
 8000e28:	2301      	movs	r3, #1
 8000e2a:	f001 fa39 	bl	80022a0 <HAL_I2C_Master_Transmit>
 8000e2e:	4603      	mov	r3, r0
			&cmd,				//CMD to be executed
			1,					//8bit addr
			10					//Wait time
		) != HAL_OK) return HAL_ERROR;
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	bf14      	ite	ne
 8000e34:	2301      	movne	r3, #1
 8000e36:	2300      	moveq	r3, #0
 8000e38:	b2db      	uxtb	r3, r3
	if(u=HAL_I2C_Master_Transmit(
 8000e3a:	73fb      	strb	r3, [r7, #15]
 8000e3c:	7bfb      	ldrb	r3, [r7, #15]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d001      	beq.n	8000e46 <BH1750_send_command+0x3a>
		) != HAL_OK) return HAL_ERROR;
 8000e42:	2301      	movs	r3, #1
 8000e44:	e000      	b.n	8000e48 <BH1750_send_command+0x3c>

	return HAL_OK;
 8000e46:	2300      	movs	r3, #0
}
 8000e48:	4618      	mov	r0, r3
 8000e4a:	3710      	adds	r7, #16
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}

08000e50 <BH1750_poll_self>:

void BH1750_poll_self(BH1750_device_t* self)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b082      	sub	sp, #8
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
	BH1750_get_lumen(self);
 8000e58:	6878      	ldr	r0, [r7, #4]
 8000e5a:	f000 f8c1 	bl	8000fe0 <BH1750_get_lumen>
}
 8000e5e:	bf00      	nop
 8000e60:	3708      	adds	r7, #8
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}
	...

08000e68 <BH1750_init_dev_struct>:

BH1750_device_t* BH1750_init_dev_struct(I2C_HandleTypeDef* i2c_handle,
		char* name, bool addr_grounded)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b086      	sub	sp, #24
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	60f8      	str	r0, [r7, #12]
 8000e70:	60b9      	str	r1, [r7, #8]
 8000e72:	4613      	mov	r3, r2
 8000e74:	71fb      	strb	r3, [r7, #7]
	BH1750_device_t* init =
 8000e76:	2114      	movs	r1, #20
 8000e78:	2001      	movs	r0, #1
 8000e7a:	f003 f95d 	bl	8004138 <calloc>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	617b      	str	r3, [r7, #20]
			(BH1750_device_t*)calloc(1, sizeof(BH1750_device_t));

	if(init == NULL) return NULL;
 8000e82:	697b      	ldr	r3, [r7, #20]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d101      	bne.n	8000e8c <BH1750_init_dev_struct+0x24>
 8000e88:	2300      	movs	r3, #0
 8000e8a:	e02d      	b.n	8000ee8 <BH1750_init_dev_struct+0x80>

	if(addr_grounded){
 8000e8c:	79fb      	ldrb	r3, [r7, #7]
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d006      	beq.n	8000ea0 <BH1750_init_dev_struct+0x38>
		init->address_r = BH1750_GROUND_ADDR_READ;
 8000e92:	697b      	ldr	r3, [r7, #20]
 8000e94:	2247      	movs	r2, #71	; 0x47
 8000e96:	721a      	strb	r2, [r3, #8]
		init->address_w = BH1750_GROUND_ADDR_WRITE;
 8000e98:	697b      	ldr	r3, [r7, #20]
 8000e9a:	2246      	movs	r2, #70	; 0x46
 8000e9c:	725a      	strb	r2, [r3, #9]
 8000e9e:	e005      	b.n	8000eac <BH1750_init_dev_struct+0x44>
	}else{
		init->address_r = BH1750_NO_GROUND_ADDR_READ;
 8000ea0:	697b      	ldr	r3, [r7, #20]
 8000ea2:	22ba      	movs	r2, #186	; 0xba
 8000ea4:	721a      	strb	r2, [r3, #8]
		init->address_w = BH1750_NO_GROUND_ADDR_WRITE;
 8000ea6:	697b      	ldr	r3, [r7, #20]
 8000ea8:	22b9      	movs	r2, #185	; 0xb9
 8000eaa:	725a      	strb	r2, [r3, #9]
	}

	init->name = (char*)malloc(sizeof(char) * strlen(name));
 8000eac:	68b8      	ldr	r0, [r7, #8]
 8000eae:	f7ff f997 	bl	80001e0 <strlen>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f003 f971 	bl	800419c <malloc>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	697b      	ldr	r3, [r7, #20]
 8000ec0:	601a      	str	r2, [r3, #0]

	if(init->name == NULL) return NULL;
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d101      	bne.n	8000ece <BH1750_init_dev_struct+0x66>
 8000eca:	2300      	movs	r3, #0
 8000ecc:	e00c      	b.n	8000ee8 <BH1750_init_dev_struct+0x80>

	init->i2c_handle = i2c_handle;
 8000ece:	697b      	ldr	r3, [r7, #20]
 8000ed0:	68fa      	ldr	r2, [r7, #12]
 8000ed2:	605a      	str	r2, [r3, #4]

	strcpy(init->name, name);
 8000ed4:	697b      	ldr	r3, [r7, #20]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	68b9      	ldr	r1, [r7, #8]
 8000eda:	4618      	mov	r0, r3
 8000edc:	f003 fa5c 	bl	8004398 <strcpy>

	init->poll = &BH1750_poll_self;
 8000ee0:	697b      	ldr	r3, [r7, #20]
 8000ee2:	4a03      	ldr	r2, [pc, #12]	; (8000ef0 <BH1750_init_dev_struct+0x88>)
 8000ee4:	611a      	str	r2, [r3, #16]

	return init;
 8000ee6:	697b      	ldr	r3, [r7, #20]
}
 8000ee8:	4618      	mov	r0, r3
 8000eea:	3718      	adds	r7, #24
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	08000e51 	.word	0x08000e51

08000ef4 <BH1750_init_dev>:

HAL_StatusTypeDef BH1750_init_dev(BH1750_device_t* dev)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
	BH1750_send_command(dev, CMD_POWER_ON);
 8000efc:	2101      	movs	r1, #1
 8000efe:	6878      	ldr	r0, [r7, #4]
 8000f00:	f7ff ff84 	bl	8000e0c <BH1750_send_command>
	BH1750_send_command(dev, CMD_RESET);
 8000f04:	2103      	movs	r1, #3
 8000f06:	6878      	ldr	r0, [r7, #4]
 8000f08:	f7ff ff80 	bl	8000e0c <BH1750_send_command>
	BH1750_send_command(dev, CMD_H_RES_MODE);
 8000f0c:	2110      	movs	r1, #16
 8000f0e:	6878      	ldr	r0, [r7, #4]
 8000f10:	f7ff ff7c 	bl	8000e0c <BH1750_send_command>

	return HAL_OK;
 8000f14:	2300      	movs	r3, #0
}
 8000f16:	4618      	mov	r0, r3
 8000f18:	3708      	adds	r7, #8
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}

08000f1e <BH1750_read_dev>:

HAL_StatusTypeDef BH1750_read_dev(BH1750_device_t* dev)
{
 8000f1e:	b580      	push	{r7, lr}
 8000f20:	b084      	sub	sp, #16
 8000f22:	af02      	add	r7, sp, #8
 8000f24:	6078      	str	r0, [r7, #4]
	if(HAL_I2C_Master_Receive(dev->i2c_handle,
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	6858      	ldr	r0, [r3, #4]
			dev->address_r,
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	7a1b      	ldrb	r3, [r3, #8]
	if(HAL_I2C_Master_Receive(dev->i2c_handle,
 8000f2e:	b299      	uxth	r1, r3
			dev->buffer,
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	f103 020c 	add.w	r2, r3, #12
	if(HAL_I2C_Master_Receive(dev->i2c_handle,
 8000f36:	230a      	movs	r3, #10
 8000f38:	9300      	str	r3, [sp, #0]
 8000f3a:	2302      	movs	r3, #2
 8000f3c:	f001 faae 	bl	800249c <HAL_I2C_Master_Receive>
 8000f40:	4603      	mov	r3, r0
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d001      	beq.n	8000f4a <BH1750_read_dev+0x2c>
			2,
			10
	) != HAL_OK) return HAL_ERROR;
 8000f46:	2301      	movs	r3, #1
 8000f48:	e000      	b.n	8000f4c <BH1750_read_dev+0x2e>

	return HAL_OK;
 8000f4a:	2300      	movs	r3, #0
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	3708      	adds	r7, #8
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}

08000f54 <BH1750_convert>:

HAL_StatusTypeDef BH1750_convert(BH1750_device_t* dev)
{
 8000f54:	b590      	push	{r4, r7, lr}
 8000f56:	b085      	sub	sp, #20
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
	dev->value = dev->buffer[0];
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	7b1b      	ldrb	r3, [r3, #12]
 8000f60:	b29a      	uxth	r2, r3
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	815a      	strh	r2, [r3, #10]
	dev->value = (dev->value << 8) | dev->buffer[1];
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	895b      	ldrh	r3, [r3, #10]
 8000f6a:	021b      	lsls	r3, r3, #8
 8000f6c:	b21a      	sxth	r2, r3
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	7b5b      	ldrb	r3, [r3, #13]
 8000f72:	b21b      	sxth	r3, r3
 8000f74:	4313      	orrs	r3, r2
 8000f76:	b21b      	sxth	r3, r3
 8000f78:	b29a      	uxth	r2, r3
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	815a      	strh	r2, [r3, #10]
	  uint8_t size;
	//TODO check float stuff
	dev->value/=1.2;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	895b      	ldrh	r3, [r3, #10]
 8000f82:	4618      	mov	r0, r3
 8000f84:	f7ff fad6 	bl	8000534 <__aeabi_i2d>
 8000f88:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 8000f8c:	4b10      	ldr	r3, [pc, #64]	; (8000fd0 <BH1750_convert+0x7c>)
 8000f8e:	f7ff fc61 	bl	8000854 <__aeabi_ddiv>
 8000f92:	4603      	mov	r3, r0
 8000f94:	460c      	mov	r4, r1
 8000f96:	4618      	mov	r0, r3
 8000f98:	4621      	mov	r1, r4
 8000f9a:	f7ff fd43 	bl	8000a24 <__aeabi_d2uiz>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	b29a      	uxth	r2, r3
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	815a      	strh	r2, [r3, #10]
	  size = sprintf(buffer, "BH1750 Lux: %d\n\r", dev->value);
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	895b      	ldrh	r3, [r3, #10]
 8000faa:	461a      	mov	r2, r3
 8000fac:	4909      	ldr	r1, [pc, #36]	; (8000fd4 <BH1750_convert+0x80>)
 8000fae:	480a      	ldr	r0, [pc, #40]	; (8000fd8 <BH1750_convert+0x84>)
 8000fb0:	f003 f9ce 	bl	8004350 <siprintf>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	73fb      	strb	r3, [r7, #15]
	  HAL_UART_Transmit(&huart2, (uint8_t*)buffer, size, 100);
 8000fb8:	7bfb      	ldrb	r3, [r7, #15]
 8000fba:	b29a      	uxth	r2, r3
 8000fbc:	2364      	movs	r3, #100	; 0x64
 8000fbe:	4906      	ldr	r1, [pc, #24]	; (8000fd8 <BH1750_convert+0x84>)
 8000fc0:	4806      	ldr	r0, [pc, #24]	; (8000fdc <BH1750_convert+0x88>)
 8000fc2:	f002 fc6e 	bl	80038a2 <HAL_UART_Transmit>
	return HAL_OK;
 8000fc6:	2300      	movs	r3, #0
}
 8000fc8:	4618      	mov	r0, r3
 8000fca:	3714      	adds	r7, #20
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd90      	pop	{r4, r7, pc}
 8000fd0:	3ff33333 	.word	0x3ff33333
 8000fd4:	08004a50 	.word	0x08004a50
 8000fd8:	20000150 	.word	0x20000150
 8000fdc:	20000184 	.word	0x20000184

08000fe0 <BH1750_get_lumen>:

HAL_StatusTypeDef BH1750_get_lumen(BH1750_device_t* dev)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
	BH1750_read_dev(dev);
 8000fe8:	6878      	ldr	r0, [r7, #4]
 8000fea:	f7ff ff98 	bl	8000f1e <BH1750_read_dev>
	BH1750_convert(dev);
 8000fee:	6878      	ldr	r0, [r7, #4]
 8000ff0:	f7ff ffb0 	bl	8000f54 <BH1750_convert>
	return HAL_OK;
 8000ff4:	2300      	movs	r3, #0
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
	...

08001000 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001000:	b5b0      	push	{r4, r5, r7, lr}
 8001002:	b0a0      	sub	sp, #128	; 0x80
 8001004:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001006:	f000 fce5 	bl	80019d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800100a:	f000 fa03 	bl	8001414 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  uint8_t buf[100];
  data_write[0] = MCP9808_REG_CONF;
 800100e:	2301      	movs	r3, #1
 8001010:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
   data_write[1] = 0x00;  // config msb
 8001014:	2300      	movs	r3, #0
 8001016:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
   data_write[2] = 0x00;  // config lsb
 800101a:	2300      	movs	r3, #0
 800101c:	f887 306a 	strb.w	r3, [r7, #106]	; 0x6a
   int stat=0;
 8001020:	2300      	movs	r3, #0
 8001022:	673b      	str	r3, [r7, #112]	; 0x70
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001024:	f000 fae8 	bl	80015f8 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001028:	f000 fa60 	bl	80014ec <MX_I2C1_Init>
  MX_I2C3_Init();
 800102c:	f000 fa8c 	bl	8001548 <MX_I2C3_Init>
  MX_USART2_UART_Init();
 8001030:	f000 fab8 	bl	80015a4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(3000);
 8001034:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001038:	f000 fd3e 	bl	8001ab8 <HAL_Delay>
  if(HAL_I2C_Init(&hi2c3) != HAL_OK)
 800103c:	48b1      	ldr	r0, [pc, #708]	; (8001304 <main+0x304>)
 800103e:	f000 fff7 	bl	8002030 <HAL_I2C_Init>
 8001042:	4603      	mov	r3, r0
 8001044:	2b00      	cmp	r3, #0
 8001046:	d010      	beq.n	800106a <main+0x6a>
  {
    /* Initialization Error */
		sprintf(buf,"error Initiate  %d\r\n");
 8001048:	463b      	mov	r3, r7
 800104a:	49af      	ldr	r1, [pc, #700]	; (8001308 <main+0x308>)
 800104c:	4618      	mov	r0, r3
 800104e:	f003 f97f 	bl	8004350 <siprintf>
		HAL_UART_Transmit(&huart2,buf,strlen(buf),1000);
 8001052:	463b      	mov	r3, r7
 8001054:	4618      	mov	r0, r3
 8001056:	f7ff f8c3 	bl	80001e0 <strlen>
 800105a:	4603      	mov	r3, r0
 800105c:	b29a      	uxth	r2, r3
 800105e:	4639      	mov	r1, r7
 8001060:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001064:	48a9      	ldr	r0, [pc, #676]	; (800130c <main+0x30c>)
 8001066:	f002 fc1c 	bl	80038a2 <HAL_UART_Transmit>
  }
sprintf(buf,"hello World\n\r");
 800106a:	463b      	mov	r3, r7
 800106c:	4aa8      	ldr	r2, [pc, #672]	; (8001310 <main+0x310>)
 800106e:	461c      	mov	r4, r3
 8001070:	4613      	mov	r3, r2
 8001072:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001074:	c407      	stmia	r4!, {r0, r1, r2}
 8001076:	8023      	strh	r3, [r4, #0]
if(stat=(HAL_I2C_Master_Transmit(&hi2c3,MCP9808_ADDR,data_write,3,1000))!=HAL_OK)
 8001078:	f107 0268 	add.w	r2, r7, #104	; 0x68
 800107c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001080:	9300      	str	r3, [sp, #0]
 8001082:	2303      	movs	r3, #3
 8001084:	2130      	movs	r1, #48	; 0x30
 8001086:	489f      	ldr	r0, [pc, #636]	; (8001304 <main+0x304>)
 8001088:	f001 f90a 	bl	80022a0 <HAL_I2C_Master_Transmit>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	bf14      	ite	ne
 8001092:	2301      	movne	r3, #1
 8001094:	2300      	moveq	r3, #0
 8001096:	b2db      	uxtb	r3, r3
 8001098:	673b      	str	r3, [r7, #112]	; 0x70
 800109a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800109c:	2b00      	cmp	r3, #0
 800109e:	d019      	beq.n	80010d4 <main+0xd4>
{
	sprintf(buf,"error sending commmand  %d\r\n",stat);
 80010a0:	463b      	mov	r3, r7
 80010a2:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80010a4:	499b      	ldr	r1, [pc, #620]	; (8001314 <main+0x314>)
 80010a6:	4618      	mov	r0, r3
 80010a8:	f003 f952 	bl	8004350 <siprintf>
	HAL_UART_Transmit(&huart2,buf,strlen(buf),1000);
 80010ac:	463b      	mov	r3, r7
 80010ae:	4618      	mov	r0, r3
 80010b0:	f7ff f896 	bl	80001e0 <strlen>
 80010b4:	4603      	mov	r3, r0
 80010b6:	b29a      	uxth	r2, r3
 80010b8:	4639      	mov	r1, r7
 80010ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010be:	4893      	ldr	r0, [pc, #588]	; (800130c <main+0x30c>)
 80010c0:	f002 fbef 	bl	80038a2 <HAL_UART_Transmit>
    while (1) {
         HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 80010c4:	2120      	movs	r1, #32
 80010c6:	4894      	ldr	r0, [pc, #592]	; (8001318 <main+0x318>)
 80010c8:	f000 ff97 	bl	8001ffa <HAL_GPIO_TogglePin>
         HAL_Delay(200);
 80010cc:	20c8      	movs	r0, #200	; 0xc8
 80010ce:	f000 fcf3 	bl	8001ab8 <HAL_Delay>
         HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 80010d2:	e7f7      	b.n	80010c4 <main+0xc4>
     }

}
sprintf(buf,"enter forever loop\r\n");
 80010d4:	463b      	mov	r3, r7
 80010d6:	4a91      	ldr	r2, [pc, #580]	; (800131c <main+0x31c>)
 80010d8:	461c      	mov	r4, r3
 80010da:	4615      	mov	r5, r2
 80010dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010e0:	e895 0003 	ldmia.w	r5, {r0, r1}
 80010e4:	6020      	str	r0, [r4, #0]
 80010e6:	3404      	adds	r4, #4
 80010e8:	7021      	strb	r1, [r4, #0]
HAL_UART_Transmit(&huart2,buf,strlen(buf),1000);
 80010ea:	463b      	mov	r3, r7
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff f877 	bl	80001e0 <strlen>
 80010f2:	4603      	mov	r3, r0
 80010f4:	b29a      	uxth	r2, r3
 80010f6:	4639      	mov	r1, r7
 80010f8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010fc:	4883      	ldr	r0, [pc, #524]	; (800130c <main+0x30c>)
 80010fe:	f002 fbd0 	bl	80038a2 <HAL_UART_Transmit>
  BH1750_init_i2c(&hi2c1);
 8001102:	4887      	ldr	r0, [pc, #540]	; (8001320 <main+0x320>)
 8001104:	f7ff fe3c 	bl	8000d80 <BH1750_init_i2c>
   BH1750_device_t* test_dev = BH1750_init_dev_struct(&hi2c1, "test device", true);
 8001108:	2201      	movs	r2, #1
 800110a:	4986      	ldr	r1, [pc, #536]	; (8001324 <main+0x324>)
 800110c:	4884      	ldr	r0, [pc, #528]	; (8001320 <main+0x320>)
 800110e:	f7ff feab 	bl	8000e68 <BH1750_init_dev_struct>
 8001112:	66f8      	str	r0, [r7, #108]	; 0x6c
   BH1750_init_dev(test_dev);
 8001114:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8001116:	f7ff feed 	bl	8000ef4 <BH1750_init_dev>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
   size = sprintf(buffer, "BH1750 start \n\r");
 800111a:	4a83      	ldr	r2, [pc, #524]	; (8001328 <main+0x328>)
 800111c:	4b83      	ldr	r3, [pc, #524]	; (800132c <main+0x32c>)
 800111e:	4614      	mov	r4, r2
 8001120:	461d      	mov	r5, r3
 8001122:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001124:	6020      	str	r0, [r4, #0]
 8001126:	6061      	str	r1, [r4, #4]
 8001128:	60a2      	str	r2, [r4, #8]
 800112a:	60e3      	str	r3, [r4, #12]
 800112c:	230f      	movs	r3, #15
 800112e:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
   HAL_UART_Transmit(&huart2, (uint8_t*)buffer, size, 100);
 8001132:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8001136:	b29a      	uxth	r2, r3
 8001138:	2364      	movs	r3, #100	; 0x64
 800113a:	497b      	ldr	r1, [pc, #492]	; (8001328 <main+0x328>)
 800113c:	4873      	ldr	r0, [pc, #460]	; (800130c <main+0x30c>)
 800113e:	f002 fbb0 	bl	80038a2 <HAL_UART_Transmit>
  while (1)
  {
	     data_write[0] = MCP9808_REG_TEMP;
 8001142:	2305      	movs	r3, #5
 8001144:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
	      HAL_I2C_Master_Transmit(&hi2c3,MCP9808_ADDR,data_write,1,1000);// no stop
 8001148:	f107 0268 	add.w	r2, r7, #104	; 0x68
 800114c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001150:	9300      	str	r3, [sp, #0]
 8001152:	2301      	movs	r3, #1
 8001154:	2130      	movs	r1, #48	; 0x30
 8001156:	486b      	ldr	r0, [pc, #428]	; (8001304 <main+0x304>)
 8001158:	f001 f8a2 	bl	80022a0 <HAL_I2C_Master_Transmit>
	     HAL_I2C_Master_Receive(&hi2c3,MCP9808_ADDR, data_read, 2,1000);
 800115c:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001160:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001164:	9300      	str	r3, [sp, #0]
 8001166:	2302      	movs	r3, #2
 8001168:	2130      	movs	r1, #48	; 0x30
 800116a:	4866      	ldr	r0, [pc, #408]	; (8001304 <main+0x304>)
 800116c:	f001 f996 	bl	800249c <HAL_I2C_Master_Receive>
	    if((data_read[0] & 0x80)  == 0x80) {
 8001170:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 8001174:	b25b      	sxtb	r3, r3
 8001176:	2b00      	cmp	r3, #0
 8001178:	da17      	bge.n	80011aa <main+0x1aa>
	         sprintf(buf," temp >= critical ");
 800117a:	463b      	mov	r3, r7
 800117c:	4a6c      	ldr	r2, [pc, #432]	; (8001330 <main+0x330>)
 800117e:	461c      	mov	r4, r3
 8001180:	4615      	mov	r5, r2
 8001182:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001184:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001186:	682b      	ldr	r3, [r5, #0]
 8001188:	461a      	mov	r2, r3
 800118a:	8022      	strh	r2, [r4, #0]
 800118c:	3402      	adds	r4, #2
 800118e:	0c1b      	lsrs	r3, r3, #16
 8001190:	7023      	strb	r3, [r4, #0]
	         HAL_UART_Transmit(&huart2,buf,strlen(buf),1000);
 8001192:	463b      	mov	r3, r7
 8001194:	4618      	mov	r0, r3
 8001196:	f7ff f823 	bl	80001e0 <strlen>
 800119a:	4603      	mov	r3, r0
 800119c:	b29a      	uxth	r2, r3
 800119e:	4639      	mov	r1, r7
 80011a0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011a4:	4859      	ldr	r0, [pc, #356]	; (800130c <main+0x30c>)
 80011a6:	f002 fb7c 	bl	80038a2 <HAL_UART_Transmit>

	     }
	     if((data_read[0] & 0x40) == 0x40) {
 80011aa:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 80011ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d019      	beq.n	80011ea <main+0x1ea>
	    	 sprintf(buf,"   temp > upper limit ");
 80011b6:	463b      	mov	r3, r7
 80011b8:	4a5e      	ldr	r2, [pc, #376]	; (8001334 <main+0x334>)
 80011ba:	461c      	mov	r4, r3
 80011bc:	4615      	mov	r5, r2
 80011be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011c2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80011c6:	6020      	str	r0, [r4, #0]
 80011c8:	3404      	adds	r4, #4
 80011ca:	8021      	strh	r1, [r4, #0]
 80011cc:	3402      	adds	r4, #2
 80011ce:	0c0b      	lsrs	r3, r1, #16
 80011d0:	7023      	strb	r3, [r4, #0]
	         HAL_UART_Transmit(&huart2,buf,strlen(buf),1000);
 80011d2:	463b      	mov	r3, r7
 80011d4:	4618      	mov	r0, r3
 80011d6:	f7ff f803 	bl	80001e0 <strlen>
 80011da:	4603      	mov	r3, r0
 80011dc:	b29a      	uxth	r2, r3
 80011de:	4639      	mov	r1, r7
 80011e0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011e4:	4849      	ldr	r0, [pc, #292]	; (800130c <main+0x30c>)
 80011e6:	f002 fb5c 	bl	80038a2 <HAL_UART_Transmit>

	     }
	     if((data_read[0] & 0x20) == 0x20) {
 80011ea:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 80011ee:	f003 0320 	and.w	r3, r3, #32
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d016      	beq.n	8001224 <main+0x224>
	    	 sprintf(buf," temp < lower limit  ");
 80011f6:	463b      	mov	r3, r7
 80011f8:	4a4f      	ldr	r2, [pc, #316]	; (8001338 <main+0x338>)
 80011fa:	461c      	mov	r4, r3
 80011fc:	4615      	mov	r5, r2
 80011fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001200:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001202:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001206:	6020      	str	r0, [r4, #0]
 8001208:	3404      	adds	r4, #4
 800120a:	8021      	strh	r1, [r4, #0]
	         HAL_UART_Transmit(&huart2,buf,strlen(buf),1000);
 800120c:	463b      	mov	r3, r7
 800120e:	4618      	mov	r0, r3
 8001210:	f7fe ffe6 	bl	80001e0 <strlen>
 8001214:	4603      	mov	r3, r0
 8001216:	b29a      	uxth	r2, r3
 8001218:	4639      	mov	r1, r7
 800121a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800121e:	483b      	ldr	r0, [pc, #236]	; (800130c <main+0x30c>)
 8001220:	f002 fb3f 	bl	80038a2 <HAL_UART_Transmit>

	     }
	     if(data_read[0] & 0xE0) {
 8001224:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 8001228:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d01a      	beq.n	8001266 <main+0x266>
	    	 sprintf(buf,"\r\n");
 8001230:	463b      	mov	r3, r7
 8001232:	4a42      	ldr	r2, [pc, #264]	; (800133c <main+0x33c>)
 8001234:	6812      	ldr	r2, [r2, #0]
 8001236:	4611      	mov	r1, r2
 8001238:	8019      	strh	r1, [r3, #0]
 800123a:	3302      	adds	r3, #2
 800123c:	0c12      	lsrs	r2, r2, #16
 800123e:	701a      	strb	r2, [r3, #0]
	         HAL_UART_Transmit(&huart2,buf,strlen(buf),1000);
 8001240:	463b      	mov	r3, r7
 8001242:	4618      	mov	r0, r3
 8001244:	f7fe ffcc 	bl	80001e0 <strlen>
 8001248:	4603      	mov	r3, r0
 800124a:	b29a      	uxth	r2, r3
 800124c:	4639      	mov	r1, r7
 800124e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001252:	482e      	ldr	r0, [pc, #184]	; (800130c <main+0x30c>)
 8001254:	f002 fb25 	bl	80038a2 <HAL_UART_Transmit>
	         data_read[0] = data_read[0] & 0x1F;  // clear flag bits
 8001258:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 800125c:	f003 031f 	and.w	r3, r3, #31
 8001260:	b2db      	uxtb	r3, r3
 8001262:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
	     }
	     if((data_read[0] & 0x10) == 0x10) {
 8001266:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 800126a:	f003 0310 	and.w	r3, r3, #16
 800126e:	2b00      	cmp	r3, #0
 8001270:	d015      	beq.n	800129e <main+0x29e>
	         data_read[0] = data_read[0] & 0x0F;
 8001272:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 8001276:	f003 030f 	and.w	r3, r3, #15
 800127a:	b2db      	uxtb	r3, r3
 800127c:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
	         TempCelsiusDisplay[0] = '-';
 8001280:	4b2f      	ldr	r3, [pc, #188]	; (8001340 <main+0x340>)
 8001282:	222d      	movs	r2, #45	; 0x2d
 8001284:	701a      	strb	r2, [r3, #0]
	         tempval = 256 - (data_read[0] << 4) + (data_read[1] >> 4);
 8001286:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 800128a:	011b      	lsls	r3, r3, #4
 800128c:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8001290:	f897 2065 	ldrb.w	r2, [r7, #101]	; 0x65
 8001294:	0912      	lsrs	r2, r2, #4
 8001296:	b2d2      	uxtb	r2, r2
 8001298:	4413      	add	r3, r2
 800129a:	677b      	str	r3, [r7, #116]	; 0x74
 800129c:	e00b      	b.n	80012b6 <main+0x2b6>
	     } else {
	         TempCelsiusDisplay[0] = '+';
 800129e:	4b28      	ldr	r3, [pc, #160]	; (8001340 <main+0x340>)
 80012a0:	222b      	movs	r2, #43	; 0x2b
 80012a2:	701a      	strb	r2, [r3, #0]
	         tempval = (data_read[0] << 4) + (data_read[1] >> 4);
 80012a4:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 80012a8:	011b      	lsls	r3, r3, #4
 80012aa:	f897 2065 	ldrb.w	r2, [r7, #101]	; 0x65
 80012ae:	0912      	lsrs	r2, r2, #4
 80012b0:	b2d2      	uxtb	r2, r2
 80012b2:	4413      	add	r3, r2
 80012b4:	677b      	str	r3, [r7, #116]	; 0x74
	     }

	     // fractional part (0.25C precision)
	     if (data_read[1] & 0x08) {
 80012b6:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 80012ba:	f003 0308 	and.w	r3, r3, #8
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d013      	beq.n	80012ea <main+0x2ea>
	         if(data_read[1] & 0x04) {
 80012c2:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 80012c6:	f003 0304 	and.w	r3, r3, #4
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d006      	beq.n	80012dc <main+0x2dc>
	             TempCelsiusDisplay[5] = '7';
 80012ce:	4b1c      	ldr	r3, [pc, #112]	; (8001340 <main+0x340>)
 80012d0:	2237      	movs	r2, #55	; 0x37
 80012d2:	715a      	strb	r2, [r3, #5]
	             TempCelsiusDisplay[6] = '5';
 80012d4:	4b1a      	ldr	r3, [pc, #104]	; (8001340 <main+0x340>)
 80012d6:	2235      	movs	r2, #53	; 0x35
 80012d8:	719a      	strb	r2, [r3, #6]
 80012da:	e039      	b.n	8001350 <main+0x350>
	         } else {
	             TempCelsiusDisplay[5] = '5';
 80012dc:	4b18      	ldr	r3, [pc, #96]	; (8001340 <main+0x340>)
 80012de:	2235      	movs	r2, #53	; 0x35
 80012e0:	715a      	strb	r2, [r3, #5]
	             TempCelsiusDisplay[6] = '0';
 80012e2:	4b17      	ldr	r3, [pc, #92]	; (8001340 <main+0x340>)
 80012e4:	2230      	movs	r2, #48	; 0x30
 80012e6:	719a      	strb	r2, [r3, #6]
 80012e8:	e032      	b.n	8001350 <main+0x350>
	         }
	     } else {
	         if(data_read[1] & 0x04) {
 80012ea:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 80012ee:	f003 0304 	and.w	r3, r3, #4
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d026      	beq.n	8001344 <main+0x344>
	             TempCelsiusDisplay[5] = '2';
 80012f6:	4b12      	ldr	r3, [pc, #72]	; (8001340 <main+0x340>)
 80012f8:	2232      	movs	r2, #50	; 0x32
 80012fa:	715a      	strb	r2, [r3, #5]
	             TempCelsiusDisplay[6] = '5';
 80012fc:	4b10      	ldr	r3, [pc, #64]	; (8001340 <main+0x340>)
 80012fe:	2235      	movs	r2, #53	; 0x35
 8001300:	719a      	strb	r2, [r3, #6]
 8001302:	e025      	b.n	8001350 <main+0x350>
 8001304:	200000a4 	.word	0x200000a4
 8001308:	08004a64 	.word	0x08004a64
 800130c:	20000184 	.word	0x20000184
 8001310:	08004a7c 	.word	0x08004a7c
 8001314:	08004a8c 	.word	0x08004a8c
 8001318:	40020000 	.word	0x40020000
 800131c:	08004aac 	.word	0x08004aac
 8001320:	200000f8 	.word	0x200000f8
 8001324:	08004ac4 	.word	0x08004ac4
 8001328:	20000150 	.word	0x20000150
 800132c:	08004ad0 	.word	0x08004ad0
 8001330:	08004ae0 	.word	0x08004ae0
 8001334:	08004af4 	.word	0x08004af4
 8001338:	08004b0c 	.word	0x08004b0c
 800133c:	08004b24 	.word	0x08004b24
 8001340:	20000000 	.word	0x20000000
	         }else{
	             TempCelsiusDisplay[5] = '0';
 8001344:	4b2e      	ldr	r3, [pc, #184]	; (8001400 <main+0x400>)
 8001346:	2230      	movs	r2, #48	; 0x30
 8001348:	715a      	strb	r2, [r3, #5]
	             TempCelsiusDisplay[6] = '0';
 800134a:	4b2d      	ldr	r3, [pc, #180]	; (8001400 <main+0x400>)
 800134c:	2230      	movs	r2, #48	; 0x30
 800134e:	719a      	strb	r2, [r3, #6]
	         }
	     }

	     // Integer part
	     TempCelsiusDisplay[1] = (tempval / 100) + 0x30;
 8001350:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001352:	4a2c      	ldr	r2, [pc, #176]	; (8001404 <main+0x404>)
 8001354:	fb82 1203 	smull	r1, r2, r2, r3
 8001358:	1152      	asrs	r2, r2, #5
 800135a:	17db      	asrs	r3, r3, #31
 800135c:	1ad3      	subs	r3, r2, r3
 800135e:	b2db      	uxtb	r3, r3
 8001360:	3330      	adds	r3, #48	; 0x30
 8001362:	b2da      	uxtb	r2, r3
 8001364:	4b26      	ldr	r3, [pc, #152]	; (8001400 <main+0x400>)
 8001366:	705a      	strb	r2, [r3, #1]
	     TempCelsiusDisplay[2] = ((tempval % 100) / 10) + 0x30;
 8001368:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800136a:	4b26      	ldr	r3, [pc, #152]	; (8001404 <main+0x404>)
 800136c:	fb83 1302 	smull	r1, r3, r3, r2
 8001370:	1159      	asrs	r1, r3, #5
 8001372:	17d3      	asrs	r3, r2, #31
 8001374:	1acb      	subs	r3, r1, r3
 8001376:	2164      	movs	r1, #100	; 0x64
 8001378:	fb01 f303 	mul.w	r3, r1, r3
 800137c:	1ad3      	subs	r3, r2, r3
 800137e:	4a22      	ldr	r2, [pc, #136]	; (8001408 <main+0x408>)
 8001380:	fb82 1203 	smull	r1, r2, r2, r3
 8001384:	1092      	asrs	r2, r2, #2
 8001386:	17db      	asrs	r3, r3, #31
 8001388:	1ad3      	subs	r3, r2, r3
 800138a:	b2db      	uxtb	r3, r3
 800138c:	3330      	adds	r3, #48	; 0x30
 800138e:	b2da      	uxtb	r2, r3
 8001390:	4b1b      	ldr	r3, [pc, #108]	; (8001400 <main+0x400>)
 8001392:	709a      	strb	r2, [r3, #2]
	     TempCelsiusDisplay[3] = ((tempval % 100) % 10) + 0x30;
 8001394:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001396:	4a1b      	ldr	r2, [pc, #108]	; (8001404 <main+0x404>)
 8001398:	fb82 1203 	smull	r1, r2, r2, r3
 800139c:	1151      	asrs	r1, r2, #5
 800139e:	17da      	asrs	r2, r3, #31
 80013a0:	1a8a      	subs	r2, r1, r2
 80013a2:	2164      	movs	r1, #100	; 0x64
 80013a4:	fb01 f202 	mul.w	r2, r1, r2
 80013a8:	1a9a      	subs	r2, r3, r2
 80013aa:	4b17      	ldr	r3, [pc, #92]	; (8001408 <main+0x408>)
 80013ac:	fb83 1302 	smull	r1, r3, r3, r2
 80013b0:	1099      	asrs	r1, r3, #2
 80013b2:	17d3      	asrs	r3, r2, #31
 80013b4:	1ac9      	subs	r1, r1, r3
 80013b6:	460b      	mov	r3, r1
 80013b8:	009b      	lsls	r3, r3, #2
 80013ba:	440b      	add	r3, r1
 80013bc:	005b      	lsls	r3, r3, #1
 80013be:	1ad1      	subs	r1, r2, r3
 80013c0:	b2cb      	uxtb	r3, r1
 80013c2:	3330      	adds	r3, #48	; 0x30
 80013c4:	b2da      	uxtb	r2, r3
 80013c6:	4b0e      	ldr	r3, [pc, #56]	; (8001400 <main+0x400>)
 80013c8:	70da      	strb	r2, [r3, #3]

	     // Display result
	     sprintf(buf,"temp = %s\r\n", TempCelsiusDisplay);
 80013ca:	463b      	mov	r3, r7
 80013cc:	4a0c      	ldr	r2, [pc, #48]	; (8001400 <main+0x400>)
 80013ce:	490f      	ldr	r1, [pc, #60]	; (800140c <main+0x40c>)
 80013d0:	4618      	mov	r0, r3
 80013d2:	f002 ffbd 	bl	8004350 <siprintf>
	     HAL_UART_Transmit(&huart2,buf,strlen(buf),1000);
 80013d6:	463b      	mov	r3, r7
 80013d8:	4618      	mov	r0, r3
 80013da:	f7fe ff01 	bl	80001e0 <strlen>
 80013de:	4603      	mov	r3, r0
 80013e0:	b29a      	uxth	r2, r3
 80013e2:	4639      	mov	r1, r7
 80013e4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013e8:	4809      	ldr	r0, [pc, #36]	; (8001410 <main+0x410>)
 80013ea:	f002 fa5a 	bl	80038a2 <HAL_UART_Transmit>
	  test_dev->poll(test_dev);
 80013ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80013f0:	691b      	ldr	r3, [r3, #16]
 80013f2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80013f4:	4798      	blx	r3
	  	  HAL_Delay(1000);
 80013f6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80013fa:	f000 fb5d 	bl	8001ab8 <HAL_Delay>
	     data_write[0] = MCP9808_REG_TEMP;
 80013fe:	e6a0      	b.n	8001142 <main+0x142>
 8001400:	20000000 	.word	0x20000000
 8001404:	51eb851f 	.word	0x51eb851f
 8001408:	66666667 	.word	0x66666667
 800140c:	08004b28 	.word	0x08004b28
 8001410:	20000184 	.word	0x20000184

08001414 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b094      	sub	sp, #80	; 0x50
 8001418:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800141a:	f107 0320 	add.w	r3, r7, #32
 800141e:	2230      	movs	r2, #48	; 0x30
 8001420:	2100      	movs	r1, #0
 8001422:	4618      	mov	r0, r3
 8001424:	f002 fec2 	bl	80041ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001428:	f107 030c 	add.w	r3, r7, #12
 800142c:	2200      	movs	r2, #0
 800142e:	601a      	str	r2, [r3, #0]
 8001430:	605a      	str	r2, [r3, #4]
 8001432:	609a      	str	r2, [r3, #8]
 8001434:	60da      	str	r2, [r3, #12]
 8001436:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001438:	2300      	movs	r3, #0
 800143a:	60bb      	str	r3, [r7, #8]
 800143c:	4a29      	ldr	r2, [pc, #164]	; (80014e4 <SystemClock_Config+0xd0>)
 800143e:	4b29      	ldr	r3, [pc, #164]	; (80014e4 <SystemClock_Config+0xd0>)
 8001440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001442:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001446:	6413      	str	r3, [r2, #64]	; 0x40
 8001448:	4b26      	ldr	r3, [pc, #152]	; (80014e4 <SystemClock_Config+0xd0>)
 800144a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800144c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001450:	60bb      	str	r3, [r7, #8]
 8001452:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001454:	2300      	movs	r3, #0
 8001456:	607b      	str	r3, [r7, #4]
 8001458:	4a23      	ldr	r2, [pc, #140]	; (80014e8 <SystemClock_Config+0xd4>)
 800145a:	4b23      	ldr	r3, [pc, #140]	; (80014e8 <SystemClock_Config+0xd4>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001462:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001466:	6013      	str	r3, [r2, #0]
 8001468:	4b1f      	ldr	r3, [pc, #124]	; (80014e8 <SystemClock_Config+0xd4>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001470:	607b      	str	r3, [r7, #4]
 8001472:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001474:	2302      	movs	r3, #2
 8001476:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001478:	2301      	movs	r3, #1
 800147a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800147c:	2310      	movs	r3, #16
 800147e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001480:	2302      	movs	r3, #2
 8001482:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001484:	2300      	movs	r3, #0
 8001486:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001488:	2310      	movs	r3, #16
 800148a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800148c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001490:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001492:	2304      	movs	r3, #4
 8001494:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001496:	2307      	movs	r3, #7
 8001498:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800149a:	f107 0320 	add.w	r3, r7, #32
 800149e:	4618      	mov	r0, r3
 80014a0:	f001 fd50 	bl	8002f44 <HAL_RCC_OscConfig>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80014aa:	f000 f915 	bl	80016d8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014ae:	230f      	movs	r3, #15
 80014b0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014b2:	2302      	movs	r3, #2
 80014b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014b6:	2300      	movs	r3, #0
 80014b8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014be:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014c0:	2300      	movs	r3, #0
 80014c2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80014c4:	f107 030c 	add.w	r3, r7, #12
 80014c8:	2102      	movs	r1, #2
 80014ca:	4618      	mov	r0, r3
 80014cc:	f001 ffaa 	bl	8003424 <HAL_RCC_ClockConfig>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d001      	beq.n	80014da <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80014d6:	f000 f8ff 	bl	80016d8 <Error_Handler>
  }
}
 80014da:	bf00      	nop
 80014dc:	3750      	adds	r7, #80	; 0x50
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	40023800 	.word	0x40023800
 80014e8:	40007000 	.word	0x40007000

080014ec <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014f0:	4b12      	ldr	r3, [pc, #72]	; (800153c <MX_I2C1_Init+0x50>)
 80014f2:	4a13      	ldr	r2, [pc, #76]	; (8001540 <MX_I2C1_Init+0x54>)
 80014f4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80014f6:	4b11      	ldr	r3, [pc, #68]	; (800153c <MX_I2C1_Init+0x50>)
 80014f8:	4a12      	ldr	r2, [pc, #72]	; (8001544 <MX_I2C1_Init+0x58>)
 80014fa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014fc:	4b0f      	ldr	r3, [pc, #60]	; (800153c <MX_I2C1_Init+0x50>)
 80014fe:	2200      	movs	r2, #0
 8001500:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001502:	4b0e      	ldr	r3, [pc, #56]	; (800153c <MX_I2C1_Init+0x50>)
 8001504:	2200      	movs	r2, #0
 8001506:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001508:	4b0c      	ldr	r3, [pc, #48]	; (800153c <MX_I2C1_Init+0x50>)
 800150a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800150e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001510:	4b0a      	ldr	r3, [pc, #40]	; (800153c <MX_I2C1_Init+0x50>)
 8001512:	2200      	movs	r2, #0
 8001514:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001516:	4b09      	ldr	r3, [pc, #36]	; (800153c <MX_I2C1_Init+0x50>)
 8001518:	2200      	movs	r2, #0
 800151a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800151c:	4b07      	ldr	r3, [pc, #28]	; (800153c <MX_I2C1_Init+0x50>)
 800151e:	2200      	movs	r2, #0
 8001520:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001522:	4b06      	ldr	r3, [pc, #24]	; (800153c <MX_I2C1_Init+0x50>)
 8001524:	2200      	movs	r2, #0
 8001526:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001528:	4804      	ldr	r0, [pc, #16]	; (800153c <MX_I2C1_Init+0x50>)
 800152a:	f000 fd81 	bl	8002030 <HAL_I2C_Init>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001534:	f000 f8d0 	bl	80016d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001538:	bf00      	nop
 800153a:	bd80      	pop	{r7, pc}
 800153c:	200000f8 	.word	0x200000f8
 8001540:	40005400 	.word	0x40005400
 8001544:	000186a0 	.word	0x000186a0

08001548 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800154c:	4b12      	ldr	r3, [pc, #72]	; (8001598 <MX_I2C3_Init+0x50>)
 800154e:	4a13      	ldr	r2, [pc, #76]	; (800159c <MX_I2C3_Init+0x54>)
 8001550:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001552:	4b11      	ldr	r3, [pc, #68]	; (8001598 <MX_I2C3_Init+0x50>)
 8001554:	4a12      	ldr	r2, [pc, #72]	; (80015a0 <MX_I2C3_Init+0x58>)
 8001556:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001558:	4b0f      	ldr	r3, [pc, #60]	; (8001598 <MX_I2C3_Init+0x50>)
 800155a:	2200      	movs	r2, #0
 800155c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800155e:	4b0e      	ldr	r3, [pc, #56]	; (8001598 <MX_I2C3_Init+0x50>)
 8001560:	2200      	movs	r2, #0
 8001562:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001564:	4b0c      	ldr	r3, [pc, #48]	; (8001598 <MX_I2C3_Init+0x50>)
 8001566:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800156a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800156c:	4b0a      	ldr	r3, [pc, #40]	; (8001598 <MX_I2C3_Init+0x50>)
 800156e:	2200      	movs	r2, #0
 8001570:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001572:	4b09      	ldr	r3, [pc, #36]	; (8001598 <MX_I2C3_Init+0x50>)
 8001574:	2200      	movs	r2, #0
 8001576:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001578:	4b07      	ldr	r3, [pc, #28]	; (8001598 <MX_I2C3_Init+0x50>)
 800157a:	2200      	movs	r2, #0
 800157c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800157e:	4b06      	ldr	r3, [pc, #24]	; (8001598 <MX_I2C3_Init+0x50>)
 8001580:	2200      	movs	r2, #0
 8001582:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001584:	4804      	ldr	r0, [pc, #16]	; (8001598 <MX_I2C3_Init+0x50>)
 8001586:	f000 fd53 	bl	8002030 <HAL_I2C_Init>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d001      	beq.n	8001594 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001590:	f000 f8a2 	bl	80016d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001594:	bf00      	nop
 8001596:	bd80      	pop	{r7, pc}
 8001598:	200000a4 	.word	0x200000a4
 800159c:	40005c00 	.word	0x40005c00
 80015a0:	000186a0 	.word	0x000186a0

080015a4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80015a8:	4b11      	ldr	r3, [pc, #68]	; (80015f0 <MX_USART2_UART_Init+0x4c>)
 80015aa:	4a12      	ldr	r2, [pc, #72]	; (80015f4 <MX_USART2_UART_Init+0x50>)
 80015ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80015ae:	4b10      	ldr	r3, [pc, #64]	; (80015f0 <MX_USART2_UART_Init+0x4c>)
 80015b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80015b6:	4b0e      	ldr	r3, [pc, #56]	; (80015f0 <MX_USART2_UART_Init+0x4c>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80015bc:	4b0c      	ldr	r3, [pc, #48]	; (80015f0 <MX_USART2_UART_Init+0x4c>)
 80015be:	2200      	movs	r2, #0
 80015c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80015c2:	4b0b      	ldr	r3, [pc, #44]	; (80015f0 <MX_USART2_UART_Init+0x4c>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80015c8:	4b09      	ldr	r3, [pc, #36]	; (80015f0 <MX_USART2_UART_Init+0x4c>)
 80015ca:	220c      	movs	r2, #12
 80015cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015ce:	4b08      	ldr	r3, [pc, #32]	; (80015f0 <MX_USART2_UART_Init+0x4c>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80015d4:	4b06      	ldr	r3, [pc, #24]	; (80015f0 <MX_USART2_UART_Init+0x4c>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80015da:	4805      	ldr	r0, [pc, #20]	; (80015f0 <MX_USART2_UART_Init+0x4c>)
 80015dc:	f002 f914 	bl	8003808 <HAL_UART_Init>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80015e6:	f000 f877 	bl	80016d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80015ea:	bf00      	nop
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	20000184 	.word	0x20000184
 80015f4:	40004400 	.word	0x40004400

080015f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b08a      	sub	sp, #40	; 0x28
 80015fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015fe:	f107 0314 	add.w	r3, r7, #20
 8001602:	2200      	movs	r2, #0
 8001604:	601a      	str	r2, [r3, #0]
 8001606:	605a      	str	r2, [r3, #4]
 8001608:	609a      	str	r2, [r3, #8]
 800160a:	60da      	str	r2, [r3, #12]
 800160c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800160e:	2300      	movs	r3, #0
 8001610:	613b      	str	r3, [r7, #16]
 8001612:	4a2d      	ldr	r2, [pc, #180]	; (80016c8 <MX_GPIO_Init+0xd0>)
 8001614:	4b2c      	ldr	r3, [pc, #176]	; (80016c8 <MX_GPIO_Init+0xd0>)
 8001616:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001618:	f043 0304 	orr.w	r3, r3, #4
 800161c:	6313      	str	r3, [r2, #48]	; 0x30
 800161e:	4b2a      	ldr	r3, [pc, #168]	; (80016c8 <MX_GPIO_Init+0xd0>)
 8001620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001622:	f003 0304 	and.w	r3, r3, #4
 8001626:	613b      	str	r3, [r7, #16]
 8001628:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800162a:	2300      	movs	r3, #0
 800162c:	60fb      	str	r3, [r7, #12]
 800162e:	4a26      	ldr	r2, [pc, #152]	; (80016c8 <MX_GPIO_Init+0xd0>)
 8001630:	4b25      	ldr	r3, [pc, #148]	; (80016c8 <MX_GPIO_Init+0xd0>)
 8001632:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001634:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001638:	6313      	str	r3, [r2, #48]	; 0x30
 800163a:	4b23      	ldr	r3, [pc, #140]	; (80016c8 <MX_GPIO_Init+0xd0>)
 800163c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800163e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001642:	60fb      	str	r3, [r7, #12]
 8001644:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001646:	2300      	movs	r3, #0
 8001648:	60bb      	str	r3, [r7, #8]
 800164a:	4a1f      	ldr	r2, [pc, #124]	; (80016c8 <MX_GPIO_Init+0xd0>)
 800164c:	4b1e      	ldr	r3, [pc, #120]	; (80016c8 <MX_GPIO_Init+0xd0>)
 800164e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001650:	f043 0301 	orr.w	r3, r3, #1
 8001654:	6313      	str	r3, [r2, #48]	; 0x30
 8001656:	4b1c      	ldr	r3, [pc, #112]	; (80016c8 <MX_GPIO_Init+0xd0>)
 8001658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165a:	f003 0301 	and.w	r3, r3, #1
 800165e:	60bb      	str	r3, [r7, #8]
 8001660:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001662:	2300      	movs	r3, #0
 8001664:	607b      	str	r3, [r7, #4]
 8001666:	4a18      	ldr	r2, [pc, #96]	; (80016c8 <MX_GPIO_Init+0xd0>)
 8001668:	4b17      	ldr	r3, [pc, #92]	; (80016c8 <MX_GPIO_Init+0xd0>)
 800166a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166c:	f043 0302 	orr.w	r3, r3, #2
 8001670:	6313      	str	r3, [r2, #48]	; 0x30
 8001672:	4b15      	ldr	r3, [pc, #84]	; (80016c8 <MX_GPIO_Init+0xd0>)
 8001674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001676:	f003 0302 	and.w	r3, r3, #2
 800167a:	607b      	str	r3, [r7, #4]
 800167c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800167e:	2200      	movs	r2, #0
 8001680:	2120      	movs	r1, #32
 8001682:	4812      	ldr	r0, [pc, #72]	; (80016cc <MX_GPIO_Init+0xd4>)
 8001684:	f000 fca0 	bl	8001fc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001688:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800168c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800168e:	4b10      	ldr	r3, [pc, #64]	; (80016d0 <MX_GPIO_Init+0xd8>)
 8001690:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001692:	2300      	movs	r3, #0
 8001694:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001696:	f107 0314 	add.w	r3, r7, #20
 800169a:	4619      	mov	r1, r3
 800169c:	480d      	ldr	r0, [pc, #52]	; (80016d4 <MX_GPIO_Init+0xdc>)
 800169e:	f000 fb11 	bl	8001cc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80016a2:	2320      	movs	r3, #32
 80016a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016a6:	2301      	movs	r3, #1
 80016a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016aa:	2300      	movs	r3, #0
 80016ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ae:	2300      	movs	r3, #0
 80016b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80016b2:	f107 0314 	add.w	r3, r7, #20
 80016b6:	4619      	mov	r1, r3
 80016b8:	4804      	ldr	r0, [pc, #16]	; (80016cc <MX_GPIO_Init+0xd4>)
 80016ba:	f000 fb03 	bl	8001cc4 <HAL_GPIO_Init>

}
 80016be:	bf00      	nop
 80016c0:	3728      	adds	r7, #40	; 0x28
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	40023800 	.word	0x40023800
 80016cc:	40020000 	.word	0x40020000
 80016d0:	10210000 	.word	0x10210000
 80016d4:	40020800 	.word	0x40020800

080016d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016dc:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016de:	e7fe      	b.n	80016de <Error_Handler+0x6>

080016e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016e6:	2300      	movs	r3, #0
 80016e8:	607b      	str	r3, [r7, #4]
 80016ea:	4a10      	ldr	r2, [pc, #64]	; (800172c <HAL_MspInit+0x4c>)
 80016ec:	4b0f      	ldr	r3, [pc, #60]	; (800172c <HAL_MspInit+0x4c>)
 80016ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016f4:	6453      	str	r3, [r2, #68]	; 0x44
 80016f6:	4b0d      	ldr	r3, [pc, #52]	; (800172c <HAL_MspInit+0x4c>)
 80016f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016fe:	607b      	str	r3, [r7, #4]
 8001700:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001702:	2300      	movs	r3, #0
 8001704:	603b      	str	r3, [r7, #0]
 8001706:	4a09      	ldr	r2, [pc, #36]	; (800172c <HAL_MspInit+0x4c>)
 8001708:	4b08      	ldr	r3, [pc, #32]	; (800172c <HAL_MspInit+0x4c>)
 800170a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800170c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001710:	6413      	str	r3, [r2, #64]	; 0x40
 8001712:	4b06      	ldr	r3, [pc, #24]	; (800172c <HAL_MspInit+0x4c>)
 8001714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001716:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800171a:	603b      	str	r3, [r7, #0]
 800171c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800171e:	2007      	movs	r0, #7
 8001720:	f000 fa9c 	bl	8001c5c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001724:	bf00      	nop
 8001726:	3708      	adds	r7, #8
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	40023800 	.word	0x40023800

08001730 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b08c      	sub	sp, #48	; 0x30
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001738:	f107 031c 	add.w	r3, r7, #28
 800173c:	2200      	movs	r2, #0
 800173e:	601a      	str	r2, [r3, #0]
 8001740:	605a      	str	r2, [r3, #4]
 8001742:	609a      	str	r2, [r3, #8]
 8001744:	60da      	str	r2, [r3, #12]
 8001746:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4a42      	ldr	r2, [pc, #264]	; (8001858 <HAL_I2C_MspInit+0x128>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d12d      	bne.n	80017ae <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001752:	2300      	movs	r3, #0
 8001754:	61bb      	str	r3, [r7, #24]
 8001756:	4a41      	ldr	r2, [pc, #260]	; (800185c <HAL_I2C_MspInit+0x12c>)
 8001758:	4b40      	ldr	r3, [pc, #256]	; (800185c <HAL_I2C_MspInit+0x12c>)
 800175a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175c:	f043 0302 	orr.w	r3, r3, #2
 8001760:	6313      	str	r3, [r2, #48]	; 0x30
 8001762:	4b3e      	ldr	r3, [pc, #248]	; (800185c <HAL_I2C_MspInit+0x12c>)
 8001764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001766:	f003 0302 	and.w	r3, r3, #2
 800176a:	61bb      	str	r3, [r7, #24]
 800176c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800176e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001772:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001774:	2312      	movs	r3, #18
 8001776:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001778:	2301      	movs	r3, #1
 800177a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800177c:	2303      	movs	r3, #3
 800177e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001780:	2304      	movs	r3, #4
 8001782:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001784:	f107 031c 	add.w	r3, r7, #28
 8001788:	4619      	mov	r1, r3
 800178a:	4835      	ldr	r0, [pc, #212]	; (8001860 <HAL_I2C_MspInit+0x130>)
 800178c:	f000 fa9a 	bl	8001cc4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001790:	2300      	movs	r3, #0
 8001792:	617b      	str	r3, [r7, #20]
 8001794:	4a31      	ldr	r2, [pc, #196]	; (800185c <HAL_I2C_MspInit+0x12c>)
 8001796:	4b31      	ldr	r3, [pc, #196]	; (800185c <HAL_I2C_MspInit+0x12c>)
 8001798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800179a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800179e:	6413      	str	r3, [r2, #64]	; 0x40
 80017a0:	4b2e      	ldr	r3, [pc, #184]	; (800185c <HAL_I2C_MspInit+0x12c>)
 80017a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017a8:	617b      	str	r3, [r7, #20]
 80017aa:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80017ac:	e04f      	b.n	800184e <HAL_I2C_MspInit+0x11e>
  else if(hi2c->Instance==I2C3)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4a2c      	ldr	r2, [pc, #176]	; (8001864 <HAL_I2C_MspInit+0x134>)
 80017b4:	4293      	cmp	r3, r2
 80017b6:	d14a      	bne.n	800184e <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017b8:	2300      	movs	r3, #0
 80017ba:	613b      	str	r3, [r7, #16]
 80017bc:	4a27      	ldr	r2, [pc, #156]	; (800185c <HAL_I2C_MspInit+0x12c>)
 80017be:	4b27      	ldr	r3, [pc, #156]	; (800185c <HAL_I2C_MspInit+0x12c>)
 80017c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c2:	f043 0301 	orr.w	r3, r3, #1
 80017c6:	6313      	str	r3, [r2, #48]	; 0x30
 80017c8:	4b24      	ldr	r3, [pc, #144]	; (800185c <HAL_I2C_MspInit+0x12c>)
 80017ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017cc:	f003 0301 	and.w	r3, r3, #1
 80017d0:	613b      	str	r3, [r7, #16]
 80017d2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017d4:	2300      	movs	r3, #0
 80017d6:	60fb      	str	r3, [r7, #12]
 80017d8:	4a20      	ldr	r2, [pc, #128]	; (800185c <HAL_I2C_MspInit+0x12c>)
 80017da:	4b20      	ldr	r3, [pc, #128]	; (800185c <HAL_I2C_MspInit+0x12c>)
 80017dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017de:	f043 0302 	orr.w	r3, r3, #2
 80017e2:	6313      	str	r3, [r2, #48]	; 0x30
 80017e4:	4b1d      	ldr	r3, [pc, #116]	; (800185c <HAL_I2C_MspInit+0x12c>)
 80017e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e8:	f003 0302 	and.w	r3, r3, #2
 80017ec:	60fb      	str	r3, [r7, #12]
 80017ee:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80017f0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80017f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017f6:	2312      	movs	r3, #18
 80017f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017fa:	2301      	movs	r3, #1
 80017fc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017fe:	2303      	movs	r3, #3
 8001800:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001802:	2304      	movs	r3, #4
 8001804:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001806:	f107 031c 	add.w	r3, r7, #28
 800180a:	4619      	mov	r1, r3
 800180c:	4816      	ldr	r0, [pc, #88]	; (8001868 <HAL_I2C_MspInit+0x138>)
 800180e:	f000 fa59 	bl	8001cc4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001812:	2310      	movs	r3, #16
 8001814:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001816:	2312      	movs	r3, #18
 8001818:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800181a:	2301      	movs	r3, #1
 800181c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800181e:	2303      	movs	r3, #3
 8001820:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C3;
 8001822:	2309      	movs	r3, #9
 8001824:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001826:	f107 031c 	add.w	r3, r7, #28
 800182a:	4619      	mov	r1, r3
 800182c:	480c      	ldr	r0, [pc, #48]	; (8001860 <HAL_I2C_MspInit+0x130>)
 800182e:	f000 fa49 	bl	8001cc4 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001832:	2300      	movs	r3, #0
 8001834:	60bb      	str	r3, [r7, #8]
 8001836:	4a09      	ldr	r2, [pc, #36]	; (800185c <HAL_I2C_MspInit+0x12c>)
 8001838:	4b08      	ldr	r3, [pc, #32]	; (800185c <HAL_I2C_MspInit+0x12c>)
 800183a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800183c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001840:	6413      	str	r3, [r2, #64]	; 0x40
 8001842:	4b06      	ldr	r3, [pc, #24]	; (800185c <HAL_I2C_MspInit+0x12c>)
 8001844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001846:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800184a:	60bb      	str	r3, [r7, #8]
 800184c:	68bb      	ldr	r3, [r7, #8]
}
 800184e:	bf00      	nop
 8001850:	3730      	adds	r7, #48	; 0x30
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	40005400 	.word	0x40005400
 800185c:	40023800 	.word	0x40023800
 8001860:	40020400 	.word	0x40020400
 8001864:	40005c00 	.word	0x40005c00
 8001868:	40020000 	.word	0x40020000

0800186c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b08a      	sub	sp, #40	; 0x28
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001874:	f107 0314 	add.w	r3, r7, #20
 8001878:	2200      	movs	r2, #0
 800187a:	601a      	str	r2, [r3, #0]
 800187c:	605a      	str	r2, [r3, #4]
 800187e:	609a      	str	r2, [r3, #8]
 8001880:	60da      	str	r2, [r3, #12]
 8001882:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	4a19      	ldr	r2, [pc, #100]	; (80018f0 <HAL_UART_MspInit+0x84>)
 800188a:	4293      	cmp	r3, r2
 800188c:	d12b      	bne.n	80018e6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800188e:	2300      	movs	r3, #0
 8001890:	613b      	str	r3, [r7, #16]
 8001892:	4a18      	ldr	r2, [pc, #96]	; (80018f4 <HAL_UART_MspInit+0x88>)
 8001894:	4b17      	ldr	r3, [pc, #92]	; (80018f4 <HAL_UART_MspInit+0x88>)
 8001896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001898:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800189c:	6413      	str	r3, [r2, #64]	; 0x40
 800189e:	4b15      	ldr	r3, [pc, #84]	; (80018f4 <HAL_UART_MspInit+0x88>)
 80018a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018a6:	613b      	str	r3, [r7, #16]
 80018a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018aa:	2300      	movs	r3, #0
 80018ac:	60fb      	str	r3, [r7, #12]
 80018ae:	4a11      	ldr	r2, [pc, #68]	; (80018f4 <HAL_UART_MspInit+0x88>)
 80018b0:	4b10      	ldr	r3, [pc, #64]	; (80018f4 <HAL_UART_MspInit+0x88>)
 80018b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b4:	f043 0301 	orr.w	r3, r3, #1
 80018b8:	6313      	str	r3, [r2, #48]	; 0x30
 80018ba:	4b0e      	ldr	r3, [pc, #56]	; (80018f4 <HAL_UART_MspInit+0x88>)
 80018bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018be:	f003 0301 	and.w	r3, r3, #1
 80018c2:	60fb      	str	r3, [r7, #12]
 80018c4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80018c6:	230c      	movs	r3, #12
 80018c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ca:	2302      	movs	r3, #2
 80018cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ce:	2300      	movs	r3, #0
 80018d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018d2:	2300      	movs	r3, #0
 80018d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80018d6:	2307      	movs	r3, #7
 80018d8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018da:	f107 0314 	add.w	r3, r7, #20
 80018de:	4619      	mov	r1, r3
 80018e0:	4805      	ldr	r0, [pc, #20]	; (80018f8 <HAL_UART_MspInit+0x8c>)
 80018e2:	f000 f9ef 	bl	8001cc4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80018e6:	bf00      	nop
 80018e8:	3728      	adds	r7, #40	; 0x28
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	40004400 	.word	0x40004400
 80018f4:	40023800 	.word	0x40023800
 80018f8:	40020000 	.word	0x40020000

080018fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001900:	e7fe      	b.n	8001900 <NMI_Handler+0x4>

08001902 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001902:	b480      	push	{r7}
 8001904:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001906:	e7fe      	b.n	8001906 <HardFault_Handler+0x4>

08001908 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800190c:	e7fe      	b.n	800190c <MemManage_Handler+0x4>

0800190e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800190e:	b480      	push	{r7}
 8001910:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001912:	e7fe      	b.n	8001912 <BusFault_Handler+0x4>

08001914 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001918:	e7fe      	b.n	8001918 <UsageFault_Handler+0x4>

0800191a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800191a:	b480      	push	{r7}
 800191c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800191e:	bf00      	nop
 8001920:	46bd      	mov	sp, r7
 8001922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001926:	4770      	bx	lr

08001928 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800192c:	bf00      	nop
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr

08001936 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001936:	b480      	push	{r7}
 8001938:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800193a:	bf00      	nop
 800193c:	46bd      	mov	sp, r7
 800193e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001942:	4770      	bx	lr

08001944 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001948:	f000 f896 	bl	8001a78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800194c:	bf00      	nop
 800194e:	bd80      	pop	{r7, pc}

08001950 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b084      	sub	sp, #16
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001958:	4b11      	ldr	r3, [pc, #68]	; (80019a0 <_sbrk+0x50>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d102      	bne.n	8001966 <_sbrk+0x16>
		heap_end = &end;
 8001960:	4b0f      	ldr	r3, [pc, #60]	; (80019a0 <_sbrk+0x50>)
 8001962:	4a10      	ldr	r2, [pc, #64]	; (80019a4 <_sbrk+0x54>)
 8001964:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001966:	4b0e      	ldr	r3, [pc, #56]	; (80019a0 <_sbrk+0x50>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800196c:	4b0c      	ldr	r3, [pc, #48]	; (80019a0 <_sbrk+0x50>)
 800196e:	681a      	ldr	r2, [r3, #0]
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	4413      	add	r3, r2
 8001974:	466a      	mov	r2, sp
 8001976:	4293      	cmp	r3, r2
 8001978:	d907      	bls.n	800198a <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800197a:	f002 fbe5 	bl	8004148 <__errno>
 800197e:	4602      	mov	r2, r0
 8001980:	230c      	movs	r3, #12
 8001982:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001984:	f04f 33ff 	mov.w	r3, #4294967295
 8001988:	e006      	b.n	8001998 <_sbrk+0x48>
	}

	heap_end += incr;
 800198a:	4b05      	ldr	r3, [pc, #20]	; (80019a0 <_sbrk+0x50>)
 800198c:	681a      	ldr	r2, [r3, #0]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	4413      	add	r3, r2
 8001992:	4a03      	ldr	r2, [pc, #12]	; (80019a0 <_sbrk+0x50>)
 8001994:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001996:	68fb      	ldr	r3, [r7, #12]
}
 8001998:	4618      	mov	r0, r3
 800199a:	3710      	adds	r7, #16
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	20000098 	.word	0x20000098
 80019a4:	200001cc 	.word	0x200001cc

080019a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80019ac:	4a08      	ldr	r2, [pc, #32]	; (80019d0 <SystemInit+0x28>)
 80019ae:	4b08      	ldr	r3, [pc, #32]	; (80019d0 <SystemInit+0x28>)
 80019b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80019b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80019b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80019bc:	4b04      	ldr	r3, [pc, #16]	; (80019d0 <SystemInit+0x28>)
 80019be:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80019c2:	609a      	str	r2, [r3, #8]
#endif
}
 80019c4:	bf00      	nop
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr
 80019ce:	bf00      	nop
 80019d0:	e000ed00 	.word	0xe000ed00

080019d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80019d8:	4a0e      	ldr	r2, [pc, #56]	; (8001a14 <HAL_Init+0x40>)
 80019da:	4b0e      	ldr	r3, [pc, #56]	; (8001a14 <HAL_Init+0x40>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019e2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80019e4:	4a0b      	ldr	r2, [pc, #44]	; (8001a14 <HAL_Init+0x40>)
 80019e6:	4b0b      	ldr	r3, [pc, #44]	; (8001a14 <HAL_Init+0x40>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80019ee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019f0:	4a08      	ldr	r2, [pc, #32]	; (8001a14 <HAL_Init+0x40>)
 80019f2:	4b08      	ldr	r3, [pc, #32]	; (8001a14 <HAL_Init+0x40>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019fa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019fc:	2003      	movs	r0, #3
 80019fe:	f000 f92d 	bl	8001c5c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a02:	2000      	movs	r0, #0
 8001a04:	f000 f808 	bl	8001a18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a08:	f7ff fe6a 	bl	80016e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a0c:	2300      	movs	r3, #0
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	40023c00 	.word	0x40023c00

08001a18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a20:	4b12      	ldr	r3, [pc, #72]	; (8001a6c <HAL_InitTick+0x54>)
 8001a22:	681a      	ldr	r2, [r3, #0]
 8001a24:	4b12      	ldr	r3, [pc, #72]	; (8001a70 <HAL_InitTick+0x58>)
 8001a26:	781b      	ldrb	r3, [r3, #0]
 8001a28:	4619      	mov	r1, r3
 8001a2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a32:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a36:	4618      	mov	r0, r3
 8001a38:	f000 f937 	bl	8001caa <HAL_SYSTICK_Config>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d001      	beq.n	8001a46 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	e00e      	b.n	8001a64 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2b0f      	cmp	r3, #15
 8001a4a:	d80a      	bhi.n	8001a62 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	6879      	ldr	r1, [r7, #4]
 8001a50:	f04f 30ff 	mov.w	r0, #4294967295
 8001a54:	f000 f90d 	bl	8001c72 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a58:	4a06      	ldr	r2, [pc, #24]	; (8001a74 <HAL_InitTick+0x5c>)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	e000      	b.n	8001a64 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a62:	2301      	movs	r3, #1
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	3708      	adds	r7, #8
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	2000000c 	.word	0x2000000c
 8001a70:	20000014 	.word	0x20000014
 8001a74:	20000010 	.word	0x20000010

08001a78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a7c:	4b06      	ldr	r3, [pc, #24]	; (8001a98 <HAL_IncTick+0x20>)
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	461a      	mov	r2, r3
 8001a82:	4b06      	ldr	r3, [pc, #24]	; (8001a9c <HAL_IncTick+0x24>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4413      	add	r3, r2
 8001a88:	4a04      	ldr	r2, [pc, #16]	; (8001a9c <HAL_IncTick+0x24>)
 8001a8a:	6013      	str	r3, [r2, #0]
}
 8001a8c:	bf00      	nop
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr
 8001a96:	bf00      	nop
 8001a98:	20000014 	.word	0x20000014
 8001a9c:	200001c4 	.word	0x200001c4

08001aa0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0
  return uwTick;
 8001aa4:	4b03      	ldr	r3, [pc, #12]	; (8001ab4 <HAL_GetTick+0x14>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr
 8001ab2:	bf00      	nop
 8001ab4:	200001c4 	.word	0x200001c4

08001ab8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b084      	sub	sp, #16
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ac0:	f7ff ffee 	bl	8001aa0 <HAL_GetTick>
 8001ac4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ad0:	d005      	beq.n	8001ade <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ad2:	4b09      	ldr	r3, [pc, #36]	; (8001af8 <HAL_Delay+0x40>)
 8001ad4:	781b      	ldrb	r3, [r3, #0]
 8001ad6:	461a      	mov	r2, r3
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	4413      	add	r3, r2
 8001adc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001ade:	bf00      	nop
 8001ae0:	f7ff ffde 	bl	8001aa0 <HAL_GetTick>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	68bb      	ldr	r3, [r7, #8]
 8001ae8:	1ad2      	subs	r2, r2, r3
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d3f7      	bcc.n	8001ae0 <HAL_Delay+0x28>
  {
  }
}
 8001af0:	bf00      	nop
 8001af2:	3710      	adds	r7, #16
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	20000014 	.word	0x20000014

08001afc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b085      	sub	sp, #20
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	f003 0307 	and.w	r3, r3, #7
 8001b0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b0c:	4b0c      	ldr	r3, [pc, #48]	; (8001b40 <__NVIC_SetPriorityGrouping+0x44>)
 8001b0e:	68db      	ldr	r3, [r3, #12]
 8001b10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b12:	68ba      	ldr	r2, [r7, #8]
 8001b14:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b18:	4013      	ands	r3, r2
 8001b1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b20:	68bb      	ldr	r3, [r7, #8]
 8001b22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b24:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b2e:	4a04      	ldr	r2, [pc, #16]	; (8001b40 <__NVIC_SetPriorityGrouping+0x44>)
 8001b30:	68bb      	ldr	r3, [r7, #8]
 8001b32:	60d3      	str	r3, [r2, #12]
}
 8001b34:	bf00      	nop
 8001b36:	3714      	adds	r7, #20
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr
 8001b40:	e000ed00 	.word	0xe000ed00

08001b44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b48:	4b04      	ldr	r3, [pc, #16]	; (8001b5c <__NVIC_GetPriorityGrouping+0x18>)
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	0a1b      	lsrs	r3, r3, #8
 8001b4e:	f003 0307 	and.w	r3, r3, #7
}
 8001b52:	4618      	mov	r0, r3
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr
 8001b5c:	e000ed00 	.word	0xe000ed00

08001b60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b083      	sub	sp, #12
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	4603      	mov	r3, r0
 8001b68:	6039      	str	r1, [r7, #0]
 8001b6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	db0a      	blt.n	8001b8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b74:	490d      	ldr	r1, [pc, #52]	; (8001bac <__NVIC_SetPriority+0x4c>)
 8001b76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b7a:	683a      	ldr	r2, [r7, #0]
 8001b7c:	b2d2      	uxtb	r2, r2
 8001b7e:	0112      	lsls	r2, r2, #4
 8001b80:	b2d2      	uxtb	r2, r2
 8001b82:	440b      	add	r3, r1
 8001b84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b88:	e00a      	b.n	8001ba0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b8a:	4909      	ldr	r1, [pc, #36]	; (8001bb0 <__NVIC_SetPriority+0x50>)
 8001b8c:	79fb      	ldrb	r3, [r7, #7]
 8001b8e:	f003 030f 	and.w	r3, r3, #15
 8001b92:	3b04      	subs	r3, #4
 8001b94:	683a      	ldr	r2, [r7, #0]
 8001b96:	b2d2      	uxtb	r2, r2
 8001b98:	0112      	lsls	r2, r2, #4
 8001b9a:	b2d2      	uxtb	r2, r2
 8001b9c:	440b      	add	r3, r1
 8001b9e:	761a      	strb	r2, [r3, #24]
}
 8001ba0:	bf00      	nop
 8001ba2:	370c      	adds	r7, #12
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr
 8001bac:	e000e100 	.word	0xe000e100
 8001bb0:	e000ed00 	.word	0xe000ed00

08001bb4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b089      	sub	sp, #36	; 0x24
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	60f8      	str	r0, [r7, #12]
 8001bbc:	60b9      	str	r1, [r7, #8]
 8001bbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	f003 0307 	and.w	r3, r3, #7
 8001bc6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bc8:	69fb      	ldr	r3, [r7, #28]
 8001bca:	f1c3 0307 	rsb	r3, r3, #7
 8001bce:	2b04      	cmp	r3, #4
 8001bd0:	bf28      	it	cs
 8001bd2:	2304      	movcs	r3, #4
 8001bd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bd6:	69fb      	ldr	r3, [r7, #28]
 8001bd8:	3304      	adds	r3, #4
 8001bda:	2b06      	cmp	r3, #6
 8001bdc:	d902      	bls.n	8001be4 <NVIC_EncodePriority+0x30>
 8001bde:	69fb      	ldr	r3, [r7, #28]
 8001be0:	3b03      	subs	r3, #3
 8001be2:	e000      	b.n	8001be6 <NVIC_EncodePriority+0x32>
 8001be4:	2300      	movs	r3, #0
 8001be6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001be8:	2201      	movs	r2, #1
 8001bea:	69bb      	ldr	r3, [r7, #24]
 8001bec:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf0:	1e5a      	subs	r2, r3, #1
 8001bf2:	68bb      	ldr	r3, [r7, #8]
 8001bf4:	401a      	ands	r2, r3
 8001bf6:	697b      	ldr	r3, [r7, #20]
 8001bf8:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bfa:	2101      	movs	r1, #1
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	fa01 f303 	lsl.w	r3, r1, r3
 8001c02:	1e59      	subs	r1, r3, #1
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c08:	4313      	orrs	r3, r2
         );
}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	3724      	adds	r7, #36	; 0x24
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c14:	4770      	bx	lr
	...

08001c18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	3b01      	subs	r3, #1
 8001c24:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c28:	d301      	bcc.n	8001c2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e00f      	b.n	8001c4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c2e:	4a0a      	ldr	r2, [pc, #40]	; (8001c58 <SysTick_Config+0x40>)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	3b01      	subs	r3, #1
 8001c34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c36:	210f      	movs	r1, #15
 8001c38:	f04f 30ff 	mov.w	r0, #4294967295
 8001c3c:	f7ff ff90 	bl	8001b60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c40:	4b05      	ldr	r3, [pc, #20]	; (8001c58 <SysTick_Config+0x40>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c46:	4b04      	ldr	r3, [pc, #16]	; (8001c58 <SysTick_Config+0x40>)
 8001c48:	2207      	movs	r2, #7
 8001c4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c4c:	2300      	movs	r3, #0
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	3708      	adds	r7, #8
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	e000e010 	.word	0xe000e010

08001c5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c64:	6878      	ldr	r0, [r7, #4]
 8001c66:	f7ff ff49 	bl	8001afc <__NVIC_SetPriorityGrouping>
}
 8001c6a:	bf00      	nop
 8001c6c:	3708      	adds	r7, #8
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}

08001c72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c72:	b580      	push	{r7, lr}
 8001c74:	b086      	sub	sp, #24
 8001c76:	af00      	add	r7, sp, #0
 8001c78:	4603      	mov	r3, r0
 8001c7a:	60b9      	str	r1, [r7, #8]
 8001c7c:	607a      	str	r2, [r7, #4]
 8001c7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c80:	2300      	movs	r3, #0
 8001c82:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c84:	f7ff ff5e 	bl	8001b44 <__NVIC_GetPriorityGrouping>
 8001c88:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c8a:	687a      	ldr	r2, [r7, #4]
 8001c8c:	68b9      	ldr	r1, [r7, #8]
 8001c8e:	6978      	ldr	r0, [r7, #20]
 8001c90:	f7ff ff90 	bl	8001bb4 <NVIC_EncodePriority>
 8001c94:	4602      	mov	r2, r0
 8001c96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c9a:	4611      	mov	r1, r2
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f7ff ff5f 	bl	8001b60 <__NVIC_SetPriority>
}
 8001ca2:	bf00      	nop
 8001ca4:	3718      	adds	r7, #24
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}

08001caa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001caa:	b580      	push	{r7, lr}
 8001cac:	b082      	sub	sp, #8
 8001cae:	af00      	add	r7, sp, #0
 8001cb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cb2:	6878      	ldr	r0, [r7, #4]
 8001cb4:	f7ff ffb0 	bl	8001c18 <SysTick_Config>
 8001cb8:	4603      	mov	r3, r0
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	3708      	adds	r7, #8
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
	...

08001cc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b089      	sub	sp, #36	; 0x24
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
 8001ccc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cda:	2300      	movs	r3, #0
 8001cdc:	61fb      	str	r3, [r7, #28]
 8001cde:	e159      	b.n	8001f94 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	69fb      	ldr	r3, [r7, #28]
 8001ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	697b      	ldr	r3, [r7, #20]
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001cf4:	693a      	ldr	r2, [r7, #16]
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	429a      	cmp	r2, r3
 8001cfa:	f040 8148 	bne.w	8001f8e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	2b01      	cmp	r3, #1
 8001d04:	d00b      	beq.n	8001d1e <HAL_GPIO_Init+0x5a>
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	2b02      	cmp	r3, #2
 8001d0c:	d007      	beq.n	8001d1e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d12:	2b11      	cmp	r3, #17
 8001d14:	d003      	beq.n	8001d1e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	2b12      	cmp	r3, #18
 8001d1c:	d130      	bne.n	8001d80 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d24:	69fb      	ldr	r3, [r7, #28]
 8001d26:	005b      	lsls	r3, r3, #1
 8001d28:	2203      	movs	r2, #3
 8001d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2e:	43db      	mvns	r3, r3
 8001d30:	69ba      	ldr	r2, [r7, #24]
 8001d32:	4013      	ands	r3, r2
 8001d34:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	68da      	ldr	r2, [r3, #12]
 8001d3a:	69fb      	ldr	r3, [r7, #28]
 8001d3c:	005b      	lsls	r3, r3, #1
 8001d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d42:	69ba      	ldr	r2, [r7, #24]
 8001d44:	4313      	orrs	r3, r2
 8001d46:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	69ba      	ldr	r2, [r7, #24]
 8001d4c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d54:	2201      	movs	r2, #1
 8001d56:	69fb      	ldr	r3, [r7, #28]
 8001d58:	fa02 f303 	lsl.w	r3, r2, r3
 8001d5c:	43db      	mvns	r3, r3
 8001d5e:	69ba      	ldr	r2, [r7, #24]
 8001d60:	4013      	ands	r3, r2
 8001d62:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	091b      	lsrs	r3, r3, #4
 8001d6a:	f003 0201 	and.w	r2, r3, #1
 8001d6e:	69fb      	ldr	r3, [r7, #28]
 8001d70:	fa02 f303 	lsl.w	r3, r2, r3
 8001d74:	69ba      	ldr	r2, [r7, #24]
 8001d76:	4313      	orrs	r3, r2
 8001d78:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	69ba      	ldr	r2, [r7, #24]
 8001d7e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001d86:	69fb      	ldr	r3, [r7, #28]
 8001d88:	005b      	lsls	r3, r3, #1
 8001d8a:	2203      	movs	r2, #3
 8001d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d90:	43db      	mvns	r3, r3
 8001d92:	69ba      	ldr	r2, [r7, #24]
 8001d94:	4013      	ands	r3, r2
 8001d96:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	689a      	ldr	r2, [r3, #8]
 8001d9c:	69fb      	ldr	r3, [r7, #28]
 8001d9e:	005b      	lsls	r3, r3, #1
 8001da0:	fa02 f303 	lsl.w	r3, r2, r3
 8001da4:	69ba      	ldr	r2, [r7, #24]
 8001da6:	4313      	orrs	r3, r2
 8001da8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	69ba      	ldr	r2, [r7, #24]
 8001dae:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	2b02      	cmp	r3, #2
 8001db6:	d003      	beq.n	8001dc0 <HAL_GPIO_Init+0xfc>
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	2b12      	cmp	r3, #18
 8001dbe:	d123      	bne.n	8001e08 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001dc0:	69fb      	ldr	r3, [r7, #28]
 8001dc2:	08da      	lsrs	r2, r3, #3
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	3208      	adds	r2, #8
 8001dc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001dcc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001dce:	69fb      	ldr	r3, [r7, #28]
 8001dd0:	f003 0307 	and.w	r3, r3, #7
 8001dd4:	009b      	lsls	r3, r3, #2
 8001dd6:	220f      	movs	r2, #15
 8001dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ddc:	43db      	mvns	r3, r3
 8001dde:	69ba      	ldr	r2, [r7, #24]
 8001de0:	4013      	ands	r3, r2
 8001de2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	691a      	ldr	r2, [r3, #16]
 8001de8:	69fb      	ldr	r3, [r7, #28]
 8001dea:	f003 0307 	and.w	r3, r3, #7
 8001dee:	009b      	lsls	r3, r3, #2
 8001df0:	fa02 f303 	lsl.w	r3, r2, r3
 8001df4:	69ba      	ldr	r2, [r7, #24]
 8001df6:	4313      	orrs	r3, r2
 8001df8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001dfa:	69fb      	ldr	r3, [r7, #28]
 8001dfc:	08da      	lsrs	r2, r3, #3
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	3208      	adds	r2, #8
 8001e02:	69b9      	ldr	r1, [r7, #24]
 8001e04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e0e:	69fb      	ldr	r3, [r7, #28]
 8001e10:	005b      	lsls	r3, r3, #1
 8001e12:	2203      	movs	r2, #3
 8001e14:	fa02 f303 	lsl.w	r3, r2, r3
 8001e18:	43db      	mvns	r3, r3
 8001e1a:	69ba      	ldr	r2, [r7, #24]
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	f003 0203 	and.w	r2, r3, #3
 8001e28:	69fb      	ldr	r3, [r7, #28]
 8001e2a:	005b      	lsls	r3, r3, #1
 8001e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e30:	69ba      	ldr	r2, [r7, #24]
 8001e32:	4313      	orrs	r3, r2
 8001e34:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	69ba      	ldr	r2, [r7, #24]
 8001e3a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	f000 80a2 	beq.w	8001f8e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	60fb      	str	r3, [r7, #12]
 8001e4e:	4a56      	ldr	r2, [pc, #344]	; (8001fa8 <HAL_GPIO_Init+0x2e4>)
 8001e50:	4b55      	ldr	r3, [pc, #340]	; (8001fa8 <HAL_GPIO_Init+0x2e4>)
 8001e52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e54:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e58:	6453      	str	r3, [r2, #68]	; 0x44
 8001e5a:	4b53      	ldr	r3, [pc, #332]	; (8001fa8 <HAL_GPIO_Init+0x2e4>)
 8001e5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e62:	60fb      	str	r3, [r7, #12]
 8001e64:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e66:	4a51      	ldr	r2, [pc, #324]	; (8001fac <HAL_GPIO_Init+0x2e8>)
 8001e68:	69fb      	ldr	r3, [r7, #28]
 8001e6a:	089b      	lsrs	r3, r3, #2
 8001e6c:	3302      	adds	r3, #2
 8001e6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e72:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001e74:	69fb      	ldr	r3, [r7, #28]
 8001e76:	f003 0303 	and.w	r3, r3, #3
 8001e7a:	009b      	lsls	r3, r3, #2
 8001e7c:	220f      	movs	r2, #15
 8001e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e82:	43db      	mvns	r3, r3
 8001e84:	69ba      	ldr	r2, [r7, #24]
 8001e86:	4013      	ands	r3, r2
 8001e88:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	4a48      	ldr	r2, [pc, #288]	; (8001fb0 <HAL_GPIO_Init+0x2ec>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d019      	beq.n	8001ec6 <HAL_GPIO_Init+0x202>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	4a47      	ldr	r2, [pc, #284]	; (8001fb4 <HAL_GPIO_Init+0x2f0>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d013      	beq.n	8001ec2 <HAL_GPIO_Init+0x1fe>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	4a46      	ldr	r2, [pc, #280]	; (8001fb8 <HAL_GPIO_Init+0x2f4>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d00d      	beq.n	8001ebe <HAL_GPIO_Init+0x1fa>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	4a45      	ldr	r2, [pc, #276]	; (8001fbc <HAL_GPIO_Init+0x2f8>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d007      	beq.n	8001eba <HAL_GPIO_Init+0x1f6>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	4a44      	ldr	r2, [pc, #272]	; (8001fc0 <HAL_GPIO_Init+0x2fc>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d101      	bne.n	8001eb6 <HAL_GPIO_Init+0x1f2>
 8001eb2:	2304      	movs	r3, #4
 8001eb4:	e008      	b.n	8001ec8 <HAL_GPIO_Init+0x204>
 8001eb6:	2307      	movs	r3, #7
 8001eb8:	e006      	b.n	8001ec8 <HAL_GPIO_Init+0x204>
 8001eba:	2303      	movs	r3, #3
 8001ebc:	e004      	b.n	8001ec8 <HAL_GPIO_Init+0x204>
 8001ebe:	2302      	movs	r3, #2
 8001ec0:	e002      	b.n	8001ec8 <HAL_GPIO_Init+0x204>
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e000      	b.n	8001ec8 <HAL_GPIO_Init+0x204>
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	69fa      	ldr	r2, [r7, #28]
 8001eca:	f002 0203 	and.w	r2, r2, #3
 8001ece:	0092      	lsls	r2, r2, #2
 8001ed0:	4093      	lsls	r3, r2
 8001ed2:	69ba      	ldr	r2, [r7, #24]
 8001ed4:	4313      	orrs	r3, r2
 8001ed6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ed8:	4934      	ldr	r1, [pc, #208]	; (8001fac <HAL_GPIO_Init+0x2e8>)
 8001eda:	69fb      	ldr	r3, [r7, #28]
 8001edc:	089b      	lsrs	r3, r3, #2
 8001ede:	3302      	adds	r3, #2
 8001ee0:	69ba      	ldr	r2, [r7, #24]
 8001ee2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ee6:	4b37      	ldr	r3, [pc, #220]	; (8001fc4 <HAL_GPIO_Init+0x300>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	43db      	mvns	r3, r3
 8001ef0:	69ba      	ldr	r2, [r7, #24]
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d003      	beq.n	8001f0a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001f02:	69ba      	ldr	r2, [r7, #24]
 8001f04:	693b      	ldr	r3, [r7, #16]
 8001f06:	4313      	orrs	r3, r2
 8001f08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001f0a:	4a2e      	ldr	r2, [pc, #184]	; (8001fc4 <HAL_GPIO_Init+0x300>)
 8001f0c:	69bb      	ldr	r3, [r7, #24]
 8001f0e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001f10:	4b2c      	ldr	r3, [pc, #176]	; (8001fc4 <HAL_GPIO_Init+0x300>)
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	43db      	mvns	r3, r3
 8001f1a:	69ba      	ldr	r2, [r7, #24]
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d003      	beq.n	8001f34 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001f2c:	69ba      	ldr	r2, [r7, #24]
 8001f2e:	693b      	ldr	r3, [r7, #16]
 8001f30:	4313      	orrs	r3, r2
 8001f32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001f34:	4a23      	ldr	r2, [pc, #140]	; (8001fc4 <HAL_GPIO_Init+0x300>)
 8001f36:	69bb      	ldr	r3, [r7, #24]
 8001f38:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f3a:	4b22      	ldr	r3, [pc, #136]	; (8001fc4 <HAL_GPIO_Init+0x300>)
 8001f3c:	689b      	ldr	r3, [r3, #8]
 8001f3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f40:	693b      	ldr	r3, [r7, #16]
 8001f42:	43db      	mvns	r3, r3
 8001f44:	69ba      	ldr	r2, [r7, #24]
 8001f46:	4013      	ands	r3, r2
 8001f48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d003      	beq.n	8001f5e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001f56:	69ba      	ldr	r2, [r7, #24]
 8001f58:	693b      	ldr	r3, [r7, #16]
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f5e:	4a19      	ldr	r2, [pc, #100]	; (8001fc4 <HAL_GPIO_Init+0x300>)
 8001f60:	69bb      	ldr	r3, [r7, #24]
 8001f62:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f64:	4b17      	ldr	r3, [pc, #92]	; (8001fc4 <HAL_GPIO_Init+0x300>)
 8001f66:	68db      	ldr	r3, [r3, #12]
 8001f68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f6a:	693b      	ldr	r3, [r7, #16]
 8001f6c:	43db      	mvns	r3, r3
 8001f6e:	69ba      	ldr	r2, [r7, #24]
 8001f70:	4013      	ands	r3, r2
 8001f72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d003      	beq.n	8001f88 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001f80:	69ba      	ldr	r2, [r7, #24]
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	4313      	orrs	r3, r2
 8001f86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f88:	4a0e      	ldr	r2, [pc, #56]	; (8001fc4 <HAL_GPIO_Init+0x300>)
 8001f8a:	69bb      	ldr	r3, [r7, #24]
 8001f8c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f8e:	69fb      	ldr	r3, [r7, #28]
 8001f90:	3301      	adds	r3, #1
 8001f92:	61fb      	str	r3, [r7, #28]
 8001f94:	69fb      	ldr	r3, [r7, #28]
 8001f96:	2b0f      	cmp	r3, #15
 8001f98:	f67f aea2 	bls.w	8001ce0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001f9c:	bf00      	nop
 8001f9e:	3724      	adds	r7, #36	; 0x24
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa6:	4770      	bx	lr
 8001fa8:	40023800 	.word	0x40023800
 8001fac:	40013800 	.word	0x40013800
 8001fb0:	40020000 	.word	0x40020000
 8001fb4:	40020400 	.word	0x40020400
 8001fb8:	40020800 	.word	0x40020800
 8001fbc:	40020c00 	.word	0x40020c00
 8001fc0:	40021000 	.word	0x40021000
 8001fc4:	40013c00 	.word	0x40013c00

08001fc8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b083      	sub	sp, #12
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
 8001fd0:	460b      	mov	r3, r1
 8001fd2:	807b      	strh	r3, [r7, #2]
 8001fd4:	4613      	mov	r3, r2
 8001fd6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001fd8:	787b      	ldrb	r3, [r7, #1]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d003      	beq.n	8001fe6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001fde:	887a      	ldrh	r2, [r7, #2]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001fe4:	e003      	b.n	8001fee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001fe6:	887b      	ldrh	r3, [r7, #2]
 8001fe8:	041a      	lsls	r2, r3, #16
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	619a      	str	r2, [r3, #24]
}
 8001fee:	bf00      	nop
 8001ff0:	370c      	adds	r7, #12
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr

08001ffa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001ffa:	b480      	push	{r7}
 8001ffc:	b083      	sub	sp, #12
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	6078      	str	r0, [r7, #4]
 8002002:	460b      	mov	r3, r1
 8002004:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	695a      	ldr	r2, [r3, #20]
 800200a:	887b      	ldrh	r3, [r7, #2]
 800200c:	401a      	ands	r2, r3
 800200e:	887b      	ldrh	r3, [r7, #2]
 8002010:	429a      	cmp	r2, r3
 8002012:	d104      	bne.n	800201e <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002014:	887b      	ldrh	r3, [r7, #2]
 8002016:	041a      	lsls	r2, r3, #16
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 800201c:	e002      	b.n	8002024 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 800201e:	887a      	ldrh	r2, [r7, #2]
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	619a      	str	r2, [r3, #24]
}
 8002024:	bf00      	nop
 8002026:	370c      	adds	r7, #12
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr

08002030 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002030:	b590      	push	{r4, r7, lr}
 8002032:	b085      	sub	sp, #20
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d101      	bne.n	8002042 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800203e:	2301      	movs	r3, #1
 8002040:	e11f      	b.n	8002282 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002048:	b2db      	uxtb	r3, r3
 800204a:	2b00      	cmp	r3, #0
 800204c:	d106      	bne.n	800205c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2200      	movs	r2, #0
 8002052:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002056:	6878      	ldr	r0, [r7, #4]
 8002058:	f7ff fb6a 	bl	8001730 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2224      	movs	r2, #36	; 0x24
 8002060:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	687a      	ldr	r2, [r7, #4]
 800206a:	6812      	ldr	r2, [r2, #0]
 800206c:	6812      	ldr	r2, [r2, #0]
 800206e:	f022 0201 	bic.w	r2, r2, #1
 8002072:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	6812      	ldr	r2, [r2, #0]
 800207c:	6812      	ldr	r2, [r2, #0]
 800207e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002082:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	687a      	ldr	r2, [r7, #4]
 800208a:	6812      	ldr	r2, [r2, #0]
 800208c:	6812      	ldr	r2, [r2, #0]
 800208e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002092:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002094:	f001 fb90 	bl	80037b8 <HAL_RCC_GetPCLK1Freq>
 8002098:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	4a7b      	ldr	r2, [pc, #492]	; (800228c <HAL_I2C_Init+0x25c>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d807      	bhi.n	80020b4 <HAL_I2C_Init+0x84>
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	4a7a      	ldr	r2, [pc, #488]	; (8002290 <HAL_I2C_Init+0x260>)
 80020a8:	4293      	cmp	r3, r2
 80020aa:	bf94      	ite	ls
 80020ac:	2301      	movls	r3, #1
 80020ae:	2300      	movhi	r3, #0
 80020b0:	b2db      	uxtb	r3, r3
 80020b2:	e006      	b.n	80020c2 <HAL_I2C_Init+0x92>
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	4a77      	ldr	r2, [pc, #476]	; (8002294 <HAL_I2C_Init+0x264>)
 80020b8:	4293      	cmp	r3, r2
 80020ba:	bf94      	ite	ls
 80020bc:	2301      	movls	r3, #1
 80020be:	2300      	movhi	r3, #0
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d001      	beq.n	80020ca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	e0db      	b.n	8002282 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	4a72      	ldr	r2, [pc, #456]	; (8002298 <HAL_I2C_Init+0x268>)
 80020ce:	fba2 2303 	umull	r2, r3, r2, r3
 80020d2:	0c9b      	lsrs	r3, r3, #18
 80020d4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	687a      	ldr	r2, [r7, #4]
 80020dc:	6812      	ldr	r2, [r2, #0]
 80020de:	6852      	ldr	r2, [r2, #4]
 80020e0:	f022 013f 	bic.w	r1, r2, #63	; 0x3f
 80020e4:	68ba      	ldr	r2, [r7, #8]
 80020e6:	430a      	orrs	r2, r1
 80020e8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681a      	ldr	r2, [r3, #0]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	6a1b      	ldr	r3, [r3, #32]
 80020f4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	4863      	ldr	r0, [pc, #396]	; (800228c <HAL_I2C_Init+0x25c>)
 80020fe:	4283      	cmp	r3, r0
 8002100:	d802      	bhi.n	8002108 <HAL_I2C_Init+0xd8>
 8002102:	68bb      	ldr	r3, [r7, #8]
 8002104:	3301      	adds	r3, #1
 8002106:	e009      	b.n	800211c <HAL_I2C_Init+0xec>
 8002108:	68bb      	ldr	r3, [r7, #8]
 800210a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800210e:	fb00 f303 	mul.w	r3, r0, r3
 8002112:	4862      	ldr	r0, [pc, #392]	; (800229c <HAL_I2C_Init+0x26c>)
 8002114:	fba0 0303 	umull	r0, r3, r0, r3
 8002118:	099b      	lsrs	r3, r3, #6
 800211a:	3301      	adds	r3, #1
 800211c:	430b      	orrs	r3, r1
 800211e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6818      	ldr	r0, [r3, #0]
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	69db      	ldr	r3, [r3, #28]
 800212a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800212e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	4955      	ldr	r1, [pc, #340]	; (800228c <HAL_I2C_Init+0x25c>)
 8002138:	428b      	cmp	r3, r1
 800213a:	d80d      	bhi.n	8002158 <HAL_I2C_Init+0x128>
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	1e59      	subs	r1, r3, #1
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	005b      	lsls	r3, r3, #1
 8002146:	fbb1 f3f3 	udiv	r3, r1, r3
 800214a:	3301      	adds	r3, #1
 800214c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002150:	2b04      	cmp	r3, #4
 8002152:	bf38      	it	cc
 8002154:	2304      	movcc	r3, #4
 8002156:	e04f      	b.n	80021f8 <HAL_I2C_Init+0x1c8>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d111      	bne.n	8002184 <HAL_I2C_Init+0x154>
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	1e5c      	subs	r4, r3, #1
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6859      	ldr	r1, [r3, #4]
 8002168:	460b      	mov	r3, r1
 800216a:	005b      	lsls	r3, r3, #1
 800216c:	440b      	add	r3, r1
 800216e:	fbb4 f3f3 	udiv	r3, r4, r3
 8002172:	3301      	adds	r3, #1
 8002174:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002178:	2b00      	cmp	r3, #0
 800217a:	bf0c      	ite	eq
 800217c:	2301      	moveq	r3, #1
 800217e:	2300      	movne	r3, #0
 8002180:	b2db      	uxtb	r3, r3
 8002182:	e012      	b.n	80021aa <HAL_I2C_Init+0x17a>
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	1e5c      	subs	r4, r3, #1
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6859      	ldr	r1, [r3, #4]
 800218c:	460b      	mov	r3, r1
 800218e:	009b      	lsls	r3, r3, #2
 8002190:	440b      	add	r3, r1
 8002192:	0099      	lsls	r1, r3, #2
 8002194:	440b      	add	r3, r1
 8002196:	fbb4 f3f3 	udiv	r3, r4, r3
 800219a:	3301      	adds	r3, #1
 800219c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	bf0c      	ite	eq
 80021a4:	2301      	moveq	r3, #1
 80021a6:	2300      	movne	r3, #0
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d001      	beq.n	80021b2 <HAL_I2C_Init+0x182>
 80021ae:	2301      	movs	r3, #1
 80021b0:	e022      	b.n	80021f8 <HAL_I2C_Init+0x1c8>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	689b      	ldr	r3, [r3, #8]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d10e      	bne.n	80021d8 <HAL_I2C_Init+0x1a8>
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	1e5c      	subs	r4, r3, #1
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6859      	ldr	r1, [r3, #4]
 80021c2:	460b      	mov	r3, r1
 80021c4:	005b      	lsls	r3, r3, #1
 80021c6:	440b      	add	r3, r1
 80021c8:	fbb4 f3f3 	udiv	r3, r4, r3
 80021cc:	3301      	adds	r3, #1
 80021ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80021d6:	e00f      	b.n	80021f8 <HAL_I2C_Init+0x1c8>
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	1e5c      	subs	r4, r3, #1
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6859      	ldr	r1, [r3, #4]
 80021e0:	460b      	mov	r3, r1
 80021e2:	009b      	lsls	r3, r3, #2
 80021e4:	440b      	add	r3, r1
 80021e6:	0099      	lsls	r1, r3, #2
 80021e8:	440b      	add	r3, r1
 80021ea:	fbb4 f3f3 	udiv	r3, r4, r3
 80021ee:	3301      	adds	r3, #1
 80021f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021f4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80021f8:	4313      	orrs	r3, r2
 80021fa:	61c3      	str	r3, [r0, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	687a      	ldr	r2, [r7, #4]
 8002202:	6812      	ldr	r2, [r2, #0]
 8002204:	6812      	ldr	r2, [r2, #0]
 8002206:	f022 01c0 	bic.w	r1, r2, #192	; 0xc0
 800220a:	687a      	ldr	r2, [r7, #4]
 800220c:	69d0      	ldr	r0, [r2, #28]
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	6a12      	ldr	r2, [r2, #32]
 8002212:	4302      	orrs	r2, r0
 8002214:	430a      	orrs	r2, r1
 8002216:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681a      	ldr	r2, [r3, #0]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	689b      	ldr	r3, [r3, #8]
 8002222:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002226:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800222a:	6879      	ldr	r1, [r7, #4]
 800222c:	6908      	ldr	r0, [r1, #16]
 800222e:	6879      	ldr	r1, [r7, #4]
 8002230:	68c9      	ldr	r1, [r1, #12]
 8002232:	4301      	orrs	r1, r0
 8002234:	430b      	orrs	r3, r1
 8002236:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	687a      	ldr	r2, [r7, #4]
 800223e:	6812      	ldr	r2, [r2, #0]
 8002240:	68d2      	ldr	r2, [r2, #12]
 8002242:	f022 01ff 	bic.w	r1, r2, #255	; 0xff
 8002246:	687a      	ldr	r2, [r7, #4]
 8002248:	6950      	ldr	r0, [r2, #20]
 800224a:	687a      	ldr	r2, [r7, #4]
 800224c:	6992      	ldr	r2, [r2, #24]
 800224e:	4302      	orrs	r2, r0
 8002250:	430a      	orrs	r2, r1
 8002252:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	687a      	ldr	r2, [r7, #4]
 800225a:	6812      	ldr	r2, [r2, #0]
 800225c:	6812      	ldr	r2, [r2, #0]
 800225e:	f042 0201 	orr.w	r2, r2, #1
 8002262:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2200      	movs	r2, #0
 8002268:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2220      	movs	r2, #32
 800226e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2200      	movs	r2, #0
 8002276:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2200      	movs	r2, #0
 800227c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002280:	2300      	movs	r3, #0
}
 8002282:	4618      	mov	r0, r3
 8002284:	3714      	adds	r7, #20
 8002286:	46bd      	mov	sp, r7
 8002288:	bd90      	pop	{r4, r7, pc}
 800228a:	bf00      	nop
 800228c:	000186a0 	.word	0x000186a0
 8002290:	001e847f 	.word	0x001e847f
 8002294:	003d08ff 	.word	0x003d08ff
 8002298:	431bde83 	.word	0x431bde83
 800229c:	10624dd3 	.word	0x10624dd3

080022a0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b088      	sub	sp, #32
 80022a4:	af02      	add	r7, sp, #8
 80022a6:	60f8      	str	r0, [r7, #12]
 80022a8:	607a      	str	r2, [r7, #4]
 80022aa:	461a      	mov	r2, r3
 80022ac:	460b      	mov	r3, r1
 80022ae:	817b      	strh	r3, [r7, #10]
 80022b0:	4613      	mov	r3, r2
 80022b2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80022b4:	f7ff fbf4 	bl	8001aa0 <HAL_GetTick>
 80022b8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022c0:	b2db      	uxtb	r3, r3
 80022c2:	2b20      	cmp	r3, #32
 80022c4:	f040 80e0 	bne.w	8002488 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	9300      	str	r3, [sp, #0]
 80022cc:	2319      	movs	r3, #25
 80022ce:	2201      	movs	r2, #1
 80022d0:	4970      	ldr	r1, [pc, #448]	; (8002494 <HAL_I2C_Master_Transmit+0x1f4>)
 80022d2:	68f8      	ldr	r0, [r7, #12]
 80022d4:	f000 fc58 	bl	8002b88 <I2C_WaitOnFlagUntilTimeout>
 80022d8:	4603      	mov	r3, r0
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d001      	beq.n	80022e2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80022de:	2302      	movs	r3, #2
 80022e0:	e0d3      	b.n	800248a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80022e8:	2b01      	cmp	r3, #1
 80022ea:	d101      	bne.n	80022f0 <HAL_I2C_Master_Transmit+0x50>
 80022ec:	2302      	movs	r3, #2
 80022ee:	e0cc      	b.n	800248a <HAL_I2C_Master_Transmit+0x1ea>
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	2201      	movs	r2, #1
 80022f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f003 0301 	and.w	r3, r3, #1
 8002302:	2b01      	cmp	r3, #1
 8002304:	d007      	beq.n	8002316 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	68fa      	ldr	r2, [r7, #12]
 800230c:	6812      	ldr	r2, [r2, #0]
 800230e:	6812      	ldr	r2, [r2, #0]
 8002310:	f042 0201 	orr.w	r2, r2, #1
 8002314:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	68fa      	ldr	r2, [r7, #12]
 800231c:	6812      	ldr	r2, [r2, #0]
 800231e:	6812      	ldr	r2, [r2, #0]
 8002320:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002324:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	2221      	movs	r2, #33	; 0x21
 800232a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	2210      	movs	r2, #16
 8002332:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	2200      	movs	r2, #0
 800233a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	687a      	ldr	r2, [r7, #4]
 8002340:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	893a      	ldrh	r2, [r7, #8]
 8002346:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800234c:	b29a      	uxth	r2, r3
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	4a50      	ldr	r2, [pc, #320]	; (8002498 <HAL_I2C_Master_Transmit+0x1f8>)
 8002356:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002358:	8979      	ldrh	r1, [r7, #10]
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	6a3a      	ldr	r2, [r7, #32]
 800235e:	68f8      	ldr	r0, [r7, #12]
 8002360:	f000 fac2 	bl	80028e8 <I2C_MasterRequestWrite>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	d001      	beq.n	800236e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	e08d      	b.n	800248a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800236e:	2300      	movs	r3, #0
 8002370:	613b      	str	r3, [r7, #16]
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	695b      	ldr	r3, [r3, #20]
 8002378:	613b      	str	r3, [r7, #16]
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	699b      	ldr	r3, [r3, #24]
 8002380:	613b      	str	r3, [r7, #16]
 8002382:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002384:	e066      	b.n	8002454 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002386:	697a      	ldr	r2, [r7, #20]
 8002388:	6a39      	ldr	r1, [r7, #32]
 800238a:	68f8      	ldr	r0, [r7, #12]
 800238c:	f000 fcd2 	bl	8002d34 <I2C_WaitOnTXEFlagUntilTimeout>
 8002390:	4603      	mov	r3, r0
 8002392:	2b00      	cmp	r3, #0
 8002394:	d00d      	beq.n	80023b2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239a:	2b04      	cmp	r3, #4
 800239c:	d107      	bne.n	80023ae <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	68fa      	ldr	r2, [r7, #12]
 80023a4:	6812      	ldr	r2, [r2, #0]
 80023a6:	6812      	ldr	r2, [r2, #0]
 80023a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80023ac:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80023ae:	2301      	movs	r3, #1
 80023b0:	e06b      	b.n	800248a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	68fa      	ldr	r2, [r7, #12]
 80023b8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80023ba:	7812      	ldrb	r2, [r2, #0]
 80023bc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023c2:	1c5a      	adds	r2, r3, #1
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023cc:	b29b      	uxth	r3, r3
 80023ce:	3b01      	subs	r3, #1
 80023d0:	b29a      	uxth	r2, r3
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023da:	3b01      	subs	r3, #1
 80023dc:	b29a      	uxth	r2, r3
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	695b      	ldr	r3, [r3, #20]
 80023e8:	f003 0304 	and.w	r3, r3, #4
 80023ec:	2b04      	cmp	r3, #4
 80023ee:	d11b      	bne.n	8002428 <HAL_I2C_Master_Transmit+0x188>
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d017      	beq.n	8002428 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	68fa      	ldr	r2, [r7, #12]
 80023fe:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002400:	7812      	ldrb	r2, [r2, #0]
 8002402:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002408:	1c5a      	adds	r2, r3, #1
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002412:	b29b      	uxth	r3, r3
 8002414:	3b01      	subs	r3, #1
 8002416:	b29a      	uxth	r2, r3
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002420:	3b01      	subs	r3, #1
 8002422:	b29a      	uxth	r2, r3
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002428:	697a      	ldr	r2, [r7, #20]
 800242a:	6a39      	ldr	r1, [r7, #32]
 800242c:	68f8      	ldr	r0, [r7, #12]
 800242e:	f000 fcc2 	bl	8002db6 <I2C_WaitOnBTFFlagUntilTimeout>
 8002432:	4603      	mov	r3, r0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d00d      	beq.n	8002454 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800243c:	2b04      	cmp	r3, #4
 800243e:	d107      	bne.n	8002450 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	68fa      	ldr	r2, [r7, #12]
 8002446:	6812      	ldr	r2, [r2, #0]
 8002448:	6812      	ldr	r2, [r2, #0]
 800244a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800244e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002450:	2301      	movs	r3, #1
 8002452:	e01a      	b.n	800248a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002458:	2b00      	cmp	r3, #0
 800245a:	d194      	bne.n	8002386 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	68fa      	ldr	r2, [r7, #12]
 8002462:	6812      	ldr	r2, [r2, #0]
 8002464:	6812      	ldr	r2, [r2, #0]
 8002466:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800246a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	2220      	movs	r2, #32
 8002470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	2200      	movs	r2, #0
 8002478:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	2200      	movs	r2, #0
 8002480:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002484:	2300      	movs	r3, #0
 8002486:	e000      	b.n	800248a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002488:	2302      	movs	r3, #2
  }
}
 800248a:	4618      	mov	r0, r3
 800248c:	3718      	adds	r7, #24
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	00100002 	.word	0x00100002
 8002498:	ffff0000 	.word	0xffff0000

0800249c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b08c      	sub	sp, #48	; 0x30
 80024a0:	af02      	add	r7, sp, #8
 80024a2:	60f8      	str	r0, [r7, #12]
 80024a4:	607a      	str	r2, [r7, #4]
 80024a6:	461a      	mov	r2, r3
 80024a8:	460b      	mov	r3, r1
 80024aa:	817b      	strh	r3, [r7, #10]
 80024ac:	4613      	mov	r3, r2
 80024ae:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80024b0:	f7ff faf6 	bl	8001aa0 <HAL_GetTick>
 80024b4:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024bc:	b2db      	uxtb	r3, r3
 80024be:	2b20      	cmp	r3, #32
 80024c0:	f040 820b 	bne.w	80028da <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80024c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024c6:	9300      	str	r3, [sp, #0]
 80024c8:	2319      	movs	r3, #25
 80024ca:	2201      	movs	r2, #1
 80024cc:	497c      	ldr	r1, [pc, #496]	; (80026c0 <HAL_I2C_Master_Receive+0x224>)
 80024ce:	68f8      	ldr	r0, [r7, #12]
 80024d0:	f000 fb5a 	bl	8002b88 <I2C_WaitOnFlagUntilTimeout>
 80024d4:	4603      	mov	r3, r0
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d001      	beq.n	80024de <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80024da:	2302      	movs	r3, #2
 80024dc:	e1fe      	b.n	80028dc <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024e4:	2b01      	cmp	r3, #1
 80024e6:	d101      	bne.n	80024ec <HAL_I2C_Master_Receive+0x50>
 80024e8:	2302      	movs	r3, #2
 80024ea:	e1f7      	b.n	80028dc <HAL_I2C_Master_Receive+0x440>
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	2201      	movs	r2, #1
 80024f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f003 0301 	and.w	r3, r3, #1
 80024fe:	2b01      	cmp	r3, #1
 8002500:	d007      	beq.n	8002512 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	68fa      	ldr	r2, [r7, #12]
 8002508:	6812      	ldr	r2, [r2, #0]
 800250a:	6812      	ldr	r2, [r2, #0]
 800250c:	f042 0201 	orr.w	r2, r2, #1
 8002510:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	68fa      	ldr	r2, [r7, #12]
 8002518:	6812      	ldr	r2, [r2, #0]
 800251a:	6812      	ldr	r2, [r2, #0]
 800251c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002520:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	2222      	movs	r2, #34	; 0x22
 8002526:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	2210      	movs	r2, #16
 800252e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	2200      	movs	r2, #0
 8002536:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	687a      	ldr	r2, [r7, #4]
 800253c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	893a      	ldrh	r2, [r7, #8]
 8002542:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002548:	b29a      	uxth	r2, r3
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	4a5c      	ldr	r2, [pc, #368]	; (80026c4 <HAL_I2C_Master_Receive+0x228>)
 8002552:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002554:	8979      	ldrh	r1, [r7, #10]
 8002556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002558:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800255a:	68f8      	ldr	r0, [r7, #12]
 800255c:	f000 fa46 	bl	80029ec <I2C_MasterRequestRead>
 8002560:	4603      	mov	r3, r0
 8002562:	2b00      	cmp	r3, #0
 8002564:	d001      	beq.n	800256a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002566:	2301      	movs	r3, #1
 8002568:	e1b8      	b.n	80028dc <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800256e:	2b00      	cmp	r3, #0
 8002570:	d113      	bne.n	800259a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002572:	2300      	movs	r3, #0
 8002574:	623b      	str	r3, [r7, #32]
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	695b      	ldr	r3, [r3, #20]
 800257c:	623b      	str	r3, [r7, #32]
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	699b      	ldr	r3, [r3, #24]
 8002584:	623b      	str	r3, [r7, #32]
 8002586:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	68fa      	ldr	r2, [r7, #12]
 800258e:	6812      	ldr	r2, [r2, #0]
 8002590:	6812      	ldr	r2, [r2, #0]
 8002592:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002596:	601a      	str	r2, [r3, #0]
 8002598:	e18c      	b.n	80028b4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800259e:	2b01      	cmp	r3, #1
 80025a0:	d11b      	bne.n	80025da <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	68fa      	ldr	r2, [r7, #12]
 80025a8:	6812      	ldr	r2, [r2, #0]
 80025aa:	6812      	ldr	r2, [r2, #0]
 80025ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80025b0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025b2:	2300      	movs	r3, #0
 80025b4:	61fb      	str	r3, [r7, #28]
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	695b      	ldr	r3, [r3, #20]
 80025bc:	61fb      	str	r3, [r7, #28]
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	699b      	ldr	r3, [r3, #24]
 80025c4:	61fb      	str	r3, [r7, #28]
 80025c6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	68fa      	ldr	r2, [r7, #12]
 80025ce:	6812      	ldr	r2, [r2, #0]
 80025d0:	6812      	ldr	r2, [r2, #0]
 80025d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80025d6:	601a      	str	r2, [r3, #0]
 80025d8:	e16c      	b.n	80028b4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025de:	2b02      	cmp	r3, #2
 80025e0:	d11b      	bne.n	800261a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	68fa      	ldr	r2, [r7, #12]
 80025e8:	6812      	ldr	r2, [r2, #0]
 80025ea:	6812      	ldr	r2, [r2, #0]
 80025ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80025f0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	68fa      	ldr	r2, [r7, #12]
 80025f8:	6812      	ldr	r2, [r2, #0]
 80025fa:	6812      	ldr	r2, [r2, #0]
 80025fc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002600:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002602:	2300      	movs	r3, #0
 8002604:	61bb      	str	r3, [r7, #24]
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	695b      	ldr	r3, [r3, #20]
 800260c:	61bb      	str	r3, [r7, #24]
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	699b      	ldr	r3, [r3, #24]
 8002614:	61bb      	str	r3, [r7, #24]
 8002616:	69bb      	ldr	r3, [r7, #24]
 8002618:	e14c      	b.n	80028b4 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	68fa      	ldr	r2, [r7, #12]
 8002620:	6812      	ldr	r2, [r2, #0]
 8002622:	6812      	ldr	r2, [r2, #0]
 8002624:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002628:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800262a:	2300      	movs	r3, #0
 800262c:	617b      	str	r3, [r7, #20]
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	695b      	ldr	r3, [r3, #20]
 8002634:	617b      	str	r3, [r7, #20]
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	699b      	ldr	r3, [r3, #24]
 800263c:	617b      	str	r3, [r7, #20]
 800263e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002640:	e138      	b.n	80028b4 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002646:	2b03      	cmp	r3, #3
 8002648:	f200 80f1 	bhi.w	800282e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002650:	2b01      	cmp	r3, #1
 8002652:	d123      	bne.n	800269c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002654:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002656:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002658:	68f8      	ldr	r0, [r7, #12]
 800265a:	f000 fbed 	bl	8002e38 <I2C_WaitOnRXNEFlagUntilTimeout>
 800265e:	4603      	mov	r3, r0
 8002660:	2b00      	cmp	r3, #0
 8002662:	d001      	beq.n	8002668 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	e139      	b.n	80028dc <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800266c:	68fa      	ldr	r2, [r7, #12]
 800266e:	6812      	ldr	r2, [r2, #0]
 8002670:	6912      	ldr	r2, [r2, #16]
 8002672:	b2d2      	uxtb	r2, r2
 8002674:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800267a:	1c5a      	adds	r2, r3, #1
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002684:	3b01      	subs	r3, #1
 8002686:	b29a      	uxth	r2, r3
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002690:	b29b      	uxth	r3, r3
 8002692:	3b01      	subs	r3, #1
 8002694:	b29a      	uxth	r2, r3
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	855a      	strh	r2, [r3, #42]	; 0x2a
 800269a:	e10b      	b.n	80028b4 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026a0:	2b02      	cmp	r3, #2
 80026a2:	d14e      	bne.n	8002742 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80026a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026a6:	9300      	str	r3, [sp, #0]
 80026a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026aa:	2200      	movs	r2, #0
 80026ac:	4906      	ldr	r1, [pc, #24]	; (80026c8 <HAL_I2C_Master_Receive+0x22c>)
 80026ae:	68f8      	ldr	r0, [r7, #12]
 80026b0:	f000 fa6a 	bl	8002b88 <I2C_WaitOnFlagUntilTimeout>
 80026b4:	4603      	mov	r3, r0
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d008      	beq.n	80026cc <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80026ba:	2301      	movs	r3, #1
 80026bc:	e10e      	b.n	80028dc <HAL_I2C_Master_Receive+0x440>
 80026be:	bf00      	nop
 80026c0:	00100002 	.word	0x00100002
 80026c4:	ffff0000 	.word	0xffff0000
 80026c8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	68fa      	ldr	r2, [r7, #12]
 80026d2:	6812      	ldr	r2, [r2, #0]
 80026d4:	6812      	ldr	r2, [r2, #0]
 80026d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026da:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026e0:	68fa      	ldr	r2, [r7, #12]
 80026e2:	6812      	ldr	r2, [r2, #0]
 80026e4:	6912      	ldr	r2, [r2, #16]
 80026e6:	b2d2      	uxtb	r2, r2
 80026e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ee:	1c5a      	adds	r2, r3, #1
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026f8:	3b01      	subs	r3, #1
 80026fa:	b29a      	uxth	r2, r3
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002704:	b29b      	uxth	r3, r3
 8002706:	3b01      	subs	r3, #1
 8002708:	b29a      	uxth	r2, r3
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002712:	68fa      	ldr	r2, [r7, #12]
 8002714:	6812      	ldr	r2, [r2, #0]
 8002716:	6912      	ldr	r2, [r2, #16]
 8002718:	b2d2      	uxtb	r2, r2
 800271a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002720:	1c5a      	adds	r2, r3, #1
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800272a:	3b01      	subs	r3, #1
 800272c:	b29a      	uxth	r2, r3
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002736:	b29b      	uxth	r3, r3
 8002738:	3b01      	subs	r3, #1
 800273a:	b29a      	uxth	r2, r3
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002740:	e0b8      	b.n	80028b4 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002744:	9300      	str	r3, [sp, #0]
 8002746:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002748:	2200      	movs	r2, #0
 800274a:	4966      	ldr	r1, [pc, #408]	; (80028e4 <HAL_I2C_Master_Receive+0x448>)
 800274c:	68f8      	ldr	r0, [r7, #12]
 800274e:	f000 fa1b 	bl	8002b88 <I2C_WaitOnFlagUntilTimeout>
 8002752:	4603      	mov	r3, r0
 8002754:	2b00      	cmp	r3, #0
 8002756:	d001      	beq.n	800275c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002758:	2301      	movs	r3, #1
 800275a:	e0bf      	b.n	80028dc <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	68fa      	ldr	r2, [r7, #12]
 8002762:	6812      	ldr	r2, [r2, #0]
 8002764:	6812      	ldr	r2, [r2, #0]
 8002766:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800276a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002770:	68fa      	ldr	r2, [r7, #12]
 8002772:	6812      	ldr	r2, [r2, #0]
 8002774:	6912      	ldr	r2, [r2, #16]
 8002776:	b2d2      	uxtb	r2, r2
 8002778:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800277e:	1c5a      	adds	r2, r3, #1
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002788:	3b01      	subs	r3, #1
 800278a:	b29a      	uxth	r2, r3
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002794:	b29b      	uxth	r3, r3
 8002796:	3b01      	subs	r3, #1
 8002798:	b29a      	uxth	r2, r3
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800279e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027a0:	9300      	str	r3, [sp, #0]
 80027a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027a4:	2200      	movs	r2, #0
 80027a6:	494f      	ldr	r1, [pc, #316]	; (80028e4 <HAL_I2C_Master_Receive+0x448>)
 80027a8:	68f8      	ldr	r0, [r7, #12]
 80027aa:	f000 f9ed 	bl	8002b88 <I2C_WaitOnFlagUntilTimeout>
 80027ae:	4603      	mov	r3, r0
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d001      	beq.n	80027b8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80027b4:	2301      	movs	r3, #1
 80027b6:	e091      	b.n	80028dc <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	68fa      	ldr	r2, [r7, #12]
 80027be:	6812      	ldr	r2, [r2, #0]
 80027c0:	6812      	ldr	r2, [r2, #0]
 80027c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80027c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027cc:	68fa      	ldr	r2, [r7, #12]
 80027ce:	6812      	ldr	r2, [r2, #0]
 80027d0:	6912      	ldr	r2, [r2, #16]
 80027d2:	b2d2      	uxtb	r2, r2
 80027d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027da:	1c5a      	adds	r2, r3, #1
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027e4:	3b01      	subs	r3, #1
 80027e6:	b29a      	uxth	r2, r3
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027f0:	b29b      	uxth	r3, r3
 80027f2:	3b01      	subs	r3, #1
 80027f4:	b29a      	uxth	r2, r3
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027fe:	68fa      	ldr	r2, [r7, #12]
 8002800:	6812      	ldr	r2, [r2, #0]
 8002802:	6912      	ldr	r2, [r2, #16]
 8002804:	b2d2      	uxtb	r2, r2
 8002806:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800280c:	1c5a      	adds	r2, r3, #1
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002816:	3b01      	subs	r3, #1
 8002818:	b29a      	uxth	r2, r3
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002822:	b29b      	uxth	r3, r3
 8002824:	3b01      	subs	r3, #1
 8002826:	b29a      	uxth	r2, r3
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800282c:	e042      	b.n	80028b4 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800282e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002830:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002832:	68f8      	ldr	r0, [r7, #12]
 8002834:	f000 fb00 	bl	8002e38 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002838:	4603      	mov	r3, r0
 800283a:	2b00      	cmp	r3, #0
 800283c:	d001      	beq.n	8002842 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	e04c      	b.n	80028dc <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002846:	68fa      	ldr	r2, [r7, #12]
 8002848:	6812      	ldr	r2, [r2, #0]
 800284a:	6912      	ldr	r2, [r2, #16]
 800284c:	b2d2      	uxtb	r2, r2
 800284e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002854:	1c5a      	adds	r2, r3, #1
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800285e:	3b01      	subs	r3, #1
 8002860:	b29a      	uxth	r2, r3
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800286a:	b29b      	uxth	r3, r3
 800286c:	3b01      	subs	r3, #1
 800286e:	b29a      	uxth	r2, r3
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	695b      	ldr	r3, [r3, #20]
 800287a:	f003 0304 	and.w	r3, r3, #4
 800287e:	2b04      	cmp	r3, #4
 8002880:	d118      	bne.n	80028b4 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002886:	68fa      	ldr	r2, [r7, #12]
 8002888:	6812      	ldr	r2, [r2, #0]
 800288a:	6912      	ldr	r2, [r2, #16]
 800288c:	b2d2      	uxtb	r2, r2
 800288e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002894:	1c5a      	adds	r2, r3, #1
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800289e:	3b01      	subs	r3, #1
 80028a0:	b29a      	uxth	r2, r3
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028aa:	b29b      	uxth	r3, r3
 80028ac:	3b01      	subs	r3, #1
 80028ae:	b29a      	uxth	r2, r3
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	f47f aec2 	bne.w	8002642 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	2220      	movs	r2, #32
 80028c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2200      	movs	r2, #0
 80028ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	2200      	movs	r2, #0
 80028d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80028d6:	2300      	movs	r3, #0
 80028d8:	e000      	b.n	80028dc <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80028da:	2302      	movs	r3, #2
  }
}
 80028dc:	4618      	mov	r0, r3
 80028de:	3728      	adds	r7, #40	; 0x28
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}
 80028e4:	00010004 	.word	0x00010004

080028e8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b088      	sub	sp, #32
 80028ec:	af02      	add	r7, sp, #8
 80028ee:	60f8      	str	r0, [r7, #12]
 80028f0:	607a      	str	r2, [r7, #4]
 80028f2:	603b      	str	r3, [r7, #0]
 80028f4:	460b      	mov	r3, r1
 80028f6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028fc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	2b08      	cmp	r3, #8
 8002902:	d006      	beq.n	8002912 <I2C_MasterRequestWrite+0x2a>
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	2b01      	cmp	r3, #1
 8002908:	d003      	beq.n	8002912 <I2C_MasterRequestWrite+0x2a>
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002910:	d108      	bne.n	8002924 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	68fa      	ldr	r2, [r7, #12]
 8002918:	6812      	ldr	r2, [r2, #0]
 800291a:	6812      	ldr	r2, [r2, #0]
 800291c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002920:	601a      	str	r2, [r3, #0]
 8002922:	e00b      	b.n	800293c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002928:	2b12      	cmp	r3, #18
 800292a:	d107      	bne.n	800293c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	68fa      	ldr	r2, [r7, #12]
 8002932:	6812      	ldr	r2, [r2, #0]
 8002934:	6812      	ldr	r2, [r2, #0]
 8002936:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800293a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	9300      	str	r3, [sp, #0]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2200      	movs	r2, #0
 8002944:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002948:	68f8      	ldr	r0, [r7, #12]
 800294a:	f000 f91d 	bl	8002b88 <I2C_WaitOnFlagUntilTimeout>
 800294e:	4603      	mov	r3, r0
 8002950:	2b00      	cmp	r3, #0
 8002952:	d00d      	beq.n	8002970 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800295e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002962:	d103      	bne.n	800296c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	f44f 7200 	mov.w	r2, #512	; 0x200
 800296a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800296c:	2303      	movs	r3, #3
 800296e:	e034      	b.n	80029da <I2C_MasterRequestWrite+0xf2>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	691b      	ldr	r3, [r3, #16]
 8002974:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002978:	d107      	bne.n	800298a <I2C_MasterRequestWrite+0xa2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	897a      	ldrh	r2, [r7, #10]
 8002980:	b2d2      	uxtb	r2, r2
 8002982:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002986:	611a      	str	r2, [r3, #16]
 8002988:	e01b      	b.n	80029c2 <I2C_MasterRequestWrite+0xda>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	897a      	ldrh	r2, [r7, #10]
 8002990:	11d2      	asrs	r2, r2, #7
 8002992:	b2d2      	uxtb	r2, r2
 8002994:	f002 0206 	and.w	r2, r2, #6
 8002998:	b2d2      	uxtb	r2, r2
 800299a:	f062 020f 	orn	r2, r2, #15
 800299e:	b2d2      	uxtb	r2, r2
 80029a0:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	687a      	ldr	r2, [r7, #4]
 80029a6:	490f      	ldr	r1, [pc, #60]	; (80029e4 <I2C_MasterRequestWrite+0xfc>)
 80029a8:	68f8      	ldr	r0, [r7, #12]
 80029aa:	f000 f944 	bl	8002c36 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d001      	beq.n	80029b8 <I2C_MasterRequestWrite+0xd0>
    {
      return HAL_ERROR;
 80029b4:	2301      	movs	r3, #1
 80029b6:	e010      	b.n	80029da <I2C_MasterRequestWrite+0xf2>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	897a      	ldrh	r2, [r7, #10]
 80029be:	b2d2      	uxtb	r2, r2
 80029c0:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	687a      	ldr	r2, [r7, #4]
 80029c6:	4908      	ldr	r1, [pc, #32]	; (80029e8 <I2C_MasterRequestWrite+0x100>)
 80029c8:	68f8      	ldr	r0, [r7, #12]
 80029ca:	f000 f934 	bl	8002c36 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80029ce:	4603      	mov	r3, r0
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d001      	beq.n	80029d8 <I2C_MasterRequestWrite+0xf0>
  {
    return HAL_ERROR;
 80029d4:	2301      	movs	r3, #1
 80029d6:	e000      	b.n	80029da <I2C_MasterRequestWrite+0xf2>
  }

  return HAL_OK;
 80029d8:	2300      	movs	r3, #0
}
 80029da:	4618      	mov	r0, r3
 80029dc:	3718      	adds	r7, #24
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}
 80029e2:	bf00      	nop
 80029e4:	00010008 	.word	0x00010008
 80029e8:	00010002 	.word	0x00010002

080029ec <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b088      	sub	sp, #32
 80029f0:	af02      	add	r7, sp, #8
 80029f2:	60f8      	str	r0, [r7, #12]
 80029f4:	607a      	str	r2, [r7, #4]
 80029f6:	603b      	str	r3, [r7, #0]
 80029f8:	460b      	mov	r3, r1
 80029fa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a00:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	68fa      	ldr	r2, [r7, #12]
 8002a08:	6812      	ldr	r2, [r2, #0]
 8002a0a:	6812      	ldr	r2, [r2, #0]
 8002a0c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002a10:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002a12:	697b      	ldr	r3, [r7, #20]
 8002a14:	2b08      	cmp	r3, #8
 8002a16:	d006      	beq.n	8002a26 <I2C_MasterRequestRead+0x3a>
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	2b01      	cmp	r3, #1
 8002a1c:	d003      	beq.n	8002a26 <I2C_MasterRequestRead+0x3a>
 8002a1e:	697b      	ldr	r3, [r7, #20]
 8002a20:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002a24:	d108      	bne.n	8002a38 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	68fa      	ldr	r2, [r7, #12]
 8002a2c:	6812      	ldr	r2, [r2, #0]
 8002a2e:	6812      	ldr	r2, [r2, #0]
 8002a30:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a34:	601a      	str	r2, [r3, #0]
 8002a36:	e00b      	b.n	8002a50 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a3c:	2b11      	cmp	r3, #17
 8002a3e:	d107      	bne.n	8002a50 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	68fa      	ldr	r2, [r7, #12]
 8002a46:	6812      	ldr	r2, [r2, #0]
 8002a48:	6812      	ldr	r2, [r2, #0]
 8002a4a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a4e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	9300      	str	r3, [sp, #0]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2200      	movs	r2, #0
 8002a58:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002a5c:	68f8      	ldr	r0, [r7, #12]
 8002a5e:	f000 f893 	bl	8002b88 <I2C_WaitOnFlagUntilTimeout>
 8002a62:	4603      	mov	r3, r0
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d00d      	beq.n	8002a84 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a76:	d103      	bne.n	8002a80 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a7e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002a80:	2303      	movs	r3, #3
 8002a82:	e079      	b.n	8002b78 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	691b      	ldr	r3, [r3, #16]
 8002a88:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002a8c:	d108      	bne.n	8002aa0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	897a      	ldrh	r2, [r7, #10]
 8002a94:	b2d2      	uxtb	r2, r2
 8002a96:	f042 0201 	orr.w	r2, r2, #1
 8002a9a:	b2d2      	uxtb	r2, r2
 8002a9c:	611a      	str	r2, [r3, #16]
 8002a9e:	e05f      	b.n	8002b60 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	897a      	ldrh	r2, [r7, #10]
 8002aa6:	11d2      	asrs	r2, r2, #7
 8002aa8:	b2d2      	uxtb	r2, r2
 8002aaa:	f002 0206 	and.w	r2, r2, #6
 8002aae:	b2d2      	uxtb	r2, r2
 8002ab0:	f062 020f 	orn	r2, r2, #15
 8002ab4:	b2d2      	uxtb	r2, r2
 8002ab6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	687a      	ldr	r2, [r7, #4]
 8002abc:	4930      	ldr	r1, [pc, #192]	; (8002b80 <I2C_MasterRequestRead+0x194>)
 8002abe:	68f8      	ldr	r0, [r7, #12]
 8002ac0:	f000 f8b9 	bl	8002c36 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d001      	beq.n	8002ace <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e054      	b.n	8002b78 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	897a      	ldrh	r2, [r7, #10]
 8002ad4:	b2d2      	uxtb	r2, r2
 8002ad6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	687a      	ldr	r2, [r7, #4]
 8002adc:	4929      	ldr	r1, [pc, #164]	; (8002b84 <I2C_MasterRequestRead+0x198>)
 8002ade:	68f8      	ldr	r0, [r7, #12]
 8002ae0:	f000 f8a9 	bl	8002c36 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d001      	beq.n	8002aee <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	e044      	b.n	8002b78 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002aee:	2300      	movs	r3, #0
 8002af0:	613b      	str	r3, [r7, #16]
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	695b      	ldr	r3, [r3, #20]
 8002af8:	613b      	str	r3, [r7, #16]
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	699b      	ldr	r3, [r3, #24]
 8002b00:	613b      	str	r3, [r7, #16]
 8002b02:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	68fa      	ldr	r2, [r7, #12]
 8002b0a:	6812      	ldr	r2, [r2, #0]
 8002b0c:	6812      	ldr	r2, [r2, #0]
 8002b0e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002b12:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	9300      	str	r3, [sp, #0]
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002b20:	68f8      	ldr	r0, [r7, #12]
 8002b22:	f000 f831 	bl	8002b88 <I2C_WaitOnFlagUntilTimeout>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d00d      	beq.n	8002b48 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b36:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b3a:	d103      	bne.n	8002b44 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b42:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8002b44:	2303      	movs	r3, #3
 8002b46:	e017      	b.n	8002b78 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	897a      	ldrh	r2, [r7, #10]
 8002b4e:	11d2      	asrs	r2, r2, #7
 8002b50:	b2d2      	uxtb	r2, r2
 8002b52:	f002 0206 	and.w	r2, r2, #6
 8002b56:	b2d2      	uxtb	r2, r2
 8002b58:	f062 020e 	orn	r2, r2, #14
 8002b5c:	b2d2      	uxtb	r2, r2
 8002b5e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	687a      	ldr	r2, [r7, #4]
 8002b64:	4907      	ldr	r1, [pc, #28]	; (8002b84 <I2C_MasterRequestRead+0x198>)
 8002b66:	68f8      	ldr	r0, [r7, #12]
 8002b68:	f000 f865 	bl	8002c36 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d001      	beq.n	8002b76 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	e000      	b.n	8002b78 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8002b76:	2300      	movs	r3, #0
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	3718      	adds	r7, #24
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}
 8002b80:	00010008 	.word	0x00010008
 8002b84:	00010002 	.word	0x00010002

08002b88 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b084      	sub	sp, #16
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	60f8      	str	r0, [r7, #12]
 8002b90:	60b9      	str	r1, [r7, #8]
 8002b92:	603b      	str	r3, [r7, #0]
 8002b94:	4613      	mov	r3, r2
 8002b96:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b98:	e025      	b.n	8002be6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ba0:	d021      	beq.n	8002be6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ba2:	f7fe ff7d 	bl	8001aa0 <HAL_GetTick>
 8002ba6:	4602      	mov	r2, r0
 8002ba8:	69bb      	ldr	r3, [r7, #24]
 8002baa:	1ad2      	subs	r2, r2, r3
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	429a      	cmp	r2, r3
 8002bb0:	d802      	bhi.n	8002bb8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d116      	bne.n	8002be6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	2200      	movs	r2, #0
 8002bbc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	2220      	movs	r2, #32
 8002bc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd2:	f043 0220 	orr.w	r2, r3, #32
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
 8002be4:	e023      	b.n	8002c2e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002be6:	68bb      	ldr	r3, [r7, #8]
 8002be8:	0c1b      	lsrs	r3, r3, #16
 8002bea:	b2db      	uxtb	r3, r3
 8002bec:	2b01      	cmp	r3, #1
 8002bee:	d10d      	bne.n	8002c0c <I2C_WaitOnFlagUntilTimeout+0x84>
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	695b      	ldr	r3, [r3, #20]
 8002bf6:	43da      	mvns	r2, r3
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	4013      	ands	r3, r2
 8002bfc:	b29b      	uxth	r3, r3
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	bf0c      	ite	eq
 8002c02:	2301      	moveq	r3, #1
 8002c04:	2300      	movne	r3, #0
 8002c06:	b2db      	uxtb	r3, r3
 8002c08:	461a      	mov	r2, r3
 8002c0a:	e00c      	b.n	8002c26 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	699b      	ldr	r3, [r3, #24]
 8002c12:	43da      	mvns	r2, r3
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	4013      	ands	r3, r2
 8002c18:	b29b      	uxth	r3, r3
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	bf0c      	ite	eq
 8002c1e:	2301      	moveq	r3, #1
 8002c20:	2300      	movne	r3, #0
 8002c22:	b2db      	uxtb	r3, r3
 8002c24:	461a      	mov	r2, r3
 8002c26:	79fb      	ldrb	r3, [r7, #7]
 8002c28:	429a      	cmp	r2, r3
 8002c2a:	d0b6      	beq.n	8002b9a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002c2c:	2300      	movs	r3, #0
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	3710      	adds	r7, #16
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}

08002c36 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002c36:	b580      	push	{r7, lr}
 8002c38:	b084      	sub	sp, #16
 8002c3a:	af00      	add	r7, sp, #0
 8002c3c:	60f8      	str	r0, [r7, #12]
 8002c3e:	60b9      	str	r1, [r7, #8]
 8002c40:	607a      	str	r2, [r7, #4]
 8002c42:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002c44:	e051      	b.n	8002cea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	695b      	ldr	r3, [r3, #20]
 8002c4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c54:	d123      	bne.n	8002c9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	68fa      	ldr	r2, [r7, #12]
 8002c5c:	6812      	ldr	r2, [r2, #0]
 8002c5e:	6812      	ldr	r2, [r2, #0]
 8002c60:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c64:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002c6e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	2200      	movs	r2, #0
 8002c74:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2220      	movs	r2, #32
 8002c7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	2200      	movs	r2, #0
 8002c82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c8a:	f043 0204 	orr.w	r2, r3, #4
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	2200      	movs	r2, #0
 8002c96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e046      	b.n	8002d2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ca4:	d021      	beq.n	8002cea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ca6:	f7fe fefb 	bl	8001aa0 <HAL_GetTick>
 8002caa:	4602      	mov	r2, r0
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	1ad2      	subs	r2, r2, r3
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	429a      	cmp	r2, r3
 8002cb4:	d802      	bhi.n	8002cbc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d116      	bne.n	8002cea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	2220      	movs	r2, #32
 8002cc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd6:	f043 0220 	orr.w	r2, r3, #32
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e020      	b.n	8002d2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	0c1b      	lsrs	r3, r3, #16
 8002cee:	b2db      	uxtb	r3, r3
 8002cf0:	2b01      	cmp	r3, #1
 8002cf2:	d10c      	bne.n	8002d0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	695b      	ldr	r3, [r3, #20]
 8002cfa:	43da      	mvns	r2, r3
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	4013      	ands	r3, r2
 8002d00:	b29b      	uxth	r3, r3
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	bf14      	ite	ne
 8002d06:	2301      	movne	r3, #1
 8002d08:	2300      	moveq	r3, #0
 8002d0a:	b2db      	uxtb	r3, r3
 8002d0c:	e00b      	b.n	8002d26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	699b      	ldr	r3, [r3, #24]
 8002d14:	43da      	mvns	r2, r3
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	4013      	ands	r3, r2
 8002d1a:	b29b      	uxth	r3, r3
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	bf14      	ite	ne
 8002d20:	2301      	movne	r3, #1
 8002d22:	2300      	moveq	r3, #0
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d18d      	bne.n	8002c46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002d2a:	2300      	movs	r3, #0
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	3710      	adds	r7, #16
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}

08002d34 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b084      	sub	sp, #16
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	60f8      	str	r0, [r7, #12]
 8002d3c:	60b9      	str	r1, [r7, #8]
 8002d3e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d40:	e02d      	b.n	8002d9e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002d42:	68f8      	ldr	r0, [r7, #12]
 8002d44:	f000 f8ce 	bl	8002ee4 <I2C_IsAcknowledgeFailed>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d001      	beq.n	8002d52 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e02d      	b.n	8002dae <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d58:	d021      	beq.n	8002d9e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d5a:	f7fe fea1 	bl	8001aa0 <HAL_GetTick>
 8002d5e:	4602      	mov	r2, r0
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	1ad2      	subs	r2, r2, r3
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	429a      	cmp	r2, r3
 8002d68:	d802      	bhi.n	8002d70 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d116      	bne.n	8002d9e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	2200      	movs	r2, #0
 8002d74:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	2220      	movs	r2, #32
 8002d7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	2200      	movs	r2, #0
 8002d82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d8a:	f043 0220 	orr.w	r2, r3, #32
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	2200      	movs	r2, #0
 8002d96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	e007      	b.n	8002dae <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	695b      	ldr	r3, [r3, #20]
 8002da4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002da8:	2b80      	cmp	r3, #128	; 0x80
 8002daa:	d1ca      	bne.n	8002d42 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002dac:	2300      	movs	r3, #0
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	3710      	adds	r7, #16
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}

08002db6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002db6:	b580      	push	{r7, lr}
 8002db8:	b084      	sub	sp, #16
 8002dba:	af00      	add	r7, sp, #0
 8002dbc:	60f8      	str	r0, [r7, #12]
 8002dbe:	60b9      	str	r1, [r7, #8]
 8002dc0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002dc2:	e02d      	b.n	8002e20 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002dc4:	68f8      	ldr	r0, [r7, #12]
 8002dc6:	f000 f88d 	bl	8002ee4 <I2C_IsAcknowledgeFailed>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d001      	beq.n	8002dd4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	e02d      	b.n	8002e30 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dda:	d021      	beq.n	8002e20 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ddc:	f7fe fe60 	bl	8001aa0 <HAL_GetTick>
 8002de0:	4602      	mov	r2, r0
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	1ad2      	subs	r2, r2, r3
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	429a      	cmp	r2, r3
 8002dea:	d802      	bhi.n	8002df2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d116      	bne.n	8002e20 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	2200      	movs	r2, #0
 8002df6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	2220      	movs	r2, #32
 8002dfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	2200      	movs	r2, #0
 8002e04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e0c:	f043 0220 	orr.w	r2, r3, #32
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	2200      	movs	r2, #0
 8002e18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	e007      	b.n	8002e30 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	695b      	ldr	r3, [r3, #20]
 8002e26:	f003 0304 	and.w	r3, r3, #4
 8002e2a:	2b04      	cmp	r3, #4
 8002e2c:	d1ca      	bne.n	8002dc4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002e2e:	2300      	movs	r3, #0
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	3710      	adds	r7, #16
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}

08002e38 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b084      	sub	sp, #16
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	60f8      	str	r0, [r7, #12]
 8002e40:	60b9      	str	r1, [r7, #8]
 8002e42:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002e44:	e042      	b.n	8002ecc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	695b      	ldr	r3, [r3, #20]
 8002e4c:	f003 0310 	and.w	r3, r3, #16
 8002e50:	2b10      	cmp	r3, #16
 8002e52:	d119      	bne.n	8002e88 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f06f 0210 	mvn.w	r2, #16
 8002e5c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	2200      	movs	r2, #0
 8002e62:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	2220      	movs	r2, #32
 8002e68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	2200      	movs	r2, #0
 8002e70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	e029      	b.n	8002edc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e88:	f7fe fe0a 	bl	8001aa0 <HAL_GetTick>
 8002e8c:	4602      	mov	r2, r0
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	1ad2      	subs	r2, r2, r3
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	429a      	cmp	r2, r3
 8002e96:	d802      	bhi.n	8002e9e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d116      	bne.n	8002ecc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	2220      	movs	r2, #32
 8002ea8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb8:	f043 0220 	orr.w	r2, r3, #32
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	e007      	b.n	8002edc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	695b      	ldr	r3, [r3, #20]
 8002ed2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ed6:	2b40      	cmp	r3, #64	; 0x40
 8002ed8:	d1b5      	bne.n	8002e46 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002eda:	2300      	movs	r3, #0
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	3710      	adds	r7, #16
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}

08002ee4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b083      	sub	sp, #12
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	695b      	ldr	r3, [r3, #20]
 8002ef2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ef6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002efa:	d11b      	bne.n	8002f34 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002f04:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2220      	movs	r2, #32
 8002f10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2200      	movs	r2, #0
 8002f18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f20:	f043 0204 	orr.w	r2, r3, #4
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002f30:	2301      	movs	r3, #1
 8002f32:	e000      	b.n	8002f36 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002f34:	2300      	movs	r3, #0
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	370c      	adds	r7, #12
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f40:	4770      	bx	lr
	...

08002f44 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b086      	sub	sp, #24
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d101      	bne.n	8002f56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	e25b      	b.n	800340e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f003 0301 	and.w	r3, r3, #1
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d075      	beq.n	800304e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002f62:	4ba3      	ldr	r3, [pc, #652]	; (80031f0 <HAL_RCC_OscConfig+0x2ac>)
 8002f64:	689b      	ldr	r3, [r3, #8]
 8002f66:	f003 030c 	and.w	r3, r3, #12
 8002f6a:	2b04      	cmp	r3, #4
 8002f6c:	d00c      	beq.n	8002f88 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f6e:	4ba0      	ldr	r3, [pc, #640]	; (80031f0 <HAL_RCC_OscConfig+0x2ac>)
 8002f70:	689b      	ldr	r3, [r3, #8]
 8002f72:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002f76:	2b08      	cmp	r3, #8
 8002f78:	d112      	bne.n	8002fa0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f7a:	4b9d      	ldr	r3, [pc, #628]	; (80031f0 <HAL_RCC_OscConfig+0x2ac>)
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f82:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002f86:	d10b      	bne.n	8002fa0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f88:	4b99      	ldr	r3, [pc, #612]	; (80031f0 <HAL_RCC_OscConfig+0x2ac>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d05b      	beq.n	800304c <HAL_RCC_OscConfig+0x108>
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d157      	bne.n	800304c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	e236      	b.n	800340e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fa8:	d106      	bne.n	8002fb8 <HAL_RCC_OscConfig+0x74>
 8002faa:	4a91      	ldr	r2, [pc, #580]	; (80031f0 <HAL_RCC_OscConfig+0x2ac>)
 8002fac:	4b90      	ldr	r3, [pc, #576]	; (80031f0 <HAL_RCC_OscConfig+0x2ac>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fb4:	6013      	str	r3, [r2, #0]
 8002fb6:	e01d      	b.n	8002ff4 <HAL_RCC_OscConfig+0xb0>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002fc0:	d10c      	bne.n	8002fdc <HAL_RCC_OscConfig+0x98>
 8002fc2:	4a8b      	ldr	r2, [pc, #556]	; (80031f0 <HAL_RCC_OscConfig+0x2ac>)
 8002fc4:	4b8a      	ldr	r3, [pc, #552]	; (80031f0 <HAL_RCC_OscConfig+0x2ac>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002fcc:	6013      	str	r3, [r2, #0]
 8002fce:	4a88      	ldr	r2, [pc, #544]	; (80031f0 <HAL_RCC_OscConfig+0x2ac>)
 8002fd0:	4b87      	ldr	r3, [pc, #540]	; (80031f0 <HAL_RCC_OscConfig+0x2ac>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fd8:	6013      	str	r3, [r2, #0]
 8002fda:	e00b      	b.n	8002ff4 <HAL_RCC_OscConfig+0xb0>
 8002fdc:	4a84      	ldr	r2, [pc, #528]	; (80031f0 <HAL_RCC_OscConfig+0x2ac>)
 8002fde:	4b84      	ldr	r3, [pc, #528]	; (80031f0 <HAL_RCC_OscConfig+0x2ac>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002fe6:	6013      	str	r3, [r2, #0]
 8002fe8:	4a81      	ldr	r2, [pc, #516]	; (80031f0 <HAL_RCC_OscConfig+0x2ac>)
 8002fea:	4b81      	ldr	r3, [pc, #516]	; (80031f0 <HAL_RCC_OscConfig+0x2ac>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ff2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d013      	beq.n	8003024 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ffc:	f7fe fd50 	bl	8001aa0 <HAL_GetTick>
 8003000:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003002:	e008      	b.n	8003016 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003004:	f7fe fd4c 	bl	8001aa0 <HAL_GetTick>
 8003008:	4602      	mov	r2, r0
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	1ad3      	subs	r3, r2, r3
 800300e:	2b64      	cmp	r3, #100	; 0x64
 8003010:	d901      	bls.n	8003016 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003012:	2303      	movs	r3, #3
 8003014:	e1fb      	b.n	800340e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003016:	4b76      	ldr	r3, [pc, #472]	; (80031f0 <HAL_RCC_OscConfig+0x2ac>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800301e:	2b00      	cmp	r3, #0
 8003020:	d0f0      	beq.n	8003004 <HAL_RCC_OscConfig+0xc0>
 8003022:	e014      	b.n	800304e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003024:	f7fe fd3c 	bl	8001aa0 <HAL_GetTick>
 8003028:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800302a:	e008      	b.n	800303e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800302c:	f7fe fd38 	bl	8001aa0 <HAL_GetTick>
 8003030:	4602      	mov	r2, r0
 8003032:	693b      	ldr	r3, [r7, #16]
 8003034:	1ad3      	subs	r3, r2, r3
 8003036:	2b64      	cmp	r3, #100	; 0x64
 8003038:	d901      	bls.n	800303e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800303a:	2303      	movs	r3, #3
 800303c:	e1e7      	b.n	800340e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800303e:	4b6c      	ldr	r3, [pc, #432]	; (80031f0 <HAL_RCC_OscConfig+0x2ac>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003046:	2b00      	cmp	r3, #0
 8003048:	d1f0      	bne.n	800302c <HAL_RCC_OscConfig+0xe8>
 800304a:	e000      	b.n	800304e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800304c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f003 0302 	and.w	r3, r3, #2
 8003056:	2b00      	cmp	r3, #0
 8003058:	d063      	beq.n	8003122 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800305a:	4b65      	ldr	r3, [pc, #404]	; (80031f0 <HAL_RCC_OscConfig+0x2ac>)
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	f003 030c 	and.w	r3, r3, #12
 8003062:	2b00      	cmp	r3, #0
 8003064:	d00b      	beq.n	800307e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003066:	4b62      	ldr	r3, [pc, #392]	; (80031f0 <HAL_RCC_OscConfig+0x2ac>)
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800306e:	2b08      	cmp	r3, #8
 8003070:	d11c      	bne.n	80030ac <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003072:	4b5f      	ldr	r3, [pc, #380]	; (80031f0 <HAL_RCC_OscConfig+0x2ac>)
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800307a:	2b00      	cmp	r3, #0
 800307c:	d116      	bne.n	80030ac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800307e:	4b5c      	ldr	r3, [pc, #368]	; (80031f0 <HAL_RCC_OscConfig+0x2ac>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f003 0302 	and.w	r3, r3, #2
 8003086:	2b00      	cmp	r3, #0
 8003088:	d005      	beq.n	8003096 <HAL_RCC_OscConfig+0x152>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	68db      	ldr	r3, [r3, #12]
 800308e:	2b01      	cmp	r3, #1
 8003090:	d001      	beq.n	8003096 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e1bb      	b.n	800340e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003096:	4956      	ldr	r1, [pc, #344]	; (80031f0 <HAL_RCC_OscConfig+0x2ac>)
 8003098:	4b55      	ldr	r3, [pc, #340]	; (80031f0 <HAL_RCC_OscConfig+0x2ac>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	691b      	ldr	r3, [r3, #16]
 80030a4:	00db      	lsls	r3, r3, #3
 80030a6:	4313      	orrs	r3, r2
 80030a8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030aa:	e03a      	b.n	8003122 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	68db      	ldr	r3, [r3, #12]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d020      	beq.n	80030f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80030b4:	4b4f      	ldr	r3, [pc, #316]	; (80031f4 <HAL_RCC_OscConfig+0x2b0>)
 80030b6:	2201      	movs	r2, #1
 80030b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030ba:	f7fe fcf1 	bl	8001aa0 <HAL_GetTick>
 80030be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030c0:	e008      	b.n	80030d4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80030c2:	f7fe fced 	bl	8001aa0 <HAL_GetTick>
 80030c6:	4602      	mov	r2, r0
 80030c8:	693b      	ldr	r3, [r7, #16]
 80030ca:	1ad3      	subs	r3, r2, r3
 80030cc:	2b02      	cmp	r3, #2
 80030ce:	d901      	bls.n	80030d4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80030d0:	2303      	movs	r3, #3
 80030d2:	e19c      	b.n	800340e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030d4:	4b46      	ldr	r3, [pc, #280]	; (80031f0 <HAL_RCC_OscConfig+0x2ac>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f003 0302 	and.w	r3, r3, #2
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d0f0      	beq.n	80030c2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030e0:	4943      	ldr	r1, [pc, #268]	; (80031f0 <HAL_RCC_OscConfig+0x2ac>)
 80030e2:	4b43      	ldr	r3, [pc, #268]	; (80031f0 <HAL_RCC_OscConfig+0x2ac>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	691b      	ldr	r3, [r3, #16]
 80030ee:	00db      	lsls	r3, r3, #3
 80030f0:	4313      	orrs	r3, r2
 80030f2:	600b      	str	r3, [r1, #0]
 80030f4:	e015      	b.n	8003122 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030f6:	4b3f      	ldr	r3, [pc, #252]	; (80031f4 <HAL_RCC_OscConfig+0x2b0>)
 80030f8:	2200      	movs	r2, #0
 80030fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030fc:	f7fe fcd0 	bl	8001aa0 <HAL_GetTick>
 8003100:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003102:	e008      	b.n	8003116 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003104:	f7fe fccc 	bl	8001aa0 <HAL_GetTick>
 8003108:	4602      	mov	r2, r0
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	1ad3      	subs	r3, r2, r3
 800310e:	2b02      	cmp	r3, #2
 8003110:	d901      	bls.n	8003116 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003112:	2303      	movs	r3, #3
 8003114:	e17b      	b.n	800340e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003116:	4b36      	ldr	r3, [pc, #216]	; (80031f0 <HAL_RCC_OscConfig+0x2ac>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 0302 	and.w	r3, r3, #2
 800311e:	2b00      	cmp	r3, #0
 8003120:	d1f0      	bne.n	8003104 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f003 0308 	and.w	r3, r3, #8
 800312a:	2b00      	cmp	r3, #0
 800312c:	d030      	beq.n	8003190 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	695b      	ldr	r3, [r3, #20]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d016      	beq.n	8003164 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003136:	4b30      	ldr	r3, [pc, #192]	; (80031f8 <HAL_RCC_OscConfig+0x2b4>)
 8003138:	2201      	movs	r2, #1
 800313a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800313c:	f7fe fcb0 	bl	8001aa0 <HAL_GetTick>
 8003140:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003142:	e008      	b.n	8003156 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003144:	f7fe fcac 	bl	8001aa0 <HAL_GetTick>
 8003148:	4602      	mov	r2, r0
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	1ad3      	subs	r3, r2, r3
 800314e:	2b02      	cmp	r3, #2
 8003150:	d901      	bls.n	8003156 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003152:	2303      	movs	r3, #3
 8003154:	e15b      	b.n	800340e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003156:	4b26      	ldr	r3, [pc, #152]	; (80031f0 <HAL_RCC_OscConfig+0x2ac>)
 8003158:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800315a:	f003 0302 	and.w	r3, r3, #2
 800315e:	2b00      	cmp	r3, #0
 8003160:	d0f0      	beq.n	8003144 <HAL_RCC_OscConfig+0x200>
 8003162:	e015      	b.n	8003190 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003164:	4b24      	ldr	r3, [pc, #144]	; (80031f8 <HAL_RCC_OscConfig+0x2b4>)
 8003166:	2200      	movs	r2, #0
 8003168:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800316a:	f7fe fc99 	bl	8001aa0 <HAL_GetTick>
 800316e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003170:	e008      	b.n	8003184 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003172:	f7fe fc95 	bl	8001aa0 <HAL_GetTick>
 8003176:	4602      	mov	r2, r0
 8003178:	693b      	ldr	r3, [r7, #16]
 800317a:	1ad3      	subs	r3, r2, r3
 800317c:	2b02      	cmp	r3, #2
 800317e:	d901      	bls.n	8003184 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003180:	2303      	movs	r3, #3
 8003182:	e144      	b.n	800340e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003184:	4b1a      	ldr	r3, [pc, #104]	; (80031f0 <HAL_RCC_OscConfig+0x2ac>)
 8003186:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003188:	f003 0302 	and.w	r3, r3, #2
 800318c:	2b00      	cmp	r3, #0
 800318e:	d1f0      	bne.n	8003172 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f003 0304 	and.w	r3, r3, #4
 8003198:	2b00      	cmp	r3, #0
 800319a:	f000 80a0 	beq.w	80032de <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800319e:	2300      	movs	r3, #0
 80031a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031a2:	4b13      	ldr	r3, [pc, #76]	; (80031f0 <HAL_RCC_OscConfig+0x2ac>)
 80031a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d10f      	bne.n	80031ce <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031ae:	2300      	movs	r3, #0
 80031b0:	60bb      	str	r3, [r7, #8]
 80031b2:	4a0f      	ldr	r2, [pc, #60]	; (80031f0 <HAL_RCC_OscConfig+0x2ac>)
 80031b4:	4b0e      	ldr	r3, [pc, #56]	; (80031f0 <HAL_RCC_OscConfig+0x2ac>)
 80031b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031bc:	6413      	str	r3, [r2, #64]	; 0x40
 80031be:	4b0c      	ldr	r3, [pc, #48]	; (80031f0 <HAL_RCC_OscConfig+0x2ac>)
 80031c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031c6:	60bb      	str	r3, [r7, #8]
 80031c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031ca:	2301      	movs	r3, #1
 80031cc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031ce:	4b0b      	ldr	r3, [pc, #44]	; (80031fc <HAL_RCC_OscConfig+0x2b8>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d121      	bne.n	800321e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031da:	4a08      	ldr	r2, [pc, #32]	; (80031fc <HAL_RCC_OscConfig+0x2b8>)
 80031dc:	4b07      	ldr	r3, [pc, #28]	; (80031fc <HAL_RCC_OscConfig+0x2b8>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031e6:	f7fe fc5b 	bl	8001aa0 <HAL_GetTick>
 80031ea:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031ec:	e011      	b.n	8003212 <HAL_RCC_OscConfig+0x2ce>
 80031ee:	bf00      	nop
 80031f0:	40023800 	.word	0x40023800
 80031f4:	42470000 	.word	0x42470000
 80031f8:	42470e80 	.word	0x42470e80
 80031fc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003200:	f7fe fc4e 	bl	8001aa0 <HAL_GetTick>
 8003204:	4602      	mov	r2, r0
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	1ad3      	subs	r3, r2, r3
 800320a:	2b02      	cmp	r3, #2
 800320c:	d901      	bls.n	8003212 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800320e:	2303      	movs	r3, #3
 8003210:	e0fd      	b.n	800340e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003212:	4b81      	ldr	r3, [pc, #516]	; (8003418 <HAL_RCC_OscConfig+0x4d4>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800321a:	2b00      	cmp	r3, #0
 800321c:	d0f0      	beq.n	8003200 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	689b      	ldr	r3, [r3, #8]
 8003222:	2b01      	cmp	r3, #1
 8003224:	d106      	bne.n	8003234 <HAL_RCC_OscConfig+0x2f0>
 8003226:	4a7d      	ldr	r2, [pc, #500]	; (800341c <HAL_RCC_OscConfig+0x4d8>)
 8003228:	4b7c      	ldr	r3, [pc, #496]	; (800341c <HAL_RCC_OscConfig+0x4d8>)
 800322a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800322c:	f043 0301 	orr.w	r3, r3, #1
 8003230:	6713      	str	r3, [r2, #112]	; 0x70
 8003232:	e01c      	b.n	800326e <HAL_RCC_OscConfig+0x32a>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	2b05      	cmp	r3, #5
 800323a:	d10c      	bne.n	8003256 <HAL_RCC_OscConfig+0x312>
 800323c:	4a77      	ldr	r2, [pc, #476]	; (800341c <HAL_RCC_OscConfig+0x4d8>)
 800323e:	4b77      	ldr	r3, [pc, #476]	; (800341c <HAL_RCC_OscConfig+0x4d8>)
 8003240:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003242:	f043 0304 	orr.w	r3, r3, #4
 8003246:	6713      	str	r3, [r2, #112]	; 0x70
 8003248:	4a74      	ldr	r2, [pc, #464]	; (800341c <HAL_RCC_OscConfig+0x4d8>)
 800324a:	4b74      	ldr	r3, [pc, #464]	; (800341c <HAL_RCC_OscConfig+0x4d8>)
 800324c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800324e:	f043 0301 	orr.w	r3, r3, #1
 8003252:	6713      	str	r3, [r2, #112]	; 0x70
 8003254:	e00b      	b.n	800326e <HAL_RCC_OscConfig+0x32a>
 8003256:	4a71      	ldr	r2, [pc, #452]	; (800341c <HAL_RCC_OscConfig+0x4d8>)
 8003258:	4b70      	ldr	r3, [pc, #448]	; (800341c <HAL_RCC_OscConfig+0x4d8>)
 800325a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800325c:	f023 0301 	bic.w	r3, r3, #1
 8003260:	6713      	str	r3, [r2, #112]	; 0x70
 8003262:	4a6e      	ldr	r2, [pc, #440]	; (800341c <HAL_RCC_OscConfig+0x4d8>)
 8003264:	4b6d      	ldr	r3, [pc, #436]	; (800341c <HAL_RCC_OscConfig+0x4d8>)
 8003266:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003268:	f023 0304 	bic.w	r3, r3, #4
 800326c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	689b      	ldr	r3, [r3, #8]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d015      	beq.n	80032a2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003276:	f7fe fc13 	bl	8001aa0 <HAL_GetTick>
 800327a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800327c:	e00a      	b.n	8003294 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800327e:	f7fe fc0f 	bl	8001aa0 <HAL_GetTick>
 8003282:	4602      	mov	r2, r0
 8003284:	693b      	ldr	r3, [r7, #16]
 8003286:	1ad3      	subs	r3, r2, r3
 8003288:	f241 3288 	movw	r2, #5000	; 0x1388
 800328c:	4293      	cmp	r3, r2
 800328e:	d901      	bls.n	8003294 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003290:	2303      	movs	r3, #3
 8003292:	e0bc      	b.n	800340e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003294:	4b61      	ldr	r3, [pc, #388]	; (800341c <HAL_RCC_OscConfig+0x4d8>)
 8003296:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003298:	f003 0302 	and.w	r3, r3, #2
 800329c:	2b00      	cmp	r3, #0
 800329e:	d0ee      	beq.n	800327e <HAL_RCC_OscConfig+0x33a>
 80032a0:	e014      	b.n	80032cc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032a2:	f7fe fbfd 	bl	8001aa0 <HAL_GetTick>
 80032a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032a8:	e00a      	b.n	80032c0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032aa:	f7fe fbf9 	bl	8001aa0 <HAL_GetTick>
 80032ae:	4602      	mov	r2, r0
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	1ad3      	subs	r3, r2, r3
 80032b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d901      	bls.n	80032c0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80032bc:	2303      	movs	r3, #3
 80032be:	e0a6      	b.n	800340e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032c0:	4b56      	ldr	r3, [pc, #344]	; (800341c <HAL_RCC_OscConfig+0x4d8>)
 80032c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032c4:	f003 0302 	and.w	r3, r3, #2
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d1ee      	bne.n	80032aa <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80032cc:	7dfb      	ldrb	r3, [r7, #23]
 80032ce:	2b01      	cmp	r3, #1
 80032d0:	d105      	bne.n	80032de <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032d2:	4a52      	ldr	r2, [pc, #328]	; (800341c <HAL_RCC_OscConfig+0x4d8>)
 80032d4:	4b51      	ldr	r3, [pc, #324]	; (800341c <HAL_RCC_OscConfig+0x4d8>)
 80032d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032dc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	699b      	ldr	r3, [r3, #24]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	f000 8092 	beq.w	800340c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80032e8:	4b4c      	ldr	r3, [pc, #304]	; (800341c <HAL_RCC_OscConfig+0x4d8>)
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	f003 030c 	and.w	r3, r3, #12
 80032f0:	2b08      	cmp	r3, #8
 80032f2:	d05c      	beq.n	80033ae <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	699b      	ldr	r3, [r3, #24]
 80032f8:	2b02      	cmp	r3, #2
 80032fa:	d141      	bne.n	8003380 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032fc:	4b48      	ldr	r3, [pc, #288]	; (8003420 <HAL_RCC_OscConfig+0x4dc>)
 80032fe:	2200      	movs	r2, #0
 8003300:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003302:	f7fe fbcd 	bl	8001aa0 <HAL_GetTick>
 8003306:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003308:	e008      	b.n	800331c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800330a:	f7fe fbc9 	bl	8001aa0 <HAL_GetTick>
 800330e:	4602      	mov	r2, r0
 8003310:	693b      	ldr	r3, [r7, #16]
 8003312:	1ad3      	subs	r3, r2, r3
 8003314:	2b02      	cmp	r3, #2
 8003316:	d901      	bls.n	800331c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003318:	2303      	movs	r3, #3
 800331a:	e078      	b.n	800340e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800331c:	4b3f      	ldr	r3, [pc, #252]	; (800341c <HAL_RCC_OscConfig+0x4d8>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003324:	2b00      	cmp	r3, #0
 8003326:	d1f0      	bne.n	800330a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003328:	493c      	ldr	r1, [pc, #240]	; (800341c <HAL_RCC_OscConfig+0x4d8>)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	69da      	ldr	r2, [r3, #28]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6a1b      	ldr	r3, [r3, #32]
 8003332:	431a      	orrs	r2, r3
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003338:	019b      	lsls	r3, r3, #6
 800333a:	431a      	orrs	r2, r3
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003340:	085b      	lsrs	r3, r3, #1
 8003342:	3b01      	subs	r3, #1
 8003344:	041b      	lsls	r3, r3, #16
 8003346:	431a      	orrs	r2, r3
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800334c:	061b      	lsls	r3, r3, #24
 800334e:	4313      	orrs	r3, r2
 8003350:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003352:	4b33      	ldr	r3, [pc, #204]	; (8003420 <HAL_RCC_OscConfig+0x4dc>)
 8003354:	2201      	movs	r2, #1
 8003356:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003358:	f7fe fba2 	bl	8001aa0 <HAL_GetTick>
 800335c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800335e:	e008      	b.n	8003372 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003360:	f7fe fb9e 	bl	8001aa0 <HAL_GetTick>
 8003364:	4602      	mov	r2, r0
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	1ad3      	subs	r3, r2, r3
 800336a:	2b02      	cmp	r3, #2
 800336c:	d901      	bls.n	8003372 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800336e:	2303      	movs	r3, #3
 8003370:	e04d      	b.n	800340e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003372:	4b2a      	ldr	r3, [pc, #168]	; (800341c <HAL_RCC_OscConfig+0x4d8>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800337a:	2b00      	cmp	r3, #0
 800337c:	d0f0      	beq.n	8003360 <HAL_RCC_OscConfig+0x41c>
 800337e:	e045      	b.n	800340c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003380:	4b27      	ldr	r3, [pc, #156]	; (8003420 <HAL_RCC_OscConfig+0x4dc>)
 8003382:	2200      	movs	r2, #0
 8003384:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003386:	f7fe fb8b 	bl	8001aa0 <HAL_GetTick>
 800338a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800338c:	e008      	b.n	80033a0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800338e:	f7fe fb87 	bl	8001aa0 <HAL_GetTick>
 8003392:	4602      	mov	r2, r0
 8003394:	693b      	ldr	r3, [r7, #16]
 8003396:	1ad3      	subs	r3, r2, r3
 8003398:	2b02      	cmp	r3, #2
 800339a:	d901      	bls.n	80033a0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800339c:	2303      	movs	r3, #3
 800339e:	e036      	b.n	800340e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033a0:	4b1e      	ldr	r3, [pc, #120]	; (800341c <HAL_RCC_OscConfig+0x4d8>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d1f0      	bne.n	800338e <HAL_RCC_OscConfig+0x44a>
 80033ac:	e02e      	b.n	800340c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	699b      	ldr	r3, [r3, #24]
 80033b2:	2b01      	cmp	r3, #1
 80033b4:	d101      	bne.n	80033ba <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	e029      	b.n	800340e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80033ba:	4b18      	ldr	r3, [pc, #96]	; (800341c <HAL_RCC_OscConfig+0x4d8>)
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	69db      	ldr	r3, [r3, #28]
 80033ca:	429a      	cmp	r2, r3
 80033cc:	d11c      	bne.n	8003408 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033d8:	429a      	cmp	r2, r3
 80033da:	d115      	bne.n	8003408 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80033dc:	68fa      	ldr	r2, [r7, #12]
 80033de:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80033e2:	4013      	ands	r3, r2
 80033e4:	687a      	ldr	r2, [r7, #4]
 80033e6:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d10d      	bne.n	8003408 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80033f6:	429a      	cmp	r2, r3
 80033f8:	d106      	bne.n	8003408 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003404:	429a      	cmp	r2, r3
 8003406:	d001      	beq.n	800340c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	e000      	b.n	800340e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800340c:	2300      	movs	r3, #0
}
 800340e:	4618      	mov	r0, r3
 8003410:	3718      	adds	r7, #24
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}
 8003416:	bf00      	nop
 8003418:	40007000 	.word	0x40007000
 800341c:	40023800 	.word	0x40023800
 8003420:	42470060 	.word	0x42470060

08003424 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b084      	sub	sp, #16
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
 800342c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d101      	bne.n	8003438 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003434:	2301      	movs	r3, #1
 8003436:	e0cc      	b.n	80035d2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003438:	4b68      	ldr	r3, [pc, #416]	; (80035dc <HAL_RCC_ClockConfig+0x1b8>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f003 020f 	and.w	r2, r3, #15
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	429a      	cmp	r2, r3
 8003444:	d20c      	bcs.n	8003460 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003446:	4b65      	ldr	r3, [pc, #404]	; (80035dc <HAL_RCC_ClockConfig+0x1b8>)
 8003448:	683a      	ldr	r2, [r7, #0]
 800344a:	b2d2      	uxtb	r2, r2
 800344c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800344e:	4b63      	ldr	r3, [pc, #396]	; (80035dc <HAL_RCC_ClockConfig+0x1b8>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f003 020f 	and.w	r2, r3, #15
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	429a      	cmp	r2, r3
 800345a:	d001      	beq.n	8003460 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	e0b8      	b.n	80035d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f003 0302 	and.w	r3, r3, #2
 8003468:	2b00      	cmp	r3, #0
 800346a:	d020      	beq.n	80034ae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f003 0304 	and.w	r3, r3, #4
 8003474:	2b00      	cmp	r3, #0
 8003476:	d005      	beq.n	8003484 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003478:	4a59      	ldr	r2, [pc, #356]	; (80035e0 <HAL_RCC_ClockConfig+0x1bc>)
 800347a:	4b59      	ldr	r3, [pc, #356]	; (80035e0 <HAL_RCC_ClockConfig+0x1bc>)
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003482:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f003 0308 	and.w	r3, r3, #8
 800348c:	2b00      	cmp	r3, #0
 800348e:	d005      	beq.n	800349c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003490:	4a53      	ldr	r2, [pc, #332]	; (80035e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003492:	4b53      	ldr	r3, [pc, #332]	; (80035e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003494:	689b      	ldr	r3, [r3, #8]
 8003496:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800349a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800349c:	4950      	ldr	r1, [pc, #320]	; (80035e0 <HAL_RCC_ClockConfig+0x1bc>)
 800349e:	4b50      	ldr	r3, [pc, #320]	; (80035e0 <HAL_RCC_ClockConfig+0x1bc>)
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	4313      	orrs	r3, r2
 80034ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 0301 	and.w	r3, r3, #1
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d044      	beq.n	8003544 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	2b01      	cmp	r3, #1
 80034c0:	d107      	bne.n	80034d2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034c2:	4b47      	ldr	r3, [pc, #284]	; (80035e0 <HAL_RCC_ClockConfig+0x1bc>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d119      	bne.n	8003502 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	e07f      	b.n	80035d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	2b02      	cmp	r3, #2
 80034d8:	d003      	beq.n	80034e2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80034de:	2b03      	cmp	r3, #3
 80034e0:	d107      	bne.n	80034f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034e2:	4b3f      	ldr	r3, [pc, #252]	; (80035e0 <HAL_RCC_ClockConfig+0x1bc>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d109      	bne.n	8003502 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	e06f      	b.n	80035d2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034f2:	4b3b      	ldr	r3, [pc, #236]	; (80035e0 <HAL_RCC_ClockConfig+0x1bc>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f003 0302 	and.w	r3, r3, #2
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d101      	bne.n	8003502 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034fe:	2301      	movs	r3, #1
 8003500:	e067      	b.n	80035d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003502:	4937      	ldr	r1, [pc, #220]	; (80035e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003504:	4b36      	ldr	r3, [pc, #216]	; (80035e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	f023 0203 	bic.w	r2, r3, #3
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	4313      	orrs	r3, r2
 8003512:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003514:	f7fe fac4 	bl	8001aa0 <HAL_GetTick>
 8003518:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800351a:	e00a      	b.n	8003532 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800351c:	f7fe fac0 	bl	8001aa0 <HAL_GetTick>
 8003520:	4602      	mov	r2, r0
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	1ad3      	subs	r3, r2, r3
 8003526:	f241 3288 	movw	r2, #5000	; 0x1388
 800352a:	4293      	cmp	r3, r2
 800352c:	d901      	bls.n	8003532 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800352e:	2303      	movs	r3, #3
 8003530:	e04f      	b.n	80035d2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003532:	4b2b      	ldr	r3, [pc, #172]	; (80035e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	f003 020c 	and.w	r2, r3, #12
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	009b      	lsls	r3, r3, #2
 8003540:	429a      	cmp	r2, r3
 8003542:	d1eb      	bne.n	800351c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003544:	4b25      	ldr	r3, [pc, #148]	; (80035dc <HAL_RCC_ClockConfig+0x1b8>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f003 020f 	and.w	r2, r3, #15
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	429a      	cmp	r2, r3
 8003550:	d90c      	bls.n	800356c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003552:	4b22      	ldr	r3, [pc, #136]	; (80035dc <HAL_RCC_ClockConfig+0x1b8>)
 8003554:	683a      	ldr	r2, [r7, #0]
 8003556:	b2d2      	uxtb	r2, r2
 8003558:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800355a:	4b20      	ldr	r3, [pc, #128]	; (80035dc <HAL_RCC_ClockConfig+0x1b8>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f003 020f 	and.w	r2, r3, #15
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	429a      	cmp	r2, r3
 8003566:	d001      	beq.n	800356c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	e032      	b.n	80035d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f003 0304 	and.w	r3, r3, #4
 8003574:	2b00      	cmp	r3, #0
 8003576:	d008      	beq.n	800358a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003578:	4919      	ldr	r1, [pc, #100]	; (80035e0 <HAL_RCC_ClockConfig+0x1bc>)
 800357a:	4b19      	ldr	r3, [pc, #100]	; (80035e0 <HAL_RCC_ClockConfig+0x1bc>)
 800357c:	689b      	ldr	r3, [r3, #8]
 800357e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	68db      	ldr	r3, [r3, #12]
 8003586:	4313      	orrs	r3, r2
 8003588:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f003 0308 	and.w	r3, r3, #8
 8003592:	2b00      	cmp	r3, #0
 8003594:	d009      	beq.n	80035aa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003596:	4912      	ldr	r1, [pc, #72]	; (80035e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003598:	4b11      	ldr	r3, [pc, #68]	; (80035e0 <HAL_RCC_ClockConfig+0x1bc>)
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	691b      	ldr	r3, [r3, #16]
 80035a4:	00db      	lsls	r3, r3, #3
 80035a6:	4313      	orrs	r3, r2
 80035a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80035aa:	f000 f821 	bl	80035f0 <HAL_RCC_GetSysClockFreq>
 80035ae:	4601      	mov	r1, r0
 80035b0:	4b0b      	ldr	r3, [pc, #44]	; (80035e0 <HAL_RCC_ClockConfig+0x1bc>)
 80035b2:	689b      	ldr	r3, [r3, #8]
 80035b4:	091b      	lsrs	r3, r3, #4
 80035b6:	f003 030f 	and.w	r3, r3, #15
 80035ba:	4a0a      	ldr	r2, [pc, #40]	; (80035e4 <HAL_RCC_ClockConfig+0x1c0>)
 80035bc:	5cd3      	ldrb	r3, [r2, r3]
 80035be:	fa21 f303 	lsr.w	r3, r1, r3
 80035c2:	4a09      	ldr	r2, [pc, #36]	; (80035e8 <HAL_RCC_ClockConfig+0x1c4>)
 80035c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80035c6:	4b09      	ldr	r3, [pc, #36]	; (80035ec <HAL_RCC_ClockConfig+0x1c8>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4618      	mov	r0, r3
 80035cc:	f7fe fa24 	bl	8001a18 <HAL_InitTick>

  return HAL_OK;
 80035d0:	2300      	movs	r3, #0
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	3710      	adds	r7, #16
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}
 80035da:	bf00      	nop
 80035dc:	40023c00 	.word	0x40023c00
 80035e0:	40023800 	.word	0x40023800
 80035e4:	08004b34 	.word	0x08004b34
 80035e8:	2000000c 	.word	0x2000000c
 80035ec:	20000010 	.word	0x20000010

080035f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035f4:	b08f      	sub	sp, #60	; 0x3c
 80035f6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80035f8:	2300      	movs	r3, #0
 80035fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80035fc:	2300      	movs	r3, #0
 80035fe:	637b      	str	r3, [r7, #52]	; 0x34
 8003600:	2300      	movs	r3, #0
 8003602:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t sysclockfreq = 0U;
 8003604:	2300      	movs	r3, #0
 8003606:	633b      	str	r3, [r7, #48]	; 0x30

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003608:	4b62      	ldr	r3, [pc, #392]	; (8003794 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	f003 030c 	and.w	r3, r3, #12
 8003610:	2b04      	cmp	r3, #4
 8003612:	d007      	beq.n	8003624 <HAL_RCC_GetSysClockFreq+0x34>
 8003614:	2b08      	cmp	r3, #8
 8003616:	d008      	beq.n	800362a <HAL_RCC_GetSysClockFreq+0x3a>
 8003618:	2b00      	cmp	r3, #0
 800361a:	f040 80b2 	bne.w	8003782 <HAL_RCC_GetSysClockFreq+0x192>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800361e:	4b5e      	ldr	r3, [pc, #376]	; (8003798 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003620:	633b      	str	r3, [r7, #48]	; 0x30
       break;
 8003622:	e0b1      	b.n	8003788 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003624:	4b5d      	ldr	r3, [pc, #372]	; (800379c <HAL_RCC_GetSysClockFreq+0x1ac>)
 8003626:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003628:	e0ae      	b.n	8003788 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800362a:	4b5a      	ldr	r3, [pc, #360]	; (8003794 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003632:	62fb      	str	r3, [r7, #44]	; 0x2c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003634:	4b57      	ldr	r3, [pc, #348]	; (8003794 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800363c:	2b00      	cmp	r3, #0
 800363e:	d04e      	beq.n	80036de <HAL_RCC_GetSysClockFreq+0xee>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003640:	4b54      	ldr	r3, [pc, #336]	; (8003794 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	099b      	lsrs	r3, r3, #6
 8003646:	f04f 0400 	mov.w	r4, #0
 800364a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800364e:	f04f 0200 	mov.w	r2, #0
 8003652:	ea01 0103 	and.w	r1, r1, r3
 8003656:	ea02 0204 	and.w	r2, r2, r4
 800365a:	460b      	mov	r3, r1
 800365c:	4614      	mov	r4, r2
 800365e:	0160      	lsls	r0, r4, #5
 8003660:	6278      	str	r0, [r7, #36]	; 0x24
 8003662:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003664:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8003668:	6278      	str	r0, [r7, #36]	; 0x24
 800366a:	015b      	lsls	r3, r3, #5
 800366c:	623b      	str	r3, [r7, #32]
 800366e:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8003672:	1a5b      	subs	r3, r3, r1
 8003674:	eb64 0402 	sbc.w	r4, r4, r2
 8003678:	ea4f 1984 	mov.w	r9, r4, lsl #6
 800367c:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 8003680:	ea4f 1883 	mov.w	r8, r3, lsl #6
 8003684:	ebb8 0803 	subs.w	r8, r8, r3
 8003688:	eb69 0904 	sbc.w	r9, r9, r4
 800368c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003690:	61fb      	str	r3, [r7, #28]
 8003692:	69fb      	ldr	r3, [r7, #28]
 8003694:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003698:	61fb      	str	r3, [r7, #28]
 800369a:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800369e:	61bb      	str	r3, [r7, #24]
 80036a0:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 80036a4:	eb18 0801 	adds.w	r8, r8, r1
 80036a8:	eb49 0902 	adc.w	r9, r9, r2
 80036ac:	ea4f 2349 	mov.w	r3, r9, lsl #9
 80036b0:	617b      	str	r3, [r7, #20]
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 80036b8:	617b      	str	r3, [r7, #20]
 80036ba:	ea4f 2348 	mov.w	r3, r8, lsl #9
 80036be:	613b      	str	r3, [r7, #16]
 80036c0:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80036c4:	4640      	mov	r0, r8
 80036c6:	4649      	mov	r1, r9
 80036c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036ca:	f04f 0400 	mov.w	r4, #0
 80036ce:	461a      	mov	r2, r3
 80036d0:	4623      	mov	r3, r4
 80036d2:	f7fd f9c7 	bl	8000a64 <__aeabi_uldivmod>
 80036d6:	4603      	mov	r3, r0
 80036d8:	460c      	mov	r4, r1
 80036da:	637b      	str	r3, [r7, #52]	; 0x34
 80036dc:	e043      	b.n	8003766 <HAL_RCC_GetSysClockFreq+0x176>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036de:	4b2d      	ldr	r3, [pc, #180]	; (8003794 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	099b      	lsrs	r3, r3, #6
 80036e4:	f04f 0400 	mov.w	r4, #0
 80036e8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80036ec:	f04f 0200 	mov.w	r2, #0
 80036f0:	ea01 0103 	and.w	r1, r1, r3
 80036f4:	ea02 0204 	and.w	r2, r2, r4
 80036f8:	460b      	mov	r3, r1
 80036fa:	4614      	mov	r4, r2
 80036fc:	0160      	lsls	r0, r4, #5
 80036fe:	60f8      	str	r0, [r7, #12]
 8003700:	68f8      	ldr	r0, [r7, #12]
 8003702:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8003706:	60f8      	str	r0, [r7, #12]
 8003708:	015b      	lsls	r3, r3, #5
 800370a:	60bb      	str	r3, [r7, #8]
 800370c:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8003710:	1a5b      	subs	r3, r3, r1
 8003712:	eb64 0402 	sbc.w	r4, r4, r2
 8003716:	01a6      	lsls	r6, r4, #6
 8003718:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 800371c:	019d      	lsls	r5, r3, #6
 800371e:	1aed      	subs	r5, r5, r3
 8003720:	eb66 0604 	sbc.w	r6, r6, r4
 8003724:	00f3      	lsls	r3, r6, #3
 8003726:	607b      	str	r3, [r7, #4]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 800372e:	607b      	str	r3, [r7, #4]
 8003730:	00eb      	lsls	r3, r5, #3
 8003732:	603b      	str	r3, [r7, #0]
 8003734:	e897 0060 	ldmia.w	r7, {r5, r6}
 8003738:	186d      	adds	r5, r5, r1
 800373a:	eb46 0602 	adc.w	r6, r6, r2
 800373e:	ea4f 2b86 	mov.w	fp, r6, lsl #10
 8003742:	ea4b 5b95 	orr.w	fp, fp, r5, lsr #22
 8003746:	ea4f 2a85 	mov.w	sl, r5, lsl #10
 800374a:	4655      	mov	r5, sl
 800374c:	465e      	mov	r6, fp
 800374e:	4628      	mov	r0, r5
 8003750:	4631      	mov	r1, r6
 8003752:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003754:	f04f 0400 	mov.w	r4, #0
 8003758:	461a      	mov	r2, r3
 800375a:	4623      	mov	r3, r4
 800375c:	f7fd f982 	bl	8000a64 <__aeabi_uldivmod>
 8003760:	4603      	mov	r3, r0
 8003762:	460c      	mov	r4, r1
 8003764:	637b      	str	r3, [r7, #52]	; 0x34
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003766:	4b0b      	ldr	r3, [pc, #44]	; (8003794 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	0c1b      	lsrs	r3, r3, #16
 800376c:	f003 0303 	and.w	r3, r3, #3
 8003770:	3301      	adds	r3, #1
 8003772:	005b      	lsls	r3, r3, #1
 8003774:	62bb      	str	r3, [r7, #40]	; 0x28

      sysclockfreq = pllvco/pllp;
 8003776:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800377a:	fbb2 f3f3 	udiv	r3, r2, r3
 800377e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003780:	e002      	b.n	8003788 <HAL_RCC_GetSysClockFreq+0x198>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003782:	4b05      	ldr	r3, [pc, #20]	; (8003798 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003784:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003786:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003788:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800378a:	4618      	mov	r0, r3
 800378c:	373c      	adds	r7, #60	; 0x3c
 800378e:	46bd      	mov	sp, r7
 8003790:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003794:	40023800 	.word	0x40023800
 8003798:	00f42400 	.word	0x00f42400
 800379c:	007a1200 	.word	0x007a1200

080037a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037a0:	b480      	push	{r7}
 80037a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80037a4:	4b03      	ldr	r3, [pc, #12]	; (80037b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80037a6:	681b      	ldr	r3, [r3, #0]
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	46bd      	mov	sp, r7
 80037ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b0:	4770      	bx	lr
 80037b2:	bf00      	nop
 80037b4:	2000000c 	.word	0x2000000c

080037b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80037bc:	f7ff fff0 	bl	80037a0 <HAL_RCC_GetHCLKFreq>
 80037c0:	4601      	mov	r1, r0
 80037c2:	4b05      	ldr	r3, [pc, #20]	; (80037d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80037c4:	689b      	ldr	r3, [r3, #8]
 80037c6:	0a9b      	lsrs	r3, r3, #10
 80037c8:	f003 0307 	and.w	r3, r3, #7
 80037cc:	4a03      	ldr	r2, [pc, #12]	; (80037dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80037ce:	5cd3      	ldrb	r3, [r2, r3]
 80037d0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80037d4:	4618      	mov	r0, r3
 80037d6:	bd80      	pop	{r7, pc}
 80037d8:	40023800 	.word	0x40023800
 80037dc:	08004b44 	.word	0x08004b44

080037e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80037e4:	f7ff ffdc 	bl	80037a0 <HAL_RCC_GetHCLKFreq>
 80037e8:	4601      	mov	r1, r0
 80037ea:	4b05      	ldr	r3, [pc, #20]	; (8003800 <HAL_RCC_GetPCLK2Freq+0x20>)
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	0b5b      	lsrs	r3, r3, #13
 80037f0:	f003 0307 	and.w	r3, r3, #7
 80037f4:	4a03      	ldr	r2, [pc, #12]	; (8003804 <HAL_RCC_GetPCLK2Freq+0x24>)
 80037f6:	5cd3      	ldrb	r3, [r2, r3]
 80037f8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	bd80      	pop	{r7, pc}
 8003800:	40023800 	.word	0x40023800
 8003804:	08004b44 	.word	0x08004b44

08003808 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b082      	sub	sp, #8
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d101      	bne.n	800381a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	e03f      	b.n	800389a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003820:	b2db      	uxtb	r3, r3
 8003822:	2b00      	cmp	r3, #0
 8003824:	d106      	bne.n	8003834 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2200      	movs	r2, #0
 800382a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	f7fe f81c 	bl	800186c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2224      	movs	r2, #36	; 0x24
 8003838:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	687a      	ldr	r2, [r7, #4]
 8003842:	6812      	ldr	r2, [r2, #0]
 8003844:	68d2      	ldr	r2, [r2, #12]
 8003846:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800384a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800384c:	6878      	ldr	r0, [r7, #4]
 800384e:	f000 f90b 	bl	8003a68 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	687a      	ldr	r2, [r7, #4]
 8003858:	6812      	ldr	r2, [r2, #0]
 800385a:	6912      	ldr	r2, [r2, #16]
 800385c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003860:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	687a      	ldr	r2, [r7, #4]
 8003868:	6812      	ldr	r2, [r2, #0]
 800386a:	6952      	ldr	r2, [r2, #20]
 800386c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003870:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	687a      	ldr	r2, [r7, #4]
 8003878:	6812      	ldr	r2, [r2, #0]
 800387a:	68d2      	ldr	r2, [r2, #12]
 800387c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003880:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2200      	movs	r2, #0
 8003886:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2220      	movs	r2, #32
 800388c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2220      	movs	r2, #32
 8003894:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003898:	2300      	movs	r3, #0
}
 800389a:	4618      	mov	r0, r3
 800389c:	3708      	adds	r7, #8
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}

080038a2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038a2:	b580      	push	{r7, lr}
 80038a4:	b088      	sub	sp, #32
 80038a6:	af02      	add	r7, sp, #8
 80038a8:	60f8      	str	r0, [r7, #12]
 80038aa:	60b9      	str	r1, [r7, #8]
 80038ac:	603b      	str	r3, [r7, #0]
 80038ae:	4613      	mov	r3, r2
 80038b0:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80038b2:	2300      	movs	r3, #0
 80038b4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80038bc:	b2db      	uxtb	r3, r3
 80038be:	2b20      	cmp	r3, #32
 80038c0:	f040 8082 	bne.w	80039c8 <HAL_UART_Transmit+0x126>
  {
    if ((pData == NULL) || (Size == 0U))
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d002      	beq.n	80038d0 <HAL_UART_Transmit+0x2e>
 80038ca:	88fb      	ldrh	r3, [r7, #6]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d101      	bne.n	80038d4 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80038d0:	2301      	movs	r3, #1
 80038d2:	e07a      	b.n	80039ca <HAL_UART_Transmit+0x128>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80038da:	2b01      	cmp	r3, #1
 80038dc:	d101      	bne.n	80038e2 <HAL_UART_Transmit+0x40>
 80038de:	2302      	movs	r3, #2
 80038e0:	e073      	b.n	80039ca <HAL_UART_Transmit+0x128>
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	2201      	movs	r2, #1
 80038e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	2200      	movs	r2, #0
 80038ee:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	2221      	movs	r2, #33	; 0x21
 80038f4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80038f8:	f7fe f8d2 	bl	8001aa0 <HAL_GetTick>
 80038fc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	88fa      	ldrh	r2, [r7, #6]
 8003902:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	88fa      	ldrh	r2, [r7, #6]
 8003908:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	2200      	movs	r2, #0
 800390e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8003912:	e041      	b.n	8003998 <HAL_UART_Transmit+0xf6>
    {
      huart->TxXferCount--;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003918:	b29b      	uxth	r3, r3
 800391a:	3b01      	subs	r3, #1
 800391c:	b29a      	uxth	r2, r3
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	689b      	ldr	r3, [r3, #8]
 8003926:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800392a:	d121      	bne.n	8003970 <HAL_UART_Transmit+0xce>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	9300      	str	r3, [sp, #0]
 8003930:	697b      	ldr	r3, [r7, #20]
 8003932:	2200      	movs	r2, #0
 8003934:	2180      	movs	r1, #128	; 0x80
 8003936:	68f8      	ldr	r0, [r7, #12]
 8003938:	f000 f84b 	bl	80039d2 <UART_WaitOnFlagUntilTimeout>
 800393c:	4603      	mov	r3, r0
 800393e:	2b00      	cmp	r3, #0
 8003940:	d001      	beq.n	8003946 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8003942:	2303      	movs	r3, #3
 8003944:	e041      	b.n	80039ca <HAL_UART_Transmit+0x128>
        }
        tmp = (uint16_t *) pData;
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	693a      	ldr	r2, [r7, #16]
 8003950:	8812      	ldrh	r2, [r2, #0]
 8003952:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003956:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	691b      	ldr	r3, [r3, #16]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d103      	bne.n	8003968 <HAL_UART_Transmit+0xc6>
        {
          pData += 2U;
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	3302      	adds	r3, #2
 8003964:	60bb      	str	r3, [r7, #8]
 8003966:	e017      	b.n	8003998 <HAL_UART_Transmit+0xf6>
        }
        else
        {
          pData += 1U;
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	3301      	adds	r3, #1
 800396c:	60bb      	str	r3, [r7, #8]
 800396e:	e013      	b.n	8003998 <HAL_UART_Transmit+0xf6>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	9300      	str	r3, [sp, #0]
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	2200      	movs	r2, #0
 8003978:	2180      	movs	r1, #128	; 0x80
 800397a:	68f8      	ldr	r0, [r7, #12]
 800397c:	f000 f829 	bl	80039d2 <UART_WaitOnFlagUntilTimeout>
 8003980:	4603      	mov	r3, r0
 8003982:	2b00      	cmp	r3, #0
 8003984:	d001      	beq.n	800398a <HAL_UART_Transmit+0xe8>
        {
          return HAL_TIMEOUT;
 8003986:	2303      	movs	r3, #3
 8003988:	e01f      	b.n	80039ca <HAL_UART_Transmit+0x128>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681a      	ldr	r2, [r3, #0]
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	1c59      	adds	r1, r3, #1
 8003992:	60b9      	str	r1, [r7, #8]
 8003994:	781b      	ldrb	r3, [r3, #0]
 8003996:	6053      	str	r3, [r2, #4]
    while (huart->TxXferCount > 0U)
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800399c:	b29b      	uxth	r3, r3
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d1b8      	bne.n	8003914 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	9300      	str	r3, [sp, #0]
 80039a6:	697b      	ldr	r3, [r7, #20]
 80039a8:	2200      	movs	r2, #0
 80039aa:	2140      	movs	r1, #64	; 0x40
 80039ac:	68f8      	ldr	r0, [r7, #12]
 80039ae:	f000 f810 	bl	80039d2 <UART_WaitOnFlagUntilTimeout>
 80039b2:	4603      	mov	r3, r0
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d001      	beq.n	80039bc <HAL_UART_Transmit+0x11a>
    {
      return HAL_TIMEOUT;
 80039b8:	2303      	movs	r3, #3
 80039ba:	e006      	b.n	80039ca <HAL_UART_Transmit+0x128>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	2220      	movs	r2, #32
 80039c0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80039c4:	2300      	movs	r3, #0
 80039c6:	e000      	b.n	80039ca <HAL_UART_Transmit+0x128>
  }
  else
  {
    return HAL_BUSY;
 80039c8:	2302      	movs	r3, #2
  }
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3718      	adds	r7, #24
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}

080039d2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80039d2:	b580      	push	{r7, lr}
 80039d4:	b084      	sub	sp, #16
 80039d6:	af00      	add	r7, sp, #0
 80039d8:	60f8      	str	r0, [r7, #12]
 80039da:	60b9      	str	r1, [r7, #8]
 80039dc:	603b      	str	r3, [r7, #0]
 80039de:	4613      	mov	r3, r2
 80039e0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039e2:	e02c      	b.n	8003a3e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039e4:	69bb      	ldr	r3, [r7, #24]
 80039e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039ea:	d028      	beq.n	8003a3e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80039ec:	69bb      	ldr	r3, [r7, #24]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d007      	beq.n	8003a02 <UART_WaitOnFlagUntilTimeout+0x30>
 80039f2:	f7fe f855 	bl	8001aa0 <HAL_GetTick>
 80039f6:	4602      	mov	r2, r0
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	1ad2      	subs	r2, r2, r3
 80039fc:	69bb      	ldr	r3, [r7, #24]
 80039fe:	429a      	cmp	r2, r3
 8003a00:	d91d      	bls.n	8003a3e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	68fa      	ldr	r2, [r7, #12]
 8003a08:	6812      	ldr	r2, [r2, #0]
 8003a0a:	68d2      	ldr	r2, [r2, #12]
 8003a0c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003a10:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	68fa      	ldr	r2, [r7, #12]
 8003a18:	6812      	ldr	r2, [r2, #0]
 8003a1a:	6952      	ldr	r2, [r2, #20]
 8003a1c:	f022 0201 	bic.w	r2, r2, #1
 8003a20:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	2220      	movs	r2, #32
 8003a26:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	2220      	movs	r2, #32
 8003a2e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	2200      	movs	r2, #0
 8003a36:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	e00f      	b.n	8003a5e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	68bb      	ldr	r3, [r7, #8]
 8003a46:	401a      	ands	r2, r3
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	429a      	cmp	r2, r3
 8003a4c:	bf0c      	ite	eq
 8003a4e:	2301      	moveq	r3, #1
 8003a50:	2300      	movne	r3, #0
 8003a52:	b2db      	uxtb	r3, r3
 8003a54:	461a      	mov	r2, r3
 8003a56:	79fb      	ldrb	r3, [r7, #7]
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	d0c3      	beq.n	80039e4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003a5c:	2300      	movs	r3, #0
}
 8003a5e:	4618      	mov	r0, r3
 8003a60:	3710      	adds	r7, #16
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd80      	pop	{r7, pc}
	...

08003a68 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a6c:	b0a3      	sub	sp, #140	; 0x8c
 8003a6e:	af00      	add	r7, sp, #0
 8003a70:	67f8      	str	r0, [r7, #124]	; 0x7c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a72:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003a74:	6819      	ldr	r1, [r3, #0]
 8003a76:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	691b      	ldr	r3, [r3, #16]
 8003a7c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003a80:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003a82:	68db      	ldr	r3, [r3, #12]
 8003a84:	4313      	orrs	r3, r2
 8003a86:	610b      	str	r3, [r1, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003a88:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003a8a:	689a      	ldr	r2, [r3, #8]
 8003a8c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003a8e:	691b      	ldr	r3, [r3, #16]
 8003a90:	431a      	orrs	r2, r3
 8003a92:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003a94:	695b      	ldr	r3, [r3, #20]
 8003a96:	431a      	orrs	r2, r3
 8003a98:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003a9a:	69db      	ldr	r3, [r3, #28]
 8003a9c:	4313      	orrs	r3, r2
 8003a9e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  MODIFY_REG(huart->Instance->CR1,
 8003aa2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003aa4:	6819      	ldr	r1, [r3, #0]
 8003aa6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	68db      	ldr	r3, [r3, #12]
 8003aac:	f423 4216 	bic.w	r2, r3, #38400	; 0x9600
 8003ab0:	f022 020c 	bic.w	r2, r2, #12
 8003ab4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003abc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003abe:	6819      	ldr	r1, [r3, #0]
 8003ac0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	695b      	ldr	r3, [r3, #20]
 8003ac6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003aca:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003acc:	699b      	ldr	r3, [r3, #24]
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	614b      	str	r3, [r1, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ad2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003ad4:	69db      	ldr	r3, [r3, #28]
 8003ad6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ada:	f040 8171 	bne.w	8003dc0 <UART_SetConfig+0x358>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003ade:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4ab4      	ldr	r2, [pc, #720]	; (8003db4 <UART_SetConfig+0x34c>)
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d005      	beq.n	8003af4 <UART_SetConfig+0x8c>
 8003ae8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4ab2      	ldr	r2, [pc, #712]	; (8003db8 <UART_SetConfig+0x350>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	f040 80b1 	bne.w	8003c56 <UART_SetConfig+0x1ee>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003af4:	f7ff fe74 	bl	80037e0 <HAL_RCC_GetPCLK2Freq>
 8003af8:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003afc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003afe:	681d      	ldr	r5, [r3, #0]
 8003b00:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003b04:	4619      	mov	r1, r3
 8003b06:	f04f 0200 	mov.w	r2, #0
 8003b0a:	460b      	mov	r3, r1
 8003b0c:	4614      	mov	r4, r2
 8003b0e:	18db      	adds	r3, r3, r3
 8003b10:	eb44 0404 	adc.w	r4, r4, r4
 8003b14:	185b      	adds	r3, r3, r1
 8003b16:	eb44 0402 	adc.w	r4, r4, r2
 8003b1a:	00e0      	lsls	r0, r4, #3
 8003b1c:	6478      	str	r0, [r7, #68]	; 0x44
 8003b1e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8003b20:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8003b24:	6478      	str	r0, [r7, #68]	; 0x44
 8003b26:	00db      	lsls	r3, r3, #3
 8003b28:	643b      	str	r3, [r7, #64]	; 0x40
 8003b2a:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8003b2e:	eb13 0801 	adds.w	r8, r3, r1
 8003b32:	eb44 0902 	adc.w	r9, r4, r2
 8003b36:	4640      	mov	r0, r8
 8003b38:	4649      	mov	r1, r9
 8003b3a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	f04f 0400 	mov.w	r4, #0
 8003b42:	18db      	adds	r3, r3, r3
 8003b44:	eb44 0404 	adc.w	r4, r4, r4
 8003b48:	461a      	mov	r2, r3
 8003b4a:	4623      	mov	r3, r4
 8003b4c:	f7fc ff8a 	bl	8000a64 <__aeabi_uldivmod>
 8003b50:	4603      	mov	r3, r0
 8003b52:	460c      	mov	r4, r1
 8003b54:	461a      	mov	r2, r3
 8003b56:	4b99      	ldr	r3, [pc, #612]	; (8003dbc <UART_SetConfig+0x354>)
 8003b58:	fba3 2302 	umull	r2, r3, r3, r2
 8003b5c:	095b      	lsrs	r3, r3, #5
 8003b5e:	011e      	lsls	r6, r3, #4
 8003b60:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003b64:	4619      	mov	r1, r3
 8003b66:	f04f 0200 	mov.w	r2, #0
 8003b6a:	460b      	mov	r3, r1
 8003b6c:	4614      	mov	r4, r2
 8003b6e:	18db      	adds	r3, r3, r3
 8003b70:	eb44 0404 	adc.w	r4, r4, r4
 8003b74:	185b      	adds	r3, r3, r1
 8003b76:	eb44 0402 	adc.w	r4, r4, r2
 8003b7a:	00e0      	lsls	r0, r4, #3
 8003b7c:	63f8      	str	r0, [r7, #60]	; 0x3c
 8003b7e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003b80:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8003b84:	63f8      	str	r0, [r7, #60]	; 0x3c
 8003b86:	00db      	lsls	r3, r3, #3
 8003b88:	63bb      	str	r3, [r7, #56]	; 0x38
 8003b8a:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8003b8e:	eb13 0801 	adds.w	r8, r3, r1
 8003b92:	eb44 0902 	adc.w	r9, r4, r2
 8003b96:	4640      	mov	r0, r8
 8003b98:	4649      	mov	r1, r9
 8003b9a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	f04f 0400 	mov.w	r4, #0
 8003ba2:	18db      	adds	r3, r3, r3
 8003ba4:	eb44 0404 	adc.w	r4, r4, r4
 8003ba8:	461a      	mov	r2, r3
 8003baa:	4623      	mov	r3, r4
 8003bac:	f7fc ff5a 	bl	8000a64 <__aeabi_uldivmod>
 8003bb0:	4603      	mov	r3, r0
 8003bb2:	460c      	mov	r4, r1
 8003bb4:	461a      	mov	r2, r3
 8003bb6:	4b81      	ldr	r3, [pc, #516]	; (8003dbc <UART_SetConfig+0x354>)
 8003bb8:	fba3 1302 	umull	r1, r3, r3, r2
 8003bbc:	095b      	lsrs	r3, r3, #5
 8003bbe:	2164      	movs	r1, #100	; 0x64
 8003bc0:	fb01 f303 	mul.w	r3, r1, r3
 8003bc4:	1ad3      	subs	r3, r2, r3
 8003bc6:	00db      	lsls	r3, r3, #3
 8003bc8:	3332      	adds	r3, #50	; 0x32
 8003bca:	4a7c      	ldr	r2, [pc, #496]	; (8003dbc <UART_SetConfig+0x354>)
 8003bcc:	fba2 2303 	umull	r2, r3, r2, r3
 8003bd0:	095b      	lsrs	r3, r3, #5
 8003bd2:	005b      	lsls	r3, r3, #1
 8003bd4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003bd8:	441e      	add	r6, r3
 8003bda:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003bde:	4619      	mov	r1, r3
 8003be0:	f04f 0200 	mov.w	r2, #0
 8003be4:	460b      	mov	r3, r1
 8003be6:	4614      	mov	r4, r2
 8003be8:	18db      	adds	r3, r3, r3
 8003bea:	eb44 0404 	adc.w	r4, r4, r4
 8003bee:	185b      	adds	r3, r3, r1
 8003bf0:	eb44 0402 	adc.w	r4, r4, r2
 8003bf4:	00e0      	lsls	r0, r4, #3
 8003bf6:	6378      	str	r0, [r7, #52]	; 0x34
 8003bf8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003bfa:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8003bfe:	6378      	str	r0, [r7, #52]	; 0x34
 8003c00:	00db      	lsls	r3, r3, #3
 8003c02:	633b      	str	r3, [r7, #48]	; 0x30
 8003c04:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8003c08:	eb13 0801 	adds.w	r8, r3, r1
 8003c0c:	eb44 0902 	adc.w	r9, r4, r2
 8003c10:	4640      	mov	r0, r8
 8003c12:	4649      	mov	r1, r9
 8003c14:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	f04f 0400 	mov.w	r4, #0
 8003c1c:	18db      	adds	r3, r3, r3
 8003c1e:	eb44 0404 	adc.w	r4, r4, r4
 8003c22:	461a      	mov	r2, r3
 8003c24:	4623      	mov	r3, r4
 8003c26:	f7fc ff1d 	bl	8000a64 <__aeabi_uldivmod>
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	460c      	mov	r4, r1
 8003c2e:	461a      	mov	r2, r3
 8003c30:	4b62      	ldr	r3, [pc, #392]	; (8003dbc <UART_SetConfig+0x354>)
 8003c32:	fba3 1302 	umull	r1, r3, r3, r2
 8003c36:	095b      	lsrs	r3, r3, #5
 8003c38:	2164      	movs	r1, #100	; 0x64
 8003c3a:	fb01 f303 	mul.w	r3, r1, r3
 8003c3e:	1ad3      	subs	r3, r2, r3
 8003c40:	00db      	lsls	r3, r3, #3
 8003c42:	3332      	adds	r3, #50	; 0x32
 8003c44:	4a5d      	ldr	r2, [pc, #372]	; (8003dbc <UART_SetConfig+0x354>)
 8003c46:	fba2 2303 	umull	r2, r3, r2, r3
 8003c4a:	095b      	lsrs	r3, r3, #5
 8003c4c:	f003 0307 	and.w	r3, r3, #7
 8003c50:	4433      	add	r3, r6
 8003c52:	60ab      	str	r3, [r5, #8]
 8003c54:	e240      	b.n	80040d8 <UART_SetConfig+0x670>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003c56:	f7ff fdaf 	bl	80037b8 <HAL_RCC_GetPCLK1Freq>
 8003c5a:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003c5e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	673a      	str	r2, [r7, #112]	; 0x70
 8003c64:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003c68:	4619      	mov	r1, r3
 8003c6a:	f04f 0200 	mov.w	r2, #0
 8003c6e:	460b      	mov	r3, r1
 8003c70:	4614      	mov	r4, r2
 8003c72:	18db      	adds	r3, r3, r3
 8003c74:	eb44 0404 	adc.w	r4, r4, r4
 8003c78:	185b      	adds	r3, r3, r1
 8003c7a:	eb44 0402 	adc.w	r4, r4, r2
 8003c7e:	00e0      	lsls	r0, r4, #3
 8003c80:	62f8      	str	r0, [r7, #44]	; 0x2c
 8003c82:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003c84:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8003c88:	62f8      	str	r0, [r7, #44]	; 0x2c
 8003c8a:	00db      	lsls	r3, r3, #3
 8003c8c:	62bb      	str	r3, [r7, #40]	; 0x28
 8003c8e:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8003c92:	185d      	adds	r5, r3, r1
 8003c94:	eb44 0602 	adc.w	r6, r4, r2
 8003c98:	4628      	mov	r0, r5
 8003c9a:	4631      	mov	r1, r6
 8003c9c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	f04f 0400 	mov.w	r4, #0
 8003ca4:	18db      	adds	r3, r3, r3
 8003ca6:	eb44 0404 	adc.w	r4, r4, r4
 8003caa:	461a      	mov	r2, r3
 8003cac:	4623      	mov	r3, r4
 8003cae:	f7fc fed9 	bl	8000a64 <__aeabi_uldivmod>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	460c      	mov	r4, r1
 8003cb6:	461a      	mov	r2, r3
 8003cb8:	4b40      	ldr	r3, [pc, #256]	; (8003dbc <UART_SetConfig+0x354>)
 8003cba:	fba3 2302 	umull	r2, r3, r3, r2
 8003cbe:	095b      	lsrs	r3, r3, #5
 8003cc0:	011e      	lsls	r6, r3, #4
 8003cc2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003cc6:	4619      	mov	r1, r3
 8003cc8:	f04f 0200 	mov.w	r2, #0
 8003ccc:	460b      	mov	r3, r1
 8003cce:	4614      	mov	r4, r2
 8003cd0:	18db      	adds	r3, r3, r3
 8003cd2:	eb44 0404 	adc.w	r4, r4, r4
 8003cd6:	185b      	adds	r3, r3, r1
 8003cd8:	eb44 0402 	adc.w	r4, r4, r2
 8003cdc:	ea4f 0bc4 	mov.w	fp, r4, lsl #3
 8003ce0:	ea4b 7b53 	orr.w	fp, fp, r3, lsr #29
 8003ce4:	ea4f 0ac3 	mov.w	sl, r3, lsl #3
 8003ce8:	4653      	mov	r3, sl
 8003cea:	465c      	mov	r4, fp
 8003cec:	eb13 0a01 	adds.w	sl, r3, r1
 8003cf0:	eb44 0b02 	adc.w	fp, r4, r2
 8003cf4:	4650      	mov	r0, sl
 8003cf6:	4659      	mov	r1, fp
 8003cf8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	f04f 0400 	mov.w	r4, #0
 8003d00:	18db      	adds	r3, r3, r3
 8003d02:	eb44 0404 	adc.w	r4, r4, r4
 8003d06:	461a      	mov	r2, r3
 8003d08:	4623      	mov	r3, r4
 8003d0a:	f7fc feab 	bl	8000a64 <__aeabi_uldivmod>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	460c      	mov	r4, r1
 8003d12:	461a      	mov	r2, r3
 8003d14:	4b29      	ldr	r3, [pc, #164]	; (8003dbc <UART_SetConfig+0x354>)
 8003d16:	fba3 1302 	umull	r1, r3, r3, r2
 8003d1a:	095b      	lsrs	r3, r3, #5
 8003d1c:	2164      	movs	r1, #100	; 0x64
 8003d1e:	fb01 f303 	mul.w	r3, r1, r3
 8003d22:	1ad3      	subs	r3, r2, r3
 8003d24:	00db      	lsls	r3, r3, #3
 8003d26:	3332      	adds	r3, #50	; 0x32
 8003d28:	4a24      	ldr	r2, [pc, #144]	; (8003dbc <UART_SetConfig+0x354>)
 8003d2a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d2e:	095b      	lsrs	r3, r3, #5
 8003d30:	005b      	lsls	r3, r3, #1
 8003d32:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003d36:	441e      	add	r6, r3
 8003d38:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003d3c:	4619      	mov	r1, r3
 8003d3e:	f04f 0200 	mov.w	r2, #0
 8003d42:	460b      	mov	r3, r1
 8003d44:	4614      	mov	r4, r2
 8003d46:	18db      	adds	r3, r3, r3
 8003d48:	eb44 0404 	adc.w	r4, r4, r4
 8003d4c:	185b      	adds	r3, r3, r1
 8003d4e:	eb44 0402 	adc.w	r4, r4, r2
 8003d52:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 8003d56:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 8003d5a:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 8003d5e:	4643      	mov	r3, r8
 8003d60:	464c      	mov	r4, r9
 8003d62:	eb13 0801 	adds.w	r8, r3, r1
 8003d66:	eb44 0902 	adc.w	r9, r4, r2
 8003d6a:	4640      	mov	r0, r8
 8003d6c:	4649      	mov	r1, r9
 8003d6e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003d70:	685b      	ldr	r3, [r3, #4]
 8003d72:	f04f 0400 	mov.w	r4, #0
 8003d76:	18db      	adds	r3, r3, r3
 8003d78:	eb44 0404 	adc.w	r4, r4, r4
 8003d7c:	461a      	mov	r2, r3
 8003d7e:	4623      	mov	r3, r4
 8003d80:	f7fc fe70 	bl	8000a64 <__aeabi_uldivmod>
 8003d84:	4603      	mov	r3, r0
 8003d86:	460c      	mov	r4, r1
 8003d88:	461a      	mov	r2, r3
 8003d8a:	4b0c      	ldr	r3, [pc, #48]	; (8003dbc <UART_SetConfig+0x354>)
 8003d8c:	fba3 1302 	umull	r1, r3, r3, r2
 8003d90:	095b      	lsrs	r3, r3, #5
 8003d92:	2164      	movs	r1, #100	; 0x64
 8003d94:	fb01 f303 	mul.w	r3, r1, r3
 8003d98:	1ad3      	subs	r3, r2, r3
 8003d9a:	00db      	lsls	r3, r3, #3
 8003d9c:	3332      	adds	r3, #50	; 0x32
 8003d9e:	4a07      	ldr	r2, [pc, #28]	; (8003dbc <UART_SetConfig+0x354>)
 8003da0:	fba2 2303 	umull	r2, r3, r2, r3
 8003da4:	095b      	lsrs	r3, r3, #5
 8003da6:	f003 0307 	and.w	r3, r3, #7
 8003daa:	4433      	add	r3, r6
 8003dac:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8003dae:	6093      	str	r3, [r2, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8003db0:	e192      	b.n	80040d8 <UART_SetConfig+0x670>
 8003db2:	bf00      	nop
 8003db4:	40011000 	.word	0x40011000
 8003db8:	40011400 	.word	0x40011400
 8003dbc:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003dc0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	4bc1      	ldr	r3, [pc, #772]	; (80040cc <UART_SetConfig+0x664>)
 8003dc6:	429a      	cmp	r2, r3
 8003dc8:	d005      	beq.n	8003dd6 <UART_SetConfig+0x36e>
 8003dca:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003dcc:	681a      	ldr	r2, [r3, #0]
 8003dce:	4bc0      	ldr	r3, [pc, #768]	; (80040d0 <UART_SetConfig+0x668>)
 8003dd0:	429a      	cmp	r2, r3
 8003dd2:	f040 80bf 	bne.w	8003f54 <UART_SetConfig+0x4ec>
      pclk = HAL_RCC_GetPCLK2Freq();
 8003dd6:	f7ff fd03 	bl	80037e0 <HAL_RCC_GetPCLK2Freq>
 8003dda:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003dde:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003de0:	681e      	ldr	r6, [r3, #0]
 8003de2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003de6:	4619      	mov	r1, r3
 8003de8:	f04f 0200 	mov.w	r2, #0
 8003dec:	460b      	mov	r3, r1
 8003dee:	4614      	mov	r4, r2
 8003df0:	18db      	adds	r3, r3, r3
 8003df2:	eb44 0404 	adc.w	r4, r4, r4
 8003df6:	185b      	adds	r3, r3, r1
 8003df8:	eb44 0402 	adc.w	r4, r4, r2
 8003dfc:	00e0      	lsls	r0, r4, #3
 8003dfe:	6278      	str	r0, [r7, #36]	; 0x24
 8003e00:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003e02:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8003e06:	6278      	str	r0, [r7, #36]	; 0x24
 8003e08:	00db      	lsls	r3, r3, #3
 8003e0a:	623b      	str	r3, [r7, #32]
 8003e0c:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8003e10:	eb13 0801 	adds.w	r8, r3, r1
 8003e14:	eb44 0902 	adc.w	r9, r4, r2
 8003e18:	4640      	mov	r0, r8
 8003e1a:	4649      	mov	r1, r9
 8003e1c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	f04f 0400 	mov.w	r4, #0
 8003e24:	00a2      	lsls	r2, r4, #2
 8003e26:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003e28:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003e2a:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 8003e2e:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003e30:	009b      	lsls	r3, r3, #2
 8003e32:	65bb      	str	r3, [r7, #88]	; 0x58
 8003e34:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003e38:	f7fc fe14 	bl	8000a64 <__aeabi_uldivmod>
 8003e3c:	4603      	mov	r3, r0
 8003e3e:	460c      	mov	r4, r1
 8003e40:	461a      	mov	r2, r3
 8003e42:	4ba4      	ldr	r3, [pc, #656]	; (80040d4 <UART_SetConfig+0x66c>)
 8003e44:	fba3 2302 	umull	r2, r3, r3, r2
 8003e48:	095b      	lsrs	r3, r3, #5
 8003e4a:	011d      	lsls	r5, r3, #4
 8003e4c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003e50:	4619      	mov	r1, r3
 8003e52:	f04f 0200 	mov.w	r2, #0
 8003e56:	460b      	mov	r3, r1
 8003e58:	4614      	mov	r4, r2
 8003e5a:	18db      	adds	r3, r3, r3
 8003e5c:	eb44 0404 	adc.w	r4, r4, r4
 8003e60:	185b      	adds	r3, r3, r1
 8003e62:	eb44 0402 	adc.w	r4, r4, r2
 8003e66:	00e0      	lsls	r0, r4, #3
 8003e68:	61f8      	str	r0, [r7, #28]
 8003e6a:	69f8      	ldr	r0, [r7, #28]
 8003e6c:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8003e70:	61f8      	str	r0, [r7, #28]
 8003e72:	00db      	lsls	r3, r3, #3
 8003e74:	61bb      	str	r3, [r7, #24]
 8003e76:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8003e7a:	eb13 0801 	adds.w	r8, r3, r1
 8003e7e:	eb44 0902 	adc.w	r9, r4, r2
 8003e82:	4640      	mov	r0, r8
 8003e84:	4649      	mov	r1, r9
 8003e86:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	f04f 0400 	mov.w	r4, #0
 8003e8e:	00a2      	lsls	r2, r4, #2
 8003e90:	657a      	str	r2, [r7, #84]	; 0x54
 8003e92:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003e94:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 8003e98:	657a      	str	r2, [r7, #84]	; 0x54
 8003e9a:	009b      	lsls	r3, r3, #2
 8003e9c:	653b      	str	r3, [r7, #80]	; 0x50
 8003e9e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003ea2:	f7fc fddf 	bl	8000a64 <__aeabi_uldivmod>
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	460c      	mov	r4, r1
 8003eaa:	461a      	mov	r2, r3
 8003eac:	4b89      	ldr	r3, [pc, #548]	; (80040d4 <UART_SetConfig+0x66c>)
 8003eae:	fba3 1302 	umull	r1, r3, r3, r2
 8003eb2:	095b      	lsrs	r3, r3, #5
 8003eb4:	2164      	movs	r1, #100	; 0x64
 8003eb6:	fb01 f303 	mul.w	r3, r1, r3
 8003eba:	1ad3      	subs	r3, r2, r3
 8003ebc:	011b      	lsls	r3, r3, #4
 8003ebe:	3332      	adds	r3, #50	; 0x32
 8003ec0:	4a84      	ldr	r2, [pc, #528]	; (80040d4 <UART_SetConfig+0x66c>)
 8003ec2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ec6:	095b      	lsrs	r3, r3, #5
 8003ec8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ecc:	441d      	add	r5, r3
 8003ece:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003ed2:	4619      	mov	r1, r3
 8003ed4:	f04f 0200 	mov.w	r2, #0
 8003ed8:	460b      	mov	r3, r1
 8003eda:	4614      	mov	r4, r2
 8003edc:	18db      	adds	r3, r3, r3
 8003ede:	eb44 0404 	adc.w	r4, r4, r4
 8003ee2:	185b      	adds	r3, r3, r1
 8003ee4:	eb44 0402 	adc.w	r4, r4, r2
 8003ee8:	00e0      	lsls	r0, r4, #3
 8003eea:	6178      	str	r0, [r7, #20]
 8003eec:	6978      	ldr	r0, [r7, #20]
 8003eee:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8003ef2:	6178      	str	r0, [r7, #20]
 8003ef4:	00db      	lsls	r3, r3, #3
 8003ef6:	613b      	str	r3, [r7, #16]
 8003ef8:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8003efc:	eb13 0801 	adds.w	r8, r3, r1
 8003f00:	eb44 0902 	adc.w	r9, r4, r2
 8003f04:	4640      	mov	r0, r8
 8003f06:	4649      	mov	r1, r9
 8003f08:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	f04f 0400 	mov.w	r4, #0
 8003f10:	00a2      	lsls	r2, r4, #2
 8003f12:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003f14:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003f16:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 8003f1a:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003f1c:	009b      	lsls	r3, r3, #2
 8003f1e:	64bb      	str	r3, [r7, #72]	; 0x48
 8003f20:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003f24:	f7fc fd9e 	bl	8000a64 <__aeabi_uldivmod>
 8003f28:	4603      	mov	r3, r0
 8003f2a:	460c      	mov	r4, r1
 8003f2c:	461a      	mov	r2, r3
 8003f2e:	4b69      	ldr	r3, [pc, #420]	; (80040d4 <UART_SetConfig+0x66c>)
 8003f30:	fba3 1302 	umull	r1, r3, r3, r2
 8003f34:	095b      	lsrs	r3, r3, #5
 8003f36:	2164      	movs	r1, #100	; 0x64
 8003f38:	fb01 f303 	mul.w	r3, r1, r3
 8003f3c:	1ad3      	subs	r3, r2, r3
 8003f3e:	011b      	lsls	r3, r3, #4
 8003f40:	3332      	adds	r3, #50	; 0x32
 8003f42:	4a64      	ldr	r2, [pc, #400]	; (80040d4 <UART_SetConfig+0x66c>)
 8003f44:	fba2 2303 	umull	r2, r3, r2, r3
 8003f48:	095b      	lsrs	r3, r3, #5
 8003f4a:	f003 030f 	and.w	r3, r3, #15
 8003f4e:	442b      	add	r3, r5
 8003f50:	60b3      	str	r3, [r6, #8]
 8003f52:	e0c1      	b.n	80040d8 <UART_SetConfig+0x670>
      pclk = HAL_RCC_GetPCLK1Freq();
 8003f54:	f7ff fc30 	bl	80037b8 <HAL_RCC_GetPCLK1Freq>
 8003f58:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003f5c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	65bb      	str	r3, [r7, #88]	; 0x58
 8003f62:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003f66:	4619      	mov	r1, r3
 8003f68:	f04f 0200 	mov.w	r2, #0
 8003f6c:	460b      	mov	r3, r1
 8003f6e:	4614      	mov	r4, r2
 8003f70:	18db      	adds	r3, r3, r3
 8003f72:	eb44 0404 	adc.w	r4, r4, r4
 8003f76:	185b      	adds	r3, r3, r1
 8003f78:	eb44 0402 	adc.w	r4, r4, r2
 8003f7c:	00e6      	lsls	r6, r4, #3
 8003f7e:	ea46 7653 	orr.w	r6, r6, r3, lsr #29
 8003f82:	00dd      	lsls	r5, r3, #3
 8003f84:	462b      	mov	r3, r5
 8003f86:	4634      	mov	r4, r6
 8003f88:	185d      	adds	r5, r3, r1
 8003f8a:	eb44 0602 	adc.w	r6, r4, r2
 8003f8e:	4628      	mov	r0, r5
 8003f90:	4631      	mov	r1, r6
 8003f92:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003f94:	685b      	ldr	r3, [r3, #4]
 8003f96:	f04f 0400 	mov.w	r4, #0
 8003f9a:	00a5      	lsls	r5, r4, #2
 8003f9c:	677d      	str	r5, [r7, #116]	; 0x74
 8003f9e:	6f7d      	ldr	r5, [r7, #116]	; 0x74
 8003fa0:	ea45 7593 	orr.w	r5, r5, r3, lsr #30
 8003fa4:	677d      	str	r5, [r7, #116]	; 0x74
 8003fa6:	009c      	lsls	r4, r3, #2
 8003fa8:	673c      	str	r4, [r7, #112]	; 0x70
 8003faa:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8003fae:	f7fc fd59 	bl	8000a64 <__aeabi_uldivmod>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	460c      	mov	r4, r1
 8003fb6:	461a      	mov	r2, r3
 8003fb8:	4b46      	ldr	r3, [pc, #280]	; (80040d4 <UART_SetConfig+0x66c>)
 8003fba:	fba3 1302 	umull	r1, r3, r3, r2
 8003fbe:	095b      	lsrs	r3, r3, #5
 8003fc0:	011d      	lsls	r5, r3, #4
 8003fc2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003fc6:	4619      	mov	r1, r3
 8003fc8:	f04f 0200 	mov.w	r2, #0
 8003fcc:	460b      	mov	r3, r1
 8003fce:	4614      	mov	r4, r2
 8003fd0:	18db      	adds	r3, r3, r3
 8003fd2:	eb44 0404 	adc.w	r4, r4, r4
 8003fd6:	185b      	adds	r3, r3, r1
 8003fd8:	eb44 0402 	adc.w	r4, r4, r2
 8003fdc:	00e0      	lsls	r0, r4, #3
 8003fde:	60f8      	str	r0, [r7, #12]
 8003fe0:	68f8      	ldr	r0, [r7, #12]
 8003fe2:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8003fe6:	60f8      	str	r0, [r7, #12]
 8003fe8:	00d8      	lsls	r0, r3, #3
 8003fea:	60b8      	str	r0, [r7, #8]
 8003fec:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8003ff0:	eb13 0801 	adds.w	r8, r3, r1
 8003ff4:	eb44 0902 	adc.w	r9, r4, r2
 8003ff8:	4640      	mov	r0, r8
 8003ffa:	4649      	mov	r1, r9
 8003ffc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	f04f 0400 	mov.w	r4, #0
 8004004:	00a6      	lsls	r6, r4, #2
 8004006:	66fe      	str	r6, [r7, #108]	; 0x6c
 8004008:	6efe      	ldr	r6, [r7, #108]	; 0x6c
 800400a:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
 800400e:	66fe      	str	r6, [r7, #108]	; 0x6c
 8004010:	009c      	lsls	r4, r3, #2
 8004012:	66bc      	str	r4, [r7, #104]	; 0x68
 8004014:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8004018:	f7fc fd24 	bl	8000a64 <__aeabi_uldivmod>
 800401c:	4603      	mov	r3, r0
 800401e:	460c      	mov	r4, r1
 8004020:	461a      	mov	r2, r3
 8004022:	4b2c      	ldr	r3, [pc, #176]	; (80040d4 <UART_SetConfig+0x66c>)
 8004024:	fba3 1302 	umull	r1, r3, r3, r2
 8004028:	095b      	lsrs	r3, r3, #5
 800402a:	2164      	movs	r1, #100	; 0x64
 800402c:	fb01 f303 	mul.w	r3, r1, r3
 8004030:	1ad3      	subs	r3, r2, r3
 8004032:	011b      	lsls	r3, r3, #4
 8004034:	3332      	adds	r3, #50	; 0x32
 8004036:	4a27      	ldr	r2, [pc, #156]	; (80040d4 <UART_SetConfig+0x66c>)
 8004038:	fba2 1303 	umull	r1, r3, r2, r3
 800403c:	095b      	lsrs	r3, r3, #5
 800403e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004042:	441d      	add	r5, r3
 8004044:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004048:	4619      	mov	r1, r3
 800404a:	f04f 0200 	mov.w	r2, #0
 800404e:	460b      	mov	r3, r1
 8004050:	4614      	mov	r4, r2
 8004052:	18db      	adds	r3, r3, r3
 8004054:	eb44 0404 	adc.w	r4, r4, r4
 8004058:	185b      	adds	r3, r3, r1
 800405a:	eb44 0402 	adc.w	r4, r4, r2
 800405e:	00e0      	lsls	r0, r4, #3
 8004060:	6078      	str	r0, [r7, #4]
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8004068:	6078      	str	r0, [r7, #4]
 800406a:	00d8      	lsls	r0, r3, #3
 800406c:	6038      	str	r0, [r7, #0]
 800406e:	e897 0018 	ldmia.w	r7, {r3, r4}
 8004072:	eb13 0801 	adds.w	r8, r3, r1
 8004076:	eb44 0902 	adc.w	r9, r4, r2
 800407a:	4640      	mov	r0, r8
 800407c:	4649      	mov	r1, r9
 800407e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	f04f 0400 	mov.w	r4, #0
 8004086:	00a6      	lsls	r6, r4, #2
 8004088:	667e      	str	r6, [r7, #100]	; 0x64
 800408a:	6e7e      	ldr	r6, [r7, #100]	; 0x64
 800408c:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
 8004090:	667e      	str	r6, [r7, #100]	; 0x64
 8004092:	009c      	lsls	r4, r3, #2
 8004094:	663c      	str	r4, [r7, #96]	; 0x60
 8004096:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800409a:	f7fc fce3 	bl	8000a64 <__aeabi_uldivmod>
 800409e:	4603      	mov	r3, r0
 80040a0:	460c      	mov	r4, r1
 80040a2:	461a      	mov	r2, r3
 80040a4:	4b0b      	ldr	r3, [pc, #44]	; (80040d4 <UART_SetConfig+0x66c>)
 80040a6:	fba3 1302 	umull	r1, r3, r3, r2
 80040aa:	095b      	lsrs	r3, r3, #5
 80040ac:	2164      	movs	r1, #100	; 0x64
 80040ae:	fb01 f303 	mul.w	r3, r1, r3
 80040b2:	1ad3      	subs	r3, r2, r3
 80040b4:	011b      	lsls	r3, r3, #4
 80040b6:	3332      	adds	r3, #50	; 0x32
 80040b8:	4a06      	ldr	r2, [pc, #24]	; (80040d4 <UART_SetConfig+0x66c>)
 80040ba:	fba2 1303 	umull	r1, r3, r2, r3
 80040be:	095b      	lsrs	r3, r3, #5
 80040c0:	f003 030f 	and.w	r3, r3, #15
 80040c4:	442b      	add	r3, r5
 80040c6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80040c8:	6093      	str	r3, [r2, #8]
}
 80040ca:	e005      	b.n	80040d8 <UART_SetConfig+0x670>
 80040cc:	40011000 	.word	0x40011000
 80040d0:	40011400 	.word	0x40011400
 80040d4:	51eb851f 	.word	0x51eb851f
 80040d8:	bf00      	nop
 80040da:	378c      	adds	r7, #140	; 0x8c
 80040dc:	46bd      	mov	sp, r7
 80040de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80040e2:	bf00      	nop

080040e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80040e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800411c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80040e8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80040ea:	e003      	b.n	80040f4 <LoopCopyDataInit>

080040ec <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80040ec:	4b0c      	ldr	r3, [pc, #48]	; (8004120 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80040ee:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80040f0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80040f2:	3104      	adds	r1, #4

080040f4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80040f4:	480b      	ldr	r0, [pc, #44]	; (8004124 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80040f6:	4b0c      	ldr	r3, [pc, #48]	; (8004128 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80040f8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80040fa:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80040fc:	d3f6      	bcc.n	80040ec <CopyDataInit>
  ldr  r2, =_sbss
 80040fe:	4a0b      	ldr	r2, [pc, #44]	; (800412c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004100:	e002      	b.n	8004108 <LoopFillZerobss>

08004102 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004102:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004104:	f842 3b04 	str.w	r3, [r2], #4

08004108 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004108:	4b09      	ldr	r3, [pc, #36]	; (8004130 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800410a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800410c:	d3f9      	bcc.n	8004102 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800410e:	f7fd fc4b 	bl	80019a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004112:	f000 f81f 	bl	8004154 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004116:	f7fc ff73 	bl	8001000 <main>
  bx  lr    
 800411a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800411c:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 8004120:	08004b90 	.word	0x08004b90
  ldr  r0, =_sdata
 8004124:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004128:	2000007c 	.word	0x2000007c
  ldr  r2, =_sbss
 800412c:	2000007c 	.word	0x2000007c
  ldr  r3, = _ebss
 8004130:	200001cc 	.word	0x200001cc

08004134 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004134:	e7fe      	b.n	8004134 <ADC_IRQHandler>
	...

08004138 <calloc>:
 8004138:	4b02      	ldr	r3, [pc, #8]	; (8004144 <calloc+0xc>)
 800413a:	460a      	mov	r2, r1
 800413c:	4601      	mov	r1, r0
 800413e:	6818      	ldr	r0, [r3, #0]
 8004140:	f000 b83c 	b.w	80041bc <_calloc_r>
 8004144:	20000018 	.word	0x20000018

08004148 <__errno>:
 8004148:	4b01      	ldr	r3, [pc, #4]	; (8004150 <__errno+0x8>)
 800414a:	6818      	ldr	r0, [r3, #0]
 800414c:	4770      	bx	lr
 800414e:	bf00      	nop
 8004150:	20000018 	.word	0x20000018

08004154 <__libc_init_array>:
 8004154:	b570      	push	{r4, r5, r6, lr}
 8004156:	4e0d      	ldr	r6, [pc, #52]	; (800418c <__libc_init_array+0x38>)
 8004158:	4c0d      	ldr	r4, [pc, #52]	; (8004190 <__libc_init_array+0x3c>)
 800415a:	1ba4      	subs	r4, r4, r6
 800415c:	10a4      	asrs	r4, r4, #2
 800415e:	2500      	movs	r5, #0
 8004160:	42a5      	cmp	r5, r4
 8004162:	d109      	bne.n	8004178 <__libc_init_array+0x24>
 8004164:	4e0b      	ldr	r6, [pc, #44]	; (8004194 <__libc_init_array+0x40>)
 8004166:	4c0c      	ldr	r4, [pc, #48]	; (8004198 <__libc_init_array+0x44>)
 8004168:	f000 fc5a 	bl	8004a20 <_init>
 800416c:	1ba4      	subs	r4, r4, r6
 800416e:	10a4      	asrs	r4, r4, #2
 8004170:	2500      	movs	r5, #0
 8004172:	42a5      	cmp	r5, r4
 8004174:	d105      	bne.n	8004182 <__libc_init_array+0x2e>
 8004176:	bd70      	pop	{r4, r5, r6, pc}
 8004178:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800417c:	4798      	blx	r3
 800417e:	3501      	adds	r5, #1
 8004180:	e7ee      	b.n	8004160 <__libc_init_array+0xc>
 8004182:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004186:	4798      	blx	r3
 8004188:	3501      	adds	r5, #1
 800418a:	e7f2      	b.n	8004172 <__libc_init_array+0x1e>
 800418c:	08004b88 	.word	0x08004b88
 8004190:	08004b88 	.word	0x08004b88
 8004194:	08004b88 	.word	0x08004b88
 8004198:	08004b8c 	.word	0x08004b8c

0800419c <malloc>:
 800419c:	4b02      	ldr	r3, [pc, #8]	; (80041a8 <malloc+0xc>)
 800419e:	4601      	mov	r1, r0
 80041a0:	6818      	ldr	r0, [r3, #0]
 80041a2:	f000 b867 	b.w	8004274 <_malloc_r>
 80041a6:	bf00      	nop
 80041a8:	20000018 	.word	0x20000018

080041ac <memset>:
 80041ac:	4402      	add	r2, r0
 80041ae:	4603      	mov	r3, r0
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d100      	bne.n	80041b6 <memset+0xa>
 80041b4:	4770      	bx	lr
 80041b6:	f803 1b01 	strb.w	r1, [r3], #1
 80041ba:	e7f9      	b.n	80041b0 <memset+0x4>

080041bc <_calloc_r>:
 80041bc:	b538      	push	{r3, r4, r5, lr}
 80041be:	fb02 f401 	mul.w	r4, r2, r1
 80041c2:	4621      	mov	r1, r4
 80041c4:	f000 f856 	bl	8004274 <_malloc_r>
 80041c8:	4605      	mov	r5, r0
 80041ca:	b118      	cbz	r0, 80041d4 <_calloc_r+0x18>
 80041cc:	4622      	mov	r2, r4
 80041ce:	2100      	movs	r1, #0
 80041d0:	f7ff ffec 	bl	80041ac <memset>
 80041d4:	4628      	mov	r0, r5
 80041d6:	bd38      	pop	{r3, r4, r5, pc}

080041d8 <_free_r>:
 80041d8:	b538      	push	{r3, r4, r5, lr}
 80041da:	4605      	mov	r5, r0
 80041dc:	2900      	cmp	r1, #0
 80041de:	d045      	beq.n	800426c <_free_r+0x94>
 80041e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80041e4:	1f0c      	subs	r4, r1, #4
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	bfb8      	it	lt
 80041ea:	18e4      	addlt	r4, r4, r3
 80041ec:	f000 f8dc 	bl	80043a8 <__malloc_lock>
 80041f0:	4a1f      	ldr	r2, [pc, #124]	; (8004270 <_free_r+0x98>)
 80041f2:	6813      	ldr	r3, [r2, #0]
 80041f4:	4610      	mov	r0, r2
 80041f6:	b933      	cbnz	r3, 8004206 <_free_r+0x2e>
 80041f8:	6063      	str	r3, [r4, #4]
 80041fa:	6014      	str	r4, [r2, #0]
 80041fc:	4628      	mov	r0, r5
 80041fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004202:	f000 b8d2 	b.w	80043aa <__malloc_unlock>
 8004206:	42a3      	cmp	r3, r4
 8004208:	d90c      	bls.n	8004224 <_free_r+0x4c>
 800420a:	6821      	ldr	r1, [r4, #0]
 800420c:	1862      	adds	r2, r4, r1
 800420e:	4293      	cmp	r3, r2
 8004210:	bf04      	itt	eq
 8004212:	681a      	ldreq	r2, [r3, #0]
 8004214:	685b      	ldreq	r3, [r3, #4]
 8004216:	6063      	str	r3, [r4, #4]
 8004218:	bf04      	itt	eq
 800421a:	1852      	addeq	r2, r2, r1
 800421c:	6022      	streq	r2, [r4, #0]
 800421e:	6004      	str	r4, [r0, #0]
 8004220:	e7ec      	b.n	80041fc <_free_r+0x24>
 8004222:	4613      	mov	r3, r2
 8004224:	685a      	ldr	r2, [r3, #4]
 8004226:	b10a      	cbz	r2, 800422c <_free_r+0x54>
 8004228:	42a2      	cmp	r2, r4
 800422a:	d9fa      	bls.n	8004222 <_free_r+0x4a>
 800422c:	6819      	ldr	r1, [r3, #0]
 800422e:	1858      	adds	r0, r3, r1
 8004230:	42a0      	cmp	r0, r4
 8004232:	d10b      	bne.n	800424c <_free_r+0x74>
 8004234:	6820      	ldr	r0, [r4, #0]
 8004236:	4401      	add	r1, r0
 8004238:	1858      	adds	r0, r3, r1
 800423a:	4282      	cmp	r2, r0
 800423c:	6019      	str	r1, [r3, #0]
 800423e:	d1dd      	bne.n	80041fc <_free_r+0x24>
 8004240:	6810      	ldr	r0, [r2, #0]
 8004242:	6852      	ldr	r2, [r2, #4]
 8004244:	605a      	str	r2, [r3, #4]
 8004246:	4401      	add	r1, r0
 8004248:	6019      	str	r1, [r3, #0]
 800424a:	e7d7      	b.n	80041fc <_free_r+0x24>
 800424c:	d902      	bls.n	8004254 <_free_r+0x7c>
 800424e:	230c      	movs	r3, #12
 8004250:	602b      	str	r3, [r5, #0]
 8004252:	e7d3      	b.n	80041fc <_free_r+0x24>
 8004254:	6820      	ldr	r0, [r4, #0]
 8004256:	1821      	adds	r1, r4, r0
 8004258:	428a      	cmp	r2, r1
 800425a:	bf04      	itt	eq
 800425c:	6811      	ldreq	r1, [r2, #0]
 800425e:	6852      	ldreq	r2, [r2, #4]
 8004260:	6062      	str	r2, [r4, #4]
 8004262:	bf04      	itt	eq
 8004264:	1809      	addeq	r1, r1, r0
 8004266:	6021      	streq	r1, [r4, #0]
 8004268:	605c      	str	r4, [r3, #4]
 800426a:	e7c7      	b.n	80041fc <_free_r+0x24>
 800426c:	bd38      	pop	{r3, r4, r5, pc}
 800426e:	bf00      	nop
 8004270:	2000009c 	.word	0x2000009c

08004274 <_malloc_r>:
 8004274:	b570      	push	{r4, r5, r6, lr}
 8004276:	1ccd      	adds	r5, r1, #3
 8004278:	f025 0503 	bic.w	r5, r5, #3
 800427c:	3508      	adds	r5, #8
 800427e:	2d0c      	cmp	r5, #12
 8004280:	bf38      	it	cc
 8004282:	250c      	movcc	r5, #12
 8004284:	2d00      	cmp	r5, #0
 8004286:	4606      	mov	r6, r0
 8004288:	db01      	blt.n	800428e <_malloc_r+0x1a>
 800428a:	42a9      	cmp	r1, r5
 800428c:	d903      	bls.n	8004296 <_malloc_r+0x22>
 800428e:	230c      	movs	r3, #12
 8004290:	6033      	str	r3, [r6, #0]
 8004292:	2000      	movs	r0, #0
 8004294:	bd70      	pop	{r4, r5, r6, pc}
 8004296:	f000 f887 	bl	80043a8 <__malloc_lock>
 800429a:	4a23      	ldr	r2, [pc, #140]	; (8004328 <_malloc_r+0xb4>)
 800429c:	6814      	ldr	r4, [r2, #0]
 800429e:	4621      	mov	r1, r4
 80042a0:	b991      	cbnz	r1, 80042c8 <_malloc_r+0x54>
 80042a2:	4c22      	ldr	r4, [pc, #136]	; (800432c <_malloc_r+0xb8>)
 80042a4:	6823      	ldr	r3, [r4, #0]
 80042a6:	b91b      	cbnz	r3, 80042b0 <_malloc_r+0x3c>
 80042a8:	4630      	mov	r0, r6
 80042aa:	f000 f841 	bl	8004330 <_sbrk_r>
 80042ae:	6020      	str	r0, [r4, #0]
 80042b0:	4629      	mov	r1, r5
 80042b2:	4630      	mov	r0, r6
 80042b4:	f000 f83c 	bl	8004330 <_sbrk_r>
 80042b8:	1c43      	adds	r3, r0, #1
 80042ba:	d126      	bne.n	800430a <_malloc_r+0x96>
 80042bc:	230c      	movs	r3, #12
 80042be:	6033      	str	r3, [r6, #0]
 80042c0:	4630      	mov	r0, r6
 80042c2:	f000 f872 	bl	80043aa <__malloc_unlock>
 80042c6:	e7e4      	b.n	8004292 <_malloc_r+0x1e>
 80042c8:	680b      	ldr	r3, [r1, #0]
 80042ca:	1b5b      	subs	r3, r3, r5
 80042cc:	d41a      	bmi.n	8004304 <_malloc_r+0x90>
 80042ce:	2b0b      	cmp	r3, #11
 80042d0:	d90f      	bls.n	80042f2 <_malloc_r+0x7e>
 80042d2:	600b      	str	r3, [r1, #0]
 80042d4:	50cd      	str	r5, [r1, r3]
 80042d6:	18cc      	adds	r4, r1, r3
 80042d8:	4630      	mov	r0, r6
 80042da:	f000 f866 	bl	80043aa <__malloc_unlock>
 80042de:	f104 000b 	add.w	r0, r4, #11
 80042e2:	1d23      	adds	r3, r4, #4
 80042e4:	f020 0007 	bic.w	r0, r0, #7
 80042e8:	1ac3      	subs	r3, r0, r3
 80042ea:	d01b      	beq.n	8004324 <_malloc_r+0xb0>
 80042ec:	425a      	negs	r2, r3
 80042ee:	50e2      	str	r2, [r4, r3]
 80042f0:	bd70      	pop	{r4, r5, r6, pc}
 80042f2:	428c      	cmp	r4, r1
 80042f4:	bf0d      	iteet	eq
 80042f6:	6863      	ldreq	r3, [r4, #4]
 80042f8:	684b      	ldrne	r3, [r1, #4]
 80042fa:	6063      	strne	r3, [r4, #4]
 80042fc:	6013      	streq	r3, [r2, #0]
 80042fe:	bf18      	it	ne
 8004300:	460c      	movne	r4, r1
 8004302:	e7e9      	b.n	80042d8 <_malloc_r+0x64>
 8004304:	460c      	mov	r4, r1
 8004306:	6849      	ldr	r1, [r1, #4]
 8004308:	e7ca      	b.n	80042a0 <_malloc_r+0x2c>
 800430a:	1cc4      	adds	r4, r0, #3
 800430c:	f024 0403 	bic.w	r4, r4, #3
 8004310:	42a0      	cmp	r0, r4
 8004312:	d005      	beq.n	8004320 <_malloc_r+0xac>
 8004314:	1a21      	subs	r1, r4, r0
 8004316:	4630      	mov	r0, r6
 8004318:	f000 f80a 	bl	8004330 <_sbrk_r>
 800431c:	3001      	adds	r0, #1
 800431e:	d0cd      	beq.n	80042bc <_malloc_r+0x48>
 8004320:	6025      	str	r5, [r4, #0]
 8004322:	e7d9      	b.n	80042d8 <_malloc_r+0x64>
 8004324:	bd70      	pop	{r4, r5, r6, pc}
 8004326:	bf00      	nop
 8004328:	2000009c 	.word	0x2000009c
 800432c:	200000a0 	.word	0x200000a0

08004330 <_sbrk_r>:
 8004330:	b538      	push	{r3, r4, r5, lr}
 8004332:	4c06      	ldr	r4, [pc, #24]	; (800434c <_sbrk_r+0x1c>)
 8004334:	2300      	movs	r3, #0
 8004336:	4605      	mov	r5, r0
 8004338:	4608      	mov	r0, r1
 800433a:	6023      	str	r3, [r4, #0]
 800433c:	f7fd fb08 	bl	8001950 <_sbrk>
 8004340:	1c43      	adds	r3, r0, #1
 8004342:	d102      	bne.n	800434a <_sbrk_r+0x1a>
 8004344:	6823      	ldr	r3, [r4, #0]
 8004346:	b103      	cbz	r3, 800434a <_sbrk_r+0x1a>
 8004348:	602b      	str	r3, [r5, #0]
 800434a:	bd38      	pop	{r3, r4, r5, pc}
 800434c:	200001c8 	.word	0x200001c8

08004350 <siprintf>:
 8004350:	b40e      	push	{r1, r2, r3}
 8004352:	b500      	push	{lr}
 8004354:	b09c      	sub	sp, #112	; 0x70
 8004356:	f44f 7102 	mov.w	r1, #520	; 0x208
 800435a:	ab1d      	add	r3, sp, #116	; 0x74
 800435c:	f8ad 1014 	strh.w	r1, [sp, #20]
 8004360:	9002      	str	r0, [sp, #8]
 8004362:	9006      	str	r0, [sp, #24]
 8004364:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004368:	480a      	ldr	r0, [pc, #40]	; (8004394 <siprintf+0x44>)
 800436a:	9104      	str	r1, [sp, #16]
 800436c:	9107      	str	r1, [sp, #28]
 800436e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004372:	f853 2b04 	ldr.w	r2, [r3], #4
 8004376:	f8ad 1016 	strh.w	r1, [sp, #22]
 800437a:	6800      	ldr	r0, [r0, #0]
 800437c:	9301      	str	r3, [sp, #4]
 800437e:	a902      	add	r1, sp, #8
 8004380:	f000 f870 	bl	8004464 <_svfiprintf_r>
 8004384:	9b02      	ldr	r3, [sp, #8]
 8004386:	2200      	movs	r2, #0
 8004388:	701a      	strb	r2, [r3, #0]
 800438a:	b01c      	add	sp, #112	; 0x70
 800438c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004390:	b003      	add	sp, #12
 8004392:	4770      	bx	lr
 8004394:	20000018 	.word	0x20000018

08004398 <strcpy>:
 8004398:	4603      	mov	r3, r0
 800439a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800439e:	f803 2b01 	strb.w	r2, [r3], #1
 80043a2:	2a00      	cmp	r2, #0
 80043a4:	d1f9      	bne.n	800439a <strcpy+0x2>
 80043a6:	4770      	bx	lr

080043a8 <__malloc_lock>:
 80043a8:	4770      	bx	lr

080043aa <__malloc_unlock>:
 80043aa:	4770      	bx	lr

080043ac <__ssputs_r>:
 80043ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043b0:	688e      	ldr	r6, [r1, #8]
 80043b2:	429e      	cmp	r6, r3
 80043b4:	4682      	mov	sl, r0
 80043b6:	460c      	mov	r4, r1
 80043b8:	4691      	mov	r9, r2
 80043ba:	4698      	mov	r8, r3
 80043bc:	d835      	bhi.n	800442a <__ssputs_r+0x7e>
 80043be:	898a      	ldrh	r2, [r1, #12]
 80043c0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80043c4:	d031      	beq.n	800442a <__ssputs_r+0x7e>
 80043c6:	6825      	ldr	r5, [r4, #0]
 80043c8:	6909      	ldr	r1, [r1, #16]
 80043ca:	1a6f      	subs	r7, r5, r1
 80043cc:	6965      	ldr	r5, [r4, #20]
 80043ce:	2302      	movs	r3, #2
 80043d0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80043d4:	fb95 f5f3 	sdiv	r5, r5, r3
 80043d8:	f108 0301 	add.w	r3, r8, #1
 80043dc:	443b      	add	r3, r7
 80043de:	429d      	cmp	r5, r3
 80043e0:	bf38      	it	cc
 80043e2:	461d      	movcc	r5, r3
 80043e4:	0553      	lsls	r3, r2, #21
 80043e6:	d531      	bpl.n	800444c <__ssputs_r+0xa0>
 80043e8:	4629      	mov	r1, r5
 80043ea:	f7ff ff43 	bl	8004274 <_malloc_r>
 80043ee:	4606      	mov	r6, r0
 80043f0:	b950      	cbnz	r0, 8004408 <__ssputs_r+0x5c>
 80043f2:	230c      	movs	r3, #12
 80043f4:	f8ca 3000 	str.w	r3, [sl]
 80043f8:	89a3      	ldrh	r3, [r4, #12]
 80043fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80043fe:	81a3      	strh	r3, [r4, #12]
 8004400:	f04f 30ff 	mov.w	r0, #4294967295
 8004404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004408:	463a      	mov	r2, r7
 800440a:	6921      	ldr	r1, [r4, #16]
 800440c:	f000 fab4 	bl	8004978 <memcpy>
 8004410:	89a3      	ldrh	r3, [r4, #12]
 8004412:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004416:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800441a:	81a3      	strh	r3, [r4, #12]
 800441c:	6126      	str	r6, [r4, #16]
 800441e:	6165      	str	r5, [r4, #20]
 8004420:	443e      	add	r6, r7
 8004422:	1bed      	subs	r5, r5, r7
 8004424:	6026      	str	r6, [r4, #0]
 8004426:	60a5      	str	r5, [r4, #8]
 8004428:	4646      	mov	r6, r8
 800442a:	4546      	cmp	r6, r8
 800442c:	bf28      	it	cs
 800442e:	4646      	movcs	r6, r8
 8004430:	4632      	mov	r2, r6
 8004432:	4649      	mov	r1, r9
 8004434:	6820      	ldr	r0, [r4, #0]
 8004436:	f000 faaa 	bl	800498e <memmove>
 800443a:	68a3      	ldr	r3, [r4, #8]
 800443c:	1b9b      	subs	r3, r3, r6
 800443e:	60a3      	str	r3, [r4, #8]
 8004440:	6823      	ldr	r3, [r4, #0]
 8004442:	441e      	add	r6, r3
 8004444:	6026      	str	r6, [r4, #0]
 8004446:	2000      	movs	r0, #0
 8004448:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800444c:	462a      	mov	r2, r5
 800444e:	f000 fab8 	bl	80049c2 <_realloc_r>
 8004452:	4606      	mov	r6, r0
 8004454:	2800      	cmp	r0, #0
 8004456:	d1e1      	bne.n	800441c <__ssputs_r+0x70>
 8004458:	6921      	ldr	r1, [r4, #16]
 800445a:	4650      	mov	r0, sl
 800445c:	f7ff febc 	bl	80041d8 <_free_r>
 8004460:	e7c7      	b.n	80043f2 <__ssputs_r+0x46>
	...

08004464 <_svfiprintf_r>:
 8004464:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004468:	b09d      	sub	sp, #116	; 0x74
 800446a:	4680      	mov	r8, r0
 800446c:	9303      	str	r3, [sp, #12]
 800446e:	898b      	ldrh	r3, [r1, #12]
 8004470:	061c      	lsls	r4, r3, #24
 8004472:	460d      	mov	r5, r1
 8004474:	4616      	mov	r6, r2
 8004476:	d50f      	bpl.n	8004498 <_svfiprintf_r+0x34>
 8004478:	690b      	ldr	r3, [r1, #16]
 800447a:	b96b      	cbnz	r3, 8004498 <_svfiprintf_r+0x34>
 800447c:	2140      	movs	r1, #64	; 0x40
 800447e:	f7ff fef9 	bl	8004274 <_malloc_r>
 8004482:	6028      	str	r0, [r5, #0]
 8004484:	6128      	str	r0, [r5, #16]
 8004486:	b928      	cbnz	r0, 8004494 <_svfiprintf_r+0x30>
 8004488:	230c      	movs	r3, #12
 800448a:	f8c8 3000 	str.w	r3, [r8]
 800448e:	f04f 30ff 	mov.w	r0, #4294967295
 8004492:	e0c5      	b.n	8004620 <_svfiprintf_r+0x1bc>
 8004494:	2340      	movs	r3, #64	; 0x40
 8004496:	616b      	str	r3, [r5, #20]
 8004498:	2300      	movs	r3, #0
 800449a:	9309      	str	r3, [sp, #36]	; 0x24
 800449c:	2320      	movs	r3, #32
 800449e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80044a2:	2330      	movs	r3, #48	; 0x30
 80044a4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80044a8:	f04f 0b01 	mov.w	fp, #1
 80044ac:	4637      	mov	r7, r6
 80044ae:	463c      	mov	r4, r7
 80044b0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d13c      	bne.n	8004532 <_svfiprintf_r+0xce>
 80044b8:	ebb7 0a06 	subs.w	sl, r7, r6
 80044bc:	d00b      	beq.n	80044d6 <_svfiprintf_r+0x72>
 80044be:	4653      	mov	r3, sl
 80044c0:	4632      	mov	r2, r6
 80044c2:	4629      	mov	r1, r5
 80044c4:	4640      	mov	r0, r8
 80044c6:	f7ff ff71 	bl	80043ac <__ssputs_r>
 80044ca:	3001      	adds	r0, #1
 80044cc:	f000 80a3 	beq.w	8004616 <_svfiprintf_r+0x1b2>
 80044d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80044d2:	4453      	add	r3, sl
 80044d4:	9309      	str	r3, [sp, #36]	; 0x24
 80044d6:	783b      	ldrb	r3, [r7, #0]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	f000 809c 	beq.w	8004616 <_svfiprintf_r+0x1b2>
 80044de:	2300      	movs	r3, #0
 80044e0:	f04f 32ff 	mov.w	r2, #4294967295
 80044e4:	9304      	str	r3, [sp, #16]
 80044e6:	9307      	str	r3, [sp, #28]
 80044e8:	9205      	str	r2, [sp, #20]
 80044ea:	9306      	str	r3, [sp, #24]
 80044ec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80044f0:	931a      	str	r3, [sp, #104]	; 0x68
 80044f2:	2205      	movs	r2, #5
 80044f4:	7821      	ldrb	r1, [r4, #0]
 80044f6:	4850      	ldr	r0, [pc, #320]	; (8004638 <_svfiprintf_r+0x1d4>)
 80044f8:	f7fb fe7a 	bl	80001f0 <memchr>
 80044fc:	1c67      	adds	r7, r4, #1
 80044fe:	9b04      	ldr	r3, [sp, #16]
 8004500:	b9d8      	cbnz	r0, 800453a <_svfiprintf_r+0xd6>
 8004502:	06d9      	lsls	r1, r3, #27
 8004504:	bf44      	itt	mi
 8004506:	2220      	movmi	r2, #32
 8004508:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800450c:	071a      	lsls	r2, r3, #28
 800450e:	bf44      	itt	mi
 8004510:	222b      	movmi	r2, #43	; 0x2b
 8004512:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004516:	7822      	ldrb	r2, [r4, #0]
 8004518:	2a2a      	cmp	r2, #42	; 0x2a
 800451a:	d016      	beq.n	800454a <_svfiprintf_r+0xe6>
 800451c:	9a07      	ldr	r2, [sp, #28]
 800451e:	2100      	movs	r1, #0
 8004520:	200a      	movs	r0, #10
 8004522:	4627      	mov	r7, r4
 8004524:	3401      	adds	r4, #1
 8004526:	783b      	ldrb	r3, [r7, #0]
 8004528:	3b30      	subs	r3, #48	; 0x30
 800452a:	2b09      	cmp	r3, #9
 800452c:	d951      	bls.n	80045d2 <_svfiprintf_r+0x16e>
 800452e:	b1c9      	cbz	r1, 8004564 <_svfiprintf_r+0x100>
 8004530:	e011      	b.n	8004556 <_svfiprintf_r+0xf2>
 8004532:	2b25      	cmp	r3, #37	; 0x25
 8004534:	d0c0      	beq.n	80044b8 <_svfiprintf_r+0x54>
 8004536:	4627      	mov	r7, r4
 8004538:	e7b9      	b.n	80044ae <_svfiprintf_r+0x4a>
 800453a:	4a3f      	ldr	r2, [pc, #252]	; (8004638 <_svfiprintf_r+0x1d4>)
 800453c:	1a80      	subs	r0, r0, r2
 800453e:	fa0b f000 	lsl.w	r0, fp, r0
 8004542:	4318      	orrs	r0, r3
 8004544:	9004      	str	r0, [sp, #16]
 8004546:	463c      	mov	r4, r7
 8004548:	e7d3      	b.n	80044f2 <_svfiprintf_r+0x8e>
 800454a:	9a03      	ldr	r2, [sp, #12]
 800454c:	1d11      	adds	r1, r2, #4
 800454e:	6812      	ldr	r2, [r2, #0]
 8004550:	9103      	str	r1, [sp, #12]
 8004552:	2a00      	cmp	r2, #0
 8004554:	db01      	blt.n	800455a <_svfiprintf_r+0xf6>
 8004556:	9207      	str	r2, [sp, #28]
 8004558:	e004      	b.n	8004564 <_svfiprintf_r+0x100>
 800455a:	4252      	negs	r2, r2
 800455c:	f043 0302 	orr.w	r3, r3, #2
 8004560:	9207      	str	r2, [sp, #28]
 8004562:	9304      	str	r3, [sp, #16]
 8004564:	783b      	ldrb	r3, [r7, #0]
 8004566:	2b2e      	cmp	r3, #46	; 0x2e
 8004568:	d10e      	bne.n	8004588 <_svfiprintf_r+0x124>
 800456a:	787b      	ldrb	r3, [r7, #1]
 800456c:	2b2a      	cmp	r3, #42	; 0x2a
 800456e:	f107 0101 	add.w	r1, r7, #1
 8004572:	d132      	bne.n	80045da <_svfiprintf_r+0x176>
 8004574:	9b03      	ldr	r3, [sp, #12]
 8004576:	1d1a      	adds	r2, r3, #4
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	9203      	str	r2, [sp, #12]
 800457c:	2b00      	cmp	r3, #0
 800457e:	bfb8      	it	lt
 8004580:	f04f 33ff 	movlt.w	r3, #4294967295
 8004584:	3702      	adds	r7, #2
 8004586:	9305      	str	r3, [sp, #20]
 8004588:	4c2c      	ldr	r4, [pc, #176]	; (800463c <_svfiprintf_r+0x1d8>)
 800458a:	7839      	ldrb	r1, [r7, #0]
 800458c:	2203      	movs	r2, #3
 800458e:	4620      	mov	r0, r4
 8004590:	f7fb fe2e 	bl	80001f0 <memchr>
 8004594:	b138      	cbz	r0, 80045a6 <_svfiprintf_r+0x142>
 8004596:	2340      	movs	r3, #64	; 0x40
 8004598:	1b00      	subs	r0, r0, r4
 800459a:	fa03 f000 	lsl.w	r0, r3, r0
 800459e:	9b04      	ldr	r3, [sp, #16]
 80045a0:	4303      	orrs	r3, r0
 80045a2:	9304      	str	r3, [sp, #16]
 80045a4:	3701      	adds	r7, #1
 80045a6:	7839      	ldrb	r1, [r7, #0]
 80045a8:	4825      	ldr	r0, [pc, #148]	; (8004640 <_svfiprintf_r+0x1dc>)
 80045aa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80045ae:	2206      	movs	r2, #6
 80045b0:	1c7e      	adds	r6, r7, #1
 80045b2:	f7fb fe1d 	bl	80001f0 <memchr>
 80045b6:	2800      	cmp	r0, #0
 80045b8:	d035      	beq.n	8004626 <_svfiprintf_r+0x1c2>
 80045ba:	4b22      	ldr	r3, [pc, #136]	; (8004644 <_svfiprintf_r+0x1e0>)
 80045bc:	b9fb      	cbnz	r3, 80045fe <_svfiprintf_r+0x19a>
 80045be:	9b03      	ldr	r3, [sp, #12]
 80045c0:	3307      	adds	r3, #7
 80045c2:	f023 0307 	bic.w	r3, r3, #7
 80045c6:	3308      	adds	r3, #8
 80045c8:	9303      	str	r3, [sp, #12]
 80045ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80045cc:	444b      	add	r3, r9
 80045ce:	9309      	str	r3, [sp, #36]	; 0x24
 80045d0:	e76c      	b.n	80044ac <_svfiprintf_r+0x48>
 80045d2:	fb00 3202 	mla	r2, r0, r2, r3
 80045d6:	2101      	movs	r1, #1
 80045d8:	e7a3      	b.n	8004522 <_svfiprintf_r+0xbe>
 80045da:	2300      	movs	r3, #0
 80045dc:	9305      	str	r3, [sp, #20]
 80045de:	4618      	mov	r0, r3
 80045e0:	240a      	movs	r4, #10
 80045e2:	460f      	mov	r7, r1
 80045e4:	3101      	adds	r1, #1
 80045e6:	783a      	ldrb	r2, [r7, #0]
 80045e8:	3a30      	subs	r2, #48	; 0x30
 80045ea:	2a09      	cmp	r2, #9
 80045ec:	d903      	bls.n	80045f6 <_svfiprintf_r+0x192>
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d0ca      	beq.n	8004588 <_svfiprintf_r+0x124>
 80045f2:	9005      	str	r0, [sp, #20]
 80045f4:	e7c8      	b.n	8004588 <_svfiprintf_r+0x124>
 80045f6:	fb04 2000 	mla	r0, r4, r0, r2
 80045fa:	2301      	movs	r3, #1
 80045fc:	e7f1      	b.n	80045e2 <_svfiprintf_r+0x17e>
 80045fe:	ab03      	add	r3, sp, #12
 8004600:	9300      	str	r3, [sp, #0]
 8004602:	462a      	mov	r2, r5
 8004604:	4b10      	ldr	r3, [pc, #64]	; (8004648 <_svfiprintf_r+0x1e4>)
 8004606:	a904      	add	r1, sp, #16
 8004608:	4640      	mov	r0, r8
 800460a:	f3af 8000 	nop.w
 800460e:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004612:	4681      	mov	r9, r0
 8004614:	d1d9      	bne.n	80045ca <_svfiprintf_r+0x166>
 8004616:	89ab      	ldrh	r3, [r5, #12]
 8004618:	065b      	lsls	r3, r3, #25
 800461a:	f53f af38 	bmi.w	800448e <_svfiprintf_r+0x2a>
 800461e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004620:	b01d      	add	sp, #116	; 0x74
 8004622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004626:	ab03      	add	r3, sp, #12
 8004628:	9300      	str	r3, [sp, #0]
 800462a:	462a      	mov	r2, r5
 800462c:	4b06      	ldr	r3, [pc, #24]	; (8004648 <_svfiprintf_r+0x1e4>)
 800462e:	a904      	add	r1, sp, #16
 8004630:	4640      	mov	r0, r8
 8004632:	f000 f881 	bl	8004738 <_printf_i>
 8004636:	e7ea      	b.n	800460e <_svfiprintf_r+0x1aa>
 8004638:	08004b4c 	.word	0x08004b4c
 800463c:	08004b52 	.word	0x08004b52
 8004640:	08004b56 	.word	0x08004b56
 8004644:	00000000 	.word	0x00000000
 8004648:	080043ad 	.word	0x080043ad

0800464c <_printf_common>:
 800464c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004650:	4691      	mov	r9, r2
 8004652:	461f      	mov	r7, r3
 8004654:	688a      	ldr	r2, [r1, #8]
 8004656:	690b      	ldr	r3, [r1, #16]
 8004658:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800465c:	4293      	cmp	r3, r2
 800465e:	bfb8      	it	lt
 8004660:	4613      	movlt	r3, r2
 8004662:	f8c9 3000 	str.w	r3, [r9]
 8004666:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800466a:	4606      	mov	r6, r0
 800466c:	460c      	mov	r4, r1
 800466e:	b112      	cbz	r2, 8004676 <_printf_common+0x2a>
 8004670:	3301      	adds	r3, #1
 8004672:	f8c9 3000 	str.w	r3, [r9]
 8004676:	6823      	ldr	r3, [r4, #0]
 8004678:	0699      	lsls	r1, r3, #26
 800467a:	bf42      	ittt	mi
 800467c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004680:	3302      	addmi	r3, #2
 8004682:	f8c9 3000 	strmi.w	r3, [r9]
 8004686:	6825      	ldr	r5, [r4, #0]
 8004688:	f015 0506 	ands.w	r5, r5, #6
 800468c:	d107      	bne.n	800469e <_printf_common+0x52>
 800468e:	f104 0a19 	add.w	sl, r4, #25
 8004692:	68e3      	ldr	r3, [r4, #12]
 8004694:	f8d9 2000 	ldr.w	r2, [r9]
 8004698:	1a9b      	subs	r3, r3, r2
 800469a:	429d      	cmp	r5, r3
 800469c:	db29      	blt.n	80046f2 <_printf_common+0xa6>
 800469e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80046a2:	6822      	ldr	r2, [r4, #0]
 80046a4:	3300      	adds	r3, #0
 80046a6:	bf18      	it	ne
 80046a8:	2301      	movne	r3, #1
 80046aa:	0692      	lsls	r2, r2, #26
 80046ac:	d42e      	bmi.n	800470c <_printf_common+0xc0>
 80046ae:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80046b2:	4639      	mov	r1, r7
 80046b4:	4630      	mov	r0, r6
 80046b6:	47c0      	blx	r8
 80046b8:	3001      	adds	r0, #1
 80046ba:	d021      	beq.n	8004700 <_printf_common+0xb4>
 80046bc:	6823      	ldr	r3, [r4, #0]
 80046be:	68e5      	ldr	r5, [r4, #12]
 80046c0:	f8d9 2000 	ldr.w	r2, [r9]
 80046c4:	f003 0306 	and.w	r3, r3, #6
 80046c8:	2b04      	cmp	r3, #4
 80046ca:	bf08      	it	eq
 80046cc:	1aad      	subeq	r5, r5, r2
 80046ce:	68a3      	ldr	r3, [r4, #8]
 80046d0:	6922      	ldr	r2, [r4, #16]
 80046d2:	bf0c      	ite	eq
 80046d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80046d8:	2500      	movne	r5, #0
 80046da:	4293      	cmp	r3, r2
 80046dc:	bfc4      	itt	gt
 80046de:	1a9b      	subgt	r3, r3, r2
 80046e0:	18ed      	addgt	r5, r5, r3
 80046e2:	f04f 0900 	mov.w	r9, #0
 80046e6:	341a      	adds	r4, #26
 80046e8:	454d      	cmp	r5, r9
 80046ea:	d11b      	bne.n	8004724 <_printf_common+0xd8>
 80046ec:	2000      	movs	r0, #0
 80046ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046f2:	2301      	movs	r3, #1
 80046f4:	4652      	mov	r2, sl
 80046f6:	4639      	mov	r1, r7
 80046f8:	4630      	mov	r0, r6
 80046fa:	47c0      	blx	r8
 80046fc:	3001      	adds	r0, #1
 80046fe:	d103      	bne.n	8004708 <_printf_common+0xbc>
 8004700:	f04f 30ff 	mov.w	r0, #4294967295
 8004704:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004708:	3501      	adds	r5, #1
 800470a:	e7c2      	b.n	8004692 <_printf_common+0x46>
 800470c:	18e1      	adds	r1, r4, r3
 800470e:	1c5a      	adds	r2, r3, #1
 8004710:	2030      	movs	r0, #48	; 0x30
 8004712:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004716:	4422      	add	r2, r4
 8004718:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800471c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004720:	3302      	adds	r3, #2
 8004722:	e7c4      	b.n	80046ae <_printf_common+0x62>
 8004724:	2301      	movs	r3, #1
 8004726:	4622      	mov	r2, r4
 8004728:	4639      	mov	r1, r7
 800472a:	4630      	mov	r0, r6
 800472c:	47c0      	blx	r8
 800472e:	3001      	adds	r0, #1
 8004730:	d0e6      	beq.n	8004700 <_printf_common+0xb4>
 8004732:	f109 0901 	add.w	r9, r9, #1
 8004736:	e7d7      	b.n	80046e8 <_printf_common+0x9c>

08004738 <_printf_i>:
 8004738:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800473c:	4617      	mov	r7, r2
 800473e:	7e0a      	ldrb	r2, [r1, #24]
 8004740:	b085      	sub	sp, #20
 8004742:	2a6e      	cmp	r2, #110	; 0x6e
 8004744:	4698      	mov	r8, r3
 8004746:	4606      	mov	r6, r0
 8004748:	460c      	mov	r4, r1
 800474a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800474c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8004750:	f000 80bc 	beq.w	80048cc <_printf_i+0x194>
 8004754:	d81a      	bhi.n	800478c <_printf_i+0x54>
 8004756:	2a63      	cmp	r2, #99	; 0x63
 8004758:	d02e      	beq.n	80047b8 <_printf_i+0x80>
 800475a:	d80a      	bhi.n	8004772 <_printf_i+0x3a>
 800475c:	2a00      	cmp	r2, #0
 800475e:	f000 80c8 	beq.w	80048f2 <_printf_i+0x1ba>
 8004762:	2a58      	cmp	r2, #88	; 0x58
 8004764:	f000 808a 	beq.w	800487c <_printf_i+0x144>
 8004768:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800476c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8004770:	e02a      	b.n	80047c8 <_printf_i+0x90>
 8004772:	2a64      	cmp	r2, #100	; 0x64
 8004774:	d001      	beq.n	800477a <_printf_i+0x42>
 8004776:	2a69      	cmp	r2, #105	; 0x69
 8004778:	d1f6      	bne.n	8004768 <_printf_i+0x30>
 800477a:	6821      	ldr	r1, [r4, #0]
 800477c:	681a      	ldr	r2, [r3, #0]
 800477e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004782:	d023      	beq.n	80047cc <_printf_i+0x94>
 8004784:	1d11      	adds	r1, r2, #4
 8004786:	6019      	str	r1, [r3, #0]
 8004788:	6813      	ldr	r3, [r2, #0]
 800478a:	e027      	b.n	80047dc <_printf_i+0xa4>
 800478c:	2a73      	cmp	r2, #115	; 0x73
 800478e:	f000 80b4 	beq.w	80048fa <_printf_i+0x1c2>
 8004792:	d808      	bhi.n	80047a6 <_printf_i+0x6e>
 8004794:	2a6f      	cmp	r2, #111	; 0x6f
 8004796:	d02a      	beq.n	80047ee <_printf_i+0xb6>
 8004798:	2a70      	cmp	r2, #112	; 0x70
 800479a:	d1e5      	bne.n	8004768 <_printf_i+0x30>
 800479c:	680a      	ldr	r2, [r1, #0]
 800479e:	f042 0220 	orr.w	r2, r2, #32
 80047a2:	600a      	str	r2, [r1, #0]
 80047a4:	e003      	b.n	80047ae <_printf_i+0x76>
 80047a6:	2a75      	cmp	r2, #117	; 0x75
 80047a8:	d021      	beq.n	80047ee <_printf_i+0xb6>
 80047aa:	2a78      	cmp	r2, #120	; 0x78
 80047ac:	d1dc      	bne.n	8004768 <_printf_i+0x30>
 80047ae:	2278      	movs	r2, #120	; 0x78
 80047b0:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80047b4:	496e      	ldr	r1, [pc, #440]	; (8004970 <_printf_i+0x238>)
 80047b6:	e064      	b.n	8004882 <_printf_i+0x14a>
 80047b8:	681a      	ldr	r2, [r3, #0]
 80047ba:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80047be:	1d11      	adds	r1, r2, #4
 80047c0:	6019      	str	r1, [r3, #0]
 80047c2:	6813      	ldr	r3, [r2, #0]
 80047c4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80047c8:	2301      	movs	r3, #1
 80047ca:	e0a3      	b.n	8004914 <_printf_i+0x1dc>
 80047cc:	f011 0f40 	tst.w	r1, #64	; 0x40
 80047d0:	f102 0104 	add.w	r1, r2, #4
 80047d4:	6019      	str	r1, [r3, #0]
 80047d6:	d0d7      	beq.n	8004788 <_printf_i+0x50>
 80047d8:	f9b2 3000 	ldrsh.w	r3, [r2]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	da03      	bge.n	80047e8 <_printf_i+0xb0>
 80047e0:	222d      	movs	r2, #45	; 0x2d
 80047e2:	425b      	negs	r3, r3
 80047e4:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80047e8:	4962      	ldr	r1, [pc, #392]	; (8004974 <_printf_i+0x23c>)
 80047ea:	220a      	movs	r2, #10
 80047ec:	e017      	b.n	800481e <_printf_i+0xe6>
 80047ee:	6820      	ldr	r0, [r4, #0]
 80047f0:	6819      	ldr	r1, [r3, #0]
 80047f2:	f010 0f80 	tst.w	r0, #128	; 0x80
 80047f6:	d003      	beq.n	8004800 <_printf_i+0xc8>
 80047f8:	1d08      	adds	r0, r1, #4
 80047fa:	6018      	str	r0, [r3, #0]
 80047fc:	680b      	ldr	r3, [r1, #0]
 80047fe:	e006      	b.n	800480e <_printf_i+0xd6>
 8004800:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004804:	f101 0004 	add.w	r0, r1, #4
 8004808:	6018      	str	r0, [r3, #0]
 800480a:	d0f7      	beq.n	80047fc <_printf_i+0xc4>
 800480c:	880b      	ldrh	r3, [r1, #0]
 800480e:	4959      	ldr	r1, [pc, #356]	; (8004974 <_printf_i+0x23c>)
 8004810:	2a6f      	cmp	r2, #111	; 0x6f
 8004812:	bf14      	ite	ne
 8004814:	220a      	movne	r2, #10
 8004816:	2208      	moveq	r2, #8
 8004818:	2000      	movs	r0, #0
 800481a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800481e:	6865      	ldr	r5, [r4, #4]
 8004820:	60a5      	str	r5, [r4, #8]
 8004822:	2d00      	cmp	r5, #0
 8004824:	f2c0 809c 	blt.w	8004960 <_printf_i+0x228>
 8004828:	6820      	ldr	r0, [r4, #0]
 800482a:	f020 0004 	bic.w	r0, r0, #4
 800482e:	6020      	str	r0, [r4, #0]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d13f      	bne.n	80048b4 <_printf_i+0x17c>
 8004834:	2d00      	cmp	r5, #0
 8004836:	f040 8095 	bne.w	8004964 <_printf_i+0x22c>
 800483a:	4675      	mov	r5, lr
 800483c:	2a08      	cmp	r2, #8
 800483e:	d10b      	bne.n	8004858 <_printf_i+0x120>
 8004840:	6823      	ldr	r3, [r4, #0]
 8004842:	07da      	lsls	r2, r3, #31
 8004844:	d508      	bpl.n	8004858 <_printf_i+0x120>
 8004846:	6923      	ldr	r3, [r4, #16]
 8004848:	6862      	ldr	r2, [r4, #4]
 800484a:	429a      	cmp	r2, r3
 800484c:	bfde      	ittt	le
 800484e:	2330      	movle	r3, #48	; 0x30
 8004850:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004854:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004858:	ebae 0305 	sub.w	r3, lr, r5
 800485c:	6123      	str	r3, [r4, #16]
 800485e:	f8cd 8000 	str.w	r8, [sp]
 8004862:	463b      	mov	r3, r7
 8004864:	aa03      	add	r2, sp, #12
 8004866:	4621      	mov	r1, r4
 8004868:	4630      	mov	r0, r6
 800486a:	f7ff feef 	bl	800464c <_printf_common>
 800486e:	3001      	adds	r0, #1
 8004870:	d155      	bne.n	800491e <_printf_i+0x1e6>
 8004872:	f04f 30ff 	mov.w	r0, #4294967295
 8004876:	b005      	add	sp, #20
 8004878:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800487c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8004880:	493c      	ldr	r1, [pc, #240]	; (8004974 <_printf_i+0x23c>)
 8004882:	6822      	ldr	r2, [r4, #0]
 8004884:	6818      	ldr	r0, [r3, #0]
 8004886:	f012 0f80 	tst.w	r2, #128	; 0x80
 800488a:	f100 0504 	add.w	r5, r0, #4
 800488e:	601d      	str	r5, [r3, #0]
 8004890:	d001      	beq.n	8004896 <_printf_i+0x15e>
 8004892:	6803      	ldr	r3, [r0, #0]
 8004894:	e002      	b.n	800489c <_printf_i+0x164>
 8004896:	0655      	lsls	r5, r2, #25
 8004898:	d5fb      	bpl.n	8004892 <_printf_i+0x15a>
 800489a:	8803      	ldrh	r3, [r0, #0]
 800489c:	07d0      	lsls	r0, r2, #31
 800489e:	bf44      	itt	mi
 80048a0:	f042 0220 	orrmi.w	r2, r2, #32
 80048a4:	6022      	strmi	r2, [r4, #0]
 80048a6:	b91b      	cbnz	r3, 80048b0 <_printf_i+0x178>
 80048a8:	6822      	ldr	r2, [r4, #0]
 80048aa:	f022 0220 	bic.w	r2, r2, #32
 80048ae:	6022      	str	r2, [r4, #0]
 80048b0:	2210      	movs	r2, #16
 80048b2:	e7b1      	b.n	8004818 <_printf_i+0xe0>
 80048b4:	4675      	mov	r5, lr
 80048b6:	fbb3 f0f2 	udiv	r0, r3, r2
 80048ba:	fb02 3310 	mls	r3, r2, r0, r3
 80048be:	5ccb      	ldrb	r3, [r1, r3]
 80048c0:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80048c4:	4603      	mov	r3, r0
 80048c6:	2800      	cmp	r0, #0
 80048c8:	d1f5      	bne.n	80048b6 <_printf_i+0x17e>
 80048ca:	e7b7      	b.n	800483c <_printf_i+0x104>
 80048cc:	6808      	ldr	r0, [r1, #0]
 80048ce:	681a      	ldr	r2, [r3, #0]
 80048d0:	6949      	ldr	r1, [r1, #20]
 80048d2:	f010 0f80 	tst.w	r0, #128	; 0x80
 80048d6:	d004      	beq.n	80048e2 <_printf_i+0x1aa>
 80048d8:	1d10      	adds	r0, r2, #4
 80048da:	6018      	str	r0, [r3, #0]
 80048dc:	6813      	ldr	r3, [r2, #0]
 80048de:	6019      	str	r1, [r3, #0]
 80048e0:	e007      	b.n	80048f2 <_printf_i+0x1ba>
 80048e2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80048e6:	f102 0004 	add.w	r0, r2, #4
 80048ea:	6018      	str	r0, [r3, #0]
 80048ec:	6813      	ldr	r3, [r2, #0]
 80048ee:	d0f6      	beq.n	80048de <_printf_i+0x1a6>
 80048f0:	8019      	strh	r1, [r3, #0]
 80048f2:	2300      	movs	r3, #0
 80048f4:	6123      	str	r3, [r4, #16]
 80048f6:	4675      	mov	r5, lr
 80048f8:	e7b1      	b.n	800485e <_printf_i+0x126>
 80048fa:	681a      	ldr	r2, [r3, #0]
 80048fc:	1d11      	adds	r1, r2, #4
 80048fe:	6019      	str	r1, [r3, #0]
 8004900:	6815      	ldr	r5, [r2, #0]
 8004902:	6862      	ldr	r2, [r4, #4]
 8004904:	2100      	movs	r1, #0
 8004906:	4628      	mov	r0, r5
 8004908:	f7fb fc72 	bl	80001f0 <memchr>
 800490c:	b108      	cbz	r0, 8004912 <_printf_i+0x1da>
 800490e:	1b40      	subs	r0, r0, r5
 8004910:	6060      	str	r0, [r4, #4]
 8004912:	6863      	ldr	r3, [r4, #4]
 8004914:	6123      	str	r3, [r4, #16]
 8004916:	2300      	movs	r3, #0
 8004918:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800491c:	e79f      	b.n	800485e <_printf_i+0x126>
 800491e:	6923      	ldr	r3, [r4, #16]
 8004920:	462a      	mov	r2, r5
 8004922:	4639      	mov	r1, r7
 8004924:	4630      	mov	r0, r6
 8004926:	47c0      	blx	r8
 8004928:	3001      	adds	r0, #1
 800492a:	d0a2      	beq.n	8004872 <_printf_i+0x13a>
 800492c:	6823      	ldr	r3, [r4, #0]
 800492e:	079b      	lsls	r3, r3, #30
 8004930:	d507      	bpl.n	8004942 <_printf_i+0x20a>
 8004932:	2500      	movs	r5, #0
 8004934:	f104 0919 	add.w	r9, r4, #25
 8004938:	68e3      	ldr	r3, [r4, #12]
 800493a:	9a03      	ldr	r2, [sp, #12]
 800493c:	1a9b      	subs	r3, r3, r2
 800493e:	429d      	cmp	r5, r3
 8004940:	db05      	blt.n	800494e <_printf_i+0x216>
 8004942:	68e0      	ldr	r0, [r4, #12]
 8004944:	9b03      	ldr	r3, [sp, #12]
 8004946:	4298      	cmp	r0, r3
 8004948:	bfb8      	it	lt
 800494a:	4618      	movlt	r0, r3
 800494c:	e793      	b.n	8004876 <_printf_i+0x13e>
 800494e:	2301      	movs	r3, #1
 8004950:	464a      	mov	r2, r9
 8004952:	4639      	mov	r1, r7
 8004954:	4630      	mov	r0, r6
 8004956:	47c0      	blx	r8
 8004958:	3001      	adds	r0, #1
 800495a:	d08a      	beq.n	8004872 <_printf_i+0x13a>
 800495c:	3501      	adds	r5, #1
 800495e:	e7eb      	b.n	8004938 <_printf_i+0x200>
 8004960:	2b00      	cmp	r3, #0
 8004962:	d1a7      	bne.n	80048b4 <_printf_i+0x17c>
 8004964:	780b      	ldrb	r3, [r1, #0]
 8004966:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800496a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800496e:	e765      	b.n	800483c <_printf_i+0x104>
 8004970:	08004b6e 	.word	0x08004b6e
 8004974:	08004b5d 	.word	0x08004b5d

08004978 <memcpy>:
 8004978:	b510      	push	{r4, lr}
 800497a:	1e43      	subs	r3, r0, #1
 800497c:	440a      	add	r2, r1
 800497e:	4291      	cmp	r1, r2
 8004980:	d100      	bne.n	8004984 <memcpy+0xc>
 8004982:	bd10      	pop	{r4, pc}
 8004984:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004988:	f803 4f01 	strb.w	r4, [r3, #1]!
 800498c:	e7f7      	b.n	800497e <memcpy+0x6>

0800498e <memmove>:
 800498e:	4288      	cmp	r0, r1
 8004990:	b510      	push	{r4, lr}
 8004992:	eb01 0302 	add.w	r3, r1, r2
 8004996:	d803      	bhi.n	80049a0 <memmove+0x12>
 8004998:	1e42      	subs	r2, r0, #1
 800499a:	4299      	cmp	r1, r3
 800499c:	d10c      	bne.n	80049b8 <memmove+0x2a>
 800499e:	bd10      	pop	{r4, pc}
 80049a0:	4298      	cmp	r0, r3
 80049a2:	d2f9      	bcs.n	8004998 <memmove+0xa>
 80049a4:	1881      	adds	r1, r0, r2
 80049a6:	1ad2      	subs	r2, r2, r3
 80049a8:	42d3      	cmn	r3, r2
 80049aa:	d100      	bne.n	80049ae <memmove+0x20>
 80049ac:	bd10      	pop	{r4, pc}
 80049ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80049b2:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80049b6:	e7f7      	b.n	80049a8 <memmove+0x1a>
 80049b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80049bc:	f802 4f01 	strb.w	r4, [r2, #1]!
 80049c0:	e7eb      	b.n	800499a <memmove+0xc>

080049c2 <_realloc_r>:
 80049c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049c4:	4607      	mov	r7, r0
 80049c6:	4614      	mov	r4, r2
 80049c8:	460e      	mov	r6, r1
 80049ca:	b921      	cbnz	r1, 80049d6 <_realloc_r+0x14>
 80049cc:	4611      	mov	r1, r2
 80049ce:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80049d2:	f7ff bc4f 	b.w	8004274 <_malloc_r>
 80049d6:	b922      	cbnz	r2, 80049e2 <_realloc_r+0x20>
 80049d8:	f7ff fbfe 	bl	80041d8 <_free_r>
 80049dc:	4625      	mov	r5, r4
 80049de:	4628      	mov	r0, r5
 80049e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80049e2:	f000 f814 	bl	8004a0e <_malloc_usable_size_r>
 80049e6:	4284      	cmp	r4, r0
 80049e8:	d90f      	bls.n	8004a0a <_realloc_r+0x48>
 80049ea:	4621      	mov	r1, r4
 80049ec:	4638      	mov	r0, r7
 80049ee:	f7ff fc41 	bl	8004274 <_malloc_r>
 80049f2:	4605      	mov	r5, r0
 80049f4:	2800      	cmp	r0, #0
 80049f6:	d0f2      	beq.n	80049de <_realloc_r+0x1c>
 80049f8:	4631      	mov	r1, r6
 80049fa:	4622      	mov	r2, r4
 80049fc:	f7ff ffbc 	bl	8004978 <memcpy>
 8004a00:	4631      	mov	r1, r6
 8004a02:	4638      	mov	r0, r7
 8004a04:	f7ff fbe8 	bl	80041d8 <_free_r>
 8004a08:	e7e9      	b.n	80049de <_realloc_r+0x1c>
 8004a0a:	4635      	mov	r5, r6
 8004a0c:	e7e7      	b.n	80049de <_realloc_r+0x1c>

08004a0e <_malloc_usable_size_r>:
 8004a0e:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8004a12:	2800      	cmp	r0, #0
 8004a14:	f1a0 0004 	sub.w	r0, r0, #4
 8004a18:	bfbc      	itt	lt
 8004a1a:	580b      	ldrlt	r3, [r1, r0]
 8004a1c:	18c0      	addlt	r0, r0, r3
 8004a1e:	4770      	bx	lr

08004a20 <_init>:
 8004a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a22:	bf00      	nop
 8004a24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a26:	bc08      	pop	{r3}
 8004a28:	469e      	mov	lr, r3
 8004a2a:	4770      	bx	lr

08004a2c <_fini>:
 8004a2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a2e:	bf00      	nop
 8004a30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a32:	bc08      	pop	{r3}
 8004a34:	469e      	mov	lr, r3
 8004a36:	4770      	bx	lr
