# PLCT 开源进展·第 47 期·2023 年 7 月 1 日

## 卷首语

## 本期亮点

## V8 RISC-V 移植工作
1. 上游更新
- 4576325: [riscv][builtins] Split CallApiCallback into generic and optimized variants | https://chromium-review.googlesource.com/c/v8/v8/+/4576325
- 4593016: [riscv][wasm-gc] Inlining into JS: Lower traps to conditional jump to trap call | https://chromium-review.googlesource.com/c/v8/v8/+/4593016
- 4583609: [riscv] Fix pointer compression | https://chromium-review.googlesource.com/c/v8/v8/+/4583609
- 4596402: [riscv][simulator] Fix test error of vfwredosum in riscv32 | https://chromium-review.googlesource.com/c/v8/v8/+/4596402
- 4606688: [riscv][builtins] Port HandleApiCall to CSA | https://chromium-review.googlesource.com/c/v8/v8/+/4606688
- 4608527: [riscv][heap] Move age from BytecodeArray into SharedFunctionInfo | https://chromium-review.googlesource.com/c/v8/v8/+/4608527
- 4612048: [riscv][compiler] Add Adapter template argument to InstructionSelector | https://chromium-review.googlesource.com/c/v8/v8/+/4612048
- 4624977: [riscv][SFI] Fix the store size of SharedFunctionInfo::Age field | https://chromium-review.googlesource.com/c/v8/v8/+/4624977
- 4630556: [riscv][compiler] Generalize InstructionSelectorT for Turboshaft (part 1) | https://chromium-review.googlesource.com/c/v8/v8/+/4630556

2. 新增特性
- 4653674: [sandbox][riscv] Port sandbox | https://chromium-review.googlesource.com/c/v8/v8/+/4653674
- 4323697: [riscv32]Implement simd for liftoff and turbofan | https://chromium-review.googlesource.com/c/v8/v8/+/4323697

## OpenJDK 上游工作 (RV64 相关工作为主)
1. Reviewed jdk-mainline PRs:
- https://github.com/openjdk/jdk/pull/14189 (8308977: gtest:codestrings fails on riscv)
- https://github.com/openjdk/jdk/pull/14138 (8308817: RISC-V: Support VectorTest node for Vector API)
- https://github.com/openjdk/jdk/pull/14166 (8308915: RISC-V: Improve temporary vector register usage avoiding the use of v0)
- https://github.com/openjdk/jdk/pull/14197 (8308997: RISC-V: Sign extend when comparing 32-bit value with zero instead of testing the sign bit)
- https://github.com/openjdk/jdk/pull/14203 (8308765: RISC-V: Expand size of stub routines for zgc only)
- https://github.com/openjdk/jdk/pull/14214 (8303417: RISC-V: Merge vector instructs with similar match rules)
- https://github.com/openjdk/jdk/pull/14256 (8309254: Implement fast-path for ASCII-compatible CharsetEncoders on RISC-V)
- https://github.com/openjdk/jdk/pull/14279 (8309332: RISC-V: Improve PrintOptoAssembly output of vector nodes)
- https://github.com/openjdk/jdk/pull/14299 (8309405: RISC-V: is_deopt may produce unaligned memory read)
- https://github.com/openjdk/jdk/pull/14288 (8308726: RISC-V: avoid unnecessary slli in the vectorized arraycopy stubs for bytes)
- https://github.com/openjdk/jdk/pull/14308 (8309419: RISC-V: Relax register constraint for AddReductionVF & AddReductionVD nodes)
- https://github.com/openjdk/jdk/pull/14309 (8309418: RISC-V: Make use of vl1r_v & vfabs_v pseudo-instructions where appropriate)
- https://github.com/riscv/riscv-crypto/pull/327 (Fix typo in riscv-crypto-vector-element-groups.adoc)

2. Reviewed/Merged backport PRs for riscv-port-jdk17u repo:
- https://github.com/openjdk/riscv-port-jdk17u/pull/56 (8307651: RISC-V: stringL_indexof_char instruction has wrong format string)
- https://github.com/openjdk/riscv-port-jdk17u/pull/57 (8307446: RISC-V: Improve performance of floating point to integer conversion)
- https://github.com/openjdk/riscv-port-jdk17u/pull/58 (8308277: RISC-V: Improve vectorization of Match.sqrt() on floats)
- https://github.com/openjdk/riscv-port-jdk17u/pull/59 (8301628: RISC-V: c2 fix pipeline class for several instructions)
- https://github.com/openjdk/riscv-port-jdk17u/pull/60 (8301852: RISC-V: Optimize class atomic when order is memory_order_relaxed)
- https://github.com/openjdk/riscv-port-jdk17u/pull/61 (8301153: RISC-V: pipeline class for several instructions is not set correctly)
- https://github.com/openjdk/riscv-port-jdk17u/pull/62 (8301818: RISC-V: Factor out function mvw from MacroAssemble)
- https://github.com/openjdk/riscv-port-jdk17u/pull/63 (8305008: RISC-V: Factor out immediate checking functions from assembler_riscv.inline.hpp)
- https://github.com/openjdk/riscv-port-jdk17u/pull/64 (8302289: RISC-V: Use bgez instruction in arraycopy_simple_check when possible)
- https://github.com/openjdk/riscv-port-jdk17u/pull/65 (8305728: RISC-V: Use bexti instruction to do single-bit testing)
- https://github.com/openjdk/riscv-port-jdk17u/pull/66 (8301033: RISC-V: Handle special cases for MinI/MaxI nodes for Zbb)
- https://github.com/openjdk/riscv-port-jdk17u/pull/67 (8308997: RISC-V: Sign extend when comparing 32-bit value with zero instead of testing the sign bit)
- https://github.com/openjdk/riscv-port-jdk17u/pull/68 (8309427: [riscv-port-jdk17u] Remove unused RoundDoubleModeV C2 node)

3. JDK committer nomination (Call For Vote):
- https://mail.openjdk.org/pipermail/jdk-dev/2023-June/007916.html (CFV: New JDK Committer: Feilong Jiang)
- https://mail.openjdk.org/pipermail/jdk-dev/2023-June/007917.html (CFV: New JDK Committer: Yadong Wang)

## OpenJDK 上游工作（张定立）
- 已提交或合并的 JDK-mainline 补丁：
  - https://github.com/openjdk/jdk/pull/14256 | (8309254: Implement fast-path for ASCII-compatible CharsetEncoders on RISC-V)
  - https://github.com/openjdk/jdk/pull/14309 | (8309418: RISC-V: Make use of vl1r.v & vfabs.v pseudo-instructions where appropriate)
  - https://github.com/openjdk/jdk/pull/14535 | (8310276: RISC-V: Make use of shadd macro-assembler function when possible)
- Backport jdk17u:
  - https://github.com/openjdk/riscv-port-jdk17u/pull/63 | (8305008: RISC-V: Factor out immediate checking functions from assembler_riscv.inline.hpp)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/65 | (8305728: RISC-V: Use bexti instruction to do single-bit testing)
  - https://github.com/openjdk/riscv-port-jdk17u/pull/66 | (8301033: RISC-V: Handle special cases for MinI/MaxI nodes for Zbb)
- 其他工作
  - `-XX:+UseUnalignedAccesses`性能调研：https://cr.openjdk.org/~dzhang/TestUseUnalignedAccesses/

## OpenJDK 上游工作（曹贵）
- 已提交或合并的 JDK-mainline 补丁：
  - https://github.com/openjdk/jdk/pull/14279 | 8309332: RISC-V: Improve PrintOptoAssembly output of vector nodes
  - https://github.com/openjdk/jdk/pull/14308 | 8309419: RISC-V: Relax register constraint for AddReductionVF & AddReductionVD nodes
  - https://github.com/openjdk/jdk/pull/14510 | 8310192: RISC-V: Merge vector min & max instructs with similar match rules
  - https://github.com/openjdk/jdk/pull/14702 | 8311074: RISC-V: Fix -Wconversion warnings in some code header files
- Backport jdk17u:
  - https://github.com/openjdk/riscv-port-jdk17u/pull/68 | 8309427: [riscv-port-jdk17u] Remove unused RoundDoubleModeV C2 node
  - https://github.com/openjdk/riscv-port-jdk17u/pull/67 | 8308997: RISC-V: Sign extend when comparing 32-bit value with zero instead of testing the sign bit

## Clang/LLVM RISC-V 移植工作
- 已经提交到主线的patch:
  - [ValueTracking] Guaranteed well-defined if parameter has a dereferecable_or_null attribute https://reviews.llvm.org/D153945
  - [InstCombine] Add !noundef to match behavior of violating assume https://reviews.llvm.org/D153400
  - [CVP] Don't process sext or ashr if value state including undef https://reviews.llvm.org/D152774
  - [SCCP] Replace new value's value state with removed value's https://reviews.llvm.org/D152337
  - [SCCP] Skip computing intrinsics if one of its args is unknownOrUndef https://reviews.llvm.org/D152499
  - [LoopIdiom] Freeze BitPos if !isGuaranteedNotToBeUndefOrPoison https://reviews.llvm.org/D151690
  - [CodeGenPrepare][RISCV] Remove asserting VH references before erasing the dead GEP  https://reviews.llvm.org/D153194 
  - [RISCV] Add support for XCVmac extension in CV32E40P https://reviews.llvm.org/D152821
  - [RISCV] Add support for XCVbitmanip extension in CV32E40P https://reviews.llvm.org/D152915
  - [RISCV] Add a pass to merge moving parameter registers instructions for Zcmp https://reviews.llvm.org/D150415 
  - [RISCV] Fold special case (xor (setcc constant, y, setlt), 1) -> (setcc y, constant + 1, setlt) https://reviews.llvm.org/D152128
  - [flang] Rename remaining `__Fortran_PPC_intrinsics` to `__ppc_intrinsics` https://reviews.llvm.org/D153703
  - [openmp] remove initializeRewriteSymbolsLegacyPassPass https://reviews.llvm.org/D153704
  - [Flang] Map `ieee_fma` intrinsic to `llvm.fma` https://reviews.llvm.org/D151872
更多正在review 代码和我们评审的代码可以在以上patch作者名下查看。

## gollvm 相关工作
等待大佬抽空再次评审。

## GNU Toolchain 相关工作

- 建立并开始维护RUYISDK工具链仓库，目前支持GCC10,13, Binutils 2.35,2.36,2.40版本，并对各版本扩展进行了追踪更新：
  - https://github.com/ruyisdk/riscv-gnu-toolchain
- 尝试在Binutils 2.40中支持RVV 0.7指令，并使其兼容RVV 1.0，区分方式为在-march选项中指令v扩展版本，例如`-march=rv64gcv0p7`使用RVV 0.7版本指令，
  `-march=rv64gcv1p0`使用RVV 1.0版本指令，目前已通过所有指令生成测试：
  - https://github.com/pz9115/binutils-gdb-1/commit/95185721967cbf9bcedcee1572ea361b91bca53e
- 重新发送了ZC*扩展的GCC patch与binutils patch, gcc patch已通过review, binutils patch目前正在修改发现的一些问题：
  - https://gcc.gnu.org/pipermail/gcc-patches/2023-June/620918.html
  - https://sourceware.org/pipermail/binutils/2023-June/127820.html
- 提交了bf16的gcc patch，目前仍在review中：
  - https://gcc.gnu.org/pipermail/gcc-patches/2023-June/621933.html
- 添加了RVV gcc tuple type fp16类型的支持与测试：
  - https://gcc.gnu.org/pipermail/gcc-patches/2023-June/622435.html
- 总结了RVV Intrinsic 从RVV0.7 -> RVV1.0的变化，参考文档：
  - https://docs.qq.com/sheet/DVlpxamtXdkVpSFVo
- RISC-V GNU Toolchain双周会slides链接：
  - (6.15) https://docs.google.com/presentation/d/1R9y4EmKi7BrHVLXCy0MaFlszQMJzByKblK3wlZ3Mo6Q/edit?usp=sharing
  - (6.29) https://docs.google.com/presentation/d/1yoJKSUrK3bQLFkK6gfKnKBubgII0uupWTBfhABLlbmQ/edit?usp=sharing
  - (6.29英文月会) https://docs.google.com/presentation/d/1vMQR-EpE-cvJl8CW4-zzCIfOvWwPZrCYo2avfi_nBSk/edit?usp=sharing

## Arch Linux for RISC-V

## Gentoo for RISC-V

**Stats: 7843/18808, 41.70%** _(https://whale.plctlab.org/riscv/support-statistics/)_

- A total of 58 keywording commits (include non-PLCT team members): https://whale.plctlab.org/riscv/stats/2023_06.txt
  - dev-libs/rinutils: Keyword 0.10.2-r1 riscv [gentoo/gentoo@51bd477](https://github.com/gentoo/gentoo/commit/51bd4772002109c5b6ceb718fbcb1d77a2f5fc81)
  - dev-python/tox: Keyword 4.6.2 riscv [gentoo/gentoo@cc6a9fa](https://github.com/gentoo/gentoo/commit/cc6a9fa1828dc279bd53d686f43ac83924677b20)
  - dev-ruby/immutable-ruby: Keyword 0.1.0 riscv [gentoo/gentoo@c32624b](https://github.com/gentoo/gentoo/commit/c32624b61045131dcf12f4c2fb5baaef5c0cb211)
  - dev-util/cvise: Keyword 2.8.0 riscv [gentoo/gentoo@5849d65](https://github.com/gentoo/gentoo/commit/5849d652941d202823b36b7e246d890f25af3c25)
  - net-im/telegram-desktop: Keyword 4.8.3 riscv [gentoo/gentoo@186d9f8](https://github.com/gentoo/gentoo/commit/186d9f8d962e802da833c2b7477a3da3e0554a3f)

## Nixpkgs for RISC-V
- libopus: enable intrinsics only on supported platforms https://github.com/NixOS/nixpkgs/pull/237486
- apcupsd: properly set configureFlags, fix cross compilation https://github.com/NixOS/nixpkgs/pull/238388
- FIL-plugins: fix cross compilation https://github.com/NixOS/nixpkgs/pull/238390
- assimp: fix build for riscv https://github.com/NixOS/nixpkgs/pull/238393
- lrs: set CC, fix cross compilation https://github.com/NixOS/nixpkgs/pull/238394
- blktrace: fix cross compilation https://github.com/NixOS/nixpkgs/pull/238913
- dex: fix cross compilation, set strictDeps https://github.com/NixOS/nixpkgs/pull/238915
- dhcpdump: rework packaging, fix cross compilation https://github.com/NixOS/nixpkgs/pull/238918
- fastJson: cleanup, use autoreconfHook https://github.com/NixOS/nixpkgs/pull/238919
- fbterm: fix cross compilation https://github.com/NixOS/nixpkgs/pull/238920
- gamescope: fix cross compilation, set strictDeps https://github.com/NixOS/nixpkgs/pull/238923
- gnomeExtensions.buildShellExtension: fix cross compilation https://github.com/NixOS/nixpkgs/pull/238924
- libxdg\_basedir: 1.2.0 -> 1.2.3, fix cross compilation https://github.com/NixOS/nixpkgs/pull/239137

## Firefox (SpiderMonkey) RV64GCV 移植
1. 修复随机failed https://phabricator.services.mozilla.com/rELMe75f2469605782e7b784569ddf95024bce6514aa
2. 使能wasm baseline complier https://phabricator.services.mozilla.com/D180186
3. 

## DynamoRIO RV64GC 移植

本月主要精力放到了 box64 上，没有新的 PR 提交，但上个月未合并的 PR 都在本月 review 通过且合并了。
目前基础设施的支持已经基本完成了，下一步是完成代码生成部分（emit）的实用函数。
七月份会将更多精力放到 DynamoRIO 上，完成 6 月份立的 flag：将一个简单的 Hello World 运行起来。

以下是上月提交，本月合并到上游的 Pull Requests：

- ksco
    - [i#3544 RV64: Added an encoder and some fixes and improvments to the decoder](https://github.com/DynamoRIO/dynamorio/pull/6095)
    - [i#3544 RV64: Small improvments to some assembly functions](https://github.com/DynamoRIO/dynamorio/pull/6093)
    - [i#3544 RV64: Implement TLS functions](https://github.com/DynamoRIO/dynamorio/pull/6091)
    - [i#3544 RV64: Fixed atomic functions and macros](https://github.com/DynamoRIO/dynamorio/pull/6089)
    - [i#3544 RV64: Added machine type support for ELF hdr verification](https://github.com/DynamoRIO/dynamorio/pull/6088)


## OpenCV RISC-V 移植

[WIP] 面向 RVV 后端的 OpenCV Universal Intrinsic 代码自动迁移工具
  - 项目地址：https://github.com/hanliutong/rewriter
  - 新增对更多Universal Intrinsic API 变更的支持
  - 已经支持 90% 以上的代码自动迁移

首个由自动迁移工具生成的patch已被接受：https://github.com/opencv/opencv/pull/23885

## LIBCXX Experimental/simd

- LLVM上游提交进展
	- 更新了以下几个补丁：
		- [[libcxx] <experimental/simd> Add ABI tags, class template simd/simd_mask implementations. Add related simd traits and tests.](https://reviews.llvm.org/D144362)
		- [[libcxx] <experimental/simd> Added simd width functions, simd_size traits and related tests](https://reviews.llvm.org/D144363)
		- [[libcxx] <experimental/simd> Added aliagned flag types, traits is_simd_flag_type[_v], memory_alignment[_v] and related tests](https://reviews.llvm.org/D153319)

- 其他工作
       - 新建了用于在Compiler explorer测试的libcxx-simd仓库，仅需包含仓库头文件即可进行测试，欢迎大家试用[LibCxx SIMD: Single Header Library
](https://github.com/plctlab/simd_for_godbolt)
	- 添加了内部接口测试
	- 对LLVM上游最新代码做了rebase，并解决了clang-tidy相关代码格式问题
	- 添加了simd/simd_mask类与其内部存储类型的显式类型转换接口

## LuaJIT RV64G 移植

JIT is now largely functional; LuaJIT/LuaJIT-test-cleanup could pass 505/508 cases, on par with LuaJIT on other platform. Programs like Minetest, Scimark, and Sysbench are said to be running without any issues.
There are still some bugs to be fixed, for instance, LuaRocks complains about invalid table metamethods, and NeoVim may segfault while building with a malformed string pointer access.
Additionally, the program doesn't currently have debug information for unwinding. These ought to be fixed soon.

- Interpreter
  - [Fix lj_vm_ffi_callback](https://github.com/infiWang/LuaJIT/commit/e2050b507384c8b38b866f2e769216adb0cec953)
  - [TOBIT constant building optimization](https://github.com/infiWang/LuaJIT/commit/8e0b7492e1ff554f0761781236e035b29c80839b)
  - [Speedup BC_MULxx](https://github.com/infiWang/LuaJIT/commit/19f80751f25548538c0aac0484f03af0339fd421)
- JIT
  - [Fix asm_sparejump_use](https://github.com/infiWang/LuaJIT/commit/5b8136ea3450dacb9c607667ebcd128ee7f70c32)
  - [Fix emit_loadk32 corner case handling](https://github.com/infiWang/LuaJIT/commit/12c8650234b321f22434e50c8ab1eba5a77643f4)
  - [Drop emit_loadk20](https://github.com/infiWang/LuaJIT/commit/4152cef3dc30c60d49ba6fc51ef4278908b20313)
  - [Optimize emit_loadu64](https://github.com/infiWang/LuaJIT/commit/88953323435929ee5a77c69017eae47f4198288f)
  - [Fix emit_loadu64 regression](https://github.com/infiWang/LuaJIT/commit/c9394357d699ada7d6d14345c497102f0f53cbb8)
  - [Fix asm_patchexit with unconditional jump](https://github.com/infiWang/LuaJIT/commit/0488ada4959981dd86697cf6dbef4f5c89309531)
  - [Fix asm_tointg](https://github.com/infiWang/LuaJIT/commit/6aff87dba247b19d1b19ba28acb8fbe75b1e0b6a)
  - [FFI Callback dispatcher bringup](https://github.com/infiWang/LuaJIT/commit/2532287fec20ec801c73fb86622f3e5c6b82efca)
  - [Add bcsave definition, include disassembler by Milos Poletanovic from Syrmia.com](https://github.com/infiWang/LuaJIT/commit/5d52eaec48cf16b12f4cede096e15f29e0af27e2)
  - [Fix float to int type conversion rounding](https://github.com/infiWang/LuaJIT/commit/4ceacb38fe7b8d3ec2ef1120eacc314adcb448e8)


## gem5

本期没有新的进展。

## Spike

- 维护bf16支持(已合并):https://github.com/riscv-software-src/riscv-isa-sim/pull/1321
- 修复cm.mva01s/mvsa01反汇编问题(已合并): https://github.com/riscv-software-src/riscv-isa-sim/pull/1372

## QEMU

- 更新对mstatus问题的修复(已接收): https://lists.gnu.org/archive/html/qemu-riscv/2023-06/msg00084.html
- 修复pmmask的初始值(已合并): https://lists.gnu.org/archive/html/qemu-riscv/2023-06/msg00258.html
- 修复地址的xlen问题(已接收): https://lists.gnu.org/archive/html/qemu-riscv/2023-06/msg00361.html
- 更新对BF16的支持(审核中): https://lists.gnu.org/archive/html/qemu-riscv/2023-06/msg00377.html
- 优化pmp检查(审核中): https://lists.gnu.org/archive/html/qemu-riscv/2023-06/msg00730.html
- tcg后端支持vector: https://github.com/plctlab/plct-qemu/tree/plct-riscv-backend-rvv

## box64

本月继续完善了 box64 RV64 DynaRec 以及包装库模块。
我们修复了 DynaRec 中一些棘手的 bug，增加更多 opcode 的支持以及包装了更多的库和函数（主要是 GUI 应用相关的）。
另外还有一个亮点是增加了对 Wine 的实验性功能 WOW64 的基础支持，配合新版本的 Wine，已经可以正确运行一些简单的 32 位 Windows 程序了。

以下是已合并到上游的 Pull Requests：

- xctan
    - [Added more opcodes for ICEY](https://github.com/ptitSeb/box64/pull/816)
    - [Added F0 80 /1 LOCK OR opcode for ICEY](https://github.com/ptitSeb/box64/pull/815)

- ksco
    - [Handling of STll struct in FILD/FISTP](https://github.com/ptitSeb/box64/pull/868)
    - [Fixed A0 MOV AL,Ob](https://github.com/ptitSeb/box64/pull/866)
    - [Added support for 32bits](https://github.com/ptitSeb/box64/pull/861)
    - [Added basic 32 bits RV64 support](https://github.com/ptitSeb/box64/pull/856)
    - [Fixed a typo](https://github.com/ptitSeb/box64/pull/855)
    - [Small optim to FLAGS_ADJUST_TO11](https://github.com/ptitSeb/box64/pull/854)
    - [Added more symbols for nss3](https://github.com/ptitSeb/box64/pull/853)
    - [Added more opcodes](https://github.com/ptitSeb/box64/pull/852)
    - [Added more gtk functions](https://github.com/ptitSeb/box64/pull/849)
    - [Added more symbols for openssl wrapper](https://github.com/ptitSeb/box64/pull/847)
    - [Rework on libharfbuzz wrapper](https://github.com/ptitSeb/box64/pull/836)
    - [Added more libicu wrapped functions (for #829)](https://github.com/ptitSeb/box64/pull/831)
    - [Added more opcodes](https://github.com/ptitSeb/box64/pull/828)
    - [Added 66 0F 38 37 PCMPGTQ opcode](https://github.com/ptitSeb/box64/pull/827)
    - [Added some more libc wrappers](https://github.com/ptitSeb/box64/pull/826)
    - [Fixed 9x SETcc opcodes](https://github.com/ptitSeb/box64/pull/824)
    - [Fixed call_c issues](https://github.com/ptitSeb/box64/pull/823)
    - [Fixed native_fprem](https://github.com/ptitSeb/box64/pull/822)
    - [Fixed PUSH rsp when double pushing](https://github.com/ptitSeb/box64/pull/821)
    - [Small optim on GETGX/GETGM helper macros](https://github.com/ptitSeb/box64/pull/817)
    - [Fixed 6B IMUL opcode](https://github.com/ptitSeb/box64/pull/812)
    - [Fixed geted32](https://github.com/ptitSeb/box64/pull/811)


## 其他面向 RISC-V International 的支持工作

### SAIL/ACT

- 更新SAIL对CMO扩展的支持: https://github.com/riscv/sail-riscv/pull/137
- 更新ACT对CMO扩展的支持:
  - https://github.com/riscv-non-isa/riscv-arch-test/pull/226
  - https://github.com/riscv-software-src/riscof/pull/46
  - https://github.com/riscv-software-src/riscv-ctg/pull/22

## 在方舟开源编译器社区的工作

PLCT实验室的史宁宁依然每周在更新方舟编译器社区周报（OpenArkCompiler Weekly），目前已经更新到第 167 期。

方舟编译器周报每周日晚上通过 Repo、知乎、Bilibili 和邮件列表发布。

- Repo: https://github.com/isrc-cas/arkcompiler-materials
- 知乎：https://www.zhihu.com/column/c_1268247974020747264
- Bilibili：https://www.bilibili.com/read/readlist/rl199373
- 邮件列表及其订阅方式：https://gitee.com/openarkcompiler/OpenArkCompiler/issues/I1EWAX

## MLIR

### MLIR 上游相关工作

- MLIR RVV Support: 探究面向 RVV 的 MLIR 编译策略
  - Will setting different lmul result in obvious performance difference? 
https://github.com/sequencer/vector/issues/237
  - Errors occur when modify axpy-masked.mlir in some ways
https://github.com/sequencer/vector/issues/232

- MLIR Sparsity: 广泛调研 MLIR Sparsity 现状，进行 RVV 特定支持
  - Read SparsificationAndBufferization Pass source code: https://blog.sh1mar.in/post/mlir/sparse-compiler-pass-sparsification-and-bufferization-pass/
  - Add FuseTensorRewrite example https://github.com/buddy-compiler/buddy-mlir/pull/161
  - Add sparse_tensor.add example: https://github.com/buddy-compiler/buddy-mlir/pull/166
  - Add sparse tensor pack example: https://github.com/buddy-compiler/buddy-mlir/pull/167
  - Add sparse_tensor.number_of_entries: https://github.com/buddy-compiler/buddy-mlir/pull/168
  - Add example for sparse_tensor.coordinates: https://github.com/buddy-compiler/buddy-mlir/pull/170
  - Add initial example for binary operation: https://github.com/buddy-compiler/buddy-mlir/pull/172

### 学术成果

- Compiler Technologies in Deep Learning Co-Design: A Survey - https://spj.science.org/doi/full/10.34133/icomputing.0040
- 相关报道 - How computers and artificial intelligence evolve together - https://www.eurekalert.org/news-releases/994272


### Buddy Compiler

- Buddy Compiler 主页地址 - https://buddy-compiler.github.io/
- Buddy Compiler OSPP 2023 - https://summer-ospp.ac.cn/org/orgdetail/8d995d4c-b188-4690-9a53-c022dc7c19e3?lang=zh
- Buddy Compiler As A Service（Buddy-CAAS）- https://buddy.isrc.ac.cn/

**buddy-mlir**

代码仓库：https://github.com/buddy-compiler/buddy-mlir

- Polish DAP/DIP dialects, passes, and interfaces.
- [Blog] reading mlir-opt source code: https://blog.sh1mar.in/post/mlir/mlir-opt/
- [Blog] Every problem I met when bumping LLVM version to mainline for buddy-mlir: https://blog.sh1mar.in/post/nix/bump-vector-llvm/
- [Blog] Understanding tensor and bufferization: https://blog.sh1mar.in/post/mlir/tensor/

**buddy-benchmark**

代码仓库：https://github.com/buddy-compiler/buddy-benchmark

- Add efficientnet-quantized benchmark.
- Add validation framework for audio processing cases.
- Add initial Gemmini benchmark. 

## Chisel/FIRRTL（CAAT 小队）

## coreboot for riscv

本期没有新的进展。

## openocd

本期没有新的进展。

## opensbi

- 修正sbi\_system\_suspend的返回值.[1](https://lists.infradead.org/pipermail/opensbi/2023-June/005036.html)
- 堆内存分配更新并合并，主要增加了用于访问特定类型的宏。[1](https://lists.infradead.org/pipermail/opensbi/2023-June/005059.html)
- 改进sbi_console
  - 修正打印flag的获取，flag的出现应该是无序的。[1](https://lists.infradead.org/pipermail/opensbi/2023-June/005167.html)
  - 添加'+'、' '、'\''flag的支持。[2](https://lists.infradead.org/pipermail/opensbi/2023-June/005161.html) [3](https://lists.infradead.org/pipermail/opensbi/2023-June/005171.html)
  - 简化printi的传参数，有无符号、进制、大小写信息可以通过类型字符传递。[4](https://lists.infradead.org/pipermail/opensbi/2023-June/005169.html)
  - 添加八进制支持。[5](https://lists.infradead.org/pipermail/opensbi/2023-June/005166.html)
  - 修正输出格式的错误。[6](https://lists.infradead.org/pipermail/opensbi/2023-June/005164.html)
  - 添加print_info用于传递状态信息。[7](https://lists.infradead.org/pipermail/opensbi/2023-June/005165.html)
  - 修正字符输出缓冲区的清空时机。[8](https://lists.infradead.org/pipermail/opensbi/2023-June/005168.html)
- 更新copyright并添加logo。[1](https://lists.infradead.org/pipermail/opensbi/2023-June/005156.html)
- opensbi v1.3发布。[1](https://lists.infradead.org/pipermail/opensbi/2023-June/005216.html)
- 给保留内存添加no-map属性，内核可能会使用保留内存，opensbi通过PMP保护了保留内存，这会导致死机[1](https://lore.kernel.org/linux-riscv/CAAYs2=gQvkhTeioMmqRDVGjdtNF_vhB+vm_1dHJxPNi75YDQ_Q@mail.gmail.com/)。添加这个属性可以阻止内核分配保留内存。[2](https://lists.infradead.org/pipermail/opensbi/2023-June/005185.html)
- 修复fw_base.s中查找hart index的bug。[1](https://lists.infradead.org/pipermail/opensbi/2023-June/005196.html)
- thead的复位有一段汇编代码需要通过指令生成，需要写代码段，所以把fdt_reset_init移动到了pmp初始化之前，防止未来pmp保护了代码段。[1](https://lists.infradead.org/pipermail/opensbi/2023-June/005199.html)
- opensbi默认把所有核心添加到root domain，但可以根据fdt中的信息创建domain，这会把其他domain中的核心移到的新的domain中。添加代码防止产生没有boot-hart的domain。[1](https://lists.infradead.org/pipermail/opensbi/2023-June/005203.html)
- 当前opensbi的pmp不支持超过机器字长的地址，dbcn需要忽略高地址，修正64位下没有处理高地址的bug。[1](https://lists.infradead.org/pipermail/opensbi/2023-June/005214.html)

## u-boot

本期没有新的进展。

## Aya Theorem Prover

## eBPF

## RISC-V 平台测试测评工作

- 接续上期工作，研究SPEC CPU2017常用到的编译优化选项各自带来的性能影响，特别是在RV平台上的实际作用。-flto和-ffast-math是最常被用到的优化选项（在O3的基础上），我们先测试它们在x86平台上带来的性能buff：

![image](https://github.com/mollybuild/RISCV-Measurement/assets/26591790/967168e2-69f7-4dfb-9550-8a960024f601)

![image](https://github.com/mollybuild/RISCV-Measurement/assets/26591790/214dd47b-50fb-4e94-9549-5abfb8b7012d)

![image](https://github.com/mollybuild/RISCV-Measurement/assets/26591790/d2140a19-a9f2-44ed-af72-f8e64f1f10d8)

![image](https://github.com/mollybuild/RISCV-Measurement/assets/26591790/d434b2ca-efa1-4214-919c-5add21f6dfa8)

另外还简单测试了jemalloc在RV平台和x86平台上的效果，jemalloc目前在RV平台上没有带来明显的内存操作的优化，相应的在x86上有25%的速度提升。

同时，还有对其他选项的一些调研，详细报告见：https://github.com/mollybuild/RISCV-Measurement/edit/master/SPEC-CPU2017-Compiler-Flags-Study.md

- 更新一组SPEC CPU2017 on Unmatched数据（GCC13.1.0 O3）

![image](https://github.com/mollybuild/PLCT-Weekly/assets/26591790/1eacdf77-40d2-4a0f-8c84-ae1c11bd389b)

657.xz_s会出现运行时错误，原因时out of memory。657.xz_s需要最小内存是16GiB，Unmatched测试机内存刚好是16GiB，使用GCC13编译的657运行时会出现OOM。

## 测试开发相关工作
- 编写并调试在 unmatched openEuler riscv64 执行的用于 LAVA job 的性能测试用例
  - 调研 libmicro 性能测试工具，并将调研内容整理成文档 https://gitee.com/jean9823/openEuler_riscv_performance_test/blob/master/openEuler%20riscv64%E4%B8%AD%E4%BD%BF%E7%94%A8libmicro%E8%BF%9B%E8%A1%8C%E5%AF%B9%E5%90%84%E7%A7%8D%E7%B3%BB%E7%BB%9F%E8%B0%83%E7%94%A8%E5%92%8Clib%E8%B0%83%E7%94%A8%E6%80%A7%E8%83%BD%E6%B5%8B%E8%AF%95.md
  - 已完成 unixbench, stream, libmicro, fio, lmbench, netperf 的测试用例编写和调试，可以正常在 lava 上执行测试 https://gitlab.com/jean9823/lava-testcase
  - 调通 lava job 执行官方的 ltp syscalls 测试用例 https://gitlab.com/jean9823/lava-testcase/-/blob/main/lava_job/unmatched/sifive-unmatched-ltp-syscalls-test.yaml
- 开发并测试 ruyibuild 工具，编写了适用于该工具的构建 qemu 配置文件和构建脚本样本  
  https://github.com/ruyisdk/ruyibuild  
  https://gitee.com/jean9823/ruyibuild_script/tree/master


## 参考链接

- [TARSIER Monthly](https://github.com/isrc-cas/tarsier-monthly)
- [PLCT 2023 年开源路线图](https://github.com/plctlab/PLCT-Weekly/blob/master/PLCT-Roadmap-2023.md)
- [PLCT 实验室的开放职位（社招）](https://github.com/plctlab/PLCT-Weekly/blob/master/Jobs.md)
- [PLCT 实验室的开放职位（实习生）](https://github.com/plctlab/weloveinterns/blob/master/open-internships.md)
- [PLCT 开源进展 (PLCT Weekly)](https://github.com/isrc-cas/PLCT-Weekly)
- [PLCT 公开报告幻灯片（选集）](https://github.com/isrc-cas/PLCT-Open-Reports)
