// Seed: 415646708
module module_0 (
    input  wor   id_0,
    input  uwire id_1,
    output wire  id_2
);
  id_4 :
  assert property (@(posedge id_1) "")
  else;
  assign module_1.id_0 = 0;
endmodule
program module_1 (
    input wand id_0,
    input wire id_1,
    output uwire id_2#(
        .id_6(1'b0 == !1),
        .id_7(1 ^ -1)
    ),
    output supply0 id_3,
    input tri id_4
);
  assign id_2 = 1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_3
  );
endprogram
module module_2 (
    output supply0 id_0,
    output uwire id_1,
    output tri1 id_2,
    output tri0 id_3,
    output tri1 id_4,
    input wire id_5
    , id_16,
    input tri id_6,
    input wor id_7,
    input supply1 id_8,
    output supply1 id_9,
    input wor id_10,
    input wor id_11,
    input wor id_12,
    input wand id_13,
    input tri0 id_14
);
  logic id_17;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3
  );
  assign modCall_1.id_4 = "";
  logic id_18;
  logic id_19;
  ;
  assign id_16 = id_16;
endmodule
