Analysis & Synthesis report for lab4
Sun Mar 18 10:11:28 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sun Mar 18 10:11:28 2018          ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; lab4                                       ;
; Top-level Entity Name              ; lab4                                       ;
; Family                             ; Cyclone II                                 ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; lab4               ; lab4               ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Sun Mar 18 10:11:09 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12248): Elaborating Qsys system entity "sopc_system.qsys"
Info (12250): 2018.03.18.10:11:13 Progress: Loading lab4_restored/sopc_system.qsys
Info (12250): 2018.03.18.10:11:16 Progress: Reading input file
Info (12250): 2018.03.18.10:11:16 Progress: Adding clk_0 [clock_source 13.0]
Info (12250): 2018.03.18.10:11:16 Progress: Parameterizing module clk_0
Info (12250): 2018.03.18.10:11:16 Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Info (12250): 2018.03.18.10:11:17 Progress: Parameterizing module nios2_qsys_0
Info (12250): 2018.03.18.10:11:17 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Warning (12251): Onchip_memory2_0: Used altera_avalon_onchip_memory2 13.0.1 (instead of 13.0.1.99.2)
Info (12250): 2018.03.18.10:11:17 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2018.03.18.10:11:17 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Warning (12251): Jtag_uart_0: Used altera_avalon_jtag_uart 13.0.1 (instead of 13.0.1.99.2)
Info (12250): 2018.03.18.10:11:18 Progress: Parameterizing module jtag_uart_0
Info (12250): 2018.03.18.10:11:18 Progress: Adding SRAM_Controller_0 [SRAM_Controller 1.0]
Warning (12251): SRAM_Controller_0: Component type SRAM_Controller is not in the library
Info (12250): 2018.03.18.10:11:18 Progress: Parameterizing module SRAM_Controller_0
Info (12250): 2018.03.18.10:11:18 Progress: Building connections
Info (12250): 2018.03.18.10:11:18 Progress: Parameterizing connections
Info (12250): 2018.03.18.10:11:18 Progress: Validating
Info (12250): 2018.03.18.10:11:19 Progress: Done reading input file
Error (12252): Sopc_system.SRAM_Controller_0: Component SRAM_Controller 1.0 not found or could not be instantiated
Warning (12251): Sopc_system.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Info (12250): Sopc_system: Generating sopc_system "sopc_system" for QUARTUS_SYNTH
Info (12250): Pipeline_bridge_swap_transform: After transform: 5 modules, 20 connections
Info (12250): No custom instruction connections, skipping transform 
Info (12250): Exception in thread "main" java.lang.NullPointerException
Info (12250):     at com.altera.sopcmodel.transforms.avalon.Domain.getQOSWidth(Domain.java:559)
Info (12250):     at com.altera.sopcmodel.transforms.avalon.Domain.addTransactionFields(Domain.java:550)
Info (12250):     at com.altera.sopcmodel.transforms.avalon.Domain.getPacketFormat(Domain.java:476)
Info (12250):     at com.altera.sopcmodel.transforms.mm.ni.avalon.AvalonTranslatorBuilder.determineUniversalAddressWidth(AvalonTranslatorBuilder.java:210)
Info (12250):     at com.altera.sopcmodel.transforms.mm.ni.avalon.AvalonTranslatorBuilder.parameterizeToMatchConnectionPointPortWidths(AvalonTranslatorBuilder.java:202)
Info (12250):     at com.altera.sopcmodel.transforms.mm.ni.avalon.AvalonTranslatorBuilder.parameterizeToMatchConnectionPointPorts(AvalonTranslatorBuilder.java:106)
Info (12250):     at com.altera.sopcmodel.transforms.mm.ni.avalon.AvalonTranslatorBuilder.parameterizeCommon(AvalonTranslatorBuilder.java:52)
Info (12250):     at com.altera.sopcmodel.transforms.mm.ni.avalon.AvalonMasterTranslatorBuilder.build(AvalonMasterTranslatorBuilder.java:54)
Info (12250):     at com.altera.sopcmodel.transforms.avalon.TranslatorTransform.insertMasterTranslator(TranslatorTransform.java:184)
Info (12250):     at com.altera.sopcmodel.transforms.avalon.TranslatorTransform.insertTranslatorsForDomain(TranslatorTransform.java:126)
Info (12250):     at com.altera.sopcmodel.transforms.avalon.TranslatorTransform.insertTranslators(TranslatorTransform.java:109)
Info (12250):     at com.altera.sopcmodel.transforms.avalon.TranslatorTransform.doExecute(TranslatorTransform.java:77)
Info (12250):     at com.altera.sopcmodel.transforms.SopcTransformStep.execute(SopcTransformStep.java:66)
Info (12250):     at com.altera.sopcmodel.transforms.SopcTransformList.doExecute(SopcTransformList.java:112)
Info (12250):     at com.altera.sopcmodel.transforms.SopcTransformStep.execute(SopcTransformStep.java:66)
Info (12250):     at com.altera.sopcmodel.transforms.mm.MMTransform.doExecute(MMTransform.java:117)
Info (12250):     at com.altera.sopcmodel.transforms.SopcTransformStep.execute(SopcTransformStep.java:66)
Info (12250):     at com.altera.sopcmodel.transforms.SopcTransformList.doExecute(SopcTransformList.java:112)
Info (12250):     at com.altera.sopcmodel.transforms.SopcTransformStep.execute(SopcTransformStep.java:66)
Info (12250):     at com.altera.sopcmodel.transforms.avalon.AvalonTransform.doExecute(AvalonTransform.java:49)
Info (12250):     at com.altera.sopcmodel.transforms.SopcTransformStep.execute(SopcTransformStep.java:66)
Info (12250):     at com.altera.sopcmodel.transforms.TransformUtils.doTransform(TransformUtils.java:1212)
Info (12250):     at com.altera.sopc.generator.FileSetUtils$EnsembleGenerationFileset.attemptAvalonTransform(FileSetUtils.java:477)
Info (12250):     at com.altera.sopc.generator.FileSetUtils$EnsembleGenerationFileset.generate(FileSetUtils.java:445)
Info (12250):     at com.altera.sopc.generator.FileSet2.generate(FileSet2.java:134)
Info (12250):     at com.altera.sopc.generator.Sellafield.generate(Sellafield.java:540)
Info (12250):     at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.act(SbGenerate.java:581)
Info (12250):     at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:638)
Info (12250):     at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.main(SbGenerate.java:1123)
Info (12249): Finished elaborating Qsys system entity "sopc_system.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file sopc_system/synthesis/sopc_system.v
    Info (12023): Found entity 1: sopc_system
Warning (10275): Verilog HDL Module Instantiation warning at lab4.v(71): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file lab4.v
    Info (12023): Found entity 1: lab4
Info (12021): Found 1 design units, including 1 entities, in source file sram_controller.v
    Info (12023): Found entity 1: SRAM_Controller
Warning (12019): Can't analyze file -- file Z:/Documents/3tb4labs/lab4things/lab4_restored/db/ip/sopc_system/sopc_system.v is missing
Warning (12019): Can't analyze file -- file Z:/Documents/3tb4labs/lab4things/lab4_restored/db/ip/sopc_system/submodules/SRAM_Controller.v is missing
Warning (12019): Can't analyze file -- file Z:/Documents/3tb4labs/lab4things/lab4_restored/db/ip/sopc_system/submodules/altera_avalon_sc_fifo.v is missing
Warning (12019): Can't analyze file -- file Z:/Documents/3tb4labs/lab4things/lab4_restored/db/ip/sopc_system/submodules/altera_avalon_st_pipeline_base.v is missing
Warning (12019): Can't analyze file -- file Z:/Documents/3tb4labs/lab4things/lab4_restored/db/ip/sopc_system/submodules/altera_merlin_address_alignment.sv is missing
Warning (12019): Can't analyze file -- file Z:/Documents/3tb4labs/lab4things/lab4_restored/db/ip/sopc_system/submodules/altera_merlin_arbitrator.sv is missing
Warning (12019): Can't analyze file -- file Z:/Documents/3tb4labs/lab4things/lab4_restored/db/ip/sopc_system/submodules/altera_merlin_burst_adapter.sv is missing
Warning (12019): Can't analyze file -- file Z:/Documents/3tb4labs/lab4things/lab4_restored/db/ip/sopc_system/submodules/altera_merlin_burst_uncompressor.sv is missing
Warning (12019): Can't analyze file -- file Z:/Documents/3tb4labs/lab4things/lab4_restored/db/ip/sopc_system/submodules/altera_merlin_master_agent.sv is missing
Warning (12019): Can't analyze file -- file Z:/Documents/3tb4labs/lab4things/lab4_restored/db/ip/sopc_system/submodules/altera_merlin_master_translator.sv is missing
Warning (12019): Can't analyze file -- file Z:/Documents/3tb4labs/lab4things/lab4_restored/db/ip/sopc_system/submodules/altera_merlin_slave_agent.sv is missing
Warning (12019): Can't analyze file -- file Z:/Documents/3tb4labs/lab4things/lab4_restored/db/ip/sopc_system/submodules/altera_merlin_slave_translator.sv is missing
Warning (12019): Can't analyze file -- file Z:/Documents/3tb4labs/lab4things/lab4_restored/db/ip/sopc_system/submodules/altera_merlin_traffic_limiter.sv is missing
Warning (12019): Can't analyze file -- file Z:/Documents/3tb4labs/lab4things/lab4_restored/db/ip/sopc_system/submodules/altera_merlin_width_adapter.sv is missing
Warning (12019): Can't analyze file -- file Z:/Documents/3tb4labs/lab4things/lab4_restored/db/ip/sopc_system/submodules/altera_reset_controller.v is missing
Warning (12019): Can't analyze file -- file Z:/Documents/3tb4labs/lab4things/lab4_restored/db/ip/sopc_system/submodules/altera_reset_synchronizer.v is missing
Warning (12019): Can't analyze file -- file Z:/Documents/3tb4labs/lab4things/lab4_restored/db/ip/sopc_system/submodules/sopc_system_addr_router.sv is missing
Warning (12019): Can't analyze file -- file Z:/Documents/3tb4labs/lab4things/lab4_restored/db/ip/sopc_system/submodules/sopc_system_cmd_xbar_demux.sv is missing
Warning (12019): Can't analyze file -- file Z:/Documents/3tb4labs/lab4things/lab4_restored/db/ip/sopc_system/submodules/sopc_system_cmd_xbar_mux.sv is missing
Warning (12019): Can't analyze file -- file Z:/Documents/3tb4labs/lab4things/lab4_restored/db/ip/sopc_system/submodules/sopc_system_id_router.sv is missing
Warning (12019): Can't analyze file -- file Z:/Documents/3tb4labs/lab4things/lab4_restored/db/ip/sopc_system/submodules/sopc_system_id_router_003.sv is missing
Warning (12019): Can't analyze file -- file Z:/Documents/3tb4labs/lab4things/lab4_restored/db/ip/sopc_system/submodules/sopc_system_irq_mapper.sv is missing
Warning (12019): Can't analyze file -- file Z:/Documents/3tb4labs/lab4things/lab4_restored/db/ip/sopc_system/submodules/sopc_system_jtag_uart_0.v is missing
Warning (12019): Can't analyze file -- file Z:/Documents/3tb4labs/lab4things/lab4_restored/db/ip/sopc_system/submodules/sopc_system_nios2_qsys_0.v is missing
Warning (12019): Can't analyze file -- file Z:/Documents/3tb4labs/lab4things/lab4_restored/db/ip/sopc_system/submodules/sopc_system_nios2_qsys_0_jtag_debug_module_sysclk.v is missing
Warning (12019): Can't analyze file -- file Z:/Documents/3tb4labs/lab4things/lab4_restored/db/ip/sopc_system/submodules/sopc_system_nios2_qsys_0_jtag_debug_module_tck.v is missing
Warning (12019): Can't analyze file -- file Z:/Documents/3tb4labs/lab4things/lab4_restored/db/ip/sopc_system/submodules/sopc_system_nios2_qsys_0_jtag_debug_module_wrapper.v is missing
Warning (12019): Can't analyze file -- file Z:/Documents/3tb4labs/lab4things/lab4_restored/db/ip/sopc_system/submodules/sopc_system_nios2_qsys_0_mult_cell.v is missing
Warning (12019): Can't analyze file -- file Z:/Documents/3tb4labs/lab4things/lab4_restored/db/ip/sopc_system/submodules/sopc_system_nios2_qsys_0_oci_test_bench.v is missing
Warning (12019): Can't analyze file -- file Z:/Documents/3tb4labs/lab4things/lab4_restored/db/ip/sopc_system/submodules/sopc_system_nios2_qsys_0_test_bench.v is missing
Warning (12019): Can't analyze file -- file Z:/Documents/3tb4labs/lab4things/lab4_restored/db/ip/sopc_system/submodules/sopc_system_onchip_memory2_0.v is missing
Warning (12019): Can't analyze file -- file Z:/Documents/3tb4labs/lab4things/lab4_restored/db/ip/sopc_system/submodules/sopc_system_rsp_xbar_demux.sv is missing
Warning (12019): Can't analyze file -- file Z:/Documents/3tb4labs/lab4things/lab4_restored/db/ip/sopc_system/submodules/sopc_system_rsp_xbar_mux.sv is missing
Info (12127): Elaborating entity "lab4" for the top level hierarchy
Error (12153): Can't elaborate top-level user hierarchy
Info (144001): Generated suppressed messages file C:/Users/Ricardo/Documents/University Courses/Winter 2018/MECHTRON 3TB4/lab 4 things/lab_usedinclass/lab4_restored/output_files/lab4.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 39 warnings
    Error: Peak virtual memory: 454 megabytes
    Error: Processing ended: Sun Mar 18 10:11:28 2018
    Error: Elapsed time: 00:00:19
    Error: Total CPU time (on all processors): 00:00:18


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Ricardo/Documents/University Courses/Winter 2018/MECHTRON 3TB4/lab 4 things/lab_usedinclass/lab4_restored/output_files/lab4.map.smsg.


