

================================================================
== Vivado HLS Report for 'dense_out'
================================================================
* Date:           Sun Aug  4 19:02:47 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       conv_2_fp3_ap_r3_r3_c
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.393|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2414|  2414|  2414|  2414|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+---------+
        |                     |          |  Latency  |  Interval | Pipeline|
        |       Instance      |  Module  | min | max | min | max |   Type  |
        +---------------------+----------+-----+-----+-----+-----+---------+
        |grp_soft_max_fu_149  |soft_max  |  252|  252|  252|  252|   none  |
        +---------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |              |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |- Dense_Loop  |  2160|  2160|       216|          -|          -|    10|    no    |
        | + Flat_Loop  |   210|   210|         7|          -|          -|    30|    no    |
        +--------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 14 3 
3 --> 4 10 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 3 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([10 x float]* %prediction, [5 x i8]* @p_str33, i32 0, i32 0, [1 x i8]* @p_str134, i32 0, i32 0, [1 x i8]* @p_str134, [1 x i8]* @p_str134, [1 x i8]* @p_str134, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str134, [1 x i8]* @p_str134) nounwind"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.32ns)   --->   "%dense_array = alloca [10 x float], align 16" [cnn/dense_out.cpp:28]   --->   Operation 16 'alloca' 'dense_array' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %1" [cnn/dense_out.cpp:31]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%d_0 = phi i4 [ 0, %0 ], [ %d, %Dense_Loop_end ]"   --->   Operation 18 'phi' 'd_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.30ns)   --->   "%icmp_ln31 = icmp eq i4 %d_0, -6" [cnn/dense_out.cpp:31]   --->   Operation 19 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.73ns)   --->   "%d = add i4 %d_0, 1" [cnn/dense_out.cpp:31]   --->   Operation 21 'add' 'd' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %4, label %Dense_Loop_begin" [cnn/dense_out.cpp:31]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str215) nounwind" [cnn/dense_out.cpp:32]   --->   Operation 23 'specloopname' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str215)" [cnn/dense_out.cpp:32]   --->   Operation 24 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i4 %d_0 to i64" [cnn/dense_out.cpp:38]   --->   Operation 25 'zext' 'zext_ln38' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i4 %d_0 to i9" [cnn/dense_out.cpp:36]   --->   Operation 26 'zext' 'zext_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %2" [cnn/dense_out.cpp:36]   --->   Operation 27 'br' <Predicate = (!icmp_ln31)> <Delay = 1.76>
ST_2 : Operation 28 [2/2] (0.00ns)   --->   "call fastcc void @soft_max([10 x float]* %dense_array, [10 x float]* %prediction)" [cnn/dense_out.cpp:44]   --->   Operation 28 'call' <Predicate = (icmp_ln31)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 6.95>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %Dense_Loop_begin ], [ %w_sum, %3 ]"   --->   Operation 29 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %Dense_Loop_begin ], [ %f, %3 ]"   --->   Operation 30 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.36ns)   --->   "%icmp_ln36 = icmp eq i5 %f_0, -2" [cnn/dense_out.cpp:36]   --->   Operation 31 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 32 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.78ns)   --->   "%f = add i5 %f_0, 1" [cnn/dense_out.cpp:36]   --->   Operation 33 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36, label %Dense_Loop_end, label %3" [cnn/dense_out.cpp:36]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i5 %f_0 to i64" [cnn/dense_out.cpp:38]   --->   Operation 35 'zext' 'zext_ln38_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %f_0, i3 0)" [cnn/dense_out.cpp:38]   --->   Operation 36 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln38_2 = zext i8 %tmp_1 to i9" [cnn/dense_out.cpp:38]   --->   Operation 37 'zext' 'zext_ln38_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_2 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %f_0, i1 false)" [cnn/dense_out.cpp:38]   --->   Operation 38 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln38_3 = zext i6 %tmp_2 to i9" [cnn/dense_out.cpp:38]   --->   Operation 39 'zext' 'zext_ln38_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln38 = add i9 %zext_ln38_3, %zext_ln38_2" [cnn/dense_out.cpp:38]   --->   Operation 40 'add' 'add_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 41 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln38_1 = add i9 %add_ln38, %zext_ln36" [cnn/dense_out.cpp:38]   --->   Operation 41 'add' 'add_ln38_1' <Predicate = (!icmp_ln36)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln38_4 = zext i9 %add_ln38_1 to i64" [cnn/dense_out.cpp:38]   --->   Operation 42 'zext' 'zext_ln38_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%dense_out_weights_ad = getelementptr [300 x float]* @dense_out_weights, i64 0, i64 %zext_ln38_4" [cnn/dense_out.cpp:38]   --->   Operation 43 'getelementptr' 'dense_out_weights_ad' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (3.25ns)   --->   "%dense_out_weights_lo = load float* %dense_out_weights_ad, align 4" [cnn/dense_out.cpp:38]   --->   Operation 44 'load' 'dense_out_weights_lo' <Predicate = (!icmp_ln36)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%dense_2_out_addr = getelementptr [30 x float]* @dense_2_out, i64 0, i64 %zext_ln38_1" [cnn/dense_out.cpp:38]   --->   Operation 45 'getelementptr' 'dense_2_out_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (2.32ns)   --->   "%dense_2_out_load = load float* %dense_2_out_addr, align 4" [cnn/dense_out.cpp:38]   --->   Operation 46 'load' 'dense_2_out_load' <Predicate = (!icmp_ln36)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%dense_out_bias_addr = getelementptr inbounds [10 x float]* @dense_out_bias, i64 0, i64 %zext_ln38" [cnn/dense_out.cpp:41]   --->   Operation 47 'getelementptr' 'dense_out_bias_addr' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (3.25ns)   --->   "%dense_out_bias_load = load float* %dense_out_bias_addr, align 4" [cnn/dense_out.cpp:41]   --->   Operation 48 'load' 'dense_out_bias_load' <Predicate = (icmp_ln36)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 4 <SV = 3> <Delay = 15.6>
ST_4 : Operation 49 [1/2] (3.25ns)   --->   "%dense_out_weights_lo = load float* %dense_out_weights_ad, align 4" [cnn/dense_out.cpp:38]   --->   Operation 49 'load' 'dense_out_weights_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_4 : Operation 50 [1/2] (2.32ns)   --->   "%dense_2_out_load = load float* %dense_2_out_addr, align 4" [cnn/dense_out.cpp:38]   --->   Operation 50 'load' 'dense_2_out_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 51 [2/2] (12.3ns)   --->   "%tmp_4 = fmul float %dense_out_weights_lo, %dense_2_out_load" [cnn/dense_out.cpp:38]   --->   Operation 51 'fmul' 'tmp_4' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 12.3>
ST_5 : Operation 52 [1/2] (12.3ns)   --->   "%tmp_4 = fmul float %dense_out_weights_lo, %dense_2_out_load" [cnn/dense_out.cpp:38]   --->   Operation 52 'fmul' 'tmp_4' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 10.5>
ST_6 : Operation 53 [4/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_0, %tmp_4" [cnn/dense_out.cpp:38]   --->   Operation 53 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 10.5>
ST_7 : Operation 54 [3/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_0, %tmp_4" [cnn/dense_out.cpp:38]   --->   Operation 54 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 10.5>
ST_8 : Operation 55 [2/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_0, %tmp_4" [cnn/dense_out.cpp:38]   --->   Operation 55 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 10.5>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str316) nounwind" [cnn/dense_out.cpp:37]   --->   Operation 56 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_0, %tmp_4" [cnn/dense_out.cpp:38]   --->   Operation 57 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "br label %2" [cnn/dense_out.cpp:36]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 3> <Delay = 13.7>
ST_10 : Operation 59 [1/2] (3.25ns)   --->   "%dense_out_bias_load = load float* %dense_out_bias_addr, align 4" [cnn/dense_out.cpp:41]   --->   Operation 59 'load' 'dense_out_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_10 : Operation 60 [4/4] (10.5ns)   --->   "%tmp = fadd float %w_sum_0, %dense_out_bias_load" [cnn/dense_out.cpp:41]   --->   Operation 60 'fadd' 'tmp' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 4> <Delay = 10.5>
ST_11 : Operation 61 [3/4] (10.5ns)   --->   "%tmp = fadd float %w_sum_0, %dense_out_bias_load" [cnn/dense_out.cpp:41]   --->   Operation 61 'fadd' 'tmp' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 5> <Delay = 10.5>
ST_12 : Operation 62 [2/4] (10.5ns)   --->   "%tmp = fadd float %w_sum_0, %dense_out_bias_load" [cnn/dense_out.cpp:41]   --->   Operation 62 'fadd' 'tmp' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 6> <Delay = 12.8>
ST_13 : Operation 63 [1/4] (10.5ns)   --->   "%tmp = fadd float %w_sum_0, %dense_out_bias_load" [cnn/dense_out.cpp:41]   --->   Operation 63 'fadd' 'tmp' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "%dense_array_addr = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 %zext_ln38" [cnn/dense_out.cpp:41]   --->   Operation 64 'getelementptr' 'dense_array_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 65 [1/1] (2.32ns)   --->   "store float %tmp, float* %dense_array_addr, align 4" [cnn/dense_out.cpp:41]   --->   Operation 65 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_13 : Operation 66 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str215, i32 %tmp_s)" [cnn/dense_out.cpp:42]   --->   Operation 66 'specregionend' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "br label %1" [cnn/dense_out.cpp:31]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 2> <Delay = 0.00>
ST_14 : Operation 68 [1/2] (0.00ns)   --->   "call fastcc void @soft_max([10 x float]* %dense_array, [10 x float]* %prediction)" [cnn/dense_out.cpp:44]   --->   Operation 68 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 69 [1/1] (0.00ns)   --->   "ret void" [cnn/dense_out.cpp:45]   --->   Operation 69 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ prediction]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ dense_out_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_out]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_out_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0    (specinterface    ) [ 000000000000000]
dense_array          (alloca           ) [ 001111111111111]
br_ln31              (br               ) [ 011111111111110]
d_0                  (phi              ) [ 001000000000000]
icmp_ln31            (icmp             ) [ 001111111111110]
empty                (speclooptripcount) [ 000000000000000]
d                    (add              ) [ 011111111111110]
br_ln31              (br               ) [ 000000000000000]
specloopname_ln32    (specloopname     ) [ 000000000000000]
tmp_s                (specregionbegin  ) [ 000111111111110]
zext_ln38            (zext             ) [ 000111111111110]
zext_ln36            (zext             ) [ 000111111100000]
br_ln36              (br               ) [ 001111111111110]
w_sum_0              (phi              ) [ 000111111111110]
f_0                  (phi              ) [ 000100000000000]
icmp_ln36            (icmp             ) [ 001111111111110]
empty_30             (speclooptripcount) [ 000000000000000]
f                    (add              ) [ 001111111111110]
br_ln36              (br               ) [ 000000000000000]
zext_ln38_1          (zext             ) [ 000000000000000]
tmp_1                (bitconcatenate   ) [ 000000000000000]
zext_ln38_2          (zext             ) [ 000000000000000]
tmp_2                (bitconcatenate   ) [ 000000000000000]
zext_ln38_3          (zext             ) [ 000000000000000]
add_ln38             (add              ) [ 000000000000000]
add_ln38_1           (add              ) [ 000000000000000]
zext_ln38_4          (zext             ) [ 000000000000000]
dense_out_weights_ad (getelementptr    ) [ 000010000000000]
dense_2_out_addr     (getelementptr    ) [ 000010000000000]
dense_out_bias_addr  (getelementptr    ) [ 000000000010000]
dense_out_weights_lo (load             ) [ 000001000000000]
dense_2_out_load     (load             ) [ 000001000000000]
tmp_4                (fmul             ) [ 000000111100000]
specloopname_ln37    (specloopname     ) [ 000000000000000]
w_sum                (fadd             ) [ 001111111111110]
br_ln36              (br               ) [ 001111111111110]
dense_out_bias_load  (load             ) [ 000000000001110]
tmp                  (fadd             ) [ 000000000000000]
dense_array_addr     (getelementptr    ) [ 000000000000000]
store_ln41           (store            ) [ 000000000000000]
empty_31             (specregionend    ) [ 000000000000000]
br_ln31              (br               ) [ 011111111111110]
call_ln44            (call             ) [ 000000000000000]
ret_ln45             (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="prediction">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dense_out_weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dense_2_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dense_out_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str134"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str215"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="soft_max"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str316"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="dense_array_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_array/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="dense_out_weights_ad_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="9" slack="0"/>
<pin id="68" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_out_weights_ad/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="9" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_out_weights_lo/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="dense_2_out_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="5" slack="0"/>
<pin id="81" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_out_addr/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="5" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_2_out_load/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="dense_out_bias_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="4" slack="1"/>
<pin id="94" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_out_bias_addr/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="4" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_out_bias_load/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="dense_array_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="4" slack="5"/>
<pin id="107" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr/13 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln41_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/13 "/>
</bind>
</comp>

<comp id="115" class="1005" name="d_0_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="1"/>
<pin id="117" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="d_0 (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="d_0_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="4" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_0/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="w_sum_0_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="w_sum_0_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="32" slack="1"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0/3 "/>
</bind>
</comp>

<comp id="138" class="1005" name="f_0_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="1"/>
<pin id="140" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="f_0_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="5" slack="0"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_soft_max_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="32" slack="0"/>
<pin id="153" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln44/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum/6 tmp/10 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="icmp_ln31_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="0" index="1" bw="4" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="d_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="d/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln38_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln36_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln36_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="0"/>
<pin id="191" dir="0" index="1" bw="2" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="f_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln38_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="0"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_1/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="5" slack="0"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln38_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_2/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="6" slack="0"/>
<pin id="220" dir="0" index="1" bw="5" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln38_3_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="6" slack="0"/>
<pin id="228" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_3/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln38_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="6" slack="0"/>
<pin id="232" dir="0" index="1" bw="8" slack="0"/>
<pin id="233" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln38_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="9" slack="0"/>
<pin id="238" dir="0" index="1" bw="4" slack="1"/>
<pin id="239" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_1/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln38_4_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="9" slack="0"/>
<pin id="243" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_4/3 "/>
</bind>
</comp>

<comp id="249" class="1005" name="d_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="0"/>
<pin id="251" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="254" class="1005" name="zext_ln38_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="1"/>
<pin id="256" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln38 "/>
</bind>
</comp>

<comp id="260" class="1005" name="zext_ln36_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="9" slack="1"/>
<pin id="262" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln36 "/>
</bind>
</comp>

<comp id="268" class="1005" name="f_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="0"/>
<pin id="270" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="273" class="1005" name="dense_out_weights_ad_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="9" slack="1"/>
<pin id="275" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="dense_out_weights_ad "/>
</bind>
</comp>

<comp id="278" class="1005" name="dense_2_out_addr_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="1"/>
<pin id="280" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_out_addr "/>
</bind>
</comp>

<comp id="283" class="1005" name="dense_out_bias_addr_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="1"/>
<pin id="285" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_out_bias_addr "/>
</bind>
</comp>

<comp id="288" class="1005" name="dense_out_weights_lo_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_out_weights_lo "/>
</bind>
</comp>

<comp id="293" class="1005" name="dense_2_out_load_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_out_load "/>
</bind>
</comp>

<comp id="298" class="1005" name="tmp_4_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="303" class="1005" name="w_sum_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum "/>
</bind>
</comp>

<comp id="308" class="1005" name="dense_out_bias_load_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_out_bias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="54" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="54" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="54" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="54" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="114"><net_src comp="103" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="130" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="160"><net_src comp="126" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="156" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="162"><net_src comp="97" pin="3"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="71" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="84" pin="3"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="119" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="20" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="119" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="26" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="119" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="119" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="142" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="40" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="142" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="44" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="142" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="211"><net_src comp="46" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="142" pin="4"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="48" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="217"><net_src comp="206" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="50" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="142" pin="4"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="52" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="229"><net_src comp="218" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="214" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="236" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="252"><net_src comp="175" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="257"><net_src comp="181" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="263"><net_src comp="185" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="271"><net_src comp="195" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="276"><net_src comp="64" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="281"><net_src comp="77" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="286"><net_src comp="90" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="291"><net_src comp="71" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="296"><net_src comp="84" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="301"><net_src comp="163" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="306"><net_src comp="156" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="311"><net_src comp="97" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="156" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction | {2 14 }
 - Input state : 
	Port: dense_out : dense_out_weights | {3 4 }
	Port: dense_out : dense_2_out | {3 4 }
	Port: dense_out : dense_out_bias | {3 10 }
  - Chain level:
	State 1
	State 2
		icmp_ln31 : 1
		d : 1
		br_ln31 : 2
		zext_ln38 : 1
		zext_ln36 : 1
	State 3
		icmp_ln36 : 1
		f : 1
		br_ln36 : 2
		zext_ln38_1 : 1
		tmp_1 : 1
		zext_ln38_2 : 2
		tmp_2 : 1
		zext_ln38_3 : 2
		add_ln38 : 3
		add_ln38_1 : 4
		zext_ln38_4 : 5
		dense_out_weights_ad : 6
		dense_out_weights_lo : 7
		dense_2_out_addr : 2
		dense_2_out_load : 3
		dense_out_bias_load : 1
	State 4
		tmp_4 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		tmp : 1
	State 11
	State 12
	State 13
		store_ln41 : 1
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|---------|
|   call   | grp_soft_max_fu_149 |    9    |  5.3985 |   1043  |   2364  |
|----------|---------------------|---------|---------|---------|---------|
|   fadd   |      grp_fu_156     |    2    |    0    |   227   |   403   |
|----------|---------------------|---------|---------|---------|---------|
|   fmul   |      grp_fu_163     |    3    |    0    |   128   |   320   |
|----------|---------------------|---------|---------|---------|---------|
|          |       d_fu_175      |    0    |    0    |    0    |    13   |
|    add   |       f_fu_195      |    0    |    0    |    0    |    15   |
|          |   add_ln38_fu_230   |    0    |    0    |    0    |    9    |
|          |  add_ln38_1_fu_236  |    0    |    0    |    0    |    9    |
|----------|---------------------|---------|---------|---------|---------|
|   icmp   |   icmp_ln31_fu_169  |    0    |    0    |    0    |    9    |
|          |   icmp_ln36_fu_189  |    0    |    0    |    0    |    11   |
|----------|---------------------|---------|---------|---------|---------|
|          |   zext_ln38_fu_181  |    0    |    0    |    0    |    0    |
|          |   zext_ln36_fu_185  |    0    |    0    |    0    |    0    |
|   zext   |  zext_ln38_1_fu_201 |    0    |    0    |    0    |    0    |
|          |  zext_ln38_2_fu_214 |    0    |    0    |    0    |    0    |
|          |  zext_ln38_3_fu_226 |    0    |    0    |    0    |    0    |
|          |  zext_ln38_4_fu_241 |    0    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|---------|
|bitconcatenate|     tmp_1_fu_206    |    0    |    0    |    0    |    0    |
|          |     tmp_2_fu_218    |    0    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|---------|
|   Total  |                     |    14   |  5.3985 |   1398  |   3153  |
|----------|---------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|dense_array|    0   |   64   |    5   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   64   |    5   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|         d_0_reg_115        |    4   |
|          d_reg_249         |    4   |
|  dense_2_out_addr_reg_278  |    5   |
|  dense_2_out_load_reg_293  |   32   |
| dense_out_bias_addr_reg_283|    4   |
| dense_out_bias_load_reg_308|   32   |
|dense_out_weights_ad_reg_273|    9   |
|dense_out_weights_lo_reg_288|   32   |
|         f_0_reg_138        |    5   |
|          f_reg_268         |    5   |
|        tmp_4_reg_298       |   32   |
|       w_sum_0_reg_126      |   32   |
|        w_sum_reg_303       |   32   |
|      zext_ln36_reg_260     |    9   |
|      zext_ln38_reg_254     |   64   |
+----------------------------+--------+
|            Total           |   301  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_71 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_84 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_97 |  p0  |   2  |   4  |    8   ||    9    |
|  w_sum_0_reg_126 |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_156    |  p1  |   3  |  32  |   96   ||    15   |
|    grp_fu_163    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_163    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   324  || 12.4287 ||    69   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   14   |    5   |  1398  |  3153  |    -   |
|   Memory  |    0   |    -   |    -   |   64   |    5   |    0   |
|Multiplexer|    -   |    -   |   12   |    -   |   69   |    -   |
|  Register |    -   |    -   |    -   |   301  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   14   |   17   |  1763  |  3227  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
