<stg><name>conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10></name>


<trans_list>

<trans id="96" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:0 %p_read_227 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read15

]]></Node>
<StgValue><ssdm name="p_read_227"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:1 %p_read_228 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read14

]]></Node>
<StgValue><ssdm name="p_read_228"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:2 %p_read_229 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read13

]]></Node>
<StgValue><ssdm name="p_read_229"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:3 %p_read1228 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read12

]]></Node>
<StgValue><ssdm name="p_read1228"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:4 %p_read1127 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read11

]]></Node>
<StgValue><ssdm name="p_read1127"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:5 %p_read1026 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read10

]]></Node>
<StgValue><ssdm name="p_read1026"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:6 %p_read925 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read9

]]></Node>
<StgValue><ssdm name="p_read925"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:7 %p_read824 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read8

]]></Node>
<StgValue><ssdm name="p_read824"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:8 %p_read723 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read7

]]></Node>
<StgValue><ssdm name="p_read723"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:9 %p_read622 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read6

]]></Node>
<StgValue><ssdm name="p_read622"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:10 %p_read521 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read5

]]></Node>
<StgValue><ssdm name="p_read521"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:11 %p_read420 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read4

]]></Node>
<StgValue><ssdm name="p_read420"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:12 %p_read319 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read3

]]></Node>
<StgValue><ssdm name="p_read319"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:13 %p_read218 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read2

]]></Node>
<StgValue><ssdm name="p_read218"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:14 %p_read117 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read1

]]></Node>
<StgValue><ssdm name="p_read117"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:15 %p_read16 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read

]]></Node>
<StgValue><ssdm name="p_read16"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="64">
<![CDATA[
entry:16 %res_23_copy = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_23_copy"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="64">
<![CDATA[
entry:17 %res_22_copy = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_22_copy"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="64">
<![CDATA[
entry:18 %res_21_copy = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_21_copy"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="64">
<![CDATA[
entry:19 %res_20_copy = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_20_copy"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="64">
<![CDATA[
entry:20 %res_19_copy = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_19_copy"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="64">
<![CDATA[
entry:21 %res_18_copy = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_18_copy"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="64">
<![CDATA[
entry:22 %res_17_copy = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_17_copy"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="64">
<![CDATA[
entry:23 %res_16_copy = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_16_copy"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64">
<![CDATA[
entry:24 %res_15_copy = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_15_copy"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="64">
<![CDATA[
entry:25 %res_14_copy = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_14_copy"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="64">
<![CDATA[
entry:26 %res_13_copy = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_13_copy"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="64">
<![CDATA[
entry:27 %res_12_copy = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_12_copy"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="64">
<![CDATA[
entry:28 %res_11_copy = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_11_copy"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="64">
<![CDATA[
entry:29 %res_10_copy = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_10_copy"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="64">
<![CDATA[
entry:30 %res_9_copy = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_9_copy"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="64">
<![CDATA[
entry:31 %res_8_copy = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_8_copy"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="64">
<![CDATA[
entry:32 %res_7_copy = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_7_copy"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="64">
<![CDATA[
entry:33 %res_6_copy = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_6_copy"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="64">
<![CDATA[
entry:34 %res_5_copy = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_5_copy"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="64">
<![CDATA[
entry:35 %res_4_copy = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_4_copy"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="64">
<![CDATA[
entry:36 %res_3_copy = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_3_copy"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="64">
<![CDATA[
entry:37 %res_2_copy = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_2_copy"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="64">
<![CDATA[
entry:38 %res_1_copy = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_1_copy"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="64">
<![CDATA[
entry:39 %res_0_copy = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_0_copy"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="45" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10" op_12_bw="10" op_13_bw="10" op_14_bw="10" op_15_bw="10" op_16_bw="10" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16">
<![CDATA[
entry:40 %call_ln42 = call void @conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>, i10 %p_read16, i10 %p_read117, i10 %p_read218, i10 %p_read319, i10 %p_read420, i10 %p_read521, i10 %p_read622, i10 %p_read723, i10 %p_read824, i10 %p_read925, i10 %p_read1026, i10 %p_read1127, i10 %p_read1228, i10 %p_read_229, i10 %p_read_228, i10 %p_read_227, i16 %res_0_copy, i16 %res_1_copy, i16 %res_2_copy, i16 %res_3_copy, i16 %res_4_copy, i16 %res_5_copy, i16 %res_6_copy, i16 %res_7_copy, i16 %res_8_copy, i16 %res_9_copy, i16 %res_10_copy, i16 %res_11_copy, i16 %res_12_copy, i16 %res_13_copy, i16 %res_14_copy, i16 %res_15_copy, i16 %res_16_copy, i16 %res_17_copy, i16 %res_18_copy, i16 %res_19_copy, i16 %res_20_copy, i16 %res_21_copy, i16 %res_22_copy, i16 %res_23_copy

]]></Node>
<StgValue><ssdm name="call_ln42"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="46" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10" op_3_bw="10" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="10" op_8_bw="10" op_9_bw="10" op_10_bw="10" op_11_bw="10" op_12_bw="10" op_13_bw="10" op_14_bw="10" op_15_bw="10" op_16_bw="10" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16">
<![CDATA[
entry:40 %call_ln42 = call void @conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>, i10 %p_read16, i10 %p_read117, i10 %p_read218, i10 %p_read319, i10 %p_read420, i10 %p_read521, i10 %p_read622, i10 %p_read723, i10 %p_read824, i10 %p_read925, i10 %p_read1026, i10 %p_read1127, i10 %p_read1228, i10 %p_read_229, i10 %p_read_228, i10 %p_read_227, i16 %res_0_copy, i16 %res_1_copy, i16 %res_2_copy, i16 %res_3_copy, i16 %res_4_copy, i16 %res_5_copy, i16 %res_6_copy, i16 %res_7_copy, i16 %res_8_copy, i16 %res_9_copy, i16 %res_10_copy, i16 %res_11_copy, i16 %res_12_copy, i16 %res_13_copy, i16 %res_14_copy, i16 %res_15_copy, i16 %res_16_copy, i16 %res_17_copy, i16 %res_18_copy, i16 %res_19_copy, i16 %res_20_copy, i16 %res_21_copy, i16 %res_22_copy, i16 %res_23_copy

]]></Node>
<StgValue><ssdm name="call_ln42"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:41 %res_0_copy_load = load i16 %res_0_copy

]]></Node>
<StgValue><ssdm name="res_0_copy_load"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:42 %res_1_copy_load = load i16 %res_1_copy

]]></Node>
<StgValue><ssdm name="res_1_copy_load"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:43 %res_2_copy_load = load i16 %res_2_copy

]]></Node>
<StgValue><ssdm name="res_2_copy_load"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:44 %res_3_copy_load = load i16 %res_3_copy

]]></Node>
<StgValue><ssdm name="res_3_copy_load"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:45 %res_4_copy_load = load i16 %res_4_copy

]]></Node>
<StgValue><ssdm name="res_4_copy_load"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:46 %res_5_copy_load = load i16 %res_5_copy

]]></Node>
<StgValue><ssdm name="res_5_copy_load"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:47 %res_6_copy_load = load i16 %res_6_copy

]]></Node>
<StgValue><ssdm name="res_6_copy_load"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:48 %res_7_copy_load = load i16 %res_7_copy

]]></Node>
<StgValue><ssdm name="res_7_copy_load"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:49 %res_8_copy_load = load i16 %res_8_copy

]]></Node>
<StgValue><ssdm name="res_8_copy_load"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:50 %res_9_copy_load = load i16 %res_9_copy

]]></Node>
<StgValue><ssdm name="res_9_copy_load"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:51 %res_10_copy_load = load i16 %res_10_copy

]]></Node>
<StgValue><ssdm name="res_10_copy_load"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:52 %res_11_copy_load = load i16 %res_11_copy

]]></Node>
<StgValue><ssdm name="res_11_copy_load"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:53 %res_12_copy_load = load i16 %res_12_copy

]]></Node>
<StgValue><ssdm name="res_12_copy_load"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:54 %res_13_copy_load = load i16 %res_13_copy

]]></Node>
<StgValue><ssdm name="res_13_copy_load"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:55 %res_14_copy_load = load i16 %res_14_copy

]]></Node>
<StgValue><ssdm name="res_14_copy_load"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:56 %res_15_copy_load = load i16 %res_15_copy

]]></Node>
<StgValue><ssdm name="res_15_copy_load"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:57 %res_16_copy_load = load i16 %res_16_copy

]]></Node>
<StgValue><ssdm name="res_16_copy_load"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:58 %res_17_copy_load = load i16 %res_17_copy

]]></Node>
<StgValue><ssdm name="res_17_copy_load"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:59 %res_18_copy_load = load i16 %res_18_copy

]]></Node>
<StgValue><ssdm name="res_18_copy_load"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:60 %res_19_copy_load = load i16 %res_19_copy

]]></Node>
<StgValue><ssdm name="res_19_copy_load"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:61 %res_20_copy_load = load i16 %res_20_copy

]]></Node>
<StgValue><ssdm name="res_20_copy_load"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:62 %res_21_copy_load = load i16 %res_21_copy

]]></Node>
<StgValue><ssdm name="res_21_copy_load"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:63 %res_22_copy_load = load i16 %res_22_copy

]]></Node>
<StgValue><ssdm name="res_22_copy_load"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:64 %res_23_copy_load = load i16 %res_23_copy

]]></Node>
<StgValue><ssdm name="res_23_copy_load"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="384" op_0_bw="384" op_1_bw="16">
<![CDATA[
entry:65 %mrv = insertvalue i384 <undef>, i16 %res_0_copy_load

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="384" op_0_bw="384" op_1_bw="16">
<![CDATA[
entry:66 %mrv_1 = insertvalue i384 %mrv, i16 %res_1_copy_load

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="384" op_0_bw="384" op_1_bw="16">
<![CDATA[
entry:67 %mrv_2 = insertvalue i384 %mrv_1, i16 %res_2_copy_load

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="384" op_0_bw="384" op_1_bw="16">
<![CDATA[
entry:68 %mrv_3 = insertvalue i384 %mrv_2, i16 %res_3_copy_load

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="384" op_0_bw="384" op_1_bw="16">
<![CDATA[
entry:69 %mrv_4 = insertvalue i384 %mrv_3, i16 %res_4_copy_load

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="384" op_0_bw="384" op_1_bw="16">
<![CDATA[
entry:70 %mrv_5 = insertvalue i384 %mrv_4, i16 %res_5_copy_load

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="384" op_0_bw="384" op_1_bw="16">
<![CDATA[
entry:71 %mrv_6 = insertvalue i384 %mrv_5, i16 %res_6_copy_load

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="384" op_0_bw="384" op_1_bw="16">
<![CDATA[
entry:72 %mrv_7 = insertvalue i384 %mrv_6, i16 %res_7_copy_load

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="384" op_0_bw="384" op_1_bw="16">
<![CDATA[
entry:73 %mrv_8 = insertvalue i384 %mrv_7, i16 %res_8_copy_load

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="384" op_0_bw="384" op_1_bw="16">
<![CDATA[
entry:74 %mrv_9 = insertvalue i384 %mrv_8, i16 %res_9_copy_load

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="384" op_0_bw="384" op_1_bw="16">
<![CDATA[
entry:75 %mrv_10 = insertvalue i384 %mrv_9, i16 %res_10_copy_load

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="384" op_0_bw="384" op_1_bw="16">
<![CDATA[
entry:76 %mrv_11 = insertvalue i384 %mrv_10, i16 %res_11_copy_load

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="384" op_0_bw="384" op_1_bw="16">
<![CDATA[
entry:77 %mrv_12 = insertvalue i384 %mrv_11, i16 %res_12_copy_load

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="384" op_0_bw="384" op_1_bw="16">
<![CDATA[
entry:78 %mrv_13 = insertvalue i384 %mrv_12, i16 %res_13_copy_load

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="384" op_0_bw="384" op_1_bw="16">
<![CDATA[
entry:79 %mrv_14 = insertvalue i384 %mrv_13, i16 %res_14_copy_load

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="384" op_0_bw="384" op_1_bw="16">
<![CDATA[
entry:80 %mrv_15 = insertvalue i384 %mrv_14, i16 %res_15_copy_load

]]></Node>
<StgValue><ssdm name="mrv_15"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="384" op_0_bw="384" op_1_bw="16">
<![CDATA[
entry:81 %mrv_16 = insertvalue i384 %mrv_15, i16 %res_16_copy_load

]]></Node>
<StgValue><ssdm name="mrv_16"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="384" op_0_bw="384" op_1_bw="16">
<![CDATA[
entry:82 %mrv_17 = insertvalue i384 %mrv_16, i16 %res_17_copy_load

]]></Node>
<StgValue><ssdm name="mrv_17"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="384" op_0_bw="384" op_1_bw="16">
<![CDATA[
entry:83 %mrv_18 = insertvalue i384 %mrv_17, i16 %res_18_copy_load

]]></Node>
<StgValue><ssdm name="mrv_18"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="384" op_0_bw="384" op_1_bw="16">
<![CDATA[
entry:84 %mrv_19 = insertvalue i384 %mrv_18, i16 %res_19_copy_load

]]></Node>
<StgValue><ssdm name="mrv_19"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="384" op_0_bw="384" op_1_bw="16">
<![CDATA[
entry:85 %mrv_20 = insertvalue i384 %mrv_19, i16 %res_20_copy_load

]]></Node>
<StgValue><ssdm name="mrv_20"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="384" op_0_bw="384" op_1_bw="16">
<![CDATA[
entry:86 %mrv_21 = insertvalue i384 %mrv_20, i16 %res_21_copy_load

]]></Node>
<StgValue><ssdm name="mrv_21"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="384" op_0_bw="384" op_1_bw="16">
<![CDATA[
entry:87 %mrv_22 = insertvalue i384 %mrv_21, i16 %res_22_copy_load

]]></Node>
<StgValue><ssdm name="mrv_22"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="384" op_0_bw="384" op_1_bw="16">
<![CDATA[
entry:88 %mrv_23 = insertvalue i384 %mrv_22, i16 %res_23_copy_load

]]></Node>
<StgValue><ssdm name="mrv_23"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="384">
<![CDATA[
entry:89 %ret_ln46 = ret i384 %mrv_23

]]></Node>
<StgValue><ssdm name="ret_ln46"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
