{"Source Block": ["oh/src/common/hdl/oh_memory_sp.v@79:92@HdlStmProcess", "   always @ (posedge clk)\n     if(en & ~sleep & ~shutdown)       \n       dout[DW-1:0] <= ram[addr[AW-1:0]];\n\n   //write port\n   always @ (posedge clk)\n     for(i=0;i<DW;i=i+1)\t   \n       if(en & wem[i] & we & ~sleep & ~shutdown)\t       \n \t ram[addr[AW-1:0]][i] <= din[i]; \n`endif\n  \nendmodule // oh_memory_sp\n\n\n"], "Clone Blocks": [["oh/src/common/hdl/oh_memory_sp.v@74:86", "   reg [DW-1:0]        ram    [DEPTH-1:0];  \n   reg [DW-1:0]        dout;\n   integer \t       i;\n   \n   //read port (one cycle latency)\n   always @ (posedge clk)\n     if(en & ~sleep & ~shutdown)       \n       dout[DW-1:0] <= ram[addr[AW-1:0]];\n\n   //write port\n   always @ (posedge clk)\n     for(i=0;i<DW;i=i+1)\t   \n       if(en & wem[i] & we & ~sleep & ~shutdown)\t       \n"]], "Diff Content": {"Delete": [[86, "       if(en & wem[i] & we & ~sleep & ~shutdown)\t       \n"]], "Add": [[86, "       if(en & wem[i] & we)\t       \n"]]}}