(pcb "/Users/nrivard/Code/github/n8-Bit/PCB/n8 bit special/n8 bit special.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.9-0-10_14)")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer In1.Cu
      (type power)
      (property
        (index 1)
      )
    )
    (layer In2.Cu
      (type power)
      (property
        (index 2)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 3)
      )
    )
    (boundary
      (path pcb 0  186401 -39895.5  186549 -39947.2  186681 -40030.4  186792 -40141
            186875 -40273.4  186926 -40421.1  186944 -40576.5  186944 -139192
            186926 -139347  186875 -139495  186792 -139628  186681 -139738
            186549 -139821  186401 -139873  186246 -139890  87693.5 -139890
            87538.1 -139873  87390.4 -139821  87258 -139738  87147.4 -139628
            87064.2 -139495  87012.5 -139347  86995 -139192  86995 -40576.5
            87012.5 -40421.1  87064.2 -40273.4  87147.4 -40141  87258 -40030.4
            87390.4 -39947.2  87538.1 -39895.5  87693.5 -39878  186246 -39878
            186401 -39895.5)
    )
    (plane GND (polygon In1.Cu 0  187630 -141478  85064.6 -141135  85293.2 -39039.8  187973 -38976.3
            187630 -141478))
    (plane +5V (polygon In2.Cu 0  187668 -142888  85013.8 -141808  85191.6 -38976.3  188925 -38976.3
            187668 -142888))
    (via "Via[0-3]_800:400_um")
    (rule
      (width 154)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm
      (place C20 173914 -116789 front 0 (PN 47pF))
      (place C19 166827 -116738 front 0 (PN 47pF))
      (place C9 157048 -103289 front 270 (PN 100nF))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket"
      (place U10 144831 -81559.4 front 0 (PN 74HC00))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (place R2 157036 -89750.9 front 270 (PN 3K3))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x06_P2.54mm_Vertical
      (place J6 157569 -129489 front 270 (PN Conn_02x08_Odd_Even))
    )
    (component "Package_SO:SSOP-16_3.9x4.9mm_P0.635mm"
      (place U9 170129 -108661 front 0 (PN FT230XS))
    )
    (component "Package_LCC:PLCC-44_THT-Socket"
      (place U8 166116 -79679.8 front 90 (PN SC28L92_PLC44))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (place R8 162306 -109601 front 270 (PN 27))
      (place R7 162357 -96913.7 front 270 (PN 27))
      (place R6 168275 -97383.6 front 0 (PN 220))
      (place R5 168351 -102133 front 0 (PN 220))
      (place R4 169532 -130746 front 90 (PN 10K))
    )
    (component LED_THT:LED_D3.0mm
      (place D3 181051 -97180.4 front 0 (PN RX))
      (place D2 181077 -103022 front 0 (PN TX))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm::1
      (place C18 177521 -110007 front 90 (PN 100nF))
      (place C17 157036 -76657.2 front 90 (PN 100nF))
      (place C16 124244 -83997.8 front 90 (PN 100nf))
      (place C3 90017.6 -136063 front 90 (PN 100nf))
      (place C4 137904 -136068 front 90 (PN 100nf))
      (place C7 90017.6 -118516 front 90 (PN 100nf))
      (place C5 90017.6 -100101 front 90 (PN 100nf))
      (place C11 156972 -55041.8 front 90 (PN 100nf))
    )
    (component "Package_LCC:PLCC-44_THT-Socket::1"
      (place U1 165964 -52730.4 front 90 (PN W65C02SxP))
    )
    (component "Package_TO_SOT_THT:TO-92"
      (place Q1 162611 -130315 front 0 (PN 2N3904))
    )
    (component "Oscillator:Oscillator_DIP-8"
      (place X1 130785 -90373.2 front 0 (PN 3.6864Mhz))
    )
    (component "Connector_USB:USB_Micro-B_Amphenol_10118194_Horizontal"
      (place J1 184175 -111277 front 90 (PN USB_B_Micro))
    )
    (component Capacitor_THT:CP_Radial_D8.0mm_P3.80mm
      (place C2 181077 -121387 front 270 (PN 470uF))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm::2
      (place C1 157036 -84048.6 front 90 (PN 100nf))
      (place C8 137884 -118579 front 90 (PN 100nf))
      (place C6 137820 -100101 front 90 (PN 100nf))
      (place C12 156947 -43459.4 front 270 (PN 100nf))
      (place C13 133223 -43370.5 front 270 (PN 100nf))
      (place C14 109918 -43307 front 270 (PN 100nf))
      (place C15 124282 -89179.4 front 270 (PN 100nf))
    )
    (component LED_THT:LED_D3.0mm::1
      (place D1 173533 -135712 front 180 (PN LED_ALT))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_2x16_P2.54mm_Vertical
      (place J2 94640.4 -97637.6 front 90 (PN PORT0))
      (place J3 94642.6 -133560 front 90 (PN PORT2))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_2x16_P2.54mm_Vertical::1
      (place J4 94640.4 -115603 front 90 (PN PORT1))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::2
      (place R1 173888 -130696 front 90 (PN 220))
    )
    (component Resistor_THT:R_Array_SIP9
      (place RN1 165176 -136233 front 180 (PN 3K3))
    )
    (component "Package_TO_SOT_THT:TO-92::1"
      (place U7 162611 -124028 front 0 (PN DS1813))
    )
    (component "Package_DIP:DIP-24_W7.62mm_Socket"
      (place U6 118745 -82537.3 front 270 (PN 22V10C))
    )
    (component Button_Switch_THT:SW_PUSH_6mm
      (place SW1 177736 -132182 front 0 (PN SW_Push_Dual))
    )
    (component "Package_DIP:DIP-28_W15.24mm_Socket"
      (place U2 137160 -43370.5 front 0 (PN "CY62256-70PC"))
      (place U3 113919 -43370.5 front 0 (PN "CY62256-70PC"))
    )
    (component "Package_DIP:DIP-28_W15.24mm_Socket::1"
      (place U4 90678 -43370.5 front 0 (PN 28C256))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket::1"
      (place U5 144856 -103314 front 0 (PN 74LS21))
    )
  )
  (library
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm
      (outline (path signal 50  4000 1500  -1500 1500))
      (outline (path signal 50  4000 -1500  4000 1500))
      (outline (path signal 50  -1500 -1500  4000 -1500))
      (outline (path signal 50  -1500 1500  -1500 -1500))
      (outline (path signal 120  3870 1370  3870 -1370))
      (outline (path signal 120  -1370 1370  -1370 -1370))
      (outline (path signal 120  -1370 -1370  3870 -1370))
      (outline (path signal 120  -1370 1370  3870 1370))
      (outline (path signal 100  3750 1250  -1250 1250))
      (outline (path signal 100  3750 -1250  3750 1250))
      (outline (path signal 100  -1250 -1250  3750 -1250))
      (outline (path signal 100  -1250 1250  -1250 -1250))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  660 1250  660 -1250))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x06_P2.54mm_Vertical
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -14500  4350 1800))
      (outline (path signal 50  -1800 -14500  4350 -14500))
      (outline (path signal 50  -1800 1800  -1800 -14500))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -14030))
      (outline (path signal 120  -1330 -1270  -1330 -14030))
      (outline (path signal 120  -1330 -14030  3870 -14030))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -13970  -1270 0))
      (outline (path signal 100  3810 -13970  -1270 -13970))
      (outline (path signal 100  3810 1270  3810 -13970))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Package_SO:SSOP-16_3.9x4.9mm_P0.635mm"
      (outline (path signal 150  -950 2450  1950 2450))
      (outline (path signal 150  1950 2450  1950 -2450))
      (outline (path signal 150  1950 -2450  -1950 -2450))
      (outline (path signal 150  -1950 -2450  -1950 1450))
      (outline (path signal 150  -1950 1450  -950 2450))
      (outline (path signal 50  -3450 2850  -3450 -2800))
      (outline (path signal 50  3450 2850  3450 -2800))
      (outline (path signal 50  -3450 2850  3450 2850))
      (outline (path signal 50  -3450 -2800  3450 -2800))
      (outline (path signal 150  -2000 -2675  2000 -2675))
      (outline (path signal 150  -3275 2725  2000 2725))
      (pin Rect[T]Pad_1200x400_um 16 2600 2222.5)
      (pin Rect[T]Pad_1200x400_um 15 2600 1587.5)
      (pin Rect[T]Pad_1200x400_um 14 2600 952.5)
      (pin Rect[T]Pad_1200x400_um 13 2600 317.5)
      (pin Rect[T]Pad_1200x400_um 12 2600 -317.5)
      (pin Rect[T]Pad_1200x400_um 11 2600 -952.5)
      (pin Rect[T]Pad_1200x400_um 10 2600 -1587.5)
      (pin Rect[T]Pad_1200x400_um 9 2600 -2222.5)
      (pin Rect[T]Pad_1200x400_um 8 -2600 -2222.5)
      (pin Rect[T]Pad_1200x400_um 7 -2600 -1587.5)
      (pin Rect[T]Pad_1200x400_um 6 -2600 -952.5)
      (pin Rect[T]Pad_1200x400_um 5 -2600 -317.5)
      (pin Rect[T]Pad_1200x400_um 4 -2600 317.5)
      (pin Rect[T]Pad_1200x400_um 3 -2600 952.5)
      (pin Rect[T]Pad_1200x400_um 2 -2600 1587.5)
      (pin Rect[T]Pad_1200x400_um 1 -2600 2222.5)
    )
    (image "Package_LCC:PLCC-44_THT-Socket"
      (outline (path signal 100  -12020 5400  -13020 4400))
      (outline (path signal 100  -13020 4400  -13020 -18100))
      (outline (path signal 100  -13020 -18100  10480 -18100))
      (outline (path signal 100  10480 -18100  10480 5400))
      (outline (path signal 100  10480 5400  -12020 5400))
      (outline (path signal 50  -13520 5900  -13520 -18600))
      (outline (path signal 50  -13520 -18600  10980 -18600))
      (outline (path signal 50  10980 -18600  10980 5900))
      (outline (path signal 50  10980 5900  -13520 5900))
      (outline (path signal 100  -10480 2860  -10480 -15560))
      (outline (path signal 100  -10480 -15560  7940 -15560))
      (outline (path signal 100  7940 -15560  7940 2860))
      (outline (path signal 100  7940 2860  -10480 2860))
      (outline (path signal 100  -1770 5400  -1270 4400))
      (outline (path signal 100  -1270 4400  -770 5400))
      (outline (path signal 120  -2270 5500  -12120 5500))
      (outline (path signal 120  -12120 5500  -13120 4500))
      (outline (path signal 120  -13120 4500  -13120 -18200))
      (outline (path signal 120  -13120 -18200  10580 -18200))
      (outline (path signal 120  10580 -18200  10580 5500))
      (outline (path signal 120  10580 5500  -270 5500))
      (pin Round[A]Pad_1422.4_um 39 7620 0)
      (pin Round[A]Pad_1422.4_um 37 7620 -2540)
      (pin Round[A]Pad_1422.4_um 35 7620 -5080)
      (pin Round[A]Pad_1422.4_um 33 7620 -7620)
      (pin Round[A]Pad_1422.4_um 31 7620 -10160)
      (pin Round[A]Pad_1422.4_um 40 5080 2540)
      (pin Round[A]Pad_1422.4_um 38 5080 -2540)
      (pin Round[A]Pad_1422.4_um 36 5080 -5080)
      (pin Round[A]Pad_1422.4_um 34 5080 -7620)
      (pin Round[A]Pad_1422.4_um 32 5080 -10160)
      (pin Round[A]Pad_1422.4_um 30 5080 -12700)
      (pin Round[A]Pad_1422.4_um 28 5080 -15240)
      (pin Round[A]Pad_1422.4_um 26 2540 -15240)
      (pin Round[A]Pad_1422.4_um 24 0 -15240)
      (pin Round[A]Pad_1422.4_um 22 -2540 -15240)
      (pin Round[A]Pad_1422.4_um 20 -5080 -15240)
      (pin Round[A]Pad_1422.4_um 18 -7620 -15240)
      (pin Round[A]Pad_1422.4_um 29 7620 -12700)
      (pin Round[A]Pad_1422.4_um 27 2540 -12700)
      (pin Round[A]Pad_1422.4_um 25 0 -12700)
      (pin Round[A]Pad_1422.4_um 23 -2540 -12700)
      (pin Round[A]Pad_1422.4_um 21 -5080 -12700)
      (pin Round[A]Pad_1422.4_um 19 -7620 -12700)
      (pin Round[A]Pad_1422.4_um 17 -10160 -12700)
      (pin Round[A]Pad_1422.4_um 15 -10160 -10160)
      (pin Round[A]Pad_1422.4_um 13 -10160 -7620)
      (pin Round[A]Pad_1422.4_um 11 -10160 -5080)
      (pin Round[A]Pad_1422.4_um 9 -10160 -2540)
      (pin Round[A]Pad_1422.4_um 7 -10160 0)
      (pin Round[A]Pad_1422.4_um 16 -7620 -10160)
      (pin Round[A]Pad_1422.4_um 14 -7620 -7620)
      (pin Round[A]Pad_1422.4_um 12 -7620 -5080)
      (pin Round[A]Pad_1422.4_um 10 -7620 -2540)
      (pin Round[A]Pad_1422.4_um 8 -7620 0)
      (pin Round[A]Pad_1422.4_um 42 2540 2540)
      (pin Round[A]Pad_1422.4_um 44 0 2540)
      (pin Round[A]Pad_1422.4_um 6 -7620 2540)
      (pin Round[A]Pad_1422.4_um 4 -5080 2540)
      (pin Round[A]Pad_1422.4_um 2 -2540 2540)
      (pin Round[A]Pad_1422.4_um 41 5080 0)
      (pin Round[A]Pad_1422.4_um 43 2540 0)
      (pin Round[A]Pad_1422.4_um 5 -5080 0)
      (pin Round[A]Pad_1422.4_um 3 -2540 0)
      (pin Rect[A]Pad_1422.4x1422.4_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image LED_THT:LED_D3.0mm
      (outline (path signal 100  2770 0  2688.73 -487.049  2453.71 -921.319  2090.42 -1255.75
            1638.23 -1454.1  1146.13 -1494.88  667.457 -1373.66  254.078 -1103.59
            -49.211 -713.921  -209.542 -246.892  -209.542 246.892  -49.211 713.921
            254.078 1103.59  667.457 1373.66  1146.13 1494.88  1638.23 1454.1
            2090.42 1255.75  2453.71 921.319  2688.73 487.049  2770 0))
      (outline (path signal 100  -230 1166.19  -230 -1166.19))
      (outline (path signal 120  -290 1236  -290 1080))
      (outline (path signal 120  -290 -1080  -290 -1236))
      (outline (path signal 50  -1150 2250  -1150 -2250))
      (outline (path signal 50  -1150 -2250  3700 -2250))
      (outline (path signal 50  3700 -2250  3700 2250))
      (outline (path signal 50  3700 2250  -1150 2250))
      (pin Round[A]Pad_1800_um 2 2540 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm::1
      (outline (path signal 100  -1250 1250  -1250 -1250))
      (outline (path signal 100  -1250 -1250  3750 -1250))
      (outline (path signal 100  3750 -1250  3750 1250))
      (outline (path signal 100  3750 1250  -1250 1250))
      (outline (path signal 120  -1370 1370  3870 1370))
      (outline (path signal 120  -1370 -1370  3870 -1370))
      (outline (path signal 120  -1370 1370  -1370 -1370))
      (outline (path signal 120  3870 1370  3870 -1370))
      (outline (path signal 50  -1500 1500  -1500 -1500))
      (outline (path signal 50  -1500 -1500  4000 -1500))
      (outline (path signal 50  4000 -1500  4000 1500))
      (outline (path signal 50  4000 1500  -1500 1500))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Package_LCC:PLCC-44_THT-Socket::1"
      (outline (path signal 120  10580 5500  -270 5500))
      (outline (path signal 120  10580 -18200  10580 5500))
      (outline (path signal 120  -13120 -18200  10580 -18200))
      (outline (path signal 120  -13120 4500  -13120 -18200))
      (outline (path signal 120  -12120 5500  -13120 4500))
      (outline (path signal 120  -2270 5500  -12120 5500))
      (outline (path signal 100  -1270 4400  -770 5400))
      (outline (path signal 100  -1770 5400  -1270 4400))
      (outline (path signal 100  7940 2860  -10480 2860))
      (outline (path signal 100  7940 -15560  7940 2860))
      (outline (path signal 100  -10480 -15560  7940 -15560))
      (outline (path signal 100  -10480 2860  -10480 -15560))
      (outline (path signal 50  10980 5900  -13520 5900))
      (outline (path signal 50  10980 -18600  10980 5900))
      (outline (path signal 50  -13520 -18600  10980 -18600))
      (outline (path signal 50  -13520 5900  -13520 -18600))
      (outline (path signal 100  10480 5400  -12020 5400))
      (outline (path signal 100  10480 -18100  10480 5400))
      (outline (path signal 100  -13020 -18100  10480 -18100))
      (outline (path signal 100  -13020 4400  -13020 -18100))
      (outline (path signal 100  -12020 5400  -13020 4400))
      (pin Round[A]Pad_1422.4_um 39 7620 0)
      (pin Round[A]Pad_1422.4_um 37 7620 -2540)
      (pin Round[A]Pad_1422.4_um 35 7620 -5080)
      (pin Round[A]Pad_1422.4_um 33 7620 -7620)
      (pin Round[A]Pad_1422.4_um 31 7620 -10160)
      (pin Round[A]Pad_1422.4_um 40 5080 2540)
      (pin Round[A]Pad_1422.4_um 38 5080 -2540)
      (pin Round[A]Pad_1422.4_um 36 5080 -5080)
      (pin Round[A]Pad_1422.4_um 34 5080 -7620)
      (pin Round[A]Pad_1422.4_um 32 5080 -10160)
      (pin Round[A]Pad_1422.4_um 30 5080 -12700)
      (pin Round[A]Pad_1422.4_um 28 5080 -15240)
      (pin Round[A]Pad_1422.4_um 26 2540 -15240)
      (pin Round[A]Pad_1422.4_um 24 0 -15240)
      (pin Round[A]Pad_1422.4_um 22 -2540 -15240)
      (pin Round[A]Pad_1422.4_um 20 -5080 -15240)
      (pin Round[A]Pad_1422.4_um 18 -7620 -15240)
      (pin Round[A]Pad_1422.4_um 29 7620 -12700)
      (pin Round[A]Pad_1422.4_um 27 2540 -12700)
      (pin Round[A]Pad_1422.4_um 25 0 -12700)
      (pin Round[A]Pad_1422.4_um 23 -2540 -12700)
      (pin Round[A]Pad_1422.4_um 21 -5080 -12700)
      (pin Round[A]Pad_1422.4_um 19 -7620 -12700)
      (pin Round[A]Pad_1422.4_um 17 -10160 -12700)
      (pin Round[A]Pad_1422.4_um 15 -10160 -10160)
      (pin Round[A]Pad_1422.4_um 13 -10160 -7620)
      (pin Round[A]Pad_1422.4_um 11 -10160 -5080)
      (pin Round[A]Pad_1422.4_um 9 -10160 -2540)
      (pin Round[A]Pad_1422.4_um 7 -10160 0)
      (pin Round[A]Pad_1422.4_um 16 -7620 -10160)
      (pin Round[A]Pad_1422.4_um 14 -7620 -7620)
      (pin Round[A]Pad_1422.4_um 12 -7620 -5080)
      (pin Round[A]Pad_1422.4_um 10 -7620 -2540)
      (pin Round[A]Pad_1422.4_um 8 -7620 0)
      (pin Round[A]Pad_1422.4_um 42 2540 2540)
      (pin Round[A]Pad_1422.4_um 44 0 2540)
      (pin Round[A]Pad_1422.4_um 6 -7620 2540)
      (pin Round[A]Pad_1422.4_um 4 -5080 2540)
      (pin Round[A]Pad_1422.4_um 2 -2540 2540)
      (pin Round[A]Pad_1422.4_um 41 5080 0)
      (pin Round[A]Pad_1422.4_um 43 2540 0)
      (pin Round[A]Pad_1422.4_um 5 -5080 0)
      (pin Round[A]Pad_1422.4_um 3 -2540 0)
      (pin Rect[A]Pad_1422.4x1422.4_um 1 0 0)
    )
    (image "Package_TO_SOT_THT:TO-92"
      (outline (path signal 120  -530 -1850  3070 -1850))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (pin Rect[A]Pad_1300x1300_um 1 0 0)
      (pin Round[A]Pad_1300_um 3 2540 0)
      (pin Round[A]Pad_1300_um 2 1270 1270)
    )
    (image "Oscillator:Oscillator_DIP-8"
      (outline (path signal 100  -2540 -2540  -2540 9510))
      (outline (path signal 100  -1890 10160  9510 10160))
      (outline (path signal 100  10160 9510  10160 -1890))
      (outline (path signal 100  -2540 -2540  9510 -2540))
      (outline (path signal 120  -2640 -2640  9510 -2640))
      (outline (path signal 120  10260 -1890  10260 9510))
      (outline (path signal 120  9510 10260  -1890 10260))
      (outline (path signal 120  -2640 9510  -2640 -2640))
      (outline (path signal 100  -1540 -1540  8810 -1540))
      (outline (path signal 100  -1540 -1540  -1540 8810))
      (outline (path signal 100  -1190 9160  8810 9160))
      (outline (path signal 100  9160 -1190  9160 8810))
      (outline (path signal 50  -2790 -2790  10410 -2790))
      (outline (path signal 50  -2790 10410  -2790 -2790))
      (outline (path signal 50  10410 10410  -2790 10410))
      (outline (path signal 50  10410 -2790  10410 10410))
      (pin Round[A]Pad_1600_um 4 7620 0)
      (pin Round[A]Pad_1600_um 5 7620 7620)
      (pin Round[A]Pad_1600_um 8 0 7620)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Connector_USB:USB_Micro-B_Amphenol_10118194_Horizontal"
      (outline (path signal 100  -2650 1550  3650 1550))
      (outline (path signal 100  3650 1550  3650 -3450))
      (outline (path signal 100  3650 -3450  -3650 -3450))
      (outline (path signal 100  -3650 -3450  -3650 550))
      (outline (path signal 120  3760 -320  3760 1660))
      (outline (path signal 120  3760 1660  3340 1660))
      (outline (path signal 120  3760 -2290  3760 -2690))
      (outline (path signal 120  -3760 -2690  -3760 -2290))
      (outline (path signal 120  -3760 -320  -3760 1660))
      (outline (path signal 120  -3760 1660  -3340 1660))
      (outline (path signal 100  3000 -2750  -3000 -2750))
      (outline (path signal 50  -4450 -3950  4450 -3950))
      (outline (path signal 50  -4450 2580  4450 2580))
      (outline (path signal 50  -4450 2580  -4450 -3950))
      (outline (path signal 50  4450 2580  4450 -3950))
      (outline (path signal 120  -1310 2340  -1760 2340))
      (outline (path signal 120  -1760 1890  -1760 2340))
      (outline (path signal 100  -3650 550  -2650 1550))
      (pin Oval[A]Pad_890x1550_um 6 3500 -1300)
      (pin Oval[A]Pad_890x1550_um 6@1 -3500 -1300)
      (pin Rect[T]Pad_1200x1550_um 6@2 2900 -1300)
      (pin Rect[T]Pad_1200x1550_um 6@3 -2900 -1300)
      (pin Rect[T]Pad_1500x1550_um 6@4 1000 -1300)
      (pin Rect[T]Pad_1500x1550_um 6@5 -1000 -1300)
      (pin Oval[A]Pad_1250x950_um 6@6 2500 1400)
      (pin Oval[A]Pad_1250x950_um 6@7 -2500 1400)
      (pin Rect[T]Pad_400x1350_um 5 1300 1400)
      (pin Rect[T]Pad_400x1350_um 4 650 1400)
      (pin Rect[T]Pad_400x1350_um 3 0 1400)
      (pin Rect[T]Pad_400x1350_um 2 -650 1400)
      (pin Rect[T]Pad_400x1350_um 1 -1300 1400)
    )
    (image Capacitor_THT:CP_Radial_D8.0mm_P3.80mm
      (outline (path signal 120  -2109.7 2715  -2109.7 1915))
      (outline (path signal 120  -2509.7 2315  -1709.7 2315))
      (outline (path signal 120  5981 533  5981 -533))
      (outline (path signal 120  5941 768  5941 -768))
      (outline (path signal 120  5901 948  5901 -948))
      (outline (path signal 120  5861 1098  5861 -1098))
      (outline (path signal 120  5821 1229  5821 -1229))
      (outline (path signal 120  5781 1346  5781 -1346))
      (outline (path signal 120  5741 1453  5741 -1453))
      (outline (path signal 120  5701 1552  5701 -1552))
      (outline (path signal 120  5661 1645  5661 -1645))
      (outline (path signal 120  5621 1731  5621 -1731))
      (outline (path signal 120  5581 1813  5581 -1813))
      (outline (path signal 120  5541 1890  5541 -1890))
      (outline (path signal 120  5501 1964  5501 -1964))
      (outline (path signal 120  5461 2034  5461 -2034))
      (outline (path signal 120  5421 2102  5421 -2102))
      (outline (path signal 120  5381 2166  5381 -2166))
      (outline (path signal 120  5341 2228  5341 -2228))
      (outline (path signal 120  5301 2287  5301 -2287))
      (outline (path signal 120  5261 2345  5261 -2345))
      (outline (path signal 120  5221 2400  5221 -2400))
      (outline (path signal 120  5181 2454  5181 -2454))
      (outline (path signal 120  5141 2505  5141 -2505))
      (outline (path signal 120  5101 2556  5101 -2556))
      (outline (path signal 120  5061 2604  5061 -2604))
      (outline (path signal 120  5021 2651  5021 -2651))
      (outline (path signal 120  4981 2697  4981 -2697))
      (outline (path signal 120  4941 2741  4941 -2741))
      (outline (path signal 120  4901 2784  4901 -2784))
      (outline (path signal 120  4861 2826  4861 -2826))
      (outline (path signal 120  4821 -1040  4821 -2867))
      (outline (path signal 120  4821 2867  4821 1040))
      (outline (path signal 120  4781 -1040  4781 -2907))
      (outline (path signal 120  4781 2907  4781 1040))
      (outline (path signal 120  4741 -1040  4741 -2945))
      (outline (path signal 120  4741 2945  4741 1040))
      (outline (path signal 120  4701 -1040  4701 -2983))
      (outline (path signal 120  4701 2983  4701 1040))
      (outline (path signal 120  4661 -1040  4661 -3019))
      (outline (path signal 120  4661 3019  4661 1040))
      (outline (path signal 120  4621 -1040  4621 -3055))
      (outline (path signal 120  4621 3055  4621 1040))
      (outline (path signal 120  4581 -1040  4581 -3090))
      (outline (path signal 120  4581 3090  4581 1040))
      (outline (path signal 120  4541 -1040  4541 -3124))
      (outline (path signal 120  4541 3124  4541 1040))
      (outline (path signal 120  4501 -1040  4501 -3156))
      (outline (path signal 120  4501 3156  4501 1040))
      (outline (path signal 120  4461 -1040  4461 -3189))
      (outline (path signal 120  4461 3189  4461 1040))
      (outline (path signal 120  4421 -1040  4421 -3220))
      (outline (path signal 120  4421 3220  4421 1040))
      (outline (path signal 120  4381 -1040  4381 -3250))
      (outline (path signal 120  4381 3250  4381 1040))
      (outline (path signal 120  4341 -1040  4341 -3280))
      (outline (path signal 120  4341 3280  4341 1040))
      (outline (path signal 120  4301 -1040  4301 -3309))
      (outline (path signal 120  4301 3309  4301 1040))
      (outline (path signal 120  4261 -1040  4261 -3338))
      (outline (path signal 120  4261 3338  4261 1040))
      (outline (path signal 120  4221 -1040  4221 -3365))
      (outline (path signal 120  4221 3365  4221 1040))
      (outline (path signal 120  4181 -1040  4181 -3392))
      (outline (path signal 120  4181 3392  4181 1040))
      (outline (path signal 120  4141 -1040  4141 -3418))
      (outline (path signal 120  4141 3418  4141 1040))
      (outline (path signal 120  4101 -1040  4101 -3444))
      (outline (path signal 120  4101 3444  4101 1040))
      (outline (path signal 120  4061 -1040  4061 -3469))
      (outline (path signal 120  4061 3469  4061 1040))
      (outline (path signal 120  4021 -1040  4021 -3493))
      (outline (path signal 120  4021 3493  4021 1040))
      (outline (path signal 120  3981 -1040  3981 -3517))
      (outline (path signal 120  3981 3517  3981 1040))
      (outline (path signal 120  3941 -1040  3941 -3540))
      (outline (path signal 120  3941 3540  3941 1040))
      (outline (path signal 120  3901 -1040  3901 -3562))
      (outline (path signal 120  3901 3562  3901 1040))
      (outline (path signal 120  3861 -1040  3861 -3584))
      (outline (path signal 120  3861 3584  3861 1040))
      (outline (path signal 120  3821 -1040  3821 -3606))
      (outline (path signal 120  3821 3606  3821 1040))
      (outline (path signal 120  3781 -1040  3781 -3627))
      (outline (path signal 120  3781 3627  3781 1040))
      (outline (path signal 120  3741 -1040  3741 -3647))
      (outline (path signal 120  3741 3647  3741 1040))
      (outline (path signal 120  3701 -1040  3701 -3666))
      (outline (path signal 120  3701 3666  3701 1040))
      (outline (path signal 120  3661 -1040  3661 -3686))
      (outline (path signal 120  3661 3686  3661 1040))
      (outline (path signal 120  3621 -1040  3621 -3704))
      (outline (path signal 120  3621 3704  3621 1040))
      (outline (path signal 120  3581 -1040  3581 -3722))
      (outline (path signal 120  3581 3722  3581 1040))
      (outline (path signal 120  3541 -1040  3541 -3740))
      (outline (path signal 120  3541 3740  3541 1040))
      (outline (path signal 120  3501 -1040  3501 -3757))
      (outline (path signal 120  3501 3757  3501 1040))
      (outline (path signal 120  3461 -1040  3461 -3774))
      (outline (path signal 120  3461 3774  3461 1040))
      (outline (path signal 120  3421 -1040  3421 -3790))
      (outline (path signal 120  3421 3790  3421 1040))
      (outline (path signal 120  3381 -1040  3381 -3805))
      (outline (path signal 120  3381 3805  3381 1040))
      (outline (path signal 120  3341 -1040  3341 -3821))
      (outline (path signal 120  3341 3821  3341 1040))
      (outline (path signal 120  3301 -1040  3301 -3835))
      (outline (path signal 120  3301 3835  3301 1040))
      (outline (path signal 120  3261 -1040  3261 -3850))
      (outline (path signal 120  3261 3850  3261 1040))
      (outline (path signal 120  3221 -1040  3221 -3863))
      (outline (path signal 120  3221 3863  3221 1040))
      (outline (path signal 120  3181 -1040  3181 -3877))
      (outline (path signal 120  3181 3877  3181 1040))
      (outline (path signal 120  3141 -1040  3141 -3889))
      (outline (path signal 120  3141 3889  3141 1040))
      (outline (path signal 120  3101 -1040  3101 -3902))
      (outline (path signal 120  3101 3902  3101 1040))
      (outline (path signal 120  3061 -1040  3061 -3914))
      (outline (path signal 120  3061 3914  3061 1040))
      (outline (path signal 120  3021 -1040  3021 -3925))
      (outline (path signal 120  3021 3925  3021 1040))
      (outline (path signal 120  2981 -1040  2981 -3936))
      (outline (path signal 120  2981 3936  2981 1040))
      (outline (path signal 120  2941 -1040  2941 -3947))
      (outline (path signal 120  2941 3947  2941 1040))
      (outline (path signal 120  2901 -1040  2901 -3957))
      (outline (path signal 120  2901 3957  2901 1040))
      (outline (path signal 120  2861 -1040  2861 -3967))
      (outline (path signal 120  2861 3967  2861 1040))
      (outline (path signal 120  2821 -1040  2821 -3976))
      (outline (path signal 120  2821 3976  2821 1040))
      (outline (path signal 120  2781 -1040  2781 -3985))
      (outline (path signal 120  2781 3985  2781 1040))
      (outline (path signal 120  2741 3994  2741 -3994))
      (outline (path signal 120  2701 4002  2701 -4002))
      (outline (path signal 120  2661 4010  2661 -4010))
      (outline (path signal 120  2621 4017  2621 -4017))
      (outline (path signal 120  2580 4024  2580 -4024))
      (outline (path signal 120  2540 4030  2540 -4030))
      (outline (path signal 120  2500 4037  2500 -4037))
      (outline (path signal 120  2460 4042  2460 -4042))
      (outline (path signal 120  2420 4048  2420 -4048))
      (outline (path signal 120  2380 4052  2380 -4052))
      (outline (path signal 120  2340 4057  2340 -4057))
      (outline (path signal 120  2300 4061  2300 -4061))
      (outline (path signal 120  2260 4065  2260 -4065))
      (outline (path signal 120  2220 4068  2220 -4068))
      (outline (path signal 120  2180 4071  2180 -4071))
      (outline (path signal 120  2140 4074  2140 -4074))
      (outline (path signal 120  2100 4076  2100 -4076))
      (outline (path signal 120  2060 4077  2060 -4077))
      (outline (path signal 120  2020 4079  2020 -4079))
      (outline (path signal 120  1980 4080  1980 -4080))
      (outline (path signal 120  1940 4080  1940 -4080))
      (outline (path signal 120  1900 4080  1900 -4080))
      (outline (path signal 100  -1126.76 2147.5  -1126.76 1347.5))
      (outline (path signal 100  -1526.76 1747.5  -726.759 1747.5))
      (outline (path signal 50  6150 0  6068.34 -829.134  5826.49 -1626.4  5433.75 -2361.17
            4905.2 -3005.2  4261.17 -3533.75  3526.41 -3926.49  2729.13 -4168.34
            1900 -4250  1070.87 -4168.34  273.595 -3926.49  -461.173 -3533.75
            -1105.2 -3005.2  -1633.75 -2361.17  -2026.49 -1626.4  -2268.34 -829.134
            -2350 0  -2268.34 829.134  -2026.49 1626.4  -1633.75 2361.17
            -1105.2 3005.2  -461.173 3533.75  273.595 3926.49  1070.87 4168.34
            1900 4250  2729.13 4168.34  3526.41 3926.49  4261.17 3533.75
            4905.2 3005.2  5433.75 2361.17  5826.49 1626.4  6068.34 829.134
            6150 0))
      (outline (path signal 120  6020 0  5940.84 -803.772  5706.38 -1576.66  5325.65 -2288.95
            4813.28 -2913.28  4188.95 -3425.66  3476.66 -3806.38  2703.77 -4040.84
            1900 -4120  1096.23 -4040.84  323.344 -3806.38  -388.949 -3425.66
            -1013.28 -2913.28  -1525.65 -2288.95  -1906.38 -1576.66  -2140.84 -803.772
            -2220 0  -2140.84 803.772  -1906.38 1576.66  -1525.65 2288.95
            -1013.28 2913.28  -388.949 3425.66  323.344 3806.38  1096.23 4040.84
            1900 4120  2703.77 4040.84  3476.66 3806.38  4188.95 3425.66
            4813.28 2913.28  5325.65 2288.95  5706.38 1576.66  5940.84 803.772
            6020 0))
      (outline (path signal 100  5900 0  5818.12 -805.194  5575.83 -1577.42  5183.05 -2285.07
            4655.87 -2899.17  4015.86 -3394.58  3289.22 -3751.01  2505.71 -3953.87
            1697.4 -3994.87  897.39 -3872.31  138.423 -3591.22  -548.424 -3163.1
            -1135.03 -2605.49  -1597.39 -1941.21  -1916.56 -1197.45  -2079.48 -404.673
            -2079.48 404.673  -1916.56 1197.45  -1597.39 1941.21  -1135.03 2605.49
            -548.424 3163.1  138.423 3591.22  897.39 3872.31  1697.4 3994.87
            2505.71 3953.87  3289.22 3751.01  4015.86 3394.58  4655.87 2899.17
            5183.05 2285.07  5575.83 1577.42  5818.12 805.194  5900 0))
      (pin Round[A]Pad_1600_um 2 3800 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm::2
      (outline (path signal 50  4000 1500  -1500 1500))
      (outline (path signal 50  4000 -1500  4000 1500))
      (outline (path signal 50  -1500 -1500  4000 -1500))
      (outline (path signal 50  -1500 1500  -1500 -1500))
      (outline (path signal 120  3870 1370  3870 -1370))
      (outline (path signal 120  -1370 1370  -1370 -1370))
      (outline (path signal 120  -1370 -1370  3870 -1370))
      (outline (path signal 120  -1370 1370  3870 1370))
      (outline (path signal 100  3750 1250  -1250 1250))
      (outline (path signal 100  3750 -1250  3750 1250))
      (outline (path signal 100  -1250 -1250  3750 -1250))
      (outline (path signal 100  -1250 1250  -1250 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image LED_THT:LED_D3.0mm::1
      (outline (path signal 50  3700 2250  -1150 2250))
      (outline (path signal 50  3700 -2250  3700 2250))
      (outline (path signal 50  -1150 -2250  3700 -2250))
      (outline (path signal 50  -1150 2250  -1150 -2250))
      (outline (path signal 120  -290 -1080  -290 -1236))
      (outline (path signal 120  -290 1236  -290 1080))
      (outline (path signal 100  -230 1166.19  -230 -1166.19))
      (outline (path signal 100  2770 0  2688.73 -487.049  2453.71 -921.319  2090.42 -1255.75
            1638.23 -1454.1  1146.13 -1494.88  667.457 -1373.66  254.078 -1103.59
            -49.211 -713.921  -209.542 -246.892  -209.542 246.892  -49.211 713.921
            254.078 1103.59  667.457 1373.66  1146.13 1494.88  1638.23 1454.1
            2090.42 1255.75  2453.71 921.319  2688.73 487.049  2770 0))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 2540 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_2x16_P2.54mm_Vertical
      (outline (path signal 50  -4340 -39900  -4340 1800))
      (outline (path signal 50  1760 -39900  -4340 -39900))
      (outline (path signal 50  1760 1800  1760 -39900))
      (outline (path signal 50  -4340 1800  1760 1800))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  -1270 1330  -1270 -1270))
      (outline (path signal 120  -1270 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -39430))
      (outline (path signal 120  -3870 -39430  1330 -39430))
      (outline (path signal 120  -3870 1330  -3870 -39430))
      (outline (path signal 120  -3870 1330  -1270 1330))
      (outline (path signal 100  -3810 -39370  -3810 1270))
      (outline (path signal 100  1270 -39370  -3810 -39370))
      (outline (path signal 100  1270 270  1270 -39370))
      (outline (path signal 100  270 1270  1270 270))
      (outline (path signal 100  -3810 1270  270 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 -2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 -2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 -2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 -2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 -2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 -2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 14 -2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 16 -2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 18 -2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 20 -2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 22 -2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 24 -2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 26 -2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 28 -2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 30 -2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 32 -2540 -38100)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_2x16_P2.54mm_Vertical::1
      (outline (path signal 100  -3810 1270  270 1270))
      (outline (path signal 100  270 1270  1270 270))
      (outline (path signal 100  1270 270  1270 -39370))
      (outline (path signal 100  1270 -39370  -3810 -39370))
      (outline (path signal 100  -3810 -39370  -3810 1270))
      (outline (path signal 120  -3870 1330  -1270 1330))
      (outline (path signal 120  -3870 1330  -3870 -39430))
      (outline (path signal 120  -3870 -39430  1330 -39430))
      (outline (path signal 120  1330 -1270  1330 -39430))
      (outline (path signal 120  -1270 -1270  1330 -1270))
      (outline (path signal 120  -1270 1330  -1270 -1270))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 50  -4340 1800  1760 1800))
      (outline (path signal 50  1760 1800  1760 -39900))
      (outline (path signal 50  1760 -39900  -4340 -39900))
      (outline (path signal 50  -4340 -39900  -4340 1800))
      (pin Oval[A]Pad_1700x1700_um 32 -2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 30 -2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 28 -2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 26 -2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 24 -2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 22 -2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 20 -2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 18 -2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 16 -2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 14 -2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 12 -2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 -2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 -2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 -2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 -2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 -2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::2
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  660 1250  660 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image Resistor_THT:R_Array_SIP9
      (outline (path signal 50  22050 1650  -1700 1650))
      (outline (path signal 50  22050 -1650  22050 1650))
      (outline (path signal 50  -1700 -1650  22050 -1650))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 120  21760 1400  -1440 1400))
      (outline (path signal 120  21760 -1400  21760 1400))
      (outline (path signal 120  -1440 -1400  21760 -1400))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  21610 1250  -1290 1250))
      (outline (path signal 100  21610 -1250  21610 1250))
      (outline (path signal 100  -1290 -1250  21610 -1250))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um 9 20320 0)
    )
    (image "Package_TO_SOT_THT:TO-92::1"
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 120  -530 -1850  3070 -1850))
      (pin Round[A]Pad_1300_um 2 1270 1270)
      (pin Round[A]Pad_1300_um 3 2540 0)
      (pin Rect[A]Pad_1300x1300_um 1 0 0)
    )
    (image "Package_DIP:DIP-24_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -29550  9150 1600))
      (outline (path signal 50  -1550 -29550  9150 -29550))
      (outline (path signal 50  -1550 1600  -1550 -29550))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -29330  8950 1390))
      (outline (path signal 120  -1330 -29330  8950 -29330))
      (outline (path signal 120  -1330 1390  -1330 -29330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -29270  6460 1330))
      (outline (path signal 120  1160 -29270  6460 -29270))
      (outline (path signal 120  1160 1330  1160 -29270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -29270  8890 1330))
      (outline (path signal 100  -1270 -29270  8890 -29270))
      (outline (path signal 100  -1270 1330  -1270 -29270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -29210  635 270))
      (outline (path signal 100  6985 -29210  635 -29210))
      (outline (path signal 100  6985 1270  6985 -29210))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -27940)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -25400)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 20 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 21 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 22 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 23 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 24 7620 0)
    )
    (image Button_Switch_THT:SW_PUSH_6mm
      (outline (path signal 100  5265.56 -2250  5183.92 -2817.85  4945.6 -3339.7  4569.91 -3773.26
            4087.3 -4083.42  3536.84 -4245.05  2963.16 -4245.05  2412.7 -4083.42
            1930.09 -3773.26  1554.4 -3339.7  1316.08 -2817.85  1234.44 -2250
            1316.08 -1682.15  1554.4 -1160.3  1930.09 -726.738  2412.7 -416.578
            2963.16 -254.951  3536.84 -254.951  4087.3 -416.578  4569.91 -726.738
            4945.6 -1160.3  5183.92 -1682.15  5265.56 -2250))
      (outline (path signal 120  6750 -3000  6750 -1500))
      (outline (path signal 120  5500 1000  1000 1000))
      (outline (path signal 120  -250 -1500  -250 -3000))
      (outline (path signal 120  1000 -5500  5500 -5500))
      (outline (path signal 50  8000 1250  8000 -5750))
      (outline (path signal 50  7750 -6000  -1250 -6000))
      (outline (path signal 50  -1500 -5750  -1500 1250))
      (outline (path signal 50  -1250 1500  7750 1500))
      (outline (path signal 50  -1500 -6000  -1250 -6000))
      (outline (path signal 50  -1500 -5750  -1500 -6000))
      (outline (path signal 50  -1500 1500  -1250 1500))
      (outline (path signal 50  -1500 1250  -1500 1500))
      (outline (path signal 50  8000 1500  8000 1250))
      (outline (path signal 50  7750 1500  8000 1500))
      (outline (path signal 50  8000 -6000  8000 -5750))
      (outline (path signal 50  7750 -6000  8000 -6000))
      (outline (path signal 100  250 750  3250 750))
      (outline (path signal 100  250 -5250  250 750))
      (outline (path signal 100  6250 -5250  250 -5250))
      (outline (path signal 100  6250 750  6250 -5250))
      (outline (path signal 100  3250 750  6250 750))
      (pin Round[A]Pad_2000_um (rotate 90) 2 0 -4500)
      (pin Round[A]Pad_2000_um (rotate 90) 1 0 0)
      (pin Round[A]Pad_2000_um (rotate 90) 2@1 6500 -4500)
      (pin Round[A]Pad_2000_um (rotate 90) 1@1 6500 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm_Socket"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  -1270 1330  -1270 -34350))
      (outline (path signal 100  -1270 -34350  16510 -34350))
      (outline (path signal 100  16510 -34350  16510 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  -1330 1390  -1330 -34410))
      (outline (path signal 120  -1330 -34410  16570 -34410))
      (outline (path signal 120  16570 -34410  16570 1390))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -34650))
      (outline (path signal 50  -1550 -34650  16800 -34650))
      (outline (path signal 50  16800 -34650  16800 1600))
      (outline (path signal 50  16800 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm_Socket::1"
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  16800 -34650  16800 1600))
      (outline (path signal 50  -1550 -34650  16800 -34650))
      (outline (path signal 50  -1550 1600  -1550 -34650))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  16570 -34410  16570 1390))
      (outline (path signal 120  -1330 -34410  16570 -34410))
      (outline (path signal 120  -1330 1390  -1330 -34410))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  16510 -34350  16510 1330))
      (outline (path signal 100  -1270 -34350  16510 -34350))
      (outline (path signal 100  -1270 1330  -1270 -34350))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket::1"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (padstack Round[A]Pad_1300_um
      (shape (circle F.Cu 1300))
      (shape (circle In1.Cu 1300))
      (shape (circle In2.Cu 1300))
      (shape (circle B.Cu 1300))
      (attach off)
    )
    (padstack Round[A]Pad_1422.4_um
      (shape (circle F.Cu 1422.4))
      (shape (circle In1.Cu 1422.4))
      (shape (circle In2.Cu 1422.4))
      (shape (circle B.Cu 1422.4))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle In1.Cu 1600))
      (shape (circle In2.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle In1.Cu 1800))
      (shape (circle In2.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle In1.Cu 2000))
      (shape (circle In2.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path In1.Cu 1600  0 0  0 0))
      (shape (path In2.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path In1.Cu 1700  0 0  0 0))
      (shape (path In2.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_890x1550_um
      (shape (path F.Cu 890  0 -330  0 330))
      (shape (path In1.Cu 890  0 -330  0 330))
      (shape (path In2.Cu 890  0 -330  0 330))
      (shape (path B.Cu 890  0 -330  0 330))
      (attach off)
    )
    (padstack Oval[A]Pad_1250x950_um
      (shape (path F.Cu 950  -150 0  150 0))
      (shape (path In1.Cu 950  -150 0  150 0))
      (shape (path In2.Cu 950  -150 0  150 0))
      (shape (path B.Cu 950  -150 0  150 0))
      (attach off)
    )
    (padstack Rect[T]Pad_400x1350_um
      (shape (rect F.Cu -200 -675 200 675))
      (attach off)
    )
    (padstack Rect[T]Pad_1200x400_um
      (shape (rect F.Cu -600 -200 600 200))
      (attach off)
    )
    (padstack Rect[T]Pad_1200x1550_um
      (shape (rect F.Cu -600 -775 600 775))
      (attach off)
    )
    (padstack Rect[A]Pad_1300x1300_um
      (shape (rect F.Cu -650 -650 650 650))
      (shape (rect In1.Cu -650 -650 650 650))
      (shape (rect In2.Cu -650 -650 650 650))
      (shape (rect B.Cu -650 -650 650 650))
      (attach off)
    )
    (padstack Rect[A]Pad_1422.4x1422.4_um
      (shape (rect F.Cu -711.2 -711.2 711.2 711.2))
      (shape (rect In1.Cu -711.2 -711.2 711.2 711.2))
      (shape (rect In2.Cu -711.2 -711.2 711.2 711.2))
      (shape (rect B.Cu -711.2 -711.2 711.2 711.2))
      (attach off)
    )
    (padstack Rect[T]Pad_1500x1550_um
      (shape (rect F.Cu -750 -775 750 775))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect In1.Cu -800 -800 800 800))
      (shape (rect In2.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect In1.Cu -850 -850 850 850))
      (shape (rect In2.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect In1.Cu -900 -900 900 900))
      (shape (rect In2.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-3]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle In1.Cu 800))
      (shape (circle In2.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins C20-2 C19-2 C9-2 U10-7 U9-13 U9-5 U8-22 C18-2 C17-2 U1-24 U1-23 U1-1 C16-1
        X1-4 J1-5 C2-2 C1-1 C3-1 C4-2 C7-1 C8-2 C5-1 C6-2 C11-2 C12-2 C13-2 C14-2
        J2-3 J2-4 J2-31 J2-32 J3-3 J3-4 J3-31 J3-32 J4-32 J4-31 J4-4 J4-3 R1-2 U7-3
        U6-12 C15-1 SW1-2 SW1-2@1 U2-14 U3-14 U4-14 U5-7)
    )
    (net +5V
      (pins C9-1 U10-14 R2-2 U9-12 U8-12 U8-44 C17-1 U1-37 U1-9 U1-42 Q1-3 C16-2 X1-8
        J1-1 C2-1 C1-2 C3-2 C4-1 C7-2 C8-1 C5-2 C6-1 C11-1 C12-1 C13-1 C14-1 J2-1
        J2-2 J2-29 J2-30 J3-1 J3-2 J3-29 J3-30 J4-30 J4-29 J4-2 J4-1 RN1-1 U7-2 U6-24
        C15-2 U2-28 U3-28 U4-28 U4-27 U5-13 U5-14)
    )
    (net "Net-(D1-Pad1)"
      (pins D1-1 R1-1)
    )
    (net ~RES
      (pins U10-13 U10-12 U1-44 R4-2 J2-23 J3-23 J4-23 U7-1 SW1-1 SW1-1@1)
    )
    (net USB_D+
      (pins C20-1 R8-2 J1-3)
    )
    (net "USB_D-"
      (pins C19-1 R7-2 J1-2)
    )
    (net /A0
      (pins U8-2 U1-10 J2-5 J3-5 J4-5 U2-10 U3-10 U4-10)
    )
    (net /D0
      (pins U8-28 U1-36 J2-6 J3-6 J4-6 U2-11 U3-11 U4-11)
    )
    (net /A1
      (pins U8-4 U1-11 J2-7 J3-7 J4-7 U2-9 U3-9 U4-9)
    )
    (net /D1
      (pins U8-18 U1-35 J2-8 J3-8 J4-8 U2-12 U3-12 U4-12)
    )
    (net /A2
      (pins U8-6 U1-13 J2-9 J3-9 J4-9 U2-8 U3-8 U4-8)
    )
    (net /D2
      (pins U8-27 U1-34 J2-10 J3-10 J4-10 U2-13 U3-13 U4-13)
    )
    (net /A3
      (pins U8-7 U1-14 J2-11 J3-11 J4-11 U2-7 U3-7 U4-7)
    )
    (net /D3
      (pins U8-19 U1-33 J2-12 J3-12 J4-12 U2-15 U3-15 U4-15)
    )
    (net /A4
      (pins U1-15 J2-13 J3-13 J4-13 U2-6 U3-6 U4-6)
    )
    (net /D4
      (pins U8-26 U1-32 J2-14 J3-14 J4-14 U2-16 U3-16 U4-16)
    )
    (net /A5
      (pins U1-16 J2-15 J3-15 J4-15 U2-5 U3-5 U4-5)
    )
    (net /D5
      (pins U8-20 U1-31 J2-16 J3-16 J4-16 U2-17 U3-17 U4-17)
    )
    (net ~PORT0_CS
      (pins J2-17 U6-20)
    )
    (net /D6
      (pins U8-25 U1-30 J2-18 J3-18 J4-18 U2-18 U3-18 U4-18)
    )
    (net R~W
      (pins U10-5 U10-10 U10-9 U1-38 J2-19 J3-19 J4-19 U6-13)
    )
    (net /D7
      (pins U8-21 U1-29 J2-20 J3-20 J4-20 U2-19 U3-19 U4-19)
    )
    (net CLK
      (pins U10-4 U10-2 U8-36 U1-41 X1-5 J2-21 J3-21 J4-21 U6-1)
    )
    (net PORT0_IRQ_PULLUP
      (pins J6-1 J2-22 U5-1)
    )
    (net PORT0_NMI_PULLUP
      (pins J6-3 J2-24 U5-9)
    )
    (net FUTURE0
      (pins J2-25 J3-25 J4-25 U6-15)
    )
    (net FUTURE1
      (pins J2-27 J3-27 J4-27 U6-14)
    )
    (net ~PORT2_CS
      (pins J3-17 U6-18)
    )
    (net PORT2_IRQ_PULLUP
      (pins J6-9 J3-22 U5-4)
    )
    (net PORT2_NMI_PULLUP
      (pins J6-11 J3-24 U5-12)
    )
    (net PORT1_NMI_PULLUP
      (pins J6-7 J4-24 U5-10)
    )
    (net PORT1_IRQ_PULLUP
      (pins J6-5 J4-22 U5-2)
    )
    (net ~PORT1_CS
      (pins J4-17 U6-19)
    )
    (net "Net-(J6-Pad2)"
      (pins J6-2 RN1-4)
    )
    (net "Net-(J6-Pad4)"
      (pins J6-4 RN1-5)
    )
    (net "Net-(J6-Pad6)"
      (pins J6-6 RN1-6)
    )
    (net "Net-(J6-Pad8)"
      (pins J6-8 RN1-7)
    )
    (net "Net-(J6-Pad10)"
      (pins J6-10 RN1-8)
    )
    (net "Net-(J6-Pad12)"
      (pins J6-12 RN1-9)
    )
    (net /A12
      (pins U1-25 U6-8 U2-2 U3-2 U4-2)
    )
    (net /A13
      (pins U1-26 U6-9 U2-26 U3-26 U4-26)
    )
    (net ~IRQ
      (pins U1-5 U5-6)
    )
    (net /A14
      (pins U1-27 U6-10 U2-1 U3-1 U4-1)
    )
    (net /A15
      (pins U1-28 U6-11)
    )
    (net ~NMI
      (pins U1-7 U5-8)
    )
    (net /A6
      (pins U1-17 U6-2 U2-4 U3-4 U4-4)
    )
    (net /A7
      (pins U1-18 U6-3 U2-3 U3-3 U4-3)
    )
    (net /A8
      (pins U1-19 U6-4 U2-25 U3-25 U4-25)
    )
    (net /A9
      (pins U1-20 U6-5 U2-24 U3-24 U4-24)
    )
    (net /A10
      (pins U1-21 U6-6 U2-21 U3-21 U4-21)
    )
    (net "Net-(U1-Pad39)"
      (pins U1-39)
    )
    (net /A11
      (pins U1-22 U6-7 U2-23 U3-23 U4-23)
    )
    (net ~RAM2_CS
      (pins U6-21 U3-20)
    )
    (net ~RAM1_CS
      (pins U6-22 U2-20)
    )
    (net ~ROM_CS
      (pins U6-23 U4-20)
    )
    (net "Net-(X1-Pad1)"
      (pins X1-1)
    )
    (net "Net-(J1-Pad6)"
      (pins J1-6 J1-6@1 J1-6@2 J1-6@3 J1-6@4 J1-6@5 J1-6@6 J1-6@7)
    )
    (net "Net-(J1-Pad4)"
      (pins J1-4)
    )
    (net "Net-(D1-Pad2)"
      (pins Q1-1 D1-2)
    )
    (net "Net-(Q1-Pad2)"
      (pins Q1-2 R4-1)
    )
    (net ~READ
      (pins U10-6 U8-10 J2-26 J3-26 J4-26 U2-22 U3-22 U4-22)
    )
    (net ~WRITE
      (pins U10-3 U8-9 J2-28 J3-28 J4-28 U2-27 U3-27)
    )
    (net "Net-(U1-Pad12)"
      (pins U1-12)
    )
    (net "Net-(U1-Pad8)"
      (pins U1-8)
    )
    (net "Net-(U1-Pad6)"
      (pins U1-6)
    )
    (net "Net-(U1-Pad4)"
      (pins U1-4)
    )
    (net "Net-(U1-Pad2)"
      (pins U1-2)
    )
    (net "Net-(U1-Pad43)"
      (pins U1-43)
    )
    (net +3V3
      (pins U9-11 U9-10 U9-3 R6-1 R5-1 C18-1)
    )
    (net "Net-(D2-Pad2)"
      (pins R5-2 D2-2)
    )
    (net "Net-(D2-Pad1)"
      (pins U9-15 D2-1)
    )
    (net "Net-(D3-Pad2)"
      (pins R6-2 D3-2)
    )
    (net "Net-(D3-Pad1)"
      (pins U9-14 D3-1)
    )
    (net "Net-(R7-Pad1)"
      (pins U9-9 R7-1)
    )
    (net "Net-(R8-Pad1)"
      (pins U9-8 R8-1)
    )
    (net "Net-(U8-Pad37)"
      (pins U8-37)
    )
    (net RxD
      (pins U9-1 U8-35)
    )
    (net TxD
      (pins U9-4 U8-33)
    )
    (net "Net-(U8-Pad31)"
      (pins U8-31)
    )
    (net "Net-(U8-Pad40)"
      (pins U8-40)
    )
    (net "Net-(U8-Pad34)"
      (pins U8-34)
    )
    (net ~RTS
      (pins U9-6 U8-32)
    )
    (net "Net-(U8-Pad30)"
      (pins U8-30)
    )
    (net "Net-(U8-Pad29)"
      (pins U8-29)
    )
    (net "Net-(U8-Pad23)"
      (pins U8-23)
    )
    (net "Net-(U8-Pad17)"
      (pins U8-17)
    )
    (net "Net-(U8-Pad15)"
      (pins U8-15)
    )
    (net "Net-(U8-Pad13)"
      (pins U8-13)
    )
    (net "Net-(U8-Pad11)"
      (pins U8-11)
    )
    (net "Net-(U8-Pad16)"
      (pins U8-16)
    )
    (net "Net-(U8-Pad14)"
      (pins U8-14)
    )
    (net ~CTS
      (pins U9-2 U8-8)
    )
    (net "Net-(U8-Pad42)"
      (pins U8-42)
    )
    (net "Net-(U8-Pad41)"
      (pins U8-41)
    )
    (net "Net-(U8-Pad43)"
      (pins U8-43)
    )
    (net "Net-(U8-Pad5)"
      (pins U8-5)
    )
    (net "Net-(U8-Pad3)"
      (pins U8-3)
    )
    (net "Net-(U8-Pad1)"
      (pins U8-1)
    )
    (net "Net-(U9-Pad16)"
      (pins U9-16)
    )
    (net "Net-(U9-Pad7)"
      (pins U9-7)
    )
    (net ~UART_IRQ
      (pins R2-1 U8-24 U5-5)
    )
    (net RDY_PULLUP
      (pins U1-3 RN1-2)
    )
    (net BE_PULLUP
      (pins U1-40 RN1-3)
    )
    (net ~UART_CS
      (pins U8-39 U6-17)
    )
    (net UART_RES
      (pins U10-11 U8-38)
    )
    (net "Net-(U10-Pad1)"
      (pins U10-8 U10-1)
    )
    (net "Net-(U6-Pad16)"
      (pins U6-16)
    )
    (class kicad_default "" +3V3 +5V /A0 /A1 /A10 /A11 /A12 /A13 /A14 /A15
      /A2 /A3 /A4 /A5 /A6 /A7 /A8 /A9 /D0 /D1 /D2 /D3 /D4 /D5 /D6 /D7 BE_PULLUP
      CLK FUTURE0 FUTURE1 GND "Net-(D1-Pad1)" "Net-(D1-Pad2)" "Net-(D2-Pad1)"
      "Net-(D2-Pad2)" "Net-(D3-Pad1)" "Net-(D3-Pad2)" "Net-(J1-Pad4)" "Net-(J1-Pad6)"
      "Net-(J6-Pad10)" "Net-(J6-Pad12)" "Net-(J6-Pad2)" "Net-(J6-Pad4)" "Net-(J6-Pad6)"
      "Net-(J6-Pad8)" "Net-(Q1-Pad2)" "Net-(R7-Pad1)" "Net-(R8-Pad1)" "Net-(U1-Pad12)"
      "Net-(U1-Pad2)" "Net-(U1-Pad39)" "Net-(U1-Pad4)" "Net-(U1-Pad43)" "Net-(U1-Pad6)"
      "Net-(U1-Pad8)" "Net-(U10-Pad1)" "Net-(U6-Pad16)" "Net-(U8-Pad1)" "Net-(U8-Pad11)"
      "Net-(U8-Pad13)" "Net-(U8-Pad14)" "Net-(U8-Pad15)" "Net-(U8-Pad16)"
      "Net-(U8-Pad17)" "Net-(U8-Pad23)" "Net-(U8-Pad29)" "Net-(U8-Pad3)" "Net-(U8-Pad30)"
      "Net-(U8-Pad31)" "Net-(U8-Pad34)" "Net-(U8-Pad37)" "Net-(U8-Pad40)"
      "Net-(U8-Pad41)" "Net-(U8-Pad42)" "Net-(U8-Pad43)" "Net-(U8-Pad5)" "Net-(U9-Pad16)"
      "Net-(U9-Pad7)" "Net-(X1-Pad1)" PORT0_IRQ_PULLUP PORT0_NMI_PULLUP PORT1_IRQ_PULLUP
      PORT1_NMI_PULLUP PORT2_IRQ_PULLUP PORT2_NMI_PULLUP RDY_PULLUP RxD R~W
      TxD UART_RES USB_D+ "USB_D-" ~CTS ~IRQ ~NMI ~PORT0_CS ~PORT1_CS ~PORT2_CS
      ~RAM1_CS ~RAM2_CS ~READ ~RES ~ROM_CS ~RTS ~UART_CS ~UART_IRQ ~WRITE
      (circuit
        (use_via Via[0-3]_800:400_um)
      )
      (rule
        (width 154)
        (clearance 200.1)
      )
    )
    (class Power
      (circuit
        (use_via Via[0-3]_800:400_um)
      )
      (rule
        (width 300)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
