From a4cd2a89863e4564f02fb772f3d5547726dd4b9a Mon Sep 17 00:00:00 2001
From: Takeshi Kihara <takeshi.kihara.df@renesas.com>
Date: Tue, 7 Feb 2017 21:37:19 +0900
Subject: [PATCH 1737/2066] Revert "arm64: dts: r8a7795: Change VCP4 device
 nodes"

This reverts commit 3593e770a36f ("arm64: dts: r8a7795: Change VCP4
device nodes").

In R8A7795 ES2.0 SoC, since FCPCI1 module was deleted, it also deleted
'vcp4@fe8ff000' device node with this reverted commit, but similarly
FCPCI0 module is deleted by R8A7795 ES2.0 SoC.

For this reason, since the FCPCI{0,1} property becomes unnecessary at
VCP4 device node, the patch which improved the component is added later.

Reported-by: Takayuki Matsumi <takayuki.matsumi.kx@renesas.com>
Signed-off-by: Takeshi Kihara <takeshi.kihara.df@renesas.com>
[zou:Original patch taken from
git://git.kernel.org/pub/scm/linux/kernel/git/horms/renesas-bsp.git
 v4.9/rcar-3.5.1]
Signed-off-by: zou cao <cao.zou@windriver.com>
---
 arch/arm64/boot/dts/renesas/r8a7795.dtsi |   33 +++++++++++++++++++++++++++--
 1 files changed, 30 insertions(+), 3 deletions(-)

diff --git a/arch/arm64/boot/dts/renesas/r8a7795.dtsi b/arch/arm64/boot/dts/renesas/r8a7795.dtsi
index f793e9e..473ba66 100644
--- a/arch/arm64/boot/dts/renesas/r8a7795.dtsi
+++ b/arch/arm64/boot/dts/renesas/r8a7795.dtsi
@@ -1833,6 +1833,17 @@
 			renesas,#fcp_ch = <0>;
 		};
 
+		vcpl4: vcp4@fe8f0000 {
+			compatible = "renesas,vcp4-vcpl4";
+			reg = <0 0xfe8f0000 0 0x200>, <0 0xfe8f0200 0 0x200>;
+			interrupts = <GIC_SPI 258 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 259 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&cpg CPG_MOD 129>;
+			power-domains = <&sysc R8A7795_PD_A2VC0>;
+			renesas,#ch = <1>;
+			renesas,#fcp_ch = <1>;
+		};
+
 		vdpb: vcp4@fe900000 {
 			compatible = "renesas,vcp4-vdpb";
 			reg = <0 0xfe900000 0 0x200>, <0 0xfe900200 0 0x200>;
@@ -1840,7 +1851,7 @@
 				     <GIC_SPI 241 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&cpg CPG_MOD 131>;
 			power-domains = <&sysc R8A7795_PD_A2VC1>;
-			renesas,#ch = <1>;
+			renesas,#ch = <2>;
 			renesas,#fcp_ch = <0>;
 		};
 
@@ -1852,8 +1863,8 @@
 			     <GIC_SPI 223 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&cpg CPG_MOD 128>;
 			power-domains = <&sysc R8A7795_PD_A2VC0>;
-			renesas,#ch = <2>;
-			renesas,#fcp_ch = <1>;
+			renesas,#ch = <3>;
+			renesas,#fcp_ch = <2>;
 		};
 
 		fcpcs: vcp4@fe90f000 {
@@ -1869,9 +1880,25 @@
 			reg = <0 0xfe8df000 0 0x200>;
 			clocks = <&cpg CPG_MOD 617>;
 			power-domains = <&sysc R8A7795_PD_A3VC>;
+			renesas,#ch = <2>;
+		};
+
+		fcpci1: vcp4@fe8ff000 {
+			compatible = "renesas,vcp4-fcpci1";
+			reg = <0 0xfe8ff000 0 0x200>;
+			clocks = <&cpg CPG_MOD 616>;
+			power-domains = <&sysc R8A7795_PD_A3VC>;
 			renesas,#ch = <1>;
 		};
 
+		stb: vcp4@fe8a0000 {
+			compatible = "renesas,vcp4-stb";
+			reg = <0 0xfe8a0000 0 0x200>;
+			interrupts = <GIC_SPI 160 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&cpg CPG_MOD 104>;
+			power-domains = <&sysc R8A7795_PD_A3VC>;
+		};
+
 		fdp0: fdpm@fe940000 {
 			compatible = "renesas,fdpm";
 			reg = <0 0xfe940000 0 0x2400>, <0 0xfe950000 0 0x200>;
-- 
1.7.5.4

