<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg484-1" LaunchTime="1479023674">
  <File Type="PA-TCL" Name="top.tcl"/>
  <File Type="RDS-RDS" Name="top.vds"/>
  <File Type="VDS-TIMINGSUMMARY" Name="top_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="top_timing_summary_synth.pb"/>
  <File Type="RDS-DCP" Name="top.dcp"/>
  <File Type="RDS-UTIL-PB" Name="top_utilization_synth.pb"/>
  <File Type="RDS-UTIL" Name="top_utilization_synth.rpt"/>
  <File Type="RDS-PROPCONSTRS" Name="top_drc_synth.rpt"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/home/trk/git_fpga/projects/Vivado/verilog/Lab4/One_shot.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../projects/Vivado/verilog/Lab4/One_shot.v"/>
        <Attr Name="ImportTime" Val="1479021573"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/home/trk/git_fpga/projects/Vivado/verilog/Lab4/Moore.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../projects/Vivado/verilog/Lab4/Moore.v"/>
        <Attr Name="ImportTime" Val="1479023666"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Counter.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../Vivado/Verilog_projects/Lab4/project_1.srcs/sources_1/new/Counter.v"/>
        <Attr Name="ImportTime" Val="1478500181"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/home/fpga/Downloads/Debounce.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../fpga/Downloads/Debounce.vhd"/>
        <Attr Name="ImportTime" Val="1479012849"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/home/trk/git_fpga/projects/Vivado/verilog/Lab4/top.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../projects/Vivado/verilog/Lab4/top.v"/>
        <Attr Name="ImportTime" Val="1479021252"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../Downloads/Debounce.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="top"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
