<stg><name>cshake256_simple_absorb.clone_Pipeline_VITIS_LOOP_365_5</name>


<trans_list>

<trans id="65" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_248 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_248"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
newFuncRoot:1 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %s

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:2 %store_ln346 = store i5 0, i5 %i_248

]]></Node>
<StgValue><ssdm name="store_ln346"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc36.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc36.i:0 %i = load i5 %i_248

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc36.i:1 %icmp_ln365 = icmp_eq  i5 %i, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln365"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc36.i:2 %i_278 = add i5 %i, i5 1

]]></Node>
<StgValue><ssdm name="i_278"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc36.i:3 %br_ln365 = br i1 %icmp_ln365, void %for.inc36.i.split, void %keccak_absorb.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln365"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln365" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="5">
<![CDATA[
for.inc36.i.split:3 %zext_ln27 = zext i5 %i

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln365" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc36.i.split:24 %s_addr = getelementptr i64 %s, i32 0, i32 %zext_ln27

]]></Node>
<StgValue><ssdm name="s_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln365" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="5">
<![CDATA[
for.inc36.i.split:25 %s_load = load i5 %s_addr

]]></Node>
<StgValue><ssdm name="s_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln365" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc36.i.split:29 %store_ln346 = store i5 %i_278, i5 %i_248

]]></Node>
<StgValue><ssdm name="store_ln346"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
for.inc36.i.split:4 %shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %i, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="6">
<![CDATA[
for.inc36.i.split:5 %zext_ln27_1 = zext i6 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln27_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc36.i.split:6 %t_addr = getelementptr i8 %t, i32 0, i32 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="t_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="6">
<![CDATA[
for.inc36.i.split:7 %t_load = load i6 %t_addr

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc36.i.split:8 %t_60_addr = getelementptr i8 %t_60, i32 0, i32 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="t_60_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="6">
<![CDATA[
for.inc36.i.split:9 %t_60_load = load i6 %t_60_addr

]]></Node>
<StgValue><ssdm name="t_60_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc36.i.split:10 %t_61_addr = getelementptr i8 %t_61, i32 0, i32 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="t_61_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="6">
<![CDATA[
for.inc36.i.split:11 %t_61_load = load i6 %t_61_addr

]]></Node>
<StgValue><ssdm name="t_61_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc36.i.split:12 %t_62_addr = getelementptr i8 %t_62, i32 0, i32 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="t_62_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="6">
<![CDATA[
for.inc36.i.split:13 %t_62_load = load i6 %t_62_addr

]]></Node>
<StgValue><ssdm name="t_62_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
for.inc36.i.split:14 %or_ln27 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %i, i1 1

]]></Node>
<StgValue><ssdm name="or_ln27"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="6">
<![CDATA[
for.inc36.i.split:15 %zext_ln27_2 = zext i6 %or_ln27

]]></Node>
<StgValue><ssdm name="zext_ln27_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc36.i.split:16 %t_addr_1 = getelementptr i8 %t, i32 0, i32 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="t_addr_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="6">
<![CDATA[
for.inc36.i.split:17 %t_load_1 = load i6 %t_addr_1

]]></Node>
<StgValue><ssdm name="t_load_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc36.i.split:18 %t_60_addr_1 = getelementptr i8 %t_60, i32 0, i32 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="t_60_addr_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="6">
<![CDATA[
for.inc36.i.split:19 %t_60_load_1 = load i6 %t_60_addr_1

]]></Node>
<StgValue><ssdm name="t_60_load_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc36.i.split:20 %t_61_addr_1 = getelementptr i8 %t_61, i32 0, i32 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="t_61_addr_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="6">
<![CDATA[
for.inc36.i.split:21 %t_61_load_1 = load i6 %t_61_addr_1

]]></Node>
<StgValue><ssdm name="t_61_load_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc36.i.split:22 %t_62_addr_1 = getelementptr i8 %t_62, i32 0, i32 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="t_62_addr_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="6">
<![CDATA[
for.inc36.i.split:23 %t_62_load_1 = load i6 %t_62_addr_1

]]></Node>
<StgValue><ssdm name="t_62_load_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="5">
<![CDATA[
for.inc36.i.split:25 %s_load = load i5 %s_addr

]]></Node>
<StgValue><ssdm name="s_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln365" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0">
<![CDATA[
keccak_absorb.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc36.i.split:0 %specpipeline_ln346 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44

]]></Node>
<StgValue><ssdm name="specpipeline_ln346"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc36.i.split:1 %speclooptripcount_ln346 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln346"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc36.i.split:2 %specloopname_ln365 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln365"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="6">
<![CDATA[
for.inc36.i.split:7 %t_load = load i6 %t_addr

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="6">
<![CDATA[
for.inc36.i.split:9 %t_60_load = load i6 %t_60_addr

]]></Node>
<StgValue><ssdm name="t_60_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="6">
<![CDATA[
for.inc36.i.split:11 %t_61_load = load i6 %t_61_addr

]]></Node>
<StgValue><ssdm name="t_61_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="6">
<![CDATA[
for.inc36.i.split:13 %t_62_load = load i6 %t_62_addr

]]></Node>
<StgValue><ssdm name="t_62_load"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="6">
<![CDATA[
for.inc36.i.split:17 %t_load_1 = load i6 %t_addr_1

]]></Node>
<StgValue><ssdm name="t_load_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="6">
<![CDATA[
for.inc36.i.split:19 %t_60_load_1 = load i6 %t_60_addr_1

]]></Node>
<StgValue><ssdm name="t_60_load_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="6">
<![CDATA[
for.inc36.i.split:21 %t_61_load_1 = load i6 %t_61_addr_1

]]></Node>
<StgValue><ssdm name="t_61_load_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="6">
<![CDATA[
for.inc36.i.split:23 %t_62_load_1 = load i6 %t_62_addr_1

]]></Node>
<StgValue><ssdm name="t_62_load_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
for.inc36.i.split:26 %or_ln366_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %t_62_load_1, i8 %t_61_load_1, i8 %t_60_load_1, i8 %t_load_1, i8 %t_62_load, i8 %t_61_load, i8 %t_60_load, i8 %t_load

]]></Node>
<StgValue><ssdm name="or_ln366_6"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc36.i.split:27 %xor_ln366 = xor i64 %s_load, i64 %or_ln366_6

]]></Node>
<StgValue><ssdm name="xor_ln366"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
for.inc36.i.split:28 %store_ln366 = store void @_ssdm_op_Write.bram.i64, i5 %s_addr, i64 %xor_ln366, i8 255

]]></Node>
<StgValue><ssdm name="store_ln366"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
for.inc36.i.split:30 %br_ln365 = br void %for.inc36.i

]]></Node>
<StgValue><ssdm name="br_ln365"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
