/* liberty_memcomp Version: 4.0.5-beta15 */
/* common_memcomp Version: 4.0.5-beta20 */
/* lang compiler Version: 4.1.6-beta1 Jul 19 2012 13:55:19 */
/*
 *       CONFIDENTIAL AND PROPRIETARY SOFTWARE OF ARM PHYSICAL IP, INC.
 *      
 *       Copyright (c) 1993 - 2024 ARM Physical IP, Inc.  All Rights Reserved.
 *      
 *       Use of this Software is subject to the terms and conditions of the
 *       applicable license agreement with ARM Physical IP, Inc.
 *       In addition, this Software is protected by patents, copyright law 
 *       and international treaties.
 *      
 *       The copyright notice(s) in this Software does not indicate actual or
 *       intended publication of this Software.
 *
 *      Liberty model for Synchronous Dual-Port Ram
 *
 *
 *       Instance Name:              SRAMdpw64d256
 *       Words:                      256
 *       Bits:                       64
 *       Mux:                        4
 *       Drive:                      6
 *       Write Mask:                 Off
 *       Write Thru:                 Off
 *       Extra Margin Adjustment:    On
 *       Redundant Columns:          0
 *       Test Muxes                  On
 *       Power Gating:               Off
 *       Retention:                  On
 *       Pipeline:                   Off
 *       Read Disturb Test:	        Off
 *       
 *       Creation Date:  Tue Jan 16 16:27:14 2024
 *       Version: 	r1p1
 *
 *      Verified With: Synopsys Primetime, Cadence Encounter Timing System,
 *                     Synopsys Design Compiler, Cadence RTL Compiler,
 *                     Magma Talus and Magma Blast.
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a default_max_transition
 *          constraint is set to the maximum characterized input slew.  Each
 *          output has a max_capacitance constraint set to the highest characterized
 *          output load.  These two constraints force Design Compiler to synthesize
 *          circuits that operate within the characterization space.  The user can
 *          tighten these constraints, if desired.  When writing SDF from EDA tools, 
 *          use the version 3.0 or 2.1 option. This ensures the SDF will annotate to 
 *          simulation models provided with this generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was necessary.
 *          When reducing data, minimum values were chosen for the fast case corner
 *          and maximum values were used for the typical and best case corners.  It
 *          is recommended that critical timing and setup and hold times be checked 
 *          at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(USERLIB_tt_1p10v_1p10v_25c) {
  delay_model         : table_lookup;
  library_features(report_delay_calculation,report_power_calculation);
  revision            : 1.1;        
  date                : "Tue Jan 16 16:27:14 2024";
  comment             : "Copyright (c) 1993 - 2024 ARM Physical IP, Inc.  All Rights Reserved.";


  /* unit attributes */
  time_unit           : "1ns";
  voltage_unit        : "1V";
  current_unit        : "1mA";
  leakage_power_unit  : "1mW";
  nom_process         : 1;
  nom_temperature     : 25.000;
  nom_voltage         : 1.100;
  capacitive_load_unit(1,pf);
  pulling_resistance_unit       : "1kohm";

  /* default attributes */
  default_cell_leakage_power    : 0;
  default_fanout_load           : 1;
  default_inout_pin_cap         : 0.005;
  default_input_pin_cap         : 0.005;
  default_output_pin_cap        : 0.0;

  /* threshold definitions */
  default_leakage_power_density : 0.0;
  slew_derate_from_library      : 0.500;
  slew_lower_threshold_pct_fall : 30.000;
  slew_upper_threshold_pct_fall : 70.000;
  slew_lower_threshold_pct_rise : 30.000;
  slew_upper_threshold_pct_rise : 70.000;
  input_threshold_pct_fall      : 50.000;
  input_threshold_pct_rise      : 50.000;
  output_threshold_pct_fall     : 50.000;
  output_threshold_pct_rise     : 50.000;

  /* k-factors */
  k_process_cell_fall           : 0.000;
  k_process_cell_leakage_power  : 0.000;
  k_process_cell_rise           : 0.000;
  k_process_fall_transition     : 0.000;
  k_process_hold_fall           : 0.000;
  k_process_hold_rise           : 0.000;
  k_process_internal_power      : 0.000;
  k_process_min_pulse_width_high : 0.000;
  k_process_min_pulse_width_low : 0.000;
  k_process_pin_cap             : 0.000;
  k_process_recovery_fall       : 0.000;
  k_process_recovery_rise       : 0.000;
  k_process_rise_transition     : 0.000;
  k_process_setup_fall          : 0.000;
  k_process_setup_rise          : 0.000;
  k_process_wire_cap            : 0.000;
  k_process_wire_res            : 0.000;
  k_temp_cell_fall              : 0.000;
  k_temp_cell_rise              : 0.000;
  k_temp_hold_fall              : 0.000;
  k_temp_hold_rise              : 0.000;
  k_temp_min_pulse_width_high   : 0.000;
  k_temp_min_pulse_width_low    : 0.000;
  k_temp_min_period             : 0.000;
  k_temp_rise_propagation       : 0.000;
  k_temp_fall_propagation       : 0.000;
  k_temp_rise_transition        : 0.000;
  k_temp_fall_transition        : 0.000;
  k_temp_recovery_fall          : 0.000;
  k_temp_recovery_rise          : 0.000;
  k_temp_setup_fall             : 0.000;
  k_temp_setup_rise             : 0.000;
  k_volt_cell_fall              : 0.000;
  k_volt_cell_rise              : 0.000;
  k_volt_hold_fall              : 0.000;
  k_volt_hold_rise              : 0.000;
  k_volt_min_pulse_width_high   : 0.000;
  k_volt_min_pulse_width_low    : 0.000;
  k_volt_min_period             : 0.000;
  k_volt_rise_propagation       : 0.000;
  k_volt_fall_propagation       : 0.000;
  k_volt_rise_transition        : 0.000;
  k_volt_fall_transition        : 0.000;
  k_volt_recovery_fall          : 0.000;
  k_volt_recovery_rise          : 0.000;
  k_volt_setup_fall             : 0.000;
  k_volt_setup_rise             : 0.000;

  /* operation conditions */
  voltage_map (VDDCE, 1.1);
  voltage_map (VDDPE, 1.1);
  voltage_map (VSSE, 0);
  operating_conditions(tt_1p10v_1p10v_25c) {
    process      : 1;
    temperature  : 25.000;
    voltage      : 1.100;
    tree_type    : balanced_tree;
  }
  default_operating_conditions : tt_1p10v_1p10v_25c;

  /* wire-loads */
  wire_load("sample") {
    resistance   : 1.6e-05;
    capacitance  : 0.0002;
    area         : 1.7;
    slope        : 500;
    fanout_length(1,500);
  }

  /* templates */ 
  define ("peak_current", "cell", "float");
  define ("retention_current", "cell", "float");
  lu_table_template(SRAMdpw64d256_bist_mux_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_mux_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_bist_mux_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_mem_out_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_clk_setup_constraint_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_constraint_template) {
     variable_1 : related_pin_transition;
     variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_cts1x7_delay_template) {
    variable_1 : input_net_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_cts1x7_slew_template) {
    variable_1 : input_net_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_clkslew_memload) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_clkslew_bmuxload) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_sigslew_memload) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_memload) {
    variable_1 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_bmuxload) {
    variable_1 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_clkslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_sigslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  type (SRAMdpw64d256_DATA) {
    base_type : array ;
    data_type : bit ;
    bit_width : 64;
    bit_from : 63;
    bit_to : 0 ;
    downto : true ;
  }
  type (SRAMdpw64d256_SCAN) {
    base_type : array ;
    data_type : bit ;
    bit_width : 2;
    bit_from : 1;
    bit_to : 0 ;
    downto : true ;
  }
  type (SRAMdpw64d256_UPM) {
    base_type : array ;
    data_type : bit ;
    bit_width : 3;
    bit_from : 2;
    bit_to : 0 ;
    downto : true ;
  }
  type (SRAMdpw64d256_UPMW) {
    base_type : array ;
    data_type : bit ;
    bit_width : 2;
    bit_from : 1;
    bit_to : 0 ;
    downto : true ;
  }
  type (SRAMdpw64d256_ADDRESS) {
    base_type : array ;
    data_type : bit ;
    bit_width : 8;
    bit_from : 7;
    bit_to : 0 ;
    downto : true ;
  }
  cell(SRAMdpw64d256) {
    area : 30945.766350;
    dont_use : TRUE;
    dont_touch : TRUE;
    interface_timing : TRUE;
    retention_cell : "mtcmos";
    /* Peak current of all modes. */
    peak_current : 82.121856;
    /* leakage current in retention mode (RET1N=0) */
    retention_current : 6.314e-04;
    memory() {
      type : ram;
      address_width : 8;
      word_width : 64;
    }
    pg_pin(VDDCE) {
      voltage_name : VDDCE;
      pg_type : backup_power;
    }
    pg_pin(VDDPE) {
      voltage_name : VDDPE;
      pg_type : primary_power;
    }
    pg_pin(VSSE) {
      voltage_name : VSSE;
      pg_type : primary_ground;
    }
    pin(CENYA) {
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.544800;
      timing() {
        related_pin : "CENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.134897, 0.140851, 0.157875, 0.182223, 0.209855, 0.330725, 0.542562", \
           "0.136747, 0.142705, 0.159712, 0.183642, 0.211715, 0.332575, 0.544425", \
           "0.144403, 0.150204, 0.167227, 0.191168, 0.219203, 0.339838, 0.551637", \
           "0.160476, 0.166145, 0.183217, 0.207243, 0.235239, 0.355782, 0.565659", \
           "0.181232, 0.187022, 0.203893, 0.227666, 0.255554, 0.376977, 0.589604", \
           "0.204881, 0.210800, 0.227685, 0.251794, 0.279703, 0.399395, 0.609505", \
           "0.229204, 0.234988, 0.251949, 0.276053, 0.304146, 0.423076, 0.633916" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.114663, 0.119723, 0.134194, 0.154889, 0.178377, 0.281116, 0.461178", \
           "0.116235, 0.121299, 0.135755, 0.156095, 0.179957, 0.282689, 0.462762", \
           "0.122743, 0.127673, 0.142143, 0.162493, 0.186322, 0.288862, 0.468891", \
           "0.136405, 0.141223, 0.155734, 0.176156, 0.199953, 0.302415, 0.480810", \
           "0.154047, 0.158969, 0.173309, 0.193516, 0.217221, 0.320431, 0.501164", \
           "0.174148, 0.179180, 0.193532, 0.214025, 0.237748, 0.339486, 0.518079", \
           "0.194823, 0.199740, 0.214156, 0.234645, 0.258524, 0.359614, 0.538828" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.031720, 0.038743, 0.064301, 0.108101, 0.163843, 0.388080, 0.791364", \
           "0.031636, 0.038780, 0.064258, 0.108475, 0.163904, 0.388116, 0.791995", \
           "0.031720, 0.038948, 0.064324, 0.108430, 0.163532, 0.388041, 0.792989", \
           "0.031483, 0.038722, 0.064475, 0.108364, 0.162240, 0.387992, 0.788431", \
           "0.031767, 0.038715, 0.064634, 0.108789, 0.162693, 0.392106, 0.792018", \
           "0.031707, 0.038760, 0.064677, 0.108699, 0.162367, 0.394529, 0.791305", \
           "0.031967, 0.039034, 0.064693, 0.108626, 0.162787, 0.390940, 0.790125" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.031720, 0.038743, 0.064301, 0.108101, 0.163843, 0.388080, 0.791364", \
           "0.031636, 0.038780, 0.064258, 0.108475, 0.163904, 0.388116, 0.791995", \
           "0.031720, 0.038948, 0.064324, 0.108430, 0.163532, 0.388041, 0.792989", \
           "0.031483, 0.038722, 0.064475, 0.108364, 0.162240, 0.387992, 0.788431", \
           "0.031767, 0.038715, 0.064634, 0.108789, 0.162693, 0.392106, 0.792018", \
           "0.031707, 0.038760, 0.064677, 0.108699, 0.162367, 0.394529, 0.791305", \
           "0.031967, 0.039034, 0.064693, 0.108626, 0.162787, 0.390940, 0.790125" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.136028, 0.142584, 0.161287, 0.187338, 0.217150, 0.342357, 0.561060", \
           "0.137629, 0.144265, 0.162719, 0.188795, 0.218683, 0.344165, 0.563462", \
           "0.144743, 0.150925, 0.169965, 0.195917, 0.225972, 0.350996, 0.570670", \
           "0.159255, 0.165932, 0.184443, 0.210642, 0.240799, 0.365849, 0.584680", \
           "0.179861, 0.186344, 0.205131, 0.231321, 0.261308, 0.386204, 0.606706", \
           "0.201970, 0.208373, 0.227084, 0.253119, 0.282988, 0.409317, 0.629198", \
           "0.225185, 0.231698, 0.250331, 0.276165, 0.305383, 0.429828, 0.650625" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.115624, 0.121196, 0.137094, 0.159237, 0.184578, 0.291003, 0.476901", \
           "0.116985, 0.122625, 0.138311, 0.160476, 0.185881, 0.292540, 0.478943", \
           "0.123031, 0.128286, 0.144470, 0.166530, 0.192076, 0.298347, 0.485069", \
           "0.135367, 0.141042, 0.156777, 0.179046, 0.204679, 0.310972, 0.496978", \
           "0.152882, 0.158393, 0.174361, 0.196623, 0.222112, 0.328274, 0.515700", \
           "0.171675, 0.177117, 0.193021, 0.215151, 0.240540, 0.347919, 0.534818", \
           "0.191407, 0.196943, 0.212781, 0.234740, 0.259576, 0.365354, 0.553032" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033763, 0.041043, 0.066961, 0.107493, 0.165516, 0.399027, 0.805474", \
           "0.033856, 0.040935, 0.067823, 0.111706, 0.165089, 0.396259, 0.804113", \
           "0.033920, 0.041965, 0.067023, 0.111580, 0.166595, 0.399372, 0.804700", \
           "0.033887, 0.041148, 0.067684, 0.110918, 0.166376, 0.399503, 0.806030", \
           "0.033927, 0.041382, 0.067161, 0.111180, 0.164861, 0.397892, 0.800526", \
           "0.033742, 0.041342, 0.067187, 0.111252, 0.164314, 0.396608, 0.800168", \
           "0.033788, 0.041246, 0.067227, 0.111236, 0.163598, 0.394965, 0.795642" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033763, 0.041043, 0.066961, 0.107493, 0.165516, 0.399027, 0.805474", \
           "0.033856, 0.040935, 0.067823, 0.111706, 0.165089, 0.396259, 0.804113", \
           "0.033920, 0.041965, 0.067023, 0.111580, 0.166595, 0.399372, 0.804700", \
           "0.033887, 0.041148, 0.067684, 0.110918, 0.166376, 0.399503, 0.806030", \
           "0.033927, 0.041382, 0.067161, 0.111180, 0.164861, 0.397892, 0.800526", \
           "0.033742, 0.041342, 0.067187, 0.111252, 0.164314, 0.396608, 0.800168", \
           "0.033788, 0.041246, 0.067227, 0.111236, 0.163598, 0.394965, 0.795642" \
         );
        }
      }
      timing() {
        related_pin : "TCENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.180240, 0.186194, 0.203218, 0.227566, 0.255198, 0.376068, 0.587905", \
           "0.182199, 0.188156, 0.205164, 0.229093, 0.257166, 0.378026, 0.589877", \
           "0.189750, 0.195550, 0.212574, 0.236515, 0.264550, 0.385184, 0.596983", \
           "0.204975, 0.210644, 0.227715, 0.251741, 0.279738, 0.400281, 0.610158", \
           "0.228268, 0.234058, 0.250928, 0.274702, 0.302590, 0.424013, 0.636640", \
           "0.260229, 0.266148, 0.283033, 0.307142, 0.335051, 0.454743, 0.664853", \
           "0.294986, 0.300771, 0.317731, 0.341835, 0.369929, 0.488858, 0.699698" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.153204, 0.158265, 0.172736, 0.193431, 0.216918, 0.319658, 0.499719", \
           "0.154869, 0.159933, 0.174389, 0.194729, 0.218591, 0.321322, 0.501395", \
           "0.161288, 0.166218, 0.180688, 0.201038, 0.224867, 0.327407, 0.507436", \
           "0.174229, 0.179047, 0.193558, 0.213980, 0.237777, 0.340239, 0.518634", \
           "0.194027, 0.198949, 0.213289, 0.233496, 0.257201, 0.360411, 0.541144", \
           "0.221194, 0.226226, 0.240578, 0.261071, 0.284794, 0.386532, 0.565125", \
           "0.250738, 0.255655, 0.270071, 0.290560, 0.314439, 0.415529, 0.594744" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.031767, 0.038734, 0.064191, 0.107840, 0.161866, 0.386242, 0.804071", \
           "0.031751, 0.038601, 0.064252, 0.107913, 0.151857, 0.393679, 0.803117", \
           "0.032093, 0.038848, 0.064542, 0.108683, 0.164314, 0.389257, 0.790825", \
           "0.031729, 0.038833, 0.064302, 0.108816, 0.162205, 0.390691, 0.790971", \
           "0.031527, 0.038972, 0.064119, 0.107833, 0.165016, 0.394257, 0.794349", \
           "0.032253, 0.039603, 0.065130, 0.108954, 0.163993, 0.399634, 0.795940", \
           "0.032168, 0.038675, 0.064710, 0.107946, 0.164388, 0.389537, 0.806640" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.031767, 0.038734, 0.064191, 0.107840, 0.161866, 0.386242, 0.804071", \
           "0.031751, 0.038601, 0.064252, 0.107913, 0.151857, 0.393679, 0.803117", \
           "0.032093, 0.038848, 0.064542, 0.108683, 0.164314, 0.389257, 0.790825", \
           "0.031729, 0.038833, 0.064302, 0.108816, 0.162205, 0.390691, 0.790971", \
           "0.031527, 0.038972, 0.064119, 0.107833, 0.165016, 0.394257, 0.794349", \
           "0.032253, 0.039603, 0.065130, 0.108954, 0.163993, 0.399634, 0.795940", \
           "0.032168, 0.038675, 0.064710, 0.107946, 0.164388, 0.389537, 0.806640" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.180341, 0.186897, 0.205600, 0.231651, 0.261463, 0.386670, 0.605373", \
           "0.181706, 0.188342, 0.206796, 0.232872, 0.262760, 0.388242, 0.607539", \
           "0.188647, 0.194829, 0.213869, 0.239822, 0.269876, 0.394900, 0.614574", \
           "0.202861, 0.209538, 0.228049, 0.254248, 0.284405, 0.409455, 0.628286", \
           "0.225131, 0.231614, 0.250401, 0.276591, 0.306578, 0.431475, 0.651976", \
           "0.255584, 0.261987, 0.280698, 0.306732, 0.336602, 0.462931, 0.682812", \
           "0.288305, 0.294817, 0.313450, 0.339284, 0.368503, 0.492947, 0.713745" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.153290, 0.158862, 0.174760, 0.196903, 0.222244, 0.328669, 0.514567", \
           "0.154451, 0.160091, 0.175777, 0.197942, 0.223346, 0.330005, 0.516408", \
           "0.160350, 0.165605, 0.181789, 0.203848, 0.229395, 0.335665, 0.522388", \
           "0.172432, 0.178107, 0.193842, 0.216111, 0.241745, 0.348037, 0.534043", \
           "0.191362, 0.196872, 0.212841, 0.235102, 0.260591, 0.366753, 0.554180", \
           "0.217247, 0.222689, 0.238593, 0.260723, 0.286111, 0.393491, 0.580390", \
           "0.245059, 0.250594, 0.266433, 0.288392, 0.313227, 0.419005, 0.606683" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034053, 0.044054, 0.070883, 0.111833, 0.163684, 0.404696, 0.817564", \
           "0.034625, 0.043940, 0.068795, 0.110085, 0.163930, 0.399065, 0.797291", \
           "0.034716, 0.041772, 0.071344, 0.111541, 0.161855, 0.403079, 0.797135", \
           "0.036453, 0.044645, 0.070948, 0.110924, 0.161665, 0.394587, 0.817445", \
           "0.035053, 0.042185, 0.069097, 0.108581, 0.160921, 0.397276, 0.809003", \
           "0.035661, 0.044076, 0.071094, 0.112984, 0.169067, 0.399144, 0.799334", \
           "0.034512, 0.041933, 0.066414, 0.110115, 0.165973, 0.396571, 0.810341" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034053, 0.044054, 0.070883, 0.111833, 0.163684, 0.404696, 0.817564", \
           "0.034625, 0.043940, 0.068795, 0.110085, 0.163930, 0.399065, 0.797291", \
           "0.034716, 0.041772, 0.071344, 0.111541, 0.161855, 0.403079, 0.797135", \
           "0.036453, 0.044645, 0.070948, 0.110924, 0.161665, 0.394587, 0.817445", \
           "0.035053, 0.042185, 0.069097, 0.108581, 0.160921, 0.397276, 0.809003", \
           "0.035661, 0.044076, 0.071094, 0.112984, 0.169067, 0.399144, 0.799334", \
           "0.034512, 0.041933, 0.066414, 0.110115, 0.165973, 0.396571, 0.810341" \
         );
        }
      }
      timing() {
        related_pin : "TENA";
        timing_type : combinational;
        timing_sense : negative_unate;
        when : "DFTRAMBYP & !CENA & TCENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && CENA == 1'b0 && TCENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.421874, 0.427828, 0.444852, 0.469200, 0.496832, 0.617702, 0.829539", \
           "0.423983, 0.429941, 0.446948, 0.470877, 0.498950, 0.619811, 0.831661", \
           "0.433255, 0.439056, 0.456079, 0.480020, 0.508055, 0.628690, 0.840489", \
           "0.451683, 0.457352, 0.474423, 0.498449, 0.526446, 0.646989, 0.856866", \
           "0.476808, 0.482599, 0.499469, 0.523242, 0.551131, 0.672553, 0.885180", \
           "0.506185, 0.512105, 0.528989, 0.553099, 0.581008, 0.700700, 0.910810", \
           "0.536859, 0.542643, 0.559604, 0.583708, 0.611802, 0.730731, 0.941571" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.358593, 0.363654, 0.378124, 0.398820, 0.422307, 0.525047, 0.705108", \
           "0.360385, 0.365450, 0.379906, 0.400246, 0.424108, 0.526839, 0.706912", \
           "0.368267, 0.373197, 0.387667, 0.408017, 0.431847, 0.534386, 0.714415", \
           "0.383930, 0.388749, 0.403260, 0.423682, 0.447479, 0.549940, 0.728336", \
           "0.405287, 0.410209, 0.424549, 0.444756, 0.468461, 0.571670, 0.752403", \
           "0.430257, 0.435289, 0.449641, 0.470134, 0.493857, 0.595595, 0.774188", \
           "0.456330, 0.461247, 0.475663, 0.496152, 0.520031, 0.621121, 0.800335" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.031795, 0.039186, 0.064536, 0.108773, 0.161776, 0.391713, 0.805822", \
           "0.032370, 0.039339, 0.064240, 0.108378, 0.161774, 0.393591, 0.805702", \
           "0.032154, 0.039244, 0.064521, 0.107881, 0.161822, 0.394692, 0.797644", \
           "0.032225, 0.039076, 0.064768, 0.107806, 0.161719, 0.398063, 0.805020", \
           "0.031875, 0.038777, 0.064453, 0.108025, 0.161638, 0.395434, 0.797488", \
           "0.031707, 0.038937, 0.064530, 0.107780, 0.165231, 0.392073, 0.805652", \
           "0.032081, 0.039175, 0.064410, 0.108614, 0.162207, 0.391847, 0.790656" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.031795, 0.039186, 0.064536, 0.108773, 0.161776, 0.391713, 0.805822", \
           "0.032370, 0.039339, 0.064240, 0.108378, 0.161774, 0.393591, 0.805702", \
           "0.032154, 0.039244, 0.064521, 0.107881, 0.161822, 0.394692, 0.797644", \
           "0.032225, 0.039076, 0.064768, 0.107806, 0.161719, 0.398063, 0.805020", \
           "0.031875, 0.038777, 0.064453, 0.108025, 0.161638, 0.395434, 0.797488", \
           "0.031707, 0.038937, 0.064530, 0.107780, 0.165231, 0.392073, 0.805652", \
           "0.032081, 0.039175, 0.064410, 0.108614, 0.162207, 0.391847, 0.790656" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.384267, 0.390823, 0.409526, 0.435577, 0.465389, 0.590596, 0.809299", \
           "0.386506, 0.393142, 0.411596, 0.437672, 0.467560, 0.593042, 0.812339", \
           "0.395836, 0.402018, 0.421058, 0.447011, 0.477065, 0.602089, 0.821763", \
           "0.414072, 0.420748, 0.439259, 0.465459, 0.495616, 0.620665, 0.839496", \
           "0.436747, 0.443230, 0.462017, 0.488207, 0.518194, 0.643090, 0.863592", \
           "0.461995, 0.468397, 0.487108, 0.513143, 0.543012, 0.669341, 0.889222", \
           "0.488505, 0.495017, 0.513650, 0.539484, 0.568703, 0.693147, 0.913945" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.326627, 0.332199, 0.348097, 0.370241, 0.395581, 0.502007, 0.687904", \
           "0.328530, 0.334171, 0.349857, 0.372021, 0.397426, 0.504085, 0.690488", \
           "0.336461, 0.341715, 0.357900, 0.379959, 0.405505, 0.511776, 0.698499", \
           "0.351961, 0.357636, 0.373370, 0.395640, 0.421273, 0.527565, 0.713572", \
           "0.371235, 0.376746, 0.392714, 0.414976, 0.440465, 0.546627, 0.734053", \
           "0.392695, 0.398138, 0.414042, 0.436171, 0.461560, 0.568940, 0.755839", \
           "0.415229, 0.420764, 0.436602, 0.458562, 0.483397, 0.589175, 0.776853" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034084, 0.044769, 0.069367, 0.110118, 0.163693, 0.398477, 0.799790", \
           "0.033998, 0.044539, 0.068821, 0.108938, 0.162709, 0.399635, 0.798829", \
           "0.036721, 0.041243, 0.070234, 0.111093, 0.163792, 0.396624, 0.811920", \
           "0.034145, 0.044397, 0.066842, 0.110281, 0.162091, 0.392636, 0.812873", \
           "0.034018, 0.041995, 0.066431, 0.110203, 0.163763, 0.399046, 0.798950", \
           "0.034118, 0.044185, 0.068892, 0.109797, 0.161819, 0.397617, 0.798066", \
           "0.036543, 0.041308, 0.066876, 0.109364, 0.163540, 0.394274, 0.801631" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034084, 0.044769, 0.069367, 0.110118, 0.163693, 0.398477, 0.799790", \
           "0.033998, 0.044539, 0.068821, 0.108938, 0.162709, 0.399635, 0.798829", \
           "0.036721, 0.041243, 0.070234, 0.111093, 0.163792, 0.396624, 0.811920", \
           "0.034145, 0.044397, 0.066842, 0.110281, 0.162091, 0.392636, 0.812873", \
           "0.034018, 0.041995, 0.066431, 0.110203, 0.163763, 0.399046, 0.798950", \
           "0.034118, 0.044185, 0.068892, 0.109797, 0.161819, 0.397617, 0.798066", \
           "0.036543, 0.041308, 0.066876, 0.109364, 0.163540, 0.394274, 0.801631" \
         );
        }
      }
      timing() {
        related_pin : "TENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & CENA & !TCENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && CENA == 1'b1 && TCENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.323712, 0.329666, 0.346690, 0.371037, 0.398670, 0.519540, 0.731377", \
           "0.326150, 0.332107, 0.349115, 0.373044, 0.401117, 0.521977, 0.733828", \
           "0.335616, 0.341417, 0.358440, 0.382381, 0.410416, 0.531051, 0.742850", \
           "0.354179, 0.359848, 0.376920, 0.400945, 0.428942, 0.549485, 0.759362", \
           "0.376820, 0.382611, 0.399481, 0.423254, 0.451143, 0.572565, 0.785192", \
           "0.402139, 0.408058, 0.424943, 0.449053, 0.476961, 0.596653, 0.806763", \
           "0.427889, 0.433673, 0.450634, 0.474738, 0.502831, 0.621761, 0.832601" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.275155, 0.280216, 0.294686, 0.315382, 0.338869, 0.441609, 0.621670", \
           "0.277227, 0.282291, 0.296747, 0.317087, 0.340950, 0.443681, 0.623754", \
           "0.285274, 0.290204, 0.304674, 0.325024, 0.348853, 0.451393, 0.631422", \
           "0.301052, 0.305871, 0.320382, 0.340803, 0.364601, 0.467062, 0.645458", \
           "0.320297, 0.325219, 0.339559, 0.359766, 0.383471, 0.486681, 0.667414", \
           "0.341818, 0.346849, 0.361201, 0.381695, 0.405417, 0.507155, 0.685749", \
           "0.363706, 0.368622, 0.383039, 0.403527, 0.427407, 0.528497, 0.707711" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.031525, 0.038681, 0.064172, 0.108515, 0.166773, 0.390988, 0.789424", \
           "0.031445, 0.038620, 0.064696, 0.108495, 0.164274, 0.392696, 0.797321", \
           "0.031909, 0.038912, 0.064526, 0.108458, 0.163932, 0.385669, 0.793721", \
           "0.031871, 0.039263, 0.064654, 0.107747, 0.162288, 0.393033, 0.794691", \
           "0.031974, 0.039027, 0.063952, 0.108485, 0.166387, 0.391766, 0.792252", \
           "0.031932, 0.038947, 0.064268, 0.107679, 0.166164, 0.390899, 0.789162", \
           "0.031882, 0.038541, 0.064109, 0.108156, 0.161856, 0.395609, 0.775025" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.031525, 0.038681, 0.064172, 0.108515, 0.166773, 0.390988, 0.789424", \
           "0.031445, 0.038620, 0.064696, 0.108495, 0.164274, 0.392696, 0.797321", \
           "0.031909, 0.038912, 0.064526, 0.108458, 0.163932, 0.385669, 0.793721", \
           "0.031871, 0.039263, 0.064654, 0.107747, 0.162288, 0.393033, 0.794691", \
           "0.031974, 0.039027, 0.063952, 0.108485, 0.166387, 0.391766, 0.792252", \
           "0.031932, 0.038947, 0.064268, 0.107679, 0.166164, 0.390899, 0.789162", \
           "0.031882, 0.038541, 0.064109, 0.108156, 0.161856, 0.395609, 0.775025" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.347877, 0.354433, 0.373136, 0.399187, 0.428999, 0.554206, 0.772909", \
           "0.349941, 0.356577, 0.375031, 0.401107, 0.430995, 0.556477, 0.775774", \
           "0.358979, 0.365161, 0.384201, 0.410153, 0.440208, 0.565232, 0.784906", \
           "0.377151, 0.383827, 0.402339, 0.428538, 0.458695, 0.583745, 0.802576", \
           "0.402240, 0.408723, 0.427510, 0.453700, 0.483687, 0.608583, 0.829085", \
           "0.431381, 0.437784, 0.456495, 0.482529, 0.512399, 0.638728, 0.858609", \
           "0.462403, 0.468915, 0.487548, 0.513382, 0.542601, 0.667045, 0.887843" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.295696, 0.301268, 0.317166, 0.339309, 0.364650, 0.471075, 0.656973", \
           "0.297450, 0.303091, 0.318777, 0.340941, 0.366346, 0.473005, 0.659408", \
           "0.305132, 0.310387, 0.326571, 0.348630, 0.374177, 0.480447, 0.667170", \
           "0.320578, 0.326253, 0.341988, 0.364257, 0.389891, 0.496183, 0.682189", \
           "0.341904, 0.347415, 0.363383, 0.385645, 0.411134, 0.517296, 0.704722", \
           "0.366674, 0.372116, 0.388020, 0.410150, 0.435539, 0.542918, 0.729817", \
           "0.393042, 0.398578, 0.414416, 0.436375, 0.461211, 0.566989, 0.754666" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034299, 0.041633, 0.067611, 0.111274, 0.163298, 0.407014, 0.815231", \
           "0.034059, 0.041133, 0.067529, 0.108534, 0.160438, 0.394446, 0.800879", \
           "0.033849, 0.041425, 0.067555, 0.108020, 0.160823, 0.392812, 0.801648", \
           "0.034185, 0.041373, 0.071045, 0.111124, 0.162792, 0.394327, 0.796676", \
           "0.034422, 0.041607, 0.066796, 0.107853, 0.162572, 0.394593, 0.799439", \
           "0.034187, 0.041667, 0.070147, 0.111038, 0.160487, 0.396185, 0.801170", \
           "0.033742, 0.041883, 0.070329, 0.111618, 0.163662, 0.394700, 0.815873" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034299, 0.041633, 0.067611, 0.111274, 0.163298, 0.407014, 0.815231", \
           "0.034059, 0.041133, 0.067529, 0.108534, 0.160438, 0.394446, 0.800879", \
           "0.033849, 0.041425, 0.067555, 0.108020, 0.160823, 0.392812, 0.801648", \
           "0.034185, 0.041373, 0.071045, 0.111124, 0.162792, 0.394327, 0.796676", \
           "0.034422, 0.041607, 0.066796, 0.107853, 0.162572, 0.394593, 0.799439", \
           "0.034187, 0.041667, 0.070147, 0.111038, 0.160487, 0.396185, 0.801170", \
           "0.033742, 0.041883, 0.070329, 0.111618, 0.163662, 0.394700, 0.815873" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.145315, 0.151871, 0.170574, 0.196625, 0.226437, 0.351644, 0.570347", \
           "0.147569, 0.154205, 0.172659, 0.198735, 0.228623, 0.354104, 0.573402", \
           "0.156886, 0.163068, 0.182108, 0.208061, 0.238115, 0.363139, 0.582813", \
           "0.174450, 0.181126, 0.199637, 0.225837, 0.255994, 0.381043, 0.599874", \
           "0.195880, 0.202363, 0.221149, 0.247340, 0.277326, 0.402223, 0.622724", \
           "0.219052, 0.225454, 0.244165, 0.270200, 0.300069, 0.426398, 0.646279", \
           "0.243499, 0.250011, 0.268644, 0.294478, 0.323697, 0.448141, 0.668939" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.123518, 0.129090, 0.144988, 0.167131, 0.192472, 0.298897, 0.484795", \
           "0.125434, 0.131074, 0.146760, 0.168925, 0.194330, 0.300989, 0.487392", \
           "0.133353, 0.138608, 0.154792, 0.176852, 0.202398, 0.308668, 0.495391", \
           "0.148282, 0.153957, 0.169692, 0.191961, 0.217595, 0.323887, 0.509893", \
           "0.166498, 0.172008, 0.187977, 0.210239, 0.235727, 0.341890, 0.529316", \
           "0.186194, 0.191636, 0.207540, 0.229670, 0.255059, 0.362438, 0.549337", \
           "0.206974, 0.212509, 0.228347, 0.250307, 0.275142, 0.380920, 0.568598" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032076, 0.039721, 0.064587, 0.108974, 0.161711, 0.395216, 0.804302", \
           "0.032588, 0.039701, 0.066332, 0.108410, 0.161131, 0.396117, 0.799269", \
           "0.032404, 0.039957, 0.064678, 0.109331, 0.162245, 0.394573, 0.804571", \
           "0.032302, 0.039530, 0.064947, 0.107949, 0.161748, 0.389327, 0.798693", \
           "0.032585, 0.039237, 0.064702, 0.108364, 0.161796, 0.392709, 0.807657", \
           "0.033361, 0.040832, 0.065545, 0.109084, 0.167361, 0.390948, 0.798781", \
           "0.032021, 0.039436, 0.065038, 0.110412, 0.165360, 0.390401, 0.795356" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032076, 0.039721, 0.064587, 0.108974, 0.161711, 0.395216, 0.804302", \
           "0.032588, 0.039701, 0.066332, 0.108410, 0.161131, 0.396117, 0.799269", \
           "0.032404, 0.039957, 0.064678, 0.109331, 0.162245, 0.394573, 0.804571", \
           "0.032302, 0.039530, 0.064947, 0.107949, 0.161748, 0.389327, 0.798693", \
           "0.032585, 0.039237, 0.064702, 0.108364, 0.161796, 0.392709, 0.807657", \
           "0.033361, 0.040832, 0.065545, 0.109084, 0.167361, 0.390948, 0.798781", \
           "0.032021, 0.039436, 0.065038, 0.110412, 0.165360, 0.390401, 0.795356" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.149401, 0.155957, 0.174660, 0.200711, 0.230524, 0.355730, 0.574433", \
           "0.151526, 0.158162, 0.176616, 0.202692, 0.232580, 0.358061, 0.577359", \
           "0.160762, 0.166944, 0.185984, 0.211936, 0.241991, 0.367015, 0.586689", \
           "0.179181, 0.185858, 0.204369, 0.230568, 0.260725, 0.385775, 0.604606", \
           "0.205784, 0.212267, 0.231053, 0.257243, 0.287230, 0.412127, 0.632628", \
           "0.237780, 0.244183, 0.262893, 0.288928, 0.318797, 0.445126, 0.665007", \
           "0.271718, 0.278230, 0.296863, 0.322698, 0.351916, 0.476361, 0.697158" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.126991, 0.132564, 0.148461, 0.170605, 0.195945, 0.302371, 0.488268", \
           "0.128797, 0.134437, 0.150123, 0.172288, 0.197693, 0.304352, 0.490755", \
           "0.136648, 0.141902, 0.158086, 0.180146, 0.205692, 0.311963, 0.498686", \
           "0.152304, 0.157979, 0.173714, 0.195983, 0.221616, 0.327909, 0.513915", \
           "0.174916, 0.180427, 0.196395, 0.218657, 0.244146, 0.350308, 0.537734", \
           "0.202113, 0.207555, 0.223459, 0.245589, 0.270978, 0.378357, 0.565256", \
           "0.230960, 0.236496, 0.252334, 0.274293, 0.299128, 0.404906, 0.592584" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033752, 0.041814, 0.066299, 0.110590, 0.166894, 0.395573, 0.804334", \
           "0.033640, 0.040933, 0.067259, 0.108222, 0.162304, 0.395375, 0.805922", \
           "0.033574, 0.040865, 0.067336, 0.110439, 0.163684, 0.395687, 0.817729", \
           "0.033577, 0.041237, 0.067907, 0.110869, 0.163670, 0.396001, 0.817305", \
           "0.033815, 0.040800, 0.066602, 0.109374, 0.163231, 0.398007, 0.796624", \
           "0.034651, 0.043244, 0.069754, 0.110685, 0.163011, 0.394909, 0.812443", \
           "0.033961, 0.041495, 0.066502, 0.109163, 0.163700, 0.400301, 0.807832" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033752, 0.041814, 0.066299, 0.110590, 0.166894, 0.395573, 0.804334", \
           "0.033640, 0.040933, 0.067259, 0.108222, 0.162304, 0.395375, 0.805922", \
           "0.033574, 0.040865, 0.067336, 0.110439, 0.163684, 0.395687, 0.817729", \
           "0.033577, 0.041237, 0.067907, 0.110869, 0.163670, 0.396001, 0.817305", \
           "0.033815, 0.040800, 0.066602, 0.109374, 0.163231, 0.398007, 0.796624", \
           "0.034651, 0.043244, 0.069754, 0.110685, 0.163011, 0.394909, 0.812443", \
           "0.033961, 0.041495, 0.066502, 0.109163, 0.163700, 0.400301, 0.807832" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "CENA";
        when : "DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377", \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377", \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377", \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377", \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377", \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377", \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475", \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475", \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475", \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475", \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475", \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475", \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TCENA";
        when : "DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377", \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377", \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377", \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377", \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377", \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377", \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475", \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475", \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475", \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475", \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475", \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475", \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENA";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377", \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377", \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377", \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377", \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377", \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377", \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475", \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475", \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475", \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475", \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475", \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475", \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036035, 0.036040, 0.036056, 0.036083, 0.036114, 0.036246, 0.036475", \
           "0.036035, 0.036040, 0.036056, 0.036083, 0.036114, 0.036246, 0.036475", \
           "0.036035, 0.036040, 0.036056, 0.036083, 0.036114, 0.036246, 0.036475", \
           "0.036035, 0.036040, 0.036056, 0.036083, 0.036114, 0.036246, 0.036475", \
           "0.036035, 0.036040, 0.036056, 0.036083, 0.036114, 0.036246, 0.036475", \
           "0.036035, 0.036040, 0.036056, 0.036083, 0.036114, 0.036246, 0.036475", \
           "0.036035, 0.036040, 0.036056, 0.036083, 0.036114, 0.036246, 0.036475" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.070854, 0.070859, 0.070876, 0.070902, 0.070933, 0.071065, 0.071295", \
           "0.070854, 0.070859, 0.070876, 0.070902, 0.070933, 0.071065, 0.071295", \
           "0.070854, 0.070859, 0.070876, 0.070902, 0.070933, 0.071065, 0.071295", \
           "0.070854, 0.070859, 0.070876, 0.070902, 0.070933, 0.071065, 0.071295", \
           "0.070854, 0.070859, 0.070876, 0.070902, 0.070933, 0.071065, 0.071295", \
           "0.070854, 0.070859, 0.070876, 0.070902, 0.070933, 0.071065, 0.071295", \
           "0.070854, 0.070859, 0.070876, 0.070902, 0.070933, 0.071065, 0.071295" \
         );
        }
      }
    }
    pin(WENYA) {
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.544800;
      timing() {
        related_pin : "WENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.134975, 0.140929, 0.157953, 0.182301, 0.209933, 0.330803, 0.542640", \
           "0.136685, 0.142643, 0.159650, 0.183580, 0.211653, 0.332513, 0.544364", \
           "0.144267, 0.150067, 0.167091, 0.191032, 0.219066, 0.339701, 0.551500", \
           "0.160307, 0.165976, 0.183047, 0.207073, 0.235070, 0.355613, 0.565490", \
           "0.181104, 0.186894, 0.203764, 0.227538, 0.255426, 0.376849, 0.589476", \
           "0.204540, 0.210460, 0.227345, 0.251454, 0.279363, 0.399055, 0.609165", \
           "0.228702, 0.234487, 0.251447, 0.275551, 0.303645, 0.422574, 0.633414" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.114729, 0.119790, 0.134260, 0.154956, 0.178443, 0.281183, 0.461244", \
           "0.116183, 0.121247, 0.135703, 0.156043, 0.179905, 0.282636, 0.462709", \
           "0.122627, 0.127557, 0.142027, 0.162377, 0.186206, 0.288746, 0.468775", \
           "0.136261, 0.141079, 0.155590, 0.176012, 0.199809, 0.302271, 0.480666", \
           "0.153938, 0.158860, 0.173200, 0.193407, 0.217112, 0.320321, 0.501054", \
           "0.173859, 0.178891, 0.193243, 0.213736, 0.237458, 0.339197, 0.517790", \
           "0.194397, 0.199314, 0.213730, 0.234219, 0.258098, 0.359188, 0.538402" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032461, 0.039533, 0.064892, 0.108460, 0.162358, 0.386860, 0.804591", \
           "0.032453, 0.039414, 0.064784, 0.108530, 0.163733, 0.395903, 0.803640", \
           "0.032751, 0.039440, 0.065240, 0.109407, 0.164969, 0.392786, 0.791507", \
           "0.032336, 0.039437, 0.064946, 0.109485, 0.162853, 0.391249, 0.791607", \
           "0.032091, 0.039618, 0.064753, 0.108424, 0.165582, 0.396421, 0.795118", \
           "0.032867, 0.040273, 0.065799, 0.109640, 0.164650, 0.400255, 0.796551", \
           "0.032784, 0.039278, 0.065524, 0.108736, 0.165077, 0.394304, 0.807221" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032461, 0.039533, 0.064892, 0.108460, 0.162358, 0.386860, 0.804591", \
           "0.032453, 0.039414, 0.064784, 0.108530, 0.163733, 0.395903, 0.803640", \
           "0.032751, 0.039440, 0.065240, 0.109407, 0.164969, 0.392786, 0.791507", \
           "0.032336, 0.039437, 0.064946, 0.109485, 0.162853, 0.391249, 0.791607", \
           "0.032091, 0.039618, 0.064753, 0.108424, 0.165582, 0.396421, 0.795118", \
           "0.032867, 0.040273, 0.065799, 0.109640, 0.164650, 0.400255, 0.796551", \
           "0.032784, 0.039278, 0.065524, 0.108736, 0.165077, 0.394304, 0.807221" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.136565, 0.143121, 0.161824, 0.187875, 0.217688, 0.342894, 0.561597", \
           "0.138080, 0.144716, 0.163170, 0.189246, 0.219134, 0.344615, 0.563913", \
           "0.145144, 0.151326, 0.170366, 0.196318, 0.226373, 0.351397, 0.571071", \
           "0.159616, 0.166292, 0.184804, 0.211003, 0.241160, 0.366210, 0.585040", \
           "0.180221, 0.186704, 0.205491, 0.231681, 0.261668, 0.386564, 0.607066", \
           "0.202325, 0.208728, 0.227439, 0.253474, 0.283343, 0.409672, 0.629553", \
           "0.225472, 0.231985, 0.250618, 0.276452, 0.305670, 0.430115, 0.650912" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.116081, 0.121653, 0.137550, 0.159694, 0.185034, 0.291460, 0.477358", \
           "0.117368, 0.123009, 0.138695, 0.160859, 0.186264, 0.292923, 0.479326", \
           "0.123372, 0.128627, 0.144811, 0.166871, 0.192417, 0.298687, 0.485410", \
           "0.135674, 0.141349, 0.157083, 0.179353, 0.204986, 0.311278, 0.497284", \
           "0.153188, 0.158698, 0.174667, 0.196929, 0.222417, 0.328580, 0.516006", \
           "0.171977, 0.177419, 0.193323, 0.215453, 0.240842, 0.348221, 0.535120", \
           "0.191651, 0.197187, 0.213025, 0.234984, 0.259820, 0.365598, 0.553276" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034610, 0.044446, 0.070838, 0.110823, 0.162071, 0.399221, 0.805182", \
           "0.035251, 0.044426, 0.068766, 0.109394, 0.162253, 0.395072, 0.786947", \
           "0.035183, 0.042291, 0.071366, 0.110846, 0.160232, 0.397659, 0.786554", \
           "0.036902, 0.045060, 0.070947, 0.110204, 0.160049, 0.389461, 0.804988", \
           "0.035479, 0.042631, 0.069171, 0.107929, 0.159217, 0.392241, 0.798392", \
           "0.036176, 0.044560, 0.071147, 0.112179, 0.167444, 0.394216, 0.788865", \
           "0.035106, 0.042347, 0.066521, 0.109366, 0.164206, 0.391650, 0.796219" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034610, 0.044446, 0.070838, 0.110823, 0.162071, 0.399221, 0.805182", \
           "0.035251, 0.044426, 0.068766, 0.109394, 0.162253, 0.395072, 0.786947", \
           "0.035183, 0.042291, 0.071366, 0.110846, 0.160232, 0.397659, 0.786554", \
           "0.036902, 0.045060, 0.070947, 0.110204, 0.160049, 0.389461, 0.804988", \
           "0.035479, 0.042631, 0.069171, 0.107929, 0.159217, 0.392241, 0.798392", \
           "0.036176, 0.044560, 0.071147, 0.112179, 0.167444, 0.394216, 0.788865", \
           "0.035106, 0.042347, 0.066521, 0.109366, 0.164206, 0.391650, 0.796219" \
         );
        }
      }
      timing() {
        related_pin : "TWENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.178757, 0.184711, 0.201736, 0.226083, 0.253715, 0.374585, 0.586422", \
           "0.180468, 0.186426, 0.203433, 0.227362, 0.255435, 0.376296, 0.588146", \
           "0.188049, 0.193850, 0.210873, 0.234814, 0.262849, 0.383484, 0.595283", \
           "0.204089, 0.209758, 0.226830, 0.250856, 0.278852, 0.399395, 0.609272", \
           "0.224886, 0.230676, 0.247547, 0.271320, 0.299208, 0.420631, 0.633258", \
           "0.248323, 0.254242, 0.271127, 0.295237, 0.323145, 0.442837, 0.652947", \
           "0.272484, 0.278269, 0.295230, 0.319334, 0.347427, 0.466357, 0.677197" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.151944, 0.157005, 0.171475, 0.192171, 0.215658, 0.318398, 0.498459", \
           "0.153398, 0.158462, 0.172918, 0.193258, 0.217120, 0.319851, 0.499924", \
           "0.159842, 0.164772, 0.179242, 0.199592, 0.223421, 0.325961, 0.505990", \
           "0.173476, 0.178294, 0.192805, 0.213227, 0.237024, 0.339486, 0.517881", \
           "0.191153, 0.196075, 0.210415, 0.230622, 0.254327, 0.357536, 0.538269", \
           "0.211074, 0.216106, 0.230458, 0.250951, 0.274674, 0.376412, 0.555005", \
           "0.231612, 0.236529, 0.250945, 0.271434, 0.295313, 0.396403, 0.575617" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032461, 0.039533, 0.064892, 0.108460, 0.162358, 0.386860, 0.804591", \
           "0.032453, 0.039414, 0.064784, 0.108530, 0.163733, 0.395903, 0.803640", \
           "0.032751, 0.039440, 0.065240, 0.109407, 0.164969, 0.392786, 0.791507", \
           "0.032336, 0.039437, 0.064946, 0.109485, 0.162853, 0.391249, 0.791607", \
           "0.032091, 0.039618, 0.064753, 0.108424, 0.165582, 0.396421, 0.795118", \
           "0.032867, 0.040273, 0.065799, 0.109640, 0.164650, 0.400255, 0.796551", \
           "0.032784, 0.039278, 0.065524, 0.108736, 0.165077, 0.394304, 0.807221" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032461, 0.039533, 0.064892, 0.108460, 0.162358, 0.386860, 0.804591", \
           "0.032453, 0.039414, 0.064784, 0.108530, 0.163733, 0.395903, 0.803640", \
           "0.032751, 0.039440, 0.065240, 0.109407, 0.164969, 0.392786, 0.791507", \
           "0.032336, 0.039437, 0.064946, 0.109485, 0.162853, 0.391249, 0.791607", \
           "0.032091, 0.039618, 0.064753, 0.108424, 0.165582, 0.396421, 0.795118", \
           "0.032867, 0.040273, 0.065799, 0.109640, 0.164650, 0.400255, 0.796551", \
           "0.032784, 0.039278, 0.065524, 0.108736, 0.165077, 0.394304, 0.807221" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.179248, 0.185804, 0.204506, 0.230558, 0.260370, 0.385577, 0.604280", \
           "0.180763, 0.187398, 0.205853, 0.231929, 0.261817, 0.387298, 0.606595", \
           "0.187826, 0.194008, 0.213048, 0.239001, 0.269055, 0.394079, 0.613753", \
           "0.202299, 0.208975, 0.227486, 0.253685, 0.283843, 0.408892, 0.627723", \
           "0.222903, 0.229386, 0.248173, 0.274363, 0.304350, 0.429247, 0.649748", \
           "0.245008, 0.251411, 0.270121, 0.296156, 0.326025, 0.452354, 0.672235", \
           "0.268155, 0.274667, 0.293300, 0.319135, 0.348353, 0.472798, 0.693595" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.152361, 0.157933, 0.173830, 0.195974, 0.221315, 0.327740, 0.513638", \
           "0.153648, 0.159289, 0.174975, 0.197139, 0.222544, 0.329203, 0.515606", \
           "0.159652, 0.164907, 0.181091, 0.203151, 0.228697, 0.334968, 0.521690", \
           "0.171954, 0.177629, 0.193363, 0.215633, 0.241266, 0.347558, 0.533565", \
           "0.189468, 0.194978, 0.210947, 0.233209, 0.258698, 0.364860, 0.552286", \
           "0.208257, 0.213699, 0.229603, 0.251733, 0.277122, 0.384501, 0.571400", \
           "0.227932, 0.233467, 0.249305, 0.271264, 0.296100, 0.401878, 0.589556" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034610, 0.044446, 0.070838, 0.110823, 0.162071, 0.399221, 0.805182", \
           "0.035251, 0.044426, 0.068766, 0.109394, 0.162253, 0.395072, 0.786947", \
           "0.035183, 0.042291, 0.071366, 0.110846, 0.160232, 0.397659, 0.786554", \
           "0.036902, 0.045060, 0.070947, 0.110204, 0.160049, 0.389461, 0.804988", \
           "0.035479, 0.042631, 0.069171, 0.107929, 0.159217, 0.392241, 0.798392", \
           "0.036176, 0.044560, 0.071147, 0.112179, 0.167444, 0.394216, 0.788865", \
           "0.035106, 0.042347, 0.066521, 0.109366, 0.164206, 0.391650, 0.796219" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034610, 0.044446, 0.070838, 0.110823, 0.162071, 0.399221, 0.805182", \
           "0.035251, 0.044426, 0.068766, 0.109394, 0.162253, 0.395072, 0.786947", \
           "0.035183, 0.042291, 0.071366, 0.110846, 0.160232, 0.397659, 0.786554", \
           "0.036902, 0.045060, 0.070947, 0.110204, 0.160049, 0.389461, 0.804988", \
           "0.035479, 0.042631, 0.069171, 0.107929, 0.159217, 0.392241, 0.798392", \
           "0.036176, 0.044560, 0.071147, 0.112179, 0.167444, 0.394216, 0.788865", \
           "0.035106, 0.042347, 0.066521, 0.109366, 0.164206, 0.391650, 0.796219" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.248548, 0.254502, 0.271526, 0.295873, 0.323506, 0.444376, 0.656213", \
           "0.250841, 0.256799, 0.273806, 0.297736, 0.325809, 0.446669, 0.658520", \
           "0.260137, 0.265937, 0.282961, 0.306902, 0.334937, 0.455571, 0.667370", \
           "0.278072, 0.283741, 0.300812, 0.324838, 0.352834, 0.473378, 0.683255", \
           "0.299469, 0.305259, 0.322129, 0.345903, 0.373791, 0.495214, 0.707841", \
           "0.322607, 0.328527, 0.345411, 0.369521, 0.397430, 0.517122, 0.727232", \
           "0.346735, 0.352519, 0.369480, 0.393584, 0.421678, 0.540607, 0.751447" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.211266, 0.216326, 0.230797, 0.251492, 0.274980, 0.377719, 0.557781", \
           "0.213215, 0.218279, 0.232735, 0.253075, 0.276938, 0.379669, 0.559742", \
           "0.221117, 0.226047, 0.240517, 0.260867, 0.284696, 0.387236, 0.567265", \
           "0.236361, 0.241179, 0.255690, 0.276112, 0.299909, 0.402371, 0.580766", \
           "0.254548, 0.259470, 0.273810, 0.294017, 0.317722, 0.420932, 0.601665", \
           "0.274216, 0.279248, 0.293600, 0.314093, 0.337815, 0.439553, 0.618147", \
           "0.294725, 0.299641, 0.314058, 0.334547, 0.358426, 0.459516, 0.638730" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.041382, 0.048897, 0.076808, 0.124691, 0.183010, 0.424602, 0.854253", \
           "0.041002, 0.048604, 0.077405, 0.124253, 0.183497, 0.421403, 0.856098", \
           "0.041289, 0.049050, 0.078673, 0.126191, 0.182918, 0.425174, 0.858901", \
           "0.041148, 0.049673, 0.079764, 0.126133, 0.183464, 0.424737, 0.850945", \
           "0.041617, 0.049858, 0.077984, 0.124995, 0.183782, 0.421666, 0.851498", \
           "0.041622, 0.048759, 0.077386, 0.124521, 0.182289, 0.422961, 0.847993", \
           "0.042204, 0.049566, 0.077256, 0.124987, 0.183820, 0.420717, 0.855981" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.041382, 0.048897, 0.076808, 0.124691, 0.183010, 0.424602, 0.854253", \
           "0.041002, 0.048604, 0.077405, 0.124253, 0.183497, 0.421403, 0.856098", \
           "0.041289, 0.049050, 0.078673, 0.126191, 0.182918, 0.425174, 0.858901", \
           "0.041148, 0.049673, 0.079764, 0.126133, 0.183464, 0.424737, 0.850945", \
           "0.041617, 0.049858, 0.077984, 0.124995, 0.183782, 0.421666, 0.851498", \
           "0.041622, 0.048759, 0.077386, 0.124521, 0.182289, 0.422961, 0.847993", \
           "0.042204, 0.049566, 0.077256, 0.124987, 0.183820, 0.420717, 0.855981" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.252647, 0.259203, 0.277906, 0.303957, 0.333769, 0.458976, 0.677679", \
           "0.254771, 0.261407, 0.279861, 0.305937, 0.335825, 0.461307, 0.680604", \
           "0.264008, 0.270189, 0.289230, 0.315182, 0.345236, 0.470261, 0.689935", \
           "0.282427, 0.289103, 0.307614, 0.333814, 0.363971, 0.489020, 0.707851", \
           "0.309029, 0.315512, 0.334299, 0.360489, 0.390476, 0.515372, 0.735874", \
           "0.341025, 0.347428, 0.366139, 0.392174, 0.422043, 0.548372, 0.768253", \
           "0.374963, 0.381476, 0.400109, 0.425943, 0.455161, 0.579606, 0.800403" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.214750, 0.220322, 0.236220, 0.258363, 0.283704, 0.390130, 0.576027", \
           "0.216556, 0.222196, 0.237882, 0.260047, 0.285452, 0.392111, 0.578513", \
           "0.224406, 0.229661, 0.245845, 0.267905, 0.293451, 0.399722, 0.586444", \
           "0.240063, 0.245738, 0.261472, 0.283742, 0.309375, 0.415667, 0.601674", \
           "0.262675, 0.268185, 0.284154, 0.306416, 0.331905, 0.438067, 0.625493", \
           "0.289872, 0.295314, 0.311218, 0.333348, 0.358737, 0.466116, 0.653015", \
           "0.318719, 0.324254, 0.340093, 0.362052, 0.386887, 0.492665, 0.680343" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.042257, 0.049573, 0.076283, 0.120130, 0.174650, 0.405641, 0.817446", \
           "0.042033, 0.049408, 0.075988, 0.120457, 0.174569, 0.405700, 0.808527", \
           "0.042276, 0.049851, 0.076128, 0.120370, 0.175102, 0.407300, 0.816028", \
           "0.042478, 0.049970, 0.076903, 0.120404, 0.174913, 0.406684, 0.814138", \
           "0.042481, 0.049640, 0.076420, 0.120510, 0.174807, 0.406527, 0.813380", \
           "0.042182, 0.049886, 0.076037, 0.120673, 0.175478, 0.405679, 0.819847", \
           "0.042672, 0.049721, 0.076759, 0.120147, 0.174549, 0.406521, 0.815990" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.042257, 0.049573, 0.076283, 0.120130, 0.174650, 0.405641, 0.817446", \
           "0.042033, 0.049408, 0.075988, 0.120457, 0.174569, 0.405700, 0.808527", \
           "0.042276, 0.049851, 0.076128, 0.120370, 0.175102, 0.407300, 0.816028", \
           "0.042478, 0.049970, 0.076903, 0.120404, 0.174913, 0.406684, 0.814138", \
           "0.042481, 0.049640, 0.076420, 0.120510, 0.174807, 0.406527, 0.813380", \
           "0.042182, 0.049886, 0.076037, 0.120673, 0.175478, 0.405679, 0.819847", \
           "0.042672, 0.049721, 0.076759, 0.120147, 0.174549, 0.406521, 0.815990" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "WENA";
        when : "DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625", \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625", \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625", \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625", \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625", \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625", \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836", \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836", \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836", \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836", \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836", \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836", \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TWENA";
        when : "DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625", \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625", \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625", \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625", \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625", \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625", \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836", \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836", \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836", \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836", \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836", \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836", \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENA";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625", \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625", \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625", \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625", \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625", \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625", \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836", \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836", \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836", \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836", \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836", \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836", \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.040084, 0.040089, 0.040106, 0.040132, 0.040164, 0.040295, 0.040525", \
           "0.040084, 0.040089, 0.040106, 0.040132, 0.040164, 0.040295, 0.040525", \
           "0.040084, 0.040089, 0.040106, 0.040132, 0.040164, 0.040295, 0.040525", \
           "0.040084, 0.040089, 0.040106, 0.040132, 0.040164, 0.040295, 0.040525", \
           "0.040084, 0.040089, 0.040106, 0.040132, 0.040164, 0.040295, 0.040525", \
           "0.040084, 0.040089, 0.040106, 0.040132, 0.040164, 0.040295, 0.040525", \
           "0.040084, 0.040089, 0.040106, 0.040132, 0.040164, 0.040295, 0.040525" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.045527, 0.045531, 0.045548, 0.045575, 0.045606, 0.045737, 0.045967", \
           "0.045527, 0.045531, 0.045548, 0.045575, 0.045606, 0.045737, 0.045967", \
           "0.045527, 0.045531, 0.045548, 0.045575, 0.045606, 0.045737, 0.045967", \
           "0.045527, 0.045531, 0.045548, 0.045575, 0.045606, 0.045737, 0.045967", \
           "0.045527, 0.045531, 0.045548, 0.045575, 0.045606, 0.045737, 0.045967", \
           "0.045527, 0.045531, 0.045548, 0.045575, 0.045606, 0.045737, 0.045967", \
           "0.045527, 0.045531, 0.045548, 0.045575, 0.045606, 0.045737, 0.045967" \
         );
        }
      }
      timing() {
        related_pin : "TENA";
        timing_type : combinational;
        timing_sense : negative_unate;
        when : "DFTRAMBYP & !WENA & TWENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && WENA == 1'b0 && TWENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.343328, 0.349282, 0.366306, 0.390654, 0.418286, 0.539156, 0.750993", \
           "0.345415, 0.351372, 0.368380, 0.392309, 0.420382, 0.541242, 0.753093", \
           "0.354326, 0.360126, 0.377150, 0.401091, 0.429125, 0.549760, 0.761559", \
           "0.372554, 0.378223, 0.395295, 0.419321, 0.447317, 0.567860, 0.777737", \
           "0.396791, 0.402582, 0.419452, 0.443225, 0.471114, 0.592536, 0.805163", \
           "0.424844, 0.430764, 0.447648, 0.471758, 0.499667, 0.619358, 0.829469", \
           "0.453115, 0.458900, 0.475860, 0.499964, 0.528058, 0.646987, 0.857827" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.291829, 0.296890, 0.311360, 0.332056, 0.355543, 0.458283, 0.638344", \
           "0.293602, 0.298667, 0.313123, 0.333463, 0.357325, 0.460056, 0.640129", \
           "0.301177, 0.306107, 0.320577, 0.340927, 0.364756, 0.467296, 0.647325", \
           "0.316671, 0.321490, 0.336001, 0.356423, 0.380220, 0.482681, 0.661077", \
           "0.337273, 0.342194, 0.356534, 0.376741, 0.400446, 0.503656, 0.684389", \
           "0.361117, 0.366149, 0.380501, 0.400994, 0.424717, 0.526455, 0.705048", \
           "0.385148, 0.390065, 0.404481, 0.424970, 0.448849, 0.549939, 0.729153" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.041398, 0.048626, 0.077080, 0.124574, 0.182745, 0.421831, 0.849204", \
           "0.040948, 0.048707, 0.076953, 0.124674, 0.182469, 0.423391, 0.849802", \
           "0.040922, 0.048762, 0.076918, 0.124728, 0.182628, 0.423503, 0.837455", \
           "0.041095, 0.048691, 0.077014, 0.124774, 0.182122, 0.424538, 0.849170", \
           "0.040909, 0.048752, 0.077135, 0.124753, 0.182198, 0.423304, 0.843304", \
           "0.041014, 0.048712, 0.077101, 0.125585, 0.182275, 0.422145, 0.826736", \
           "0.041287, 0.049503, 0.078149, 0.125482, 0.183777, 0.428420, 0.849615" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.041398, 0.048626, 0.077080, 0.124574, 0.182745, 0.421831, 0.849204", \
           "0.040948, 0.048707, 0.076953, 0.124674, 0.182469, 0.423391, 0.849802", \
           "0.040922, 0.048762, 0.076918, 0.124728, 0.182628, 0.423503, 0.837455", \
           "0.041095, 0.048691, 0.077014, 0.124774, 0.182122, 0.424538, 0.849170", \
           "0.040909, 0.048752, 0.077135, 0.124753, 0.182198, 0.423304, 0.843304", \
           "0.041014, 0.048712, 0.077101, 0.125585, 0.182275, 0.422145, 0.826736", \
           "0.041287, 0.049503, 0.078149, 0.125482, 0.183777, 0.428420, 0.849615" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.351859, 0.358415, 0.377118, 0.403169, 0.432982, 0.558188, 0.776891", \
           "0.354106, 0.360742, 0.379196, 0.405272, 0.435160, 0.560642, 0.779939", \
           "0.363395, 0.369577, 0.388617, 0.414569, 0.444624, 0.569648, 0.789322", \
           "0.381308, 0.387984, 0.406496, 0.432695, 0.462852, 0.587901, 0.806732", \
           "0.403854, 0.410337, 0.429124, 0.455314, 0.485301, 0.610198, 0.830699", \
           "0.429165, 0.435568, 0.454278, 0.480313, 0.510183, 0.636511, 0.856393", \
           "0.455971, 0.462483, 0.481116, 0.506951, 0.536169, 0.660613, 0.881411" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.299080, 0.304653, 0.320550, 0.342694, 0.368034, 0.474460, 0.660357", \
           "0.300991, 0.306631, 0.322317, 0.344482, 0.369886, 0.476545, 0.662948", \
           "0.308886, 0.314140, 0.330324, 0.352384, 0.377930, 0.484201, 0.670924", \
           "0.324112, 0.329787, 0.345521, 0.367791, 0.393424, 0.499716, 0.685723", \
           "0.343276, 0.348787, 0.364755, 0.387017, 0.412506, 0.518668, 0.706094", \
           "0.364790, 0.370233, 0.386137, 0.408266, 0.433655, 0.541035, 0.727934", \
           "0.387575, 0.393111, 0.408949, 0.430908, 0.455743, 0.561521, 0.749199" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.043094, 0.050599, 0.077353, 0.121361, 0.175554, 0.406760, 0.813921", \
           "0.042151, 0.049564, 0.076096, 0.120535, 0.175048, 0.407489, 0.816667", \
           "0.042351, 0.049508, 0.076189, 0.120800, 0.175117, 0.407611, 0.821817", \
           "0.042216, 0.049599, 0.076340, 0.121049, 0.174841, 0.407280, 0.807936", \
           "0.042187, 0.049516, 0.076060, 0.120687, 0.175077, 0.407157, 0.815517", \
           "0.042317, 0.049500, 0.076081, 0.120454, 0.175249, 0.408582, 0.804751", \
           "0.042384, 0.049845, 0.076571, 0.120716, 0.175139, 0.407489, 0.805982" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.043094, 0.050599, 0.077353, 0.121361, 0.175554, 0.406760, 0.813921", \
           "0.042151, 0.049564, 0.076096, 0.120535, 0.175048, 0.407489, 0.816667", \
           "0.042351, 0.049508, 0.076189, 0.120800, 0.175117, 0.407611, 0.821817", \
           "0.042216, 0.049599, 0.076340, 0.121049, 0.174841, 0.407280, 0.807936", \
           "0.042187, 0.049516, 0.076060, 0.120687, 0.175077, 0.407157, 0.815517", \
           "0.042317, 0.049500, 0.076081, 0.120454, 0.175249, 0.408582, 0.804751", \
           "0.042384, 0.049845, 0.076571, 0.120716, 0.175139, 0.407489, 0.805982" \
         );
        }
      }
      timing() {
        related_pin : "TENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & WENA & !TWENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && WENA == 1'b1 && TWENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.372671, 0.378625, 0.395650, 0.419997, 0.447629, 0.568499, 0.780336", \
           "0.374891, 0.380849, 0.397856, 0.421786, 0.449859, 0.570719, 0.782570", \
           "0.384289, 0.390089, 0.407113, 0.431054, 0.459088, 0.579723, 0.791522", \
           "0.402530, 0.408199, 0.425271, 0.449296, 0.477293, 0.597836, 0.807713", \
           "0.424937, 0.430727, 0.447597, 0.471371, 0.499259, 0.620682, 0.833309", \
           "0.450045, 0.455965, 0.472849, 0.496959, 0.524868, 0.644560, 0.854670", \
           "0.476490, 0.482274, 0.499235, 0.523339, 0.551432, 0.670362, 0.881202" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.316771, 0.321832, 0.336302, 0.356997, 0.380485, 0.483224, 0.663286", \
           "0.318658, 0.323722, 0.338178, 0.358518, 0.382380, 0.485111, 0.665184", \
           "0.326646, 0.331576, 0.346046, 0.366396, 0.390225, 0.492765, 0.672794", \
           "0.342150, 0.346969, 0.361480, 0.381902, 0.405699, 0.508161, 0.686556", \
           "0.361196, 0.366118, 0.380458, 0.400665, 0.424370, 0.527579, 0.708313", \
           "0.382538, 0.387570, 0.401922, 0.422415, 0.446138, 0.547876, 0.726469", \
           "0.405016, 0.409933, 0.424349, 0.444838, 0.468717, 0.569807, 0.749022" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.041135, 0.048837, 0.077513, 0.124811, 0.182911, 0.420048, 0.845634", \
           "0.041135, 0.048716, 0.077337, 0.124461, 0.182271, 0.422997, 0.859006", \
           "0.041068, 0.048809, 0.077177, 0.124580, 0.181930, 0.425932, 0.841204", \
           "0.041174, 0.048692, 0.077007, 0.124581, 0.181862, 0.421199, 0.859574", \
           "0.041091, 0.048725, 0.077173, 0.124947, 0.182494, 0.419884, 0.857660", \
           "0.041170, 0.048769, 0.076984, 0.125021, 0.182789, 0.424078, 0.850890", \
           "0.041401, 0.049065, 0.077325, 0.124697, 0.183790, 0.423825, 0.855862" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.041135, 0.048837, 0.077513, 0.124811, 0.182911, 0.420048, 0.845634", \
           "0.041135, 0.048716, 0.077337, 0.124461, 0.182271, 0.422997, 0.859006", \
           "0.041068, 0.048809, 0.077177, 0.124580, 0.181930, 0.425932, 0.841204", \
           "0.041174, 0.048692, 0.077007, 0.124581, 0.181862, 0.421199, 0.859574", \
           "0.041091, 0.048725, 0.077173, 0.124947, 0.182494, 0.419884, 0.857660", \
           "0.041170, 0.048769, 0.076984, 0.125021, 0.182789, 0.424078, 0.850890", \
           "0.041401, 0.049065, 0.077325, 0.124697, 0.183790, 0.423825, 0.855862" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.378408, 0.384964, 0.403667, 0.429718, 0.459530, 0.584737, 0.803440", \
           "0.380436, 0.387072, 0.405526, 0.431602, 0.461490, 0.586971, 0.806269", \
           "0.389406, 0.395588, 0.414629, 0.440581, 0.470635, 0.595660, 0.815333", \
           "0.407243, 0.413920, 0.432431, 0.458630, 0.488787, 0.613837, 0.832668", \
           "0.431287, 0.437770, 0.456557, 0.482747, 0.512734, 0.637631, 0.858132", \
           "0.459112, 0.465515, 0.484225, 0.510260, 0.540130, 0.666458, 0.886339", \
           "0.487616, 0.494129, 0.512762, 0.538596, 0.567814, 0.692259, 0.913056" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.321647, 0.327219, 0.343117, 0.365260, 0.390601, 0.497026, 0.682924", \
           "0.323371, 0.329011, 0.344697, 0.366862, 0.392267, 0.498926, 0.685329", \
           "0.330995, 0.336250, 0.352434, 0.374494, 0.400040, 0.506311, 0.693033", \
           "0.346157, 0.351832, 0.367566, 0.389836, 0.415469, 0.521761, 0.707768", \
           "0.366594, 0.372105, 0.388073, 0.410335, 0.435824, 0.541986, 0.729412", \
           "0.390245, 0.395688, 0.411592, 0.433721, 0.459110, 0.566490, 0.753389", \
           "0.414474, 0.420009, 0.435847, 0.457807, 0.482642, 0.588420, 0.776098" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.042108, 0.049618, 0.076212, 0.120269, 0.174650, 0.408664, 0.833803", \
           "0.042256, 0.049576, 0.076115, 0.121318, 0.175203, 0.407512, 0.808433", \
           "0.042259, 0.049578, 0.076143, 0.121008, 0.175111, 0.405373, 0.805841", \
           "0.042083, 0.049503, 0.076238, 0.120547, 0.174721, 0.408045, 0.805816", \
           "0.043549, 0.049573, 0.075990, 0.120819, 0.175056, 0.408984, 0.809507", \
           "0.042140, 0.049442, 0.076306, 0.121046, 0.175420, 0.406375, 0.792382", \
           "0.043687, 0.049576, 0.077960, 0.122192, 0.175796, 0.409456, 0.819867" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.042108, 0.049618, 0.076212, 0.120269, 0.174650, 0.408664, 0.833803", \
           "0.042256, 0.049576, 0.076115, 0.121318, 0.175203, 0.407512, 0.808433", \
           "0.042259, 0.049578, 0.076143, 0.121008, 0.175111, 0.405373, 0.805841", \
           "0.042083, 0.049503, 0.076238, 0.120547, 0.174721, 0.408045, 0.805816", \
           "0.043549, 0.049573, 0.075990, 0.120819, 0.175056, 0.408984, 0.809507", \
           "0.042140, 0.049442, 0.076306, 0.121046, 0.175420, 0.406375, 0.792382", \
           "0.043687, 0.049576, 0.077960, 0.122192, 0.175796, 0.409456, 0.819867" \
         );
        }
      }
    }
    bus(AYA) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.544800;
      timing() {
        related_pin : "AA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.139959, 0.145913, 0.162937, 0.187285, 0.214917, 0.335787, 0.547624", \
           "0.141701, 0.147659, 0.164666, 0.188595, 0.216668, 0.337529, 0.549379", \
           "0.149502, 0.155302, 0.172326, 0.196267, 0.224301, 0.344936, 0.556735", \
           "0.166280, 0.171949, 0.189020, 0.213046, 0.241042, 0.361586, 0.571463", \
           "0.188911, 0.194701, 0.211571, 0.235345, 0.263233, 0.384656, 0.597283", \
           "0.215496, 0.221416, 0.238301, 0.262410, 0.290319, 0.410011, 0.620121", \
           "0.243562, 0.249347, 0.266307, 0.290412, 0.318505, 0.437434, 0.648274" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.118965, 0.124026, 0.138497, 0.159192, 0.182680, 0.285419, 0.465481", \
           "0.120446, 0.125510, 0.139966, 0.160306, 0.184168, 0.286899, 0.466972", \
           "0.127077, 0.132007, 0.146477, 0.166827, 0.190656, 0.293196, 0.473225", \
           "0.141338, 0.146156, 0.160667, 0.181089, 0.204886, 0.307348, 0.485743", \
           "0.160574, 0.165496, 0.179836, 0.200043, 0.223748, 0.326957, 0.507690", \
           "0.183172, 0.188203, 0.202556, 0.223049, 0.246771, 0.348509, 0.527103", \
           "0.207028, 0.211945, 0.226361, 0.246850, 0.270729, 0.371819, 0.551033" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.031183, 0.037874, 0.062807, 0.105099, 0.157595, 0.374546, 0.767169", \
           "0.031329, 0.038067, 0.062849, 0.105273, 0.157626, 0.374681, 0.767204", \
           "0.031216, 0.037949, 0.062886, 0.105457, 0.157730, 0.380916, 0.768579", \
           "0.031264, 0.038155, 0.062605, 0.105211, 0.157880, 0.380834, 0.766246", \
           "0.031052, 0.037859, 0.062865, 0.105678, 0.158218, 0.381435, 0.764632", \
           "0.031259, 0.037794, 0.062996, 0.105317, 0.158103, 0.382790, 0.762553", \
           "0.031400, 0.038282, 0.063101, 0.105298, 0.157409, 0.379890, 0.766714" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.031183, 0.037874, 0.062807, 0.105099, 0.157595, 0.374546, 0.767169", \
           "0.031329, 0.038067, 0.062849, 0.105273, 0.157626, 0.374681, 0.767204", \
           "0.031216, 0.037949, 0.062886, 0.105457, 0.157730, 0.380916, 0.768579", \
           "0.031264, 0.038155, 0.062605, 0.105211, 0.157880, 0.380834, 0.766246", \
           "0.031052, 0.037859, 0.062865, 0.105678, 0.158218, 0.381435, 0.764632", \
           "0.031259, 0.037794, 0.062996, 0.105317, 0.158103, 0.382790, 0.762553", \
           "0.031400, 0.038282, 0.063101, 0.105298, 0.157409, 0.379890, 0.766714" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.144564, 0.151120, 0.169823, 0.195874, 0.225686, 0.350893, 0.569596", \
           "0.146059, 0.152695, 0.171149, 0.197225, 0.227113, 0.352594, 0.571892", \
           "0.153023, 0.159204, 0.178245, 0.204197, 0.234251, 0.359276, 0.578950", \
           "0.167110, 0.173786, 0.192298, 0.218497, 0.248654, 0.373703, 0.592534", \
           "0.188479, 0.194962, 0.213748, 0.239939, 0.269925, 0.394822, 0.615323", \
           "0.212711, 0.219114, 0.237824, 0.263859, 0.293728, 0.420057, 0.639938", \
           "0.237589, 0.244102, 0.262735, 0.288569, 0.317787, 0.442232, 0.663029" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.122879, 0.128452, 0.144349, 0.166493, 0.191833, 0.298259, 0.484156", \
           "0.124150, 0.129790, 0.145476, 0.167641, 0.193046, 0.299705, 0.486108", \
           "0.130069, 0.135324, 0.151508, 0.173567, 0.199114, 0.305384, 0.492107", \
           "0.142043, 0.147718, 0.163453, 0.185722, 0.211356, 0.317648, 0.503654", \
           "0.160207, 0.165718, 0.181686, 0.203948, 0.229437, 0.335599, 0.523025", \
           "0.180804, 0.186247, 0.202151, 0.224280, 0.249669, 0.357049, 0.543948", \
           "0.201951, 0.207486, 0.223324, 0.245284, 0.270119, 0.375897, 0.563575" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032965, 0.040070, 0.065134, 0.108111, 0.159458, 0.386110, 0.778244", \
           "0.033232, 0.040179, 0.065758, 0.108258, 0.159264, 0.384478, 0.778625", \
           "0.033161, 0.040881, 0.064897, 0.108062, 0.161028, 0.385408, 0.779010", \
           "0.033218, 0.040152, 0.065492, 0.107537, 0.161260, 0.385032, 0.779414", \
           "0.033462, 0.040376, 0.065353, 0.107377, 0.159376, 0.385421, 0.774353", \
           "0.033145, 0.040470, 0.065231, 0.107177, 0.159010, 0.383521, 0.771179", \
           "0.033139, 0.040281, 0.065147, 0.107521, 0.158831, 0.382072, 0.776076" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032965, 0.040070, 0.065134, 0.108111, 0.159458, 0.386110, 0.778244", \
           "0.033232, 0.040179, 0.065758, 0.108258, 0.159264, 0.384478, 0.778625", \
           "0.033161, 0.040881, 0.064897, 0.108062, 0.161028, 0.385408, 0.779010", \
           "0.033218, 0.040152, 0.065492, 0.107537, 0.161260, 0.385032, 0.779414", \
           "0.033462, 0.040376, 0.065353, 0.107377, 0.159376, 0.385421, 0.774353", \
           "0.033145, 0.040470, 0.065231, 0.107177, 0.159010, 0.383521, 0.771179", \
           "0.033139, 0.040281, 0.065147, 0.107521, 0.158831, 0.382072, 0.776076" \
         );
        }
      }
      timing() {
        related_pin : "TAA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.195227, 0.201181, 0.218206, 0.242553, 0.270185, 0.391055, 0.602892", \
           "0.196969, 0.202927, 0.219934, 0.243863, 0.271936, 0.392797, 0.604647", \
           "0.204770, 0.210570, 0.227594, 0.251535, 0.279569, 0.400204, 0.612003", \
           "0.221548, 0.227217, 0.244288, 0.268314, 0.296311, 0.416854, 0.626731", \
           "0.244179, 0.249969, 0.266839, 0.290613, 0.318501, 0.439924, 0.652551", \
           "0.270765, 0.276684, 0.293569, 0.317679, 0.345587, 0.465279, 0.675389", \
           "0.298830, 0.304615, 0.321575, 0.345680, 0.373773, 0.492703, 0.703543" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.165943, 0.171004, 0.185475, 0.206170, 0.229658, 0.332397, 0.512459", \
           "0.167424, 0.172488, 0.186944, 0.207284, 0.231146, 0.333877, 0.513950", \
           "0.174055, 0.178985, 0.193455, 0.213805, 0.237634, 0.340174, 0.520203", \
           "0.188316, 0.193134, 0.207645, 0.228067, 0.251864, 0.354326, 0.532721", \
           "0.207552, 0.212474, 0.226814, 0.247021, 0.270726, 0.373935, 0.554668", \
           "0.230150, 0.235181, 0.249534, 0.270027, 0.293749, 0.395487, 0.574081", \
           "0.254006, 0.258923, 0.273339, 0.293828, 0.317707, 0.418797, 0.598011" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.031240, 0.037823, 0.062605, 0.105451, 0.157669, 0.381942, 0.780764", \
           "0.031233, 0.037811, 0.062953, 0.105401, 0.159269, 0.382940, 0.780274", \
           "0.031080, 0.038045, 0.062923, 0.104942, 0.159352, 0.378030, 0.771256", \
           "0.031312, 0.037753, 0.062592, 0.105478, 0.157331, 0.380002, 0.771274", \
           "0.031061, 0.037890, 0.062710, 0.105494, 0.161171, 0.386496, 0.774670", \
           "0.031464, 0.038732, 0.063310, 0.105612, 0.161492, 0.387051, 0.766436", \
           "0.031640, 0.038062, 0.062764, 0.105034, 0.159883, 0.379263, 0.763451" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.031240, 0.037823, 0.062605, 0.105451, 0.157669, 0.381942, 0.780764", \
           "0.031233, 0.037811, 0.062953, 0.105401, 0.159269, 0.382940, 0.780274", \
           "0.031080, 0.038045, 0.062923, 0.104942, 0.159352, 0.378030, 0.771256", \
           "0.031312, 0.037753, 0.062592, 0.105478, 0.157331, 0.380002, 0.771274", \
           "0.031061, 0.037890, 0.062710, 0.105494, 0.161171, 0.386496, 0.774670", \
           "0.031464, 0.038732, 0.063310, 0.105612, 0.161492, 0.387051, 0.766436", \
           "0.031640, 0.038062, 0.062764, 0.105034, 0.159883, 0.379263, 0.763451" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.197057, 0.203613, 0.222316, 0.248367, 0.278180, 0.403386, 0.622089", \
           "0.198552, 0.205188, 0.223642, 0.249718, 0.279606, 0.405087, 0.624385", \
           "0.205516, 0.211698, 0.230738, 0.256690, 0.286745, 0.411769, 0.631443", \
           "0.219603, 0.226280, 0.244791, 0.270990, 0.301147, 0.426197, 0.645028", \
           "0.240972, 0.247455, 0.266242, 0.292432, 0.322419, 0.447316, 0.667817", \
           "0.265204, 0.271607, 0.290318, 0.316353, 0.346222, 0.472551, 0.692432", \
           "0.290083, 0.296595, 0.315228, 0.341062, 0.370281, 0.494725, 0.715523" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.167499, 0.173071, 0.188969, 0.211112, 0.236453, 0.342878, 0.528776", \
           "0.168769, 0.174410, 0.190096, 0.212260, 0.237665, 0.344324, 0.530727", \
           "0.174689, 0.179943, 0.196127, 0.218187, 0.243733, 0.350004, 0.536727", \
           "0.186663, 0.192338, 0.208072, 0.230342, 0.255975, 0.362267, 0.548274", \
           "0.204826, 0.210337, 0.226306, 0.248567, 0.274056, 0.380218, 0.567644", \
           "0.225424, 0.230866, 0.246770, 0.268900, 0.294289, 0.401668, 0.588567", \
           "0.246570, 0.252106, 0.267944, 0.289903, 0.314739, 0.420517, 0.608194" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033361, 0.043585, 0.069316, 0.108326, 0.158541, 0.390704, 0.787593", \
           "0.034039, 0.043274, 0.067006, 0.106589, 0.158394, 0.387196, 0.773202", \
           "0.034271, 0.040782, 0.069426, 0.108448, 0.156656, 0.388903, 0.772457", \
           "0.036054, 0.043785, 0.069511, 0.107579, 0.156006, 0.381527, 0.787353", \
           "0.035157, 0.041033, 0.067983, 0.105034, 0.155045, 0.384586, 0.781922", \
           "0.034963, 0.043210, 0.069383, 0.109511, 0.162946, 0.386773, 0.778000", \
           "0.033765, 0.040911, 0.064810, 0.106592, 0.160328, 0.384599, 0.771874" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033361, 0.043585, 0.069316, 0.108326, 0.158541, 0.390704, 0.787593", \
           "0.034039, 0.043274, 0.067006, 0.106589, 0.158394, 0.387196, 0.773202", \
           "0.034271, 0.040782, 0.069426, 0.108448, 0.156656, 0.388903, 0.772457", \
           "0.036054, 0.043785, 0.069511, 0.107579, 0.156006, 0.381527, 0.787353", \
           "0.035157, 0.041033, 0.067983, 0.105034, 0.155045, 0.384586, 0.781922", \
           "0.034963, 0.043210, 0.069383, 0.109511, 0.162946, 0.386773, 0.778000", \
           "0.033765, 0.040911, 0.064810, 0.106592, 0.160328, 0.384599, 0.771874" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.139269, 0.145223, 0.162248, 0.186595, 0.214227, 0.335097, 0.546934", \
           "0.141563, 0.147521, 0.164528, 0.188457, 0.216530, 0.337391, 0.549241", \
           "0.150859, 0.156659, 0.173682, 0.197623, 0.225658, 0.346293, 0.558092", \
           "0.168793, 0.174462, 0.191534, 0.215560, 0.243556, 0.364099, 0.573976", \
           "0.190190, 0.195981, 0.212851, 0.236624, 0.264513, 0.385935, 0.598562", \
           "0.213329, 0.219248, 0.236133, 0.260243, 0.288151, 0.407843, 0.617953", \
           "0.237457, 0.243241, 0.260202, 0.284306, 0.312399, 0.431329, 0.642169" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.118379, 0.123440, 0.137910, 0.158606, 0.182093, 0.284833, 0.464894", \
           "0.120329, 0.125393, 0.139849, 0.160189, 0.184051, 0.286782, 0.466855", \
           "0.128230, 0.133160, 0.147630, 0.167980, 0.191809, 0.294349, 0.474378", \
           "0.143474, 0.148293, 0.162804, 0.183226, 0.207023, 0.309484, 0.487880", \
           "0.161662, 0.166584, 0.180923, 0.201131, 0.224836, 0.328045, 0.508778", \
           "0.181329, 0.186361, 0.200713, 0.221206, 0.244929, 0.346667, 0.525260", \
           "0.201838, 0.206755, 0.221171, 0.241660, 0.265539, 0.366629, 0.545843" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.031723, 0.039019, 0.062882, 0.105494, 0.156631, 0.380590, 0.778360", \
           "0.032175, 0.039185, 0.065097, 0.105254, 0.156887, 0.383132, 0.777671", \
           "0.031908, 0.038775, 0.063495, 0.106602, 0.157227, 0.382119, 0.774802", \
           "0.031915, 0.038801, 0.063281, 0.104945, 0.157155, 0.377462, 0.772596", \
           "0.031770, 0.038620, 0.063337, 0.105476, 0.157049, 0.383089, 0.782956", \
           "0.032786, 0.040180, 0.063799, 0.106359, 0.162844, 0.379605, 0.774337", \
           "0.031736, 0.038834, 0.063381, 0.107921, 0.160387, 0.381482, 0.774548" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.031723, 0.039019, 0.062882, 0.105494, 0.156631, 0.380590, 0.778360", \
           "0.032175, 0.039185, 0.065097, 0.105254, 0.156887, 0.383132, 0.777671", \
           "0.031908, 0.038775, 0.063495, 0.106602, 0.157227, 0.382119, 0.774802", \
           "0.031915, 0.038801, 0.063281, 0.104945, 0.157155, 0.377462, 0.772596", \
           "0.031770, 0.038620, 0.063337, 0.105476, 0.157049, 0.383089, 0.782956", \
           "0.032786, 0.040180, 0.063799, 0.106359, 0.162844, 0.379605, 0.774337", \
           "0.031736, 0.038834, 0.063381, 0.107921, 0.160387, 0.381482, 0.774548" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.143205, 0.149761, 0.168464, 0.194515, 0.224327, 0.349534, 0.568237", \
           "0.145329, 0.151965, 0.170419, 0.196495, 0.226383, 0.351864, 0.571162", \
           "0.154565, 0.160747, 0.179787, 0.205740, 0.235794, 0.360819, 0.580492", \
           "0.172985, 0.179661, 0.198172, 0.224372, 0.254529, 0.379578, 0.598409", \
           "0.199587, 0.206070, 0.224857, 0.251047, 0.281034, 0.405930, 0.626432", \
           "0.231583, 0.237986, 0.256697, 0.282732, 0.312601, 0.438930, 0.658811", \
           "0.265521, 0.272034, 0.290667, 0.316501, 0.345719, 0.470164, 0.690961" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.121724, 0.127297, 0.143194, 0.165338, 0.190678, 0.297104, 0.483001", \
           "0.123530, 0.129170, 0.144856, 0.167021, 0.192426, 0.299085, 0.485488", \
           "0.131381, 0.136635, 0.152819, 0.174879, 0.200425, 0.306696, 0.493419", \
           "0.147037, 0.152712, 0.168446, 0.190716, 0.216349, 0.322641, 0.508648", \
           "0.169649, 0.175160, 0.191128, 0.213390, 0.238879, 0.345041, 0.532467", \
           "0.196846, 0.202288, 0.218192, 0.240322, 0.265711, 0.373090, 0.559989", \
           "0.225693, 0.231229, 0.247067, 0.269026, 0.293861, 0.399639, 0.587317" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032983, 0.040752, 0.064734, 0.107291, 0.161433, 0.382540, 0.777860", \
           "0.032827, 0.040044, 0.065248, 0.104953, 0.157844, 0.382214, 0.778497", \
           "0.032509, 0.039749, 0.065113, 0.107804, 0.158263, 0.382767, 0.788742", \
           "0.032837, 0.040486, 0.066004, 0.108156, 0.158070, 0.382497, 0.787299", \
           "0.033149, 0.040276, 0.064893, 0.105496, 0.157955, 0.383624, 0.769942", \
           "0.034079, 0.042188, 0.067641, 0.107336, 0.158445, 0.382511, 0.789104", \
           "0.033406, 0.040165, 0.064518, 0.105605, 0.158331, 0.387139, 0.786713" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032983, 0.040752, 0.064734, 0.107291, 0.161433, 0.382540, 0.777860", \
           "0.032827, 0.040044, 0.065248, 0.104953, 0.157844, 0.382214, 0.778497", \
           "0.032509, 0.039749, 0.065113, 0.107804, 0.158263, 0.382767, 0.788742", \
           "0.032837, 0.040486, 0.066004, 0.108156, 0.158070, 0.382497, 0.787299", \
           "0.033149, 0.040276, 0.064893, 0.105496, 0.157955, 0.383624, 0.769942", \
           "0.034079, 0.042188, 0.067641, 0.107336, 0.158445, 0.382511, 0.789104", \
           "0.033406, 0.040165, 0.064518, 0.105605, 0.158331, 0.387139, 0.786713" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "AA";
        when : "DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340", \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340", \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340", \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340", \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340", \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340", \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167", \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167", \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167", \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167", \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167", \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167", \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TAA";
        when : "DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340", \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340", \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340", \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340", \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340", \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340", \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167", \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167", \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167", \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167", \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167", \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167", \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENA";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340", \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340", \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340", \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340", \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340", \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340", \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167", \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167", \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167", \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167", \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167", \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167", \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.073627, 0.073632, 0.073649, 0.073675, 0.073706, 0.073838, 0.074068", \
           "0.073627, 0.073632, 0.073649, 0.073675, 0.073706, 0.073838, 0.074068", \
           "0.073627, 0.073632, 0.073649, 0.073675, 0.073706, 0.073838, 0.074068", \
           "0.073627, 0.073632, 0.073649, 0.073675, 0.073706, 0.073838, 0.074068", \
           "0.073627, 0.073632, 0.073649, 0.073675, 0.073706, 0.073838, 0.074068", \
           "0.073627, 0.073632, 0.073649, 0.073675, 0.073706, 0.073838, 0.074068", \
           "0.073627, 0.073632, 0.073649, 0.073675, 0.073706, 0.073838, 0.074068" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.037793, 0.037798, 0.037814, 0.037841, 0.037872, 0.038004, 0.038233", \
           "0.037793, 0.037798, 0.037814, 0.037841, 0.037872, 0.038004, 0.038233", \
           "0.037793, 0.037798, 0.037814, 0.037841, 0.037872, 0.038004, 0.038233", \
           "0.037793, 0.037798, 0.037814, 0.037841, 0.037872, 0.038004, 0.038233", \
           "0.037793, 0.037798, 0.037814, 0.037841, 0.037872, 0.038004, 0.038233", \
           "0.037793, 0.037798, 0.037814, 0.037841, 0.037872, 0.038004, 0.038233", \
           "0.037793, 0.037798, 0.037814, 0.037841, 0.037872, 0.038004, 0.038233" \
         );
        }
      }
      pin(AYA[7]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[7] & TAA[7]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[7] == 1'b0 && TAA[7] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.421879, 0.427832, 0.444857, 0.469204, 0.496836, 0.617706, 0.829544", \
             "0.424002, 0.429959, 0.446967, 0.470896, 0.498969, 0.619829, 0.831680", \
             "0.433288, 0.439088, 0.456112, 0.480053, 0.508087, 0.628722, 0.840521", \
             "0.451727, 0.457396, 0.474468, 0.498493, 0.526490, 0.647033, 0.856910", \
             "0.476747, 0.482537, 0.499408, 0.523181, 0.551069, 0.672492, 0.885119", \
             "0.506208, 0.512128, 0.529012, 0.553122, 0.581031, 0.700722, 0.910833", \
             "0.536812, 0.542597, 0.559557, 0.583661, 0.611755, 0.730684, 0.941524" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.358597, 0.363658, 0.378128, 0.398823, 0.422311, 0.525050, 0.705112", \
             "0.360401, 0.365466, 0.379922, 0.400262, 0.424124, 0.526855, 0.706928", \
             "0.368295, 0.373225, 0.387695, 0.408045, 0.431874, 0.534414, 0.714443", \
             "0.383968, 0.388787, 0.403297, 0.423719, 0.447516, 0.549978, 0.728373", \
             "0.405235, 0.410157, 0.424496, 0.444704, 0.468409, 0.571618, 0.752351", \
             "0.430277, 0.435308, 0.449661, 0.470154, 0.493876, 0.595614, 0.774208", \
             "0.456290, 0.461207, 0.475624, 0.496112, 0.519991, 0.621082, 0.800296" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.030996, 0.038012, 0.062593, 0.105491, 0.157290, 0.382866, 0.778199", \
             "0.031443, 0.037950, 0.062979, 0.105570, 0.156618, 0.381734, 0.780972", \
             "0.031099, 0.038100, 0.062833, 0.105261, 0.156687, 0.385188, 0.777172", \
             "0.031589, 0.037900, 0.063004, 0.105237, 0.157331, 0.386379, 0.776193", \
             "0.031237, 0.037985, 0.062819, 0.105134, 0.156989, 0.385851, 0.777401", \
             "0.031096, 0.037885, 0.062854, 0.105287, 0.158932, 0.381577, 0.781459", \
             "0.031185, 0.037973, 0.062599, 0.105626, 0.156677, 0.381591, 0.781671" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.030996, 0.038012, 0.062593, 0.105491, 0.157290, 0.382866, 0.778199", \
             "0.031443, 0.037950, 0.062979, 0.105570, 0.156618, 0.381734, 0.780972", \
             "0.031099, 0.038100, 0.062833, 0.105261, 0.156687, 0.385188, 0.777172", \
             "0.031589, 0.037900, 0.063004, 0.105237, 0.157331, 0.386379, 0.776193", \
             "0.031237, 0.037985, 0.062819, 0.105134, 0.156989, 0.385851, 0.777401", \
             "0.031096, 0.037885, 0.062854, 0.105287, 0.158932, 0.381577, 0.781459", \
             "0.031185, 0.037973, 0.062599, 0.105626, 0.156677, 0.381591, 0.781671" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384352, 0.390908, 0.409611, 0.435662, 0.465475, 0.590681, 0.809384", \
             "0.386612, 0.393248, 0.411702, 0.437778, 0.467666, 0.593147, 0.812445", \
             "0.396167, 0.402349, 0.421389, 0.447342, 0.477396, 0.602421, 0.822094", \
             "0.414175, 0.420851, 0.439362, 0.465562, 0.495719, 0.620768, 0.839599", \
             "0.436883, 0.443366, 0.462153, 0.488343, 0.518330, 0.643226, 0.863728", \
             "0.462114, 0.468517, 0.487227, 0.513262, 0.543131, 0.669460, 0.889341", \
             "0.488555, 0.495067, 0.513701, 0.539535, 0.568753, 0.693198, 0.913995" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.326700, 0.332272, 0.348169, 0.370313, 0.395653, 0.502079, 0.687977", \
             "0.328620, 0.334261, 0.349947, 0.372111, 0.397516, 0.504175, 0.690578", \
             "0.336742, 0.341997, 0.358181, 0.380241, 0.405787, 0.512057, 0.698780", \
             "0.352049, 0.357723, 0.373458, 0.395727, 0.421361, 0.527653, 0.713659", \
             "0.371350, 0.376861, 0.392830, 0.415091, 0.440580, 0.546742, 0.734168", \
             "0.392797, 0.398239, 0.414143, 0.436273, 0.461662, 0.569041, 0.755940", \
             "0.415272, 0.420807, 0.436645, 0.458605, 0.483440, 0.589218, 0.776896" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033067, 0.043654, 0.067295, 0.106310, 0.158301, 0.384867, 0.777481", \
             "0.033576, 0.042267, 0.066031, 0.105608, 0.156593, 0.385890, 0.775362", \
             "0.035536, 0.040845, 0.066998, 0.107210, 0.158262, 0.383223, 0.787170", \
             "0.033128, 0.043105, 0.065449, 0.106723, 0.156033, 0.379062, 0.786445", \
             "0.033542, 0.040686, 0.064994, 0.106958, 0.158220, 0.385345, 0.775841", \
             "0.033451, 0.042668, 0.066759, 0.106132, 0.155790, 0.384125, 0.775988", \
             "0.034405, 0.040541, 0.064814, 0.106566, 0.158623, 0.380844, 0.775472" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033067, 0.043654, 0.067295, 0.106310, 0.158301, 0.384867, 0.777481", \
             "0.033576, 0.042267, 0.066031, 0.105608, 0.156593, 0.385890, 0.775362", \
             "0.035536, 0.040845, 0.066998, 0.107210, 0.158262, 0.383223, 0.787170", \
             "0.033128, 0.043105, 0.065449, 0.106723, 0.156033, 0.379062, 0.786445", \
             "0.033542, 0.040686, 0.064994, 0.106958, 0.158220, 0.385345, 0.775841", \
             "0.033451, 0.042668, 0.066759, 0.106132, 0.155790, 0.384125, 0.775988", \
             "0.034405, 0.040541, 0.064814, 0.106566, 0.158623, 0.380844, 0.775472" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[7] & !TAA[7]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[7] == 1'b1 && TAA[7] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.323567, 0.329521, 0.346545, 0.370892, 0.398525, 0.519395, 0.731232", \
             "0.326013, 0.331971, 0.348978, 0.372908, 0.400981, 0.521841, 0.733692", \
             "0.335471, 0.341272, 0.358295, 0.382236, 0.410271, 0.530906, 0.742705", \
             "0.354077, 0.359746, 0.376818, 0.400843, 0.428840, 0.549383, 0.759260", \
             "0.376697, 0.382488, 0.399358, 0.423131, 0.451020, 0.572442, 0.785070", \
             "0.402028, 0.407948, 0.424832, 0.448942, 0.476851, 0.596542, 0.806653", \
             "0.427655, 0.433440, 0.450400, 0.474505, 0.502598, 0.621527, 0.832367" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275032, 0.280093, 0.294563, 0.315258, 0.338746, 0.441485, 0.621547", \
             "0.277111, 0.282175, 0.296632, 0.316972, 0.340834, 0.443565, 0.623638", \
             "0.285151, 0.290081, 0.304551, 0.324901, 0.348730, 0.451270, 0.631299", \
             "0.300965, 0.305784, 0.320295, 0.340717, 0.364514, 0.466976, 0.645371", \
             "0.320193, 0.325115, 0.339454, 0.359662, 0.383367, 0.486576, 0.667309", \
             "0.341724, 0.346755, 0.361107, 0.381601, 0.405323, 0.507061, 0.685655", \
             "0.363507, 0.368424, 0.382840, 0.403329, 0.427208, 0.528298, 0.707512" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.031102, 0.037584, 0.062532, 0.105470, 0.160394, 0.379080, 0.767367", \
             "0.031049, 0.038344, 0.062803, 0.105265, 0.159484, 0.383605, 0.764994", \
             "0.031146, 0.038104, 0.063030, 0.105217, 0.159399, 0.374539, 0.769426", \
             "0.031176, 0.038423, 0.062861, 0.104996, 0.157868, 0.383464, 0.773900", \
             "0.031453, 0.038218, 0.062519, 0.105401, 0.160040, 0.377038, 0.771723", \
             "0.031438, 0.038142, 0.062466, 0.104556, 0.159484, 0.379677, 0.758609", \
             "0.031458, 0.037858, 0.062784, 0.104942, 0.156849, 0.385949, 0.771644" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.031102, 0.037584, 0.062532, 0.105470, 0.160394, 0.379080, 0.767367", \
             "0.031049, 0.038344, 0.062803, 0.105265, 0.159484, 0.383605, 0.764994", \
             "0.031146, 0.038104, 0.063030, 0.105217, 0.159399, 0.374539, 0.769426", \
             "0.031176, 0.038423, 0.062861, 0.104996, 0.157868, 0.383464, 0.773900", \
             "0.031453, 0.038218, 0.062519, 0.105401, 0.160040, 0.377038, 0.771723", \
             "0.031438, 0.038142, 0.062466, 0.104556, 0.159484, 0.379677, 0.758609", \
             "0.031458, 0.037858, 0.062784, 0.104942, 0.156849, 0.385949, 0.771644" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.347883, 0.354439, 0.373142, 0.399193, 0.429005, 0.554212, 0.772915", \
             "0.349957, 0.356592, 0.375047, 0.401123, 0.431011, 0.556492, 0.775789", \
             "0.359006, 0.365188, 0.384228, 0.410180, 0.440235, 0.565259, 0.784933", \
             "0.377141, 0.383818, 0.402329, 0.428528, 0.458685, 0.583735, 0.802566", \
             "0.402259, 0.408742, 0.427528, 0.453719, 0.483706, 0.608602, 0.829104", \
             "0.431381, 0.437784, 0.456495, 0.482529, 0.512399, 0.638728, 0.858609", \
             "0.462505, 0.469017, 0.487650, 0.513485, 0.542703, 0.667147, 0.887945" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.295701, 0.301273, 0.317170, 0.339314, 0.364654, 0.471080, 0.656978", \
             "0.297463, 0.303104, 0.318790, 0.340954, 0.366359, 0.473018, 0.659421", \
             "0.305155, 0.310409, 0.326594, 0.348653, 0.374199, 0.480470, 0.667193", \
             "0.320570, 0.326245, 0.341980, 0.364249, 0.389883, 0.496175, 0.682181", \
             "0.341920, 0.347431, 0.363399, 0.385661, 0.411150, 0.517312, 0.704738", \
             "0.366674, 0.372116, 0.388020, 0.410150, 0.435539, 0.542918, 0.729817", \
             "0.393129, 0.398665, 0.414503, 0.436462, 0.461297, 0.567075, 0.754753" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033746, 0.040523, 0.065623, 0.108265, 0.157958, 0.394544, 0.792383", \
             "0.033274, 0.040580, 0.065578, 0.104806, 0.155173, 0.381912, 0.772135", \
             "0.033746, 0.040419, 0.065752, 0.104392, 0.155380, 0.380859, 0.775441", \
             "0.033928, 0.040625, 0.069481, 0.107623, 0.156863, 0.381619, 0.770401", \
             "0.033830, 0.040464, 0.064992, 0.104681, 0.157642, 0.381514, 0.773833", \
             "0.033414, 0.040551, 0.068914, 0.106845, 0.155517, 0.382436, 0.774448", \
             "0.033275, 0.040580, 0.068943, 0.108453, 0.158386, 0.381360, 0.789926" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033746, 0.040523, 0.065623, 0.108265, 0.157958, 0.394544, 0.792383", \
             "0.033274, 0.040580, 0.065578, 0.104806, 0.155173, 0.381912, 0.772135", \
             "0.033746, 0.040419, 0.065752, 0.104392, 0.155380, 0.380859, 0.775441", \
             "0.033928, 0.040625, 0.069481, 0.107623, 0.156863, 0.381619, 0.770401", \
             "0.033830, 0.040464, 0.064992, 0.104681, 0.157642, 0.381514, 0.773833", \
             "0.033414, 0.040551, 0.068914, 0.106845, 0.155517, 0.382436, 0.774448", \
             "0.033275, 0.040580, 0.068943, 0.108453, 0.158386, 0.381360, 0.789926" \
           );
          }
        }
      }
      pin(AYA[6]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[6] & TAA[6]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[6] == 1'b0 && TAA[6] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.421879, 0.427832, 0.444857, 0.469204, 0.496836, 0.617706, 0.829544", \
             "0.424002, 0.429959, 0.446967, 0.470896, 0.498969, 0.619829, 0.831680", \
             "0.433288, 0.439088, 0.456112, 0.480053, 0.508087, 0.628722, 0.840521", \
             "0.451727, 0.457396, 0.474468, 0.498493, 0.526490, 0.647033, 0.856910", \
             "0.476747, 0.482537, 0.499408, 0.523181, 0.551069, 0.672492, 0.885119", \
             "0.506208, 0.512128, 0.529012, 0.553122, 0.581031, 0.700722, 0.910833", \
             "0.536812, 0.542597, 0.559557, 0.583661, 0.611755, 0.730684, 0.941524" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.358597, 0.363658, 0.378128, 0.398823, 0.422311, 0.525050, 0.705112", \
             "0.360401, 0.365466, 0.379922, 0.400262, 0.424124, 0.526855, 0.706928", \
             "0.368295, 0.373225, 0.387695, 0.408045, 0.431874, 0.534414, 0.714443", \
             "0.383968, 0.388787, 0.403297, 0.423719, 0.447516, 0.549978, 0.728373", \
             "0.405235, 0.410157, 0.424496, 0.444704, 0.468409, 0.571618, 0.752351", \
             "0.430277, 0.435308, 0.449661, 0.470154, 0.493876, 0.595614, 0.774208", \
             "0.456290, 0.461207, 0.475624, 0.496112, 0.519991, 0.621082, 0.800296" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.030996, 0.038012, 0.062593, 0.105491, 0.157290, 0.382866, 0.778199", \
             "0.031443, 0.037950, 0.062979, 0.105570, 0.156618, 0.381734, 0.780972", \
             "0.031099, 0.038100, 0.062833, 0.105261, 0.156687, 0.385188, 0.777172", \
             "0.031589, 0.037900, 0.063004, 0.105237, 0.157331, 0.386379, 0.776193", \
             "0.031237, 0.037985, 0.062819, 0.105134, 0.156989, 0.385851, 0.777401", \
             "0.031096, 0.037885, 0.062854, 0.105287, 0.158932, 0.381577, 0.781459", \
             "0.031185, 0.037973, 0.062599, 0.105626, 0.156677, 0.381591, 0.781671" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.030996, 0.038012, 0.062593, 0.105491, 0.157290, 0.382866, 0.778199", \
             "0.031443, 0.037950, 0.062979, 0.105570, 0.156618, 0.381734, 0.780972", \
             "0.031099, 0.038100, 0.062833, 0.105261, 0.156687, 0.385188, 0.777172", \
             "0.031589, 0.037900, 0.063004, 0.105237, 0.157331, 0.386379, 0.776193", \
             "0.031237, 0.037985, 0.062819, 0.105134, 0.156989, 0.385851, 0.777401", \
             "0.031096, 0.037885, 0.062854, 0.105287, 0.158932, 0.381577, 0.781459", \
             "0.031185, 0.037973, 0.062599, 0.105626, 0.156677, 0.381591, 0.781671" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384352, 0.390908, 0.409611, 0.435662, 0.465475, 0.590681, 0.809384", \
             "0.386612, 0.393248, 0.411702, 0.437778, 0.467666, 0.593147, 0.812445", \
             "0.396167, 0.402349, 0.421389, 0.447342, 0.477396, 0.602421, 0.822094", \
             "0.414175, 0.420851, 0.439362, 0.465562, 0.495719, 0.620768, 0.839599", \
             "0.436883, 0.443366, 0.462153, 0.488343, 0.518330, 0.643226, 0.863728", \
             "0.462114, 0.468517, 0.487227, 0.513262, 0.543131, 0.669460, 0.889341", \
             "0.488555, 0.495067, 0.513701, 0.539535, 0.568753, 0.693198, 0.913995" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.326700, 0.332272, 0.348169, 0.370313, 0.395653, 0.502079, 0.687977", \
             "0.328620, 0.334261, 0.349947, 0.372111, 0.397516, 0.504175, 0.690578", \
             "0.336742, 0.341997, 0.358181, 0.380241, 0.405787, 0.512057, 0.698780", \
             "0.352049, 0.357723, 0.373458, 0.395727, 0.421361, 0.527653, 0.713659", \
             "0.371350, 0.376861, 0.392830, 0.415091, 0.440580, 0.546742, 0.734168", \
             "0.392797, 0.398239, 0.414143, 0.436273, 0.461662, 0.569041, 0.755940", \
             "0.415272, 0.420807, 0.436645, 0.458605, 0.483440, 0.589218, 0.776896" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033067, 0.043654, 0.067295, 0.106310, 0.158301, 0.384867, 0.777481", \
             "0.033576, 0.042267, 0.066031, 0.105608, 0.156593, 0.385890, 0.775362", \
             "0.035536, 0.040845, 0.066998, 0.107210, 0.158262, 0.383223, 0.787170", \
             "0.033128, 0.043105, 0.065449, 0.106723, 0.156033, 0.379062, 0.786445", \
             "0.033542, 0.040686, 0.064994, 0.106958, 0.158220, 0.385345, 0.775841", \
             "0.033451, 0.042668, 0.066759, 0.106132, 0.155790, 0.384125, 0.775988", \
             "0.034405, 0.040541, 0.064814, 0.106566, 0.158623, 0.380844, 0.775472" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033067, 0.043654, 0.067295, 0.106310, 0.158301, 0.384867, 0.777481", \
             "0.033576, 0.042267, 0.066031, 0.105608, 0.156593, 0.385890, 0.775362", \
             "0.035536, 0.040845, 0.066998, 0.107210, 0.158262, 0.383223, 0.787170", \
             "0.033128, 0.043105, 0.065449, 0.106723, 0.156033, 0.379062, 0.786445", \
             "0.033542, 0.040686, 0.064994, 0.106958, 0.158220, 0.385345, 0.775841", \
             "0.033451, 0.042668, 0.066759, 0.106132, 0.155790, 0.384125, 0.775988", \
             "0.034405, 0.040541, 0.064814, 0.106566, 0.158623, 0.380844, 0.775472" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[6] & !TAA[6]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[6] == 1'b1 && TAA[6] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.323567, 0.329521, 0.346545, 0.370892, 0.398525, 0.519395, 0.731232", \
             "0.326013, 0.331971, 0.348978, 0.372908, 0.400981, 0.521841, 0.733692", \
             "0.335471, 0.341272, 0.358295, 0.382236, 0.410271, 0.530906, 0.742705", \
             "0.354077, 0.359746, 0.376818, 0.400843, 0.428840, 0.549383, 0.759260", \
             "0.376697, 0.382488, 0.399358, 0.423131, 0.451020, 0.572442, 0.785070", \
             "0.402028, 0.407948, 0.424832, 0.448942, 0.476851, 0.596542, 0.806653", \
             "0.427655, 0.433440, 0.450400, 0.474505, 0.502598, 0.621527, 0.832367" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275032, 0.280093, 0.294563, 0.315258, 0.338746, 0.441485, 0.621547", \
             "0.277111, 0.282175, 0.296632, 0.316972, 0.340834, 0.443565, 0.623638", \
             "0.285151, 0.290081, 0.304551, 0.324901, 0.348730, 0.451270, 0.631299", \
             "0.300965, 0.305784, 0.320295, 0.340717, 0.364514, 0.466976, 0.645371", \
             "0.320193, 0.325115, 0.339454, 0.359662, 0.383367, 0.486576, 0.667309", \
             "0.341724, 0.346755, 0.361107, 0.381601, 0.405323, 0.507061, 0.685655", \
             "0.363507, 0.368424, 0.382840, 0.403329, 0.427208, 0.528298, 0.707512" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.031102, 0.037584, 0.062532, 0.105470, 0.160394, 0.379080, 0.767367", \
             "0.031049, 0.038344, 0.062803, 0.105265, 0.159484, 0.383605, 0.764994", \
             "0.031146, 0.038104, 0.063030, 0.105217, 0.159399, 0.374539, 0.769426", \
             "0.031176, 0.038423, 0.062861, 0.104996, 0.157868, 0.383464, 0.773900", \
             "0.031453, 0.038218, 0.062519, 0.105401, 0.160040, 0.377038, 0.771723", \
             "0.031438, 0.038142, 0.062466, 0.104556, 0.159484, 0.379677, 0.758609", \
             "0.031458, 0.037858, 0.062784, 0.104942, 0.156849, 0.385949, 0.771644" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.031102, 0.037584, 0.062532, 0.105470, 0.160394, 0.379080, 0.767367", \
             "0.031049, 0.038344, 0.062803, 0.105265, 0.159484, 0.383605, 0.764994", \
             "0.031146, 0.038104, 0.063030, 0.105217, 0.159399, 0.374539, 0.769426", \
             "0.031176, 0.038423, 0.062861, 0.104996, 0.157868, 0.383464, 0.773900", \
             "0.031453, 0.038218, 0.062519, 0.105401, 0.160040, 0.377038, 0.771723", \
             "0.031438, 0.038142, 0.062466, 0.104556, 0.159484, 0.379677, 0.758609", \
             "0.031458, 0.037858, 0.062784, 0.104942, 0.156849, 0.385949, 0.771644" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.347883, 0.354439, 0.373142, 0.399193, 0.429005, 0.554212, 0.772915", \
             "0.349957, 0.356592, 0.375047, 0.401123, 0.431011, 0.556492, 0.775789", \
             "0.359006, 0.365188, 0.384228, 0.410180, 0.440235, 0.565259, 0.784933", \
             "0.377141, 0.383818, 0.402329, 0.428528, 0.458685, 0.583735, 0.802566", \
             "0.402259, 0.408742, 0.427528, 0.453719, 0.483706, 0.608602, 0.829104", \
             "0.431381, 0.437784, 0.456495, 0.482529, 0.512399, 0.638728, 0.858609", \
             "0.462505, 0.469017, 0.487650, 0.513485, 0.542703, 0.667147, 0.887945" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.295701, 0.301273, 0.317170, 0.339314, 0.364654, 0.471080, 0.656978", \
             "0.297463, 0.303104, 0.318790, 0.340954, 0.366359, 0.473018, 0.659421", \
             "0.305155, 0.310409, 0.326594, 0.348653, 0.374199, 0.480470, 0.667193", \
             "0.320570, 0.326245, 0.341980, 0.364249, 0.389883, 0.496175, 0.682181", \
             "0.341920, 0.347431, 0.363399, 0.385661, 0.411150, 0.517312, 0.704738", \
             "0.366674, 0.372116, 0.388020, 0.410150, 0.435539, 0.542918, 0.729817", \
             "0.393129, 0.398665, 0.414503, 0.436462, 0.461297, 0.567075, 0.754753" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033746, 0.040523, 0.065623, 0.108265, 0.157958, 0.394544, 0.792383", \
             "0.033274, 0.040580, 0.065578, 0.104806, 0.155173, 0.381912, 0.772135", \
             "0.033746, 0.040419, 0.065752, 0.104392, 0.155380, 0.380859, 0.775441", \
             "0.033928, 0.040625, 0.069481, 0.107623, 0.156863, 0.381619, 0.770401", \
             "0.033830, 0.040464, 0.064992, 0.104681, 0.157642, 0.381514, 0.773833", \
             "0.033414, 0.040551, 0.068914, 0.106845, 0.155517, 0.382436, 0.774448", \
             "0.033275, 0.040580, 0.068943, 0.108453, 0.158386, 0.381360, 0.789926" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033746, 0.040523, 0.065623, 0.108265, 0.157958, 0.394544, 0.792383", \
             "0.033274, 0.040580, 0.065578, 0.104806, 0.155173, 0.381912, 0.772135", \
             "0.033746, 0.040419, 0.065752, 0.104392, 0.155380, 0.380859, 0.775441", \
             "0.033928, 0.040625, 0.069481, 0.107623, 0.156863, 0.381619, 0.770401", \
             "0.033830, 0.040464, 0.064992, 0.104681, 0.157642, 0.381514, 0.773833", \
             "0.033414, 0.040551, 0.068914, 0.106845, 0.155517, 0.382436, 0.774448", \
             "0.033275, 0.040580, 0.068943, 0.108453, 0.158386, 0.381360, 0.789926" \
           );
          }
        }
      }
      pin(AYA[5]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[5] & TAA[5]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[5] == 1'b0 && TAA[5] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.421879, 0.427832, 0.444857, 0.469204, 0.496836, 0.617706, 0.829544", \
             "0.424002, 0.429959, 0.446967, 0.470896, 0.498969, 0.619829, 0.831680", \
             "0.433288, 0.439088, 0.456112, 0.480053, 0.508087, 0.628722, 0.840521", \
             "0.451727, 0.457396, 0.474468, 0.498493, 0.526490, 0.647033, 0.856910", \
             "0.476747, 0.482537, 0.499408, 0.523181, 0.551069, 0.672492, 0.885119", \
             "0.506208, 0.512128, 0.529012, 0.553122, 0.581031, 0.700722, 0.910833", \
             "0.536812, 0.542597, 0.559557, 0.583661, 0.611755, 0.730684, 0.941524" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.358597, 0.363658, 0.378128, 0.398823, 0.422311, 0.525050, 0.705112", \
             "0.360401, 0.365466, 0.379922, 0.400262, 0.424124, 0.526855, 0.706928", \
             "0.368295, 0.373225, 0.387695, 0.408045, 0.431874, 0.534414, 0.714443", \
             "0.383968, 0.388787, 0.403297, 0.423719, 0.447516, 0.549978, 0.728373", \
             "0.405235, 0.410157, 0.424496, 0.444704, 0.468409, 0.571618, 0.752351", \
             "0.430277, 0.435308, 0.449661, 0.470154, 0.493876, 0.595614, 0.774208", \
             "0.456290, 0.461207, 0.475624, 0.496112, 0.519991, 0.621082, 0.800296" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.030996, 0.038012, 0.062593, 0.105491, 0.157290, 0.382866, 0.778199", \
             "0.031443, 0.037950, 0.062979, 0.105570, 0.156618, 0.381734, 0.780972", \
             "0.031099, 0.038100, 0.062833, 0.105261, 0.156687, 0.385188, 0.777172", \
             "0.031589, 0.037900, 0.063004, 0.105237, 0.157331, 0.386379, 0.776193", \
             "0.031237, 0.037985, 0.062819, 0.105134, 0.156989, 0.385851, 0.777401", \
             "0.031096, 0.037885, 0.062854, 0.105287, 0.158932, 0.381577, 0.781459", \
             "0.031185, 0.037973, 0.062599, 0.105626, 0.156677, 0.381591, 0.781671" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.030996, 0.038012, 0.062593, 0.105491, 0.157290, 0.382866, 0.778199", \
             "0.031443, 0.037950, 0.062979, 0.105570, 0.156618, 0.381734, 0.780972", \
             "0.031099, 0.038100, 0.062833, 0.105261, 0.156687, 0.385188, 0.777172", \
             "0.031589, 0.037900, 0.063004, 0.105237, 0.157331, 0.386379, 0.776193", \
             "0.031237, 0.037985, 0.062819, 0.105134, 0.156989, 0.385851, 0.777401", \
             "0.031096, 0.037885, 0.062854, 0.105287, 0.158932, 0.381577, 0.781459", \
             "0.031185, 0.037973, 0.062599, 0.105626, 0.156677, 0.381591, 0.781671" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384352, 0.390908, 0.409611, 0.435662, 0.465475, 0.590681, 0.809384", \
             "0.386612, 0.393248, 0.411702, 0.437778, 0.467666, 0.593147, 0.812445", \
             "0.396167, 0.402349, 0.421389, 0.447342, 0.477396, 0.602421, 0.822094", \
             "0.414175, 0.420851, 0.439362, 0.465562, 0.495719, 0.620768, 0.839599", \
             "0.436883, 0.443366, 0.462153, 0.488343, 0.518330, 0.643226, 0.863728", \
             "0.462114, 0.468517, 0.487227, 0.513262, 0.543131, 0.669460, 0.889341", \
             "0.488555, 0.495067, 0.513701, 0.539535, 0.568753, 0.693198, 0.913995" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.326700, 0.332272, 0.348169, 0.370313, 0.395653, 0.502079, 0.687977", \
             "0.328620, 0.334261, 0.349947, 0.372111, 0.397516, 0.504175, 0.690578", \
             "0.336742, 0.341997, 0.358181, 0.380241, 0.405787, 0.512057, 0.698780", \
             "0.352049, 0.357723, 0.373458, 0.395727, 0.421361, 0.527653, 0.713659", \
             "0.371350, 0.376861, 0.392830, 0.415091, 0.440580, 0.546742, 0.734168", \
             "0.392797, 0.398239, 0.414143, 0.436273, 0.461662, 0.569041, 0.755940", \
             "0.415272, 0.420807, 0.436645, 0.458605, 0.483440, 0.589218, 0.776896" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033067, 0.043654, 0.067295, 0.106310, 0.158301, 0.384867, 0.777481", \
             "0.033576, 0.042267, 0.066031, 0.105608, 0.156593, 0.385890, 0.775362", \
             "0.035536, 0.040845, 0.066998, 0.107210, 0.158262, 0.383223, 0.787170", \
             "0.033128, 0.043105, 0.065449, 0.106723, 0.156033, 0.379062, 0.786445", \
             "0.033542, 0.040686, 0.064994, 0.106958, 0.158220, 0.385345, 0.775841", \
             "0.033451, 0.042668, 0.066759, 0.106132, 0.155790, 0.384125, 0.775988", \
             "0.034405, 0.040541, 0.064814, 0.106566, 0.158623, 0.380844, 0.775472" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033067, 0.043654, 0.067295, 0.106310, 0.158301, 0.384867, 0.777481", \
             "0.033576, 0.042267, 0.066031, 0.105608, 0.156593, 0.385890, 0.775362", \
             "0.035536, 0.040845, 0.066998, 0.107210, 0.158262, 0.383223, 0.787170", \
             "0.033128, 0.043105, 0.065449, 0.106723, 0.156033, 0.379062, 0.786445", \
             "0.033542, 0.040686, 0.064994, 0.106958, 0.158220, 0.385345, 0.775841", \
             "0.033451, 0.042668, 0.066759, 0.106132, 0.155790, 0.384125, 0.775988", \
             "0.034405, 0.040541, 0.064814, 0.106566, 0.158623, 0.380844, 0.775472" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[5] & !TAA[5]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[5] == 1'b1 && TAA[5] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.323567, 0.329521, 0.346545, 0.370892, 0.398525, 0.519395, 0.731232", \
             "0.326013, 0.331971, 0.348978, 0.372908, 0.400981, 0.521841, 0.733692", \
             "0.335471, 0.341272, 0.358295, 0.382236, 0.410271, 0.530906, 0.742705", \
             "0.354077, 0.359746, 0.376818, 0.400843, 0.428840, 0.549383, 0.759260", \
             "0.376697, 0.382488, 0.399358, 0.423131, 0.451020, 0.572442, 0.785070", \
             "0.402028, 0.407948, 0.424832, 0.448942, 0.476851, 0.596542, 0.806653", \
             "0.427655, 0.433440, 0.450400, 0.474505, 0.502598, 0.621527, 0.832367" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275032, 0.280093, 0.294563, 0.315258, 0.338746, 0.441485, 0.621547", \
             "0.277111, 0.282175, 0.296632, 0.316972, 0.340834, 0.443565, 0.623638", \
             "0.285151, 0.290081, 0.304551, 0.324901, 0.348730, 0.451270, 0.631299", \
             "0.300965, 0.305784, 0.320295, 0.340717, 0.364514, 0.466976, 0.645371", \
             "0.320193, 0.325115, 0.339454, 0.359662, 0.383367, 0.486576, 0.667309", \
             "0.341724, 0.346755, 0.361107, 0.381601, 0.405323, 0.507061, 0.685655", \
             "0.363507, 0.368424, 0.382840, 0.403329, 0.427208, 0.528298, 0.707512" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.031102, 0.037584, 0.062532, 0.105470, 0.160394, 0.379080, 0.767367", \
             "0.031049, 0.038344, 0.062803, 0.105265, 0.159484, 0.383605, 0.764994", \
             "0.031146, 0.038104, 0.063030, 0.105217, 0.159399, 0.374539, 0.769426", \
             "0.031176, 0.038423, 0.062861, 0.104996, 0.157868, 0.383464, 0.773900", \
             "0.031453, 0.038218, 0.062519, 0.105401, 0.160040, 0.377038, 0.771723", \
             "0.031438, 0.038142, 0.062466, 0.104556, 0.159484, 0.379677, 0.758609", \
             "0.031458, 0.037858, 0.062784, 0.104942, 0.156849, 0.385949, 0.771644" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.031102, 0.037584, 0.062532, 0.105470, 0.160394, 0.379080, 0.767367", \
             "0.031049, 0.038344, 0.062803, 0.105265, 0.159484, 0.383605, 0.764994", \
             "0.031146, 0.038104, 0.063030, 0.105217, 0.159399, 0.374539, 0.769426", \
             "0.031176, 0.038423, 0.062861, 0.104996, 0.157868, 0.383464, 0.773900", \
             "0.031453, 0.038218, 0.062519, 0.105401, 0.160040, 0.377038, 0.771723", \
             "0.031438, 0.038142, 0.062466, 0.104556, 0.159484, 0.379677, 0.758609", \
             "0.031458, 0.037858, 0.062784, 0.104942, 0.156849, 0.385949, 0.771644" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.347883, 0.354439, 0.373142, 0.399193, 0.429005, 0.554212, 0.772915", \
             "0.349957, 0.356592, 0.375047, 0.401123, 0.431011, 0.556492, 0.775789", \
             "0.359006, 0.365188, 0.384228, 0.410180, 0.440235, 0.565259, 0.784933", \
             "0.377141, 0.383818, 0.402329, 0.428528, 0.458685, 0.583735, 0.802566", \
             "0.402259, 0.408742, 0.427528, 0.453719, 0.483706, 0.608602, 0.829104", \
             "0.431381, 0.437784, 0.456495, 0.482529, 0.512399, 0.638728, 0.858609", \
             "0.462505, 0.469017, 0.487650, 0.513485, 0.542703, 0.667147, 0.887945" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.295701, 0.301273, 0.317170, 0.339314, 0.364654, 0.471080, 0.656978", \
             "0.297463, 0.303104, 0.318790, 0.340954, 0.366359, 0.473018, 0.659421", \
             "0.305155, 0.310409, 0.326594, 0.348653, 0.374199, 0.480470, 0.667193", \
             "0.320570, 0.326245, 0.341980, 0.364249, 0.389883, 0.496175, 0.682181", \
             "0.341920, 0.347431, 0.363399, 0.385661, 0.411150, 0.517312, 0.704738", \
             "0.366674, 0.372116, 0.388020, 0.410150, 0.435539, 0.542918, 0.729817", \
             "0.393129, 0.398665, 0.414503, 0.436462, 0.461297, 0.567075, 0.754753" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033746, 0.040523, 0.065623, 0.108265, 0.157958, 0.394544, 0.792383", \
             "0.033274, 0.040580, 0.065578, 0.104806, 0.155173, 0.381912, 0.772135", \
             "0.033746, 0.040419, 0.065752, 0.104392, 0.155380, 0.380859, 0.775441", \
             "0.033928, 0.040625, 0.069481, 0.107623, 0.156863, 0.381619, 0.770401", \
             "0.033830, 0.040464, 0.064992, 0.104681, 0.157642, 0.381514, 0.773833", \
             "0.033414, 0.040551, 0.068914, 0.106845, 0.155517, 0.382436, 0.774448", \
             "0.033275, 0.040580, 0.068943, 0.108453, 0.158386, 0.381360, 0.789926" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033746, 0.040523, 0.065623, 0.108265, 0.157958, 0.394544, 0.792383", \
             "0.033274, 0.040580, 0.065578, 0.104806, 0.155173, 0.381912, 0.772135", \
             "0.033746, 0.040419, 0.065752, 0.104392, 0.155380, 0.380859, 0.775441", \
             "0.033928, 0.040625, 0.069481, 0.107623, 0.156863, 0.381619, 0.770401", \
             "0.033830, 0.040464, 0.064992, 0.104681, 0.157642, 0.381514, 0.773833", \
             "0.033414, 0.040551, 0.068914, 0.106845, 0.155517, 0.382436, 0.774448", \
             "0.033275, 0.040580, 0.068943, 0.108453, 0.158386, 0.381360, 0.789926" \
           );
          }
        }
      }
      pin(AYA[4]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[4] & TAA[4]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[4] == 1'b0 && TAA[4] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.421879, 0.427832, 0.444857, 0.469204, 0.496836, 0.617706, 0.829544", \
             "0.424002, 0.429959, 0.446967, 0.470896, 0.498969, 0.619829, 0.831680", \
             "0.433288, 0.439088, 0.456112, 0.480053, 0.508087, 0.628722, 0.840521", \
             "0.451727, 0.457396, 0.474468, 0.498493, 0.526490, 0.647033, 0.856910", \
             "0.476747, 0.482537, 0.499408, 0.523181, 0.551069, 0.672492, 0.885119", \
             "0.506208, 0.512128, 0.529012, 0.553122, 0.581031, 0.700722, 0.910833", \
             "0.536812, 0.542597, 0.559557, 0.583661, 0.611755, 0.730684, 0.941524" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.358597, 0.363658, 0.378128, 0.398823, 0.422311, 0.525050, 0.705112", \
             "0.360401, 0.365466, 0.379922, 0.400262, 0.424124, 0.526855, 0.706928", \
             "0.368295, 0.373225, 0.387695, 0.408045, 0.431874, 0.534414, 0.714443", \
             "0.383968, 0.388787, 0.403297, 0.423719, 0.447516, 0.549978, 0.728373", \
             "0.405235, 0.410157, 0.424496, 0.444704, 0.468409, 0.571618, 0.752351", \
             "0.430277, 0.435308, 0.449661, 0.470154, 0.493876, 0.595614, 0.774208", \
             "0.456290, 0.461207, 0.475624, 0.496112, 0.519991, 0.621082, 0.800296" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.030996, 0.038012, 0.062593, 0.105491, 0.157290, 0.382866, 0.778199", \
             "0.031443, 0.037950, 0.062979, 0.105570, 0.156618, 0.381734, 0.780972", \
             "0.031099, 0.038100, 0.062833, 0.105261, 0.156687, 0.385188, 0.777172", \
             "0.031589, 0.037900, 0.063004, 0.105237, 0.157331, 0.386379, 0.776193", \
             "0.031237, 0.037985, 0.062819, 0.105134, 0.156989, 0.385851, 0.777401", \
             "0.031096, 0.037885, 0.062854, 0.105287, 0.158932, 0.381577, 0.781459", \
             "0.031185, 0.037973, 0.062599, 0.105626, 0.156677, 0.381591, 0.781671" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.030996, 0.038012, 0.062593, 0.105491, 0.157290, 0.382866, 0.778199", \
             "0.031443, 0.037950, 0.062979, 0.105570, 0.156618, 0.381734, 0.780972", \
             "0.031099, 0.038100, 0.062833, 0.105261, 0.156687, 0.385188, 0.777172", \
             "0.031589, 0.037900, 0.063004, 0.105237, 0.157331, 0.386379, 0.776193", \
             "0.031237, 0.037985, 0.062819, 0.105134, 0.156989, 0.385851, 0.777401", \
             "0.031096, 0.037885, 0.062854, 0.105287, 0.158932, 0.381577, 0.781459", \
             "0.031185, 0.037973, 0.062599, 0.105626, 0.156677, 0.381591, 0.781671" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384352, 0.390908, 0.409611, 0.435662, 0.465475, 0.590681, 0.809384", \
             "0.386612, 0.393248, 0.411702, 0.437778, 0.467666, 0.593147, 0.812445", \
             "0.396167, 0.402349, 0.421389, 0.447342, 0.477396, 0.602421, 0.822094", \
             "0.414175, 0.420851, 0.439362, 0.465562, 0.495719, 0.620768, 0.839599", \
             "0.436883, 0.443366, 0.462153, 0.488343, 0.518330, 0.643226, 0.863728", \
             "0.462114, 0.468517, 0.487227, 0.513262, 0.543131, 0.669460, 0.889341", \
             "0.488555, 0.495067, 0.513701, 0.539535, 0.568753, 0.693198, 0.913995" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.326700, 0.332272, 0.348169, 0.370313, 0.395653, 0.502079, 0.687977", \
             "0.328620, 0.334261, 0.349947, 0.372111, 0.397516, 0.504175, 0.690578", \
             "0.336742, 0.341997, 0.358181, 0.380241, 0.405787, 0.512057, 0.698780", \
             "0.352049, 0.357723, 0.373458, 0.395727, 0.421361, 0.527653, 0.713659", \
             "0.371350, 0.376861, 0.392830, 0.415091, 0.440580, 0.546742, 0.734168", \
             "0.392797, 0.398239, 0.414143, 0.436273, 0.461662, 0.569041, 0.755940", \
             "0.415272, 0.420807, 0.436645, 0.458605, 0.483440, 0.589218, 0.776896" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033067, 0.043654, 0.067295, 0.106310, 0.158301, 0.384867, 0.777481", \
             "0.033576, 0.042267, 0.066031, 0.105608, 0.156593, 0.385890, 0.775362", \
             "0.035536, 0.040845, 0.066998, 0.107210, 0.158262, 0.383223, 0.787170", \
             "0.033128, 0.043105, 0.065449, 0.106723, 0.156033, 0.379062, 0.786445", \
             "0.033542, 0.040686, 0.064994, 0.106958, 0.158220, 0.385345, 0.775841", \
             "0.033451, 0.042668, 0.066759, 0.106132, 0.155790, 0.384125, 0.775988", \
             "0.034405, 0.040541, 0.064814, 0.106566, 0.158623, 0.380844, 0.775472" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033067, 0.043654, 0.067295, 0.106310, 0.158301, 0.384867, 0.777481", \
             "0.033576, 0.042267, 0.066031, 0.105608, 0.156593, 0.385890, 0.775362", \
             "0.035536, 0.040845, 0.066998, 0.107210, 0.158262, 0.383223, 0.787170", \
             "0.033128, 0.043105, 0.065449, 0.106723, 0.156033, 0.379062, 0.786445", \
             "0.033542, 0.040686, 0.064994, 0.106958, 0.158220, 0.385345, 0.775841", \
             "0.033451, 0.042668, 0.066759, 0.106132, 0.155790, 0.384125, 0.775988", \
             "0.034405, 0.040541, 0.064814, 0.106566, 0.158623, 0.380844, 0.775472" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[4] & !TAA[4]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[4] == 1'b1 && TAA[4] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.323567, 0.329521, 0.346545, 0.370892, 0.398525, 0.519395, 0.731232", \
             "0.326013, 0.331971, 0.348978, 0.372908, 0.400981, 0.521841, 0.733692", \
             "0.335471, 0.341272, 0.358295, 0.382236, 0.410271, 0.530906, 0.742705", \
             "0.354077, 0.359746, 0.376818, 0.400843, 0.428840, 0.549383, 0.759260", \
             "0.376697, 0.382488, 0.399358, 0.423131, 0.451020, 0.572442, 0.785070", \
             "0.402028, 0.407948, 0.424832, 0.448942, 0.476851, 0.596542, 0.806653", \
             "0.427655, 0.433440, 0.450400, 0.474505, 0.502598, 0.621527, 0.832367" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275032, 0.280093, 0.294563, 0.315258, 0.338746, 0.441485, 0.621547", \
             "0.277111, 0.282175, 0.296632, 0.316972, 0.340834, 0.443565, 0.623638", \
             "0.285151, 0.290081, 0.304551, 0.324901, 0.348730, 0.451270, 0.631299", \
             "0.300965, 0.305784, 0.320295, 0.340717, 0.364514, 0.466976, 0.645371", \
             "0.320193, 0.325115, 0.339454, 0.359662, 0.383367, 0.486576, 0.667309", \
             "0.341724, 0.346755, 0.361107, 0.381601, 0.405323, 0.507061, 0.685655", \
             "0.363507, 0.368424, 0.382840, 0.403329, 0.427208, 0.528298, 0.707512" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.031102, 0.037584, 0.062532, 0.105470, 0.160394, 0.379080, 0.767367", \
             "0.031049, 0.038344, 0.062803, 0.105265, 0.159484, 0.383605, 0.764994", \
             "0.031146, 0.038104, 0.063030, 0.105217, 0.159399, 0.374539, 0.769426", \
             "0.031176, 0.038423, 0.062861, 0.104996, 0.157868, 0.383464, 0.773900", \
             "0.031453, 0.038218, 0.062519, 0.105401, 0.160040, 0.377038, 0.771723", \
             "0.031438, 0.038142, 0.062466, 0.104556, 0.159484, 0.379677, 0.758609", \
             "0.031458, 0.037858, 0.062784, 0.104942, 0.156849, 0.385949, 0.771644" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.031102, 0.037584, 0.062532, 0.105470, 0.160394, 0.379080, 0.767367", \
             "0.031049, 0.038344, 0.062803, 0.105265, 0.159484, 0.383605, 0.764994", \
             "0.031146, 0.038104, 0.063030, 0.105217, 0.159399, 0.374539, 0.769426", \
             "0.031176, 0.038423, 0.062861, 0.104996, 0.157868, 0.383464, 0.773900", \
             "0.031453, 0.038218, 0.062519, 0.105401, 0.160040, 0.377038, 0.771723", \
             "0.031438, 0.038142, 0.062466, 0.104556, 0.159484, 0.379677, 0.758609", \
             "0.031458, 0.037858, 0.062784, 0.104942, 0.156849, 0.385949, 0.771644" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.347883, 0.354439, 0.373142, 0.399193, 0.429005, 0.554212, 0.772915", \
             "0.349957, 0.356592, 0.375047, 0.401123, 0.431011, 0.556492, 0.775789", \
             "0.359006, 0.365188, 0.384228, 0.410180, 0.440235, 0.565259, 0.784933", \
             "0.377141, 0.383818, 0.402329, 0.428528, 0.458685, 0.583735, 0.802566", \
             "0.402259, 0.408742, 0.427528, 0.453719, 0.483706, 0.608602, 0.829104", \
             "0.431381, 0.437784, 0.456495, 0.482529, 0.512399, 0.638728, 0.858609", \
             "0.462505, 0.469017, 0.487650, 0.513485, 0.542703, 0.667147, 0.887945" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.295701, 0.301273, 0.317170, 0.339314, 0.364654, 0.471080, 0.656978", \
             "0.297463, 0.303104, 0.318790, 0.340954, 0.366359, 0.473018, 0.659421", \
             "0.305155, 0.310409, 0.326594, 0.348653, 0.374199, 0.480470, 0.667193", \
             "0.320570, 0.326245, 0.341980, 0.364249, 0.389883, 0.496175, 0.682181", \
             "0.341920, 0.347431, 0.363399, 0.385661, 0.411150, 0.517312, 0.704738", \
             "0.366674, 0.372116, 0.388020, 0.410150, 0.435539, 0.542918, 0.729817", \
             "0.393129, 0.398665, 0.414503, 0.436462, 0.461297, 0.567075, 0.754753" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033746, 0.040523, 0.065623, 0.108265, 0.157958, 0.394544, 0.792383", \
             "0.033274, 0.040580, 0.065578, 0.104806, 0.155173, 0.381912, 0.772135", \
             "0.033746, 0.040419, 0.065752, 0.104392, 0.155380, 0.380859, 0.775441", \
             "0.033928, 0.040625, 0.069481, 0.107623, 0.156863, 0.381619, 0.770401", \
             "0.033830, 0.040464, 0.064992, 0.104681, 0.157642, 0.381514, 0.773833", \
             "0.033414, 0.040551, 0.068914, 0.106845, 0.155517, 0.382436, 0.774448", \
             "0.033275, 0.040580, 0.068943, 0.108453, 0.158386, 0.381360, 0.789926" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033746, 0.040523, 0.065623, 0.108265, 0.157958, 0.394544, 0.792383", \
             "0.033274, 0.040580, 0.065578, 0.104806, 0.155173, 0.381912, 0.772135", \
             "0.033746, 0.040419, 0.065752, 0.104392, 0.155380, 0.380859, 0.775441", \
             "0.033928, 0.040625, 0.069481, 0.107623, 0.156863, 0.381619, 0.770401", \
             "0.033830, 0.040464, 0.064992, 0.104681, 0.157642, 0.381514, 0.773833", \
             "0.033414, 0.040551, 0.068914, 0.106845, 0.155517, 0.382436, 0.774448", \
             "0.033275, 0.040580, 0.068943, 0.108453, 0.158386, 0.381360, 0.789926" \
           );
          }
        }
      }
      pin(AYA[3]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[3] & TAA[3]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[3] == 1'b0 && TAA[3] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.421879, 0.427832, 0.444857, 0.469204, 0.496836, 0.617706, 0.829544", \
             "0.424002, 0.429959, 0.446967, 0.470896, 0.498969, 0.619829, 0.831680", \
             "0.433288, 0.439088, 0.456112, 0.480053, 0.508087, 0.628722, 0.840521", \
             "0.451727, 0.457396, 0.474468, 0.498493, 0.526490, 0.647033, 0.856910", \
             "0.476747, 0.482537, 0.499408, 0.523181, 0.551069, 0.672492, 0.885119", \
             "0.506208, 0.512128, 0.529012, 0.553122, 0.581031, 0.700722, 0.910833", \
             "0.536812, 0.542597, 0.559557, 0.583661, 0.611755, 0.730684, 0.941524" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.358597, 0.363658, 0.378128, 0.398823, 0.422311, 0.525050, 0.705112", \
             "0.360401, 0.365466, 0.379922, 0.400262, 0.424124, 0.526855, 0.706928", \
             "0.368295, 0.373225, 0.387695, 0.408045, 0.431874, 0.534414, 0.714443", \
             "0.383968, 0.388787, 0.403297, 0.423719, 0.447516, 0.549978, 0.728373", \
             "0.405235, 0.410157, 0.424496, 0.444704, 0.468409, 0.571618, 0.752351", \
             "0.430277, 0.435308, 0.449661, 0.470154, 0.493876, 0.595614, 0.774208", \
             "0.456290, 0.461207, 0.475624, 0.496112, 0.519991, 0.621082, 0.800296" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.030996, 0.038012, 0.062593, 0.105491, 0.157290, 0.382866, 0.778199", \
             "0.031443, 0.037950, 0.062979, 0.105570, 0.156618, 0.381734, 0.780972", \
             "0.031099, 0.038100, 0.062833, 0.105261, 0.156687, 0.385188, 0.777172", \
             "0.031589, 0.037900, 0.063004, 0.105237, 0.157331, 0.386379, 0.776193", \
             "0.031237, 0.037985, 0.062819, 0.105134, 0.156989, 0.385851, 0.777401", \
             "0.031096, 0.037885, 0.062854, 0.105287, 0.158932, 0.381577, 0.781459", \
             "0.031185, 0.037973, 0.062599, 0.105626, 0.156677, 0.381591, 0.781671" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.030996, 0.038012, 0.062593, 0.105491, 0.157290, 0.382866, 0.778199", \
             "0.031443, 0.037950, 0.062979, 0.105570, 0.156618, 0.381734, 0.780972", \
             "0.031099, 0.038100, 0.062833, 0.105261, 0.156687, 0.385188, 0.777172", \
             "0.031589, 0.037900, 0.063004, 0.105237, 0.157331, 0.386379, 0.776193", \
             "0.031237, 0.037985, 0.062819, 0.105134, 0.156989, 0.385851, 0.777401", \
             "0.031096, 0.037885, 0.062854, 0.105287, 0.158932, 0.381577, 0.781459", \
             "0.031185, 0.037973, 0.062599, 0.105626, 0.156677, 0.381591, 0.781671" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384352, 0.390908, 0.409611, 0.435662, 0.465475, 0.590681, 0.809384", \
             "0.386612, 0.393248, 0.411702, 0.437778, 0.467666, 0.593147, 0.812445", \
             "0.396167, 0.402349, 0.421389, 0.447342, 0.477396, 0.602421, 0.822094", \
             "0.414175, 0.420851, 0.439362, 0.465562, 0.495719, 0.620768, 0.839599", \
             "0.436883, 0.443366, 0.462153, 0.488343, 0.518330, 0.643226, 0.863728", \
             "0.462114, 0.468517, 0.487227, 0.513262, 0.543131, 0.669460, 0.889341", \
             "0.488555, 0.495067, 0.513701, 0.539535, 0.568753, 0.693198, 0.913995" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.326700, 0.332272, 0.348169, 0.370313, 0.395653, 0.502079, 0.687977", \
             "0.328620, 0.334261, 0.349947, 0.372111, 0.397516, 0.504175, 0.690578", \
             "0.336742, 0.341997, 0.358181, 0.380241, 0.405787, 0.512057, 0.698780", \
             "0.352049, 0.357723, 0.373458, 0.395727, 0.421361, 0.527653, 0.713659", \
             "0.371350, 0.376861, 0.392830, 0.415091, 0.440580, 0.546742, 0.734168", \
             "0.392797, 0.398239, 0.414143, 0.436273, 0.461662, 0.569041, 0.755940", \
             "0.415272, 0.420807, 0.436645, 0.458605, 0.483440, 0.589218, 0.776896" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033067, 0.043654, 0.067295, 0.106310, 0.158301, 0.384867, 0.777481", \
             "0.033576, 0.042267, 0.066031, 0.105608, 0.156593, 0.385890, 0.775362", \
             "0.035536, 0.040845, 0.066998, 0.107210, 0.158262, 0.383223, 0.787170", \
             "0.033128, 0.043105, 0.065449, 0.106723, 0.156033, 0.379062, 0.786445", \
             "0.033542, 0.040686, 0.064994, 0.106958, 0.158220, 0.385345, 0.775841", \
             "0.033451, 0.042668, 0.066759, 0.106132, 0.155790, 0.384125, 0.775988", \
             "0.034405, 0.040541, 0.064814, 0.106566, 0.158623, 0.380844, 0.775472" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033067, 0.043654, 0.067295, 0.106310, 0.158301, 0.384867, 0.777481", \
             "0.033576, 0.042267, 0.066031, 0.105608, 0.156593, 0.385890, 0.775362", \
             "0.035536, 0.040845, 0.066998, 0.107210, 0.158262, 0.383223, 0.787170", \
             "0.033128, 0.043105, 0.065449, 0.106723, 0.156033, 0.379062, 0.786445", \
             "0.033542, 0.040686, 0.064994, 0.106958, 0.158220, 0.385345, 0.775841", \
             "0.033451, 0.042668, 0.066759, 0.106132, 0.155790, 0.384125, 0.775988", \
             "0.034405, 0.040541, 0.064814, 0.106566, 0.158623, 0.380844, 0.775472" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[3] & !TAA[3]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[3] == 1'b1 && TAA[3] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.323567, 0.329521, 0.346545, 0.370892, 0.398525, 0.519395, 0.731232", \
             "0.326013, 0.331971, 0.348978, 0.372908, 0.400981, 0.521841, 0.733692", \
             "0.335471, 0.341272, 0.358295, 0.382236, 0.410271, 0.530906, 0.742705", \
             "0.354077, 0.359746, 0.376818, 0.400843, 0.428840, 0.549383, 0.759260", \
             "0.376697, 0.382488, 0.399358, 0.423131, 0.451020, 0.572442, 0.785070", \
             "0.402028, 0.407948, 0.424832, 0.448942, 0.476851, 0.596542, 0.806653", \
             "0.427655, 0.433440, 0.450400, 0.474505, 0.502598, 0.621527, 0.832367" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275032, 0.280093, 0.294563, 0.315258, 0.338746, 0.441485, 0.621547", \
             "0.277111, 0.282175, 0.296632, 0.316972, 0.340834, 0.443565, 0.623638", \
             "0.285151, 0.290081, 0.304551, 0.324901, 0.348730, 0.451270, 0.631299", \
             "0.300965, 0.305784, 0.320295, 0.340717, 0.364514, 0.466976, 0.645371", \
             "0.320193, 0.325115, 0.339454, 0.359662, 0.383367, 0.486576, 0.667309", \
             "0.341724, 0.346755, 0.361107, 0.381601, 0.405323, 0.507061, 0.685655", \
             "0.363507, 0.368424, 0.382840, 0.403329, 0.427208, 0.528298, 0.707512" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.031102, 0.037584, 0.062532, 0.105470, 0.160394, 0.379080, 0.767367", \
             "0.031049, 0.038344, 0.062803, 0.105265, 0.159484, 0.383605, 0.764994", \
             "0.031146, 0.038104, 0.063030, 0.105217, 0.159399, 0.374539, 0.769426", \
             "0.031176, 0.038423, 0.062861, 0.104996, 0.157868, 0.383464, 0.773900", \
             "0.031453, 0.038218, 0.062519, 0.105401, 0.160040, 0.377038, 0.771723", \
             "0.031438, 0.038142, 0.062466, 0.104556, 0.159484, 0.379677, 0.758609", \
             "0.031458, 0.037858, 0.062784, 0.104942, 0.156849, 0.385949, 0.771644" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.031102, 0.037584, 0.062532, 0.105470, 0.160394, 0.379080, 0.767367", \
             "0.031049, 0.038344, 0.062803, 0.105265, 0.159484, 0.383605, 0.764994", \
             "0.031146, 0.038104, 0.063030, 0.105217, 0.159399, 0.374539, 0.769426", \
             "0.031176, 0.038423, 0.062861, 0.104996, 0.157868, 0.383464, 0.773900", \
             "0.031453, 0.038218, 0.062519, 0.105401, 0.160040, 0.377038, 0.771723", \
             "0.031438, 0.038142, 0.062466, 0.104556, 0.159484, 0.379677, 0.758609", \
             "0.031458, 0.037858, 0.062784, 0.104942, 0.156849, 0.385949, 0.771644" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.347883, 0.354439, 0.373142, 0.399193, 0.429005, 0.554212, 0.772915", \
             "0.349957, 0.356592, 0.375047, 0.401123, 0.431011, 0.556492, 0.775789", \
             "0.359006, 0.365188, 0.384228, 0.410180, 0.440235, 0.565259, 0.784933", \
             "0.377141, 0.383818, 0.402329, 0.428528, 0.458685, 0.583735, 0.802566", \
             "0.402259, 0.408742, 0.427528, 0.453719, 0.483706, 0.608602, 0.829104", \
             "0.431381, 0.437784, 0.456495, 0.482529, 0.512399, 0.638728, 0.858609", \
             "0.462505, 0.469017, 0.487650, 0.513485, 0.542703, 0.667147, 0.887945" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.295701, 0.301273, 0.317170, 0.339314, 0.364654, 0.471080, 0.656978", \
             "0.297463, 0.303104, 0.318790, 0.340954, 0.366359, 0.473018, 0.659421", \
             "0.305155, 0.310409, 0.326594, 0.348653, 0.374199, 0.480470, 0.667193", \
             "0.320570, 0.326245, 0.341980, 0.364249, 0.389883, 0.496175, 0.682181", \
             "0.341920, 0.347431, 0.363399, 0.385661, 0.411150, 0.517312, 0.704738", \
             "0.366674, 0.372116, 0.388020, 0.410150, 0.435539, 0.542918, 0.729817", \
             "0.393129, 0.398665, 0.414503, 0.436462, 0.461297, 0.567075, 0.754753" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033746, 0.040523, 0.065623, 0.108265, 0.157958, 0.394544, 0.792383", \
             "0.033274, 0.040580, 0.065578, 0.104806, 0.155173, 0.381912, 0.772135", \
             "0.033746, 0.040419, 0.065752, 0.104392, 0.155380, 0.380859, 0.775441", \
             "0.033928, 0.040625, 0.069481, 0.107623, 0.156863, 0.381619, 0.770401", \
             "0.033830, 0.040464, 0.064992, 0.104681, 0.157642, 0.381514, 0.773833", \
             "0.033414, 0.040551, 0.068914, 0.106845, 0.155517, 0.382436, 0.774448", \
             "0.033275, 0.040580, 0.068943, 0.108453, 0.158386, 0.381360, 0.789926" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033746, 0.040523, 0.065623, 0.108265, 0.157958, 0.394544, 0.792383", \
             "0.033274, 0.040580, 0.065578, 0.104806, 0.155173, 0.381912, 0.772135", \
             "0.033746, 0.040419, 0.065752, 0.104392, 0.155380, 0.380859, 0.775441", \
             "0.033928, 0.040625, 0.069481, 0.107623, 0.156863, 0.381619, 0.770401", \
             "0.033830, 0.040464, 0.064992, 0.104681, 0.157642, 0.381514, 0.773833", \
             "0.033414, 0.040551, 0.068914, 0.106845, 0.155517, 0.382436, 0.774448", \
             "0.033275, 0.040580, 0.068943, 0.108453, 0.158386, 0.381360, 0.789926" \
           );
          }
        }
      }
      pin(AYA[2]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[2] & TAA[2]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[2] == 1'b0 && TAA[2] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.421879, 0.427832, 0.444857, 0.469204, 0.496836, 0.617706, 0.829544", \
             "0.424002, 0.429959, 0.446967, 0.470896, 0.498969, 0.619829, 0.831680", \
             "0.433288, 0.439088, 0.456112, 0.480053, 0.508087, 0.628722, 0.840521", \
             "0.451727, 0.457396, 0.474468, 0.498493, 0.526490, 0.647033, 0.856910", \
             "0.476747, 0.482537, 0.499408, 0.523181, 0.551069, 0.672492, 0.885119", \
             "0.506208, 0.512128, 0.529012, 0.553122, 0.581031, 0.700722, 0.910833", \
             "0.536812, 0.542597, 0.559557, 0.583661, 0.611755, 0.730684, 0.941524" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.358597, 0.363658, 0.378128, 0.398823, 0.422311, 0.525050, 0.705112", \
             "0.360401, 0.365466, 0.379922, 0.400262, 0.424124, 0.526855, 0.706928", \
             "0.368295, 0.373225, 0.387695, 0.408045, 0.431874, 0.534414, 0.714443", \
             "0.383968, 0.388787, 0.403297, 0.423719, 0.447516, 0.549978, 0.728373", \
             "0.405235, 0.410157, 0.424496, 0.444704, 0.468409, 0.571618, 0.752351", \
             "0.430277, 0.435308, 0.449661, 0.470154, 0.493876, 0.595614, 0.774208", \
             "0.456290, 0.461207, 0.475624, 0.496112, 0.519991, 0.621082, 0.800296" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.030996, 0.038012, 0.062593, 0.105491, 0.157290, 0.382866, 0.778199", \
             "0.031443, 0.037950, 0.062979, 0.105570, 0.156618, 0.381734, 0.780972", \
             "0.031099, 0.038100, 0.062833, 0.105261, 0.156687, 0.385188, 0.777172", \
             "0.031589, 0.037900, 0.063004, 0.105237, 0.157331, 0.386379, 0.776193", \
             "0.031237, 0.037985, 0.062819, 0.105134, 0.156989, 0.385851, 0.777401", \
             "0.031096, 0.037885, 0.062854, 0.105287, 0.158932, 0.381577, 0.781459", \
             "0.031185, 0.037973, 0.062599, 0.105626, 0.156677, 0.381591, 0.781671" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.030996, 0.038012, 0.062593, 0.105491, 0.157290, 0.382866, 0.778199", \
             "0.031443, 0.037950, 0.062979, 0.105570, 0.156618, 0.381734, 0.780972", \
             "0.031099, 0.038100, 0.062833, 0.105261, 0.156687, 0.385188, 0.777172", \
             "0.031589, 0.037900, 0.063004, 0.105237, 0.157331, 0.386379, 0.776193", \
             "0.031237, 0.037985, 0.062819, 0.105134, 0.156989, 0.385851, 0.777401", \
             "0.031096, 0.037885, 0.062854, 0.105287, 0.158932, 0.381577, 0.781459", \
             "0.031185, 0.037973, 0.062599, 0.105626, 0.156677, 0.381591, 0.781671" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384352, 0.390908, 0.409611, 0.435662, 0.465475, 0.590681, 0.809384", \
             "0.386612, 0.393248, 0.411702, 0.437778, 0.467666, 0.593147, 0.812445", \
             "0.396167, 0.402349, 0.421389, 0.447342, 0.477396, 0.602421, 0.822094", \
             "0.414175, 0.420851, 0.439362, 0.465562, 0.495719, 0.620768, 0.839599", \
             "0.436883, 0.443366, 0.462153, 0.488343, 0.518330, 0.643226, 0.863728", \
             "0.462114, 0.468517, 0.487227, 0.513262, 0.543131, 0.669460, 0.889341", \
             "0.488555, 0.495067, 0.513701, 0.539535, 0.568753, 0.693198, 0.913995" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.326700, 0.332272, 0.348169, 0.370313, 0.395653, 0.502079, 0.687977", \
             "0.328620, 0.334261, 0.349947, 0.372111, 0.397516, 0.504175, 0.690578", \
             "0.336742, 0.341997, 0.358181, 0.380241, 0.405787, 0.512057, 0.698780", \
             "0.352049, 0.357723, 0.373458, 0.395727, 0.421361, 0.527653, 0.713659", \
             "0.371350, 0.376861, 0.392830, 0.415091, 0.440580, 0.546742, 0.734168", \
             "0.392797, 0.398239, 0.414143, 0.436273, 0.461662, 0.569041, 0.755940", \
             "0.415272, 0.420807, 0.436645, 0.458605, 0.483440, 0.589218, 0.776896" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033067, 0.043654, 0.067295, 0.106310, 0.158301, 0.384867, 0.777481", \
             "0.033576, 0.042267, 0.066031, 0.105608, 0.156593, 0.385890, 0.775362", \
             "0.035536, 0.040845, 0.066998, 0.107210, 0.158262, 0.383223, 0.787170", \
             "0.033128, 0.043105, 0.065449, 0.106723, 0.156033, 0.379062, 0.786445", \
             "0.033542, 0.040686, 0.064994, 0.106958, 0.158220, 0.385345, 0.775841", \
             "0.033451, 0.042668, 0.066759, 0.106132, 0.155790, 0.384125, 0.775988", \
             "0.034405, 0.040541, 0.064814, 0.106566, 0.158623, 0.380844, 0.775472" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033067, 0.043654, 0.067295, 0.106310, 0.158301, 0.384867, 0.777481", \
             "0.033576, 0.042267, 0.066031, 0.105608, 0.156593, 0.385890, 0.775362", \
             "0.035536, 0.040845, 0.066998, 0.107210, 0.158262, 0.383223, 0.787170", \
             "0.033128, 0.043105, 0.065449, 0.106723, 0.156033, 0.379062, 0.786445", \
             "0.033542, 0.040686, 0.064994, 0.106958, 0.158220, 0.385345, 0.775841", \
             "0.033451, 0.042668, 0.066759, 0.106132, 0.155790, 0.384125, 0.775988", \
             "0.034405, 0.040541, 0.064814, 0.106566, 0.158623, 0.380844, 0.775472" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[2] & !TAA[2]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[2] == 1'b1 && TAA[2] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.323567, 0.329521, 0.346545, 0.370892, 0.398525, 0.519395, 0.731232", \
             "0.326013, 0.331971, 0.348978, 0.372908, 0.400981, 0.521841, 0.733692", \
             "0.335471, 0.341272, 0.358295, 0.382236, 0.410271, 0.530906, 0.742705", \
             "0.354077, 0.359746, 0.376818, 0.400843, 0.428840, 0.549383, 0.759260", \
             "0.376697, 0.382488, 0.399358, 0.423131, 0.451020, 0.572442, 0.785070", \
             "0.402028, 0.407948, 0.424832, 0.448942, 0.476851, 0.596542, 0.806653", \
             "0.427655, 0.433440, 0.450400, 0.474505, 0.502598, 0.621527, 0.832367" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275032, 0.280093, 0.294563, 0.315258, 0.338746, 0.441485, 0.621547", \
             "0.277111, 0.282175, 0.296632, 0.316972, 0.340834, 0.443565, 0.623638", \
             "0.285151, 0.290081, 0.304551, 0.324901, 0.348730, 0.451270, 0.631299", \
             "0.300965, 0.305784, 0.320295, 0.340717, 0.364514, 0.466976, 0.645371", \
             "0.320193, 0.325115, 0.339454, 0.359662, 0.383367, 0.486576, 0.667309", \
             "0.341724, 0.346755, 0.361107, 0.381601, 0.405323, 0.507061, 0.685655", \
             "0.363507, 0.368424, 0.382840, 0.403329, 0.427208, 0.528298, 0.707512" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.031102, 0.037584, 0.062532, 0.105470, 0.160394, 0.379080, 0.767367", \
             "0.031049, 0.038344, 0.062803, 0.105265, 0.159484, 0.383605, 0.764994", \
             "0.031146, 0.038104, 0.063030, 0.105217, 0.159399, 0.374539, 0.769426", \
             "0.031176, 0.038423, 0.062861, 0.104996, 0.157868, 0.383464, 0.773900", \
             "0.031453, 0.038218, 0.062519, 0.105401, 0.160040, 0.377038, 0.771723", \
             "0.031438, 0.038142, 0.062466, 0.104556, 0.159484, 0.379677, 0.758609", \
             "0.031458, 0.037858, 0.062784, 0.104942, 0.156849, 0.385949, 0.771644" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.031102, 0.037584, 0.062532, 0.105470, 0.160394, 0.379080, 0.767367", \
             "0.031049, 0.038344, 0.062803, 0.105265, 0.159484, 0.383605, 0.764994", \
             "0.031146, 0.038104, 0.063030, 0.105217, 0.159399, 0.374539, 0.769426", \
             "0.031176, 0.038423, 0.062861, 0.104996, 0.157868, 0.383464, 0.773900", \
             "0.031453, 0.038218, 0.062519, 0.105401, 0.160040, 0.377038, 0.771723", \
             "0.031438, 0.038142, 0.062466, 0.104556, 0.159484, 0.379677, 0.758609", \
             "0.031458, 0.037858, 0.062784, 0.104942, 0.156849, 0.385949, 0.771644" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.347883, 0.354439, 0.373142, 0.399193, 0.429005, 0.554212, 0.772915", \
             "0.349957, 0.356592, 0.375047, 0.401123, 0.431011, 0.556492, 0.775789", \
             "0.359006, 0.365188, 0.384228, 0.410180, 0.440235, 0.565259, 0.784933", \
             "0.377141, 0.383818, 0.402329, 0.428528, 0.458685, 0.583735, 0.802566", \
             "0.402259, 0.408742, 0.427528, 0.453719, 0.483706, 0.608602, 0.829104", \
             "0.431381, 0.437784, 0.456495, 0.482529, 0.512399, 0.638728, 0.858609", \
             "0.462505, 0.469017, 0.487650, 0.513485, 0.542703, 0.667147, 0.887945" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.295701, 0.301273, 0.317170, 0.339314, 0.364654, 0.471080, 0.656978", \
             "0.297463, 0.303104, 0.318790, 0.340954, 0.366359, 0.473018, 0.659421", \
             "0.305155, 0.310409, 0.326594, 0.348653, 0.374199, 0.480470, 0.667193", \
             "0.320570, 0.326245, 0.341980, 0.364249, 0.389883, 0.496175, 0.682181", \
             "0.341920, 0.347431, 0.363399, 0.385661, 0.411150, 0.517312, 0.704738", \
             "0.366674, 0.372116, 0.388020, 0.410150, 0.435539, 0.542918, 0.729817", \
             "0.393129, 0.398665, 0.414503, 0.436462, 0.461297, 0.567075, 0.754753" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033746, 0.040523, 0.065623, 0.108265, 0.157958, 0.394544, 0.792383", \
             "0.033274, 0.040580, 0.065578, 0.104806, 0.155173, 0.381912, 0.772135", \
             "0.033746, 0.040419, 0.065752, 0.104392, 0.155380, 0.380859, 0.775441", \
             "0.033928, 0.040625, 0.069481, 0.107623, 0.156863, 0.381619, 0.770401", \
             "0.033830, 0.040464, 0.064992, 0.104681, 0.157642, 0.381514, 0.773833", \
             "0.033414, 0.040551, 0.068914, 0.106845, 0.155517, 0.382436, 0.774448", \
             "0.033275, 0.040580, 0.068943, 0.108453, 0.158386, 0.381360, 0.789926" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033746, 0.040523, 0.065623, 0.108265, 0.157958, 0.394544, 0.792383", \
             "0.033274, 0.040580, 0.065578, 0.104806, 0.155173, 0.381912, 0.772135", \
             "0.033746, 0.040419, 0.065752, 0.104392, 0.155380, 0.380859, 0.775441", \
             "0.033928, 0.040625, 0.069481, 0.107623, 0.156863, 0.381619, 0.770401", \
             "0.033830, 0.040464, 0.064992, 0.104681, 0.157642, 0.381514, 0.773833", \
             "0.033414, 0.040551, 0.068914, 0.106845, 0.155517, 0.382436, 0.774448", \
             "0.033275, 0.040580, 0.068943, 0.108453, 0.158386, 0.381360, 0.789926" \
           );
          }
        }
      }
      pin(AYA[1]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[1] & TAA[1]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[1] == 1'b0 && TAA[1] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.421879, 0.427832, 0.444857, 0.469204, 0.496836, 0.617706, 0.829544", \
             "0.424002, 0.429959, 0.446967, 0.470896, 0.498969, 0.619829, 0.831680", \
             "0.433288, 0.439088, 0.456112, 0.480053, 0.508087, 0.628722, 0.840521", \
             "0.451727, 0.457396, 0.474468, 0.498493, 0.526490, 0.647033, 0.856910", \
             "0.476747, 0.482537, 0.499408, 0.523181, 0.551069, 0.672492, 0.885119", \
             "0.506208, 0.512128, 0.529012, 0.553122, 0.581031, 0.700722, 0.910833", \
             "0.536812, 0.542597, 0.559557, 0.583661, 0.611755, 0.730684, 0.941524" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.358597, 0.363658, 0.378128, 0.398823, 0.422311, 0.525050, 0.705112", \
             "0.360401, 0.365466, 0.379922, 0.400262, 0.424124, 0.526855, 0.706928", \
             "0.368295, 0.373225, 0.387695, 0.408045, 0.431874, 0.534414, 0.714443", \
             "0.383968, 0.388787, 0.403297, 0.423719, 0.447516, 0.549978, 0.728373", \
             "0.405235, 0.410157, 0.424496, 0.444704, 0.468409, 0.571618, 0.752351", \
             "0.430277, 0.435308, 0.449661, 0.470154, 0.493876, 0.595614, 0.774208", \
             "0.456290, 0.461207, 0.475624, 0.496112, 0.519991, 0.621082, 0.800296" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.030996, 0.038012, 0.062593, 0.105491, 0.157290, 0.382866, 0.778199", \
             "0.031443, 0.037950, 0.062979, 0.105570, 0.156618, 0.381734, 0.780972", \
             "0.031099, 0.038100, 0.062833, 0.105261, 0.156687, 0.385188, 0.777172", \
             "0.031589, 0.037900, 0.063004, 0.105237, 0.157331, 0.386379, 0.776193", \
             "0.031237, 0.037985, 0.062819, 0.105134, 0.156989, 0.385851, 0.777401", \
             "0.031096, 0.037885, 0.062854, 0.105287, 0.158932, 0.381577, 0.781459", \
             "0.031185, 0.037973, 0.062599, 0.105626, 0.156677, 0.381591, 0.781671" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.030996, 0.038012, 0.062593, 0.105491, 0.157290, 0.382866, 0.778199", \
             "0.031443, 0.037950, 0.062979, 0.105570, 0.156618, 0.381734, 0.780972", \
             "0.031099, 0.038100, 0.062833, 0.105261, 0.156687, 0.385188, 0.777172", \
             "0.031589, 0.037900, 0.063004, 0.105237, 0.157331, 0.386379, 0.776193", \
             "0.031237, 0.037985, 0.062819, 0.105134, 0.156989, 0.385851, 0.777401", \
             "0.031096, 0.037885, 0.062854, 0.105287, 0.158932, 0.381577, 0.781459", \
             "0.031185, 0.037973, 0.062599, 0.105626, 0.156677, 0.381591, 0.781671" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384352, 0.390908, 0.409611, 0.435662, 0.465475, 0.590681, 0.809384", \
             "0.386612, 0.393248, 0.411702, 0.437778, 0.467666, 0.593147, 0.812445", \
             "0.396167, 0.402349, 0.421389, 0.447342, 0.477396, 0.602421, 0.822094", \
             "0.414175, 0.420851, 0.439362, 0.465562, 0.495719, 0.620768, 0.839599", \
             "0.436883, 0.443366, 0.462153, 0.488343, 0.518330, 0.643226, 0.863728", \
             "0.462114, 0.468517, 0.487227, 0.513262, 0.543131, 0.669460, 0.889341", \
             "0.488555, 0.495067, 0.513701, 0.539535, 0.568753, 0.693198, 0.913995" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.326700, 0.332272, 0.348169, 0.370313, 0.395653, 0.502079, 0.687977", \
             "0.328620, 0.334261, 0.349947, 0.372111, 0.397516, 0.504175, 0.690578", \
             "0.336742, 0.341997, 0.358181, 0.380241, 0.405787, 0.512057, 0.698780", \
             "0.352049, 0.357723, 0.373458, 0.395727, 0.421361, 0.527653, 0.713659", \
             "0.371350, 0.376861, 0.392830, 0.415091, 0.440580, 0.546742, 0.734168", \
             "0.392797, 0.398239, 0.414143, 0.436273, 0.461662, 0.569041, 0.755940", \
             "0.415272, 0.420807, 0.436645, 0.458605, 0.483440, 0.589218, 0.776896" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033067, 0.043654, 0.067295, 0.106310, 0.158301, 0.384867, 0.777481", \
             "0.033576, 0.042267, 0.066031, 0.105608, 0.156593, 0.385890, 0.775362", \
             "0.035536, 0.040845, 0.066998, 0.107210, 0.158262, 0.383223, 0.787170", \
             "0.033128, 0.043105, 0.065449, 0.106723, 0.156033, 0.379062, 0.786445", \
             "0.033542, 0.040686, 0.064994, 0.106958, 0.158220, 0.385345, 0.775841", \
             "0.033451, 0.042668, 0.066759, 0.106132, 0.155790, 0.384125, 0.775988", \
             "0.034405, 0.040541, 0.064814, 0.106566, 0.158623, 0.380844, 0.775472" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033067, 0.043654, 0.067295, 0.106310, 0.158301, 0.384867, 0.777481", \
             "0.033576, 0.042267, 0.066031, 0.105608, 0.156593, 0.385890, 0.775362", \
             "0.035536, 0.040845, 0.066998, 0.107210, 0.158262, 0.383223, 0.787170", \
             "0.033128, 0.043105, 0.065449, 0.106723, 0.156033, 0.379062, 0.786445", \
             "0.033542, 0.040686, 0.064994, 0.106958, 0.158220, 0.385345, 0.775841", \
             "0.033451, 0.042668, 0.066759, 0.106132, 0.155790, 0.384125, 0.775988", \
             "0.034405, 0.040541, 0.064814, 0.106566, 0.158623, 0.380844, 0.775472" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[1] & !TAA[1]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[1] == 1'b1 && TAA[1] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.323567, 0.329521, 0.346545, 0.370892, 0.398525, 0.519395, 0.731232", \
             "0.326013, 0.331971, 0.348978, 0.372908, 0.400981, 0.521841, 0.733692", \
             "0.335471, 0.341272, 0.358295, 0.382236, 0.410271, 0.530906, 0.742705", \
             "0.354077, 0.359746, 0.376818, 0.400843, 0.428840, 0.549383, 0.759260", \
             "0.376697, 0.382488, 0.399358, 0.423131, 0.451020, 0.572442, 0.785070", \
             "0.402028, 0.407948, 0.424832, 0.448942, 0.476851, 0.596542, 0.806653", \
             "0.427655, 0.433440, 0.450400, 0.474505, 0.502598, 0.621527, 0.832367" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275032, 0.280093, 0.294563, 0.315258, 0.338746, 0.441485, 0.621547", \
             "0.277111, 0.282175, 0.296632, 0.316972, 0.340834, 0.443565, 0.623638", \
             "0.285151, 0.290081, 0.304551, 0.324901, 0.348730, 0.451270, 0.631299", \
             "0.300965, 0.305784, 0.320295, 0.340717, 0.364514, 0.466976, 0.645371", \
             "0.320193, 0.325115, 0.339454, 0.359662, 0.383367, 0.486576, 0.667309", \
             "0.341724, 0.346755, 0.361107, 0.381601, 0.405323, 0.507061, 0.685655", \
             "0.363507, 0.368424, 0.382840, 0.403329, 0.427208, 0.528298, 0.707512" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.031102, 0.037584, 0.062532, 0.105470, 0.160394, 0.379080, 0.767367", \
             "0.031049, 0.038344, 0.062803, 0.105265, 0.159484, 0.383605, 0.764994", \
             "0.031146, 0.038104, 0.063030, 0.105217, 0.159399, 0.374539, 0.769426", \
             "0.031176, 0.038423, 0.062861, 0.104996, 0.157868, 0.383464, 0.773900", \
             "0.031453, 0.038218, 0.062519, 0.105401, 0.160040, 0.377038, 0.771723", \
             "0.031438, 0.038142, 0.062466, 0.104556, 0.159484, 0.379677, 0.758609", \
             "0.031458, 0.037858, 0.062784, 0.104942, 0.156849, 0.385949, 0.771644" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.031102, 0.037584, 0.062532, 0.105470, 0.160394, 0.379080, 0.767367", \
             "0.031049, 0.038344, 0.062803, 0.105265, 0.159484, 0.383605, 0.764994", \
             "0.031146, 0.038104, 0.063030, 0.105217, 0.159399, 0.374539, 0.769426", \
             "0.031176, 0.038423, 0.062861, 0.104996, 0.157868, 0.383464, 0.773900", \
             "0.031453, 0.038218, 0.062519, 0.105401, 0.160040, 0.377038, 0.771723", \
             "0.031438, 0.038142, 0.062466, 0.104556, 0.159484, 0.379677, 0.758609", \
             "0.031458, 0.037858, 0.062784, 0.104942, 0.156849, 0.385949, 0.771644" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.347883, 0.354439, 0.373142, 0.399193, 0.429005, 0.554212, 0.772915", \
             "0.349957, 0.356592, 0.375047, 0.401123, 0.431011, 0.556492, 0.775789", \
             "0.359006, 0.365188, 0.384228, 0.410180, 0.440235, 0.565259, 0.784933", \
             "0.377141, 0.383818, 0.402329, 0.428528, 0.458685, 0.583735, 0.802566", \
             "0.402259, 0.408742, 0.427528, 0.453719, 0.483706, 0.608602, 0.829104", \
             "0.431381, 0.437784, 0.456495, 0.482529, 0.512399, 0.638728, 0.858609", \
             "0.462505, 0.469017, 0.487650, 0.513485, 0.542703, 0.667147, 0.887945" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.295701, 0.301273, 0.317170, 0.339314, 0.364654, 0.471080, 0.656978", \
             "0.297463, 0.303104, 0.318790, 0.340954, 0.366359, 0.473018, 0.659421", \
             "0.305155, 0.310409, 0.326594, 0.348653, 0.374199, 0.480470, 0.667193", \
             "0.320570, 0.326245, 0.341980, 0.364249, 0.389883, 0.496175, 0.682181", \
             "0.341920, 0.347431, 0.363399, 0.385661, 0.411150, 0.517312, 0.704738", \
             "0.366674, 0.372116, 0.388020, 0.410150, 0.435539, 0.542918, 0.729817", \
             "0.393129, 0.398665, 0.414503, 0.436462, 0.461297, 0.567075, 0.754753" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033746, 0.040523, 0.065623, 0.108265, 0.157958, 0.394544, 0.792383", \
             "0.033274, 0.040580, 0.065578, 0.104806, 0.155173, 0.381912, 0.772135", \
             "0.033746, 0.040419, 0.065752, 0.104392, 0.155380, 0.380859, 0.775441", \
             "0.033928, 0.040625, 0.069481, 0.107623, 0.156863, 0.381619, 0.770401", \
             "0.033830, 0.040464, 0.064992, 0.104681, 0.157642, 0.381514, 0.773833", \
             "0.033414, 0.040551, 0.068914, 0.106845, 0.155517, 0.382436, 0.774448", \
             "0.033275, 0.040580, 0.068943, 0.108453, 0.158386, 0.381360, 0.789926" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033746, 0.040523, 0.065623, 0.108265, 0.157958, 0.394544, 0.792383", \
             "0.033274, 0.040580, 0.065578, 0.104806, 0.155173, 0.381912, 0.772135", \
             "0.033746, 0.040419, 0.065752, 0.104392, 0.155380, 0.380859, 0.775441", \
             "0.033928, 0.040625, 0.069481, 0.107623, 0.156863, 0.381619, 0.770401", \
             "0.033830, 0.040464, 0.064992, 0.104681, 0.157642, 0.381514, 0.773833", \
             "0.033414, 0.040551, 0.068914, 0.106845, 0.155517, 0.382436, 0.774448", \
             "0.033275, 0.040580, 0.068943, 0.108453, 0.158386, 0.381360, 0.789926" \
           );
          }
        }
      }
      pin(AYA[0]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[0] & TAA[0]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[0] == 1'b0 && TAA[0] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.421879, 0.427832, 0.444857, 0.469204, 0.496836, 0.617706, 0.829544", \
             "0.424002, 0.429959, 0.446967, 0.470896, 0.498969, 0.619829, 0.831680", \
             "0.433288, 0.439088, 0.456112, 0.480053, 0.508087, 0.628722, 0.840521", \
             "0.451727, 0.457396, 0.474468, 0.498493, 0.526490, 0.647033, 0.856910", \
             "0.476747, 0.482537, 0.499408, 0.523181, 0.551069, 0.672492, 0.885119", \
             "0.506208, 0.512128, 0.529012, 0.553122, 0.581031, 0.700722, 0.910833", \
             "0.536812, 0.542597, 0.559557, 0.583661, 0.611755, 0.730684, 0.941524" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.358597, 0.363658, 0.378128, 0.398823, 0.422311, 0.525050, 0.705112", \
             "0.360401, 0.365466, 0.379922, 0.400262, 0.424124, 0.526855, 0.706928", \
             "0.368295, 0.373225, 0.387695, 0.408045, 0.431874, 0.534414, 0.714443", \
             "0.383968, 0.388787, 0.403297, 0.423719, 0.447516, 0.549978, 0.728373", \
             "0.405235, 0.410157, 0.424496, 0.444704, 0.468409, 0.571618, 0.752351", \
             "0.430277, 0.435308, 0.449661, 0.470154, 0.493876, 0.595614, 0.774208", \
             "0.456290, 0.461207, 0.475624, 0.496112, 0.519991, 0.621082, 0.800296" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.030996, 0.038012, 0.062593, 0.105491, 0.157290, 0.382866, 0.778199", \
             "0.031443, 0.037950, 0.062979, 0.105570, 0.156618, 0.381734, 0.780972", \
             "0.031099, 0.038100, 0.062833, 0.105261, 0.156687, 0.385188, 0.777172", \
             "0.031589, 0.037900, 0.063004, 0.105237, 0.157331, 0.386379, 0.776193", \
             "0.031237, 0.037985, 0.062819, 0.105134, 0.156989, 0.385851, 0.777401", \
             "0.031096, 0.037885, 0.062854, 0.105287, 0.158932, 0.381577, 0.781459", \
             "0.031185, 0.037973, 0.062599, 0.105626, 0.156677, 0.381591, 0.781671" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.030996, 0.038012, 0.062593, 0.105491, 0.157290, 0.382866, 0.778199", \
             "0.031443, 0.037950, 0.062979, 0.105570, 0.156618, 0.381734, 0.780972", \
             "0.031099, 0.038100, 0.062833, 0.105261, 0.156687, 0.385188, 0.777172", \
             "0.031589, 0.037900, 0.063004, 0.105237, 0.157331, 0.386379, 0.776193", \
             "0.031237, 0.037985, 0.062819, 0.105134, 0.156989, 0.385851, 0.777401", \
             "0.031096, 0.037885, 0.062854, 0.105287, 0.158932, 0.381577, 0.781459", \
             "0.031185, 0.037973, 0.062599, 0.105626, 0.156677, 0.381591, 0.781671" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384352, 0.390908, 0.409611, 0.435662, 0.465475, 0.590681, 0.809384", \
             "0.386612, 0.393248, 0.411702, 0.437778, 0.467666, 0.593147, 0.812445", \
             "0.396167, 0.402349, 0.421389, 0.447342, 0.477396, 0.602421, 0.822094", \
             "0.414175, 0.420851, 0.439362, 0.465562, 0.495719, 0.620768, 0.839599", \
             "0.436883, 0.443366, 0.462153, 0.488343, 0.518330, 0.643226, 0.863728", \
             "0.462114, 0.468517, 0.487227, 0.513262, 0.543131, 0.669460, 0.889341", \
             "0.488555, 0.495067, 0.513701, 0.539535, 0.568753, 0.693198, 0.913995" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.326700, 0.332272, 0.348169, 0.370313, 0.395653, 0.502079, 0.687977", \
             "0.328620, 0.334261, 0.349947, 0.372111, 0.397516, 0.504175, 0.690578", \
             "0.336742, 0.341997, 0.358181, 0.380241, 0.405787, 0.512057, 0.698780", \
             "0.352049, 0.357723, 0.373458, 0.395727, 0.421361, 0.527653, 0.713659", \
             "0.371350, 0.376861, 0.392830, 0.415091, 0.440580, 0.546742, 0.734168", \
             "0.392797, 0.398239, 0.414143, 0.436273, 0.461662, 0.569041, 0.755940", \
             "0.415272, 0.420807, 0.436645, 0.458605, 0.483440, 0.589218, 0.776896" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033067, 0.043654, 0.067295, 0.106310, 0.158301, 0.384867, 0.777481", \
             "0.033576, 0.042267, 0.066031, 0.105608, 0.156593, 0.385890, 0.775362", \
             "0.035536, 0.040845, 0.066998, 0.107210, 0.158262, 0.383223, 0.787170", \
             "0.033128, 0.043105, 0.065449, 0.106723, 0.156033, 0.379062, 0.786445", \
             "0.033542, 0.040686, 0.064994, 0.106958, 0.158220, 0.385345, 0.775841", \
             "0.033451, 0.042668, 0.066759, 0.106132, 0.155790, 0.384125, 0.775988", \
             "0.034405, 0.040541, 0.064814, 0.106566, 0.158623, 0.380844, 0.775472" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033067, 0.043654, 0.067295, 0.106310, 0.158301, 0.384867, 0.777481", \
             "0.033576, 0.042267, 0.066031, 0.105608, 0.156593, 0.385890, 0.775362", \
             "0.035536, 0.040845, 0.066998, 0.107210, 0.158262, 0.383223, 0.787170", \
             "0.033128, 0.043105, 0.065449, 0.106723, 0.156033, 0.379062, 0.786445", \
             "0.033542, 0.040686, 0.064994, 0.106958, 0.158220, 0.385345, 0.775841", \
             "0.033451, 0.042668, 0.066759, 0.106132, 0.155790, 0.384125, 0.775988", \
             "0.034405, 0.040541, 0.064814, 0.106566, 0.158623, 0.380844, 0.775472" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[0] & !TAA[0]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[0] == 1'b1 && TAA[0] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.323567, 0.329521, 0.346545, 0.370892, 0.398525, 0.519395, 0.731232", \
             "0.326013, 0.331971, 0.348978, 0.372908, 0.400981, 0.521841, 0.733692", \
             "0.335471, 0.341272, 0.358295, 0.382236, 0.410271, 0.530906, 0.742705", \
             "0.354077, 0.359746, 0.376818, 0.400843, 0.428840, 0.549383, 0.759260", \
             "0.376697, 0.382488, 0.399358, 0.423131, 0.451020, 0.572442, 0.785070", \
             "0.402028, 0.407948, 0.424832, 0.448942, 0.476851, 0.596542, 0.806653", \
             "0.427655, 0.433440, 0.450400, 0.474505, 0.502598, 0.621527, 0.832367" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275032, 0.280093, 0.294563, 0.315258, 0.338746, 0.441485, 0.621547", \
             "0.277111, 0.282175, 0.296632, 0.316972, 0.340834, 0.443565, 0.623638", \
             "0.285151, 0.290081, 0.304551, 0.324901, 0.348730, 0.451270, 0.631299", \
             "0.300965, 0.305784, 0.320295, 0.340717, 0.364514, 0.466976, 0.645371", \
             "0.320193, 0.325115, 0.339454, 0.359662, 0.383367, 0.486576, 0.667309", \
             "0.341724, 0.346755, 0.361107, 0.381601, 0.405323, 0.507061, 0.685655", \
             "0.363507, 0.368424, 0.382840, 0.403329, 0.427208, 0.528298, 0.707512" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.031102, 0.037584, 0.062532, 0.105470, 0.160394, 0.379080, 0.767367", \
             "0.031049, 0.038344, 0.062803, 0.105265, 0.159484, 0.383605, 0.764994", \
             "0.031146, 0.038104, 0.063030, 0.105217, 0.159399, 0.374539, 0.769426", \
             "0.031176, 0.038423, 0.062861, 0.104996, 0.157868, 0.383464, 0.773900", \
             "0.031453, 0.038218, 0.062519, 0.105401, 0.160040, 0.377038, 0.771723", \
             "0.031438, 0.038142, 0.062466, 0.104556, 0.159484, 0.379677, 0.758609", \
             "0.031458, 0.037858, 0.062784, 0.104942, 0.156849, 0.385949, 0.771644" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.031102, 0.037584, 0.062532, 0.105470, 0.160394, 0.379080, 0.767367", \
             "0.031049, 0.038344, 0.062803, 0.105265, 0.159484, 0.383605, 0.764994", \
             "0.031146, 0.038104, 0.063030, 0.105217, 0.159399, 0.374539, 0.769426", \
             "0.031176, 0.038423, 0.062861, 0.104996, 0.157868, 0.383464, 0.773900", \
             "0.031453, 0.038218, 0.062519, 0.105401, 0.160040, 0.377038, 0.771723", \
             "0.031438, 0.038142, 0.062466, 0.104556, 0.159484, 0.379677, 0.758609", \
             "0.031458, 0.037858, 0.062784, 0.104942, 0.156849, 0.385949, 0.771644" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.347883, 0.354439, 0.373142, 0.399193, 0.429005, 0.554212, 0.772915", \
             "0.349957, 0.356592, 0.375047, 0.401123, 0.431011, 0.556492, 0.775789", \
             "0.359006, 0.365188, 0.384228, 0.410180, 0.440235, 0.565259, 0.784933", \
             "0.377141, 0.383818, 0.402329, 0.428528, 0.458685, 0.583735, 0.802566", \
             "0.402259, 0.408742, 0.427528, 0.453719, 0.483706, 0.608602, 0.829104", \
             "0.431381, 0.437784, 0.456495, 0.482529, 0.512399, 0.638728, 0.858609", \
             "0.462505, 0.469017, 0.487650, 0.513485, 0.542703, 0.667147, 0.887945" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.295701, 0.301273, 0.317170, 0.339314, 0.364654, 0.471080, 0.656978", \
             "0.297463, 0.303104, 0.318790, 0.340954, 0.366359, 0.473018, 0.659421", \
             "0.305155, 0.310409, 0.326594, 0.348653, 0.374199, 0.480470, 0.667193", \
             "0.320570, 0.326245, 0.341980, 0.364249, 0.389883, 0.496175, 0.682181", \
             "0.341920, 0.347431, 0.363399, 0.385661, 0.411150, 0.517312, 0.704738", \
             "0.366674, 0.372116, 0.388020, 0.410150, 0.435539, 0.542918, 0.729817", \
             "0.393129, 0.398665, 0.414503, 0.436462, 0.461297, 0.567075, 0.754753" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033746, 0.040523, 0.065623, 0.108265, 0.157958, 0.394544, 0.792383", \
             "0.033274, 0.040580, 0.065578, 0.104806, 0.155173, 0.381912, 0.772135", \
             "0.033746, 0.040419, 0.065752, 0.104392, 0.155380, 0.380859, 0.775441", \
             "0.033928, 0.040625, 0.069481, 0.107623, 0.156863, 0.381619, 0.770401", \
             "0.033830, 0.040464, 0.064992, 0.104681, 0.157642, 0.381514, 0.773833", \
             "0.033414, 0.040551, 0.068914, 0.106845, 0.155517, 0.382436, 0.774448", \
             "0.033275, 0.040580, 0.068943, 0.108453, 0.158386, 0.381360, 0.789926" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033746, 0.040523, 0.065623, 0.108265, 0.157958, 0.394544, 0.792383", \
             "0.033274, 0.040580, 0.065578, 0.104806, 0.155173, 0.381912, 0.772135", \
             "0.033746, 0.040419, 0.065752, 0.104392, 0.155380, 0.380859, 0.775441", \
             "0.033928, 0.040625, 0.069481, 0.107623, 0.156863, 0.381619, 0.770401", \
             "0.033830, 0.040464, 0.064992, 0.104681, 0.157642, 0.381514, 0.773833", \
             "0.033414, 0.040551, 0.068914, 0.106845, 0.155517, 0.382436, 0.774448", \
             "0.033275, 0.040580, 0.068943, 0.108453, 0.158386, 0.381360, 0.789926" \
           );
          }
        }
      }
    }
    pin(CENYB) {
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.544800;
      timing() {
        related_pin : "CENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.134897, 0.140851, 0.157875, 0.182223, 0.209855, 0.330725, 0.542562", \
           "0.136747, 0.142705, 0.159712, 0.183642, 0.211715, 0.332575, 0.544425", \
           "0.144403, 0.150204, 0.167227, 0.191168, 0.219203, 0.339838, 0.551637", \
           "0.160476, 0.166145, 0.183217, 0.207243, 0.235239, 0.355782, 0.565659", \
           "0.181232, 0.187022, 0.203893, 0.227666, 0.255554, 0.376977, 0.589604", \
           "0.204881, 0.210800, 0.227685, 0.251794, 0.279703, 0.399395, 0.609505", \
           "0.229204, 0.234988, 0.251949, 0.276053, 0.304146, 0.423076, 0.633916" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.114663, 0.119723, 0.134194, 0.154889, 0.178377, 0.281116, 0.461178", \
           "0.116235, 0.121299, 0.135755, 0.156095, 0.179957, 0.282689, 0.462762", \
           "0.122743, 0.127673, 0.142143, 0.162493, 0.186322, 0.288862, 0.468891", \
           "0.136405, 0.141223, 0.155734, 0.176156, 0.199953, 0.302415, 0.480810", \
           "0.154047, 0.158969, 0.173309, 0.193516, 0.217221, 0.320431, 0.501164", \
           "0.174148, 0.179180, 0.193532, 0.214025, 0.237748, 0.339486, 0.518079", \
           "0.194823, 0.199740, 0.214156, 0.234645, 0.258524, 0.359614, 0.538828" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.031720, 0.038743, 0.064301, 0.108101, 0.163843, 0.388080, 0.791364", \
           "0.031636, 0.038780, 0.064258, 0.108475, 0.163904, 0.388116, 0.791995", \
           "0.031720, 0.038948, 0.064324, 0.108430, 0.163532, 0.388041, 0.792989", \
           "0.031483, 0.038722, 0.064475, 0.108364, 0.162240, 0.387992, 0.788431", \
           "0.031767, 0.038715, 0.064634, 0.108789, 0.162693, 0.392106, 0.792018", \
           "0.031707, 0.038760, 0.064677, 0.108699, 0.162367, 0.394529, 0.791305", \
           "0.031967, 0.039034, 0.064693, 0.108626, 0.162787, 0.390940, 0.790125" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.031720, 0.038743, 0.064301, 0.108101, 0.163843, 0.388080, 0.791364", \
           "0.031636, 0.038780, 0.064258, 0.108475, 0.163904, 0.388116, 0.791995", \
           "0.031720, 0.038948, 0.064324, 0.108430, 0.163532, 0.388041, 0.792989", \
           "0.031483, 0.038722, 0.064475, 0.108364, 0.162240, 0.387992, 0.788431", \
           "0.031767, 0.038715, 0.064634, 0.108789, 0.162693, 0.392106, 0.792018", \
           "0.031707, 0.038760, 0.064677, 0.108699, 0.162367, 0.394529, 0.791305", \
           "0.031967, 0.039034, 0.064693, 0.108626, 0.162787, 0.390940, 0.790125" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.136028, 0.142584, 0.161287, 0.187338, 0.217150, 0.342357, 0.561060", \
           "0.137629, 0.144265, 0.162719, 0.188795, 0.218683, 0.344165, 0.563462", \
           "0.144743, 0.150925, 0.169965, 0.195917, 0.225972, 0.350996, 0.570670", \
           "0.159255, 0.165932, 0.184443, 0.210642, 0.240799, 0.365849, 0.584680", \
           "0.179861, 0.186344, 0.205131, 0.231321, 0.261308, 0.386204, 0.606706", \
           "0.201970, 0.208373, 0.227084, 0.253119, 0.282988, 0.409317, 0.629198", \
           "0.225185, 0.231698, 0.250331, 0.276165, 0.305383, 0.429828, 0.650625" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.115624, 0.121196, 0.137094, 0.159237, 0.184578, 0.291003, 0.476901", \
           "0.116985, 0.122625, 0.138311, 0.160476, 0.185881, 0.292540, 0.478943", \
           "0.123031, 0.128286, 0.144470, 0.166530, 0.192076, 0.298347, 0.485069", \
           "0.135367, 0.141042, 0.156777, 0.179046, 0.204679, 0.310972, 0.496978", \
           "0.152882, 0.158393, 0.174361, 0.196623, 0.222112, 0.328274, 0.515700", \
           "0.171675, 0.177117, 0.193021, 0.215151, 0.240540, 0.347919, 0.534818", \
           "0.191407, 0.196943, 0.212781, 0.234740, 0.259576, 0.365354, 0.553032" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033763, 0.041043, 0.066961, 0.107493, 0.165516, 0.399027, 0.805474", \
           "0.033856, 0.040935, 0.067823, 0.111706, 0.165089, 0.396259, 0.804113", \
           "0.033920, 0.041965, 0.067023, 0.111580, 0.166595, 0.399372, 0.804700", \
           "0.033887, 0.041148, 0.067684, 0.110918, 0.166376, 0.399503, 0.806030", \
           "0.033927, 0.041382, 0.067161, 0.111180, 0.164861, 0.397892, 0.800526", \
           "0.033742, 0.041342, 0.067187, 0.111252, 0.164314, 0.396608, 0.800168", \
           "0.033788, 0.041246, 0.067227, 0.111236, 0.163598, 0.394965, 0.795642" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033763, 0.041043, 0.066961, 0.107493, 0.165516, 0.399027, 0.805474", \
           "0.033856, 0.040935, 0.067823, 0.111706, 0.165089, 0.396259, 0.804113", \
           "0.033920, 0.041965, 0.067023, 0.111580, 0.166595, 0.399372, 0.804700", \
           "0.033887, 0.041148, 0.067684, 0.110918, 0.166376, 0.399503, 0.806030", \
           "0.033927, 0.041382, 0.067161, 0.111180, 0.164861, 0.397892, 0.800526", \
           "0.033742, 0.041342, 0.067187, 0.111252, 0.164314, 0.396608, 0.800168", \
           "0.033788, 0.041246, 0.067227, 0.111236, 0.163598, 0.394965, 0.795642" \
         );
        }
      }
      timing() {
        related_pin : "TCENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.180240, 0.186194, 0.203218, 0.227566, 0.255198, 0.376068, 0.587905", \
           "0.182199, 0.188156, 0.205164, 0.229093, 0.257166, 0.378026, 0.589877", \
           "0.189750, 0.195550, 0.212574, 0.236515, 0.264550, 0.385184, 0.596983", \
           "0.204975, 0.210644, 0.227715, 0.251741, 0.279738, 0.400281, 0.610158", \
           "0.228268, 0.234058, 0.250928, 0.274702, 0.302590, 0.424013, 0.636640", \
           "0.260229, 0.266148, 0.283033, 0.307142, 0.335051, 0.454743, 0.664853", \
           "0.294986, 0.300771, 0.317731, 0.341835, 0.369929, 0.488858, 0.699698" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.153204, 0.158265, 0.172736, 0.193431, 0.216918, 0.319658, 0.499719", \
           "0.154869, 0.159933, 0.174389, 0.194729, 0.218591, 0.321322, 0.501395", \
           "0.161288, 0.166218, 0.180688, 0.201038, 0.224867, 0.327407, 0.507436", \
           "0.174229, 0.179047, 0.193558, 0.213980, 0.237777, 0.340239, 0.518634", \
           "0.194027, 0.198949, 0.213289, 0.233496, 0.257201, 0.360411, 0.541144", \
           "0.221194, 0.226226, 0.240578, 0.261071, 0.284794, 0.386532, 0.565125", \
           "0.250738, 0.255655, 0.270071, 0.290560, 0.314439, 0.415529, 0.594744" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.031767, 0.038734, 0.064191, 0.107840, 0.161866, 0.386242, 0.804071", \
           "0.031751, 0.038601, 0.064252, 0.107913, 0.151857, 0.393679, 0.803117", \
           "0.032093, 0.038848, 0.064542, 0.108683, 0.164314, 0.389257, 0.790825", \
           "0.031729, 0.038833, 0.064302, 0.108816, 0.162205, 0.390691, 0.790971", \
           "0.031527, 0.038972, 0.064119, 0.107833, 0.165016, 0.394257, 0.794349", \
           "0.032253, 0.039603, 0.065130, 0.108954, 0.163993, 0.399634, 0.795940", \
           "0.032168, 0.038675, 0.064710, 0.107946, 0.164388, 0.389537, 0.806640" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.031767, 0.038734, 0.064191, 0.107840, 0.161866, 0.386242, 0.804071", \
           "0.031751, 0.038601, 0.064252, 0.107913, 0.151857, 0.393679, 0.803117", \
           "0.032093, 0.038848, 0.064542, 0.108683, 0.164314, 0.389257, 0.790825", \
           "0.031729, 0.038833, 0.064302, 0.108816, 0.162205, 0.390691, 0.790971", \
           "0.031527, 0.038972, 0.064119, 0.107833, 0.165016, 0.394257, 0.794349", \
           "0.032253, 0.039603, 0.065130, 0.108954, 0.163993, 0.399634, 0.795940", \
           "0.032168, 0.038675, 0.064710, 0.107946, 0.164388, 0.389537, 0.806640" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.180341, 0.186897, 0.205600, 0.231651, 0.261463, 0.386670, 0.605373", \
           "0.181706, 0.188342, 0.206796, 0.232872, 0.262760, 0.388242, 0.607539", \
           "0.188647, 0.194829, 0.213869, 0.239822, 0.269876, 0.394900, 0.614574", \
           "0.202861, 0.209538, 0.228049, 0.254248, 0.284405, 0.409455, 0.628286", \
           "0.225131, 0.231614, 0.250401, 0.276591, 0.306578, 0.431475, 0.651976", \
           "0.255584, 0.261987, 0.280698, 0.306732, 0.336602, 0.462931, 0.682812", \
           "0.288305, 0.294817, 0.313450, 0.339284, 0.368503, 0.492947, 0.713745" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.153290, 0.158862, 0.174760, 0.196903, 0.222244, 0.328669, 0.514567", \
           "0.154451, 0.160091, 0.175777, 0.197942, 0.223346, 0.330005, 0.516408", \
           "0.160350, 0.165605, 0.181789, 0.203848, 0.229395, 0.335665, 0.522388", \
           "0.172432, 0.178107, 0.193842, 0.216111, 0.241745, 0.348037, 0.534043", \
           "0.191362, 0.196872, 0.212841, 0.235102, 0.260591, 0.366753, 0.554180", \
           "0.217247, 0.222689, 0.238593, 0.260723, 0.286111, 0.393491, 0.580390", \
           "0.245059, 0.250594, 0.266433, 0.288392, 0.313227, 0.419005, 0.606683" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034053, 0.044054, 0.070883, 0.111833, 0.163684, 0.404696, 0.817564", \
           "0.034625, 0.043940, 0.068795, 0.110085, 0.163930, 0.399065, 0.797291", \
           "0.034716, 0.041772, 0.071344, 0.111541, 0.161855, 0.403079, 0.797135", \
           "0.036453, 0.044645, 0.070948, 0.110924, 0.161665, 0.394587, 0.817445", \
           "0.035053, 0.042185, 0.069097, 0.108581, 0.160921, 0.397276, 0.809003", \
           "0.035661, 0.044076, 0.071094, 0.112984, 0.169067, 0.399144, 0.799334", \
           "0.034512, 0.041933, 0.066414, 0.110115, 0.165973, 0.396571, 0.810341" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034053, 0.044054, 0.070883, 0.111833, 0.163684, 0.404696, 0.817564", \
           "0.034625, 0.043940, 0.068795, 0.110085, 0.163930, 0.399065, 0.797291", \
           "0.034716, 0.041772, 0.071344, 0.111541, 0.161855, 0.403079, 0.797135", \
           "0.036453, 0.044645, 0.070948, 0.110924, 0.161665, 0.394587, 0.817445", \
           "0.035053, 0.042185, 0.069097, 0.108581, 0.160921, 0.397276, 0.809003", \
           "0.035661, 0.044076, 0.071094, 0.112984, 0.169067, 0.399144, 0.799334", \
           "0.034512, 0.041933, 0.066414, 0.110115, 0.165973, 0.396571, 0.810341" \
         );
        }
      }
      timing() {
        related_pin : "TENB";
        timing_type : combinational;
        timing_sense : negative_unate;
        when : "DFTRAMBYP & !CENB & TCENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && CENB == 1'b0 && TCENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.421874, 0.427828, 0.444852, 0.469200, 0.496832, 0.617702, 0.829539", \
           "0.423983, 0.429941, 0.446948, 0.470877, 0.498950, 0.619811, 0.831661", \
           "0.433255, 0.439056, 0.456079, 0.480020, 0.508055, 0.628690, 0.840489", \
           "0.451683, 0.457352, 0.474423, 0.498449, 0.526446, 0.646989, 0.856866", \
           "0.476808, 0.482599, 0.499469, 0.523242, 0.551131, 0.672553, 0.885180", \
           "0.506185, 0.512105, 0.528989, 0.553099, 0.581008, 0.700700, 0.910810", \
           "0.536859, 0.542643, 0.559604, 0.583708, 0.611802, 0.730731, 0.941571" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.358593, 0.363654, 0.378124, 0.398820, 0.422307, 0.525047, 0.705108", \
           "0.360385, 0.365450, 0.379906, 0.400246, 0.424108, 0.526839, 0.706912", \
           "0.368267, 0.373197, 0.387667, 0.408017, 0.431847, 0.534386, 0.714415", \
           "0.383930, 0.388749, 0.403260, 0.423682, 0.447479, 0.549940, 0.728336", \
           "0.405287, 0.410209, 0.424549, 0.444756, 0.468461, 0.571670, 0.752403", \
           "0.430257, 0.435289, 0.449641, 0.470134, 0.493857, 0.595595, 0.774188", \
           "0.456330, 0.461247, 0.475663, 0.496152, 0.520031, 0.621121, 0.800335" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.031795, 0.039186, 0.064536, 0.108773, 0.161776, 0.391713, 0.805822", \
           "0.032370, 0.039339, 0.064240, 0.108378, 0.161774, 0.393591, 0.805702", \
           "0.032154, 0.039244, 0.064521, 0.107881, 0.161822, 0.394692, 0.797644", \
           "0.032225, 0.039076, 0.064768, 0.107806, 0.161719, 0.398063, 0.805020", \
           "0.031875, 0.038777, 0.064453, 0.108025, 0.161638, 0.395434, 0.797488", \
           "0.031707, 0.038937, 0.064530, 0.107780, 0.165231, 0.392073, 0.805652", \
           "0.032081, 0.039175, 0.064410, 0.108614, 0.162207, 0.391847, 0.790656" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.031795, 0.039186, 0.064536, 0.108773, 0.161776, 0.391713, 0.805822", \
           "0.032370, 0.039339, 0.064240, 0.108378, 0.161774, 0.393591, 0.805702", \
           "0.032154, 0.039244, 0.064521, 0.107881, 0.161822, 0.394692, 0.797644", \
           "0.032225, 0.039076, 0.064768, 0.107806, 0.161719, 0.398063, 0.805020", \
           "0.031875, 0.038777, 0.064453, 0.108025, 0.161638, 0.395434, 0.797488", \
           "0.031707, 0.038937, 0.064530, 0.107780, 0.165231, 0.392073, 0.805652", \
           "0.032081, 0.039175, 0.064410, 0.108614, 0.162207, 0.391847, 0.790656" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.384267, 0.390823, 0.409526, 0.435577, 0.465389, 0.590596, 0.809299", \
           "0.386506, 0.393142, 0.411596, 0.437672, 0.467560, 0.593042, 0.812339", \
           "0.395836, 0.402018, 0.421058, 0.447011, 0.477065, 0.602089, 0.821763", \
           "0.414072, 0.420748, 0.439259, 0.465459, 0.495616, 0.620665, 0.839496", \
           "0.436747, 0.443230, 0.462017, 0.488207, 0.518194, 0.643090, 0.863592", \
           "0.461995, 0.468397, 0.487108, 0.513143, 0.543012, 0.669341, 0.889222", \
           "0.488505, 0.495017, 0.513650, 0.539484, 0.568703, 0.693147, 0.913945" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.326627, 0.332199, 0.348097, 0.370241, 0.395581, 0.502007, 0.687904", \
           "0.328530, 0.334171, 0.349857, 0.372021, 0.397426, 0.504085, 0.690488", \
           "0.336461, 0.341715, 0.357900, 0.379959, 0.405505, 0.511776, 0.698499", \
           "0.351961, 0.357636, 0.373370, 0.395640, 0.421273, 0.527565, 0.713572", \
           "0.371235, 0.376746, 0.392714, 0.414976, 0.440465, 0.546627, 0.734053", \
           "0.392695, 0.398138, 0.414042, 0.436171, 0.461560, 0.568940, 0.755839", \
           "0.415229, 0.420764, 0.436602, 0.458562, 0.483397, 0.589175, 0.776853" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034084, 0.044769, 0.069367, 0.110118, 0.163693, 0.398477, 0.799790", \
           "0.033998, 0.044539, 0.068821, 0.108938, 0.162709, 0.399635, 0.798829", \
           "0.036721, 0.041243, 0.070234, 0.111093, 0.163792, 0.396624, 0.811920", \
           "0.034145, 0.044397, 0.066842, 0.110281, 0.162091, 0.392636, 0.812873", \
           "0.034018, 0.041995, 0.066431, 0.110203, 0.163763, 0.399046, 0.798950", \
           "0.034118, 0.044185, 0.068892, 0.109797, 0.161819, 0.397617, 0.798066", \
           "0.036543, 0.041308, 0.066876, 0.109364, 0.163540, 0.394274, 0.801631" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034084, 0.044769, 0.069367, 0.110118, 0.163693, 0.398477, 0.799790", \
           "0.033998, 0.044539, 0.068821, 0.108938, 0.162709, 0.399635, 0.798829", \
           "0.036721, 0.041243, 0.070234, 0.111093, 0.163792, 0.396624, 0.811920", \
           "0.034145, 0.044397, 0.066842, 0.110281, 0.162091, 0.392636, 0.812873", \
           "0.034018, 0.041995, 0.066431, 0.110203, 0.163763, 0.399046, 0.798950", \
           "0.034118, 0.044185, 0.068892, 0.109797, 0.161819, 0.397617, 0.798066", \
           "0.036543, 0.041308, 0.066876, 0.109364, 0.163540, 0.394274, 0.801631" \
         );
        }
      }
      timing() {
        related_pin : "TENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & CENB & !TCENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && CENB == 1'b1 && TCENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.323712, 0.329666, 0.346690, 0.371037, 0.398670, 0.519540, 0.731377", \
           "0.326150, 0.332107, 0.349115, 0.373044, 0.401117, 0.521977, 0.733828", \
           "0.335616, 0.341417, 0.358440, 0.382381, 0.410416, 0.531051, 0.742850", \
           "0.354179, 0.359848, 0.376920, 0.400945, 0.428942, 0.549485, 0.759362", \
           "0.376820, 0.382611, 0.399481, 0.423254, 0.451143, 0.572565, 0.785192", \
           "0.402139, 0.408058, 0.424943, 0.449053, 0.476961, 0.596653, 0.806763", \
           "0.427889, 0.433673, 0.450634, 0.474738, 0.502831, 0.621761, 0.832601" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.275155, 0.280216, 0.294686, 0.315382, 0.338869, 0.441609, 0.621670", \
           "0.277227, 0.282291, 0.296747, 0.317087, 0.340950, 0.443681, 0.623754", \
           "0.285274, 0.290204, 0.304674, 0.325024, 0.348853, 0.451393, 0.631422", \
           "0.301052, 0.305871, 0.320382, 0.340803, 0.364601, 0.467062, 0.645458", \
           "0.320297, 0.325219, 0.339559, 0.359766, 0.383471, 0.486681, 0.667414", \
           "0.341818, 0.346849, 0.361201, 0.381695, 0.405417, 0.507155, 0.685749", \
           "0.363706, 0.368622, 0.383039, 0.403527, 0.427407, 0.528497, 0.707711" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.031525, 0.038681, 0.064172, 0.108515, 0.166773, 0.390988, 0.789424", \
           "0.031445, 0.038620, 0.064696, 0.108495, 0.164274, 0.392696, 0.797321", \
           "0.031909, 0.038912, 0.064526, 0.108458, 0.163932, 0.385669, 0.793721", \
           "0.031871, 0.039263, 0.064654, 0.107747, 0.162288, 0.393033, 0.794691", \
           "0.031974, 0.039027, 0.063952, 0.108485, 0.166387, 0.391766, 0.792252", \
           "0.031932, 0.038947, 0.064268, 0.107679, 0.166164, 0.390899, 0.789162", \
           "0.031882, 0.038541, 0.064109, 0.108156, 0.161856, 0.395609, 0.775025" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.031525, 0.038681, 0.064172, 0.108515, 0.166773, 0.390988, 0.789424", \
           "0.031445, 0.038620, 0.064696, 0.108495, 0.164274, 0.392696, 0.797321", \
           "0.031909, 0.038912, 0.064526, 0.108458, 0.163932, 0.385669, 0.793721", \
           "0.031871, 0.039263, 0.064654, 0.107747, 0.162288, 0.393033, 0.794691", \
           "0.031974, 0.039027, 0.063952, 0.108485, 0.166387, 0.391766, 0.792252", \
           "0.031932, 0.038947, 0.064268, 0.107679, 0.166164, 0.390899, 0.789162", \
           "0.031882, 0.038541, 0.064109, 0.108156, 0.161856, 0.395609, 0.775025" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.347877, 0.354433, 0.373136, 0.399187, 0.428999, 0.554206, 0.772909", \
           "0.349941, 0.356577, 0.375031, 0.401107, 0.430995, 0.556477, 0.775774", \
           "0.358979, 0.365161, 0.384201, 0.410153, 0.440208, 0.565232, 0.784906", \
           "0.377151, 0.383827, 0.402339, 0.428538, 0.458695, 0.583745, 0.802576", \
           "0.402240, 0.408723, 0.427510, 0.453700, 0.483687, 0.608583, 0.829085", \
           "0.431381, 0.437784, 0.456495, 0.482529, 0.512399, 0.638728, 0.858609", \
           "0.462403, 0.468915, 0.487548, 0.513382, 0.542601, 0.667045, 0.887843" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.295696, 0.301268, 0.317166, 0.339309, 0.364650, 0.471075, 0.656973", \
           "0.297450, 0.303091, 0.318777, 0.340941, 0.366346, 0.473005, 0.659408", \
           "0.305132, 0.310387, 0.326571, 0.348630, 0.374177, 0.480447, 0.667170", \
           "0.320578, 0.326253, 0.341988, 0.364257, 0.389891, 0.496183, 0.682189", \
           "0.341904, 0.347415, 0.363383, 0.385645, 0.411134, 0.517296, 0.704722", \
           "0.366674, 0.372116, 0.388020, 0.410150, 0.435539, 0.542918, 0.729817", \
           "0.393042, 0.398578, 0.414416, 0.436375, 0.461211, 0.566989, 0.754666" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034299, 0.041633, 0.067611, 0.111274, 0.163298, 0.407014, 0.815231", \
           "0.034059, 0.041133, 0.067529, 0.108534, 0.160438, 0.394446, 0.800879", \
           "0.033849, 0.041425, 0.067555, 0.108020, 0.160823, 0.392812, 0.801648", \
           "0.034185, 0.041373, 0.071045, 0.111124, 0.162792, 0.394327, 0.796676", \
           "0.034422, 0.041607, 0.066796, 0.107853, 0.162572, 0.394593, 0.799439", \
           "0.034187, 0.041667, 0.070147, 0.111038, 0.160487, 0.396185, 0.801170", \
           "0.033742, 0.041883, 0.070329, 0.111618, 0.163662, 0.394700, 0.815873" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034299, 0.041633, 0.067611, 0.111274, 0.163298, 0.407014, 0.815231", \
           "0.034059, 0.041133, 0.067529, 0.108534, 0.160438, 0.394446, 0.800879", \
           "0.033849, 0.041425, 0.067555, 0.108020, 0.160823, 0.392812, 0.801648", \
           "0.034185, 0.041373, 0.071045, 0.111124, 0.162792, 0.394327, 0.796676", \
           "0.034422, 0.041607, 0.066796, 0.107853, 0.162572, 0.394593, 0.799439", \
           "0.034187, 0.041667, 0.070147, 0.111038, 0.160487, 0.396185, 0.801170", \
           "0.033742, 0.041883, 0.070329, 0.111618, 0.163662, 0.394700, 0.815873" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.145315, 0.151871, 0.170574, 0.196625, 0.226437, 0.351644, 0.570347", \
           "0.147569, 0.154205, 0.172659, 0.198735, 0.228623, 0.354104, 0.573402", \
           "0.156886, 0.163068, 0.182108, 0.208061, 0.238115, 0.363139, 0.582813", \
           "0.174450, 0.181126, 0.199637, 0.225837, 0.255994, 0.381043, 0.599874", \
           "0.195880, 0.202363, 0.221149, 0.247340, 0.277326, 0.402223, 0.622724", \
           "0.219052, 0.225454, 0.244165, 0.270200, 0.300069, 0.426398, 0.646279", \
           "0.243499, 0.250011, 0.268644, 0.294478, 0.323697, 0.448141, 0.668939" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.123518, 0.129090, 0.144988, 0.167131, 0.192472, 0.298897, 0.484795", \
           "0.125434, 0.131074, 0.146760, 0.168925, 0.194330, 0.300989, 0.487392", \
           "0.133353, 0.138608, 0.154792, 0.176852, 0.202398, 0.308668, 0.495391", \
           "0.148282, 0.153957, 0.169692, 0.191961, 0.217595, 0.323887, 0.509893", \
           "0.166498, 0.172008, 0.187977, 0.210239, 0.235727, 0.341890, 0.529316", \
           "0.186194, 0.191636, 0.207540, 0.229670, 0.255059, 0.362438, 0.549337", \
           "0.206974, 0.212509, 0.228347, 0.250307, 0.275142, 0.380920, 0.568598" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032076, 0.039721, 0.064587, 0.108974, 0.161711, 0.395216, 0.804302", \
           "0.032588, 0.039701, 0.066332, 0.108410, 0.161131, 0.396117, 0.799269", \
           "0.032404, 0.039957, 0.064678, 0.109331, 0.162245, 0.394573, 0.804571", \
           "0.032302, 0.039530, 0.064947, 0.107949, 0.161748, 0.389327, 0.798693", \
           "0.032585, 0.039237, 0.064702, 0.108364, 0.161796, 0.392709, 0.807657", \
           "0.033361, 0.040832, 0.065545, 0.109084, 0.167361, 0.390948, 0.798781", \
           "0.032021, 0.039436, 0.065038, 0.110412, 0.165360, 0.390401, 0.795356" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032076, 0.039721, 0.064587, 0.108974, 0.161711, 0.395216, 0.804302", \
           "0.032588, 0.039701, 0.066332, 0.108410, 0.161131, 0.396117, 0.799269", \
           "0.032404, 0.039957, 0.064678, 0.109331, 0.162245, 0.394573, 0.804571", \
           "0.032302, 0.039530, 0.064947, 0.107949, 0.161748, 0.389327, 0.798693", \
           "0.032585, 0.039237, 0.064702, 0.108364, 0.161796, 0.392709, 0.807657", \
           "0.033361, 0.040832, 0.065545, 0.109084, 0.167361, 0.390948, 0.798781", \
           "0.032021, 0.039436, 0.065038, 0.110412, 0.165360, 0.390401, 0.795356" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.149401, 0.155957, 0.174660, 0.200711, 0.230524, 0.355730, 0.574433", \
           "0.151526, 0.158162, 0.176616, 0.202692, 0.232580, 0.358061, 0.577359", \
           "0.160762, 0.166944, 0.185984, 0.211936, 0.241991, 0.367015, 0.586689", \
           "0.179181, 0.185858, 0.204369, 0.230568, 0.260725, 0.385775, 0.604606", \
           "0.205784, 0.212267, 0.231053, 0.257243, 0.287230, 0.412127, 0.632628", \
           "0.237780, 0.244183, 0.262893, 0.288928, 0.318797, 0.445126, 0.665007", \
           "0.271718, 0.278230, 0.296863, 0.322698, 0.351916, 0.476361, 0.697158" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.126991, 0.132564, 0.148461, 0.170605, 0.195945, 0.302371, 0.488268", \
           "0.128797, 0.134437, 0.150123, 0.172288, 0.197693, 0.304352, 0.490755", \
           "0.136648, 0.141902, 0.158086, 0.180146, 0.205692, 0.311963, 0.498686", \
           "0.152304, 0.157979, 0.173714, 0.195983, 0.221616, 0.327909, 0.513915", \
           "0.174916, 0.180427, 0.196395, 0.218657, 0.244146, 0.350308, 0.537734", \
           "0.202113, 0.207555, 0.223459, 0.245589, 0.270978, 0.378357, 0.565256", \
           "0.230960, 0.236496, 0.252334, 0.274293, 0.299128, 0.404906, 0.592584" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033752, 0.041814, 0.066299, 0.110590, 0.166894, 0.395573, 0.804334", \
           "0.033640, 0.040933, 0.067259, 0.108222, 0.162304, 0.395375, 0.805922", \
           "0.033574, 0.040865, 0.067336, 0.110439, 0.163684, 0.395687, 0.817729", \
           "0.033577, 0.041237, 0.067907, 0.110869, 0.163670, 0.396001, 0.817305", \
           "0.033815, 0.040800, 0.066602, 0.109374, 0.163231, 0.398007, 0.796624", \
           "0.034651, 0.043244, 0.069754, 0.110685, 0.163011, 0.394909, 0.812443", \
           "0.033961, 0.041495, 0.066502, 0.109163, 0.163700, 0.400301, 0.807832" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033752, 0.041814, 0.066299, 0.110590, 0.166894, 0.395573, 0.804334", \
           "0.033640, 0.040933, 0.067259, 0.108222, 0.162304, 0.395375, 0.805922", \
           "0.033574, 0.040865, 0.067336, 0.110439, 0.163684, 0.395687, 0.817729", \
           "0.033577, 0.041237, 0.067907, 0.110869, 0.163670, 0.396001, 0.817305", \
           "0.033815, 0.040800, 0.066602, 0.109374, 0.163231, 0.398007, 0.796624", \
           "0.034651, 0.043244, 0.069754, 0.110685, 0.163011, 0.394909, 0.812443", \
           "0.033961, 0.041495, 0.066502, 0.109163, 0.163700, 0.400301, 0.807832" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "CENB";
        when : "DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377", \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377", \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377", \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377", \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377", \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377", \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475", \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475", \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475", \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475", \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475", \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475", \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TCENB";
        when : "DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377", \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377", \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377", \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377", \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377", \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377", \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475", \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475", \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475", \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475", \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475", \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475", \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENB";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377", \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377", \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377", \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377", \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377", \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377", \
           "0.180174, 0.180198, 0.180282, 0.180414, 0.180569, 0.181228, 0.182377" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475", \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475", \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475", \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475", \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475", \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475", \
           "0.354272, 0.354296, 0.354379, 0.354511, 0.354667, 0.355325, 0.356475" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.036035, 0.036040, 0.036056, 0.036083, 0.036114, 0.036246, 0.036475", \
           "0.036035, 0.036040, 0.036056, 0.036083, 0.036114, 0.036246, 0.036475", \
           "0.036035, 0.036040, 0.036056, 0.036083, 0.036114, 0.036246, 0.036475", \
           "0.036035, 0.036040, 0.036056, 0.036083, 0.036114, 0.036246, 0.036475", \
           "0.036035, 0.036040, 0.036056, 0.036083, 0.036114, 0.036246, 0.036475", \
           "0.036035, 0.036040, 0.036056, 0.036083, 0.036114, 0.036246, 0.036475", \
           "0.036035, 0.036040, 0.036056, 0.036083, 0.036114, 0.036246, 0.036475" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.070854, 0.070859, 0.070876, 0.070902, 0.070933, 0.071065, 0.071295", \
           "0.070854, 0.070859, 0.070876, 0.070902, 0.070933, 0.071065, 0.071295", \
           "0.070854, 0.070859, 0.070876, 0.070902, 0.070933, 0.071065, 0.071295", \
           "0.070854, 0.070859, 0.070876, 0.070902, 0.070933, 0.071065, 0.071295", \
           "0.070854, 0.070859, 0.070876, 0.070902, 0.070933, 0.071065, 0.071295", \
           "0.070854, 0.070859, 0.070876, 0.070902, 0.070933, 0.071065, 0.071295", \
           "0.070854, 0.070859, 0.070876, 0.070902, 0.070933, 0.071065, 0.071295" \
         );
        }
      }
    }
    pin(WENYB) {
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.544800;
      timing() {
        related_pin : "WENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.134975, 0.140929, 0.157953, 0.182301, 0.209933, 0.330803, 0.542640", \
           "0.136685, 0.142643, 0.159650, 0.183580, 0.211653, 0.332513, 0.544364", \
           "0.144267, 0.150067, 0.167091, 0.191032, 0.219066, 0.339701, 0.551500", \
           "0.160307, 0.165976, 0.183047, 0.207073, 0.235070, 0.355613, 0.565490", \
           "0.181104, 0.186894, 0.203764, 0.227538, 0.255426, 0.376849, 0.589476", \
           "0.204540, 0.210460, 0.227345, 0.251454, 0.279363, 0.399055, 0.609165", \
           "0.228702, 0.234487, 0.251447, 0.275551, 0.303645, 0.422574, 0.633414" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.114729, 0.119790, 0.134260, 0.154956, 0.178443, 0.281183, 0.461244", \
           "0.116183, 0.121247, 0.135703, 0.156043, 0.179905, 0.282636, 0.462709", \
           "0.122627, 0.127557, 0.142027, 0.162377, 0.186206, 0.288746, 0.468775", \
           "0.136261, 0.141079, 0.155590, 0.176012, 0.199809, 0.302271, 0.480666", \
           "0.153938, 0.158860, 0.173200, 0.193407, 0.217112, 0.320321, 0.501054", \
           "0.173859, 0.178891, 0.193243, 0.213736, 0.237458, 0.339197, 0.517790", \
           "0.194397, 0.199314, 0.213730, 0.234219, 0.258098, 0.359188, 0.538402" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032461, 0.039533, 0.064892, 0.108460, 0.162358, 0.386860, 0.804591", \
           "0.032453, 0.039414, 0.064784, 0.108530, 0.163733, 0.395903, 0.803640", \
           "0.032751, 0.039440, 0.065240, 0.109407, 0.164969, 0.392786, 0.791507", \
           "0.032336, 0.039437, 0.064946, 0.109485, 0.162853, 0.391249, 0.791607", \
           "0.032091, 0.039618, 0.064753, 0.108424, 0.165582, 0.396421, 0.795118", \
           "0.032867, 0.040273, 0.065799, 0.109640, 0.164650, 0.400255, 0.796551", \
           "0.032784, 0.039278, 0.065524, 0.108736, 0.165077, 0.394304, 0.807221" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032461, 0.039533, 0.064892, 0.108460, 0.162358, 0.386860, 0.804591", \
           "0.032453, 0.039414, 0.064784, 0.108530, 0.163733, 0.395903, 0.803640", \
           "0.032751, 0.039440, 0.065240, 0.109407, 0.164969, 0.392786, 0.791507", \
           "0.032336, 0.039437, 0.064946, 0.109485, 0.162853, 0.391249, 0.791607", \
           "0.032091, 0.039618, 0.064753, 0.108424, 0.165582, 0.396421, 0.795118", \
           "0.032867, 0.040273, 0.065799, 0.109640, 0.164650, 0.400255, 0.796551", \
           "0.032784, 0.039278, 0.065524, 0.108736, 0.165077, 0.394304, 0.807221" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.136565, 0.143121, 0.161824, 0.187875, 0.217688, 0.342894, 0.561597", \
           "0.138080, 0.144716, 0.163170, 0.189246, 0.219134, 0.344615, 0.563913", \
           "0.145144, 0.151326, 0.170366, 0.196318, 0.226373, 0.351397, 0.571071", \
           "0.159616, 0.166292, 0.184804, 0.211003, 0.241160, 0.366210, 0.585040", \
           "0.180221, 0.186704, 0.205491, 0.231681, 0.261668, 0.386564, 0.607066", \
           "0.202325, 0.208728, 0.227439, 0.253474, 0.283343, 0.409672, 0.629553", \
           "0.225472, 0.231985, 0.250618, 0.276452, 0.305670, 0.430115, 0.650912" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.116081, 0.121653, 0.137550, 0.159694, 0.185034, 0.291460, 0.477358", \
           "0.117368, 0.123009, 0.138695, 0.160859, 0.186264, 0.292923, 0.479326", \
           "0.123372, 0.128627, 0.144811, 0.166871, 0.192417, 0.298687, 0.485410", \
           "0.135674, 0.141349, 0.157083, 0.179353, 0.204986, 0.311278, 0.497284", \
           "0.153188, 0.158698, 0.174667, 0.196929, 0.222417, 0.328580, 0.516006", \
           "0.171977, 0.177419, 0.193323, 0.215453, 0.240842, 0.348221, 0.535120", \
           "0.191651, 0.197187, 0.213025, 0.234984, 0.259820, 0.365598, 0.553276" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034610, 0.044446, 0.070838, 0.110823, 0.162071, 0.399221, 0.805182", \
           "0.035251, 0.044426, 0.068766, 0.109394, 0.162253, 0.395072, 0.786947", \
           "0.035183, 0.042291, 0.071366, 0.110846, 0.160232, 0.397659, 0.786554", \
           "0.036902, 0.045060, 0.070947, 0.110204, 0.160049, 0.389461, 0.804988", \
           "0.035479, 0.042631, 0.069171, 0.107929, 0.159217, 0.392241, 0.798392", \
           "0.036176, 0.044560, 0.071147, 0.112179, 0.167444, 0.394216, 0.788865", \
           "0.035106, 0.042347, 0.066521, 0.109366, 0.164206, 0.391650, 0.796219" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034610, 0.044446, 0.070838, 0.110823, 0.162071, 0.399221, 0.805182", \
           "0.035251, 0.044426, 0.068766, 0.109394, 0.162253, 0.395072, 0.786947", \
           "0.035183, 0.042291, 0.071366, 0.110846, 0.160232, 0.397659, 0.786554", \
           "0.036902, 0.045060, 0.070947, 0.110204, 0.160049, 0.389461, 0.804988", \
           "0.035479, 0.042631, 0.069171, 0.107929, 0.159217, 0.392241, 0.798392", \
           "0.036176, 0.044560, 0.071147, 0.112179, 0.167444, 0.394216, 0.788865", \
           "0.035106, 0.042347, 0.066521, 0.109366, 0.164206, 0.391650, 0.796219" \
         );
        }
      }
      timing() {
        related_pin : "TWENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.178757, 0.184711, 0.201736, 0.226083, 0.253715, 0.374585, 0.586422", \
           "0.180468, 0.186426, 0.203433, 0.227362, 0.255435, 0.376296, 0.588146", \
           "0.188049, 0.193850, 0.210873, 0.234814, 0.262849, 0.383484, 0.595283", \
           "0.204089, 0.209758, 0.226830, 0.250856, 0.278852, 0.399395, 0.609272", \
           "0.224886, 0.230676, 0.247547, 0.271320, 0.299208, 0.420631, 0.633258", \
           "0.248323, 0.254242, 0.271127, 0.295237, 0.323145, 0.442837, 0.652947", \
           "0.272484, 0.278269, 0.295230, 0.319334, 0.347427, 0.466357, 0.677197" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.151944, 0.157005, 0.171475, 0.192171, 0.215658, 0.318398, 0.498459", \
           "0.153398, 0.158462, 0.172918, 0.193258, 0.217120, 0.319851, 0.499924", \
           "0.159842, 0.164772, 0.179242, 0.199592, 0.223421, 0.325961, 0.505990", \
           "0.173476, 0.178294, 0.192805, 0.213227, 0.237024, 0.339486, 0.517881", \
           "0.191153, 0.196075, 0.210415, 0.230622, 0.254327, 0.357536, 0.538269", \
           "0.211074, 0.216106, 0.230458, 0.250951, 0.274674, 0.376412, 0.555005", \
           "0.231612, 0.236529, 0.250945, 0.271434, 0.295313, 0.396403, 0.575617" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032461, 0.039533, 0.064892, 0.108460, 0.162358, 0.386860, 0.804591", \
           "0.032453, 0.039414, 0.064784, 0.108530, 0.163733, 0.395903, 0.803640", \
           "0.032751, 0.039440, 0.065240, 0.109407, 0.164969, 0.392786, 0.791507", \
           "0.032336, 0.039437, 0.064946, 0.109485, 0.162853, 0.391249, 0.791607", \
           "0.032091, 0.039618, 0.064753, 0.108424, 0.165582, 0.396421, 0.795118", \
           "0.032867, 0.040273, 0.065799, 0.109640, 0.164650, 0.400255, 0.796551", \
           "0.032784, 0.039278, 0.065524, 0.108736, 0.165077, 0.394304, 0.807221" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032461, 0.039533, 0.064892, 0.108460, 0.162358, 0.386860, 0.804591", \
           "0.032453, 0.039414, 0.064784, 0.108530, 0.163733, 0.395903, 0.803640", \
           "0.032751, 0.039440, 0.065240, 0.109407, 0.164969, 0.392786, 0.791507", \
           "0.032336, 0.039437, 0.064946, 0.109485, 0.162853, 0.391249, 0.791607", \
           "0.032091, 0.039618, 0.064753, 0.108424, 0.165582, 0.396421, 0.795118", \
           "0.032867, 0.040273, 0.065799, 0.109640, 0.164650, 0.400255, 0.796551", \
           "0.032784, 0.039278, 0.065524, 0.108736, 0.165077, 0.394304, 0.807221" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.179248, 0.185804, 0.204506, 0.230558, 0.260370, 0.385577, 0.604280", \
           "0.180763, 0.187398, 0.205853, 0.231929, 0.261817, 0.387298, 0.606595", \
           "0.187826, 0.194008, 0.213048, 0.239001, 0.269055, 0.394079, 0.613753", \
           "0.202299, 0.208975, 0.227486, 0.253685, 0.283843, 0.408892, 0.627723", \
           "0.222903, 0.229386, 0.248173, 0.274363, 0.304350, 0.429247, 0.649748", \
           "0.245008, 0.251411, 0.270121, 0.296156, 0.326025, 0.452354, 0.672235", \
           "0.268155, 0.274667, 0.293300, 0.319135, 0.348353, 0.472798, 0.693595" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.152361, 0.157933, 0.173830, 0.195974, 0.221315, 0.327740, 0.513638", \
           "0.153648, 0.159289, 0.174975, 0.197139, 0.222544, 0.329203, 0.515606", \
           "0.159652, 0.164907, 0.181091, 0.203151, 0.228697, 0.334968, 0.521690", \
           "0.171954, 0.177629, 0.193363, 0.215633, 0.241266, 0.347558, 0.533565", \
           "0.189468, 0.194978, 0.210947, 0.233209, 0.258698, 0.364860, 0.552286", \
           "0.208257, 0.213699, 0.229603, 0.251733, 0.277122, 0.384501, 0.571400", \
           "0.227932, 0.233467, 0.249305, 0.271264, 0.296100, 0.401878, 0.589556" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034610, 0.044446, 0.070838, 0.110823, 0.162071, 0.399221, 0.805182", \
           "0.035251, 0.044426, 0.068766, 0.109394, 0.162253, 0.395072, 0.786947", \
           "0.035183, 0.042291, 0.071366, 0.110846, 0.160232, 0.397659, 0.786554", \
           "0.036902, 0.045060, 0.070947, 0.110204, 0.160049, 0.389461, 0.804988", \
           "0.035479, 0.042631, 0.069171, 0.107929, 0.159217, 0.392241, 0.798392", \
           "0.036176, 0.044560, 0.071147, 0.112179, 0.167444, 0.394216, 0.788865", \
           "0.035106, 0.042347, 0.066521, 0.109366, 0.164206, 0.391650, 0.796219" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.034610, 0.044446, 0.070838, 0.110823, 0.162071, 0.399221, 0.805182", \
           "0.035251, 0.044426, 0.068766, 0.109394, 0.162253, 0.395072, 0.786947", \
           "0.035183, 0.042291, 0.071366, 0.110846, 0.160232, 0.397659, 0.786554", \
           "0.036902, 0.045060, 0.070947, 0.110204, 0.160049, 0.389461, 0.804988", \
           "0.035479, 0.042631, 0.069171, 0.107929, 0.159217, 0.392241, 0.798392", \
           "0.036176, 0.044560, 0.071147, 0.112179, 0.167444, 0.394216, 0.788865", \
           "0.035106, 0.042347, 0.066521, 0.109366, 0.164206, 0.391650, 0.796219" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.248548, 0.254502, 0.271526, 0.295873, 0.323506, 0.444376, 0.656213", \
           "0.250841, 0.256799, 0.273806, 0.297736, 0.325809, 0.446669, 0.658520", \
           "0.260137, 0.265937, 0.282961, 0.306902, 0.334937, 0.455571, 0.667370", \
           "0.278072, 0.283741, 0.300812, 0.324838, 0.352834, 0.473378, 0.683255", \
           "0.299469, 0.305259, 0.322129, 0.345903, 0.373791, 0.495214, 0.707841", \
           "0.322607, 0.328527, 0.345411, 0.369521, 0.397430, 0.517122, 0.727232", \
           "0.346735, 0.352519, 0.369480, 0.393584, 0.421678, 0.540607, 0.751447" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.211266, 0.216326, 0.230797, 0.251492, 0.274980, 0.377719, 0.557781", \
           "0.213215, 0.218279, 0.232735, 0.253075, 0.276938, 0.379669, 0.559742", \
           "0.221117, 0.226047, 0.240517, 0.260867, 0.284696, 0.387236, 0.567265", \
           "0.236361, 0.241179, 0.255690, 0.276112, 0.299909, 0.402371, 0.580766", \
           "0.254548, 0.259470, 0.273810, 0.294017, 0.317722, 0.420932, 0.601665", \
           "0.274216, 0.279248, 0.293600, 0.314093, 0.337815, 0.439553, 0.618147", \
           "0.294725, 0.299641, 0.314058, 0.334547, 0.358426, 0.459516, 0.638730" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.041382, 0.048897, 0.076808, 0.124691, 0.183010, 0.424602, 0.854253", \
           "0.041002, 0.048604, 0.077405, 0.124253, 0.183497, 0.421403, 0.856098", \
           "0.041289, 0.049050, 0.078673, 0.126191, 0.182918, 0.425174, 0.858901", \
           "0.041148, 0.049673, 0.079764, 0.126133, 0.183464, 0.424737, 0.850945", \
           "0.041617, 0.049858, 0.077984, 0.124995, 0.183782, 0.421666, 0.851498", \
           "0.041622, 0.048759, 0.077386, 0.124521, 0.182289, 0.422961, 0.847993", \
           "0.042204, 0.049566, 0.077256, 0.124987, 0.183820, 0.420717, 0.855981" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.041382, 0.048897, 0.076808, 0.124691, 0.183010, 0.424602, 0.854253", \
           "0.041002, 0.048604, 0.077405, 0.124253, 0.183497, 0.421403, 0.856098", \
           "0.041289, 0.049050, 0.078673, 0.126191, 0.182918, 0.425174, 0.858901", \
           "0.041148, 0.049673, 0.079764, 0.126133, 0.183464, 0.424737, 0.850945", \
           "0.041617, 0.049858, 0.077984, 0.124995, 0.183782, 0.421666, 0.851498", \
           "0.041622, 0.048759, 0.077386, 0.124521, 0.182289, 0.422961, 0.847993", \
           "0.042204, 0.049566, 0.077256, 0.124987, 0.183820, 0.420717, 0.855981" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.252647, 0.259203, 0.277906, 0.303957, 0.333769, 0.458976, 0.677679", \
           "0.254771, 0.261407, 0.279861, 0.305937, 0.335825, 0.461307, 0.680604", \
           "0.264008, 0.270189, 0.289230, 0.315182, 0.345236, 0.470261, 0.689935", \
           "0.282427, 0.289103, 0.307614, 0.333814, 0.363971, 0.489020, 0.707851", \
           "0.309029, 0.315512, 0.334299, 0.360489, 0.390476, 0.515372, 0.735874", \
           "0.341025, 0.347428, 0.366139, 0.392174, 0.422043, 0.548372, 0.768253", \
           "0.374963, 0.381476, 0.400109, 0.425943, 0.455161, 0.579606, 0.800403" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.214750, 0.220322, 0.236220, 0.258363, 0.283704, 0.390130, 0.576027", \
           "0.216556, 0.222196, 0.237882, 0.260047, 0.285452, 0.392111, 0.578513", \
           "0.224406, 0.229661, 0.245845, 0.267905, 0.293451, 0.399722, 0.586444", \
           "0.240063, 0.245738, 0.261472, 0.283742, 0.309375, 0.415667, 0.601674", \
           "0.262675, 0.268185, 0.284154, 0.306416, 0.331905, 0.438067, 0.625493", \
           "0.289872, 0.295314, 0.311218, 0.333348, 0.358737, 0.466116, 0.653015", \
           "0.318719, 0.324254, 0.340093, 0.362052, 0.386887, 0.492665, 0.680343" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.042257, 0.049573, 0.076283, 0.120130, 0.174650, 0.405641, 0.817446", \
           "0.042033, 0.049408, 0.075988, 0.120457, 0.174569, 0.405700, 0.808527", \
           "0.042276, 0.049851, 0.076128, 0.120370, 0.175102, 0.407300, 0.816028", \
           "0.042478, 0.049970, 0.076903, 0.120404, 0.174913, 0.406684, 0.814138", \
           "0.042481, 0.049640, 0.076420, 0.120510, 0.174807, 0.406527, 0.813380", \
           "0.042182, 0.049886, 0.076037, 0.120673, 0.175478, 0.405679, 0.819847", \
           "0.042672, 0.049721, 0.076759, 0.120147, 0.174549, 0.406521, 0.815990" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.042257, 0.049573, 0.076283, 0.120130, 0.174650, 0.405641, 0.817446", \
           "0.042033, 0.049408, 0.075988, 0.120457, 0.174569, 0.405700, 0.808527", \
           "0.042276, 0.049851, 0.076128, 0.120370, 0.175102, 0.407300, 0.816028", \
           "0.042478, 0.049970, 0.076903, 0.120404, 0.174913, 0.406684, 0.814138", \
           "0.042481, 0.049640, 0.076420, 0.120510, 0.174807, 0.406527, 0.813380", \
           "0.042182, 0.049886, 0.076037, 0.120673, 0.175478, 0.405679, 0.819847", \
           "0.042672, 0.049721, 0.076759, 0.120147, 0.174549, 0.406521, 0.815990" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "WENB";
        when : "DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625", \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625", \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625", \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625", \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625", \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625", \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836", \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836", \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836", \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836", \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836", \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836", \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TWENB";
        when : "DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625", \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625", \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625", \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625", \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625", \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625", \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836", \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836", \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836", \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836", \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836", \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836", \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENB";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625", \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625", \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625", \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625", \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625", \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625", \
           "0.200422, 0.200446, 0.200530, 0.200662, 0.200818, 0.201476, 0.202625" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836", \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836", \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836", \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836", \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836", \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836", \
           "0.227633, 0.227657, 0.227741, 0.227873, 0.228028, 0.228687, 0.229836" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.040084, 0.040089, 0.040106, 0.040132, 0.040164, 0.040295, 0.040525", \
           "0.040084, 0.040089, 0.040106, 0.040132, 0.040164, 0.040295, 0.040525", \
           "0.040084, 0.040089, 0.040106, 0.040132, 0.040164, 0.040295, 0.040525", \
           "0.040084, 0.040089, 0.040106, 0.040132, 0.040164, 0.040295, 0.040525", \
           "0.040084, 0.040089, 0.040106, 0.040132, 0.040164, 0.040295, 0.040525", \
           "0.040084, 0.040089, 0.040106, 0.040132, 0.040164, 0.040295, 0.040525", \
           "0.040084, 0.040089, 0.040106, 0.040132, 0.040164, 0.040295, 0.040525" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.045527, 0.045531, 0.045548, 0.045575, 0.045606, 0.045737, 0.045967", \
           "0.045527, 0.045531, 0.045548, 0.045575, 0.045606, 0.045737, 0.045967", \
           "0.045527, 0.045531, 0.045548, 0.045575, 0.045606, 0.045737, 0.045967", \
           "0.045527, 0.045531, 0.045548, 0.045575, 0.045606, 0.045737, 0.045967", \
           "0.045527, 0.045531, 0.045548, 0.045575, 0.045606, 0.045737, 0.045967", \
           "0.045527, 0.045531, 0.045548, 0.045575, 0.045606, 0.045737, 0.045967", \
           "0.045527, 0.045531, 0.045548, 0.045575, 0.045606, 0.045737, 0.045967" \
         );
        }
      }
      timing() {
        related_pin : "TENB";
        timing_type : combinational;
        timing_sense : negative_unate;
        when : "DFTRAMBYP & !WENB & TWENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && WENB == 1'b0 && TWENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.343328, 0.349282, 0.366306, 0.390654, 0.418286, 0.539156, 0.750993", \
           "0.345415, 0.351372, 0.368380, 0.392309, 0.420382, 0.541242, 0.753093", \
           "0.354326, 0.360126, 0.377150, 0.401091, 0.429125, 0.549760, 0.761559", \
           "0.372554, 0.378223, 0.395295, 0.419321, 0.447317, 0.567860, 0.777737", \
           "0.396791, 0.402582, 0.419452, 0.443225, 0.471114, 0.592536, 0.805163", \
           "0.424844, 0.430764, 0.447648, 0.471758, 0.499667, 0.619358, 0.829469", \
           "0.453115, 0.458900, 0.475860, 0.499964, 0.528058, 0.646987, 0.857827" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.291829, 0.296890, 0.311360, 0.332056, 0.355543, 0.458283, 0.638344", \
           "0.293602, 0.298667, 0.313123, 0.333463, 0.357325, 0.460056, 0.640129", \
           "0.301177, 0.306107, 0.320577, 0.340927, 0.364756, 0.467296, 0.647325", \
           "0.316671, 0.321490, 0.336001, 0.356423, 0.380220, 0.482681, 0.661077", \
           "0.337273, 0.342194, 0.356534, 0.376741, 0.400446, 0.503656, 0.684389", \
           "0.361117, 0.366149, 0.380501, 0.400994, 0.424717, 0.526455, 0.705048", \
           "0.385148, 0.390065, 0.404481, 0.424970, 0.448849, 0.549939, 0.729153" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.041398, 0.048626, 0.077080, 0.124574, 0.182745, 0.421831, 0.849204", \
           "0.040948, 0.048707, 0.076953, 0.124674, 0.182469, 0.423391, 0.849802", \
           "0.040922, 0.048762, 0.076918, 0.124728, 0.182628, 0.423503, 0.837455", \
           "0.041095, 0.048691, 0.077014, 0.124774, 0.182122, 0.424538, 0.849170", \
           "0.040909, 0.048752, 0.077135, 0.124753, 0.182198, 0.423304, 0.843304", \
           "0.041014, 0.048712, 0.077101, 0.125585, 0.182275, 0.422145, 0.826736", \
           "0.041287, 0.049503, 0.078149, 0.125482, 0.183777, 0.428420, 0.849615" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.041398, 0.048626, 0.077080, 0.124574, 0.182745, 0.421831, 0.849204", \
           "0.040948, 0.048707, 0.076953, 0.124674, 0.182469, 0.423391, 0.849802", \
           "0.040922, 0.048762, 0.076918, 0.124728, 0.182628, 0.423503, 0.837455", \
           "0.041095, 0.048691, 0.077014, 0.124774, 0.182122, 0.424538, 0.849170", \
           "0.040909, 0.048752, 0.077135, 0.124753, 0.182198, 0.423304, 0.843304", \
           "0.041014, 0.048712, 0.077101, 0.125585, 0.182275, 0.422145, 0.826736", \
           "0.041287, 0.049503, 0.078149, 0.125482, 0.183777, 0.428420, 0.849615" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.351859, 0.358415, 0.377118, 0.403169, 0.432982, 0.558188, 0.776891", \
           "0.354106, 0.360742, 0.379196, 0.405272, 0.435160, 0.560642, 0.779939", \
           "0.363395, 0.369577, 0.388617, 0.414569, 0.444624, 0.569648, 0.789322", \
           "0.381308, 0.387984, 0.406496, 0.432695, 0.462852, 0.587901, 0.806732", \
           "0.403854, 0.410337, 0.429124, 0.455314, 0.485301, 0.610198, 0.830699", \
           "0.429165, 0.435568, 0.454278, 0.480313, 0.510183, 0.636511, 0.856393", \
           "0.455971, 0.462483, 0.481116, 0.506951, 0.536169, 0.660613, 0.881411" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.299080, 0.304653, 0.320550, 0.342694, 0.368034, 0.474460, 0.660357", \
           "0.300991, 0.306631, 0.322317, 0.344482, 0.369886, 0.476545, 0.662948", \
           "0.308886, 0.314140, 0.330324, 0.352384, 0.377930, 0.484201, 0.670924", \
           "0.324112, 0.329787, 0.345521, 0.367791, 0.393424, 0.499716, 0.685723", \
           "0.343276, 0.348787, 0.364755, 0.387017, 0.412506, 0.518668, 0.706094", \
           "0.364790, 0.370233, 0.386137, 0.408266, 0.433655, 0.541035, 0.727934", \
           "0.387575, 0.393111, 0.408949, 0.430908, 0.455743, 0.561521, 0.749199" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.043094, 0.050599, 0.077353, 0.121361, 0.175554, 0.406760, 0.813921", \
           "0.042151, 0.049564, 0.076096, 0.120535, 0.175048, 0.407489, 0.816667", \
           "0.042351, 0.049508, 0.076189, 0.120800, 0.175117, 0.407611, 0.821817", \
           "0.042216, 0.049599, 0.076340, 0.121049, 0.174841, 0.407280, 0.807936", \
           "0.042187, 0.049516, 0.076060, 0.120687, 0.175077, 0.407157, 0.815517", \
           "0.042317, 0.049500, 0.076081, 0.120454, 0.175249, 0.408582, 0.804751", \
           "0.042384, 0.049845, 0.076571, 0.120716, 0.175139, 0.407489, 0.805982" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.043094, 0.050599, 0.077353, 0.121361, 0.175554, 0.406760, 0.813921", \
           "0.042151, 0.049564, 0.076096, 0.120535, 0.175048, 0.407489, 0.816667", \
           "0.042351, 0.049508, 0.076189, 0.120800, 0.175117, 0.407611, 0.821817", \
           "0.042216, 0.049599, 0.076340, 0.121049, 0.174841, 0.407280, 0.807936", \
           "0.042187, 0.049516, 0.076060, 0.120687, 0.175077, 0.407157, 0.815517", \
           "0.042317, 0.049500, 0.076081, 0.120454, 0.175249, 0.408582, 0.804751", \
           "0.042384, 0.049845, 0.076571, 0.120716, 0.175139, 0.407489, 0.805982" \
         );
        }
      }
      timing() {
        related_pin : "TENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & WENB & !TWENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && WENB == 1'b1 && TWENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.372671, 0.378625, 0.395650, 0.419997, 0.447629, 0.568499, 0.780336", \
           "0.374891, 0.380849, 0.397856, 0.421786, 0.449859, 0.570719, 0.782570", \
           "0.384289, 0.390089, 0.407113, 0.431054, 0.459088, 0.579723, 0.791522", \
           "0.402530, 0.408199, 0.425271, 0.449296, 0.477293, 0.597836, 0.807713", \
           "0.424937, 0.430727, 0.447597, 0.471371, 0.499259, 0.620682, 0.833309", \
           "0.450045, 0.455965, 0.472849, 0.496959, 0.524868, 0.644560, 0.854670", \
           "0.476490, 0.482274, 0.499235, 0.523339, 0.551432, 0.670362, 0.881202" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.316771, 0.321832, 0.336302, 0.356997, 0.380485, 0.483224, 0.663286", \
           "0.318658, 0.323722, 0.338178, 0.358518, 0.382380, 0.485111, 0.665184", \
           "0.326646, 0.331576, 0.346046, 0.366396, 0.390225, 0.492765, 0.672794", \
           "0.342150, 0.346969, 0.361480, 0.381902, 0.405699, 0.508161, 0.686556", \
           "0.361196, 0.366118, 0.380458, 0.400665, 0.424370, 0.527579, 0.708313", \
           "0.382538, 0.387570, 0.401922, 0.422415, 0.446138, 0.547876, 0.726469", \
           "0.405016, 0.409933, 0.424349, 0.444838, 0.468717, 0.569807, 0.749022" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.041135, 0.048837, 0.077513, 0.124811, 0.182911, 0.420048, 0.845634", \
           "0.041135, 0.048716, 0.077337, 0.124461, 0.182271, 0.422997, 0.859006", \
           "0.041068, 0.048809, 0.077177, 0.124580, 0.181930, 0.425932, 0.841204", \
           "0.041174, 0.048692, 0.077007, 0.124581, 0.181862, 0.421199, 0.859574", \
           "0.041091, 0.048725, 0.077173, 0.124947, 0.182494, 0.419884, 0.857660", \
           "0.041170, 0.048769, 0.076984, 0.125021, 0.182789, 0.424078, 0.850890", \
           "0.041401, 0.049065, 0.077325, 0.124697, 0.183790, 0.423825, 0.855862" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.041135, 0.048837, 0.077513, 0.124811, 0.182911, 0.420048, 0.845634", \
           "0.041135, 0.048716, 0.077337, 0.124461, 0.182271, 0.422997, 0.859006", \
           "0.041068, 0.048809, 0.077177, 0.124580, 0.181930, 0.425932, 0.841204", \
           "0.041174, 0.048692, 0.077007, 0.124581, 0.181862, 0.421199, 0.859574", \
           "0.041091, 0.048725, 0.077173, 0.124947, 0.182494, 0.419884, 0.857660", \
           "0.041170, 0.048769, 0.076984, 0.125021, 0.182789, 0.424078, 0.850890", \
           "0.041401, 0.049065, 0.077325, 0.124697, 0.183790, 0.423825, 0.855862" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.378408, 0.384964, 0.403667, 0.429718, 0.459530, 0.584737, 0.803440", \
           "0.380436, 0.387072, 0.405526, 0.431602, 0.461490, 0.586971, 0.806269", \
           "0.389406, 0.395588, 0.414629, 0.440581, 0.470635, 0.595660, 0.815333", \
           "0.407243, 0.413920, 0.432431, 0.458630, 0.488787, 0.613837, 0.832668", \
           "0.431287, 0.437770, 0.456557, 0.482747, 0.512734, 0.637631, 0.858132", \
           "0.459112, 0.465515, 0.484225, 0.510260, 0.540130, 0.666458, 0.886339", \
           "0.487616, 0.494129, 0.512762, 0.538596, 0.567814, 0.692259, 0.913056" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.321647, 0.327219, 0.343117, 0.365260, 0.390601, 0.497026, 0.682924", \
           "0.323371, 0.329011, 0.344697, 0.366862, 0.392267, 0.498926, 0.685329", \
           "0.330995, 0.336250, 0.352434, 0.374494, 0.400040, 0.506311, 0.693033", \
           "0.346157, 0.351832, 0.367566, 0.389836, 0.415469, 0.521761, 0.707768", \
           "0.366594, 0.372105, 0.388073, 0.410335, 0.435824, 0.541986, 0.729412", \
           "0.390245, 0.395688, 0.411592, 0.433721, 0.459110, 0.566490, 0.753389", \
           "0.414474, 0.420009, 0.435847, 0.457807, 0.482642, 0.588420, 0.776098" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.042108, 0.049618, 0.076212, 0.120269, 0.174650, 0.408664, 0.833803", \
           "0.042256, 0.049576, 0.076115, 0.121318, 0.175203, 0.407512, 0.808433", \
           "0.042259, 0.049578, 0.076143, 0.121008, 0.175111, 0.405373, 0.805841", \
           "0.042083, 0.049503, 0.076238, 0.120547, 0.174721, 0.408045, 0.805816", \
           "0.043549, 0.049573, 0.075990, 0.120819, 0.175056, 0.408984, 0.809507", \
           "0.042140, 0.049442, 0.076306, 0.121046, 0.175420, 0.406375, 0.792382", \
           "0.043687, 0.049576, 0.077960, 0.122192, 0.175796, 0.409456, 0.819867" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.042108, 0.049618, 0.076212, 0.120269, 0.174650, 0.408664, 0.833803", \
           "0.042256, 0.049576, 0.076115, 0.121318, 0.175203, 0.407512, 0.808433", \
           "0.042259, 0.049578, 0.076143, 0.121008, 0.175111, 0.405373, 0.805841", \
           "0.042083, 0.049503, 0.076238, 0.120547, 0.174721, 0.408045, 0.805816", \
           "0.043549, 0.049573, 0.075990, 0.120819, 0.175056, 0.408984, 0.809507", \
           "0.042140, 0.049442, 0.076306, 0.121046, 0.175420, 0.406375, 0.792382", \
           "0.043687, 0.049576, 0.077960, 0.122192, 0.175796, 0.409456, 0.819867" \
         );
        }
      }
    }
    bus(AYB) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.544800;
      timing() {
        related_pin : "AB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.139959, 0.145913, 0.162937, 0.187285, 0.214917, 0.335787, 0.547624", \
           "0.141701, 0.147659, 0.164666, 0.188595, 0.216668, 0.337529, 0.549379", \
           "0.149502, 0.155302, 0.172326, 0.196267, 0.224301, 0.344936, 0.556735", \
           "0.166280, 0.171949, 0.189020, 0.213046, 0.241042, 0.361586, 0.571463", \
           "0.188911, 0.194701, 0.211571, 0.235345, 0.263233, 0.384656, 0.597283", \
           "0.215496, 0.221416, 0.238301, 0.262410, 0.290319, 0.410011, 0.620121", \
           "0.243562, 0.249347, 0.266307, 0.290412, 0.318505, 0.437434, 0.648274" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.118965, 0.124026, 0.138497, 0.159192, 0.182680, 0.285419, 0.465481", \
           "0.120446, 0.125510, 0.139966, 0.160306, 0.184168, 0.286899, 0.466972", \
           "0.127077, 0.132007, 0.146477, 0.166827, 0.190656, 0.293196, 0.473225", \
           "0.141338, 0.146156, 0.160667, 0.181089, 0.204886, 0.307348, 0.485743", \
           "0.160574, 0.165496, 0.179836, 0.200043, 0.223748, 0.326957, 0.507690", \
           "0.183172, 0.188203, 0.202556, 0.223049, 0.246771, 0.348509, 0.527103", \
           "0.207028, 0.211945, 0.226361, 0.246850, 0.270729, 0.371819, 0.551033" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.031183, 0.037874, 0.062807, 0.105099, 0.157595, 0.374546, 0.767169", \
           "0.031329, 0.038067, 0.062849, 0.105273, 0.157626, 0.374681, 0.767204", \
           "0.031216, 0.037949, 0.062886, 0.105457, 0.157730, 0.380916, 0.768579", \
           "0.031264, 0.038155, 0.062605, 0.105211, 0.157880, 0.380834, 0.766246", \
           "0.031052, 0.037859, 0.062865, 0.105678, 0.158218, 0.381435, 0.764632", \
           "0.031259, 0.037794, 0.062996, 0.105317, 0.158103, 0.382790, 0.762553", \
           "0.031400, 0.038282, 0.063101, 0.105298, 0.157409, 0.379890, 0.766714" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.031183, 0.037874, 0.062807, 0.105099, 0.157595, 0.374546, 0.767169", \
           "0.031329, 0.038067, 0.062849, 0.105273, 0.157626, 0.374681, 0.767204", \
           "0.031216, 0.037949, 0.062886, 0.105457, 0.157730, 0.380916, 0.768579", \
           "0.031264, 0.038155, 0.062605, 0.105211, 0.157880, 0.380834, 0.766246", \
           "0.031052, 0.037859, 0.062865, 0.105678, 0.158218, 0.381435, 0.764632", \
           "0.031259, 0.037794, 0.062996, 0.105317, 0.158103, 0.382790, 0.762553", \
           "0.031400, 0.038282, 0.063101, 0.105298, 0.157409, 0.379890, 0.766714" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.144564, 0.151120, 0.169823, 0.195874, 0.225686, 0.350893, 0.569596", \
           "0.146059, 0.152695, 0.171149, 0.197225, 0.227113, 0.352594, 0.571892", \
           "0.153023, 0.159204, 0.178245, 0.204197, 0.234251, 0.359276, 0.578950", \
           "0.167110, 0.173786, 0.192298, 0.218497, 0.248654, 0.373703, 0.592534", \
           "0.188479, 0.194962, 0.213748, 0.239939, 0.269925, 0.394822, 0.615323", \
           "0.212711, 0.219114, 0.237824, 0.263859, 0.293728, 0.420057, 0.639938", \
           "0.237589, 0.244102, 0.262735, 0.288569, 0.317787, 0.442232, 0.663029" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.122879, 0.128452, 0.144349, 0.166493, 0.191833, 0.298259, 0.484156", \
           "0.124150, 0.129790, 0.145476, 0.167641, 0.193046, 0.299705, 0.486108", \
           "0.130069, 0.135324, 0.151508, 0.173567, 0.199114, 0.305384, 0.492107", \
           "0.142043, 0.147718, 0.163453, 0.185722, 0.211356, 0.317648, 0.503654", \
           "0.160207, 0.165718, 0.181686, 0.203948, 0.229437, 0.335599, 0.523025", \
           "0.180804, 0.186247, 0.202151, 0.224280, 0.249669, 0.357049, 0.543948", \
           "0.201951, 0.207486, 0.223324, 0.245284, 0.270119, 0.375897, 0.563575" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032965, 0.040070, 0.065134, 0.108111, 0.159458, 0.386110, 0.778244", \
           "0.033232, 0.040179, 0.065758, 0.108258, 0.159264, 0.384478, 0.778625", \
           "0.033161, 0.040881, 0.064897, 0.108062, 0.161028, 0.385408, 0.779010", \
           "0.033218, 0.040152, 0.065492, 0.107537, 0.161260, 0.385032, 0.779414", \
           "0.033462, 0.040376, 0.065353, 0.107377, 0.159376, 0.385421, 0.774353", \
           "0.033145, 0.040470, 0.065231, 0.107177, 0.159010, 0.383521, 0.771179", \
           "0.033139, 0.040281, 0.065147, 0.107521, 0.158831, 0.382072, 0.776076" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032965, 0.040070, 0.065134, 0.108111, 0.159458, 0.386110, 0.778244", \
           "0.033232, 0.040179, 0.065758, 0.108258, 0.159264, 0.384478, 0.778625", \
           "0.033161, 0.040881, 0.064897, 0.108062, 0.161028, 0.385408, 0.779010", \
           "0.033218, 0.040152, 0.065492, 0.107537, 0.161260, 0.385032, 0.779414", \
           "0.033462, 0.040376, 0.065353, 0.107377, 0.159376, 0.385421, 0.774353", \
           "0.033145, 0.040470, 0.065231, 0.107177, 0.159010, 0.383521, 0.771179", \
           "0.033139, 0.040281, 0.065147, 0.107521, 0.158831, 0.382072, 0.776076" \
         );
        }
      }
      timing() {
        related_pin : "TAB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.195227, 0.201181, 0.218206, 0.242553, 0.270185, 0.391055, 0.602892", \
           "0.196969, 0.202927, 0.219934, 0.243863, 0.271936, 0.392797, 0.604647", \
           "0.204770, 0.210570, 0.227594, 0.251535, 0.279569, 0.400204, 0.612003", \
           "0.221548, 0.227217, 0.244288, 0.268314, 0.296311, 0.416854, 0.626731", \
           "0.244179, 0.249969, 0.266839, 0.290613, 0.318501, 0.439924, 0.652551", \
           "0.270765, 0.276684, 0.293569, 0.317679, 0.345587, 0.465279, 0.675389", \
           "0.298830, 0.304615, 0.321575, 0.345680, 0.373773, 0.492703, 0.703543" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.165943, 0.171004, 0.185475, 0.206170, 0.229658, 0.332397, 0.512459", \
           "0.167424, 0.172488, 0.186944, 0.207284, 0.231146, 0.333877, 0.513950", \
           "0.174055, 0.178985, 0.193455, 0.213805, 0.237634, 0.340174, 0.520203", \
           "0.188316, 0.193134, 0.207645, 0.228067, 0.251864, 0.354326, 0.532721", \
           "0.207552, 0.212474, 0.226814, 0.247021, 0.270726, 0.373935, 0.554668", \
           "0.230150, 0.235181, 0.249534, 0.270027, 0.293749, 0.395487, 0.574081", \
           "0.254006, 0.258923, 0.273339, 0.293828, 0.317707, 0.418797, 0.598011" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.031240, 0.037823, 0.062605, 0.105451, 0.157669, 0.381942, 0.780764", \
           "0.031233, 0.037811, 0.062953, 0.105401, 0.159269, 0.382940, 0.780274", \
           "0.031080, 0.038045, 0.062923, 0.104942, 0.159352, 0.378030, 0.771256", \
           "0.031312, 0.037753, 0.062592, 0.105478, 0.157331, 0.380002, 0.771274", \
           "0.031061, 0.037890, 0.062710, 0.105494, 0.161171, 0.386496, 0.774670", \
           "0.031464, 0.038732, 0.063310, 0.105612, 0.161492, 0.387051, 0.766436", \
           "0.031640, 0.038062, 0.062764, 0.105034, 0.159883, 0.379263, 0.763451" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.031240, 0.037823, 0.062605, 0.105451, 0.157669, 0.381942, 0.780764", \
           "0.031233, 0.037811, 0.062953, 0.105401, 0.159269, 0.382940, 0.780274", \
           "0.031080, 0.038045, 0.062923, 0.104942, 0.159352, 0.378030, 0.771256", \
           "0.031312, 0.037753, 0.062592, 0.105478, 0.157331, 0.380002, 0.771274", \
           "0.031061, 0.037890, 0.062710, 0.105494, 0.161171, 0.386496, 0.774670", \
           "0.031464, 0.038732, 0.063310, 0.105612, 0.161492, 0.387051, 0.766436", \
           "0.031640, 0.038062, 0.062764, 0.105034, 0.159883, 0.379263, 0.763451" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.197057, 0.203613, 0.222316, 0.248367, 0.278180, 0.403386, 0.622089", \
           "0.198552, 0.205188, 0.223642, 0.249718, 0.279606, 0.405087, 0.624385", \
           "0.205516, 0.211698, 0.230738, 0.256690, 0.286745, 0.411769, 0.631443", \
           "0.219603, 0.226280, 0.244791, 0.270990, 0.301147, 0.426197, 0.645028", \
           "0.240972, 0.247455, 0.266242, 0.292432, 0.322419, 0.447316, 0.667817", \
           "0.265204, 0.271607, 0.290318, 0.316353, 0.346222, 0.472551, 0.692432", \
           "0.290083, 0.296595, 0.315228, 0.341062, 0.370281, 0.494725, 0.715523" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.167499, 0.173071, 0.188969, 0.211112, 0.236453, 0.342878, 0.528776", \
           "0.168769, 0.174410, 0.190096, 0.212260, 0.237665, 0.344324, 0.530727", \
           "0.174689, 0.179943, 0.196127, 0.218187, 0.243733, 0.350004, 0.536727", \
           "0.186663, 0.192338, 0.208072, 0.230342, 0.255975, 0.362267, 0.548274", \
           "0.204826, 0.210337, 0.226306, 0.248567, 0.274056, 0.380218, 0.567644", \
           "0.225424, 0.230866, 0.246770, 0.268900, 0.294289, 0.401668, 0.588567", \
           "0.246570, 0.252106, 0.267944, 0.289903, 0.314739, 0.420517, 0.608194" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033361, 0.043585, 0.069316, 0.108326, 0.158541, 0.390704, 0.787593", \
           "0.034039, 0.043274, 0.067006, 0.106589, 0.158394, 0.387196, 0.773202", \
           "0.034271, 0.040782, 0.069426, 0.108448, 0.156656, 0.388903, 0.772457", \
           "0.036054, 0.043785, 0.069511, 0.107579, 0.156006, 0.381527, 0.787353", \
           "0.035157, 0.041033, 0.067983, 0.105034, 0.155045, 0.384586, 0.781922", \
           "0.034963, 0.043210, 0.069383, 0.109511, 0.162946, 0.386773, 0.778000", \
           "0.033765, 0.040911, 0.064810, 0.106592, 0.160328, 0.384599, 0.771874" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033361, 0.043585, 0.069316, 0.108326, 0.158541, 0.390704, 0.787593", \
           "0.034039, 0.043274, 0.067006, 0.106589, 0.158394, 0.387196, 0.773202", \
           "0.034271, 0.040782, 0.069426, 0.108448, 0.156656, 0.388903, 0.772457", \
           "0.036054, 0.043785, 0.069511, 0.107579, 0.156006, 0.381527, 0.787353", \
           "0.035157, 0.041033, 0.067983, 0.105034, 0.155045, 0.384586, 0.781922", \
           "0.034963, 0.043210, 0.069383, 0.109511, 0.162946, 0.386773, 0.778000", \
           "0.033765, 0.040911, 0.064810, 0.106592, 0.160328, 0.384599, 0.771874" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.139269, 0.145223, 0.162248, 0.186595, 0.214227, 0.335097, 0.546934", \
           "0.141563, 0.147521, 0.164528, 0.188457, 0.216530, 0.337391, 0.549241", \
           "0.150859, 0.156659, 0.173682, 0.197623, 0.225658, 0.346293, 0.558092", \
           "0.168793, 0.174462, 0.191534, 0.215560, 0.243556, 0.364099, 0.573976", \
           "0.190190, 0.195981, 0.212851, 0.236624, 0.264513, 0.385935, 0.598562", \
           "0.213329, 0.219248, 0.236133, 0.260243, 0.288151, 0.407843, 0.617953", \
           "0.237457, 0.243241, 0.260202, 0.284306, 0.312399, 0.431329, 0.642169" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.118379, 0.123440, 0.137910, 0.158606, 0.182093, 0.284833, 0.464894", \
           "0.120329, 0.125393, 0.139849, 0.160189, 0.184051, 0.286782, 0.466855", \
           "0.128230, 0.133160, 0.147630, 0.167980, 0.191809, 0.294349, 0.474378", \
           "0.143474, 0.148293, 0.162804, 0.183226, 0.207023, 0.309484, 0.487880", \
           "0.161662, 0.166584, 0.180923, 0.201131, 0.224836, 0.328045, 0.508778", \
           "0.181329, 0.186361, 0.200713, 0.221206, 0.244929, 0.346667, 0.525260", \
           "0.201838, 0.206755, 0.221171, 0.241660, 0.265539, 0.366629, 0.545843" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.031723, 0.039019, 0.062882, 0.105494, 0.156631, 0.380590, 0.778360", \
           "0.032175, 0.039185, 0.065097, 0.105254, 0.156887, 0.383132, 0.777671", \
           "0.031908, 0.038775, 0.063495, 0.106602, 0.157227, 0.382119, 0.774802", \
           "0.031915, 0.038801, 0.063281, 0.104945, 0.157155, 0.377462, 0.772596", \
           "0.031770, 0.038620, 0.063337, 0.105476, 0.157049, 0.383089, 0.782956", \
           "0.032786, 0.040180, 0.063799, 0.106359, 0.162844, 0.379605, 0.774337", \
           "0.031736, 0.038834, 0.063381, 0.107921, 0.160387, 0.381482, 0.774548" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.031723, 0.039019, 0.062882, 0.105494, 0.156631, 0.380590, 0.778360", \
           "0.032175, 0.039185, 0.065097, 0.105254, 0.156887, 0.383132, 0.777671", \
           "0.031908, 0.038775, 0.063495, 0.106602, 0.157227, 0.382119, 0.774802", \
           "0.031915, 0.038801, 0.063281, 0.104945, 0.157155, 0.377462, 0.772596", \
           "0.031770, 0.038620, 0.063337, 0.105476, 0.157049, 0.383089, 0.782956", \
           "0.032786, 0.040180, 0.063799, 0.106359, 0.162844, 0.379605, 0.774337", \
           "0.031736, 0.038834, 0.063381, 0.107921, 0.160387, 0.381482, 0.774548" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.143205, 0.149761, 0.168464, 0.194515, 0.224327, 0.349534, 0.568237", \
           "0.145329, 0.151965, 0.170419, 0.196495, 0.226383, 0.351864, 0.571162", \
           "0.154565, 0.160747, 0.179787, 0.205740, 0.235794, 0.360819, 0.580492", \
           "0.172985, 0.179661, 0.198172, 0.224372, 0.254529, 0.379578, 0.598409", \
           "0.199587, 0.206070, 0.224857, 0.251047, 0.281034, 0.405930, 0.626432", \
           "0.231583, 0.237986, 0.256697, 0.282732, 0.312601, 0.438930, 0.658811", \
           "0.265521, 0.272034, 0.290667, 0.316501, 0.345719, 0.470164, 0.690961" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.121724, 0.127297, 0.143194, 0.165338, 0.190678, 0.297104, 0.483001", \
           "0.123530, 0.129170, 0.144856, 0.167021, 0.192426, 0.299085, 0.485488", \
           "0.131381, 0.136635, 0.152819, 0.174879, 0.200425, 0.306696, 0.493419", \
           "0.147037, 0.152712, 0.168446, 0.190716, 0.216349, 0.322641, 0.508648", \
           "0.169649, 0.175160, 0.191128, 0.213390, 0.238879, 0.345041, 0.532467", \
           "0.196846, 0.202288, 0.218192, 0.240322, 0.265711, 0.373090, 0.559989", \
           "0.225693, 0.231229, 0.247067, 0.269026, 0.293861, 0.399639, 0.587317" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032983, 0.040752, 0.064734, 0.107291, 0.161433, 0.382540, 0.777860", \
           "0.032827, 0.040044, 0.065248, 0.104953, 0.157844, 0.382214, 0.778497", \
           "0.032509, 0.039749, 0.065113, 0.107804, 0.158263, 0.382767, 0.788742", \
           "0.032837, 0.040486, 0.066004, 0.108156, 0.158070, 0.382497, 0.787299", \
           "0.033149, 0.040276, 0.064893, 0.105496, 0.157955, 0.383624, 0.769942", \
           "0.034079, 0.042188, 0.067641, 0.107336, 0.158445, 0.382511, 0.789104", \
           "0.033406, 0.040165, 0.064518, 0.105605, 0.158331, 0.387139, 0.786713" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032983, 0.040752, 0.064734, 0.107291, 0.161433, 0.382540, 0.777860", \
           "0.032827, 0.040044, 0.065248, 0.104953, 0.157844, 0.382214, 0.778497", \
           "0.032509, 0.039749, 0.065113, 0.107804, 0.158263, 0.382767, 0.788742", \
           "0.032837, 0.040486, 0.066004, 0.108156, 0.158070, 0.382497, 0.787299", \
           "0.033149, 0.040276, 0.064893, 0.105496, 0.157955, 0.383624, 0.769942", \
           "0.034079, 0.042188, 0.067641, 0.107336, 0.158445, 0.382511, 0.789104", \
           "0.033406, 0.040165, 0.064518, 0.105605, 0.158331, 0.387139, 0.786713" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "AB";
        when : "DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340", \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340", \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340", \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340", \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340", \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340", \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167", \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167", \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167", \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167", \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167", \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167", \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TAB";
        when : "DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340", \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340", \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340", \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340", \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340", \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340", \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167", \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167", \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167", \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167", \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167", \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167", \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENB";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340", \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340", \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340", \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340", \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340", \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340", \
           "0.368137, 0.368161, 0.368245, 0.368376, 0.368532, 0.369190, 0.370340" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167", \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167", \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167", \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167", \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167", \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167", \
           "0.188964, 0.188988, 0.189072, 0.189204, 0.189359, 0.190018, 0.191167" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.073627, 0.073632, 0.073649, 0.073675, 0.073706, 0.073838, 0.074068", \
           "0.073627, 0.073632, 0.073649, 0.073675, 0.073706, 0.073838, 0.074068", \
           "0.073627, 0.073632, 0.073649, 0.073675, 0.073706, 0.073838, 0.074068", \
           "0.073627, 0.073632, 0.073649, 0.073675, 0.073706, 0.073838, 0.074068", \
           "0.073627, 0.073632, 0.073649, 0.073675, 0.073706, 0.073838, 0.074068", \
           "0.073627, 0.073632, 0.073649, 0.073675, 0.073706, 0.073838, 0.074068", \
           "0.073627, 0.073632, 0.073649, 0.073675, 0.073706, 0.073838, 0.074068" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.037793, 0.037798, 0.037814, 0.037841, 0.037872, 0.038004, 0.038233", \
           "0.037793, 0.037798, 0.037814, 0.037841, 0.037872, 0.038004, 0.038233", \
           "0.037793, 0.037798, 0.037814, 0.037841, 0.037872, 0.038004, 0.038233", \
           "0.037793, 0.037798, 0.037814, 0.037841, 0.037872, 0.038004, 0.038233", \
           "0.037793, 0.037798, 0.037814, 0.037841, 0.037872, 0.038004, 0.038233", \
           "0.037793, 0.037798, 0.037814, 0.037841, 0.037872, 0.038004, 0.038233", \
           "0.037793, 0.037798, 0.037814, 0.037841, 0.037872, 0.038004, 0.038233" \
         );
        }
      }
      pin(AYB[7]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[7] & TAB[7]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[7] == 1'b0 && TAB[7] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.421879, 0.427832, 0.444857, 0.469204, 0.496836, 0.617706, 0.829544", \
             "0.424002, 0.429959, 0.446967, 0.470896, 0.498969, 0.619829, 0.831680", \
             "0.433288, 0.439088, 0.456112, 0.480053, 0.508087, 0.628722, 0.840521", \
             "0.451727, 0.457396, 0.474468, 0.498493, 0.526490, 0.647033, 0.856910", \
             "0.476747, 0.482537, 0.499408, 0.523181, 0.551069, 0.672492, 0.885119", \
             "0.506208, 0.512128, 0.529012, 0.553122, 0.581031, 0.700722, 0.910833", \
             "0.536812, 0.542597, 0.559557, 0.583661, 0.611755, 0.730684, 0.941524" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.358597, 0.363658, 0.378128, 0.398823, 0.422311, 0.525050, 0.705112", \
             "0.360401, 0.365466, 0.379922, 0.400262, 0.424124, 0.526855, 0.706928", \
             "0.368295, 0.373225, 0.387695, 0.408045, 0.431874, 0.534414, 0.714443", \
             "0.383968, 0.388787, 0.403297, 0.423719, 0.447516, 0.549978, 0.728373", \
             "0.405235, 0.410157, 0.424496, 0.444704, 0.468409, 0.571618, 0.752351", \
             "0.430277, 0.435308, 0.449661, 0.470154, 0.493876, 0.595614, 0.774208", \
             "0.456290, 0.461207, 0.475624, 0.496112, 0.519991, 0.621082, 0.800296" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.030996, 0.038012, 0.062593, 0.105491, 0.157290, 0.382866, 0.778199", \
             "0.031443, 0.037950, 0.062979, 0.105570, 0.156618, 0.381734, 0.780972", \
             "0.031099, 0.038100, 0.062833, 0.105261, 0.156687, 0.385188, 0.777172", \
             "0.031589, 0.037900, 0.063004, 0.105237, 0.157331, 0.386379, 0.776193", \
             "0.031237, 0.037985, 0.062819, 0.105134, 0.156989, 0.385851, 0.777401", \
             "0.031096, 0.037885, 0.062854, 0.105287, 0.158932, 0.381577, 0.781459", \
             "0.031185, 0.037973, 0.062599, 0.105626, 0.156677, 0.381591, 0.781671" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.030996, 0.038012, 0.062593, 0.105491, 0.157290, 0.382866, 0.778199", \
             "0.031443, 0.037950, 0.062979, 0.105570, 0.156618, 0.381734, 0.780972", \
             "0.031099, 0.038100, 0.062833, 0.105261, 0.156687, 0.385188, 0.777172", \
             "0.031589, 0.037900, 0.063004, 0.105237, 0.157331, 0.386379, 0.776193", \
             "0.031237, 0.037985, 0.062819, 0.105134, 0.156989, 0.385851, 0.777401", \
             "0.031096, 0.037885, 0.062854, 0.105287, 0.158932, 0.381577, 0.781459", \
             "0.031185, 0.037973, 0.062599, 0.105626, 0.156677, 0.381591, 0.781671" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384352, 0.390908, 0.409611, 0.435662, 0.465475, 0.590681, 0.809384", \
             "0.386612, 0.393248, 0.411702, 0.437778, 0.467666, 0.593147, 0.812445", \
             "0.396167, 0.402349, 0.421389, 0.447342, 0.477396, 0.602421, 0.822094", \
             "0.414175, 0.420851, 0.439362, 0.465562, 0.495719, 0.620768, 0.839599", \
             "0.436883, 0.443366, 0.462153, 0.488343, 0.518330, 0.643226, 0.863728", \
             "0.462114, 0.468517, 0.487227, 0.513262, 0.543131, 0.669460, 0.889341", \
             "0.488555, 0.495067, 0.513701, 0.539535, 0.568753, 0.693198, 0.913995" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.326700, 0.332272, 0.348169, 0.370313, 0.395653, 0.502079, 0.687977", \
             "0.328620, 0.334261, 0.349947, 0.372111, 0.397516, 0.504175, 0.690578", \
             "0.336742, 0.341997, 0.358181, 0.380241, 0.405787, 0.512057, 0.698780", \
             "0.352049, 0.357723, 0.373458, 0.395727, 0.421361, 0.527653, 0.713659", \
             "0.371350, 0.376861, 0.392830, 0.415091, 0.440580, 0.546742, 0.734168", \
             "0.392797, 0.398239, 0.414143, 0.436273, 0.461662, 0.569041, 0.755940", \
             "0.415272, 0.420807, 0.436645, 0.458605, 0.483440, 0.589218, 0.776896" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033067, 0.043654, 0.067295, 0.106310, 0.158301, 0.384867, 0.777481", \
             "0.033576, 0.042267, 0.066031, 0.105608, 0.156593, 0.385890, 0.775362", \
             "0.035536, 0.040845, 0.066998, 0.107210, 0.158262, 0.383223, 0.787170", \
             "0.033128, 0.043105, 0.065449, 0.106723, 0.156033, 0.379062, 0.786445", \
             "0.033542, 0.040686, 0.064994, 0.106958, 0.158220, 0.385345, 0.775841", \
             "0.033451, 0.042668, 0.066759, 0.106132, 0.155790, 0.384125, 0.775988", \
             "0.034405, 0.040541, 0.064814, 0.106566, 0.158623, 0.380844, 0.775472" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033067, 0.043654, 0.067295, 0.106310, 0.158301, 0.384867, 0.777481", \
             "0.033576, 0.042267, 0.066031, 0.105608, 0.156593, 0.385890, 0.775362", \
             "0.035536, 0.040845, 0.066998, 0.107210, 0.158262, 0.383223, 0.787170", \
             "0.033128, 0.043105, 0.065449, 0.106723, 0.156033, 0.379062, 0.786445", \
             "0.033542, 0.040686, 0.064994, 0.106958, 0.158220, 0.385345, 0.775841", \
             "0.033451, 0.042668, 0.066759, 0.106132, 0.155790, 0.384125, 0.775988", \
             "0.034405, 0.040541, 0.064814, 0.106566, 0.158623, 0.380844, 0.775472" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[7] & !TAB[7]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[7] == 1'b1 && TAB[7] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.323567, 0.329521, 0.346545, 0.370892, 0.398525, 0.519395, 0.731232", \
             "0.326013, 0.331971, 0.348978, 0.372908, 0.400981, 0.521841, 0.733692", \
             "0.335471, 0.341272, 0.358295, 0.382236, 0.410271, 0.530906, 0.742705", \
             "0.354077, 0.359746, 0.376818, 0.400843, 0.428840, 0.549383, 0.759260", \
             "0.376697, 0.382488, 0.399358, 0.423131, 0.451020, 0.572442, 0.785070", \
             "0.402028, 0.407948, 0.424832, 0.448942, 0.476851, 0.596542, 0.806653", \
             "0.427655, 0.433440, 0.450400, 0.474505, 0.502598, 0.621527, 0.832367" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275032, 0.280093, 0.294563, 0.315258, 0.338746, 0.441485, 0.621547", \
             "0.277111, 0.282175, 0.296632, 0.316972, 0.340834, 0.443565, 0.623638", \
             "0.285151, 0.290081, 0.304551, 0.324901, 0.348730, 0.451270, 0.631299", \
             "0.300965, 0.305784, 0.320295, 0.340717, 0.364514, 0.466976, 0.645371", \
             "0.320193, 0.325115, 0.339454, 0.359662, 0.383367, 0.486576, 0.667309", \
             "0.341724, 0.346755, 0.361107, 0.381601, 0.405323, 0.507061, 0.685655", \
             "0.363507, 0.368424, 0.382840, 0.403329, 0.427208, 0.528298, 0.707512" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.031102, 0.037584, 0.062532, 0.105470, 0.160394, 0.379080, 0.767367", \
             "0.031049, 0.038344, 0.062803, 0.105265, 0.159484, 0.383605, 0.764994", \
             "0.031146, 0.038104, 0.063030, 0.105217, 0.159399, 0.374539, 0.769426", \
             "0.031176, 0.038423, 0.062861, 0.104996, 0.157868, 0.383464, 0.773900", \
             "0.031453, 0.038218, 0.062519, 0.105401, 0.160040, 0.377038, 0.771723", \
             "0.031438, 0.038142, 0.062466, 0.104556, 0.159484, 0.379677, 0.758609", \
             "0.031458, 0.037858, 0.062784, 0.104942, 0.156849, 0.385949, 0.771644" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.031102, 0.037584, 0.062532, 0.105470, 0.160394, 0.379080, 0.767367", \
             "0.031049, 0.038344, 0.062803, 0.105265, 0.159484, 0.383605, 0.764994", \
             "0.031146, 0.038104, 0.063030, 0.105217, 0.159399, 0.374539, 0.769426", \
             "0.031176, 0.038423, 0.062861, 0.104996, 0.157868, 0.383464, 0.773900", \
             "0.031453, 0.038218, 0.062519, 0.105401, 0.160040, 0.377038, 0.771723", \
             "0.031438, 0.038142, 0.062466, 0.104556, 0.159484, 0.379677, 0.758609", \
             "0.031458, 0.037858, 0.062784, 0.104942, 0.156849, 0.385949, 0.771644" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.347883, 0.354439, 0.373142, 0.399193, 0.429005, 0.554212, 0.772915", \
             "0.349957, 0.356592, 0.375047, 0.401123, 0.431011, 0.556492, 0.775789", \
             "0.359006, 0.365188, 0.384228, 0.410180, 0.440235, 0.565259, 0.784933", \
             "0.377141, 0.383818, 0.402329, 0.428528, 0.458685, 0.583735, 0.802566", \
             "0.402259, 0.408742, 0.427528, 0.453719, 0.483706, 0.608602, 0.829104", \
             "0.431381, 0.437784, 0.456495, 0.482529, 0.512399, 0.638728, 0.858609", \
             "0.462505, 0.469017, 0.487650, 0.513485, 0.542703, 0.667147, 0.887945" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.295701, 0.301273, 0.317170, 0.339314, 0.364654, 0.471080, 0.656978", \
             "0.297463, 0.303104, 0.318790, 0.340954, 0.366359, 0.473018, 0.659421", \
             "0.305155, 0.310409, 0.326594, 0.348653, 0.374199, 0.480470, 0.667193", \
             "0.320570, 0.326245, 0.341980, 0.364249, 0.389883, 0.496175, 0.682181", \
             "0.341920, 0.347431, 0.363399, 0.385661, 0.411150, 0.517312, 0.704738", \
             "0.366674, 0.372116, 0.388020, 0.410150, 0.435539, 0.542918, 0.729817", \
             "0.393129, 0.398665, 0.414503, 0.436462, 0.461297, 0.567075, 0.754753" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033746, 0.040523, 0.065623, 0.108265, 0.157958, 0.394544, 0.792383", \
             "0.033274, 0.040580, 0.065578, 0.104806, 0.155173, 0.381912, 0.772135", \
             "0.033746, 0.040419, 0.065752, 0.104392, 0.155380, 0.380859, 0.775441", \
             "0.033928, 0.040625, 0.069481, 0.107623, 0.156863, 0.381619, 0.770401", \
             "0.033830, 0.040464, 0.064992, 0.104681, 0.157642, 0.381514, 0.773833", \
             "0.033414, 0.040551, 0.068914, 0.106845, 0.155517, 0.382436, 0.774448", \
             "0.033275, 0.040580, 0.068943, 0.108453, 0.158386, 0.381360, 0.789926" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033746, 0.040523, 0.065623, 0.108265, 0.157958, 0.394544, 0.792383", \
             "0.033274, 0.040580, 0.065578, 0.104806, 0.155173, 0.381912, 0.772135", \
             "0.033746, 0.040419, 0.065752, 0.104392, 0.155380, 0.380859, 0.775441", \
             "0.033928, 0.040625, 0.069481, 0.107623, 0.156863, 0.381619, 0.770401", \
             "0.033830, 0.040464, 0.064992, 0.104681, 0.157642, 0.381514, 0.773833", \
             "0.033414, 0.040551, 0.068914, 0.106845, 0.155517, 0.382436, 0.774448", \
             "0.033275, 0.040580, 0.068943, 0.108453, 0.158386, 0.381360, 0.789926" \
           );
          }
        }
      }
      pin(AYB[6]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[6] & TAB[6]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[6] == 1'b0 && TAB[6] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.421879, 0.427832, 0.444857, 0.469204, 0.496836, 0.617706, 0.829544", \
             "0.424002, 0.429959, 0.446967, 0.470896, 0.498969, 0.619829, 0.831680", \
             "0.433288, 0.439088, 0.456112, 0.480053, 0.508087, 0.628722, 0.840521", \
             "0.451727, 0.457396, 0.474468, 0.498493, 0.526490, 0.647033, 0.856910", \
             "0.476747, 0.482537, 0.499408, 0.523181, 0.551069, 0.672492, 0.885119", \
             "0.506208, 0.512128, 0.529012, 0.553122, 0.581031, 0.700722, 0.910833", \
             "0.536812, 0.542597, 0.559557, 0.583661, 0.611755, 0.730684, 0.941524" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.358597, 0.363658, 0.378128, 0.398823, 0.422311, 0.525050, 0.705112", \
             "0.360401, 0.365466, 0.379922, 0.400262, 0.424124, 0.526855, 0.706928", \
             "0.368295, 0.373225, 0.387695, 0.408045, 0.431874, 0.534414, 0.714443", \
             "0.383968, 0.388787, 0.403297, 0.423719, 0.447516, 0.549978, 0.728373", \
             "0.405235, 0.410157, 0.424496, 0.444704, 0.468409, 0.571618, 0.752351", \
             "0.430277, 0.435308, 0.449661, 0.470154, 0.493876, 0.595614, 0.774208", \
             "0.456290, 0.461207, 0.475624, 0.496112, 0.519991, 0.621082, 0.800296" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.030996, 0.038012, 0.062593, 0.105491, 0.157290, 0.382866, 0.778199", \
             "0.031443, 0.037950, 0.062979, 0.105570, 0.156618, 0.381734, 0.780972", \
             "0.031099, 0.038100, 0.062833, 0.105261, 0.156687, 0.385188, 0.777172", \
             "0.031589, 0.037900, 0.063004, 0.105237, 0.157331, 0.386379, 0.776193", \
             "0.031237, 0.037985, 0.062819, 0.105134, 0.156989, 0.385851, 0.777401", \
             "0.031096, 0.037885, 0.062854, 0.105287, 0.158932, 0.381577, 0.781459", \
             "0.031185, 0.037973, 0.062599, 0.105626, 0.156677, 0.381591, 0.781671" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.030996, 0.038012, 0.062593, 0.105491, 0.157290, 0.382866, 0.778199", \
             "0.031443, 0.037950, 0.062979, 0.105570, 0.156618, 0.381734, 0.780972", \
             "0.031099, 0.038100, 0.062833, 0.105261, 0.156687, 0.385188, 0.777172", \
             "0.031589, 0.037900, 0.063004, 0.105237, 0.157331, 0.386379, 0.776193", \
             "0.031237, 0.037985, 0.062819, 0.105134, 0.156989, 0.385851, 0.777401", \
             "0.031096, 0.037885, 0.062854, 0.105287, 0.158932, 0.381577, 0.781459", \
             "0.031185, 0.037973, 0.062599, 0.105626, 0.156677, 0.381591, 0.781671" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384352, 0.390908, 0.409611, 0.435662, 0.465475, 0.590681, 0.809384", \
             "0.386612, 0.393248, 0.411702, 0.437778, 0.467666, 0.593147, 0.812445", \
             "0.396167, 0.402349, 0.421389, 0.447342, 0.477396, 0.602421, 0.822094", \
             "0.414175, 0.420851, 0.439362, 0.465562, 0.495719, 0.620768, 0.839599", \
             "0.436883, 0.443366, 0.462153, 0.488343, 0.518330, 0.643226, 0.863728", \
             "0.462114, 0.468517, 0.487227, 0.513262, 0.543131, 0.669460, 0.889341", \
             "0.488555, 0.495067, 0.513701, 0.539535, 0.568753, 0.693198, 0.913995" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.326700, 0.332272, 0.348169, 0.370313, 0.395653, 0.502079, 0.687977", \
             "0.328620, 0.334261, 0.349947, 0.372111, 0.397516, 0.504175, 0.690578", \
             "0.336742, 0.341997, 0.358181, 0.380241, 0.405787, 0.512057, 0.698780", \
             "0.352049, 0.357723, 0.373458, 0.395727, 0.421361, 0.527653, 0.713659", \
             "0.371350, 0.376861, 0.392830, 0.415091, 0.440580, 0.546742, 0.734168", \
             "0.392797, 0.398239, 0.414143, 0.436273, 0.461662, 0.569041, 0.755940", \
             "0.415272, 0.420807, 0.436645, 0.458605, 0.483440, 0.589218, 0.776896" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033067, 0.043654, 0.067295, 0.106310, 0.158301, 0.384867, 0.777481", \
             "0.033576, 0.042267, 0.066031, 0.105608, 0.156593, 0.385890, 0.775362", \
             "0.035536, 0.040845, 0.066998, 0.107210, 0.158262, 0.383223, 0.787170", \
             "0.033128, 0.043105, 0.065449, 0.106723, 0.156033, 0.379062, 0.786445", \
             "0.033542, 0.040686, 0.064994, 0.106958, 0.158220, 0.385345, 0.775841", \
             "0.033451, 0.042668, 0.066759, 0.106132, 0.155790, 0.384125, 0.775988", \
             "0.034405, 0.040541, 0.064814, 0.106566, 0.158623, 0.380844, 0.775472" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033067, 0.043654, 0.067295, 0.106310, 0.158301, 0.384867, 0.777481", \
             "0.033576, 0.042267, 0.066031, 0.105608, 0.156593, 0.385890, 0.775362", \
             "0.035536, 0.040845, 0.066998, 0.107210, 0.158262, 0.383223, 0.787170", \
             "0.033128, 0.043105, 0.065449, 0.106723, 0.156033, 0.379062, 0.786445", \
             "0.033542, 0.040686, 0.064994, 0.106958, 0.158220, 0.385345, 0.775841", \
             "0.033451, 0.042668, 0.066759, 0.106132, 0.155790, 0.384125, 0.775988", \
             "0.034405, 0.040541, 0.064814, 0.106566, 0.158623, 0.380844, 0.775472" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[6] & !TAB[6]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[6] == 1'b1 && TAB[6] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.323567, 0.329521, 0.346545, 0.370892, 0.398525, 0.519395, 0.731232", \
             "0.326013, 0.331971, 0.348978, 0.372908, 0.400981, 0.521841, 0.733692", \
             "0.335471, 0.341272, 0.358295, 0.382236, 0.410271, 0.530906, 0.742705", \
             "0.354077, 0.359746, 0.376818, 0.400843, 0.428840, 0.549383, 0.759260", \
             "0.376697, 0.382488, 0.399358, 0.423131, 0.451020, 0.572442, 0.785070", \
             "0.402028, 0.407948, 0.424832, 0.448942, 0.476851, 0.596542, 0.806653", \
             "0.427655, 0.433440, 0.450400, 0.474505, 0.502598, 0.621527, 0.832367" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275032, 0.280093, 0.294563, 0.315258, 0.338746, 0.441485, 0.621547", \
             "0.277111, 0.282175, 0.296632, 0.316972, 0.340834, 0.443565, 0.623638", \
             "0.285151, 0.290081, 0.304551, 0.324901, 0.348730, 0.451270, 0.631299", \
             "0.300965, 0.305784, 0.320295, 0.340717, 0.364514, 0.466976, 0.645371", \
             "0.320193, 0.325115, 0.339454, 0.359662, 0.383367, 0.486576, 0.667309", \
             "0.341724, 0.346755, 0.361107, 0.381601, 0.405323, 0.507061, 0.685655", \
             "0.363507, 0.368424, 0.382840, 0.403329, 0.427208, 0.528298, 0.707512" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.031102, 0.037584, 0.062532, 0.105470, 0.160394, 0.379080, 0.767367", \
             "0.031049, 0.038344, 0.062803, 0.105265, 0.159484, 0.383605, 0.764994", \
             "0.031146, 0.038104, 0.063030, 0.105217, 0.159399, 0.374539, 0.769426", \
             "0.031176, 0.038423, 0.062861, 0.104996, 0.157868, 0.383464, 0.773900", \
             "0.031453, 0.038218, 0.062519, 0.105401, 0.160040, 0.377038, 0.771723", \
             "0.031438, 0.038142, 0.062466, 0.104556, 0.159484, 0.379677, 0.758609", \
             "0.031458, 0.037858, 0.062784, 0.104942, 0.156849, 0.385949, 0.771644" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.031102, 0.037584, 0.062532, 0.105470, 0.160394, 0.379080, 0.767367", \
             "0.031049, 0.038344, 0.062803, 0.105265, 0.159484, 0.383605, 0.764994", \
             "0.031146, 0.038104, 0.063030, 0.105217, 0.159399, 0.374539, 0.769426", \
             "0.031176, 0.038423, 0.062861, 0.104996, 0.157868, 0.383464, 0.773900", \
             "0.031453, 0.038218, 0.062519, 0.105401, 0.160040, 0.377038, 0.771723", \
             "0.031438, 0.038142, 0.062466, 0.104556, 0.159484, 0.379677, 0.758609", \
             "0.031458, 0.037858, 0.062784, 0.104942, 0.156849, 0.385949, 0.771644" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.347883, 0.354439, 0.373142, 0.399193, 0.429005, 0.554212, 0.772915", \
             "0.349957, 0.356592, 0.375047, 0.401123, 0.431011, 0.556492, 0.775789", \
             "0.359006, 0.365188, 0.384228, 0.410180, 0.440235, 0.565259, 0.784933", \
             "0.377141, 0.383818, 0.402329, 0.428528, 0.458685, 0.583735, 0.802566", \
             "0.402259, 0.408742, 0.427528, 0.453719, 0.483706, 0.608602, 0.829104", \
             "0.431381, 0.437784, 0.456495, 0.482529, 0.512399, 0.638728, 0.858609", \
             "0.462505, 0.469017, 0.487650, 0.513485, 0.542703, 0.667147, 0.887945" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.295701, 0.301273, 0.317170, 0.339314, 0.364654, 0.471080, 0.656978", \
             "0.297463, 0.303104, 0.318790, 0.340954, 0.366359, 0.473018, 0.659421", \
             "0.305155, 0.310409, 0.326594, 0.348653, 0.374199, 0.480470, 0.667193", \
             "0.320570, 0.326245, 0.341980, 0.364249, 0.389883, 0.496175, 0.682181", \
             "0.341920, 0.347431, 0.363399, 0.385661, 0.411150, 0.517312, 0.704738", \
             "0.366674, 0.372116, 0.388020, 0.410150, 0.435539, 0.542918, 0.729817", \
             "0.393129, 0.398665, 0.414503, 0.436462, 0.461297, 0.567075, 0.754753" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033746, 0.040523, 0.065623, 0.108265, 0.157958, 0.394544, 0.792383", \
             "0.033274, 0.040580, 0.065578, 0.104806, 0.155173, 0.381912, 0.772135", \
             "0.033746, 0.040419, 0.065752, 0.104392, 0.155380, 0.380859, 0.775441", \
             "0.033928, 0.040625, 0.069481, 0.107623, 0.156863, 0.381619, 0.770401", \
             "0.033830, 0.040464, 0.064992, 0.104681, 0.157642, 0.381514, 0.773833", \
             "0.033414, 0.040551, 0.068914, 0.106845, 0.155517, 0.382436, 0.774448", \
             "0.033275, 0.040580, 0.068943, 0.108453, 0.158386, 0.381360, 0.789926" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033746, 0.040523, 0.065623, 0.108265, 0.157958, 0.394544, 0.792383", \
             "0.033274, 0.040580, 0.065578, 0.104806, 0.155173, 0.381912, 0.772135", \
             "0.033746, 0.040419, 0.065752, 0.104392, 0.155380, 0.380859, 0.775441", \
             "0.033928, 0.040625, 0.069481, 0.107623, 0.156863, 0.381619, 0.770401", \
             "0.033830, 0.040464, 0.064992, 0.104681, 0.157642, 0.381514, 0.773833", \
             "0.033414, 0.040551, 0.068914, 0.106845, 0.155517, 0.382436, 0.774448", \
             "0.033275, 0.040580, 0.068943, 0.108453, 0.158386, 0.381360, 0.789926" \
           );
          }
        }
      }
      pin(AYB[5]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[5] & TAB[5]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[5] == 1'b0 && TAB[5] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.421879, 0.427832, 0.444857, 0.469204, 0.496836, 0.617706, 0.829544", \
             "0.424002, 0.429959, 0.446967, 0.470896, 0.498969, 0.619829, 0.831680", \
             "0.433288, 0.439088, 0.456112, 0.480053, 0.508087, 0.628722, 0.840521", \
             "0.451727, 0.457396, 0.474468, 0.498493, 0.526490, 0.647033, 0.856910", \
             "0.476747, 0.482537, 0.499408, 0.523181, 0.551069, 0.672492, 0.885119", \
             "0.506208, 0.512128, 0.529012, 0.553122, 0.581031, 0.700722, 0.910833", \
             "0.536812, 0.542597, 0.559557, 0.583661, 0.611755, 0.730684, 0.941524" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.358597, 0.363658, 0.378128, 0.398823, 0.422311, 0.525050, 0.705112", \
             "0.360401, 0.365466, 0.379922, 0.400262, 0.424124, 0.526855, 0.706928", \
             "0.368295, 0.373225, 0.387695, 0.408045, 0.431874, 0.534414, 0.714443", \
             "0.383968, 0.388787, 0.403297, 0.423719, 0.447516, 0.549978, 0.728373", \
             "0.405235, 0.410157, 0.424496, 0.444704, 0.468409, 0.571618, 0.752351", \
             "0.430277, 0.435308, 0.449661, 0.470154, 0.493876, 0.595614, 0.774208", \
             "0.456290, 0.461207, 0.475624, 0.496112, 0.519991, 0.621082, 0.800296" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.030996, 0.038012, 0.062593, 0.105491, 0.157290, 0.382866, 0.778199", \
             "0.031443, 0.037950, 0.062979, 0.105570, 0.156618, 0.381734, 0.780972", \
             "0.031099, 0.038100, 0.062833, 0.105261, 0.156687, 0.385188, 0.777172", \
             "0.031589, 0.037900, 0.063004, 0.105237, 0.157331, 0.386379, 0.776193", \
             "0.031237, 0.037985, 0.062819, 0.105134, 0.156989, 0.385851, 0.777401", \
             "0.031096, 0.037885, 0.062854, 0.105287, 0.158932, 0.381577, 0.781459", \
             "0.031185, 0.037973, 0.062599, 0.105626, 0.156677, 0.381591, 0.781671" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.030996, 0.038012, 0.062593, 0.105491, 0.157290, 0.382866, 0.778199", \
             "0.031443, 0.037950, 0.062979, 0.105570, 0.156618, 0.381734, 0.780972", \
             "0.031099, 0.038100, 0.062833, 0.105261, 0.156687, 0.385188, 0.777172", \
             "0.031589, 0.037900, 0.063004, 0.105237, 0.157331, 0.386379, 0.776193", \
             "0.031237, 0.037985, 0.062819, 0.105134, 0.156989, 0.385851, 0.777401", \
             "0.031096, 0.037885, 0.062854, 0.105287, 0.158932, 0.381577, 0.781459", \
             "0.031185, 0.037973, 0.062599, 0.105626, 0.156677, 0.381591, 0.781671" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384352, 0.390908, 0.409611, 0.435662, 0.465475, 0.590681, 0.809384", \
             "0.386612, 0.393248, 0.411702, 0.437778, 0.467666, 0.593147, 0.812445", \
             "0.396167, 0.402349, 0.421389, 0.447342, 0.477396, 0.602421, 0.822094", \
             "0.414175, 0.420851, 0.439362, 0.465562, 0.495719, 0.620768, 0.839599", \
             "0.436883, 0.443366, 0.462153, 0.488343, 0.518330, 0.643226, 0.863728", \
             "0.462114, 0.468517, 0.487227, 0.513262, 0.543131, 0.669460, 0.889341", \
             "0.488555, 0.495067, 0.513701, 0.539535, 0.568753, 0.693198, 0.913995" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.326700, 0.332272, 0.348169, 0.370313, 0.395653, 0.502079, 0.687977", \
             "0.328620, 0.334261, 0.349947, 0.372111, 0.397516, 0.504175, 0.690578", \
             "0.336742, 0.341997, 0.358181, 0.380241, 0.405787, 0.512057, 0.698780", \
             "0.352049, 0.357723, 0.373458, 0.395727, 0.421361, 0.527653, 0.713659", \
             "0.371350, 0.376861, 0.392830, 0.415091, 0.440580, 0.546742, 0.734168", \
             "0.392797, 0.398239, 0.414143, 0.436273, 0.461662, 0.569041, 0.755940", \
             "0.415272, 0.420807, 0.436645, 0.458605, 0.483440, 0.589218, 0.776896" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033067, 0.043654, 0.067295, 0.106310, 0.158301, 0.384867, 0.777481", \
             "0.033576, 0.042267, 0.066031, 0.105608, 0.156593, 0.385890, 0.775362", \
             "0.035536, 0.040845, 0.066998, 0.107210, 0.158262, 0.383223, 0.787170", \
             "0.033128, 0.043105, 0.065449, 0.106723, 0.156033, 0.379062, 0.786445", \
             "0.033542, 0.040686, 0.064994, 0.106958, 0.158220, 0.385345, 0.775841", \
             "0.033451, 0.042668, 0.066759, 0.106132, 0.155790, 0.384125, 0.775988", \
             "0.034405, 0.040541, 0.064814, 0.106566, 0.158623, 0.380844, 0.775472" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033067, 0.043654, 0.067295, 0.106310, 0.158301, 0.384867, 0.777481", \
             "0.033576, 0.042267, 0.066031, 0.105608, 0.156593, 0.385890, 0.775362", \
             "0.035536, 0.040845, 0.066998, 0.107210, 0.158262, 0.383223, 0.787170", \
             "0.033128, 0.043105, 0.065449, 0.106723, 0.156033, 0.379062, 0.786445", \
             "0.033542, 0.040686, 0.064994, 0.106958, 0.158220, 0.385345, 0.775841", \
             "0.033451, 0.042668, 0.066759, 0.106132, 0.155790, 0.384125, 0.775988", \
             "0.034405, 0.040541, 0.064814, 0.106566, 0.158623, 0.380844, 0.775472" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[5] & !TAB[5]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[5] == 1'b1 && TAB[5] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.323567, 0.329521, 0.346545, 0.370892, 0.398525, 0.519395, 0.731232", \
             "0.326013, 0.331971, 0.348978, 0.372908, 0.400981, 0.521841, 0.733692", \
             "0.335471, 0.341272, 0.358295, 0.382236, 0.410271, 0.530906, 0.742705", \
             "0.354077, 0.359746, 0.376818, 0.400843, 0.428840, 0.549383, 0.759260", \
             "0.376697, 0.382488, 0.399358, 0.423131, 0.451020, 0.572442, 0.785070", \
             "0.402028, 0.407948, 0.424832, 0.448942, 0.476851, 0.596542, 0.806653", \
             "0.427655, 0.433440, 0.450400, 0.474505, 0.502598, 0.621527, 0.832367" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275032, 0.280093, 0.294563, 0.315258, 0.338746, 0.441485, 0.621547", \
             "0.277111, 0.282175, 0.296632, 0.316972, 0.340834, 0.443565, 0.623638", \
             "0.285151, 0.290081, 0.304551, 0.324901, 0.348730, 0.451270, 0.631299", \
             "0.300965, 0.305784, 0.320295, 0.340717, 0.364514, 0.466976, 0.645371", \
             "0.320193, 0.325115, 0.339454, 0.359662, 0.383367, 0.486576, 0.667309", \
             "0.341724, 0.346755, 0.361107, 0.381601, 0.405323, 0.507061, 0.685655", \
             "0.363507, 0.368424, 0.382840, 0.403329, 0.427208, 0.528298, 0.707512" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.031102, 0.037584, 0.062532, 0.105470, 0.160394, 0.379080, 0.767367", \
             "0.031049, 0.038344, 0.062803, 0.105265, 0.159484, 0.383605, 0.764994", \
             "0.031146, 0.038104, 0.063030, 0.105217, 0.159399, 0.374539, 0.769426", \
             "0.031176, 0.038423, 0.062861, 0.104996, 0.157868, 0.383464, 0.773900", \
             "0.031453, 0.038218, 0.062519, 0.105401, 0.160040, 0.377038, 0.771723", \
             "0.031438, 0.038142, 0.062466, 0.104556, 0.159484, 0.379677, 0.758609", \
             "0.031458, 0.037858, 0.062784, 0.104942, 0.156849, 0.385949, 0.771644" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.031102, 0.037584, 0.062532, 0.105470, 0.160394, 0.379080, 0.767367", \
             "0.031049, 0.038344, 0.062803, 0.105265, 0.159484, 0.383605, 0.764994", \
             "0.031146, 0.038104, 0.063030, 0.105217, 0.159399, 0.374539, 0.769426", \
             "0.031176, 0.038423, 0.062861, 0.104996, 0.157868, 0.383464, 0.773900", \
             "0.031453, 0.038218, 0.062519, 0.105401, 0.160040, 0.377038, 0.771723", \
             "0.031438, 0.038142, 0.062466, 0.104556, 0.159484, 0.379677, 0.758609", \
             "0.031458, 0.037858, 0.062784, 0.104942, 0.156849, 0.385949, 0.771644" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.347883, 0.354439, 0.373142, 0.399193, 0.429005, 0.554212, 0.772915", \
             "0.349957, 0.356592, 0.375047, 0.401123, 0.431011, 0.556492, 0.775789", \
             "0.359006, 0.365188, 0.384228, 0.410180, 0.440235, 0.565259, 0.784933", \
             "0.377141, 0.383818, 0.402329, 0.428528, 0.458685, 0.583735, 0.802566", \
             "0.402259, 0.408742, 0.427528, 0.453719, 0.483706, 0.608602, 0.829104", \
             "0.431381, 0.437784, 0.456495, 0.482529, 0.512399, 0.638728, 0.858609", \
             "0.462505, 0.469017, 0.487650, 0.513485, 0.542703, 0.667147, 0.887945" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.295701, 0.301273, 0.317170, 0.339314, 0.364654, 0.471080, 0.656978", \
             "0.297463, 0.303104, 0.318790, 0.340954, 0.366359, 0.473018, 0.659421", \
             "0.305155, 0.310409, 0.326594, 0.348653, 0.374199, 0.480470, 0.667193", \
             "0.320570, 0.326245, 0.341980, 0.364249, 0.389883, 0.496175, 0.682181", \
             "0.341920, 0.347431, 0.363399, 0.385661, 0.411150, 0.517312, 0.704738", \
             "0.366674, 0.372116, 0.388020, 0.410150, 0.435539, 0.542918, 0.729817", \
             "0.393129, 0.398665, 0.414503, 0.436462, 0.461297, 0.567075, 0.754753" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033746, 0.040523, 0.065623, 0.108265, 0.157958, 0.394544, 0.792383", \
             "0.033274, 0.040580, 0.065578, 0.104806, 0.155173, 0.381912, 0.772135", \
             "0.033746, 0.040419, 0.065752, 0.104392, 0.155380, 0.380859, 0.775441", \
             "0.033928, 0.040625, 0.069481, 0.107623, 0.156863, 0.381619, 0.770401", \
             "0.033830, 0.040464, 0.064992, 0.104681, 0.157642, 0.381514, 0.773833", \
             "0.033414, 0.040551, 0.068914, 0.106845, 0.155517, 0.382436, 0.774448", \
             "0.033275, 0.040580, 0.068943, 0.108453, 0.158386, 0.381360, 0.789926" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033746, 0.040523, 0.065623, 0.108265, 0.157958, 0.394544, 0.792383", \
             "0.033274, 0.040580, 0.065578, 0.104806, 0.155173, 0.381912, 0.772135", \
             "0.033746, 0.040419, 0.065752, 0.104392, 0.155380, 0.380859, 0.775441", \
             "0.033928, 0.040625, 0.069481, 0.107623, 0.156863, 0.381619, 0.770401", \
             "0.033830, 0.040464, 0.064992, 0.104681, 0.157642, 0.381514, 0.773833", \
             "0.033414, 0.040551, 0.068914, 0.106845, 0.155517, 0.382436, 0.774448", \
             "0.033275, 0.040580, 0.068943, 0.108453, 0.158386, 0.381360, 0.789926" \
           );
          }
        }
      }
      pin(AYB[4]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[4] & TAB[4]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[4] == 1'b0 && TAB[4] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.421879, 0.427832, 0.444857, 0.469204, 0.496836, 0.617706, 0.829544", \
             "0.424002, 0.429959, 0.446967, 0.470896, 0.498969, 0.619829, 0.831680", \
             "0.433288, 0.439088, 0.456112, 0.480053, 0.508087, 0.628722, 0.840521", \
             "0.451727, 0.457396, 0.474468, 0.498493, 0.526490, 0.647033, 0.856910", \
             "0.476747, 0.482537, 0.499408, 0.523181, 0.551069, 0.672492, 0.885119", \
             "0.506208, 0.512128, 0.529012, 0.553122, 0.581031, 0.700722, 0.910833", \
             "0.536812, 0.542597, 0.559557, 0.583661, 0.611755, 0.730684, 0.941524" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.358597, 0.363658, 0.378128, 0.398823, 0.422311, 0.525050, 0.705112", \
             "0.360401, 0.365466, 0.379922, 0.400262, 0.424124, 0.526855, 0.706928", \
             "0.368295, 0.373225, 0.387695, 0.408045, 0.431874, 0.534414, 0.714443", \
             "0.383968, 0.388787, 0.403297, 0.423719, 0.447516, 0.549978, 0.728373", \
             "0.405235, 0.410157, 0.424496, 0.444704, 0.468409, 0.571618, 0.752351", \
             "0.430277, 0.435308, 0.449661, 0.470154, 0.493876, 0.595614, 0.774208", \
             "0.456290, 0.461207, 0.475624, 0.496112, 0.519991, 0.621082, 0.800296" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.030996, 0.038012, 0.062593, 0.105491, 0.157290, 0.382866, 0.778199", \
             "0.031443, 0.037950, 0.062979, 0.105570, 0.156618, 0.381734, 0.780972", \
             "0.031099, 0.038100, 0.062833, 0.105261, 0.156687, 0.385188, 0.777172", \
             "0.031589, 0.037900, 0.063004, 0.105237, 0.157331, 0.386379, 0.776193", \
             "0.031237, 0.037985, 0.062819, 0.105134, 0.156989, 0.385851, 0.777401", \
             "0.031096, 0.037885, 0.062854, 0.105287, 0.158932, 0.381577, 0.781459", \
             "0.031185, 0.037973, 0.062599, 0.105626, 0.156677, 0.381591, 0.781671" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.030996, 0.038012, 0.062593, 0.105491, 0.157290, 0.382866, 0.778199", \
             "0.031443, 0.037950, 0.062979, 0.105570, 0.156618, 0.381734, 0.780972", \
             "0.031099, 0.038100, 0.062833, 0.105261, 0.156687, 0.385188, 0.777172", \
             "0.031589, 0.037900, 0.063004, 0.105237, 0.157331, 0.386379, 0.776193", \
             "0.031237, 0.037985, 0.062819, 0.105134, 0.156989, 0.385851, 0.777401", \
             "0.031096, 0.037885, 0.062854, 0.105287, 0.158932, 0.381577, 0.781459", \
             "0.031185, 0.037973, 0.062599, 0.105626, 0.156677, 0.381591, 0.781671" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384352, 0.390908, 0.409611, 0.435662, 0.465475, 0.590681, 0.809384", \
             "0.386612, 0.393248, 0.411702, 0.437778, 0.467666, 0.593147, 0.812445", \
             "0.396167, 0.402349, 0.421389, 0.447342, 0.477396, 0.602421, 0.822094", \
             "0.414175, 0.420851, 0.439362, 0.465562, 0.495719, 0.620768, 0.839599", \
             "0.436883, 0.443366, 0.462153, 0.488343, 0.518330, 0.643226, 0.863728", \
             "0.462114, 0.468517, 0.487227, 0.513262, 0.543131, 0.669460, 0.889341", \
             "0.488555, 0.495067, 0.513701, 0.539535, 0.568753, 0.693198, 0.913995" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.326700, 0.332272, 0.348169, 0.370313, 0.395653, 0.502079, 0.687977", \
             "0.328620, 0.334261, 0.349947, 0.372111, 0.397516, 0.504175, 0.690578", \
             "0.336742, 0.341997, 0.358181, 0.380241, 0.405787, 0.512057, 0.698780", \
             "0.352049, 0.357723, 0.373458, 0.395727, 0.421361, 0.527653, 0.713659", \
             "0.371350, 0.376861, 0.392830, 0.415091, 0.440580, 0.546742, 0.734168", \
             "0.392797, 0.398239, 0.414143, 0.436273, 0.461662, 0.569041, 0.755940", \
             "0.415272, 0.420807, 0.436645, 0.458605, 0.483440, 0.589218, 0.776896" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033067, 0.043654, 0.067295, 0.106310, 0.158301, 0.384867, 0.777481", \
             "0.033576, 0.042267, 0.066031, 0.105608, 0.156593, 0.385890, 0.775362", \
             "0.035536, 0.040845, 0.066998, 0.107210, 0.158262, 0.383223, 0.787170", \
             "0.033128, 0.043105, 0.065449, 0.106723, 0.156033, 0.379062, 0.786445", \
             "0.033542, 0.040686, 0.064994, 0.106958, 0.158220, 0.385345, 0.775841", \
             "0.033451, 0.042668, 0.066759, 0.106132, 0.155790, 0.384125, 0.775988", \
             "0.034405, 0.040541, 0.064814, 0.106566, 0.158623, 0.380844, 0.775472" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033067, 0.043654, 0.067295, 0.106310, 0.158301, 0.384867, 0.777481", \
             "0.033576, 0.042267, 0.066031, 0.105608, 0.156593, 0.385890, 0.775362", \
             "0.035536, 0.040845, 0.066998, 0.107210, 0.158262, 0.383223, 0.787170", \
             "0.033128, 0.043105, 0.065449, 0.106723, 0.156033, 0.379062, 0.786445", \
             "0.033542, 0.040686, 0.064994, 0.106958, 0.158220, 0.385345, 0.775841", \
             "0.033451, 0.042668, 0.066759, 0.106132, 0.155790, 0.384125, 0.775988", \
             "0.034405, 0.040541, 0.064814, 0.106566, 0.158623, 0.380844, 0.775472" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[4] & !TAB[4]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[4] == 1'b1 && TAB[4] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.323567, 0.329521, 0.346545, 0.370892, 0.398525, 0.519395, 0.731232", \
             "0.326013, 0.331971, 0.348978, 0.372908, 0.400981, 0.521841, 0.733692", \
             "0.335471, 0.341272, 0.358295, 0.382236, 0.410271, 0.530906, 0.742705", \
             "0.354077, 0.359746, 0.376818, 0.400843, 0.428840, 0.549383, 0.759260", \
             "0.376697, 0.382488, 0.399358, 0.423131, 0.451020, 0.572442, 0.785070", \
             "0.402028, 0.407948, 0.424832, 0.448942, 0.476851, 0.596542, 0.806653", \
             "0.427655, 0.433440, 0.450400, 0.474505, 0.502598, 0.621527, 0.832367" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275032, 0.280093, 0.294563, 0.315258, 0.338746, 0.441485, 0.621547", \
             "0.277111, 0.282175, 0.296632, 0.316972, 0.340834, 0.443565, 0.623638", \
             "0.285151, 0.290081, 0.304551, 0.324901, 0.348730, 0.451270, 0.631299", \
             "0.300965, 0.305784, 0.320295, 0.340717, 0.364514, 0.466976, 0.645371", \
             "0.320193, 0.325115, 0.339454, 0.359662, 0.383367, 0.486576, 0.667309", \
             "0.341724, 0.346755, 0.361107, 0.381601, 0.405323, 0.507061, 0.685655", \
             "0.363507, 0.368424, 0.382840, 0.403329, 0.427208, 0.528298, 0.707512" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.031102, 0.037584, 0.062532, 0.105470, 0.160394, 0.379080, 0.767367", \
             "0.031049, 0.038344, 0.062803, 0.105265, 0.159484, 0.383605, 0.764994", \
             "0.031146, 0.038104, 0.063030, 0.105217, 0.159399, 0.374539, 0.769426", \
             "0.031176, 0.038423, 0.062861, 0.104996, 0.157868, 0.383464, 0.773900", \
             "0.031453, 0.038218, 0.062519, 0.105401, 0.160040, 0.377038, 0.771723", \
             "0.031438, 0.038142, 0.062466, 0.104556, 0.159484, 0.379677, 0.758609", \
             "0.031458, 0.037858, 0.062784, 0.104942, 0.156849, 0.385949, 0.771644" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.031102, 0.037584, 0.062532, 0.105470, 0.160394, 0.379080, 0.767367", \
             "0.031049, 0.038344, 0.062803, 0.105265, 0.159484, 0.383605, 0.764994", \
             "0.031146, 0.038104, 0.063030, 0.105217, 0.159399, 0.374539, 0.769426", \
             "0.031176, 0.038423, 0.062861, 0.104996, 0.157868, 0.383464, 0.773900", \
             "0.031453, 0.038218, 0.062519, 0.105401, 0.160040, 0.377038, 0.771723", \
             "0.031438, 0.038142, 0.062466, 0.104556, 0.159484, 0.379677, 0.758609", \
             "0.031458, 0.037858, 0.062784, 0.104942, 0.156849, 0.385949, 0.771644" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.347883, 0.354439, 0.373142, 0.399193, 0.429005, 0.554212, 0.772915", \
             "0.349957, 0.356592, 0.375047, 0.401123, 0.431011, 0.556492, 0.775789", \
             "0.359006, 0.365188, 0.384228, 0.410180, 0.440235, 0.565259, 0.784933", \
             "0.377141, 0.383818, 0.402329, 0.428528, 0.458685, 0.583735, 0.802566", \
             "0.402259, 0.408742, 0.427528, 0.453719, 0.483706, 0.608602, 0.829104", \
             "0.431381, 0.437784, 0.456495, 0.482529, 0.512399, 0.638728, 0.858609", \
             "0.462505, 0.469017, 0.487650, 0.513485, 0.542703, 0.667147, 0.887945" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.295701, 0.301273, 0.317170, 0.339314, 0.364654, 0.471080, 0.656978", \
             "0.297463, 0.303104, 0.318790, 0.340954, 0.366359, 0.473018, 0.659421", \
             "0.305155, 0.310409, 0.326594, 0.348653, 0.374199, 0.480470, 0.667193", \
             "0.320570, 0.326245, 0.341980, 0.364249, 0.389883, 0.496175, 0.682181", \
             "0.341920, 0.347431, 0.363399, 0.385661, 0.411150, 0.517312, 0.704738", \
             "0.366674, 0.372116, 0.388020, 0.410150, 0.435539, 0.542918, 0.729817", \
             "0.393129, 0.398665, 0.414503, 0.436462, 0.461297, 0.567075, 0.754753" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033746, 0.040523, 0.065623, 0.108265, 0.157958, 0.394544, 0.792383", \
             "0.033274, 0.040580, 0.065578, 0.104806, 0.155173, 0.381912, 0.772135", \
             "0.033746, 0.040419, 0.065752, 0.104392, 0.155380, 0.380859, 0.775441", \
             "0.033928, 0.040625, 0.069481, 0.107623, 0.156863, 0.381619, 0.770401", \
             "0.033830, 0.040464, 0.064992, 0.104681, 0.157642, 0.381514, 0.773833", \
             "0.033414, 0.040551, 0.068914, 0.106845, 0.155517, 0.382436, 0.774448", \
             "0.033275, 0.040580, 0.068943, 0.108453, 0.158386, 0.381360, 0.789926" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033746, 0.040523, 0.065623, 0.108265, 0.157958, 0.394544, 0.792383", \
             "0.033274, 0.040580, 0.065578, 0.104806, 0.155173, 0.381912, 0.772135", \
             "0.033746, 0.040419, 0.065752, 0.104392, 0.155380, 0.380859, 0.775441", \
             "0.033928, 0.040625, 0.069481, 0.107623, 0.156863, 0.381619, 0.770401", \
             "0.033830, 0.040464, 0.064992, 0.104681, 0.157642, 0.381514, 0.773833", \
             "0.033414, 0.040551, 0.068914, 0.106845, 0.155517, 0.382436, 0.774448", \
             "0.033275, 0.040580, 0.068943, 0.108453, 0.158386, 0.381360, 0.789926" \
           );
          }
        }
      }
      pin(AYB[3]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[3] & TAB[3]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[3] == 1'b0 && TAB[3] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.421879, 0.427832, 0.444857, 0.469204, 0.496836, 0.617706, 0.829544", \
             "0.424002, 0.429959, 0.446967, 0.470896, 0.498969, 0.619829, 0.831680", \
             "0.433288, 0.439088, 0.456112, 0.480053, 0.508087, 0.628722, 0.840521", \
             "0.451727, 0.457396, 0.474468, 0.498493, 0.526490, 0.647033, 0.856910", \
             "0.476747, 0.482537, 0.499408, 0.523181, 0.551069, 0.672492, 0.885119", \
             "0.506208, 0.512128, 0.529012, 0.553122, 0.581031, 0.700722, 0.910833", \
             "0.536812, 0.542597, 0.559557, 0.583661, 0.611755, 0.730684, 0.941524" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.358597, 0.363658, 0.378128, 0.398823, 0.422311, 0.525050, 0.705112", \
             "0.360401, 0.365466, 0.379922, 0.400262, 0.424124, 0.526855, 0.706928", \
             "0.368295, 0.373225, 0.387695, 0.408045, 0.431874, 0.534414, 0.714443", \
             "0.383968, 0.388787, 0.403297, 0.423719, 0.447516, 0.549978, 0.728373", \
             "0.405235, 0.410157, 0.424496, 0.444704, 0.468409, 0.571618, 0.752351", \
             "0.430277, 0.435308, 0.449661, 0.470154, 0.493876, 0.595614, 0.774208", \
             "0.456290, 0.461207, 0.475624, 0.496112, 0.519991, 0.621082, 0.800296" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.030996, 0.038012, 0.062593, 0.105491, 0.157290, 0.382866, 0.778199", \
             "0.031443, 0.037950, 0.062979, 0.105570, 0.156618, 0.381734, 0.780972", \
             "0.031099, 0.038100, 0.062833, 0.105261, 0.156687, 0.385188, 0.777172", \
             "0.031589, 0.037900, 0.063004, 0.105237, 0.157331, 0.386379, 0.776193", \
             "0.031237, 0.037985, 0.062819, 0.105134, 0.156989, 0.385851, 0.777401", \
             "0.031096, 0.037885, 0.062854, 0.105287, 0.158932, 0.381577, 0.781459", \
             "0.031185, 0.037973, 0.062599, 0.105626, 0.156677, 0.381591, 0.781671" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.030996, 0.038012, 0.062593, 0.105491, 0.157290, 0.382866, 0.778199", \
             "0.031443, 0.037950, 0.062979, 0.105570, 0.156618, 0.381734, 0.780972", \
             "0.031099, 0.038100, 0.062833, 0.105261, 0.156687, 0.385188, 0.777172", \
             "0.031589, 0.037900, 0.063004, 0.105237, 0.157331, 0.386379, 0.776193", \
             "0.031237, 0.037985, 0.062819, 0.105134, 0.156989, 0.385851, 0.777401", \
             "0.031096, 0.037885, 0.062854, 0.105287, 0.158932, 0.381577, 0.781459", \
             "0.031185, 0.037973, 0.062599, 0.105626, 0.156677, 0.381591, 0.781671" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384352, 0.390908, 0.409611, 0.435662, 0.465475, 0.590681, 0.809384", \
             "0.386612, 0.393248, 0.411702, 0.437778, 0.467666, 0.593147, 0.812445", \
             "0.396167, 0.402349, 0.421389, 0.447342, 0.477396, 0.602421, 0.822094", \
             "0.414175, 0.420851, 0.439362, 0.465562, 0.495719, 0.620768, 0.839599", \
             "0.436883, 0.443366, 0.462153, 0.488343, 0.518330, 0.643226, 0.863728", \
             "0.462114, 0.468517, 0.487227, 0.513262, 0.543131, 0.669460, 0.889341", \
             "0.488555, 0.495067, 0.513701, 0.539535, 0.568753, 0.693198, 0.913995" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.326700, 0.332272, 0.348169, 0.370313, 0.395653, 0.502079, 0.687977", \
             "0.328620, 0.334261, 0.349947, 0.372111, 0.397516, 0.504175, 0.690578", \
             "0.336742, 0.341997, 0.358181, 0.380241, 0.405787, 0.512057, 0.698780", \
             "0.352049, 0.357723, 0.373458, 0.395727, 0.421361, 0.527653, 0.713659", \
             "0.371350, 0.376861, 0.392830, 0.415091, 0.440580, 0.546742, 0.734168", \
             "0.392797, 0.398239, 0.414143, 0.436273, 0.461662, 0.569041, 0.755940", \
             "0.415272, 0.420807, 0.436645, 0.458605, 0.483440, 0.589218, 0.776896" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033067, 0.043654, 0.067295, 0.106310, 0.158301, 0.384867, 0.777481", \
             "0.033576, 0.042267, 0.066031, 0.105608, 0.156593, 0.385890, 0.775362", \
             "0.035536, 0.040845, 0.066998, 0.107210, 0.158262, 0.383223, 0.787170", \
             "0.033128, 0.043105, 0.065449, 0.106723, 0.156033, 0.379062, 0.786445", \
             "0.033542, 0.040686, 0.064994, 0.106958, 0.158220, 0.385345, 0.775841", \
             "0.033451, 0.042668, 0.066759, 0.106132, 0.155790, 0.384125, 0.775988", \
             "0.034405, 0.040541, 0.064814, 0.106566, 0.158623, 0.380844, 0.775472" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033067, 0.043654, 0.067295, 0.106310, 0.158301, 0.384867, 0.777481", \
             "0.033576, 0.042267, 0.066031, 0.105608, 0.156593, 0.385890, 0.775362", \
             "0.035536, 0.040845, 0.066998, 0.107210, 0.158262, 0.383223, 0.787170", \
             "0.033128, 0.043105, 0.065449, 0.106723, 0.156033, 0.379062, 0.786445", \
             "0.033542, 0.040686, 0.064994, 0.106958, 0.158220, 0.385345, 0.775841", \
             "0.033451, 0.042668, 0.066759, 0.106132, 0.155790, 0.384125, 0.775988", \
             "0.034405, 0.040541, 0.064814, 0.106566, 0.158623, 0.380844, 0.775472" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[3] & !TAB[3]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[3] == 1'b1 && TAB[3] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.323567, 0.329521, 0.346545, 0.370892, 0.398525, 0.519395, 0.731232", \
             "0.326013, 0.331971, 0.348978, 0.372908, 0.400981, 0.521841, 0.733692", \
             "0.335471, 0.341272, 0.358295, 0.382236, 0.410271, 0.530906, 0.742705", \
             "0.354077, 0.359746, 0.376818, 0.400843, 0.428840, 0.549383, 0.759260", \
             "0.376697, 0.382488, 0.399358, 0.423131, 0.451020, 0.572442, 0.785070", \
             "0.402028, 0.407948, 0.424832, 0.448942, 0.476851, 0.596542, 0.806653", \
             "0.427655, 0.433440, 0.450400, 0.474505, 0.502598, 0.621527, 0.832367" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275032, 0.280093, 0.294563, 0.315258, 0.338746, 0.441485, 0.621547", \
             "0.277111, 0.282175, 0.296632, 0.316972, 0.340834, 0.443565, 0.623638", \
             "0.285151, 0.290081, 0.304551, 0.324901, 0.348730, 0.451270, 0.631299", \
             "0.300965, 0.305784, 0.320295, 0.340717, 0.364514, 0.466976, 0.645371", \
             "0.320193, 0.325115, 0.339454, 0.359662, 0.383367, 0.486576, 0.667309", \
             "0.341724, 0.346755, 0.361107, 0.381601, 0.405323, 0.507061, 0.685655", \
             "0.363507, 0.368424, 0.382840, 0.403329, 0.427208, 0.528298, 0.707512" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.031102, 0.037584, 0.062532, 0.105470, 0.160394, 0.379080, 0.767367", \
             "0.031049, 0.038344, 0.062803, 0.105265, 0.159484, 0.383605, 0.764994", \
             "0.031146, 0.038104, 0.063030, 0.105217, 0.159399, 0.374539, 0.769426", \
             "0.031176, 0.038423, 0.062861, 0.104996, 0.157868, 0.383464, 0.773900", \
             "0.031453, 0.038218, 0.062519, 0.105401, 0.160040, 0.377038, 0.771723", \
             "0.031438, 0.038142, 0.062466, 0.104556, 0.159484, 0.379677, 0.758609", \
             "0.031458, 0.037858, 0.062784, 0.104942, 0.156849, 0.385949, 0.771644" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.031102, 0.037584, 0.062532, 0.105470, 0.160394, 0.379080, 0.767367", \
             "0.031049, 0.038344, 0.062803, 0.105265, 0.159484, 0.383605, 0.764994", \
             "0.031146, 0.038104, 0.063030, 0.105217, 0.159399, 0.374539, 0.769426", \
             "0.031176, 0.038423, 0.062861, 0.104996, 0.157868, 0.383464, 0.773900", \
             "0.031453, 0.038218, 0.062519, 0.105401, 0.160040, 0.377038, 0.771723", \
             "0.031438, 0.038142, 0.062466, 0.104556, 0.159484, 0.379677, 0.758609", \
             "0.031458, 0.037858, 0.062784, 0.104942, 0.156849, 0.385949, 0.771644" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.347883, 0.354439, 0.373142, 0.399193, 0.429005, 0.554212, 0.772915", \
             "0.349957, 0.356592, 0.375047, 0.401123, 0.431011, 0.556492, 0.775789", \
             "0.359006, 0.365188, 0.384228, 0.410180, 0.440235, 0.565259, 0.784933", \
             "0.377141, 0.383818, 0.402329, 0.428528, 0.458685, 0.583735, 0.802566", \
             "0.402259, 0.408742, 0.427528, 0.453719, 0.483706, 0.608602, 0.829104", \
             "0.431381, 0.437784, 0.456495, 0.482529, 0.512399, 0.638728, 0.858609", \
             "0.462505, 0.469017, 0.487650, 0.513485, 0.542703, 0.667147, 0.887945" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.295701, 0.301273, 0.317170, 0.339314, 0.364654, 0.471080, 0.656978", \
             "0.297463, 0.303104, 0.318790, 0.340954, 0.366359, 0.473018, 0.659421", \
             "0.305155, 0.310409, 0.326594, 0.348653, 0.374199, 0.480470, 0.667193", \
             "0.320570, 0.326245, 0.341980, 0.364249, 0.389883, 0.496175, 0.682181", \
             "0.341920, 0.347431, 0.363399, 0.385661, 0.411150, 0.517312, 0.704738", \
             "0.366674, 0.372116, 0.388020, 0.410150, 0.435539, 0.542918, 0.729817", \
             "0.393129, 0.398665, 0.414503, 0.436462, 0.461297, 0.567075, 0.754753" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033746, 0.040523, 0.065623, 0.108265, 0.157958, 0.394544, 0.792383", \
             "0.033274, 0.040580, 0.065578, 0.104806, 0.155173, 0.381912, 0.772135", \
             "0.033746, 0.040419, 0.065752, 0.104392, 0.155380, 0.380859, 0.775441", \
             "0.033928, 0.040625, 0.069481, 0.107623, 0.156863, 0.381619, 0.770401", \
             "0.033830, 0.040464, 0.064992, 0.104681, 0.157642, 0.381514, 0.773833", \
             "0.033414, 0.040551, 0.068914, 0.106845, 0.155517, 0.382436, 0.774448", \
             "0.033275, 0.040580, 0.068943, 0.108453, 0.158386, 0.381360, 0.789926" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033746, 0.040523, 0.065623, 0.108265, 0.157958, 0.394544, 0.792383", \
             "0.033274, 0.040580, 0.065578, 0.104806, 0.155173, 0.381912, 0.772135", \
             "0.033746, 0.040419, 0.065752, 0.104392, 0.155380, 0.380859, 0.775441", \
             "0.033928, 0.040625, 0.069481, 0.107623, 0.156863, 0.381619, 0.770401", \
             "0.033830, 0.040464, 0.064992, 0.104681, 0.157642, 0.381514, 0.773833", \
             "0.033414, 0.040551, 0.068914, 0.106845, 0.155517, 0.382436, 0.774448", \
             "0.033275, 0.040580, 0.068943, 0.108453, 0.158386, 0.381360, 0.789926" \
           );
          }
        }
      }
      pin(AYB[2]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[2] & TAB[2]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[2] == 1'b0 && TAB[2] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.421879, 0.427832, 0.444857, 0.469204, 0.496836, 0.617706, 0.829544", \
             "0.424002, 0.429959, 0.446967, 0.470896, 0.498969, 0.619829, 0.831680", \
             "0.433288, 0.439088, 0.456112, 0.480053, 0.508087, 0.628722, 0.840521", \
             "0.451727, 0.457396, 0.474468, 0.498493, 0.526490, 0.647033, 0.856910", \
             "0.476747, 0.482537, 0.499408, 0.523181, 0.551069, 0.672492, 0.885119", \
             "0.506208, 0.512128, 0.529012, 0.553122, 0.581031, 0.700722, 0.910833", \
             "0.536812, 0.542597, 0.559557, 0.583661, 0.611755, 0.730684, 0.941524" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.358597, 0.363658, 0.378128, 0.398823, 0.422311, 0.525050, 0.705112", \
             "0.360401, 0.365466, 0.379922, 0.400262, 0.424124, 0.526855, 0.706928", \
             "0.368295, 0.373225, 0.387695, 0.408045, 0.431874, 0.534414, 0.714443", \
             "0.383968, 0.388787, 0.403297, 0.423719, 0.447516, 0.549978, 0.728373", \
             "0.405235, 0.410157, 0.424496, 0.444704, 0.468409, 0.571618, 0.752351", \
             "0.430277, 0.435308, 0.449661, 0.470154, 0.493876, 0.595614, 0.774208", \
             "0.456290, 0.461207, 0.475624, 0.496112, 0.519991, 0.621082, 0.800296" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.030996, 0.038012, 0.062593, 0.105491, 0.157290, 0.382866, 0.778199", \
             "0.031443, 0.037950, 0.062979, 0.105570, 0.156618, 0.381734, 0.780972", \
             "0.031099, 0.038100, 0.062833, 0.105261, 0.156687, 0.385188, 0.777172", \
             "0.031589, 0.037900, 0.063004, 0.105237, 0.157331, 0.386379, 0.776193", \
             "0.031237, 0.037985, 0.062819, 0.105134, 0.156989, 0.385851, 0.777401", \
             "0.031096, 0.037885, 0.062854, 0.105287, 0.158932, 0.381577, 0.781459", \
             "0.031185, 0.037973, 0.062599, 0.105626, 0.156677, 0.381591, 0.781671" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.030996, 0.038012, 0.062593, 0.105491, 0.157290, 0.382866, 0.778199", \
             "0.031443, 0.037950, 0.062979, 0.105570, 0.156618, 0.381734, 0.780972", \
             "0.031099, 0.038100, 0.062833, 0.105261, 0.156687, 0.385188, 0.777172", \
             "0.031589, 0.037900, 0.063004, 0.105237, 0.157331, 0.386379, 0.776193", \
             "0.031237, 0.037985, 0.062819, 0.105134, 0.156989, 0.385851, 0.777401", \
             "0.031096, 0.037885, 0.062854, 0.105287, 0.158932, 0.381577, 0.781459", \
             "0.031185, 0.037973, 0.062599, 0.105626, 0.156677, 0.381591, 0.781671" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384352, 0.390908, 0.409611, 0.435662, 0.465475, 0.590681, 0.809384", \
             "0.386612, 0.393248, 0.411702, 0.437778, 0.467666, 0.593147, 0.812445", \
             "0.396167, 0.402349, 0.421389, 0.447342, 0.477396, 0.602421, 0.822094", \
             "0.414175, 0.420851, 0.439362, 0.465562, 0.495719, 0.620768, 0.839599", \
             "0.436883, 0.443366, 0.462153, 0.488343, 0.518330, 0.643226, 0.863728", \
             "0.462114, 0.468517, 0.487227, 0.513262, 0.543131, 0.669460, 0.889341", \
             "0.488555, 0.495067, 0.513701, 0.539535, 0.568753, 0.693198, 0.913995" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.326700, 0.332272, 0.348169, 0.370313, 0.395653, 0.502079, 0.687977", \
             "0.328620, 0.334261, 0.349947, 0.372111, 0.397516, 0.504175, 0.690578", \
             "0.336742, 0.341997, 0.358181, 0.380241, 0.405787, 0.512057, 0.698780", \
             "0.352049, 0.357723, 0.373458, 0.395727, 0.421361, 0.527653, 0.713659", \
             "0.371350, 0.376861, 0.392830, 0.415091, 0.440580, 0.546742, 0.734168", \
             "0.392797, 0.398239, 0.414143, 0.436273, 0.461662, 0.569041, 0.755940", \
             "0.415272, 0.420807, 0.436645, 0.458605, 0.483440, 0.589218, 0.776896" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033067, 0.043654, 0.067295, 0.106310, 0.158301, 0.384867, 0.777481", \
             "0.033576, 0.042267, 0.066031, 0.105608, 0.156593, 0.385890, 0.775362", \
             "0.035536, 0.040845, 0.066998, 0.107210, 0.158262, 0.383223, 0.787170", \
             "0.033128, 0.043105, 0.065449, 0.106723, 0.156033, 0.379062, 0.786445", \
             "0.033542, 0.040686, 0.064994, 0.106958, 0.158220, 0.385345, 0.775841", \
             "0.033451, 0.042668, 0.066759, 0.106132, 0.155790, 0.384125, 0.775988", \
             "0.034405, 0.040541, 0.064814, 0.106566, 0.158623, 0.380844, 0.775472" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033067, 0.043654, 0.067295, 0.106310, 0.158301, 0.384867, 0.777481", \
             "0.033576, 0.042267, 0.066031, 0.105608, 0.156593, 0.385890, 0.775362", \
             "0.035536, 0.040845, 0.066998, 0.107210, 0.158262, 0.383223, 0.787170", \
             "0.033128, 0.043105, 0.065449, 0.106723, 0.156033, 0.379062, 0.786445", \
             "0.033542, 0.040686, 0.064994, 0.106958, 0.158220, 0.385345, 0.775841", \
             "0.033451, 0.042668, 0.066759, 0.106132, 0.155790, 0.384125, 0.775988", \
             "0.034405, 0.040541, 0.064814, 0.106566, 0.158623, 0.380844, 0.775472" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[2] & !TAB[2]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[2] == 1'b1 && TAB[2] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.323567, 0.329521, 0.346545, 0.370892, 0.398525, 0.519395, 0.731232", \
             "0.326013, 0.331971, 0.348978, 0.372908, 0.400981, 0.521841, 0.733692", \
             "0.335471, 0.341272, 0.358295, 0.382236, 0.410271, 0.530906, 0.742705", \
             "0.354077, 0.359746, 0.376818, 0.400843, 0.428840, 0.549383, 0.759260", \
             "0.376697, 0.382488, 0.399358, 0.423131, 0.451020, 0.572442, 0.785070", \
             "0.402028, 0.407948, 0.424832, 0.448942, 0.476851, 0.596542, 0.806653", \
             "0.427655, 0.433440, 0.450400, 0.474505, 0.502598, 0.621527, 0.832367" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275032, 0.280093, 0.294563, 0.315258, 0.338746, 0.441485, 0.621547", \
             "0.277111, 0.282175, 0.296632, 0.316972, 0.340834, 0.443565, 0.623638", \
             "0.285151, 0.290081, 0.304551, 0.324901, 0.348730, 0.451270, 0.631299", \
             "0.300965, 0.305784, 0.320295, 0.340717, 0.364514, 0.466976, 0.645371", \
             "0.320193, 0.325115, 0.339454, 0.359662, 0.383367, 0.486576, 0.667309", \
             "0.341724, 0.346755, 0.361107, 0.381601, 0.405323, 0.507061, 0.685655", \
             "0.363507, 0.368424, 0.382840, 0.403329, 0.427208, 0.528298, 0.707512" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.031102, 0.037584, 0.062532, 0.105470, 0.160394, 0.379080, 0.767367", \
             "0.031049, 0.038344, 0.062803, 0.105265, 0.159484, 0.383605, 0.764994", \
             "0.031146, 0.038104, 0.063030, 0.105217, 0.159399, 0.374539, 0.769426", \
             "0.031176, 0.038423, 0.062861, 0.104996, 0.157868, 0.383464, 0.773900", \
             "0.031453, 0.038218, 0.062519, 0.105401, 0.160040, 0.377038, 0.771723", \
             "0.031438, 0.038142, 0.062466, 0.104556, 0.159484, 0.379677, 0.758609", \
             "0.031458, 0.037858, 0.062784, 0.104942, 0.156849, 0.385949, 0.771644" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.031102, 0.037584, 0.062532, 0.105470, 0.160394, 0.379080, 0.767367", \
             "0.031049, 0.038344, 0.062803, 0.105265, 0.159484, 0.383605, 0.764994", \
             "0.031146, 0.038104, 0.063030, 0.105217, 0.159399, 0.374539, 0.769426", \
             "0.031176, 0.038423, 0.062861, 0.104996, 0.157868, 0.383464, 0.773900", \
             "0.031453, 0.038218, 0.062519, 0.105401, 0.160040, 0.377038, 0.771723", \
             "0.031438, 0.038142, 0.062466, 0.104556, 0.159484, 0.379677, 0.758609", \
             "0.031458, 0.037858, 0.062784, 0.104942, 0.156849, 0.385949, 0.771644" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.347883, 0.354439, 0.373142, 0.399193, 0.429005, 0.554212, 0.772915", \
             "0.349957, 0.356592, 0.375047, 0.401123, 0.431011, 0.556492, 0.775789", \
             "0.359006, 0.365188, 0.384228, 0.410180, 0.440235, 0.565259, 0.784933", \
             "0.377141, 0.383818, 0.402329, 0.428528, 0.458685, 0.583735, 0.802566", \
             "0.402259, 0.408742, 0.427528, 0.453719, 0.483706, 0.608602, 0.829104", \
             "0.431381, 0.437784, 0.456495, 0.482529, 0.512399, 0.638728, 0.858609", \
             "0.462505, 0.469017, 0.487650, 0.513485, 0.542703, 0.667147, 0.887945" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.295701, 0.301273, 0.317170, 0.339314, 0.364654, 0.471080, 0.656978", \
             "0.297463, 0.303104, 0.318790, 0.340954, 0.366359, 0.473018, 0.659421", \
             "0.305155, 0.310409, 0.326594, 0.348653, 0.374199, 0.480470, 0.667193", \
             "0.320570, 0.326245, 0.341980, 0.364249, 0.389883, 0.496175, 0.682181", \
             "0.341920, 0.347431, 0.363399, 0.385661, 0.411150, 0.517312, 0.704738", \
             "0.366674, 0.372116, 0.388020, 0.410150, 0.435539, 0.542918, 0.729817", \
             "0.393129, 0.398665, 0.414503, 0.436462, 0.461297, 0.567075, 0.754753" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033746, 0.040523, 0.065623, 0.108265, 0.157958, 0.394544, 0.792383", \
             "0.033274, 0.040580, 0.065578, 0.104806, 0.155173, 0.381912, 0.772135", \
             "0.033746, 0.040419, 0.065752, 0.104392, 0.155380, 0.380859, 0.775441", \
             "0.033928, 0.040625, 0.069481, 0.107623, 0.156863, 0.381619, 0.770401", \
             "0.033830, 0.040464, 0.064992, 0.104681, 0.157642, 0.381514, 0.773833", \
             "0.033414, 0.040551, 0.068914, 0.106845, 0.155517, 0.382436, 0.774448", \
             "0.033275, 0.040580, 0.068943, 0.108453, 0.158386, 0.381360, 0.789926" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033746, 0.040523, 0.065623, 0.108265, 0.157958, 0.394544, 0.792383", \
             "0.033274, 0.040580, 0.065578, 0.104806, 0.155173, 0.381912, 0.772135", \
             "0.033746, 0.040419, 0.065752, 0.104392, 0.155380, 0.380859, 0.775441", \
             "0.033928, 0.040625, 0.069481, 0.107623, 0.156863, 0.381619, 0.770401", \
             "0.033830, 0.040464, 0.064992, 0.104681, 0.157642, 0.381514, 0.773833", \
             "0.033414, 0.040551, 0.068914, 0.106845, 0.155517, 0.382436, 0.774448", \
             "0.033275, 0.040580, 0.068943, 0.108453, 0.158386, 0.381360, 0.789926" \
           );
          }
        }
      }
      pin(AYB[1]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[1] & TAB[1]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[1] == 1'b0 && TAB[1] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.421879, 0.427832, 0.444857, 0.469204, 0.496836, 0.617706, 0.829544", \
             "0.424002, 0.429959, 0.446967, 0.470896, 0.498969, 0.619829, 0.831680", \
             "0.433288, 0.439088, 0.456112, 0.480053, 0.508087, 0.628722, 0.840521", \
             "0.451727, 0.457396, 0.474468, 0.498493, 0.526490, 0.647033, 0.856910", \
             "0.476747, 0.482537, 0.499408, 0.523181, 0.551069, 0.672492, 0.885119", \
             "0.506208, 0.512128, 0.529012, 0.553122, 0.581031, 0.700722, 0.910833", \
             "0.536812, 0.542597, 0.559557, 0.583661, 0.611755, 0.730684, 0.941524" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.358597, 0.363658, 0.378128, 0.398823, 0.422311, 0.525050, 0.705112", \
             "0.360401, 0.365466, 0.379922, 0.400262, 0.424124, 0.526855, 0.706928", \
             "0.368295, 0.373225, 0.387695, 0.408045, 0.431874, 0.534414, 0.714443", \
             "0.383968, 0.388787, 0.403297, 0.423719, 0.447516, 0.549978, 0.728373", \
             "0.405235, 0.410157, 0.424496, 0.444704, 0.468409, 0.571618, 0.752351", \
             "0.430277, 0.435308, 0.449661, 0.470154, 0.493876, 0.595614, 0.774208", \
             "0.456290, 0.461207, 0.475624, 0.496112, 0.519991, 0.621082, 0.800296" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.030996, 0.038012, 0.062593, 0.105491, 0.157290, 0.382866, 0.778199", \
             "0.031443, 0.037950, 0.062979, 0.105570, 0.156618, 0.381734, 0.780972", \
             "0.031099, 0.038100, 0.062833, 0.105261, 0.156687, 0.385188, 0.777172", \
             "0.031589, 0.037900, 0.063004, 0.105237, 0.157331, 0.386379, 0.776193", \
             "0.031237, 0.037985, 0.062819, 0.105134, 0.156989, 0.385851, 0.777401", \
             "0.031096, 0.037885, 0.062854, 0.105287, 0.158932, 0.381577, 0.781459", \
             "0.031185, 0.037973, 0.062599, 0.105626, 0.156677, 0.381591, 0.781671" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.030996, 0.038012, 0.062593, 0.105491, 0.157290, 0.382866, 0.778199", \
             "0.031443, 0.037950, 0.062979, 0.105570, 0.156618, 0.381734, 0.780972", \
             "0.031099, 0.038100, 0.062833, 0.105261, 0.156687, 0.385188, 0.777172", \
             "0.031589, 0.037900, 0.063004, 0.105237, 0.157331, 0.386379, 0.776193", \
             "0.031237, 0.037985, 0.062819, 0.105134, 0.156989, 0.385851, 0.777401", \
             "0.031096, 0.037885, 0.062854, 0.105287, 0.158932, 0.381577, 0.781459", \
             "0.031185, 0.037973, 0.062599, 0.105626, 0.156677, 0.381591, 0.781671" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384352, 0.390908, 0.409611, 0.435662, 0.465475, 0.590681, 0.809384", \
             "0.386612, 0.393248, 0.411702, 0.437778, 0.467666, 0.593147, 0.812445", \
             "0.396167, 0.402349, 0.421389, 0.447342, 0.477396, 0.602421, 0.822094", \
             "0.414175, 0.420851, 0.439362, 0.465562, 0.495719, 0.620768, 0.839599", \
             "0.436883, 0.443366, 0.462153, 0.488343, 0.518330, 0.643226, 0.863728", \
             "0.462114, 0.468517, 0.487227, 0.513262, 0.543131, 0.669460, 0.889341", \
             "0.488555, 0.495067, 0.513701, 0.539535, 0.568753, 0.693198, 0.913995" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.326700, 0.332272, 0.348169, 0.370313, 0.395653, 0.502079, 0.687977", \
             "0.328620, 0.334261, 0.349947, 0.372111, 0.397516, 0.504175, 0.690578", \
             "0.336742, 0.341997, 0.358181, 0.380241, 0.405787, 0.512057, 0.698780", \
             "0.352049, 0.357723, 0.373458, 0.395727, 0.421361, 0.527653, 0.713659", \
             "0.371350, 0.376861, 0.392830, 0.415091, 0.440580, 0.546742, 0.734168", \
             "0.392797, 0.398239, 0.414143, 0.436273, 0.461662, 0.569041, 0.755940", \
             "0.415272, 0.420807, 0.436645, 0.458605, 0.483440, 0.589218, 0.776896" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033067, 0.043654, 0.067295, 0.106310, 0.158301, 0.384867, 0.777481", \
             "0.033576, 0.042267, 0.066031, 0.105608, 0.156593, 0.385890, 0.775362", \
             "0.035536, 0.040845, 0.066998, 0.107210, 0.158262, 0.383223, 0.787170", \
             "0.033128, 0.043105, 0.065449, 0.106723, 0.156033, 0.379062, 0.786445", \
             "0.033542, 0.040686, 0.064994, 0.106958, 0.158220, 0.385345, 0.775841", \
             "0.033451, 0.042668, 0.066759, 0.106132, 0.155790, 0.384125, 0.775988", \
             "0.034405, 0.040541, 0.064814, 0.106566, 0.158623, 0.380844, 0.775472" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033067, 0.043654, 0.067295, 0.106310, 0.158301, 0.384867, 0.777481", \
             "0.033576, 0.042267, 0.066031, 0.105608, 0.156593, 0.385890, 0.775362", \
             "0.035536, 0.040845, 0.066998, 0.107210, 0.158262, 0.383223, 0.787170", \
             "0.033128, 0.043105, 0.065449, 0.106723, 0.156033, 0.379062, 0.786445", \
             "0.033542, 0.040686, 0.064994, 0.106958, 0.158220, 0.385345, 0.775841", \
             "0.033451, 0.042668, 0.066759, 0.106132, 0.155790, 0.384125, 0.775988", \
             "0.034405, 0.040541, 0.064814, 0.106566, 0.158623, 0.380844, 0.775472" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[1] & !TAB[1]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[1] == 1'b1 && TAB[1] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.323567, 0.329521, 0.346545, 0.370892, 0.398525, 0.519395, 0.731232", \
             "0.326013, 0.331971, 0.348978, 0.372908, 0.400981, 0.521841, 0.733692", \
             "0.335471, 0.341272, 0.358295, 0.382236, 0.410271, 0.530906, 0.742705", \
             "0.354077, 0.359746, 0.376818, 0.400843, 0.428840, 0.549383, 0.759260", \
             "0.376697, 0.382488, 0.399358, 0.423131, 0.451020, 0.572442, 0.785070", \
             "0.402028, 0.407948, 0.424832, 0.448942, 0.476851, 0.596542, 0.806653", \
             "0.427655, 0.433440, 0.450400, 0.474505, 0.502598, 0.621527, 0.832367" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275032, 0.280093, 0.294563, 0.315258, 0.338746, 0.441485, 0.621547", \
             "0.277111, 0.282175, 0.296632, 0.316972, 0.340834, 0.443565, 0.623638", \
             "0.285151, 0.290081, 0.304551, 0.324901, 0.348730, 0.451270, 0.631299", \
             "0.300965, 0.305784, 0.320295, 0.340717, 0.364514, 0.466976, 0.645371", \
             "0.320193, 0.325115, 0.339454, 0.359662, 0.383367, 0.486576, 0.667309", \
             "0.341724, 0.346755, 0.361107, 0.381601, 0.405323, 0.507061, 0.685655", \
             "0.363507, 0.368424, 0.382840, 0.403329, 0.427208, 0.528298, 0.707512" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.031102, 0.037584, 0.062532, 0.105470, 0.160394, 0.379080, 0.767367", \
             "0.031049, 0.038344, 0.062803, 0.105265, 0.159484, 0.383605, 0.764994", \
             "0.031146, 0.038104, 0.063030, 0.105217, 0.159399, 0.374539, 0.769426", \
             "0.031176, 0.038423, 0.062861, 0.104996, 0.157868, 0.383464, 0.773900", \
             "0.031453, 0.038218, 0.062519, 0.105401, 0.160040, 0.377038, 0.771723", \
             "0.031438, 0.038142, 0.062466, 0.104556, 0.159484, 0.379677, 0.758609", \
             "0.031458, 0.037858, 0.062784, 0.104942, 0.156849, 0.385949, 0.771644" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.031102, 0.037584, 0.062532, 0.105470, 0.160394, 0.379080, 0.767367", \
             "0.031049, 0.038344, 0.062803, 0.105265, 0.159484, 0.383605, 0.764994", \
             "0.031146, 0.038104, 0.063030, 0.105217, 0.159399, 0.374539, 0.769426", \
             "0.031176, 0.038423, 0.062861, 0.104996, 0.157868, 0.383464, 0.773900", \
             "0.031453, 0.038218, 0.062519, 0.105401, 0.160040, 0.377038, 0.771723", \
             "0.031438, 0.038142, 0.062466, 0.104556, 0.159484, 0.379677, 0.758609", \
             "0.031458, 0.037858, 0.062784, 0.104942, 0.156849, 0.385949, 0.771644" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.347883, 0.354439, 0.373142, 0.399193, 0.429005, 0.554212, 0.772915", \
             "0.349957, 0.356592, 0.375047, 0.401123, 0.431011, 0.556492, 0.775789", \
             "0.359006, 0.365188, 0.384228, 0.410180, 0.440235, 0.565259, 0.784933", \
             "0.377141, 0.383818, 0.402329, 0.428528, 0.458685, 0.583735, 0.802566", \
             "0.402259, 0.408742, 0.427528, 0.453719, 0.483706, 0.608602, 0.829104", \
             "0.431381, 0.437784, 0.456495, 0.482529, 0.512399, 0.638728, 0.858609", \
             "0.462505, 0.469017, 0.487650, 0.513485, 0.542703, 0.667147, 0.887945" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.295701, 0.301273, 0.317170, 0.339314, 0.364654, 0.471080, 0.656978", \
             "0.297463, 0.303104, 0.318790, 0.340954, 0.366359, 0.473018, 0.659421", \
             "0.305155, 0.310409, 0.326594, 0.348653, 0.374199, 0.480470, 0.667193", \
             "0.320570, 0.326245, 0.341980, 0.364249, 0.389883, 0.496175, 0.682181", \
             "0.341920, 0.347431, 0.363399, 0.385661, 0.411150, 0.517312, 0.704738", \
             "0.366674, 0.372116, 0.388020, 0.410150, 0.435539, 0.542918, 0.729817", \
             "0.393129, 0.398665, 0.414503, 0.436462, 0.461297, 0.567075, 0.754753" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033746, 0.040523, 0.065623, 0.108265, 0.157958, 0.394544, 0.792383", \
             "0.033274, 0.040580, 0.065578, 0.104806, 0.155173, 0.381912, 0.772135", \
             "0.033746, 0.040419, 0.065752, 0.104392, 0.155380, 0.380859, 0.775441", \
             "0.033928, 0.040625, 0.069481, 0.107623, 0.156863, 0.381619, 0.770401", \
             "0.033830, 0.040464, 0.064992, 0.104681, 0.157642, 0.381514, 0.773833", \
             "0.033414, 0.040551, 0.068914, 0.106845, 0.155517, 0.382436, 0.774448", \
             "0.033275, 0.040580, 0.068943, 0.108453, 0.158386, 0.381360, 0.789926" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033746, 0.040523, 0.065623, 0.108265, 0.157958, 0.394544, 0.792383", \
             "0.033274, 0.040580, 0.065578, 0.104806, 0.155173, 0.381912, 0.772135", \
             "0.033746, 0.040419, 0.065752, 0.104392, 0.155380, 0.380859, 0.775441", \
             "0.033928, 0.040625, 0.069481, 0.107623, 0.156863, 0.381619, 0.770401", \
             "0.033830, 0.040464, 0.064992, 0.104681, 0.157642, 0.381514, 0.773833", \
             "0.033414, 0.040551, 0.068914, 0.106845, 0.155517, 0.382436, 0.774448", \
             "0.033275, 0.040580, 0.068943, 0.108453, 0.158386, 0.381360, 0.789926" \
           );
          }
        }
      }
      pin(AYB[0]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[0] & TAB[0]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[0] == 1'b0 && TAB[0] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.421879, 0.427832, 0.444857, 0.469204, 0.496836, 0.617706, 0.829544", \
             "0.424002, 0.429959, 0.446967, 0.470896, 0.498969, 0.619829, 0.831680", \
             "0.433288, 0.439088, 0.456112, 0.480053, 0.508087, 0.628722, 0.840521", \
             "0.451727, 0.457396, 0.474468, 0.498493, 0.526490, 0.647033, 0.856910", \
             "0.476747, 0.482537, 0.499408, 0.523181, 0.551069, 0.672492, 0.885119", \
             "0.506208, 0.512128, 0.529012, 0.553122, 0.581031, 0.700722, 0.910833", \
             "0.536812, 0.542597, 0.559557, 0.583661, 0.611755, 0.730684, 0.941524" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.358597, 0.363658, 0.378128, 0.398823, 0.422311, 0.525050, 0.705112", \
             "0.360401, 0.365466, 0.379922, 0.400262, 0.424124, 0.526855, 0.706928", \
             "0.368295, 0.373225, 0.387695, 0.408045, 0.431874, 0.534414, 0.714443", \
             "0.383968, 0.388787, 0.403297, 0.423719, 0.447516, 0.549978, 0.728373", \
             "0.405235, 0.410157, 0.424496, 0.444704, 0.468409, 0.571618, 0.752351", \
             "0.430277, 0.435308, 0.449661, 0.470154, 0.493876, 0.595614, 0.774208", \
             "0.456290, 0.461207, 0.475624, 0.496112, 0.519991, 0.621082, 0.800296" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.030996, 0.038012, 0.062593, 0.105491, 0.157290, 0.382866, 0.778199", \
             "0.031443, 0.037950, 0.062979, 0.105570, 0.156618, 0.381734, 0.780972", \
             "0.031099, 0.038100, 0.062833, 0.105261, 0.156687, 0.385188, 0.777172", \
             "0.031589, 0.037900, 0.063004, 0.105237, 0.157331, 0.386379, 0.776193", \
             "0.031237, 0.037985, 0.062819, 0.105134, 0.156989, 0.385851, 0.777401", \
             "0.031096, 0.037885, 0.062854, 0.105287, 0.158932, 0.381577, 0.781459", \
             "0.031185, 0.037973, 0.062599, 0.105626, 0.156677, 0.381591, 0.781671" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.030996, 0.038012, 0.062593, 0.105491, 0.157290, 0.382866, 0.778199", \
             "0.031443, 0.037950, 0.062979, 0.105570, 0.156618, 0.381734, 0.780972", \
             "0.031099, 0.038100, 0.062833, 0.105261, 0.156687, 0.385188, 0.777172", \
             "0.031589, 0.037900, 0.063004, 0.105237, 0.157331, 0.386379, 0.776193", \
             "0.031237, 0.037985, 0.062819, 0.105134, 0.156989, 0.385851, 0.777401", \
             "0.031096, 0.037885, 0.062854, 0.105287, 0.158932, 0.381577, 0.781459", \
             "0.031185, 0.037973, 0.062599, 0.105626, 0.156677, 0.381591, 0.781671" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.384352, 0.390908, 0.409611, 0.435662, 0.465475, 0.590681, 0.809384", \
             "0.386612, 0.393248, 0.411702, 0.437778, 0.467666, 0.593147, 0.812445", \
             "0.396167, 0.402349, 0.421389, 0.447342, 0.477396, 0.602421, 0.822094", \
             "0.414175, 0.420851, 0.439362, 0.465562, 0.495719, 0.620768, 0.839599", \
             "0.436883, 0.443366, 0.462153, 0.488343, 0.518330, 0.643226, 0.863728", \
             "0.462114, 0.468517, 0.487227, 0.513262, 0.543131, 0.669460, 0.889341", \
             "0.488555, 0.495067, 0.513701, 0.539535, 0.568753, 0.693198, 0.913995" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.326700, 0.332272, 0.348169, 0.370313, 0.395653, 0.502079, 0.687977", \
             "0.328620, 0.334261, 0.349947, 0.372111, 0.397516, 0.504175, 0.690578", \
             "0.336742, 0.341997, 0.358181, 0.380241, 0.405787, 0.512057, 0.698780", \
             "0.352049, 0.357723, 0.373458, 0.395727, 0.421361, 0.527653, 0.713659", \
             "0.371350, 0.376861, 0.392830, 0.415091, 0.440580, 0.546742, 0.734168", \
             "0.392797, 0.398239, 0.414143, 0.436273, 0.461662, 0.569041, 0.755940", \
             "0.415272, 0.420807, 0.436645, 0.458605, 0.483440, 0.589218, 0.776896" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033067, 0.043654, 0.067295, 0.106310, 0.158301, 0.384867, 0.777481", \
             "0.033576, 0.042267, 0.066031, 0.105608, 0.156593, 0.385890, 0.775362", \
             "0.035536, 0.040845, 0.066998, 0.107210, 0.158262, 0.383223, 0.787170", \
             "0.033128, 0.043105, 0.065449, 0.106723, 0.156033, 0.379062, 0.786445", \
             "0.033542, 0.040686, 0.064994, 0.106958, 0.158220, 0.385345, 0.775841", \
             "0.033451, 0.042668, 0.066759, 0.106132, 0.155790, 0.384125, 0.775988", \
             "0.034405, 0.040541, 0.064814, 0.106566, 0.158623, 0.380844, 0.775472" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033067, 0.043654, 0.067295, 0.106310, 0.158301, 0.384867, 0.777481", \
             "0.033576, 0.042267, 0.066031, 0.105608, 0.156593, 0.385890, 0.775362", \
             "0.035536, 0.040845, 0.066998, 0.107210, 0.158262, 0.383223, 0.787170", \
             "0.033128, 0.043105, 0.065449, 0.106723, 0.156033, 0.379062, 0.786445", \
             "0.033542, 0.040686, 0.064994, 0.106958, 0.158220, 0.385345, 0.775841", \
             "0.033451, 0.042668, 0.066759, 0.106132, 0.155790, 0.384125, 0.775988", \
             "0.034405, 0.040541, 0.064814, 0.106566, 0.158623, 0.380844, 0.775472" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[0] & !TAB[0]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[0] == 1'b1 && TAB[0] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.323567, 0.329521, 0.346545, 0.370892, 0.398525, 0.519395, 0.731232", \
             "0.326013, 0.331971, 0.348978, 0.372908, 0.400981, 0.521841, 0.733692", \
             "0.335471, 0.341272, 0.358295, 0.382236, 0.410271, 0.530906, 0.742705", \
             "0.354077, 0.359746, 0.376818, 0.400843, 0.428840, 0.549383, 0.759260", \
             "0.376697, 0.382488, 0.399358, 0.423131, 0.451020, 0.572442, 0.785070", \
             "0.402028, 0.407948, 0.424832, 0.448942, 0.476851, 0.596542, 0.806653", \
             "0.427655, 0.433440, 0.450400, 0.474505, 0.502598, 0.621527, 0.832367" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.275032, 0.280093, 0.294563, 0.315258, 0.338746, 0.441485, 0.621547", \
             "0.277111, 0.282175, 0.296632, 0.316972, 0.340834, 0.443565, 0.623638", \
             "0.285151, 0.290081, 0.304551, 0.324901, 0.348730, 0.451270, 0.631299", \
             "0.300965, 0.305784, 0.320295, 0.340717, 0.364514, 0.466976, 0.645371", \
             "0.320193, 0.325115, 0.339454, 0.359662, 0.383367, 0.486576, 0.667309", \
             "0.341724, 0.346755, 0.361107, 0.381601, 0.405323, 0.507061, 0.685655", \
             "0.363507, 0.368424, 0.382840, 0.403329, 0.427208, 0.528298, 0.707512" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.031102, 0.037584, 0.062532, 0.105470, 0.160394, 0.379080, 0.767367", \
             "0.031049, 0.038344, 0.062803, 0.105265, 0.159484, 0.383605, 0.764994", \
             "0.031146, 0.038104, 0.063030, 0.105217, 0.159399, 0.374539, 0.769426", \
             "0.031176, 0.038423, 0.062861, 0.104996, 0.157868, 0.383464, 0.773900", \
             "0.031453, 0.038218, 0.062519, 0.105401, 0.160040, 0.377038, 0.771723", \
             "0.031438, 0.038142, 0.062466, 0.104556, 0.159484, 0.379677, 0.758609", \
             "0.031458, 0.037858, 0.062784, 0.104942, 0.156849, 0.385949, 0.771644" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.031102, 0.037584, 0.062532, 0.105470, 0.160394, 0.379080, 0.767367", \
             "0.031049, 0.038344, 0.062803, 0.105265, 0.159484, 0.383605, 0.764994", \
             "0.031146, 0.038104, 0.063030, 0.105217, 0.159399, 0.374539, 0.769426", \
             "0.031176, 0.038423, 0.062861, 0.104996, 0.157868, 0.383464, 0.773900", \
             "0.031453, 0.038218, 0.062519, 0.105401, 0.160040, 0.377038, 0.771723", \
             "0.031438, 0.038142, 0.062466, 0.104556, 0.159484, 0.379677, 0.758609", \
             "0.031458, 0.037858, 0.062784, 0.104942, 0.156849, 0.385949, 0.771644" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.347883, 0.354439, 0.373142, 0.399193, 0.429005, 0.554212, 0.772915", \
             "0.349957, 0.356592, 0.375047, 0.401123, 0.431011, 0.556492, 0.775789", \
             "0.359006, 0.365188, 0.384228, 0.410180, 0.440235, 0.565259, 0.784933", \
             "0.377141, 0.383818, 0.402329, 0.428528, 0.458685, 0.583735, 0.802566", \
             "0.402259, 0.408742, 0.427528, 0.453719, 0.483706, 0.608602, 0.829104", \
             "0.431381, 0.437784, 0.456495, 0.482529, 0.512399, 0.638728, 0.858609", \
             "0.462505, 0.469017, 0.487650, 0.513485, 0.542703, 0.667147, 0.887945" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.295701, 0.301273, 0.317170, 0.339314, 0.364654, 0.471080, 0.656978", \
             "0.297463, 0.303104, 0.318790, 0.340954, 0.366359, 0.473018, 0.659421", \
             "0.305155, 0.310409, 0.326594, 0.348653, 0.374199, 0.480470, 0.667193", \
             "0.320570, 0.326245, 0.341980, 0.364249, 0.389883, 0.496175, 0.682181", \
             "0.341920, 0.347431, 0.363399, 0.385661, 0.411150, 0.517312, 0.704738", \
             "0.366674, 0.372116, 0.388020, 0.410150, 0.435539, 0.542918, 0.729817", \
             "0.393129, 0.398665, 0.414503, 0.436462, 0.461297, 0.567075, 0.754753" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033746, 0.040523, 0.065623, 0.108265, 0.157958, 0.394544, 0.792383", \
             "0.033274, 0.040580, 0.065578, 0.104806, 0.155173, 0.381912, 0.772135", \
             "0.033746, 0.040419, 0.065752, 0.104392, 0.155380, 0.380859, 0.775441", \
             "0.033928, 0.040625, 0.069481, 0.107623, 0.156863, 0.381619, 0.770401", \
             "0.033830, 0.040464, 0.064992, 0.104681, 0.157642, 0.381514, 0.773833", \
             "0.033414, 0.040551, 0.068914, 0.106845, 0.155517, 0.382436, 0.774448", \
             "0.033275, 0.040580, 0.068943, 0.108453, 0.158386, 0.381360, 0.789926" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.033746, 0.040523, 0.065623, 0.108265, 0.157958, 0.394544, 0.792383", \
             "0.033274, 0.040580, 0.065578, 0.104806, 0.155173, 0.381912, 0.772135", \
             "0.033746, 0.040419, 0.065752, 0.104392, 0.155380, 0.380859, 0.775441", \
             "0.033928, 0.040625, 0.069481, 0.107623, 0.156863, 0.381619, 0.770401", \
             "0.033830, 0.040464, 0.064992, 0.104681, 0.157642, 0.381514, 0.773833", \
             "0.033414, 0.040551, 0.068914, 0.106845, 0.155517, 0.382436, 0.774448", \
             "0.033275, 0.040580, 0.068943, 0.108453, 0.158386, 0.381360, 0.789926" \
           );
          }
        }
      }
    }
    bus(QA) {
      bus_type : SRAMdpw64d256_DATA;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.560000;
      max_transition : 0.544800;
      memory_read() {
        address : AA;
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.912998, 0.918079, 0.931310, 0.952847, 0.998326, 1.087460, 1.269406", \
           "0.915067, 0.920187, 0.933407, 0.954735, 1.000437, 1.089584, 1.271519", \
           "0.923563, 0.928626, 0.941995, 0.963261, 1.007065, 1.094748, 1.278297", \
           "0.939776, 0.945190, 0.958659, 0.979824, 1.025633, 1.113592, 1.287586", \
           "0.960822, 0.966810, 0.980283, 1.001409, 1.045600, 1.134982, 1.308346", \
           "0.984201, 0.991089, 1.005884, 1.027119, 1.071395, 1.159573, 1.333639", \
           "1.009408, 1.017747, 1.033849, 1.053822, 1.097417, 1.186502, 1.359948" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.713487, 0.718568, 0.731799, 0.753336, 0.798815, 0.887949, 1.069895", \
           "0.715556, 0.720676, 0.733896, 0.755224, 0.800927, 0.890073, 1.072009", \
           "0.724052, 0.729115, 0.742484, 0.763750, 0.807554, 0.895237, 1.078787", \
           "0.740265, 0.745679, 0.759148, 0.780313, 0.826123, 0.914081, 1.088076", \
           "0.761312, 0.767299, 0.780772, 0.801898, 0.846089, 0.935471, 1.108836", \
           "0.784690, 0.791578, 0.806373, 0.827608, 0.871884, 0.960063, 1.134128", \
           "0.809897, 0.818236, 0.834338, 0.854311, 0.897907, 0.986991, 1.160437" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.922008, 0.927227, 0.940028, 0.960927, 1.004631, 1.091788, 1.267127", \
           "0.923663, 0.928819, 0.941638, 0.962310, 1.005814, 1.093404, 1.268535", \
           "0.932565, 0.937967, 0.950697, 0.971543, 1.014855, 1.102209, 1.279324", \
           "0.949068, 0.954521, 0.966888, 0.987861, 1.031413, 1.120124, 1.295529", \
           "0.969518, 0.976173, 0.989279, 1.009448, 1.051975, 1.138684, 1.314538", \
           "0.991525, 1.000926, 1.014375, 1.035560, 1.078177, 1.163862, 1.334241", \
           "1.017124, 1.026144, 1.041915, 1.064607, 1.103706, 1.190434, 1.362779" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.713911, 0.719130, 0.731931, 0.752831, 0.796534, 0.883691, 1.059030", \
           "0.715566, 0.720722, 0.733542, 0.754213, 0.797717, 0.885307, 1.060438", \
           "0.724468, 0.729870, 0.742600, 0.763446, 0.806758, 0.894113, 1.071227", \
           "0.740971, 0.746424, 0.758792, 0.779764, 0.823317, 0.912027, 1.087432", \
           "0.761421, 0.768076, 0.781182, 0.801351, 0.843878, 0.930587, 1.106441", \
           "0.783428, 0.792829, 0.806278, 0.827463, 0.870081, 0.955765, 1.126144", \
           "0.809027, 0.818047, 0.833818, 0.856510, 0.895609, 0.982337, 1.154682" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.972440, 0.977520, 0.990751, 1.012289, 1.057767, 1.146901, 1.328848", \
           "0.974508, 0.979628, 0.992848, 1.014177, 1.059879, 1.149026, 1.330961", \
           "0.983005, 0.988068, 1.001436, 1.022703, 1.066506, 1.154189, 1.337739", \
           "0.999217, 1.004632, 1.018101, 1.039265, 1.085075, 1.173033, 1.347028", \
           "1.020264, 1.026252, 1.039725, 1.060851, 1.105042, 1.194423, 1.367788", \
           "1.043643, 1.050531, 1.065326, 1.086561, 1.130837, 1.219015, 1.393080", \
           "1.068849, 1.077189, 1.093291, 1.113263, 1.156859, 1.245944, 1.419390" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.713487, 0.718568, 0.731799, 0.753336, 0.798815, 0.887949, 1.069895", \
           "0.715556, 0.720676, 0.733896, 0.755224, 0.800927, 0.890073, 1.072009", \
           "0.724052, 0.729115, 0.742484, 0.763750, 0.807554, 0.895237, 1.078787", \
           "0.740265, 0.745679, 0.759148, 0.780313, 0.826123, 0.914081, 1.088076", \
           "0.761312, 0.767299, 0.780772, 0.801898, 0.846089, 0.935471, 1.108836", \
           "0.784690, 0.791578, 0.806373, 0.827608, 0.871884, 0.960063, 1.134128", \
           "0.809897, 0.818236, 0.834338, 0.854311, 0.897907, 0.986991, 1.160437" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.981450, 0.986668, 0.999469, 1.020369, 1.064073, 1.151230, 1.326569", \
           "0.983105, 0.988261, 1.001080, 1.021752, 1.065256, 1.152846, 1.327976", \
           "0.992006, 0.997409, 1.010138, 1.030985, 1.074296, 1.161651, 1.338765", \
           "1.008510, 1.013962, 1.026330, 1.047302, 1.090855, 1.179565, 1.354971", \
           "1.028960, 1.035615, 1.048720, 1.068889, 1.111416, 1.198125, 1.373979", \
           "1.050967, 1.060368, 1.073816, 1.095001, 1.137619, 1.223304, 1.393683", \
           "1.076566, 1.085586, 1.101357, 1.124049, 1.163147, 1.249876, 1.422221" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.713911, 0.719130, 0.731931, 0.752831, 0.796534, 0.883691, 1.059030", \
           "0.715566, 0.720722, 0.733542, 0.754213, 0.797717, 0.885307, 1.060438", \
           "0.724468, 0.729870, 0.742600, 0.763446, 0.806758, 0.894113, 1.071227", \
           "0.740971, 0.746424, 0.758792, 0.779764, 0.823317, 0.912027, 1.087432", \
           "0.761421, 0.768076, 0.781182, 0.801351, 0.843878, 0.930587, 1.106441", \
           "0.783428, 0.792829, 0.806278, 0.827463, 0.870081, 0.955765, 1.126144", \
           "0.809027, 0.818047, 0.833818, 0.856510, 0.895609, 0.982337, 1.154682" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.010293, 1.015374, 1.028605, 1.050142, 1.095621, 1.184755, 1.366701", \
           "1.012362, 1.017482, 1.030702, 1.052030, 1.097732, 1.186879, 1.368814", \
           "1.020858, 1.025921, 1.039290, 1.060556, 1.104360, 1.192043, 1.375592", \
           "1.037071, 1.042485, 1.055954, 1.077119, 1.122929, 1.210887, 1.384882", \
           "1.058118, 1.064105, 1.077578, 1.098704, 1.142895, 1.232277, 1.405642", \
           "1.081496, 1.088384, 1.103179, 1.124414, 1.168690, 1.256869, 1.430934", \
           "1.106703, 1.115042, 1.131144, 1.151117, 1.194712, 1.283797, 1.457243" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.713487, 0.718568, 0.731799, 0.753336, 0.798815, 0.887949, 1.069895", \
           "0.715556, 0.720676, 0.733896, 0.755224, 0.800927, 0.890073, 1.072009", \
           "0.724052, 0.729115, 0.742484, 0.763750, 0.807554, 0.895237, 1.078787", \
           "0.740265, 0.745679, 0.759148, 0.780313, 0.826123, 0.914081, 1.088076", \
           "0.761312, 0.767299, 0.780772, 0.801898, 0.846089, 0.935471, 1.108836", \
           "0.784690, 0.791578, 0.806373, 0.827608, 0.871884, 0.960063, 1.134128", \
           "0.809897, 0.818236, 0.834338, 0.854311, 0.897907, 0.986991, 1.160437" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.019303, 1.024522, 1.037323, 1.058223, 1.101926, 1.189083, 1.364422", \
           "1.020958, 1.026114, 1.038934, 1.059605, 1.103109, 1.190699, 1.365830", \
           "1.029860, 1.035262, 1.047992, 1.068838, 1.112150, 1.199505, 1.376619", \
           "1.046363, 1.051816, 1.064184, 1.085156, 1.128708, 1.217419, 1.392824", \
           "1.066813, 1.073468, 1.086574, 1.106743, 1.149270, 1.235979, 1.411833", \
           "1.088820, 1.098221, 1.111670, 1.132855, 1.175472, 1.261157, 1.431536", \
           "1.114419, 1.123439, 1.139210, 1.161902, 1.201001, 1.287729, 1.460074" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.713911, 0.719130, 0.731931, 0.752831, 0.796534, 0.883691, 1.059030", \
           "0.715566, 0.720722, 0.733542, 0.754213, 0.797717, 0.885307, 1.060438", \
           "0.724468, 0.729870, 0.742600, 0.763446, 0.806758, 0.894113, 1.071227", \
           "0.740971, 0.746424, 0.758792, 0.779764, 0.823317, 0.912027, 1.087432", \
           "0.761421, 0.768076, 0.781182, 0.801351, 0.843878, 0.930587, 1.106441", \
           "0.783428, 0.792829, 0.806278, 0.827463, 0.870081, 0.955765, 1.126144", \
           "0.809027, 0.818047, 0.833818, 0.856510, 0.895609, 0.982337, 1.154682" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.087910, 1.092991, 1.106222, 1.127759, 1.173238, 1.262372, 1.444318", \
           "1.089979, 1.095099, 1.108319, 1.129647, 1.175349, 1.264496, 1.446431", \
           "1.098475, 1.103538, 1.116907, 1.138173, 1.181977, 1.269660, 1.453209", \
           "1.114688, 1.120102, 1.133571, 1.154736, 1.200546, 1.288504, 1.462499", \
           "1.135734, 1.141722, 1.155195, 1.176321, 1.220512, 1.309894, 1.483259", \
           "1.159113, 1.166001, 1.180796, 1.202031, 1.246307, 1.334486, 1.508551", \
           "1.184320, 1.192659, 1.208761, 1.228734, 1.272329, 1.361414, 1.534860" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.713487, 0.718568, 0.731799, 0.753336, 0.798815, 0.887949, 1.069895", \
           "0.715556, 0.720676, 0.733896, 0.755224, 0.800927, 0.890073, 1.072009", \
           "0.724052, 0.729115, 0.742484, 0.763750, 0.807554, 0.895237, 1.078787", \
           "0.740265, 0.745679, 0.759148, 0.780313, 0.826123, 0.914081, 1.088076", \
           "0.761312, 0.767299, 0.780772, 0.801898, 0.846089, 0.935471, 1.108836", \
           "0.784690, 0.791578, 0.806373, 0.827608, 0.871884, 0.960063, 1.134128", \
           "0.809897, 0.818236, 0.834338, 0.854311, 0.897907, 0.986991, 1.160437" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.096920, 1.102139, 1.114940, 1.135839, 1.179543, 1.266700, 1.442039", \
           "1.098575, 1.103731, 1.116551, 1.137222, 1.180726, 1.268316, 1.443447", \
           "1.107477, 1.112879, 1.125609, 1.146455, 1.189767, 1.277122, 1.454236", \
           "1.123980, 1.129433, 1.141801, 1.162773, 1.206325, 1.295036, 1.470441", \
           "1.144430, 1.151085, 1.164191, 1.184360, 1.226887, 1.313596, 1.489450", \
           "1.166437, 1.175838, 1.189287, 1.210472, 1.253089, 1.338774, 1.509153", \
           "1.192036, 1.201056, 1.216827, 1.239519, 1.278618, 1.365346, 1.537691" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.713911, 0.719130, 0.731931, 0.752831, 0.796534, 0.883691, 1.059030", \
           "0.715566, 0.720722, 0.733542, 0.754213, 0.797717, 0.885307, 1.060438", \
           "0.724468, 0.729870, 0.742600, 0.763446, 0.806758, 0.894113, 1.071227", \
           "0.740971, 0.746424, 0.758792, 0.779764, 0.823317, 0.912027, 1.087432", \
           "0.761421, 0.768076, 0.781182, 0.801351, 0.843878, 0.930587, 1.106441", \
           "0.783428, 0.792829, 0.806278, 0.827463, 0.870081, 0.955765, 1.126144", \
           "0.809027, 0.818047, 0.833818, 0.856510, 0.895609, 0.982337, 1.154682" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.198371, 1.203452, 1.216683, 1.238221, 1.283699, 1.372833, 1.554780", \
           "1.200440, 1.205560, 1.218780, 1.240108, 1.285811, 1.374957, 1.556893", \
           "1.208936, 1.213999, 1.227368, 1.248634, 1.292438, 1.380121, 1.563671", \
           "1.225149, 1.230564, 1.244032, 1.265197, 1.311007, 1.398965, 1.572960", \
           "1.246196, 1.252183, 1.265656, 1.286783, 1.330973, 1.420355, 1.593720", \
           "1.269575, 1.276463, 1.291258, 1.312492, 1.356769, 1.444947, 1.619012", \
           "1.294781, 1.303121, 1.319222, 1.339195, 1.382791, 1.471875, 1.645321" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.713487, 0.718568, 0.731799, 0.753336, 0.798815, 0.887949, 1.069895", \
           "0.715556, 0.720676, 0.733896, 0.755224, 0.800927, 0.890073, 1.072009", \
           "0.724052, 0.729115, 0.742484, 0.763750, 0.807554, 0.895237, 1.078787", \
           "0.740265, 0.745679, 0.759148, 0.780313, 0.826123, 0.914081, 1.088076", \
           "0.761312, 0.767299, 0.780772, 0.801898, 0.846089, 0.935471, 1.108836", \
           "0.784690, 0.791578, 0.806373, 0.827608, 0.871884, 0.960063, 1.134128", \
           "0.809897, 0.818236, 0.834338, 0.854311, 0.897907, 0.986991, 1.160437" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.207382, 1.212600, 1.225401, 1.246301, 1.290005, 1.377162, 1.552500", \
           "1.209037, 1.214192, 1.227012, 1.247684, 1.291187, 1.378777, 1.553908", \
           "1.217938, 1.223340, 1.236070, 1.256917, 1.300228, 1.387583, 1.564697", \
           "1.234441, 1.239894, 1.252262, 1.273234, 1.316787, 1.405497, 1.580902", \
           "1.254892, 1.261546, 1.274652, 1.294821, 1.337348, 1.424057, 1.599911", \
           "1.276898, 1.286299, 1.299748, 1.320933, 1.363551, 1.449236, 1.619614", \
           "1.302497, 1.311518, 1.327289, 1.349981, 1.389079, 1.475807, 1.648152" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.713911, 0.719130, 0.731931, 0.752831, 0.796534, 0.883691, 1.059030", \
           "0.715566, 0.720722, 0.733542, 0.754213, 0.797717, 0.885307, 1.060438", \
           "0.724468, 0.729870, 0.742600, 0.763446, 0.806758, 0.894113, 1.071227", \
           "0.740971, 0.746424, 0.758792, 0.779764, 0.823317, 0.912027, 1.087432", \
           "0.761421, 0.768076, 0.781182, 0.801351, 0.843878, 0.930587, 1.106441", \
           "0.783428, 0.792829, 0.806278, 0.827463, 0.870081, 0.955765, 1.126144", \
           "0.809027, 0.818047, 0.833818, 0.856510, 0.895609, 0.982337, 1.154682" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.277129, 1.282209, 1.295441, 1.316978, 1.362457, 1.451591, 1.633537", \
           "1.279197, 1.284317, 1.297537, 1.318866, 1.364568, 1.453715, 1.635650", \
           "1.287694, 1.292757, 1.306126, 1.327392, 1.371195, 1.458878, 1.642428", \
           "1.303906, 1.309321, 1.322790, 1.343954, 1.389764, 1.477722, 1.651717", \
           "1.324953, 1.330941, 1.344414, 1.365540, 1.409731, 1.499113, 1.672477", \
           "1.348332, 1.355220, 1.370015, 1.391250, 1.435526, 1.523704, 1.697770", \
           "1.373538, 1.381878, 1.397980, 1.417953, 1.461548, 1.550633, 1.724079" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.713487, 0.718568, 0.731799, 0.753336, 0.798815, 0.887949, 1.069895", \
           "0.715556, 0.720676, 0.733896, 0.755224, 0.800927, 0.890073, 1.072009", \
           "0.724052, 0.729115, 0.742484, 0.763750, 0.807554, 0.895237, 1.078787", \
           "0.740265, 0.745679, 0.759148, 0.780313, 0.826123, 0.914081, 1.088076", \
           "0.761312, 0.767299, 0.780772, 0.801898, 0.846089, 0.935471, 1.108836", \
           "0.784690, 0.791578, 0.806373, 0.827608, 0.871884, 0.960063, 1.134128", \
           "0.809897, 0.818236, 0.834338, 0.854311, 0.897907, 0.986991, 1.160437" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.286139, 1.291358, 1.304158, 1.325058, 1.368762, 1.455919, 1.631258", \
           "1.287794, 1.292950, 1.305769, 1.326441, 1.369945, 1.457535, 1.632665", \
           "1.296696, 1.302098, 1.314827, 1.335674, 1.378986, 1.466340, 1.643454", \
           "1.313199, 1.318651, 1.331019, 1.351991, 1.395544, 1.484254, 1.659660", \
           "1.333649, 1.340304, 1.353409, 1.373579, 1.416106, 1.502815, 1.678668", \
           "1.355656, 1.365057, 1.378505, 1.399690, 1.442308, 1.527993, 1.698372", \
           "1.381255, 1.390275, 1.406046, 1.428738, 1.467836, 1.554565, 1.726910" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.713911, 0.719130, 0.731931, 0.752831, 0.796534, 0.883691, 1.059030", \
           "0.715566, 0.720722, 0.733542, 0.754213, 0.797717, 0.885307, 1.060438", \
           "0.724468, 0.729870, 0.742600, 0.763446, 0.806758, 0.894113, 1.071227", \
           "0.740971, 0.746424, 0.758792, 0.779764, 0.823317, 0.912027, 1.087432", \
           "0.761421, 0.768076, 0.781182, 0.801351, 0.843878, 0.930587, 1.106441", \
           "0.783428, 0.792829, 0.806278, 0.827463, 0.870081, 0.955765, 1.126144", \
           "0.809027, 0.818047, 0.833818, 0.856510, 0.895609, 0.982337, 1.154682" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.370082, 1.375162, 1.388393, 1.409931, 1.455410, 1.544544, 1.726490", \
           "1.372150, 1.377270, 1.390490, 1.411819, 1.457521, 1.546668, 1.728603", \
           "1.380647, 1.385710, 1.399079, 1.420345, 1.464148, 1.551831, 1.735381", \
           "1.396859, 1.402274, 1.415743, 1.436907, 1.482717, 1.570675, 1.744670", \
           "1.417906, 1.423894, 1.437367, 1.458493, 1.502684, 1.592066, 1.765430", \
           "1.441285, 1.448173, 1.462968, 1.484203, 1.528479, 1.616657, 1.790722", \
           "1.466491, 1.474831, 1.490933, 1.510905, 1.554501, 1.643586, 1.817032" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.713487, 0.718568, 0.731799, 0.753336, 0.798815, 0.887949, 1.069895", \
           "0.715556, 0.720676, 0.733896, 0.755224, 0.800927, 0.890073, 1.072009", \
           "0.724052, 0.729115, 0.742484, 0.763750, 0.807554, 0.895237, 1.078787", \
           "0.740265, 0.745679, 0.759148, 0.780313, 0.826123, 0.914081, 1.088076", \
           "0.761312, 0.767299, 0.780772, 0.801898, 0.846089, 0.935471, 1.108836", \
           "0.784690, 0.791578, 0.806373, 0.827608, 0.871884, 0.960063, 1.134128", \
           "0.809897, 0.818236, 0.834338, 0.854311, 0.897907, 0.986991, 1.160437" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.379092, 1.384311, 1.397111, 1.418011, 1.461715, 1.548872, 1.724211", \
           "1.380747, 1.385903, 1.398722, 1.419394, 1.462898, 1.550488, 1.725618", \
           "1.389649, 1.395051, 1.407780, 1.428627, 1.471938, 1.559293, 1.736407", \
           "1.406152, 1.411604, 1.423972, 1.444944, 1.488497, 1.577207, 1.752613", \
           "1.426602, 1.433257, 1.446362, 1.466532, 1.509059, 1.595768, 1.771621", \
           "1.448609, 1.458010, 1.471458, 1.492643, 1.535261, 1.620946, 1.791325", \
           "1.474208, 1.483228, 1.498999, 1.521691, 1.560789, 1.647518, 1.819863" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.713911, 0.719130, 0.731931, 0.752831, 0.796534, 0.883691, 1.059030", \
           "0.715566, 0.720722, 0.733542, 0.754213, 0.797717, 0.885307, 1.060438", \
           "0.724468, 0.729870, 0.742600, 0.763446, 0.806758, 0.894113, 1.071227", \
           "0.740971, 0.746424, 0.758792, 0.779764, 0.823317, 0.912027, 1.087432", \
           "0.761421, 0.768076, 0.781182, 0.801351, 0.843878, 0.930587, 1.106441", \
           "0.783428, 0.792829, 0.806278, 0.827463, 0.870081, 0.955765, 1.126144", \
           "0.809027, 0.818047, 0.833818, 0.856510, 0.895609, 0.982337, 1.154682" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.438920, 1.444000, 1.457232, 1.478769, 1.524248, 1.613382, 1.795328", \
           "1.440988, 1.446109, 1.459329, 1.480657, 1.526359, 1.615506, 1.797441", \
           "1.449485, 1.454548, 1.467917, 1.489183, 1.532986, 1.620669, 1.804219", \
           "1.465698, 1.471112, 1.484581, 1.505745, 1.551555, 1.639513, 1.813508", \
           "1.486744, 1.492732, 1.506205, 1.527331, 1.571522, 1.660904, 1.834268", \
           "1.510123, 1.517011, 1.531806, 1.553041, 1.597317, 1.685495, 1.859561", \
           "1.535330, 1.543669, 1.559771, 1.579744, 1.623339, 1.712424, 1.885870" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.713487, 0.718568, 0.731799, 0.753336, 0.798815, 0.887949, 1.069895", \
           "0.715556, 0.720676, 0.733896, 0.755224, 0.800927, 0.890073, 1.072009", \
           "0.724052, 0.729115, 0.742484, 0.763750, 0.807554, 0.895237, 1.078787", \
           "0.740265, 0.745679, 0.759148, 0.780313, 0.826123, 0.914081, 1.088076", \
           "0.761312, 0.767299, 0.780772, 0.801898, 0.846089, 0.935471, 1.108836", \
           "0.784690, 0.791578, 0.806373, 0.827608, 0.871884, 0.960063, 1.134128", \
           "0.809897, 0.818236, 0.834338, 0.854311, 0.897907, 0.986991, 1.160437" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.447930, 1.453149, 1.465949, 1.486849, 1.530553, 1.617710, 1.793049", \
           "1.449585, 1.454741, 1.467560, 1.488232, 1.531736, 1.619326, 1.794457", \
           "1.458487, 1.463889, 1.476619, 1.497465, 1.540777, 1.628131, 1.805245", \
           "1.474990, 1.480442, 1.492810, 1.513782, 1.557335, 1.646045, 1.821451", \
           "1.495440, 1.502095, 1.515200, 1.535370, 1.577897, 1.664606, 1.840459", \
           "1.517447, 1.526848, 1.540297, 1.561482, 1.604099, 1.689784, 1.860163", \
           "1.543046, 1.552066, 1.567837, 1.590529, 1.629627, 1.716356, 1.888701" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.713911, 0.719130, 0.731931, 0.752831, 0.796534, 0.883691, 1.059030", \
           "0.715566, 0.720722, 0.733542, 0.754213, 0.797717, 0.885307, 1.060438", \
           "0.724468, 0.729870, 0.742600, 0.763446, 0.806758, 0.894113, 1.071227", \
           "0.740971, 0.746424, 0.758792, 0.779764, 0.823317, 0.912027, 1.087432", \
           "0.761421, 0.768076, 0.781182, 0.801351, 0.843878, 0.930587, 1.106441", \
           "0.783428, 0.792829, 0.806278, 0.827463, 0.870081, 0.955765, 1.126144", \
           "0.809027, 0.818047, 0.833818, 0.856510, 0.895609, 0.982337, 1.154682" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & DFTRAMBYP";
        sdf_cond : "RET1N == 1'b1 && DFTRAMBYP == 1'b1";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.395912, 0.400992, 0.414224, 0.435761, 0.481240, 0.570374, 0.752320", \
           "0.397980, 0.403101, 0.416320, 0.437649, 0.483351, 0.572498, 0.754433", \
           "0.406477, 0.411540, 0.424909, 0.446175, 0.489978, 0.577661, 0.761211", \
           "0.422689, 0.428104, 0.441573, 0.462737, 0.508547, 0.596505, 0.770500", \
           "0.443736, 0.449724, 0.463197, 0.484323, 0.528514, 0.617896, 0.791260", \
           "0.467115, 0.474003, 0.488798, 0.510033, 0.554309, 0.642487, 0.816553", \
           "0.492322, 0.500661, 0.516763, 0.536736, 0.580331, 0.669416, 0.842862" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.288243, 0.293323, 0.306554, 0.328092, 0.373570, 0.462704, 0.644651", \
           "0.290311, 0.295431, 0.308651, 0.329980, 0.375682, 0.464829, 0.646764", \
           "0.298808, 0.303871, 0.317240, 0.338506, 0.382309, 0.469992, 0.653542", \
           "0.315020, 0.320435, 0.333904, 0.355068, 0.400878, 0.488836, 0.662831", \
           "0.336067, 0.342055, 0.355528, 0.376654, 0.420845, 0.510226, 0.683591", \
           "0.359446, 0.366334, 0.381129, 0.402364, 0.446640, 0.534818, 0.708883", \
           "0.384652, 0.392992, 0.409094, 0.429066, 0.472662, 0.561747, 0.735193" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.437880, 0.443099, 0.455900, 0.476800, 0.520503, 0.607660, 0.782999", \
           "0.439535, 0.444691, 0.457511, 0.478182, 0.521686, 0.609276, 0.784407", \
           "0.448437, 0.453839, 0.466569, 0.487415, 0.530727, 0.618082, 0.795196", \
           "0.464940, 0.470393, 0.482761, 0.503733, 0.547285, 0.635996, 0.811401", \
           "0.485390, 0.492045, 0.505151, 0.525320, 0.567847, 0.654556, 0.830410", \
           "0.507397, 0.516798, 0.530247, 0.551432, 0.594049, 0.679734, 0.850113", \
           "0.532996, 0.542016, 0.557787, 0.580479, 0.619578, 0.706306, 0.878651" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.321978, 0.327197, 0.339998, 0.360897, 0.404601, 0.491758, 0.667097", \
           "0.323633, 0.328789, 0.341609, 0.362280, 0.405784, 0.493374, 0.668505", \
           "0.332535, 0.337937, 0.350667, 0.371513, 0.414825, 0.502180, 0.679294", \
           "0.349038, 0.354491, 0.366859, 0.387831, 0.431383, 0.520094, 0.695499", \
           "0.369488, 0.376143, 0.389249, 0.409418, 0.451945, 0.538654, 0.714508", \
           "0.391495, 0.400896, 0.414345, 0.435530, 0.478147, 0.563832, 0.734211", \
           "0.417094, 0.426114, 0.441885, 0.464577, 0.503676, 0.590404, 0.762749" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((TENA & WENA) | (!TENA & TWENA))";
        rise_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.055515, 0.055772, 0.056449, 0.057543, 0.059797, 0.064305, 0.073321");
        }
        fall_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.015877, 0.016135, 0.016811, 0.017906, 0.020160, 0.024668, 0.033683");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.055515, 0.055772, 0.056449, 0.057543, 0.059797, 0.064305, 0.073321");
        }
        fall_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.015877, 0.016135, 0.016811, 0.017906, 0.020160, 0.024668, 0.033683");
        }
      }
    }
    bus(QB) {
      bus_type : SRAMdpw64d256_DATA;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.560000;
      max_transition : 0.544800;
      memory_read() {
        address : AB;
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.912998, 0.918079, 0.931310, 0.952847, 0.998326, 1.087460, 1.269406", \
           "0.915067, 0.920187, 0.933407, 0.954735, 1.000437, 1.089584, 1.271519", \
           "0.923563, 0.928626, 0.941995, 0.963261, 1.007065, 1.094748, 1.278297", \
           "0.939776, 0.945190, 0.958659, 0.979824, 1.025633, 1.113592, 1.287586", \
           "0.960822, 0.966810, 0.980283, 1.001409, 1.045600, 1.134982, 1.308346", \
           "0.984201, 0.991089, 1.005884, 1.027119, 1.071395, 1.159573, 1.333639", \
           "1.009408, 1.017747, 1.033849, 1.053822, 1.097417, 1.186502, 1.359948" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.713487, 0.718568, 0.731799, 0.753336, 0.798815, 0.887949, 1.069895", \
           "0.715556, 0.720676, 0.733896, 0.755224, 0.800927, 0.890073, 1.072009", \
           "0.724052, 0.729115, 0.742484, 0.763750, 0.807554, 0.895237, 1.078787", \
           "0.740265, 0.745679, 0.759148, 0.780313, 0.826123, 0.914081, 1.088076", \
           "0.761312, 0.767299, 0.780772, 0.801898, 0.846089, 0.935471, 1.108836", \
           "0.784690, 0.791578, 0.806373, 0.827608, 0.871884, 0.960063, 1.134128", \
           "0.809897, 0.818236, 0.834338, 0.854311, 0.897907, 0.986991, 1.160437" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.922008, 0.927227, 0.940028, 0.960927, 1.004631, 1.091788, 1.267127", \
           "0.923663, 0.928819, 0.941638, 0.962310, 1.005814, 1.093404, 1.268535", \
           "0.932565, 0.937967, 0.950697, 0.971543, 1.014855, 1.102209, 1.279324", \
           "0.949068, 0.954521, 0.966888, 0.987861, 1.031413, 1.120124, 1.295529", \
           "0.969518, 0.976173, 0.989279, 1.009448, 1.051975, 1.138684, 1.314538", \
           "0.991525, 1.000926, 1.014375, 1.035560, 1.078177, 1.163862, 1.334241", \
           "1.017124, 1.026144, 1.041915, 1.064607, 1.103706, 1.190434, 1.362779" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.713911, 0.719130, 0.731931, 0.752831, 0.796534, 0.883691, 1.059030", \
           "0.715566, 0.720722, 0.733542, 0.754213, 0.797717, 0.885307, 1.060438", \
           "0.724468, 0.729870, 0.742600, 0.763446, 0.806758, 0.894113, 1.071227", \
           "0.740971, 0.746424, 0.758792, 0.779764, 0.823317, 0.912027, 1.087432", \
           "0.761421, 0.768076, 0.781182, 0.801351, 0.843878, 0.930587, 1.106441", \
           "0.783428, 0.792829, 0.806278, 0.827463, 0.870081, 0.955765, 1.126144", \
           "0.809027, 0.818047, 0.833818, 0.856510, 0.895609, 0.982337, 1.154682" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.972440, 0.977520, 0.990751, 1.012289, 1.057767, 1.146901, 1.328848", \
           "0.974508, 0.979628, 0.992848, 1.014177, 1.059879, 1.149026, 1.330961", \
           "0.983005, 0.988068, 1.001436, 1.022703, 1.066506, 1.154189, 1.337739", \
           "0.999217, 1.004632, 1.018101, 1.039265, 1.085075, 1.173033, 1.347028", \
           "1.020264, 1.026252, 1.039725, 1.060851, 1.105042, 1.194423, 1.367788", \
           "1.043643, 1.050531, 1.065326, 1.086561, 1.130837, 1.219015, 1.393080", \
           "1.068849, 1.077189, 1.093291, 1.113263, 1.156859, 1.245944, 1.419390" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.713487, 0.718568, 0.731799, 0.753336, 0.798815, 0.887949, 1.069895", \
           "0.715556, 0.720676, 0.733896, 0.755224, 0.800927, 0.890073, 1.072009", \
           "0.724052, 0.729115, 0.742484, 0.763750, 0.807554, 0.895237, 1.078787", \
           "0.740265, 0.745679, 0.759148, 0.780313, 0.826123, 0.914081, 1.088076", \
           "0.761312, 0.767299, 0.780772, 0.801898, 0.846089, 0.935471, 1.108836", \
           "0.784690, 0.791578, 0.806373, 0.827608, 0.871884, 0.960063, 1.134128", \
           "0.809897, 0.818236, 0.834338, 0.854311, 0.897907, 0.986991, 1.160437" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.981450, 0.986668, 0.999469, 1.020369, 1.064073, 1.151230, 1.326569", \
           "0.983105, 0.988261, 1.001080, 1.021752, 1.065256, 1.152846, 1.327976", \
           "0.992006, 0.997409, 1.010138, 1.030985, 1.074296, 1.161651, 1.338765", \
           "1.008510, 1.013962, 1.026330, 1.047302, 1.090855, 1.179565, 1.354971", \
           "1.028960, 1.035615, 1.048720, 1.068889, 1.111416, 1.198125, 1.373979", \
           "1.050967, 1.060368, 1.073816, 1.095001, 1.137619, 1.223304, 1.393683", \
           "1.076566, 1.085586, 1.101357, 1.124049, 1.163147, 1.249876, 1.422221" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.713911, 0.719130, 0.731931, 0.752831, 0.796534, 0.883691, 1.059030", \
           "0.715566, 0.720722, 0.733542, 0.754213, 0.797717, 0.885307, 1.060438", \
           "0.724468, 0.729870, 0.742600, 0.763446, 0.806758, 0.894113, 1.071227", \
           "0.740971, 0.746424, 0.758792, 0.779764, 0.823317, 0.912027, 1.087432", \
           "0.761421, 0.768076, 0.781182, 0.801351, 0.843878, 0.930587, 1.106441", \
           "0.783428, 0.792829, 0.806278, 0.827463, 0.870081, 0.955765, 1.126144", \
           "0.809027, 0.818047, 0.833818, 0.856510, 0.895609, 0.982337, 1.154682" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.010293, 1.015374, 1.028605, 1.050142, 1.095621, 1.184755, 1.366701", \
           "1.012362, 1.017482, 1.030702, 1.052030, 1.097732, 1.186879, 1.368814", \
           "1.020858, 1.025921, 1.039290, 1.060556, 1.104360, 1.192043, 1.375592", \
           "1.037071, 1.042485, 1.055954, 1.077119, 1.122929, 1.210887, 1.384882", \
           "1.058118, 1.064105, 1.077578, 1.098704, 1.142895, 1.232277, 1.405642", \
           "1.081496, 1.088384, 1.103179, 1.124414, 1.168690, 1.256869, 1.430934", \
           "1.106703, 1.115042, 1.131144, 1.151117, 1.194712, 1.283797, 1.457243" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.713487, 0.718568, 0.731799, 0.753336, 0.798815, 0.887949, 1.069895", \
           "0.715556, 0.720676, 0.733896, 0.755224, 0.800927, 0.890073, 1.072009", \
           "0.724052, 0.729115, 0.742484, 0.763750, 0.807554, 0.895237, 1.078787", \
           "0.740265, 0.745679, 0.759148, 0.780313, 0.826123, 0.914081, 1.088076", \
           "0.761312, 0.767299, 0.780772, 0.801898, 0.846089, 0.935471, 1.108836", \
           "0.784690, 0.791578, 0.806373, 0.827608, 0.871884, 0.960063, 1.134128", \
           "0.809897, 0.818236, 0.834338, 0.854311, 0.897907, 0.986991, 1.160437" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.019303, 1.024522, 1.037323, 1.058223, 1.101926, 1.189083, 1.364422", \
           "1.020958, 1.026114, 1.038934, 1.059605, 1.103109, 1.190699, 1.365830", \
           "1.029860, 1.035262, 1.047992, 1.068838, 1.112150, 1.199505, 1.376619", \
           "1.046363, 1.051816, 1.064184, 1.085156, 1.128708, 1.217419, 1.392824", \
           "1.066813, 1.073468, 1.086574, 1.106743, 1.149270, 1.235979, 1.411833", \
           "1.088820, 1.098221, 1.111670, 1.132855, 1.175472, 1.261157, 1.431536", \
           "1.114419, 1.123439, 1.139210, 1.161902, 1.201001, 1.287729, 1.460074" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.713911, 0.719130, 0.731931, 0.752831, 0.796534, 0.883691, 1.059030", \
           "0.715566, 0.720722, 0.733542, 0.754213, 0.797717, 0.885307, 1.060438", \
           "0.724468, 0.729870, 0.742600, 0.763446, 0.806758, 0.894113, 1.071227", \
           "0.740971, 0.746424, 0.758792, 0.779764, 0.823317, 0.912027, 1.087432", \
           "0.761421, 0.768076, 0.781182, 0.801351, 0.843878, 0.930587, 1.106441", \
           "0.783428, 0.792829, 0.806278, 0.827463, 0.870081, 0.955765, 1.126144", \
           "0.809027, 0.818047, 0.833818, 0.856510, 0.895609, 0.982337, 1.154682" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.087910, 1.092991, 1.106222, 1.127759, 1.173238, 1.262372, 1.444318", \
           "1.089979, 1.095099, 1.108319, 1.129647, 1.175349, 1.264496, 1.446431", \
           "1.098475, 1.103538, 1.116907, 1.138173, 1.181977, 1.269660, 1.453209", \
           "1.114688, 1.120102, 1.133571, 1.154736, 1.200546, 1.288504, 1.462499", \
           "1.135734, 1.141722, 1.155195, 1.176321, 1.220512, 1.309894, 1.483259", \
           "1.159113, 1.166001, 1.180796, 1.202031, 1.246307, 1.334486, 1.508551", \
           "1.184320, 1.192659, 1.208761, 1.228734, 1.272329, 1.361414, 1.534860" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.713487, 0.718568, 0.731799, 0.753336, 0.798815, 0.887949, 1.069895", \
           "0.715556, 0.720676, 0.733896, 0.755224, 0.800927, 0.890073, 1.072009", \
           "0.724052, 0.729115, 0.742484, 0.763750, 0.807554, 0.895237, 1.078787", \
           "0.740265, 0.745679, 0.759148, 0.780313, 0.826123, 0.914081, 1.088076", \
           "0.761312, 0.767299, 0.780772, 0.801898, 0.846089, 0.935471, 1.108836", \
           "0.784690, 0.791578, 0.806373, 0.827608, 0.871884, 0.960063, 1.134128", \
           "0.809897, 0.818236, 0.834338, 0.854311, 0.897907, 0.986991, 1.160437" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.096920, 1.102139, 1.114940, 1.135839, 1.179543, 1.266700, 1.442039", \
           "1.098575, 1.103731, 1.116551, 1.137222, 1.180726, 1.268316, 1.443447", \
           "1.107477, 1.112879, 1.125609, 1.146455, 1.189767, 1.277122, 1.454236", \
           "1.123980, 1.129433, 1.141801, 1.162773, 1.206325, 1.295036, 1.470441", \
           "1.144430, 1.151085, 1.164191, 1.184360, 1.226887, 1.313596, 1.489450", \
           "1.166437, 1.175838, 1.189287, 1.210472, 1.253089, 1.338774, 1.509153", \
           "1.192036, 1.201056, 1.216827, 1.239519, 1.278618, 1.365346, 1.537691" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.713911, 0.719130, 0.731931, 0.752831, 0.796534, 0.883691, 1.059030", \
           "0.715566, 0.720722, 0.733542, 0.754213, 0.797717, 0.885307, 1.060438", \
           "0.724468, 0.729870, 0.742600, 0.763446, 0.806758, 0.894113, 1.071227", \
           "0.740971, 0.746424, 0.758792, 0.779764, 0.823317, 0.912027, 1.087432", \
           "0.761421, 0.768076, 0.781182, 0.801351, 0.843878, 0.930587, 1.106441", \
           "0.783428, 0.792829, 0.806278, 0.827463, 0.870081, 0.955765, 1.126144", \
           "0.809027, 0.818047, 0.833818, 0.856510, 0.895609, 0.982337, 1.154682" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.198371, 1.203452, 1.216683, 1.238221, 1.283699, 1.372833, 1.554780", \
           "1.200440, 1.205560, 1.218780, 1.240108, 1.285811, 1.374957, 1.556893", \
           "1.208936, 1.213999, 1.227368, 1.248634, 1.292438, 1.380121, 1.563671", \
           "1.225149, 1.230564, 1.244032, 1.265197, 1.311007, 1.398965, 1.572960", \
           "1.246196, 1.252183, 1.265656, 1.286783, 1.330973, 1.420355, 1.593720", \
           "1.269575, 1.276463, 1.291258, 1.312492, 1.356769, 1.444947, 1.619012", \
           "1.294781, 1.303121, 1.319222, 1.339195, 1.382791, 1.471875, 1.645321" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.713487, 0.718568, 0.731799, 0.753336, 0.798815, 0.887949, 1.069895", \
           "0.715556, 0.720676, 0.733896, 0.755224, 0.800927, 0.890073, 1.072009", \
           "0.724052, 0.729115, 0.742484, 0.763750, 0.807554, 0.895237, 1.078787", \
           "0.740265, 0.745679, 0.759148, 0.780313, 0.826123, 0.914081, 1.088076", \
           "0.761312, 0.767299, 0.780772, 0.801898, 0.846089, 0.935471, 1.108836", \
           "0.784690, 0.791578, 0.806373, 0.827608, 0.871884, 0.960063, 1.134128", \
           "0.809897, 0.818236, 0.834338, 0.854311, 0.897907, 0.986991, 1.160437" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.207382, 1.212600, 1.225401, 1.246301, 1.290005, 1.377162, 1.552500", \
           "1.209037, 1.214192, 1.227012, 1.247684, 1.291187, 1.378777, 1.553908", \
           "1.217938, 1.223340, 1.236070, 1.256917, 1.300228, 1.387583, 1.564697", \
           "1.234441, 1.239894, 1.252262, 1.273234, 1.316787, 1.405497, 1.580902", \
           "1.254892, 1.261546, 1.274652, 1.294821, 1.337348, 1.424057, 1.599911", \
           "1.276898, 1.286299, 1.299748, 1.320933, 1.363551, 1.449236, 1.619614", \
           "1.302497, 1.311518, 1.327289, 1.349981, 1.389079, 1.475807, 1.648152" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.713911, 0.719130, 0.731931, 0.752831, 0.796534, 0.883691, 1.059030", \
           "0.715566, 0.720722, 0.733542, 0.754213, 0.797717, 0.885307, 1.060438", \
           "0.724468, 0.729870, 0.742600, 0.763446, 0.806758, 0.894113, 1.071227", \
           "0.740971, 0.746424, 0.758792, 0.779764, 0.823317, 0.912027, 1.087432", \
           "0.761421, 0.768076, 0.781182, 0.801351, 0.843878, 0.930587, 1.106441", \
           "0.783428, 0.792829, 0.806278, 0.827463, 0.870081, 0.955765, 1.126144", \
           "0.809027, 0.818047, 0.833818, 0.856510, 0.895609, 0.982337, 1.154682" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.277129, 1.282209, 1.295441, 1.316978, 1.362457, 1.451591, 1.633537", \
           "1.279197, 1.284317, 1.297537, 1.318866, 1.364568, 1.453715, 1.635650", \
           "1.287694, 1.292757, 1.306126, 1.327392, 1.371195, 1.458878, 1.642428", \
           "1.303906, 1.309321, 1.322790, 1.343954, 1.389764, 1.477722, 1.651717", \
           "1.324953, 1.330941, 1.344414, 1.365540, 1.409731, 1.499113, 1.672477", \
           "1.348332, 1.355220, 1.370015, 1.391250, 1.435526, 1.523704, 1.697770", \
           "1.373538, 1.381878, 1.397980, 1.417953, 1.461548, 1.550633, 1.724079" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.713487, 0.718568, 0.731799, 0.753336, 0.798815, 0.887949, 1.069895", \
           "0.715556, 0.720676, 0.733896, 0.755224, 0.800927, 0.890073, 1.072009", \
           "0.724052, 0.729115, 0.742484, 0.763750, 0.807554, 0.895237, 1.078787", \
           "0.740265, 0.745679, 0.759148, 0.780313, 0.826123, 0.914081, 1.088076", \
           "0.761312, 0.767299, 0.780772, 0.801898, 0.846089, 0.935471, 1.108836", \
           "0.784690, 0.791578, 0.806373, 0.827608, 0.871884, 0.960063, 1.134128", \
           "0.809897, 0.818236, 0.834338, 0.854311, 0.897907, 0.986991, 1.160437" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.286139, 1.291358, 1.304158, 1.325058, 1.368762, 1.455919, 1.631258", \
           "1.287794, 1.292950, 1.305769, 1.326441, 1.369945, 1.457535, 1.632665", \
           "1.296696, 1.302098, 1.314827, 1.335674, 1.378986, 1.466340, 1.643454", \
           "1.313199, 1.318651, 1.331019, 1.351991, 1.395544, 1.484254, 1.659660", \
           "1.333649, 1.340304, 1.353409, 1.373579, 1.416106, 1.502815, 1.678668", \
           "1.355656, 1.365057, 1.378505, 1.399690, 1.442308, 1.527993, 1.698372", \
           "1.381255, 1.390275, 1.406046, 1.428738, 1.467836, 1.554565, 1.726910" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.713911, 0.719130, 0.731931, 0.752831, 0.796534, 0.883691, 1.059030", \
           "0.715566, 0.720722, 0.733542, 0.754213, 0.797717, 0.885307, 1.060438", \
           "0.724468, 0.729870, 0.742600, 0.763446, 0.806758, 0.894113, 1.071227", \
           "0.740971, 0.746424, 0.758792, 0.779764, 0.823317, 0.912027, 1.087432", \
           "0.761421, 0.768076, 0.781182, 0.801351, 0.843878, 0.930587, 1.106441", \
           "0.783428, 0.792829, 0.806278, 0.827463, 0.870081, 0.955765, 1.126144", \
           "0.809027, 0.818047, 0.833818, 0.856510, 0.895609, 0.982337, 1.154682" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.370082, 1.375162, 1.388393, 1.409931, 1.455410, 1.544544, 1.726490", \
           "1.372150, 1.377270, 1.390490, 1.411819, 1.457521, 1.546668, 1.728603", \
           "1.380647, 1.385710, 1.399079, 1.420345, 1.464148, 1.551831, 1.735381", \
           "1.396859, 1.402274, 1.415743, 1.436907, 1.482717, 1.570675, 1.744670", \
           "1.417906, 1.423894, 1.437367, 1.458493, 1.502684, 1.592066, 1.765430", \
           "1.441285, 1.448173, 1.462968, 1.484203, 1.528479, 1.616657, 1.790722", \
           "1.466491, 1.474831, 1.490933, 1.510905, 1.554501, 1.643586, 1.817032" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.713487, 0.718568, 0.731799, 0.753336, 0.798815, 0.887949, 1.069895", \
           "0.715556, 0.720676, 0.733896, 0.755224, 0.800927, 0.890073, 1.072009", \
           "0.724052, 0.729115, 0.742484, 0.763750, 0.807554, 0.895237, 1.078787", \
           "0.740265, 0.745679, 0.759148, 0.780313, 0.826123, 0.914081, 1.088076", \
           "0.761312, 0.767299, 0.780772, 0.801898, 0.846089, 0.935471, 1.108836", \
           "0.784690, 0.791578, 0.806373, 0.827608, 0.871884, 0.960063, 1.134128", \
           "0.809897, 0.818236, 0.834338, 0.854311, 0.897907, 0.986991, 1.160437" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.379092, 1.384311, 1.397111, 1.418011, 1.461715, 1.548872, 1.724211", \
           "1.380747, 1.385903, 1.398722, 1.419394, 1.462898, 1.550488, 1.725618", \
           "1.389649, 1.395051, 1.407780, 1.428627, 1.471938, 1.559293, 1.736407", \
           "1.406152, 1.411604, 1.423972, 1.444944, 1.488497, 1.577207, 1.752613", \
           "1.426602, 1.433257, 1.446362, 1.466532, 1.509059, 1.595768, 1.771621", \
           "1.448609, 1.458010, 1.471458, 1.492643, 1.535261, 1.620946, 1.791325", \
           "1.474208, 1.483228, 1.498999, 1.521691, 1.560789, 1.647518, 1.819863" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.713911, 0.719130, 0.731931, 0.752831, 0.796534, 0.883691, 1.059030", \
           "0.715566, 0.720722, 0.733542, 0.754213, 0.797717, 0.885307, 1.060438", \
           "0.724468, 0.729870, 0.742600, 0.763446, 0.806758, 0.894113, 1.071227", \
           "0.740971, 0.746424, 0.758792, 0.779764, 0.823317, 0.912027, 1.087432", \
           "0.761421, 0.768076, 0.781182, 0.801351, 0.843878, 0.930587, 1.106441", \
           "0.783428, 0.792829, 0.806278, 0.827463, 0.870081, 0.955765, 1.126144", \
           "0.809027, 0.818047, 0.833818, 0.856510, 0.895609, 0.982337, 1.154682" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.438920, 1.444000, 1.457232, 1.478769, 1.524248, 1.613382, 1.795328", \
           "1.440988, 1.446109, 1.459329, 1.480657, 1.526359, 1.615506, 1.797441", \
           "1.449485, 1.454548, 1.467917, 1.489183, 1.532986, 1.620669, 1.804219", \
           "1.465698, 1.471112, 1.484581, 1.505745, 1.551555, 1.639513, 1.813508", \
           "1.486744, 1.492732, 1.506205, 1.527331, 1.571522, 1.660904, 1.834268", \
           "1.510123, 1.517011, 1.531806, 1.553041, 1.597317, 1.685495, 1.859561", \
           "1.535330, 1.543669, 1.559771, 1.579744, 1.623339, 1.712424, 1.885870" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.713487, 0.718568, 0.731799, 0.753336, 0.798815, 0.887949, 1.069895", \
           "0.715556, 0.720676, 0.733896, 0.755224, 0.800927, 0.890073, 1.072009", \
           "0.724052, 0.729115, 0.742484, 0.763750, 0.807554, 0.895237, 1.078787", \
           "0.740265, 0.745679, 0.759148, 0.780313, 0.826123, 0.914081, 1.088076", \
           "0.761312, 0.767299, 0.780772, 0.801898, 0.846089, 0.935471, 1.108836", \
           "0.784690, 0.791578, 0.806373, 0.827608, 0.871884, 0.960063, 1.134128", \
           "0.809897, 0.818236, 0.834338, 0.854311, 0.897907, 0.986991, 1.160437" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.447930, 1.453149, 1.465949, 1.486849, 1.530553, 1.617710, 1.793049", \
           "1.449585, 1.454741, 1.467560, 1.488232, 1.531736, 1.619326, 1.794457", \
           "1.458487, 1.463889, 1.476619, 1.497465, 1.540777, 1.628131, 1.805245", \
           "1.474990, 1.480442, 1.492810, 1.513782, 1.557335, 1.646045, 1.821451", \
           "1.495440, 1.502095, 1.515200, 1.535370, 1.577897, 1.664606, 1.840459", \
           "1.517447, 1.526848, 1.540297, 1.561482, 1.604099, 1.689784, 1.860163", \
           "1.543046, 1.552066, 1.567837, 1.590529, 1.629627, 1.716356, 1.888701" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.713911, 0.719130, 0.731931, 0.752831, 0.796534, 0.883691, 1.059030", \
           "0.715566, 0.720722, 0.733542, 0.754213, 0.797717, 0.885307, 1.060438", \
           "0.724468, 0.729870, 0.742600, 0.763446, 0.806758, 0.894113, 1.071227", \
           "0.740971, 0.746424, 0.758792, 0.779764, 0.823317, 0.912027, 1.087432", \
           "0.761421, 0.768076, 0.781182, 0.801351, 0.843878, 0.930587, 1.106441", \
           "0.783428, 0.792829, 0.806278, 0.827463, 0.870081, 0.955765, 1.126144", \
           "0.809027, 0.818047, 0.833818, 0.856510, 0.895609, 0.982337, 1.154682" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & DFTRAMBYP";
        sdf_cond : "RET1N == 1'b1 && DFTRAMBYP == 1'b1";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.395912, 0.400992, 0.414224, 0.435761, 0.481240, 0.570374, 0.752320", \
           "0.397980, 0.403101, 0.416320, 0.437649, 0.483351, 0.572498, 0.754433", \
           "0.406477, 0.411540, 0.424909, 0.446175, 0.489978, 0.577661, 0.761211", \
           "0.422689, 0.428104, 0.441573, 0.462737, 0.508547, 0.596505, 0.770500", \
           "0.443736, 0.449724, 0.463197, 0.484323, 0.528514, 0.617896, 0.791260", \
           "0.467115, 0.474003, 0.488798, 0.510033, 0.554309, 0.642487, 0.816553", \
           "0.492322, 0.500661, 0.516763, 0.536736, 0.580331, 0.669416, 0.842862" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.288243, 0.293323, 0.306554, 0.328092, 0.373570, 0.462704, 0.644651", \
           "0.290311, 0.295431, 0.308651, 0.329980, 0.375682, 0.464829, 0.646764", \
           "0.298808, 0.303871, 0.317240, 0.338506, 0.382309, 0.469992, 0.653542", \
           "0.315020, 0.320435, 0.333904, 0.355068, 0.400878, 0.488836, 0.662831", \
           "0.336067, 0.342055, 0.355528, 0.376654, 0.420845, 0.510226, 0.683591", \
           "0.359446, 0.366334, 0.381129, 0.402364, 0.446640, 0.534818, 0.708883", \
           "0.384652, 0.392992, 0.409094, 0.429066, 0.472662, 0.561747, 0.735193" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358", \
           "0.024193, 0.032112, 0.056183, 0.096847, 0.180469, 0.346770, 0.697358" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.437880, 0.443099, 0.455900, 0.476800, 0.520503, 0.607660, 0.782999", \
           "0.439535, 0.444691, 0.457511, 0.478182, 0.521686, 0.609276, 0.784407", \
           "0.448437, 0.453839, 0.466569, 0.487415, 0.530727, 0.618082, 0.795196", \
           "0.464940, 0.470393, 0.482761, 0.503733, 0.547285, 0.635996, 0.811401", \
           "0.485390, 0.492045, 0.505151, 0.525320, 0.567847, 0.654556, 0.830410", \
           "0.507397, 0.516798, 0.530247, 0.551432, 0.594049, 0.679734, 0.850113", \
           "0.532996, 0.542016, 0.557787, 0.580479, 0.619578, 0.706306, 0.878651" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.321978, 0.327197, 0.339998, 0.360897, 0.404601, 0.491758, 0.667097", \
           "0.323633, 0.328789, 0.341609, 0.362280, 0.405784, 0.493374, 0.668505", \
           "0.332535, 0.337937, 0.350667, 0.371513, 0.414825, 0.502180, 0.679294", \
           "0.349038, 0.354491, 0.366859, 0.387831, 0.431383, 0.520094, 0.695499", \
           "0.369488, 0.376143, 0.389249, 0.409418, 0.451945, 0.538654, 0.714508", \
           "0.391495, 0.400896, 0.414345, 0.435530, 0.478147, 0.563832, 0.734211", \
           "0.417094, 0.426114, 0.441885, 0.464577, 0.503676, 0.590404, 0.762749" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319", \
           "0.023899, 0.030773, 0.051690, 0.088072, 0.165575, 0.319487, 0.637319" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((TENB & WENB) | (!TENB & TWENB))";
        rise_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.055515, 0.055772, 0.056449, 0.057543, 0.059797, 0.064305, 0.073321");
        }
        fall_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.015877, 0.016135, 0.016811, 0.017906, 0.020160, 0.024668, 0.033683");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.055515, 0.055772, 0.056449, 0.057543, 0.059797, 0.064305, 0.073321");
        }
        fall_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.015877, 0.016135, 0.016811, 0.017906, 0.020160, 0.024668, 0.033683");
        }
      }
    }
    bus(SOA) {
      bus_type : SRAMdpw64d256_SCAN;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.544800;
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.012066, 1.015093, 1.024058, 1.037774, 1.053877, 1.122396, 1.244069", \
           "1.014040, 1.017031, 1.026260, 1.039959, 1.056056, 1.124450, 1.248325", \
           "1.022554, 1.025538, 1.034802, 1.048691, 1.064809, 1.133343, 1.257278", \
           "1.038375, 1.041445, 1.050776, 1.064589, 1.080751, 1.149339, 1.271795", \
           "1.059537, 1.063084, 1.073131, 1.086841, 1.103059, 1.171591, 1.294979", \
           "1.082487, 1.086746, 1.098182, 1.112678, 1.128649, 1.197179, 1.319681", \
           "1.107558, 1.112561, 1.125875, 1.141230, 1.157869, 1.225409, 1.347287" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.722490, 0.725518, 0.734483, 0.748198, 0.764302, 0.832821, 0.954494", \
           "0.724464, 0.727456, 0.736685, 0.750383, 0.766480, 0.834875, 0.958749", \
           "0.732978, 0.735963, 0.745227, 0.759116, 0.775234, 0.843768, 0.967703", \
           "0.748799, 0.751869, 0.761200, 0.775013, 0.791176, 0.859764, 0.982220", \
           "0.769961, 0.773508, 0.783555, 0.797266, 0.813484, 0.882015, 1.005404", \
           "0.792912, 0.797171, 0.808607, 0.823102, 0.839074, 0.907604, 1.030105", \
           "0.817982, 0.822986, 0.836300, 0.851654, 0.868294, 0.935833, 1.057712" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.022815, 1.026112, 1.035715, 1.049451, 1.065331, 1.132347, 1.249574", \
           "1.024615, 1.027668, 1.037313, 1.051098, 1.067016, 1.134017, 1.251221", \
           "1.033312, 1.036524, 1.046223, 1.059971, 1.075880, 1.142907, 1.260160", \
           "1.049105, 1.052332, 1.062155, 1.076077, 1.092127, 1.159076, 1.276258", \
           "1.070512, 1.073962, 1.084972, 1.099212, 1.114875, 1.181681, 1.299037", \
           "1.093005, 1.097740, 1.110266, 1.125469, 1.140927, 1.208393, 1.325301", \
           "1.118444, 1.123737, 1.137988, 1.154584, 1.171393, 1.238035, 1.354019" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.722654, 0.725951, 0.735554, 0.749290, 0.765169, 0.832185, 0.949412", \
           "0.724454, 0.727507, 0.737151, 0.750937, 0.766854, 0.833856, 0.951059", \
           "0.733151, 0.736363, 0.746061, 0.759810, 0.775719, 0.842745, 0.959998", \
           "0.748943, 0.752171, 0.761994, 0.775916, 0.791965, 0.858915, 0.976096", \
           "0.770351, 0.773801, 0.784810, 0.799051, 0.814714, 0.881519, 0.998875", \
           "0.792843, 0.797579, 0.810105, 0.825308, 0.840766, 0.908231, 1.025140", \
           "0.818282, 0.823576, 0.837827, 0.854423, 0.871232, 0.937874, 1.053858" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.071507, 1.074535, 1.083500, 1.097215, 1.113319, 1.181838, 1.303511", \
           "1.073481, 1.076473, 1.085702, 1.099400, 1.115497, 1.183892, 1.307766", \
           "1.081995, 1.084980, 1.094244, 1.108133, 1.124251, 1.192785, 1.316720", \
           "1.097816, 1.100886, 1.110217, 1.124030, 1.140192, 1.208781, 1.331237", \
           "1.118978, 1.122525, 1.132572, 1.146283, 1.162501, 1.231032, 1.354421", \
           "1.141929, 1.146188, 1.157624, 1.172119, 1.188091, 1.256621, 1.379122", \
           "1.166999, 1.172003, 1.185317, 1.200671, 1.217311, 1.284850, 1.406729" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.722490, 0.725518, 0.734483, 0.748198, 0.764302, 0.832821, 0.954494", \
           "0.724464, 0.727456, 0.736685, 0.750383, 0.766480, 0.834875, 0.958749", \
           "0.732978, 0.735963, 0.745227, 0.759116, 0.775234, 0.843768, 0.967703", \
           "0.748799, 0.751869, 0.761200, 0.775013, 0.791176, 0.859764, 0.982220", \
           "0.769961, 0.773508, 0.783555, 0.797266, 0.813484, 0.882015, 1.005404", \
           "0.792912, 0.797171, 0.808607, 0.823102, 0.839074, 0.907604, 1.030105", \
           "0.817982, 0.822986, 0.836300, 0.851654, 0.868294, 0.935833, 1.057712" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.082257, 1.085554, 1.095156, 1.108892, 1.124772, 1.191788, 1.309015", \
           "1.084057, 1.087110, 1.096754, 1.110540, 1.126457, 1.193459, 1.310662", \
           "1.092754, 1.095966, 1.105664, 1.119413, 1.135322, 1.202348, 1.319601", \
           "1.108546, 1.111774, 1.121597, 1.135519, 1.151568, 1.218518, 1.335699", \
           "1.129954, 1.133404, 1.144413, 1.158653, 1.174317, 1.241122, 1.358478", \
           "1.152446, 1.157181, 1.169708, 1.184911, 1.200369, 1.267834, 1.384743", \
           "1.177885, 1.183179, 1.197430, 1.214026, 1.230835, 1.297477, 1.413461" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.722654, 0.725951, 0.735554, 0.749290, 0.765169, 0.832185, 0.949412", \
           "0.724454, 0.727507, 0.737151, 0.750937, 0.766854, 0.833856, 0.951059", \
           "0.733151, 0.736363, 0.746061, 0.759810, 0.775719, 0.842745, 0.959998", \
           "0.748943, 0.752171, 0.761994, 0.775916, 0.791965, 0.858915, 0.976096", \
           "0.770351, 0.773801, 0.784810, 0.799051, 0.814714, 0.881519, 0.998875", \
           "0.792843, 0.797579, 0.810105, 0.825308, 0.840766, 0.908231, 1.025140", \
           "0.818282, 0.823576, 0.837827, 0.854423, 0.871232, 0.937874, 1.053858" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.109361, 1.112389, 1.121353, 1.135069, 1.151172, 1.219691, 1.341364", \
           "1.111335, 1.114326, 1.123555, 1.137254, 1.153351, 1.221745, 1.345620", \
           "1.119849, 1.122833, 1.132097, 1.145986, 1.162104, 1.230638, 1.354573", \
           "1.135670, 1.138740, 1.148071, 1.161884, 1.178046, 1.246635, 1.369090", \
           "1.156832, 1.160379, 1.170426, 1.184136, 1.200354, 1.268886, 1.392274", \
           "1.179782, 1.184041, 1.195478, 1.209973, 1.225945, 1.294475, 1.416976", \
           "1.204853, 1.209856, 1.223171, 1.238525, 1.255164, 1.322704, 1.444582" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.722490, 0.725518, 0.734483, 0.748198, 0.764302, 0.832821, 0.954494", \
           "0.724464, 0.727456, 0.736685, 0.750383, 0.766480, 0.834875, 0.958749", \
           "0.732978, 0.735963, 0.745227, 0.759116, 0.775234, 0.843768, 0.967703", \
           "0.748799, 0.751869, 0.761200, 0.775013, 0.791176, 0.859764, 0.982220", \
           "0.769961, 0.773508, 0.783555, 0.797266, 0.813484, 0.882015, 1.005404", \
           "0.792912, 0.797171, 0.808607, 0.823102, 0.839074, 0.907604, 1.030105", \
           "0.817982, 0.822986, 0.836300, 0.851654, 0.868294, 0.935833, 1.057712" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.120110, 1.123407, 1.133010, 1.146746, 1.162626, 1.229642, 1.346869", \
           "1.121910, 1.124963, 1.134608, 1.148393, 1.164311, 1.231312, 1.348516", \
           "1.130607, 1.133820, 1.143518, 1.157267, 1.173175, 1.240202, 1.357455", \
           "1.146400, 1.149628, 1.159450, 1.173372, 1.189422, 1.256371, 1.373553", \
           "1.167808, 1.171257, 1.182267, 1.196507, 1.212170, 1.278976, 1.396332", \
           "1.190300, 1.195035, 1.207561, 1.222764, 1.238222, 1.305688, 1.422596", \
           "1.215739, 1.221032, 1.235283, 1.251879, 1.268688, 1.335330, 1.451314" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.722654, 0.725951, 0.735554, 0.749290, 0.765169, 0.832185, 0.949412", \
           "0.724454, 0.727507, 0.737151, 0.750937, 0.766854, 0.833856, 0.951059", \
           "0.733151, 0.736363, 0.746061, 0.759810, 0.775719, 0.842745, 0.959998", \
           "0.748943, 0.752171, 0.761994, 0.775916, 0.791965, 0.858915, 0.976096", \
           "0.770351, 0.773801, 0.784810, 0.799051, 0.814714, 0.881519, 0.998875", \
           "0.792843, 0.797579, 0.810105, 0.825308, 0.840766, 0.908231, 1.025140", \
           "0.818282, 0.823576, 0.837827, 0.854423, 0.871232, 0.937874, 1.053858" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.186978, 1.190006, 1.198970, 1.212686, 1.228789, 1.297308, 1.418981", \
           "1.188952, 1.191943, 1.201172, 1.214871, 1.230968, 1.299362, 1.423237", \
           "1.197466, 1.200450, 1.209714, 1.223603, 1.239721, 1.308255, 1.432190", \
           "1.213287, 1.216357, 1.225688, 1.239501, 1.255663, 1.324252, 1.446707", \
           "1.234449, 1.237996, 1.248043, 1.261753, 1.277971, 1.346503, 1.469891", \
           "1.257399, 1.261658, 1.273095, 1.287590, 1.303562, 1.372092, 1.494593", \
           "1.282470, 1.287473, 1.300787, 1.316142, 1.332781, 1.400321, 1.522199" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.722490, 0.725518, 0.734483, 0.748198, 0.764302, 0.832821, 0.954494", \
           "0.724464, 0.727456, 0.736685, 0.750383, 0.766480, 0.834875, 0.958749", \
           "0.732978, 0.735963, 0.745227, 0.759116, 0.775234, 0.843768, 0.967703", \
           "0.748799, 0.751869, 0.761200, 0.775013, 0.791176, 0.859764, 0.982220", \
           "0.769961, 0.773508, 0.783555, 0.797266, 0.813484, 0.882015, 1.005404", \
           "0.792912, 0.797171, 0.808607, 0.823102, 0.839074, 0.907604, 1.030105", \
           "0.817982, 0.822986, 0.836300, 0.851654, 0.868294, 0.935833, 1.057712" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.197727, 1.201024, 1.210627, 1.224363, 1.240243, 1.307259, 1.424486", \
           "1.199527, 1.202580, 1.212225, 1.226010, 1.241928, 1.308929, 1.426133", \
           "1.208224, 1.211437, 1.221135, 1.234884, 1.250792, 1.317819, 1.435072", \
           "1.224017, 1.227245, 1.237067, 1.250989, 1.267039, 1.333988, 1.451170", \
           "1.245425, 1.248874, 1.259884, 1.274124, 1.289787, 1.356593, 1.473949", \
           "1.267917, 1.272652, 1.285178, 1.300381, 1.315839, 1.383305, 1.500213", \
           "1.293356, 1.298649, 1.312900, 1.329496, 1.346305, 1.412947, 1.528931" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.722654, 0.725951, 0.735554, 0.749290, 0.765169, 0.832185, 0.949412", \
           "0.724454, 0.727507, 0.737151, 0.750937, 0.766854, 0.833856, 0.951059", \
           "0.733151, 0.736363, 0.746061, 0.759810, 0.775719, 0.842745, 0.959998", \
           "0.748943, 0.752171, 0.761994, 0.775916, 0.791965, 0.858915, 0.976096", \
           "0.770351, 0.773801, 0.784810, 0.799051, 0.814714, 0.881519, 0.998875", \
           "0.792843, 0.797579, 0.810105, 0.825308, 0.840766, 0.908231, 1.025140", \
           "0.818282, 0.823576, 0.837827, 0.854423, 0.871232, 0.937874, 1.053858" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.297439, 1.300467, 1.309432, 1.323147, 1.339250, 1.407769, 1.529442", \
           "1.299413, 1.302405, 1.311634, 1.325332, 1.341429, 1.409823, 1.533698", \
           "1.307927, 1.310911, 1.320176, 1.334064, 1.350183, 1.418716, 1.542651", \
           "1.323748, 1.326818, 1.336149, 1.349962, 1.366124, 1.434713, 1.557169", \
           "1.344910, 1.348457, 1.358504, 1.372214, 1.388433, 1.456964, 1.580353", \
           "1.367861, 1.372119, 1.383556, 1.398051, 1.414023, 1.482553, 1.605054", \
           "1.392931, 1.397934, 1.411249, 1.426603, 1.443242, 1.510782, 1.632661" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.722490, 0.725518, 0.734483, 0.748198, 0.764302, 0.832821, 0.954494", \
           "0.724464, 0.727456, 0.736685, 0.750383, 0.766480, 0.834875, 0.958749", \
           "0.732978, 0.735963, 0.745227, 0.759116, 0.775234, 0.843768, 0.967703", \
           "0.748799, 0.751869, 0.761200, 0.775013, 0.791176, 0.859764, 0.982220", \
           "0.769961, 0.773508, 0.783555, 0.797266, 0.813484, 0.882015, 1.005404", \
           "0.792912, 0.797171, 0.808607, 0.823102, 0.839074, 0.907604, 1.030105", \
           "0.817982, 0.822986, 0.836300, 0.851654, 0.868294, 0.935833, 1.057712" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.308188, 1.311485, 1.321088, 1.334824, 1.350704, 1.417720, 1.534947", \
           "1.309988, 1.313042, 1.322686, 1.336472, 1.352389, 1.419390, 1.536594", \
           "1.318685, 1.321898, 1.331596, 1.345345, 1.361253, 1.428280, 1.545533", \
           "1.334478, 1.337706, 1.347528, 1.361451, 1.377500, 1.444449, 1.561631", \
           "1.355886, 1.359335, 1.370345, 1.384585, 1.400248, 1.467054, 1.584410", \
           "1.378378, 1.383113, 1.395640, 1.410843, 1.426300, 1.493766, 1.610674", \
           "1.403817, 1.409110, 1.423362, 1.439957, 1.456766, 1.523409, 1.639392" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.722654, 0.725951, 0.735554, 0.749290, 0.765169, 0.832185, 0.949412", \
           "0.724454, 0.727507, 0.737151, 0.750937, 0.766854, 0.833856, 0.951059", \
           "0.733151, 0.736363, 0.746061, 0.759810, 0.775719, 0.842745, 0.959998", \
           "0.748943, 0.752171, 0.761994, 0.775916, 0.791965, 0.858915, 0.976096", \
           "0.770351, 0.773801, 0.784810, 0.799051, 0.814714, 0.881519, 0.998875", \
           "0.792843, 0.797579, 0.810105, 0.825308, 0.840766, 0.908231, 1.025140", \
           "0.818282, 0.823576, 0.837827, 0.854423, 0.871232, 0.937874, 1.053858" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.376197, 1.379224, 1.388189, 1.401904, 1.418008, 1.486527, 1.608200", \
           "1.378171, 1.381162, 1.390391, 1.404090, 1.420186, 1.488581, 1.612455", \
           "1.386684, 1.389669, 1.398933, 1.412822, 1.428940, 1.497474, 1.621409", \
           "1.402505, 1.405575, 1.414907, 1.428719, 1.444882, 1.513470, 1.635926", \
           "1.423668, 1.427214, 1.437262, 1.450972, 1.467190, 1.535721, 1.659110", \
           "1.446618, 1.450877, 1.462313, 1.476809, 1.492780, 1.561310, 1.683811", \
           "1.471688, 1.476692, 1.490006, 1.505360, 1.522000, 1.589539, 1.711418" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.722490, 0.725518, 0.734483, 0.748198, 0.764302, 0.832821, 0.954494", \
           "0.724464, 0.727456, 0.736685, 0.750383, 0.766480, 0.834875, 0.958749", \
           "0.732978, 0.735963, 0.745227, 0.759116, 0.775234, 0.843768, 0.967703", \
           "0.748799, 0.751869, 0.761200, 0.775013, 0.791176, 0.859764, 0.982220", \
           "0.769961, 0.773508, 0.783555, 0.797266, 0.813484, 0.882015, 1.005404", \
           "0.792912, 0.797171, 0.808607, 0.823102, 0.839074, 0.907604, 1.030105", \
           "0.817982, 0.822986, 0.836300, 0.851654, 0.868294, 0.935833, 1.057712" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.386946, 1.390243, 1.399846, 1.413582, 1.429462, 1.496478, 1.613704", \
           "1.388746, 1.391799, 1.401443, 1.415229, 1.431146, 1.498148, 1.615351", \
           "1.397443, 1.400655, 1.410354, 1.424102, 1.440011, 1.507037, 1.624290", \
           "1.413236, 1.416463, 1.426286, 1.440208, 1.456258, 1.523207, 1.640388", \
           "1.434643, 1.438093, 1.449103, 1.463343, 1.479006, 1.545811, 1.663167", \
           "1.457136, 1.461871, 1.474397, 1.489600, 1.505058, 1.572523, 1.689432", \
           "1.482574, 1.487868, 1.502119, 1.518715, 1.535524, 1.602166, 1.718150" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.722654, 0.725951, 0.735554, 0.749290, 0.765169, 0.832185, 0.949412", \
           "0.724454, 0.727507, 0.737151, 0.750937, 0.766854, 0.833856, 0.951059", \
           "0.733151, 0.736363, 0.746061, 0.759810, 0.775719, 0.842745, 0.959998", \
           "0.748943, 0.752171, 0.761994, 0.775916, 0.791965, 0.858915, 0.976096", \
           "0.770351, 0.773801, 0.784810, 0.799051, 0.814714, 0.881519, 0.998875", \
           "0.792843, 0.797579, 0.810105, 0.825308, 0.840766, 0.908231, 1.025140", \
           "0.818282, 0.823576, 0.837827, 0.854423, 0.871232, 0.937874, 1.053858" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.469149, 1.472177, 1.481142, 1.494857, 1.510961, 1.579480, 1.701153", \
           "1.471123, 1.474115, 1.483344, 1.497043, 1.513139, 1.581534, 1.705408", \
           "1.479637, 1.482622, 1.491886, 1.505775, 1.521893, 1.590427, 1.714362", \
           "1.495458, 1.498528, 1.507860, 1.521672, 1.537835, 1.606423, 1.728879", \
           "1.516620, 1.520167, 1.530215, 1.543925, 1.560143, 1.628674, 1.752063", \
           "1.539571, 1.543830, 1.555266, 1.569762, 1.585733, 1.654263, 1.776764", \
           "1.564641, 1.569645, 1.582959, 1.598313, 1.614953, 1.682492, 1.804371" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.722490, 0.725518, 0.734483, 0.748198, 0.764302, 0.832821, 0.954494", \
           "0.724464, 0.727456, 0.736685, 0.750383, 0.766480, 0.834875, 0.958749", \
           "0.732978, 0.735963, 0.745227, 0.759116, 0.775234, 0.843768, 0.967703", \
           "0.748799, 0.751869, 0.761200, 0.775013, 0.791176, 0.859764, 0.982220", \
           "0.769961, 0.773508, 0.783555, 0.797266, 0.813484, 0.882015, 1.005404", \
           "0.792912, 0.797171, 0.808607, 0.823102, 0.839074, 0.907604, 1.030105", \
           "0.817982, 0.822986, 0.836300, 0.851654, 0.868294, 0.935833, 1.057712" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.479899, 1.483196, 1.492799, 1.506535, 1.522415, 1.589430, 1.706657", \
           "1.481699, 1.484752, 1.494396, 1.508182, 1.524099, 1.591101, 1.708304", \
           "1.490396, 1.493608, 1.503307, 1.517055, 1.532964, 1.599990, 1.717243", \
           "1.506188, 1.509416, 1.519239, 1.533161, 1.549211, 1.616160, 1.733341", \
           "1.527596, 1.531046, 1.542055, 1.556296, 1.571959, 1.638764, 1.756120", \
           "1.550088, 1.554824, 1.567350, 1.582553, 1.598011, 1.665476, 1.782385", \
           "1.575527, 1.580821, 1.595072, 1.611668, 1.628477, 1.695119, 1.811103" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.722654, 0.725951, 0.735554, 0.749290, 0.765169, 0.832185, 0.949412", \
           "0.724454, 0.727507, 0.737151, 0.750937, 0.766854, 0.833856, 0.951059", \
           "0.733151, 0.736363, 0.746061, 0.759810, 0.775719, 0.842745, 0.959998", \
           "0.748943, 0.752171, 0.761994, 0.775916, 0.791965, 0.858915, 0.976096", \
           "0.770351, 0.773801, 0.784810, 0.799051, 0.814714, 0.881519, 0.998875", \
           "0.792843, 0.797579, 0.810105, 0.825308, 0.840766, 0.908231, 1.025140", \
           "0.818282, 0.823576, 0.837827, 0.854423, 0.871232, 0.937874, 1.053858" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.537988, 1.541015, 1.549980, 1.563695, 1.579799, 1.648318, 1.769991", \
           "1.539962, 1.542953, 1.552182, 1.565881, 1.581977, 1.650372, 1.774246", \
           "1.548476, 1.551460, 1.560724, 1.574613, 1.590731, 1.659265, 1.783200", \
           "1.564296, 1.567366, 1.576698, 1.590511, 1.606673, 1.675261, 1.797717", \
           "1.585459, 1.589006, 1.599053, 1.612763, 1.628981, 1.697512, 1.820901", \
           "1.608409, 1.612668, 1.624104, 1.638600, 1.654571, 1.723101, 1.845603", \
           "1.633479, 1.638483, 1.651797, 1.667151, 1.683791, 1.751331, 1.873209" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.722490, 0.725518, 0.734483, 0.748198, 0.764302, 0.832821, 0.954494", \
           "0.724464, 0.727456, 0.736685, 0.750383, 0.766480, 0.834875, 0.958749", \
           "0.732978, 0.735963, 0.745227, 0.759116, 0.775234, 0.843768, 0.967703", \
           "0.748799, 0.751869, 0.761200, 0.775013, 0.791176, 0.859764, 0.982220", \
           "0.769961, 0.773508, 0.783555, 0.797266, 0.813484, 0.882015, 1.005404", \
           "0.792912, 0.797171, 0.808607, 0.823102, 0.839074, 0.907604, 1.030105", \
           "0.817982, 0.822986, 0.836300, 0.851654, 0.868294, 0.935833, 1.057712" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.548737, 1.552034, 1.561637, 1.575373, 1.591253, 1.658269, 1.775495", \
           "1.550537, 1.553590, 1.563235, 1.577020, 1.592938, 1.659939, 1.777142", \
           "1.559234, 1.562446, 1.572145, 1.585893, 1.601802, 1.668829, 1.786082", \
           "1.575027, 1.578254, 1.588077, 1.601999, 1.618049, 1.684998, 1.802179", \
           "1.596434, 1.599884, 1.610894, 1.625134, 1.640797, 1.707602, 1.824958", \
           "1.618927, 1.623662, 1.636188, 1.651391, 1.666849, 1.734314, 1.851223", \
           "1.644366, 1.649659, 1.663910, 1.680506, 1.697315, 1.763957, 1.879941" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.722654, 0.725951, 0.735554, 0.749290, 0.765169, 0.832185, 0.949412", \
           "0.724454, 0.727507, 0.737151, 0.750937, 0.766854, 0.833856, 0.951059", \
           "0.733151, 0.736363, 0.746061, 0.759810, 0.775719, 0.842745, 0.959998", \
           "0.748943, 0.752171, 0.761994, 0.775916, 0.791965, 0.858915, 0.976096", \
           "0.770351, 0.773801, 0.784810, 0.799051, 0.814714, 0.881519, 0.998875", \
           "0.792843, 0.797579, 0.810105, 0.825308, 0.840766, 0.908231, 1.025140", \
           "0.818282, 0.823576, 0.837827, 0.854423, 0.871232, 0.937874, 1.053858" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & DFTRAMBYP";
        sdf_cond : "RET1N == 1'b1 && DFTRAMBYP == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.494980, 0.498007, 0.506972, 0.520687, 0.536791, 0.605310, 0.726983", \
           "0.496954, 0.499945, 0.509174, 0.522873, 0.538969, 0.607364, 0.731238", \
           "0.505467, 0.508452, 0.517716, 0.531605, 0.547723, 0.616257, 0.740192", \
           "0.521288, 0.524358, 0.533690, 0.547502, 0.563665, 0.632253, 0.754709", \
           "0.542451, 0.545998, 0.556045, 0.569755, 0.585973, 0.654504, 0.777893", \
           "0.565401, 0.569660, 0.581096, 0.595592, 0.611563, 0.680093, 0.802594", \
           "0.590471, 0.595475, 0.608789, 0.624143, 0.640783, 0.708323, 0.830201" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.324487, 0.327515, 0.336480, 0.350195, 0.366298, 0.434817, 0.556490", \
           "0.326461, 0.329453, 0.338682, 0.352380, 0.368477, 0.436871, 0.560746", \
           "0.334975, 0.337959, 0.347223, 0.361112, 0.377230, 0.445764, 0.569699", \
           "0.350796, 0.353866, 0.363197, 0.377010, 0.393172, 0.461761, 0.584216", \
           "0.371958, 0.375505, 0.385552, 0.399262, 0.415481, 0.484012, 0.607400", \
           "0.394909, 0.399167, 0.410604, 0.425099, 0.441071, 0.509601, 0.632102", \
           "0.419979, 0.424982, 0.438297, 0.453651, 0.470290, 0.537830, 0.659709" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.538687, 0.541984, 0.551587, 0.565323, 0.581203, 0.648219, 0.765446", \
           "0.540487, 0.543540, 0.553185, 0.566970, 0.582888, 0.649889, 0.767093", \
           "0.549184, 0.552397, 0.562095, 0.575844, 0.591752, 0.658779, 0.776032", \
           "0.564977, 0.568205, 0.578027, 0.591949, 0.607999, 0.674948, 0.792130", \
           "0.586385, 0.589834, 0.600844, 0.615084, 0.630747, 0.697553, 0.814909", \
           "0.608877, 0.613612, 0.626138, 0.641341, 0.656799, 0.724265, 0.841173", \
           "0.634316, 0.639609, 0.653860, 0.670456, 0.687265, 0.753907, 0.869891" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.356002, 0.359299, 0.368902, 0.382638, 0.398518, 0.465534, 0.582761", \
           "0.357802, 0.360855, 0.370500, 0.384285, 0.400203, 0.467204, 0.584408", \
           "0.366499, 0.369712, 0.379410, 0.393159, 0.409067, 0.476094, 0.593347", \
           "0.382292, 0.385520, 0.395342, 0.409264, 0.425314, 0.492263, 0.609445", \
           "0.403700, 0.407149, 0.418159, 0.432399, 0.448062, 0.514868, 0.632224", \
           "0.426192, 0.430927, 0.443453, 0.458656, 0.474114, 0.541580, 0.658488", \
           "0.451631, 0.456924, 0.471175, 0.487771, 0.504580, 0.571222, 0.687206" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((TENA & WENA) | (!TENA & TWENA))";
        rise_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.027677, 0.027709, 0.027822, 0.027999, 0.028208, 0.029094, 0.030639");
        }
        fall_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.007858, 0.007890, 0.008003, 0.008180, 0.008389, 0.009275, 0.010820");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.027677, 0.027709, 0.027822, 0.027999, 0.028208, 0.029094, 0.030639");
        }
        fall_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.007858, 0.007890, 0.008003, 0.008180, 0.008389, 0.009275, 0.010820");
        }
      }
    }
    bus(SOB) {
      bus_type : SRAMdpw64d256_SCAN;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.544800;
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.012066, 1.015093, 1.024058, 1.037774, 1.053877, 1.122396, 1.244069", \
           "1.014040, 1.017031, 1.026260, 1.039959, 1.056056, 1.124450, 1.248325", \
           "1.022554, 1.025538, 1.034802, 1.048691, 1.064809, 1.133343, 1.257278", \
           "1.038375, 1.041445, 1.050776, 1.064589, 1.080751, 1.149339, 1.271795", \
           "1.059537, 1.063084, 1.073131, 1.086841, 1.103059, 1.171591, 1.294979", \
           "1.082487, 1.086746, 1.098182, 1.112678, 1.128649, 1.197179, 1.319681", \
           "1.107558, 1.112561, 1.125875, 1.141230, 1.157869, 1.225409, 1.347287" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.722490, 0.725518, 0.734483, 0.748198, 0.764302, 0.832821, 0.954494", \
           "0.724464, 0.727456, 0.736685, 0.750383, 0.766480, 0.834875, 0.958749", \
           "0.732978, 0.735963, 0.745227, 0.759116, 0.775234, 0.843768, 0.967703", \
           "0.748799, 0.751869, 0.761200, 0.775013, 0.791176, 0.859764, 0.982220", \
           "0.769961, 0.773508, 0.783555, 0.797266, 0.813484, 0.882015, 1.005404", \
           "0.792912, 0.797171, 0.808607, 0.823102, 0.839074, 0.907604, 1.030105", \
           "0.817982, 0.822986, 0.836300, 0.851654, 0.868294, 0.935833, 1.057712" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.022815, 1.026112, 1.035715, 1.049451, 1.065331, 1.132347, 1.249574", \
           "1.024615, 1.027668, 1.037313, 1.051098, 1.067016, 1.134017, 1.251221", \
           "1.033312, 1.036524, 1.046223, 1.059971, 1.075880, 1.142907, 1.260160", \
           "1.049105, 1.052332, 1.062155, 1.076077, 1.092127, 1.159076, 1.276258", \
           "1.070512, 1.073962, 1.084972, 1.099212, 1.114875, 1.181681, 1.299037", \
           "1.093005, 1.097740, 1.110266, 1.125469, 1.140927, 1.208393, 1.325301", \
           "1.118444, 1.123737, 1.137988, 1.154584, 1.171393, 1.238035, 1.354019" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.722654, 0.725951, 0.735554, 0.749290, 0.765169, 0.832185, 0.949412", \
           "0.724454, 0.727507, 0.737151, 0.750937, 0.766854, 0.833856, 0.951059", \
           "0.733151, 0.736363, 0.746061, 0.759810, 0.775719, 0.842745, 0.959998", \
           "0.748943, 0.752171, 0.761994, 0.775916, 0.791965, 0.858915, 0.976096", \
           "0.770351, 0.773801, 0.784810, 0.799051, 0.814714, 0.881519, 0.998875", \
           "0.792843, 0.797579, 0.810105, 0.825308, 0.840766, 0.908231, 1.025140", \
           "0.818282, 0.823576, 0.837827, 0.854423, 0.871232, 0.937874, 1.053858" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.071507, 1.074535, 1.083500, 1.097215, 1.113319, 1.181838, 1.303511", \
           "1.073481, 1.076473, 1.085702, 1.099400, 1.115497, 1.183892, 1.307766", \
           "1.081995, 1.084980, 1.094244, 1.108133, 1.124251, 1.192785, 1.316720", \
           "1.097816, 1.100886, 1.110217, 1.124030, 1.140192, 1.208781, 1.331237", \
           "1.118978, 1.122525, 1.132572, 1.146283, 1.162501, 1.231032, 1.354421", \
           "1.141929, 1.146188, 1.157624, 1.172119, 1.188091, 1.256621, 1.379122", \
           "1.166999, 1.172003, 1.185317, 1.200671, 1.217311, 1.284850, 1.406729" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.722490, 0.725518, 0.734483, 0.748198, 0.764302, 0.832821, 0.954494", \
           "0.724464, 0.727456, 0.736685, 0.750383, 0.766480, 0.834875, 0.958749", \
           "0.732978, 0.735963, 0.745227, 0.759116, 0.775234, 0.843768, 0.967703", \
           "0.748799, 0.751869, 0.761200, 0.775013, 0.791176, 0.859764, 0.982220", \
           "0.769961, 0.773508, 0.783555, 0.797266, 0.813484, 0.882015, 1.005404", \
           "0.792912, 0.797171, 0.808607, 0.823102, 0.839074, 0.907604, 1.030105", \
           "0.817982, 0.822986, 0.836300, 0.851654, 0.868294, 0.935833, 1.057712" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.082257, 1.085554, 1.095156, 1.108892, 1.124772, 1.191788, 1.309015", \
           "1.084057, 1.087110, 1.096754, 1.110540, 1.126457, 1.193459, 1.310662", \
           "1.092754, 1.095966, 1.105664, 1.119413, 1.135322, 1.202348, 1.319601", \
           "1.108546, 1.111774, 1.121597, 1.135519, 1.151568, 1.218518, 1.335699", \
           "1.129954, 1.133404, 1.144413, 1.158653, 1.174317, 1.241122, 1.358478", \
           "1.152446, 1.157181, 1.169708, 1.184911, 1.200369, 1.267834, 1.384743", \
           "1.177885, 1.183179, 1.197430, 1.214026, 1.230835, 1.297477, 1.413461" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.722654, 0.725951, 0.735554, 0.749290, 0.765169, 0.832185, 0.949412", \
           "0.724454, 0.727507, 0.737151, 0.750937, 0.766854, 0.833856, 0.951059", \
           "0.733151, 0.736363, 0.746061, 0.759810, 0.775719, 0.842745, 0.959998", \
           "0.748943, 0.752171, 0.761994, 0.775916, 0.791965, 0.858915, 0.976096", \
           "0.770351, 0.773801, 0.784810, 0.799051, 0.814714, 0.881519, 0.998875", \
           "0.792843, 0.797579, 0.810105, 0.825308, 0.840766, 0.908231, 1.025140", \
           "0.818282, 0.823576, 0.837827, 0.854423, 0.871232, 0.937874, 1.053858" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.109361, 1.112389, 1.121353, 1.135069, 1.151172, 1.219691, 1.341364", \
           "1.111335, 1.114326, 1.123555, 1.137254, 1.153351, 1.221745, 1.345620", \
           "1.119849, 1.122833, 1.132097, 1.145986, 1.162104, 1.230638, 1.354573", \
           "1.135670, 1.138740, 1.148071, 1.161884, 1.178046, 1.246635, 1.369090", \
           "1.156832, 1.160379, 1.170426, 1.184136, 1.200354, 1.268886, 1.392274", \
           "1.179782, 1.184041, 1.195478, 1.209973, 1.225945, 1.294475, 1.416976", \
           "1.204853, 1.209856, 1.223171, 1.238525, 1.255164, 1.322704, 1.444582" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.722490, 0.725518, 0.734483, 0.748198, 0.764302, 0.832821, 0.954494", \
           "0.724464, 0.727456, 0.736685, 0.750383, 0.766480, 0.834875, 0.958749", \
           "0.732978, 0.735963, 0.745227, 0.759116, 0.775234, 0.843768, 0.967703", \
           "0.748799, 0.751869, 0.761200, 0.775013, 0.791176, 0.859764, 0.982220", \
           "0.769961, 0.773508, 0.783555, 0.797266, 0.813484, 0.882015, 1.005404", \
           "0.792912, 0.797171, 0.808607, 0.823102, 0.839074, 0.907604, 1.030105", \
           "0.817982, 0.822986, 0.836300, 0.851654, 0.868294, 0.935833, 1.057712" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.120110, 1.123407, 1.133010, 1.146746, 1.162626, 1.229642, 1.346869", \
           "1.121910, 1.124963, 1.134608, 1.148393, 1.164311, 1.231312, 1.348516", \
           "1.130607, 1.133820, 1.143518, 1.157267, 1.173175, 1.240202, 1.357455", \
           "1.146400, 1.149628, 1.159450, 1.173372, 1.189422, 1.256371, 1.373553", \
           "1.167808, 1.171257, 1.182267, 1.196507, 1.212170, 1.278976, 1.396332", \
           "1.190300, 1.195035, 1.207561, 1.222764, 1.238222, 1.305688, 1.422596", \
           "1.215739, 1.221032, 1.235283, 1.251879, 1.268688, 1.335330, 1.451314" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.722654, 0.725951, 0.735554, 0.749290, 0.765169, 0.832185, 0.949412", \
           "0.724454, 0.727507, 0.737151, 0.750937, 0.766854, 0.833856, 0.951059", \
           "0.733151, 0.736363, 0.746061, 0.759810, 0.775719, 0.842745, 0.959998", \
           "0.748943, 0.752171, 0.761994, 0.775916, 0.791965, 0.858915, 0.976096", \
           "0.770351, 0.773801, 0.784810, 0.799051, 0.814714, 0.881519, 0.998875", \
           "0.792843, 0.797579, 0.810105, 0.825308, 0.840766, 0.908231, 1.025140", \
           "0.818282, 0.823576, 0.837827, 0.854423, 0.871232, 0.937874, 1.053858" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.186978, 1.190006, 1.198970, 1.212686, 1.228789, 1.297308, 1.418981", \
           "1.188952, 1.191943, 1.201172, 1.214871, 1.230968, 1.299362, 1.423237", \
           "1.197466, 1.200450, 1.209714, 1.223603, 1.239721, 1.308255, 1.432190", \
           "1.213287, 1.216357, 1.225688, 1.239501, 1.255663, 1.324252, 1.446707", \
           "1.234449, 1.237996, 1.248043, 1.261753, 1.277971, 1.346503, 1.469891", \
           "1.257399, 1.261658, 1.273095, 1.287590, 1.303562, 1.372092, 1.494593", \
           "1.282470, 1.287473, 1.300787, 1.316142, 1.332781, 1.400321, 1.522199" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.722490, 0.725518, 0.734483, 0.748198, 0.764302, 0.832821, 0.954494", \
           "0.724464, 0.727456, 0.736685, 0.750383, 0.766480, 0.834875, 0.958749", \
           "0.732978, 0.735963, 0.745227, 0.759116, 0.775234, 0.843768, 0.967703", \
           "0.748799, 0.751869, 0.761200, 0.775013, 0.791176, 0.859764, 0.982220", \
           "0.769961, 0.773508, 0.783555, 0.797266, 0.813484, 0.882015, 1.005404", \
           "0.792912, 0.797171, 0.808607, 0.823102, 0.839074, 0.907604, 1.030105", \
           "0.817982, 0.822986, 0.836300, 0.851654, 0.868294, 0.935833, 1.057712" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.197727, 1.201024, 1.210627, 1.224363, 1.240243, 1.307259, 1.424486", \
           "1.199527, 1.202580, 1.212225, 1.226010, 1.241928, 1.308929, 1.426133", \
           "1.208224, 1.211437, 1.221135, 1.234884, 1.250792, 1.317819, 1.435072", \
           "1.224017, 1.227245, 1.237067, 1.250989, 1.267039, 1.333988, 1.451170", \
           "1.245425, 1.248874, 1.259884, 1.274124, 1.289787, 1.356593, 1.473949", \
           "1.267917, 1.272652, 1.285178, 1.300381, 1.315839, 1.383305, 1.500213", \
           "1.293356, 1.298649, 1.312900, 1.329496, 1.346305, 1.412947, 1.528931" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.722654, 0.725951, 0.735554, 0.749290, 0.765169, 0.832185, 0.949412", \
           "0.724454, 0.727507, 0.737151, 0.750937, 0.766854, 0.833856, 0.951059", \
           "0.733151, 0.736363, 0.746061, 0.759810, 0.775719, 0.842745, 0.959998", \
           "0.748943, 0.752171, 0.761994, 0.775916, 0.791965, 0.858915, 0.976096", \
           "0.770351, 0.773801, 0.784810, 0.799051, 0.814714, 0.881519, 0.998875", \
           "0.792843, 0.797579, 0.810105, 0.825308, 0.840766, 0.908231, 1.025140", \
           "0.818282, 0.823576, 0.837827, 0.854423, 0.871232, 0.937874, 1.053858" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.297439, 1.300467, 1.309432, 1.323147, 1.339250, 1.407769, 1.529442", \
           "1.299413, 1.302405, 1.311634, 1.325332, 1.341429, 1.409823, 1.533698", \
           "1.307927, 1.310911, 1.320176, 1.334064, 1.350183, 1.418716, 1.542651", \
           "1.323748, 1.326818, 1.336149, 1.349962, 1.366124, 1.434713, 1.557169", \
           "1.344910, 1.348457, 1.358504, 1.372214, 1.388433, 1.456964, 1.580353", \
           "1.367861, 1.372119, 1.383556, 1.398051, 1.414023, 1.482553, 1.605054", \
           "1.392931, 1.397934, 1.411249, 1.426603, 1.443242, 1.510782, 1.632661" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.722490, 0.725518, 0.734483, 0.748198, 0.764302, 0.832821, 0.954494", \
           "0.724464, 0.727456, 0.736685, 0.750383, 0.766480, 0.834875, 0.958749", \
           "0.732978, 0.735963, 0.745227, 0.759116, 0.775234, 0.843768, 0.967703", \
           "0.748799, 0.751869, 0.761200, 0.775013, 0.791176, 0.859764, 0.982220", \
           "0.769961, 0.773508, 0.783555, 0.797266, 0.813484, 0.882015, 1.005404", \
           "0.792912, 0.797171, 0.808607, 0.823102, 0.839074, 0.907604, 1.030105", \
           "0.817982, 0.822986, 0.836300, 0.851654, 0.868294, 0.935833, 1.057712" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.308188, 1.311485, 1.321088, 1.334824, 1.350704, 1.417720, 1.534947", \
           "1.309988, 1.313042, 1.322686, 1.336472, 1.352389, 1.419390, 1.536594", \
           "1.318685, 1.321898, 1.331596, 1.345345, 1.361253, 1.428280, 1.545533", \
           "1.334478, 1.337706, 1.347528, 1.361451, 1.377500, 1.444449, 1.561631", \
           "1.355886, 1.359335, 1.370345, 1.384585, 1.400248, 1.467054, 1.584410", \
           "1.378378, 1.383113, 1.395640, 1.410843, 1.426300, 1.493766, 1.610674", \
           "1.403817, 1.409110, 1.423362, 1.439957, 1.456766, 1.523409, 1.639392" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.722654, 0.725951, 0.735554, 0.749290, 0.765169, 0.832185, 0.949412", \
           "0.724454, 0.727507, 0.737151, 0.750937, 0.766854, 0.833856, 0.951059", \
           "0.733151, 0.736363, 0.746061, 0.759810, 0.775719, 0.842745, 0.959998", \
           "0.748943, 0.752171, 0.761994, 0.775916, 0.791965, 0.858915, 0.976096", \
           "0.770351, 0.773801, 0.784810, 0.799051, 0.814714, 0.881519, 0.998875", \
           "0.792843, 0.797579, 0.810105, 0.825308, 0.840766, 0.908231, 1.025140", \
           "0.818282, 0.823576, 0.837827, 0.854423, 0.871232, 0.937874, 1.053858" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.376197, 1.379224, 1.388189, 1.401904, 1.418008, 1.486527, 1.608200", \
           "1.378171, 1.381162, 1.390391, 1.404090, 1.420186, 1.488581, 1.612455", \
           "1.386684, 1.389669, 1.398933, 1.412822, 1.428940, 1.497474, 1.621409", \
           "1.402505, 1.405575, 1.414907, 1.428719, 1.444882, 1.513470, 1.635926", \
           "1.423668, 1.427214, 1.437262, 1.450972, 1.467190, 1.535721, 1.659110", \
           "1.446618, 1.450877, 1.462313, 1.476809, 1.492780, 1.561310, 1.683811", \
           "1.471688, 1.476692, 1.490006, 1.505360, 1.522000, 1.589539, 1.711418" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.722490, 0.725518, 0.734483, 0.748198, 0.764302, 0.832821, 0.954494", \
           "0.724464, 0.727456, 0.736685, 0.750383, 0.766480, 0.834875, 0.958749", \
           "0.732978, 0.735963, 0.745227, 0.759116, 0.775234, 0.843768, 0.967703", \
           "0.748799, 0.751869, 0.761200, 0.775013, 0.791176, 0.859764, 0.982220", \
           "0.769961, 0.773508, 0.783555, 0.797266, 0.813484, 0.882015, 1.005404", \
           "0.792912, 0.797171, 0.808607, 0.823102, 0.839074, 0.907604, 1.030105", \
           "0.817982, 0.822986, 0.836300, 0.851654, 0.868294, 0.935833, 1.057712" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.386946, 1.390243, 1.399846, 1.413582, 1.429462, 1.496478, 1.613704", \
           "1.388746, 1.391799, 1.401443, 1.415229, 1.431146, 1.498148, 1.615351", \
           "1.397443, 1.400655, 1.410354, 1.424102, 1.440011, 1.507037, 1.624290", \
           "1.413236, 1.416463, 1.426286, 1.440208, 1.456258, 1.523207, 1.640388", \
           "1.434643, 1.438093, 1.449103, 1.463343, 1.479006, 1.545811, 1.663167", \
           "1.457136, 1.461871, 1.474397, 1.489600, 1.505058, 1.572523, 1.689432", \
           "1.482574, 1.487868, 1.502119, 1.518715, 1.535524, 1.602166, 1.718150" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.722654, 0.725951, 0.735554, 0.749290, 0.765169, 0.832185, 0.949412", \
           "0.724454, 0.727507, 0.737151, 0.750937, 0.766854, 0.833856, 0.951059", \
           "0.733151, 0.736363, 0.746061, 0.759810, 0.775719, 0.842745, 0.959998", \
           "0.748943, 0.752171, 0.761994, 0.775916, 0.791965, 0.858915, 0.976096", \
           "0.770351, 0.773801, 0.784810, 0.799051, 0.814714, 0.881519, 0.998875", \
           "0.792843, 0.797579, 0.810105, 0.825308, 0.840766, 0.908231, 1.025140", \
           "0.818282, 0.823576, 0.837827, 0.854423, 0.871232, 0.937874, 1.053858" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.469149, 1.472177, 1.481142, 1.494857, 1.510961, 1.579480, 1.701153", \
           "1.471123, 1.474115, 1.483344, 1.497043, 1.513139, 1.581534, 1.705408", \
           "1.479637, 1.482622, 1.491886, 1.505775, 1.521893, 1.590427, 1.714362", \
           "1.495458, 1.498528, 1.507860, 1.521672, 1.537835, 1.606423, 1.728879", \
           "1.516620, 1.520167, 1.530215, 1.543925, 1.560143, 1.628674, 1.752063", \
           "1.539571, 1.543830, 1.555266, 1.569762, 1.585733, 1.654263, 1.776764", \
           "1.564641, 1.569645, 1.582959, 1.598313, 1.614953, 1.682492, 1.804371" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.722490, 0.725518, 0.734483, 0.748198, 0.764302, 0.832821, 0.954494", \
           "0.724464, 0.727456, 0.736685, 0.750383, 0.766480, 0.834875, 0.958749", \
           "0.732978, 0.735963, 0.745227, 0.759116, 0.775234, 0.843768, 0.967703", \
           "0.748799, 0.751869, 0.761200, 0.775013, 0.791176, 0.859764, 0.982220", \
           "0.769961, 0.773508, 0.783555, 0.797266, 0.813484, 0.882015, 1.005404", \
           "0.792912, 0.797171, 0.808607, 0.823102, 0.839074, 0.907604, 1.030105", \
           "0.817982, 0.822986, 0.836300, 0.851654, 0.868294, 0.935833, 1.057712" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.479899, 1.483196, 1.492799, 1.506535, 1.522415, 1.589430, 1.706657", \
           "1.481699, 1.484752, 1.494396, 1.508182, 1.524099, 1.591101, 1.708304", \
           "1.490396, 1.493608, 1.503307, 1.517055, 1.532964, 1.599990, 1.717243", \
           "1.506188, 1.509416, 1.519239, 1.533161, 1.549211, 1.616160, 1.733341", \
           "1.527596, 1.531046, 1.542055, 1.556296, 1.571959, 1.638764, 1.756120", \
           "1.550088, 1.554824, 1.567350, 1.582553, 1.598011, 1.665476, 1.782385", \
           "1.575527, 1.580821, 1.595072, 1.611668, 1.628477, 1.695119, 1.811103" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.722654, 0.725951, 0.735554, 0.749290, 0.765169, 0.832185, 0.949412", \
           "0.724454, 0.727507, 0.737151, 0.750937, 0.766854, 0.833856, 0.951059", \
           "0.733151, 0.736363, 0.746061, 0.759810, 0.775719, 0.842745, 0.959998", \
           "0.748943, 0.752171, 0.761994, 0.775916, 0.791965, 0.858915, 0.976096", \
           "0.770351, 0.773801, 0.784810, 0.799051, 0.814714, 0.881519, 0.998875", \
           "0.792843, 0.797579, 0.810105, 0.825308, 0.840766, 0.908231, 1.025140", \
           "0.818282, 0.823576, 0.837827, 0.854423, 0.871232, 0.937874, 1.053858" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.537988, 1.541015, 1.549980, 1.563695, 1.579799, 1.648318, 1.769991", \
           "1.539962, 1.542953, 1.552182, 1.565881, 1.581977, 1.650372, 1.774246", \
           "1.548476, 1.551460, 1.560724, 1.574613, 1.590731, 1.659265, 1.783200", \
           "1.564296, 1.567366, 1.576698, 1.590511, 1.606673, 1.675261, 1.797717", \
           "1.585459, 1.589006, 1.599053, 1.612763, 1.628981, 1.697512, 1.820901", \
           "1.608409, 1.612668, 1.624104, 1.638600, 1.654571, 1.723101, 1.845603", \
           "1.633479, 1.638483, 1.651797, 1.667151, 1.683791, 1.751331, 1.873209" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.722490, 0.725518, 0.734483, 0.748198, 0.764302, 0.832821, 0.954494", \
           "0.724464, 0.727456, 0.736685, 0.750383, 0.766480, 0.834875, 0.958749", \
           "0.732978, 0.735963, 0.745227, 0.759116, 0.775234, 0.843768, 0.967703", \
           "0.748799, 0.751869, 0.761200, 0.775013, 0.791176, 0.859764, 0.982220", \
           "0.769961, 0.773508, 0.783555, 0.797266, 0.813484, 0.882015, 1.005404", \
           "0.792912, 0.797171, 0.808607, 0.823102, 0.839074, 0.907604, 1.030105", \
           "0.817982, 0.822986, 0.836300, 0.851654, 0.868294, 0.935833, 1.057712" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.548737, 1.552034, 1.561637, 1.575373, 1.591253, 1.658269, 1.775495", \
           "1.550537, 1.553590, 1.563235, 1.577020, 1.592938, 1.659939, 1.777142", \
           "1.559234, 1.562446, 1.572145, 1.585893, 1.601802, 1.668829, 1.786082", \
           "1.575027, 1.578254, 1.588077, 1.601999, 1.618049, 1.684998, 1.802179", \
           "1.596434, 1.599884, 1.610894, 1.625134, 1.640797, 1.707602, 1.824958", \
           "1.618927, 1.623662, 1.636188, 1.651391, 1.666849, 1.734314, 1.851223", \
           "1.644366, 1.649659, 1.663910, 1.680506, 1.697315, 1.763957, 1.879941" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.722654, 0.725951, 0.735554, 0.749290, 0.765169, 0.832185, 0.949412", \
           "0.724454, 0.727507, 0.737151, 0.750937, 0.766854, 0.833856, 0.951059", \
           "0.733151, 0.736363, 0.746061, 0.759810, 0.775719, 0.842745, 0.959998", \
           "0.748943, 0.752171, 0.761994, 0.775916, 0.791965, 0.858915, 0.976096", \
           "0.770351, 0.773801, 0.784810, 0.799051, 0.814714, 0.881519, 0.998875", \
           "0.792843, 0.797579, 0.810105, 0.825308, 0.840766, 0.908231, 1.025140", \
           "0.818282, 0.823576, 0.837827, 0.854423, 0.871232, 0.937874, 1.053858" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & DFTRAMBYP";
        sdf_cond : "RET1N == 1'b1 && DFTRAMBYP == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.494980, 0.498007, 0.506972, 0.520687, 0.536791, 0.605310, 0.726983", \
           "0.496954, 0.499945, 0.509174, 0.522873, 0.538969, 0.607364, 0.731238", \
           "0.505467, 0.508452, 0.517716, 0.531605, 0.547723, 0.616257, 0.740192", \
           "0.521288, 0.524358, 0.533690, 0.547502, 0.563665, 0.632253, 0.754709", \
           "0.542451, 0.545998, 0.556045, 0.569755, 0.585973, 0.654504, 0.777893", \
           "0.565401, 0.569660, 0.581096, 0.595592, 0.611563, 0.680093, 0.802594", \
           "0.590471, 0.595475, 0.608789, 0.624143, 0.640783, 0.708323, 0.830201" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.324487, 0.327515, 0.336480, 0.350195, 0.366298, 0.434817, 0.556490", \
           "0.326461, 0.329453, 0.338682, 0.352380, 0.368477, 0.436871, 0.560746", \
           "0.334975, 0.337959, 0.347223, 0.361112, 0.377230, 0.445764, 0.569699", \
           "0.350796, 0.353866, 0.363197, 0.377010, 0.393172, 0.461761, 0.584216", \
           "0.371958, 0.375505, 0.385552, 0.399262, 0.415481, 0.484012, 0.607400", \
           "0.394909, 0.399167, 0.410604, 0.425099, 0.441071, 0.509601, 0.632102", \
           "0.419979, 0.424982, 0.438297, 0.453651, 0.470290, 0.537830, 0.659709" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912", \
           "0.022421, 0.026504, 0.040912, 0.065877, 0.097684, 0.233001, 0.459912" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.538687, 0.541984, 0.551587, 0.565323, 0.581203, 0.648219, 0.765446", \
           "0.540487, 0.543540, 0.553185, 0.566970, 0.582888, 0.649889, 0.767093", \
           "0.549184, 0.552397, 0.562095, 0.575844, 0.591752, 0.658779, 0.776032", \
           "0.564977, 0.568205, 0.578027, 0.591949, 0.607999, 0.674948, 0.792130", \
           "0.586385, 0.589834, 0.600844, 0.615084, 0.630747, 0.697553, 0.814909", \
           "0.608877, 0.613612, 0.626138, 0.641341, 0.656799, 0.724265, 0.841173", \
           "0.634316, 0.639609, 0.653860, 0.670456, 0.687265, 0.753907, 0.869891" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.356002, 0.359299, 0.368902, 0.382638, 0.398518, 0.465534, 0.582761", \
           "0.357802, 0.360855, 0.370500, 0.384285, 0.400203, 0.467204, 0.584408", \
           "0.366499, 0.369712, 0.379410, 0.393159, 0.409067, 0.476094, 0.593347", \
           "0.382292, 0.385520, 0.395342, 0.409264, 0.425314, 0.492263, 0.609445", \
           "0.403700, 0.407149, 0.418159, 0.432399, 0.448062, 0.514868, 0.632224", \
           "0.426192, 0.430927, 0.443453, 0.458656, 0.474114, 0.541580, 0.658488", \
           "0.451631, 0.456924, 0.471175, 0.487771, 0.504580, 0.571222, 0.687206" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939", \
           "0.023145, 0.027371, 0.040901, 0.063812, 0.091858, 0.214996, 0.429939" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((TENB & WENB) | (!TENB & TWENB))";
        rise_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.027677, 0.027709, 0.027822, 0.027999, 0.028208, 0.029094, 0.030639");
        }
        fall_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.007858, 0.007890, 0.008003, 0.008180, 0.008389, 0.009275, 0.010820");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.027677, 0.027709, 0.027822, 0.027999, 0.028208, 0.029094, 0.030639");
        }
        fall_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.007858, 0.007890, 0.008003, 0.008180, 0.008389, 0.009275, 0.010820");
        }
      }
    }
    pin(CLKA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.013518;
      clock : true;
      max_transition : 0.454000;
      min_pulse_width_high : 0.213;
      min_pulse_width_low : 0.184;
      /*min_period : 1.864;*/
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.192721, 0.194702, 0.203285, 0.219060, 0.239810, 0.262372, 0.286705");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.054578, 0.054578, 0.054578, 0.054578, 0.054578, 0.054578, 0.054578");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.192721, 0.194702, 0.203285, 0.219060, 0.239810, 0.262372, 0.286705");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.050537, 0.050537, 0.050537, 0.050537, 0.050537, 0.050537, 0.050537");
        }
      }
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : negative_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.192721, 0.194702, 0.203285, 0.219060, 0.239810, 0.262372, 0.286705");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.054578, 0.054578, 0.054578, 0.054578, 0.054578, 0.054578, 0.054578");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.192721, 0.194702, 0.203285, 0.219060, 0.239810, 0.262372, 0.286705");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.050537, 0.050537, 0.050537, 0.050537, 0.050537, 0.050537, 0.050537");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.242738, 0.244718, 0.253301, 0.269077, 0.289827, 0.312388, 0.336721");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.054578, 0.054578, 0.054578, 0.054578, 0.054578, 0.054578, 0.054578");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.242738, 0.244718, 0.253301, 0.269077, 0.289827, 0.312388, 0.336721");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.050537, 0.050537, 0.050537, 0.050537, 0.050537, 0.050537, 0.050537");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : negative_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.242738, 0.244718, 0.253301, 0.269077, 0.289827, 0.312388, 0.336721");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.054578, 0.054578, 0.054578, 0.054578, 0.054578, 0.054578, 0.054578");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.242738, 0.244718, 0.253301, 0.269077, 0.289827, 0.312388, 0.336721");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.050537, 0.050537, 0.050537, 0.050537, 0.050537, 0.050537, 0.050537");
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.684229, 0.686287, 0.694776, 0.710552, 0.731302, 0.753873, 0.778196", \
            "0.682248, 0.684306, 0.692795, 0.708571, 0.729321, 0.751892, 0.776216", \
            "0.673676, 0.675734, 0.684223, 0.699999, 0.720748, 0.743320, 0.767643", \
            "0.657890, 0.659948, 0.668437, 0.684213, 0.704963, 0.727534, 0.751857", \
            "0.637148, 0.639206, 0.647696, 0.663471, 0.684221, 0.706792, 0.731116", \
            "0.614579, 0.616637, 0.625126, 0.640902, 0.661651, 0.684223, 0.708546", \
            "0.590260, 0.592318, 0.600808, 0.616583, 0.637333, 0.659904, 0.684228" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.743671, 0.745729, 0.754218, 0.769994, 0.790743, 0.813314, 0.837638", \
            "0.741690, 0.743748, 0.752237, 0.768013, 0.788762, 0.811334, 0.835657", \
            "0.733117, 0.735176, 0.743665, 0.759440, 0.780190, 0.802761, 0.827085", \
            "0.717332, 0.719390, 0.727879, 0.743655, 0.764404, 0.786975, 0.811299", \
            "0.696590, 0.698648, 0.707137, 0.722913, 0.743663, 0.766234, 0.790557", \
            "0.674020, 0.676078, 0.684567, 0.700343, 0.721093, 0.743664, 0.767988", \
            "0.649702, 0.651760, 0.660249, 0.676025, 0.696775, 0.719346, 0.743669" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.781524, 0.783582, 0.792071, 0.807847, 0.828597, 0.851168, 0.875491", \
            "0.779543, 0.781601, 0.790090, 0.805866, 0.826616, 0.849187, 0.873511", \
            "0.770971, 0.773029, 0.781518, 0.797294, 0.818044, 0.840615, 0.864938", \
            "0.755185, 0.757243, 0.765732, 0.781508, 0.802258, 0.824829, 0.849152", \
            "0.734443, 0.736502, 0.744991, 0.760766, 0.781516, 0.804087, 0.828411", \
            "0.711874, 0.713932, 0.722421, 0.738197, 0.758946, 0.781518, 0.805841", \
            "0.687555, 0.689614, 0.698103, 0.713878, 0.734628, 0.757199, 0.781523" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.859141, 0.861199, 0.869688, 0.885464, 0.906214, 0.928785, 0.953108", \
            "0.857160, 0.859218, 0.867707, 0.883483, 0.904233, 0.926804, 0.951128", \
            "0.848588, 0.850646, 0.859135, 0.874911, 0.895661, 0.918232, 0.942555", \
            "0.832802, 0.834860, 0.843349, 0.859125, 0.879875, 0.902446, 0.926769", \
            "0.812060, 0.814119, 0.822608, 0.838383, 0.859133, 0.881704, 0.906028", \
            "0.789491, 0.791549, 0.800038, 0.815814, 0.836563, 0.859135, 0.883458", \
            "0.765172, 0.767231, 0.775720, 0.791495, 0.812245, 0.834816, 0.859140" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.969602, 0.971660, 0.980149, 0.995925, 1.016675, 1.039246, 1.063570", \
            "0.967621, 0.969680, 0.978169, 0.993944, 1.014694, 1.037265, 1.061589", \
            "0.959049, 0.961107, 0.969596, 0.985372, 1.006122, 1.028693, 1.053017", \
            "0.943263, 0.945321, 0.953810, 0.969586, 0.990336, 1.012907, 1.037231", \
            "0.922522, 0.924580, 0.933069, 0.948845, 0.969594, 0.992166, 1.016489", \
            "0.899952, 0.902010, 0.910499, 0.926275, 0.947025, 0.969596, 0.993919", \
            "0.875634, 0.877692, 0.886181, 0.901957, 0.922706, 0.945278, 0.969601" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.048360, 1.050418, 1.058907, 1.074683, 1.095432, 1.118004, 1.142327", \
            "1.046379, 1.048437, 1.056926, 1.072702, 1.093452, 1.116023, 1.140346", \
            "1.037807, 1.039865, 1.048354, 1.064130, 1.084879, 1.107451, 1.131774", \
            "1.022021, 1.024079, 1.032568, 1.048344, 1.069093, 1.091665, 1.115988", \
            "1.001279, 1.003337, 1.011826, 1.027602, 1.048352, 1.070923, 1.095247", \
            "0.978709, 0.980768, 0.989257, 1.005032, 1.025782, 1.048353, 1.072677", \
            "0.954391, 0.956449, 0.964938, 0.980714, 1.001464, 1.024035, 1.048359" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.141313, 1.143371, 1.151860, 1.167636, 1.188385, 1.210957, 1.235280", \
            "1.139332, 1.141390, 1.149879, 1.165655, 1.186404, 1.208976, 1.233299", \
            "1.130760, 1.132818, 1.141307, 1.157083, 1.177832, 1.200403, 1.224727", \
            "1.114974, 1.117032, 1.125521, 1.141297, 1.162046, 1.184618, 1.208941", \
            "1.094232, 1.096290, 1.104779, 1.120555, 1.141305, 1.163876, 1.188200", \
            "1.071662, 1.073720, 1.082210, 1.097985, 1.118735, 1.141306, 1.165630", \
            "1.047344, 1.049402, 1.057891, 1.073667, 1.094417, 1.116988, 1.141312" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.210151, 1.212209, 1.220698, 1.236474, 1.257223, 1.279795, 1.304118", \
            "1.208170, 1.210228, 1.218717, 1.234493, 1.255243, 1.277814, 1.302137", \
            "1.199598, 1.201656, 1.210145, 1.225921, 1.246670, 1.269242, 1.293565", \
            "1.183812, 1.185870, 1.194359, 1.210135, 1.230884, 1.253456, 1.277779", \
            "1.163070, 1.165128, 1.173617, 1.189393, 1.210143, 1.232714, 1.257038", \
            "1.140501, 1.142559, 1.151048, 1.166823, 1.187573, 1.210144, 1.234468", \
            "1.116182, 1.118240, 1.126729, 1.142505, 1.163255, 1.185826, 1.210150" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.684229, 0.686287, 0.694776, 0.710552, 0.731302, 0.753873, 0.778196", \
            "0.682248, 0.684306, 0.692795, 0.708571, 0.729321, 0.751892, 0.776216", \
            "0.673676, 0.675734, 0.684223, 0.699999, 0.720748, 0.743320, 0.767643", \
            "0.657890, 0.659948, 0.668437, 0.684213, 0.704963, 0.727534, 0.751857", \
            "0.637148, 0.639206, 0.647696, 0.663471, 0.684221, 0.706792, 0.731116", \
            "0.614579, 0.616637, 0.625126, 0.640902, 0.661651, 0.684223, 0.708546", \
            "0.590260, 0.592318, 0.600808, 0.616583, 0.637333, 0.659904, 0.684228" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.938803, 0.940861, 0.949350, 0.965126, 0.985876, 1.008447, 1.032770", \
            "0.936822, 0.938880, 0.947369, 0.963145, 0.983895, 1.006466, 1.030790", \
            "0.928250, 0.930308, 0.938797, 0.954573, 0.975322, 0.997894, 1.022217", \
            "0.912464, 0.914522, 0.923011, 0.938787, 0.959537, 0.982108, 1.006431", \
            "0.891722, 0.893780, 0.902270, 0.918045, 0.938795, 0.961366, 0.985690", \
            "0.869153, 0.871211, 0.879700, 0.895476, 0.916225, 0.938797, 0.963120", \
            "0.844834, 0.846892, 0.855382, 0.871157, 0.891907, 0.914478, 0.938802" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.026500, 1.028558, 1.037047, 1.052823, 1.073573, 1.096144, 1.120467", \
            "1.024519, 1.026577, 1.035066, 1.050842, 1.071592, 1.094163, 1.118487", \
            "1.015947, 1.018005, 1.026494, 1.042270, 1.063020, 1.085591, 1.109914", \
            "1.000161, 1.002219, 1.010708, 1.026484, 1.047234, 1.069805, 1.094128", \
            "0.979419, 0.981478, 0.989967, 1.005742, 1.026492, 1.049063, 1.073387", \
            "0.956850, 0.958908, 0.967397, 0.983173, 1.003922, 1.026494, 1.050817", \
            "0.932531, 0.934590, 0.943079, 0.958854, 0.979604, 1.002175, 1.026499" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.100843, 1.102902, 1.111391, 1.127166, 1.147916, 1.170487, 1.194811", \
            "1.098863, 1.100921, 1.109410, 1.125186, 1.145935, 1.168506, 1.192830", \
            "1.090290, 1.092348, 1.100837, 1.116613, 1.137363, 1.159934, 1.184258", \
            "1.074504, 1.076563, 1.085052, 1.100827, 1.121577, 1.144148, 1.168472", \
            "1.053763, 1.055821, 1.064310, 1.080086, 1.100835, 1.123407, 1.147730", \
            "1.031193, 1.033251, 1.041740, 1.057516, 1.078266, 1.100837, 1.125161", \
            "1.006875, 1.008933, 1.017422, 1.033198, 1.053947, 1.076519, 1.100842" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.743671, 0.745729, 0.754218, 0.769994, 0.790743, 0.813314, 0.837638", \
            "0.741690, 0.743748, 0.752237, 0.768013, 0.788762, 0.811334, 0.835657", \
            "0.733117, 0.735176, 0.743665, 0.759440, 0.780190, 0.802761, 0.827085", \
            "0.717332, 0.719390, 0.727879, 0.743655, 0.764404, 0.786975, 0.811299", \
            "0.696590, 0.698648, 0.707137, 0.722913, 0.743663, 0.766234, 0.790557", \
            "0.674020, 0.676078, 0.684567, 0.700343, 0.721093, 0.743664, 0.767988", \
            "0.649702, 0.651760, 0.660249, 0.676025, 0.696775, 0.719346, 0.743669" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.998245, 1.000303, 1.008792, 1.024568, 1.045317, 1.067888, 1.092212", \
            "0.996264, 0.998322, 1.006811, 1.022587, 1.043336, 1.065908, 1.090231", \
            "0.987691, 0.989750, 0.998239, 1.014014, 1.034764, 1.057335, 1.081659", \
            "0.971906, 0.973964, 0.982453, 0.998229, 1.018978, 1.041549, 1.065873", \
            "0.951164, 0.953222, 0.961711, 0.977487, 0.998237, 1.020808, 1.045131", \
            "0.928594, 0.930652, 0.939141, 0.954917, 0.975667, 0.998238, 1.022562", \
            "0.904276, 0.906334, 0.914823, 0.930599, 0.951349, 0.973920, 0.998243" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.085942, 1.088000, 1.096489, 1.112265, 1.133014, 1.155586, 1.179909", \
            "1.083961, 1.086019, 1.094508, 1.110284, 1.131033, 1.153605, 1.177928", \
            "1.075389, 1.077447, 1.085936, 1.101712, 1.122461, 1.145032, 1.169356", \
            "1.059603, 1.061661, 1.070150, 1.085926, 1.106675, 1.129247, 1.153570", \
            "1.038861, 1.040919, 1.049408, 1.065184, 1.085934, 1.108505, 1.132829", \
            "1.016291, 1.018349, 1.026839, 1.042614, 1.063364, 1.085935, 1.110259", \
            "0.991973, 0.994031, 1.002520, 1.018296, 1.039046, 1.061617, 1.085941" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.160285, 1.162343, 1.170832, 1.186608, 1.207358, 1.229929, 1.254253", \
            "1.158304, 1.160362, 1.168851, 1.184627, 1.205377, 1.227948, 1.252272", \
            "1.149732, 1.151790, 1.160279, 1.176055, 1.196805, 1.219376, 1.243699", \
            "1.133946, 1.136004, 1.144493, 1.160269, 1.181019, 1.203590, 1.227913", \
            "1.113204, 1.115263, 1.123752, 1.139527, 1.160277, 1.182848, 1.207172", \
            "1.090635, 1.092693, 1.101182, 1.116958, 1.137707, 1.160279, 1.184602", \
            "1.066316, 1.068375, 1.076864, 1.092639, 1.113389, 1.135960, 1.160284" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.781524, 0.783582, 0.792071, 0.807847, 0.828597, 0.851168, 0.875491", \
            "0.779543, 0.781601, 0.790090, 0.805866, 0.826616, 0.849187, 0.873511", \
            "0.770971, 0.773029, 0.781518, 0.797294, 0.818044, 0.840615, 0.864938", \
            "0.755185, 0.757243, 0.765732, 0.781508, 0.802258, 0.824829, 0.849152", \
            "0.734443, 0.736502, 0.744991, 0.760766, 0.781516, 0.804087, 0.828411", \
            "0.711874, 0.713932, 0.722421, 0.738197, 0.758946, 0.781518, 0.805841", \
            "0.687555, 0.689614, 0.698103, 0.713878, 0.734628, 0.757199, 0.781523" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.036098, 1.038156, 1.046645, 1.062421, 1.083171, 1.105742, 1.130065", \
            "1.034117, 1.036175, 1.044664, 1.060440, 1.081190, 1.103761, 1.128085", \
            "1.025545, 1.027603, 1.036092, 1.051868, 1.072618, 1.095189, 1.119512", \
            "1.009759, 1.011817, 1.020306, 1.036082, 1.056832, 1.079403, 1.103726", \
            "0.989017, 0.991076, 0.999565, 1.015340, 1.036090, 1.058661, 1.082985", \
            "0.966448, 0.968506, 0.976995, 0.992771, 1.013520, 1.036092, 1.060415", \
            "0.942129, 0.944188, 0.952677, 0.968452, 0.989202, 1.011773, 1.036097" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.123795, 1.125853, 1.134342, 1.150118, 1.170868, 1.193439, 1.217763", \
            "1.121814, 1.123872, 1.132361, 1.148137, 1.168887, 1.191458, 1.215782", \
            "1.113242, 1.115300, 1.123789, 1.139565, 1.160315, 1.182886, 1.207209", \
            "1.097456, 1.099514, 1.108003, 1.123779, 1.144529, 1.167100, 1.191424", \
            "1.076715, 1.078773, 1.087262, 1.103038, 1.123787, 1.146358, 1.170682", \
            "1.054145, 1.056203, 1.064692, 1.080468, 1.101217, 1.123789, 1.148112", \
            "1.029827, 1.031885, 1.040374, 1.056150, 1.076899, 1.099470, 1.123794" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.198139, 1.200197, 1.208686, 1.224461, 1.245211, 1.267782, 1.292106", \
            "1.196158, 1.198216, 1.206705, 1.222481, 1.243230, 1.265802, 1.290125", \
            "1.187585, 1.189644, 1.198133, 1.213908, 1.234658, 1.257229, 1.281553", \
            "1.171799, 1.173858, 1.182347, 1.198122, 1.218872, 1.241443, 1.265767", \
            "1.151058, 1.153116, 1.161605, 1.177381, 1.198131, 1.220702, 1.245025", \
            "1.128488, 1.130546, 1.139035, 1.154811, 1.175561, 1.198132, 1.222456", \
            "1.104170, 1.106228, 1.114717, 1.130493, 1.151243, 1.173814, 1.198137" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.859141, 0.861199, 0.869688, 0.885464, 0.906214, 0.928785, 0.953108", \
            "0.857160, 0.859218, 0.867707, 0.883483, 0.904233, 0.926804, 0.951128", \
            "0.848588, 0.850646, 0.859135, 0.874911, 0.895661, 0.918232, 0.942555", \
            "0.832802, 0.834860, 0.843349, 0.859125, 0.879875, 0.902446, 0.926769", \
            "0.812060, 0.814119, 0.822608, 0.838383, 0.859133, 0.881704, 0.906028", \
            "0.789491, 0.791549, 0.800038, 0.815814, 0.836563, 0.859135, 0.883458", \
            "0.765172, 0.767231, 0.775720, 0.791495, 0.812245, 0.834816, 0.859140" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.113715, 1.115773, 1.124262, 1.140038, 1.160788, 1.183359, 1.207682", \
            "1.111734, 1.113792, 1.122281, 1.138057, 1.158807, 1.181378, 1.205702", \
            "1.103162, 1.105220, 1.113709, 1.129485, 1.150235, 1.172806, 1.197129", \
            "1.087376, 1.089434, 1.097923, 1.113699, 1.134449, 1.157020, 1.181343", \
            "1.066634, 1.068693, 1.077182, 1.092957, 1.113707, 1.136278, 1.160602", \
            "1.044065, 1.046123, 1.054612, 1.070388, 1.091137, 1.113709, 1.138032", \
            "1.019746, 1.021805, 1.030294, 1.046069, 1.066819, 1.089390, 1.113714" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.201412, 1.203470, 1.211959, 1.227735, 1.248485, 1.271056, 1.295380", \
            "1.199431, 1.201489, 1.209978, 1.225754, 1.246504, 1.269075, 1.293399", \
            "1.190859, 1.192917, 1.201406, 1.217182, 1.237932, 1.260503, 1.284826", \
            "1.175073, 1.177131, 1.185620, 1.201396, 1.222146, 1.244717, 1.269041", \
            "1.154332, 1.156390, 1.164879, 1.180654, 1.201404, 1.223975, 1.248299", \
            "1.131762, 1.133820, 1.142309, 1.158085, 1.178834, 1.201406, 1.225729", \
            "1.107444, 1.109502, 1.117991, 1.133766, 1.154516, 1.177087, 1.201411" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.275755, 1.277814, 1.286303, 1.302078, 1.322828, 1.345399, 1.369723", \
            "1.273775, 1.275833, 1.284322, 1.300098, 1.320847, 1.343419, 1.367742", \
            "1.265202, 1.267261, 1.275750, 1.291525, 1.312275, 1.334846, 1.359170", \
            "1.249416, 1.251475, 1.259964, 1.275739, 1.296489, 1.319060, 1.343384", \
            "1.228675, 1.230733, 1.239222, 1.254998, 1.275748, 1.298319, 1.322642", \
            "1.206105, 1.208163, 1.216652, 1.232428, 1.253178, 1.275749, 1.300073", \
            "1.181787, 1.183845, 1.192334, 1.208110, 1.228859, 1.251431, 1.275754" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.969602, 0.971660, 0.980149, 0.995925, 1.016675, 1.039246, 1.063570", \
            "0.967621, 0.969680, 0.978169, 0.993944, 1.014694, 1.037265, 1.061589", \
            "0.959049, 0.961107, 0.969596, 0.985372, 1.006122, 1.028693, 1.053017", \
            "0.943263, 0.945321, 0.953810, 0.969586, 0.990336, 1.012907, 1.037231", \
            "0.922522, 0.924580, 0.933069, 0.948845, 0.969594, 0.992166, 1.016489", \
            "0.899952, 0.902010, 0.910499, 0.926275, 0.947025, 0.969596, 0.993919", \
            "0.875634, 0.877692, 0.886181, 0.901957, 0.922706, 0.945278, 0.969601" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.224176, 1.226234, 1.234723, 1.250499, 1.271249, 1.293820, 1.318144", \
            "1.222195, 1.224254, 1.232743, 1.248518, 1.269268, 1.291839, 1.316163", \
            "1.213623, 1.215681, 1.224170, 1.239946, 1.260696, 1.283267, 1.307591", \
            "1.197837, 1.199895, 1.208384, 1.224160, 1.244910, 1.267481, 1.291805", \
            "1.177096, 1.179154, 1.187643, 1.203419, 1.224168, 1.246740, 1.271063", \
            "1.154526, 1.156584, 1.165073, 1.180849, 1.201599, 1.224170, 1.248493", \
            "1.130208, 1.132266, 1.140755, 1.156531, 1.177280, 1.199852, 1.224175" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.311873, 1.313932, 1.322421, 1.338196, 1.358946, 1.381517, 1.405841", \
            "1.309893, 1.311951, 1.320440, 1.336216, 1.356965, 1.379536, 1.403860", \
            "1.301320, 1.303378, 1.311867, 1.327643, 1.348393, 1.370964, 1.395288", \
            "1.285534, 1.287592, 1.296082, 1.311857, 1.332607, 1.355178, 1.379502", \
            "1.264793, 1.266851, 1.275340, 1.291116, 1.311865, 1.334437, 1.358760", \
            "1.242223, 1.244281, 1.252770, 1.268546, 1.289296, 1.311867, 1.336191", \
            "1.217905, 1.219963, 1.228452, 1.244228, 1.264977, 1.287549, 1.311872" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.386217, 1.388275, 1.396764, 1.412540, 1.433289, 1.455861, 1.480184", \
            "1.384236, 1.386294, 1.394783, 1.410559, 1.431309, 1.453880, 1.478203", \
            "1.375664, 1.377722, 1.386211, 1.401987, 1.422736, 1.445308, 1.469631", \
            "1.359878, 1.361936, 1.370425, 1.386201, 1.406950, 1.429522, 1.453845", \
            "1.339136, 1.341194, 1.349683, 1.365459, 1.386209, 1.408780, 1.433104", \
            "1.316566, 1.318625, 1.327114, 1.342889, 1.363639, 1.386210, 1.410534", \
            "1.292248, 1.294306, 1.302795, 1.318571, 1.339321, 1.361892, 1.386216" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.048360, 1.050418, 1.058907, 1.074683, 1.095432, 1.118004, 1.142327", \
            "1.046379, 1.048437, 1.056926, 1.072702, 1.093452, 1.116023, 1.140346", \
            "1.037807, 1.039865, 1.048354, 1.064130, 1.084879, 1.107451, 1.131774", \
            "1.022021, 1.024079, 1.032568, 1.048344, 1.069093, 1.091665, 1.115988", \
            "1.001279, 1.003337, 1.011826, 1.027602, 1.048352, 1.070923, 1.095247", \
            "0.978709, 0.980768, 0.989257, 1.005032, 1.025782, 1.048353, 1.072677", \
            "0.954391, 0.956449, 0.964938, 0.980714, 1.001464, 1.024035, 1.048359" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.302934, 1.304992, 1.313481, 1.329257, 1.350006, 1.372578, 1.396901", \
            "1.300953, 1.303011, 1.311500, 1.327276, 1.348026, 1.370597, 1.394920", \
            "1.292381, 1.294439, 1.302928, 1.318704, 1.339453, 1.362025, 1.386348", \
            "1.276595, 1.278653, 1.287142, 1.302918, 1.323667, 1.346239, 1.370562", \
            "1.255853, 1.257911, 1.266400, 1.282176, 1.302926, 1.325497, 1.349821", \
            "1.233283, 1.235342, 1.243831, 1.259606, 1.280356, 1.302927, 1.327251", \
            "1.208965, 1.211023, 1.219512, 1.235288, 1.256038, 1.278609, 1.302933" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.390631, 1.392689, 1.401178, 1.416954, 1.437703, 1.460275, 1.484598", \
            "1.388650, 1.390708, 1.399197, 1.414973, 1.435723, 1.458294, 1.482617", \
            "1.380078, 1.382136, 1.390625, 1.406401, 1.427150, 1.449722, 1.474045", \
            "1.364292, 1.366350, 1.374839, 1.390615, 1.411364, 1.433936, 1.458259", \
            "1.343550, 1.345608, 1.354097, 1.369873, 1.390623, 1.413194, 1.437518", \
            "1.320981, 1.323039, 1.331528, 1.347303, 1.368053, 1.390624, 1.414948", \
            "1.296662, 1.298720, 1.307209, 1.322985, 1.343735, 1.366306, 1.390630" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.464974, 1.467032, 1.475521, 1.491297, 1.512047, 1.534618, 1.558942", \
            "1.462993, 1.465051, 1.473541, 1.489316, 1.510066, 1.532637, 1.556961", \
            "1.454421, 1.456479, 1.464968, 1.480744, 1.501494, 1.524065, 1.548389", \
            "1.438635, 1.440693, 1.449182, 1.464958, 1.485708, 1.508279, 1.532603", \
            "1.417894, 1.419952, 1.428441, 1.444217, 1.464966, 1.487538, 1.511861", \
            "1.395324, 1.397382, 1.405871, 1.421647, 1.442397, 1.464968, 1.489291", \
            "1.371006, 1.373064, 1.381553, 1.397329, 1.418078, 1.440649, 1.464973" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.141313, 1.143371, 1.151860, 1.167636, 1.188385, 1.210957, 1.235280", \
            "1.139332, 1.141390, 1.149879, 1.165655, 1.186404, 1.208976, 1.233299", \
            "1.130760, 1.132818, 1.141307, 1.157083, 1.177832, 1.200403, 1.224727", \
            "1.114974, 1.117032, 1.125521, 1.141297, 1.162046, 1.184618, 1.208941", \
            "1.094232, 1.096290, 1.104779, 1.120555, 1.141305, 1.163876, 1.188200", \
            "1.071662, 1.073720, 1.082210, 1.097985, 1.118735, 1.141306, 1.165630", \
            "1.047344, 1.049402, 1.057891, 1.073667, 1.094417, 1.116988, 1.141312" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.395887, 1.397945, 1.406434, 1.422210, 1.442959, 1.465531, 1.489854", \
            "1.393906, 1.395964, 1.404453, 1.420229, 1.440978, 1.463550, 1.487873", \
            "1.385334, 1.387392, 1.395881, 1.411657, 1.432406, 1.454977, 1.479301", \
            "1.369548, 1.371606, 1.380095, 1.395871, 1.416620, 1.439192, 1.463515", \
            "1.348806, 1.350864, 1.359353, 1.375129, 1.395879, 1.418450, 1.442774", \
            "1.326236, 1.328294, 1.336784, 1.352559, 1.373309, 1.395880, 1.420204", \
            "1.301918, 1.303976, 1.312465, 1.328241, 1.348991, 1.371562, 1.395886" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.483584, 1.485642, 1.494131, 1.509907, 1.530656, 1.553228, 1.577551", \
            "1.481603, 1.483661, 1.492150, 1.507926, 1.528676, 1.551247, 1.575570", \
            "1.473031, 1.475089, 1.483578, 1.499354, 1.520103, 1.542675, 1.566998", \
            "1.457245, 1.459303, 1.467792, 1.483568, 1.504317, 1.526889, 1.551212", \
            "1.436503, 1.438561, 1.447050, 1.462826, 1.483576, 1.506147, 1.530471", \
            "1.413933, 1.415992, 1.424481, 1.440256, 1.461006, 1.483577, 1.507901", \
            "1.389615, 1.391673, 1.400162, 1.415938, 1.436688, 1.459259, 1.483583" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.557927, 1.559985, 1.568474, 1.584250, 1.605000, 1.627571, 1.651895", \
            "1.555946, 1.558004, 1.566493, 1.582269, 1.603019, 1.625590, 1.649914", \
            "1.547374, 1.549432, 1.557921, 1.573697, 1.594447, 1.617018, 1.641342", \
            "1.531588, 1.533646, 1.542135, 1.557911, 1.578661, 1.601232, 1.625556", \
            "1.510847, 1.512905, 1.521394, 1.537170, 1.557919, 1.580490, 1.604814", \
            "1.488277, 1.490335, 1.498824, 1.514600, 1.535349, 1.557921, 1.582244", \
            "1.463959, 1.466017, 1.474506, 1.490282, 1.511031, 1.533602, 1.557926" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.210151, 1.212209, 1.220698, 1.236474, 1.257223, 1.279795, 1.304118", \
            "1.208170, 1.210228, 1.218717, 1.234493, 1.255243, 1.277814, 1.302137", \
            "1.199598, 1.201656, 1.210145, 1.225921, 1.246670, 1.269242, 1.293565", \
            "1.183812, 1.185870, 1.194359, 1.210135, 1.230884, 1.253456, 1.277779", \
            "1.163070, 1.165128, 1.173617, 1.189393, 1.210143, 1.232714, 1.257038", \
            "1.140501, 1.142559, 1.151048, 1.166823, 1.187573, 1.210144, 1.234468", \
            "1.116182, 1.118240, 1.126729, 1.142505, 1.163255, 1.185826, 1.210150" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.464725, 1.466783, 1.475272, 1.491048, 1.511797, 1.534369, 1.558692", \
            "1.462744, 1.464802, 1.473291, 1.489067, 1.509817, 1.532388, 1.556711", \
            "1.454172, 1.456230, 1.464719, 1.480495, 1.501244, 1.523816, 1.548139", \
            "1.438386, 1.440444, 1.448933, 1.464709, 1.485458, 1.508030, 1.532353", \
            "1.417644, 1.419702, 1.428191, 1.443967, 1.464717, 1.487288, 1.511612", \
            "1.395075, 1.397133, 1.405622, 1.421397, 1.442147, 1.464718, 1.489042", \
            "1.370756, 1.372814, 1.381303, 1.397079, 1.417829, 1.440400, 1.464724" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.552422, 1.554480, 1.562969, 1.578745, 1.599495, 1.622066, 1.646389", \
            "1.550441, 1.552499, 1.560988, 1.576764, 1.597514, 1.620085, 1.644409", \
            "1.541869, 1.543927, 1.552416, 1.568192, 1.588941, 1.611513, 1.635836", \
            "1.526083, 1.528141, 1.536630, 1.552406, 1.573156, 1.595727, 1.620050", \
            "1.505341, 1.507399, 1.515888, 1.531664, 1.552414, 1.574985, 1.599309", \
            "1.482772, 1.484830, 1.493319, 1.509095, 1.529844, 1.552415, 1.576739", \
            "1.458453, 1.460511, 1.469000, 1.484776, 1.505526, 1.528097, 1.552421" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.626765, 1.628823, 1.637312, 1.653088, 1.673838, 1.696409, 1.720733", \
            "1.624784, 1.626843, 1.635332, 1.651107, 1.671857, 1.694428, 1.718752", \
            "1.616212, 1.618270, 1.626759, 1.642535, 1.663285, 1.685856, 1.710180", \
            "1.600426, 1.602484, 1.610973, 1.626749, 1.647499, 1.670070, 1.694394", \
            "1.579685, 1.581743, 1.590232, 1.606008, 1.626757, 1.649329, 1.673652", \
            "1.557115, 1.559173, 1.567662, 1.583438, 1.604188, 1.626759, 1.651082", \
            "1.532797, 1.534855, 1.543344, 1.559120, 1.579869, 1.602441, 1.626764" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      minimum_period() {
        constraint : 1.338;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.398;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.435;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.513;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.593;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.623;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.652;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.680;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.690;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.702;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.740;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.755;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.768;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.778;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.795;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.814;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.852;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.855;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.864;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.878;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.930;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.957;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.966;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.040;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.044;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.050;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.119;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.119;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.137;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.206;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.212;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.281;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("11.419906, 11.419906, 11.419906, 11.419906, 11.419906, 11.419906, 11.419906");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("11.531571, 11.531571, 11.531571, 11.531571, 11.531571, 11.531571, 11.531571");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("11.643237, 11.643237, 11.643237, 11.643237, 11.643237, 11.643237, 11.643237");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("11.754903, 11.754903, 11.754903, 11.754903, 11.754903, 11.754903, 11.754903");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("11.866568, 11.866568, 11.866568, 11.866568, 11.866568, 11.866568, 11.866568");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("11.978234, 11.978234, 11.978234, 11.978234, 11.978234, 11.978234, 11.978234");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.089900, 12.089900, 12.089900, 12.089900, 12.089900, 12.089900, 12.089900");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & EMAA[2] & EMAA[1] & EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.201566, 12.201566, 12.201566, 12.201566, 12.201566, 12.201566, 12.201566");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0] & \
                !EMAWA[1] & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.549229, 12.549229, 12.549229, 12.549229, 12.549229, 12.549229, 12.549229");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0] & \
                !EMAWA[1] & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.549229, 12.549229, 12.549229, 12.549229, 12.549229, 12.549229, 12.549229");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0] & \
                EMAWA[1] & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.549229, 12.549229, 12.549229, 12.549229, 12.549229, 12.549229, 12.549229");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0] & \
                EMAWA[1] & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.549229, 12.549229, 12.549229, 12.549229, 12.549229, 12.549229, 12.549229");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.672062, 12.672062, 12.672062, 12.672062, 12.672062, 12.672062, 12.672062");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.672062, 12.672062, 12.672062, 12.672062, 12.672062, 12.672062, 12.672062");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.672062, 12.672062, 12.672062, 12.672062, 12.672062, 12.672062, 12.672062");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.672062, 12.672062, 12.672062, 12.672062, 12.672062, 12.672062, 12.672062");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.794894, 12.794894, 12.794894, 12.794894, 12.794894, 12.794894, 12.794894");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.794894, 12.794894, 12.794894, 12.794894, 12.794894, 12.794894, 12.794894");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.794894, 12.794894, 12.794894, 12.794894, 12.794894, 12.794894, 12.794894");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.794894, 12.794894, 12.794894, 12.794894, 12.794894, 12.794894, 12.794894");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.917726, 12.917726, 12.917726, 12.917726, 12.917726, 12.917726, 12.917726");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.917726, 12.917726, 12.917726, 12.917726, 12.917726, 12.917726, 12.917726");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.917726, 12.917726, 12.917726, 12.917726, 12.917726, 12.917726, 12.917726");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.917726, 12.917726, 12.917726, 12.917726, 12.917726, 12.917726, 12.917726");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.040559, 13.040559, 13.040559, 13.040559, 13.040559, 13.040559, 13.040559");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.040559, 13.040559, 13.040559, 13.040559, 13.040559, 13.040559, 13.040559");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.040559, 13.040559, 13.040559, 13.040559, 13.040559, 13.040559, 13.040559");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.040559, 13.040559, 13.040559, 13.040559, 13.040559, 13.040559, 13.040559");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.163391, 13.163391, 13.163391, 13.163391, 13.163391, 13.163391, 13.163391");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.163391, 13.163391, 13.163391, 13.163391, 13.163391, 13.163391, 13.163391");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.163391, 13.163391, 13.163391, 13.163391, 13.163391, 13.163391, 13.163391");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.163391, 13.163391, 13.163391, 13.163391, 13.163391, 13.163391, 13.163391");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.286223, 13.286223, 13.286223, 13.286223, 13.286223, 13.286223, 13.286223");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.286223, 13.286223, 13.286223, 13.286223, 13.286223, 13.286223, 13.286223");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.286223, 13.286223, 13.286223, 13.286223, 13.286223, 13.286223, 13.286223");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.286223, 13.286223, 13.286223, 13.286223, 13.286223, 13.286223, 13.286223");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.409055, 13.409055, 13.409055, 13.409055, 13.409055, 13.409055, 13.409055");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.409055, 13.409055, 13.409055, 13.409055, 13.409055, 13.409055, 13.409055");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.409055, 13.409055, 13.409055, 13.409055, 13.409055, 13.409055, 13.409055");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.409055, 13.409055, 13.409055, 13.409055, 13.409055, 13.409055, 13.409055");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!RET1N";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.016508, 0.016508, 0.016508, 0.016508, 0.016508, 0.016508, 0.016508");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.018159, 0.018159, 0.018159, 0.018159, 0.018159, 0.018159, 0.018159");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("2.143027, 2.143027, 2.143027, 2.143027, 2.143027, 2.143027, 2.143027");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((CENA & TENA) + (TCENA & !TENA))";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.016508, 0.016508, 0.016508, 0.016508, 0.016508, 0.016508, 0.016508");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.016508, 0.016508, 0.016508, 0.016508, 0.016508, 0.016508, 0.016508");
        }
      }
    }
    pin(CENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003424;
      max_transition : 0.454000;
      /* CENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA";
        sdf_cond : "RET1Neq1aTENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.222790, 0.222633, 0.227703, 0.246927, 0.278889, 0.319971, 0.360872", \
            "0.221163, 0.221006, 0.226077, 0.245301, 0.277263, 0.318345, 0.359246", \
            "0.217983, 0.217826, 0.222896, 0.242121, 0.274082, 0.315164, 0.356066", \
            "0.215992, 0.215835, 0.220905, 0.240129, 0.272091, 0.313173, 0.354074", \
            "0.215758, 0.215601, 0.220671, 0.239895, 0.271857, 0.312939, 0.353840", \
            "0.218550, 0.218394, 0.223464, 0.242688, 0.274650, 0.315732, 0.356633", \
            "0.219292, 0.219135, 0.224205, 0.243430, 0.275391, 0.316473, 0.357375" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.247544, 0.247370, 0.253003, 0.274364, 0.309877, 0.355523, 0.400969", \
            "0.245737, 0.245563, 0.251196, 0.272557, 0.308070, 0.353716, 0.399162", \
            "0.242203, 0.242029, 0.247662, 0.269023, 0.304536, 0.350182, 0.395628", \
            "0.239991, 0.239816, 0.245450, 0.266811, 0.302324, 0.347970, 0.393416", \
            "0.239731, 0.239556, 0.245190, 0.266550, 0.302064, 0.347710, 0.393156", \
            "0.242834, 0.242660, 0.248293, 0.269654, 0.305167, 0.350813, 0.396259", \
            "0.243658, 0.243483, 0.249117, 0.270477, 0.305990, 0.351637, 0.397083" \
          );
        }
      }
      /*  CLKA(R) to CENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA";
        sdf_cond : "RET1Neq1aTENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.173518, 0.173315, 0.172331, 0.165020, 0.150246, 0.132137, 0.109561", \
            "0.175532, 0.175329, 0.174345, 0.167033, 0.152260, 0.134151, 0.111575", \
            "0.184009, 0.183807, 0.182822, 0.175511, 0.160738, 0.142629, 0.120052", \
            "0.199938, 0.199736, 0.198751, 0.191440, 0.176667, 0.158558, 0.135981", \
            "0.221369, 0.221167, 0.220182, 0.212871, 0.198098, 0.179989, 0.157413", \
            "0.245397, 0.245195, 0.244210, 0.236899, 0.222126, 0.204017, 0.181440", \
            "0.272261, 0.272059, 0.271074, 0.263763, 0.248990, 0.230881, 0.208305" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.172278, 0.171879, 0.170786, 0.164158, 0.149869, 0.131457, 0.107627", \
            "0.174292, 0.173893, 0.172800, 0.166172, 0.151883, 0.133471, 0.109641", \
            "0.182769, 0.182370, 0.181278, 0.174650, 0.160360, 0.141949, 0.118118", \
            "0.198698, 0.198299, 0.197207, 0.190579, 0.176289, 0.157878, 0.134047", \
            "0.220129, 0.219730, 0.218638, 0.212010, 0.197720, 0.179309, 0.155478", \
            "0.244157, 0.243758, 0.242666, 0.236038, 0.221748, 0.203337, 0.179506", \
            "0.271021, 0.270622, 0.269530, 0.262902, 0.248612, 0.230201, 0.206370" \
          );
        }
      }
      /* CENA(F) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to CENA(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355" \
          );
        }
      }
      /* CENA(F) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to CENA(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.460845, 0.461020, 0.455386, 0.434026, 0.398513, 0.352866, 0.307420", \
            "0.462652, 0.462827, 0.457193, 0.435832, 0.400319, 0.354673, 0.309227", \
            "0.466186, 0.466361, 0.460727, 0.439366, 0.403853, 0.358207, 0.312761", \
            "0.468399, 0.468573, 0.462939, 0.441579, 0.406066, 0.360419, 0.314973", \
            "0.468659, 0.468833, 0.463200, 0.441839, 0.406326, 0.360679, 0.315233", \
            "0.465556, 0.465730, 0.460096, 0.438736, 0.403223, 0.357576, 0.312130", \
            "0.464732, 0.464906, 0.459273, 0.437912, 0.402399, 0.356753, 0.311307" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.136477, 0.136477, 0.136477, 0.136477, 0.136477, 0.136477, 0.136477");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.268369, 0.268369, 0.268369, 0.268369, 0.268369, 0.268369, 0.268369");
        }
      }
    }
    pin(WENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003169;
      max_transition : 0.454000;
      /* WENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA & !CENA";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.170837, 0.172591, 0.179814, 0.194245, 0.214050, 0.237675, 0.262555", \
           "0.168879, 0.170633, 0.177857, 0.192288, 0.212093, 0.235717, 0.260597", \
           "0.160282, 0.162036, 0.169259, 0.183691, 0.203495, 0.227120, 0.252000", \
           "0.144430, 0.146184, 0.153407, 0.167839, 0.187643, 0.211268, 0.236148", \
           "0.122938, 0.124692, 0.131915, 0.146347, 0.166151, 0.189776, 0.214656", \
           "0.098803, 0.100557, 0.107781, 0.122212, 0.142017, 0.165641, 0.190521", \
           "0.072051, 0.073806, 0.081029, 0.095460, 0.115265, 0.138889, 0.163770" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.168781, 0.170284, 0.177455, 0.192538, 0.214062, 0.239538, 0.265871", \
           "0.166824, 0.168327, 0.175498, 0.190581, 0.212105, 0.237580, 0.263914", \
           "0.158226, 0.159729, 0.166900, 0.181984, 0.203507, 0.228983, 0.255316", \
           "0.142374, 0.143877, 0.151048, 0.166132, 0.187655, 0.213131, 0.239464", \
           "0.120882, 0.122385, 0.129556, 0.144640, 0.166163, 0.191639, 0.217972", \
           "0.096748, 0.098251, 0.105422, 0.120505, 0.142029, 0.167504, 0.193838", \
           "0.069996, 0.071499, 0.078670, 0.093753, 0.115277, 0.140752, 0.167086" \
         );
        }
      }
      /* CLKA(R) to WENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA & !CENA";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.184051, 0.182361, 0.174918, 0.166323, 0.159563, 0.153896, 0.149469", \
           "0.186007, 0.184317, 0.176874, 0.168279, 0.161519, 0.155852, 0.151425", \
           "0.194615, 0.192924, 0.185481, 0.176886, 0.170127, 0.164460, 0.160032", \
           "0.210488, 0.208798, 0.201355, 0.192760, 0.186000, 0.180333, 0.175906", \
           "0.231949, 0.230259, 0.222816, 0.214221, 0.207461, 0.201795, 0.197367", \
           "0.256101, 0.254411, 0.246968, 0.238373, 0.231614, 0.225947, 0.221519", \
           "0.282778, 0.281088, 0.273645, 0.265050, 0.258290, 0.252623, 0.248196" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.179495, 0.177979, 0.170644, 0.161392, 0.154271, 0.148782, 0.145600", \
           "0.181451, 0.179935, 0.172600, 0.163348, 0.156227, 0.150738, 0.147556", \
           "0.190058, 0.188543, 0.181207, 0.171955, 0.164834, 0.159346, 0.156164", \
           "0.205932, 0.204416, 0.197081, 0.187829, 0.180708, 0.175219, 0.172037", \
           "0.227393, 0.225877, 0.218542, 0.209290, 0.202169, 0.196681, 0.193499", \
           "0.251545, 0.250030, 0.242694, 0.233442, 0.226321, 0.220833, 0.217651", \
           "0.278222, 0.276706, 0.269371, 0.260119, 0.252998, 0.247509, 0.244327" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.151817, 0.151817, 0.151817, 0.151817, 0.151817, 0.151817, 0.151817");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.172431, 0.172431, 0.172431, 0.172431, 0.172431, 0.172431, 0.172431");
        }
      }
    }
    bus(AA) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003516;
      max_transition : 0.454000;
      /* AA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA & !CENA & !COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.228444, 0.230283, 0.237667, 0.252588, 0.274009, 0.301848, 0.333058", \
           "0.226463, 0.228302, 0.235686, 0.250607, 0.272028, 0.299867, 0.331077", \
           "0.217880, 0.219719, 0.227104, 0.242025, 0.263446, 0.291284, 0.322495", \
           "0.202104, 0.203943, 0.211328, 0.226249, 0.247670, 0.275508, 0.306719", \
           "0.181355, 0.183194, 0.190578, 0.205499, 0.226920, 0.254759, 0.285969", \
           "0.158793, 0.160632, 0.168017, 0.182938, 0.204359, 0.232197, 0.263408", \
           "0.134460, 0.136299, 0.143683, 0.158604, 0.180025, 0.207864, 0.239074" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.229519, 0.231041, 0.238017, 0.252722, 0.274432, 0.302674, 0.333139", \
           "0.227538, 0.229060, 0.236037, 0.250741, 0.272451, 0.300693, 0.331159", \
           "0.218956, 0.220477, 0.227454, 0.242158, 0.263868, 0.292110, 0.322576", \
           "0.203180, 0.204701, 0.211678, 0.226383, 0.248093, 0.276334, 0.306800", \
           "0.182430, 0.183952, 0.190929, 0.205633, 0.227343, 0.255585, 0.286051", \
           "0.159869, 0.161390, 0.168367, 0.183072, 0.204782, 0.233023, 0.263489", \
           "0.135535, 0.137057, 0.144034, 0.158738, 0.180448, 0.208690, 0.239156" \
         );
        }
      }
      /* CLKA(R) to AA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA & !CENA & !COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.186942, 0.185237, 0.176974, 0.166443, 0.157128, 0.148340, 0.141353", \
           "0.188897, 0.187192, 0.178929, 0.168398, 0.159083, 0.150295, 0.143308", \
           "0.197497, 0.195792, 0.187529, 0.176998, 0.167683, 0.158895, 0.151908", \
           "0.213372, 0.211667, 0.203404, 0.192873, 0.183558, 0.174770, 0.167783", \
           "0.234840, 0.233135, 0.224872, 0.214341, 0.205026, 0.196238, 0.189251", \
           "0.258976, 0.257271, 0.249008, 0.238477, 0.229162, 0.220375, 0.213387", \
           "0.285608, 0.283903, 0.275640, 0.265109, 0.255794, 0.247006, 0.240019" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.181321, 0.179815, 0.172174, 0.161427, 0.152952, 0.146797, 0.142777", \
           "0.183276, 0.181770, 0.174129, 0.163382, 0.154907, 0.148752, 0.144732", \
           "0.191876, 0.190370, 0.182729, 0.171982, 0.163507, 0.157352, 0.153332", \
           "0.207751, 0.206245, 0.198604, 0.187857, 0.179382, 0.173227, 0.169207", \
           "0.229219, 0.227713, 0.220072, 0.209325, 0.200850, 0.194695, 0.190675", \
           "0.253355, 0.251849, 0.244208, 0.233462, 0.224986, 0.218831, 0.214811", \
           "0.279987, 0.278481, 0.270840, 0.260093, 0.251618, 0.245463, 0.241443" \
         );
        }
      }
      /* AA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA & !CENA & COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.228444, 0.230283, 0.237667, 0.252588, 0.274009, 0.301848, 0.333058", \
           "0.226463, 0.228302, 0.235686, 0.250607, 0.272028, 0.299867, 0.331077", \
           "0.217880, 0.219719, 0.227104, 0.242025, 0.263446, 0.291284, 0.322495", \
           "0.202104, 0.203943, 0.211328, 0.226249, 0.247670, 0.275508, 0.306719", \
           "0.181355, 0.183194, 0.190578, 0.205499, 0.226920, 0.254759, 0.285969", \
           "0.158793, 0.160632, 0.168017, 0.182938, 0.204359, 0.232197, 0.263408", \
           "0.134460, 0.136299, 0.143683, 0.158604, 0.180025, 0.207864, 0.239074" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.229519, 0.231041, 0.238017, 0.252722, 0.274432, 0.302674, 0.333139", \
           "0.227538, 0.229060, 0.236037, 0.250741, 0.272451, 0.300693, 0.331159", \
           "0.218956, 0.220477, 0.227454, 0.242158, 0.263868, 0.292110, 0.322576", \
           "0.203180, 0.204701, 0.211678, 0.226383, 0.248093, 0.276334, 0.306800", \
           "0.182430, 0.183952, 0.190929, 0.205633, 0.227343, 0.255585, 0.286051", \
           "0.159869, 0.161390, 0.168367, 0.183072, 0.204782, 0.233023, 0.263489", \
           "0.135535, 0.137057, 0.144034, 0.158738, 0.180448, 0.208690, 0.239156" \
         );
        }
      }
      /* CLKA(R) to AA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA & !CENA & COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.186942, 0.185237, 0.176974, 0.166443, 0.157128, 0.148340, 0.141353", \
           "0.188897, 0.187192, 0.178929, 0.168398, 0.159083, 0.150295, 0.143308", \
           "0.197497, 0.195792, 0.187529, 0.176998, 0.167683, 0.158895, 0.151908", \
           "0.213372, 0.211667, 0.203404, 0.192873, 0.183558, 0.174770, 0.167783", \
           "0.234840, 0.233135, 0.224872, 0.214341, 0.205026, 0.196238, 0.189251", \
           "0.258976, 0.257271, 0.249008, 0.238477, 0.229162, 0.220375, 0.213387", \
           "0.285608, 0.283903, 0.275640, 0.265109, 0.255794, 0.247006, 0.240019" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.181321, 0.179815, 0.172174, 0.161427, 0.152952, 0.146797, 0.142777", \
           "0.183276, 0.181770, 0.174129, 0.163382, 0.154907, 0.148752, 0.144732", \
           "0.191876, 0.190370, 0.182729, 0.171982, 0.163507, 0.157352, 0.153332", \
           "0.207751, 0.206245, 0.198604, 0.187857, 0.179382, 0.173227, 0.169207", \
           "0.229219, 0.227713, 0.220072, 0.209325, 0.200850, 0.194695, 0.190675", \
           "0.253355, 0.251849, 0.244208, 0.233462, 0.224986, 0.218831, 0.214811", \
           "0.279987, 0.278481, 0.270840, 0.260093, 0.251618, 0.245463, 0.241443" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENA & !COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.278873, 0.278873, 0.278873, 0.278873, 0.278873, 0.278873, 0.278873");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.143137, 0.143137, 0.143137, 0.143137, 0.143137, 0.143137, 0.143137");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENA & COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.278873, 0.278873, 0.278873, 0.278873, 0.278873, 0.278873, 0.278873");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.143137, 0.143137, 0.143137, 0.143137, 0.143137, 0.143137, 0.143137");
        }
      }
    }
    bus(DA) {
      bus_type : SRAMdpw64d256_DATA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004118;
      max_transition : 0.454000;
      memory_write() {
        address : AA;
        clocked_on : "CLKA";
      }
      /* DA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & !CENA & !WENA))";
        sdf_cond : "RET1Neq1aTENAeq1aDFTRAMBYPeq1aSEAeq0oDFTRAMBYPeq0aCENAeq0aWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.046650, 0.048624, 0.055806, 0.069519, 0.089484, 0.116817, 0.148438", \
           "0.044947, 0.046920, 0.054103, 0.067815, 0.087780, 0.115114, 0.146735", \
           "0.037566, 0.039539, 0.046722, 0.060434, 0.080399, 0.107733, 0.139354", \
           "0.023999, 0.025972, 0.033155, 0.046867, 0.066832, 0.094166, 0.125787", \
           "0.006154, 0.008127, 0.015310, 0.029022, 0.048987, 0.076321, 0.107942", \
           "0.000000, 0.000000, 0.000000, 0.009619, 0.029584, 0.056918, 0.088539", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.008658, 0.035991, 0.067612" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.054244, 0.056539, 0.064891, 0.080836, 0.104051, 0.135834, 0.172603", \
           "0.052264, 0.054558, 0.062910, 0.078855, 0.102070, 0.133853, 0.170622", \
           "0.043681, 0.045976, 0.054328, 0.070272, 0.093487, 0.125271, 0.162039", \
           "0.027905, 0.030200, 0.038552, 0.054497, 0.077712, 0.109495, 0.146264", \
           "0.007156, 0.009450, 0.017802, 0.033747, 0.056962, 0.088745, 0.125514", \
           "0.000000, 0.000000, 0.000000, 0.011185, 0.034400, 0.066184, 0.102953", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.010067, 0.041850, 0.078619" \
         );
        }
      }
      /* CLKA(R) to DA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & !CENA & !WENA))";
        sdf_cond : "RET1Neq1aTENAeq1aDFTRAMBYPeq1aSEAeq0oDFTRAMBYPeq0aCENAeq0aWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.224140, 0.221825, 0.212847, 0.197993, 0.182585, 0.166336, 0.151260", \
           "0.226107, 0.223791, 0.214814, 0.199959, 0.184552, 0.168303, 0.153226", \
           "0.234711, 0.232396, 0.223418, 0.208564, 0.193156, 0.176907, 0.161831", \
           "0.250483, 0.248168, 0.239190, 0.224336, 0.208929, 0.192680, 0.177603", \
           "0.272112, 0.269797, 0.260819, 0.245965, 0.230557, 0.214308, 0.199232", \
           "0.296414, 0.294099, 0.285121, 0.270267, 0.254859, 0.238610, 0.223534", \
           "0.323150, 0.320835, 0.311858, 0.297003, 0.281596, 0.265347, 0.250270" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.215472, 0.213177, 0.204795, 0.189205, 0.171738, 0.153626, 0.136005", \
           "0.217438, 0.215144, 0.206761, 0.191172, 0.173704, 0.155593, 0.137971", \
           "0.226043, 0.223748, 0.215366, 0.199776, 0.182309, 0.164197, 0.146576", \
           "0.241815, 0.239521, 0.231138, 0.215549, 0.198081, 0.179970, 0.162348", \
           "0.263444, 0.261149, 0.252767, 0.237177, 0.219710, 0.201598, 0.183977", \
           "0.287746, 0.285451, 0.277069, 0.261479, 0.244012, 0.225900, 0.208279", \
           "0.314482, 0.312188, 0.303805, 0.288216, 0.270748, 0.252637, 0.235015" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "TENA & !DFTRAMBYP & !WENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.062527, 0.062527, 0.062527, 0.062527, 0.062527, 0.062527, 0.062527");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.040040, 0.040040, 0.040040, 0.040040, 0.040040, 0.040040, 0.040040");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & WENA))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.063862, 0.063862, 0.063862, 0.063862, 0.063862, 0.063862, 0.063862");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.037601, 0.037601, 0.037601, 0.037601, 0.037601, 0.037601, 0.037601");
        }
      }
    }
    pin(CLKB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.013518;
      clock : true;
      max_transition : 0.454000;
      min_pulse_width_high : 0.213;
      min_pulse_width_low : 0.184;
      /*min_period : 1.864;*/
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.192721, 0.194702, 0.203285, 0.219060, 0.239810, 0.262372, 0.286705");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.054578, 0.054578, 0.054578, 0.054578, 0.054578, 0.054578, 0.054578");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.192721, 0.194702, 0.203285, 0.219060, 0.239810, 0.262372, 0.286705");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.050537, 0.050537, 0.050537, 0.050537, 0.050537, 0.050537, 0.050537");
        }
      }
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : negative_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.192721, 0.194702, 0.203285, 0.219060, 0.239810, 0.262372, 0.286705");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.054578, 0.054578, 0.054578, 0.054578, 0.054578, 0.054578, 0.054578");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.192721, 0.194702, 0.203285, 0.219060, 0.239810, 0.262372, 0.286705");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.050537, 0.050537, 0.050537, 0.050537, 0.050537, 0.050537, 0.050537");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.242738, 0.244718, 0.253301, 0.269077, 0.289827, 0.312388, 0.336721");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.054578, 0.054578, 0.054578, 0.054578, 0.054578, 0.054578, 0.054578");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.242738, 0.244718, 0.253301, 0.269077, 0.289827, 0.312388, 0.336721");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.050537, 0.050537, 0.050537, 0.050537, 0.050537, 0.050537, 0.050537");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : negative_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.242738, 0.244718, 0.253301, 0.269077, 0.289827, 0.312388, 0.336721");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.054578, 0.054578, 0.054578, 0.054578, 0.054578, 0.054578, 0.054578");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.242738, 0.244718, 0.253301, 0.269077, 0.289827, 0.312388, 0.336721");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.050537, 0.050537, 0.050537, 0.050537, 0.050537, 0.050537, 0.050537");
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.684229, 0.686287, 0.694776, 0.710552, 0.731302, 0.753873, 0.778196", \
            "0.682248, 0.684306, 0.692795, 0.708571, 0.729321, 0.751892, 0.776216", \
            "0.673676, 0.675734, 0.684223, 0.699999, 0.720748, 0.743320, 0.767643", \
            "0.657890, 0.659948, 0.668437, 0.684213, 0.704963, 0.727534, 0.751857", \
            "0.637148, 0.639206, 0.647696, 0.663471, 0.684221, 0.706792, 0.731116", \
            "0.614579, 0.616637, 0.625126, 0.640902, 0.661651, 0.684223, 0.708546", \
            "0.590260, 0.592318, 0.600808, 0.616583, 0.637333, 0.659904, 0.684228" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.743671, 0.745729, 0.754218, 0.769994, 0.790743, 0.813314, 0.837638", \
            "0.741690, 0.743748, 0.752237, 0.768013, 0.788762, 0.811334, 0.835657", \
            "0.733117, 0.735176, 0.743665, 0.759440, 0.780190, 0.802761, 0.827085", \
            "0.717332, 0.719390, 0.727879, 0.743655, 0.764404, 0.786975, 0.811299", \
            "0.696590, 0.698648, 0.707137, 0.722913, 0.743663, 0.766234, 0.790557", \
            "0.674020, 0.676078, 0.684567, 0.700343, 0.721093, 0.743664, 0.767988", \
            "0.649702, 0.651760, 0.660249, 0.676025, 0.696775, 0.719346, 0.743669" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.781524, 0.783582, 0.792071, 0.807847, 0.828597, 0.851168, 0.875491", \
            "0.779543, 0.781601, 0.790090, 0.805866, 0.826616, 0.849187, 0.873511", \
            "0.770971, 0.773029, 0.781518, 0.797294, 0.818044, 0.840615, 0.864938", \
            "0.755185, 0.757243, 0.765732, 0.781508, 0.802258, 0.824829, 0.849152", \
            "0.734443, 0.736502, 0.744991, 0.760766, 0.781516, 0.804087, 0.828411", \
            "0.711874, 0.713932, 0.722421, 0.738197, 0.758946, 0.781518, 0.805841", \
            "0.687555, 0.689614, 0.698103, 0.713878, 0.734628, 0.757199, 0.781523" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.859141, 0.861199, 0.869688, 0.885464, 0.906214, 0.928785, 0.953108", \
            "0.857160, 0.859218, 0.867707, 0.883483, 0.904233, 0.926804, 0.951128", \
            "0.848588, 0.850646, 0.859135, 0.874911, 0.895661, 0.918232, 0.942555", \
            "0.832802, 0.834860, 0.843349, 0.859125, 0.879875, 0.902446, 0.926769", \
            "0.812060, 0.814119, 0.822608, 0.838383, 0.859133, 0.881704, 0.906028", \
            "0.789491, 0.791549, 0.800038, 0.815814, 0.836563, 0.859135, 0.883458", \
            "0.765172, 0.767231, 0.775720, 0.791495, 0.812245, 0.834816, 0.859140" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.969602, 0.971660, 0.980149, 0.995925, 1.016675, 1.039246, 1.063570", \
            "0.967621, 0.969680, 0.978169, 0.993944, 1.014694, 1.037265, 1.061589", \
            "0.959049, 0.961107, 0.969596, 0.985372, 1.006122, 1.028693, 1.053017", \
            "0.943263, 0.945321, 0.953810, 0.969586, 0.990336, 1.012907, 1.037231", \
            "0.922522, 0.924580, 0.933069, 0.948845, 0.969594, 0.992166, 1.016489", \
            "0.899952, 0.902010, 0.910499, 0.926275, 0.947025, 0.969596, 0.993919", \
            "0.875634, 0.877692, 0.886181, 0.901957, 0.922706, 0.945278, 0.969601" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.048360, 1.050418, 1.058907, 1.074683, 1.095432, 1.118004, 1.142327", \
            "1.046379, 1.048437, 1.056926, 1.072702, 1.093452, 1.116023, 1.140346", \
            "1.037807, 1.039865, 1.048354, 1.064130, 1.084879, 1.107451, 1.131774", \
            "1.022021, 1.024079, 1.032568, 1.048344, 1.069093, 1.091665, 1.115988", \
            "1.001279, 1.003337, 1.011826, 1.027602, 1.048352, 1.070923, 1.095247", \
            "0.978709, 0.980768, 0.989257, 1.005032, 1.025782, 1.048353, 1.072677", \
            "0.954391, 0.956449, 0.964938, 0.980714, 1.001464, 1.024035, 1.048359" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.141313, 1.143371, 1.151860, 1.167636, 1.188385, 1.210957, 1.235280", \
            "1.139332, 1.141390, 1.149879, 1.165655, 1.186404, 1.208976, 1.233299", \
            "1.130760, 1.132818, 1.141307, 1.157083, 1.177832, 1.200403, 1.224727", \
            "1.114974, 1.117032, 1.125521, 1.141297, 1.162046, 1.184618, 1.208941", \
            "1.094232, 1.096290, 1.104779, 1.120555, 1.141305, 1.163876, 1.188200", \
            "1.071662, 1.073720, 1.082210, 1.097985, 1.118735, 1.141306, 1.165630", \
            "1.047344, 1.049402, 1.057891, 1.073667, 1.094417, 1.116988, 1.141312" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.210151, 1.212209, 1.220698, 1.236474, 1.257223, 1.279795, 1.304118", \
            "1.208170, 1.210228, 1.218717, 1.234493, 1.255243, 1.277814, 1.302137", \
            "1.199598, 1.201656, 1.210145, 1.225921, 1.246670, 1.269242, 1.293565", \
            "1.183812, 1.185870, 1.194359, 1.210135, 1.230884, 1.253456, 1.277779", \
            "1.163070, 1.165128, 1.173617, 1.189393, 1.210143, 1.232714, 1.257038", \
            "1.140501, 1.142559, 1.151048, 1.166823, 1.187573, 1.210144, 1.234468", \
            "1.116182, 1.118240, 1.126729, 1.142505, 1.163255, 1.185826, 1.210150" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.684229, 0.686287, 0.694776, 0.710552, 0.731302, 0.753873, 0.778196", \
            "0.682248, 0.684306, 0.692795, 0.708571, 0.729321, 0.751892, 0.776216", \
            "0.673676, 0.675734, 0.684223, 0.699999, 0.720748, 0.743320, 0.767643", \
            "0.657890, 0.659948, 0.668437, 0.684213, 0.704963, 0.727534, 0.751857", \
            "0.637148, 0.639206, 0.647696, 0.663471, 0.684221, 0.706792, 0.731116", \
            "0.614579, 0.616637, 0.625126, 0.640902, 0.661651, 0.684223, 0.708546", \
            "0.590260, 0.592318, 0.600808, 0.616583, 0.637333, 0.659904, 0.684228" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.938803, 0.940861, 0.949350, 0.965126, 0.985876, 1.008447, 1.032770", \
            "0.936822, 0.938880, 0.947369, 0.963145, 0.983895, 1.006466, 1.030790", \
            "0.928250, 0.930308, 0.938797, 0.954573, 0.975322, 0.997894, 1.022217", \
            "0.912464, 0.914522, 0.923011, 0.938787, 0.959537, 0.982108, 1.006431", \
            "0.891722, 0.893780, 0.902270, 0.918045, 0.938795, 0.961366, 0.985690", \
            "0.869153, 0.871211, 0.879700, 0.895476, 0.916225, 0.938797, 0.963120", \
            "0.844834, 0.846892, 0.855382, 0.871157, 0.891907, 0.914478, 0.938802" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.026500, 1.028558, 1.037047, 1.052823, 1.073573, 1.096144, 1.120467", \
            "1.024519, 1.026577, 1.035066, 1.050842, 1.071592, 1.094163, 1.118487", \
            "1.015947, 1.018005, 1.026494, 1.042270, 1.063020, 1.085591, 1.109914", \
            "1.000161, 1.002219, 1.010708, 1.026484, 1.047234, 1.069805, 1.094128", \
            "0.979419, 0.981478, 0.989967, 1.005742, 1.026492, 1.049063, 1.073387", \
            "0.956850, 0.958908, 0.967397, 0.983173, 1.003922, 1.026494, 1.050817", \
            "0.932531, 0.934590, 0.943079, 0.958854, 0.979604, 1.002175, 1.026499" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.100843, 1.102902, 1.111391, 1.127166, 1.147916, 1.170487, 1.194811", \
            "1.098863, 1.100921, 1.109410, 1.125186, 1.145935, 1.168506, 1.192830", \
            "1.090290, 1.092348, 1.100837, 1.116613, 1.137363, 1.159934, 1.184258", \
            "1.074504, 1.076563, 1.085052, 1.100827, 1.121577, 1.144148, 1.168472", \
            "1.053763, 1.055821, 1.064310, 1.080086, 1.100835, 1.123407, 1.147730", \
            "1.031193, 1.033251, 1.041740, 1.057516, 1.078266, 1.100837, 1.125161", \
            "1.006875, 1.008933, 1.017422, 1.033198, 1.053947, 1.076519, 1.100842" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.743671, 0.745729, 0.754218, 0.769994, 0.790743, 0.813314, 0.837638", \
            "0.741690, 0.743748, 0.752237, 0.768013, 0.788762, 0.811334, 0.835657", \
            "0.733117, 0.735176, 0.743665, 0.759440, 0.780190, 0.802761, 0.827085", \
            "0.717332, 0.719390, 0.727879, 0.743655, 0.764404, 0.786975, 0.811299", \
            "0.696590, 0.698648, 0.707137, 0.722913, 0.743663, 0.766234, 0.790557", \
            "0.674020, 0.676078, 0.684567, 0.700343, 0.721093, 0.743664, 0.767988", \
            "0.649702, 0.651760, 0.660249, 0.676025, 0.696775, 0.719346, 0.743669" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.998245, 1.000303, 1.008792, 1.024568, 1.045317, 1.067888, 1.092212", \
            "0.996264, 0.998322, 1.006811, 1.022587, 1.043336, 1.065908, 1.090231", \
            "0.987691, 0.989750, 0.998239, 1.014014, 1.034764, 1.057335, 1.081659", \
            "0.971906, 0.973964, 0.982453, 0.998229, 1.018978, 1.041549, 1.065873", \
            "0.951164, 0.953222, 0.961711, 0.977487, 0.998237, 1.020808, 1.045131", \
            "0.928594, 0.930652, 0.939141, 0.954917, 0.975667, 0.998238, 1.022562", \
            "0.904276, 0.906334, 0.914823, 0.930599, 0.951349, 0.973920, 0.998243" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.085942, 1.088000, 1.096489, 1.112265, 1.133014, 1.155586, 1.179909", \
            "1.083961, 1.086019, 1.094508, 1.110284, 1.131033, 1.153605, 1.177928", \
            "1.075389, 1.077447, 1.085936, 1.101712, 1.122461, 1.145032, 1.169356", \
            "1.059603, 1.061661, 1.070150, 1.085926, 1.106675, 1.129247, 1.153570", \
            "1.038861, 1.040919, 1.049408, 1.065184, 1.085934, 1.108505, 1.132829", \
            "1.016291, 1.018349, 1.026839, 1.042614, 1.063364, 1.085935, 1.110259", \
            "0.991973, 0.994031, 1.002520, 1.018296, 1.039046, 1.061617, 1.085941" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.160285, 1.162343, 1.170832, 1.186608, 1.207358, 1.229929, 1.254253", \
            "1.158304, 1.160362, 1.168851, 1.184627, 1.205377, 1.227948, 1.252272", \
            "1.149732, 1.151790, 1.160279, 1.176055, 1.196805, 1.219376, 1.243699", \
            "1.133946, 1.136004, 1.144493, 1.160269, 1.181019, 1.203590, 1.227913", \
            "1.113204, 1.115263, 1.123752, 1.139527, 1.160277, 1.182848, 1.207172", \
            "1.090635, 1.092693, 1.101182, 1.116958, 1.137707, 1.160279, 1.184602", \
            "1.066316, 1.068375, 1.076864, 1.092639, 1.113389, 1.135960, 1.160284" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.781524, 0.783582, 0.792071, 0.807847, 0.828597, 0.851168, 0.875491", \
            "0.779543, 0.781601, 0.790090, 0.805866, 0.826616, 0.849187, 0.873511", \
            "0.770971, 0.773029, 0.781518, 0.797294, 0.818044, 0.840615, 0.864938", \
            "0.755185, 0.757243, 0.765732, 0.781508, 0.802258, 0.824829, 0.849152", \
            "0.734443, 0.736502, 0.744991, 0.760766, 0.781516, 0.804087, 0.828411", \
            "0.711874, 0.713932, 0.722421, 0.738197, 0.758946, 0.781518, 0.805841", \
            "0.687555, 0.689614, 0.698103, 0.713878, 0.734628, 0.757199, 0.781523" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.036098, 1.038156, 1.046645, 1.062421, 1.083171, 1.105742, 1.130065", \
            "1.034117, 1.036175, 1.044664, 1.060440, 1.081190, 1.103761, 1.128085", \
            "1.025545, 1.027603, 1.036092, 1.051868, 1.072618, 1.095189, 1.119512", \
            "1.009759, 1.011817, 1.020306, 1.036082, 1.056832, 1.079403, 1.103726", \
            "0.989017, 0.991076, 0.999565, 1.015340, 1.036090, 1.058661, 1.082985", \
            "0.966448, 0.968506, 0.976995, 0.992771, 1.013520, 1.036092, 1.060415", \
            "0.942129, 0.944188, 0.952677, 0.968452, 0.989202, 1.011773, 1.036097" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.123795, 1.125853, 1.134342, 1.150118, 1.170868, 1.193439, 1.217763", \
            "1.121814, 1.123872, 1.132361, 1.148137, 1.168887, 1.191458, 1.215782", \
            "1.113242, 1.115300, 1.123789, 1.139565, 1.160315, 1.182886, 1.207209", \
            "1.097456, 1.099514, 1.108003, 1.123779, 1.144529, 1.167100, 1.191424", \
            "1.076715, 1.078773, 1.087262, 1.103038, 1.123787, 1.146358, 1.170682", \
            "1.054145, 1.056203, 1.064692, 1.080468, 1.101217, 1.123789, 1.148112", \
            "1.029827, 1.031885, 1.040374, 1.056150, 1.076899, 1.099470, 1.123794" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.198139, 1.200197, 1.208686, 1.224461, 1.245211, 1.267782, 1.292106", \
            "1.196158, 1.198216, 1.206705, 1.222481, 1.243230, 1.265802, 1.290125", \
            "1.187585, 1.189644, 1.198133, 1.213908, 1.234658, 1.257229, 1.281553", \
            "1.171799, 1.173858, 1.182347, 1.198122, 1.218872, 1.241443, 1.265767", \
            "1.151058, 1.153116, 1.161605, 1.177381, 1.198131, 1.220702, 1.245025", \
            "1.128488, 1.130546, 1.139035, 1.154811, 1.175561, 1.198132, 1.222456", \
            "1.104170, 1.106228, 1.114717, 1.130493, 1.151243, 1.173814, 1.198137" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.859141, 0.861199, 0.869688, 0.885464, 0.906214, 0.928785, 0.953108", \
            "0.857160, 0.859218, 0.867707, 0.883483, 0.904233, 0.926804, 0.951128", \
            "0.848588, 0.850646, 0.859135, 0.874911, 0.895661, 0.918232, 0.942555", \
            "0.832802, 0.834860, 0.843349, 0.859125, 0.879875, 0.902446, 0.926769", \
            "0.812060, 0.814119, 0.822608, 0.838383, 0.859133, 0.881704, 0.906028", \
            "0.789491, 0.791549, 0.800038, 0.815814, 0.836563, 0.859135, 0.883458", \
            "0.765172, 0.767231, 0.775720, 0.791495, 0.812245, 0.834816, 0.859140" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.113715, 1.115773, 1.124262, 1.140038, 1.160788, 1.183359, 1.207682", \
            "1.111734, 1.113792, 1.122281, 1.138057, 1.158807, 1.181378, 1.205702", \
            "1.103162, 1.105220, 1.113709, 1.129485, 1.150235, 1.172806, 1.197129", \
            "1.087376, 1.089434, 1.097923, 1.113699, 1.134449, 1.157020, 1.181343", \
            "1.066634, 1.068693, 1.077182, 1.092957, 1.113707, 1.136278, 1.160602", \
            "1.044065, 1.046123, 1.054612, 1.070388, 1.091137, 1.113709, 1.138032", \
            "1.019746, 1.021805, 1.030294, 1.046069, 1.066819, 1.089390, 1.113714" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.201412, 1.203470, 1.211959, 1.227735, 1.248485, 1.271056, 1.295380", \
            "1.199431, 1.201489, 1.209978, 1.225754, 1.246504, 1.269075, 1.293399", \
            "1.190859, 1.192917, 1.201406, 1.217182, 1.237932, 1.260503, 1.284826", \
            "1.175073, 1.177131, 1.185620, 1.201396, 1.222146, 1.244717, 1.269041", \
            "1.154332, 1.156390, 1.164879, 1.180654, 1.201404, 1.223975, 1.248299", \
            "1.131762, 1.133820, 1.142309, 1.158085, 1.178834, 1.201406, 1.225729", \
            "1.107444, 1.109502, 1.117991, 1.133766, 1.154516, 1.177087, 1.201411" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.275755, 1.277814, 1.286303, 1.302078, 1.322828, 1.345399, 1.369723", \
            "1.273775, 1.275833, 1.284322, 1.300098, 1.320847, 1.343419, 1.367742", \
            "1.265202, 1.267261, 1.275750, 1.291525, 1.312275, 1.334846, 1.359170", \
            "1.249416, 1.251475, 1.259964, 1.275739, 1.296489, 1.319060, 1.343384", \
            "1.228675, 1.230733, 1.239222, 1.254998, 1.275748, 1.298319, 1.322642", \
            "1.206105, 1.208163, 1.216652, 1.232428, 1.253178, 1.275749, 1.300073", \
            "1.181787, 1.183845, 1.192334, 1.208110, 1.228859, 1.251431, 1.275754" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.969602, 0.971660, 0.980149, 0.995925, 1.016675, 1.039246, 1.063570", \
            "0.967621, 0.969680, 0.978169, 0.993944, 1.014694, 1.037265, 1.061589", \
            "0.959049, 0.961107, 0.969596, 0.985372, 1.006122, 1.028693, 1.053017", \
            "0.943263, 0.945321, 0.953810, 0.969586, 0.990336, 1.012907, 1.037231", \
            "0.922522, 0.924580, 0.933069, 0.948845, 0.969594, 0.992166, 1.016489", \
            "0.899952, 0.902010, 0.910499, 0.926275, 0.947025, 0.969596, 0.993919", \
            "0.875634, 0.877692, 0.886181, 0.901957, 0.922706, 0.945278, 0.969601" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.224176, 1.226234, 1.234723, 1.250499, 1.271249, 1.293820, 1.318144", \
            "1.222195, 1.224254, 1.232743, 1.248518, 1.269268, 1.291839, 1.316163", \
            "1.213623, 1.215681, 1.224170, 1.239946, 1.260696, 1.283267, 1.307591", \
            "1.197837, 1.199895, 1.208384, 1.224160, 1.244910, 1.267481, 1.291805", \
            "1.177096, 1.179154, 1.187643, 1.203419, 1.224168, 1.246740, 1.271063", \
            "1.154526, 1.156584, 1.165073, 1.180849, 1.201599, 1.224170, 1.248493", \
            "1.130208, 1.132266, 1.140755, 1.156531, 1.177280, 1.199852, 1.224175" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.311873, 1.313932, 1.322421, 1.338196, 1.358946, 1.381517, 1.405841", \
            "1.309893, 1.311951, 1.320440, 1.336216, 1.356965, 1.379536, 1.403860", \
            "1.301320, 1.303378, 1.311867, 1.327643, 1.348393, 1.370964, 1.395288", \
            "1.285534, 1.287592, 1.296082, 1.311857, 1.332607, 1.355178, 1.379502", \
            "1.264793, 1.266851, 1.275340, 1.291116, 1.311865, 1.334437, 1.358760", \
            "1.242223, 1.244281, 1.252770, 1.268546, 1.289296, 1.311867, 1.336191", \
            "1.217905, 1.219963, 1.228452, 1.244228, 1.264977, 1.287549, 1.311872" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.386217, 1.388275, 1.396764, 1.412540, 1.433289, 1.455861, 1.480184", \
            "1.384236, 1.386294, 1.394783, 1.410559, 1.431309, 1.453880, 1.478203", \
            "1.375664, 1.377722, 1.386211, 1.401987, 1.422736, 1.445308, 1.469631", \
            "1.359878, 1.361936, 1.370425, 1.386201, 1.406950, 1.429522, 1.453845", \
            "1.339136, 1.341194, 1.349683, 1.365459, 1.386209, 1.408780, 1.433104", \
            "1.316566, 1.318625, 1.327114, 1.342889, 1.363639, 1.386210, 1.410534", \
            "1.292248, 1.294306, 1.302795, 1.318571, 1.339321, 1.361892, 1.386216" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.048360, 1.050418, 1.058907, 1.074683, 1.095432, 1.118004, 1.142327", \
            "1.046379, 1.048437, 1.056926, 1.072702, 1.093452, 1.116023, 1.140346", \
            "1.037807, 1.039865, 1.048354, 1.064130, 1.084879, 1.107451, 1.131774", \
            "1.022021, 1.024079, 1.032568, 1.048344, 1.069093, 1.091665, 1.115988", \
            "1.001279, 1.003337, 1.011826, 1.027602, 1.048352, 1.070923, 1.095247", \
            "0.978709, 0.980768, 0.989257, 1.005032, 1.025782, 1.048353, 1.072677", \
            "0.954391, 0.956449, 0.964938, 0.980714, 1.001464, 1.024035, 1.048359" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.302934, 1.304992, 1.313481, 1.329257, 1.350006, 1.372578, 1.396901", \
            "1.300953, 1.303011, 1.311500, 1.327276, 1.348026, 1.370597, 1.394920", \
            "1.292381, 1.294439, 1.302928, 1.318704, 1.339453, 1.362025, 1.386348", \
            "1.276595, 1.278653, 1.287142, 1.302918, 1.323667, 1.346239, 1.370562", \
            "1.255853, 1.257911, 1.266400, 1.282176, 1.302926, 1.325497, 1.349821", \
            "1.233283, 1.235342, 1.243831, 1.259606, 1.280356, 1.302927, 1.327251", \
            "1.208965, 1.211023, 1.219512, 1.235288, 1.256038, 1.278609, 1.302933" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.390631, 1.392689, 1.401178, 1.416954, 1.437703, 1.460275, 1.484598", \
            "1.388650, 1.390708, 1.399197, 1.414973, 1.435723, 1.458294, 1.482617", \
            "1.380078, 1.382136, 1.390625, 1.406401, 1.427150, 1.449722, 1.474045", \
            "1.364292, 1.366350, 1.374839, 1.390615, 1.411364, 1.433936, 1.458259", \
            "1.343550, 1.345608, 1.354097, 1.369873, 1.390623, 1.413194, 1.437518", \
            "1.320981, 1.323039, 1.331528, 1.347303, 1.368053, 1.390624, 1.414948", \
            "1.296662, 1.298720, 1.307209, 1.322985, 1.343735, 1.366306, 1.390630" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.464974, 1.467032, 1.475521, 1.491297, 1.512047, 1.534618, 1.558942", \
            "1.462993, 1.465051, 1.473541, 1.489316, 1.510066, 1.532637, 1.556961", \
            "1.454421, 1.456479, 1.464968, 1.480744, 1.501494, 1.524065, 1.548389", \
            "1.438635, 1.440693, 1.449182, 1.464958, 1.485708, 1.508279, 1.532603", \
            "1.417894, 1.419952, 1.428441, 1.444217, 1.464966, 1.487538, 1.511861", \
            "1.395324, 1.397382, 1.405871, 1.421647, 1.442397, 1.464968, 1.489291", \
            "1.371006, 1.373064, 1.381553, 1.397329, 1.418078, 1.440649, 1.464973" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.141313, 1.143371, 1.151860, 1.167636, 1.188385, 1.210957, 1.235280", \
            "1.139332, 1.141390, 1.149879, 1.165655, 1.186404, 1.208976, 1.233299", \
            "1.130760, 1.132818, 1.141307, 1.157083, 1.177832, 1.200403, 1.224727", \
            "1.114974, 1.117032, 1.125521, 1.141297, 1.162046, 1.184618, 1.208941", \
            "1.094232, 1.096290, 1.104779, 1.120555, 1.141305, 1.163876, 1.188200", \
            "1.071662, 1.073720, 1.082210, 1.097985, 1.118735, 1.141306, 1.165630", \
            "1.047344, 1.049402, 1.057891, 1.073667, 1.094417, 1.116988, 1.141312" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.395887, 1.397945, 1.406434, 1.422210, 1.442959, 1.465531, 1.489854", \
            "1.393906, 1.395964, 1.404453, 1.420229, 1.440978, 1.463550, 1.487873", \
            "1.385334, 1.387392, 1.395881, 1.411657, 1.432406, 1.454977, 1.479301", \
            "1.369548, 1.371606, 1.380095, 1.395871, 1.416620, 1.439192, 1.463515", \
            "1.348806, 1.350864, 1.359353, 1.375129, 1.395879, 1.418450, 1.442774", \
            "1.326236, 1.328294, 1.336784, 1.352559, 1.373309, 1.395880, 1.420204", \
            "1.301918, 1.303976, 1.312465, 1.328241, 1.348991, 1.371562, 1.395886" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.483584, 1.485642, 1.494131, 1.509907, 1.530656, 1.553228, 1.577551", \
            "1.481603, 1.483661, 1.492150, 1.507926, 1.528676, 1.551247, 1.575570", \
            "1.473031, 1.475089, 1.483578, 1.499354, 1.520103, 1.542675, 1.566998", \
            "1.457245, 1.459303, 1.467792, 1.483568, 1.504317, 1.526889, 1.551212", \
            "1.436503, 1.438561, 1.447050, 1.462826, 1.483576, 1.506147, 1.530471", \
            "1.413933, 1.415992, 1.424481, 1.440256, 1.461006, 1.483577, 1.507901", \
            "1.389615, 1.391673, 1.400162, 1.415938, 1.436688, 1.459259, 1.483583" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.557927, 1.559985, 1.568474, 1.584250, 1.605000, 1.627571, 1.651895", \
            "1.555946, 1.558004, 1.566493, 1.582269, 1.603019, 1.625590, 1.649914", \
            "1.547374, 1.549432, 1.557921, 1.573697, 1.594447, 1.617018, 1.641342", \
            "1.531588, 1.533646, 1.542135, 1.557911, 1.578661, 1.601232, 1.625556", \
            "1.510847, 1.512905, 1.521394, 1.537170, 1.557919, 1.580490, 1.604814", \
            "1.488277, 1.490335, 1.498824, 1.514600, 1.535349, 1.557921, 1.582244", \
            "1.463959, 1.466017, 1.474506, 1.490282, 1.511031, 1.533602, 1.557926" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.210151, 1.212209, 1.220698, 1.236474, 1.257223, 1.279795, 1.304118", \
            "1.208170, 1.210228, 1.218717, 1.234493, 1.255243, 1.277814, 1.302137", \
            "1.199598, 1.201656, 1.210145, 1.225921, 1.246670, 1.269242, 1.293565", \
            "1.183812, 1.185870, 1.194359, 1.210135, 1.230884, 1.253456, 1.277779", \
            "1.163070, 1.165128, 1.173617, 1.189393, 1.210143, 1.232714, 1.257038", \
            "1.140501, 1.142559, 1.151048, 1.166823, 1.187573, 1.210144, 1.234468", \
            "1.116182, 1.118240, 1.126729, 1.142505, 1.163255, 1.185826, 1.210150" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.464725, 1.466783, 1.475272, 1.491048, 1.511797, 1.534369, 1.558692", \
            "1.462744, 1.464802, 1.473291, 1.489067, 1.509817, 1.532388, 1.556711", \
            "1.454172, 1.456230, 1.464719, 1.480495, 1.501244, 1.523816, 1.548139", \
            "1.438386, 1.440444, 1.448933, 1.464709, 1.485458, 1.508030, 1.532353", \
            "1.417644, 1.419702, 1.428191, 1.443967, 1.464717, 1.487288, 1.511612", \
            "1.395075, 1.397133, 1.405622, 1.421397, 1.442147, 1.464718, 1.489042", \
            "1.370756, 1.372814, 1.381303, 1.397079, 1.417829, 1.440400, 1.464724" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.552422, 1.554480, 1.562969, 1.578745, 1.599495, 1.622066, 1.646389", \
            "1.550441, 1.552499, 1.560988, 1.576764, 1.597514, 1.620085, 1.644409", \
            "1.541869, 1.543927, 1.552416, 1.568192, 1.588941, 1.611513, 1.635836", \
            "1.526083, 1.528141, 1.536630, 1.552406, 1.573156, 1.595727, 1.620050", \
            "1.505341, 1.507399, 1.515888, 1.531664, 1.552414, 1.574985, 1.599309", \
            "1.482772, 1.484830, 1.493319, 1.509095, 1.529844, 1.552415, 1.576739", \
            "1.458453, 1.460511, 1.469000, 1.484776, 1.505526, 1.528097, 1.552421" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.626765, 1.628823, 1.637312, 1.653088, 1.673838, 1.696409, 1.720733", \
            "1.624784, 1.626843, 1.635332, 1.651107, 1.671857, 1.694428, 1.718752", \
            "1.616212, 1.618270, 1.626759, 1.642535, 1.663285, 1.685856, 1.710180", \
            "1.600426, 1.602484, 1.610973, 1.626749, 1.647499, 1.670070, 1.694394", \
            "1.579685, 1.581743, 1.590232, 1.606008, 1.626757, 1.649329, 1.673652", \
            "1.557115, 1.559173, 1.567662, 1.583438, 1.604188, 1.626759, 1.651082", \
            "1.532797, 1.534855, 1.543344, 1.559120, 1.579869, 1.602441, 1.626764" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      minimum_period() {
        constraint : 1.338;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.398;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.435;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.513;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.593;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.623;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.652;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.680;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.690;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.702;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.740;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.755;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.768;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.778;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.795;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.814;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.852;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.855;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.864;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.878;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.930;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.957;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 1.966;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.040;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.044;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.050;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.119;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.119;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.137;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.206;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.212;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.281;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("11.419906, 11.419906, 11.419906, 11.419906, 11.419906, 11.419906, 11.419906");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("11.531571, 11.531571, 11.531571, 11.531571, 11.531571, 11.531571, 11.531571");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("11.643237, 11.643237, 11.643237, 11.643237, 11.643237, 11.643237, 11.643237");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("11.754903, 11.754903, 11.754903, 11.754903, 11.754903, 11.754903, 11.754903");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("11.866568, 11.866568, 11.866568, 11.866568, 11.866568, 11.866568, 11.866568");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("11.978234, 11.978234, 11.978234, 11.978234, 11.978234, 11.978234, 11.978234");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.089900, 12.089900, 12.089900, 12.089900, 12.089900, 12.089900, 12.089900");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & EMAB[2] & EMAB[1] & EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.201566, 12.201566, 12.201566, 12.201566, 12.201566, 12.201566, 12.201566");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0] & \
                !EMAWB[1] & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.549229, 12.549229, 12.549229, 12.549229, 12.549229, 12.549229, 12.549229");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0] & \
                !EMAWB[1] & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.549229, 12.549229, 12.549229, 12.549229, 12.549229, 12.549229, 12.549229");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0] & \
                EMAWB[1] & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.549229, 12.549229, 12.549229, 12.549229, 12.549229, 12.549229, 12.549229");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0] & \
                EMAWB[1] & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.549229, 12.549229, 12.549229, 12.549229, 12.549229, 12.549229, 12.549229");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.672062, 12.672062, 12.672062, 12.672062, 12.672062, 12.672062, 12.672062");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.672062, 12.672062, 12.672062, 12.672062, 12.672062, 12.672062, 12.672062");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.672062, 12.672062, 12.672062, 12.672062, 12.672062, 12.672062, 12.672062");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.672062, 12.672062, 12.672062, 12.672062, 12.672062, 12.672062, 12.672062");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.794894, 12.794894, 12.794894, 12.794894, 12.794894, 12.794894, 12.794894");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.794894, 12.794894, 12.794894, 12.794894, 12.794894, 12.794894, 12.794894");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.794894, 12.794894, 12.794894, 12.794894, 12.794894, 12.794894, 12.794894");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.794894, 12.794894, 12.794894, 12.794894, 12.794894, 12.794894, 12.794894");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.917726, 12.917726, 12.917726, 12.917726, 12.917726, 12.917726, 12.917726");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.917726, 12.917726, 12.917726, 12.917726, 12.917726, 12.917726, 12.917726");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.917726, 12.917726, 12.917726, 12.917726, 12.917726, 12.917726, 12.917726");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("12.917726, 12.917726, 12.917726, 12.917726, 12.917726, 12.917726, 12.917726");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.040559, 13.040559, 13.040559, 13.040559, 13.040559, 13.040559, 13.040559");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.040559, 13.040559, 13.040559, 13.040559, 13.040559, 13.040559, 13.040559");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.040559, 13.040559, 13.040559, 13.040559, 13.040559, 13.040559, 13.040559");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.040559, 13.040559, 13.040559, 13.040559, 13.040559, 13.040559, 13.040559");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.163391, 13.163391, 13.163391, 13.163391, 13.163391, 13.163391, 13.163391");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.163391, 13.163391, 13.163391, 13.163391, 13.163391, 13.163391, 13.163391");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.163391, 13.163391, 13.163391, 13.163391, 13.163391, 13.163391, 13.163391");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.163391, 13.163391, 13.163391, 13.163391, 13.163391, 13.163391, 13.163391");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.286223, 13.286223, 13.286223, 13.286223, 13.286223, 13.286223, 13.286223");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.286223, 13.286223, 13.286223, 13.286223, 13.286223, 13.286223, 13.286223");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.286223, 13.286223, 13.286223, 13.286223, 13.286223, 13.286223, 13.286223");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.286223, 13.286223, 13.286223, 13.286223, 13.286223, 13.286223, 13.286223");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.409055, 13.409055, 13.409055, 13.409055, 13.409055, 13.409055, 13.409055");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.409055, 13.409055, 13.409055, 13.409055, 13.409055, 13.409055, 13.409055");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.409055, 13.409055, 13.409055, 13.409055, 13.409055, 13.409055, 13.409055");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("13.409055, 13.409055, 13.409055, 13.409055, 13.409055, 13.409055, 13.409055");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!RET1N";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.016508, 0.016508, 0.016508, 0.016508, 0.016508, 0.016508, 0.016508");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.018159, 0.018159, 0.018159, 0.018159, 0.018159, 0.018159, 0.018159");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("2.143027, 2.143027, 2.143027, 2.143027, 2.143027, 2.143027, 2.143027");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520, 0.026520");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((CENB & TENB) + (TCENB & !TENB))";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.016508, 0.016508, 0.016508, 0.016508, 0.016508, 0.016508, 0.016508");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.016508, 0.016508, 0.016508, 0.016508, 0.016508, 0.016508, 0.016508");
        }
      }
    }
    pin(CENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003424;
      max_transition : 0.454000;
      /* CENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB";
        sdf_cond : "RET1Neq1aTENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.222790, 0.222633, 0.227703, 0.246927, 0.278889, 0.319971, 0.360872", \
            "0.221163, 0.221006, 0.226077, 0.245301, 0.277263, 0.318345, 0.359246", \
            "0.217983, 0.217826, 0.222896, 0.242121, 0.274082, 0.315164, 0.356066", \
            "0.215992, 0.215835, 0.220905, 0.240129, 0.272091, 0.313173, 0.354074", \
            "0.215758, 0.215601, 0.220671, 0.239895, 0.271857, 0.312939, 0.353840", \
            "0.218550, 0.218394, 0.223464, 0.242688, 0.274650, 0.315732, 0.356633", \
            "0.219292, 0.219135, 0.224205, 0.243430, 0.275391, 0.316473, 0.357375" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.247544, 0.247370, 0.253003, 0.274364, 0.309877, 0.355523, 0.400969", \
            "0.245737, 0.245563, 0.251196, 0.272557, 0.308070, 0.353716, 0.399162", \
            "0.242203, 0.242029, 0.247662, 0.269023, 0.304536, 0.350182, 0.395628", \
            "0.239991, 0.239816, 0.245450, 0.266811, 0.302324, 0.347970, 0.393416", \
            "0.239731, 0.239556, 0.245190, 0.266550, 0.302064, 0.347710, 0.393156", \
            "0.242834, 0.242660, 0.248293, 0.269654, 0.305167, 0.350813, 0.396259", \
            "0.243658, 0.243483, 0.249117, 0.270477, 0.305990, 0.351637, 0.397083" \
          );
        }
      }
      /*  CLKB(R) to CENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB";
        sdf_cond : "RET1Neq1aTENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.173518, 0.173315, 0.172331, 0.165020, 0.150246, 0.132137, 0.109561", \
            "0.175532, 0.175329, 0.174345, 0.167033, 0.152260, 0.134151, 0.111575", \
            "0.184009, 0.183807, 0.182822, 0.175511, 0.160738, 0.142629, 0.120052", \
            "0.199938, 0.199736, 0.198751, 0.191440, 0.176667, 0.158558, 0.135981", \
            "0.221369, 0.221167, 0.220182, 0.212871, 0.198098, 0.179989, 0.157413", \
            "0.245397, 0.245195, 0.244210, 0.236899, 0.222126, 0.204017, 0.181440", \
            "0.272261, 0.272059, 0.271074, 0.263763, 0.248990, 0.230881, 0.208305" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.172278, 0.171879, 0.170786, 0.164158, 0.149869, 0.131457, 0.107627", \
            "0.174292, 0.173893, 0.172800, 0.166172, 0.151883, 0.133471, 0.109641", \
            "0.182769, 0.182370, 0.181278, 0.174650, 0.160360, 0.141949, 0.118118", \
            "0.198698, 0.198299, 0.197207, 0.190579, 0.176289, 0.157878, 0.134047", \
            "0.220129, 0.219730, 0.218638, 0.212010, 0.197720, 0.179309, 0.155478", \
            "0.244157, 0.243758, 0.242666, 0.236038, 0.221748, 0.203337, 0.179506", \
            "0.271021, 0.270622, 0.269530, 0.262902, 0.248612, 0.230201, 0.206370" \
          );
        }
      }
      /* CENB(F) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to CENB(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355" \
          );
        }
      }
      /* CENB(F) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to CENB(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.460845, 0.461020, 0.455386, 0.434026, 0.398513, 0.352866, 0.307420", \
            "0.462652, 0.462827, 0.457193, 0.435832, 0.400319, 0.354673, 0.309227", \
            "0.466186, 0.466361, 0.460727, 0.439366, 0.403853, 0.358207, 0.312761", \
            "0.468399, 0.468573, 0.462939, 0.441579, 0.406066, 0.360419, 0.314973", \
            "0.468659, 0.468833, 0.463200, 0.441839, 0.406326, 0.360679, 0.315233", \
            "0.465556, 0.465730, 0.460096, 0.438736, 0.403223, 0.357576, 0.312130", \
            "0.464732, 0.464906, 0.459273, 0.437912, 0.402399, 0.356753, 0.311307" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.136477, 0.136477, 0.136477, 0.136477, 0.136477, 0.136477, 0.136477");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.268369, 0.268369, 0.268369, 0.268369, 0.268369, 0.268369, 0.268369");
        }
      }
    }
    pin(WENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003169;
      max_transition : 0.454000;
      /* WENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB & !CENB";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.170837, 0.172591, 0.179814, 0.194245, 0.214050, 0.237675, 0.262555", \
           "0.168879, 0.170633, 0.177857, 0.192288, 0.212093, 0.235717, 0.260597", \
           "0.160282, 0.162036, 0.169259, 0.183691, 0.203495, 0.227120, 0.252000", \
           "0.144430, 0.146184, 0.153407, 0.167839, 0.187643, 0.211268, 0.236148", \
           "0.122938, 0.124692, 0.131915, 0.146347, 0.166151, 0.189776, 0.214656", \
           "0.098803, 0.100557, 0.107781, 0.122212, 0.142017, 0.165641, 0.190521", \
           "0.072051, 0.073806, 0.081029, 0.095460, 0.115265, 0.138889, 0.163770" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.168781, 0.170284, 0.177455, 0.192538, 0.214062, 0.239538, 0.265871", \
           "0.166824, 0.168327, 0.175498, 0.190581, 0.212105, 0.237580, 0.263914", \
           "0.158226, 0.159729, 0.166900, 0.181984, 0.203507, 0.228983, 0.255316", \
           "0.142374, 0.143877, 0.151048, 0.166132, 0.187655, 0.213131, 0.239464", \
           "0.120882, 0.122385, 0.129556, 0.144640, 0.166163, 0.191639, 0.217972", \
           "0.096748, 0.098251, 0.105422, 0.120505, 0.142029, 0.167504, 0.193838", \
           "0.069996, 0.071499, 0.078670, 0.093753, 0.115277, 0.140752, 0.167086" \
         );
        }
      }
      /* CLKB(R) to WENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB & !CENB";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.184051, 0.182361, 0.174918, 0.166323, 0.159563, 0.153896, 0.149469", \
           "0.186007, 0.184317, 0.176874, 0.168279, 0.161519, 0.155852, 0.151425", \
           "0.194615, 0.192924, 0.185481, 0.176886, 0.170127, 0.164460, 0.160032", \
           "0.210488, 0.208798, 0.201355, 0.192760, 0.186000, 0.180333, 0.175906", \
           "0.231949, 0.230259, 0.222816, 0.214221, 0.207461, 0.201795, 0.197367", \
           "0.256101, 0.254411, 0.246968, 0.238373, 0.231614, 0.225947, 0.221519", \
           "0.282778, 0.281088, 0.273645, 0.265050, 0.258290, 0.252623, 0.248196" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.179495, 0.177979, 0.170644, 0.161392, 0.154271, 0.148782, 0.145600", \
           "0.181451, 0.179935, 0.172600, 0.163348, 0.156227, 0.150738, 0.147556", \
           "0.190058, 0.188543, 0.181207, 0.171955, 0.164834, 0.159346, 0.156164", \
           "0.205932, 0.204416, 0.197081, 0.187829, 0.180708, 0.175219, 0.172037", \
           "0.227393, 0.225877, 0.218542, 0.209290, 0.202169, 0.196681, 0.193499", \
           "0.251545, 0.250030, 0.242694, 0.233442, 0.226321, 0.220833, 0.217651", \
           "0.278222, 0.276706, 0.269371, 0.260119, 0.252998, 0.247509, 0.244327" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.151817, 0.151817, 0.151817, 0.151817, 0.151817, 0.151817, 0.151817");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.172431, 0.172431, 0.172431, 0.172431, 0.172431, 0.172431, 0.172431");
        }
      }
    }
    bus(AB) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003516;
      max_transition : 0.454000;
      /* AB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB & !CENB & !COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.228444, 0.230283, 0.237667, 0.252588, 0.274009, 0.301848, 0.333058", \
           "0.226463, 0.228302, 0.235686, 0.250607, 0.272028, 0.299867, 0.331077", \
           "0.217880, 0.219719, 0.227104, 0.242025, 0.263446, 0.291284, 0.322495", \
           "0.202104, 0.203943, 0.211328, 0.226249, 0.247670, 0.275508, 0.306719", \
           "0.181355, 0.183194, 0.190578, 0.205499, 0.226920, 0.254759, 0.285969", \
           "0.158793, 0.160632, 0.168017, 0.182938, 0.204359, 0.232197, 0.263408", \
           "0.134460, 0.136299, 0.143683, 0.158604, 0.180025, 0.207864, 0.239074" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.229519, 0.231041, 0.238017, 0.252722, 0.274432, 0.302674, 0.333139", \
           "0.227538, 0.229060, 0.236037, 0.250741, 0.272451, 0.300693, 0.331159", \
           "0.218956, 0.220477, 0.227454, 0.242158, 0.263868, 0.292110, 0.322576", \
           "0.203180, 0.204701, 0.211678, 0.226383, 0.248093, 0.276334, 0.306800", \
           "0.182430, 0.183952, 0.190929, 0.205633, 0.227343, 0.255585, 0.286051", \
           "0.159869, 0.161390, 0.168367, 0.183072, 0.204782, 0.233023, 0.263489", \
           "0.135535, 0.137057, 0.144034, 0.158738, 0.180448, 0.208690, 0.239156" \
         );
        }
      }
      /* CLKB(R) to AB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB & !CENB & !COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.186942, 0.185237, 0.176974, 0.166443, 0.157128, 0.148340, 0.141353", \
           "0.188897, 0.187192, 0.178929, 0.168398, 0.159083, 0.150295, 0.143308", \
           "0.197497, 0.195792, 0.187529, 0.176998, 0.167683, 0.158895, 0.151908", \
           "0.213372, 0.211667, 0.203404, 0.192873, 0.183558, 0.174770, 0.167783", \
           "0.234840, 0.233135, 0.224872, 0.214341, 0.205026, 0.196238, 0.189251", \
           "0.258976, 0.257271, 0.249008, 0.238477, 0.229162, 0.220375, 0.213387", \
           "0.285608, 0.283903, 0.275640, 0.265109, 0.255794, 0.247006, 0.240019" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.181321, 0.179815, 0.172174, 0.161427, 0.152952, 0.146797, 0.142777", \
           "0.183276, 0.181770, 0.174129, 0.163382, 0.154907, 0.148752, 0.144732", \
           "0.191876, 0.190370, 0.182729, 0.171982, 0.163507, 0.157352, 0.153332", \
           "0.207751, 0.206245, 0.198604, 0.187857, 0.179382, 0.173227, 0.169207", \
           "0.229219, 0.227713, 0.220072, 0.209325, 0.200850, 0.194695, 0.190675", \
           "0.253355, 0.251849, 0.244208, 0.233462, 0.224986, 0.218831, 0.214811", \
           "0.279987, 0.278481, 0.270840, 0.260093, 0.251618, 0.245463, 0.241443" \
         );
        }
      }
      /* AB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB & !CENB & COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.228444, 0.230283, 0.237667, 0.252588, 0.274009, 0.301848, 0.333058", \
           "0.226463, 0.228302, 0.235686, 0.250607, 0.272028, 0.299867, 0.331077", \
           "0.217880, 0.219719, 0.227104, 0.242025, 0.263446, 0.291284, 0.322495", \
           "0.202104, 0.203943, 0.211328, 0.226249, 0.247670, 0.275508, 0.306719", \
           "0.181355, 0.183194, 0.190578, 0.205499, 0.226920, 0.254759, 0.285969", \
           "0.158793, 0.160632, 0.168017, 0.182938, 0.204359, 0.232197, 0.263408", \
           "0.134460, 0.136299, 0.143683, 0.158604, 0.180025, 0.207864, 0.239074" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.229519, 0.231041, 0.238017, 0.252722, 0.274432, 0.302674, 0.333139", \
           "0.227538, 0.229060, 0.236037, 0.250741, 0.272451, 0.300693, 0.331159", \
           "0.218956, 0.220477, 0.227454, 0.242158, 0.263868, 0.292110, 0.322576", \
           "0.203180, 0.204701, 0.211678, 0.226383, 0.248093, 0.276334, 0.306800", \
           "0.182430, 0.183952, 0.190929, 0.205633, 0.227343, 0.255585, 0.286051", \
           "0.159869, 0.161390, 0.168367, 0.183072, 0.204782, 0.233023, 0.263489", \
           "0.135535, 0.137057, 0.144034, 0.158738, 0.180448, 0.208690, 0.239156" \
         );
        }
      }
      /* CLKB(R) to AB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB & !CENB & COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.186942, 0.185237, 0.176974, 0.166443, 0.157128, 0.148340, 0.141353", \
           "0.188897, 0.187192, 0.178929, 0.168398, 0.159083, 0.150295, 0.143308", \
           "0.197497, 0.195792, 0.187529, 0.176998, 0.167683, 0.158895, 0.151908", \
           "0.213372, 0.211667, 0.203404, 0.192873, 0.183558, 0.174770, 0.167783", \
           "0.234840, 0.233135, 0.224872, 0.214341, 0.205026, 0.196238, 0.189251", \
           "0.258976, 0.257271, 0.249008, 0.238477, 0.229162, 0.220375, 0.213387", \
           "0.285608, 0.283903, 0.275640, 0.265109, 0.255794, 0.247006, 0.240019" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.181321, 0.179815, 0.172174, 0.161427, 0.152952, 0.146797, 0.142777", \
           "0.183276, 0.181770, 0.174129, 0.163382, 0.154907, 0.148752, 0.144732", \
           "0.191876, 0.190370, 0.182729, 0.171982, 0.163507, 0.157352, 0.153332", \
           "0.207751, 0.206245, 0.198604, 0.187857, 0.179382, 0.173227, 0.169207", \
           "0.229219, 0.227713, 0.220072, 0.209325, 0.200850, 0.194695, 0.190675", \
           "0.253355, 0.251849, 0.244208, 0.233462, 0.224986, 0.218831, 0.214811", \
           "0.279987, 0.278481, 0.270840, 0.260093, 0.251618, 0.245463, 0.241443" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENB & !COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.278873, 0.278873, 0.278873, 0.278873, 0.278873, 0.278873, 0.278873");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.143137, 0.143137, 0.143137, 0.143137, 0.143137, 0.143137, 0.143137");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENB & COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.278873, 0.278873, 0.278873, 0.278873, 0.278873, 0.278873, 0.278873");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.143137, 0.143137, 0.143137, 0.143137, 0.143137, 0.143137, 0.143137");
        }
      }
    }
    bus(DB) {
      bus_type : SRAMdpw64d256_DATA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004118;
      max_transition : 0.454000;
      memory_write() {
        address : AB;
        clocked_on : "CLKB";
      }
      /* DB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & !CENB & !WENB))";
        sdf_cond : "RET1Neq1aTENBeq1aDFTRAMBYPeq1aSEBeq0oDFTRAMBYPeq0aCENBeq0aWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.046650, 0.048624, 0.055806, 0.069519, 0.089484, 0.116817, 0.148438", \
           "0.044947, 0.046920, 0.054103, 0.067815, 0.087780, 0.115114, 0.146735", \
           "0.037566, 0.039539, 0.046722, 0.060434, 0.080399, 0.107733, 0.139354", \
           "0.023999, 0.025972, 0.033155, 0.046867, 0.066832, 0.094166, 0.125787", \
           "0.006154, 0.008127, 0.015310, 0.029022, 0.048987, 0.076321, 0.107942", \
           "0.000000, 0.000000, 0.000000, 0.009619, 0.029584, 0.056918, 0.088539", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.008658, 0.035991, 0.067612" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.054244, 0.056539, 0.064891, 0.080836, 0.104051, 0.135834, 0.172603", \
           "0.052264, 0.054558, 0.062910, 0.078855, 0.102070, 0.133853, 0.170622", \
           "0.043681, 0.045976, 0.054328, 0.070272, 0.093487, 0.125271, 0.162039", \
           "0.027905, 0.030200, 0.038552, 0.054497, 0.077712, 0.109495, 0.146264", \
           "0.007156, 0.009450, 0.017802, 0.033747, 0.056962, 0.088745, 0.125514", \
           "0.000000, 0.000000, 0.000000, 0.011185, 0.034400, 0.066184, 0.102953", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.010067, 0.041850, 0.078619" \
         );
        }
      }
      /* CLKB(R) to DB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & !CENB & !WENB))";
        sdf_cond : "RET1Neq1aTENBeq1aDFTRAMBYPeq1aSEBeq0oDFTRAMBYPeq0aCENBeq0aWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.224140, 0.221825, 0.212847, 0.197993, 0.182585, 0.166336, 0.151260", \
           "0.226107, 0.223791, 0.214814, 0.199959, 0.184552, 0.168303, 0.153226", \
           "0.234711, 0.232396, 0.223418, 0.208564, 0.193156, 0.176907, 0.161831", \
           "0.250483, 0.248168, 0.239190, 0.224336, 0.208929, 0.192680, 0.177603", \
           "0.272112, 0.269797, 0.260819, 0.245965, 0.230557, 0.214308, 0.199232", \
           "0.296414, 0.294099, 0.285121, 0.270267, 0.254859, 0.238610, 0.223534", \
           "0.323150, 0.320835, 0.311858, 0.297003, 0.281596, 0.265347, 0.250270" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.215472, 0.213177, 0.204795, 0.189205, 0.171738, 0.153626, 0.136005", \
           "0.217438, 0.215144, 0.206761, 0.191172, 0.173704, 0.155593, 0.137971", \
           "0.226043, 0.223748, 0.215366, 0.199776, 0.182309, 0.164197, 0.146576", \
           "0.241815, 0.239521, 0.231138, 0.215549, 0.198081, 0.179970, 0.162348", \
           "0.263444, 0.261149, 0.252767, 0.237177, 0.219710, 0.201598, 0.183977", \
           "0.287746, 0.285451, 0.277069, 0.261479, 0.244012, 0.225900, 0.208279", \
           "0.314482, 0.312188, 0.303805, 0.288216, 0.270748, 0.252637, 0.235015" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "TENB & !DFTRAMBYP & !WENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.062527, 0.062527, 0.062527, 0.062527, 0.062527, 0.062527, 0.062527");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.040040, 0.040040, 0.040040, 0.040040, 0.040040, 0.040040, 0.040040");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & WENB))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.063862, 0.063862, 0.063862, 0.063862, 0.063862, 0.063862, 0.063862");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.037601, 0.037601, 0.037601, 0.037601, 0.037601, 0.037601, 0.037601");
        }
      }
    }
    bus(EMAA) {
      bus_type : SRAMdpw64d256_UPM;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004002;
      max_transition : 0.454000;
      /* EMAA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355" \
         );
        }
      }
      /* CLKA(R) to EMAA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596" \
         );
        }
      }
    }
    bus(EMAWA) {
      bus_type : SRAMdpw64d256_UPMW;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004002;
      max_transition : 0.454000;
      /* EMAWA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355" \
         );
        }
      }
      /* CLKA(R) to EMAWA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596" \
         );
        }
      }
    }
    bus(EMAB) {
      bus_type : SRAMdpw64d256_UPM;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004002;
      max_transition : 0.454000;
      /* EMAB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355" \
         );
        }
      }
      /* CLKB(R) to EMAB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596" \
         );
        }
      }
    }
    bus(EMAWB) {
      bus_type : SRAMdpw64d256_UPMW;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004002;
      max_transition : 0.454000;
      /* EMAWB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
           "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355" \
         );
        }
      }
      /* CLKB(R) to EMAWB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
           "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596" \
         );
        }
      }
    }
    pin(TENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.005583;
      max_transition : 0.454000;
      /* TENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.770278, 0.772161, 0.779362, 0.793938, 0.816658, 0.850098, 0.891793", \
            "0.766326, 0.768209, 0.775411, 0.789986, 0.812706, 0.846146, 0.887824", \
            "0.749204, 0.751087, 0.758288, 0.772864, 0.795583, 0.829024, 0.875354", \
            "0.717731, 0.719614, 0.726816, 0.741391, 0.764111, 0.807154, 0.857145", \
            "0.676336, 0.678219, 0.685420, 0.699996, 0.735908, 0.786119, 0.836109", \
            "0.648194, 0.648002, 0.654199, 0.677695, 0.716760, 0.766971, 0.816961", \
            "0.624766, 0.624574, 0.630771, 0.654268, 0.693332, 0.743543, 0.793534" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.810819, 0.812801, 0.820381, 0.835724, 0.859640, 0.894840, 0.938656", \
            "0.806659, 0.808642, 0.816222, 0.831564, 0.855480, 0.890680, 0.934496", \
            "0.788636, 0.790618, 0.798198, 0.813541, 0.837456, 0.872657, 0.916473", \
            "0.755507, 0.757489, 0.765069, 0.780412, 0.804327, 0.839528, 0.883344", \
            "0.711932, 0.713915, 0.721495, 0.736838, 0.760753, 0.795953, 0.839769", \
            "0.664553, 0.666536, 0.674116, 0.689459, 0.721563, 0.766753, 0.811744", \
            "0.636335, 0.636163, 0.641740, 0.662887, 0.698045, 0.743235, 0.788226" \
          );
        }
      }
      /*  CLKA(R) to TENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.148826, 0.146193, 0.134951, 0.113628, 0.089538, 0.064410, 0.039758", \
            "0.151174, 0.148541, 0.137299, 0.115976, 0.091886, 0.066758, 0.042106", \
            "0.161496, 0.158863, 0.147622, 0.126298, 0.102208, 0.077080, 0.052428", \
            "0.180540, 0.177907, 0.166666, 0.145342, 0.121252, 0.096124, 0.071472", \
            "0.206304, 0.203670, 0.192429, 0.171106, 0.147015, 0.121888, 0.097236", \
            "0.235254, 0.232620, 0.221379, 0.200056, 0.175966, 0.150838, 0.126186", \
            "0.267370, 0.264737, 0.253495, 0.232172, 0.208082, 0.182954, 0.158302" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.138708, 0.136265, 0.125686, 0.104202, 0.078390, 0.051049, 0.024978", \
            "0.141056, 0.138613, 0.128034, 0.106549, 0.080738, 0.053397, 0.027326", \
            "0.151378, 0.148935, 0.138356, 0.116872, 0.091060, 0.063719, 0.037648", \
            "0.170422, 0.167979, 0.157400, 0.135916, 0.110104, 0.082763, 0.056692", \
            "0.196186, 0.193742, 0.183164, 0.161679, 0.135868, 0.108527, 0.082456", \
            "0.225136, 0.222692, 0.212114, 0.190629, 0.164818, 0.137477, 0.111406", \
            "0.257252, 0.254809, 0.244230, 0.222746, 0.196934, 0.169593, 0.143522" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("2.264936, 2.264936, 2.264936, 2.264936, 2.264936, 2.264936, 2.264936");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("4.007337, 4.007337, 4.007337, 4.007337, 4.007337, 4.007337, 4.007337");
        }
      }
    }
    pin(TCENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002012;
      max_transition : 0.454000;
      /* TCENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA";
        sdf_cond : "RET1Neq1aTENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.222790, 0.222633, 0.227703, 0.246927, 0.278889, 0.319971, 0.360872", \
            "0.221163, 0.221006, 0.226077, 0.245301, 0.277263, 0.318345, 0.359246", \
            "0.217983, 0.217826, 0.222896, 0.242121, 0.274082, 0.315164, 0.356066", \
            "0.215992, 0.215835, 0.220905, 0.240129, 0.272091, 0.313173, 0.354074", \
            "0.215758, 0.215601, 0.220671, 0.239895, 0.271857, 0.312939, 0.353840", \
            "0.218550, 0.218394, 0.223464, 0.242688, 0.274650, 0.315732, 0.356633", \
            "0.219292, 0.219135, 0.224205, 0.243430, 0.275391, 0.316473, 0.357375" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.222790, 0.222633, 0.227703, 0.246927, 0.278889, 0.319971, 0.360872", \
            "0.221163, 0.221006, 0.226077, 0.245301, 0.277263, 0.318345, 0.359246", \
            "0.217983, 0.217826, 0.222896, 0.242121, 0.274082, 0.315164, 0.356066", \
            "0.215992, 0.215835, 0.220905, 0.240129, 0.272091, 0.313173, 0.354074", \
            "0.215758, 0.215601, 0.220671, 0.239895, 0.271857, 0.312939, 0.353840", \
            "0.218550, 0.218394, 0.223464, 0.242688, 0.274650, 0.315732, 0.356633", \
            "0.219292, 0.219135, 0.224205, 0.243430, 0.275391, 0.316473, 0.357375" \
          );
        }
      }
      /*  CLKA(R) to TCENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA";
        sdf_cond : "RET1Neq1aTENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.193413, 0.193104, 0.191914, 0.178723, 0.156599, 0.131047, 0.102358", \
            "0.195427, 0.195118, 0.193928, 0.180737, 0.158613, 0.133061, 0.104372", \
            "0.203904, 0.203596, 0.202406, 0.189214, 0.167091, 0.141539, 0.112849", \
            "0.219833, 0.219525, 0.218335, 0.205143, 0.183020, 0.157468, 0.128778", \
            "0.241264, 0.240956, 0.239766, 0.226574, 0.204451, 0.178899, 0.150209", \
            "0.265292, 0.264984, 0.263794, 0.250602, 0.228479, 0.202927, 0.174237", \
            "0.292157, 0.291848, 0.290658, 0.277466, 0.255343, 0.229791, 0.201101" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.187645, 0.187330, 0.186684, 0.176025, 0.156697, 0.133428, 0.104621", \
            "0.189658, 0.189343, 0.188698, 0.178039, 0.158711, 0.135442, 0.106635", \
            "0.198136, 0.197821, 0.197175, 0.186516, 0.167188, 0.143919, 0.115113", \
            "0.214065, 0.213750, 0.213104, 0.202446, 0.183117, 0.159848, 0.131042", \
            "0.235496, 0.235181, 0.234535, 0.223877, 0.204548, 0.181279, 0.152473", \
            "0.259524, 0.259209, 0.258563, 0.247905, 0.228576, 0.205307, 0.176501", \
            "0.286388, 0.286073, 0.285427, 0.274769, 0.255440, 0.232171, 0.203365" \
          );
        }
      }
      /* TCENA(F) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to TCENA(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355" \
          );
        }
      }
      /* TCENA(F) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to TCENA(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.460845, 0.461020, 0.455386, 0.434026, 0.398513, 0.352866, 0.307420", \
            "0.462652, 0.462827, 0.457193, 0.435832, 0.400319, 0.354673, 0.309227", \
            "0.466186, 0.466361, 0.460727, 0.439366, 0.403853, 0.358207, 0.312761", \
            "0.468399, 0.468573, 0.462939, 0.441579, 0.406066, 0.360419, 0.314973", \
            "0.468659, 0.468833, 0.463200, 0.441839, 0.406326, 0.360679, 0.315233", \
            "0.465556, 0.465730, 0.460096, 0.438736, 0.403223, 0.357576, 0.312130", \
            "0.464732, 0.464906, 0.459273, 0.437912, 0.402399, 0.356753, 0.311307" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.136477, 0.136477, 0.136477, 0.136477, 0.136477, 0.136477, 0.136477");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.268369, 0.268369, 0.268369, 0.268369, 0.268369, 0.268369, 0.268369");
        }
      }
    }
    pin(TWENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002017;
      max_transition : 0.454000;
      /* TWENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA & !TCENA";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.170837, 0.172591, 0.179814, 0.194245, 0.214050, 0.237675, 0.262555", \
           "0.168879, 0.170633, 0.177857, 0.192288, 0.212093, 0.235717, 0.260597", \
           "0.160282, 0.162036, 0.169259, 0.183691, 0.203495, 0.227120, 0.252000", \
           "0.144430, 0.146184, 0.153407, 0.167839, 0.187643, 0.211268, 0.236148", \
           "0.122938, 0.124692, 0.131915, 0.146347, 0.166151, 0.189776, 0.214656", \
           "0.098803, 0.100557, 0.107781, 0.122212, 0.142017, 0.165641, 0.190521", \
           "0.072051, 0.073806, 0.081029, 0.095460, 0.115265, 0.138889, 0.163770" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.168781, 0.170284, 0.177455, 0.192538, 0.214062, 0.239538, 0.265871", \
           "0.166824, 0.168327, 0.175498, 0.190581, 0.212105, 0.237580, 0.263914", \
           "0.158226, 0.159729, 0.166900, 0.181984, 0.203507, 0.228983, 0.255316", \
           "0.142374, 0.143877, 0.151048, 0.166132, 0.187655, 0.213131, 0.239464", \
           "0.120882, 0.122385, 0.129556, 0.144640, 0.166163, 0.191639, 0.217972", \
           "0.096748, 0.098251, 0.105422, 0.120505, 0.142029, 0.167504, 0.193838", \
           "0.069996, 0.071499, 0.078670, 0.093753, 0.115277, 0.140752, 0.167086" \
         );
        }
      }
      /* CLKA(R) to TWENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA & !TCENA";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.170257, 0.168335, 0.160621, 0.146129, 0.132180, 0.118874, 0.108528", \
           "0.172213, 0.170291, 0.162576, 0.148085, 0.134136, 0.120829, 0.110484", \
           "0.180820, 0.178899, 0.171184, 0.156693, 0.142744, 0.129437, 0.119091", \
           "0.196694, 0.194772, 0.187058, 0.172566, 0.158617, 0.145310, 0.134965", \
           "0.218155, 0.216234, 0.208519, 0.194028, 0.180079, 0.166772, 0.156426", \
           "0.242307, 0.240386, 0.232671, 0.218180, 0.204231, 0.190924, 0.180578", \
           "0.268984, 0.267062, 0.259348, 0.244856, 0.230907, 0.217601, 0.207255" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.169461, 0.167932, 0.161004, 0.147700, 0.135586, 0.125167, 0.117198", \
           "0.171417, 0.169888, 0.162959, 0.149656, 0.137542, 0.127123, 0.119153", \
           "0.180024, 0.178496, 0.171567, 0.158264, 0.146149, 0.135731, 0.127761", \
           "0.195898, 0.194369, 0.187441, 0.174137, 0.162023, 0.151604, 0.143635", \
           "0.217359, 0.215831, 0.208902, 0.195598, 0.183484, 0.173065, 0.165096", \
           "0.241511, 0.239983, 0.233054, 0.219751, 0.207636, 0.197217, 0.189248", \
           "0.268188, 0.266659, 0.259731, 0.246427, 0.234313, 0.223894, 0.215925" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.151817, 0.151817, 0.151817, 0.151817, 0.151817, 0.151817, 0.151817");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.172431, 0.172431, 0.172431, 0.172431, 0.172431, 0.172431, 0.172431");
        }
      }
    }
    bus(TAA) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002104;
      max_transition : 0.454000;
      /* TAA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA & !TCENA & !COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.279149, 0.281119, 0.288746, 0.303980, 0.327344, 0.360581, 0.401923", \
           "0.277168, 0.279138, 0.286765, 0.301999, 0.325363, 0.358600, 0.399942", \
           "0.268585, 0.270556, 0.278183, 0.293417, 0.316781, 0.350017, 0.391360", \
           "0.252809, 0.254780, 0.262407, 0.277641, 0.301005, 0.334241, 0.375584", \
           "0.232060, 0.234030, 0.241657, 0.256891, 0.280255, 0.313492, 0.354834", \
           "0.209498, 0.211469, 0.219096, 0.234330, 0.257694, 0.290930, 0.332273", \
           "0.185165, 0.187135, 0.194763, 0.209997, 0.233360, 0.266597, 0.307940" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.292474, 0.294276, 0.301167, 0.315115, 0.336856, 0.368856, 0.408689", \
           "0.290493, 0.292295, 0.299186, 0.313134, 0.334875, 0.366876, 0.406708", \
           "0.281910, 0.283712, 0.290603, 0.304551, 0.326292, 0.358293, 0.398126", \
           "0.266134, 0.267936, 0.274827, 0.288775, 0.310517, 0.342517, 0.382350", \
           "0.245385, 0.247187, 0.254078, 0.268026, 0.289767, 0.321768, 0.361600", \
           "0.222823, 0.224625, 0.231516, 0.245464, 0.267206, 0.299206, 0.339039", \
           "0.198490, 0.200292, 0.207183, 0.221131, 0.242872, 0.274873, 0.314705" \
         );
        }
      }
      /* CLKA(R) to TAA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA & !TCENA & !COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.173180, 0.171220, 0.163355, 0.147395, 0.130712, 0.113891, 0.099542", \
           "0.175135, 0.173175, 0.165310, 0.149350, 0.132667, 0.115846, 0.101497", \
           "0.183735, 0.181774, 0.173910, 0.157950, 0.141266, 0.124446, 0.110097", \
           "0.199610, 0.197649, 0.189784, 0.173825, 0.157141, 0.140321, 0.125972", \
           "0.221078, 0.219117, 0.211252, 0.195293, 0.178609, 0.161789, 0.147440", \
           "0.245214, 0.243254, 0.235389, 0.219430, 0.202746, 0.185925, 0.171576", \
           "0.271846, 0.269885, 0.262021, 0.246061, 0.229377, 0.212557, 0.198208" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.167814, 0.166231, 0.159293, 0.145023, 0.130898, 0.118448, 0.108814", \
           "0.169769, 0.168186, 0.161248, 0.146978, 0.132853, 0.120403, 0.110769", \
           "0.178369, 0.176786, 0.169848, 0.155578, 0.141453, 0.129003, 0.119369", \
           "0.194244, 0.192661, 0.185723, 0.171453, 0.157327, 0.144877, 0.135244", \
           "0.215712, 0.214129, 0.207191, 0.192921, 0.178795, 0.166345, 0.156712", \
           "0.239848, 0.238265, 0.231327, 0.217057, 0.202932, 0.190482, 0.180848", \
           "0.266480, 0.264897, 0.257959, 0.243689, 0.229564, 0.217113, 0.207480" \
         );
        }
      }
      /* TAA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA & !TCENA & COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.279149, 0.281119, 0.288746, 0.303980, 0.327344, 0.360581, 0.401923", \
           "0.277168, 0.279138, 0.286765, 0.301999, 0.325363, 0.358600, 0.399942", \
           "0.268585, 0.270556, 0.278183, 0.293417, 0.316781, 0.350017, 0.391360", \
           "0.252809, 0.254780, 0.262407, 0.277641, 0.301005, 0.334241, 0.375584", \
           "0.232060, 0.234030, 0.241657, 0.256891, 0.280255, 0.313492, 0.354834", \
           "0.209498, 0.211469, 0.219096, 0.234330, 0.257694, 0.290930, 0.332273", \
           "0.185165, 0.187135, 0.194763, 0.209997, 0.233360, 0.266597, 0.307940" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.292474, 0.294276, 0.301167, 0.315115, 0.336856, 0.368856, 0.408689", \
           "0.290493, 0.292295, 0.299186, 0.313134, 0.334875, 0.366876, 0.406708", \
           "0.281910, 0.283712, 0.290603, 0.304551, 0.326292, 0.358293, 0.398126", \
           "0.266134, 0.267936, 0.274827, 0.288775, 0.310517, 0.342517, 0.382350", \
           "0.245385, 0.247187, 0.254078, 0.268026, 0.289767, 0.321768, 0.361600", \
           "0.222823, 0.224625, 0.231516, 0.245464, 0.267206, 0.299206, 0.339039", \
           "0.198490, 0.200292, 0.207183, 0.221131, 0.242872, 0.274873, 0.314705" \
         );
        }
      }
      /* CLKA(R) to TAA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA & !TCENA & COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.173180, 0.171220, 0.163355, 0.147395, 0.130712, 0.113891, 0.099542", \
           "0.175135, 0.173175, 0.165310, 0.149350, 0.132667, 0.115846, 0.101497", \
           "0.183735, 0.181774, 0.173910, 0.157950, 0.141266, 0.124446, 0.110097", \
           "0.199610, 0.197649, 0.189784, 0.173825, 0.157141, 0.140321, 0.125972", \
           "0.221078, 0.219117, 0.211252, 0.195293, 0.178609, 0.161789, 0.147440", \
           "0.245214, 0.243254, 0.235389, 0.219430, 0.202746, 0.185925, 0.171576", \
           "0.271846, 0.269885, 0.262021, 0.246061, 0.229377, 0.212557, 0.198208" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.167814, 0.166231, 0.159293, 0.145023, 0.130898, 0.118448, 0.108814", \
           "0.169769, 0.168186, 0.161248, 0.146978, 0.132853, 0.120403, 0.110769", \
           "0.178369, 0.176786, 0.169848, 0.155578, 0.141453, 0.129003, 0.119369", \
           "0.194244, 0.192661, 0.185723, 0.171453, 0.157327, 0.144877, 0.135244", \
           "0.215712, 0.214129, 0.207191, 0.192921, 0.178795, 0.166345, 0.156712", \
           "0.239848, 0.238265, 0.231327, 0.217057, 0.202932, 0.190482, 0.180848", \
           "0.266480, 0.264897, 0.257959, 0.243689, 0.229564, 0.217113, 0.207480" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENA & !COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.278873, 0.278873, 0.278873, 0.278873, 0.278873, 0.278873, 0.278873");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.143137, 0.143137, 0.143137, 0.143137, 0.143137, 0.143137, 0.143137");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENA & COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.278873, 0.278873, 0.278873, 0.278873, 0.278873, 0.278873, 0.278873");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.143137, 0.143137, 0.143137, 0.143137, 0.143137, 0.143137, 0.143137");
        }
      }
    }
    bus(TDA) {
      bus_type : SRAMdpw64d256_DATA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004412;
      max_transition : 0.454000;
      memory_write() {
        address : TAA;
        clocked_on : "CLKA";
      }
      /* TDA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & !TCENA & !TWENA))";
        sdf_cond : "RET1Neq1aTENAeq0aDFTRAMBYPeq1aSEAeq0oDFTRAMBYPeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.039359, 0.041361, 0.048449, 0.061936, 0.081659, 0.108600, 0.139131", \
           "0.037655, 0.039657, 0.046745, 0.060232, 0.079956, 0.106896, 0.137428", \
           "0.030274, 0.032276, 0.039364, 0.052851, 0.072575, 0.099515, 0.130046", \
           "0.016707, 0.018709, 0.025797, 0.039284, 0.059008, 0.085948, 0.116479", \
           "0.000000, 0.000864, 0.007952, 0.021439, 0.041163, 0.068104, 0.098635", \
           "0.000000, 0.000000, 0.000000, 0.002037, 0.021760, 0.048701, 0.079232", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000833, 0.027774, 0.058305" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.045766, 0.048094, 0.056336, 0.072018, 0.094953, 0.126279, 0.161780", \
           "0.043785, 0.046113, 0.054355, 0.070038, 0.092972, 0.124298, 0.159799", \
           "0.035202, 0.037530, 0.045772, 0.061455, 0.084389, 0.115716, 0.151217", \
           "0.019427, 0.021755, 0.029997, 0.045679, 0.068613, 0.099940, 0.135441", \
           "0.000000, 0.001005, 0.009247, 0.024930, 0.047864, 0.079190, 0.114691", \
           "0.000000, 0.000000, 0.000000, 0.002368, 0.025302, 0.056629, 0.092130", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000969, 0.032295, 0.067797" \
         );
        }
      }
      /* CLKA(R) to TDA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & !TCENA & !TWENA))";
        sdf_cond : "RET1Neq1aTENAeq0aDFTRAMBYPeq1aSEAeq0oDFTRAMBYPeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.223211, 0.220884, 0.212049, 0.197358, 0.181952, 0.165679, 0.151280", \
           "0.225178, 0.222851, 0.214015, 0.199324, 0.183919, 0.167646, 0.153247", \
           "0.233782, 0.231455, 0.222619, 0.207929, 0.192523, 0.176250, 0.161851", \
           "0.249554, 0.247228, 0.238392, 0.223701, 0.208295, 0.192023, 0.177624", \
           "0.271183, 0.268856, 0.260021, 0.245330, 0.229924, 0.213651, 0.199252", \
           "0.295485, 0.293158, 0.284323, 0.269632, 0.254226, 0.237953, 0.223554", \
           "0.322221, 0.319895, 0.311059, 0.296368, 0.280963, 0.264690, 0.250291" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.213565, 0.211294, 0.202993, 0.187714, 0.170909, 0.153447, 0.137428", \
           "0.215532, 0.213261, 0.204960, 0.189681, 0.172875, 0.155413, 0.139394", \
           "0.224136, 0.221865, 0.213564, 0.198285, 0.181480, 0.164017, 0.147998", \
           "0.239909, 0.237637, 0.229337, 0.214058, 0.197252, 0.179790, 0.163771", \
           "0.261537, 0.259266, 0.250965, 0.235686, 0.218881, 0.201419, 0.185400", \
           "0.285839, 0.283568, 0.275267, 0.259988, 0.243183, 0.225721, 0.209702", \
           "0.312576, 0.310305, 0.302004, 0.286725, 0.269919, 0.252457, 0.236438" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!TENA & !DFTRAMBYP & !TWENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.062527, 0.062527, 0.062527, 0.062527, 0.062527, 0.062527, 0.062527");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.040040, 0.040040, 0.040040, 0.040040, 0.040040, 0.040040, 0.040040");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & TWENA))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.063862, 0.063862, 0.063862, 0.063862, 0.063862, 0.063862, 0.063862");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.038003, 0.038003, 0.038003, 0.038003, 0.038003, 0.038003, 0.038003");
        }
      }
    }
    pin(TENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.005583;
      max_transition : 0.454000;
      /* TENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.770278, 0.772161, 0.779362, 0.793938, 0.816658, 0.850098, 0.891793", \
            "0.766326, 0.768209, 0.775411, 0.789986, 0.812706, 0.846146, 0.887824", \
            "0.749204, 0.751087, 0.758288, 0.772864, 0.795583, 0.829024, 0.875354", \
            "0.717731, 0.719614, 0.726816, 0.741391, 0.764111, 0.807154, 0.857145", \
            "0.676336, 0.678219, 0.685420, 0.699996, 0.735908, 0.786119, 0.836109", \
            "0.648194, 0.648002, 0.654199, 0.677695, 0.716760, 0.766971, 0.816961", \
            "0.624766, 0.624574, 0.630771, 0.654268, 0.693332, 0.743543, 0.793534" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.810819, 0.812801, 0.820381, 0.835724, 0.859640, 0.894840, 0.938656", \
            "0.806659, 0.808642, 0.816222, 0.831564, 0.855480, 0.890680, 0.934496", \
            "0.788636, 0.790618, 0.798198, 0.813541, 0.837456, 0.872657, 0.916473", \
            "0.755507, 0.757489, 0.765069, 0.780412, 0.804327, 0.839528, 0.883344", \
            "0.711932, 0.713915, 0.721495, 0.736838, 0.760753, 0.795953, 0.839769", \
            "0.664553, 0.666536, 0.674116, 0.689459, 0.721563, 0.766753, 0.811744", \
            "0.636335, 0.636163, 0.641740, 0.662887, 0.698045, 0.743235, 0.788226" \
          );
        }
      }
      /*  CLKB(R) to TENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.148826, 0.146193, 0.134951, 0.113628, 0.089538, 0.064410, 0.039758", \
            "0.151174, 0.148541, 0.137299, 0.115976, 0.091886, 0.066758, 0.042106", \
            "0.161496, 0.158863, 0.147622, 0.126298, 0.102208, 0.077080, 0.052428", \
            "0.180540, 0.177907, 0.166666, 0.145342, 0.121252, 0.096124, 0.071472", \
            "0.206304, 0.203670, 0.192429, 0.171106, 0.147015, 0.121888, 0.097236", \
            "0.235254, 0.232620, 0.221379, 0.200056, 0.175966, 0.150838, 0.126186", \
            "0.267370, 0.264737, 0.253495, 0.232172, 0.208082, 0.182954, 0.158302" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.138708, 0.136265, 0.125686, 0.104202, 0.078390, 0.051049, 0.024978", \
            "0.141056, 0.138613, 0.128034, 0.106549, 0.080738, 0.053397, 0.027326", \
            "0.151378, 0.148935, 0.138356, 0.116872, 0.091060, 0.063719, 0.037648", \
            "0.170422, 0.167979, 0.157400, 0.135916, 0.110104, 0.082763, 0.056692", \
            "0.196186, 0.193742, 0.183164, 0.161679, 0.135868, 0.108527, 0.082456", \
            "0.225136, 0.222692, 0.212114, 0.190629, 0.164818, 0.137477, 0.111406", \
            "0.257252, 0.254809, 0.244230, 0.222746, 0.196934, 0.169593, 0.143522" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("2.264936, 2.264936, 2.264936, 2.264936, 2.264936, 2.264936, 2.264936");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("4.007337, 4.007337, 4.007337, 4.007337, 4.007337, 4.007337, 4.007337");
        }
      }
    }
    pin(TCENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002012;
      max_transition : 0.454000;
      /* TCENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB";
        sdf_cond : "RET1Neq1aTENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.222790, 0.222633, 0.227703, 0.246927, 0.278889, 0.319971, 0.360872", \
            "0.221163, 0.221006, 0.226077, 0.245301, 0.277263, 0.318345, 0.359246", \
            "0.217983, 0.217826, 0.222896, 0.242121, 0.274082, 0.315164, 0.356066", \
            "0.215992, 0.215835, 0.220905, 0.240129, 0.272091, 0.313173, 0.354074", \
            "0.215758, 0.215601, 0.220671, 0.239895, 0.271857, 0.312939, 0.353840", \
            "0.218550, 0.218394, 0.223464, 0.242688, 0.274650, 0.315732, 0.356633", \
            "0.219292, 0.219135, 0.224205, 0.243430, 0.275391, 0.316473, 0.357375" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.222790, 0.222633, 0.227703, 0.246927, 0.278889, 0.319971, 0.360872", \
            "0.221163, 0.221006, 0.226077, 0.245301, 0.277263, 0.318345, 0.359246", \
            "0.217983, 0.217826, 0.222896, 0.242121, 0.274082, 0.315164, 0.356066", \
            "0.215992, 0.215835, 0.220905, 0.240129, 0.272091, 0.313173, 0.354074", \
            "0.215758, 0.215601, 0.220671, 0.239895, 0.271857, 0.312939, 0.353840", \
            "0.218550, 0.218394, 0.223464, 0.242688, 0.274650, 0.315732, 0.356633", \
            "0.219292, 0.219135, 0.224205, 0.243430, 0.275391, 0.316473, 0.357375" \
          );
        }
      }
      /*  CLKB(R) to TCENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB";
        sdf_cond : "RET1Neq1aTENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.193413, 0.193104, 0.191914, 0.178723, 0.156599, 0.131047, 0.102358", \
            "0.195427, 0.195118, 0.193928, 0.180737, 0.158613, 0.133061, 0.104372", \
            "0.203904, 0.203596, 0.202406, 0.189214, 0.167091, 0.141539, 0.112849", \
            "0.219833, 0.219525, 0.218335, 0.205143, 0.183020, 0.157468, 0.128778", \
            "0.241264, 0.240956, 0.239766, 0.226574, 0.204451, 0.178899, 0.150209", \
            "0.265292, 0.264984, 0.263794, 0.250602, 0.228479, 0.202927, 0.174237", \
            "0.292157, 0.291848, 0.290658, 0.277466, 0.255343, 0.229791, 0.201101" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.187645, 0.187330, 0.186684, 0.176025, 0.156697, 0.133428, 0.104621", \
            "0.189658, 0.189343, 0.188698, 0.178039, 0.158711, 0.135442, 0.106635", \
            "0.198136, 0.197821, 0.197175, 0.186516, 0.167188, 0.143919, 0.115113", \
            "0.214065, 0.213750, 0.213104, 0.202446, 0.183117, 0.159848, 0.131042", \
            "0.235496, 0.235181, 0.234535, 0.223877, 0.204548, 0.181279, 0.152473", \
            "0.259524, 0.259209, 0.258563, 0.247905, 0.228576, 0.205307, 0.176501", \
            "0.286388, 0.286073, 0.285427, 0.274769, 0.255440, 0.232171, 0.203365" \
          );
        }
      }
      /* TCENB(F) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to TCENB(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355" \
          );
        }
      }
      /* TCENB(F) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to TCENB(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.460845, 0.461020, 0.455386, 0.434026, 0.398513, 0.352866, 0.307420", \
            "0.462652, 0.462827, 0.457193, 0.435832, 0.400319, 0.354673, 0.309227", \
            "0.466186, 0.466361, 0.460727, 0.439366, 0.403853, 0.358207, 0.312761", \
            "0.468399, 0.468573, 0.462939, 0.441579, 0.406066, 0.360419, 0.314973", \
            "0.468659, 0.468833, 0.463200, 0.441839, 0.406326, 0.360679, 0.315233", \
            "0.465556, 0.465730, 0.460096, 0.438736, 0.403223, 0.357576, 0.312130", \
            "0.464732, 0.464906, 0.459273, 0.437912, 0.402399, 0.356753, 0.311307" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.136477, 0.136477, 0.136477, 0.136477, 0.136477, 0.136477, 0.136477");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.268369, 0.268369, 0.268369, 0.268369, 0.268369, 0.268369, 0.268369");
        }
      }
    }
    pin(TWENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002017;
      max_transition : 0.454000;
      /* TWENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB & !TCENB";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.170837, 0.172591, 0.179814, 0.194245, 0.214050, 0.237675, 0.262555", \
           "0.168879, 0.170633, 0.177857, 0.192288, 0.212093, 0.235717, 0.260597", \
           "0.160282, 0.162036, 0.169259, 0.183691, 0.203495, 0.227120, 0.252000", \
           "0.144430, 0.146184, 0.153407, 0.167839, 0.187643, 0.211268, 0.236148", \
           "0.122938, 0.124692, 0.131915, 0.146347, 0.166151, 0.189776, 0.214656", \
           "0.098803, 0.100557, 0.107781, 0.122212, 0.142017, 0.165641, 0.190521", \
           "0.072051, 0.073806, 0.081029, 0.095460, 0.115265, 0.138889, 0.163770" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.168781, 0.170284, 0.177455, 0.192538, 0.214062, 0.239538, 0.265871", \
           "0.166824, 0.168327, 0.175498, 0.190581, 0.212105, 0.237580, 0.263914", \
           "0.158226, 0.159729, 0.166900, 0.181984, 0.203507, 0.228983, 0.255316", \
           "0.142374, 0.143877, 0.151048, 0.166132, 0.187655, 0.213131, 0.239464", \
           "0.120882, 0.122385, 0.129556, 0.144640, 0.166163, 0.191639, 0.217972", \
           "0.096748, 0.098251, 0.105422, 0.120505, 0.142029, 0.167504, 0.193838", \
           "0.069996, 0.071499, 0.078670, 0.093753, 0.115277, 0.140752, 0.167086" \
         );
        }
      }
      /* CLKB(R) to TWENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB & !TCENB";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.170257, 0.168335, 0.160621, 0.146129, 0.132180, 0.118874, 0.108528", \
           "0.172213, 0.170291, 0.162576, 0.148085, 0.134136, 0.120829, 0.110484", \
           "0.180820, 0.178899, 0.171184, 0.156693, 0.142744, 0.129437, 0.119091", \
           "0.196694, 0.194772, 0.187058, 0.172566, 0.158617, 0.145310, 0.134965", \
           "0.218155, 0.216234, 0.208519, 0.194028, 0.180079, 0.166772, 0.156426", \
           "0.242307, 0.240386, 0.232671, 0.218180, 0.204231, 0.190924, 0.180578", \
           "0.268984, 0.267062, 0.259348, 0.244856, 0.230907, 0.217601, 0.207255" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.169461, 0.167932, 0.161004, 0.147700, 0.135586, 0.125167, 0.117198", \
           "0.171417, 0.169888, 0.162959, 0.149656, 0.137542, 0.127123, 0.119153", \
           "0.180024, 0.178496, 0.171567, 0.158264, 0.146149, 0.135731, 0.127761", \
           "0.195898, 0.194369, 0.187441, 0.174137, 0.162023, 0.151604, 0.143635", \
           "0.217359, 0.215831, 0.208902, 0.195598, 0.183484, 0.173065, 0.165096", \
           "0.241511, 0.239983, 0.233054, 0.219751, 0.207636, 0.197217, 0.189248", \
           "0.268188, 0.266659, 0.259731, 0.246427, 0.234313, 0.223894, 0.215925" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.151817, 0.151817, 0.151817, 0.151817, 0.151817, 0.151817, 0.151817");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.172431, 0.172431, 0.172431, 0.172431, 0.172431, 0.172431, 0.172431");
        }
      }
    }
    bus(TAB) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002104;
      max_transition : 0.454000;
      /* TAB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB & !TCENB & !COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.279149, 0.281119, 0.288746, 0.303980, 0.327344, 0.360581, 0.401923", \
           "0.277168, 0.279138, 0.286765, 0.301999, 0.325363, 0.358600, 0.399942", \
           "0.268585, 0.270556, 0.278183, 0.293417, 0.316781, 0.350017, 0.391360", \
           "0.252809, 0.254780, 0.262407, 0.277641, 0.301005, 0.334241, 0.375584", \
           "0.232060, 0.234030, 0.241657, 0.256891, 0.280255, 0.313492, 0.354834", \
           "0.209498, 0.211469, 0.219096, 0.234330, 0.257694, 0.290930, 0.332273", \
           "0.185165, 0.187135, 0.194763, 0.209997, 0.233360, 0.266597, 0.307940" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.292474, 0.294276, 0.301167, 0.315115, 0.336856, 0.368856, 0.408689", \
           "0.290493, 0.292295, 0.299186, 0.313134, 0.334875, 0.366876, 0.406708", \
           "0.281910, 0.283712, 0.290603, 0.304551, 0.326292, 0.358293, 0.398126", \
           "0.266134, 0.267936, 0.274827, 0.288775, 0.310517, 0.342517, 0.382350", \
           "0.245385, 0.247187, 0.254078, 0.268026, 0.289767, 0.321768, 0.361600", \
           "0.222823, 0.224625, 0.231516, 0.245464, 0.267206, 0.299206, 0.339039", \
           "0.198490, 0.200292, 0.207183, 0.221131, 0.242872, 0.274873, 0.314705" \
         );
        }
      }
      /* CLKB(R) to TAB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB & !TCENB & !COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.173180, 0.171220, 0.163355, 0.147395, 0.130712, 0.113891, 0.099542", \
           "0.175135, 0.173175, 0.165310, 0.149350, 0.132667, 0.115846, 0.101497", \
           "0.183735, 0.181774, 0.173910, 0.157950, 0.141266, 0.124446, 0.110097", \
           "0.199610, 0.197649, 0.189784, 0.173825, 0.157141, 0.140321, 0.125972", \
           "0.221078, 0.219117, 0.211252, 0.195293, 0.178609, 0.161789, 0.147440", \
           "0.245214, 0.243254, 0.235389, 0.219430, 0.202746, 0.185925, 0.171576", \
           "0.271846, 0.269885, 0.262021, 0.246061, 0.229377, 0.212557, 0.198208" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.167814, 0.166231, 0.159293, 0.145023, 0.130898, 0.118448, 0.108814", \
           "0.169769, 0.168186, 0.161248, 0.146978, 0.132853, 0.120403, 0.110769", \
           "0.178369, 0.176786, 0.169848, 0.155578, 0.141453, 0.129003, 0.119369", \
           "0.194244, 0.192661, 0.185723, 0.171453, 0.157327, 0.144877, 0.135244", \
           "0.215712, 0.214129, 0.207191, 0.192921, 0.178795, 0.166345, 0.156712", \
           "0.239848, 0.238265, 0.231327, 0.217057, 0.202932, 0.190482, 0.180848", \
           "0.266480, 0.264897, 0.257959, 0.243689, 0.229564, 0.217113, 0.207480" \
         );
        }
      }
      /* TAB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB & !TCENB & COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.279149, 0.281119, 0.288746, 0.303980, 0.327344, 0.360581, 0.401923", \
           "0.277168, 0.279138, 0.286765, 0.301999, 0.325363, 0.358600, 0.399942", \
           "0.268585, 0.270556, 0.278183, 0.293417, 0.316781, 0.350017, 0.391360", \
           "0.252809, 0.254780, 0.262407, 0.277641, 0.301005, 0.334241, 0.375584", \
           "0.232060, 0.234030, 0.241657, 0.256891, 0.280255, 0.313492, 0.354834", \
           "0.209498, 0.211469, 0.219096, 0.234330, 0.257694, 0.290930, 0.332273", \
           "0.185165, 0.187135, 0.194763, 0.209997, 0.233360, 0.266597, 0.307940" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.292474, 0.294276, 0.301167, 0.315115, 0.336856, 0.368856, 0.408689", \
           "0.290493, 0.292295, 0.299186, 0.313134, 0.334875, 0.366876, 0.406708", \
           "0.281910, 0.283712, 0.290603, 0.304551, 0.326292, 0.358293, 0.398126", \
           "0.266134, 0.267936, 0.274827, 0.288775, 0.310517, 0.342517, 0.382350", \
           "0.245385, 0.247187, 0.254078, 0.268026, 0.289767, 0.321768, 0.361600", \
           "0.222823, 0.224625, 0.231516, 0.245464, 0.267206, 0.299206, 0.339039", \
           "0.198490, 0.200292, 0.207183, 0.221131, 0.242872, 0.274873, 0.314705" \
         );
        }
      }
      /* CLKB(R) to TAB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB & !TCENB & COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.173180, 0.171220, 0.163355, 0.147395, 0.130712, 0.113891, 0.099542", \
           "0.175135, 0.173175, 0.165310, 0.149350, 0.132667, 0.115846, 0.101497", \
           "0.183735, 0.181774, 0.173910, 0.157950, 0.141266, 0.124446, 0.110097", \
           "0.199610, 0.197649, 0.189784, 0.173825, 0.157141, 0.140321, 0.125972", \
           "0.221078, 0.219117, 0.211252, 0.195293, 0.178609, 0.161789, 0.147440", \
           "0.245214, 0.243254, 0.235389, 0.219430, 0.202746, 0.185925, 0.171576", \
           "0.271846, 0.269885, 0.262021, 0.246061, 0.229377, 0.212557, 0.198208" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.167814, 0.166231, 0.159293, 0.145023, 0.130898, 0.118448, 0.108814", \
           "0.169769, 0.168186, 0.161248, 0.146978, 0.132853, 0.120403, 0.110769", \
           "0.178369, 0.176786, 0.169848, 0.155578, 0.141453, 0.129003, 0.119369", \
           "0.194244, 0.192661, 0.185723, 0.171453, 0.157327, 0.144877, 0.135244", \
           "0.215712, 0.214129, 0.207191, 0.192921, 0.178795, 0.166345, 0.156712", \
           "0.239848, 0.238265, 0.231327, 0.217057, 0.202932, 0.190482, 0.180848", \
           "0.266480, 0.264897, 0.257959, 0.243689, 0.229564, 0.217113, 0.207480" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENB & !COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.278873, 0.278873, 0.278873, 0.278873, 0.278873, 0.278873, 0.278873");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.143137, 0.143137, 0.143137, 0.143137, 0.143137, 0.143137, 0.143137");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENB & COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.278873, 0.278873, 0.278873, 0.278873, 0.278873, 0.278873, 0.278873");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.143137, 0.143137, 0.143137, 0.143137, 0.143137, 0.143137, 0.143137");
        }
      }
    }
    bus(TDB) {
      bus_type : SRAMdpw64d256_DATA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004412;
      max_transition : 0.454000;
      memory_write() {
        address : TAB;
        clocked_on : "CLKB";
      }
      /* TDB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & !TCENB & !TWENB))";
        sdf_cond : "RET1Neq1aTENBeq0aDFTRAMBYPeq1aSEBeq0oDFTRAMBYPeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.039359, 0.041361, 0.048449, 0.061936, 0.081659, 0.108600, 0.139131", \
           "0.037655, 0.039657, 0.046745, 0.060232, 0.079956, 0.106896, 0.137428", \
           "0.030274, 0.032276, 0.039364, 0.052851, 0.072575, 0.099515, 0.130046", \
           "0.016707, 0.018709, 0.025797, 0.039284, 0.059008, 0.085948, 0.116479", \
           "0.000000, 0.000864, 0.007952, 0.021439, 0.041163, 0.068104, 0.098635", \
           "0.000000, 0.000000, 0.000000, 0.002037, 0.021760, 0.048701, 0.079232", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000833, 0.027774, 0.058305" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.045766, 0.048094, 0.056336, 0.072018, 0.094953, 0.126279, 0.161780", \
           "0.043785, 0.046113, 0.054355, 0.070038, 0.092972, 0.124298, 0.159799", \
           "0.035202, 0.037530, 0.045772, 0.061455, 0.084389, 0.115716, 0.151217", \
           "0.019427, 0.021755, 0.029997, 0.045679, 0.068613, 0.099940, 0.135441", \
           "0.000000, 0.001005, 0.009247, 0.024930, 0.047864, 0.079190, 0.114691", \
           "0.000000, 0.000000, 0.000000, 0.002368, 0.025302, 0.056629, 0.092130", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000969, 0.032295, 0.067797" \
         );
        }
      }
      /* CLKB(R) to TDB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & !TCENB & !TWENB))";
        sdf_cond : "RET1Neq1aTENBeq0aDFTRAMBYPeq1aSEBeq0oDFTRAMBYPeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.223211, 0.220884, 0.212049, 0.197358, 0.181952, 0.165679, 0.151280", \
           "0.225178, 0.222851, 0.214015, 0.199324, 0.183919, 0.167646, 0.153247", \
           "0.233782, 0.231455, 0.222619, 0.207929, 0.192523, 0.176250, 0.161851", \
           "0.249554, 0.247228, 0.238392, 0.223701, 0.208295, 0.192023, 0.177624", \
           "0.271183, 0.268856, 0.260021, 0.245330, 0.229924, 0.213651, 0.199252", \
           "0.295485, 0.293158, 0.284323, 0.269632, 0.254226, 0.237953, 0.223554", \
           "0.322221, 0.319895, 0.311059, 0.296368, 0.280963, 0.264690, 0.250291" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.213565, 0.211294, 0.202993, 0.187714, 0.170909, 0.153447, 0.137428", \
           "0.215532, 0.213261, 0.204960, 0.189681, 0.172875, 0.155413, 0.139394", \
           "0.224136, 0.221865, 0.213564, 0.198285, 0.181480, 0.164017, 0.147998", \
           "0.239909, 0.237637, 0.229337, 0.214058, 0.197252, 0.179790, 0.163771", \
           "0.261537, 0.259266, 0.250965, 0.235686, 0.218881, 0.201419, 0.185400", \
           "0.285839, 0.283568, 0.275267, 0.259988, 0.243183, 0.225721, 0.209702", \
           "0.312576, 0.310305, 0.302004, 0.286725, 0.269919, 0.252457, 0.236438" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!TENB & !DFTRAMBYP & !TWENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.062527, 0.062527, 0.062527, 0.062527, 0.062527, 0.062527, 0.062527");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.040040, 0.040040, 0.040040, 0.040040, 0.040040, 0.040040, 0.040040");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & TWENB))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.063862, 0.063862, 0.063862, 0.063862, 0.063862, 0.063862, 0.063862");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.038003, 0.038003, 0.038003, 0.038003, 0.038003, 0.038003, 0.038003");
        }
      }
    }
    pin(RET1N) {
      direction : input;
      related_power_pin : "VDDCE";
      related_ground_pin : "VSSE";
      capacitance : 0.002620;
      max_transition : 0.454000;
      retention_pin (save_restore, "1");
      /* RET1N(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.708389, 0.708389, 0.708389, 0.708389, 0.708389, 0.708389, 0.708389", \
            "0.708389, 0.708389, 0.708389, 0.708389, 0.708389, 0.708389, 0.708389", \
            "0.708389, 0.708389, 0.708389, 0.708389, 0.708389, 0.708389, 0.708389", \
            "0.708389, 0.708389, 0.708389, 0.708389, 0.708389, 0.708389, 0.708389", \
            "0.708389, 0.708389, 0.708389, 0.708389, 0.708389, 0.708389, 0.708389", \
            "0.708389, 0.708389, 0.708389, 0.708389, 0.708389, 0.708389, 0.708389", \
            "0.708389, 0.708389, 0.708389, 0.708389, 0.708389, 0.708389, 0.708389" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.609215, 0.609215, 0.609215, 0.609215, 0.609215, 0.609215, 0.609215", \
            "0.609215, 0.609215, 0.609215, 0.609215, 0.609215, 0.609215, 0.609215", \
            "0.609215, 0.609215, 0.609215, 0.609215, 0.609215, 0.609215, 0.609215", \
            "0.609215, 0.609215, 0.609215, 0.609215, 0.609215, 0.609215, 0.609215", \
            "0.609215, 0.609215, 0.609215, 0.609215, 0.609215, 0.609215, 0.609215", \
            "0.609215, 0.609215, 0.609215, 0.609215, 0.609215, 0.609215, 0.609215", \
            "0.609215, 0.609215, 0.609215, 0.609215, 0.609215, 0.609215, 0.609215" \
          );
        }
      }
      /*  CLKA(R) to RET1N(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596" \
          );
        }
      }
      /* RET1N(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.708389, 0.708389, 0.708389, 0.708389, 0.708389, 0.708389, 0.708389", \
            "0.708389, 0.708389, 0.708389, 0.708389, 0.708389, 0.708389, 0.708389", \
            "0.708389, 0.708389, 0.708389, 0.708389, 0.708389, 0.708389, 0.708389", \
            "0.708389, 0.708389, 0.708389, 0.708389, 0.708389, 0.708389, 0.708389", \
            "0.708389, 0.708389, 0.708389, 0.708389, 0.708389, 0.708389, 0.708389", \
            "0.708389, 0.708389, 0.708389, 0.708389, 0.708389, 0.708389, 0.708389", \
            "0.708389, 0.708389, 0.708389, 0.708389, 0.708389, 0.708389, 0.708389" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.609215, 0.609215, 0.609215, 0.609215, 0.609215, 0.609215, 0.609215", \
            "0.609215, 0.609215, 0.609215, 0.609215, 0.609215, 0.609215, 0.609215", \
            "0.609215, 0.609215, 0.609215, 0.609215, 0.609215, 0.609215, 0.609215", \
            "0.609215, 0.609215, 0.609215, 0.609215, 0.609215, 0.609215, 0.609215", \
            "0.609215, 0.609215, 0.609215, 0.609215, 0.609215, 0.609215, 0.609215", \
            "0.609215, 0.609215, 0.609215, 0.609215, 0.609215, 0.609215, 0.609215", \
            "0.609215, 0.609215, 0.609215, 0.609215, 0.609215, 0.609215, 0.609215" \
          );
        }
      }
      /*  CLKB(R) to RET1N(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596" \
          );
        }
      }
      /* RET1N(R) to DFTRAMBYP(F) SD */
      timing() {
        related_pin : DFTRAMBYP;
        timing_type : non_seq_setup_falling;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* DFTRAMBYP(F) to RET1N(R) HD */
      timing() {
        related_pin : DFTRAMBYP;
        timing_type : non_seq_hold_falling;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355" \
          );
        }
      }
      /* RET1N(F) to DFTRAMBYP(F) SD */
      timing() {
        related_pin : DFTRAMBYP;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* DFTRAMBYP(F) to RET1N(F) HD */
      timing() {
        related_pin : DFTRAMBYP;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.061886, 0.061842, 0.063251, 0.068591, 0.077469, 0.088881, 0.100242", \
            "0.061434, 0.061391, 0.062799, 0.068139, 0.077017, 0.088429, 0.099791", \
            "0.060551, 0.060507, 0.061916, 0.067256, 0.076134, 0.087546, 0.098907", \
            "0.059998, 0.059954, 0.061362, 0.066703, 0.075581, 0.086992, 0.098354", \
            "0.059933, 0.059889, 0.061297, 0.066638, 0.075516, 0.086927, 0.098289", \
            "0.060708, 0.060665, 0.062073, 0.067413, 0.076292, 0.087703, 0.099065", \
            "0.060914, 0.060871, 0.062279, 0.067619, 0.076498, 0.087909, 0.099271" \
          );
        }
      }
      /* RET1N(F) to CENB(R) SD */
      timing() {
        related_pin : CENB;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CENB(R) to RET1N(F) HD */
      timing() {
        related_pin : CENB;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.061886, 0.061842, 0.063251, 0.068591, 0.077469, 0.088881, 0.100242", \
            "0.061434, 0.061391, 0.062799, 0.068139, 0.077017, 0.088429, 0.099791", \
            "0.060551, 0.060507, 0.061916, 0.067256, 0.076134, 0.087546, 0.098907", \
            "0.059998, 0.059954, 0.061362, 0.066703, 0.075581, 0.086992, 0.098354", \
            "0.059933, 0.059889, 0.061297, 0.066638, 0.075516, 0.086927, 0.098289", \
            "0.060708, 0.060665, 0.062073, 0.067413, 0.076292, 0.087703, 0.099065", \
            "0.060914, 0.060871, 0.062279, 0.067619, 0.076498, 0.087909, 0.099271" \
          );
        }
      }
      /* RET1N(F) to CENA(R) SD */
      timing() {
        related_pin : CENA;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CENA(R) to RET1N(F) HD */
      timing() {
        related_pin : CENA;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.061886, 0.061842, 0.063251, 0.068591, 0.077469, 0.088881, 0.100242", \
            "0.061434, 0.061391, 0.062799, 0.068139, 0.077017, 0.088429, 0.099791", \
            "0.060551, 0.060507, 0.061916, 0.067256, 0.076134, 0.087546, 0.098907", \
            "0.059998, 0.059954, 0.061362, 0.066703, 0.075581, 0.086992, 0.098354", \
            "0.059933, 0.059889, 0.061297, 0.066638, 0.075516, 0.086927, 0.098289", \
            "0.060708, 0.060665, 0.062073, 0.067413, 0.076292, 0.087703, 0.099065", \
            "0.060914, 0.060871, 0.062279, 0.067619, 0.076498, 0.087909, 0.099271" \
          );
        }
      }
      /* RET1N(F) to TCENA(R) SD */
      timing() {
        related_pin : TCENA;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* TCENA(R) to RET1N(F) HD */
      timing() {
        related_pin : TCENA;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.061886, 0.061842, 0.063251, 0.068591, 0.077469, 0.088881, 0.100242", \
            "0.061434, 0.061391, 0.062799, 0.068139, 0.077017, 0.088429, 0.099791", \
            "0.060551, 0.060507, 0.061916, 0.067256, 0.076134, 0.087546, 0.098907", \
            "0.059998, 0.059954, 0.061362, 0.066703, 0.075581, 0.086992, 0.098354", \
            "0.059933, 0.059889, 0.061297, 0.066638, 0.075516, 0.086927, 0.098289", \
            "0.060708, 0.060665, 0.062073, 0.067413, 0.076292, 0.087703, 0.099065", \
            "0.060914, 0.060871, 0.062279, 0.067619, 0.076498, 0.087909, 0.099271" \
          );
        }
      }
      /* RET1N(F) to TCENB(R) SD */
      timing() {
        related_pin : TCENB;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* TCENB(R) to RET1N(F) HD */
      timing() {
        related_pin : TCENB;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.061886, 0.061842, 0.063251, 0.068591, 0.077469, 0.088881, 0.100242", \
            "0.061434, 0.061391, 0.062799, 0.068139, 0.077017, 0.088429, 0.099791", \
            "0.060551, 0.060507, 0.061916, 0.067256, 0.076134, 0.087546, 0.098907", \
            "0.059998, 0.059954, 0.061362, 0.066703, 0.075581, 0.086992, 0.098354", \
            "0.059933, 0.059889, 0.061297, 0.066638, 0.075516, 0.086927, 0.098289", \
            "0.060708, 0.060665, 0.062073, 0.067413, 0.076292, 0.087703, 0.099065", \
            "0.060914, 0.060871, 0.062279, 0.067619, 0.076498, 0.087909, 0.099271" \
          );
        }
      }
      /* RET1N(R) to TCENB(R) SD */
      timing() {
        related_pin : TCENB;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* TCENB(R) to RET1N(R) HD */
      timing() {
        related_pin : TCENB;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355" \
          );
        }
      }
      /* RET1N(R) to TCENA(R) SD */
      timing() {
        related_pin : TCENA;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* TCENA(R) to RET1N(R) HD */
      timing() {
        related_pin : TCENA;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355" \
          );
        }
      }
      /* RET1N(R) to CENB(R) SD */
      timing() {
        related_pin : CENB;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CENB(R) to RET1N(R) HD */
      timing() {
        related_pin : CENB;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355" \
          );
        }
      }
      /* RET1N(R) to CENA(R) SD */
      timing() {
        related_pin : CENA;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CENA(R) to RET1N(R) HD */
      timing() {
        related_pin : CENA;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDCE";
        when : "((!DFTRAMBYP & CENA & TENA) | (!DFTRAMBYP & TCENA & !TENA)) & \
                ((!DFTRAMBYP & CENB & TENB) | (!DFTRAMBYP & TCENB \
                & !TENB))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("39.960149, 39.960149, 39.960149, 39.960149, 39.960149, 39.960149, 39.960149");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("1.816568, 1.816568, 1.816568, 1.816568, 1.816568, 1.816568, 1.816568");
        }
      }
    }
    bus(SIA) {
      bus_type : SRAMdpw64d256_SCAN;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004118;
      max_transition : 0.454000;
      /* SIA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & SEA";
        sdf_cond : "RET1Neq1aSEAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.042350, 0.044324, 0.051506, 0.065219, 0.085184, 0.112517, 0.144138", \
           "0.040647, 0.042620, 0.049803, 0.063515, 0.083480, 0.110814, 0.142435", \
           "0.033266, 0.035239, 0.042422, 0.056134, 0.076099, 0.103433, 0.135054", \
           "0.019699, 0.021672, 0.028855, 0.042567, 0.062532, 0.089866, 0.121487", \
           "0.001854, 0.003827, 0.011010, 0.024722, 0.044687, 0.072021, 0.103642", \
           "0.000000, 0.000000, 0.000000, 0.005319, 0.025284, 0.052618, 0.084239", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.004358, 0.031691, 0.063312" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.049244, 0.051539, 0.059891, 0.075836, 0.099051, 0.130834, 0.167603", \
           "0.047264, 0.049558, 0.057910, 0.073855, 0.097070, 0.128853, 0.165622", \
           "0.038681, 0.040976, 0.049328, 0.065272, 0.088487, 0.120271, 0.157039", \
           "0.022905, 0.025200, 0.033552, 0.049497, 0.072712, 0.104495, 0.141264", \
           "0.002156, 0.004450, 0.012802, 0.028747, 0.051962, 0.083745, 0.120514", \
           "0.000000, 0.000000, 0.000000, 0.006185, 0.029400, 0.061184, 0.097953", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.005067, 0.036850, 0.073619" \
         );
        }
      }
      /* CLKA(R) to SIA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & SEA";
        sdf_cond : "RET1Neq1aSEAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.223140, 0.220825, 0.211847, 0.196993, 0.181585, 0.165336, 0.150260", \
           "0.225107, 0.222791, 0.213814, 0.198959, 0.183552, 0.167303, 0.152226", \
           "0.233711, 0.231396, 0.222418, 0.207564, 0.192156, 0.175907, 0.160831", \
           "0.249483, 0.247168, 0.238190, 0.223336, 0.207929, 0.191680, 0.176603", \
           "0.271112, 0.268797, 0.259819, 0.244965, 0.229557, 0.213308, 0.198232", \
           "0.295414, 0.293099, 0.284121, 0.269267, 0.253859, 0.237610, 0.222534", \
           "0.322150, 0.319835, 0.310858, 0.296003, 0.280596, 0.264347, 0.249270" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.212472, 0.210177, 0.201795, 0.186205, 0.168738, 0.150626, 0.133005", \
           "0.214438, 0.212144, 0.203761, 0.188172, 0.170704, 0.152593, 0.134971", \
           "0.223043, 0.220748, 0.212366, 0.196776, 0.179309, 0.161197, 0.143576", \
           "0.238815, 0.236521, 0.228138, 0.212549, 0.195081, 0.176970, 0.159348", \
           "0.260444, 0.258149, 0.249767, 0.234177, 0.216710, 0.198598, 0.180977", \
           "0.284746, 0.282451, 0.274069, 0.258479, 0.241012, 0.222900, 0.205279", \
           "0.311482, 0.309188, 0.300805, 0.285216, 0.267748, 0.249637, 0.232015" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "SEA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.085762, 0.085762, 0.085762, 0.085762, 0.085762, 0.085762, 0.085762");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.054308, 0.054308, 0.054308, 0.054308, 0.054308, 0.054308, 0.054308");
        }
      }
    }
    pin(SEA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.007794;
      max_transition : 0.454000;
      /* SEA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.847306, 0.849377, 0.857299, 0.873332, 0.898323, 0.935108, 0.980972", \
            "0.842959, 0.845030, 0.852952, 0.868985, 0.893976, 0.930761, 0.976607", \
            "0.824124, 0.826196, 0.834117, 0.850150, 0.875142, 0.911926, 0.962890", \
            "0.789504, 0.791576, 0.799497, 0.815530, 0.840522, 0.887870, 0.942860", \
            "0.743969, 0.746041, 0.753962, 0.769995, 0.809498, 0.864730, 0.919720", \
            "0.713013, 0.712802, 0.719618, 0.745465, 0.788436, 0.843668, 0.898657", \
            "0.687243, 0.687032, 0.693848, 0.719695, 0.762666, 0.817898, 0.872887" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.891901, 0.894081, 0.902420, 0.919297, 0.945603, 0.984324, 1.032522", \
            "0.887325, 0.889506, 0.897844, 0.914721, 0.941028, 0.979748, 1.027946", \
            "0.867499, 0.869680, 0.878018, 0.894895, 0.921202, 0.959923, 1.008120", \
            "0.831057, 0.833238, 0.841576, 0.858453, 0.884760, 0.923480, 0.971678", \
            "0.783126, 0.785306, 0.793644, 0.810521, 0.836828, 0.875549, 0.923746", \
            "0.731009, 0.733189, 0.741527, 0.758404, 0.793719, 0.843428, 0.892919", \
            "0.699969, 0.699779, 0.705914, 0.729175, 0.767849, 0.817558, 0.867049" \
          );
        }
      }
      /*  CLKA(R) to SEA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.163708, 0.160812, 0.148447, 0.124991, 0.098491, 0.070851, 0.043734", \
            "0.166291, 0.163395, 0.151029, 0.127574, 0.101074, 0.073434, 0.046316", \
            "0.177646, 0.174749, 0.162384, 0.138928, 0.112429, 0.084788, 0.057671", \
            "0.198594, 0.195697, 0.183332, 0.159876, 0.133377, 0.105737, 0.078619", \
            "0.226934, 0.224037, 0.211672, 0.188216, 0.161717, 0.134077, 0.106959", \
            "0.258779, 0.255883, 0.243517, 0.220062, 0.193562, 0.165922, 0.138804", \
            "0.294107, 0.291210, 0.278845, 0.255389, 0.228890, 0.201249, 0.174132" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.152579, 0.149891, 0.138255, 0.114622, 0.086229, 0.056154, 0.027475", \
            "0.155162, 0.152474, 0.140837, 0.117204, 0.088812, 0.058737, 0.030058", \
            "0.166516, 0.163828, 0.152192, 0.128559, 0.100166, 0.070091, 0.041413", \
            "0.187465, 0.184777, 0.173140, 0.149507, 0.121114, 0.091040, 0.062361", \
            "0.215805, 0.213117, 0.201480, 0.177847, 0.149454, 0.119380, 0.090701", \
            "0.247650, 0.244962, 0.233325, 0.209692, 0.181299, 0.151225, 0.122546", \
            "0.282977, 0.280289, 0.268653, 0.245020, 0.216627, 0.186552, 0.157874" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("1.811949, 1.811949, 1.811949, 1.811949, 1.811949, 1.811949, 1.811949");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("3.205870, 3.205870, 3.205870, 3.205870, 3.205870, 3.205870, 3.205870");
        }
      }
    }
    pin(DFTRAMBYP) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.026196;
      max_transition : 0.454000;
      /* DFTRAMBYP(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.184242, 0.184312, 0.188620, 0.203737, 0.227245, 0.258610, 0.289422", \
            "0.182435, 0.182505, 0.186813, 0.201930, 0.225438, 0.256804, 0.287615", \
            "0.178901, 0.178971, 0.183279, 0.198396, 0.221904, 0.253270, 0.284081", \
            "0.176688, 0.176759, 0.181067, 0.196184, 0.219692, 0.251057, 0.281869", \
            "0.176428, 0.176499, 0.180807, 0.195924, 0.219432, 0.250797, 0.281609", \
            "0.179531, 0.179602, 0.183910, 0.199027, 0.222535, 0.253900, 0.284712", \
            "0.180355, 0.180425, 0.184734, 0.199851, 0.223359, 0.254724, 0.285536" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.159954, 0.159779, 0.165413, 0.186773, 0.222286, 0.267933, 0.313379", \
            "0.158147, 0.157972, 0.163606, 0.184967, 0.220480, 0.266126, 0.311572", \
            "0.154613, 0.154438, 0.160072, 0.181433, 0.216946, 0.262592, 0.308038", \
            "0.152400, 0.152226, 0.157860, 0.179220, 0.214733, 0.260380, 0.305826", \
            "0.152140, 0.151966, 0.157599, 0.178960, 0.214473, 0.260120, 0.305566", \
            "0.155243, 0.155069, 0.160703, 0.182063, 0.217576, 0.263223, 0.308669", \
            "0.156067, 0.155893, 0.161526, 0.182887, 0.218400, 0.264046, 0.309492" \
          );
        }
      }
      /*  CLKA(R) to DFTRAMBYP(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.181665, 0.181462, 0.180477, 0.173166, 0.158393, 0.140284, 0.117708", \
            "0.183678, 0.183476, 0.182491, 0.175180, 0.160407, 0.142298, 0.119721", \
            "0.192156, 0.191953, 0.190969, 0.183658, 0.168884, 0.150775, 0.128199", \
            "0.208085, 0.207882, 0.206898, 0.199587, 0.184813, 0.166704, 0.144128", \
            "0.229516, 0.229313, 0.228329, 0.221018, 0.206245, 0.188135, 0.165559", \
            "0.253544, 0.253341, 0.252357, 0.245046, 0.230272, 0.212163, 0.189587", \
            "0.280408, 0.280205, 0.279221, 0.271910, 0.257137, 0.239027, 0.216451" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.186726, 0.186327, 0.185234, 0.178606, 0.164317, 0.145906, 0.122075", \
            "0.188740, 0.188341, 0.187248, 0.180620, 0.166331, 0.147919, 0.124089", \
            "0.197217, 0.196818, 0.195726, 0.189098, 0.174808, 0.156397, 0.132566", \
            "0.213146, 0.212747, 0.211655, 0.205027, 0.190737, 0.172326, 0.148495", \
            "0.234577, 0.234179, 0.233086, 0.226458, 0.212169, 0.193757, 0.169926", \
            "0.258605, 0.258206, 0.257114, 0.250486, 0.236196, 0.217785, 0.193954", \
            "0.285469, 0.285071, 0.283978, 0.277350, 0.263061, 0.244649, 0.220818" \
          );
        }
      }
      /* DFTRAMBYP(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.184242, 0.184312, 0.188620, 0.203737, 0.227245, 0.258610, 0.289422", \
            "0.182435, 0.182505, 0.186813, 0.201930, 0.225438, 0.256804, 0.287615", \
            "0.178901, 0.178971, 0.183279, 0.198396, 0.221904, 0.253270, 0.284081", \
            "0.176688, 0.176759, 0.181067, 0.196184, 0.219692, 0.251057, 0.281869", \
            "0.176428, 0.176499, 0.180807, 0.195924, 0.219432, 0.250797, 0.281609", \
            "0.179531, 0.179602, 0.183910, 0.199027, 0.222535, 0.253900, 0.284712", \
            "0.180355, 0.180425, 0.184734, 0.199851, 0.223359, 0.254724, 0.285536" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.159954, 0.159779, 0.165413, 0.186773, 0.222286, 0.267933, 0.313379", \
            "0.158147, 0.157972, 0.163606, 0.184967, 0.220480, 0.266126, 0.311572", \
            "0.154613, 0.154438, 0.160072, 0.181433, 0.216946, 0.262592, 0.308038", \
            "0.152400, 0.152226, 0.157860, 0.179220, 0.214733, 0.260380, 0.305826", \
            "0.152140, 0.151966, 0.157599, 0.178960, 0.214473, 0.260120, 0.305566", \
            "0.155243, 0.155069, 0.160703, 0.182063, 0.217576, 0.263223, 0.308669", \
            "0.156067, 0.155893, 0.161526, 0.182887, 0.218400, 0.264046, 0.309492" \
          );
        }
      }
      /*  CLKB(R) to DFTRAMBYP(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.181665, 0.181462, 0.180477, 0.173166, 0.158393, 0.140284, 0.117708", \
            "0.183678, 0.183476, 0.182491, 0.175180, 0.160407, 0.142298, 0.119721", \
            "0.192156, 0.191953, 0.190969, 0.183658, 0.168884, 0.150775, 0.128199", \
            "0.208085, 0.207882, 0.206898, 0.199587, 0.184813, 0.166704, 0.144128", \
            "0.229516, 0.229313, 0.228329, 0.221018, 0.206245, 0.188135, 0.165559", \
            "0.253544, 0.253341, 0.252357, 0.245046, 0.230272, 0.212163, 0.189587", \
            "0.280408, 0.280205, 0.279221, 0.271910, 0.257137, 0.239027, 0.216451" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.186726, 0.186327, 0.185234, 0.178606, 0.164317, 0.145906, 0.122075", \
            "0.188740, 0.188341, 0.187248, 0.180620, 0.166331, 0.147919, 0.124089", \
            "0.197217, 0.196818, 0.195726, 0.189098, 0.174808, 0.156397, 0.132566", \
            "0.213146, 0.212747, 0.211655, 0.205027, 0.190737, 0.172326, 0.148495", \
            "0.234577, 0.234179, 0.233086, 0.226458, 0.212169, 0.193757, 0.169926", \
            "0.258605, 0.258206, 0.257114, 0.250486, 0.236196, 0.217785, 0.193954", \
            "0.285469, 0.285071, 0.283978, 0.277350, 0.263061, 0.244649, 0.220818" \
          );
        }
      }
      /* DFTRAMBYP(R) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to DFTRAMBYP(R) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355" \
          );
        }
      }
      /* DFTRAMBYP(R) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to DFTRAMBYP(R) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.460845, 0.461020, 0.455386, 0.434026, 0.398513, 0.352866, 0.307420", \
            "0.462652, 0.462827, 0.457193, 0.435832, 0.400319, 0.354673, 0.309227", \
            "0.466186, 0.466361, 0.460727, 0.439366, 0.403853, 0.358207, 0.312761", \
            "0.468399, 0.468573, 0.462939, 0.441579, 0.406066, 0.360419, 0.314973", \
            "0.468659, 0.468833, 0.463200, 0.441839, 0.406326, 0.360679, 0.315233", \
            "0.465556, 0.465730, 0.460096, 0.438736, 0.403223, 0.357576, 0.312130", \
            "0.464732, 0.464906, 0.459273, 0.437912, 0.402399, 0.356753, 0.311307" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("1.007690, 1.007690, 1.007690, 1.007690, 1.007690, 1.007690, 1.007690");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("0.843191, 0.843191, 0.843191, 0.843191, 0.843191, 0.843191, 0.843191");
        }
      }
    }
    bus(SIB) {
      bus_type : SRAMdpw64d256_SCAN;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004118;
      max_transition : 0.454000;
      /* SIB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & SEB";
        sdf_cond : "RET1Neq1aSEBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.042350, 0.044324, 0.051506, 0.065219, 0.085184, 0.112517, 0.144138", \
           "0.040647, 0.042620, 0.049803, 0.063515, 0.083480, 0.110814, 0.142435", \
           "0.033266, 0.035239, 0.042422, 0.056134, 0.076099, 0.103433, 0.135054", \
           "0.019699, 0.021672, 0.028855, 0.042567, 0.062532, 0.089866, 0.121487", \
           "0.001854, 0.003827, 0.011010, 0.024722, 0.044687, 0.072021, 0.103642", \
           "0.000000, 0.000000, 0.000000, 0.005319, 0.025284, 0.052618, 0.084239", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.004358, 0.031691, 0.063312" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.049244, 0.051539, 0.059891, 0.075836, 0.099051, 0.130834, 0.167603", \
           "0.047264, 0.049558, 0.057910, 0.073855, 0.097070, 0.128853, 0.165622", \
           "0.038681, 0.040976, 0.049328, 0.065272, 0.088487, 0.120271, 0.157039", \
           "0.022905, 0.025200, 0.033552, 0.049497, 0.072712, 0.104495, 0.141264", \
           "0.002156, 0.004450, 0.012802, 0.028747, 0.051962, 0.083745, 0.120514", \
           "0.000000, 0.000000, 0.000000, 0.006185, 0.029400, 0.061184, 0.097953", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.005067, 0.036850, 0.073619" \
         );
        }
      }
      /* CLKB(R) to SIB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & SEB";
        sdf_cond : "RET1Neq1aSEBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.223140, 0.220825, 0.211847, 0.196993, 0.181585, 0.165336, 0.150260", \
           "0.225107, 0.222791, 0.213814, 0.198959, 0.183552, 0.167303, 0.152226", \
           "0.233711, 0.231396, 0.222418, 0.207564, 0.192156, 0.175907, 0.160831", \
           "0.249483, 0.247168, 0.238190, 0.223336, 0.207929, 0.191680, 0.176603", \
           "0.271112, 0.268797, 0.259819, 0.244965, 0.229557, 0.213308, 0.198232", \
           "0.295414, 0.293099, 0.284121, 0.269267, 0.253859, 0.237610, 0.222534", \
           "0.322150, 0.319835, 0.310858, 0.296003, 0.280596, 0.264347, 0.249270" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ( \
           "0.212472, 0.210177, 0.201795, 0.186205, 0.168738, 0.150626, 0.133005", \
           "0.214438, 0.212144, 0.203761, 0.188172, 0.170704, 0.152593, 0.134971", \
           "0.223043, 0.220748, 0.212366, 0.196776, 0.179309, 0.161197, 0.143576", \
           "0.238815, 0.236521, 0.228138, 0.212549, 0.195081, 0.176970, 0.159348", \
           "0.260444, 0.258149, 0.249767, 0.234177, 0.216710, 0.198598, 0.180977", \
           "0.284746, 0.282451, 0.274069, 0.258479, 0.241012, 0.222900, 0.205279", \
           "0.311482, 0.309188, 0.300805, 0.285216, 0.267748, 0.249637, 0.232015" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "SEB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.085762, 0.085762, 0.085762, 0.085762, 0.085762, 0.085762, 0.085762");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
         values ("0.054308, 0.054308, 0.054308, 0.054308, 0.054308, 0.054308, 0.054308");
        }
      }
    }
    pin(SEB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.007794;
      max_transition : 0.454000;
      /* SEB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.847306, 0.849377, 0.857299, 0.873332, 0.898323, 0.935108, 0.980972", \
            "0.842959, 0.845030, 0.852952, 0.868985, 0.893976, 0.930761, 0.976607", \
            "0.824124, 0.826196, 0.834117, 0.850150, 0.875142, 0.911926, 0.962890", \
            "0.789504, 0.791576, 0.799497, 0.815530, 0.840522, 0.887870, 0.942860", \
            "0.743969, 0.746041, 0.753962, 0.769995, 0.809498, 0.864730, 0.919720", \
            "0.713013, 0.712802, 0.719618, 0.745465, 0.788436, 0.843668, 0.898657", \
            "0.687243, 0.687032, 0.693848, 0.719695, 0.762666, 0.817898, 0.872887" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.891901, 0.894081, 0.902420, 0.919297, 0.945603, 0.984324, 1.032522", \
            "0.887325, 0.889506, 0.897844, 0.914721, 0.941028, 0.979748, 1.027946", \
            "0.867499, 0.869680, 0.878018, 0.894895, 0.921202, 0.959923, 1.008120", \
            "0.831057, 0.833238, 0.841576, 0.858453, 0.884760, 0.923480, 0.971678", \
            "0.783126, 0.785306, 0.793644, 0.810521, 0.836828, 0.875549, 0.923746", \
            "0.731009, 0.733189, 0.741527, 0.758404, 0.793719, 0.843428, 0.892919", \
            "0.699969, 0.699779, 0.705914, 0.729175, 0.767849, 0.817558, 0.867049" \
          );
        }
      }
      /*  CLKB(R) to SEB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.163708, 0.160812, 0.148447, 0.124991, 0.098491, 0.070851, 0.043734", \
            "0.166291, 0.163395, 0.151029, 0.127574, 0.101074, 0.073434, 0.046316", \
            "0.177646, 0.174749, 0.162384, 0.138928, 0.112429, 0.084788, 0.057671", \
            "0.198594, 0.195697, 0.183332, 0.159876, 0.133377, 0.105737, 0.078619", \
            "0.226934, 0.224037, 0.211672, 0.188216, 0.161717, 0.134077, 0.106959", \
            "0.258779, 0.255883, 0.243517, 0.220062, 0.193562, 0.165922, 0.138804", \
            "0.294107, 0.291210, 0.278845, 0.255389, 0.228890, 0.201249, 0.174132" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "0.152579, 0.149891, 0.138255, 0.114622, 0.086229, 0.056154, 0.027475", \
            "0.155162, 0.152474, 0.140837, 0.117204, 0.088812, 0.058737, 0.030058", \
            "0.166516, 0.163828, 0.152192, 0.128559, 0.100166, 0.070091, 0.041413", \
            "0.187465, 0.184777, 0.173140, 0.149507, 0.121114, 0.091040, 0.062361", \
            "0.215805, 0.213117, 0.201480, 0.177847, 0.149454, 0.119380, 0.090701", \
            "0.247650, 0.244962, 0.233325, 0.209692, 0.181299, 0.151225, 0.122546", \
            "0.282977, 0.280289, 0.268653, 0.245020, 0.216627, 0.186552, 0.157874" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("1.811949, 1.811949, 1.811949, 1.811949, 1.811949, 1.811949, 1.811949");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ("3.205870, 3.205870, 3.205870, 3.205870, 3.205870, 3.205870, 3.205870");
        }
      }
    }
    pin(COLLDISN) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002589;
      max_transition : 0.454000;
      /* COLLDISN(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & ((TENA & !CENA) | (!TENA & !TCENA))";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0oTENAeq0aTCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355" \
          );
        }
      }
      /*  CLKA(R) to COLLDISN(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & ((TENA & !CENA) | (!TENA & !TCENA))";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0oTENAeq0aTCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596" \
          );
        }
      }
      /* COLLDISN(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & ((TENB & !CENB) | (!TENB & !TCENB))";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0oTENBeq0aTCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355", \
            "1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355, 1.435355" \
          );
        }
      }
      /*  CLKB(R) to COLLDISN(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & ((TENB & !CENB) | (!TENB & !TCENB))";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0oTENBeq0aTCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          index_2 ("0.003, 0.010, 0.039, 0.094, 0.178, 0.297, 0.454");
          values ( \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596", \
            "2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596, 2.280596" \
          );
        }
      }
    }
    /* Selective Precharge Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      when :"!RET1N";
      value : 1.774e-03;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      when :"!RET1N";
      value : 5.777e-04;
    }
    /* Standby Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      value : 2.202e-03;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      value : 5.765e-04;
    }
  }
}
