circuit branchlogic : @[:@2.0]
  module branchlogic : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_rs1_in : SInt<32> @[:@6.4]
    input io_rs2_in : SInt<32> @[:@6.4]
    input io_func3_in : UInt<3> @[:@6.4]
    output io_output_x : UInt<1> @[:@6.4]
  
    node _T_14 = eq(io_func3_in, UInt<1>("h0")) @[branchlogic.scala 12:20:@8.4]
    node _T_15 = eq(io_rs1_in, io_rs2_in) @[branchlogic.scala 14:20:@10.6]
    node _GEN_0 = mux(_T_15, UInt<1>("h1"), UInt<1>("h0")) @[branchlogic.scala 14:35:@11.6]
    node _T_19 = eq(io_func3_in, UInt<1>("h1")) @[branchlogic.scala 19:27:@19.6]
    node _T_20 = neq(io_rs1_in, io_rs2_in) @[branchlogic.scala 21:20:@21.8]
    node _GEN_1 = mux(_T_20, UInt<1>("h1"), UInt<1>("h0")) @[branchlogic.scala 21:35:@22.8]
    node _T_24 = eq(io_func3_in, UInt<3>("h4")) @[branchlogic.scala 26:27:@30.8]
    node _T_25 = lt(io_rs1_in, io_rs2_in) @[branchlogic.scala 28:20:@32.10]
    node _GEN_2 = mux(_T_25, UInt<1>("h1"), UInt<1>("h0")) @[branchlogic.scala 28:33:@33.10]
    node _T_29 = eq(io_func3_in, UInt<3>("h5")) @[branchlogic.scala 33:27:@41.10]
    node _T_30 = geq(io_rs1_in, io_rs2_in) @[branchlogic.scala 35:20:@43.12]
    node _GEN_3 = mux(_T_30, UInt<1>("h1"), UInt<1>("h0")) @[branchlogic.scala 35:34:@44.12]
    node _T_34 = eq(io_func3_in, UInt<3>("h6")) @[branchlogic.scala 40:27:@52.12]
    node _T_35 = asUInt(io_rs1_in) @[branchlogic.scala 42:20:@54.14]
    node _T_36 = asUInt(io_rs2_in) @[branchlogic.scala 42:39:@55.14]
    node _T_37 = lt(_T_35, _T_36) @[branchlogic.scala 42:27:@56.14]
    node _GEN_4 = mux(_T_37, UInt<1>("h1"), UInt<1>("h0")) @[branchlogic.scala 42:47:@57.14]
    node _T_41 = eq(io_func3_in, UInt<3>("h7")) @[branchlogic.scala 47:27:@65.14]
    node _T_42 = asUInt(io_rs1_in) @[branchlogic.scala 49:20:@67.16]
    node _T_43 = asUInt(io_rs2_in) @[branchlogic.scala 49:40:@68.16]
    node _T_44 = geq(_T_42, _T_43) @[branchlogic.scala 49:27:@69.16]
    node _GEN_5 = mux(_T_44, UInt<1>("h1"), UInt<1>("h0")) @[branchlogic.scala 49:48:@70.16]
    node _GEN_6 = mux(_T_41, _GEN_5, UInt<1>("h0")) @[branchlogic.scala 47:41:@66.14]
    node _GEN_7 = mux(_T_34, _GEN_4, _GEN_6) @[branchlogic.scala 40:41:@53.12]
    node _GEN_8 = mux(_T_29, _GEN_3, _GEN_7) @[branchlogic.scala 33:41:@42.10]
    node _GEN_9 = mux(_T_24, _GEN_2, _GEN_8) @[branchlogic.scala 26:41:@31.8]
    node _GEN_10 = mux(_T_19, _GEN_1, _GEN_9) @[branchlogic.scala 19:41:@20.6]
    node _GEN_11 = mux(_T_14, _GEN_0, _GEN_10) @[branchlogic.scala 12:34:@9.4]
    io_output_x <= _GEN_11 @[branchlogic.scala 15:19:@12.8 branchlogic.scala 17:19:@15.8 branchlogic.scala 22:19:@23.10 branchlogic.scala 24:19:@26.10 branchlogic.scala 29:19:@34.12 branchlogic.scala 31:19:@37.12 branchlogic.scala 36:19:@45.14 branchlogic.scala 38:19:@48.14 branchlogic.scala 43:19:@58.16 branchlogic.scala 45:19:@61.16 branchlogic.scala 50:19:@71.18 branchlogic.scala 52:19:@74.18 branchlogic.scala 55:17:@78.16]
