#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Dec  6 07:04:20 2022
# Process ID: 35452
# Current directory: C:/Users/wkrska/Downloads/Local Labs/EC551_Project/final_project/final_project.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/wkrska/Downloads/Local Labs/EC551_Project/final_project/final_project.runs/synth_1/top.vds
# Journal file: C:/Users/wkrska/Downloads/Local Labs/EC551_Project/final_project/final_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 352.938 ; gain = 65.531
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 41416 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 820.539 ; gain = 178.207
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/top.v:5]
INFO: [Synth 8-6157] synthesizing module 'mem_controller' [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/mem_controller.v:5]
	Parameter pad bound to: 2 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter HREF bound to: 3'b001 
	Parameter B0 bound to: 3'b010 
	Parameter B1 bound to: 3'b011 
	Parameter POP bound to: 3'b100 
	Parameter VPAD bound to: 3'b001 
	Parameter HPAD bound to: 3'b010 
	Parameter READ bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'partial_buffer' [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/partial_buffer.v:5]
INFO: [Synth 8-6157] synthesizing module 'buffer_slice' [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/buffer_slice.v:5]
INFO: [Synth 8-6155] done synthesizing module 'buffer_slice' (1#1) [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/buffer_slice.v:5]
INFO: [Synth 8-6155] done synthesizing module 'partial_buffer' (2#1) [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/partial_buffer.v:5]
INFO: [Synth 8-6157] synthesizing module 'full_buffer' [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/final_project/final_project.runs/synth_1/.Xil/Vivado-35452-ECE-PHO115-02/realtime/full_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'full_buffer' (3#1) [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/final_project/final_project.runs/synth_1/.Xil/Vivado-35452-ECE-PHO115-02/realtime/full_buffer_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'conv_buffer' [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/conv_buffer.v:5]
INFO: [Synth 8-6155] done synthesizing module 'conv_buffer' (4#1) [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/conv_buffer.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/mem_controller.v:119]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/mem_controller.v:174]
INFO: [Synth 8-6157] synthesizing module 'pulse_gen' [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/pulse_gen.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/pulse_gen.v:18]
INFO: [Synth 8-6155] done synthesizing module 'pulse_gen' (5#1) [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/pulse_gen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mem_controller' (6#1) [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/mem_controller.v:5]
WARNING: [Synth 8-689] width (19) of port connection 'count_debug' does not match port width (32) of module 'mem_controller' [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/top.v:71]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/ALU.v:5]
	Parameter prod_bw bound to: 12 - type: integer 
	Parameter bw_ext bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/ALU.v:5]
INFO: [Synth 8-6157] synthesizing module 'sev_seg_driver' [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/sev_seg_driver.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/sev_seg_driver.v:64]
INFO: [Synth 8-6155] done synthesizing module 'sev_seg_driver' (8#1) [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/sev_seg_driver.v:3]
WARNING: [Synth 8-689] width (7) of port connection 'SSEG_AN' does not match port width (8) of module 'sev_seg_driver' [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/top.v:91]
INFO: [Synth 8-6157] synthesizing module 'kernel_ROM' [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/kernel_ROM.v:5]
INFO: [Synth 8-226] default block is never used [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/kernel_ROM.v:13]
INFO: [Synth 8-6155] done synthesizing module 'kernel_ROM' (9#1) [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/kernel_ROM.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga' [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/vga.v:6]
INFO: [Synth 8-6157] synthesizing module 'vga_controller_640_60' [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/vga_controller_640_60.v:8]
	Parameter HMAX bound to: 800 - type: integer 
	Parameter VMAX bound to: 525 - type: integer 
	Parameter HLINES bound to: 640 - type: integer 
	Parameter HFP bound to: 675 - type: integer 
	Parameter HSP bound to: 770 - type: integer 
	Parameter VLINES bound to: 480 - type: integer 
	Parameter VFP bound to: 494 - type: integer 
	Parameter VSP bound to: 496 - type: integer 
	Parameter SPP bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_controller_640_60' (10#1) [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/vga_controller_640_60.v:8]
INFO: [Synth 8-6155] done synthesizing module 'vga' (11#1) [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/vga.v:6]
INFO: [Synth 8-6157] synthesizing module 'mmcm_24MHz' [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/mmcm_24MHz.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mmcm_24MHz' (12#1) [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/mmcm_24MHz.v:3]
INFO: [Synth 8-6157] synthesizing module 'camera_interface' [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/camera_interface.v:3]
	Parameter idle bound to: 3'b000 
	Parameter start_sccb bound to: 3'b001 
	Parameter write_address bound to: 3'b010 
	Parameter write_data bound to: 3'b011 
	Parameter digest_loop bound to: 3'b100 
	Parameter delay bound to: 3'b101 
	Parameter done bound to: 3'b110 
	Parameter MSG_INDEX bound to: 55 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'i2c_top' [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/i2c_top.v:3]
	Parameter freq bound to: 100000 - type: integer 
	Parameter full bound to: 500 - type: integer 
	Parameter half bound to: 250 - type: integer 
	Parameter counter_width bound to: 9 - type: integer 
	Parameter idle bound to: 4'b0000 
	Parameter starting bound to: 4'b0001 
	Parameter packet bound to: 4'b0010 
	Parameter ack_servant bound to: 4'b0011 
	Parameter renew_data bound to: 4'b0100 
	Parameter read bound to: 4'b0101 
	Parameter ack_master bound to: 4'b0110 
	Parameter stop_1 bound to: 4'b0111 
	Parameter stop_2 bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'i2c_top' (13#1) [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/i2c_top.v:3]
INFO: [Synth 8-6155] done synthesizing module 'camera_interface' (14#1) [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/camera_interface.v:3]
WARNING: [Synth 8-689] width (2) of port connection 'status' does not match port width (3) of module 'camera_interface' [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/top.v:123]
INFO: [Synth 8-6155] done synthesizing module 'top' (15#1) [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/top.v:5]
WARNING: [Synth 8-3331] design top has unconnected port LED[15]
WARNING: [Synth 8-3331] design top has unconnected port LED[14]
WARNING: [Synth 8-3331] design top has unconnected port LED[13]
WARNING: [Synth 8-3331] design top has unconnected port LED[12]
WARNING: [Synth 8-3331] design top has unconnected port LED[11]
WARNING: [Synth 8-3331] design top has unconnected port LED[10]
WARNING: [Synth 8-3331] design top has unconnected port LED[9]
WARNING: [Synth 8-3331] design top has unconnected port LED[8]
WARNING: [Synth 8-3331] design top has unconnected port SW[13]
WARNING: [Synth 8-3331] design top has unconnected port SW[12]
WARNING: [Synth 8-3331] design top has unconnected port SW[11]
WARNING: [Synth 8-3331] design top has unconnected port SW[10]
WARNING: [Synth 8-3331] design top has unconnected port SW[9]
WARNING: [Synth 8-3331] design top has unconnected port SW[8]
WARNING: [Synth 8-3331] design top has unconnected port SW[7]
WARNING: [Synth 8-3331] design top has unconnected port SW[6]
WARNING: [Synth 8-3331] design top has unconnected port SW[5]
WARNING: [Synth 8-3331] design top has unconnected port SW[4]
WARNING: [Synth 8-3331] design top has unconnected port SW[3]
WARNING: [Synth 8-3331] design top has unconnected port BTNS[3]
WARNING: [Synth 8-3331] design top has unconnected port BTNS[2]
WARNING: [Synth 8-3331] design top has unconnected port BTNS[1]
WARNING: [Synth 8-3331] design top has unconnected port BTNS[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 948.465 ; gain = 306.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 948.465 ; gain = 306.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 948.465 ; gain = 306.133
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/IP/full_buffer/full_buffer/full_buffer_in_context.xdc] for cell 'mc/fbuff'
Finished Parsing XDC File [c:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/IP/full_buffer/full_buffer/full_buffer_in_context.xdc] for cell 'mc/fbuff'
Parsing XDC File [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Constraints/Nexys-4-DDR-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'SSEG_AN[7]'. [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Constraints/Nexys-4-DDR-Master.xdc:77]
Finished Parsing XDC File [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Constraints/Nexys-4-DDR-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Constraints/Nexys-4-DDR-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Constraints/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1737.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.558 . Memory (MB): peak = 1737.645 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mc/fbuff' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 1753.938 ; gain = 1111.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 1753.938 ; gain = 1111.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for mc/fbuff. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 1753.938 ; gain = 1111.605
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'pulse_gen'
INFO: [Synth 8-802] inferred FSM for state register 'ws_c_reg' in module 'mem_controller'
INFO: [Synth 8-802] inferred FSM for state register 'rs_c_reg' in module 'mem_controller'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'i2c_top'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_ns_reg' [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/pulse_gen.v:19]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_ns_reg' [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/pulse_gen.v:19]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                  iSTATE |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'pulse_gen'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_ns_reg' [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/pulse_gen.v:19]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_rs_n_reg' [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/mem_controller.v:176]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_rs_n_reg' [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/mem_controller.v:176]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                    VPAD |                               01 |                              001
                    HPAD |                               10 |                              010
                    READ |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rs_c_reg' using encoding 'sequential' in module 'mem_controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_rs_n_reg' [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/mem_controller.v:176]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_ws_n_reg' [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/mem_controller.v:121]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_ws_n_reg' [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/mem_controller.v:121]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                    HREF |                              001 |                              001
                      B0 |                              010 |                              010
                      B1 |                              011 |                              011
                     POP |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ws_c_reg' using encoding 'sequential' in module 'mem_controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_ws_n_reg' [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/mem_controller.v:121]
WARNING: [Synth 8-327] inferring latch for variable 'vcnt_n_reg' [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/mem_controller.v:123]
WARNING: [Synth 8-327] inferring latch for variable 'hcnt_n_reg' [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/mem_controller.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'wen_n_reg' [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/mem_controller.v:124]
WARNING: [Synth 8-327] inferring latch for variable 'pop_pbuff_n_reg' [C:/Users/wkrska/Downloads/Local Labs/EC551_Project/Sources/Design/mem_controller.v:125]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0110 |                             0000
                starting |                             0100 |                             0001
                  packet |                             0101 |                             0010
             ack_servant |                             0000 |                             0011
                    read |                             0010 |                             0101
              ack_master |                             1000 |                             0110
                  stop_1 |                             0001 |                             0111
                  stop_2 |                             0111 |                             1000
              renew_data |                             0011 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'i2c_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 1753.938 ; gain = 1111.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |muxpart_partial_buffer |           1|     38341|
|2     |partial_buffer__GB1    |           1|      5846|
|3     |partial_buffer__GB2    |           1|     11248|
|4     |partial_buffer__GB3    |           1|     14647|
|5     |partial_buffer__GB4    |           1|     17538|
|6     |mem_controller__GC0    |           1|      1601|
|7     |top__GC0               |           1|      7158|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   3 Input     19 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 3     
	  25 Input     17 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	               19 Bit    Registers := 4     
	               12 Bit    Registers := 3873  
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input    300 Bit        Muxes := 1     
	   4 Input    193 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   9 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   9 Input      4 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 8     
	   9 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
Module buffer_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__8 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__9 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__10 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__11 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__12 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__13 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__14 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__15 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__16 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__17 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__18 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__19 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__20 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__21 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__22 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__23 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__24 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__25 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__26 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__27 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__28 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__29 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__30 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__31 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__32 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__33 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__34 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__35 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__36 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__37 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__38 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__39 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__40 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__41 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__42 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__43 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__44 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__45 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__46 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__47 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__48 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__49 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__50 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__51 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__52 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__53 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__54 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__55 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__56 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__57 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__58 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__59 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__60 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__61 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__62 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__63 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__64 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__65 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__66 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__67 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__68 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__69 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__70 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__71 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__72 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__73 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__74 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__75 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__76 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__77 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__78 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__79 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__80 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__81 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__82 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__83 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__84 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__85 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__86 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__87 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__88 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__89 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__90 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__91 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__92 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__93 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__94 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__95 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__96 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__97 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__98 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__99 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__100 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__101 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__102 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__103 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__104 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__105 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__106 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__107 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__108 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__109 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__110 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__111 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__112 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__113 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__114 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__115 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__116 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__117 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__118 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__119 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__120 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__121 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__122 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__123 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__124 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__125 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__126 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__127 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__128 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__129 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__130 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__131 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__132 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__133 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__134 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__135 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__136 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__137 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__138 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__139 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__140 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__141 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__142 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__143 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__144 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__145 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__146 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__147 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__148 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__149 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__150 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__151 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__152 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__153 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__154 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__155 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__156 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__157 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__158 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__159 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__160 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__161 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__162 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__163 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__164 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__165 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__166 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__167 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__168 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__169 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__170 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__171 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__172 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__173 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__174 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__175 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__176 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__177 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__178 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__179 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__180 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__181 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__182 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__183 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__184 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__185 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__186 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__187 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__188 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__189 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__190 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__191 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__192 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__193 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__194 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__195 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__196 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__197 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__198 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__199 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__200 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__201 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__202 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__203 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__204 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__205 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__206 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__207 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__208 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__209 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__210 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__211 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__212 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__213 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__214 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__215 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__216 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__217 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__218 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__219 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__220 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__221 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__222 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__223 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__224 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__225 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__226 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__227 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__228 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__229 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__230 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__231 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__232 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__233 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__234 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__235 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__236 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__237 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__238 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__239 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__240 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__241 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__242 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__243 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__244 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__245 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__246 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__247 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__248 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__249 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__250 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__251 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__252 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__253 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__254 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__255 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__256 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__257 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__258 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__259 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__260 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__261 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__262 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__263 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__264 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__265 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__266 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__267 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__268 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__269 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__270 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__271 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__272 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__273 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__274 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__275 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__276 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__277 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__278 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__279 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__280 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__281 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__282 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__283 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__284 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__285 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__286 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__287 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__288 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__289 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__290 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__291 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__292 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__293 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__294 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__295 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__296 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__297 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__298 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__299 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__300 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__301 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__302 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__303 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__304 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__305 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__306 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__307 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__308 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__309 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__310 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__311 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__312 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__313 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__314 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__315 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__316 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__317 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__318 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__319 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__320 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__321 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__322 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__323 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__324 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__325 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__326 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__327 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__328 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__329 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__330 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__331 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__332 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__333 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__334 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__335 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__336 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__337 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__338 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__339 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__340 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__341 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__342 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__343 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__344 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__345 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__346 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__347 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__348 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__349 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__350 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__351 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__352 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__353 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__354 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__355 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__356 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__357 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__358 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__359 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__360 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__361 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__362 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__363 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__364 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__365 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__366 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__367 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__368 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__369 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__370 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__371 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__372 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__373 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__374 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__375 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__376 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__377 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__378 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__379 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__380 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__381 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__382 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__383 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__384 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__385 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__386 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__387 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__388 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__389 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__390 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__391 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__392 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__393 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__394 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__395 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__396 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__397 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__398 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__399 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__400 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__401 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__402 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__403 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__404 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__405 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__406 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__407 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__408 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__409 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__410 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__411 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__412 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__413 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__414 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__415 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__416 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__417 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__418 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__419 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__420 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__421 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__422 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__423 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__424 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__425 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__426 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__427 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__428 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__429 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__430 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__431 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__432 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__433 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__434 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__435 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__436 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__437 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__438 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__439 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__440 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__441 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__442 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__443 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__444 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__445 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__446 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__447 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__448 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__449 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__450 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__451 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__452 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__453 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__454 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__455 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__456 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__457 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__458 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__459 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__460 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__461 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__462 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__463 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__464 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__465 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__466 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__467 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__468 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__469 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__470 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__471 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__472 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__473 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__474 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__475 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__476 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__477 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__478 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__479 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__480 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__481 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__482 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__483 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__484 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__485 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__486 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__487 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__488 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__489 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__490 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__491 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__492 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__493 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__494 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__495 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__496 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__497 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__498 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__499 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__500 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__501 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__502 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__503 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__504 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__505 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__506 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__507 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__508 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__509 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__510 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__511 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__512 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__513 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__514 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__515 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__516 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__517 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__518 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__519 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__520 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__521 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__522 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__523 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__524 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__525 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__526 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__527 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__528 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__529 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__530 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__531 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__532 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__533 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__534 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__535 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__536 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__537 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__538 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__539 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__540 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__541 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__542 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__543 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__544 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__545 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__546 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__547 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__548 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__549 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__550 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__551 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__552 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__553 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__554 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__555 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__556 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__557 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__558 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__559 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__560 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__561 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__562 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__563 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__564 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__565 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__566 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__567 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__568 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__569 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__570 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__571 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__572 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__573 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__574 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__575 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__576 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__577 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__578 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__579 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__580 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__581 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__582 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__583 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__584 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__585 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__586 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__587 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__588 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__589 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__590 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__591 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__592 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__593 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__594 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__595 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__596 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__597 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__598 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__599 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__600 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__601 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__602 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__603 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__604 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__605 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__606 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__607 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__608 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__609 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__610 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__611 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__612 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__613 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__614 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__615 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__616 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__617 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__618 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__619 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__620 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__621 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__622 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__623 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__624 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__625 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__626 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__627 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__628 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__629 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__630 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__631 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__632 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__633 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__634 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__635 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__636 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__637 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__638 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__639 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__640 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__641 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__642 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__643 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice__644 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module buffer_slice 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 6     
Module pulse_gen__1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module pulse_gen 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module mem_controller 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     19 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    300 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 8     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 3     
	  25 Input     17 Bit       Adders := 3     
+---Registers : 
	               19 Bit    Registers := 3     
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 3     
Module sev_seg_driver 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module kernel_ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input    193 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module vga_controller_640_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     19 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module mmcm_24MHz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module i2c_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   9 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 8     
Module camera_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top has port LED[5] driven by constant 0
WARNING: [Synth 8-3331] design top has unconnected port LED[15]
WARNING: [Synth 8-3331] design top has unconnected port LED[14]
WARNING: [Synth 8-3331] design top has unconnected port LED[13]
WARNING: [Synth 8-3331] design top has unconnected port LED[12]
WARNING: [Synth 8-3331] design top has unconnected port LED[11]
WARNING: [Synth 8-3331] design top has unconnected port LED[10]
WARNING: [Synth 8-3331] design top has unconnected port LED[9]
WARNING: [Synth 8-3331] design top has unconnected port LED[8]
WARNING: [Synth 8-3331] design top has unconnected port SW[13]
WARNING: [Synth 8-3331] design top has unconnected port SW[12]
WARNING: [Synth 8-3331] design top has unconnected port SW[11]
WARNING: [Synth 8-3331] design top has unconnected port SW[10]
WARNING: [Synth 8-3331] design top has unconnected port SW[9]
WARNING: [Synth 8-3331] design top has unconnected port SW[8]
WARNING: [Synth 8-3331] design top has unconnected port SW[7]
WARNING: [Synth 8-3331] design top has unconnected port SW[6]
WARNING: [Synth 8-3331] design top has unconnected port SW[5]
WARNING: [Synth 8-3331] design top has unconnected port SW[4]
WARNING: [Synth 8-3331] design top has unconnected port SW[3]
WARNING: [Synth 8-3331] design top has unconnected port BTNS[3]
WARNING: [Synth 8-3331] design top has unconnected port BTNS[2]
WARNING: [Synth 8-3331] design top has unconnected port BTNS[1]
WARNING: [Synth 8-3331] design top has unconnected port BTNS[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ca/state_q_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:59 ; elapsed = 00:02:05 . Memory (MB): peak = 1753.938 ; gain = 1111.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------+------------+---------------+----------------+
|Module Name      | RTL Object | Depth x Width | Implemented As | 
+-----------------+------------+---------------+----------------+
|camera_interface | p_0_out    | 64x16         | LUT            | 
|top              | p_0_out    | 64x16         | LUT            | 
+-----------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |muxpart_partial_buffer |           1|     38341|
|2     |partial_buffer__GB1    |           1|      5768|
|3     |partial_buffer__GB2    |           1|     11097|
|4     |partial_buffer__GB3    |           1|     13386|
|5     |partial_buffer__GB4    |           1|     17302|
|6     |mem_controller__GC0    |           1|      1124|
|7     |top__GC0               |           1|      7679|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:12 ; elapsed = 00:02:19 . Memory (MB): peak = 1753.938 ; gain = 1111.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:03 ; elapsed = 00:03:10 . Memory (MB): peak = 1753.938 ; gain = 1111.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |muxpart_partial_buffer |           1|     38341|
|2     |partial_buffer__GB1    |           1|      5768|
|3     |partial_buffer__GB2    |           1|     11097|
|4     |partial_buffer__GB3    |           1|     13386|
|5     |partial_buffer__GB4    |           1|     17302|
|6     |top_GT0                |           1|      8741|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:50 ; elapsed = 00:03:57 . Memory (MB): peak = 1753.938 ; gain = 1111.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:59 ; elapsed = 00:04:07 . Memory (MB): peak = 1753.938 ; gain = 1111.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:00 ; elapsed = 00:04:08 . Memory (MB): peak = 1753.938 ; gain = 1111.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:54 ; elapsed = 00:05:01 . Memory (MB): peak = 1753.938 ; gain = 1111.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:54 ; elapsed = 00:05:02 . Memory (MB): peak = 1753.938 ; gain = 1111.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:55 ; elapsed = 00:05:03 . Memory (MB): peak = 1753.938 ; gain = 1111.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:56 ; elapsed = 00:05:03 . Memory (MB): peak = 1753.938 ; gain = 1111.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |full_buffer   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |full_buffer |     1|
|2     |BUFG        |     4|
|3     |CARRY4      |   317|
|4     |LUT1        |    82|
|5     |LUT2        |   604|
|6     |LUT3        |   452|
|7     |LUT4        |   740|
|8     |LUT5        |   510|
|9     |LUT6        | 11929|
|10    |MUXF7       |  5046|
|11    |MUXF8       |  2520|
|12    |FDCE        |    86|
|13    |FDPE        |     2|
|14    |FDRE        | 46807|
|15    |FDSE        |    14|
|16    |LD          |    30|
|17    |IBUF        |    18|
|18    |IOBUF       |     1|
|19    |OBUF        |    39|
|20    |OBUFT       |     8|
+------+------------+------+

Report Instance Areas: 
+------+------------------------+----------------------+------+
|      |Instance                |Module                |Cells |
+------+------------------------+----------------------+------+
|1     |top                     |                      | 69233|
|2     |  alu                   |ALU                   |   170|
|3     |  ca                    |camera_interface      |   210|
|4     |    m0                  |i2c_top               |   114|
|5     |  kr                    |kernel_ROM            |     1|
|6     |  mc                    |mem_controller        | 67981|
|7     |    cbuff               |conv_buffer           |  2285|
|8     |      \genblk1[0].bf    |buffer_slice_640      |   330|
|9     |      \genblk1[1].bf    |buffer_slice_641      |   504|
|10    |      \genblk1[2].bf    |buffer_slice_642      |   645|
|11    |      \genblk1[3].bf    |buffer_slice_643      |   506|
|12    |      \genblk1[4].bf    |buffer_slice_644      |   300|
|13    |    pbuff               |partial_buffer        | 63921|
|14    |      \genblk1[100].bf  |buffer_slice_1        |    72|
|15    |      \genblk1[101].bf  |buffer_slice_2        |    72|
|16    |      \genblk1[102].bf  |buffer_slice_3        |    72|
|17    |      \genblk1[103].bf  |buffer_slice_4        |    72|
|18    |      \genblk1[104].bf  |buffer_slice_5        |    72|
|19    |      \genblk1[105].bf  |buffer_slice_6        |    72|
|20    |      \genblk1[106].bf  |buffer_slice_7        |    72|
|21    |      \genblk1[107].bf  |buffer_slice_8        |    72|
|22    |      \genblk1[108].bf  |buffer_slice_9        |    72|
|23    |      \genblk1[109].bf  |buffer_slice_10       |    72|
|24    |      \genblk1[110].bf  |buffer_slice_12       |    72|
|25    |      \genblk1[111].bf  |buffer_slice_13       |    72|
|26    |      \genblk1[112].bf  |buffer_slice_14       |    72|
|27    |      \genblk1[113].bf  |buffer_slice_15       |    72|
|28    |      \genblk1[114].bf  |buffer_slice_16       |    72|
|29    |      \genblk1[115].bf  |buffer_slice_17       |    72|
|30    |      \genblk1[116].bf  |buffer_slice_18       |    72|
|31    |      \genblk1[117].bf  |buffer_slice_19       |    72|
|32    |      \genblk1[118].bf  |buffer_slice_20       |    72|
|33    |      \genblk1[119].bf  |buffer_slice_21       |    72|
|34    |      \genblk1[120].bf  |buffer_slice_23       |    72|
|35    |      \genblk1[121].bf  |buffer_slice_24       |    72|
|36    |      \genblk1[122].bf  |buffer_slice_25       |    72|
|37    |      \genblk1[123].bf  |buffer_slice_26       |    72|
|38    |      \genblk1[124].bf  |buffer_slice_27       |    72|
|39    |      \genblk1[125].bf  |buffer_slice_28       |    72|
|40    |      \genblk1[126].bf  |buffer_slice_29       |    72|
|41    |      \genblk1[127].bf  |buffer_slice_30       |    72|
|42    |      \genblk1[128].bf  |buffer_slice_31       |    72|
|43    |      \genblk1[129].bf  |buffer_slice_32       |    72|
|44    |      \genblk1[130].bf  |buffer_slice_34       |    72|
|45    |      \genblk1[131].bf  |buffer_slice_35       |    72|
|46    |      \genblk1[132].bf  |buffer_slice_36       |    72|
|47    |      \genblk1[133].bf  |buffer_slice_37       |    72|
|48    |      \genblk1[134].bf  |buffer_slice_38       |    72|
|49    |      \genblk1[135].bf  |buffer_slice_39       |    72|
|50    |      \genblk1[136].bf  |buffer_slice_40       |    72|
|51    |      \genblk1[137].bf  |buffer_slice_41       |    72|
|52    |      \genblk1[138].bf  |buffer_slice_42       |    72|
|53    |      \genblk1[139].bf  |buffer_slice_43       |    72|
|54    |      \genblk1[140].bf  |buffer_slice_45       |    72|
|55    |      \genblk1[141].bf  |buffer_slice_46       |    72|
|56    |      \genblk1[142].bf  |buffer_slice_47       |    72|
|57    |      \genblk1[143].bf  |buffer_slice_48       |    72|
|58    |      \genblk1[144].bf  |buffer_slice_49       |    72|
|59    |      \genblk1[145].bf  |buffer_slice_50       |    72|
|60    |      \genblk1[146].bf  |buffer_slice_51       |    72|
|61    |      \genblk1[147].bf  |buffer_slice_52       |    72|
|62    |      \genblk1[148].bf  |buffer_slice_53       |    72|
|63    |      \genblk1[149].bf  |buffer_slice_54       |    72|
|64    |      \genblk1[150].bf  |buffer_slice_56       |    72|
|65    |      \genblk1[151].bf  |buffer_slice_57       |    72|
|66    |      \genblk1[73].bf   |buffer_slice_610      |    72|
|67    |      \genblk1[74].bf   |buffer_slice_611      |    72|
|68    |      \genblk1[75].bf   |buffer_slice_612      |    72|
|69    |      \genblk1[76].bf   |buffer_slice_613      |    72|
|70    |      \genblk1[77].bf   |buffer_slice_614      |    72|
|71    |      \genblk1[78].bf   |buffer_slice_615      |    72|
|72    |      \genblk1[79].bf   |buffer_slice_616      |    72|
|73    |      \genblk1[80].bf   |buffer_slice_618      |    72|
|74    |      \genblk1[81].bf   |buffer_slice_619      |    72|
|75    |      \genblk1[82].bf   |buffer_slice_620      |    72|
|76    |      \genblk1[83].bf   |buffer_slice_621      |    72|
|77    |      \genblk1[84].bf   |buffer_slice_622      |    72|
|78    |      \genblk1[85].bf   |buffer_slice_623      |    72|
|79    |      \genblk1[86].bf   |buffer_slice_624      |    72|
|80    |      \genblk1[87].bf   |buffer_slice_625      |    72|
|81    |      \genblk1[88].bf   |buffer_slice_626      |    72|
|82    |      \genblk1[89].bf   |buffer_slice_627      |    72|
|83    |      \genblk1[90].bf   |buffer_slice_629      |    72|
|84    |      \genblk1[91].bf   |buffer_slice_630      |    72|
|85    |      \genblk1[92].bf   |buffer_slice_631      |    72|
|86    |      \genblk1[93].bf   |buffer_slice_632      |    72|
|87    |      \genblk1[94].bf   |buffer_slice_633      |    72|
|88    |      \genblk1[95].bf   |buffer_slice_634      |    72|
|89    |      \genblk1[96].bf   |buffer_slice_635      |    72|
|90    |      \genblk1[97].bf   |buffer_slice_636      |    72|
|91    |      \genblk1[98].bf   |buffer_slice_637      |    72|
|92    |      \genblk1[99].bf   |buffer_slice_638      |    72|
|93    |      \genblk1[398].bf  |buffer_slice_330      |    72|
|94    |      \genblk1[399].bf  |buffer_slice_331      |    72|
|95    |      \genblk1[400].bf  |buffer_slice_334      |    72|
|96    |      \genblk1[401].bf  |buffer_slice_335      |    72|
|97    |      \genblk1[402].bf  |buffer_slice_336      |    72|
|98    |      \genblk1[403].bf  |buffer_slice_337      |    72|
|99    |      \genblk1[404].bf  |buffer_slice_338      |    72|
|100   |      \genblk1[405].bf  |buffer_slice_339      |    72|
|101   |      \genblk1[406].bf  |buffer_slice_340      |    72|
|102   |      \genblk1[407].bf  |buffer_slice_341      |    72|
|103   |      \genblk1[408].bf  |buffer_slice_342      |    72|
|104   |      \genblk1[409].bf  |buffer_slice_343      |    72|
|105   |      \genblk1[410].bf  |buffer_slice_345      |    72|
|106   |      \genblk1[411].bf  |buffer_slice_346      |    72|
|107   |      \genblk1[412].bf  |buffer_slice_347      |    72|
|108   |      \genblk1[413].bf  |buffer_slice_348      |    72|
|109   |      \genblk1[414].bf  |buffer_slice_349      |    72|
|110   |      \genblk1[415].bf  |buffer_slice_350      |    72|
|111   |      \genblk1[416].bf  |buffer_slice_351      |    72|
|112   |      \genblk1[417].bf  |buffer_slice_352      |    72|
|113   |      \genblk1[418].bf  |buffer_slice_353      |    72|
|114   |      \genblk1[419].bf  |buffer_slice_354      |    72|
|115   |      \genblk1[420].bf  |buffer_slice_356      |    72|
|116   |      \genblk1[421].bf  |buffer_slice_357      |    72|
|117   |      \genblk1[422].bf  |buffer_slice_358      |    72|
|118   |      \genblk1[423].bf  |buffer_slice_359      |    72|
|119   |      \genblk1[424].bf  |buffer_slice_360      |    72|
|120   |      \genblk1[425].bf  |buffer_slice_361      |    72|
|121   |      \genblk1[426].bf  |buffer_slice_362      |    72|
|122   |      \genblk1[427].bf  |buffer_slice_363      |    72|
|123   |      \genblk1[428].bf  |buffer_slice_364      |    72|
|124   |      \genblk1[429].bf  |buffer_slice_365      |    72|
|125   |      \genblk1[430].bf  |buffer_slice_367      |    72|
|126   |      \genblk1[431].bf  |buffer_slice_368      |    72|
|127   |      \genblk1[432].bf  |buffer_slice_369      |    72|
|128   |      \genblk1[433].bf  |buffer_slice_370      |    72|
|129   |      \genblk1[434].bf  |buffer_slice_371      |    72|
|130   |      \genblk1[435].bf  |buffer_slice_372      |    72|
|131   |      \genblk1[436].bf  |buffer_slice_373      |    72|
|132   |      \genblk1[437].bf  |buffer_slice_374      |    72|
|133   |      \genblk1[438].bf  |buffer_slice_375      |    72|
|134   |      \genblk1[439].bf  |buffer_slice_376      |    72|
|135   |      \genblk1[440].bf  |buffer_slice_378      |    72|
|136   |      \genblk1[441].bf  |buffer_slice_379      |    72|
|137   |      \genblk1[442].bf  |buffer_slice_380      |    72|
|138   |      \genblk1[443].bf  |buffer_slice_381      |    72|
|139   |      \genblk1[444].bf  |buffer_slice_382      |    72|
|140   |      \genblk1[445].bf  |buffer_slice_383      |    72|
|141   |      \genblk1[446].bf  |buffer_slice_384      |    72|
|142   |      \genblk1[447].bf  |buffer_slice_385      |    72|
|143   |      \genblk1[448].bf  |buffer_slice_386      |    72|
|144   |      \genblk1[449].bf  |buffer_slice_387      |    72|
|145   |      \genblk1[450].bf  |buffer_slice_389      |    72|
|146   |      \genblk1[451].bf  |buffer_slice_390      |    72|
|147   |      \genblk1[452].bf  |buffer_slice_391      |    72|
|148   |      \genblk1[453].bf  |buffer_slice_392      |    72|
|149   |      \genblk1[454].bf  |buffer_slice_393      |    72|
|150   |      \genblk1[455].bf  |buffer_slice_394      |    72|
|151   |      \genblk1[456].bf  |buffer_slice_395      |    72|
|152   |      \genblk1[457].bf  |buffer_slice_396      |    72|
|153   |      \genblk1[458].bf  |buffer_slice_397      |    72|
|154   |      \genblk1[459].bf  |buffer_slice_398      |    72|
|155   |      \genblk1[460].bf  |buffer_slice_400      |    72|
|156   |      \genblk1[461].bf  |buffer_slice_401      |    72|
|157   |      \genblk1[462].bf  |buffer_slice_402      |    72|
|158   |      \genblk1[463].bf  |buffer_slice_403      |    72|
|159   |      \genblk1[464].bf  |buffer_slice_404      |    72|
|160   |      \genblk1[465].bf  |buffer_slice_405      |    72|
|161   |      \genblk1[466].bf  |buffer_slice_406      |    72|
|162   |      \genblk1[468].bf  |buffer_slice_408      |    72|
|163   |      \genblk1[469].bf  |buffer_slice_409      |    72|
|164   |      \genblk1[470].bf  |buffer_slice_411      |    72|
|165   |      \genblk1[471].bf  |buffer_slice_412      |    72|
|166   |      \genblk1[472].bf  |buffer_slice_413      |    72|
|167   |      \genblk1[473].bf  |buffer_slice_414      |    72|
|168   |      \genblk1[474].bf  |buffer_slice_415      |    72|
|169   |      \genblk1[475].bf  |buffer_slice_416      |    72|
|170   |      \genblk1[476].bf  |buffer_slice_417      |    72|
|171   |      \genblk1[477].bf  |buffer_slice_418      |    72|
|172   |      \genblk1[478].bf  |buffer_slice_419      |    72|
|173   |      \genblk1[479].bf  |buffer_slice_420      |    72|
|174   |      \genblk1[480].bf  |buffer_slice_422      |    72|
|175   |      \genblk1[481].bf  |buffer_slice_423      |    72|
|176   |      \genblk1[482].bf  |buffer_slice_424      |    72|
|177   |      \genblk1[483].bf  |buffer_slice_425      |    72|
|178   |      \genblk1[484].bf  |buffer_slice_426      |    72|
|179   |      \genblk1[485].bf  |buffer_slice_427      |    72|
|180   |      \genblk1[486].bf  |buffer_slice_428      |    72|
|181   |      \genblk1[487].bf  |buffer_slice_429      |    72|
|182   |      \genblk1[488].bf  |buffer_slice_430      |    72|
|183   |      \genblk1[489].bf  |buffer_slice_431      |    72|
|184   |      \genblk1[490].bf  |buffer_slice_433      |    72|
|185   |      \genblk1[491].bf  |buffer_slice_434      |    72|
|186   |      \genblk1[492].bf  |buffer_slice_435      |    72|
|187   |      \genblk1[493].bf  |buffer_slice_436      |    72|
|188   |      \genblk1[494].bf  |buffer_slice_437      |    72|
|189   |      \genblk1[495].bf  |buffer_slice_438      |    72|
|190   |      \genblk1[496].bf  |buffer_slice_439      |    72|
|191   |      \genblk1[497].bf  |buffer_slice_440      |    72|
|192   |      \genblk1[498].bf  |buffer_slice_441      |    72|
|193   |      \genblk1[499].bf  |buffer_slice_442      |    72|
|194   |      \genblk1[500].bf  |buffer_slice_445      |    72|
|195   |      \genblk1[501].bf  |buffer_slice_446      |    72|
|196   |      \genblk1[502].bf  |buffer_slice_447      |    72|
|197   |      \genblk1[503].bf  |buffer_slice_448      |    72|
|198   |      \genblk1[504].bf  |buffer_slice_449      |    72|
|199   |      \genblk1[505].bf  |buffer_slice_450      |    72|
|200   |      \genblk1[506].bf  |buffer_slice_451      |    72|
|201   |      \genblk1[507].bf  |buffer_slice_452      |    72|
|202   |      \genblk1[508].bf  |buffer_slice_453      |    72|
|203   |      \genblk1[509].bf  |buffer_slice_454      |    72|
|204   |      \genblk1[510].bf  |buffer_slice_456      |    72|
|205   |      \genblk1[511].bf  |buffer_slice_457      |    72|
|206   |      \genblk1[512].bf  |buffer_slice_458      |    72|
|207   |      \genblk1[513].bf  |buffer_slice_459      |    72|
|208   |      \genblk1[514].bf  |buffer_slice_460      |    72|
|209   |      \genblk1[515].bf  |buffer_slice_461      |    72|
|210   |      \genblk1[516].bf  |buffer_slice_462      |    72|
|211   |      \genblk1[517].bf  |buffer_slice_463      |    72|
|212   |      \genblk1[518].bf  |buffer_slice_464      |    72|
|213   |      \genblk1[519].bf  |buffer_slice_465      |    72|
|214   |      \genblk1[520].bf  |buffer_slice_467      |    72|
|215   |      \genblk1[521].bf  |buffer_slice_468      |    72|
|216   |      \genblk1[522].bf  |buffer_slice_469      |    72|
|217   |      \genblk1[523].bf  |buffer_slice_470      |    72|
|218   |      \genblk1[524].bf  |buffer_slice_471      |    72|
|219   |      \genblk1[525].bf  |buffer_slice_472      |    72|
|220   |      \genblk1[526].bf  |buffer_slice_473      |    72|
|221   |      \genblk1[527].bf  |buffer_slice_474      |    72|
|222   |      \genblk1[528].bf  |buffer_slice_475      |    72|
|223   |      \genblk1[529].bf  |buffer_slice_476      |    72|
|224   |      \genblk1[530].bf  |buffer_slice_478      |    72|
|225   |      \genblk1[531].bf  |buffer_slice_479      |    72|
|226   |      \genblk1[532].bf  |buffer_slice_480      |    72|
|227   |      \genblk1[533].bf  |buffer_slice_481      |    72|
|228   |      \genblk1[534].bf  |buffer_slice_482      |    72|
|229   |      \genblk1[535].bf  |buffer_slice_483      |    72|
|230   |      \genblk1[536].bf  |buffer_slice_484      |    72|
|231   |      \genblk1[537].bf  |buffer_slice_485      |    72|
|232   |      \genblk1[538].bf  |buffer_slice_486      |    72|
|233   |      \genblk1[539].bf  |buffer_slice_487      |    72|
|234   |      \genblk1[540].bf  |buffer_slice_489      |    72|
|235   |      \genblk1[541].bf  |buffer_slice_490      |    72|
|236   |      \genblk1[542].bf  |buffer_slice_491      |    72|
|237   |      \genblk1[543].bf  |buffer_slice_492      |    72|
|238   |      \genblk1[544].bf  |buffer_slice_493      |    72|
|239   |      \genblk1[545].bf  |buffer_slice_494      |    72|
|240   |      \genblk1[546].bf  |buffer_slice_495      |    72|
|241   |      \genblk1[547].bf  |buffer_slice_496      |    72|
|242   |      \genblk1[548].bf  |buffer_slice_497      |    72|
|243   |      \genblk1[549].bf  |buffer_slice_498      |    72|
|244   |      \genblk1[550].bf  |buffer_slice_500      |    72|
|245   |      \genblk1[551].bf  |buffer_slice_501      |    72|
|246   |      \genblk1[552].bf  |buffer_slice_502      |    72|
|247   |      \genblk1[553].bf  |buffer_slice_503      |    72|
|248   |      \genblk1[554].bf  |buffer_slice_504      |    72|
|249   |      \genblk1[555].bf  |buffer_slice_505      |    72|
|250   |      \genblk1[556].bf  |buffer_slice_506      |    72|
|251   |      \genblk1[557].bf  |buffer_slice_507      |    72|
|252   |      \genblk1[558].bf  |buffer_slice_508      |    72|
|253   |      \genblk1[559].bf  |buffer_slice_509      |    72|
|254   |      \genblk1[560].bf  |buffer_slice_511      |    72|
|255   |      \genblk1[561].bf  |buffer_slice_512      |    72|
|256   |      \genblk1[562].bf  |buffer_slice_513      |    72|
|257   |      \genblk1[563].bf  |buffer_slice_514      |    72|
|258   |      \genblk1[564].bf  |buffer_slice_515      |    72|
|259   |      \genblk1[565].bf  |buffer_slice_516      |    72|
|260   |      \genblk1[566].bf  |buffer_slice_517      |    72|
|261   |      \genblk1[567].bf  |buffer_slice_518      |    72|
|262   |      \genblk1[568].bf  |buffer_slice_519      |    72|
|263   |      \genblk1[569].bf  |buffer_slice_520      |    72|
|264   |      \genblk1[570].bf  |buffer_slice_522      |    72|
|265   |      \genblk1[571].bf  |buffer_slice_523      |    72|
|266   |      \genblk1[572].bf  |buffer_slice_524      |    72|
|267   |      \genblk1[573].bf  |buffer_slice_525      |    72|
|268   |      \genblk1[574].bf  |buffer_slice_526      |    72|
|269   |      \genblk1[575].bf  |buffer_slice_527      |    72|
|270   |      \genblk1[576].bf  |buffer_slice_528      |    72|
|271   |      \genblk1[577].bf  |buffer_slice_529      |    72|
|272   |      \genblk1[578].bf  |buffer_slice_530      |    72|
|273   |      \genblk1[579].bf  |buffer_slice_531      |    72|
|274   |      \genblk1[580].bf  |buffer_slice_533      |    72|
|275   |      \genblk1[581].bf  |buffer_slice_534      |    72|
|276   |      \genblk1[582].bf  |buffer_slice_535      |    72|
|277   |      \genblk1[583].bf  |buffer_slice_536      |    72|
|278   |      \genblk1[584].bf  |buffer_slice_537      |    72|
|279   |      \genblk1[585].bf  |buffer_slice_538      |    72|
|280   |      \genblk1[586].bf  |buffer_slice_539      |    72|
|281   |      \genblk1[587].bf  |buffer_slice_540      |    72|
|282   |      \genblk1[588].bf  |buffer_slice_541      |    72|
|283   |      \genblk1[589].bf  |buffer_slice_542      |    72|
|284   |      \genblk1[590].bf  |buffer_slice_544      |    72|
|285   |      \genblk1[591].bf  |buffer_slice_545      |    72|
|286   |      \genblk1[592].bf  |buffer_slice_546      |    72|
|287   |      \genblk1[593].bf  |buffer_slice_547      |    72|
|288   |      \genblk1[594].bf  |buffer_slice_548      |    72|
|289   |      \genblk1[595].bf  |buffer_slice_549      |    72|
|290   |      \genblk1[596].bf  |buffer_slice_550      |    72|
|291   |      \genblk1[597].bf  |buffer_slice_551      |    72|
|292   |      \genblk1[598].bf  |buffer_slice_552      |    72|
|293   |      \genblk1[599].bf  |buffer_slice_553      |    72|
|294   |      \genblk1[600].bf  |buffer_slice_556      |    72|
|295   |      \genblk1[601].bf  |buffer_slice_557      |    72|
|296   |      \genblk1[602].bf  |buffer_slice_558      |    72|
|297   |      \genblk1[603].bf  |buffer_slice_559      |    72|
|298   |      \genblk1[604].bf  |buffer_slice_560      |    72|
|299   |      \genblk1[605].bf  |buffer_slice_561      |    72|
|300   |      \genblk1[606].bf  |buffer_slice_562      |    72|
|301   |      \genblk1[0].bf    |buffer_slice          |    73|
|302   |      \genblk1[10].bf   |buffer_slice_11       |    72|
|303   |      \genblk1[11].bf   |buffer_slice_22       |    72|
|304   |      \genblk1[12].bf   |buffer_slice_33       |    72|
|305   |      \genblk1[13].bf   |buffer_slice_44       |    72|
|306   |      \genblk1[14].bf   |buffer_slice_55       |    72|
|307   |      \genblk1[152].bf  |buffer_slice_58       |    72|
|308   |      \genblk1[153].bf  |buffer_slice_59       |    72|
|309   |      \genblk1[154].bf  |buffer_slice_60       |    72|
|310   |      \genblk1[155].bf  |buffer_slice_61       |    72|
|311   |      \genblk1[156].bf  |buffer_slice_62       |    72|
|312   |      \genblk1[157].bf  |buffer_slice_63       |    72|
|313   |      \genblk1[158].bf  |buffer_slice_64       |    72|
|314   |      \genblk1[159].bf  |buffer_slice_65       |    72|
|315   |      \genblk1[15].bf   |buffer_slice_66       |    72|
|316   |      \genblk1[160].bf  |buffer_slice_67       |    72|
|317   |      \genblk1[161].bf  |buffer_slice_68       |    72|
|318   |      \genblk1[162].bf  |buffer_slice_69       |    72|
|319   |      \genblk1[163].bf  |buffer_slice_70       |    72|
|320   |      \genblk1[164].bf  |buffer_slice_71       |    72|
|321   |      \genblk1[165].bf  |buffer_slice_72       |    72|
|322   |      \genblk1[166].bf  |buffer_slice_73       |    72|
|323   |      \genblk1[167].bf  |buffer_slice_74       |    72|
|324   |      \genblk1[168].bf  |buffer_slice_75       |    72|
|325   |      \genblk1[169].bf  |buffer_slice_76       |    72|
|326   |      \genblk1[16].bf   |buffer_slice_77       |    72|
|327   |      \genblk1[170].bf  |buffer_slice_78       |    72|
|328   |      \genblk1[171].bf  |buffer_slice_79       |    72|
|329   |      \genblk1[172].bf  |buffer_slice_80       |    72|
|330   |      \genblk1[173].bf  |buffer_slice_81       |    72|
|331   |      \genblk1[174].bf  |buffer_slice_82       |    72|
|332   |      \genblk1[175].bf  |buffer_slice_83       |    72|
|333   |      \genblk1[176].bf  |buffer_slice_84       |    72|
|334   |      \genblk1[177].bf  |buffer_slice_85       |    72|
|335   |      \genblk1[178].bf  |buffer_slice_86       |    72|
|336   |      \genblk1[179].bf  |buffer_slice_87       |    72|
|337   |      \genblk1[17].bf   |buffer_slice_88       |    72|
|338   |      \genblk1[180].bf  |buffer_slice_89       |    72|
|339   |      \genblk1[181].bf  |buffer_slice_90       |    72|
|340   |      \genblk1[182].bf  |buffer_slice_91       |    72|
|341   |      \genblk1[183].bf  |buffer_slice_92       |    72|
|342   |      \genblk1[184].bf  |buffer_slice_93       |    72|
|343   |      \genblk1[185].bf  |buffer_slice_94       |    72|
|344   |      \genblk1[186].bf  |buffer_slice_95       |    72|
|345   |      \genblk1[187].bf  |buffer_slice_96       |    72|
|346   |      \genblk1[188].bf  |buffer_slice_97       |    72|
|347   |      \genblk1[189].bf  |buffer_slice_98       |    72|
|348   |      \genblk1[18].bf   |buffer_slice_99       |    72|
|349   |      \genblk1[190].bf  |buffer_slice_100      |    72|
|350   |      \genblk1[191].bf  |buffer_slice_101      |    72|
|351   |      \genblk1[192].bf  |buffer_slice_102      |    72|
|352   |      \genblk1[193].bf  |buffer_slice_103      |    72|
|353   |      \genblk1[194].bf  |buffer_slice_104      |    72|
|354   |      \genblk1[195].bf  |buffer_slice_105      |    72|
|355   |      \genblk1[196].bf  |buffer_slice_106      |    72|
|356   |      \genblk1[197].bf  |buffer_slice_107      |    72|
|357   |      \genblk1[198].bf  |buffer_slice_108      |    72|
|358   |      \genblk1[199].bf  |buffer_slice_109      |    72|
|359   |      \genblk1[19].bf   |buffer_slice_110      |    72|
|360   |      \genblk1[1].bf    |buffer_slice_111      |    72|
|361   |      \genblk1[200].bf  |buffer_slice_112      |    72|
|362   |      \genblk1[201].bf  |buffer_slice_113      |    72|
|363   |      \genblk1[202].bf  |buffer_slice_114      |    72|
|364   |      \genblk1[203].bf  |buffer_slice_115      |    72|
|365   |      \genblk1[204].bf  |buffer_slice_116      |    72|
|366   |      \genblk1[205].bf  |buffer_slice_117      |    72|
|367   |      \genblk1[206].bf  |buffer_slice_118      |    72|
|368   |      \genblk1[207].bf  |buffer_slice_119      |    72|
|369   |      \genblk1[208].bf  |buffer_slice_120      |    72|
|370   |      \genblk1[209].bf  |buffer_slice_121      |    72|
|371   |      \genblk1[20].bf   |buffer_slice_122      |    72|
|372   |      \genblk1[210].bf  |buffer_slice_123      |    72|
|373   |      \genblk1[211].bf  |buffer_slice_124      |    72|
|374   |      \genblk1[212].bf  |buffer_slice_125      |    72|
|375   |      \genblk1[213].bf  |buffer_slice_126      |    72|
|376   |      \genblk1[214].bf  |buffer_slice_127      |    72|
|377   |      \genblk1[215].bf  |buffer_slice_128      |    72|
|378   |      \genblk1[216].bf  |buffer_slice_129      |    72|
|379   |      \genblk1[217].bf  |buffer_slice_130      |    72|
|380   |      \genblk1[218].bf  |buffer_slice_131      |    72|
|381   |      \genblk1[219].bf  |buffer_slice_132      |    72|
|382   |      \genblk1[21].bf   |buffer_slice_133      |    72|
|383   |      \genblk1[220].bf  |buffer_slice_134      |    72|
|384   |      \genblk1[221].bf  |buffer_slice_135      |    72|
|385   |      \genblk1[222].bf  |buffer_slice_136      |    72|
|386   |      \genblk1[223].bf  |buffer_slice_137      |    72|
|387   |      \genblk1[224].bf  |buffer_slice_138      |    72|
|388   |      \genblk1[225].bf  |buffer_slice_139      |    72|
|389   |      \genblk1[226].bf  |buffer_slice_140      |    72|
|390   |      \genblk1[227].bf  |buffer_slice_141      |    72|
|391   |      \genblk1[228].bf  |buffer_slice_142      |    72|
|392   |      \genblk1[229].bf  |buffer_slice_143      |    72|
|393   |      \genblk1[22].bf   |buffer_slice_144      |    72|
|394   |      \genblk1[230].bf  |buffer_slice_145      |    72|
|395   |      \genblk1[231].bf  |buffer_slice_146      |    72|
|396   |      \genblk1[232].bf  |buffer_slice_147      |    73|
|397   |      \genblk1[233].bf  |buffer_slice_148      |    72|
|398   |      \genblk1[234].bf  |buffer_slice_149      |    72|
|399   |      \genblk1[235].bf  |buffer_slice_150      |    72|
|400   |      \genblk1[236].bf  |buffer_slice_151      |    72|
|401   |      \genblk1[237].bf  |buffer_slice_152      |    72|
|402   |      \genblk1[238].bf  |buffer_slice_153      |    72|
|403   |      \genblk1[239].bf  |buffer_slice_154      |    72|
|404   |      \genblk1[23].bf   |buffer_slice_155      |    72|
|405   |      \genblk1[240].bf  |buffer_slice_156      |    72|
|406   |      \genblk1[241].bf  |buffer_slice_157      |    72|
|407   |      \genblk1[242].bf  |buffer_slice_158      |    72|
|408   |      \genblk1[243].bf  |buffer_slice_159      |    72|
|409   |      \genblk1[244].bf  |buffer_slice_160      |    72|
|410   |      \genblk1[245].bf  |buffer_slice_161      |    72|
|411   |      \genblk1[246].bf  |buffer_slice_162      |    72|
|412   |      \genblk1[247].bf  |buffer_slice_163      |    72|
|413   |      \genblk1[248].bf  |buffer_slice_164      |    72|
|414   |      \genblk1[249].bf  |buffer_slice_165      |    72|
|415   |      \genblk1[24].bf   |buffer_slice_166      |    72|
|416   |      \genblk1[250].bf  |buffer_slice_167      |    72|
|417   |      \genblk1[251].bf  |buffer_slice_168      |    72|
|418   |      \genblk1[252].bf  |buffer_slice_169      |    72|
|419   |      \genblk1[253].bf  |buffer_slice_170      |    72|
|420   |      \genblk1[254].bf  |buffer_slice_171      |    72|
|421   |      \genblk1[255].bf  |buffer_slice_172      |    72|
|422   |      \genblk1[256].bf  |buffer_slice_173      |    72|
|423   |      \genblk1[257].bf  |buffer_slice_174      |    72|
|424   |      \genblk1[258].bf  |buffer_slice_175      |    72|
|425   |      \genblk1[259].bf  |buffer_slice_176      |    72|
|426   |      \genblk1[25].bf   |buffer_slice_177      |    72|
|427   |      \genblk1[260].bf  |buffer_slice_178      |    72|
|428   |      \genblk1[261].bf  |buffer_slice_179      |    72|
|429   |      \genblk1[262].bf  |buffer_slice_180      |    72|
|430   |      \genblk1[263].bf  |buffer_slice_181      |    72|
|431   |      \genblk1[264].bf  |buffer_slice_182      |    72|
|432   |      \genblk1[265].bf  |buffer_slice_183      |    72|
|433   |      \genblk1[266].bf  |buffer_slice_184      |    72|
|434   |      \genblk1[267].bf  |buffer_slice_185      |    72|
|435   |      \genblk1[268].bf  |buffer_slice_186      |    72|
|436   |      \genblk1[269].bf  |buffer_slice_187      |    72|
|437   |      \genblk1[26].bf   |buffer_slice_188      |    72|
|438   |      \genblk1[270].bf  |buffer_slice_189      |    72|
|439   |      \genblk1[271].bf  |buffer_slice_190      |    72|
|440   |      \genblk1[272].bf  |buffer_slice_191      |    72|
|441   |      \genblk1[273].bf  |buffer_slice_192      |    72|
|442   |      \genblk1[274].bf  |buffer_slice_193      |    72|
|443   |      \genblk1[275].bf  |buffer_slice_194      |    72|
|444   |      \genblk1[276].bf  |buffer_slice_195      |    72|
|445   |      \genblk1[277].bf  |buffer_slice_196      |    72|
|446   |      \genblk1[278].bf  |buffer_slice_197      |    72|
|447   |      \genblk1[279].bf  |buffer_slice_198      |    72|
|448   |      \genblk1[27].bf   |buffer_slice_199      |    72|
|449   |      \genblk1[280].bf  |buffer_slice_200      |    72|
|450   |      \genblk1[281].bf  |buffer_slice_201      |    72|
|451   |      \genblk1[282].bf  |buffer_slice_202      |    72|
|452   |      \genblk1[283].bf  |buffer_slice_203      |    72|
|453   |      \genblk1[284].bf  |buffer_slice_204      |    72|
|454   |      \genblk1[285].bf  |buffer_slice_205      |    72|
|455   |      \genblk1[286].bf  |buffer_slice_206      |    72|
|456   |      \genblk1[287].bf  |buffer_slice_207      |    72|
|457   |      \genblk1[288].bf  |buffer_slice_208      |    72|
|458   |      \genblk1[289].bf  |buffer_slice_209      |    72|
|459   |      \genblk1[28].bf   |buffer_slice_210      |    72|
|460   |      \genblk1[290].bf  |buffer_slice_211      |    72|
|461   |      \genblk1[291].bf  |buffer_slice_212      |    72|
|462   |      \genblk1[292].bf  |buffer_slice_213      |    72|
|463   |      \genblk1[293].bf  |buffer_slice_214      |    72|
|464   |      \genblk1[294].bf  |buffer_slice_215      |    72|
|465   |      \genblk1[295].bf  |buffer_slice_216      |    72|
|466   |      \genblk1[296].bf  |buffer_slice_217      |    72|
|467   |      \genblk1[297].bf  |buffer_slice_218      |    72|
|468   |      \genblk1[298].bf  |buffer_slice_219      |    72|
|469   |      \genblk1[299].bf  |buffer_slice_220      |    72|
|470   |      \genblk1[29].bf   |buffer_slice_221      |    72|
|471   |      \genblk1[2].bf    |buffer_slice_222      |    72|
|472   |      \genblk1[300].bf  |buffer_slice_223      |    72|
|473   |      \genblk1[301].bf  |buffer_slice_224      |    72|
|474   |      \genblk1[302].bf  |buffer_slice_225      |    72|
|475   |      \genblk1[303].bf  |buffer_slice_226      |    72|
|476   |      \genblk1[304].bf  |buffer_slice_227      |    72|
|477   |      \genblk1[305].bf  |buffer_slice_228      |    72|
|478   |      \genblk1[306].bf  |buffer_slice_229      |    72|
|479   |      \genblk1[307].bf  |buffer_slice_230      |    72|
|480   |      \genblk1[308].bf  |buffer_slice_231      |    72|
|481   |      \genblk1[309].bf  |buffer_slice_232      |    72|
|482   |      \genblk1[30].bf   |buffer_slice_233      |    72|
|483   |      \genblk1[310].bf  |buffer_slice_234      |    72|
|484   |      \genblk1[311].bf  |buffer_slice_235      |    72|
|485   |      \genblk1[312].bf  |buffer_slice_236      |    72|
|486   |      \genblk1[313].bf  |buffer_slice_237      |    72|
|487   |      \genblk1[314].bf  |buffer_slice_238      |    72|
|488   |      \genblk1[315].bf  |buffer_slice_239      |    72|
|489   |      \genblk1[316].bf  |buffer_slice_240      |    72|
|490   |      \genblk1[317].bf  |buffer_slice_241      |    72|
|491   |      \genblk1[318].bf  |buffer_slice_242      |    72|
|492   |      \genblk1[319].bf  |buffer_slice_243      |    72|
|493   |      \genblk1[31].bf   |buffer_slice_244      |    72|
|494   |      \genblk1[320].bf  |buffer_slice_245      |    72|
|495   |      \genblk1[321].bf  |buffer_slice_246      |    72|
|496   |      \genblk1[322].bf  |buffer_slice_247      |    72|
|497   |      \genblk1[323].bf  |buffer_slice_248      |    72|
|498   |      \genblk1[324].bf  |buffer_slice_249      |    72|
|499   |      \genblk1[325].bf  |buffer_slice_250      |    73|
|500   |      \genblk1[326].bf  |buffer_slice_251      |    73|
|501   |      \genblk1[327].bf  |buffer_slice_252      |    72|
|502   |      \genblk1[328].bf  |buffer_slice_253      |    72|
|503   |      \genblk1[329].bf  |buffer_slice_254      |    72|
|504   |      \genblk1[32].bf   |buffer_slice_255      |    72|
|505   |      \genblk1[330].bf  |buffer_slice_256      |    72|
|506   |      \genblk1[331].bf  |buffer_slice_257      |    72|
|507   |      \genblk1[332].bf  |buffer_slice_258      |    72|
|508   |      \genblk1[333].bf  |buffer_slice_259      |    72|
|509   |      \genblk1[334].bf  |buffer_slice_260      |    72|
|510   |      \genblk1[335].bf  |buffer_slice_261      |    72|
|511   |      \genblk1[336].bf  |buffer_slice_262      |    72|
|512   |      \genblk1[337].bf  |buffer_slice_263      |    72|
|513   |      \genblk1[338].bf  |buffer_slice_264      |    72|
|514   |      \genblk1[339].bf  |buffer_slice_265      |    72|
|515   |      \genblk1[33].bf   |buffer_slice_266      |    73|
|516   |      \genblk1[340].bf  |buffer_slice_267      |    72|
|517   |      \genblk1[341].bf  |buffer_slice_268      |    72|
|518   |      \genblk1[342].bf  |buffer_slice_269      |    72|
|519   |      \genblk1[343].bf  |buffer_slice_270      |    72|
|520   |      \genblk1[344].bf  |buffer_slice_271      |    72|
|521   |      \genblk1[345].bf  |buffer_slice_272      |    72|
|522   |      \genblk1[346].bf  |buffer_slice_273      |    72|
|523   |      \genblk1[347].bf  |buffer_slice_274      |    72|
|524   |      \genblk1[348].bf  |buffer_slice_275      |    72|
|525   |      \genblk1[349].bf  |buffer_slice_276      |    72|
|526   |      \genblk1[34].bf   |buffer_slice_277      |    73|
|527   |      \genblk1[350].bf  |buffer_slice_278      |    72|
|528   |      \genblk1[351].bf  |buffer_slice_279      |    72|
|529   |      \genblk1[352].bf  |buffer_slice_280      |    72|
|530   |      \genblk1[353].bf  |buffer_slice_281      |    72|
|531   |      \genblk1[354].bf  |buffer_slice_282      |    72|
|532   |      \genblk1[355].bf  |buffer_slice_283      |    72|
|533   |      \genblk1[356].bf  |buffer_slice_284      |    72|
|534   |      \genblk1[357].bf  |buffer_slice_285      |    72|
|535   |      \genblk1[358].bf  |buffer_slice_286      |    72|
|536   |      \genblk1[359].bf  |buffer_slice_287      |    72|
|537   |      \genblk1[35].bf   |buffer_slice_288      |    73|
|538   |      \genblk1[360].bf  |buffer_slice_289      |    72|
|539   |      \genblk1[361].bf  |buffer_slice_290      |    72|
|540   |      \genblk1[362].bf  |buffer_slice_291      |    72|
|541   |      \genblk1[363].bf  |buffer_slice_292      |    72|
|542   |      \genblk1[364].bf  |buffer_slice_293      |    72|
|543   |      \genblk1[365].bf  |buffer_slice_294      |    72|
|544   |      \genblk1[366].bf  |buffer_slice_295      |    72|
|545   |      \genblk1[367].bf  |buffer_slice_296      |    72|
|546   |      \genblk1[368].bf  |buffer_slice_297      |    72|
|547   |      \genblk1[369].bf  |buffer_slice_298      |    73|
|548   |      \genblk1[36].bf   |buffer_slice_299      |    72|
|549   |      \genblk1[370].bf  |buffer_slice_300      |    72|
|550   |      \genblk1[371].bf  |buffer_slice_301      |    72|
|551   |      \genblk1[372].bf  |buffer_slice_302      |    72|
|552   |      \genblk1[373].bf  |buffer_slice_303      |    72|
|553   |      \genblk1[374].bf  |buffer_slice_304      |    72|
|554   |      \genblk1[375].bf  |buffer_slice_305      |    72|
|555   |      \genblk1[376].bf  |buffer_slice_306      |    73|
|556   |      \genblk1[377].bf  |buffer_slice_307      |    72|
|557   |      \genblk1[378].bf  |buffer_slice_308      |    72|
|558   |      \genblk1[379].bf  |buffer_slice_309      |    72|
|559   |      \genblk1[37].bf   |buffer_slice_310      |    73|
|560   |      \genblk1[380].bf  |buffer_slice_311      |    73|
|561   |      \genblk1[381].bf  |buffer_slice_312      |    73|
|562   |      \genblk1[382].bf  |buffer_slice_313      |    72|
|563   |      \genblk1[383].bf  |buffer_slice_314      |    73|
|564   |      \genblk1[384].bf  |buffer_slice_315      |    72|
|565   |      \genblk1[385].bf  |buffer_slice_316      |    72|
|566   |      \genblk1[386].bf  |buffer_slice_317      |    72|
|567   |      \genblk1[387].bf  |buffer_slice_318      |    72|
|568   |      \genblk1[388].bf  |buffer_slice_319      |    72|
|569   |      \genblk1[389].bf  |buffer_slice_320      |    72|
|570   |      \genblk1[38].bf   |buffer_slice_321      |    73|
|571   |      \genblk1[390].bf  |buffer_slice_322      |    72|
|572   |      \genblk1[391].bf  |buffer_slice_323      |    72|
|573   |      \genblk1[392].bf  |buffer_slice_324      |    72|
|574   |      \genblk1[393].bf  |buffer_slice_325      |    72|
|575   |      \genblk1[394].bf  |buffer_slice_326      |    72|
|576   |      \genblk1[395].bf  |buffer_slice_327      |    72|
|577   |      \genblk1[396].bf  |buffer_slice_328      |    72|
|578   |      \genblk1[397].bf  |buffer_slice_329      |    72|
|579   |      \genblk1[39].bf   |buffer_slice_332      |    73|
|580   |      \genblk1[3].bf    |buffer_slice_333      |    72|
|581   |      \genblk1[40].bf   |buffer_slice_344      |    72|
|582   |      \genblk1[41].bf   |buffer_slice_355      |    72|
|583   |      \genblk1[42].bf   |buffer_slice_366      |    72|
|584   |      \genblk1[43].bf   |buffer_slice_377      |    72|
|585   |      \genblk1[44].bf   |buffer_slice_388      |    72|
|586   |      \genblk1[45].bf   |buffer_slice_399      |    72|
|587   |      \genblk1[467].bf  |buffer_slice_407      |    72|
|588   |      \genblk1[46].bf   |buffer_slice_410      |    72|
|589   |      \genblk1[47].bf   |buffer_slice_421      |    72|
|590   |      \genblk1[48].bf   |buffer_slice_432      |    72|
|591   |      \genblk1[49].bf   |buffer_slice_443      |    72|
|592   |      \genblk1[4].bf    |buffer_slice_444      |    73|
|593   |      \genblk1[50].bf   |buffer_slice_455      |    72|
|594   |      \genblk1[51].bf   |buffer_slice_466      |    72|
|595   |      \genblk1[52].bf   |buffer_slice_477      |    72|
|596   |      \genblk1[53].bf   |buffer_slice_488      |    72|
|597   |      \genblk1[54].bf   |buffer_slice_499      |    72|
|598   |      \genblk1[55].bf   |buffer_slice_510      |    72|
|599   |      \genblk1[56].bf   |buffer_slice_521      |    72|
|600   |      \genblk1[57].bf   |buffer_slice_532      |    72|
|601   |      \genblk1[58].bf   |buffer_slice_543      |    72|
|602   |      \genblk1[59].bf   |buffer_slice_554      |    72|
|603   |      \genblk1[5].bf    |buffer_slice_555      |    72|
|604   |      \genblk1[607].bf  |buffer_slice_563      |    73|
|605   |      \genblk1[608].bf  |buffer_slice_564      |    72|
|606   |      \genblk1[609].bf  |buffer_slice_565      |    72|
|607   |      \genblk1[60].bf   |buffer_slice_566      |    72|
|608   |      \genblk1[610].bf  |buffer_slice_567      |    72|
|609   |      \genblk1[611].bf  |buffer_slice_568      |    72|
|610   |      \genblk1[612].bf  |buffer_slice_569      |    72|
|611   |      \genblk1[613].bf  |buffer_slice_570      |    72|
|612   |      \genblk1[614].bf  |buffer_slice_571      |    72|
|613   |      \genblk1[615].bf  |buffer_slice_572      |    72|
|614   |      \genblk1[616].bf  |buffer_slice_573      |    72|
|615   |      \genblk1[617].bf  |buffer_slice_574      |    72|
|616   |      \genblk1[618].bf  |buffer_slice_575      |    72|
|617   |      \genblk1[619].bf  |buffer_slice_576      |    72|
|618   |      \genblk1[61].bf   |buffer_slice_577      |    72|
|619   |      \genblk1[620].bf  |buffer_slice_578      |    72|
|620   |      \genblk1[621].bf  |buffer_slice_579      |    72|
|621   |      \genblk1[622].bf  |buffer_slice_580      |    72|
|622   |      \genblk1[623].bf  |buffer_slice_581      |    72|
|623   |      \genblk1[624].bf  |buffer_slice_582      |    72|
|624   |      \genblk1[625].bf  |buffer_slice_583      |    72|
|625   |      \genblk1[626].bf  |buffer_slice_584      |    72|
|626   |      \genblk1[627].bf  |buffer_slice_585      |    72|
|627   |      \genblk1[628].bf  |buffer_slice_586      |    72|
|628   |      \genblk1[629].bf  |buffer_slice_587      |    72|
|629   |      \genblk1[62].bf   |buffer_slice_588      |    72|
|630   |      \genblk1[630].bf  |buffer_slice_589      |    72|
|631   |      \genblk1[631].bf  |buffer_slice_590      |    72|
|632   |      \genblk1[632].bf  |buffer_slice_591      |    72|
|633   |      \genblk1[633].bf  |buffer_slice_592      |    72|
|634   |      \genblk1[634].bf  |buffer_slice_593      |    72|
|635   |      \genblk1[635].bf  |buffer_slice_594      |    73|
|636   |      \genblk1[636].bf  |buffer_slice_595      |    72|
|637   |      \genblk1[637].bf  |buffer_slice_596      |    73|
|638   |      \genblk1[638].bf  |buffer_slice_597      |    73|
|639   |      \genblk1[639].bf  |buffer_slice_598      |    72|
|640   |      \genblk1[63].bf   |buffer_slice_599      |    72|
|641   |      \genblk1[64].bf   |buffer_slice_600      |    72|
|642   |      \genblk1[65].bf   |buffer_slice_601      |    72|
|643   |      \genblk1[66].bf   |buffer_slice_602      |    72|
|644   |      \genblk1[67].bf   |buffer_slice_603      |    72|
|645   |      \genblk1[68].bf   |buffer_slice_604      |    72|
|646   |      \genblk1[69].bf   |buffer_slice_605      |    72|
|647   |      \genblk1[6].bf    |buffer_slice_606      |    72|
|648   |      \genblk1[70].bf   |buffer_slice_607      |    72|
|649   |      \genblk1[71].bf   |buffer_slice_608      |    72|
|650   |      \genblk1[72].bf   |buffer_slice_609      |    72|
|651   |      \genblk1[7].bf    |buffer_slice_617      |    72|
|652   |      \genblk1[8].bf    |buffer_slice_628      |    72|
|653   |      \genblk1[9].bf    |buffer_slice_639      |    72|
|654   |    pg0                 |pulse_gen             |    12|
|655   |    pg1                 |pulse_gen_0           |  1304|
|656   |  mmcm0                 |mmcm_24MHz            |     4|
|657   |  ssd                   |sev_seg_driver        |    49|
|658   |  vga0                  |vga                   |   120|
|659   |    vga_controller      |vga_controller_640_60 |   100|
+------+------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:56 ; elapsed = 00:05:03 . Memory (MB): peak = 1753.938 ; gain = 1111.605
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:15 ; elapsed = 00:04:30 . Memory (MB): peak = 1753.938 ; gain = 306.133
Synthesis Optimization Complete : Time (s): cpu = 00:04:56 ; elapsed = 00:05:04 . Memory (MB): peak = 1753.938 ; gain = 1111.605
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7914 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1753.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 31 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  LD => LDCE: 30 instances

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:23 ; elapsed = 00:05:34 . Memory (MB): peak = 1753.938 ; gain = 1368.641
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1753.938 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/wkrska/Downloads/Local Labs/EC551_Project/final_project/final_project.runs/synth_1/top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1753.938 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  6 07:10:34 2022...
