// Seed: 999518264
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input tri id_2,
    output uwire id_3,
    input wor id_4,
    input tri1 id_5,
    output supply0 id_6,
    output uwire id_7,
    input tri0 id_8,
    output uwire id_9,
    output wor id_10,
    output tri id_11,
    input wand id_12,
    output tri0 id_13,
    output tri id_14,
    output wor id_15,
    input supply1 id_16,
    output supply0 id_17,
    input supply0 id_18,
    output tri1 id_19,
    input supply0 id_20,
    output tri id_21,
    input tri1 id_22
);
  assign id_13 = 1'b0;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    output supply1 id_2,
    output tri0 id_3,
    input tri1 id_4
);
  assign id_3 = id_0;
  assign id_2 = 1'b0;
  module_0(
      id_0,
      id_0,
      id_4,
      id_3,
      id_0,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_4,
      id_3,
      id_3,
      id_2,
      id_1,
      id_3,
      id_0,
      id_2,
      id_4,
      id_3,
      id_4
  ); id_6(
      .id_0(), .id_1(id_2), .id_2(id_0)
  );
endmodule
