#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001870400d8c0 .scope module, "SMControlTest" "SMControlTest" 2 23;
 .timescale -9 -10;
P_0000018703fe3460 .param/l "NUM_BITS" 0 2 24, +C4<00000000000000000000000000001110>;
P_0000018703fe3498 .param/l "STATE_WIDTH" 0 2 25, +C4<00000000000000000000000000000101>;
v000001870401fea0_0 .var "clk", 0 0;
v00000187040825b0_0 .net "done", 0 0, v0000018703fe32d0_0;  1 drivers
v0000018704082ab0_0 .var "errors", 7 0;
v0000018704082fb0_0 .net "mdld", 0 0, v0000018703fcbb80_0;  1 drivers
v0000018704082f10_0 .var "mr", 13 0;
v0000018704082c90_0 .net "mrld", 0 0, v0000018703fca8d0_0;  1 drivers
v0000018704082830_0 .var/i "multiplier", 31 0;
v0000018704082bf0_0 .net "n", 4 0, v000001870400d530_0;  1 drivers
v00000187040828d0_0 .var "reset_state", 4 0;
v0000018704082790_0 .var/i "rs", 31 0;
v00000187040820b0_0 .net "rsclear", 0 0, v0000018704011d00_0;  1 drivers
v0000018704082b50_0 .net "rsload", 0 0, v0000018704011da0_0;  1 drivers
v0000018704082970_0 .net "rsshr", 0 0, v000001870401fc20_0;  1 drivers
v0000018704082510_0 .var "rst", 0 0;
v0000018704082150_0 .net "s", 4 0, v000001870401fd60_0;  1 drivers
v0000018704082650_0 .var/i "st", 31 0;
v0000018704082a10_0 .var "start", 0 0;
S_0000018704011ad0 .scope module, "SMControl" "MultiplierControl" 2 56, 3 6 0, S_000001870400d8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "reset_state";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "start";
    .port_info 4 /INPUT 14 "mr";
    .port_info 5 /OUTPUT 1 "rsload";
    .port_info 6 /OUTPUT 1 "rsclear";
    .port_info 7 /OUTPUT 1 "rsshr";
    .port_info 8 /OUTPUT 1 "mrld";
    .port_info 9 /OUTPUT 1 "mdld";
    .port_info 10 /OUTPUT 5 "s";
    .port_info 11 /OUTPUT 5 "n";
    .port_info 12 /OUTPUT 1 "done";
P_0000018704006700 .param/l "STATE_END" 1 3 40, +C4<00000000000000000000000000000000000000000000000000000000000011110>;
P_0000018704006738 .param/l "STATE_NOTSTART" 1 3 38, C4<0000>;
P_0000018704006770 .param/l "STATE_START" 1 3 39, C4<0001>;
P_00000187040067a8 .param/l "STATE_WIDTH" 0 3 8, +C4<00000000000000000000000000000101>;
P_00000187040067e0 .param/l "WIDTH" 0 3 7, +C4<00000000000000000000000000001110>;
v000001870400d130_0 .net "clk", 0 0, v000001870401fea0_0;  1 drivers
v0000018703fe32d0_0 .var "done", 0 0;
v0000018703fcbb80_0 .var "mdld", 0 0;
v000001870400da50_0 .net "mr", 13 0, v0000018704082f10_0;  1 drivers
v0000018703fca8d0_0 .var "mrld", 0 0;
v000001870400d530_0 .var "n", 4 0;
v0000018704011c60_0 .net "reset_state", 4 0, v00000187040828d0_0;  1 drivers
v0000018704011d00_0 .var "rsclear", 0 0;
v0000018704011da0_0 .var "rsload", 0 0;
v000001870401fc20_0 .var "rsshr", 0 0;
v000001870401fcc0_0 .net "rst", 0 0, v0000018704082510_0;  1 drivers
v000001870401fd60_0 .var "s", 4 0;
v000001870401fe00_0 .net "start", 0 0, v0000018704082a10_0;  1 drivers
E_000001870400e720 .event posedge, v000001870400d130_0;
E_000001870400ebe0 .event anyedge, v000001870401fd60_0, v000001870401fe00_0, v000001870400da50_0;
E_000001870400e9a0 .event anyedge, v000001870401fd60_0;
    .scope S_0000018704011ad0;
T_0 ;
    %wait E_000001870400e9a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018703fcbb80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018703fca8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018704011da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018704011d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001870401fc20_0, 0, 1;
    %load/vec4 v000001870401fd60_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_0.0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001870401fd60_0;
    %cmpi/e 1, 0, 5;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018703fcbb80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018703fca8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018704011d00_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001870401fd60_0;
    %pad/u 65;
    %cmpi/e 30, 0, 65;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001870401fc20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018703fe32d0_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000001870401fd60_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018704011da0_0, 0, 1;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001870401fc20_0, 0, 1;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000018704011ad0;
T_1 ;
    %wait E_000001870400ebe0;
    %load/vec4 v000001870401fd60_0;
    %store/vec4 v000001870400d530_0, 0, 5;
    %load/vec4 v000001870401fd60_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000001870401fe00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001870400d530_0, 0, 5;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001870400d530_0, 0, 5;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001870401fd60_0;
    %cmpi/e 1, 0, 5;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v000001870401fd60_0;
    %addi 1, 0, 5;
    %store/vec4 v000001870400d530_0, 0, 5;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000001870401fd60_0;
    %pad/u 65;
    %cmpi/e 30, 0, 65;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001870400d530_0, 0, 5;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v000001870401fd60_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v000001870401fd60_0;
    %addi 1, 0, 5;
    %store/vec4 v000001870400d530_0, 0, 5;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v000001870400da50_0;
    %load/vec4 v000001870401fd60_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %subi 1, 0, 32;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v000001870401fd60_0;
    %addi 1, 0, 5;
    %store/vec4 v000001870400d530_0, 0, 5;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v000001870401fd60_0;
    %addi 2, 0, 5;
    %store/vec4 v000001870400d530_0, 0, 5;
T_1.11 ;
T_1.9 ;
T_1.7 ;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000018704011ad0;
T_2 ;
    %wait E_000001870400e720;
    %load/vec4 v000001870401fcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000018704011c60_0;
    %assign/vec4 v000001870401fd60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001870400d530_0;
    %assign/vec4 v000001870401fd60_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001870400d8c0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001870401fea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018704082510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018704082a10_0, 0, 1;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0000018704082f10_0, 0, 14;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000187040828d0_0, 0, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018704082ab0_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_000001870400d8c0;
T_4 ;
    %vpi_call 2 49 "$dumpfile", "SMTTInputTimingBF.vcd" {0 0 0};
    %vpi_call 2 50 "$dumpvars" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001870400d8c0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018704082790_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000018704082790_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %vpi_call 2 91 "$display", "\012Test with rs = %b", v0000018704082790_0 {0 0 0};
    %vpi_call 2 92 "$display", "Setting %s to %s...", "reset_state", "rs" {0 0 0};
    %delay 10, 0;
    %load/vec4 v0000018704082790_0;
    %pad/s 5;
    %store/vec4 v00000187040828d0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018704082830_0, 0, 32;
T_5.2 ;
    %load/vec4 v0000018704082830_0;
    %cmpi/s 16383, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.3, 5;
    %vpi_call 2 97 "$display", "\012MULTIPLIER = %b", v0000018704082830_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018704082650_0, 0, 32;
T_5.4 ;
    %load/vec4 v0000018704082650_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.5, 5;
    %vpi_call 2 101 "$display", "\012START = %b", v0000018704082650_0 {0 0 0};
    %vpi_call 2 103 "$display", "Setting %s to %s...", "mr", "multiplier" {0 0 0};
    %delay 10, 0;
    %load/vec4 v0000018704082830_0;
    %pad/s 14;
    %store/vec4 v0000018704082f10_0, 0, 14;
    %delay 10, 0;
    %vpi_call 2 104 "$display", "Setting %s to %s...", "start", "st" {0 0 0};
    %delay 10, 0;
    %load/vec4 v0000018704082650_0;
    %pad/s 1;
    %store/vec4 v0000018704082a10_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 105 "$display", "Setting %s to %s...", "rst", "1" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018704082510_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 106 "$display", "Pressing uclk..." {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001870401fea0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001870401fea0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 108 "$display", "Setting %s to %s...", "rst", "0" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018704082510_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 109 "$display", "Pressing uclk..." {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001870401fea0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001870401fea0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0000018704082650_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018704082650_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
    %load/vec4 v0000018704082830_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018704082830_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %load/vec4 v00000187040828d0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %vpi_call 2 114 "$display", "\012All states have been tested." {0 0 0};
    %vpi_call 2 115 "$finish" {0 0 0};
T_5.6 ;
    %load/vec4 v0000018704082790_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018704082790_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "SMTTInputTimingBF.t.v";
    "SMControlFig2Bits.v";
