# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 20:50:50  March 24, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		top_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone 10 LP"
set_global_assignment -name DEVICE 10CL010YE144I7G
set_global_assignment -name TOP_LEVEL_ENTITY top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "20:50:50  MARCH 24, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP "-40"
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name DEVICE_FILTER_PACKAGE "ANY QFP"
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 144
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (SystemVerilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "SYSTEMVERILOG HDL" -section_id eda_simulation
set_location_assignment PIN_38 -to DQ0
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to DQ0
set_instance_assignment -name RESERVE_PIN AS_BIDIRECTIONAL -to DQ0
set_location_assignment PIN_39 -to DQ1
set_location_assignment PIN_28 -to DQ15
set_location_assignment PIN_31 -to DQ14
set_location_assignment PIN_42 -to DQ2
set_location_assignment PIN_34 -to DQ13
set_location_assignment PIN_44 -to DQ3
set_location_assignment PIN_33 -to DQ12
set_location_assignment PIN_46 -to DQ4
set_location_assignment PIN_32 -to DQ11
set_location_assignment PIN_49 -to DQ5
set_location_assignment PIN_50 -to DQ10
set_location_assignment PIN_51 -to DQ6
set_location_assignment PIN_52 -to DQ9
set_location_assignment PIN_53 -to DQ7
set_location_assignment PIN_54 -to DQ8
set_location_assignment PIN_65 -to DQML
set_location_assignment PIN_55 -to nWE
set_location_assignment PIN_58 -to DQMH
set_location_assignment PIN_59 -to nCAS
set_location_assignment PIN_43 -to SDRAM_CLK
set_location_assignment PIN_60 -to nRAS
set_location_assignment PIN_80 -to CKE
set_location_assignment PIN_66 -to nCS
set_location_assignment PIN_76 -to A12
set_location_assignment PIN_67 -to BA0
set_location_assignment PIN_75 -to A11
set_location_assignment PIN_68 -to BA1
set_location_assignment PIN_74 -to A9
set_location_assignment PIN_69 -to A10
set_location_assignment PIN_77 -to A8
set_location_assignment PIN_70 -to A0
set_location_assignment PIN_83 -to A7
set_location_assignment PIN_71 -to A1
set_location_assignment PIN_84 -to A6
set_location_assignment PIN_72 -to A2
set_location_assignment PIN_85 -to A5
set_location_assignment PIN_73 -to A3
set_location_assignment PIN_86 -to A4
set_location_assignment PIN_88 -to HSYNC
set_location_assignment PIN_91 -to PIXCLK
set_location_assignment PIN_125 -to QE8
set_location_assignment PIN_124 -to QE9
set_location_assignment PIN_121 -to QE10
set_location_assignment PIN_120 -to QE11
set_location_assignment PIN_119 -to QE12
set_location_assignment PIN_115 -to QE13
set_location_assignment PIN_114 -to QE14
set_location_assignment PIN_113 -to QE15
set_location_assignment PIN_112 -to QE16
set_location_assignment PIN_111 -to QE17
set_location_assignment PIN_106 -to QE18
set_location_assignment PIN_105 -to QE19
set_location_assignment PIN_103 -to QE20
set_location_assignment PIN_100 -to QE21
set_location_assignment PIN_99 -to QE22
set_location_assignment PIN_98 -to QE23
set_location_assignment PIN_136 -to QE0
set_location_assignment PIN_135 -to QE1
set_location_assignment PIN_132 -to QE3
set_location_assignment PIN_129 -to QE4
set_location_assignment PIN_128 -to QE5
set_location_assignment PIN_127 -to QE6
set_location_assignment PIN_126 -to QE7
set_location_assignment PIN_90 -to DE
set_location_assignment PIN_89 -to VSYNC
set_location_assignment PIN_138 -to GSCLK
set_location_assignment PIN_141 -to LAT
set_location_assignment PIN_144 -to SCLK
set_location_assignment PIN_2 -to SDO0
set_location_assignment PIN_1 -to SDO1
set_location_assignment PIN_10 -to SDO6
set_location_assignment PIN_11 -to SDO7
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to DQ1
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to DQ15
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to DQ14
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to DQ2
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to DQ13
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to DQ3
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to DQ12
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to DQ4
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to DQ11
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to DQ5
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to DQ10
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to DQ6
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to DQ9
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to DQ7
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to DQ8
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to DQML
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to nWE
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to DQMH
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to nCAS
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to SDRAM_CLK
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to nRAS
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to CKE
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to nCS
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to A12
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to BA0
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to A11
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to BA1
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to A9
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to A10
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to A8
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to A0
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to A7
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to A1
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to A6
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to A2
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to A5
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to A3
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to A4
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to HSYNC
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to PIXCLK
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to QE8
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to QE9
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to QE10
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to QE11
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to QE12
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to QE13
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to QE14
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to QE15
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to QE16
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to QE17
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to QE18
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to QE19
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to QE20
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to QE21
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to QE22
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to QE23
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to QE0
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to QE1
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to QE3
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to QE4
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to QE5
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to QE6
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to QE7
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to DE
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to VSYNC
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to GSCLK
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to LAT
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to SCLK
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to SDO0
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to SDO1
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to SDO6
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to SDO7
set_instance_assignment -name RESERVE_PIN AS_BIDIRECTIONAL -to DQ1
set_instance_assignment -name RESERVE_PIN AS_BIDIRECTIONAL -to DQ15
set_instance_assignment -name RESERVE_PIN AS_BIDIRECTIONAL -to DQ14
set_instance_assignment -name RESERVE_PIN AS_BIDIRECTIONAL -to DQ2
set_instance_assignment -name RESERVE_PIN AS_BIDIRECTIONAL -to DQ13
set_instance_assignment -name RESERVE_PIN AS_BIDIRECTIONAL -to DQ3
set_instance_assignment -name RESERVE_PIN AS_BIDIRECTIONAL -to DQ12
set_instance_assignment -name RESERVE_PIN AS_BIDIRECTIONAL -to DQ4
set_instance_assignment -name RESERVE_PIN AS_BIDIRECTIONAL -to DQ11
set_instance_assignment -name RESERVE_PIN AS_BIDIRECTIONAL -to DQ5
set_instance_assignment -name RESERVE_PIN AS_BIDIRECTIONAL -to DQ10
set_instance_assignment -name RESERVE_PIN AS_BIDIRECTIONAL -to DQ6
set_instance_assignment -name RESERVE_PIN AS_BIDIRECTIONAL -to DQ9
set_instance_assignment -name RESERVE_PIN AS_BIDIRECTIONAL -to DQ7
set_instance_assignment -name RESERVE_PIN AS_BIDIRECTIONAL -to DQ8
set_instance_assignment -name RESERVE_PIN AS_OUTPUT_DRIVING_AN_UNSPECIFIED_SIGNAL -to DQML
set_instance_assignment -name RESERVE_PIN AS_OUTPUT_DRIVING_AN_UNSPECIFIED_SIGNAL -to nWE
set_instance_assignment -name RESERVE_PIN AS_OUTPUT_DRIVING_AN_UNSPECIFIED_SIGNAL -to DQMH
set_instance_assignment -name RESERVE_PIN AS_OUTPUT_DRIVING_AN_UNSPECIFIED_SIGNAL -to nCAS
set_instance_assignment -name RESERVE_PIN AS_OUTPUT_DRIVING_AN_UNSPECIFIED_SIGNAL -to SDRAM_CLK
set_instance_assignment -name RESERVE_PIN AS_OUTPUT_DRIVING_AN_UNSPECIFIED_SIGNAL -to nRAS
set_instance_assignment -name RESERVE_PIN AS_OUTPUT_DRIVING_AN_UNSPECIFIED_SIGNAL -to CKE
set_instance_assignment -name RESERVE_PIN AS_OUTPUT_DRIVING_AN_UNSPECIFIED_SIGNAL -to nCS
set_instance_assignment -name RESERVE_PIN AS_OUTPUT_DRIVING_AN_UNSPECIFIED_SIGNAL -to A12
set_instance_assignment -name RESERVE_PIN AS_OUTPUT_DRIVING_AN_UNSPECIFIED_SIGNAL -to BA0
set_instance_assignment -name RESERVE_PIN AS_OUTPUT_DRIVING_AN_UNSPECIFIED_SIGNAL -to A11
set_instance_assignment -name RESERVE_PIN AS_OUTPUT_DRIVING_AN_UNSPECIFIED_SIGNAL -to BA1
set_instance_assignment -name RESERVE_PIN AS_OUTPUT_DRIVING_AN_UNSPECIFIED_SIGNAL -to A9
set_instance_assignment -name RESERVE_PIN AS_OUTPUT_DRIVING_AN_UNSPECIFIED_SIGNAL -to A10
set_instance_assignment -name RESERVE_PIN AS_OUTPUT_DRIVING_AN_UNSPECIFIED_SIGNAL -to A8
set_instance_assignment -name RESERVE_PIN AS_OUTPUT_DRIVING_AN_UNSPECIFIED_SIGNAL -to A0
set_instance_assignment -name RESERVE_PIN AS_OUTPUT_DRIVING_AN_UNSPECIFIED_SIGNAL -to A7
set_instance_assignment -name RESERVE_PIN AS_OUTPUT_DRIVING_AN_UNSPECIFIED_SIGNAL -to A1
set_instance_assignment -name RESERVE_PIN AS_OUTPUT_DRIVING_AN_UNSPECIFIED_SIGNAL -to A6
set_instance_assignment -name RESERVE_PIN AS_OUTPUT_DRIVING_AN_UNSPECIFIED_SIGNAL -to A2
set_instance_assignment -name RESERVE_PIN AS_OUTPUT_DRIVING_AN_UNSPECIFIED_SIGNAL -to A5
set_instance_assignment -name RESERVE_PIN AS_OUTPUT_DRIVING_AN_UNSPECIFIED_SIGNAL -to A3
set_instance_assignment -name RESERVE_PIN AS_OUTPUT_DRIVING_AN_UNSPECIFIED_SIGNAL -to A4
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to HSYNC
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to PIXCLK
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to QE8
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to QE9
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to QE10
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to QE11
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to QE12
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to QE13
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to QE14
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to QE15
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to QE16
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to QE17
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to QE18
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to QE19
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to QE20
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to QE21
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to QE22
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to QE23
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to QE0
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to QE1
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to QE3
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to QE4
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to QE5
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to QE6
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to QE7
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to DE
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to VSYNC
set_instance_assignment -name RESERVE_PIN AS_OUTPUT_DRIVING_AN_UNSPECIFIED_SIGNAL -to GSCLK
set_instance_assignment -name RESERVE_PIN AS_OUTPUT_DRIVING_AN_UNSPECIFIED_SIGNAL -to LAT
set_instance_assignment -name RESERVE_PIN AS_OUTPUT_DRIVING_AN_UNSPECIFIED_SIGNAL -to SCLK
set_instance_assignment -name RESERVE_PIN AS_OUTPUT_DRIVING_AN_UNSPECIFIED_SIGNAL -to SDO0
set_instance_assignment -name RESERVE_PIN AS_OUTPUT_DRIVING_AN_UNSPECIFIED_SIGNAL -to SDO1
set_instance_assignment -name RESERVE_PIN AS_OUTPUT_DRIVING_AN_UNSPECIFIED_SIGNAL -to SDO6
set_instance_assignment -name RESERVE_PIN AS_OUTPUT_DRIVING_AN_UNSPECIFIED_SIGNAL -to SDO7
set_global_assignment -name ENABLE_OCT_DONE OFF
set_global_assignment -name ENABLE_CONFIGURATION_PINS OFF
set_global_assignment -name ENABLE_BOOT_SEL_PIN OFF
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.0-V LVTTL"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_location_assignment PIN_24 -to MAG1
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to MAG1
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to MAG1
set_location_assignment PIN_25 -to MAG2
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to MAG2
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to MAG2
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name RESERVE_FLASH_NCE_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to CLK_10M
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to CLK_10M
set_location_assignment PIN_22 -to CLK_10M
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to QE2
set_location_assignment PIN_133 -to QE2
set_location_assignment PIN_6 -to ASDO
set_location_assignment PIN_8 -to AS_NCS
set_location_assignment PIN_12 -to AS_DCLK
set_location_assignment PIN_13 -to AS_DATA0
set_location_assignment PIN_3 -to SDO2
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to SDO2
set_instance_assignment -name RESERVE_PIN AS_OUTPUT_DRIVING_AN_UNSPECIFIED_SIGNAL -to SDO2
set_location_assignment PIN_7 -to SDO3
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to SDO3
set_instance_assignment -name RESERVE_PIN AS_OUTPUT_DRIVING_AN_UNSPECIFIED_SIGNAL -to SDO3
set_location_assignment PIN_23 -to MOSI
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to MOSI
set_location_assignment PIN_87 -to SPI_CS
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to SPI_CS
set_location_assignment PIN_101 -to MISO
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to MISO
set_instance_assignment -name RESERVE_PIN AS_OUTPUT_DRIVING_AN_UNSPECIFIED_SIGNAL -to MISO
set_location_assignment PIN_137 -to SPI_CLK
set_instance_assignment -name RESERVE_PIN AS_INPUT_TRI_STATED -to SPI_CLK
set_location_assignment PIN_143 -to SDO4
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to SDO4
set_instance_assignment -name RESERVE_PIN AS_OUTPUT_DRIVING_AN_UNSPECIFIED_SIGNAL -to SDO4
set_instance_assignment -name IO_STANDARD "3.0-V LVTTL" -to SDO5
set_instance_assignment -name RESERVE_PIN AS_OUTPUT_DRIVING_AN_UNSPECIFIED_SIGNAL -to SDO5
set_location_assignment PIN_142 -to SDO5
set_global_assignment -name SYSTEMVERILOG_FILE top.sv
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top