#include "instructions.inc"
#include "core.inc"

/****************************************
 * BRANCH INSTRUCTIONS                  *
 ****************************************/

function _inst_B (offset)
{
	PARAM_INT (offset);
	setPC (INT (getRegister (REG_PC) + offset));
	return STAT_OK;
}

function _inst_BL (offset)
{
	PARAM_INT (offset);
	setRegister (REG_LR, getPC ());
	setPC (INT (getRegister (REG_PC) + offset));
	return STAT_OK;
}

/****************************************
 * DATA PROCESSING INSTRUCTIONS         *
 ****************************************/

function _inst_DATA (opcode, Rd, Rn, immreg, shift_immreg, shift_type, S)
{
	PARAM_INT (opcode);
	PARAM_INT (Rd);
	PARAM_INT (Rn);
	PARAM_INT (immreg);
	PARAM_INT (shift_immreg);
	PARAM_INT (shift_type);
	PARAM_INT (S);

	var base = 0;
	var operand = 0;
	var shift_operand = 0;

	var cpsr = 0;
	var carry = 0;
	var result = 0;

	/*
	log (
		LOG_ID, 496802,
		LOG_HEX, INT (getPC () - 4),
		LOG_SIGNED, INT (opcode),
		LOG_SIGNED, INT (Rd),
		LOG_SIGNED, INT (Rn),
		LOG_HEX, INT (immreg),
		LOG_HEX, INT (shift_immreg),
		LOG_SIGNED, INT (shift_type),
		LOG_SIGNED, INT (S)
	);
	*/

	base = getRegister (Rn);
	operand = DECODE_IMMEDIATE_REGISTER (immreg);
	shift_operand = DECODE_IMMEDIATE_REGISTER (shift_immreg) & 0xFF;

	cpsr = getCPSR ();
	carry = cpsr & PSR_C;

	switch (S32 (shift_type))
	{
		case SHIFT_TYPE_LOGICAL_LEFT:
			if (S32 (shift_operand) != 0)
			{
				if (S32 (shift_operand) < 32)
				{
					operand = operand << (shift_operand - 1);
					carry = operand & (1 << 31);
					operand = operand << 1;
				}
				else if (S32 (shift_operand) == 32)
				{
					carry = operand & 1;
					operand = 0;
				}
				else
				{
					carry = 0;
					operand = 0;
				}
			}
			break;
		case SHIFT_TYPE_LOGICAL_RIGHT:
			if (S32 (shift_operand) != 0)
			{
				if (S32 (shift_operand) < 32)
				{
					operand = operand >>> (shift_operand - 1);
					carry = operand & 1;
					operand = operand >>> 1;
				}
				else if (S32 (shift_operand) == 32)
				{
					carry = operand & (1 << 31);
					operand = 0;
				}
				else
				{
					carry = 0;
					operand = 0;
				}
			}
			break;
		case SHIFT_TYPE_ROTATE_RIGHT:
			if (S32 (shift_operand) != 0)
			{
				if ((shift_operand & 0x1F) != 0)
					operand = ROTATE_RIGHT (operand, shift_operand & 0x1F);
				carry = operand & (1 << 31);
			}
			break;
		default:
			bail (7536244);
			break;
	}

	switch (S32 (opcode))
	{
		case 0:
		case 8:
			result = base & operand;
			break;
		case 2:
		case 10:
			result = INT (base - operand);
			break;
		case 4:
			result = INT (base + operand);
			break;
		case 9:
			result = base ^ operand;
			break;
		case 12:
			result = base | operand;
			break;
		case 13:
			result = operand;
			break;
		case 14:
			result = base & ~operand;
			break;
		case 15:
			result = ~operand;
			break;
		default:
			bail (928343);
			break;
	}

	if ((S32 (opcode) < 8) | (S32 (opcode) >= 12))
		setRegister (Rd, result);

	if (S)
	{
		if (S32 (Rd) == REG_PC)
		{
			// TODO: potential security problem
			// set CPSR from SPSR and switch modes
			bail (3019203);
		}
		else
		{
			cpsr = getCPSR ();

			switch (S32 (opcode))
			{
				case 0:
				case 8:
				case 9:
				case 13:
					cpsr = 
						(cpsr & 0x1FFFFFFF) |
						(result & (1 << 31)) |
						((S32 (result) == 0) << 30) |
						(!!carry << 29);
					break;
				case 2:
				case 10:
					cpsr =
						(cpsr & 0x0FFFFFFF) |
						(result & (1 << 31)) |
						((S32 (result) == 0) << 30) |
						((U32 (base) >= U32 (operand)) << 29) |
						(((base ^ operand) & (base ^ result)) >> 3) & (1 << 28);
					break;
				case 4:
					cpsr = 
						(cpsr & 0x0FFFFFFF) |
						(result & (1 << 31)) |
						((S32 (result) == 0) << 30) |
						((U32 (result) < U32 (base)) << 29) |
						(((base ^ result) & (operand ^ result)) >> 3) & (1 << 28);
					break;
				default:
					bail (212313);
					break;
			}

			setCPSR (cpsr);
		}
	}

	return STAT_OK;
}

/****************************************
 * STATUS REGISTER ACCESS INSTRUCTIONS  *
 ****************************************/

function _inst_MRS (Rd, R)
{
	PARAM_INT (Rd);
	PARAM_INT (R);

	if (R)
	{
		// UNPREDICTABLE if no SPSR in current mode
		bail (1356316);
	}
	else
	{
		setRegister (Rd, getCPSR ());
	}

	return STAT_OK;
}

function _inst_MSR (immreg, rotamt, R, field_mask)
{
	PARAM_INT (immreg);
	PARAM_INT (rotamt);
	PARAM_INT (R);
	PARAM_INT (field_mask);

#define UnallocMask 0x0FFFFF20
#define UserMask    0xF0000000
#define PrivMask    0x0000000F
#define StateMask   0x0

	var operand = 0;
	var mask = 0;

	operand = DECODE_IMMEDIATE_REGISTER (immreg);
	operand = ROTATE_RIGHT (operand, rotamt);

	mask =
		((field_mask & 1) ? 0x000000FF : 0) |
		((field_mask & 2) ? 0x0000FF00 : 0) |
		((field_mask & 4) ? 0x00FF0000 : 0) |
		((field_mask & 8) ? 0xFF000000 : 0);

	if (R)
	{
		// UNPREDICTABLE if no SPSR in current mode
		mask = mask & (UserMask | PrivMask | StateMask);
		bail (1356315);
	}
	else
	{
		if (isPrivileged ())
			mask = mask & (UserMask | PrivMask);
		else
			mask = mask & UserMask;
		setCPSR ((getCPSR () & ~mask) | (operand & mask));
	}

#undef UnallocMask
#undef UserMask
#undef PrivMask
#undef StateMask

	return STAT_OK;
}

/****************************************
 * LOAD AND STORE INSTRUCTIONS          *
 ****************************************/

function _inst_LDR_STR (L, Rd, Rn, offset_immreg,
	shift_type, shift_amount, P, U, W)
{
	PARAM_INT (L);
	PARAM_INT (Rd);
	PARAM_INT (Rn);
	PARAM_INT (offset_immreg);
	PARAM_INT (shift_type);
	PARAM_INT (shift_amount);
	PARAM_INT (P);
	PARAM_INT (U);
	PARAM_INT (W);

	var offset = 0;
	var address = 0;
	var wbaddress = 0;
	var value = 0;

	offset = DECODE_IMMEDIATE_REGISTER (offset_immreg);
	switch (S32 (shift_type))
	{
		case SHIFT_TYPE_LOGICAL_LEFT:
			offset = offset << shift_amount;
			break;
		default:
			bail (2851087);
			break;
	}

	// calculate addresses
	address = getRegister (Rn);
	if (U)
		wbaddress = INT (address + offset);
	else
		wbaddress = INT (address - offset);
	if (P | W) // not post-indexed
		address = wbaddress;

	// TODO: unaligned access
	if (address & 3)
		bail (9028649);

	// do the access
	if (L)
	{
		// LDR
		value = readWord (address);
		if (memoryError)
			bail (12984); // data abort
		setRegister (Rd, S32 (Rd) == REG_PC ? value & ~3 : value); // mask if PC
	}
	else
	{
		// STR
		value = getRegister (Rd);
		writeWord (address, value);
		if (memoryError)
			bail (12985); // data abort
	}

	// writeback base register only if wbaddress is valid
	if (S32 (!!P) == S32 (!!W))
		setRegister (Rn, wbaddress);

	return STAT_OK;
}

/****************************************
 * LOAD AND STORE MULTIPLE INSTRUCTIONS *
 ****************************************/

function _inst_LDM_STM (L, Rn, register_list, addressing_mode, W)
{
	PARAM_INT (L);
	PARAM_INT (Rn);
	PARAM_INT (register_list);
	PARAM_INT (addressing_mode);
	PARAM_INT (W);

	var origBase = 0;
	var origPC = 0;

	var i = 0;
	var ptr = 0;
	var value = 0;

	origBase = getRegister (Rn);
	origPC = getPC ();

	ptr = origBase;
	if (ptr & 0x03)
		bail (13451701); // unaligned access

	// possible problem: assuming memoryError is STAT_OK on entry
	switch (S32 (addressing_mode))
	{
		case ADDRESSING_MODE_INCREMENT_BEFORE:
			ptr = INT (ptr + 4);
		case ADDRESSING_MODE_INCREMENT_AFTER:
			for (i = 0; S32 (i) < 16; i = INT (i + 1))
			{
				if (register_list & (1 << i))
				{
					if (L)
					{
						value = readWord (ptr);
						if (memoryError)
							break;
						setRegister (i, S32 (i) == REG_PC ? value & ~3 : value); // mask if PC
					}
					else
					{
						value = getRegister (i);
						writeWord (ptr, value);
						if (memoryError)
							break;
					}
					ptr = INT (ptr + 4);
				}
			}
			break;

		case ADDRESSING_MODE_DECREMENT_BEFORE:
			ptr = INT (ptr - 4);
		case ADDRESSING_MODE_DECREMENT_AFTER:
			for (i = 15; S32 (i) >= 0; i = INT (i - 1))
			{
				if (register_list & (1 << i))
				{
					if (L)
					{
						value = readWord (ptr);
						if (memoryError)
							break;
						setRegister (i, S32 (i) == REG_PC ? value & ~3 : value); // mask if PC
					}
					else
					{
						value = getRegister (i);
						writeWord (ptr, value);
						if (memoryError)
							break;
					}
					ptr = INT (ptr - 4);
				}
			}
			break;

		default:
			bail (3258718);
			break;
	}

	if (memoryError)
	{
		// restore to comply with abort model
		setRegister (Rn, origBase);
		setPC (origPC);
		bail (12982);
	}

	if (W)
	{
		switch (S32 (addressing_mode))
		{
			case ADDRESSING_MODE_INCREMENT_BEFORE:
				ptr = INT (ptr - 4);
				break;
			case ADDRESSING_MODE_DECREMENT_BEFORE:
				ptr = INT (ptr + 4);
				break;
		}
		setRegister (Rn, ptr);
	}

	return STAT_OK;
}

/****************************************
 * COPROCESSOR INSTRUCTIONS             *
 ****************************************/

function _inst_MCR (Rd, cp_num, CRn, opcode_1, CRm, opcode_2)
{
	PARAM_INT (Rd);
	PARAM_INT (cp_num);
	PARAM_INT (CRn);
	PARAM_INT (opcode_1);
	PARAM_INT (CRm);
	PARAM_INT (opcode_2);

	if (S32 (cp_num) == 15)
		return cp15_write (CRn, opcode_1, CRm, opcode_2, Rd);

	// for annotation, and if nothing satisfies
	bail (86414);
	return STAT_UND;
}

function _inst_MRC (Rd, cp_num, CRn, opcode_1, CRm, opcode_2)
{
	PARAM_INT (Rd);
	PARAM_INT (cp_num);
	PARAM_INT (CRn);
	PARAM_INT (opcode_1);
	PARAM_INT (CRm);
	PARAM_INT (opcode_2);

	if (S32 (cp_num) == 15)
		return cp15_read (CRn, opcode_1, CRm, opcode_2, Rd);

	// for annotation, and if nothing satisfies
	bail (86414);
	return STAT_UND;
}
