module memory(inout [15:0] in,input [14:0] address,input load,clk);
    reg [15:0] mem [255:0];
	 initial 
		$readmemh("/home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ram.txt",mem);
	 assign in = mem[address];
    always @(posedge clk) begin
        if(load) mem[address]=in;
    end
	 
endmodule