# Day 8: Handheld Halting

## Hardware Simulation Results
Simulation using Icarus Verilog Testbench (`sim/tb.v`).

- **Cycle Count**: Approx 7,140 cycles.
- **Result**: 330786 (Matches Python Ground Truth).


