== Loading device model file 'DDR3_micron_32M_8B_x4_sg125.ini' == 
== Loading system model file 'system.ini' == 
WARNING: UNKNOWN KEY 'DEBUG_TRANS_FLOW' IN INI FILE
===== MemorySystem 0 =====
CH. 0 TOTAL_STORAGE : 2048MB | 1 Ranks | 16 Devices per rank
===== MemorySystem 1 =====
CH. 1 TOTAL_STORAGE : 2048MB | 1 Ranks | 16 Devices per rank
Inserting stop event at cycle 5000ns, 5000000
cpu: 1000 Issued Write (1) for address 0xe5c
DRAMSim2 Clock Frequency =1Hz, CPU Clock Frequency=1Hz
WARNING: address 0xe5c is not aligned to the request size of 64
WARNING: address 0xe5c is not aligned to the request size of 64
WARNING: address 0xe5c is not aligned to the request size of 64
cpu: 999 Issued Read (5) for address 0x56c
cpu: Received MemEvent with command 4 (response to 1, addr 0xe5c) [Time: 60] [1 outstanding requests]
cpu: 998 Issued Read (9) for address 0x90c
cpu: Received MemEvent with command 2 (response to 5, addr 0x56c) [Time: 36] [1 outstanding requests]
cpu: Received MemEvent with command 2 (response to 9, addr 0x90c) [Time: 32] [0 outstanding requests]
cpu: 997 Issued Read (e) for address 0xb0c
cpu: 996 Issued Read (12) for address 0x704
cpu: Received MemEvent with command 2 (response to e, addr 0xb0c) [Time: 40] [1 outstanding requests]
cpu: 995 Issued Read (15) for address 0xf1c
cpu: Received MemEvent with command 2 (response to 12, addr 0x704) [Time: 39] [1 outstanding requests]
cpu: Received MemEvent with command 2 (response to 15, addr 0xf1c) [Time: 25] [0 outstanding requests]
cpu: 994 Issued Read (1a) for address 0x7e0
cpu: Received MemEvent with command 2 (response to 1a, addr 0x7e0) [Time: 40] [0 outstanding requests]
cpu: 993 Issued Read (1e) for address 0x66c
cpu: Received MemEvent with command 2 (response to 1e, addr 0x66c) [Time: 40] [0 outstanding requests]
cpu: 992 Issued Read (22) for address 0x234
cpu: 991 Issued Read (25) for address 0x7c0
cpu: Received MemEvent with command 2 (response to 25, addr 0x7c0) [Time: 4] [1 outstanding requests]
cpu: Received MemEvent with command 2 (response to 22, addr 0x234) [Time: 36] [0 outstanding requests]
cpu: 990 Issued Read (28) for address 0xe8
cpu: Received MemEvent with command 2 (response to 28, addr 0xe8) [Time: 40] [0 outstanding requests]
cpu: 989 Issued Read (2c) for address 0x184
cpu: Received MemEvent with command 2 (response to 2c, addr 0x184) [Time: 40] [0 outstanding requests]
cpu: 988 Issued Read (30) for address 0xbb4
cpu: 987 Issued Write (34) for address 0x92c
cpu: Received MemEvent with command 2 (response to 30, addr 0xbb4) [Time: 40] [1 outstanding requests]
WARNING: address 0x92c is not aligned to the request size of 64
WARNING: address 0x92c is not aligned to the request size of 64
WARNING: address 0x92c is not aligned to the request size of 64
cpu: 986 Issued Read (38) for address 0x25c
cpu: Received MemEvent with command 4 (response to 34, addr 0x92c) [Time: 60] [1 outstanding requests]
cpu: Received MemEvent with command 2 (response to 38, addr 0x25c) [Time: 55] [0 outstanding requests]
cpu: 985 Issued Read (3d) for address 0x104
cpu: Received MemEvent with command 2 (response to 3d, addr 0x104) [Time: 40] [0 outstanding requests]
cpu: 984 Issued Read (41) for address 0x768
cpu: Received MemEvent with command 2 (response to 41, addr 0x768) [Time: 38] [0 outstanding requests]
cpu: 983 Issued Read (45) for address 0xa6c
cpu: Received MemEvent with command 2 (response to 45, addr 0xa6c) [Time: 40] [0 outstanding requests]
cpu: 982 Issued Read (49) for address 0x9b8
cpu: Received MemEvent with command 2 (response to 49, addr 0x9b8) [Time: 40] [0 outstanding requests]
cpu: 981 Issued Read (4d) for address 0xadc
cpu: Received MemEvent with command 2 (response to 4d, addr 0xadc) [Time: 40] [0 outstanding requests]
cpu: 980 Issued Read (51) for address 0x110
cpu: Received MemEvent with command 2 (response to 51, addr 0x110) [Time: 4] [0 outstanding requests]
cpu: 979 Issued Read (53) for address 0xe48
cpu: Received MemEvent with command 2 (response to 53, addr 0xe48) [Time: 4] [0 outstanding requests]
cpu: 978 Issued Read (55) for address 0x17c
cpu: 977 Issued Read (58) for address 0xd64
cpu: Received MemEvent with command 2 (response to 55, addr 0x17c) [Time: 40] [1 outstanding requests]
cpu: Received MemEvent with command 2 (response to 58, addr 0xd64) [Time: 38] [0 outstanding requests]
cpu: 976 Issued Read (5d) for address 0x868
cpu: 975 Issued Read (60) for address 0x570
cpu: Received MemEvent with command 2 (response to 60, addr 0x570) [Time: 4] [1 outstanding requests]
cpu: Received MemEvent with command 2 (response to 5d, addr 0x868) [Time: 40] [0 outstanding requests]
cpu: 974 Issued Read (63) for address 0x450
cpu: Received MemEvent with command 2 (response to 63, addr 0x450) [Time: 40] [0 outstanding requests]
cpu: 973 Issued Read (67) for address 0xe30
cpu: Received MemEvent with command 2 (response to 67, addr 0xe30) [Time: 40] [0 outstanding requests]
cpu: 972 Issued Read (6b) for address 0x974
cpu: Received MemEvent with command 2 (response to 6b, addr 0x974) [Time: 40] [0 outstanding requests]
cpu: 971 Issued Write (6f) for address 0xe68
cpu: Received MemEvent with command 4 (response to 6f, addr 0xe68) [Time: 4] [0 outstanding requests]
cpu: 970 Issued Read (71) for address 0x704
cpu: Received MemEvent with command 2 (response to 71, addr 0x704) [Time: 4] [0 outstanding requests]
cpu: 969 Issued Read (73) for address 0xe2c
cpu: Received MemEvent with command 2 (response to 73, addr 0xe2c) [Time: 4] [0 outstanding requests]
cpu: 968 Issued Read (75) for address 0x864
cpu: Received MemEvent with command 2 (response to 75, addr 0x864) [Time: 4] [0 outstanding requests]
cpu: 967 Issued Write (77) for address 0x7fc
WARNING: address 0x7fc is not aligned to the request size of 64
WARNING: address 0x7fc is not aligned to the request size of 64
WARNING: address 0x7fc is not aligned to the request size of 64
cpu: 966 Issued Read (7b) for address 0x9c
cpu: Received MemEvent with command 4 (response to 77, addr 0x7fc) [Time: 60] [1 outstanding requests]
cpu: Received MemEvent with command 2 (response to 7b, addr 0x9c) [Time: 52] [0 outstanding requests]
cpu: 965 Issued Read (80) for address 0xc10
cpu: Received MemEvent with command 2 (response to 80, addr 0xc10) [Time: 40] [0 outstanding requests]
cpu: 964 Issued Read (84) for address 0xc90
cpu: Received MemEvent with command 2 (response to 84, addr 0xc90) [Time: 40] [0 outstanding requests]
cpu: 963 Issued Read (88) for address 0xca4
cpu: Received MemEvent with command 2 (response to 88, addr 0xca4) [Time: 4] [0 outstanding requests]
cpu: 962 Issued Read (8a) for address 0x748
cpu: Received MemEvent with command 2 (response to 8a, addr 0x748) [Time: 4] [0 outstanding requests]
TrivialCPU cpu Finished after 39 issued reads, 39 returned (4999 clocks)
Number of Pending Requests per Cycle (Binned by 2 Requests)
  [0, 2]  4804
--------------------------------------------------------------------
Name: l1cache
--------------------------------------------------------------------
GetS-IS misses: 26
GetX-SM misses: 2
GetX-IM misses: 1
GetS hits: 35
GetX hits: 4
Total misses: 29
Total hits: 39
Hit Ratio:  57.353%
PutS received: 0
PutM received: 0
PUTS sent due to evictions: 0
PUTM sent due to evictions: 0
PUTM sent due to invalidations: 0
Invalidates recieved that locked due to user atomic lock: 0
Total instructions recieved: 68
Memory requests received (non-coherency related): 39

Simulation is complete, simulated time: 5 us
