Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Del\OneDrive\fpga\altera\Spectrum\DE2_115_SOPC.qsys --synthesis=VERILOG --output-directory=C:\Users\Del\OneDrive\fpga\altera\Spectrum\DE2_115_SOPC\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading Spectrum/DE2_115_SOPC.qsys
Progress: Reading input file
Progress: Adding Coproc_Top_0 [Coproc_Top 1.0]
Progress: Parameterizing module Coproc_Top_0
Progress: Adding c0 [altera_clock_bridge 17.1]
Progress: Parameterizing module c0
Progress: Adding c2 [altera_clock_bridge 17.1]
Progress: Parameterizing module c2
Progress: Adding clk_50 [clock_source 17.1]
Progress: Parameterizing module clk_50
Progress: Adding clock_crossing_io [altera_avalon_mm_clock_crossing_bridge 17.1]
Progress: Parameterizing module clock_crossing_io
Progress: Adding cpu [altera_nios2_gen2 17.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart
Progress: Adding lcd [altera_avalon_lcd_16207 17.1]
Progress: Parameterizing module lcd
Progress: Adding pll [altpll 17.1]
Progress: Parameterizing module pll
Progress: Adding sdram [altera_avalon_new_sdram_controller 17.1]
Progress: Parameterizing module sdram
Progress: Adding sram [TERASIC_SRAM 1.0]
Progress: Parameterizing module sram
Progress: Adding sysid [altera_avalon_sysid_qsys 17.1]
Progress: Parameterizing module sysid
Progress: Adding timer [altera_avalon_timer 17.1]
Progress: Parameterizing module timer
Progress: Adding timer_stamp [altera_avalon_timer 17.1]
Progress: Parameterizing module timer_stamp
Progress: Adding vpg [VGA_NIOS_CTRL 1.0]
Progress: Parameterizing module vpg
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE2_115_SOPC.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: DE2_115_SOPC.lcd: Altera Avalon LCD 16207 will only be supported in Quartus Prime Standard Edition in the future release.
Info: DE2_115_SOPC.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: DE2_115_SOPC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE2_115_SOPC.sysid: Time stamp will be automatically updated when this component is generated.
Warning: DE2_115_SOPC.VGA_NIOS_CTRL: TOP_LEVEL_HDL_MODULE automatically set to VGA_NIOS_CTRL
Info: DE2_115_SOPC: Generating DE2_115_SOPC "DE2_115_SOPC" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7
Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: Coproc_Top_0: "DE2_115_SOPC" instantiated Coproc_Top "Coproc_Top_0"
Info: clock_crossing_io: "DE2_115_SOPC" instantiated altera_avalon_mm_clock_crossing_bridge "clock_crossing_io"
Info: cpu: "DE2_115_SOPC" instantiated altera_nios2_gen2 "cpu"
Info: jtag_uart: Starting RTL generation for module 'DE2_115_SOPC_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE2_115_SOPC_jtag_uart --dir=C:/Users/Del/AppData/Local/Temp/alt7500_3765324477751760656.dir/0008_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Del/AppData/Local/Temp/alt7500_3765324477751760656.dir/0008_jtag_uart_gen//DE2_115_SOPC_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'DE2_115_SOPC_jtag_uart'
Info: jtag_uart: "DE2_115_SOPC" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: lcd: Starting RTL generation for module 'DE2_115_SOPC_lcd'
Info: lcd:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=DE2_115_SOPC_lcd --dir=C:/Users/Del/AppData/Local/Temp/alt7500_3765324477751760656.dir/0009_lcd_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Del/AppData/Local/Temp/alt7500_3765324477751760656.dir/0009_lcd_gen//DE2_115_SOPC_lcd_component_configuration.pl  --do_build_sim=0  ]
Info: lcd: Done RTL generation for module 'DE2_115_SOPC_lcd'
Info: lcd: "DE2_115_SOPC" instantiated altera_avalon_lcd_16207 "lcd"
Info: pll: "DE2_115_SOPC" instantiated altpll "pll"
Info: sdram: Starting RTL generation for module 'DE2_115_SOPC_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE2_115_SOPC_sdram --dir=C:/Users/Del/AppData/Local/Temp/alt7500_3765324477751760656.dir/0012_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Del/AppData/Local/Temp/alt7500_3765324477751760656.dir/0012_sdram_gen//DE2_115_SOPC_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'DE2_115_SOPC_sdram'
Info: sdram: "DE2_115_SOPC" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sram: "DE2_115_SOPC" instantiated TERASIC_SRAM "sram"
Info: sysid: "DE2_115_SOPC" instantiated altera_avalon_sysid_qsys "sysid"
Info: timer: Starting RTL generation for module 'DE2_115_SOPC_timer'
Info: timer:   Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE2_115_SOPC_timer --dir=C:/Users/Del/AppData/Local/Temp/alt7500_3765324477751760656.dir/0015_timer_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Del/AppData/Local/Temp/alt7500_3765324477751760656.dir/0015_timer_gen//DE2_115_SOPC_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'DE2_115_SOPC_timer'
Info: timer: "DE2_115_SOPC" instantiated altera_avalon_timer "timer"
Info: timer_stamp: Starting RTL generation for module 'DE2_115_SOPC_timer_stamp'
Info: timer_stamp:   Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE2_115_SOPC_timer_stamp --dir=C:/Users/Del/AppData/Local/Temp/alt7500_3765324477751760656.dir/0016_timer_stamp_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Del/AppData/Local/Temp/alt7500_3765324477751760656.dir/0016_timer_stamp_gen//DE2_115_SOPC_timer_stamp_component_configuration.pl  --do_build_sim=0  ]
Info: timer_stamp: Done RTL generation for module 'DE2_115_SOPC_timer_stamp'
Info: timer_stamp: "DE2_115_SOPC" instantiated altera_avalon_timer "timer_stamp"
Info: vpg: "DE2_115_SOPC" instantiated VGA_NIOS_CTRL "vpg"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "DE2_115_SOPC" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "DE2_115_SOPC" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "DE2_115_SOPC" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "DE2_115_SOPC" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "DE2_115_SOPC" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'DE2_115_SOPC_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE2_115_SOPC_cpu_cpu --dir=C:/Users/Del/AppData/Local/Temp/alt7500_3765324477751760656.dir/0021_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/Del/AppData/Local/Temp/alt7500_3765324477751760656.dir/0021_cpu_gen//DE2_115_SOPC_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.11.29 20:32:34 (*) Starting Nios II generation
Info: cpu: # 2017.11.29 20:32:34 (*)   Checking for plaintext license.
Info: cpu: # 2017.11.29 20:32:35 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/
Info: cpu: # 2017.11.29 20:32:35 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.11.29 20:32:35 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2017.11.29 20:32:35 (*)   Plaintext license not found.
Info: cpu: # 2017.11.29 20:32:35 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2017.11.29 20:32:36 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/
Info: cpu: # 2017.11.29 20:32:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.11.29 20:32:36 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2017.11.29 20:32:36 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2017.11.29 20:32:36 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.11.29 20:32:36 (*)   Creating all objects for CPU
Info: cpu: # 2017.11.29 20:32:36 (*)     Testbench
Info: cpu: # 2017.11.29 20:32:36 (*)     Instruction decoding
Info: cpu: # 2017.11.29 20:32:36 (*)       Instruction fields
Info: cpu: # 2017.11.29 20:32:36 (*)       Instruction decodes
Info: cpu: # 2017.11.29 20:32:36 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2017.11.29 20:32:37 (*)       Instruction controls
Info: cpu: # 2017.11.29 20:32:37 (*)     Pipeline frontend
Info: cpu: # 2017.11.29 20:32:37 (*)     Pipeline backend
Info: cpu: # 2017.11.29 20:32:39 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.11.29 20:32:41 (*)   Creating encrypted RTL
Info: cpu: # 2017.11.29 20:32:42 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'DE2_115_SOPC_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file C:/Users/Del/OneDrive/fpga/altera/Spectrum/DE2_115_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sram_avalon_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sram_avalon_slave_burst_adapter"
Info: Reusing file C:/Users/Del/OneDrive/fpga/altera/Spectrum/DE2_115_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/Del/OneDrive/fpga/altera/Spectrum/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_demux_007: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_007"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Del/OneDrive/fpga/altera/Spectrum/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Del/OneDrive/fpga/altera/Spectrum/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sram_avalon_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sram_avalon_slave_rsp_width_adapter"
Info: Reusing file C:/Users/Del/OneDrive/fpga/altera/Spectrum/DE2_115_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Del/OneDrive/fpga/altera/Spectrum/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/Del/OneDrive/fpga/altera/Spectrum/DE2_115_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: Reusing file C:/Users/Del/OneDrive/fpga/altera/Spectrum/DE2_115_SOPC/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/Del/OneDrive/fpga/altera/Spectrum/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Del/OneDrive/fpga/altera/Spectrum/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: DE2_115_SOPC: Done "DE2_115_SOPC" with 54 modules, 89 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
