% Written by Eric Crososn
% 2013-09-03
\documentclass{report}
\usepackage[left=.68in,right=.68in,bottom=.58in,top=.58in]{geometry}
\usepackage{paracol}
\usepackage{graphicx}
\usepackage{enumitem}

\newcommand{\cut}{\begin{center} \line(1,0){510} \end{center}}

\begin{document}
\pagestyle{empty}
\setlength\parindent{0pt}

\begin{center}
  \textbf{Eric Crosson} \\
  706 W. 34\textsuperscript{th} \#202 Austin, TX 78705 \\
  (512) 222 - 9052 / esc@ericcrosson.com / www.ericcrosson.com
\end{center}

\textbf{Bachelor of Science} in Computer Engineering at University of Texas
2016

\vspace{1mm}

\textbf{Recent classes} include embedded \& real time operating systems,
embedded systems design, computer architecture

\vspace{1mm}

\textbf{Interested in} automation via software abstraction, GNU/Linux, free
software, LISP, formal verification

\cut{}

\textbf{Extra Curricular Activities}
\begin{itemize}[label=$\circ$]
\item Self-study of functional programming with a strong emphasis on LISP, formal verification with ACL2
\item Founded FIRST Robotics Competition (FRC) team 3529; mentor FTC, FLL, Jr. FLL teams
\end{itemize}

\textbf{Hobbyist programmer, GNU/Linux aficionado, Emacs appreciator}
\begin{itemize}[label=$\circ$]
\item Expertise in LISP, git, Ruby, C/C++, Python, Java, Perl, BASH, asm,
  \LaTeX{}, continuous integration
\item Familiar with Octave, Make, Haskell, HTML, JavaScript, Tcl, VHDL, S.
  Verilog, Ansible, documentation
\end{itemize}

\cut{}

\textbf{Work Experience} \\
\begin{paracol}{2}
  \textbf{ShoreTel- Software Engineer (2012 - 2013)}
  \begin{itemize}[label=$\circ$]
  \item Created IP Phone VNC client and unit test architecture/DSL for firmware
    regression
  \end{itemize}

  \textbf{Intel- Post Silicon Validation (2013 - 2014)}
  \begin{itemize}[label=$\circ$]
  \item Managed tests to determine quality of hardware
  \item Wrote, executed tests to stress hardware components
  \end{itemize}
  
  \textbf{Intel- Pre Silicon Validation (2014 - 2015)}
  \begin{itemize}[label=$\circ$]
  \item Created analysis engine for internal signals of 3\textsuperscript{rd} party RTL
  \item Integrated DHCP model tests against project RTL
  \end{itemize}

  \switchcolumn{}
  \textbf{Centaur Technology- Design Verification (2013)}
  \begin{itemize}[label=$\circ$]
  \item Integrated processor simulation with virtual computer to allow for
    cycle-accurate simulations of presilicon hardware on FPGAs
  \end{itemize}

  \textbf{Centaur Technology- Design Verification (2014)}
  \begin{itemize}[label=$\circ$]
  \item \mbox{Created multicore PSE36/PAE paging test generators}
  \item Designed, implemented true LRU in System Verilog
  \end{itemize}
  
  \textbf{IBM- Cloud Infrastructure Services (2015)}
  \begin{itemize}[label=$\circ$]
  \item Community work with OpenStack
  \item Designed, maintained API controlling production accounts
  \end{itemize}
\end{paracol}

\cut{}

\textbf{Self-motivated projects}
\begin{paracol}{2}

  \begin{itemize}[label=$\circ$]
  \item http://www.github.com/EricCrosson
  \item Programming contests in Java, C++ and z80 asm
  \item Wavelength to RGB conversion with ADC feedback
  \item Founded competitive UIL computer science team (taught C++, Java, Perl)
  \end{itemize}

  \switchcolumn{}
  \begin{itemize}[label=$\circ$]
  \item Static image background extraction
  \item Eye-gaze projection software
  \item Cell-tracking image processing
  \item And much more
  \end{itemize}
\end{paracol}

\textbf{Autodidactic}
\begin{itemize}[label=$\circ$]
\item Seeking knowledge from OpenCourseware, Coursera, edx, and other manuscripts
\item Classes taken: machine learning, neural networks, big data, algorithms II,
  cryptography, hardware security
\end{itemize}

% \cut{}

% Commended as 2011 National Merit Scholar; 4.3 GPA, Summa Cum-Laude. Top 5\% (33/654) of graduating class.

\end{document}
