- `EDA Playground` gives engineers immediate hands-on exposure to simulating and synthesizing SystemVerilog, Verilog, VHDL, C++/SystemC, and other HDLs. All you need is a web browser.
[EDA playground](https://www.edaplayground.com)


- [Intro to verilog](https://web.mit.edu/6.111/www/f2017/handouts/L03_4.pdf)


## LIST OF EXPERIMENTS



1) Verification of Basic gates in behavioural, structural and gate-level modelling.

2) Verification of Half Adder and Half Subtractor, Full Adder & Full Subtractor.

3) Design and verification of 4-bit Binary Adder and Subtractor.

4) Design and verification of 3×8 Decoder and 8×3 Encoder.

5) Design and verification of 4×1 MUX and 1×4 DeMUX.

6) Design and verification of 4-bit Magnitude Comparator.

7) Verification of Latches and Flip-Flops.

8) Design and verification of 4-bit Shift Registers.

9) Design and verification of 4-bit asynchronous counter.

10) Design and verification of 4-bit Synchronous counter.

11) Design and verification of 4-bit Ring and Johnson counter.
