01_1010_0_000_100_001  // LDI R0 1
01_1010_0_001_110_010  // LDI R1 2
01_0000_0_010_000_001  // ADD R2 R0 R1
00_1_010_100__0000001  // ST R2 mem[R4+1]