<html>
<head>
<title>v2c examples</title>
</head>
<body background="../BOldWall26.jpg">
<centre>
<a href="v2c.html"><img src="../LeftSmM.gif" alt="Prev"></a>
<img src="../SpaceM.gif" alt="-">
<img src="../SpaceM.gif" alt="-">
<a href="../index.html"><img src="../X1smM.gif" alt="Home"></a>
<img src="../SpaceM.gif" alt="-">
<img src="../SpaceM.gif" alt="-">
<a href="v2cgram.html"><img src="../RightSmM.gif" alt="Next"></a><p>
<hr>
<h1>V2C: VHDL to C translator</h1>
</centre>
<h2>Example Programs</h2>
<h3>1) COMB1.VHD</h3>

This is a very simple combinatorial circuit:
<pre>

entity comb1 is
port (a, b, c, d, e :in bit;
      out1 :out bit);
end comb1;

architecture behave of comb1 is
 signal f, g, h: bit;
 begin
   h &lt;= a xor f;
   f &lt;= b and c;
   g &lt;= d or e;
   out1 &lt;= g or h;
end behave;

</pre>
The translation is:
<pre>

/* Original file: comb1.vhd
 * Translated by v2c 1.10
 * -c option: combinatorial translation forced
 * Integer size: 16 bits */

void comb1(int in_data[], int out_data[])
{
int _i_=0;
int _cont_;
enum segnale {a, b, c, d, e, out1, f, g, h, _MAX_};
int old[_MAX_];
int new[_MAX_];

new[a] = in_data[0];
new[b] = in_data[1];
new[c] = in_data[2];
new[d] = in_data[3];
new[e] = in_data[4];

for (_i_=0; _i_&lt;_MAX_; _i_++)
    {
    old[_i_]=new[_i_];
    }

do {
   _cont_=0;
   /* Start of Translation */

   new[h]=old[a] ^ old[f];
   new[f]=old[b] &amp; old[c];
   new[g]=old[d] | old[e];
   new[out1]=old[g] | old[h];

   /* End of Translation */
   for (_i_=0; _i_&lt;_MAX_; _i_++)
       {
       if (new[_i_]!=old[_i_]) _cont_=1;
       old[_i_]=new[_i_];
       }
  } while (_cont_);

new[out1] &amp;= 0X01;

out_data[0] = new[out1];
}

</pre>
This is a really simple program and you should have no difficulties in understanding it.
The source is actually translated into the four lines between 'Start' and 'End'; all the rest is needed to interface the procedure with the calling program and to simulate concurrency. What you see is what is actually output from v2c: no additional typing has been made.<p>


<h3>2) COMB2.VHD</h3>
Combinatorial circuit with a process:
<pre>

entity comb2 is
port (in1, in2:in integer;
      sel :in integer range 0 to 3;
      out1 :out integer);
end comb2;

architecture behave of comb2 is
begin
  process (in1, in2, sel)
     begin
        case sel is
          when 0 =&gt; out1 &lt;= in1+in2;
          when 1 =&gt; out1 &lt;= in1-in2;
          when 2 =&gt; out1 &lt;= in1*in2;
          when 3 =&gt; out1 &lt;= 0;
        end case;
     end process;
end behave;

</pre>
This time we use the flag '-s8' to reduce the size of integers, otherwise we could have an overflow.
<pre>

/* Original file: COMB2.VHD
 * Translated by v2c 1.10
 * -c option: combinatorial translation forced
 * Integer size: 8 bits */

void comb2(int in_data[], int out_data[])
{
int _i_=0;
int _cont_;
enum segnale {in1, in2, sel, out1, _MAX_};
int old[_MAX_];
int new[_MAX_];

new[in1] = in_data[0];
new[in2] = in_data[1];
new[sel] = in_data[2];

for (_i_=0; _i_&lt;_MAX_; _i_++)
    {
    old[_i_]=new[_i_];
    }

do {
   _cont_=0;
   /* Start of Translation */

   /* p0: */
   {
      switch (old[sel]) {
         case 0:
            new[out1]=old[in1]+old[in2];
            break;
         case 1:
            new[out1]=old[in1]-old[in2];
            break;
         case 2:
            new[out1]=old[in1]*old[in2];
            break;
         case 3:
            new[out1]=0;
            break;
      }
   }

   /* End of Translation */
   for (_i_=0; _i_&lt;_MAX_; _i_++)
       {
       if (new[_i_]!=old[_i_]) _cont_=1;
       old[_i_]=new[_i_];
       }
   } while (_cont_);

new[out1] &amp;= 0XFF;

if (new[out1] &gt; 0X7F) new[out1]-=0X100;

out_data[0] = new[out1];
}

</pre>
<h3>3) SEQ1.VHD</h3>
This is a simple sequential circuit.
<pre>

entity seq1 is
port (in1, in2: in bit;
      reset: in bit;
      out1, out2: out bit);
end seq1;

architecture behave of seq1 is
begin
  process (in1,in2,reset)
   variable st: bit;
   begin
    if reset=0 then st:=0;
                    out1 &lt;= 0;
                    out2 &lt;= 0;
    elsif (in1=0 and in2=0 and st=0) then out2 &lt;= 1;
    elsif (in1=1 and in2=1 and st=1) then out1 &lt;= 1;
    end if;
    st:=not st;
   end process;
end behave;

</pre>
Translation:
<pre>

/* Original file: SEQ1.VHD
 * Translated by v2c 1.10
 * Integer size: 16 bits */

void seq1(int in_data[], int out_data[])
{
int _i_=0;
int _cont_;
enum segnale {in1, in2, reset, out1, out2, _MAX_};
int p0_st;
int old[_MAX_];
int new[_MAX_];
int chg[_MAX_];
new[in1] = (in_data[0]&gt;&gt;_i_) &amp; 0X01; _i_+=1;
new[in2] = (in_data[0]&gt;&gt;_i_) &amp; 0X01; _i_+=1;
new[reset] = (in_data[0]&gt;&gt;_i_) &amp; 0X01; _i_+=1;
new[out1] = (in_data[0]&gt;&gt;_i_) &amp; 0X01; _i_+=1;
new[out2] = (in_data[0]&gt;&gt;_i_) &amp; 0X01; _i_+=1;
p0_st = (in_data[0]&gt;&gt;_i_) &amp; 0XFFFF; _i_+=16;
if (p0_st &gt; 0X7FFF) p0_st -= 0X10000;

for (_i_=0; _i_&lt;_MAX_; _i_++)
    {
       old[_i_]=new[_i_];
    }
new[in1] = in_data[1];
new[in2] = in_data[2];
new[reset] = in_data[3];

for (_i_=0; _i_&lt;_MAX_; _i_++)
    {
    chg[_i_]=old[_i_] ^ new[_i_];
    old[_i_]=new[_i_];
    }

do {
   _cont_=0;
   /* Start of Translation */

   /* p0: */
   if (chg[in1] || chg[in2] || chg[reset]) {
      if (old[reset]==0) {
         p0_st=0;
         new[out1]=0;
         new[out2]=0;
         }
      else if ((old[in1]==0 &amp;&amp; old[in2]==0 &amp;&amp; p0_st==0)) {
         new[out2]=1;
         }
      else if ((old[in1]==1 &amp;&amp; old[in2]==1 &amp;&amp; p0_st==1)) {
         new[out1]=1;
         }
      p0_st=~p0_st;
      }

   /* End of Translation */
   for (_i_=0; _i_&lt;_MAX_; _i_++)
       {
       if (new[_i_]!=old[_i_]) _cont_=1;
       chg[_i_]=old[_i_] ^ new[_i_];
       old[_i_]=new[_i_];
       }
   } while (_cont_);

new[in1] &amp;= 0X01;
new[in2] &amp;= 0X01;
new[reset] &amp;= 0X01;
new[out1] &amp;= 0X01;
new[out2] &amp;= 0X01;
p0_st &amp;= 0XFFFF;

out_data[0]=0; _i_=0;
out_data[0] |= new[in1] &lt;&lt; _i_; _i_+=1;
out_data[0] |= new[in2] &lt;&lt; _i_; _i_+=1;
out_data[0] |= new[reset] &lt;&lt; _i_; _i_+=1;
out_data[0] |= new[out1] &lt;&lt; _i_; _i_+=1;
out_data[0] |= new[out2] &lt;&lt; _i_; _i_+=1;
out_data[0] |= p0_st &lt;&lt; _i_; _i_+=16;

out_data[1] = new[out1];
out_data[2] = new[out2];
}

</pre>
This time the program is a little more complex due to the overhead introduced for handling the circuit's state. Note that with the term 'state' we not only mean internal register but also all the information that we need to remember at the next call to properly simulate the circuit behaviour. This includes the value of the inputs, so that we can determine if there has been a change in them and thus enter the process.<p>

<h3>4) SEQ2.VHD</h3>
This is a clocked sequential circuit. The problem with the clock is that it can be omitted from the modelling: it is implicit in the calling program. This can be achieved with the -k flag.
<pre>

entity seq2 is
  port (in1, in2: in bit;
        my_clk, reset: in bit;
        out1: out bit);
end seq2;

architecture behave of seq2 is
begin
  process (my_clk)
  variable state: integer range 0 to 2;
    begin
     if (my_clk'event and my_clk='1') then
      if reset=0 then state:=0;
      else
        case state is
        when 0 =&gt;
              if in1=in2 then out1&lt;=1;
                              state:=1;
              else out1&lt;=0;
              end if;
        when 1 =&gt;
              if in1=0 then out1&lt;=0;
                            state:=2;
              else state:=0;
              end if;
        when 2 =&gt;
              if in1=1 and in2=1 then out1&lt;=0;
                                      state:=0;
              elsif in2=0 then out1&lt;=1;
              else state:=1;
              end if;
        end case;
      end if;
     end if;
    end process;
end seq2;

</pre>
We use the command "v2c seq2.vhd -kmy_clk" to make the translation.
<pre>

/* Original file: SEQ2.VHD
 * Translated by v2c 1.10
 * Exclude variables:  my_clk
 * Ignored clock signal: my_clk
 * Integer size: 16 bits */

void seq2(int in_data[], int out_data[])
{
int _i_=0;
int _cont_;
enum segnale {in1, in2, reset, out1, _MAX_};
int p0_state;
int old[_MAX_];
int new[_MAX_];
int chg[_MAX_];
new[in1] = (in_data[0]&gt;&gt;_i_) &amp; 0X01; _i_+=1;
new[in2] = (in_data[0]&gt;&gt;_i_) &amp; 0X01; _i_+=1;
new[reset] = (in_data[0]&gt;&gt;_i_) &amp; 0X01; _i_+=1;
new[out1] = (in_data[0]&gt;&gt;_i_) &amp; 0X01; _i_+=1;
p0_state = (in_data[0]&gt;&gt;_i_) &amp; 0XFFFF; _i_+=16;
if (p0_state &gt; 0X7FFF) p0_state -= 0X10000;

for (_i_=0; _i_&lt;_MAX_; _i_++)
    {
       old[_i_]=new[_i_];
    }
new[in1] = in_data[1];
new[in2] = in_data[2];
new[reset] = in_data[3];

for (_i_=0; _i_&lt;_MAX_; _i_++)
    {
    chg[_i_]=old[_i_] ^ new[_i_];
    old[_i_]=new[_i_];
    }

do {
   _cont_=0;
   /* Start of Translation */

   /* p0: */
   {
      if ((1 /* my_clk ignored */ &amp;&amp; 1 /* my_clk ignored */)) {
         if (old[reset]==0) {
            p0_state=0;
            }
         else {
            switch (p0_state) {
               case 0:
                  if (old[in1]==old[in2]) {
                     new[out1]=1;
                     p0_state=1;
                     }
                  else {
                     new[out1]=0;
                     }
                  break;
               case 1:
                  if (old[in1]==0) {
                     new[out1]=0;
                     p0_state=2;
                     }
                  else {
                     p0_state=0;
                     }
                  break;
               case 2:
                  if (old[in1]==1 &amp;&amp; old[in2]==1) {
                     new[out1]=0;
                     p0_state=0;
                     }
                  else if (old[in2]==0) {
                     new[out1]=1;
                     }
                  else {
                     p0_state=1;
                     }
                  break;
               }
            }
         }
   }

   /* End of Translation */
   for (_i_=0; _i_&lt;_MAX_; _i_++)
       {
       if (new[_i_]!=old[_i_]) _cont_=1;
       chg[_i_]=old[_i_] ^ new[_i_];
       old[_i_]=new[_i_];
       }
   } while (_cont_);

new[in1] &amp;= 0X01;
new[in2] &amp;= 0X01;
new[reset] &amp;= 0X01;
new[out1] &amp;= 0X01;
p0_state &amp;= 0XFFFF;

out_data[0]=0; _i_=0;
out_data[0] |= new[in1] &lt;&lt; _i_; _i_+=1;
out_data[0] |= new[in2] &lt;&lt; _i_; _i_+=1;
out_data[0] |= new[reset] &lt;&lt; _i_; _i_+=1;
out_data[0] |= new[out1] &lt;&lt; _i_; _i_+=1;
out_data[0] |= p0_state &lt;&lt; _i_; _i_+=16;

out_data[1] = new[out1];
}

</pre>
In the VHDL source there is a variable named 'state' that in the translation has been called 'p0_state' to prevent a possible clash with variables with the same name from other parts of the source. The line 'if (p0_state &gt; 0X7FFF) p0_state -= 0X10000;' is needed to cope with values of type integer that can assume negative values. This is not the place for an accurate explanation, but you are right if you think that in this case the variable 'state' can't be negative and this statement is redundant.<p>

<h3>5) SEQ3.VHD</h3>
This example uses attributes and 'wait' statements.
<pre>

entity seq3 is
port (in1: in bit;
      in2: in std_ulogic_vector(3 downto 0);
      out1: out bit);
end seq3;

architecture behave of seq3 is
begin
  process (in1, in2)
   variable st: bit;
   begin
   wait on in1;
   st := in1'last_value;
   wait until in2="010";
   out1 &lt;= in1;
  end process;

end behave;

</pre>
With the option -x we can exclude signals or variables from the state; excluded items become static C variables.
<pre>

/* Original file: SEQ3.VHD
 * Translated by v2c 1.10
 * Exclude variables:  st
 * Integer size: 16 bits */
#include "vlib.h"

void seq3(int in_data[], int out_data[])
{
int _i_=0;
int _cont_;
enum segnale {in1, in2, out1, _MAX_};
int p0__waitindex_;
int lst[_MAX_];
int old[_MAX_];
int new[_MAX_];
int chg[_MAX_];
new[in1] = (in_data[0]&gt;&gt;_i_) &amp; 0X01; _i_+=1;
new[in2] = (in_data[0]&gt;&gt;_i_) &amp; 0X0F; _i_+=4;
new[out1] = (in_data[0]&gt;&gt;_i_) &amp; 0X01; _i_+=1;
p0__waitindex_ = (in_data[0]&gt;&gt;_i_) &amp; 0XFFFF; _i_+=16;
if (p0__waitindex_ &gt; 0X7FFF) p0__waitindex_ -= 0X10000;

for (_i_=0; _i_&lt;_MAX_; _i_++)
    {
       lst[_i_]=new[_i_];
    }
new[in1] = in_data[1];
new[in2] = in_data[2];

for (_i_=0; _i_&lt;_MAX_; _i_++)
    {
    chg[_i_]=lst[_i_] ^ new[_i_];
    old[_i_]=new[_i_];
    }

do {
   _cont_=0;
   /* Start of Translation */

   /* p0: */
   if (chg[in1] || chg[in2]) {
      static int st;
      switch(_waitindex_) {
         case 1: goto _wait01;
         case 2: goto _wait02;
         }
      _wait01:
      if (!(chg[in1])) {
         _waitindex_=1;
         goto _proc01;
         }
      st=lst[in1];
      _wait02:
      if (!(old[in2]==2)) {
         _waitindex_=2;
         goto _proc01;
         }
      if (chg[in1]) {
         new[out1]=old[in1];
         }
      }
   _proc01:

   /* End of Translation */
   for (_i_=0; _i_&lt;_MAX_; _i_++)
       {
       if (new[_i_]!=old[_i_]) _cont_=1;
       lst[_i_]=old[_i_];
       chg[_i_]=lst[_i_] ^ new[_i_];
       old[_i_]=new[_i_];
       }
   } while (_cont_);

new[in1] &amp;= 0X01;
new[in2] &amp;= 0X0F;
new[out1] &amp;= 0X01;
p0__waitindex_ &amp;= 0XFFFF;

out_data[0]=0; _i_=0;
out_data[0] |= new[in1] &lt;&lt; _i_; _i_+=1;
out_data[0] |= new[in2] &lt;&lt; _i_; _i_+=4;
out_data[0] |= new[out1] &lt;&lt; _i_; _i_+=1;
out_data[0] |= p0__waitindex_ &lt;&lt; _i_; _i_+=16;

out_data[1] = new[out1];
}

</pre>
This time the translation is a bit complex: there is a new vector called 'last[]' to implement the attribute, and a special control is needed for the 'wait' statement to work correctly.<p>

<h3>6) BLOKEX.VHD</h3>
This is an example of nested blocks with variable redeclaration. This time the prefix notation mentioned earlier becomes useful. Comments are also used.
<pre>

entity blokex is
  port (a, b: in bit;
        c:out bit);
end blokex;

architecture behave of blokex is
signal d, temp: bit;
begin
temp &lt;=a;
-- Primo blocco: temp ridichiarato
blk1: block (a=1)
  signal temp, e: bit;
  begin
   temp &lt;= a or b;
   e &lt;= a and b;
-- Secondo blocco: temp nuovamente ridichiarato
   blk2: block (e=1)
   signal temp: bit;
   begin
     d &lt;= temp and e;
     -- Utilizzo del temp di blk1
     c &lt;= blk1.temp and d;
   end block blk2;
  end block blk1;
c &lt;= temp xor d;
end blkex;

</pre>
Translation:
<pre>

/* Original file: blokex.vhd
 * Translated by v2c 1.10
 * -c option: combinatorial translation forced
 * Integer size: 16 bits */

void blokex(int in_data[], int out_data[])
{
int _i_=0;
int _cont_;
enum segnale {a, b, c, d, temp, blk1_temp, blk1_e, blk1_blk2_temp,_MAX_};
int old[_MAX_];
int new[_MAX_];

new[a] = in_data[0];
new[b] = in_data[1];

for (_i_=0; _i_&lt;_MAX_; _i_++)
    {
    old[_i_]=new[_i_];
    }

do {
   _cont_=0;
   /* Start of Translation */

   new[temp]=old[a];
   /* Primo blocco: temp ridichiarato */
   /* Block blk1: */
   if (old[a]==1) {
      new[blk1_temp]=old[a] | old[b];
      new[blk1_e]=old[a] &amp; old[b];
      /* Secondo blocco: temp nuovamente ridichiarato */
      /* Block blk2: */
      if (old[blk1_e]==1) {
         new[d]=old[blk1_blk2_temp] &amp; old[blk1_e];
         /* Utilizzo del temp di blk1 */
         new[c]=old[blk1_temp] &amp; old[d];
      }
      /* End of blk2 */
   }
   /* End of blk1 */
   new[c]=old[temp] ^ old[d];

   /* End of Translation */
   for (_i_=0; _i_&lt;_MAX_; _i_++)
       {
       if (new[_i_]!=old[_i_]) _cont_=1;
       old[_i_]=new[_i_];
       }
   } while (_cont_);

new[c] &amp;= 0X01;
out_data[0] = new[c];
}

</pre>


<hr>
<address><p align=center>
<img src = "../X1smM.gif">Cristian Ghezzi - cug0308@cdc715_0.cdc.polimi.it
<img src = "../X1smM.gif">
</address>
</body>
</html>
