
n
Command: %s
53*	vivadotcl2F
2synth_design -top ex1_mux -part xc7vx485tffg1157-12default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
—
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
	xc7vx485t2default:defaultZ17-347
‡
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
	xc7vx485t2default:defaultZ17-349
›
%s*synth2‹
wStarting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 234.414 ; gain = 98.859
2default:default
Ù
mismatch on label ; expected %s2321*oasys2
bhv2default:default2h
RT:/15.83111-6/Logica-Programavel/exercicios/FPGA/FPGA.srcs/sources_1/new/1-mux.vhd2default:default2
772default:default8@Z8-2321
à
&unit %s ignored due to previous errors2810*oasys2
bhv2default:default2h
RT:/15.83111-6/Logica-Programavel/exercicios/FPGA/FPGA.srcs/sources_1/new/1-mux.vhd2default:default2
462default:default8@Z8-2810
œ
%s*synth2Œ
xFinished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 266.293 ; gain = 130.738
2default:default
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
¼
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
32default:default2
02default:default2
02default:default2
22default:defaultZ4-41
E

%s failed
30*	vivadotcl2 
synth_design2default:defaultZ4-43
…
Command failed: %s
69*common2Y
ESynthesis failed - please see the console or run log file for details2default:defaultZ17-69
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Mon Nov 09 21:45:23 20152default:defaultZ17-206