#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000013794493410 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000013794494350 .scope module, "cic_decimator_tb" "cic_decimator_tb" 3 3;
 .timescale -9 -12;
P_000001379447cae0 .param/l "CLK_PERIOD" 0 3 10, +C4<00000000000000000000000000001010>;
P_000001379447cb18 .param/l "DECIMATION" 0 3 9, +C4<00000000000000000000000000001000>;
P_000001379447cb50 .param/l "INPUT_WIDTH" 0 3 6, +C4<00000000000000000000000000100000>;
P_000001379447cb88 .param/l "OUTPUT_WIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
P_000001379447cbc0 .param/l "STAGES" 0 3 8, +C4<00000000000000000000000000000011>;
v00000137944ebfd0_0 .var "clk", 0 0;
v00000137944ec430_0 .var "data_in", 31 0;
v00000137944ebb70_0 .net "data_out", 31 0, L_000001379447f740;  1 drivers
v00000137944ec1b0_0 .var "data_valid", 0 0;
v00000137944ea810_0 .var/i "i", 31 0;
v00000137944eba30_0 .net "output_valid", 0 0, L_000001379447fd60;  1 drivers
v00000137944ebf30_0 .var "rst_n", 0 0;
v00000137944eb990_0 .var "test_completed", 0 0;
v00000137944eb710_0 .var "test_passed", 0 0;
E_0000013794482190 .event posedge, v0000013794453d50_0;
E_00000137944821d0 .event anyedge, v0000013794453210_0;
S_000001379448e640 .scope module, "dut" "cic_decimator" 3 26, 4 9 0, S_0000013794494350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 1 "data_valid";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 1 "output_valid";
P_000001379446c560 .param/l "COMB_DELAY" 1 4 31, +C4<00000000000000000000000000000001>;
P_000001379446c598 .param/l "DECIMATION" 0 4 13, +C4<00000000000000000000000000001000>;
P_000001379446c5d0 .param/l "GAIN" 1 4 141, +C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000>;
P_000001379446c608 .param/l "GAIN_SHIFT" 1 4 142, +C4<00000000000000000000000000001001>;
P_000001379446c640 .param/l "INPUT_WIDTH" 0 4 10, +C4<00000000000000000000000000100000>;
P_000001379446c678 .param/l "OUTPUT_WIDTH" 0 4 11, +C4<00000000000000000000000000100000>;
P_000001379446c6b0 .param/l "STAGES" 0 4 12, +C4<00000000000000000000000000000011>;
P_000001379446c6e8 .param/l "STAGE_WIDTH" 1 4 30, +C4<00000000000000000000000000000000000000000000000000000000000101001>;
P_000001379446c720 .param/l "bit_growth" 1 4 29, +C4<0000000000000000000000000000000000000000000000000000000000001001>;
L_000001379447f740 .functor BUFZ 32, v0000013794453030_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001379447fd60 .functor BUFZ 1, v0000013794453850_0, C4<0>, C4<0>, C4<0>;
L_0000013794510088 .functor BUFT 1, C4<00000000000000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0000013794453350_0 .net/2u *"_ivl_1", 40 0, L_0000013794510088;  1 drivers
v0000013794453e90_0 .net *"_ivl_3", 40 0, L_00000137944eab30;  1 drivers
v0000013794453710_0 .net *"_ivl_7", 31 0, L_00000137944eabd0;  1 drivers
L_00000137945100d0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v00000137944537b0_0 .net *"_ivl_9", 8 0, L_00000137945100d0;  1 drivers
v0000013794453d50_0 .net "clk", 0 0, v00000137944ebfd0_0;  1 drivers
v0000013794453cb0 .array "comb", 2 0, 40 0;
v0000013794453a30 .array "comb_delay", 5 0, 40 0;
v0000013794453c10_0 .var/i "comb_loop_j", 31 0;
v00000137944535d0_0 .net "data_in", 31 0, v00000137944ec430_0;  1 drivers
v0000013794453ad0_0 .net "data_out", 31 0, L_000001379447f740;  alias, 1 drivers
v00000137944533f0_0 .net "data_valid", 0 0, v00000137944ec1b0_0;  1 drivers
v0000013794453df0_0 .var "decimate_counter", 3 0;
v0000013794453850_0 .var "decimate_enable", 0 0;
v0000013794453f30 .array "integrator", 2 0, 40 0;
v0000013794453170_0 .var/i "integrator_loop_i", 31 0;
v0000013794453b70 .array "integrator_next", 2 0, 40 0;
v0000013794453030_0 .var "output_register", 31 0;
v0000013794453210_0 .net "output_valid", 0 0, L_000001379447fd60;  alias, 1 drivers
v00000137944538f0_0 .net "rst_n", 0 0, v00000137944ebf30_0;  1 drivers
v00000137944eae50_0 .net "scaled_output", 40 0, L_00000137944ea9f0;  1 drivers
v0000013794453f30_0 .array/port v0000013794453f30, 0;
v0000013794453f30_1 .array/port v0000013794453f30, 1;
v0000013794453f30_2 .array/port v0000013794453f30, 2;
E_00000137944816d0/0 .event anyedge, v00000137944533f0_0, v0000013794453f30_0, v0000013794453f30_1, v0000013794453f30_2;
E_00000137944816d0/1 .event anyedge, v00000137944535d0_0;
E_00000137944816d0 .event/or E_00000137944816d0/0, E_00000137944816d0/1;
v0000013794453cb0_2 .array/port v0000013794453cb0, 2;
L_00000137944eab30 .arith/sum 41, v0000013794453cb0_2, L_0000013794510088;
L_00000137944eabd0 .part L_00000137944eab30, 9, 32;
L_00000137944ea9f0 .concat [ 32 9 0 0], L_00000137944eabd0, L_00000137945100d0;
S_000001379446c760 .scope generate, "comb_stages[0]" "comb_stages[0]" 4 107, 4 107 0, S_000001379448e640;
 .timescale -9 -12;
P_0000013794481d90 .param/l "i" 0 4 107, +C4<00>;
E_0000013794481750/0 .event negedge, v00000137944538f0_0;
E_0000013794481750/1 .event posedge, v0000013794453d50_0;
E_0000013794481750 .event/or E_0000013794481750/0, E_0000013794481750/1;
S_0000013794422510 .scope generate, "comb_stages[1]" "comb_stages[1]" 4 107, 4 107 0, S_000001379448e640;
 .timescale -9 -12;
P_00000137944819d0 .param/l "i" 0 4 107, +C4<01>;
S_00000137944226a0 .scope generate, "comb_stages[2]" "comb_stages[2]" 4 107, 4 107 0, S_000001379448e640;
 .timescale -9 -12;
P_0000013794482210 .param/l "i" 0 4 107, +C4<010>;
S_0000013794422830 .scope generate, "integrator_stages[0]" "integrator_stages[0]" 4 45, 4 45 0, S_000001379448e640;
 .timescale -9 -12;
P_0000013794481a10 .param/l "i" 0 4 45, +C4<00>;
S_0000013794495980 .scope generate, "integrator_stages[1]" "integrator_stages[1]" 4 45, 4 45 0, S_000001379448e640;
 .timescale -9 -12;
P_0000013794481a50 .param/l "i" 0 4 45, +C4<01>;
S_0000013794495b10 .scope generate, "integrator_stages[2]" "integrator_stages[2]" 4 45, 4 45 0, S_000001379448e640;
 .timescale -9 -12;
P_0000013794481fd0 .param/l "i" 0 4 45, +C4<010>;
    .scope S_0000013794422830;
T_0 ;
    %wait E_0000013794481750;
    %load/vec4 v00000137944538f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 41;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013794453f30, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000013794453b70, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013794453f30, 0, 4;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000013794495980;
T_1 ;
    %wait E_0000013794481750;
    %load/vec4 v00000137944538f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 41;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013794453f30, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000013794453b70, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013794453f30, 0, 4;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000013794495b10;
T_2 ;
    %wait E_0000013794481750;
    %load/vec4 v00000137944538f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 41;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013794453f30, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000013794453b70, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013794453f30, 0, 4;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001379446c760;
T_3 ;
    %wait E_0000013794481750;
    %load/vec4 v00000137944538f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013794453c10_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000013794453c10_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 41;
    %ix/getv/s 3, v0000013794453c10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013794453a30, 0, 4;
    %load/vec4 v0000013794453c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013794453c10_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000013794453850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000013794453c10_0, 0, 32;
T_3.6 ;
    %load/vec4 v0000013794453c10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v0000013794453c10_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000013794453a30, 4;
    %ix/getv/s 3, v0000013794453c10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013794453a30, 0, 4;
    %load/vec4 v0000013794453c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013794453c10_0, 0, 32;
    %jmp T_3.6;
T_3.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000013794453cb0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013794453a30, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001379446c760;
T_4 ;
    %wait E_0000013794481750;
    %load/vec4 v00000137944538f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 41;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013794453cb0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000013794453850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000013794453a30, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000013794453a30, 4;
    %sub;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013794453cb0, 0, 4;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000013794422510;
T_5 ;
    %wait E_0000013794481750;
    %load/vec4 v00000137944538f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013794453c10_0, 0, 32;
T_5.2 ;
    %load/vec4 v0000013794453c10_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 41;
    %pushi/vec4 2, 0, 3;
    %pad/s 4;
    %load/vec4 v0000013794453c10_0;
    %pad/s 4;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013794453a30, 0, 4;
    %load/vec4 v0000013794453c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013794453c10_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000013794453850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000013794453c10_0, 0, 32;
T_5.6 ;
    %load/vec4 v0000013794453c10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.7, 5;
    %pushi/vec4 2, 0, 3;
    %pad/s 4;
    %load/vec4 v0000013794453c10_0;
    %subi 1, 0, 32;
    %pad/s 4;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000013794453a30, 4;
    %pushi/vec4 2, 0, 3;
    %pad/s 4;
    %load/vec4 v0000013794453c10_0;
    %pad/s 4;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013794453a30, 0, 4;
    %load/vec4 v0000013794453c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013794453c10_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000013794453cb0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013794453a30, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000013794422510;
T_6 ;
    %wait E_0000013794481750;
    %load/vec4 v00000137944538f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 41;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013794453cb0, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000013794453850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000013794453a30, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000013794453a30, 4;
    %sub;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013794453cb0, 0, 4;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000137944226a0;
T_7 ;
    %wait E_0000013794481750;
    %load/vec4 v00000137944538f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013794453c10_0, 0, 32;
T_7.2 ;
    %load/vec4 v0000013794453c10_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 41;
    %pushi/vec4 4, 0, 4;
    %pad/s 5;
    %load/vec4 v0000013794453c10_0;
    %pad/s 5;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013794453a30, 0, 4;
    %load/vec4 v0000013794453c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013794453c10_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000013794453850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000013794453c10_0, 0, 32;
T_7.6 ;
    %load/vec4 v0000013794453c10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_7.7, 5;
    %pushi/vec4 4, 0, 4;
    %pad/s 5;
    %load/vec4 v0000013794453c10_0;
    %subi 1, 0, 32;
    %pad/s 5;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000013794453a30, 4;
    %pushi/vec4 4, 0, 4;
    %pad/s 5;
    %load/vec4 v0000013794453c10_0;
    %pad/s 5;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013794453a30, 0, 4;
    %load/vec4 v0000013794453c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013794453c10_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000013794453cb0, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013794453a30, 0, 4;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000137944226a0;
T_8 ;
    %wait E_0000013794481750;
    %load/vec4 v00000137944538f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 41;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013794453cb0, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000013794453850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000013794453a30, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000013794453a30, 4;
    %sub;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013794453cb0, 0, 4;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001379448e640;
T_9 ;
    %wait E_00000137944816d0;
    %load/vec4 v00000137944533f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000013794453f30, 4;
    %load/vec4 v00000137944535d0_0;
    %pad/u 41;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000013794453b70, 4, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000013794453170_0, 0, 32;
T_9.2 ;
    %load/vec4 v0000013794453170_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_9.3, 5;
    %ix/getv/s 4, v0000013794453170_0;
    %load/vec4a v0000013794453f30, 4;
    %load/vec4 v0000013794453170_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000013794453f30, 4;
    %add;
    %ix/getv/s 4, v0000013794453170_0;
    %store/vec4a v0000013794453b70, 4, 0;
    %load/vec4 v0000013794453170_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013794453170_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013794453170_0, 0, 32;
T_9.4 ;
    %load/vec4 v0000013794453170_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_9.5, 5;
    %ix/getv/s 4, v0000013794453170_0;
    %load/vec4a v0000013794453f30, 4;
    %ix/getv/s 4, v0000013794453170_0;
    %store/vec4a v0000013794453b70, 4, 0;
    %load/vec4 v0000013794453170_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013794453170_0, 0, 32;
    %jmp T_9.4;
T_9.5 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001379448e640;
T_10 ;
    %wait E_0000013794481750;
    %load/vec4 v00000137944538f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000013794453df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013794453850_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000137944533f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000013794453df0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000013794453df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013794453850_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0000013794453df0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000013794453df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013794453850_0, 0;
T_10.5 ;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013794453850_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001379448e640;
T_11 ;
    %wait E_0000013794481750;
    %load/vec4 v00000137944538f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013794453030_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000013794453850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000137944eae50_0;
    %parti/s 1, 40, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0000013794453030_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v00000137944eae50_0;
    %parti/s 9, 32, 7;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0000013794453030_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v00000137944eae50_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000013794453030_0, 0;
T_11.7 ;
T_11.5 ;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000013794494350;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000137944eb990_0, 0, 1;
    %end;
    .thread T_12, $init;
    .scope S_0000013794494350;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000137944ebfd0_0, 0, 1;
T_13.0 ;
    %delay 5000, 0;
    %load/vec4 v00000137944ebfd0_0;
    %inv;
    %store/vec4 v00000137944ebfd0_0, 0, 1;
    %jmp T_13.0;
    %end;
    .thread T_13;
    .scope S_0000013794494350;
T_14 ;
    %delay 2838601728, 58207;
    %load/vec4 v00000137944eb990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %vpi_call/w 3 49 "$display", "TIMEOUT: Test did not complete within 250 seconds" {0 0 0};
    %vpi_call/w 3 50 "$display", "TEST FAILED: Timeout occurred during CIC decimator testing" {0 0 0};
    %vpi_call/w 3 52 "$display", "[CIC_DECIMATOR_TB] Dumping timeout state:" {0 0 0};
    %vpi_call/w 3 53 "$display", "[CIC_DECIMATOR_TB]   Simulation time: %0t ns", $time {0 0 0};
    %vpi_call/w 3 54 "$display", "[CIC_DECIMATOR_TB]   rst_n=%b, data_valid=%b", v00000137944ebf30_0, v00000137944ec1b0_0 {0 0 0};
    %vpi_call/w 3 55 "$display", "[CIC_DECIMATOR_TB]   data_in=%h, data_out=%h", v00000137944ec430_0, v00000137944ebb70_0 {0 0 0};
    %vpi_call/w 3 56 "$display", "[CIC_DECIMATOR_TB]   output_valid=%b", v00000137944eba30_0 {0 0 0};
    %vpi_call/w 3 57 "$display", "[CIC_DECIMATOR_TB]   Loop counter i=%0d", v00000137944ea810_0 {0 0 0};
    %vpi_call/w 3 58 "$display", "[CIC_DECIMATOR_TB]   Test state: test_passed=%b", v00000137944eb710_0 {0 0 0};
    %vpi_call/w 3 59 "$display", "[CIC_DECIMATOR_TB]   CIC internal state dump:" {0 0 0};
    %vpi_call/w 3 61 "$finish" {0 0 0};
T_14.0 ;
    %end;
    .thread T_14;
    .scope S_0000013794494350;
T_15 ;
    %vpi_call/w 3 65 "$display", "[CIC_DECIMATOR_TB] Starting CIC Decimator testbench simulation" {0 0 0};
    %vpi_call/w 3 66 "$display", "[CIC_DECIMATOR_TB] Parameters: INPUT_WIDTH=%0d, OUTPUT_WIDTH=%0d, STAGES=%0d, DECIMATION=%0d", P_000001379447cb50, P_000001379447cb88, P_000001379447cbc0, P_000001379447cb18 {0 0 0};
    %vpi_call/w 3 67 "$display", "[CIC_DECIMATOR_TB] Clock: %0d MHz (period %0d ns)", 32'sb00000000000000000000000001100100, P_000001379447cae0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000137944ebf30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000137944ec430_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000137944ec1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000137944eb710_0, 0, 1;
    %vpi_call/w 3 75 "$display", "[CIC_DECIMATOR_TB] Applying reset..." {0 0 0};
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000137944ebf30_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000137944ebf30_0, 0, 1;
    %vpi_call/w 3 83 "$display", "[CIC_DECIMATOR_TB] Reset complete. Waiting for stabilization..." {0 0 0};
    %delay 100000, 0;
    %vpi_call/w 3 88 "$display", "[CIC_DECIMATOR_TB] Starting impulse response test..." {0 0 0};
    %pushi/vec4 65536, 0, 32;
    %store/vec4 v00000137944ec430_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000137944ec1b0_0, 0, 1;
    %vpi_call/w 3 93 "$display", "[CIC_DECIMATOR_TB] Sending impulse: data_in=%h, data_valid=%b", v00000137944ec430_0, v00000137944ec1b0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000137944ec1b0_0, 0, 1;
    %vpi_call/w 3 98 "$display", "[CIC_DECIMATOR_TB] Feeding %0d zeros...", 32'sb00000000000000000000000000000111 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000137944ea810_0, 0, 32;
T_15.0 ;
    %load/vec4 v00000137944ea810_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_15.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000137944ec430_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000137944ec1b0_0, 0, 1;
    %vpi_call/w 3 102 "$display", "[CIC_DECIMATOR_TB]   Sample %0d: data_in=%h, data_valid=%b", v00000137944ea810_0, v00000137944ec430_0, v00000137944ec1b0_0 {0 0 0};
    %delay 10000, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000137944ea810_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000137944ea810_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000137944ec1b0_0, 0, 1;
    %vpi_call/w 3 107 "$display", "[CIC_DECIMATOR_TB] Input sequence complete. Waiting for output..." {0 0 0};
    %vpi_call/w 3 110 "$display", "[CIC_DECIMATOR_TB] Waiting for output_valid..." {0 0 0};
T_15.2 ;
    %load/vec4 v00000137944eba30_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_15.3, 6;
    %wait E_00000137944821d0;
    %jmp T_15.2;
T_15.3 ;
    %vpi_call/w 3 112 "$display", "[CIC_DECIMATOR_TB] Output received: data_out=%h", v00000137944ebb70_0 {0 0 0};
    %vpi_call/w 3 113 "$display", "[CIC_DECIMATOR_TB] Impulse response: input=0x%h, output=0x%h", 32'b00000000000000010000000000000000, v00000137944ebb70_0 {0 0 0};
    %delay 1000000, 0;
    %vpi_call/w 3 118 "$display", "[CIC_DECIMATOR_TB] CIC Decimator basic test completed" {0 0 0};
    %vpi_call/w 3 121 "$display", "[CIC_DECIMATOR_TB] Analyzing output..." {0 0 0};
    %load/vec4 v00000137944ebb70_0;
    %load/vec4 v00000137944ebb70_0;
    %cmp/ne;
    %jmp/0xz  T_15.4, 6;
    %vpi_call/w 3 123 "$display", "[CIC_DECIMATOR_TB]   ERROR: Output contains X/Z values - this indicates a simulation issue" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000137944eb710_0, 0, 1;
    %vpi_call/w 3 125 "$display", "TEST FAILED: Invalid output" {0 0 0};
    %jmp T_15.5;
T_15.4 ;
    %vpi_call/w 3 127 "$display", "[CIC_DECIMATOR_TB]   Output appears valid" {0 0 0};
    %vpi_call/w 3 128 "$display", "TEST PASSED" {0 0 0};
T_15.5 ;
    %vpi_call/w 3 132 "$display", "[CIC_DECIMATOR_TB] Dumping final testbench state:" {0 0 0};
    %vpi_call/w 3 133 "$display", "[CIC_DECIMATOR_TB]   rst_n=%b, data_valid=%b", v00000137944ebf30_0, v00000137944ec1b0_0 {0 0 0};
    %vpi_call/w 3 134 "$display", "[CIC_DECIMATOR_TB]   data_in=%h, data_out=%h", v00000137944ec430_0, v00000137944ebb70_0 {0 0 0};
    %vpi_call/w 3 135 "$display", "[CIC_DECIMATOR_TB]   output_valid=%b", v00000137944eba30_0 {0 0 0};
    %vpi_call/w 3 136 "$display", "[CIC_DECIMATOR_TB]   Loop counter i=%0d", v00000137944ea810_0 {0 0 0};
    %load/vec4 v00000137944eb710_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.6, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %pushi/vec4 17732, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_15.7, 8;
T_15.6 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %pushi/vec4 17732, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_15.7, 8;
 ; End of false expr.
    %blend;
T_15.7;
    %vpi_call/w 3 137 "$display", "[CIC_DECIMATOR_TB]   Test result: %s", S<0,vec4,u48> {1 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000137944eb990_0, 0, 1;
    %vpi_call/w 3 140 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0000013794494350;
T_16 ;
    %wait E_0000013794482190;
    %load/vec4 v00000137944eba30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %vpi_call/w 3 146 "$display", "Time=%0t: Data out=0x%h", $time, v00000137944ebb70_0 {0 0 0};
T_16.0 ;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "verilog\cic_decimator_tb.v";
    "verilog\cic_decimator.v";
