-- Project:   C:\repositories\embedded\trunk\CE4920Project1\Design01.cydsn\Design01.cyprj
-- Generated: 11/03/2015 09:57:14
-- PSoC Creator  3.2 SP1

ENTITY Design01 IS
    PORT(
        HEARTRATE_ANALOG_IN(0)_PAD : INOUT std_ulogic;
        PWM_Output(0)_PAD : OUT std_ulogic;
        Pin_1(0)_PAD : OUT std_ulogic;
        STOP_REQUEST(0)_PAD : IN std_ulogic;
        Speaker_Output(0)_PAD : OUT std_ulogic;
        \LCD:LCDPort(0)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(1)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(2)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(3)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(4)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(5)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(6)_PAD\ : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END Design01;

ARCHITECTURE __DEFAULT__ OF Design01 IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE udbclken_assigned OF ClockBlock_BUS_CLK : SIGNAL IS "True";
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL HEARTRATE_ANALOG_IN(0)__PA : bit;
    SIGNAL Net_1032 : bit;
    SIGNAL Net_1200 : bit;
    ATTRIBUTE global_signal OF Net_1200 : SIGNAL IS true;
    SIGNAL Net_1200_local : bit;
    SIGNAL Net_1398 : bit;
    SIGNAL Net_1542 : bit;
    ATTRIBUTE placement_force OF Net_1542 : SIGNAL IS "U(2,0,A)3";
    SIGNAL Net_1668 : bit;
    ATTRIBUTE placement_force OF Net_1668 : SIGNAL IS "U(3,4,B)3";
    SIGNAL Net_1675 : bit;
    SIGNAL Net_522 : bit;
    SIGNAL Net_523 : bit;
    SIGNAL PWM_Output(0)__PA : bit;
    SIGNAL Pin_1(0)__PA : bit;
    SIGNAL STOP_REQUEST(0)__PA : bit;
    SIGNAL Speaker_Output(0)__PA : bit;
    SIGNAL \CapSense:ClockGen:clock_detect\ : bit;
    ATTRIBUTE placement_force OF \CapSense:ClockGen:clock_detect\ : SIGNAL IS "U(2,2,A)2";
    SIGNAL \CapSense:ClockGen:clock_detect_reg\ : bit;
    ATTRIBUTE placement_force OF \CapSense:ClockGen:clock_detect_reg\ : SIGNAL IS "U(2,2,B)1";
    SIGNAL \CapSense:ClockGen:cmsb_reg\ : bit;
    SIGNAL \CapSense:ClockGen:control_0\ : bit;
    SIGNAL \CapSense:ClockGen:control_1\ : bit;
    SIGNAL \CapSense:ClockGen:control_2\ : bit;
    SIGNAL \CapSense:ClockGen:control_3\ : bit;
    SIGNAL \CapSense:ClockGen:control_4\ : bit;
    SIGNAL \CapSense:ClockGen:control_5\ : bit;
    SIGNAL \CapSense:ClockGen:control_6\ : bit;
    SIGNAL \CapSense:ClockGen:control_7\ : bit;
    SIGNAL \CapSense:ClockGen:cs_addr_1\ : bit;
    SIGNAL \CapSense:ClockGen:cstate_0\\D\ : bit;
    ATTRIBUTE placement_force OF \CapSense:ClockGen:cstate_0\\D\ : SIGNAL IS "U(2,3,A)2";
    SIGNAL \CapSense:ClockGen:cstate_1\\D\ : bit;
    ATTRIBUTE placement_force OF \CapSense:ClockGen:cstate_1\\D\ : SIGNAL IS "U(2,3,B)0";
    SIGNAL \CapSense:ClockGen:cstate_2\ : bit;
    ATTRIBUTE placement_force OF \CapSense:ClockGen:cstate_2\ : SIGNAL IS "U(2,3,B)2";
    SIGNAL \CapSense:ClockGen:cstate_2\\D\ : bit;
    ATTRIBUTE placement_force OF \CapSense:ClockGen:cstate_2\\D\ : SIGNAL IS "U(2,3,A)3";
    SIGNAL \CapSense:ClockGen:inter_reset\ : bit;
    ATTRIBUTE placement_force OF \CapSense:ClockGen:inter_reset\ : SIGNAL IS "U(2,2,A)0";
    SIGNAL \CapSense:ClockGen:ppulse_equal\ : bit;
    SIGNAL \CapSense:ClockGen:ppulse_less\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \CapSense:ClockGen:tmp_ppulse_dly\ : bit;
    ATTRIBUTE placement_force OF \CapSense:ClockGen:tmp_ppulse_dly\ : SIGNAL IS "U(2,2,B)3";
    SIGNAL \CapSense:ClockGen:tmp_ppulse_reg\ : bit;
    ATTRIBUTE placement_force OF \CapSense:ClockGen:tmp_ppulse_reg\ : SIGNAL IS "U(2,2,A)3";
    SIGNAL \CapSense:ClockGen:tmp_ppulse_udb\ : bit;
    ATTRIBUTE placement_force OF \CapSense:ClockGen:tmp_ppulse_udb\ : SIGNAL IS "U(3,2,B)3";
    SIGNAL \\\CapSense:CmodCH0(0)\\__PA\ : bit;
    SIGNAL \CapSense:Cmp_CH0\ : bit;
    SIGNAL \CapSense:DigitalClk\ : bit;
    SIGNAL \CapSense:IdacCH0:Net_123\ : bit;
    ATTRIBUTE placement_force OF \CapSense:IdacCH0:Net_123\ : SIGNAL IS "U(3,4,B)0";
    SIGNAL \CapSense:Ioff_CH0\ : bit;
    ATTRIBUTE placement_force OF \CapSense:Ioff_CH0\ : SIGNAL IS "U(3,4,A)0";
    SIGNAL \CapSense:MeasureCH0:cmp_in_reg\ : bit;
    SIGNAL \CapSense:MeasureCH0:cnt_enable\ : bit;
    ATTRIBUTE placement_force OF \CapSense:MeasureCH0:cnt_enable\ : SIGNAL IS "U(3,5,A)3";
    SIGNAL \CapSense:MeasureCH0:cs_addr_cnt_0\ : bit;
    ATTRIBUTE placement_force OF \CapSense:MeasureCH0:cs_addr_cnt_0\ : SIGNAL IS "U(2,5,B)2";
    SIGNAL \CapSense:MeasureCH0:cs_addr_cnt_1\ : bit;
    ATTRIBUTE placement_force OF \CapSense:MeasureCH0:cs_addr_cnt_1\ : SIGNAL IS "U(2,5,B)3";
    SIGNAL \CapSense:MeasureCH0:cs_addr_cnt_2\ : bit;
    ATTRIBUTE placement_force OF \CapSense:MeasureCH0:cs_addr_cnt_2\ : SIGNAL IS "U(2,5,B)1";
    SIGNAL \CapSense:MeasureCH0:cs_addr_win_0\ : bit;
    ATTRIBUTE placement_force OF \CapSense:MeasureCH0:cs_addr_win_0\ : SIGNAL IS "U(3,5,B)3";
    SIGNAL \CapSense:MeasureCH0:cs_addr_win_1\ : bit;
    ATTRIBUTE placement_force OF \CapSense:MeasureCH0:cs_addr_win_1\ : SIGNAL IS "U(3,5,A)0";
    SIGNAL \CapSense:MeasureCH0:cs_addr_win_2\ : bit;
    ATTRIBUTE placement_force OF \CapSense:MeasureCH0:cs_addr_win_2\ : SIGNAL IS "U(3,5,B)2";
    SIGNAL \CapSense:MeasureCH0:int\ : bit;
    ATTRIBUTE placement_force OF \CapSense:MeasureCH0:int\ : SIGNAL IS "U(3,5,A)2";
    SIGNAL \CapSense:MeasureCH0:win_enable\ : bit;
    ATTRIBUTE placement_force OF \CapSense:MeasureCH0:win_enable\ : SIGNAL IS "U(2,5,A)3";
    SIGNAL \CapSense:MeasureCH0:wndState_0\ : bit;
    ATTRIBUTE placement_force OF \CapSense:MeasureCH0:wndState_0\ : SIGNAL IS "U(2,4,B)2";
    SIGNAL \CapSense:MeasureCH0:wndState_0\\D\ : bit;
    ATTRIBUTE placement_force OF \CapSense:MeasureCH0:wndState_0\\D\ : SIGNAL IS "U(2,4,B)3";
    SIGNAL \CapSense:MeasureCH0:wndState_1\ : bit;
    ATTRIBUTE placement_force OF \CapSense:MeasureCH0:wndState_1\ : SIGNAL IS "U(2,4,B)1";
    SIGNAL \CapSense:MeasureCH0:wndState_1\\D\ : bit;
    ATTRIBUTE placement_force OF \CapSense:MeasureCH0:wndState_1\\D\ : SIGNAL IS "U(2,4,B)0";
    SIGNAL \CapSense:MeasureCH0:wndState_2\ : bit;
    ATTRIBUTE placement_force OF \CapSense:MeasureCH0:wndState_2\ : SIGNAL IS "U(2,5,A)1";
    SIGNAL \CapSense:MeasureCH0:wndState_2\\D\ : bit;
    ATTRIBUTE placement_force OF \CapSense:MeasureCH0:wndState_2\\D\ : SIGNAL IS "U(2,4,A)2";
    SIGNAL \CapSense:MeasureCH0:wndState_3\\D\ : bit;
    ATTRIBUTE placement_force OF \CapSense:MeasureCH0:wndState_3\\D\ : SIGNAL IS "U(2,5,A)0";
    SIGNAL \CapSense:MeasureCH0:zc0\ : bit;
    SIGNAL \CapSense:MeasureCH0:zc1\ : bit;
    SIGNAL \CapSense:MeasureCH0:zw0\ : bit;
    SIGNAL \CapSense:MeasureCH0:zw1\ : bit;
    SIGNAL \CapSense:Net_1350\ : bit;
    ATTRIBUTE placement_force OF \CapSense:Net_1350\ : SIGNAL IS "U(2,3,B)3";
    SIGNAL \CapSense:Net_1603\ : bit;
    ATTRIBUTE placement_force OF \CapSense:Net_1603\ : SIGNAL IS "U(2,5,A)2";
    SIGNAL \\\CapSense:PortCH0(0)\\__PA\ : bit;
    SIGNAL \\\CapSense:PortCH0(1)\\__PA\ : bit;
    SIGNAL \\\CapSense:PortCH0(2)\\__PA\ : bit;
    SIGNAL \\\CapSense:PortCH0(3)\\__PA\ : bit;
    SIGNAL \\\CapSense:PortCH0(4)\\__PA\ : bit;
    SIGNAL \\\CapSense:PortCH0(5)\\__PA\ : bit;
    SIGNAL \\\CapSense:PortCH0(6)\\__PA\ : bit;
    SIGNAL \CapSense:PreChargeClk\ : bit;
    ATTRIBUTE placement_force OF \CapSense:PreChargeClk\ : SIGNAL IS "U(2,3,A)0";
    SIGNAL \CapSense:clk\ : bit;
    ATTRIBUTE udbclken_assigned OF \CapSense:clk\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \CapSense:clk\ : SIGNAL IS true;
    SIGNAL \CapSense:clk_local\ : bit;
    SIGNAL \CapSense:mrst\ : bit;
    ATTRIBUTE placement_force OF \CapSense:mrst\ : SIGNAL IS "U(2,3,B)1";
    SIGNAL \HeartbeatCounter:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:control_0\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:control_1\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:control_2\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:control_3\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:control_4\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:control_5\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:control_6\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:control_7\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \HeartbeatCounter:CounterUDB:count_enable\ : SIGNAL IS "U(2,0,A)1";
    SIGNAL \HeartbeatCounter:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \HeartbeatCounter:CounterUDB:count_stored_i\ : SIGNAL IS "U(2,0,B)1";
    SIGNAL \HeartbeatCounter:CounterUDB:final_enable\ : bit;
    ATTRIBUTE placement_force OF \HeartbeatCounter:CounterUDB:final_enable\ : SIGNAL IS "U(2,0,B)0";
    SIGNAL \HeartbeatCounter:CounterUDB:reload\ : bit;
    ATTRIBUTE placement_force OF \HeartbeatCounter:CounterUDB:reload\ : SIGNAL IS "U(2,0,A)0";
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.ce0__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.ce0__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \HeartbeatCounter:CounterUDB:status_0\ : SIGNAL IS "U(2,0,B)2";
    SIGNAL \HeartbeatCounter:CounterUDB:status_1\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \HeartbeatCounter:CounterUDB:status_3\ : SIGNAL IS "U(2,1,A)3";
    SIGNAL \HeartbeatCounter:CounterUDB:status_5\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:status_6\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:tc_i\ : bit;
    ATTRIBUTE placement_force OF \HeartbeatCounter:CounterUDB:tc_i\ : SIGNAL IS "U(2,1,A)1";
    SIGNAL \HeartbeatCounter:CounterUDB:tc_reg_i\ : bit;
    ATTRIBUTE placement_force OF \HeartbeatCounter:CounterUDB:tc_reg_i\ : SIGNAL IS "U(2,1,B)3";
    SIGNAL \HeartbeatCounter:CounterUDB:underflow\ : bit;
    ATTRIBUTE placement_force OF \HeartbeatCounter:CounterUDB:underflow\ : SIGNAL IS "U(2,1,A)0";
    SIGNAL \HeartbeatCounter:CounterUDB:underflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \HeartbeatCounter:CounterUDB:underflow_reg_i\ : SIGNAL IS "U(2,1,B)0";
    SIGNAL \\\LCD:LCDPort(0)\\__PA\ : bit;
    SIGNAL \\\LCD:LCDPort(1)\\__PA\ : bit;
    SIGNAL \\\LCD:LCDPort(2)\\__PA\ : bit;
    SIGNAL \\\LCD:LCDPort(3)\\__PA\ : bit;
    SIGNAL \\\LCD:LCDPort(4)\\__PA\ : bit;
    SIGNAL \\\LCD:LCDPort(5)\\__PA\ : bit;
    SIGNAL \\\LCD:LCDPort(6)\\__PA\ : bit;
    SIGNAL \PGA_1:Net_41\ : bit;
    SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
    ATTRIBUTE placement_force OF \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : SIGNAL IS "U(3,2,A)2";
    SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
    ATTRIBUTE placement_force OF \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : SIGNAL IS "U(3,1,B)1";
    SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
    ATTRIBUTE placement_force OF \PWM:PWMUDB:MODULE_1:g2:a0:s_0\ : SIGNAL IS "U(3,2,B)2";
    SIGNAL \PWM:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
    ATTRIBUTE placement_force OF \PWM:PWMUDB:MODULE_1:g2:a0:s_1\ : SIGNAL IS "U(3,2,A)3";
    SIGNAL \PWM:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM:PWMUDB:control_0\ : bit;
    SIGNAL \PWM:PWMUDB:control_1\ : bit;
    SIGNAL \PWM:PWMUDB:control_2\ : bit;
    SIGNAL \PWM:PWMUDB:control_3\ : bit;
    SIGNAL \PWM:PWMUDB:control_4\ : bit;
    SIGNAL \PWM:PWMUDB:control_5\ : bit;
    SIGNAL \PWM:PWMUDB:control_6\ : bit;
    SIGNAL \PWM:PWMUDB:control_7\ : bit;
    SIGNAL \PWM:PWMUDB:dith_count_0\ : bit;
    ATTRIBUTE placement_force OF \PWM:PWMUDB:dith_count_0\ : SIGNAL IS "U(3,2,A)1";
    SIGNAL \PWM:PWMUDB:dith_count_0\\D\ : bit;
    ATTRIBUTE placement_force OF \PWM:PWMUDB:dith_count_0\\D\ : SIGNAL IS "U(3,2,A)0";
    SIGNAL \PWM:PWMUDB:dith_count_1\ : bit;
    ATTRIBUTE placement_force OF \PWM:PWMUDB:dith_count_1\ : SIGNAL IS "U(3,2,B)1";
    SIGNAL \PWM:PWMUDB:dith_count_1\\D\ : bit;
    ATTRIBUTE placement_force OF \PWM:PWMUDB:dith_count_1\\D\ : SIGNAL IS "U(3,2,B)0";
    SIGNAL \PWM:PWMUDB:ltch_kill_reg\ : bit;
    ATTRIBUTE placement_force OF \PWM:PWMUDB:ltch_kill_reg\ : SIGNAL IS "U(3,5,A)1";
    SIGNAL \PWM:PWMUDB:ltch_kill_reg\\D\ : bit;
    ATTRIBUTE placement_force OF \PWM:PWMUDB:ltch_kill_reg\\D\ : SIGNAL IS "U(3,5,B)0";
    SIGNAL \PWM:PWMUDB:pwm_i\ : bit;
    ATTRIBUTE placement_force OF \PWM:PWMUDB:pwm_i\ : SIGNAL IS "U(3,4,A)2";
    SIGNAL \PWM:PWMUDB:pwm_temp\ : bit;
    ATTRIBUTE placement_force OF \PWM:PWMUDB:pwm_temp\ : SIGNAL IS "U(3,4,A)3";
    SIGNAL \PWM:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \PWM:PWMUDB:runmode_enable\ : SIGNAL IS "U(3,4,B)1";
    SIGNAL \PWM:PWMUDB:runmode_enable\\D\ : bit;
    ATTRIBUTE placement_force OF \PWM:PWMUDB:runmode_enable\\D\ : SIGNAL IS "U(3,4,A)1";
    SIGNAL \PWM:PWMUDB:sc_kill_tmp\ : bit;
    ATTRIBUTE placement_force OF \PWM:PWMUDB:sc_kill_tmp\ : SIGNAL IS "U(3,3,B)3";
    SIGNAL \PWM:PWMUDB:sc_kill_tmp\\D\ : bit;
    ATTRIBUTE placement_force OF \PWM:PWMUDB:sc_kill_tmp\\D\ : SIGNAL IS "U(3,3,A)1";
    SIGNAL \PWM:PWMUDB:tc_i\ : bit;
    SIGNAL \PWM:PWMUDB:tc_i_reg\ : bit;
    ATTRIBUTE placement_force OF \PWM:PWMUDB:tc_i_reg\ : SIGNAL IS "U(2,4,A)3";
    SIGNAL \PWM:PWMUDB:tc_i_reg\\D\ : bit;
    ATTRIBUTE placement_force OF \PWM:PWMUDB:tc_i_reg\\D\ : SIGNAL IS "U(2,4,A)0";
    SIGNAL \\\USBUART:Dm(0)\\__PA\ : bit;
    SIGNAL \\\USBUART:Dp(0)\\__PA\ : bit;
    SIGNAL \USBUART:Net_1010\ : bit;
    SIGNAL \USBUART:Net_79\ : bit;
    SIGNAL \USBUART:Net_81\ : bit;
    SIGNAL \USBUART:Net_824\ : bit;
    SIGNAL \USBUART:Net_95\ : bit;
    SIGNAL \USBUART:dma_req_0\ : bit;
    SIGNAL \USBUART:dma_req_1\ : bit;
    SIGNAL \USBUART:dma_req_2\ : bit;
    SIGNAL \USBUART:dma_req_3\ : bit;
    SIGNAL \USBUART:dma_req_4\ : bit;
    SIGNAL \USBUART:dma_req_5\ : bit;
    SIGNAL \USBUART:dma_req_6\ : bit;
    SIGNAL \USBUART:dma_req_7\ : bit;
    SIGNAL \USBUART:ept_int_0\ : bit;
    SIGNAL \USBUART:ept_int_1\ : bit;
    SIGNAL \USBUART:ept_int_2\ : bit;
    SIGNAL \USBUART:ept_int_3\ : bit;
    SIGNAL \USBUART:ept_int_4\ : bit;
    SIGNAL \USBUART:ept_int_5\ : bit;
    SIGNAL \USBUART:ept_int_6\ : bit;
    SIGNAL \USBUART:ept_int_7\ : bit;
    SIGNAL \USBUART:ept_int_8\ : bit;
    SIGNAL \WaveDAC8_1:Net_183\ : bit;
    ATTRIBUTE placement_force OF \WaveDAC8_1:Net_183\ : SIGNAL IS "U(3,3,B)2";
    SIGNAL \WaveDAC8_1:Net_279\ : bit;
    ATTRIBUTE global_signal OF \WaveDAC8_1:Net_279\ : SIGNAL IS true;
    SIGNAL \WaveDAC8_1:Net_279_local\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE placement_force OF __ZERO__ : SIGNAL IS "U(1,4,B)3";
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL amp(0)__PA : bit;
    SIGNAL one : bit;
    ATTRIBUTE POWER OF one : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u0.ce0__sig\ : bit;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u0.cl0__sig\ : bit;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u0.z0__sig\ : bit;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u0.ff0__sig\ : bit;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u0.ce1__sig\ : bit;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u0.cl1__sig\ : bit;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u0.z1__sig\ : bit;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u0.ff1__sig\ : bit;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u0.co_msb__sig\ : bit;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u0.sol_msb__sig\ : bit;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u0.cfbo__sig\ : bit;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u1.sor__sig\ : bit;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u1.cmsbo__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u0.z0__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u0.z1__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.sor__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.cl0__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.z0__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.ff0__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.ce1__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.cl1__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.z1__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.ff1__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.co_msb__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.sol_msb__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.cfbo__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.sor__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.cmsbo__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.cl0__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.z0__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.ff0__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.ce1__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.cl1__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.z1__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.ff1__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.co_msb__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.sol_msb__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.cfbo__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u3.sor__sig\ : bit;
    SIGNAL \HeartbeatCounter:CounterUDB:sC32:counterdp:u3.cmsbo__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \PWM:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE Location OF CapSense : LABEL IS "F(CapSense,0)";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE Location OF Compint : LABEL IS "[IntrHod=(0)][IntrId=(0)]";
    ATTRIBUTE lib_model OF HEARTRATE_ANALOG_IN(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF HEARTRATE_ANALOG_IN(0) : LABEL IS "P4[3]";
    ATTRIBUTE lib_model OF Net_1542 : LABEL IS "macrocell1";
    ATTRIBUTE Location OF Net_1542 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF Net_1668 : LABEL IS "macrocell2";
    ATTRIBUTE Location OF Net_1668 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF PWM_Output(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF PWM_Output(0) : LABEL IS "P4[5]";
    ATTRIBUTE lib_model OF Pin_1(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF Pin_1(0) : LABEL IS "P6[3]";
    ATTRIBUTE Location OF STOP : LABEL IS "[IntrHod=(0)][IntrId=(1)]";
    ATTRIBUTE lib_model OF STOP_REQUEST(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF STOP_REQUEST(0) : LABEL IS "P15[5]";
    ATTRIBUTE lib_model OF Speaker_Output(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF Speaker_Output(0) : LABEL IS "P6[6]";
    ATTRIBUTE Location OF \CapSense:BufCH0\ : LABEL IS "F(CsAbuf,0)";
    ATTRIBUTE Location OF \CapSense:ClockGen:ScanSpeed\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \CapSense:ClockGen:SyncCtrl:CtrlReg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \CapSense:ClockGen:SyncCtrl:CtrlReg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \CapSense:ClockGen:UDB:PrescalerDp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \CapSense:ClockGen:UDB:PrescalerDp:u0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \CapSense:ClockGen:clock_detect\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \CapSense:ClockGen:clock_detect\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \CapSense:ClockGen:clock_detect_reg\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \CapSense:ClockGen:clock_detect_reg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \CapSense:ClockGen:cstate_0\\D\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \CapSense:ClockGen:cstate_0\\D\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \CapSense:ClockGen:cstate_1\\D\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \CapSense:ClockGen:cstate_1\\D\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \CapSense:ClockGen:cstate_2\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \CapSense:ClockGen:cstate_2\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \CapSense:ClockGen:cstate_2\\D\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \CapSense:ClockGen:cstate_2\\D\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \CapSense:ClockGen:inter_reset\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \CapSense:ClockGen:inter_reset\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \CapSense:ClockGen:sC16:PRSdp:u0\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \CapSense:ClockGen:sC16:PRSdp:u0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \CapSense:ClockGen:sC16:PRSdp:u1\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \CapSense:ClockGen:sC16:PRSdp:u1\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \CapSense:ClockGen:tmp_ppulse_dly\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \CapSense:ClockGen:tmp_ppulse_dly\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \CapSense:ClockGen:tmp_ppulse_reg\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \CapSense:ClockGen:tmp_ppulse_reg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \CapSense:ClockGen:tmp_ppulse_udb\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \CapSense:ClockGen:tmp_ppulse_udb\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \CapSense:CmodCH0(0)\ : LABEL IS "iocell6";
    ATTRIBUTE Location OF \CapSense:CmodCH0(0)\ : LABEL IS "P6[4]";
    ATTRIBUTE Location OF \CapSense:CompCH0:ctComp\ : LABEL IS "F(Comparator,2)";
    ATTRIBUTE lib_model OF \CapSense:IdacCH0:Net_123\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \CapSense:IdacCH0:Net_123\ : LABEL IS "U(3,4)";
    ATTRIBUTE Location OF \CapSense:IdacCH0:viDAC8\ : LABEL IS "F(VIDAC,0)";
    ATTRIBUTE lib_model OF \CapSense:Ioff_CH0\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \CapSense:Ioff_CH0\ : LABEL IS "U(3,4)";
    ATTRIBUTE Location OF \CapSense:IsrCH0\ : LABEL IS "[IntrHod=(0)][IntrId=(2)]";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:UDB:Counter:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:UDB:Counter:u0\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:UDB:Window:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:UDB:Window:u0\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:cnt_enable\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:cnt_enable\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:cs_addr_cnt_0\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:cs_addr_cnt_0\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:cs_addr_cnt_1\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:cs_addr_cnt_1\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:cs_addr_cnt_2\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:cs_addr_cnt_2\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:cs_addr_win_0\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:cs_addr_win_0\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:cs_addr_win_1\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:cs_addr_win_1\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:cs_addr_win_2\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:cs_addr_win_2\ : LABEL IS "U(3,5)";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:genblk1:SyncCMPR\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:int\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:int\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:win_enable\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:win_enable\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:wndState_0\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:wndState_0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:wndState_0\\D\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:wndState_0\\D\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:wndState_1\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:wndState_1\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:wndState_1\\D\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:wndState_1\\D\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:wndState_2\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:wndState_2\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:wndState_2\\D\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:wndState_2\\D\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:wndState_3\\D\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:wndState_3\\D\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \CapSense:Net_1350\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \CapSense:Net_1350\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \CapSense:Net_1603\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \CapSense:Net_1603\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \CapSense:PortCH0(0)\ : LABEL IS "iocell7";
    ATTRIBUTE Location OF \CapSense:PortCH0(0)\ : LABEL IS "P5[5]";
    ATTRIBUTE lib_model OF \CapSense:PortCH0(1)\ : LABEL IS "iocell8";
    ATTRIBUTE Location OF \CapSense:PortCH0(1)\ : LABEL IS "P5[6]";
    ATTRIBUTE lib_model OF \CapSense:PortCH0(2)\ : LABEL IS "iocell9";
    ATTRIBUTE Location OF \CapSense:PortCH0(2)\ : LABEL IS "P5[0]";
    ATTRIBUTE lib_model OF \CapSense:PortCH0(3)\ : LABEL IS "iocell10";
    ATTRIBUTE Location OF \CapSense:PortCH0(3)\ : LABEL IS "P5[1]";
    ATTRIBUTE lib_model OF \CapSense:PortCH0(4)\ : LABEL IS "iocell11";
    ATTRIBUTE Location OF \CapSense:PortCH0(4)\ : LABEL IS "P5[2]";
    ATTRIBUTE lib_model OF \CapSense:PortCH0(5)\ : LABEL IS "iocell12";
    ATTRIBUTE Location OF \CapSense:PortCH0(5)\ : LABEL IS "P5[3]";
    ATTRIBUTE lib_model OF \CapSense:PortCH0(6)\ : LABEL IS "iocell13";
    ATTRIBUTE Location OF \CapSense:PortCH0(6)\ : LABEL IS "P5[4]";
    ATTRIBUTE lib_model OF \CapSense:PreChargeClk\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \CapSense:PreChargeClk\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \CapSense:mrst\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \CapSense:mrst\ : LABEL IS "U(2,3)";
    ATTRIBUTE Location OF \Comp:ctComp\ : LABEL IS "F(Comparator,0)";
    ATTRIBUTE lib_model OF \HeartbeatCounter:CounterUDB:count_enable\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \HeartbeatCounter:CounterUDB:count_enable\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \HeartbeatCounter:CounterUDB:count_stored_i\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \HeartbeatCounter:CounterUDB:count_stored_i\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \HeartbeatCounter:CounterUDB:final_enable\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \HeartbeatCounter:CounterUDB:final_enable\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \HeartbeatCounter:CounterUDB:reload\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \HeartbeatCounter:CounterUDB:reload\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \HeartbeatCounter:CounterUDB:sC32:counterdp:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \HeartbeatCounter:CounterUDB:sC32:counterdp:u0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \HeartbeatCounter:CounterUDB:sC32:counterdp:u1\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \HeartbeatCounter:CounterUDB:sC32:counterdp:u1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \HeartbeatCounter:CounterUDB:sC32:counterdp:u2\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \HeartbeatCounter:CounterUDB:sC32:counterdp:u2\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \HeartbeatCounter:CounterUDB:sC32:counterdp:u3\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \HeartbeatCounter:CounterUDB:sC32:counterdp:u3\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \HeartbeatCounter:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \HeartbeatCounter:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \HeartbeatCounter:CounterUDB:status_0\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \HeartbeatCounter:CounterUDB:status_0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \HeartbeatCounter:CounterUDB:status_3\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \HeartbeatCounter:CounterUDB:status_3\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \HeartbeatCounter:CounterUDB:tc_i\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \HeartbeatCounter:CounterUDB:tc_i\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \HeartbeatCounter:CounterUDB:tc_reg_i\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \HeartbeatCounter:CounterUDB:tc_reg_i\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \HeartbeatCounter:CounterUDB:underflow\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \HeartbeatCounter:CounterUDB:underflow\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \HeartbeatCounter:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \HeartbeatCounter:CounterUDB:underflow_reg_i\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \LCD:LCDPort(0)\ : LABEL IS "iocell14";
    ATTRIBUTE Location OF \LCD:LCDPort(0)\ : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(1)\ : LABEL IS "iocell15";
    ATTRIBUTE Location OF \LCD:LCDPort(1)\ : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(2)\ : LABEL IS "iocell16";
    ATTRIBUTE Location OF \LCD:LCDPort(2)\ : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(3)\ : LABEL IS "iocell17";
    ATTRIBUTE Location OF \LCD:LCDPort(3)\ : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(4)\ : LABEL IS "iocell18";
    ATTRIBUTE Location OF \LCD:LCDPort(4)\ : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(5)\ : LABEL IS "iocell19";
    ATTRIBUTE Location OF \LCD:LCDPort(5)\ : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF \LCD:LCDPort(6)\ : LABEL IS "iocell20";
    ATTRIBUTE Location OF \LCD:LCDPort(6)\ : LABEL IS "P2[6]";
    ATTRIBUTE Location OF \PGA_1:SC\ : LABEL IS "F(SC,0)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:MODULE_1:g2:a0:s_0\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \PWM:PWMUDB:MODULE_1:g2:a0:s_0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:MODULE_1:g2:a0:s_1\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \PWM:PWMUDB:MODULE_1:g2:a0:s_1\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:dith_count_0\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \PWM:PWMUDB:dith_count_0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:dith_count_0\\D\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \PWM:PWMUDB:dith_count_0\\D\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:dith_count_1\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \PWM:PWMUDB:dith_count_1\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:dith_count_1\\D\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \PWM:PWMUDB:dith_count_1\\D\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \PWM:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:ltch_kill_reg\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \PWM:PWMUDB:ltch_kill_reg\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:ltch_kill_reg\\D\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \PWM:PWMUDB:ltch_kill_reg\\D\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:pwm_i\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \PWM:PWMUDB:pwm_i\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:pwm_temp\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \PWM:PWMUDB:pwm_temp\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:runmode_enable\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \PWM:PWMUDB:runmode_enable\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:runmode_enable\\D\ : LABEL IS "macrocell58";
    ATTRIBUTE Location OF \PWM:PWMUDB:runmode_enable\\D\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell10";
    ATTRIBUTE Location OF \PWM:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell11";
    ATTRIBUTE Location OF \PWM:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:sc_kill_tmp\ : LABEL IS "macrocell59";
    ATTRIBUTE Location OF \PWM:PWMUDB:sc_kill_tmp\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:sc_kill_tmp\\D\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \PWM:PWMUDB:sc_kill_tmp\\D\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:tc_i_reg\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \PWM:PWMUDB:tc_i_reg\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \PWM:PWMUDB:tc_i_reg\\D\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \PWM:PWMUDB:tc_i_reg\\D\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \USBUART:Dm(0)\ : LABEL IS "iocell21";
    ATTRIBUTE Location OF \USBUART:Dm(0)\ : LABEL IS "P15[7]";
    ATTRIBUTE lib_model OF \USBUART:Dp(0)\ : LABEL IS "iocell22";
    ATTRIBUTE Location OF \USBUART:Dp(0)\ : LABEL IS "P15[6]";
    ATTRIBUTE Location OF \USBUART:Dp\ : LABEL IS "F(PICU,8)";
    ATTRIBUTE Location OF \USBUART:USB\ : LABEL IS "F(USB,0)";
    ATTRIBUTE Location OF \USBUART:arb_int\ : LABEL IS "[IntrHod=(0)][IntrId=(22)]";
    ATTRIBUTE Location OF \USBUART:bus_reset\ : LABEL IS "[IntrHod=(0)][IntrId=(23)]";
    ATTRIBUTE Location OF \USBUART:dp_int\ : LABEL IS "[IntrHod=(0)][IntrId=(12)]";
    ATTRIBUTE Location OF \USBUART:ep_0\ : LABEL IS "[IntrHod=(0)][IntrId=(24)]";
    ATTRIBUTE Location OF \USBUART:ep_1\ : LABEL IS "[IntrHod=(0)][IntrId=(3)]";
    ATTRIBUTE Location OF \USBUART:ep_2\ : LABEL IS "[IntrHod=(0)][IntrId=(4)]";
    ATTRIBUTE Location OF \USBUART:ep_3\ : LABEL IS "[IntrHod=(0)][IntrId=(5)]";
    ATTRIBUTE Location OF \USBUART:sof_int\ : LABEL IS "[IntrHod=(0)][IntrId=(21)]";
    ATTRIBUTE lib_model OF \WaveDAC8_1:Net_183\ : LABEL IS "macrocell63";
    ATTRIBUTE Location OF \WaveDAC8_1:Net_183\ : LABEL IS "U(3,3)";
    ATTRIBUTE Location OF \WaveDAC8_1:VDAC8:viDAC8\ : LABEL IS "F(VIDAC,2)";
    ATTRIBUTE lib_model OF \WaveDAC8_1:Wave1_DMA\ : LABEL IS "drqcell1";
    ATTRIBUTE Location OF \WaveDAC8_1:Wave1_DMA\ : LABEL IS "[DrqHod=(0)][DrqId=(0)]";
    ATTRIBUTE lib_model OF \WaveDAC8_1:Wave2_DMA\ : LABEL IS "drqcell2";
    ATTRIBUTE Location OF \WaveDAC8_1:Wave2_DMA\ : LABEL IS "[DrqHod=(0)][DrqId=(1)]";
    ATTRIBUTE lib_model OF __ZERO__ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF __ZERO__ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF amp(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF amp(0) : LABEL IS "P4[1]";
    COMPONENT capsensecell
        PORT (
            lft : IN std_ulogic;
            rt : IN std_ulogic);
    END COMPONENT;
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT comparatorcell
        PORT (
            out : OUT std_ulogic;
            clk_udb : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT csabufcell
        PORT (
            swon : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sccell
        PORT (
            aclk : IN std_ulogic;
            bst_clk : IN std_ulogic;
            clk_udb : IN std_ulogic;
            modout : OUT std_ulogic;
            dyn_cntl_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
    COMPONENT vidaccell
        PORT (
            data_0 : IN std_ulogic;
            data_1 : IN std_ulogic;
            data_2 : IN std_ulogic;
            data_3 : IN std_ulogic;
            data_4 : IN std_ulogic;
            data_5 : IN std_ulogic;
            data_6 : IN std_ulogic;
            data_7 : IN std_ulogic;
            strobe : IN std_ulogic;
            strobe_udb : IN std_ulogic;
            reset : IN std_ulogic;
            idir : IN std_ulogic;
            ioff : IN std_ulogic);
    END COMPONENT;
BEGIN

    CapSense:capsensecell
        PORT MAP(
            rt => \CapSense:PreChargeClk\);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => \CapSense:clk\,
            dclk_0 => \CapSense:clk_local\,
            dclk_glb_1 => Net_1200,
            dclk_1 => Net_1200_local,
            dclk_glb_2 => \WaveDAC8_1:Net_279\,
            dclk_2 => \WaveDAC8_1:Net_279_local\);

    Compint:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => Net_1032,
            clock => ClockBlock_BUS_CLK);

    HEARTRATE_ANALOG_IN:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "77715107-f8d5-47e5-a629-0fb83101ac6b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HEARTRATE_ANALOG_IN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HEARTRATE_ANALOG_IN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => HEARTRATE_ANALOG_IN(0)__PA,
            oe => open,
            pad_in => HEARTRATE_ANALOG_IN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_1542:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1542,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \HeartbeatCounter:CounterUDB:cmp_out_i\);

    Net_1668:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1668,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \PWM:PWMUDB:pwm_i\);

    PWM_Output:logicalport
        GENERIC MAP(
            drive_mode => "011",
            ibuf_enabled => "1",
            id => "12e5fc5f-0ee4-40f1-afb0-63c8783970f1",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PWM_Output(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PWM_Output",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => PWM_Output(0)__PA,
            oe => open,
            pin_input => Net_1668,
            pad_out => PWM_Output(0)_PAD,
            pad_in => PWM_Output(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_1:logicalport
        GENERIC MAP(
            drive_mode => "011",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_1(0)__PA,
            oe => open,
            pin_input => Net_1032,
            pad_out => Pin_1(0)_PAD,
            pad_in => Pin_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    STOP:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => Net_1675,
            clock => ClockBlock_BUS_CLK);

    STOP_REQUEST:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    STOP_REQUEST(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "STOP_REQUEST",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => STOP_REQUEST(0)__PA,
            oe => open,
            fb => Net_1675,
            pad_in => STOP_REQUEST(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Speaker_Output:logicalport
        GENERIC MAP(
            drive_mode => "011",
            ibuf_enabled => "1",
            id => "6578865f-394e-4ed2-9257-0ddbe1184c39",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Speaker_Output(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Speaker_Output",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Speaker_Output(0)__PA,
            oe => open,
            pad_in => Speaker_Output(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \CapSense:BufCH0\:csabufcell
        GENERIC MAP(
            cy_registers => "");

    \CapSense:ClockGen:ScanSpeed\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0011111",
            cy_route_en => 0,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            clock => \CapSense:clk\,
            reset => \CapSense:ClockGen:inter_reset\,
            load => __ZERO__,
            enable => open,
            tc => \CapSense:DigitalClk\);

    \CapSense:ClockGen:SyncCtrl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \CapSense:clk\,
            control_7 => \CapSense:ClockGen:control_7\,
            control_6 => \CapSense:ClockGen:control_6\,
            control_5 => \CapSense:ClockGen:control_5\,
            control_4 => \CapSense:ClockGen:control_4\,
            control_3 => \CapSense:ClockGen:control_3\,
            control_2 => \CapSense:ClockGen:control_2\,
            control_1 => \CapSense:ClockGen:control_1\,
            control_0 => \CapSense:ClockGen:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \CapSense:ClockGen:UDB:PrescalerDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "11111111",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0100000001000000000000001000000000000000100000000000000010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000101000000000001000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \CapSense:clk\,
            cs_addr_1 => \CapSense:ClockGen:cs_addr_1\,
            cs_addr_0 => \CapSense:ClockGen:inter_reset\,
            z0_comb => \CapSense:ClockGen:cs_addr_1\,
            ce1_comb => \CapSense:ClockGen:ppulse_equal\,
            cl1_comb => \CapSense:ClockGen:ppulse_less\,
            busclk => ClockBlock_BUS_CLK);

    \CapSense:ClockGen:clock_detect\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:ClockGen:clock_detect\,
            main_0 => \CapSense:ClockGen:tmp_ppulse_reg\,
            main_1 => \CapSense:ClockGen:tmp_ppulse_dly\);

    \CapSense:ClockGen:clock_detect_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:ClockGen:clock_detect_reg\,
            clock_0 => \CapSense:clk\,
            main_0 => \CapSense:ClockGen:clock_detect\);

    \CapSense:ClockGen:cstate_0\\D\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:ClockGen:cstate_0\\D\,
            main_0 => \CapSense:mrst\,
            main_1 => \CapSense:ClockGen:control_0\,
            main_2 => \CapSense:ClockGen:inter_reset\,
            main_3 => \CapSense:ClockGen:cstate_2\);

    \CapSense:ClockGen:cstate_1\\D\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * !main_3) + (main_0 * !main_1 * !main_2 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:ClockGen:cstate_1\\D\,
            main_0 => \CapSense:mrst\,
            main_1 => \CapSense:ClockGen:control_1\,
            main_2 => \CapSense:ClockGen:inter_reset\,
            main_3 => \CapSense:ClockGen:cstate_2\);

    \CapSense:ClockGen:cstate_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:ClockGen:cstate_2\,
            clock_0 => \CapSense:clk\,
            main_0 => \CapSense:ClockGen:cstate_2\\D\);

    \CapSense:ClockGen:cstate_2\\D\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * !main_3 * main_4) + (main_0 * main_1 * !main_3 * !main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:ClockGen:cstate_2\\D\,
            main_0 => \CapSense:mrst\,
            main_1 => \CapSense:ClockGen:control_1\,
            main_2 => \CapSense:ClockGen:control_0\,
            main_3 => \CapSense:ClockGen:inter_reset\,
            main_4 => \CapSense:ClockGen:cstate_2\);

    \CapSense:ClockGen:inter_reset\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:ClockGen:inter_reset\,
            clock_0 => \CapSense:clk\,
            main_0 => \CapSense:ClockGen:cstate_0\\D\);

    \CapSense:ClockGen:sC16:PRSdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001000000000111110000000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \CapSense:clk\,
            cs_addr_2 => \CapSense:ClockGen:inter_reset\,
            cs_addr_0 => \CapSense:ClockGen:clock_detect_reg\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \CapSense:ClockGen:sC16:PRSdp:u0.ce0__sig\,
            cl0 => \CapSense:ClockGen:sC16:PRSdp:u0.cl0__sig\,
            z0 => \CapSense:ClockGen:sC16:PRSdp:u0.z0__sig\,
            ff0 => \CapSense:ClockGen:sC16:PRSdp:u0.ff0__sig\,
            ce1 => \CapSense:ClockGen:sC16:PRSdp:u0.ce1__sig\,
            cl1 => \CapSense:ClockGen:sC16:PRSdp:u0.cl1__sig\,
            z1 => \CapSense:ClockGen:sC16:PRSdp:u0.z1__sig\,
            ff1 => \CapSense:ClockGen:sC16:PRSdp:u0.ff1__sig\,
            co_msb => \CapSense:ClockGen:sC16:PRSdp:u0.co_msb__sig\,
            sol_msb => \CapSense:ClockGen:sC16:PRSdp:u0.sol_msb__sig\,
            cfbo => \CapSense:ClockGen:sC16:PRSdp:u0.cfbo__sig\,
            sil => \CapSense:ClockGen:sC16:PRSdp:u1.sor__sig\,
            cmsbi => \CapSense:ClockGen:sC16:PRSdp:u1.cmsbo__sig\);

    \CapSense:ClockGen:sC16:PRSdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001100000000111101000000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \CapSense:clk\,
            cs_addr_2 => \CapSense:ClockGen:inter_reset\,
            cs_addr_0 => \CapSense:ClockGen:clock_detect_reg\,
            cmsb_reg => \CapSense:ClockGen:cmsb_reg\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \CapSense:ClockGen:sC16:PRSdp:u0.ce0__sig\,
            cl0i => \CapSense:ClockGen:sC16:PRSdp:u0.cl0__sig\,
            z0i => \CapSense:ClockGen:sC16:PRSdp:u0.z0__sig\,
            ff0i => \CapSense:ClockGen:sC16:PRSdp:u0.ff0__sig\,
            ce1i => \CapSense:ClockGen:sC16:PRSdp:u0.ce1__sig\,
            cl1i => \CapSense:ClockGen:sC16:PRSdp:u0.cl1__sig\,
            z1i => \CapSense:ClockGen:sC16:PRSdp:u0.z1__sig\,
            ff1i => \CapSense:ClockGen:sC16:PRSdp:u0.ff1__sig\,
            ci => \CapSense:ClockGen:sC16:PRSdp:u0.co_msb__sig\,
            sir => \CapSense:ClockGen:sC16:PRSdp:u0.sol_msb__sig\,
            cfbi => \CapSense:ClockGen:sC16:PRSdp:u0.cfbo__sig\,
            sor => \CapSense:ClockGen:sC16:PRSdp:u1.sor__sig\,
            cmsbo => \CapSense:ClockGen:sC16:PRSdp:u1.cmsbo__sig\);

    \CapSense:ClockGen:tmp_ppulse_dly\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:ClockGen:tmp_ppulse_dly\,
            clock_0 => \CapSense:clk\,
            main_0 => \CapSense:ClockGen:tmp_ppulse_reg\);

    \CapSense:ClockGen:tmp_ppulse_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:ClockGen:tmp_ppulse_reg\,
            clock_0 => \CapSense:clk\,
            main_0 => \CapSense:ClockGen:tmp_ppulse_udb\);

    \CapSense:ClockGen:tmp_ppulse_udb\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:ClockGen:tmp_ppulse_udb\,
            main_0 => \CapSense:ClockGen:ppulse_equal\,
            main_1 => \CapSense:ClockGen:ppulse_less\);

    \CapSense:CmodCH0(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CapSense:CmodCH0\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\CapSense:CmodCH0(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \CapSense:CmodCH0\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "66585408-645a-40fb-98ae-81509aded694/232398c5-3876-4e07-8f5b-7cd7657055e2",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "Cmod_CH0",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \CapSense:CompCH0:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            out => \CapSense:Cmp_CH0\);

    \CapSense:IdacCH0:Net_123\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:IdacCH0:Net_123\,
            main_0 => \CapSense:Ioff_CH0\);

    \CapSense:IdacCH0:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => __ZERO__,
            idir => __ZERO__,
            ioff => \CapSense:IdacCH0:Net_123\);

    \CapSense:Ioff_CH0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:Ioff_CH0\,
            main_0 => \CapSense:MeasureCH0:cmp_in_reg\);

    \CapSense:IsrCH0\:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => \CapSense:Net_1603\,
            clock => ClockBlock_BUS_CLK);

    \CapSense:MeasureCH0:UDB:Counter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "11111111",
            a1_init => "11111111",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            d0_init => "11111111",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \CapSense:clk\,
            cs_addr_2 => \CapSense:MeasureCH0:cs_addr_cnt_2\,
            cs_addr_1 => \CapSense:MeasureCH0:cs_addr_cnt_1\,
            cs_addr_0 => \CapSense:MeasureCH0:cs_addr_cnt_0\,
            z0_comb => \CapSense:MeasureCH0:zc0\,
            z1_comb => \CapSense:MeasureCH0:zc1\,
            busclk => ClockBlock_BUS_CLK);

    \CapSense:MeasureCH0:UDB:Window:u0\:datapathcell
        GENERIC MAP(
            a0_init => "11111111",
            a1_init => "11111111",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            d0_init => "11111111",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \CapSense:clk\,
            cs_addr_2 => \CapSense:MeasureCH0:cs_addr_win_2\,
            cs_addr_1 => \CapSense:MeasureCH0:cs_addr_win_1\,
            cs_addr_0 => \CapSense:MeasureCH0:cs_addr_win_0\,
            z0_comb => \CapSense:MeasureCH0:zw0\,
            z1_comb => \CapSense:MeasureCH0:zw1\,
            busclk => ClockBlock_BUS_CLK);

    \CapSense:MeasureCH0:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:MeasureCH0:cnt_enable\,
            main_0 => \CapSense:MeasureCH0:cmp_in_reg\,
            main_1 => \CapSense:MeasureCH0:win_enable\);

    \CapSense:MeasureCH0:cs_addr_cnt_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2) + (main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:MeasureCH0:cs_addr_cnt_0\,
            main_0 => \CapSense:MeasureCH0:zc1\,
            main_1 => \CapSense:MeasureCH0:wndState_0\,
            main_2 => \CapSense:MeasureCH0:cnt_enable\);

    \CapSense:MeasureCH0:cs_addr_cnt_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:MeasureCH0:cs_addr_cnt_1\,
            main_0 => \CapSense:MeasureCH0:zc0\,
            main_1 => \CapSense:MeasureCH0:wndState_0\,
            main_2 => \CapSense:MeasureCH0:cnt_enable\);

    \CapSense:MeasureCH0:cs_addr_cnt_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:MeasureCH0:cs_addr_cnt_2\,
            main_0 => \CapSense:MeasureCH0:wndState_0\,
            main_1 => \CapSense:MeasureCH0:cnt_enable\);

    \CapSense:MeasureCH0:cs_addr_win_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2) + (main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:MeasureCH0:cs_addr_win_0\,
            main_0 => \CapSense:MeasureCH0:zw1\,
            main_1 => \CapSense:MeasureCH0:wndState_0\,
            main_2 => \CapSense:MeasureCH0:win_enable\);

    \CapSense:MeasureCH0:cs_addr_win_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:MeasureCH0:cs_addr_win_1\,
            main_0 => \CapSense:MeasureCH0:zw0\,
            main_1 => \CapSense:MeasureCH0:wndState_0\,
            main_2 => \CapSense:MeasureCH0:win_enable\);

    \CapSense:MeasureCH0:cs_addr_win_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:MeasureCH0:cs_addr_win_2\,
            main_0 => \CapSense:MeasureCH0:wndState_0\,
            main_1 => \CapSense:MeasureCH0:win_enable\);

    \CapSense:MeasureCH0:genblk1:SyncCMPR\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => \CapSense:clk\,
            in => \CapSense:Cmp_CH0\,
            out => \CapSense:MeasureCH0:cmp_in_reg\,
            clk_en => \CapSense:DigitalClk\);

    \CapSense:MeasureCH0:int\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:MeasureCH0:int\,
            main_0 => \CapSense:MeasureCH0:zw0\,
            main_1 => \CapSense:MeasureCH0:zw1\);

    \CapSense:MeasureCH0:win_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:MeasureCH0:win_enable\,
            main_0 => \CapSense:MeasureCH0:wndState_2\,
            main_1 => \CapSense:MeasureCH0:int\);

    \CapSense:MeasureCH0:wndState_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:MeasureCH0:wndState_0\,
            clock_0 => \CapSense:clk\,
            main_0 => \CapSense:MeasureCH0:wndState_0\\D\);

    \CapSense:MeasureCH0:wndState_0\\D\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * !main_5)",
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:MeasureCH0:wndState_0\\D\,
            main_0 => \CapSense:mrst\,
            main_1 => \CapSense:MeasureCH0:wndState_2\,
            main_2 => \CapSense:MeasureCH0:wndState_1\,
            main_3 => \CapSense:MeasureCH0:wndState_0\,
            main_4 => \CapSense:Net_1350\,
            main_5 => \CapSense:Net_1603\);

    \CapSense:MeasureCH0:wndState_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:MeasureCH0:wndState_1\,
            clock_0 => \CapSense:clk\,
            main_0 => \CapSense:MeasureCH0:wndState_1\\D\);

    \CapSense:MeasureCH0:wndState_1\\D\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_6) + (!main_1 * !main_2 * !main_3 * main_4 * !main_6) + (!main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:MeasureCH0:wndState_1\\D\,
            main_0 => \CapSense:DigitalClk\,
            main_1 => \CapSense:mrst\,
            main_2 => \CapSense:MeasureCH0:wndState_2\,
            main_3 => \CapSense:MeasureCH0:wndState_1\,
            main_4 => \CapSense:MeasureCH0:wndState_0\,
            main_5 => \CapSense:MeasureCH0:int\,
            main_6 => \CapSense:Net_1603\);

    \CapSense:MeasureCH0:wndState_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:MeasureCH0:wndState_2\,
            clock_0 => \CapSense:clk\,
            main_0 => \CapSense:MeasureCH0:wndState_2\\D\);

    \CapSense:MeasureCH0:wndState_2\\D\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5)",
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:MeasureCH0:wndState_2\\D\,
            main_0 => \CapSense:DigitalClk\,
            main_1 => \CapSense:mrst\,
            main_2 => \CapSense:MeasureCH0:wndState_2\,
            main_3 => \CapSense:MeasureCH0:wndState_1\,
            main_4 => \CapSense:MeasureCH0:wndState_0\,
            main_5 => \CapSense:Net_1603\);

    \CapSense:MeasureCH0:wndState_3\\D\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_5 * main_6) + (!main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_6)",
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:MeasureCH0:wndState_3\\D\,
            main_0 => \CapSense:mrst\,
            main_1 => \CapSense:MeasureCH0:wndState_2\,
            main_2 => \CapSense:MeasureCH0:wndState_1\,
            main_3 => \CapSense:MeasureCH0:wndState_0\,
            main_4 => \CapSense:MeasureCH0:int\,
            main_5 => \CapSense:Net_1350\,
            main_6 => \CapSense:Net_1603\);

    \CapSense:Net_1350\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:Net_1350\,
            main_0 => \CapSense:ClockGen:control_2\,
            main_1 => \CapSense:ClockGen:cstate_2\);

    \CapSense:Net_1603\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:Net_1603\,
            clock_0 => \CapSense:clk\,
            main_0 => \CapSense:MeasureCH0:wndState_3\\D\);

    \CapSense:PortCH0(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CapSense:PortCH0\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\CapSense:PortCH0(0)\\__PA\,
            in_clock => open,
            pin_input => __ZERO__,
            oe => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    \CapSense:PortCH0(1)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CapSense:PortCH0\",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\CapSense:PortCH0(1)\\__PA\,
            in_clock => open,
            pin_input => __ZERO__,
            oe => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    \CapSense:PortCH0(2)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CapSense:PortCH0\",
            logicalport_pin_id => 2,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\CapSense:PortCH0(2)\\__PA\,
            in_clock => open,
            pin_input => __ZERO__,
            oe => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    \CapSense:PortCH0(3)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CapSense:PortCH0\",
            logicalport_pin_id => 3,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\CapSense:PortCH0(3)\\__PA\,
            in_clock => open,
            pin_input => __ZERO__,
            oe => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    \CapSense:PortCH0(4)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CapSense:PortCH0\",
            logicalport_pin_id => 4,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\CapSense:PortCH0(4)\\__PA\,
            in_clock => open,
            pin_input => __ZERO__,
            oe => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    \CapSense:PortCH0(5)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CapSense:PortCH0\",
            logicalport_pin_id => 5,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\CapSense:PortCH0(5)\\__PA\,
            in_clock => open,
            pin_input => __ZERO__,
            oe => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    \CapSense:PortCH0(6)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\CapSense:PortCH0\",
            logicalport_pin_id => 6,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\CapSense:PortCH0(6)\\__PA\,
            in_clock => open,
            pin_input => __ZERO__,
            oe => open,
            in_clock_en => open,
            in_reset => open,
            out_clock => open,
            out_clock_en => open,
            out_reset => open);

    \CapSense:PortCH0\:logicalport
        GENERIC MAP(
            access_mode => "HW_ONLY",
            cs_mode => "11",
            drive_mode => "100100100100100100100",
            emif_mode => "",
            enable_shielding => "0000000",
            ibuf_enabled => "1111111",
            id => "66585408-645a-40fb-98ae-81509aded694/dd9c1af8-be5a-4b9e-b10c-b2d9f11dc9fc",
            init_dr_st => "0000000",
            input_sync => "0000000",
            input_sync_mode => "0000000",
            intr_mode => "00000000000000",
            io_voltage => "0.00,0.00,0.00,0.00,0.00,0.00,0.00",
            layout_mode => "NONCONTIGUOUS",
            lcd_com_seg => "",
            lcd_sw_drive => 0,
            oe_conn => "0000000",
            oe_sync => "",
            out_conn => "0000000",
            output_clock_mode => "0000000",
            output_mode => "0000000",
            output_sync => "0000000",
            pin_aliases => "Button0__BTN,Button1__BTN,LinearSlider0_e0__LS,LinearSlider0_e1__LS,LinearSlider0_e2__LS,LinearSlider0_e3__LS,LinearSlider0_e4__LS",
            pin_mode => "AAAAAAA",
            por_state => 0,
            port_alias_group => "",
            port_alias_required => 0,
            port_mode => "ANALOG",
            sio_group_cnt => 4,
            sio_hifreq => "",
            sio_hyst => "",
            sio_ibuf => "",
            sio_info => "00000000000000",
            sio_obuf => "",
            sio_refsel => "",
            sio_vtrip => "",
            siorefwidth => 4,
            slew_rate => "",
            spanning => 1,
            vtrip => "00000000000000",
            width => 7,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            precharge => open);

    \CapSense:PreChargeClk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2) + (main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:PreChargeClk\,
            main_0 => \CapSense:ClockGen:control_4\,
            main_1 => \CapSense:ClockGen:cmsb_reg\,
            main_2 => \CapSense:ClockGen:tmp_ppulse_reg\);

    \CapSense:mrst\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \CapSense:mrst\,
            clock_0 => \CapSense:clk\,
            main_0 => \CapSense:ClockGen:cstate_1\\D\);

    \Comp:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            out => Net_1032);

    \HeartbeatCounter:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \HeartbeatCounter:CounterUDB:count_enable\,
            main_0 => \HeartbeatCounter:CounterUDB:final_enable\,
            main_1 => \HeartbeatCounter:CounterUDB:count_stored_i\,
            main_2 => Net_1200_local);

    \HeartbeatCounter:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \HeartbeatCounter:CounterUDB:count_stored_i\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_1200_local);

    \HeartbeatCounter:CounterUDB:final_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \HeartbeatCounter:CounterUDB:final_enable\,
            main_0 => \HeartbeatCounter:CounterUDB:control_7\);

    \HeartbeatCounter:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \HeartbeatCounter:CounterUDB:reload\,
            main_0 => Net_1542);

    \HeartbeatCounter:CounterUDB:sC32:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \HeartbeatCounter:CounterUDB:count_enable\,
            cs_addr_0 => \HeartbeatCounter:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \HeartbeatCounter:CounterUDB:sC32:counterdp:u0.ce0__sig\,
            cl0 => \HeartbeatCounter:CounterUDB:sC32:counterdp:u0.cl0__sig\,
            z0 => \HeartbeatCounter:CounterUDB:sC32:counterdp:u0.z0__sig\,
            ff0 => \HeartbeatCounter:CounterUDB:sC32:counterdp:u0.ff0__sig\,
            ce1 => \HeartbeatCounter:CounterUDB:sC32:counterdp:u0.ce1__sig\,
            cl1 => \HeartbeatCounter:CounterUDB:sC32:counterdp:u0.cl1__sig\,
            z1 => \HeartbeatCounter:CounterUDB:sC32:counterdp:u0.z1__sig\,
            ff1 => \HeartbeatCounter:CounterUDB:sC32:counterdp:u0.ff1__sig\,
            co_msb => \HeartbeatCounter:CounterUDB:sC32:counterdp:u0.co_msb__sig\,
            sol_msb => \HeartbeatCounter:CounterUDB:sC32:counterdp:u0.sol_msb__sig\,
            cfbo => \HeartbeatCounter:CounterUDB:sC32:counterdp:u0.cfbo__sig\,
            sil => \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.sor__sig\,
            cmsbi => \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.cmsbo__sig\);

    \HeartbeatCounter:CounterUDB:sC32:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \HeartbeatCounter:CounterUDB:count_enable\,
            cs_addr_0 => \HeartbeatCounter:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \HeartbeatCounter:CounterUDB:sC32:counterdp:u0.ce0__sig\,
            cl0i => \HeartbeatCounter:CounterUDB:sC32:counterdp:u0.cl0__sig\,
            z0i => \HeartbeatCounter:CounterUDB:sC32:counterdp:u0.z0__sig\,
            ff0i => \HeartbeatCounter:CounterUDB:sC32:counterdp:u0.ff0__sig\,
            ce1i => \HeartbeatCounter:CounterUDB:sC32:counterdp:u0.ce1__sig\,
            cl1i => \HeartbeatCounter:CounterUDB:sC32:counterdp:u0.cl1__sig\,
            z1i => \HeartbeatCounter:CounterUDB:sC32:counterdp:u0.z1__sig\,
            ff1i => \HeartbeatCounter:CounterUDB:sC32:counterdp:u0.ff1__sig\,
            ci => \HeartbeatCounter:CounterUDB:sC32:counterdp:u0.co_msb__sig\,
            sir => \HeartbeatCounter:CounterUDB:sC32:counterdp:u0.sol_msb__sig\,
            cfbi => \HeartbeatCounter:CounterUDB:sC32:counterdp:u0.cfbo__sig\,
            sor => \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.sor__sig\,
            cmsbo => \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.cmsbo__sig\,
            ce0 => \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.ce0__sig\,
            cl0 => \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.cl0__sig\,
            z0 => \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.z0__sig\,
            ff0 => \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.ff0__sig\,
            ce1 => \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.ce1__sig\,
            cl1 => \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.cl1__sig\,
            z1 => \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.z1__sig\,
            ff1 => \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.ff1__sig\,
            co_msb => \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.co_msb__sig\,
            sol_msb => \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.sol_msb__sig\,
            cfbo => \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.cfbo__sig\,
            sil => \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.sor__sig\,
            cmsbi => \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.cmsbo__sig\);

    \HeartbeatCounter:CounterUDB:sC32:counterdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \HeartbeatCounter:CounterUDB:count_enable\,
            cs_addr_0 => \HeartbeatCounter:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.ce0__sig\,
            cl0i => \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.cl0__sig\,
            z0i => \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.z0__sig\,
            ff0i => \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.ff0__sig\,
            ce1i => \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.ce1__sig\,
            cl1i => \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.cl1__sig\,
            z1i => \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.z1__sig\,
            ff1i => \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.ff1__sig\,
            ci => \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.co_msb__sig\,
            sir => \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.sol_msb__sig\,
            cfbi => \HeartbeatCounter:CounterUDB:sC32:counterdp:u1.cfbo__sig\,
            sor => \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.sor__sig\,
            cmsbo => \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.cmsbo__sig\,
            ce0 => \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.ce0__sig\,
            cl0 => \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.cl0__sig\,
            z0 => \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.z0__sig\,
            ff0 => \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.ff0__sig\,
            ce1 => \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.ce1__sig\,
            cl1 => \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.cl1__sig\,
            z1 => \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.z1__sig\,
            ff1 => \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.ff1__sig\,
            co_msb => \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.co_msb__sig\,
            sol_msb => \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.sol_msb__sig\,
            cfbo => \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.cfbo__sig\,
            sil => \HeartbeatCounter:CounterUDB:sC32:counterdp:u3.sor__sig\,
            cmsbi => \HeartbeatCounter:CounterUDB:sC32:counterdp:u3.cmsbo__sig\);

    \HeartbeatCounter:CounterUDB:sC32:counterdp:u3\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \HeartbeatCounter:CounterUDB:count_enable\,
            cs_addr_0 => \HeartbeatCounter:CounterUDB:reload\,
            z0_comb => \HeartbeatCounter:CounterUDB:status_1\,
            cl1_comb => \HeartbeatCounter:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \HeartbeatCounter:CounterUDB:status_6\,
            f0_blk_stat_comb => \HeartbeatCounter:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.ce0__sig\,
            cl0i => \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.cl0__sig\,
            z0i => \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.z0__sig\,
            ff0i => \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.ff0__sig\,
            ce1i => \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.ce1__sig\,
            cl1i => \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.cl1__sig\,
            z1i => \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.z1__sig\,
            ff1i => \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.ff1__sig\,
            ci => \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.co_msb__sig\,
            sir => \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.sol_msb__sig\,
            cfbi => \HeartbeatCounter:CounterUDB:sC32:counterdp:u2.cfbo__sig\,
            sor => \HeartbeatCounter:CounterUDB:sC32:counterdp:u3.sor__sig\,
            cmsbo => \HeartbeatCounter:CounterUDB:sC32:counterdp:u3.cmsbo__sig\);

    \HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \HeartbeatCounter:CounterUDB:control_7\,
            control_6 => \HeartbeatCounter:CounterUDB:control_6\,
            control_5 => \HeartbeatCounter:CounterUDB:control_5\,
            control_4 => \HeartbeatCounter:CounterUDB:control_4\,
            control_3 => \HeartbeatCounter:CounterUDB:control_3\,
            control_2 => \HeartbeatCounter:CounterUDB:control_2\,
            control_1 => \HeartbeatCounter:CounterUDB:control_1\,
            control_0 => \HeartbeatCounter:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \HeartbeatCounter:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => \HeartbeatCounter:CounterUDB:status_6\,
            status_5 => \HeartbeatCounter:CounterUDB:status_5\,
            status_4 => __ZERO__,
            status_3 => \HeartbeatCounter:CounterUDB:status_3\,
            status_2 => __ZERO__,
            status_1 => \HeartbeatCounter:CounterUDB:status_1\,
            status_0 => \HeartbeatCounter:CounterUDB:status_0\);

    \HeartbeatCounter:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \HeartbeatCounter:CounterUDB:status_0\,
            main_0 => Net_1542,
            main_1 => \HeartbeatCounter:CounterUDB:cmp_out_i\);

    \HeartbeatCounter:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \HeartbeatCounter:CounterUDB:status_3\,
            main_0 => \HeartbeatCounter:CounterUDB:underflow\,
            main_1 => \HeartbeatCounter:CounterUDB:underflow_reg_i\);

    \HeartbeatCounter:CounterUDB:tc_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \HeartbeatCounter:CounterUDB:tc_i\,
            main_0 => \HeartbeatCounter:CounterUDB:underflow\);

    \HeartbeatCounter:CounterUDB:tc_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \HeartbeatCounter:CounterUDB:tc_reg_i\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \HeartbeatCounter:CounterUDB:tc_i\);

    \HeartbeatCounter:CounterUDB:underflow\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \HeartbeatCounter:CounterUDB:underflow\,
            main_0 => \HeartbeatCounter:CounterUDB:status_1\);

    \HeartbeatCounter:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \HeartbeatCounter:CounterUDB:underflow_reg_i\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \HeartbeatCounter:CounterUDB:underflow\);

    \LCD:LCDPort(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(0)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort(1)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(1)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(1)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort(2)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 2,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(2)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(2)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort(3)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 3,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(3)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(3)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort(4)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 4,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(4)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(4)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort(5)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 5,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(5)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(5)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort(6)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 6,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD:LCDPort(6)\\__PA\,
            oe => open,
            pad_in => \LCD:LCDPort(6)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD:LCDPort\:logicalport
        GENERIC MAP(
            drive_mode => "110110110110110110110",
            ibuf_enabled => "1111111",
            id => "6ea6d78a-8e9e-4562-997b-572b4c437c72/ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "0000000",
            input_buffer_sel => "00000000000000",
            input_clk_en => 0,
            input_sync => "1111111",
            input_sync_mode => "0000000",
            intr_mode => "00000000000000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",,,,,,",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0000000",
            oe_reset => 0,
            oe_sync => "0000000",
            output_clk_en => 0,
            output_clock_mode => "0000000",
            output_conn => "0000000",
            output_mode => "0000000",
            output_reset => 0,
            output_sync => "0000000",
            ovt_hyst_trim => "0000000",
            ovt_needed => "0000000",
            ovt_slew_control => "00000000000000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => ",,,,,,",
            pin_mode => "OOOOOOO",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1111111",
            sio_ibuf => "00000000",
            sio_info => "00000000000000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0000000",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0000000",
            vtrip => "10101010101010",
            width => 7,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \PGA_1:SC\:sccell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            dyn_cntl_udb => __ZERO__,
            modout => \PGA_1:Net_41\);

    \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\,
            main_0 => \PWM:PWMUDB:dith_count_0\);

    \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\,
            main_0 => \PWM:PWMUDB:dith_count_1\,
            main_1 => \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\);

    \PWM:PWMUDB:MODULE_1:g2:a0:s_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \PWM:PWMUDB:MODULE_1:g2:a0:s_0\,
            main_0 => \PWM:PWMUDB:dith_count_0\);

    \PWM:PWMUDB:MODULE_1:g2:a0:s_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \PWM:PWMUDB:MODULE_1:g2:a0:s_1\,
            main_0 => \PWM:PWMUDB:dith_count_1\,
            main_1 => \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\);

    \PWM:PWMUDB:dith_count_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM:PWMUDB:dith_count_0\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \PWM:PWMUDB:dith_count_0\\D\);

    \PWM:PWMUDB:dith_count_0\\D\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \PWM:PWMUDB:dith_count_0\\D\,
            main_0 => \PWM:PWMUDB:tc_i\,
            main_1 => \PWM:PWMUDB:dith_count_0\,
            main_2 => \PWM:PWMUDB:MODULE_1:g2:a0:s_0\);

    \PWM:PWMUDB:dith_count_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM:PWMUDB:dith_count_1\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \PWM:PWMUDB:dith_count_1\\D\);

    \PWM:PWMUDB:dith_count_1\\D\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \PWM:PWMUDB:dith_count_1\\D\,
            main_0 => \PWM:PWMUDB:tc_i\,
            main_1 => \PWM:PWMUDB:dith_count_1\,
            main_2 => \PWM:PWMUDB:MODULE_1:g2:a0:s_1\);

    \PWM:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \PWM:PWMUDB:control_7\,
            control_6 => \PWM:PWMUDB:control_6\,
            control_5 => \PWM:PWMUDB:control_5\,
            control_4 => \PWM:PWMUDB:control_4\,
            control_3 => \PWM:PWMUDB:control_3\,
            control_2 => \PWM:PWMUDB:control_2\,
            control_1 => \PWM:PWMUDB:control_1\,
            control_0 => \PWM:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM:PWMUDB:ltch_kill_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM:PWMUDB:ltch_kill_reg\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \PWM:PWMUDB:ltch_kill_reg\\D\);

    \PWM:PWMUDB:ltch_kill_reg\\D\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clken_mode => 1)
        PORT MAP(
            q => \PWM:PWMUDB:ltch_kill_reg\\D\);

    \PWM:PWMUDB:pwm_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \PWM:PWMUDB:pwm_i\,
            main_0 => \PWM:PWMUDB:runmode_enable\,
            main_1 => \PWM:PWMUDB:pwm_temp\);

    \PWM:PWMUDB:pwm_temp\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \PWM:PWMUDB:pwm_temp\,
            main_0 => \PWM:PWMUDB:cmp1_less\);

    \PWM:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM:PWMUDB:runmode_enable\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \PWM:PWMUDB:runmode_enable\\D\);

    \PWM:PWMUDB:runmode_enable\\D\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \PWM:PWMUDB:runmode_enable\\D\,
            main_0 => \PWM:PWMUDB:control_7\);

    \PWM:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => \PWM:PWMUDB:tc_i\,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \PWM:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \PWM:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \PWM:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \PWM:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \PWM:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \PWM:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \PWM:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \PWM:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \PWM:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \PWM:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \PWM:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \PWM:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \PWM:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => \PWM:PWMUDB:tc_i\,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\,
            cl0_comb => \PWM:PWMUDB:cmp1_less\,
            z0_comb => \PWM:PWMUDB:tc_i\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PWM:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \PWM:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \PWM:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \PWM:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \PWM:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \PWM:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \PWM:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \PWM:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \PWM:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \PWM:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \PWM:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \PWM:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \PWM:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM:PWMUDB:sc_kill_tmp\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM:PWMUDB:sc_kill_tmp\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \PWM:PWMUDB:sc_kill_tmp\\D\);

    \PWM:PWMUDB:sc_kill_tmp\\D\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \PWM:PWMUDB:sc_kill_tmp\\D\,
            main_0 => \PWM:PWMUDB:tc_i\);

    \PWM:PWMUDB:tc_i_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM:PWMUDB:tc_i_reg\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \PWM:PWMUDB:tc_i_reg\\D\);

    \PWM:PWMUDB:tc_i_reg\\D\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \PWM:PWMUDB:tc_i_reg\\D\,
            main_0 => \PWM:PWMUDB:runmode_enable\,
            main_1 => \PWM:PWMUDB:tc_i\);

    \USBUART:Dm(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART:Dm\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000100000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART:Dm(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART:Dm\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "2b269b96-47a4-4e9a-937e-76d4080bb211/8b77a6c4-10a0-4390-971c-672353e2a49c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \USBUART:Dp(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART:Dp\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000010000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART:Dp(0)\\__PA\,
            oe => open,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART:Dp\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "2b269b96-47a4-4e9a-937e-76d4080bb211/618a72fc-5ddd-4df5-958f-a3d55102db42",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "10",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => \USBUART:Net_1010\,
            in_clock => open);

    \USBUART:USB\:usbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            sof_int => Net_1398,
            arb_int => \USBUART:Net_79\,
            usb_int => \USBUART:Net_81\,
            ept_int_8 => \USBUART:ept_int_8\,
            ept_int_7 => \USBUART:ept_int_7\,
            ept_int_6 => \USBUART:ept_int_6\,
            ept_int_5 => \USBUART:ept_int_5\,
            ept_int_4 => \USBUART:ept_int_4\,
            ept_int_3 => \USBUART:ept_int_3\,
            ept_int_2 => \USBUART:ept_int_2\,
            ept_int_1 => \USBUART:ept_int_1\,
            ept_int_0 => \USBUART:ept_int_0\,
            ord_int => \USBUART:Net_95\,
            dma_req_7 => \USBUART:dma_req_7\,
            dma_req_6 => \USBUART:dma_req_6\,
            dma_req_5 => \USBUART:dma_req_5\,
            dma_req_4 => \USBUART:dma_req_4\,
            dma_req_3 => \USBUART:dma_req_3\,
            dma_req_2 => \USBUART:dma_req_2\,
            dma_req_1 => \USBUART:dma_req_1\,
            dma_req_0 => \USBUART:dma_req_0\,
            dma_termin => \USBUART:Net_824\);

    \USBUART:arb_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:Net_79\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:bus_reset\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:Net_81\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:dp_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:Net_1010\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_0\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:ept_int_0\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_1\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:ept_int_1\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_2\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:ept_int_2\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_3\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \USBUART:ept_int_3\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:sof_int\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_1398,
            clock => ClockBlock_BUS_CLK);

    \WaveDAC8_1:Net_183\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \WaveDAC8_1:Net_183\,
            main_0 => \WaveDAC8_1:Net_279_local\);

    \WaveDAC8_1:VDAC8:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => __ZERO__,
            idir => __ZERO__,
            ioff => __ZERO__,
            strobe_udb => \WaveDAC8_1:Net_279_local\);

    \WaveDAC8_1:Wave1_DMA\:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => \WaveDAC8_1:Net_183\,
            termin => '0',
            termout => Net_522,
            clock => ClockBlock_BUS_CLK);

    \WaveDAC8_1:Wave2_DMA\:drqcell
        GENERIC MAP(
            drq_type => "10",
            num_tds => 0)
        PORT MAP(
            dmareq => __ZERO__,
            termin => '0',
            termout => Net_523,
            clock => ClockBlock_BUS_CLK);

    __ZERO__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clken_mode => 1)
        PORT MAP(
            q => __ZERO__);

    amp:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "81cc58cc-0eba-44cb-9f20-a0ccdee9573a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    amp(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "amp",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => amp(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

END __DEFAULT__;
