<profile>

<section name = "Vivado HLS Report for 'myproject'" level="0">
<item name = "Date">Tue Sep 17 10:43:06 2024
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flga2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">25.00 ns, 14.698 ns, 6.75 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 1, 25.000 ns, 25.000 ns, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_69">dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0, 0, 0, 0 ns, 0 ns, 1, 1, function</column>
<column name="call_ret2_dense_latency_ap_fixed_ap_fixed_config5_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_75">dense_latency_ap_fixed_ap_fixed_config5_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0, 0, 0, 0 ns, 0 ns, 1, 1, function</column>
<column name="call_ret4_dense_latency_ap_fixed_ap_fixed_32_16_5_3_0_config8_0_0_0_0_fu_111">dense_latency_ap_fixed_ap_fixed_32_16_5_3_0_config8_0_0_0_0, 0, 0, 0 ns, 0 ns, 1, 1, function</column>
<column name="call_ret1_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_s_fu_131">relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_s, 0, 0, 0 ns, 0 ns, 1, 1, function</column>
<column name="call_ret3_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_s_fu_167">relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_s, 0, 0, 0 ns, 0 ns, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 6, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1392, 0, 129044, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 2339, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 61, ~0, 32, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 20, ~0, 10, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="call_ret_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_69">dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0, 0, 1026, 0, 94073, 0</column>
<column name="call_ret4_dense_latency_ap_fixed_ap_fixed_32_16_5_3_0_config8_0_0_0_0_fu_111">dense_latency_ap_fixed_ap_fixed_32_16_5_3_0_config8_0_0_0_0, 0, 40, 0, 2961, 0</column>
<column name="call_ret2_dense_latency_ap_fixed_ap_fixed_config5_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_75">dense_latency_ap_fixed_ap_fixed_config5_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0, 0, 326, 0, 29562, 0</column>
<column name="call_ret1_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_s_fu_131">relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_s, 0, 0, 0, 1632, 0</column>
<column name="call_ret3_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_s_fu_167">relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_s, 0, 0, 0, 816, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="inputs_V_ap_vld_in_sig">9, 2, 1, 2</column>
<column name="inputs_V_ap_vld_preg">9, 2, 1, 2</column>
<column name="inputs_V_blk_n">9, 2, 1, 2</column>
<column name="inputs_V_in_sig">9, 2, 1824, 3648</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="inputs_V_ap_vld_preg">1, 0, 1, 0</column>
<column name="inputs_V_preg">1824, 0, 1824, 0</column>
<column name="layer5_out_0_V_reg_666">32, 0, 32, 0</column>
<column name="layer5_out_10_V_reg_716">32, 0, 32, 0</column>
<column name="layer5_out_11_V_reg_721">32, 0, 32, 0</column>
<column name="layer5_out_12_V_reg_726">32, 0, 32, 0</column>
<column name="layer5_out_13_V_reg_731">32, 0, 32, 0</column>
<column name="layer5_out_14_V_reg_736">32, 0, 32, 0</column>
<column name="layer5_out_15_V_reg_741">32, 0, 32, 0</column>
<column name="layer5_out_1_V_reg_671">32, 0, 32, 0</column>
<column name="layer5_out_2_V_reg_676">32, 0, 32, 0</column>
<column name="layer5_out_3_V_reg_681">32, 0, 32, 0</column>
<column name="layer5_out_4_V_reg_686">32, 0, 32, 0</column>
<column name="layer5_out_5_V_reg_691">32, 0, 32, 0</column>
<column name="layer5_out_6_V_reg_696">32, 0, 32, 0</column>
<column name="layer5_out_7_V_reg_701">32, 0, 32, 0</column>
<column name="layer5_out_8_V_reg_706">32, 0, 32, 0</column>
<column name="layer5_out_9_V_reg_711">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="inputs_V_ap_vld">in, 1, ap_vld, inputs_V, pointer</column>
<column name="inputs_V">in, 1824, ap_vld, inputs_V, pointer</column>
<column name="layer8_out_0_V">out, 32, ap_vld, layer8_out_0_V, pointer</column>
<column name="layer8_out_0_V_ap_vld">out, 1, ap_vld, layer8_out_0_V, pointer</column>
<column name="layer8_out_1_V">out, 32, ap_vld, layer8_out_1_V, pointer</column>
<column name="layer8_out_1_V_ap_vld">out, 1, ap_vld, layer8_out_1_V, pointer</column>
<column name="layer8_out_2_V">out, 32, ap_vld, layer8_out_2_V, pointer</column>
<column name="layer8_out_2_V_ap_vld">out, 1, ap_vld, layer8_out_2_V, pointer</column>
</table>
</item>
</section>
</profile>
