E:/IC_design/RISCV_3_stage_CPU/rtl/program_counter.v {1 {vlog -work work -vopt -stats=none E:/IC_design/RISCV_3_stage_CPU/rtl/program_counter.v
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
-- Compiling module program_counter

Top level modules:
	program_counter

} {} {}} E:/IC_design/RISCV_3_stage_CPU/rtl/instruction_fetch.v {1 {vlog -work work -vopt -stats=none E:/IC_design/RISCV_3_stage_CPU/rtl/instruction_fetch.v
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
-- Compiling module instruction_fetch

Top level modules:
	instruction_fetch

} {} {}} E:/IC_design/RISCV_3_stage_CPU/rtl/if_id.v {1 {vlog -work work -vopt -stats=none E:/IC_design/RISCV_3_stage_CPU/rtl/if_id.v
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
-- Compiling module if_id

Top level modules:
	if_id

} {} {}} E:/IC_design/RISCV_3_stage_CPU/modelsim_project/tb_add.v {1 {vlog -work work -vopt -stats=none E:/IC_design/RISCV_3_stage_CPU/modelsim_project/tb_add.v
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
-- Compiling module tb_add

Top level modules:
	tb_add

} {} {}} E:/IC_design/RISCV_3_stage_CPU/rtl/instruction_delay.v {1 {vlog -work work -vopt -stats=none E:/IC_design/RISCV_3_stage_CPU/rtl/instruction_delay.v
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
-- Compiling module instruction_delay

Top level modules:
	instruction_delay

} {} {}} E:/IC_design/RISCV_3_stage_CPU/rtl/execution.v {1 {vlog -work work -vopt -stats=none E:/IC_design/RISCV_3_stage_CPU/rtl/execution.v
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
-- Compiling module execution

Top level modules:
	execution

} {} {}} E:/IC_design/RISCV_3_stage_CPU/rtl/register_file.v {1 {vlog -work work -vopt -stats=none E:/IC_design/RISCV_3_stage_CPU/rtl/register_file.v
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
-- Compiling module register_file

Top level modules:
	register_file

} {} {}} E:/IC_design/RISCV_3_stage_CPU/modelsim_project/open_risc_v.v {1 {vlog -work work -vopt -stats=none E:/IC_design/RISCV_3_stage_CPU/modelsim_project/open_risc_v.v
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
-- Compiling module open_risc_v

Top level modules:
	open_risc_v

} {} {}} E:/IC_design/RISCV_3_stage_CPU/rtl/instruction_decode.v {1 {vlog -work work -vopt -stats=none E:/IC_design/RISCV_3_stage_CPU/rtl/instruction_decode.v
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
-- Compiling module instruction_decode

Top level modules:
	instruction_decode

} {} {}} E:/IC_design/RISCV_3_stage_CPU/rtl/id_ex.v {1 {vlog -work work -vopt -stats=none E:/IC_design/RISCV_3_stage_CPU/rtl/id_ex.v
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
-- Compiling module id_ex

Top level modules:
	id_ex

} {} {}} E:/IC_design/RISCV_3_stage_CPU/rtl/defines.v {1 {vlog -work work -vopt -stats=none E:/IC_design/RISCV_3_stage_CPU/rtl/defines.v
Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016

} {} {}}
