
SW_Controller_DI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b80c  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000314  0800baac  0800baac  0000caac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800bdc0  0800bdc0  0000cdc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800bdc8  0800bdc8  0000cdc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800bdcc  0800bdcc  0000cdcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000007c  24000000  0800bdd0  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000ea4  2400007c  0800be4c  0000d07c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000f20  0800be4c  0000df20  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000d07c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001ae62  00000000  00000000  0000d0aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000311f  00000000  00000000  00027f0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001378  00000000  00000000  0002b030  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000f0a  00000000  00000000  0002c3a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003a8d3  00000000  00000000  0002d2b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001a1b7  00000000  00000000  00067b85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0017a7d1  00000000  00000000  00081d3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001fc50d  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005970  00000000  00000000  001fc550  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000052  00000000  00000000  00201ec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	2400007c 	.word	0x2400007c
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800ba94 	.word	0x0800ba94

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000080 	.word	0x24000080
 80002dc:	0800ba94 	.word	0x0800ba94

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b988 	b.w	80006a8 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	468e      	mov	lr, r1
 80003b8:	4604      	mov	r4, r0
 80003ba:	4688      	mov	r8, r1
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d14a      	bne.n	8000456 <__udivmoddi4+0xa6>
 80003c0:	428a      	cmp	r2, r1
 80003c2:	4617      	mov	r7, r2
 80003c4:	d962      	bls.n	800048c <__udivmoddi4+0xdc>
 80003c6:	fab2 f682 	clz	r6, r2
 80003ca:	b14e      	cbz	r6, 80003e0 <__udivmoddi4+0x30>
 80003cc:	f1c6 0320 	rsb	r3, r6, #32
 80003d0:	fa01 f806 	lsl.w	r8, r1, r6
 80003d4:	fa20 f303 	lsr.w	r3, r0, r3
 80003d8:	40b7      	lsls	r7, r6
 80003da:	ea43 0808 	orr.w	r8, r3, r8
 80003de:	40b4      	lsls	r4, r6
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	fa1f fc87 	uxth.w	ip, r7
 80003e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003ec:	0c23      	lsrs	r3, r4, #16
 80003ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80003f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003f6:	fb01 f20c 	mul.w	r2, r1, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d909      	bls.n	8000412 <__udivmoddi4+0x62>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f101 30ff 	add.w	r0, r1, #4294967295
 8000404:	f080 80ea 	bcs.w	80005dc <__udivmoddi4+0x22c>
 8000408:	429a      	cmp	r2, r3
 800040a:	f240 80e7 	bls.w	80005dc <__udivmoddi4+0x22c>
 800040e:	3902      	subs	r1, #2
 8000410:	443b      	add	r3, r7
 8000412:	1a9a      	subs	r2, r3, r2
 8000414:	b2a3      	uxth	r3, r4
 8000416:	fbb2 f0fe 	udiv	r0, r2, lr
 800041a:	fb0e 2210 	mls	r2, lr, r0, r2
 800041e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000422:	fb00 fc0c 	mul.w	ip, r0, ip
 8000426:	459c      	cmp	ip, r3
 8000428:	d909      	bls.n	800043e <__udivmoddi4+0x8e>
 800042a:	18fb      	adds	r3, r7, r3
 800042c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000430:	f080 80d6 	bcs.w	80005e0 <__udivmoddi4+0x230>
 8000434:	459c      	cmp	ip, r3
 8000436:	f240 80d3 	bls.w	80005e0 <__udivmoddi4+0x230>
 800043a:	443b      	add	r3, r7
 800043c:	3802      	subs	r0, #2
 800043e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000442:	eba3 030c 	sub.w	r3, r3, ip
 8000446:	2100      	movs	r1, #0
 8000448:	b11d      	cbz	r5, 8000452 <__udivmoddi4+0xa2>
 800044a:	40f3      	lsrs	r3, r6
 800044c:	2200      	movs	r2, #0
 800044e:	e9c5 3200 	strd	r3, r2, [r5]
 8000452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000456:	428b      	cmp	r3, r1
 8000458:	d905      	bls.n	8000466 <__udivmoddi4+0xb6>
 800045a:	b10d      	cbz	r5, 8000460 <__udivmoddi4+0xb0>
 800045c:	e9c5 0100 	strd	r0, r1, [r5]
 8000460:	2100      	movs	r1, #0
 8000462:	4608      	mov	r0, r1
 8000464:	e7f5      	b.n	8000452 <__udivmoddi4+0xa2>
 8000466:	fab3 f183 	clz	r1, r3
 800046a:	2900      	cmp	r1, #0
 800046c:	d146      	bne.n	80004fc <__udivmoddi4+0x14c>
 800046e:	4573      	cmp	r3, lr
 8000470:	d302      	bcc.n	8000478 <__udivmoddi4+0xc8>
 8000472:	4282      	cmp	r2, r0
 8000474:	f200 8105 	bhi.w	8000682 <__udivmoddi4+0x2d2>
 8000478:	1a84      	subs	r4, r0, r2
 800047a:	eb6e 0203 	sbc.w	r2, lr, r3
 800047e:	2001      	movs	r0, #1
 8000480:	4690      	mov	r8, r2
 8000482:	2d00      	cmp	r5, #0
 8000484:	d0e5      	beq.n	8000452 <__udivmoddi4+0xa2>
 8000486:	e9c5 4800 	strd	r4, r8, [r5]
 800048a:	e7e2      	b.n	8000452 <__udivmoddi4+0xa2>
 800048c:	2a00      	cmp	r2, #0
 800048e:	f000 8090 	beq.w	80005b2 <__udivmoddi4+0x202>
 8000492:	fab2 f682 	clz	r6, r2
 8000496:	2e00      	cmp	r6, #0
 8000498:	f040 80a4 	bne.w	80005e4 <__udivmoddi4+0x234>
 800049c:	1a8a      	subs	r2, r1, r2
 800049e:	0c03      	lsrs	r3, r0, #16
 80004a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a4:	b280      	uxth	r0, r0
 80004a6:	b2bc      	uxth	r4, r7
 80004a8:	2101      	movs	r1, #1
 80004aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80004b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004b6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ba:	429a      	cmp	r2, r3
 80004bc:	d907      	bls.n	80004ce <__udivmoddi4+0x11e>
 80004be:	18fb      	adds	r3, r7, r3
 80004c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004c4:	d202      	bcs.n	80004cc <__udivmoddi4+0x11c>
 80004c6:	429a      	cmp	r2, r3
 80004c8:	f200 80e0 	bhi.w	800068c <__udivmoddi4+0x2dc>
 80004cc:	46c4      	mov	ip, r8
 80004ce:	1a9b      	subs	r3, r3, r2
 80004d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004dc:	fb02 f404 	mul.w	r4, r2, r4
 80004e0:	429c      	cmp	r4, r3
 80004e2:	d907      	bls.n	80004f4 <__udivmoddi4+0x144>
 80004e4:	18fb      	adds	r3, r7, r3
 80004e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004ea:	d202      	bcs.n	80004f2 <__udivmoddi4+0x142>
 80004ec:	429c      	cmp	r4, r3
 80004ee:	f200 80ca 	bhi.w	8000686 <__udivmoddi4+0x2d6>
 80004f2:	4602      	mov	r2, r0
 80004f4:	1b1b      	subs	r3, r3, r4
 80004f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80004fa:	e7a5      	b.n	8000448 <__udivmoddi4+0x98>
 80004fc:	f1c1 0620 	rsb	r6, r1, #32
 8000500:	408b      	lsls	r3, r1
 8000502:	fa22 f706 	lsr.w	r7, r2, r6
 8000506:	431f      	orrs	r7, r3
 8000508:	fa0e f401 	lsl.w	r4, lr, r1
 800050c:	fa20 f306 	lsr.w	r3, r0, r6
 8000510:	fa2e fe06 	lsr.w	lr, lr, r6
 8000514:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000518:	4323      	orrs	r3, r4
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	fa1f fc87 	uxth.w	ip, r7
 8000522:	fbbe f0f9 	udiv	r0, lr, r9
 8000526:	0c1c      	lsrs	r4, r3, #16
 8000528:	fb09 ee10 	mls	lr, r9, r0, lr
 800052c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000530:	fb00 fe0c 	mul.w	lr, r0, ip
 8000534:	45a6      	cmp	lr, r4
 8000536:	fa02 f201 	lsl.w	r2, r2, r1
 800053a:	d909      	bls.n	8000550 <__udivmoddi4+0x1a0>
 800053c:	193c      	adds	r4, r7, r4
 800053e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000542:	f080 809c 	bcs.w	800067e <__udivmoddi4+0x2ce>
 8000546:	45a6      	cmp	lr, r4
 8000548:	f240 8099 	bls.w	800067e <__udivmoddi4+0x2ce>
 800054c:	3802      	subs	r0, #2
 800054e:	443c      	add	r4, r7
 8000550:	eba4 040e 	sub.w	r4, r4, lr
 8000554:	fa1f fe83 	uxth.w	lr, r3
 8000558:	fbb4 f3f9 	udiv	r3, r4, r9
 800055c:	fb09 4413 	mls	r4, r9, r3, r4
 8000560:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000564:	fb03 fc0c 	mul.w	ip, r3, ip
 8000568:	45a4      	cmp	ip, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x1ce>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000572:	f080 8082 	bcs.w	800067a <__udivmoddi4+0x2ca>
 8000576:	45a4      	cmp	ip, r4
 8000578:	d97f      	bls.n	800067a <__udivmoddi4+0x2ca>
 800057a:	3b02      	subs	r3, #2
 800057c:	443c      	add	r4, r7
 800057e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000582:	eba4 040c 	sub.w	r4, r4, ip
 8000586:	fba0 ec02 	umull	lr, ip, r0, r2
 800058a:	4564      	cmp	r4, ip
 800058c:	4673      	mov	r3, lr
 800058e:	46e1      	mov	r9, ip
 8000590:	d362      	bcc.n	8000658 <__udivmoddi4+0x2a8>
 8000592:	d05f      	beq.n	8000654 <__udivmoddi4+0x2a4>
 8000594:	b15d      	cbz	r5, 80005ae <__udivmoddi4+0x1fe>
 8000596:	ebb8 0203 	subs.w	r2, r8, r3
 800059a:	eb64 0409 	sbc.w	r4, r4, r9
 800059e:	fa04 f606 	lsl.w	r6, r4, r6
 80005a2:	fa22 f301 	lsr.w	r3, r2, r1
 80005a6:	431e      	orrs	r6, r3
 80005a8:	40cc      	lsrs	r4, r1
 80005aa:	e9c5 6400 	strd	r6, r4, [r5]
 80005ae:	2100      	movs	r1, #0
 80005b0:	e74f      	b.n	8000452 <__udivmoddi4+0xa2>
 80005b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005b6:	0c01      	lsrs	r1, r0, #16
 80005b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005bc:	b280      	uxth	r0, r0
 80005be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005c2:	463b      	mov	r3, r7
 80005c4:	4638      	mov	r0, r7
 80005c6:	463c      	mov	r4, r7
 80005c8:	46b8      	mov	r8, r7
 80005ca:	46be      	mov	lr, r7
 80005cc:	2620      	movs	r6, #32
 80005ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80005d2:	eba2 0208 	sub.w	r2, r2, r8
 80005d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005da:	e766      	b.n	80004aa <__udivmoddi4+0xfa>
 80005dc:	4601      	mov	r1, r0
 80005de:	e718      	b.n	8000412 <__udivmoddi4+0x62>
 80005e0:	4610      	mov	r0, r2
 80005e2:	e72c      	b.n	800043e <__udivmoddi4+0x8e>
 80005e4:	f1c6 0220 	rsb	r2, r6, #32
 80005e8:	fa2e f302 	lsr.w	r3, lr, r2
 80005ec:	40b7      	lsls	r7, r6
 80005ee:	40b1      	lsls	r1, r6
 80005f0:	fa20 f202 	lsr.w	r2, r0, r2
 80005f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005f8:	430a      	orrs	r2, r1
 80005fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80005fe:	b2bc      	uxth	r4, r7
 8000600:	fb0e 3318 	mls	r3, lr, r8, r3
 8000604:	0c11      	lsrs	r1, r2, #16
 8000606:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800060a:	fb08 f904 	mul.w	r9, r8, r4
 800060e:	40b0      	lsls	r0, r6
 8000610:	4589      	cmp	r9, r1
 8000612:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000616:	b280      	uxth	r0, r0
 8000618:	d93e      	bls.n	8000698 <__udivmoddi4+0x2e8>
 800061a:	1879      	adds	r1, r7, r1
 800061c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000620:	d201      	bcs.n	8000626 <__udivmoddi4+0x276>
 8000622:	4589      	cmp	r9, r1
 8000624:	d81f      	bhi.n	8000666 <__udivmoddi4+0x2b6>
 8000626:	eba1 0109 	sub.w	r1, r1, r9
 800062a:	fbb1 f9fe 	udiv	r9, r1, lr
 800062e:	fb09 f804 	mul.w	r8, r9, r4
 8000632:	fb0e 1119 	mls	r1, lr, r9, r1
 8000636:	b292      	uxth	r2, r2
 8000638:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800063c:	4542      	cmp	r2, r8
 800063e:	d229      	bcs.n	8000694 <__udivmoddi4+0x2e4>
 8000640:	18ba      	adds	r2, r7, r2
 8000642:	f109 31ff 	add.w	r1, r9, #4294967295
 8000646:	d2c4      	bcs.n	80005d2 <__udivmoddi4+0x222>
 8000648:	4542      	cmp	r2, r8
 800064a:	d2c2      	bcs.n	80005d2 <__udivmoddi4+0x222>
 800064c:	f1a9 0102 	sub.w	r1, r9, #2
 8000650:	443a      	add	r2, r7
 8000652:	e7be      	b.n	80005d2 <__udivmoddi4+0x222>
 8000654:	45f0      	cmp	r8, lr
 8000656:	d29d      	bcs.n	8000594 <__udivmoddi4+0x1e4>
 8000658:	ebbe 0302 	subs.w	r3, lr, r2
 800065c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000660:	3801      	subs	r0, #1
 8000662:	46e1      	mov	r9, ip
 8000664:	e796      	b.n	8000594 <__udivmoddi4+0x1e4>
 8000666:	eba7 0909 	sub.w	r9, r7, r9
 800066a:	4449      	add	r1, r9
 800066c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000670:	fbb1 f9fe 	udiv	r9, r1, lr
 8000674:	fb09 f804 	mul.w	r8, r9, r4
 8000678:	e7db      	b.n	8000632 <__udivmoddi4+0x282>
 800067a:	4673      	mov	r3, lr
 800067c:	e77f      	b.n	800057e <__udivmoddi4+0x1ce>
 800067e:	4650      	mov	r0, sl
 8000680:	e766      	b.n	8000550 <__udivmoddi4+0x1a0>
 8000682:	4608      	mov	r0, r1
 8000684:	e6fd      	b.n	8000482 <__udivmoddi4+0xd2>
 8000686:	443b      	add	r3, r7
 8000688:	3a02      	subs	r2, #2
 800068a:	e733      	b.n	80004f4 <__udivmoddi4+0x144>
 800068c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000690:	443b      	add	r3, r7
 8000692:	e71c      	b.n	80004ce <__udivmoddi4+0x11e>
 8000694:	4649      	mov	r1, r9
 8000696:	e79c      	b.n	80005d2 <__udivmoddi4+0x222>
 8000698:	eba1 0109 	sub.w	r1, r1, r9
 800069c:	46c4      	mov	ip, r8
 800069e:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a2:	fb09 f804 	mul.w	r8, r9, r4
 80006a6:	e7c4      	b.n	8000632 <__udivmoddi4+0x282>

080006a8 <__aeabi_idiv0>:
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop

080006ac <Debug_Init>:
/**
 * @brief  Initialize debug UART interface
 * @retval None
 */
void Debug_Init(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
    currentDebugLevel = DEBUG_DEFAULT_LEVEL;
 80006b0:	4b04      	ldr	r3, [pc, #16]	@ (80006c4 <Debug_Init+0x18>)
 80006b2:	2202      	movs	r2, #2
 80006b4:	701a      	strb	r2, [r3, #0]
    DEBUG_INFO("Debug UART initialized");
 80006b6:	4904      	ldr	r1, [pc, #16]	@ (80006c8 <Debug_Init+0x1c>)
 80006b8:	2002      	movs	r0, #2
 80006ba:	f000 f807 	bl	80006cc <Debug_Print>
}
 80006be:	bf00      	nop
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	24000000 	.word	0x24000000
 80006c8:	0800bad4 	.word	0x0800bad4

080006cc <Debug_Print>:
 * @param  level: Debug level
 * @param  format: Printf-style format string
 * @retval None
 */
void Debug_Print(DebugLevel_t level, const char* format, ...)
{
 80006cc:	b40e      	push	{r1, r2, r3}
 80006ce:	b580      	push	{r7, lr}
 80006d0:	b085      	sub	sp, #20
 80006d2:	af00      	add	r7, sp, #0
 80006d4:	4603      	mov	r3, r0
 80006d6:	71fb      	strb	r3, [r7, #7]
    if (level > currentDebugLevel) {
 80006d8:	4b2d      	ldr	r3, [pc, #180]	@ (8000790 <Debug_Print+0xc4>)
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	79fa      	ldrb	r2, [r7, #7]
 80006de:	429a      	cmp	r2, r3
 80006e0:	d84f      	bhi.n	8000782 <Debug_Print+0xb6>
        return;
    }

    va_list args;
    va_start(args, format);
 80006e2:	f107 0320 	add.w	r3, r7, #32
 80006e6:	60bb      	str	r3, [r7, #8]

    /* Get system tick for timestamp */
    systemTicks = HAL_GetTick();
 80006e8:	f001 fe5a 	bl	80023a0 <HAL_GetTick>
 80006ec:	4603      	mov	r3, r0
 80006ee:	4a29      	ldr	r2, [pc, #164]	@ (8000794 <Debug_Print+0xc8>)
 80006f0:	6013      	str	r3, [r2, #0]

    /* Format message */
    int offset = 0;
 80006f2:	2300      	movs	r3, #0
 80006f4:	60fb      	str	r3, [r7, #12]
    
#if DEBUG_TIMESTAMP_ENABLED
    offset = snprintf(debugBuffer, DEBUG_BUFFER_SIZE, "[%8lu] ", systemTicks);
 80006f6:	4b27      	ldr	r3, [pc, #156]	@ (8000794 <Debug_Print+0xc8>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	4a27      	ldr	r2, [pc, #156]	@ (8000798 <Debug_Print+0xcc>)
 80006fc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000700:	4826      	ldr	r0, [pc, #152]	@ (800079c <Debug_Print+0xd0>)
 8000702:	f00a fcd7 	bl	800b0b4 <sniprintf>
 8000706:	60f8      	str	r0, [r7, #12]
#endif

    /* Add level */
    offset += snprintf(debugBuffer + offset, DEBUG_BUFFER_SIZE - offset, 
 8000708:	68fb      	ldr	r3, [r7, #12]
 800070a:	4a24      	ldr	r2, [pc, #144]	@ (800079c <Debug_Print+0xd0>)
 800070c:	1898      	adds	r0, r3, r2
 800070e:	68fb      	ldr	r3, [r7, #12]
 8000710:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8000714:	4619      	mov	r1, r3
 8000716:	79fb      	ldrb	r3, [r7, #7]
 8000718:	4a21      	ldr	r2, [pc, #132]	@ (80007a0 <Debug_Print+0xd4>)
 800071a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800071e:	4a21      	ldr	r2, [pc, #132]	@ (80007a4 <Debug_Print+0xd8>)
 8000720:	f00a fcc8 	bl	800b0b4 <sniprintf>
 8000724:	4602      	mov	r2, r0
 8000726:	68fb      	ldr	r3, [r7, #12]
 8000728:	4413      	add	r3, r2
 800072a:	60fb      	str	r3, [r7, #12]
                       "[%s] ", levelNames[level]);

    /* Add user message */
    offset += vsnprintf(debugBuffer + offset, DEBUG_BUFFER_SIZE - offset, 
 800072c:	68fb      	ldr	r3, [r7, #12]
 800072e:	4a1b      	ldr	r2, [pc, #108]	@ (800079c <Debug_Print+0xd0>)
 8000730:	1898      	adds	r0, r3, r2
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8000738:	4619      	mov	r1, r3
 800073a:	68bb      	ldr	r3, [r7, #8]
 800073c:	69fa      	ldr	r2, [r7, #28]
 800073e:	f00a fd1d 	bl	800b17c <vsniprintf>
 8000742:	4602      	mov	r2, r0
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	4413      	add	r3, r2
 8000748:	60fb      	str	r3, [r7, #12]
                        format, args);

    /* Add newline */
    if (offset < DEBUG_BUFFER_SIZE - 2) {
 800074a:	68fb      	ldr	r3, [r7, #12]
 800074c:	2bfd      	cmp	r3, #253	@ 0xfd
 800074e:	dc10      	bgt.n	8000772 <Debug_Print+0xa6>
        debugBuffer[offset++] = '\r';
 8000750:	68fb      	ldr	r3, [r7, #12]
 8000752:	1c5a      	adds	r2, r3, #1
 8000754:	60fa      	str	r2, [r7, #12]
 8000756:	4a11      	ldr	r2, [pc, #68]	@ (800079c <Debug_Print+0xd0>)
 8000758:	210d      	movs	r1, #13
 800075a:	54d1      	strb	r1, [r2, r3]
        debugBuffer[offset++] = '\n';
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	1c5a      	adds	r2, r3, #1
 8000760:	60fa      	str	r2, [r7, #12]
 8000762:	4a0e      	ldr	r2, [pc, #56]	@ (800079c <Debug_Print+0xd0>)
 8000764:	210a      	movs	r1, #10
 8000766:	54d1      	strb	r1, [r2, r3]
        debugBuffer[offset] = '\0';
 8000768:	4a0c      	ldr	r2, [pc, #48]	@ (800079c <Debug_Print+0xd0>)
 800076a:	68fb      	ldr	r3, [r7, #12]
 800076c:	4413      	add	r3, r2
 800076e:	2200      	movs	r2, #0
 8000770:	701a      	strb	r2, [r3, #0]
    }

    va_end(args);

    /* Transmit via UART */
    HAL_UART_Transmit(&huart1, (uint8_t*)debugBuffer, offset, 100);
 8000772:	68fb      	ldr	r3, [r7, #12]
 8000774:	b29a      	uxth	r2, r3
 8000776:	2364      	movs	r3, #100	@ 0x64
 8000778:	4908      	ldr	r1, [pc, #32]	@ (800079c <Debug_Print+0xd0>)
 800077a:	480b      	ldr	r0, [pc, #44]	@ (80007a8 <Debug_Print+0xdc>)
 800077c:	f008 f866 	bl	800884c <HAL_UART_Transmit>
 8000780:	e000      	b.n	8000784 <Debug_Print+0xb8>
        return;
 8000782:	bf00      	nop
}
 8000784:	3714      	adds	r7, #20
 8000786:	46bd      	mov	sp, r7
 8000788:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800078c:	b003      	add	sp, #12
 800078e:	4770      	bx	lr
 8000790:	24000000 	.word	0x24000000
 8000794:	24000198 	.word	0x24000198
 8000798:	0800baec 	.word	0x0800baec
 800079c:	24000098 	.word	0x24000098
 80007a0:	24000004 	.word	0x24000004
 80007a4:	0800baf4 	.word	0x0800baf4
 80007a8:	24000578 	.word	0x24000578

080007ac <DigitalInput_Init>:
/**
 * @brief  Initialize digital input handler
 * @retval None
 */
void DigitalInput_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0
    memset(digitalInputs, 0, sizeof(digitalInputs));
 80007b2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80007b6:	2100      	movs	r1, #0
 80007b8:	482a      	ldr	r0, [pc, #168]	@ (8000864 <DigitalInput_Init+0xb8>)
 80007ba:	f00a fced 	bl	800b198 <memset>
    memset(inputStates, 0, sizeof(inputStates));
 80007be:	2238      	movs	r2, #56	@ 0x38
 80007c0:	2100      	movs	r1, #0
 80007c2:	4829      	ldr	r0, [pc, #164]	@ (8000868 <DigitalInput_Init+0xbc>)
 80007c4:	f00a fce8 	bl	800b198 <memset>
    
    /* Configure input structures */
    for (uint8_t i = 0; i < NUM_INPUT_PINS && i < NUM_DIGITAL_INPUTS; i++) {
 80007c8:	2300      	movs	r3, #0
 80007ca:	71fb      	strb	r3, [r7, #7]
 80007cc:	e03b      	b.n	8000846 <DigitalInput_Init+0x9a>
        digitalInputs[i].port = inputPinMap[i].port;
 80007ce:	79fb      	ldrb	r3, [r7, #7]
 80007d0:	79fa      	ldrb	r2, [r7, #7]
 80007d2:	4926      	ldr	r1, [pc, #152]	@ (800086c <DigitalInput_Init+0xc0>)
 80007d4:	f851 1033 	ldr.w	r1, [r1, r3, lsl #3]
 80007d8:	4822      	ldr	r0, [pc, #136]	@ (8000864 <DigitalInput_Init+0xb8>)
 80007da:	4613      	mov	r3, r2
 80007dc:	005b      	lsls	r3, r3, #1
 80007de:	4413      	add	r3, r2
 80007e0:	009b      	lsls	r3, r3, #2
 80007e2:	4403      	add	r3, r0
 80007e4:	6019      	str	r1, [r3, #0]
        digitalInputs[i].pin = inputPinMap[i].pin;
 80007e6:	79fb      	ldrb	r3, [r7, #7]
 80007e8:	79fa      	ldrb	r2, [r7, #7]
 80007ea:	4920      	ldr	r1, [pc, #128]	@ (800086c <DigitalInput_Init+0xc0>)
 80007ec:	00db      	lsls	r3, r3, #3
 80007ee:	440b      	add	r3, r1
 80007f0:	8898      	ldrh	r0, [r3, #4]
 80007f2:	491c      	ldr	r1, [pc, #112]	@ (8000864 <DigitalInput_Init+0xb8>)
 80007f4:	4613      	mov	r3, r2
 80007f6:	005b      	lsls	r3, r3, #1
 80007f8:	4413      	add	r3, r2
 80007fa:	009b      	lsls	r3, r3, #2
 80007fc:	440b      	add	r3, r1
 80007fe:	3304      	adds	r3, #4
 8000800:	4602      	mov	r2, r0
 8000802:	801a      	strh	r2, [r3, #0]
        digitalInputs[i].currentState = 0;
 8000804:	79fa      	ldrb	r2, [r7, #7]
 8000806:	4917      	ldr	r1, [pc, #92]	@ (8000864 <DigitalInput_Init+0xb8>)
 8000808:	4613      	mov	r3, r2
 800080a:	005b      	lsls	r3, r3, #1
 800080c:	4413      	add	r3, r2
 800080e:	009b      	lsls	r3, r3, #2
 8000810:	440b      	add	r3, r1
 8000812:	3306      	adds	r3, #6
 8000814:	2200      	movs	r2, #0
 8000816:	701a      	strb	r2, [r3, #0]
        digitalInputs[i].previousState = 0;
 8000818:	79fa      	ldrb	r2, [r7, #7]
 800081a:	4912      	ldr	r1, [pc, #72]	@ (8000864 <DigitalInput_Init+0xb8>)
 800081c:	4613      	mov	r3, r2
 800081e:	005b      	lsls	r3, r3, #1
 8000820:	4413      	add	r3, r2
 8000822:	009b      	lsls	r3, r3, #2
 8000824:	440b      	add	r3, r1
 8000826:	3307      	adds	r3, #7
 8000828:	2200      	movs	r2, #0
 800082a:	701a      	strb	r2, [r3, #0]
        digitalInputs[i].lastChangeTime = 0;
 800082c:	79fa      	ldrb	r2, [r7, #7]
 800082e:	490d      	ldr	r1, [pc, #52]	@ (8000864 <DigitalInput_Init+0xb8>)
 8000830:	4613      	mov	r3, r2
 8000832:	005b      	lsls	r3, r3, #1
 8000834:	4413      	add	r3, r2
 8000836:	009b      	lsls	r3, r3, #2
 8000838:	440b      	add	r3, r1
 800083a:	3308      	adds	r3, #8
 800083c:	2200      	movs	r2, #0
 800083e:	601a      	str	r2, [r3, #0]
    for (uint8_t i = 0; i < NUM_INPUT_PINS && i < NUM_DIGITAL_INPUTS; i++) {
 8000840:	79fb      	ldrb	r3, [r7, #7]
 8000842:	3301      	adds	r3, #1
 8000844:	71fb      	strb	r3, [r7, #7]
 8000846:	79fb      	ldrb	r3, [r7, #7]
 8000848:	2b37      	cmp	r3, #55	@ 0x37
 800084a:	d802      	bhi.n	8000852 <DigitalInput_Init+0xa6>
 800084c:	79fb      	ldrb	r3, [r7, #7]
 800084e:	2b37      	cmp	r3, #55	@ 0x37
 8000850:	d9bd      	bls.n	80007ce <DigitalInput_Init+0x22>
    }
    
    DEBUG_INFO("Digital Input Handler initialized, %d inputs", NUM_INPUT_PINS);
 8000852:	2238      	movs	r2, #56	@ 0x38
 8000854:	4906      	ldr	r1, [pc, #24]	@ (8000870 <DigitalInput_Init+0xc4>)
 8000856:	2002      	movs	r0, #2
 8000858:	f7ff ff38 	bl	80006cc <Debug_Print>
}
 800085c:	bf00      	nop
 800085e:	3708      	adds	r7, #8
 8000860:	46bd      	mov	sp, r7
 8000862:	bd80      	pop	{r7, pc}
 8000864:	2400019c 	.word	0x2400019c
 8000868:	2400043c 	.word	0x2400043c
 800086c:	0800bb94 	.word	0x0800bb94
 8000870:	0800bb18 	.word	0x0800bb18

08000874 <DigitalInput_Update>:
/**
 * @brief  Update digital inputs (call periodically)
 * @retval None
 */
void DigitalInput_Update(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b084      	sub	sp, #16
 8000878:	af00      	add	r7, sp, #0
    uint32_t currentTime = HAL_GetTick();
 800087a:	f001 fd91 	bl	80023a0 <HAL_GetTick>
 800087e:	60b8      	str	r0, [r7, #8]
    
    for (uint8_t i = 0; i < NUM_INPUT_PINS && i < NUM_DIGITAL_INPUTS; i++) {
 8000880:	2300      	movs	r3, #0
 8000882:	73fb      	strb	r3, [r7, #15]
 8000884:	e06d      	b.n	8000962 <DigitalInput_Update+0xee>
        if (digitalInputs[i].port != NULL) {
 8000886:	7bfa      	ldrb	r2, [r7, #15]
 8000888:	493b      	ldr	r1, [pc, #236]	@ (8000978 <DigitalInput_Update+0x104>)
 800088a:	4613      	mov	r3, r2
 800088c:	005b      	lsls	r3, r3, #1
 800088e:	4413      	add	r3, r2
 8000890:	009b      	lsls	r3, r3, #2
 8000892:	440b      	add	r3, r1
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	2b00      	cmp	r3, #0
 8000898:	d060      	beq.n	800095c <DigitalInput_Update+0xe8>
            /* Read GPIO pin */
            GPIO_PinState pinState = HAL_GPIO_ReadPin(digitalInputs[i].port, 
 800089a:	7bfa      	ldrb	r2, [r7, #15]
 800089c:	4936      	ldr	r1, [pc, #216]	@ (8000978 <DigitalInput_Update+0x104>)
 800089e:	4613      	mov	r3, r2
 80008a0:	005b      	lsls	r3, r3, #1
 80008a2:	4413      	add	r3, r2
 80008a4:	009b      	lsls	r3, r3, #2
 80008a6:	440b      	add	r3, r1
 80008a8:	6818      	ldr	r0, [r3, #0]
 80008aa:	7bfa      	ldrb	r2, [r7, #15]
 80008ac:	4932      	ldr	r1, [pc, #200]	@ (8000978 <DigitalInput_Update+0x104>)
 80008ae:	4613      	mov	r3, r2
 80008b0:	005b      	lsls	r3, r3, #1
 80008b2:	4413      	add	r3, r2
 80008b4:	009b      	lsls	r3, r3, #2
 80008b6:	440b      	add	r3, r1
 80008b8:	3304      	adds	r3, #4
 80008ba:	881b      	ldrh	r3, [r3, #0]
 80008bc:	4619      	mov	r1, r3
 80008be:	f004 fa0b 	bl	8004cd8 <HAL_GPIO_ReadPin>
 80008c2:	4603      	mov	r3, r0
 80008c4:	71fb      	strb	r3, [r7, #7]
                                                      digitalInputs[i].pin);
            
            uint8_t newState = (pinState == GPIO_PIN_SET) ? 1 : 0;
 80008c6:	79fb      	ldrb	r3, [r7, #7]
 80008c8:	2b01      	cmp	r3, #1
 80008ca:	bf0c      	ite	eq
 80008cc:	2301      	moveq	r3, #1
 80008ce:	2300      	movne	r3, #0
 80008d0:	b2db      	uxtb	r3, r3
 80008d2:	71bb      	strb	r3, [r7, #6]
            
            /* Debounce logic */
            if (newState != digitalInputs[i].currentState) {
 80008d4:	7bfa      	ldrb	r2, [r7, #15]
 80008d6:	4928      	ldr	r1, [pc, #160]	@ (8000978 <DigitalInput_Update+0x104>)
 80008d8:	4613      	mov	r3, r2
 80008da:	005b      	lsls	r3, r3, #1
 80008dc:	4413      	add	r3, r2
 80008de:	009b      	lsls	r3, r3, #2
 80008e0:	440b      	add	r3, r1
 80008e2:	3306      	adds	r3, #6
 80008e4:	781b      	ldrb	r3, [r3, #0]
 80008e6:	79ba      	ldrb	r2, [r7, #6]
 80008e8:	429a      	cmp	r2, r3
 80008ea:	d037      	beq.n	800095c <DigitalInput_Update+0xe8>
                if ((currentTime - digitalInputs[i].lastChangeTime) >= DEBOUNCE_TIME_MS) {
 80008ec:	7bfa      	ldrb	r2, [r7, #15]
 80008ee:	4922      	ldr	r1, [pc, #136]	@ (8000978 <DigitalInput_Update+0x104>)
 80008f0:	4613      	mov	r3, r2
 80008f2:	005b      	lsls	r3, r3, #1
 80008f4:	4413      	add	r3, r2
 80008f6:	009b      	lsls	r3, r3, #2
 80008f8:	440b      	add	r3, r1
 80008fa:	3308      	adds	r3, #8
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	68ba      	ldr	r2, [r7, #8]
 8000900:	1ad3      	subs	r3, r2, r3
 8000902:	2b13      	cmp	r3, #19
 8000904:	d92a      	bls.n	800095c <DigitalInput_Update+0xe8>
                    digitalInputs[i].previousState = digitalInputs[i].currentState;
 8000906:	7bf9      	ldrb	r1, [r7, #15]
 8000908:	7bfa      	ldrb	r2, [r7, #15]
 800090a:	481b      	ldr	r0, [pc, #108]	@ (8000978 <DigitalInput_Update+0x104>)
 800090c:	460b      	mov	r3, r1
 800090e:	005b      	lsls	r3, r3, #1
 8000910:	440b      	add	r3, r1
 8000912:	009b      	lsls	r3, r3, #2
 8000914:	4403      	add	r3, r0
 8000916:	3306      	adds	r3, #6
 8000918:	7818      	ldrb	r0, [r3, #0]
 800091a:	4917      	ldr	r1, [pc, #92]	@ (8000978 <DigitalInput_Update+0x104>)
 800091c:	4613      	mov	r3, r2
 800091e:	005b      	lsls	r3, r3, #1
 8000920:	4413      	add	r3, r2
 8000922:	009b      	lsls	r3, r3, #2
 8000924:	440b      	add	r3, r1
 8000926:	3307      	adds	r3, #7
 8000928:	4602      	mov	r2, r0
 800092a:	701a      	strb	r2, [r3, #0]
                    digitalInputs[i].currentState = newState;
 800092c:	7bfa      	ldrb	r2, [r7, #15]
 800092e:	4912      	ldr	r1, [pc, #72]	@ (8000978 <DigitalInput_Update+0x104>)
 8000930:	4613      	mov	r3, r2
 8000932:	005b      	lsls	r3, r3, #1
 8000934:	4413      	add	r3, r2
 8000936:	009b      	lsls	r3, r3, #2
 8000938:	440b      	add	r3, r1
 800093a:	3306      	adds	r3, #6
 800093c:	79ba      	ldrb	r2, [r7, #6]
 800093e:	701a      	strb	r2, [r3, #0]
                    digitalInputs[i].lastChangeTime = currentTime;
 8000940:	7bfa      	ldrb	r2, [r7, #15]
 8000942:	490d      	ldr	r1, [pc, #52]	@ (8000978 <DigitalInput_Update+0x104>)
 8000944:	4613      	mov	r3, r2
 8000946:	005b      	lsls	r3, r3, #1
 8000948:	4413      	add	r3, r2
 800094a:	009b      	lsls	r3, r3, #2
 800094c:	440b      	add	r3, r1
 800094e:	3308      	adds	r3, #8
 8000950:	68ba      	ldr	r2, [r7, #8]
 8000952:	601a      	str	r2, [r3, #0]
                    
                    inputStates[i] = newState;
 8000954:	7bfb      	ldrb	r3, [r7, #15]
 8000956:	4909      	ldr	r1, [pc, #36]	@ (800097c <DigitalInput_Update+0x108>)
 8000958:	79ba      	ldrb	r2, [r7, #6]
 800095a:	54ca      	strb	r2, [r1, r3]
    for (uint8_t i = 0; i < NUM_INPUT_PINS && i < NUM_DIGITAL_INPUTS; i++) {
 800095c:	7bfb      	ldrb	r3, [r7, #15]
 800095e:	3301      	adds	r3, #1
 8000960:	73fb      	strb	r3, [r7, #15]
 8000962:	7bfb      	ldrb	r3, [r7, #15]
 8000964:	2b37      	cmp	r3, #55	@ 0x37
 8000966:	d802      	bhi.n	800096e <DigitalInput_Update+0xfa>
 8000968:	7bfb      	ldrb	r3, [r7, #15]
 800096a:	2b37      	cmp	r3, #55	@ 0x37
 800096c:	d98b      	bls.n	8000886 <DigitalInput_Update+0x12>
                }
            }
        }
    }
}
 800096e:	bf00      	nop
 8000970:	3710      	adds	r7, #16
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	2400019c 	.word	0x2400019c
 800097c:	2400043c 	.word	0x2400043c

08000980 <DigitalInput_GetAll>:
 * @param  buffer: Buffer to store input states
 * @param  bufferSize: Buffer size
 * @retval None
 */
void DigitalInput_GetAll(uint8_t* buffer, uint16_t bufferSize)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b084      	sub	sp, #16
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
 8000988:	460b      	mov	r3, r1
 800098a:	807b      	strh	r3, [r7, #2]
    uint16_t numBytes = 7;  // 56 inputs = 7 bytes
 800098c:	2307      	movs	r3, #7
 800098e:	81fb      	strh	r3, [r7, #14]
    
    if (numBytes > bufferSize) {
 8000990:	89fa      	ldrh	r2, [r7, #14]
 8000992:	887b      	ldrh	r3, [r7, #2]
 8000994:	429a      	cmp	r2, r3
 8000996:	d901      	bls.n	800099c <DigitalInput_GetAll+0x1c>
        numBytes = bufferSize;
 8000998:	887b      	ldrh	r3, [r7, #2]
 800099a:	81fb      	strh	r3, [r7, #14]
    }
    
    memset(buffer, 0, numBytes);
 800099c:	89fb      	ldrh	r3, [r7, #14]
 800099e:	461a      	mov	r2, r3
 80009a0:	2100      	movs	r1, #0
 80009a2:	6878      	ldr	r0, [r7, #4]
 80009a4:	f00a fbf8 	bl	800b198 <memset>
    
    /* Pack bits into bytes (56 inputs) */
    for (uint16_t i = 0; i < NUM_DIGITAL_INPUTS && i < (numBytes * 8); i++) {
 80009a8:	2300      	movs	r3, #0
 80009aa:	81bb      	strh	r3, [r7, #12]
 80009ac:	e01d      	b.n	80009ea <DigitalInput_GetAll+0x6a>
        if (inputStates[i]) {
 80009ae:	89bb      	ldrh	r3, [r7, #12]
 80009b0:	4a14      	ldr	r2, [pc, #80]	@ (8000a04 <DigitalInput_GetAll+0x84>)
 80009b2:	5cd3      	ldrb	r3, [r2, r3]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d015      	beq.n	80009e4 <DigitalInput_GetAll+0x64>
            buffer[i / 8] |= (1 << (i % 8));
 80009b8:	89bb      	ldrh	r3, [r7, #12]
 80009ba:	08db      	lsrs	r3, r3, #3
 80009bc:	b298      	uxth	r0, r3
 80009be:	4602      	mov	r2, r0
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	4413      	add	r3, r2
 80009c4:	781b      	ldrb	r3, [r3, #0]
 80009c6:	b25a      	sxtb	r2, r3
 80009c8:	89bb      	ldrh	r3, [r7, #12]
 80009ca:	f003 0307 	and.w	r3, r3, #7
 80009ce:	2101      	movs	r1, #1
 80009d0:	fa01 f303 	lsl.w	r3, r1, r3
 80009d4:	b25b      	sxtb	r3, r3
 80009d6:	4313      	orrs	r3, r2
 80009d8:	b25a      	sxtb	r2, r3
 80009da:	4601      	mov	r1, r0
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	440b      	add	r3, r1
 80009e0:	b2d2      	uxtb	r2, r2
 80009e2:	701a      	strb	r2, [r3, #0]
    for (uint16_t i = 0; i < NUM_DIGITAL_INPUTS && i < (numBytes * 8); i++) {
 80009e4:	89bb      	ldrh	r3, [r7, #12]
 80009e6:	3301      	adds	r3, #1
 80009e8:	81bb      	strh	r3, [r7, #12]
 80009ea:	89bb      	ldrh	r3, [r7, #12]
 80009ec:	2b37      	cmp	r3, #55	@ 0x37
 80009ee:	d804      	bhi.n	80009fa <DigitalInput_GetAll+0x7a>
 80009f0:	89ba      	ldrh	r2, [r7, #12]
 80009f2:	89fb      	ldrh	r3, [r7, #14]
 80009f4:	00db      	lsls	r3, r3, #3
 80009f6:	429a      	cmp	r2, r3
 80009f8:	dbd9      	blt.n	80009ae <DigitalInput_GetAll+0x2e>
        }
    }
}
 80009fa:	bf00      	nop
 80009fc:	3710      	adds	r7, #16
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	2400043c 	.word	0x2400043c

08000a08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000a0c:	f000 fb72 	bl	80010f4 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a10:	f001 fc40 	bl	8002294 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a14:	f000 f864 	bl	8000ae0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a18:	f000 fa50 	bl	8000ebc <MX_GPIO_Init>
  MX_ADC1_Init();
 8000a1c:	f000 f8d6 	bl	8000bcc <MX_ADC1_Init>
  MX_FDCAN1_Init();
 8000a20:	f000 f950 	bl	8000cc4 <MX_FDCAN1_Init>
  MX_USART1_UART_Init();
 8000a24:	f000 f9b2 	bl	8000d8c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000a28:	f000 f9fc 	bl	8000e24 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  
  /* Initialize hierarchical layers */
  Debug_Init();
 8000a2c:	f7ff fe3e 	bl	80006ac <Debug_Init>
  
  /* Initialize digital input handler */
  DigitalInput_Init();
 8000a30:	f7ff febc 	bl	80007ac <DigitalInput_Init>
  
  /* Initialize RS485 protocol layer */
  RS485_Init(RS485_ADDR_CONTROLLER_DIO);
 8000a34:	2002      	movs	r0, #2
 8000a36:	f000 fb8f 	bl	8001158 <RS485_Init>
  
  /* Register digital input command handler */
  RS485_RegisterCommandHandler(CMD_READ_DI, HandleReadDI);
 8000a3a:	4924      	ldr	r1, [pc, #144]	@ (8000acc <main+0xc4>)
 8000a3c:	2020      	movs	r0, #32
 8000a3e:	f000 fe35 	bl	80016ac <RS485_RegisterCommandHandler>
  
  heartbeatTimer = HAL_GetTick();
 8000a42:	f001 fcad 	bl	80023a0 <HAL_GetTick>
 8000a46:	4603      	mov	r3, r0
 8000a48:	4a21      	ldr	r2, [pc, #132]	@ (8000ad0 <main+0xc8>)
 8000a4a:	6013      	str	r3, [r2, #0]
  statusLedTimer = HAL_GetTick();
 8000a4c:	f001 fca8 	bl	80023a0 <HAL_GetTick>
 8000a50:	4603      	mov	r3, r0
 8000a52:	4a20      	ldr	r2, [pc, #128]	@ (8000ad4 <main+0xcc>)
 8000a54:	6013      	str	r3, [r2, #0]
  inputUpdateTimer = HAL_GetTick();
 8000a56:	f001 fca3 	bl	80023a0 <HAL_GetTick>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	4a1e      	ldr	r2, [pc, #120]	@ (8000ad8 <main+0xd0>)
 8000a5e:	6013      	str	r3, [r2, #0]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    
    /* Process RS485 communication */
    RS485_Process();
 8000a60:	f000 fbc4 	bl	80011ec <RS485_Process>
    
    /* Update digital inputs every 10ms */
    if (HAL_GetTick() - inputUpdateTimer >= 10) {
 8000a64:	f001 fc9c 	bl	80023a0 <HAL_GetTick>
 8000a68:	4602      	mov	r2, r0
 8000a6a:	4b1b      	ldr	r3, [pc, #108]	@ (8000ad8 <main+0xd0>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	1ad3      	subs	r3, r2, r3
 8000a70:	2b09      	cmp	r3, #9
 8000a72:	d906      	bls.n	8000a82 <main+0x7a>
      inputUpdateTimer = HAL_GetTick();
 8000a74:	f001 fc94 	bl	80023a0 <HAL_GetTick>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	4a17      	ldr	r2, [pc, #92]	@ (8000ad8 <main+0xd0>)
 8000a7c:	6013      	str	r3, [r2, #0]
      DigitalInput_Update();
 8000a7e:	f7ff fef9 	bl	8000874 <DigitalInput_Update>
    }
    
    /* Status LED blink (every 500ms) */
    if (HAL_GetTick() - statusLedTimer >= 500) {
 8000a82:	f001 fc8d 	bl	80023a0 <HAL_GetTick>
 8000a86:	4602      	mov	r2, r0
 8000a88:	4b12      	ldr	r3, [pc, #72]	@ (8000ad4 <main+0xcc>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	1ad3      	subs	r3, r2, r3
 8000a8e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000a92:	d308      	bcc.n	8000aa6 <main+0x9e>
      statusLedTimer = HAL_GetTick();
 8000a94:	f001 fc84 	bl	80023a0 <HAL_GetTick>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	4a0e      	ldr	r2, [pc, #56]	@ (8000ad4 <main+0xcc>)
 8000a9c:	6013      	str	r3, [r2, #0]
      HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_1); // Status LED
 8000a9e:	2102      	movs	r1, #2
 8000aa0:	480e      	ldr	r0, [pc, #56]	@ (8000adc <main+0xd4>)
 8000aa2:	f004 f94a 	bl	8004d3a <HAL_GPIO_TogglePin>
    }
    
    /* Periodic heartbeat logging (every 10 seconds) */
    if (HAL_GetTick() - heartbeatTimer >= 10000) {
 8000aa6:	f001 fc7b 	bl	80023a0 <HAL_GetTick>
 8000aaa:	4602      	mov	r2, r0
 8000aac:	4b08      	ldr	r3, [pc, #32]	@ (8000ad0 <main+0xc8>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	1ad3      	subs	r3, r2, r3
 8000ab2:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000ab6:	4293      	cmp	r3, r2
 8000ab8:	d904      	bls.n	8000ac4 <main+0xbc>
      heartbeatTimer = HAL_GetTick();
 8000aba:	f001 fc71 	bl	80023a0 <HAL_GetTick>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	4a03      	ldr	r2, [pc, #12]	@ (8000ad0 <main+0xc8>)
 8000ac2:	6013      	str	r3, [r2, #0]
    }
    
    /* Small delay to prevent CPU hogging */
    HAL_Delay(1);
 8000ac4:	2001      	movs	r0, #1
 8000ac6:	f001 fc77 	bl	80023b8 <HAL_Delay>
    RS485_Process();
 8000aca:	e7c9      	b.n	8000a60 <main+0x58>
 8000acc:	080010c9 	.word	0x080010c9
 8000ad0:	240006a0 	.word	0x240006a0
 8000ad4:	240006a4 	.word	0x240006a4
 8000ad8:	240006a8 	.word	0x240006a8
 8000adc:	58020c00 	.word	0x58020c00

08000ae0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b09c      	sub	sp, #112	@ 0x70
 8000ae4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ae6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000aea:	224c      	movs	r2, #76	@ 0x4c
 8000aec:	2100      	movs	r1, #0
 8000aee:	4618      	mov	r0, r3
 8000af0:	f00a fb52 	bl	800b198 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000af4:	1d3b      	adds	r3, r7, #4
 8000af6:	2220      	movs	r2, #32
 8000af8:	2100      	movs	r1, #0
 8000afa:	4618      	mov	r0, r3
 8000afc:	f00a fb4c 	bl	800b198 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000b00:	2002      	movs	r0, #2
 8000b02:	f004 f935 	bl	8004d70 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000b06:	2300      	movs	r3, #0
 8000b08:	603b      	str	r3, [r7, #0]
 8000b0a:	4b2d      	ldr	r3, [pc, #180]	@ (8000bc0 <SystemClock_Config+0xe0>)
 8000b0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b0e:	4a2c      	ldr	r2, [pc, #176]	@ (8000bc0 <SystemClock_Config+0xe0>)
 8000b10:	f023 0301 	bic.w	r3, r3, #1
 8000b14:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000b16:	4b2a      	ldr	r3, [pc, #168]	@ (8000bc0 <SystemClock_Config+0xe0>)
 8000b18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b1a:	f003 0301 	and.w	r3, r3, #1
 8000b1e:	603b      	str	r3, [r7, #0]
 8000b20:	4b28      	ldr	r3, [pc, #160]	@ (8000bc4 <SystemClock_Config+0xe4>)
 8000b22:	699b      	ldr	r3, [r3, #24]
 8000b24:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000b28:	4a26      	ldr	r2, [pc, #152]	@ (8000bc4 <SystemClock_Config+0xe4>)
 8000b2a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b2e:	6193      	str	r3, [r2, #24]
 8000b30:	4b24      	ldr	r3, [pc, #144]	@ (8000bc4 <SystemClock_Config+0xe4>)
 8000b32:	699b      	ldr	r3, [r3, #24]
 8000b34:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b38:	603b      	str	r3, [r7, #0]
 8000b3a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000b3c:	bf00      	nop
 8000b3e:	4b21      	ldr	r3, [pc, #132]	@ (8000bc4 <SystemClock_Config+0xe4>)
 8000b40:	699b      	ldr	r3, [r3, #24]
 8000b42:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000b46:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000b4a:	d1f8      	bne.n	8000b3e <SystemClock_Config+0x5e>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSI);
 8000b4c:	4b1e      	ldr	r3, [pc, #120]	@ (8000bc8 <SystemClock_Config+0xe8>)
 8000b4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b50:	4a1d      	ldr	r2, [pc, #116]	@ (8000bc8 <SystemClock_Config+0xe8>)
 8000b52:	f023 0303 	bic.w	r3, r3, #3
 8000b56:	6293      	str	r3, [r2, #40]	@ 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000b58:	2303      	movs	r3, #3
 8000b5a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b5c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b60:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000b62:	2301      	movs	r3, #1
 8000b64:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b66:	2340      	movs	r3, #64	@ 0x40
 8000b68:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b6e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b72:	4618      	mov	r0, r3
 8000b74:	f004 f936 	bl	8004de4 <HAL_RCC_OscConfig>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d001      	beq.n	8000b82 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000b7e:	f000 fae5 	bl	800114c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b82:	233f      	movs	r3, #63	@ 0x3f
 8000b84:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000b86:	2300      	movs	r3, #0
 8000b88:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000b92:	2300      	movs	r3, #0
 8000b94:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000b96:	2340      	movs	r3, #64	@ 0x40
 8000b98:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000b9a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b9e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000ba0:	2340      	movs	r3, #64	@ 0x40
 8000ba2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000ba4:	1d3b      	adds	r3, r7, #4
 8000ba6:	2101      	movs	r1, #1
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f004 fd75 	bl	8005698 <HAL_RCC_ClockConfig>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d001      	beq.n	8000bb8 <SystemClock_Config+0xd8>
  {
    Error_Handler();
 8000bb4:	f000 faca 	bl	800114c <Error_Handler>
  }
}
 8000bb8:	bf00      	nop
 8000bba:	3770      	adds	r7, #112	@ 0x70
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	58000400 	.word	0x58000400
 8000bc4:	58024800 	.word	0x58024800
 8000bc8:	58024400 	.word	0x58024400

08000bcc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b08a      	sub	sp, #40	@ 0x28
 8000bd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000bd2:	f107 031c 	add.w	r3, r7, #28
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	601a      	str	r2, [r3, #0]
 8000bda:	605a      	str	r2, [r3, #4]
 8000bdc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000bde:	463b      	mov	r3, r7
 8000be0:	2200      	movs	r2, #0
 8000be2:	601a      	str	r2, [r3, #0]
 8000be4:	605a      	str	r2, [r3, #4]
 8000be6:	609a      	str	r2, [r3, #8]
 8000be8:	60da      	str	r2, [r3, #12]
 8000bea:	611a      	str	r2, [r3, #16]
 8000bec:	615a      	str	r2, [r3, #20]
 8000bee:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000bf0:	4b31      	ldr	r3, [pc, #196]	@ (8000cb8 <MX_ADC1_Init+0xec>)
 8000bf2:	4a32      	ldr	r2, [pc, #200]	@ (8000cbc <MX_ADC1_Init+0xf0>)
 8000bf4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000bf6:	4b30      	ldr	r3, [pc, #192]	@ (8000cb8 <MX_ADC1_Init+0xec>)
 8000bf8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000bfc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000bfe:	4b2e      	ldr	r3, [pc, #184]	@ (8000cb8 <MX_ADC1_Init+0xec>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000c04:	4b2c      	ldr	r3, [pc, #176]	@ (8000cb8 <MX_ADC1_Init+0xec>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c0a:	4b2b      	ldr	r3, [pc, #172]	@ (8000cb8 <MX_ADC1_Init+0xec>)
 8000c0c:	2204      	movs	r2, #4
 8000c0e:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000c10:	4b29      	ldr	r3, [pc, #164]	@ (8000cb8 <MX_ADC1_Init+0xec>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000c16:	4b28      	ldr	r3, [pc, #160]	@ (8000cb8 <MX_ADC1_Init+0xec>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 8000c1c:	4b26      	ldr	r3, [pc, #152]	@ (8000cb8 <MX_ADC1_Init+0xec>)
 8000c1e:	2201      	movs	r2, #1
 8000c20:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c22:	4b25      	ldr	r3, [pc, #148]	@ (8000cb8 <MX_ADC1_Init+0xec>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c28:	4b23      	ldr	r3, [pc, #140]	@ (8000cb8 <MX_ADC1_Init+0xec>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c2e:	4b22      	ldr	r3, [pc, #136]	@ (8000cb8 <MX_ADC1_Init+0xec>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000c34:	4b20      	ldr	r3, [pc, #128]	@ (8000cb8 <MX_ADC1_Init+0xec>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000c3a:	4b1f      	ldr	r3, [pc, #124]	@ (8000cb8 <MX_ADC1_Init+0xec>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000c40:	4b1d      	ldr	r3, [pc, #116]	@ (8000cb8 <MX_ADC1_Init+0xec>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000c46:	4b1c      	ldr	r3, [pc, #112]	@ (8000cb8 <MX_ADC1_Init+0xec>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 8000c4e:	4b1a      	ldr	r3, [pc, #104]	@ (8000cb8 <MX_ADC1_Init+0xec>)
 8000c50:	2201      	movs	r2, #1
 8000c52:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c54:	4818      	ldr	r0, [pc, #96]	@ (8000cb8 <MX_ADC1_Init+0xec>)
 8000c56:	f001 fd9d 	bl	8002794 <HAL_ADC_Init>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d001      	beq.n	8000c64 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000c60:	f000 fa74 	bl	800114c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000c64:	2300      	movs	r3, #0
 8000c66:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000c68:	f107 031c 	add.w	r3, r7, #28
 8000c6c:	4619      	mov	r1, r3
 8000c6e:	4812      	ldr	r0, [pc, #72]	@ (8000cb8 <MX_ADC1_Init+0xec>)
 8000c70:	f002 fb54 	bl	800331c <HAL_ADCEx_MultiModeConfigChannel>
 8000c74:	4603      	mov	r3, r0
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d001      	beq.n	8000c7e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000c7a:	f000 fa67 	bl	800114c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000c7e:	4b10      	ldr	r3, [pc, #64]	@ (8000cc0 <MX_ADC1_Init+0xf4>)
 8000c80:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c82:	2306      	movs	r3, #6
 8000c84:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000c86:	2300      	movs	r3, #0
 8000c88:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c8a:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000c8e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c90:	2304      	movs	r3, #4
 8000c92:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000c94:	2300      	movs	r3, #0
 8000c96:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c9c:	463b      	mov	r3, r7
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	4805      	ldr	r0, [pc, #20]	@ (8000cb8 <MX_ADC1_Init+0xec>)
 8000ca2:	f001 ff19 	bl	8002ad8 <HAL_ADC_ConfigChannel>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d001      	beq.n	8000cb0 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8000cac:	f000 fa4e 	bl	800114c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000cb0:	bf00      	nop
 8000cb2:	3728      	adds	r7, #40	@ 0x28
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	24000474 	.word	0x24000474
 8000cbc:	40022000 	.word	0x40022000
 8000cc0:	08600004 	.word	0x08600004

08000cc4 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000cc8:	4b2e      	ldr	r3, [pc, #184]	@ (8000d84 <MX_FDCAN1_Init+0xc0>)
 8000cca:	4a2f      	ldr	r2, [pc, #188]	@ (8000d88 <MX_FDCAN1_Init+0xc4>)
 8000ccc:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000cce:	4b2d      	ldr	r3, [pc, #180]	@ (8000d84 <MX_FDCAN1_Init+0xc0>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000cd4:	4b2b      	ldr	r3, [pc, #172]	@ (8000d84 <MX_FDCAN1_Init+0xc0>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000cda:	4b2a      	ldr	r3, [pc, #168]	@ (8000d84 <MX_FDCAN1_Init+0xc0>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000ce0:	4b28      	ldr	r3, [pc, #160]	@ (8000d84 <MX_FDCAN1_Init+0xc0>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000ce6:	4b27      	ldr	r3, [pc, #156]	@ (8000d84 <MX_FDCAN1_Init+0xc0>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8000cec:	4b25      	ldr	r3, [pc, #148]	@ (8000d84 <MX_FDCAN1_Init+0xc0>)
 8000cee:	2210      	movs	r2, #16
 8000cf0:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000cf2:	4b24      	ldr	r3, [pc, #144]	@ (8000d84 <MX_FDCAN1_Init+0xc0>)
 8000cf4:	2201      	movs	r2, #1
 8000cf6:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 8000cf8:	4b22      	ldr	r3, [pc, #136]	@ (8000d84 <MX_FDCAN1_Init+0xc0>)
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 8000cfe:	4b21      	ldr	r3, [pc, #132]	@ (8000d84 <MX_FDCAN1_Init+0xc0>)
 8000d00:	2201      	movs	r2, #1
 8000d02:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000d04:	4b1f      	ldr	r3, [pc, #124]	@ (8000d84 <MX_FDCAN1_Init+0xc0>)
 8000d06:	2201      	movs	r2, #1
 8000d08:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000d0a:	4b1e      	ldr	r3, [pc, #120]	@ (8000d84 <MX_FDCAN1_Init+0xc0>)
 8000d0c:	2201      	movs	r2, #1
 8000d0e:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000d10:	4b1c      	ldr	r3, [pc, #112]	@ (8000d84 <MX_FDCAN1_Init+0xc0>)
 8000d12:	2201      	movs	r2, #1
 8000d14:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000d16:	4b1b      	ldr	r3, [pc, #108]	@ (8000d84 <MX_FDCAN1_Init+0xc0>)
 8000d18:	2201      	movs	r2, #1
 8000d1a:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000d1c:	4b19      	ldr	r3, [pc, #100]	@ (8000d84 <MX_FDCAN1_Init+0xc0>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 8000d22:	4b18      	ldr	r3, [pc, #96]	@ (8000d84 <MX_FDCAN1_Init+0xc0>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000d28:	4b16      	ldr	r3, [pc, #88]	@ (8000d84 <MX_FDCAN1_Init+0xc0>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 8000d2e:	4b15      	ldr	r3, [pc, #84]	@ (8000d84 <MX_FDCAN1_Init+0xc0>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000d34:	4b13      	ldr	r3, [pc, #76]	@ (8000d84 <MX_FDCAN1_Init+0xc0>)
 8000d36:	2204      	movs	r2, #4
 8000d38:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000d3a:	4b12      	ldr	r3, [pc, #72]	@ (8000d84 <MX_FDCAN1_Init+0xc0>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000d40:	4b10      	ldr	r3, [pc, #64]	@ (8000d84 <MX_FDCAN1_Init+0xc0>)
 8000d42:	2204      	movs	r2, #4
 8000d44:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000d46:	4b0f      	ldr	r3, [pc, #60]	@ (8000d84 <MX_FDCAN1_Init+0xc0>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000d4c:	4b0d      	ldr	r3, [pc, #52]	@ (8000d84 <MX_FDCAN1_Init+0xc0>)
 8000d4e:	2204      	movs	r2, #4
 8000d50:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000d52:	4b0c      	ldr	r3, [pc, #48]	@ (8000d84 <MX_FDCAN1_Init+0xc0>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000d58:	4b0a      	ldr	r3, [pc, #40]	@ (8000d84 <MX_FDCAN1_Init+0xc0>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 8000d5e:	4b09      	ldr	r3, [pc, #36]	@ (8000d84 <MX_FDCAN1_Init+0xc0>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000d64:	4b07      	ldr	r3, [pc, #28]	@ (8000d84 <MX_FDCAN1_Init+0xc0>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000d6a:	4b06      	ldr	r3, [pc, #24]	@ (8000d84 <MX_FDCAN1_Init+0xc0>)
 8000d6c:	2204      	movs	r2, #4
 8000d6e:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000d70:	4804      	ldr	r0, [pc, #16]	@ (8000d84 <MX_FDCAN1_Init+0xc0>)
 8000d72:	f003 fa9d 	bl	80042b0 <HAL_FDCAN_Init>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d001      	beq.n	8000d80 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000d7c:	f000 f9e6 	bl	800114c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000d80:	bf00      	nop
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	240004d8 	.word	0x240004d8
 8000d88:	4000a000 	.word	0x4000a000

08000d8c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000d90:	4b22      	ldr	r3, [pc, #136]	@ (8000e1c <MX_USART1_UART_Init+0x90>)
 8000d92:	4a23      	ldr	r2, [pc, #140]	@ (8000e20 <MX_USART1_UART_Init+0x94>)
 8000d94:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000d96:	4b21      	ldr	r3, [pc, #132]	@ (8000e1c <MX_USART1_UART_Init+0x90>)
 8000d98:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d9c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000d9e:	4b1f      	ldr	r3, [pc, #124]	@ (8000e1c <MX_USART1_UART_Init+0x90>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000da4:	4b1d      	ldr	r3, [pc, #116]	@ (8000e1c <MX_USART1_UART_Init+0x90>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000daa:	4b1c      	ldr	r3, [pc, #112]	@ (8000e1c <MX_USART1_UART_Init+0x90>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000db0:	4b1a      	ldr	r3, [pc, #104]	@ (8000e1c <MX_USART1_UART_Init+0x90>)
 8000db2:	220c      	movs	r2, #12
 8000db4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000db6:	4b19      	ldr	r3, [pc, #100]	@ (8000e1c <MX_USART1_UART_Init+0x90>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dbc:	4b17      	ldr	r3, [pc, #92]	@ (8000e1c <MX_USART1_UART_Init+0x90>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000dc2:	4b16      	ldr	r3, [pc, #88]	@ (8000e1c <MX_USART1_UART_Init+0x90>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000dc8:	4b14      	ldr	r3, [pc, #80]	@ (8000e1c <MX_USART1_UART_Init+0x90>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000dce:	4b13      	ldr	r3, [pc, #76]	@ (8000e1c <MX_USART1_UART_Init+0x90>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000dd4:	4811      	ldr	r0, [pc, #68]	@ (8000e1c <MX_USART1_UART_Init+0x90>)
 8000dd6:	f007 fce9 	bl	80087ac <HAL_UART_Init>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d001      	beq.n	8000de4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000de0:	f000 f9b4 	bl	800114c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000de4:	2100      	movs	r1, #0
 8000de6:	480d      	ldr	r0, [pc, #52]	@ (8000e1c <MX_USART1_UART_Init+0x90>)
 8000de8:	f00a f89a 	bl	800af20 <HAL_UARTEx_SetTxFifoThreshold>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d001      	beq.n	8000df6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000df2:	f000 f9ab 	bl	800114c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000df6:	2100      	movs	r1, #0
 8000df8:	4808      	ldr	r0, [pc, #32]	@ (8000e1c <MX_USART1_UART_Init+0x90>)
 8000dfa:	f00a f8cf 	bl	800af9c <HAL_UARTEx_SetRxFifoThreshold>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d001      	beq.n	8000e08 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000e04:	f000 f9a2 	bl	800114c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000e08:	4804      	ldr	r0, [pc, #16]	@ (8000e1c <MX_USART1_UART_Init+0x90>)
 8000e0a:	f00a f850 	bl	800aeae <HAL_UARTEx_DisableFifoMode>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d001      	beq.n	8000e18 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000e14:	f000 f99a 	bl	800114c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000e18:	bf00      	nop
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	24000578 	.word	0x24000578
 8000e20:	40011000 	.word	0x40011000

08000e24 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e28:	4b22      	ldr	r3, [pc, #136]	@ (8000eb4 <MX_USART2_UART_Init+0x90>)
 8000e2a:	4a23      	ldr	r2, [pc, #140]	@ (8000eb8 <MX_USART2_UART_Init+0x94>)
 8000e2c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e2e:	4b21      	ldr	r3, [pc, #132]	@ (8000eb4 <MX_USART2_UART_Init+0x90>)
 8000e30:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e34:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e36:	4b1f      	ldr	r3, [pc, #124]	@ (8000eb4 <MX_USART2_UART_Init+0x90>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e3c:	4b1d      	ldr	r3, [pc, #116]	@ (8000eb4 <MX_USART2_UART_Init+0x90>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e42:	4b1c      	ldr	r3, [pc, #112]	@ (8000eb4 <MX_USART2_UART_Init+0x90>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e48:	4b1a      	ldr	r3, [pc, #104]	@ (8000eb4 <MX_USART2_UART_Init+0x90>)
 8000e4a:	220c      	movs	r2, #12
 8000e4c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e4e:	4b19      	ldr	r3, [pc, #100]	@ (8000eb4 <MX_USART2_UART_Init+0x90>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e54:	4b17      	ldr	r3, [pc, #92]	@ (8000eb4 <MX_USART2_UART_Init+0x90>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e5a:	4b16      	ldr	r3, [pc, #88]	@ (8000eb4 <MX_USART2_UART_Init+0x90>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e60:	4b14      	ldr	r3, [pc, #80]	@ (8000eb4 <MX_USART2_UART_Init+0x90>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e66:	4b13      	ldr	r3, [pc, #76]	@ (8000eb4 <MX_USART2_UART_Init+0x90>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e6c:	4811      	ldr	r0, [pc, #68]	@ (8000eb4 <MX_USART2_UART_Init+0x90>)
 8000e6e:	f007 fc9d 	bl	80087ac <HAL_UART_Init>
 8000e72:	4603      	mov	r3, r0
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d001      	beq.n	8000e7c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000e78:	f000 f968 	bl	800114c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	480d      	ldr	r0, [pc, #52]	@ (8000eb4 <MX_USART2_UART_Init+0x90>)
 8000e80:	f00a f84e 	bl	800af20 <HAL_UARTEx_SetTxFifoThreshold>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d001      	beq.n	8000e8e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000e8a:	f000 f95f 	bl	800114c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e8e:	2100      	movs	r1, #0
 8000e90:	4808      	ldr	r0, [pc, #32]	@ (8000eb4 <MX_USART2_UART_Init+0x90>)
 8000e92:	f00a f883 	bl	800af9c <HAL_UARTEx_SetRxFifoThreshold>
 8000e96:	4603      	mov	r3, r0
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d001      	beq.n	8000ea0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000e9c:	f000 f956 	bl	800114c <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart2) != HAL_OK)
 8000ea0:	4804      	ldr	r0, [pc, #16]	@ (8000eb4 <MX_USART2_UART_Init+0x90>)
 8000ea2:	f009 ffc9 	bl	800ae38 <HAL_UARTEx_EnableFifoMode>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d001      	beq.n	8000eb0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000eac:	f000 f94e 	bl	800114c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  
  /* USER CODE END USART2_Init 2 */

}
 8000eb0:	bf00      	nop
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	2400060c 	.word	0x2400060c
 8000eb8:	40004400 	.word	0x40004400

08000ebc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b08e      	sub	sp, #56	@ 0x38
 8000ec0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	601a      	str	r2, [r3, #0]
 8000eca:	605a      	str	r2, [r3, #4]
 8000ecc:	609a      	str	r2, [r3, #8]
 8000ece:	60da      	str	r2, [r3, #12]
 8000ed0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ed2:	4b75      	ldr	r3, [pc, #468]	@ (80010a8 <MX_GPIO_Init+0x1ec>)
 8000ed4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ed8:	4a73      	ldr	r2, [pc, #460]	@ (80010a8 <MX_GPIO_Init+0x1ec>)
 8000eda:	f043 0304 	orr.w	r3, r3, #4
 8000ede:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ee2:	4b71      	ldr	r3, [pc, #452]	@ (80010a8 <MX_GPIO_Init+0x1ec>)
 8000ee4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ee8:	f003 0304 	and.w	r3, r3, #4
 8000eec:	623b      	str	r3, [r7, #32]
 8000eee:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ef0:	4b6d      	ldr	r3, [pc, #436]	@ (80010a8 <MX_GPIO_Init+0x1ec>)
 8000ef2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ef6:	4a6c      	ldr	r2, [pc, #432]	@ (80010a8 <MX_GPIO_Init+0x1ec>)
 8000ef8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000efc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f00:	4b69      	ldr	r3, [pc, #420]	@ (80010a8 <MX_GPIO_Init+0x1ec>)
 8000f02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f0a:	61fb      	str	r3, [r7, #28]
 8000f0c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f0e:	4b66      	ldr	r3, [pc, #408]	@ (80010a8 <MX_GPIO_Init+0x1ec>)
 8000f10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f14:	4a64      	ldr	r2, [pc, #400]	@ (80010a8 <MX_GPIO_Init+0x1ec>)
 8000f16:	f043 0301 	orr.w	r3, r3, #1
 8000f1a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f1e:	4b62      	ldr	r3, [pc, #392]	@ (80010a8 <MX_GPIO_Init+0x1ec>)
 8000f20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f24:	f003 0301 	and.w	r3, r3, #1
 8000f28:	61bb      	str	r3, [r7, #24]
 8000f2a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f2c:	4b5e      	ldr	r3, [pc, #376]	@ (80010a8 <MX_GPIO_Init+0x1ec>)
 8000f2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f32:	4a5d      	ldr	r2, [pc, #372]	@ (80010a8 <MX_GPIO_Init+0x1ec>)
 8000f34:	f043 0302 	orr.w	r3, r3, #2
 8000f38:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f3c:	4b5a      	ldr	r3, [pc, #360]	@ (80010a8 <MX_GPIO_Init+0x1ec>)
 8000f3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f42:	f003 0302 	and.w	r3, r3, #2
 8000f46:	617b      	str	r3, [r7, #20]
 8000f48:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f4a:	4b57      	ldr	r3, [pc, #348]	@ (80010a8 <MX_GPIO_Init+0x1ec>)
 8000f4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f50:	4a55      	ldr	r2, [pc, #340]	@ (80010a8 <MX_GPIO_Init+0x1ec>)
 8000f52:	f043 0320 	orr.w	r3, r3, #32
 8000f56:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f5a:	4b53      	ldr	r3, [pc, #332]	@ (80010a8 <MX_GPIO_Init+0x1ec>)
 8000f5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f60:	f003 0320 	and.w	r3, r3, #32
 8000f64:	613b      	str	r3, [r7, #16]
 8000f66:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f68:	4b4f      	ldr	r3, [pc, #316]	@ (80010a8 <MX_GPIO_Init+0x1ec>)
 8000f6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f6e:	4a4e      	ldr	r2, [pc, #312]	@ (80010a8 <MX_GPIO_Init+0x1ec>)
 8000f70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f74:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f78:	4b4b      	ldr	r3, [pc, #300]	@ (80010a8 <MX_GPIO_Init+0x1ec>)
 8000f7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f82:	60fb      	str	r3, [r7, #12]
 8000f84:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f86:	4b48      	ldr	r3, [pc, #288]	@ (80010a8 <MX_GPIO_Init+0x1ec>)
 8000f88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f8c:	4a46      	ldr	r2, [pc, #280]	@ (80010a8 <MX_GPIO_Init+0x1ec>)
 8000f8e:	f043 0310 	orr.w	r3, r3, #16
 8000f92:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f96:	4b44      	ldr	r3, [pc, #272]	@ (80010a8 <MX_GPIO_Init+0x1ec>)
 8000f98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f9c:	f003 0310 	and.w	r3, r3, #16
 8000fa0:	60bb      	str	r3, [r7, #8]
 8000fa2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fa4:	4b40      	ldr	r3, [pc, #256]	@ (80010a8 <MX_GPIO_Init+0x1ec>)
 8000fa6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000faa:	4a3f      	ldr	r2, [pc, #252]	@ (80010a8 <MX_GPIO_Init+0x1ec>)
 8000fac:	f043 0308 	orr.w	r3, r3, #8
 8000fb0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fb4:	4b3c      	ldr	r3, [pc, #240]	@ (80010a8 <MX_GPIO_Init+0x1ec>)
 8000fb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fba:	f003 0308 	and.w	r3, r3, #8
 8000fbe:	607b      	str	r3, [r7, #4]
 8000fc0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED_RUN_DIO_Pin|LED_ERR_DIO_Pin|RS485_DI_COM_Pin, GPIO_PIN_RESET);
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	2116      	movs	r1, #22
 8000fc6:	4839      	ldr	r0, [pc, #228]	@ (80010ac <MX_GPIO_Init+0x1f0>)
 8000fc8:	f003 fe9e 	bl	8004d08 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : MCU_DI0_Pin MCU_DI1_Pin MCU_DI2_Pin MCU_DI3_Pin */
  GPIO_InitStruct.Pin = MCU_DI0_Pin|MCU_DI1_Pin|MCU_DI2_Pin|MCU_DI3_Pin;
 8000fcc:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000fd0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000fda:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fde:	4619      	mov	r1, r3
 8000fe0:	4833      	ldr	r0, [pc, #204]	@ (80010b0 <MX_GPIO_Init+0x1f4>)
 8000fe2:	f003 fcc9 	bl	8004978 <HAL_GPIO_Init>

  /*Configure GPIO pins : MCU_DI4_Pin MCU_DI5_Pin MCU_DI27_Pin MCU_DI28_Pin
                           MCU_DI29_Pin MCU_DI30_Pin MCU_DI31_Pin MCU_DI32_Pin
                           MCU_DI33_Pin MCU_DI47_Pin MCU_DI48_Pin MCU_DI49_Pin
                           MCU_DI50_Pin MCU_DI51_Pin MCU_DI52_Pin MCU_DI53_Pin */
  GPIO_InitStruct.Pin = MCU_DI4_Pin|MCU_DI5_Pin|MCU_DI27_Pin|MCU_DI28_Pin
 8000fe6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000fea:	627b      	str	r3, [r7, #36]	@ 0x24
                          |MCU_DI29_Pin|MCU_DI30_Pin|MCU_DI31_Pin|MCU_DI32_Pin
                          |MCU_DI33_Pin|MCU_DI47_Pin|MCU_DI48_Pin|MCU_DI49_Pin
                          |MCU_DI50_Pin|MCU_DI51_Pin|MCU_DI52_Pin|MCU_DI53_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fec:	2300      	movs	r3, #0
 8000fee:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000ff4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	482e      	ldr	r0, [pc, #184]	@ (80010b4 <MX_GPIO_Init+0x1f8>)
 8000ffc:	f003 fcbc 	bl	8004978 <HAL_GPIO_Init>

  /*Configure GPIO pins : MCU_DI6_Pin MCU_DI7_Pin MCU_DI8_Pin MCU_DI9_Pin
                           MCU_DI10_Pin MCU_DI11_Pin MCU_DI12_Pin MCU_DI13_Pin
                           MCU_DI14_Pin */
  GPIO_InitStruct.Pin = MCU_DI6_Pin|MCU_DI7_Pin|MCU_DI8_Pin|MCU_DI9_Pin
 8001000:	f64f 7380 	movw	r3, #65408	@ 0xff80
 8001004:	627b      	str	r3, [r7, #36]	@ 0x24
                          |MCU_DI10_Pin|MCU_DI11_Pin|MCU_DI12_Pin|MCU_DI13_Pin
                          |MCU_DI14_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001006:	2300      	movs	r3, #0
 8001008:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100a:	2300      	movs	r3, #0
 800100c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800100e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001012:	4619      	mov	r1, r3
 8001014:	4828      	ldr	r0, [pc, #160]	@ (80010b8 <MX_GPIO_Init+0x1fc>)
 8001016:	f003 fcaf 	bl	8004978 <HAL_GPIO_Init>

  /*Configure GPIO pins : MCU_DI15_Pin MCU_DI16_Pin MCU_DI17_Pin MCU_DI18_Pin
                           MCU_DI54_Pin MCU_DI55_Pin */
  GPIO_InitStruct.Pin = MCU_DI15_Pin|MCU_DI16_Pin|MCU_DI17_Pin|MCU_DI18_Pin
 800101a:	f643 4318 	movw	r3, #15384	@ 0x3c18
 800101e:	627b      	str	r3, [r7, #36]	@ 0x24
                          |MCU_DI54_Pin|MCU_DI55_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001020:	2300      	movs	r3, #0
 8001022:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001024:	2300      	movs	r3, #0
 8001026:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001028:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800102c:	4619      	mov	r1, r3
 800102e:	4823      	ldr	r0, [pc, #140]	@ (80010bc <MX_GPIO_Init+0x200>)
 8001030:	f003 fca2 	bl	8004978 <HAL_GPIO_Init>

  /*Configure GPIO pins : MCU_DI19_Pin MCU_DI20_Pin MCU_DI21_Pin MCU_DI22_Pin
                           MCU_DI23_Pin MCU_DI24_Pin MCU_DI25_Pin MCU_DI26_Pin
                           MCU_DI44_Pin MCU_DI45_Pin MCU_DI46_Pin */
  GPIO_InitStruct.Pin = MCU_DI19_Pin|MCU_DI20_Pin|MCU_DI21_Pin|MCU_DI22_Pin
 8001034:	f64f 7389 	movw	r3, #65417	@ 0xff89
 8001038:	627b      	str	r3, [r7, #36]	@ 0x24
                          |MCU_DI23_Pin|MCU_DI24_Pin|MCU_DI25_Pin|MCU_DI26_Pin
                          |MCU_DI44_Pin|MCU_DI45_Pin|MCU_DI46_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800103a:	2300      	movs	r3, #0
 800103c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800103e:	2300      	movs	r3, #0
 8001040:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001042:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001046:	4619      	mov	r1, r3
 8001048:	4818      	ldr	r0, [pc, #96]	@ (80010ac <MX_GPIO_Init+0x1f0>)
 800104a:	f003 fc95 	bl	8004978 <HAL_GPIO_Init>

  /*Configure GPIO pins : MCU_DI34_Pin MCU_DI35_Pin MCU_DI36_Pin MCU_DI37_Pin
                           MCU_DI41_Pin MCU_DI42_Pin MCU_DI43_Pin */
  GPIO_InitStruct.Pin = MCU_DI34_Pin|MCU_DI35_Pin|MCU_DI36_Pin|MCU_DI37_Pin
 800104e:	f44f 53fe 	mov.w	r3, #8128	@ 0x1fc0
 8001052:	627b      	str	r3, [r7, #36]	@ 0x24
                          |MCU_DI41_Pin|MCU_DI42_Pin|MCU_DI43_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001054:	2300      	movs	r3, #0
 8001056:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001058:	2300      	movs	r3, #0
 800105a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800105c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001060:	4619      	mov	r1, r3
 8001062:	4817      	ldr	r0, [pc, #92]	@ (80010c0 <MX_GPIO_Init+0x204>)
 8001064:	f003 fc88 	bl	8004978 <HAL_GPIO_Init>

  /*Configure GPIO pins : MCU_DI38_Pin MCU_DI39_Pin MCU_DI40_Pin */
  GPIO_InitStruct.Pin = MCU_DI38_Pin|MCU_DI39_Pin|MCU_DI40_Pin;
 8001068:	f44f 4303 	mov.w	r3, #33536	@ 0x8300
 800106c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800106e:	2300      	movs	r3, #0
 8001070:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001072:	2300      	movs	r3, #0
 8001074:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001076:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800107a:	4619      	mov	r1, r3
 800107c:	4811      	ldr	r0, [pc, #68]	@ (80010c4 <MX_GPIO_Init+0x208>)
 800107e:	f003 fc7b 	bl	8004978 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RUN_DIO_Pin LED_ERR_DIO_Pin RS485_DI_COM_Pin */
  GPIO_InitStruct.Pin = LED_RUN_DIO_Pin|LED_ERR_DIO_Pin|RS485_DI_COM_Pin;
 8001082:	2316      	movs	r3, #22
 8001084:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001086:	2301      	movs	r3, #1
 8001088:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108a:	2300      	movs	r3, #0
 800108c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800108e:	2300      	movs	r3, #0
 8001090:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001092:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001096:	4619      	mov	r1, r3
 8001098:	4804      	ldr	r0, [pc, #16]	@ (80010ac <MX_GPIO_Init+0x1f0>)
 800109a:	f003 fc6d 	bl	8004978 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800109e:	bf00      	nop
 80010a0:	3738      	adds	r7, #56	@ 0x38
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	58024400 	.word	0x58024400
 80010ac:	58020c00 	.word	0x58020c00
 80010b0:	58021400 	.word	0x58021400
 80010b4:	58021800 	.word	0x58021800
 80010b8:	58021000 	.word	0x58021000
 80010bc:	58020400 	.word	0x58020400
 80010c0:	58020800 	.word	0x58020800
 80010c4:	58020000 	.word	0x58020000

080010c8 <HandleReadDI>:
 * @brief  Handle Read Digital Input command
 * @param  packet: Received packet
 * @retval None
 */
void HandleReadDI(const RS485_Packet_t* packet)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b084      	sub	sp, #16
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
    uint8_t inputData[7]; // 56 inputs = 7 bytes
    DigitalInput_GetAll(inputData, sizeof(inputData));
 80010d0:	f107 0308 	add.w	r3, r7, #8
 80010d4:	2107      	movs	r1, #7
 80010d6:	4618      	mov	r0, r3
 80010d8:	f7ff fc52 	bl	8000980 <DigitalInput_GetAll>
    
    RS485_SendResponse(packet->srcAddr, CMD_DI_RESPONSE, inputData, sizeof(inputData));
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	7898      	ldrb	r0, [r3, #2]
 80010e0:	f107 0208 	add.w	r2, r7, #8
 80010e4:	2307      	movs	r3, #7
 80010e6:	2121      	movs	r1, #33	@ 0x21
 80010e8:	f000 faae 	bl	8001648 <RS485_SendResponse>
}
 80010ec:	bf00      	nop
 80010ee:	3710      	adds	r7, #16
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}

080010f4 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b084      	sub	sp, #16
 80010f8:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80010fa:	463b      	mov	r3, r7
 80010fc:	2200      	movs	r2, #0
 80010fe:	601a      	str	r2, [r3, #0]
 8001100:	605a      	str	r2, [r3, #4]
 8001102:	609a      	str	r2, [r3, #8]
 8001104:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001106:	f002 faf7 	bl	80036f8 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800110a:	2301      	movs	r3, #1
 800110c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800110e:	2300      	movs	r3, #0
 8001110:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001112:	2300      	movs	r3, #0
 8001114:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001116:	231f      	movs	r3, #31
 8001118:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800111a:	2387      	movs	r3, #135	@ 0x87
 800111c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800111e:	2300      	movs	r3, #0
 8001120:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001122:	2300      	movs	r3, #0
 8001124:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001126:	2301      	movs	r3, #1
 8001128:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800112a:	2301      	movs	r3, #1
 800112c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800112e:	2300      	movs	r3, #0
 8001130:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001132:	2300      	movs	r3, #0
 8001134:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001136:	463b      	mov	r3, r7
 8001138:	4618      	mov	r0, r3
 800113a:	f002 fb15 	bl	8003768 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800113e:	2004      	movs	r0, #4
 8001140:	f002 faf2 	bl	8003728 <HAL_MPU_Enable>

}
 8001144:	bf00      	nop
 8001146:	3710      	adds	r7, #16
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}

0800114c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001150:	b672      	cpsid	i
}
 8001152:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001154:	bf00      	nop
 8001156:	e7fd      	b.n	8001154 <Error_Handler+0x8>

08001158 <RS485_Init>:
 * @brief  Initialize RS485 protocol
 * @param  myAddr: This MCU's address
 * @retval None
 */
void RS485_Init(uint8_t myAddr)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
 800115e:	4603      	mov	r3, r0
 8001160:	71fb      	strb	r3, [r7, #7]
    myAddress = myAddr;
 8001162:	4a18      	ldr	r2, [pc, #96]	@ (80011c4 <RS485_Init+0x6c>)
 8001164:	79fb      	ldrb	r3, [r7, #7]
 8001166:	7013      	strb	r3, [r2, #0]
    rxIndex = 0;
 8001168:	4b17      	ldr	r3, [pc, #92]	@ (80011c8 <RS485_Init+0x70>)
 800116a:	2200      	movs	r2, #0
 800116c:	801a      	strh	r2, [r3, #0]
    memset(&status, 0, sizeof(status));
 800116e:	2214      	movs	r2, #20
 8001170:	2100      	movs	r1, #0
 8001172:	4816      	ldr	r0, [pc, #88]	@ (80011cc <RS485_Init+0x74>)
 8001174:	f00a f810 	bl	800b198 <memset>
    
    status.mcuId = myAddress;
 8001178:	4b12      	ldr	r3, [pc, #72]	@ (80011c4 <RS485_Init+0x6c>)
 800117a:	781a      	ldrb	r2, [r3, #0]
 800117c:	4b13      	ldr	r3, [pc, #76]	@ (80011cc <RS485_Init+0x74>)
 800117e:	701a      	strb	r2, [r3, #0]
    status.health = 100;
 8001180:	4b12      	ldr	r3, [pc, #72]	@ (80011cc <RS485_Init+0x74>)
 8001182:	2264      	movs	r2, #100	@ 0x64
 8001184:	705a      	strb	r2, [r3, #1]
    
    /* Initialize RS485 direction pin (PD4) to RX mode (LOW) */
    HAL_GPIO_WritePin(RS485_DI_COM_GPIO_Port, RS485_DI_COM_Pin, GPIO_PIN_RESET);
 8001186:	2200      	movs	r2, #0
 8001188:	2110      	movs	r1, #16
 800118a:	4811      	ldr	r0, [pc, #68]	@ (80011d0 <RS485_Init+0x78>)
 800118c:	f003 fdbc 	bl	8004d08 <HAL_GPIO_WritePin>
    
    /* Register default command handlers */
    RS485_RegisterCommandHandler(CMD_PING, RS485_HandlePing);
 8001190:	4910      	ldr	r1, [pc, #64]	@ (80011d4 <RS485_Init+0x7c>)
 8001192:	2001      	movs	r0, #1
 8001194:	f000 fa8a 	bl	80016ac <RS485_RegisterCommandHandler>
    RS485_RegisterCommandHandler(CMD_GET_VERSION, RS485_HandleGetVersion);
 8001198:	490f      	ldr	r1, [pc, #60]	@ (80011d8 <RS485_Init+0x80>)
 800119a:	2003      	movs	r0, #3
 800119c:	f000 fa86 	bl	80016ac <RS485_RegisterCommandHandler>
    RS485_RegisterCommandHandler(CMD_HEARTBEAT, RS485_HandleHeartbeat);
 80011a0:	490e      	ldr	r1, [pc, #56]	@ (80011dc <RS485_Init+0x84>)
 80011a2:	2005      	movs	r0, #5
 80011a4:	f000 fa82 	bl	80016ac <RS485_RegisterCommandHandler>
    RS485_RegisterCommandHandler(CMD_GET_STATUS, RS485_HandleGetStatus);
 80011a8:	490d      	ldr	r1, [pc, #52]	@ (80011e0 <RS485_Init+0x88>)
 80011aa:	2010      	movs	r0, #16
 80011ac:	f000 fa7e 	bl	80016ac <RS485_RegisterCommandHandler>
    
    /* Start receiving in interrupt mode */
    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
 80011b0:	2201      	movs	r2, #1
 80011b2:	490c      	ldr	r1, [pc, #48]	@ (80011e4 <RS485_Init+0x8c>)
 80011b4:	480c      	ldr	r0, [pc, #48]	@ (80011e8 <RS485_Init+0x90>)
 80011b6:	f007 fbd7 	bl	8008968 <HAL_UART_Receive_IT>
}
 80011ba:	bf00      	nop
 80011bc:	3708      	adds	r7, #8
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	24000018 	.word	0x24000018
 80011c8:	240008ac 	.word	0x240008ac
 80011cc:	240008b0 	.word	0x240008b0
 80011d0:	58020c00 	.word	0x58020c00
 80011d4:	08001991 	.word	0x08001991
 80011d8:	080019b1 	.word	0x080019b1
 80011dc:	080019f9 	.word	0x080019f9
 80011e0:	08001a2d 	.word	0x08001a2d
 80011e4:	240006ac 	.word	0x240006ac
 80011e8:	2400060c 	.word	0x2400060c

080011ec <RS485_Process>:
/**
 * @brief  Process RS485 communication (call in main loop)
 * @retval None
 */
void RS485_Process(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
    /* Update uptime */
    status.uptime = HAL_GetTick() / 1000;
 80011f0:	f001 f8d6 	bl	80023a0 <HAL_GetTick>
 80011f4:	4603      	mov	r3, r0
 80011f6:	4a04      	ldr	r2, [pc, #16]	@ (8001208 <RS485_Process+0x1c>)
 80011f8:	fba2 2303 	umull	r2, r3, r2, r3
 80011fc:	099b      	lsrs	r3, r3, #6
 80011fe:	4a03      	ldr	r2, [pc, #12]	@ (800120c <RS485_Process+0x20>)
 8001200:	6053      	str	r3, [r2, #4]
}
 8001202:	bf00      	nop
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	10624dd3 	.word	0x10624dd3
 800120c:	240008b0 	.word	0x240008b0

08001210 <RS485_SendPacket>:
 * @param  length: Data length
 * @retval HAL status
 */
HAL_StatusTypeDef RS485_SendPacket(uint8_t destAddr, RS485_Command_t cmd, 
                                   const uint8_t* data, uint8_t length)
{
 8001210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001214:	b0cd      	sub	sp, #308	@ 0x134
 8001216:	af00      	add	r7, sp, #0
 8001218:	4606      	mov	r6, r0
 800121a:	4608      	mov	r0, r1
 800121c:	f507 7198 	add.w	r1, r7, #304	@ 0x130
 8001220:	f5a1 7194 	sub.w	r1, r1, #296	@ 0x128
 8001224:	600a      	str	r2, [r1, #0]
 8001226:	4619      	mov	r1, r3
 8001228:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800122c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8001230:	4632      	mov	r2, r6
 8001232:	701a      	strb	r2, [r3, #0]
 8001234:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001238:	f5a3 7391 	sub.w	r3, r3, #290	@ 0x122
 800123c:	4602      	mov	r2, r0
 800123e:	701a      	strb	r2, [r3, #0]
 8001240:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001244:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001248:	460a      	mov	r2, r1
 800124a:	701a      	strb	r2, [r3, #0]
 800124c:	466b      	mov	r3, sp
 800124e:	461e      	mov	r6, r3
    if (length > 250) {
 8001250:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001254:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001258:	781b      	ldrb	r3, [r3, #0]
 800125a:	2bfa      	cmp	r3, #250	@ 0xfa
 800125c:	d901      	bls.n	8001262 <RS485_SendPacket+0x52>
        return HAL_ERROR;
 800125e:	2301      	movs	r3, #1
 8001260:	e1e1      	b.n	8001626 <RS485_SendPacket+0x416>
    }
    
    RS485_Packet_t packet;
    packet.startByte = RS485_START_BYTE;
 8001262:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001266:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800126a:	22aa      	movs	r2, #170	@ 0xaa
 800126c:	701a      	strb	r2, [r3, #0]
    packet.destAddr = destAddr;
 800126e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001272:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001276:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800127a:	f2a2 1221 	subw	r2, r2, #289	@ 0x121
 800127e:	7812      	ldrb	r2, [r2, #0]
 8001280:	705a      	strb	r2, [r3, #1]
    packet.srcAddr = myAddress;
 8001282:	4bc9      	ldr	r3, [pc, #804]	@ (80015a8 <RS485_SendPacket+0x398>)
 8001284:	781a      	ldrb	r2, [r3, #0]
 8001286:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800128a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800128e:	709a      	strb	r2, [r3, #2]
    packet.command = cmd;
 8001290:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001294:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001298:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800129c:	f5a2 7291 	sub.w	r2, r2, #290	@ 0x122
 80012a0:	7812      	ldrb	r2, [r2, #0]
 80012a2:	70da      	strb	r2, [r3, #3]
    packet.length = length;
 80012a4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80012a8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80012ac:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80012b0:	f2a2 1223 	subw	r2, r2, #291	@ 0x123
 80012b4:	7812      	ldrb	r2, [r2, #0]
 80012b6:	711a      	strb	r2, [r3, #4]
    
    if (length > 0 && data != NULL) {
 80012b8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80012bc:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d016      	beq.n	80012f4 <RS485_SendPacket+0xe4>
 80012c6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80012ca:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d00f      	beq.n	80012f4 <RS485_SendPacket+0xe4>
        memcpy(packet.data, data, length);
 80012d4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80012d8:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 80012dc:	7819      	ldrb	r1, [r3, #0]
 80012de:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80012e2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80012e6:	f107 0218 	add.w	r2, r7, #24
 80012ea:	1d50      	adds	r0, r2, #5
 80012ec:	460a      	mov	r2, r1
 80012ee:	6819      	ldr	r1, [r3, #0]
 80012f0:	f009 ff86 	bl	800b200 <memcpy>
    }
    
    /* Calculate CRC over header and data */
    uint8_t crcBuffer[5 + length];
 80012f4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80012f8:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 80012fc:	781b      	ldrb	r3, [r3, #0]
 80012fe:	1d59      	adds	r1, r3, #5
 8001300:	1e4b      	subs	r3, r1, #1
 8001302:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8001306:	460a      	mov	r2, r1
 8001308:	2300      	movs	r3, #0
 800130a:	603a      	str	r2, [r7, #0]
 800130c:	607b      	str	r3, [r7, #4]
 800130e:	f04f 0200 	mov.w	r2, #0
 8001312:	f04f 0300 	mov.w	r3, #0
 8001316:	6878      	ldr	r0, [r7, #4]
 8001318:	00c3      	lsls	r3, r0, #3
 800131a:	6838      	ldr	r0, [r7, #0]
 800131c:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001320:	6838      	ldr	r0, [r7, #0]
 8001322:	00c2      	lsls	r2, r0, #3
 8001324:	460a      	mov	r2, r1
 8001326:	2300      	movs	r3, #0
 8001328:	4692      	mov	sl, r2
 800132a:	469b      	mov	fp, r3
 800132c:	f04f 0200 	mov.w	r2, #0
 8001330:	f04f 0300 	mov.w	r3, #0
 8001334:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001338:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800133c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001340:	460b      	mov	r3, r1
 8001342:	3307      	adds	r3, #7
 8001344:	08db      	lsrs	r3, r3, #3
 8001346:	00db      	lsls	r3, r3, #3
 8001348:	ebad 0d03 	sub.w	sp, sp, r3
 800134c:	466b      	mov	r3, sp
 800134e:	3300      	adds	r3, #0
 8001350:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    crcBuffer[0] = packet.destAddr;
 8001354:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001358:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800135c:	785a      	ldrb	r2, [r3, #1]
 800135e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001362:	701a      	strb	r2, [r3, #0]
    crcBuffer[1] = packet.srcAddr;
 8001364:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001368:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800136c:	789a      	ldrb	r2, [r3, #2]
 800136e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001372:	705a      	strb	r2, [r3, #1]
    crcBuffer[2] = packet.command;
 8001374:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001378:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800137c:	78da      	ldrb	r2, [r3, #3]
 800137e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001382:	709a      	strb	r2, [r3, #2]
    crcBuffer[3] = packet.length;
 8001384:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001388:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800138c:	791a      	ldrb	r2, [r3, #4]
 800138e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001392:	70da      	strb	r2, [r3, #3]
    memcpy(&crcBuffer[4], packet.data, length);
 8001394:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001398:	1d18      	adds	r0, r3, #4
 800139a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800139e:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 80013a2:	781a      	ldrb	r2, [r3, #0]
 80013a4:	f107 0318 	add.w	r3, r7, #24
 80013a8:	3305      	adds	r3, #5
 80013aa:	4619      	mov	r1, r3
 80013ac:	f009 ff28 	bl	800b200 <memcpy>
    
    packet.checksum = RS485_CalculateCRC(crcBuffer, 4 + length);
 80013b0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80013b4:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 80013b8:	781b      	ldrb	r3, [r3, #0]
 80013ba:	b29b      	uxth	r3, r3
 80013bc:	3304      	adds	r3, #4
 80013be:	b29b      	uxth	r3, r3
 80013c0:	4619      	mov	r1, r3
 80013c2:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 80013c6:	f000 f985 	bl	80016d4 <RS485_CalculateCRC>
 80013ca:	4603      	mov	r3, r0
 80013cc:	461a      	mov	r2, r3
 80013ce:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80013d2:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80013d6:	f8a3 20ff 	strh.w	r2, [r3, #255]	@ 0xff
    packet.endByte = RS485_END_BYTE;
 80013da:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80013de:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80013e2:	2255      	movs	r2, #85	@ 0x55
 80013e4:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
    
    /* Build packet buffer manually (to avoid struct padding issues) */
    uint16_t packetSize = 5 + length + 2 + 1; // header + data + crc + end
 80013e8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80013ec:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	b29b      	uxth	r3, r3
 80013f4:	3308      	adds	r3, #8
 80013f6:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126
    uint8_t txBuffer[packetSize];
 80013fa:	f8b7 1126 	ldrh.w	r1, [r7, #294]	@ 0x126
 80013fe:	460b      	mov	r3, r1
 8001400:	3b01      	subs	r3, #1
 8001402:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8001406:	b28b      	uxth	r3, r1
 8001408:	2200      	movs	r2, #0
 800140a:	4698      	mov	r8, r3
 800140c:	4691      	mov	r9, r2
 800140e:	f04f 0200 	mov.w	r2, #0
 8001412:	f04f 0300 	mov.w	r3, #0
 8001416:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800141a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800141e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001422:	b28b      	uxth	r3, r1
 8001424:	2200      	movs	r2, #0
 8001426:	461c      	mov	r4, r3
 8001428:	4615      	mov	r5, r2
 800142a:	f04f 0200 	mov.w	r2, #0
 800142e:	f04f 0300 	mov.w	r3, #0
 8001432:	00eb      	lsls	r3, r5, #3
 8001434:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001438:	00e2      	lsls	r2, r4, #3
 800143a:	460b      	mov	r3, r1
 800143c:	3307      	adds	r3, #7
 800143e:	08db      	lsrs	r3, r3, #3
 8001440:	00db      	lsls	r3, r3, #3
 8001442:	ebad 0d03 	sub.w	sp, sp, r3
 8001446:	466b      	mov	r3, sp
 8001448:	3300      	adds	r3, #0
 800144a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    
    txBuffer[0] = RS485_START_BYTE;
 800144e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001452:	22aa      	movs	r2, #170	@ 0xaa
 8001454:	701a      	strb	r2, [r3, #0]
    txBuffer[1] = packet.destAddr;
 8001456:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800145a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800145e:	785a      	ldrb	r2, [r3, #1]
 8001460:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001464:	705a      	strb	r2, [r3, #1]
    txBuffer[2] = packet.srcAddr;
 8001466:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800146a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800146e:	789a      	ldrb	r2, [r3, #2]
 8001470:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001474:	709a      	strb	r2, [r3, #2]
    txBuffer[3] = packet.command;
 8001476:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800147a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800147e:	78da      	ldrb	r2, [r3, #3]
 8001480:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001484:	70da      	strb	r2, [r3, #3]
    txBuffer[4] = packet.length;
 8001486:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800148a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800148e:	791a      	ldrb	r2, [r3, #4]
 8001490:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001494:	711a      	strb	r2, [r3, #4]
    if (length > 0) {
 8001496:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800149a:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d00d      	beq.n	80014c0 <RS485_SendPacket+0x2b0>
        memcpy(&txBuffer[5], packet.data, length);
 80014a4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80014a8:	1d58      	adds	r0, r3, #5
 80014aa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80014ae:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 80014b2:	781a      	ldrb	r2, [r3, #0]
 80014b4:	f107 0318 	add.w	r3, r7, #24
 80014b8:	3305      	adds	r3, #5
 80014ba:	4619      	mov	r1, r3
 80014bc:	f009 fea0 	bl	800b200 <memcpy>
    }
    txBuffer[5 + length] = packet.checksum & 0xFF;         // CRC low byte
 80014c0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80014c4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80014c8:	f8b3 30ff 	ldrh.w	r3, [r3, #255]	@ 0xff
 80014cc:	b29a      	uxth	r2, r3
 80014ce:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80014d2:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	3305      	adds	r3, #5
 80014da:	b2d1      	uxtb	r1, r2
 80014dc:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 80014e0:	54d1      	strb	r1, [r2, r3]
    txBuffer[5 + length + 1] = (packet.checksum >> 8) & 0xFF; // CRC high byte
 80014e2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80014e6:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80014ea:	f8b3 30ff 	ldrh.w	r3, [r3, #255]	@ 0xff
 80014ee:	b29b      	uxth	r3, r3
 80014f0:	0a1b      	lsrs	r3, r3, #8
 80014f2:	b29a      	uxth	r2, r3
 80014f4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80014f8:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	3306      	adds	r3, #6
 8001500:	b2d1      	uxtb	r1, r2
 8001502:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8001506:	54d1      	strb	r1, [r2, r3]
    txBuffer[5 + length + 2] = RS485_END_BYTE;
 8001508:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800150c:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001510:	781b      	ldrb	r3, [r3, #0]
 8001512:	3307      	adds	r3, #7
 8001514:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8001518:	2155      	movs	r1, #85	@ 0x55
 800151a:	54d1      	strb	r1, [r2, r3]
    
    /* Set TX in progress flag */
    txInProgress = 1;
 800151c:	4b23      	ldr	r3, [pc, #140]	@ (80015ac <RS485_SendPacket+0x39c>)
 800151e:	2201      	movs	r2, #1
 8001520:	701a      	strb	r2, [r3, #0]
    
    /* Disable UART RX interrupt during TX to prevent conflicts */
    __HAL_UART_DISABLE_IT(&huart2, UART_IT_RXNE);
 8001522:	4b23      	ldr	r3, [pc, #140]	@ (80015b0 <RS485_SendPacket+0x3a0>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	681a      	ldr	r2, [r3, #0]
 8001528:	4b21      	ldr	r3, [pc, #132]	@ (80015b0 <RS485_SendPacket+0x3a0>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f022 0220 	bic.w	r2, r2, #32
 8001530:	601a      	str	r2, [r3, #0]
    
    /* Enable RS485 transmitter (PD4 = HIGH) */
    HAL_GPIO_WritePin(RS485_DI_COM_GPIO_Port, RS485_DI_COM_Pin, GPIO_PIN_SET);
 8001532:	2201      	movs	r2, #1
 8001534:	2110      	movs	r1, #16
 8001536:	481f      	ldr	r0, [pc, #124]	@ (80015b4 <RS485_SendPacket+0x3a4>)
 8001538:	f003 fbe6 	bl	8004d08 <HAL_GPIO_WritePin>
    
    /* Small delay for transceiver switching - busy wait instead of HAL_Delay */
    /* At 480MHz, this gives ~1ms delay */
    for(volatile uint32_t i = 0; i < 240000; i++) {
 800153c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001540:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001544:	2200      	movs	r2, #0
 8001546:	601a      	str	r2, [r3, #0]
 8001548:	e00b      	b.n	8001562 <RS485_SendPacket+0x352>
        __NOP();
 800154a:	bf00      	nop
    for(volatile uint32_t i = 0; i < 240000; i++) {
 800154c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001550:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	1c5a      	adds	r2, r3, #1
 8001558:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800155c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001560:	601a      	str	r2, [r3, #0]
 8001562:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001566:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a12      	ldr	r2, [pc, #72]	@ (80015b8 <RS485_SendPacket+0x3a8>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d9eb      	bls.n	800154a <RS485_SendPacket+0x33a>
    }
    
    /* Transmit packet */
    HAL_StatusTypeDef result = HAL_UART_Transmit(&huart2, txBuffer, 
 8001572:	f8b7 2126 	ldrh.w	r2, [r7, #294]	@ 0x126
 8001576:	2364      	movs	r3, #100	@ 0x64
 8001578:	f8d7 111c 	ldr.w	r1, [r7, #284]	@ 0x11c
 800157c:	480c      	ldr	r0, [pc, #48]	@ (80015b0 <RS485_SendPacket+0x3a0>)
 800157e:	f007 f965 	bl	800884c <HAL_UART_Transmit>
 8001582:	4603      	mov	r3, r0
 8001584:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
                                                  packetSize, RS485_TIMEOUT_MS);
    
    /* Wait for transmission complete */
    while(__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TC) == RESET);
 8001588:	bf00      	nop
 800158a:	4b09      	ldr	r3, [pc, #36]	@ (80015b0 <RS485_SendPacket+0x3a0>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	69db      	ldr	r3, [r3, #28]
 8001590:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001594:	2b40      	cmp	r3, #64	@ 0x40
 8001596:	d1f8      	bne.n	800158a <RS485_SendPacket+0x37a>
    
    /* Small delay before switching back - busy wait instead of HAL_Delay */
    for(volatile uint32_t i = 0; i < 240000; i++) {
 8001598:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800159c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80015a0:	2200      	movs	r2, #0
 80015a2:	601a      	str	r2, [r3, #0]
 80015a4:	e016      	b.n	80015d4 <RS485_SendPacket+0x3c4>
 80015a6:	bf00      	nop
 80015a8:	24000018 	.word	0x24000018
 80015ac:	240008c4 	.word	0x240008c4
 80015b0:	2400060c 	.word	0x2400060c
 80015b4:	58020c00 	.word	0x58020c00
 80015b8:	0003a97f 	.word	0x0003a97f
        __NOP();
 80015bc:	bf00      	nop
    for(volatile uint32_t i = 0; i < 240000; i++) {
 80015be:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80015c2:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	1c5a      	adds	r2, r3, #1
 80015ca:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80015ce:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80015d2:	601a      	str	r2, [r3, #0]
 80015d4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80015d8:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4a15      	ldr	r2, [pc, #84]	@ (8001634 <RS485_SendPacket+0x424>)
 80015e0:	4293      	cmp	r3, r2
 80015e2:	d9eb      	bls.n	80015bc <RS485_SendPacket+0x3ac>
    }
    
    /* Switch back to receive mode (PD4 = LOW) */
    HAL_GPIO_WritePin(RS485_DI_COM_GPIO_Port, RS485_DI_COM_Pin, GPIO_PIN_RESET);
 80015e4:	2200      	movs	r2, #0
 80015e6:	2110      	movs	r1, #16
 80015e8:	4813      	ldr	r0, [pc, #76]	@ (8001638 <RS485_SendPacket+0x428>)
 80015ea:	f003 fb8d 	bl	8004d08 <HAL_GPIO_WritePin>
    
    /* Re-enable UART RX interrupt */
    __HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);
 80015ee:	4b13      	ldr	r3, [pc, #76]	@ (800163c <RS485_SendPacket+0x42c>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	681a      	ldr	r2, [r3, #0]
 80015f4:	4b11      	ldr	r3, [pc, #68]	@ (800163c <RS485_SendPacket+0x42c>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f042 0220 	orr.w	r2, r2, #32
 80015fc:	601a      	str	r2, [r3, #0]
    
    /* Clear TX in progress flag */
    txInProgress = 0;
 80015fe:	4b10      	ldr	r3, [pc, #64]	@ (8001640 <RS485_SendPacket+0x430>)
 8001600:	2200      	movs	r2, #0
 8001602:	701a      	strb	r2, [r3, #0]
    
    if (result == HAL_OK) {
 8001604:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8001608:	2b00      	cmp	r3, #0
 800160a:	d105      	bne.n	8001618 <RS485_SendPacket+0x408>
        status.txPacketCount++;
 800160c:	4b0d      	ldr	r3, [pc, #52]	@ (8001644 <RS485_SendPacket+0x434>)
 800160e:	691b      	ldr	r3, [r3, #16]
 8001610:	3301      	adds	r3, #1
 8001612:	4a0c      	ldr	r2, [pc, #48]	@ (8001644 <RS485_SendPacket+0x434>)
 8001614:	6113      	str	r3, [r2, #16]
 8001616:	e004      	b.n	8001622 <RS485_SendPacket+0x412>
    } else {
        status.errorCount++;
 8001618:	4b0a      	ldr	r3, [pc, #40]	@ (8001644 <RS485_SendPacket+0x434>)
 800161a:	689b      	ldr	r3, [r3, #8]
 800161c:	3301      	adds	r3, #1
 800161e:	4a09      	ldr	r2, [pc, #36]	@ (8001644 <RS485_SendPacket+0x434>)
 8001620:	6093      	str	r3, [r2, #8]
    }
    
    return result;
 8001622:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8001626:	46b5      	mov	sp, r6
}
 8001628:	4618      	mov	r0, r3
 800162a:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 800162e:	46bd      	mov	sp, r7
 8001630:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001634:	0003a97f 	.word	0x0003a97f
 8001638:	58020c00 	.word	0x58020c00
 800163c:	2400060c 	.word	0x2400060c
 8001640:	240008c4 	.word	0x240008c4
 8001644:	240008b0 	.word	0x240008b0

08001648 <RS485_SendResponse>:
 * @param  length: Data length
 * @retval HAL status
 */
HAL_StatusTypeDef RS485_SendResponse(uint8_t destAddr, RS485_Command_t cmd, 
                                     const uint8_t* data, uint8_t length)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
 800164e:	603a      	str	r2, [r7, #0]
 8001650:	461a      	mov	r2, r3
 8001652:	4603      	mov	r3, r0
 8001654:	71fb      	strb	r3, [r7, #7]
 8001656:	460b      	mov	r3, r1
 8001658:	71bb      	strb	r3, [r7, #6]
 800165a:	4613      	mov	r3, r2
 800165c:	717b      	strb	r3, [r7, #5]
    return RS485_SendPacket(destAddr, cmd, data, length);
 800165e:	797b      	ldrb	r3, [r7, #5]
 8001660:	79b9      	ldrb	r1, [r7, #6]
 8001662:	79f8      	ldrb	r0, [r7, #7]
 8001664:	683a      	ldr	r2, [r7, #0]
 8001666:	f7ff fdd3 	bl	8001210 <RS485_SendPacket>
 800166a:	4603      	mov	r3, r0
}
 800166c:	4618      	mov	r0, r3
 800166e:	3708      	adds	r7, #8
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}

08001674 <RS485_SendError>:
 * @param  destAddr: Destination address
 * @param  error: Error code
 * @retval HAL status
 */
HAL_StatusTypeDef RS485_SendError(uint8_t destAddr, RS485_Error_t error)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b084      	sub	sp, #16
 8001678:	af00      	add	r7, sp, #0
 800167a:	4603      	mov	r3, r0
 800167c:	460a      	mov	r2, r1
 800167e:	71fb      	strb	r3, [r7, #7]
 8001680:	4613      	mov	r3, r2
 8001682:	71bb      	strb	r3, [r7, #6]
    uint8_t errorData[2];
    errorData[0] = error;
 8001684:	79bb      	ldrb	r3, [r7, #6]
 8001686:	733b      	strb	r3, [r7, #12]
    errorData[1] = myAddress;
 8001688:	4b07      	ldr	r3, [pc, #28]	@ (80016a8 <RS485_SendError+0x34>)
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	737b      	strb	r3, [r7, #13]
    
    return RS485_SendPacket(destAddr, CMD_ERROR_RESPONSE, errorData, 2);
 800168e:	f107 020c 	add.w	r2, r7, #12
 8001692:	79f8      	ldrb	r0, [r7, #7]
 8001694:	2302      	movs	r3, #2
 8001696:	21ff      	movs	r1, #255	@ 0xff
 8001698:	f7ff fdba 	bl	8001210 <RS485_SendPacket>
 800169c:	4603      	mov	r3, r0
}
 800169e:	4618      	mov	r0, r3
 80016a0:	3710      	adds	r7, #16
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	24000018 	.word	0x24000018

080016ac <RS485_RegisterCommandHandler>:
 * @param  handler: Handler function
 * @retval None
 */
void RS485_RegisterCommandHandler(RS485_Command_t cmd, 
                                  void (*handler)(const RS485_Packet_t* packet))
{
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	4603      	mov	r3, r0
 80016b4:	6039      	str	r1, [r7, #0]
 80016b6:	71fb      	strb	r3, [r7, #7]
    commandHandlers[cmd] = handler;
 80016b8:	79fb      	ldrb	r3, [r7, #7]
 80016ba:	4905      	ldr	r1, [pc, #20]	@ (80016d0 <RS485_RegisterCommandHandler+0x24>)
 80016bc:	683a      	ldr	r2, [r7, #0]
 80016be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80016c2:	bf00      	nop
 80016c4:	370c      	adds	r7, #12
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop
 80016d0:	240008c8 	.word	0x240008c8

080016d4 <RS485_CalculateCRC>:
 * @param  data: Data buffer
 * @param  length: Data length
 * @retval CRC16 value
 */
uint16_t RS485_CalculateCRC(const uint8_t* data, uint16_t length)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b085      	sub	sp, #20
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
 80016dc:	460b      	mov	r3, r1
 80016de:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 80016e0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80016e4:	81fb      	strh	r3, [r7, #14]
    
    for (uint16_t i = 0; i < length; i++) {
 80016e6:	2300      	movs	r3, #0
 80016e8:	81bb      	strh	r3, [r7, #12]
 80016ea:	e022      	b.n	8001732 <RS485_CalculateCRC+0x5e>
        crc ^= data[i];
 80016ec:	89bb      	ldrh	r3, [r7, #12]
 80016ee:	687a      	ldr	r2, [r7, #4]
 80016f0:	4413      	add	r3, r2
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	461a      	mov	r2, r3
 80016f6:	89fb      	ldrh	r3, [r7, #14]
 80016f8:	4053      	eors	r3, r2
 80016fa:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 80016fc:	2300      	movs	r3, #0
 80016fe:	72fb      	strb	r3, [r7, #11]
 8001700:	e011      	b.n	8001726 <RS485_CalculateCRC+0x52>
            if (crc & 0x0001) {
 8001702:	89fb      	ldrh	r3, [r7, #14]
 8001704:	f003 0301 	and.w	r3, r3, #1
 8001708:	2b00      	cmp	r3, #0
 800170a:	d006      	beq.n	800171a <RS485_CalculateCRC+0x46>
                crc = (crc >> 1) ^ 0xA001;
 800170c:	89fb      	ldrh	r3, [r7, #14]
 800170e:	085b      	lsrs	r3, r3, #1
 8001710:	b29a      	uxth	r2, r3
 8001712:	4b0d      	ldr	r3, [pc, #52]	@ (8001748 <RS485_CalculateCRC+0x74>)
 8001714:	4053      	eors	r3, r2
 8001716:	81fb      	strh	r3, [r7, #14]
 8001718:	e002      	b.n	8001720 <RS485_CalculateCRC+0x4c>
            } else {
                crc >>= 1;
 800171a:	89fb      	ldrh	r3, [r7, #14]
 800171c:	085b      	lsrs	r3, r3, #1
 800171e:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 8001720:	7afb      	ldrb	r3, [r7, #11]
 8001722:	3301      	adds	r3, #1
 8001724:	72fb      	strb	r3, [r7, #11]
 8001726:	7afb      	ldrb	r3, [r7, #11]
 8001728:	2b07      	cmp	r3, #7
 800172a:	d9ea      	bls.n	8001702 <RS485_CalculateCRC+0x2e>
    for (uint16_t i = 0; i < length; i++) {
 800172c:	89bb      	ldrh	r3, [r7, #12]
 800172e:	3301      	adds	r3, #1
 8001730:	81bb      	strh	r3, [r7, #12]
 8001732:	89ba      	ldrh	r2, [r7, #12]
 8001734:	887b      	ldrh	r3, [r7, #2]
 8001736:	429a      	cmp	r2, r3
 8001738:	d3d8      	bcc.n	80016ec <RS485_CalculateCRC+0x18>
            }
        }
    }
    
    return crc;
 800173a:	89fb      	ldrh	r3, [r7, #14]
}
 800173c:	4618      	mov	r0, r3
 800173e:	3714      	adds	r7, #20
 8001740:	46bd      	mov	sp, r7
 8001742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001746:	4770      	bx	lr
 8001748:	ffffa001 	.word	0xffffa001

0800174c <RS485_ProcessPacket>:
 * @brief  Process received packet (from raw buffer)
 * @param  buffer: Raw packet buffer
 * @retval None
 */
static void RS485_ProcessPacket(const uint8_t* buffer)
{
 800174c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001750:	b0c9      	sub	sp, #292	@ 0x124
 8001752:	af00      	add	r7, sp, #0
 8001754:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001758:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800175c:	6018      	str	r0, [r3, #0]
 800175e:	466b      	mov	r3, sp
 8001760:	461e      	mov	r6, r3
    /* Parse packet manually to handle variable length data */
    uint8_t destAddr = buffer[1];
 8001762:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001766:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	3301      	adds	r3, #1
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    uint8_t srcAddr = buffer[2];
 8001774:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001778:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	3302      	adds	r3, #2
 8001780:	781b      	ldrb	r3, [r3, #0]
 8001782:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    uint8_t command = buffer[3];
 8001786:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800178a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	3303      	adds	r3, #3
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
    uint8_t length = buffer[4];
 8001798:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800179c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	3304      	adds	r3, #4
 80017a4:	781b      	ldrb	r3, [r3, #0]
 80017a6:	f887 311c 	strb.w	r3, [r7, #284]	@ 0x11c
    const uint8_t* data = &buffer[5];
 80017aa:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80017ae:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	3305      	adds	r3, #5
 80017b6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    
    /* CRC is at position 5 + length (2 bytes, little endian) */
    uint16_t receivedCRC = buffer[5 + length] | (buffer[5 + length + 1] << 8);
 80017ba:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 80017be:	3305      	adds	r3, #5
 80017c0:	461a      	mov	r2, r3
 80017c2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80017c6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4413      	add	r3, r2
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	b21a      	sxth	r2, r3
 80017d2:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 80017d6:	3306      	adds	r3, #6
 80017d8:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 80017dc:	f5a1 718e 	sub.w	r1, r1, #284	@ 0x11c
 80017e0:	6809      	ldr	r1, [r1, #0]
 80017e2:	440b      	add	r3, r1
 80017e4:	781b      	ldrb	r3, [r3, #0]
 80017e6:	b21b      	sxth	r3, r3
 80017e8:	021b      	lsls	r3, r3, #8
 80017ea:	b21b      	sxth	r3, r3
 80017ec:	4313      	orrs	r3, r2
 80017ee:	b21b      	sxth	r3, r3
 80017f0:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
    
    /* Verify checksum */
    uint8_t crcBuffer[4 + length];
 80017f4:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 80017f8:	1d19      	adds	r1, r3, #4
 80017fa:	1e4b      	subs	r3, r1, #1
 80017fc:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8001800:	460a      	mov	r2, r1
 8001802:	2300      	movs	r3, #0
 8001804:	4690      	mov	r8, r2
 8001806:	4699      	mov	r9, r3
 8001808:	f04f 0200 	mov.w	r2, #0
 800180c:	f04f 0300 	mov.w	r3, #0
 8001810:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001814:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001818:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800181c:	460a      	mov	r2, r1
 800181e:	2300      	movs	r3, #0
 8001820:	4614      	mov	r4, r2
 8001822:	461d      	mov	r5, r3
 8001824:	f04f 0200 	mov.w	r2, #0
 8001828:	f04f 0300 	mov.w	r3, #0
 800182c:	00eb      	lsls	r3, r5, #3
 800182e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001832:	00e2      	lsls	r2, r4, #3
 8001834:	460b      	mov	r3, r1
 8001836:	3307      	adds	r3, #7
 8001838:	08db      	lsrs	r3, r3, #3
 800183a:	00db      	lsls	r3, r3, #3
 800183c:	ebad 0d03 	sub.w	sp, sp, r3
 8001840:	466b      	mov	r3, sp
 8001842:	3300      	adds	r3, #0
 8001844:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    crcBuffer[0] = destAddr;
 8001848:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800184c:	f897 211f 	ldrb.w	r2, [r7, #287]	@ 0x11f
 8001850:	701a      	strb	r2, [r3, #0]
    crcBuffer[1] = srcAddr;
 8001852:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001856:	f897 211e 	ldrb.w	r2, [r7, #286]	@ 0x11e
 800185a:	705a      	strb	r2, [r3, #1]
    crcBuffer[2] = command;
 800185c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001860:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 8001864:	709a      	strb	r2, [r3, #2]
    crcBuffer[3] = length;
 8001866:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800186a:	f897 211c 	ldrb.w	r2, [r7, #284]	@ 0x11c
 800186e:	70da      	strb	r2, [r3, #3]
    if (length > 0) {
 8001870:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 8001874:	2b00      	cmp	r3, #0
 8001876:	d009      	beq.n	800188c <RS485_ProcessPacket+0x140>
        memcpy(&crcBuffer[4], data, length);
 8001878:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800187c:	3304      	adds	r3, #4
 800187e:	f897 211c 	ldrb.w	r2, [r7, #284]	@ 0x11c
 8001882:	f8d7 1118 	ldr.w	r1, [r7, #280]	@ 0x118
 8001886:	4618      	mov	r0, r3
 8001888:	f009 fcba 	bl	800b200 <memcpy>
    }
    
    uint16_t calculatedCRC = RS485_CalculateCRC(crcBuffer, 4 + length);
 800188c:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 8001890:	b29b      	uxth	r3, r3
 8001892:	3304      	adds	r3, #4
 8001894:	b29b      	uxth	r3, r3
 8001896:	4619      	mov	r1, r3
 8001898:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
 800189c:	f7ff ff1a 	bl	80016d4 <RS485_CalculateCRC>
 80018a0:	4603      	mov	r3, r0
 80018a2:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a
    
    if (calculatedCRC != receivedCRC) {
 80018a6:	f8b7 210a 	ldrh.w	r2, [r7, #266]	@ 0x10a
 80018aa:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80018ae:	429a      	cmp	r2, r3
 80018b0:	d00b      	beq.n	80018ca <RS485_ProcessPacket+0x17e>
        status.errorCount++;
 80018b2:	4b34      	ldr	r3, [pc, #208]	@ (8001984 <RS485_ProcessPacket+0x238>)
 80018b4:	689b      	ldr	r3, [r3, #8]
 80018b6:	3301      	adds	r3, #1
 80018b8:	4a32      	ldr	r2, [pc, #200]	@ (8001984 <RS485_ProcessPacket+0x238>)
 80018ba:	6093      	str	r3, [r2, #8]
        RS485_SendError(srcAddr, RS485_ERR_INVALID_CHECKSUM);
 80018bc:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 80018c0:	2101      	movs	r1, #1
 80018c2:	4618      	mov	r0, r3
 80018c4:	f7ff fed6 	bl	8001674 <RS485_SendError>
        return;
 80018c8:	e056      	b.n	8001978 <RS485_ProcessPacket+0x22c>
    }
    
    /* Check if packet is for us */
    if (destAddr != myAddress && destAddr != RS485_ADDR_BROADCAST) {
 80018ca:	4b2f      	ldr	r3, [pc, #188]	@ (8001988 <RS485_ProcessPacket+0x23c>)
 80018cc:	781b      	ldrb	r3, [r3, #0]
 80018ce:	f897 211f 	ldrb.w	r2, [r7, #287]	@ 0x11f
 80018d2:	429a      	cmp	r2, r3
 80018d4:	d003      	beq.n	80018de <RS485_ProcessPacket+0x192>
 80018d6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d14b      	bne.n	8001976 <RS485_ProcessPacket+0x22a>
        return; // Not for us
    }
    
    status.rxPacketCount++;
 80018de:	4b29      	ldr	r3, [pc, #164]	@ (8001984 <RS485_ProcessPacket+0x238>)
 80018e0:	68db      	ldr	r3, [r3, #12]
 80018e2:	3301      	adds	r3, #1
 80018e4:	4a27      	ldr	r2, [pc, #156]	@ (8001984 <RS485_ProcessPacket+0x238>)
 80018e6:	60d3      	str	r3, [r2, #12]
    
    /* Build packet structure for handler */
    RS485_Packet_t packet;
    packet.destAddr = destAddr;
 80018e8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80018ec:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80018f0:	f897 211f 	ldrb.w	r2, [r7, #287]	@ 0x11f
 80018f4:	705a      	strb	r2, [r3, #1]
    packet.srcAddr = srcAddr;
 80018f6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80018fa:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80018fe:	f897 211e 	ldrb.w	r2, [r7, #286]	@ 0x11e
 8001902:	709a      	strb	r2, [r3, #2]
    packet.command = command;
 8001904:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001908:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800190c:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 8001910:	70da      	strb	r2, [r3, #3]
    packet.length = length;
 8001912:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001916:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800191a:	f897 211c 	ldrb.w	r2, [r7, #284]	@ 0x11c
 800191e:	711a      	strb	r2, [r3, #4]
    if (length > 0 && length <= 250) {
 8001920:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 8001924:	2b00      	cmp	r3, #0
 8001926:	d00d      	beq.n	8001944 <RS485_ProcessPacket+0x1f8>
 8001928:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 800192c:	2bfa      	cmp	r3, #250	@ 0xfa
 800192e:	d809      	bhi.n	8001944 <RS485_ProcessPacket+0x1f8>
        memcpy(packet.data, data, length);
 8001930:	f897 211c 	ldrb.w	r2, [r7, #284]	@ 0x11c
 8001934:	f107 0308 	add.w	r3, r7, #8
 8001938:	3305      	adds	r3, #5
 800193a:	f8d7 1118 	ldr.w	r1, [r7, #280]	@ 0x118
 800193e:	4618      	mov	r0, r3
 8001940:	f009 fc5e 	bl	800b200 <memcpy>
    }
    
    /* Call command handler if registered */
    if (commandHandlers[command] != NULL) {
 8001944:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8001948:	4a10      	ldr	r2, [pc, #64]	@ (800198c <RS485_ProcessPacket+0x240>)
 800194a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d009      	beq.n	8001966 <RS485_ProcessPacket+0x21a>
        commandHandlers[command](&packet);
 8001952:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8001956:	4a0d      	ldr	r2, [pc, #52]	@ (800198c <RS485_ProcessPacket+0x240>)
 8001958:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800195c:	f107 0208 	add.w	r2, r7, #8
 8001960:	4610      	mov	r0, r2
 8001962:	4798      	blx	r3
 8001964:	e005      	b.n	8001972 <RS485_ProcessPacket+0x226>
    } else {
        RS485_SendError(srcAddr, RS485_ERR_INVALID_COMMAND);
 8001966:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 800196a:	2103      	movs	r1, #3
 800196c:	4618      	mov	r0, r3
 800196e:	f7ff fe81 	bl	8001674 <RS485_SendError>
 8001972:	46b5      	mov	sp, r6
 8001974:	e001      	b.n	800197a <RS485_ProcessPacket+0x22e>
        return; // Not for us
 8001976:	bf00      	nop
        return;
 8001978:	46b5      	mov	sp, r6
    }
}
 800197a:	f507 7792 	add.w	r7, r7, #292	@ 0x124
 800197e:	46bd      	mov	sp, r7
 8001980:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001984:	240008b0 	.word	0x240008b0
 8001988:	24000018 	.word	0x24000018
 800198c:	240008c8 	.word	0x240008c8

08001990 <RS485_HandlePing>:
 * @brief  Handle PING command
 * @param  packet: Received packet
 * @retval None
 */
static void RS485_HandlePing(const RS485_Packet_t* packet)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b082      	sub	sp, #8
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
    RS485_SendResponse(packet->srcAddr, CMD_PING_RESPONSE, NULL, 0);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	7898      	ldrb	r0, [r3, #2]
 800199c:	2300      	movs	r3, #0
 800199e:	2200      	movs	r2, #0
 80019a0:	2102      	movs	r1, #2
 80019a2:	f7ff fe51 	bl	8001648 <RS485_SendResponse>
}
 80019a6:	bf00      	nop
 80019a8:	3708      	adds	r7, #8
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
	...

080019b0 <RS485_HandleGetVersion>:
 * @brief  Handle GET_VERSION command
 * @param  packet: Received packet
 * @retval None
 */
static void RS485_HandleGetVersion(const RS485_Packet_t* packet)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b084      	sub	sp, #16
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
    uint8_t versionData[8];
    versionData[0] = FW_VERSION_MAJOR;
 80019b8:	2301      	movs	r3, #1
 80019ba:	723b      	strb	r3, [r7, #8]
    versionData[1] = FW_VERSION_MINOR;
 80019bc:	2301      	movs	r3, #1
 80019be:	727b      	strb	r3, [r7, #9]
    versionData[2] = FW_VERSION_PATCH;
 80019c0:	2300      	movs	r3, #0
 80019c2:	72bb      	strb	r3, [r7, #10]
    versionData[3] = FW_BUILD_NUMBER;
 80019c4:	2302      	movs	r3, #2
 80019c6:	72fb      	strb	r3, [r7, #11]
    versionData[4] = myAddress;
 80019c8:	4b0a      	ldr	r3, [pc, #40]	@ (80019f4 <RS485_HandleGetVersion+0x44>)
 80019ca:	781b      	ldrb	r3, [r3, #0]
 80019cc:	733b      	strb	r3, [r7, #12]
    versionData[5] = 0; // Reserved
 80019ce:	2300      	movs	r3, #0
 80019d0:	737b      	strb	r3, [r7, #13]
    versionData[6] = 0; // Reserved
 80019d2:	2300      	movs	r3, #0
 80019d4:	73bb      	strb	r3, [r7, #14]
    versionData[7] = 0; // Reserved
 80019d6:	2300      	movs	r3, #0
 80019d8:	73fb      	strb	r3, [r7, #15]
    
    RS485_SendResponse(packet->srcAddr, CMD_VERSION_RESPONSE, versionData, 8);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	7898      	ldrb	r0, [r3, #2]
 80019de:	f107 0208 	add.w	r2, r7, #8
 80019e2:	2308      	movs	r3, #8
 80019e4:	2104      	movs	r1, #4
 80019e6:	f7ff fe2f 	bl	8001648 <RS485_SendResponse>
}
 80019ea:	bf00      	nop
 80019ec:	3710      	adds	r7, #16
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	24000018 	.word	0x24000018

080019f8 <RS485_HandleHeartbeat>:
 * @brief  Handle HEARTBEAT command
 * @param  packet: Received packet
 * @retval None
 */
static void RS485_HandleHeartbeat(const RS485_Packet_t* packet)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b084      	sub	sp, #16
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
    uint8_t heartbeatData[2];
    heartbeatData[0] = myAddress;
 8001a00:	4b08      	ldr	r3, [pc, #32]	@ (8001a24 <RS485_HandleHeartbeat+0x2c>)
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	733b      	strb	r3, [r7, #12]
    heartbeatData[1] = status.health;
 8001a06:	4b08      	ldr	r3, [pc, #32]	@ (8001a28 <RS485_HandleHeartbeat+0x30>)
 8001a08:	785b      	ldrb	r3, [r3, #1]
 8001a0a:	737b      	strb	r3, [r7, #13]
    
    RS485_SendResponse(packet->srcAddr, CMD_HEARTBEAT_RESPONSE, heartbeatData, 2);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	7898      	ldrb	r0, [r3, #2]
 8001a10:	f107 020c 	add.w	r2, r7, #12
 8001a14:	2302      	movs	r3, #2
 8001a16:	2106      	movs	r1, #6
 8001a18:	f7ff fe16 	bl	8001648 <RS485_SendResponse>
}
 8001a1c:	bf00      	nop
 8001a1e:	3710      	adds	r7, #16
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	24000018 	.word	0x24000018
 8001a28:	240008b0 	.word	0x240008b0

08001a2c <RS485_HandleGetStatus>:
 * @brief  Handle GET_STATUS command
 * @param  packet: Received packet
 * @retval None
 */
static void RS485_HandleGetStatus(const RS485_Packet_t* packet)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b086      	sub	sp, #24
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
    uint8_t statusData[16];
    statusData[0] = status.mcuId;
 8001a34:	4b10      	ldr	r3, [pc, #64]	@ (8001a78 <RS485_HandleGetStatus+0x4c>)
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	723b      	strb	r3, [r7, #8]
    statusData[1] = status.health;
 8001a3a:	4b0f      	ldr	r3, [pc, #60]	@ (8001a78 <RS485_HandleGetStatus+0x4c>)
 8001a3c:	785b      	ldrb	r3, [r3, #1]
 8001a3e:	727b      	strb	r3, [r7, #9]
    memcpy(&statusData[2], &status.uptime, 4);
 8001a40:	4b0d      	ldr	r3, [pc, #52]	@ (8001a78 <RS485_HandleGetStatus+0x4c>)
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	f8c7 300a 	str.w	r3, [r7, #10]
    memcpy(&statusData[6], &status.errorCount, 4);
 8001a48:	4b0b      	ldr	r3, [pc, #44]	@ (8001a78 <RS485_HandleGetStatus+0x4c>)
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	f8c7 300e 	str.w	r3, [r7, #14]
    memcpy(&statusData[10], &status.rxPacketCount, 4);
 8001a50:	4b09      	ldr	r3, [pc, #36]	@ (8001a78 <RS485_HandleGetStatus+0x4c>)
 8001a52:	68db      	ldr	r3, [r3, #12]
 8001a54:	f8c7 3012 	str.w	r3, [r7, #18]
    memcpy(&statusData[14], &status.txPacketCount, 2);
 8001a58:	4b07      	ldr	r3, [pc, #28]	@ (8001a78 <RS485_HandleGetStatus+0x4c>)
 8001a5a:	8a1b      	ldrh	r3, [r3, #16]
 8001a5c:	82fb      	strh	r3, [r7, #22]
    
    RS485_SendResponse(packet->srcAddr, CMD_STATUS_RESPONSE, statusData, 16);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	7898      	ldrb	r0, [r3, #2]
 8001a62:	f107 0208 	add.w	r2, r7, #8
 8001a66:	2310      	movs	r3, #16
 8001a68:	2111      	movs	r1, #17
 8001a6a:	f7ff fded 	bl	8001648 <RS485_SendResponse>
}
 8001a6e:	bf00      	nop
 8001a70:	3718      	adds	r7, #24
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	240008b0 	.word	0x240008b0

08001a7c <HAL_UART_RxCpltCallback>:
 * @brief  UART Receive Complete Callback
 * @param  huart: UART handle
 * @retval None
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a0d      	ldr	r2, [pc, #52]	@ (8001ac0 <HAL_UART_RxCpltCallback+0x44>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d114      	bne.n	8001ab8 <HAL_UART_RxCpltCallback+0x3c>
        /* Ignore RX during TX (loopback prevention) */
        if (txInProgress) {
 8001a8e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ac4 <HAL_UART_RxCpltCallback+0x48>)
 8001a90:	781b      	ldrb	r3, [r3, #0]
 8001a92:	b2db      	uxtb	r3, r3
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d005      	beq.n	8001aa4 <HAL_UART_RxCpltCallback+0x28>
            HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
 8001a98:	2201      	movs	r2, #1
 8001a9a:	490b      	ldr	r1, [pc, #44]	@ (8001ac8 <HAL_UART_RxCpltCallback+0x4c>)
 8001a9c:	480b      	ldr	r0, [pc, #44]	@ (8001acc <HAL_UART_RxCpltCallback+0x50>)
 8001a9e:	f006 ff63 	bl	8008968 <HAL_UART_Receive_IT>
            return;
 8001aa2:	e009      	b.n	8001ab8 <HAL_UART_RxCpltCallback+0x3c>
        }
        
        RS485_ProcessReceivedByte(rxBuffer[0]);
 8001aa4:	4b08      	ldr	r3, [pc, #32]	@ (8001ac8 <HAL_UART_RxCpltCallback+0x4c>)
 8001aa6:	781b      	ldrb	r3, [r3, #0]
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f000 f811 	bl	8001ad0 <RS485_ProcessReceivedByte>
        HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
 8001aae:	2201      	movs	r2, #1
 8001ab0:	4905      	ldr	r1, [pc, #20]	@ (8001ac8 <HAL_UART_RxCpltCallback+0x4c>)
 8001ab2:	4806      	ldr	r0, [pc, #24]	@ (8001acc <HAL_UART_RxCpltCallback+0x50>)
 8001ab4:	f006 ff58 	bl	8008968 <HAL_UART_Receive_IT>
    }
}
 8001ab8:	3708      	adds	r7, #8
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	40004400 	.word	0x40004400
 8001ac4:	240008c4 	.word	0x240008c4
 8001ac8:	240006ac 	.word	0x240006ac
 8001acc:	2400060c 	.word	0x2400060c

08001ad0 <RS485_ProcessReceivedByte>:
 * @brief  Process received byte
 * @param  byte: Received byte
 * @retval None
 */
static void RS485_ProcessReceivedByte(uint8_t byte)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b084      	sub	sp, #16
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	71fb      	strb	r3, [r7, #7]
    static uint16_t packetIndex = 0;
    static uint8_t expectedLength = 0;
    static uint32_t lastByteTime = 0;
    
    /* Reset parser if no byte received for >500ms (inter-packet timeout) */
    uint32_t now = HAL_GetTick();
 8001ada:	f000 fc61 	bl	80023a0 <HAL_GetTick>
 8001ade:	60f8      	str	r0, [r7, #12]
    if (now - lastByteTime > 500 && packetIndex > 0) {
 8001ae0:	4b30      	ldr	r3, [pc, #192]	@ (8001ba4 <RS485_ProcessReceivedByte+0xd4>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	68fa      	ldr	r2, [r7, #12]
 8001ae6:	1ad3      	subs	r3, r2, r3
 8001ae8:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001aec:	d909      	bls.n	8001b02 <RS485_ProcessReceivedByte+0x32>
 8001aee:	4b2e      	ldr	r3, [pc, #184]	@ (8001ba8 <RS485_ProcessReceivedByte+0xd8>)
 8001af0:	881b      	ldrh	r3, [r3, #0]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d005      	beq.n	8001b02 <RS485_ProcessReceivedByte+0x32>
        packetIndex = 0;
 8001af6:	4b2c      	ldr	r3, [pc, #176]	@ (8001ba8 <RS485_ProcessReceivedByte+0xd8>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	801a      	strh	r2, [r3, #0]
        expectedLength = 0;
 8001afc:	4b2b      	ldr	r3, [pc, #172]	@ (8001bac <RS485_ProcessReceivedByte+0xdc>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	701a      	strb	r2, [r3, #0]
    }
    lastByteTime = now;
 8001b02:	4a28      	ldr	r2, [pc, #160]	@ (8001ba4 <RS485_ProcessReceivedByte+0xd4>)
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	6013      	str	r3, [r2, #0]
    
    if (packetIndex == 0 && byte != RS485_START_BYTE) {
 8001b08:	4b27      	ldr	r3, [pc, #156]	@ (8001ba8 <RS485_ProcessReceivedByte+0xd8>)
 8001b0a:	881b      	ldrh	r3, [r3, #0]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d102      	bne.n	8001b16 <RS485_ProcessReceivedByte+0x46>
 8001b10:	79fb      	ldrb	r3, [r7, #7]
 8001b12:	2baa      	cmp	r3, #170	@ 0xaa
 8001b14:	d142      	bne.n	8001b9c <RS485_ProcessReceivedByte+0xcc>
        return; // Wait for start byte
    }
    
    packetBuffer[packetIndex++] = byte;
 8001b16:	4b24      	ldr	r3, [pc, #144]	@ (8001ba8 <RS485_ProcessReceivedByte+0xd8>)
 8001b18:	881b      	ldrh	r3, [r3, #0]
 8001b1a:	1c5a      	adds	r2, r3, #1
 8001b1c:	b291      	uxth	r1, r2
 8001b1e:	4a22      	ldr	r2, [pc, #136]	@ (8001ba8 <RS485_ProcessReceivedByte+0xd8>)
 8001b20:	8011      	strh	r1, [r2, #0]
 8001b22:	4619      	mov	r1, r3
 8001b24:	4a22      	ldr	r2, [pc, #136]	@ (8001bb0 <RS485_ProcessReceivedByte+0xe0>)
 8001b26:	79fb      	ldrb	r3, [r7, #7]
 8001b28:	5453      	strb	r3, [r2, r1]
    
    /* Get expected length from packet header */
    if (packetIndex == 5) {
 8001b2a:	4b1f      	ldr	r3, [pc, #124]	@ (8001ba8 <RS485_ProcessReceivedByte+0xd8>)
 8001b2c:	881b      	ldrh	r3, [r3, #0]
 8001b2e:	2b05      	cmp	r3, #5
 8001b30:	d103      	bne.n	8001b3a <RS485_ProcessReceivedByte+0x6a>
        expectedLength = packetBuffer[4]; // Length field
 8001b32:	4b1f      	ldr	r3, [pc, #124]	@ (8001bb0 <RS485_ProcessReceivedByte+0xe0>)
 8001b34:	791a      	ldrb	r2, [r3, #4]
 8001b36:	4b1d      	ldr	r3, [pc, #116]	@ (8001bac <RS485_ProcessReceivedByte+0xdc>)
 8001b38:	701a      	strb	r2, [r3, #0]
    }
    
    /* Check if we have complete packet */
    if (packetIndex >= 8 && packetIndex >= (5 + expectedLength + 3)) {
 8001b3a:	4b1b      	ldr	r3, [pc, #108]	@ (8001ba8 <RS485_ProcessReceivedByte+0xd8>)
 8001b3c:	881b      	ldrh	r3, [r3, #0]
 8001b3e:	2b07      	cmp	r3, #7
 8001b40:	d91c      	bls.n	8001b7c <RS485_ProcessReceivedByte+0xac>
 8001b42:	4b1a      	ldr	r3, [pc, #104]	@ (8001bac <RS485_ProcessReceivedByte+0xdc>)
 8001b44:	781b      	ldrb	r3, [r3, #0]
 8001b46:	3307      	adds	r3, #7
 8001b48:	4a17      	ldr	r2, [pc, #92]	@ (8001ba8 <RS485_ProcessReceivedByte+0xd8>)
 8001b4a:	8812      	ldrh	r2, [r2, #0]
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	da15      	bge.n	8001b7c <RS485_ProcessReceivedByte+0xac>
        /* Verify end byte */
        if (packetBuffer[packetIndex - 1] == RS485_END_BYTE) {
 8001b50:	4b15      	ldr	r3, [pc, #84]	@ (8001ba8 <RS485_ProcessReceivedByte+0xd8>)
 8001b52:	881b      	ldrh	r3, [r3, #0]
 8001b54:	3b01      	subs	r3, #1
 8001b56:	4a16      	ldr	r2, [pc, #88]	@ (8001bb0 <RS485_ProcessReceivedByte+0xe0>)
 8001b58:	5cd3      	ldrb	r3, [r2, r3]
 8001b5a:	2b55      	cmp	r3, #85	@ 0x55
 8001b5c:	d103      	bne.n	8001b66 <RS485_ProcessReceivedByte+0x96>
            RS485_ProcessPacket(packetBuffer);
 8001b5e:	4814      	ldr	r0, [pc, #80]	@ (8001bb0 <RS485_ProcessReceivedByte+0xe0>)
 8001b60:	f7ff fdf4 	bl	800174c <RS485_ProcessPacket>
 8001b64:	e004      	b.n	8001b70 <RS485_ProcessReceivedByte+0xa0>
        } else {
            status.errorCount++;
 8001b66:	4b13      	ldr	r3, [pc, #76]	@ (8001bb4 <RS485_ProcessReceivedByte+0xe4>)
 8001b68:	689b      	ldr	r3, [r3, #8]
 8001b6a:	3301      	adds	r3, #1
 8001b6c:	4a11      	ldr	r2, [pc, #68]	@ (8001bb4 <RS485_ProcessReceivedByte+0xe4>)
 8001b6e:	6093      	str	r3, [r2, #8]
        }
        packetIndex = 0;
 8001b70:	4b0d      	ldr	r3, [pc, #52]	@ (8001ba8 <RS485_ProcessReceivedByte+0xd8>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	801a      	strh	r2, [r3, #0]
        expectedLength = 0;
 8001b76:	4b0d      	ldr	r3, [pc, #52]	@ (8001bac <RS485_ProcessReceivedByte+0xdc>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	701a      	strb	r2, [r3, #0]
    }
    
    /* Prevent buffer overflow */
    if (packetIndex >= RS485_MAX_PACKET_SIZE) {
 8001b7c:	4b0a      	ldr	r3, [pc, #40]	@ (8001ba8 <RS485_ProcessReceivedByte+0xd8>)
 8001b7e:	881b      	ldrh	r3, [r3, #0]
 8001b80:	2bff      	cmp	r3, #255	@ 0xff
 8001b82:	d90c      	bls.n	8001b9e <RS485_ProcessReceivedByte+0xce>
        packetIndex = 0;
 8001b84:	4b08      	ldr	r3, [pc, #32]	@ (8001ba8 <RS485_ProcessReceivedByte+0xd8>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	801a      	strh	r2, [r3, #0]
        expectedLength = 0;
 8001b8a:	4b08      	ldr	r3, [pc, #32]	@ (8001bac <RS485_ProcessReceivedByte+0xdc>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	701a      	strb	r2, [r3, #0]
        status.errorCount++;
 8001b90:	4b08      	ldr	r3, [pc, #32]	@ (8001bb4 <RS485_ProcessReceivedByte+0xe4>)
 8001b92:	689b      	ldr	r3, [r3, #8]
 8001b94:	3301      	adds	r3, #1
 8001b96:	4a07      	ldr	r2, [pc, #28]	@ (8001bb4 <RS485_ProcessReceivedByte+0xe4>)
 8001b98:	6093      	str	r3, [r2, #8]
 8001b9a:	e000      	b.n	8001b9e <RS485_ProcessReceivedByte+0xce>
        return; // Wait for start byte
 8001b9c:	bf00      	nop
    }
}
 8001b9e:	3710      	adds	r7, #16
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	24000cc8 	.word	0x24000cc8
 8001ba8:	24000ccc 	.word	0x24000ccc
 8001bac:	24000cce 	.word	0x24000cce
 8001bb0:	24000cd0 	.word	0x24000cd0
 8001bb4:	240008b0 	.word	0x240008b0

08001bb8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b083      	sub	sp, #12
 8001bbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bbe:	4b0a      	ldr	r3, [pc, #40]	@ (8001be8 <HAL_MspInit+0x30>)
 8001bc0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001bc4:	4a08      	ldr	r2, [pc, #32]	@ (8001be8 <HAL_MspInit+0x30>)
 8001bc6:	f043 0302 	orr.w	r3, r3, #2
 8001bca:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001bce:	4b06      	ldr	r3, [pc, #24]	@ (8001be8 <HAL_MspInit+0x30>)
 8001bd0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001bd4:	f003 0302 	and.w	r3, r3, #2
 8001bd8:	607b      	str	r3, [r7, #4]
 8001bda:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bdc:	bf00      	nop
 8001bde:	370c      	adds	r7, #12
 8001be0:	46bd      	mov	sp, r7
 8001be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be6:	4770      	bx	lr
 8001be8:	58024400 	.word	0x58024400

08001bec <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b0be      	sub	sp, #248	@ 0xf8
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf4:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	601a      	str	r2, [r3, #0]
 8001bfc:	605a      	str	r2, [r3, #4]
 8001bfe:	609a      	str	r2, [r3, #8]
 8001c00:	60da      	str	r2, [r3, #12]
 8001c02:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c04:	f107 0320 	add.w	r3, r7, #32
 8001c08:	22c0      	movs	r2, #192	@ 0xc0
 8001c0a:	2100      	movs	r1, #0
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f009 fac3 	bl	800b198 <memset>
  if(hadc->Instance==ADC1)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4a59      	ldr	r2, [pc, #356]	@ (8001d7c <HAL_ADC_MspInit+0x190>)
 8001c18:	4293      	cmp	r3, r2
 8001c1a:	f040 80ab 	bne.w	8001d74 <HAL_ADC_MspInit+0x188>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001c1e:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001c22:	f04f 0300 	mov.w	r3, #0
 8001c26:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2M = 4;
 8001c2a:	2304      	movs	r3, #4
 8001c2c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2N = 10;
 8001c2e:	230a      	movs	r3, #10
 8001c30:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8001c32:	2302      	movs	r3, #2
 8001c34:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001c36:	2302      	movs	r3, #2
 8001c38:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8001c3a:	2302      	movs	r3, #2
 8001c3c:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8001c3e:	23c0      	movs	r3, #192	@ 0xc0
 8001c40:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8001c42:	2320      	movs	r3, #32
 8001c44:	643b      	str	r3, [r7, #64]	@ 0x40
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8001c46:	2300      	movs	r3, #0
 8001c48:	647b      	str	r3, [r7, #68]	@ 0x44
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c50:	f107 0320 	add.w	r3, r7, #32
 8001c54:	4618      	mov	r0, r3
 8001c56:	f004 f8ab 	bl	8005db0 <HAL_RCCEx_PeriphCLKConfig>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d001      	beq.n	8001c64 <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 8001c60:	f7ff fa74 	bl	800114c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001c64:	4b46      	ldr	r3, [pc, #280]	@ (8001d80 <HAL_ADC_MspInit+0x194>)
 8001c66:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001c6a:	4a45      	ldr	r2, [pc, #276]	@ (8001d80 <HAL_ADC_MspInit+0x194>)
 8001c6c:	f043 0320 	orr.w	r3, r3, #32
 8001c70:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001c74:	4b42      	ldr	r3, [pc, #264]	@ (8001d80 <HAL_ADC_MspInit+0x194>)
 8001c76:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001c7a:	f003 0320 	and.w	r3, r3, #32
 8001c7e:	61fb      	str	r3, [r7, #28]
 8001c80:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c82:	4b3f      	ldr	r3, [pc, #252]	@ (8001d80 <HAL_ADC_MspInit+0x194>)
 8001c84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c88:	4a3d      	ldr	r2, [pc, #244]	@ (8001d80 <HAL_ADC_MspInit+0x194>)
 8001c8a:	f043 0301 	orr.w	r3, r3, #1
 8001c8e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001c92:	4b3b      	ldr	r3, [pc, #236]	@ (8001d80 <HAL_ADC_MspInit+0x194>)
 8001c94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c98:	f003 0301 	and.w	r3, r3, #1
 8001c9c:	61bb      	str	r3, [r7, #24]
 8001c9e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ca0:	4b37      	ldr	r3, [pc, #220]	@ (8001d80 <HAL_ADC_MspInit+0x194>)
 8001ca2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ca6:	4a36      	ldr	r2, [pc, #216]	@ (8001d80 <HAL_ADC_MspInit+0x194>)
 8001ca8:	f043 0304 	orr.w	r3, r3, #4
 8001cac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001cb0:	4b33      	ldr	r3, [pc, #204]	@ (8001d80 <HAL_ADC_MspInit+0x194>)
 8001cb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cb6:	f003 0304 	and.w	r3, r3, #4
 8001cba:	617b      	str	r3, [r7, #20]
 8001cbc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cbe:	4b30      	ldr	r3, [pc, #192]	@ (8001d80 <HAL_ADC_MspInit+0x194>)
 8001cc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cc4:	4a2e      	ldr	r2, [pc, #184]	@ (8001d80 <HAL_ADC_MspInit+0x194>)
 8001cc6:	f043 0302 	orr.w	r3, r3, #2
 8001cca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001cce:	4b2c      	ldr	r3, [pc, #176]	@ (8001d80 <HAL_ADC_MspInit+0x194>)
 8001cd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cd4:	f003 0302 	and.w	r3, r3, #2
 8001cd8:	613b      	str	r3, [r7, #16]
 8001cda:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001cdc:	4b28      	ldr	r3, [pc, #160]	@ (8001d80 <HAL_ADC_MspInit+0x194>)
 8001cde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ce2:	4a27      	ldr	r2, [pc, #156]	@ (8001d80 <HAL_ADC_MspInit+0x194>)
 8001ce4:	f043 0320 	orr.w	r3, r3, #32
 8001ce8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001cec:	4b24      	ldr	r3, [pc, #144]	@ (8001d80 <HAL_ADC_MspInit+0x194>)
 8001cee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cf2:	f003 0320 	and.w	r3, r3, #32
 8001cf6:	60fb      	str	r3, [r7, #12]
 8001cf8:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC1_INP3
    PC4     ------> ADC1_INP4
    PB1     ------> ADC1_INP5
    PF11     ------> ADC1_INP2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001cfa:	2340      	movs	r3, #64	@ 0x40
 8001cfc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d00:	2303      	movs	r3, #3
 8001d02:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d06:	2300      	movs	r3, #0
 8001d08:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d0c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001d10:	4619      	mov	r1, r3
 8001d12:	481c      	ldr	r0, [pc, #112]	@ (8001d84 <HAL_ADC_MspInit+0x198>)
 8001d14:	f002 fe30 	bl	8004978 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001d18:	2310      	movs	r3, #16
 8001d1a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d1e:	2303      	movs	r3, #3
 8001d20:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d24:	2300      	movs	r3, #0
 8001d26:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d2a:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001d2e:	4619      	mov	r1, r3
 8001d30:	4815      	ldr	r0, [pc, #84]	@ (8001d88 <HAL_ADC_MspInit+0x19c>)
 8001d32:	f002 fe21 	bl	8004978 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001d36:	2302      	movs	r3, #2
 8001d38:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d3c:	2303      	movs	r3, #3
 8001d3e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d42:	2300      	movs	r3, #0
 8001d44:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d48:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	480f      	ldr	r0, [pc, #60]	@ (8001d8c <HAL_ADC_MspInit+0x1a0>)
 8001d50:	f002 fe12 	bl	8004978 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001d54:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001d58:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d5c:	2303      	movs	r3, #3
 8001d5e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d62:	2300      	movs	r3, #0
 8001d64:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001d68:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	4808      	ldr	r0, [pc, #32]	@ (8001d90 <HAL_ADC_MspInit+0x1a4>)
 8001d70:	f002 fe02 	bl	8004978 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001d74:	bf00      	nop
 8001d76:	37f8      	adds	r7, #248	@ 0xf8
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	40022000 	.word	0x40022000
 8001d80:	58024400 	.word	0x58024400
 8001d84:	58020000 	.word	0x58020000
 8001d88:	58020800 	.word	0x58020800
 8001d8c:	58020400 	.word	0x58020400
 8001d90:	58021400 	.word	0x58021400

08001d94 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b0ba      	sub	sp, #232	@ 0xe8
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d9c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001da0:	2200      	movs	r2, #0
 8001da2:	601a      	str	r2, [r3, #0]
 8001da4:	605a      	str	r2, [r3, #4]
 8001da6:	609a      	str	r2, [r3, #8]
 8001da8:	60da      	str	r2, [r3, #12]
 8001daa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001dac:	f107 0310 	add.w	r3, r7, #16
 8001db0:	22c0      	movs	r2, #192	@ 0xc0
 8001db2:	2100      	movs	r1, #0
 8001db4:	4618      	mov	r0, r3
 8001db6:	f009 f9ef 	bl	800b198 <memset>
  if(hfdcan->Instance==FDCAN1)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4a27      	ldr	r2, [pc, #156]	@ (8001e5c <HAL_FDCAN_MspInit+0xc8>)
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	d146      	bne.n	8001e52 <HAL_FDCAN_MspInit+0xbe>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001dc4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001dc8:	f04f 0300 	mov.w	r3, #0
 8001dcc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001dd6:	f107 0310 	add.w	r3, r7, #16
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f003 ffe8 	bl	8005db0 <HAL_RCCEx_PeriphCLKConfig>
 8001de0:	4603      	mov	r3, r0
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d001      	beq.n	8001dea <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 8001de6:	f7ff f9b1 	bl	800114c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001dea:	4b1d      	ldr	r3, [pc, #116]	@ (8001e60 <HAL_FDCAN_MspInit+0xcc>)
 8001dec:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001df0:	4a1b      	ldr	r2, [pc, #108]	@ (8001e60 <HAL_FDCAN_MspInit+0xcc>)
 8001df2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001df6:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8001dfa:	4b19      	ldr	r3, [pc, #100]	@ (8001e60 <HAL_FDCAN_MspInit+0xcc>)
 8001dfc:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001e00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e04:	60fb      	str	r3, [r7, #12]
 8001e06:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e08:	4b15      	ldr	r3, [pc, #84]	@ (8001e60 <HAL_FDCAN_MspInit+0xcc>)
 8001e0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e0e:	4a14      	ldr	r2, [pc, #80]	@ (8001e60 <HAL_FDCAN_MspInit+0xcc>)
 8001e10:	f043 0301 	orr.w	r3, r3, #1
 8001e14:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e18:	4b11      	ldr	r3, [pc, #68]	@ (8001e60 <HAL_FDCAN_MspInit+0xcc>)
 8001e1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e1e:	f003 0301 	and.w	r3, r3, #1
 8001e22:	60bb      	str	r3, [r7, #8]
 8001e24:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001e26:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001e2a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e2e:	2302      	movs	r3, #2
 8001e30:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e34:	2300      	movs	r3, #0
 8001e36:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001e40:	2309      	movs	r3, #9
 8001e42:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e46:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	4805      	ldr	r0, [pc, #20]	@ (8001e64 <HAL_FDCAN_MspInit+0xd0>)
 8001e4e:	f002 fd93 	bl	8004978 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8001e52:	bf00      	nop
 8001e54:	37e8      	adds	r7, #232	@ 0xe8
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	4000a000 	.word	0x4000a000
 8001e60:	58024400 	.word	0x58024400
 8001e64:	58020000 	.word	0x58020000

08001e68 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b0bc      	sub	sp, #240	@ 0xf0
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e70:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001e74:	2200      	movs	r2, #0
 8001e76:	601a      	str	r2, [r3, #0]
 8001e78:	605a      	str	r2, [r3, #4]
 8001e7a:	609a      	str	r2, [r3, #8]
 8001e7c:	60da      	str	r2, [r3, #12]
 8001e7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e80:	f107 0318 	add.w	r3, r7, #24
 8001e84:	22c0      	movs	r2, #192	@ 0xc0
 8001e86:	2100      	movs	r1, #0
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f009 f985 	bl	800b198 <memset>
  if(huart->Instance==USART1)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4a51      	ldr	r2, [pc, #324]	@ (8001fd8 <HAL_UART_MspInit+0x170>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d147      	bne.n	8001f28 <HAL_UART_MspInit+0xc0>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001e98:	f04f 0201 	mov.w	r2, #1
 8001e9c:	f04f 0300 	mov.w	r3, #0
 8001ea0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001eaa:	f107 0318 	add.w	r3, r7, #24
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f003 ff7e 	bl	8005db0 <HAL_RCCEx_PeriphCLKConfig>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d001      	beq.n	8001ebe <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001eba:	f7ff f947 	bl	800114c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ebe:	4b47      	ldr	r3, [pc, #284]	@ (8001fdc <HAL_UART_MspInit+0x174>)
 8001ec0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ec4:	4a45      	ldr	r2, [pc, #276]	@ (8001fdc <HAL_UART_MspInit+0x174>)
 8001ec6:	f043 0310 	orr.w	r3, r3, #16
 8001eca:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001ece:	4b43      	ldr	r3, [pc, #268]	@ (8001fdc <HAL_UART_MspInit+0x174>)
 8001ed0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ed4:	f003 0310 	and.w	r3, r3, #16
 8001ed8:	617b      	str	r3, [r7, #20]
 8001eda:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001edc:	4b3f      	ldr	r3, [pc, #252]	@ (8001fdc <HAL_UART_MspInit+0x174>)
 8001ede:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ee2:	4a3e      	ldr	r2, [pc, #248]	@ (8001fdc <HAL_UART_MspInit+0x174>)
 8001ee4:	f043 0302 	orr.w	r3, r3, #2
 8001ee8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001eec:	4b3b      	ldr	r3, [pc, #236]	@ (8001fdc <HAL_UART_MspInit+0x174>)
 8001eee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ef2:	f003 0302 	and.w	r3, r3, #2
 8001ef6:	613b      	str	r3, [r7, #16]
 8001ef8:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001efa:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001efe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f02:	2302      	movs	r3, #2
 8001f04:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8001f14:	2304      	movs	r3, #4
 8001f16:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f1a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001f1e:	4619      	mov	r1, r3
 8001f20:	482f      	ldr	r0, [pc, #188]	@ (8001fe0 <HAL_UART_MspInit+0x178>)
 8001f22:	f002 fd29 	bl	8004978 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART2_IRQn);

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8001f26:	e052      	b.n	8001fce <HAL_UART_MspInit+0x166>
  else if(huart->Instance==USART2)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a2d      	ldr	r2, [pc, #180]	@ (8001fe4 <HAL_UART_MspInit+0x17c>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d14d      	bne.n	8001fce <HAL_UART_MspInit+0x166>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001f32:	f04f 0202 	mov.w	r2, #2
 8001f36:	f04f 0300 	mov.w	r3, #0
 8001f3a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f44:	f107 0318 	add.w	r3, r7, #24
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f003 ff31 	bl	8005db0 <HAL_RCCEx_PeriphCLKConfig>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d001      	beq.n	8001f58 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 8001f54:	f7ff f8fa 	bl	800114c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f58:	4b20      	ldr	r3, [pc, #128]	@ (8001fdc <HAL_UART_MspInit+0x174>)
 8001f5a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001f5e:	4a1f      	ldr	r2, [pc, #124]	@ (8001fdc <HAL_UART_MspInit+0x174>)
 8001f60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f64:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001f68:	4b1c      	ldr	r3, [pc, #112]	@ (8001fdc <HAL_UART_MspInit+0x174>)
 8001f6a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001f6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f72:	60fb      	str	r3, [r7, #12]
 8001f74:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f76:	4b19      	ldr	r3, [pc, #100]	@ (8001fdc <HAL_UART_MspInit+0x174>)
 8001f78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f7c:	4a17      	ldr	r2, [pc, #92]	@ (8001fdc <HAL_UART_MspInit+0x174>)
 8001f7e:	f043 0308 	orr.w	r3, r3, #8
 8001f82:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001f86:	4b15      	ldr	r3, [pc, #84]	@ (8001fdc <HAL_UART_MspInit+0x174>)
 8001f88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f8c:	f003 0308 	and.w	r3, r3, #8
 8001f90:	60bb      	str	r3, [r7, #8]
 8001f92:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = RS485_DI_TX_Pin|RS485_DI_RX_Pin;
 8001f94:	2360      	movs	r3, #96	@ 0x60
 8001f96:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f9a:	2302      	movs	r3, #2
 8001f9c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001fac:	2307      	movs	r3, #7
 8001fae:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001fb2:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001fb6:	4619      	mov	r1, r3
 8001fb8:	480b      	ldr	r0, [pc, #44]	@ (8001fe8 <HAL_UART_MspInit+0x180>)
 8001fba:	f002 fcdd 	bl	8004978 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	2105      	movs	r1, #5
 8001fc2:	2026      	movs	r0, #38	@ 0x26
 8001fc4:	f001 fb63 	bl	800368e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001fc8:	2026      	movs	r0, #38	@ 0x26
 8001fca:	f001 fb7a 	bl	80036c2 <HAL_NVIC_EnableIRQ>
}
 8001fce:	bf00      	nop
 8001fd0:	37f0      	adds	r7, #240	@ 0xf0
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	40011000 	.word	0x40011000
 8001fdc:	58024400 	.word	0x58024400
 8001fe0:	58020400 	.word	0x58020400
 8001fe4:	40004400 	.word	0x40004400
 8001fe8:	58020c00 	.word	0x58020c00

08001fec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fec:	b480      	push	{r7}
 8001fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ff0:	bf00      	nop
 8001ff2:	e7fd      	b.n	8001ff0 <NMI_Handler+0x4>

08001ff4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ff8:	bf00      	nop
 8001ffa:	e7fd      	b.n	8001ff8 <HardFault_Handler+0x4>

08001ffc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002000:	bf00      	nop
 8002002:	e7fd      	b.n	8002000 <MemManage_Handler+0x4>

08002004 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002004:	b480      	push	{r7}
 8002006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002008:	bf00      	nop
 800200a:	e7fd      	b.n	8002008 <BusFault_Handler+0x4>

0800200c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800200c:	b480      	push	{r7}
 800200e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002010:	bf00      	nop
 8002012:	e7fd      	b.n	8002010 <UsageFault_Handler+0x4>

08002014 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002014:	b480      	push	{r7}
 8002016:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002018:	bf00      	nop
 800201a:	46bd      	mov	sp, r7
 800201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002020:	4770      	bx	lr

08002022 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002022:	b480      	push	{r7}
 8002024:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002026:	bf00      	nop
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr

08002030 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002034:	bf00      	nop
 8002036:	46bd      	mov	sp, r7
 8002038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203c:	4770      	bx	lr

0800203e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800203e:	b580      	push	{r7, lr}
 8002040:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002042:	f000 f999 	bl	8002378 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002046:	bf00      	nop
 8002048:	bd80      	pop	{r7, pc}
	...

0800204c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002050:	4802      	ldr	r0, [pc, #8]	@ (800205c <USART2_IRQHandler+0x10>)
 8002052:	f006 fcd5 	bl	8008a00 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002056:	bf00      	nop
 8002058:	bd80      	pop	{r7, pc}
 800205a:	bf00      	nop
 800205c:	2400060c 	.word	0x2400060c

08002060 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b086      	sub	sp, #24
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002068:	4a14      	ldr	r2, [pc, #80]	@ (80020bc <_sbrk+0x5c>)
 800206a:	4b15      	ldr	r3, [pc, #84]	@ (80020c0 <_sbrk+0x60>)
 800206c:	1ad3      	subs	r3, r2, r3
 800206e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002074:	4b13      	ldr	r3, [pc, #76]	@ (80020c4 <_sbrk+0x64>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d102      	bne.n	8002082 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800207c:	4b11      	ldr	r3, [pc, #68]	@ (80020c4 <_sbrk+0x64>)
 800207e:	4a12      	ldr	r2, [pc, #72]	@ (80020c8 <_sbrk+0x68>)
 8002080:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002082:	4b10      	ldr	r3, [pc, #64]	@ (80020c4 <_sbrk+0x64>)
 8002084:	681a      	ldr	r2, [r3, #0]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	4413      	add	r3, r2
 800208a:	693a      	ldr	r2, [r7, #16]
 800208c:	429a      	cmp	r2, r3
 800208e:	d207      	bcs.n	80020a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002090:	f009 f88a 	bl	800b1a8 <__errno>
 8002094:	4603      	mov	r3, r0
 8002096:	220c      	movs	r2, #12
 8002098:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800209a:	f04f 33ff 	mov.w	r3, #4294967295
 800209e:	e009      	b.n	80020b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020a0:	4b08      	ldr	r3, [pc, #32]	@ (80020c4 <_sbrk+0x64>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020a6:	4b07      	ldr	r3, [pc, #28]	@ (80020c4 <_sbrk+0x64>)
 80020a8:	681a      	ldr	r2, [r3, #0]
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	4413      	add	r3, r2
 80020ae:	4a05      	ldr	r2, [pc, #20]	@ (80020c4 <_sbrk+0x64>)
 80020b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020b2:	68fb      	ldr	r3, [r7, #12]
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	3718      	adds	r7, #24
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	24080000 	.word	0x24080000
 80020c0:	00000400 	.word	0x00000400
 80020c4:	24000dd0 	.word	0x24000dd0
 80020c8:	24000f20 	.word	0x24000f20

080020cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80020cc:	b480      	push	{r7}
 80020ce:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80020d0:	4b43      	ldr	r3, [pc, #268]	@ (80021e0 <SystemInit+0x114>)
 80020d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020d6:	4a42      	ldr	r2, [pc, #264]	@ (80021e0 <SystemInit+0x114>)
 80020d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80020dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80020e0:	4b40      	ldr	r3, [pc, #256]	@ (80021e4 <SystemInit+0x118>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f003 030f 	and.w	r3, r3, #15
 80020e8:	2b06      	cmp	r3, #6
 80020ea:	d807      	bhi.n	80020fc <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80020ec:	4b3d      	ldr	r3, [pc, #244]	@ (80021e4 <SystemInit+0x118>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f023 030f 	bic.w	r3, r3, #15
 80020f4:	4a3b      	ldr	r2, [pc, #236]	@ (80021e4 <SystemInit+0x118>)
 80020f6:	f043 0307 	orr.w	r3, r3, #7
 80020fa:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80020fc:	4b3a      	ldr	r3, [pc, #232]	@ (80021e8 <SystemInit+0x11c>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a39      	ldr	r2, [pc, #228]	@ (80021e8 <SystemInit+0x11c>)
 8002102:	f043 0301 	orr.w	r3, r3, #1
 8002106:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002108:	4b37      	ldr	r3, [pc, #220]	@ (80021e8 <SystemInit+0x11c>)
 800210a:	2200      	movs	r2, #0
 800210c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800210e:	4b36      	ldr	r3, [pc, #216]	@ (80021e8 <SystemInit+0x11c>)
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	4935      	ldr	r1, [pc, #212]	@ (80021e8 <SystemInit+0x11c>)
 8002114:	4b35      	ldr	r3, [pc, #212]	@ (80021ec <SystemInit+0x120>)
 8002116:	4013      	ands	r3, r2
 8002118:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800211a:	4b32      	ldr	r3, [pc, #200]	@ (80021e4 <SystemInit+0x118>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f003 0308 	and.w	r3, r3, #8
 8002122:	2b00      	cmp	r3, #0
 8002124:	d007      	beq.n	8002136 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002126:	4b2f      	ldr	r3, [pc, #188]	@ (80021e4 <SystemInit+0x118>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f023 030f 	bic.w	r3, r3, #15
 800212e:	4a2d      	ldr	r2, [pc, #180]	@ (80021e4 <SystemInit+0x118>)
 8002130:	f043 0307 	orr.w	r3, r3, #7
 8002134:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002136:	4b2c      	ldr	r3, [pc, #176]	@ (80021e8 <SystemInit+0x11c>)
 8002138:	2200      	movs	r2, #0
 800213a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800213c:	4b2a      	ldr	r3, [pc, #168]	@ (80021e8 <SystemInit+0x11c>)
 800213e:	2200      	movs	r2, #0
 8002140:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002142:	4b29      	ldr	r3, [pc, #164]	@ (80021e8 <SystemInit+0x11c>)
 8002144:	2200      	movs	r2, #0
 8002146:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002148:	4b27      	ldr	r3, [pc, #156]	@ (80021e8 <SystemInit+0x11c>)
 800214a:	4a29      	ldr	r2, [pc, #164]	@ (80021f0 <SystemInit+0x124>)
 800214c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800214e:	4b26      	ldr	r3, [pc, #152]	@ (80021e8 <SystemInit+0x11c>)
 8002150:	4a28      	ldr	r2, [pc, #160]	@ (80021f4 <SystemInit+0x128>)
 8002152:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002154:	4b24      	ldr	r3, [pc, #144]	@ (80021e8 <SystemInit+0x11c>)
 8002156:	4a28      	ldr	r2, [pc, #160]	@ (80021f8 <SystemInit+0x12c>)
 8002158:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800215a:	4b23      	ldr	r3, [pc, #140]	@ (80021e8 <SystemInit+0x11c>)
 800215c:	2200      	movs	r2, #0
 800215e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002160:	4b21      	ldr	r3, [pc, #132]	@ (80021e8 <SystemInit+0x11c>)
 8002162:	4a25      	ldr	r2, [pc, #148]	@ (80021f8 <SystemInit+0x12c>)
 8002164:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002166:	4b20      	ldr	r3, [pc, #128]	@ (80021e8 <SystemInit+0x11c>)
 8002168:	2200      	movs	r2, #0
 800216a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800216c:	4b1e      	ldr	r3, [pc, #120]	@ (80021e8 <SystemInit+0x11c>)
 800216e:	4a22      	ldr	r2, [pc, #136]	@ (80021f8 <SystemInit+0x12c>)
 8002170:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002172:	4b1d      	ldr	r3, [pc, #116]	@ (80021e8 <SystemInit+0x11c>)
 8002174:	2200      	movs	r2, #0
 8002176:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002178:	4b1b      	ldr	r3, [pc, #108]	@ (80021e8 <SystemInit+0x11c>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a1a      	ldr	r2, [pc, #104]	@ (80021e8 <SystemInit+0x11c>)
 800217e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002182:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002184:	4b18      	ldr	r3, [pc, #96]	@ (80021e8 <SystemInit+0x11c>)
 8002186:	2200      	movs	r2, #0
 8002188:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800218a:	4b1c      	ldr	r3, [pc, #112]	@ (80021fc <SystemInit+0x130>)
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	4b1c      	ldr	r3, [pc, #112]	@ (8002200 <SystemInit+0x134>)
 8002190:	4013      	ands	r3, r2
 8002192:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002196:	d202      	bcs.n	800219e <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8002198:	4b1a      	ldr	r3, [pc, #104]	@ (8002204 <SystemInit+0x138>)
 800219a:	2201      	movs	r2, #1
 800219c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800219e:	4b12      	ldr	r3, [pc, #72]	@ (80021e8 <SystemInit+0x11c>)
 80021a0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80021a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d113      	bne.n	80021d4 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80021ac:	4b0e      	ldr	r3, [pc, #56]	@ (80021e8 <SystemInit+0x11c>)
 80021ae:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80021b2:	4a0d      	ldr	r2, [pc, #52]	@ (80021e8 <SystemInit+0x11c>)
 80021b4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80021b8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80021bc:	4b12      	ldr	r3, [pc, #72]	@ (8002208 <SystemInit+0x13c>)
 80021be:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80021c2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80021c4:	4b08      	ldr	r3, [pc, #32]	@ (80021e8 <SystemInit+0x11c>)
 80021c6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80021ca:	4a07      	ldr	r2, [pc, #28]	@ (80021e8 <SystemInit+0x11c>)
 80021cc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80021d0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80021d4:	bf00      	nop
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr
 80021de:	bf00      	nop
 80021e0:	e000ed00 	.word	0xe000ed00
 80021e4:	52002000 	.word	0x52002000
 80021e8:	58024400 	.word	0x58024400
 80021ec:	eaf6ed7f 	.word	0xeaf6ed7f
 80021f0:	02020200 	.word	0x02020200
 80021f4:	01ff0000 	.word	0x01ff0000
 80021f8:	01010280 	.word	0x01010280
 80021fc:	5c001000 	.word	0x5c001000
 8002200:	ffff0000 	.word	0xffff0000
 8002204:	51008108 	.word	0x51008108
 8002208:	52004000 	.word	0x52004000

0800220c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 800220c:	b480      	push	{r7}
 800220e:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8002210:	4b09      	ldr	r3, [pc, #36]	@ (8002238 <ExitRun0Mode+0x2c>)
 8002212:	68db      	ldr	r3, [r3, #12]
 8002214:	4a08      	ldr	r2, [pc, #32]	@ (8002238 <ExitRun0Mode+0x2c>)
 8002216:	f043 0302 	orr.w	r3, r3, #2
 800221a:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 800221c:	bf00      	nop
 800221e:	4b06      	ldr	r3, [pc, #24]	@ (8002238 <ExitRun0Mode+0x2c>)
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002226:	2b00      	cmp	r3, #0
 8002228:	d0f9      	beq.n	800221e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800222a:	bf00      	nop
 800222c:	bf00      	nop
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr
 8002236:	bf00      	nop
 8002238:	58024800 	.word	0x58024800

0800223c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800223c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8002278 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8002240:	f7ff ffe4 	bl	800220c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002244:	f7ff ff42 	bl	80020cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002248:	480c      	ldr	r0, [pc, #48]	@ (800227c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800224a:	490d      	ldr	r1, [pc, #52]	@ (8002280 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800224c:	4a0d      	ldr	r2, [pc, #52]	@ (8002284 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800224e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002250:	e002      	b.n	8002258 <LoopCopyDataInit>

08002252 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002252:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002254:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002256:	3304      	adds	r3, #4

08002258 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002258:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800225a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800225c:	d3f9      	bcc.n	8002252 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800225e:	4a0a      	ldr	r2, [pc, #40]	@ (8002288 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002260:	4c0a      	ldr	r4, [pc, #40]	@ (800228c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002262:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002264:	e001      	b.n	800226a <LoopFillZerobss>

08002266 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002266:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002268:	3204      	adds	r2, #4

0800226a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800226a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800226c:	d3fb      	bcc.n	8002266 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800226e:	f008 ffa1 	bl	800b1b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002272:	f7fe fbc9 	bl	8000a08 <main>
  bx  lr
 8002276:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002278:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800227c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002280:	2400007c 	.word	0x2400007c
  ldr r2, =_sidata
 8002284:	0800bdd0 	.word	0x0800bdd0
  ldr r2, =_sbss
 8002288:	2400007c 	.word	0x2400007c
  ldr r4, =_ebss
 800228c:	24000f20 	.word	0x24000f20

08002290 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002290:	e7fe      	b.n	8002290 <ADC3_IRQHandler>
	...

08002294 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800229a:	2003      	movs	r0, #3
 800229c:	f001 f9ec 	bl	8003678 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80022a0:	f003 fbb0 	bl	8005a04 <HAL_RCC_GetSysClockFreq>
 80022a4:	4602      	mov	r2, r0
 80022a6:	4b15      	ldr	r3, [pc, #84]	@ (80022fc <HAL_Init+0x68>)
 80022a8:	699b      	ldr	r3, [r3, #24]
 80022aa:	0a1b      	lsrs	r3, r3, #8
 80022ac:	f003 030f 	and.w	r3, r3, #15
 80022b0:	4913      	ldr	r1, [pc, #76]	@ (8002300 <HAL_Init+0x6c>)
 80022b2:	5ccb      	ldrb	r3, [r1, r3]
 80022b4:	f003 031f 	and.w	r3, r3, #31
 80022b8:	fa22 f303 	lsr.w	r3, r2, r3
 80022bc:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80022be:	4b0f      	ldr	r3, [pc, #60]	@ (80022fc <HAL_Init+0x68>)
 80022c0:	699b      	ldr	r3, [r3, #24]
 80022c2:	f003 030f 	and.w	r3, r3, #15
 80022c6:	4a0e      	ldr	r2, [pc, #56]	@ (8002300 <HAL_Init+0x6c>)
 80022c8:	5cd3      	ldrb	r3, [r2, r3]
 80022ca:	f003 031f 	and.w	r3, r3, #31
 80022ce:	687a      	ldr	r2, [r7, #4]
 80022d0:	fa22 f303 	lsr.w	r3, r2, r3
 80022d4:	4a0b      	ldr	r2, [pc, #44]	@ (8002304 <HAL_Init+0x70>)
 80022d6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80022d8:	4a0b      	ldr	r2, [pc, #44]	@ (8002308 <HAL_Init+0x74>)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80022de:	200f      	movs	r0, #15
 80022e0:	f000 f814 	bl	800230c <HAL_InitTick>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d001      	beq.n	80022ee <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	e002      	b.n	80022f4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80022ee:	f7ff fc63 	bl	8001bb8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022f2:	2300      	movs	r3, #0
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	3708      	adds	r7, #8
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}
 80022fc:	58024400 	.word	0x58024400
 8002300:	0800bd54 	.word	0x0800bd54
 8002304:	24000020 	.word	0x24000020
 8002308:	2400001c 	.word	0x2400001c

0800230c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002314:	4b15      	ldr	r3, [pc, #84]	@ (800236c <HAL_InitTick+0x60>)
 8002316:	781b      	ldrb	r3, [r3, #0]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d101      	bne.n	8002320 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800231c:	2301      	movs	r3, #1
 800231e:	e021      	b.n	8002364 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002320:	4b13      	ldr	r3, [pc, #76]	@ (8002370 <HAL_InitTick+0x64>)
 8002322:	681a      	ldr	r2, [r3, #0]
 8002324:	4b11      	ldr	r3, [pc, #68]	@ (800236c <HAL_InitTick+0x60>)
 8002326:	781b      	ldrb	r3, [r3, #0]
 8002328:	4619      	mov	r1, r3
 800232a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800232e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002332:	fbb2 f3f3 	udiv	r3, r2, r3
 8002336:	4618      	mov	r0, r3
 8002338:	f001 f9d1 	bl	80036de <HAL_SYSTICK_Config>
 800233c:	4603      	mov	r3, r0
 800233e:	2b00      	cmp	r3, #0
 8002340:	d001      	beq.n	8002346 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8002342:	2301      	movs	r3, #1
 8002344:	e00e      	b.n	8002364 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2b0f      	cmp	r3, #15
 800234a:	d80a      	bhi.n	8002362 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800234c:	2200      	movs	r2, #0
 800234e:	6879      	ldr	r1, [r7, #4]
 8002350:	f04f 30ff 	mov.w	r0, #4294967295
 8002354:	f001 f99b 	bl	800368e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002358:	4a06      	ldr	r2, [pc, #24]	@ (8002374 <HAL_InitTick+0x68>)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800235e:	2300      	movs	r3, #0
 8002360:	e000      	b.n	8002364 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002362:	2301      	movs	r3, #1
}
 8002364:	4618      	mov	r0, r3
 8002366:	3708      	adds	r7, #8
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}
 800236c:	24000028 	.word	0x24000028
 8002370:	2400001c 	.word	0x2400001c
 8002374:	24000024 	.word	0x24000024

08002378 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002378:	b480      	push	{r7}
 800237a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800237c:	4b06      	ldr	r3, [pc, #24]	@ (8002398 <HAL_IncTick+0x20>)
 800237e:	781b      	ldrb	r3, [r3, #0]
 8002380:	461a      	mov	r2, r3
 8002382:	4b06      	ldr	r3, [pc, #24]	@ (800239c <HAL_IncTick+0x24>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4413      	add	r3, r2
 8002388:	4a04      	ldr	r2, [pc, #16]	@ (800239c <HAL_IncTick+0x24>)
 800238a:	6013      	str	r3, [r2, #0]
}
 800238c:	bf00      	nop
 800238e:	46bd      	mov	sp, r7
 8002390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002394:	4770      	bx	lr
 8002396:	bf00      	nop
 8002398:	24000028 	.word	0x24000028
 800239c:	24000dd4 	.word	0x24000dd4

080023a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023a0:	b480      	push	{r7}
 80023a2:	af00      	add	r7, sp, #0
  return uwTick;
 80023a4:	4b03      	ldr	r3, [pc, #12]	@ (80023b4 <HAL_GetTick+0x14>)
 80023a6:	681b      	ldr	r3, [r3, #0]
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	46bd      	mov	sp, r7
 80023ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b0:	4770      	bx	lr
 80023b2:	bf00      	nop
 80023b4:	24000dd4 	.word	0x24000dd4

080023b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b084      	sub	sp, #16
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023c0:	f7ff ffee 	bl	80023a0 <HAL_GetTick>
 80023c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023d0:	d005      	beq.n	80023de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023d2:	4b0a      	ldr	r3, [pc, #40]	@ (80023fc <HAL_Delay+0x44>)
 80023d4:	781b      	ldrb	r3, [r3, #0]
 80023d6:	461a      	mov	r2, r3
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	4413      	add	r3, r2
 80023dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80023de:	bf00      	nop
 80023e0:	f7ff ffde 	bl	80023a0 <HAL_GetTick>
 80023e4:	4602      	mov	r2, r0
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	1ad3      	subs	r3, r2, r3
 80023ea:	68fa      	ldr	r2, [r7, #12]
 80023ec:	429a      	cmp	r2, r3
 80023ee:	d8f7      	bhi.n	80023e0 <HAL_Delay+0x28>
  {
  }
}
 80023f0:	bf00      	nop
 80023f2:	bf00      	nop
 80023f4:	3710      	adds	r7, #16
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	24000028 	.word	0x24000028

08002400 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002400:	b480      	push	{r7}
 8002402:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002404:	4b03      	ldr	r3, [pc, #12]	@ (8002414 <HAL_GetREVID+0x14>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	0c1b      	lsrs	r3, r3, #16
}
 800240a:	4618      	mov	r0, r3
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr
 8002414:	5c001000 	.word	0x5c001000

08002418 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002418:	b480      	push	{r7}
 800241a:	b083      	sub	sp, #12
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
 8002420:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	431a      	orrs	r2, r3
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	609a      	str	r2, [r3, #8]
}
 8002432:	bf00      	nop
 8002434:	370c      	adds	r7, #12
 8002436:	46bd      	mov	sp, r7
 8002438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243c:	4770      	bx	lr

0800243e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800243e:	b480      	push	{r7}
 8002440:	b083      	sub	sp, #12
 8002442:	af00      	add	r7, sp, #0
 8002444:	6078      	str	r0, [r7, #4]
 8002446:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	431a      	orrs	r2, r3
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	609a      	str	r2, [r3, #8]
}
 8002458:	bf00      	nop
 800245a:	370c      	adds	r7, #12
 800245c:	46bd      	mov	sp, r7
 800245e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002462:	4770      	bx	lr

08002464 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002464:	b480      	push	{r7}
 8002466:	b083      	sub	sp, #12
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002474:	4618      	mov	r0, r3
 8002476:	370c      	adds	r7, #12
 8002478:	46bd      	mov	sp, r7
 800247a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247e:	4770      	bx	lr

08002480 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002480:	b480      	push	{r7}
 8002482:	b087      	sub	sp, #28
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
 8002488:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002490:	2b00      	cmp	r3, #0
 8002492:	d107      	bne.n	80024a4 <LL_ADC_SetChannelPreselection+0x24>
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	0e9b      	lsrs	r3, r3, #26
 8002498:	f003 031f 	and.w	r3, r3, #31
 800249c:	2201      	movs	r2, #1
 800249e:	fa02 f303 	lsl.w	r3, r2, r3
 80024a2:	e015      	b.n	80024d0 <LL_ADC_SetChannelPreselection+0x50>
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024a8:	693b      	ldr	r3, [r7, #16]
 80024aa:	fa93 f3a3 	rbit	r3, r3
 80024ae:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d101      	bne.n	80024be <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 80024ba:	2320      	movs	r3, #32
 80024bc:	e003      	b.n	80024c6 <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	fab3 f383 	clz	r3, r3
 80024c4:	b2db      	uxtb	r3, r3
 80024c6:	f003 031f 	and.w	r3, r3, #31
 80024ca:	2201      	movs	r2, #1
 80024cc:	fa02 f303 	lsl.w	r3, r2, r3
 80024d0:	687a      	ldr	r2, [r7, #4]
 80024d2:	69d2      	ldr	r2, [r2, #28]
 80024d4:	431a      	orrs	r2, r3
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 80024da:	bf00      	nop
 80024dc:	371c      	adds	r7, #28
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr

080024e6 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80024e6:	b480      	push	{r7}
 80024e8:	b087      	sub	sp, #28
 80024ea:	af00      	add	r7, sp, #0
 80024ec:	60f8      	str	r0, [r7, #12]
 80024ee:	60b9      	str	r1, [r7, #8]
 80024f0:	607a      	str	r2, [r7, #4]
 80024f2:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	3360      	adds	r3, #96	@ 0x60
 80024f8:	461a      	mov	r2, r3
 80024fa:	68bb      	ldr	r3, [r7, #8]
 80024fc:	009b      	lsls	r3, r3, #2
 80024fe:	4413      	add	r3, r2
 8002500:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8002502:	697b      	ldr	r3, [r7, #20]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	430b      	orrs	r3, r1
 8002514:	431a      	orrs	r2, r3
 8002516:	697b      	ldr	r3, [r7, #20]
 8002518:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 800251a:	bf00      	nop
 800251c:	371c      	adds	r7, #28
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr

08002526 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8002526:	b480      	push	{r7}
 8002528:	b085      	sub	sp, #20
 800252a:	af00      	add	r7, sp, #0
 800252c:	60f8      	str	r0, [r7, #12]
 800252e:	60b9      	str	r1, [r7, #8]
 8002530:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	691b      	ldr	r3, [r3, #16]
 8002536:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 800253a:	68bb      	ldr	r3, [r7, #8]
 800253c:	f003 031f 	and.w	r3, r3, #31
 8002540:	6879      	ldr	r1, [r7, #4]
 8002542:	fa01 f303 	lsl.w	r3, r1, r3
 8002546:	431a      	orrs	r2, r3
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	611a      	str	r2, [r3, #16]
}
 800254c:	bf00      	nop
 800254e:	3714      	adds	r7, #20
 8002550:	46bd      	mov	sp, r7
 8002552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002556:	4770      	bx	lr

08002558 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8002558:	b480      	push	{r7}
 800255a:	b087      	sub	sp, #28
 800255c:	af00      	add	r7, sp, #0
 800255e:	60f8      	str	r0, [r7, #12]
 8002560:	60b9      	str	r1, [r7, #8]
 8002562:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	3360      	adds	r3, #96	@ 0x60
 8002568:	461a      	mov	r2, r3
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	009b      	lsls	r3, r3, #2
 800256e:	4413      	add	r3, r2
 8002570:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8002572:	697b      	ldr	r3, [r7, #20]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	431a      	orrs	r2, r3
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	601a      	str	r2, [r3, #0]
  }
}
 8002582:	bf00      	nop
 8002584:	371c      	adds	r7, #28
 8002586:	46bd      	mov	sp, r7
 8002588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258c:	4770      	bx	lr

0800258e <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800258e:	b480      	push	{r7}
 8002590:	b087      	sub	sp, #28
 8002592:	af00      	add	r7, sp, #0
 8002594:	60f8      	str	r0, [r7, #12]
 8002596:	60b9      	str	r1, [r7, #8]
 8002598:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	3330      	adds	r3, #48	@ 0x30
 800259e:	461a      	mov	r2, r3
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	0a1b      	lsrs	r3, r3, #8
 80025a4:	009b      	lsls	r3, r3, #2
 80025a6:	f003 030c 	and.w	r3, r3, #12
 80025aa:	4413      	add	r3, r2
 80025ac:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80025ae:	697b      	ldr	r3, [r7, #20]
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	f003 031f 	and.w	r3, r3, #31
 80025b8:	211f      	movs	r1, #31
 80025ba:	fa01 f303 	lsl.w	r3, r1, r3
 80025be:	43db      	mvns	r3, r3
 80025c0:	401a      	ands	r2, r3
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	0e9b      	lsrs	r3, r3, #26
 80025c6:	f003 011f 	and.w	r1, r3, #31
 80025ca:	68bb      	ldr	r3, [r7, #8]
 80025cc:	f003 031f 	and.w	r3, r3, #31
 80025d0:	fa01 f303 	lsl.w	r3, r1, r3
 80025d4:	431a      	orrs	r2, r3
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80025da:	bf00      	nop
 80025dc:	371c      	adds	r7, #28
 80025de:	46bd      	mov	sp, r7
 80025e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e4:	4770      	bx	lr

080025e6 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80025e6:	b480      	push	{r7}
 80025e8:	b087      	sub	sp, #28
 80025ea:	af00      	add	r7, sp, #0
 80025ec:	60f8      	str	r0, [r7, #12]
 80025ee:	60b9      	str	r1, [r7, #8]
 80025f0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	3314      	adds	r3, #20
 80025f6:	461a      	mov	r2, r3
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	0e5b      	lsrs	r3, r3, #25
 80025fc:	009b      	lsls	r3, r3, #2
 80025fe:	f003 0304 	and.w	r3, r3, #4
 8002602:	4413      	add	r3, r2
 8002604:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002606:	697b      	ldr	r3, [r7, #20]
 8002608:	681a      	ldr	r2, [r3, #0]
 800260a:	68bb      	ldr	r3, [r7, #8]
 800260c:	0d1b      	lsrs	r3, r3, #20
 800260e:	f003 031f 	and.w	r3, r3, #31
 8002612:	2107      	movs	r1, #7
 8002614:	fa01 f303 	lsl.w	r3, r1, r3
 8002618:	43db      	mvns	r3, r3
 800261a:	401a      	ands	r2, r3
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	0d1b      	lsrs	r3, r3, #20
 8002620:	f003 031f 	and.w	r3, r3, #31
 8002624:	6879      	ldr	r1, [r7, #4]
 8002626:	fa01 f303 	lsl.w	r3, r1, r3
 800262a:	431a      	orrs	r2, r3
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002630:	bf00      	nop
 8002632:	371c      	adds	r7, #28
 8002634:	46bd      	mov	sp, r7
 8002636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263a:	4770      	bx	lr

0800263c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800263c:	b480      	push	{r7}
 800263e:	b085      	sub	sp, #20
 8002640:	af00      	add	r7, sp, #0
 8002642:	60f8      	str	r0, [r7, #12]
 8002644:	60b9      	str	r1, [r7, #8]
 8002646:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002654:	43db      	mvns	r3, r3
 8002656:	401a      	ands	r2, r3
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	f003 0318 	and.w	r3, r3, #24
 800265e:	4908      	ldr	r1, [pc, #32]	@ (8002680 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002660:	40d9      	lsrs	r1, r3
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	400b      	ands	r3, r1
 8002666:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800266a:	431a      	orrs	r2, r3
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8002672:	bf00      	nop
 8002674:	3714      	adds	r7, #20
 8002676:	46bd      	mov	sp, r7
 8002678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267c:	4770      	bx	lr
 800267e:	bf00      	nop
 8002680:	000fffff 	.word	0x000fffff

08002684 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002684:	b480      	push	{r7}
 8002686:	b083      	sub	sp, #12
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	689a      	ldr	r2, [r3, #8]
 8002690:	4b04      	ldr	r3, [pc, #16]	@ (80026a4 <LL_ADC_DisableDeepPowerDown+0x20>)
 8002692:	4013      	ands	r3, r2
 8002694:	687a      	ldr	r2, [r7, #4]
 8002696:	6093      	str	r3, [r2, #8]
}
 8002698:	bf00      	nop
 800269a:	370c      	adds	r7, #12
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr
 80026a4:	5fffffc0 	.word	0x5fffffc0

080026a8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b083      	sub	sp, #12
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80026b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80026bc:	d101      	bne.n	80026c2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80026be:	2301      	movs	r3, #1
 80026c0:	e000      	b.n	80026c4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80026c2:	2300      	movs	r3, #0
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	370c      	adds	r7, #12
 80026c8:	46bd      	mov	sp, r7
 80026ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ce:	4770      	bx	lr

080026d0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b083      	sub	sp, #12
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	689a      	ldr	r2, [r3, #8]
 80026dc:	4b05      	ldr	r3, [pc, #20]	@ (80026f4 <LL_ADC_EnableInternalRegulator+0x24>)
 80026de:	4013      	ands	r3, r2
 80026e0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80026e8:	bf00      	nop
 80026ea:	370c      	adds	r7, #12
 80026ec:	46bd      	mov	sp, r7
 80026ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f2:	4770      	bx	lr
 80026f4:	6fffffc0 	.word	0x6fffffc0

080026f8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002708:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800270c:	d101      	bne.n	8002712 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800270e:	2301      	movs	r3, #1
 8002710:	e000      	b.n	8002714 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002712:	2300      	movs	r3, #0
}
 8002714:	4618      	mov	r0, r3
 8002716:	370c      	adds	r7, #12
 8002718:	46bd      	mov	sp, r7
 800271a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271e:	4770      	bx	lr

08002720 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	689b      	ldr	r3, [r3, #8]
 800272c:	f003 0301 	and.w	r3, r3, #1
 8002730:	2b01      	cmp	r3, #1
 8002732:	d101      	bne.n	8002738 <LL_ADC_IsEnabled+0x18>
 8002734:	2301      	movs	r3, #1
 8002736:	e000      	b.n	800273a <LL_ADC_IsEnabled+0x1a>
 8002738:	2300      	movs	r3, #0
}
 800273a:	4618      	mov	r0, r3
 800273c:	370c      	adds	r7, #12
 800273e:	46bd      	mov	sp, r7
 8002740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002744:	4770      	bx	lr

08002746 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002746:	b480      	push	{r7}
 8002748:	b083      	sub	sp, #12
 800274a:	af00      	add	r7, sp, #0
 800274c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	f003 0304 	and.w	r3, r3, #4
 8002756:	2b04      	cmp	r3, #4
 8002758:	d101      	bne.n	800275e <LL_ADC_REG_IsConversionOngoing+0x18>
 800275a:	2301      	movs	r3, #1
 800275c:	e000      	b.n	8002760 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800275e:	2300      	movs	r3, #0
}
 8002760:	4618      	mov	r0, r3
 8002762:	370c      	adds	r7, #12
 8002764:	46bd      	mov	sp, r7
 8002766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276a:	4770      	bx	lr

0800276c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800276c:	b480      	push	{r7}
 800276e:	b083      	sub	sp, #12
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	f003 0308 	and.w	r3, r3, #8
 800277c:	2b08      	cmp	r3, #8
 800277e:	d101      	bne.n	8002784 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002780:	2301      	movs	r3, #1
 8002782:	e000      	b.n	8002786 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002784:	2300      	movs	r3, #0
}
 8002786:	4618      	mov	r0, r3
 8002788:	370c      	adds	r7, #12
 800278a:	46bd      	mov	sp, r7
 800278c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002790:	4770      	bx	lr
	...

08002794 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002794:	b590      	push	{r4, r7, lr}
 8002796:	b089      	sub	sp, #36	@ 0x24
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800279c:	2300      	movs	r3, #0
 800279e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80027a0:	2300      	movs	r3, #0
 80027a2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d101      	bne.n	80027ae <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
 80027ac:	e18f      	b.n	8002ace <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	68db      	ldr	r3, [r3, #12]
 80027b2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d109      	bne.n	80027d0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80027bc:	6878      	ldr	r0, [r7, #4]
 80027be:	f7ff fa15 	bl	8001bec <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2200      	movs	r2, #0
 80027c6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2200      	movs	r2, #0
 80027cc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4618      	mov	r0, r3
 80027d6:	f7ff ff67 	bl	80026a8 <LL_ADC_IsDeepPowerDownEnabled>
 80027da:	4603      	mov	r3, r0
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d004      	beq.n	80027ea <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4618      	mov	r0, r3
 80027e6:	f7ff ff4d 	bl	8002684 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4618      	mov	r0, r3
 80027f0:	f7ff ff82 	bl	80026f8 <LL_ADC_IsInternalRegulatorEnabled>
 80027f4:	4603      	mov	r3, r0
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d114      	bne.n	8002824 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4618      	mov	r0, r3
 8002800:	f7ff ff66 	bl	80026d0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002804:	4b87      	ldr	r3, [pc, #540]	@ (8002a24 <HAL_ADC_Init+0x290>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	099b      	lsrs	r3, r3, #6
 800280a:	4a87      	ldr	r2, [pc, #540]	@ (8002a28 <HAL_ADC_Init+0x294>)
 800280c:	fba2 2303 	umull	r2, r3, r2, r3
 8002810:	099b      	lsrs	r3, r3, #6
 8002812:	3301      	adds	r3, #1
 8002814:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002816:	e002      	b.n	800281e <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8002818:	68bb      	ldr	r3, [r7, #8]
 800281a:	3b01      	subs	r3, #1
 800281c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800281e:	68bb      	ldr	r3, [r7, #8]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d1f9      	bne.n	8002818 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4618      	mov	r0, r3
 800282a:	f7ff ff65 	bl	80026f8 <LL_ADC_IsInternalRegulatorEnabled>
 800282e:	4603      	mov	r3, r0
 8002830:	2b00      	cmp	r3, #0
 8002832:	d10d      	bne.n	8002850 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002838:	f043 0210 	orr.w	r2, r3, #16
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002844:	f043 0201 	orr.w	r2, r3, #1
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800284c:	2301      	movs	r3, #1
 800284e:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4618      	mov	r0, r3
 8002856:	f7ff ff76 	bl	8002746 <LL_ADC_REG_IsConversionOngoing>
 800285a:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002860:	f003 0310 	and.w	r3, r3, #16
 8002864:	2b00      	cmp	r3, #0
 8002866:	f040 8129 	bne.w	8002abc <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	2b00      	cmp	r3, #0
 800286e:	f040 8125 	bne.w	8002abc <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002876:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800287a:	f043 0202 	orr.w	r2, r3, #2
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4618      	mov	r0, r3
 8002888:	f7ff ff4a 	bl	8002720 <LL_ADC_IsEnabled>
 800288c:	4603      	mov	r3, r0
 800288e:	2b00      	cmp	r3, #0
 8002890:	d136      	bne.n	8002900 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a65      	ldr	r2, [pc, #404]	@ (8002a2c <HAL_ADC_Init+0x298>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d004      	beq.n	80028a6 <HAL_ADC_Init+0x112>
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a63      	ldr	r2, [pc, #396]	@ (8002a30 <HAL_ADC_Init+0x29c>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d10e      	bne.n	80028c4 <HAL_ADC_Init+0x130>
 80028a6:	4861      	ldr	r0, [pc, #388]	@ (8002a2c <HAL_ADC_Init+0x298>)
 80028a8:	f7ff ff3a 	bl	8002720 <LL_ADC_IsEnabled>
 80028ac:	4604      	mov	r4, r0
 80028ae:	4860      	ldr	r0, [pc, #384]	@ (8002a30 <HAL_ADC_Init+0x29c>)
 80028b0:	f7ff ff36 	bl	8002720 <LL_ADC_IsEnabled>
 80028b4:	4603      	mov	r3, r0
 80028b6:	4323      	orrs	r3, r4
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	bf0c      	ite	eq
 80028bc:	2301      	moveq	r3, #1
 80028be:	2300      	movne	r3, #0
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	e008      	b.n	80028d6 <HAL_ADC_Init+0x142>
 80028c4:	485b      	ldr	r0, [pc, #364]	@ (8002a34 <HAL_ADC_Init+0x2a0>)
 80028c6:	f7ff ff2b 	bl	8002720 <LL_ADC_IsEnabled>
 80028ca:	4603      	mov	r3, r0
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	bf0c      	ite	eq
 80028d0:	2301      	moveq	r3, #1
 80028d2:	2300      	movne	r3, #0
 80028d4:	b2db      	uxtb	r3, r3
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d012      	beq.n	8002900 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a53      	ldr	r2, [pc, #332]	@ (8002a2c <HAL_ADC_Init+0x298>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d004      	beq.n	80028ee <HAL_ADC_Init+0x15a>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a51      	ldr	r2, [pc, #324]	@ (8002a30 <HAL_ADC_Init+0x29c>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d101      	bne.n	80028f2 <HAL_ADC_Init+0x15e>
 80028ee:	4a52      	ldr	r2, [pc, #328]	@ (8002a38 <HAL_ADC_Init+0x2a4>)
 80028f0:	e000      	b.n	80028f4 <HAL_ADC_Init+0x160>
 80028f2:	4a52      	ldr	r2, [pc, #328]	@ (8002a3c <HAL_ADC_Init+0x2a8>)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	4619      	mov	r1, r3
 80028fa:	4610      	mov	r0, r2
 80028fc:	f7ff fd8c 	bl	8002418 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8002900:	f7ff fd7e 	bl	8002400 <HAL_GetREVID>
 8002904:	4603      	mov	r3, r0
 8002906:	f241 0203 	movw	r2, #4099	@ 0x1003
 800290a:	4293      	cmp	r3, r2
 800290c:	d914      	bls.n	8002938 <HAL_ADC_Init+0x1a4>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	689b      	ldr	r3, [r3, #8]
 8002912:	2b10      	cmp	r3, #16
 8002914:	d110      	bne.n	8002938 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	7d5b      	ldrb	r3, [r3, #21]
 800291a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002920:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002926:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	7f1b      	ldrb	r3, [r3, #28]
 800292c:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 800292e:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002930:	f043 030c 	orr.w	r3, r3, #12
 8002934:	61bb      	str	r3, [r7, #24]
 8002936:	e00d      	b.n	8002954 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	7d5b      	ldrb	r3, [r3, #21]
 800293c:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002942:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002948:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	7f1b      	ldrb	r3, [r3, #28]
 800294e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002950:	4313      	orrs	r3, r2
 8002952:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	7f1b      	ldrb	r3, [r3, #28]
 8002958:	2b01      	cmp	r3, #1
 800295a:	d106      	bne.n	800296a <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6a1b      	ldr	r3, [r3, #32]
 8002960:	3b01      	subs	r3, #1
 8002962:	045b      	lsls	r3, r3, #17
 8002964:	69ba      	ldr	r2, [r7, #24]
 8002966:	4313      	orrs	r3, r2
 8002968:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800296e:	2b00      	cmp	r3, #0
 8002970:	d009      	beq.n	8002986 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002976:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800297e:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002980:	69ba      	ldr	r2, [r7, #24]
 8002982:	4313      	orrs	r3, r2
 8002984:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	68da      	ldr	r2, [r3, #12]
 800298c:	4b2c      	ldr	r3, [pc, #176]	@ (8002a40 <HAL_ADC_Init+0x2ac>)
 800298e:	4013      	ands	r3, r2
 8002990:	687a      	ldr	r2, [r7, #4]
 8002992:	6812      	ldr	r2, [r2, #0]
 8002994:	69b9      	ldr	r1, [r7, #24]
 8002996:	430b      	orrs	r3, r1
 8002998:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4618      	mov	r0, r3
 80029a0:	f7ff fed1 	bl	8002746 <LL_ADC_REG_IsConversionOngoing>
 80029a4:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4618      	mov	r0, r3
 80029ac:	f7ff fede 	bl	800276c <LL_ADC_INJ_IsConversionOngoing>
 80029b0:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d15f      	bne.n	8002a78 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d15c      	bne.n	8002a78 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	7d1b      	ldrb	r3, [r3, #20]
 80029c2:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 80029c8:	4313      	orrs	r3, r2
 80029ca:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	68da      	ldr	r2, [r3, #12]
 80029d2:	4b1c      	ldr	r3, [pc, #112]	@ (8002a44 <HAL_ADC_Init+0x2b0>)
 80029d4:	4013      	ands	r3, r2
 80029d6:	687a      	ldr	r2, [r7, #4]
 80029d8:	6812      	ldr	r2, [r2, #0]
 80029da:	69b9      	ldr	r1, [r7, #24]
 80029dc:	430b      	orrs	r3, r1
 80029de:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80029e6:	2b01      	cmp	r3, #1
 80029e8:	d130      	bne.n	8002a4c <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ee:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	691a      	ldr	r2, [r3, #16]
 80029f6:	4b14      	ldr	r3, [pc, #80]	@ (8002a48 <HAL_ADC_Init+0x2b4>)
 80029f8:	4013      	ands	r3, r2
 80029fa:	687a      	ldr	r2, [r7, #4]
 80029fc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80029fe:	3a01      	subs	r2, #1
 8002a00:	0411      	lsls	r1, r2, #16
 8002a02:	687a      	ldr	r2, [r7, #4]
 8002a04:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002a06:	4311      	orrs	r1, r2
 8002a08:	687a      	ldr	r2, [r7, #4]
 8002a0a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002a0c:	4311      	orrs	r1, r2
 8002a0e:	687a      	ldr	r2, [r7, #4]
 8002a10:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002a12:	430a      	orrs	r2, r1
 8002a14:	431a      	orrs	r2, r3
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f042 0201 	orr.w	r2, r2, #1
 8002a1e:	611a      	str	r2, [r3, #16]
 8002a20:	e01c      	b.n	8002a5c <HAL_ADC_Init+0x2c8>
 8002a22:	bf00      	nop
 8002a24:	2400001c 	.word	0x2400001c
 8002a28:	053e2d63 	.word	0x053e2d63
 8002a2c:	40022000 	.word	0x40022000
 8002a30:	40022100 	.word	0x40022100
 8002a34:	58026000 	.word	0x58026000
 8002a38:	40022300 	.word	0x40022300
 8002a3c:	58026300 	.word	0x58026300
 8002a40:	fff0c003 	.word	0xfff0c003
 8002a44:	ffffbffc 	.word	0xffffbffc
 8002a48:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	691a      	ldr	r2, [r3, #16]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f022 0201 	bic.w	r2, r2, #1
 8002a5a:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	691b      	ldr	r3, [r3, #16]
 8002a62:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	430a      	orrs	r2, r1
 8002a70:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8002a72:	6878      	ldr	r0, [r7, #4]
 8002a74:	f000 fb20 	bl	80030b8 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	68db      	ldr	r3, [r3, #12]
 8002a7c:	2b01      	cmp	r3, #1
 8002a7e:	d10c      	bne.n	8002a9a <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a86:	f023 010f 	bic.w	r1, r3, #15
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	699b      	ldr	r3, [r3, #24]
 8002a8e:	1e5a      	subs	r2, r3, #1
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	430a      	orrs	r2, r1
 8002a96:	631a      	str	r2, [r3, #48]	@ 0x30
 8002a98:	e007      	b.n	8002aaa <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f022 020f 	bic.w	r2, r2, #15
 8002aa8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002aae:	f023 0303 	bic.w	r3, r3, #3
 8002ab2:	f043 0201 	orr.w	r2, r3, #1
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	655a      	str	r2, [r3, #84]	@ 0x54
 8002aba:	e007      	b.n	8002acc <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ac0:	f043 0210 	orr.w	r2, r3, #16
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002acc:	7ffb      	ldrb	r3, [r7, #31]
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	3724      	adds	r7, #36	@ 0x24
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd90      	pop	{r4, r7, pc}
 8002ad6:	bf00      	nop

08002ad8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002ad8:	b590      	push	{r4, r7, lr}
 8002ada:	b08d      	sub	sp, #52	@ 0x34
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
 8002ae0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	68db      	ldr	r3, [r3, #12]
 8002af0:	4a65      	ldr	r2, [pc, #404]	@ (8002c88 <HAL_ADC_ConfigChannel+0x1b0>)
 8002af2:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002afa:	2b01      	cmp	r3, #1
 8002afc:	d101      	bne.n	8002b02 <HAL_ADC_ConfigChannel+0x2a>
 8002afe:	2302      	movs	r3, #2
 8002b00:	e2c7      	b.n	8003092 <HAL_ADC_ConfigChannel+0x5ba>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2201      	movs	r2, #1
 8002b06:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f7ff fe19 	bl	8002746 <LL_ADC_REG_IsConversionOngoing>
 8002b14:	4603      	mov	r3, r0
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	f040 82ac 	bne.w	8003074 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	db2c      	blt.n	8002b7e <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d108      	bne.n	8002b42 <HAL_ADC_ConfigChannel+0x6a>
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	0e9b      	lsrs	r3, r3, #26
 8002b36:	f003 031f 	and.w	r3, r3, #31
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b40:	e016      	b.n	8002b70 <HAL_ADC_ConfigChannel+0x98>
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	fa93 f3a3 	rbit	r3, r3
 8002b4e:	613b      	str	r3, [r7, #16]
  return result;
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002b54:	69bb      	ldr	r3, [r7, #24]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d101      	bne.n	8002b5e <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 8002b5a:	2320      	movs	r3, #32
 8002b5c:	e003      	b.n	8002b66 <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8002b5e:	69bb      	ldr	r3, [r7, #24]
 8002b60:	fab3 f383 	clz	r3, r3
 8002b64:	b2db      	uxtb	r3, r3
 8002b66:	f003 031f 	and.w	r3, r3, #31
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b70:	687a      	ldr	r2, [r7, #4]
 8002b72:	6812      	ldr	r2, [r2, #0]
 8002b74:	69d1      	ldr	r1, [r2, #28]
 8002b76:	687a      	ldr	r2, [r7, #4]
 8002b78:	6812      	ldr	r2, [r2, #0]
 8002b7a:	430b      	orrs	r3, r1
 8002b7c:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6818      	ldr	r0, [r3, #0]
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	6859      	ldr	r1, [r3, #4]
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	461a      	mov	r2, r3
 8002b8c:	f7ff fcff 	bl	800258e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4618      	mov	r0, r3
 8002b96:	f7ff fdd6 	bl	8002746 <LL_ADC_REG_IsConversionOngoing>
 8002b9a:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f7ff fde3 	bl	800276c <LL_ADC_INJ_IsConversionOngoing>
 8002ba6:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002ba8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	f040 80b8 	bne.w	8002d20 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	f040 80b4 	bne.w	8002d20 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6818      	ldr	r0, [r3, #0]
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	6819      	ldr	r1, [r3, #0]
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	689b      	ldr	r3, [r3, #8]
 8002bc4:	461a      	mov	r2, r3
 8002bc6:	f7ff fd0e 	bl	80025e6 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002bca:	4b30      	ldr	r3, [pc, #192]	@ (8002c8c <HAL_ADC_ConfigChannel+0x1b4>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8002bd2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002bd6:	d10b      	bne.n	8002bf0 <HAL_ADC_ConfigChannel+0x118>
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	695a      	ldr	r2, [r3, #20]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	68db      	ldr	r3, [r3, #12]
 8002be2:	089b      	lsrs	r3, r3, #2
 8002be4:	f003 0307 	and.w	r3, r3, #7
 8002be8:	005b      	lsls	r3, r3, #1
 8002bea:	fa02 f303 	lsl.w	r3, r2, r3
 8002bee:	e01d      	b.n	8002c2c <HAL_ADC_ConfigChannel+0x154>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	68db      	ldr	r3, [r3, #12]
 8002bf6:	f003 0310 	and.w	r3, r3, #16
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d10b      	bne.n	8002c16 <HAL_ADC_ConfigChannel+0x13e>
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	695a      	ldr	r2, [r3, #20]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	68db      	ldr	r3, [r3, #12]
 8002c08:	089b      	lsrs	r3, r3, #2
 8002c0a:	f003 0307 	and.w	r3, r3, #7
 8002c0e:	005b      	lsls	r3, r3, #1
 8002c10:	fa02 f303 	lsl.w	r3, r2, r3
 8002c14:	e00a      	b.n	8002c2c <HAL_ADC_ConfigChannel+0x154>
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	695a      	ldr	r2, [r3, #20]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	68db      	ldr	r3, [r3, #12]
 8002c20:	089b      	lsrs	r3, r3, #2
 8002c22:	f003 0304 	and.w	r3, r3, #4
 8002c26:	005b      	lsls	r3, r3, #1
 8002c28:	fa02 f303 	lsl.w	r3, r2, r3
 8002c2c:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	691b      	ldr	r3, [r3, #16]
 8002c32:	2b04      	cmp	r3, #4
 8002c34:	d02c      	beq.n	8002c90 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6818      	ldr	r0, [r3, #0]
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	6919      	ldr	r1, [r3, #16]
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	6a3b      	ldr	r3, [r7, #32]
 8002c44:	f7ff fc4f 	bl	80024e6 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6818      	ldr	r0, [r3, #0]
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	6919      	ldr	r1, [r3, #16]
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	7e5b      	ldrb	r3, [r3, #25]
 8002c54:	2b01      	cmp	r3, #1
 8002c56:	d102      	bne.n	8002c5e <HAL_ADC_ConfigChannel+0x186>
 8002c58:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8002c5c:	e000      	b.n	8002c60 <HAL_ADC_ConfigChannel+0x188>
 8002c5e:	2300      	movs	r3, #0
 8002c60:	461a      	mov	r2, r3
 8002c62:	f7ff fc79 	bl	8002558 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6818      	ldr	r0, [r3, #0]
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	6919      	ldr	r1, [r3, #16]
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	7e1b      	ldrb	r3, [r3, #24]
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d102      	bne.n	8002c7c <HAL_ADC_ConfigChannel+0x1a4>
 8002c76:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002c7a:	e000      	b.n	8002c7e <HAL_ADC_ConfigChannel+0x1a6>
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	461a      	mov	r2, r3
 8002c80:	f7ff fc51 	bl	8002526 <LL_ADC_SetDataRightShift>
 8002c84:	e04c      	b.n	8002d20 <HAL_ADC_ConfigChannel+0x248>
 8002c86:	bf00      	nop
 8002c88:	47ff0000 	.word	0x47ff0000
 8002c8c:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c96:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	069b      	lsls	r3, r3, #26
 8002ca0:	429a      	cmp	r2, r3
 8002ca2:	d107      	bne.n	8002cb4 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002cb2:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002cba:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	069b      	lsls	r3, r3, #26
 8002cc4:	429a      	cmp	r2, r3
 8002cc6:	d107      	bne.n	8002cd8 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002cd6:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002cde:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	069b      	lsls	r3, r3, #26
 8002ce8:	429a      	cmp	r2, r3
 8002cea:	d107      	bne.n	8002cfc <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002cfa:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d02:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	069b      	lsls	r3, r3, #26
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	d107      	bne.n	8002d20 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002d1e:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4618      	mov	r0, r3
 8002d26:	f7ff fcfb 	bl	8002720 <LL_ADC_IsEnabled>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	f040 81aa 	bne.w	8003086 <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6818      	ldr	r0, [r3, #0]
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	6819      	ldr	r1, [r3, #0]
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	68db      	ldr	r3, [r3, #12]
 8002d3e:	461a      	mov	r2, r3
 8002d40:	f7ff fc7c 	bl	800263c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	4a87      	ldr	r2, [pc, #540]	@ (8002f68 <HAL_ADC_ConfigChannel+0x490>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	f040 809a 	bne.w	8002e84 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681a      	ldr	r2, [r3, #0]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4984      	ldr	r1, [pc, #528]	@ (8002f6c <HAL_ADC_ConfigChannel+0x494>)
 8002d5a:	428b      	cmp	r3, r1
 8002d5c:	d147      	bne.n	8002dee <HAL_ADC_ConfigChannel+0x316>
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4983      	ldr	r1, [pc, #524]	@ (8002f70 <HAL_ADC_ConfigChannel+0x498>)
 8002d64:	428b      	cmp	r3, r1
 8002d66:	d040      	beq.n	8002dea <HAL_ADC_ConfigChannel+0x312>
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4981      	ldr	r1, [pc, #516]	@ (8002f74 <HAL_ADC_ConfigChannel+0x49c>)
 8002d6e:	428b      	cmp	r3, r1
 8002d70:	d039      	beq.n	8002de6 <HAL_ADC_ConfigChannel+0x30e>
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4980      	ldr	r1, [pc, #512]	@ (8002f78 <HAL_ADC_ConfigChannel+0x4a0>)
 8002d78:	428b      	cmp	r3, r1
 8002d7a:	d032      	beq.n	8002de2 <HAL_ADC_ConfigChannel+0x30a>
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	497e      	ldr	r1, [pc, #504]	@ (8002f7c <HAL_ADC_ConfigChannel+0x4a4>)
 8002d82:	428b      	cmp	r3, r1
 8002d84:	d02b      	beq.n	8002dde <HAL_ADC_ConfigChannel+0x306>
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	497d      	ldr	r1, [pc, #500]	@ (8002f80 <HAL_ADC_ConfigChannel+0x4a8>)
 8002d8c:	428b      	cmp	r3, r1
 8002d8e:	d024      	beq.n	8002dda <HAL_ADC_ConfigChannel+0x302>
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	497b      	ldr	r1, [pc, #492]	@ (8002f84 <HAL_ADC_ConfigChannel+0x4ac>)
 8002d96:	428b      	cmp	r3, r1
 8002d98:	d01d      	beq.n	8002dd6 <HAL_ADC_ConfigChannel+0x2fe>
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	497a      	ldr	r1, [pc, #488]	@ (8002f88 <HAL_ADC_ConfigChannel+0x4b0>)
 8002da0:	428b      	cmp	r3, r1
 8002da2:	d016      	beq.n	8002dd2 <HAL_ADC_ConfigChannel+0x2fa>
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4978      	ldr	r1, [pc, #480]	@ (8002f8c <HAL_ADC_ConfigChannel+0x4b4>)
 8002daa:	428b      	cmp	r3, r1
 8002dac:	d00f      	beq.n	8002dce <HAL_ADC_ConfigChannel+0x2f6>
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4977      	ldr	r1, [pc, #476]	@ (8002f90 <HAL_ADC_ConfigChannel+0x4b8>)
 8002db4:	428b      	cmp	r3, r1
 8002db6:	d008      	beq.n	8002dca <HAL_ADC_ConfigChannel+0x2f2>
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4975      	ldr	r1, [pc, #468]	@ (8002f94 <HAL_ADC_ConfigChannel+0x4bc>)
 8002dbe:	428b      	cmp	r3, r1
 8002dc0:	d101      	bne.n	8002dc6 <HAL_ADC_ConfigChannel+0x2ee>
 8002dc2:	4b75      	ldr	r3, [pc, #468]	@ (8002f98 <HAL_ADC_ConfigChannel+0x4c0>)
 8002dc4:	e05a      	b.n	8002e7c <HAL_ADC_ConfigChannel+0x3a4>
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	e058      	b.n	8002e7c <HAL_ADC_ConfigChannel+0x3a4>
 8002dca:	4b74      	ldr	r3, [pc, #464]	@ (8002f9c <HAL_ADC_ConfigChannel+0x4c4>)
 8002dcc:	e056      	b.n	8002e7c <HAL_ADC_ConfigChannel+0x3a4>
 8002dce:	4b74      	ldr	r3, [pc, #464]	@ (8002fa0 <HAL_ADC_ConfigChannel+0x4c8>)
 8002dd0:	e054      	b.n	8002e7c <HAL_ADC_ConfigChannel+0x3a4>
 8002dd2:	4b6e      	ldr	r3, [pc, #440]	@ (8002f8c <HAL_ADC_ConfigChannel+0x4b4>)
 8002dd4:	e052      	b.n	8002e7c <HAL_ADC_ConfigChannel+0x3a4>
 8002dd6:	4b6c      	ldr	r3, [pc, #432]	@ (8002f88 <HAL_ADC_ConfigChannel+0x4b0>)
 8002dd8:	e050      	b.n	8002e7c <HAL_ADC_ConfigChannel+0x3a4>
 8002dda:	4b72      	ldr	r3, [pc, #456]	@ (8002fa4 <HAL_ADC_ConfigChannel+0x4cc>)
 8002ddc:	e04e      	b.n	8002e7c <HAL_ADC_ConfigChannel+0x3a4>
 8002dde:	4b72      	ldr	r3, [pc, #456]	@ (8002fa8 <HAL_ADC_ConfigChannel+0x4d0>)
 8002de0:	e04c      	b.n	8002e7c <HAL_ADC_ConfigChannel+0x3a4>
 8002de2:	4b72      	ldr	r3, [pc, #456]	@ (8002fac <HAL_ADC_ConfigChannel+0x4d4>)
 8002de4:	e04a      	b.n	8002e7c <HAL_ADC_ConfigChannel+0x3a4>
 8002de6:	4b72      	ldr	r3, [pc, #456]	@ (8002fb0 <HAL_ADC_ConfigChannel+0x4d8>)
 8002de8:	e048      	b.n	8002e7c <HAL_ADC_ConfigChannel+0x3a4>
 8002dea:	2301      	movs	r3, #1
 8002dec:	e046      	b.n	8002e7c <HAL_ADC_ConfigChannel+0x3a4>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4970      	ldr	r1, [pc, #448]	@ (8002fb4 <HAL_ADC_ConfigChannel+0x4dc>)
 8002df4:	428b      	cmp	r3, r1
 8002df6:	d140      	bne.n	8002e7a <HAL_ADC_ConfigChannel+0x3a2>
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	495c      	ldr	r1, [pc, #368]	@ (8002f70 <HAL_ADC_ConfigChannel+0x498>)
 8002dfe:	428b      	cmp	r3, r1
 8002e00:	d039      	beq.n	8002e76 <HAL_ADC_ConfigChannel+0x39e>
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	495b      	ldr	r1, [pc, #364]	@ (8002f74 <HAL_ADC_ConfigChannel+0x49c>)
 8002e08:	428b      	cmp	r3, r1
 8002e0a:	d032      	beq.n	8002e72 <HAL_ADC_ConfigChannel+0x39a>
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4959      	ldr	r1, [pc, #356]	@ (8002f78 <HAL_ADC_ConfigChannel+0x4a0>)
 8002e12:	428b      	cmp	r3, r1
 8002e14:	d02b      	beq.n	8002e6e <HAL_ADC_ConfigChannel+0x396>
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4958      	ldr	r1, [pc, #352]	@ (8002f7c <HAL_ADC_ConfigChannel+0x4a4>)
 8002e1c:	428b      	cmp	r3, r1
 8002e1e:	d024      	beq.n	8002e6a <HAL_ADC_ConfigChannel+0x392>
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4956      	ldr	r1, [pc, #344]	@ (8002f80 <HAL_ADC_ConfigChannel+0x4a8>)
 8002e26:	428b      	cmp	r3, r1
 8002e28:	d01d      	beq.n	8002e66 <HAL_ADC_ConfigChannel+0x38e>
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4955      	ldr	r1, [pc, #340]	@ (8002f84 <HAL_ADC_ConfigChannel+0x4ac>)
 8002e30:	428b      	cmp	r3, r1
 8002e32:	d016      	beq.n	8002e62 <HAL_ADC_ConfigChannel+0x38a>
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4953      	ldr	r1, [pc, #332]	@ (8002f88 <HAL_ADC_ConfigChannel+0x4b0>)
 8002e3a:	428b      	cmp	r3, r1
 8002e3c:	d00f      	beq.n	8002e5e <HAL_ADC_ConfigChannel+0x386>
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4952      	ldr	r1, [pc, #328]	@ (8002f8c <HAL_ADC_ConfigChannel+0x4b4>)
 8002e44:	428b      	cmp	r3, r1
 8002e46:	d008      	beq.n	8002e5a <HAL_ADC_ConfigChannel+0x382>
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4951      	ldr	r1, [pc, #324]	@ (8002f94 <HAL_ADC_ConfigChannel+0x4bc>)
 8002e4e:	428b      	cmp	r3, r1
 8002e50:	d101      	bne.n	8002e56 <HAL_ADC_ConfigChannel+0x37e>
 8002e52:	4b51      	ldr	r3, [pc, #324]	@ (8002f98 <HAL_ADC_ConfigChannel+0x4c0>)
 8002e54:	e012      	b.n	8002e7c <HAL_ADC_ConfigChannel+0x3a4>
 8002e56:	2300      	movs	r3, #0
 8002e58:	e010      	b.n	8002e7c <HAL_ADC_ConfigChannel+0x3a4>
 8002e5a:	4b51      	ldr	r3, [pc, #324]	@ (8002fa0 <HAL_ADC_ConfigChannel+0x4c8>)
 8002e5c:	e00e      	b.n	8002e7c <HAL_ADC_ConfigChannel+0x3a4>
 8002e5e:	4b4b      	ldr	r3, [pc, #300]	@ (8002f8c <HAL_ADC_ConfigChannel+0x4b4>)
 8002e60:	e00c      	b.n	8002e7c <HAL_ADC_ConfigChannel+0x3a4>
 8002e62:	4b49      	ldr	r3, [pc, #292]	@ (8002f88 <HAL_ADC_ConfigChannel+0x4b0>)
 8002e64:	e00a      	b.n	8002e7c <HAL_ADC_ConfigChannel+0x3a4>
 8002e66:	4b4f      	ldr	r3, [pc, #316]	@ (8002fa4 <HAL_ADC_ConfigChannel+0x4cc>)
 8002e68:	e008      	b.n	8002e7c <HAL_ADC_ConfigChannel+0x3a4>
 8002e6a:	4b4f      	ldr	r3, [pc, #316]	@ (8002fa8 <HAL_ADC_ConfigChannel+0x4d0>)
 8002e6c:	e006      	b.n	8002e7c <HAL_ADC_ConfigChannel+0x3a4>
 8002e6e:	4b4f      	ldr	r3, [pc, #316]	@ (8002fac <HAL_ADC_ConfigChannel+0x4d4>)
 8002e70:	e004      	b.n	8002e7c <HAL_ADC_ConfigChannel+0x3a4>
 8002e72:	4b4f      	ldr	r3, [pc, #316]	@ (8002fb0 <HAL_ADC_ConfigChannel+0x4d8>)
 8002e74:	e002      	b.n	8002e7c <HAL_ADC_ConfigChannel+0x3a4>
 8002e76:	2301      	movs	r3, #1
 8002e78:	e000      	b.n	8002e7c <HAL_ADC_ConfigChannel+0x3a4>
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	4619      	mov	r1, r3
 8002e7e:	4610      	mov	r0, r2
 8002e80:	f7ff fafe 	bl	8002480 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	f280 80fc 	bge.w	8003086 <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a36      	ldr	r2, [pc, #216]	@ (8002f6c <HAL_ADC_ConfigChannel+0x494>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d004      	beq.n	8002ea2 <HAL_ADC_ConfigChannel+0x3ca>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a45      	ldr	r2, [pc, #276]	@ (8002fb4 <HAL_ADC_ConfigChannel+0x4dc>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d101      	bne.n	8002ea6 <HAL_ADC_ConfigChannel+0x3ce>
 8002ea2:	4b45      	ldr	r3, [pc, #276]	@ (8002fb8 <HAL_ADC_ConfigChannel+0x4e0>)
 8002ea4:	e000      	b.n	8002ea8 <HAL_ADC_ConfigChannel+0x3d0>
 8002ea6:	4b45      	ldr	r3, [pc, #276]	@ (8002fbc <HAL_ADC_ConfigChannel+0x4e4>)
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f7ff fadb 	bl	8002464 <LL_ADC_GetCommonPathInternalCh>
 8002eae:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a2d      	ldr	r2, [pc, #180]	@ (8002f6c <HAL_ADC_ConfigChannel+0x494>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d004      	beq.n	8002ec4 <HAL_ADC_ConfigChannel+0x3ec>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a3d      	ldr	r2, [pc, #244]	@ (8002fb4 <HAL_ADC_ConfigChannel+0x4dc>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d10e      	bne.n	8002ee2 <HAL_ADC_ConfigChannel+0x40a>
 8002ec4:	4829      	ldr	r0, [pc, #164]	@ (8002f6c <HAL_ADC_ConfigChannel+0x494>)
 8002ec6:	f7ff fc2b 	bl	8002720 <LL_ADC_IsEnabled>
 8002eca:	4604      	mov	r4, r0
 8002ecc:	4839      	ldr	r0, [pc, #228]	@ (8002fb4 <HAL_ADC_ConfigChannel+0x4dc>)
 8002ece:	f7ff fc27 	bl	8002720 <LL_ADC_IsEnabled>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	4323      	orrs	r3, r4
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	bf0c      	ite	eq
 8002eda:	2301      	moveq	r3, #1
 8002edc:	2300      	movne	r3, #0
 8002ede:	b2db      	uxtb	r3, r3
 8002ee0:	e008      	b.n	8002ef4 <HAL_ADC_ConfigChannel+0x41c>
 8002ee2:	4837      	ldr	r0, [pc, #220]	@ (8002fc0 <HAL_ADC_ConfigChannel+0x4e8>)
 8002ee4:	f7ff fc1c 	bl	8002720 <LL_ADC_IsEnabled>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	bf0c      	ite	eq
 8002eee:	2301      	moveq	r3, #1
 8002ef0:	2300      	movne	r3, #0
 8002ef2:	b2db      	uxtb	r3, r3
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	f000 80b3 	beq.w	8003060 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a31      	ldr	r2, [pc, #196]	@ (8002fc4 <HAL_ADC_ConfigChannel+0x4ec>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d165      	bne.n	8002fd0 <HAL_ADC_ConfigChannel+0x4f8>
 8002f04:	69fb      	ldr	r3, [r7, #28]
 8002f06:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d160      	bne.n	8002fd0 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4a2b      	ldr	r2, [pc, #172]	@ (8002fc0 <HAL_ADC_ConfigChannel+0x4e8>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	f040 80b6 	bne.w	8003086 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a13      	ldr	r2, [pc, #76]	@ (8002f6c <HAL_ADC_ConfigChannel+0x494>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d004      	beq.n	8002f2e <HAL_ADC_ConfigChannel+0x456>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a22      	ldr	r2, [pc, #136]	@ (8002fb4 <HAL_ADC_ConfigChannel+0x4dc>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d101      	bne.n	8002f32 <HAL_ADC_ConfigChannel+0x45a>
 8002f2e:	4a22      	ldr	r2, [pc, #136]	@ (8002fb8 <HAL_ADC_ConfigChannel+0x4e0>)
 8002f30:	e000      	b.n	8002f34 <HAL_ADC_ConfigChannel+0x45c>
 8002f32:	4a22      	ldr	r2, [pc, #136]	@ (8002fbc <HAL_ADC_ConfigChannel+0x4e4>)
 8002f34:	69fb      	ldr	r3, [r7, #28]
 8002f36:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002f3a:	4619      	mov	r1, r3
 8002f3c:	4610      	mov	r0, r2
 8002f3e:	f7ff fa7e 	bl	800243e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002f42:	4b21      	ldr	r3, [pc, #132]	@ (8002fc8 <HAL_ADC_ConfigChannel+0x4f0>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	099b      	lsrs	r3, r3, #6
 8002f48:	4a20      	ldr	r2, [pc, #128]	@ (8002fcc <HAL_ADC_ConfigChannel+0x4f4>)
 8002f4a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f4e:	099b      	lsrs	r3, r3, #6
 8002f50:	3301      	adds	r3, #1
 8002f52:	005b      	lsls	r3, r3, #1
 8002f54:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8002f56:	e002      	b.n	8002f5e <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	3b01      	subs	r3, #1
 8002f5c:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d1f9      	bne.n	8002f58 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f64:	e08f      	b.n	8003086 <HAL_ADC_ConfigChannel+0x5ae>
 8002f66:	bf00      	nop
 8002f68:	47ff0000 	.word	0x47ff0000
 8002f6c:	40022000 	.word	0x40022000
 8002f70:	04300002 	.word	0x04300002
 8002f74:	08600004 	.word	0x08600004
 8002f78:	0c900008 	.word	0x0c900008
 8002f7c:	10c00010 	.word	0x10c00010
 8002f80:	14f00020 	.word	0x14f00020
 8002f84:	2a000400 	.word	0x2a000400
 8002f88:	2e300800 	.word	0x2e300800
 8002f8c:	32601000 	.word	0x32601000
 8002f90:	43210000 	.word	0x43210000
 8002f94:	4b840000 	.word	0x4b840000
 8002f98:	4fb80000 	.word	0x4fb80000
 8002f9c:	47520000 	.word	0x47520000
 8002fa0:	36902000 	.word	0x36902000
 8002fa4:	25b00200 	.word	0x25b00200
 8002fa8:	21800100 	.word	0x21800100
 8002fac:	1d500080 	.word	0x1d500080
 8002fb0:	19200040 	.word	0x19200040
 8002fb4:	40022100 	.word	0x40022100
 8002fb8:	40022300 	.word	0x40022300
 8002fbc:	58026300 	.word	0x58026300
 8002fc0:	58026000 	.word	0x58026000
 8002fc4:	cb840000 	.word	0xcb840000
 8002fc8:	2400001c 	.word	0x2400001c
 8002fcc:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a31      	ldr	r2, [pc, #196]	@ (800309c <HAL_ADC_ConfigChannel+0x5c4>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d11e      	bne.n	8003018 <HAL_ADC_ConfigChannel+0x540>
 8002fda:	69fb      	ldr	r3, [r7, #28]
 8002fdc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d119      	bne.n	8003018 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a2d      	ldr	r2, [pc, #180]	@ (80030a0 <HAL_ADC_ConfigChannel+0x5c8>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d14b      	bne.n	8003086 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a2c      	ldr	r2, [pc, #176]	@ (80030a4 <HAL_ADC_ConfigChannel+0x5cc>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d004      	beq.n	8003002 <HAL_ADC_ConfigChannel+0x52a>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a2a      	ldr	r2, [pc, #168]	@ (80030a8 <HAL_ADC_ConfigChannel+0x5d0>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d101      	bne.n	8003006 <HAL_ADC_ConfigChannel+0x52e>
 8003002:	4a2a      	ldr	r2, [pc, #168]	@ (80030ac <HAL_ADC_ConfigChannel+0x5d4>)
 8003004:	e000      	b.n	8003008 <HAL_ADC_ConfigChannel+0x530>
 8003006:	4a2a      	ldr	r2, [pc, #168]	@ (80030b0 <HAL_ADC_ConfigChannel+0x5d8>)
 8003008:	69fb      	ldr	r3, [r7, #28]
 800300a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800300e:	4619      	mov	r1, r3
 8003010:	4610      	mov	r0, r2
 8003012:	f7ff fa14 	bl	800243e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003016:	e036      	b.n	8003086 <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a25      	ldr	r2, [pc, #148]	@ (80030b4 <HAL_ADC_ConfigChannel+0x5dc>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d131      	bne.n	8003086 <HAL_ADC_ConfigChannel+0x5ae>
 8003022:	69fb      	ldr	r3, [r7, #28]
 8003024:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003028:	2b00      	cmp	r3, #0
 800302a:	d12c      	bne.n	8003086 <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4a1b      	ldr	r2, [pc, #108]	@ (80030a0 <HAL_ADC_ConfigChannel+0x5c8>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d127      	bne.n	8003086 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4a1a      	ldr	r2, [pc, #104]	@ (80030a4 <HAL_ADC_ConfigChannel+0x5cc>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d004      	beq.n	800304a <HAL_ADC_ConfigChannel+0x572>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a18      	ldr	r2, [pc, #96]	@ (80030a8 <HAL_ADC_ConfigChannel+0x5d0>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d101      	bne.n	800304e <HAL_ADC_ConfigChannel+0x576>
 800304a:	4a18      	ldr	r2, [pc, #96]	@ (80030ac <HAL_ADC_ConfigChannel+0x5d4>)
 800304c:	e000      	b.n	8003050 <HAL_ADC_ConfigChannel+0x578>
 800304e:	4a18      	ldr	r2, [pc, #96]	@ (80030b0 <HAL_ADC_ConfigChannel+0x5d8>)
 8003050:	69fb      	ldr	r3, [r7, #28]
 8003052:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003056:	4619      	mov	r1, r3
 8003058:	4610      	mov	r0, r2
 800305a:	f7ff f9f0 	bl	800243e <LL_ADC_SetCommonPathInternalCh>
 800305e:	e012      	b.n	8003086 <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003064:	f043 0220 	orr.w	r2, r3, #32
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 800306c:	2301      	movs	r3, #1
 800306e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8003072:	e008      	b.n	8003086 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003078:	f043 0220 	orr.w	r2, r3, #32
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003080:	2301      	movs	r3, #1
 8003082:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2200      	movs	r2, #0
 800308a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800308e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8003092:	4618      	mov	r0, r3
 8003094:	3734      	adds	r7, #52	@ 0x34
 8003096:	46bd      	mov	sp, r7
 8003098:	bd90      	pop	{r4, r7, pc}
 800309a:	bf00      	nop
 800309c:	c7520000 	.word	0xc7520000
 80030a0:	58026000 	.word	0x58026000
 80030a4:	40022000 	.word	0x40022000
 80030a8:	40022100 	.word	0x40022100
 80030ac:	40022300 	.word	0x40022300
 80030b0:	58026300 	.word	0x58026300
 80030b4:	cfb80000 	.word	0xcfb80000

080030b8 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b084      	sub	sp, #16
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a7a      	ldr	r2, [pc, #488]	@ (80032b0 <ADC_ConfigureBoostMode+0x1f8>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d004      	beq.n	80030d4 <ADC_ConfigureBoostMode+0x1c>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a79      	ldr	r2, [pc, #484]	@ (80032b4 <ADC_ConfigureBoostMode+0x1fc>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d109      	bne.n	80030e8 <ADC_ConfigureBoostMode+0x30>
 80030d4:	4b78      	ldr	r3, [pc, #480]	@ (80032b8 <ADC_ConfigureBoostMode+0x200>)
 80030d6:	689b      	ldr	r3, [r3, #8]
 80030d8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80030dc:	2b00      	cmp	r3, #0
 80030de:	bf14      	ite	ne
 80030e0:	2301      	movne	r3, #1
 80030e2:	2300      	moveq	r3, #0
 80030e4:	b2db      	uxtb	r3, r3
 80030e6:	e008      	b.n	80030fa <ADC_ConfigureBoostMode+0x42>
 80030e8:	4b74      	ldr	r3, [pc, #464]	@ (80032bc <ADC_ConfigureBoostMode+0x204>)
 80030ea:	689b      	ldr	r3, [r3, #8]
 80030ec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	bf14      	ite	ne
 80030f4:	2301      	movne	r3, #1
 80030f6:	2300      	moveq	r3, #0
 80030f8:	b2db      	uxtb	r3, r3
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d01c      	beq.n	8003138 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80030fe:	f002 fdfb 	bl	8005cf8 <HAL_RCC_GetHCLKFreq>
 8003102:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800310c:	d010      	beq.n	8003130 <ADC_ConfigureBoostMode+0x78>
 800310e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003112:	d873      	bhi.n	80031fc <ADC_ConfigureBoostMode+0x144>
 8003114:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003118:	d002      	beq.n	8003120 <ADC_ConfigureBoostMode+0x68>
 800311a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800311e:	d16d      	bne.n	80031fc <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	0c1b      	lsrs	r3, r3, #16
 8003126:	68fa      	ldr	r2, [r7, #12]
 8003128:	fbb2 f3f3 	udiv	r3, r2, r3
 800312c:	60fb      	str	r3, [r7, #12]
        break;
 800312e:	e068      	b.n	8003202 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	089b      	lsrs	r3, r3, #2
 8003134:	60fb      	str	r3, [r7, #12]
        break;
 8003136:	e064      	b.n	8003202 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8003138:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800313c:	f04f 0100 	mov.w	r1, #0
 8003140:	f004 f840 	bl	80071c4 <HAL_RCCEx_GetPeriphCLKFreq>
 8003144:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800314e:	d051      	beq.n	80031f4 <ADC_ConfigureBoostMode+0x13c>
 8003150:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003154:	d854      	bhi.n	8003200 <ADC_ConfigureBoostMode+0x148>
 8003156:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800315a:	d047      	beq.n	80031ec <ADC_ConfigureBoostMode+0x134>
 800315c:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003160:	d84e      	bhi.n	8003200 <ADC_ConfigureBoostMode+0x148>
 8003162:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003166:	d03d      	beq.n	80031e4 <ADC_ConfigureBoostMode+0x12c>
 8003168:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800316c:	d848      	bhi.n	8003200 <ADC_ConfigureBoostMode+0x148>
 800316e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003172:	d033      	beq.n	80031dc <ADC_ConfigureBoostMode+0x124>
 8003174:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003178:	d842      	bhi.n	8003200 <ADC_ConfigureBoostMode+0x148>
 800317a:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800317e:	d029      	beq.n	80031d4 <ADC_ConfigureBoostMode+0x11c>
 8003180:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003184:	d83c      	bhi.n	8003200 <ADC_ConfigureBoostMode+0x148>
 8003186:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800318a:	d01a      	beq.n	80031c2 <ADC_ConfigureBoostMode+0x10a>
 800318c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003190:	d836      	bhi.n	8003200 <ADC_ConfigureBoostMode+0x148>
 8003192:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003196:	d014      	beq.n	80031c2 <ADC_ConfigureBoostMode+0x10a>
 8003198:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800319c:	d830      	bhi.n	8003200 <ADC_ConfigureBoostMode+0x148>
 800319e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80031a2:	d00e      	beq.n	80031c2 <ADC_ConfigureBoostMode+0x10a>
 80031a4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80031a8:	d82a      	bhi.n	8003200 <ADC_ConfigureBoostMode+0x148>
 80031aa:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80031ae:	d008      	beq.n	80031c2 <ADC_ConfigureBoostMode+0x10a>
 80031b0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80031b4:	d824      	bhi.n	8003200 <ADC_ConfigureBoostMode+0x148>
 80031b6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80031ba:	d002      	beq.n	80031c2 <ADC_ConfigureBoostMode+0x10a>
 80031bc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80031c0:	d11e      	bne.n	8003200 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	0c9b      	lsrs	r3, r3, #18
 80031c8:	005b      	lsls	r3, r3, #1
 80031ca:	68fa      	ldr	r2, [r7, #12]
 80031cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80031d0:	60fb      	str	r3, [r7, #12]
        break;
 80031d2:	e016      	b.n	8003202 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	091b      	lsrs	r3, r3, #4
 80031d8:	60fb      	str	r3, [r7, #12]
        break;
 80031da:	e012      	b.n	8003202 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	095b      	lsrs	r3, r3, #5
 80031e0:	60fb      	str	r3, [r7, #12]
        break;
 80031e2:	e00e      	b.n	8003202 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	099b      	lsrs	r3, r3, #6
 80031e8:	60fb      	str	r3, [r7, #12]
        break;
 80031ea:	e00a      	b.n	8003202 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	09db      	lsrs	r3, r3, #7
 80031f0:	60fb      	str	r3, [r7, #12]
        break;
 80031f2:	e006      	b.n	8003202 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	0a1b      	lsrs	r3, r3, #8
 80031f8:	60fb      	str	r3, [r7, #12]
        break;
 80031fa:	e002      	b.n	8003202 <ADC_ConfigureBoostMode+0x14a>
        break;
 80031fc:	bf00      	nop
 80031fe:	e000      	b.n	8003202 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8003200:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8003202:	f7ff f8fd 	bl	8002400 <HAL_GetREVID>
 8003206:	4603      	mov	r3, r0
 8003208:	f241 0203 	movw	r2, #4099	@ 0x1003
 800320c:	4293      	cmp	r3, r2
 800320e:	d815      	bhi.n	800323c <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	4a2b      	ldr	r2, [pc, #172]	@ (80032c0 <ADC_ConfigureBoostMode+0x208>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d908      	bls.n	800322a <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	689a      	ldr	r2, [r3, #8]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003226:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8003228:	e03e      	b.n	80032a8 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	689a      	ldr	r2, [r3, #8]
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003238:	609a      	str	r2, [r3, #8]
}
 800323a:	e035      	b.n	80032a8 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	085b      	lsrs	r3, r3, #1
 8003240:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	4a1f      	ldr	r2, [pc, #124]	@ (80032c4 <ADC_ConfigureBoostMode+0x20c>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d808      	bhi.n	800325c <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	689a      	ldr	r2, [r3, #8]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003258:	609a      	str	r2, [r3, #8]
}
 800325a:	e025      	b.n	80032a8 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	4a1a      	ldr	r2, [pc, #104]	@ (80032c8 <ADC_ConfigureBoostMode+0x210>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d80a      	bhi.n	800327a <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	689b      	ldr	r3, [r3, #8]
 800326a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003276:	609a      	str	r2, [r3, #8]
}
 8003278:	e016      	b.n	80032a8 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	4a13      	ldr	r2, [pc, #76]	@ (80032cc <ADC_ConfigureBoostMode+0x214>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d80a      	bhi.n	8003298 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	689b      	ldr	r3, [r3, #8]
 8003288:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003294:	609a      	str	r2, [r3, #8]
}
 8003296:	e007      	b.n	80032a8 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	689a      	ldr	r2, [r3, #8]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80032a6:	609a      	str	r2, [r3, #8]
}
 80032a8:	bf00      	nop
 80032aa:	3710      	adds	r7, #16
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd80      	pop	{r7, pc}
 80032b0:	40022000 	.word	0x40022000
 80032b4:	40022100 	.word	0x40022100
 80032b8:	40022300 	.word	0x40022300
 80032bc:	58026300 	.word	0x58026300
 80032c0:	01312d00 	.word	0x01312d00
 80032c4:	005f5e10 	.word	0x005f5e10
 80032c8:	00bebc20 	.word	0x00bebc20
 80032cc:	017d7840 	.word	0x017d7840

080032d0 <LL_ADC_IsEnabled>:
{
 80032d0:	b480      	push	{r7}
 80032d2:	b083      	sub	sp, #12
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	689b      	ldr	r3, [r3, #8]
 80032dc:	f003 0301 	and.w	r3, r3, #1
 80032e0:	2b01      	cmp	r3, #1
 80032e2:	d101      	bne.n	80032e8 <LL_ADC_IsEnabled+0x18>
 80032e4:	2301      	movs	r3, #1
 80032e6:	e000      	b.n	80032ea <LL_ADC_IsEnabled+0x1a>
 80032e8:	2300      	movs	r3, #0
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	370c      	adds	r7, #12
 80032ee:	46bd      	mov	sp, r7
 80032f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f4:	4770      	bx	lr

080032f6 <LL_ADC_REG_IsConversionOngoing>:
{
 80032f6:	b480      	push	{r7}
 80032f8:	b083      	sub	sp, #12
 80032fa:	af00      	add	r7, sp, #0
 80032fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	689b      	ldr	r3, [r3, #8]
 8003302:	f003 0304 	and.w	r3, r3, #4
 8003306:	2b04      	cmp	r3, #4
 8003308:	d101      	bne.n	800330e <LL_ADC_REG_IsConversionOngoing+0x18>
 800330a:	2301      	movs	r3, #1
 800330c:	e000      	b.n	8003310 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800330e:	2300      	movs	r3, #0
}
 8003310:	4618      	mov	r0, r3
 8003312:	370c      	adds	r7, #12
 8003314:	46bd      	mov	sp, r7
 8003316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331a:	4770      	bx	lr

0800331c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800331c:	b590      	push	{r4, r7, lr}
 800331e:	b09f      	sub	sp, #124	@ 0x7c
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
 8003324:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003326:	2300      	movs	r3, #0
 8003328:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003332:	2b01      	cmp	r3, #1
 8003334:	d101      	bne.n	800333a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003336:	2302      	movs	r3, #2
 8003338:	e0be      	b.n	80034b8 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2201      	movs	r2, #1
 800333e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8003342:	2300      	movs	r3, #0
 8003344:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8003346:	2300      	movs	r3, #0
 8003348:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a5c      	ldr	r2, [pc, #368]	@ (80034c0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d102      	bne.n	800335a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003354:	4b5b      	ldr	r3, [pc, #364]	@ (80034c4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003356:	60bb      	str	r3, [r7, #8]
 8003358:	e001      	b.n	800335e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800335a:	2300      	movs	r3, #0
 800335c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800335e:	68bb      	ldr	r3, [r7, #8]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d10b      	bne.n	800337c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003368:	f043 0220 	orr.w	r2, r3, #32
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2200      	movs	r2, #0
 8003374:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	e09d      	b.n	80034b8 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800337c:	68bb      	ldr	r3, [r7, #8]
 800337e:	4618      	mov	r0, r3
 8003380:	f7ff ffb9 	bl	80032f6 <LL_ADC_REG_IsConversionOngoing>
 8003384:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4618      	mov	r0, r3
 800338c:	f7ff ffb3 	bl	80032f6 <LL_ADC_REG_IsConversionOngoing>
 8003390:	4603      	mov	r3, r0
 8003392:	2b00      	cmp	r3, #0
 8003394:	d17f      	bne.n	8003496 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003396:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003398:	2b00      	cmp	r3, #0
 800339a:	d17c      	bne.n	8003496 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a47      	ldr	r2, [pc, #284]	@ (80034c0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d004      	beq.n	80033b0 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a46      	ldr	r2, [pc, #280]	@ (80034c4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d101      	bne.n	80033b4 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 80033b0:	4b45      	ldr	r3, [pc, #276]	@ (80034c8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80033b2:	e000      	b.n	80033b6 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 80033b4:	4b45      	ldr	r3, [pc, #276]	@ (80034cc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80033b6:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d039      	beq.n	8003434 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80033c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80033c2:	689b      	ldr	r3, [r3, #8]
 80033c4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	431a      	orrs	r2, r3
 80033ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80033d0:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4a3a      	ldr	r2, [pc, #232]	@ (80034c0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80033d8:	4293      	cmp	r3, r2
 80033da:	d004      	beq.n	80033e6 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4a38      	ldr	r2, [pc, #224]	@ (80034c4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d10e      	bne.n	8003404 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80033e6:	4836      	ldr	r0, [pc, #216]	@ (80034c0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80033e8:	f7ff ff72 	bl	80032d0 <LL_ADC_IsEnabled>
 80033ec:	4604      	mov	r4, r0
 80033ee:	4835      	ldr	r0, [pc, #212]	@ (80034c4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80033f0:	f7ff ff6e 	bl	80032d0 <LL_ADC_IsEnabled>
 80033f4:	4603      	mov	r3, r0
 80033f6:	4323      	orrs	r3, r4
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	bf0c      	ite	eq
 80033fc:	2301      	moveq	r3, #1
 80033fe:	2300      	movne	r3, #0
 8003400:	b2db      	uxtb	r3, r3
 8003402:	e008      	b.n	8003416 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8003404:	4832      	ldr	r0, [pc, #200]	@ (80034d0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003406:	f7ff ff63 	bl	80032d0 <LL_ADC_IsEnabled>
 800340a:	4603      	mov	r3, r0
 800340c:	2b00      	cmp	r3, #0
 800340e:	bf0c      	ite	eq
 8003410:	2301      	moveq	r3, #1
 8003412:	2300      	movne	r3, #0
 8003414:	b2db      	uxtb	r3, r3
 8003416:	2b00      	cmp	r3, #0
 8003418:	d047      	beq.n	80034aa <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800341a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800341c:	689a      	ldr	r2, [r3, #8]
 800341e:	4b2d      	ldr	r3, [pc, #180]	@ (80034d4 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8003420:	4013      	ands	r3, r2
 8003422:	683a      	ldr	r2, [r7, #0]
 8003424:	6811      	ldr	r1, [r2, #0]
 8003426:	683a      	ldr	r2, [r7, #0]
 8003428:	6892      	ldr	r2, [r2, #8]
 800342a:	430a      	orrs	r2, r1
 800342c:	431a      	orrs	r2, r3
 800342e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003430:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003432:	e03a      	b.n	80034aa <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8003434:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800343c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800343e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a1e      	ldr	r2, [pc, #120]	@ (80034c0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d004      	beq.n	8003454 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4a1d      	ldr	r2, [pc, #116]	@ (80034c4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d10e      	bne.n	8003472 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8003454:	481a      	ldr	r0, [pc, #104]	@ (80034c0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003456:	f7ff ff3b 	bl	80032d0 <LL_ADC_IsEnabled>
 800345a:	4604      	mov	r4, r0
 800345c:	4819      	ldr	r0, [pc, #100]	@ (80034c4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800345e:	f7ff ff37 	bl	80032d0 <LL_ADC_IsEnabled>
 8003462:	4603      	mov	r3, r0
 8003464:	4323      	orrs	r3, r4
 8003466:	2b00      	cmp	r3, #0
 8003468:	bf0c      	ite	eq
 800346a:	2301      	moveq	r3, #1
 800346c:	2300      	movne	r3, #0
 800346e:	b2db      	uxtb	r3, r3
 8003470:	e008      	b.n	8003484 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8003472:	4817      	ldr	r0, [pc, #92]	@ (80034d0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003474:	f7ff ff2c 	bl	80032d0 <LL_ADC_IsEnabled>
 8003478:	4603      	mov	r3, r0
 800347a:	2b00      	cmp	r3, #0
 800347c:	bf0c      	ite	eq
 800347e:	2301      	moveq	r3, #1
 8003480:	2300      	movne	r3, #0
 8003482:	b2db      	uxtb	r3, r3
 8003484:	2b00      	cmp	r3, #0
 8003486:	d010      	beq.n	80034aa <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003488:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800348a:	689a      	ldr	r2, [r3, #8]
 800348c:	4b11      	ldr	r3, [pc, #68]	@ (80034d4 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 800348e:	4013      	ands	r3, r2
 8003490:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003492:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003494:	e009      	b.n	80034aa <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800349a:	f043 0220 	orr.w	r2, r3, #32
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80034a2:	2301      	movs	r3, #1
 80034a4:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80034a8:	e000      	b.n	80034ac <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80034aa:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2200      	movs	r2, #0
 80034b0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80034b4:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	377c      	adds	r7, #124	@ 0x7c
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd90      	pop	{r4, r7, pc}
 80034c0:	40022000 	.word	0x40022000
 80034c4:	40022100 	.word	0x40022100
 80034c8:	40022300 	.word	0x40022300
 80034cc:	58026300 	.word	0x58026300
 80034d0:	58026000 	.word	0x58026000
 80034d4:	fffff0e0 	.word	0xfffff0e0

080034d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034d8:	b480      	push	{r7}
 80034da:	b085      	sub	sp, #20
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	f003 0307 	and.w	r3, r3, #7
 80034e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80034e8:	4b0b      	ldr	r3, [pc, #44]	@ (8003518 <__NVIC_SetPriorityGrouping+0x40>)
 80034ea:	68db      	ldr	r3, [r3, #12]
 80034ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80034ee:	68ba      	ldr	r2, [r7, #8]
 80034f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80034f4:	4013      	ands	r3, r2
 80034f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80034fc:	68bb      	ldr	r3, [r7, #8]
 80034fe:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003500:	4b06      	ldr	r3, [pc, #24]	@ (800351c <__NVIC_SetPriorityGrouping+0x44>)
 8003502:	4313      	orrs	r3, r2
 8003504:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003506:	4a04      	ldr	r2, [pc, #16]	@ (8003518 <__NVIC_SetPriorityGrouping+0x40>)
 8003508:	68bb      	ldr	r3, [r7, #8]
 800350a:	60d3      	str	r3, [r2, #12]
}
 800350c:	bf00      	nop
 800350e:	3714      	adds	r7, #20
 8003510:	46bd      	mov	sp, r7
 8003512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003516:	4770      	bx	lr
 8003518:	e000ed00 	.word	0xe000ed00
 800351c:	05fa0000 	.word	0x05fa0000

08003520 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003520:	b480      	push	{r7}
 8003522:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003524:	4b04      	ldr	r3, [pc, #16]	@ (8003538 <__NVIC_GetPriorityGrouping+0x18>)
 8003526:	68db      	ldr	r3, [r3, #12]
 8003528:	0a1b      	lsrs	r3, r3, #8
 800352a:	f003 0307 	and.w	r3, r3, #7
}
 800352e:	4618      	mov	r0, r3
 8003530:	46bd      	mov	sp, r7
 8003532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003536:	4770      	bx	lr
 8003538:	e000ed00 	.word	0xe000ed00

0800353c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800353c:	b480      	push	{r7}
 800353e:	b083      	sub	sp, #12
 8003540:	af00      	add	r7, sp, #0
 8003542:	4603      	mov	r3, r0
 8003544:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003546:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800354a:	2b00      	cmp	r3, #0
 800354c:	db0b      	blt.n	8003566 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800354e:	88fb      	ldrh	r3, [r7, #6]
 8003550:	f003 021f 	and.w	r2, r3, #31
 8003554:	4907      	ldr	r1, [pc, #28]	@ (8003574 <__NVIC_EnableIRQ+0x38>)
 8003556:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800355a:	095b      	lsrs	r3, r3, #5
 800355c:	2001      	movs	r0, #1
 800355e:	fa00 f202 	lsl.w	r2, r0, r2
 8003562:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003566:	bf00      	nop
 8003568:	370c      	adds	r7, #12
 800356a:	46bd      	mov	sp, r7
 800356c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003570:	4770      	bx	lr
 8003572:	bf00      	nop
 8003574:	e000e100 	.word	0xe000e100

08003578 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003578:	b480      	push	{r7}
 800357a:	b083      	sub	sp, #12
 800357c:	af00      	add	r7, sp, #0
 800357e:	4603      	mov	r3, r0
 8003580:	6039      	str	r1, [r7, #0]
 8003582:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003584:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003588:	2b00      	cmp	r3, #0
 800358a:	db0a      	blt.n	80035a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	b2da      	uxtb	r2, r3
 8003590:	490c      	ldr	r1, [pc, #48]	@ (80035c4 <__NVIC_SetPriority+0x4c>)
 8003592:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003596:	0112      	lsls	r2, r2, #4
 8003598:	b2d2      	uxtb	r2, r2
 800359a:	440b      	add	r3, r1
 800359c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80035a0:	e00a      	b.n	80035b8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	b2da      	uxtb	r2, r3
 80035a6:	4908      	ldr	r1, [pc, #32]	@ (80035c8 <__NVIC_SetPriority+0x50>)
 80035a8:	88fb      	ldrh	r3, [r7, #6]
 80035aa:	f003 030f 	and.w	r3, r3, #15
 80035ae:	3b04      	subs	r3, #4
 80035b0:	0112      	lsls	r2, r2, #4
 80035b2:	b2d2      	uxtb	r2, r2
 80035b4:	440b      	add	r3, r1
 80035b6:	761a      	strb	r2, [r3, #24]
}
 80035b8:	bf00      	nop
 80035ba:	370c      	adds	r7, #12
 80035bc:	46bd      	mov	sp, r7
 80035be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c2:	4770      	bx	lr
 80035c4:	e000e100 	.word	0xe000e100
 80035c8:	e000ed00 	.word	0xe000ed00

080035cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b089      	sub	sp, #36	@ 0x24
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	60f8      	str	r0, [r7, #12]
 80035d4:	60b9      	str	r1, [r7, #8]
 80035d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	f003 0307 	and.w	r3, r3, #7
 80035de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80035e0:	69fb      	ldr	r3, [r7, #28]
 80035e2:	f1c3 0307 	rsb	r3, r3, #7
 80035e6:	2b04      	cmp	r3, #4
 80035e8:	bf28      	it	cs
 80035ea:	2304      	movcs	r3, #4
 80035ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80035ee:	69fb      	ldr	r3, [r7, #28]
 80035f0:	3304      	adds	r3, #4
 80035f2:	2b06      	cmp	r3, #6
 80035f4:	d902      	bls.n	80035fc <NVIC_EncodePriority+0x30>
 80035f6:	69fb      	ldr	r3, [r7, #28]
 80035f8:	3b03      	subs	r3, #3
 80035fa:	e000      	b.n	80035fe <NVIC_EncodePriority+0x32>
 80035fc:	2300      	movs	r3, #0
 80035fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003600:	f04f 32ff 	mov.w	r2, #4294967295
 8003604:	69bb      	ldr	r3, [r7, #24]
 8003606:	fa02 f303 	lsl.w	r3, r2, r3
 800360a:	43da      	mvns	r2, r3
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	401a      	ands	r2, r3
 8003610:	697b      	ldr	r3, [r7, #20]
 8003612:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003614:	f04f 31ff 	mov.w	r1, #4294967295
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	fa01 f303 	lsl.w	r3, r1, r3
 800361e:	43d9      	mvns	r1, r3
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003624:	4313      	orrs	r3, r2
         );
}
 8003626:	4618      	mov	r0, r3
 8003628:	3724      	adds	r7, #36	@ 0x24
 800362a:	46bd      	mov	sp, r7
 800362c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003630:	4770      	bx	lr
	...

08003634 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b082      	sub	sp, #8
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	3b01      	subs	r3, #1
 8003640:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003644:	d301      	bcc.n	800364a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003646:	2301      	movs	r3, #1
 8003648:	e00f      	b.n	800366a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800364a:	4a0a      	ldr	r2, [pc, #40]	@ (8003674 <SysTick_Config+0x40>)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	3b01      	subs	r3, #1
 8003650:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003652:	210f      	movs	r1, #15
 8003654:	f04f 30ff 	mov.w	r0, #4294967295
 8003658:	f7ff ff8e 	bl	8003578 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800365c:	4b05      	ldr	r3, [pc, #20]	@ (8003674 <SysTick_Config+0x40>)
 800365e:	2200      	movs	r2, #0
 8003660:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003662:	4b04      	ldr	r3, [pc, #16]	@ (8003674 <SysTick_Config+0x40>)
 8003664:	2207      	movs	r2, #7
 8003666:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003668:	2300      	movs	r3, #0
}
 800366a:	4618      	mov	r0, r3
 800366c:	3708      	adds	r7, #8
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}
 8003672:	bf00      	nop
 8003674:	e000e010 	.word	0xe000e010

08003678 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b082      	sub	sp, #8
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003680:	6878      	ldr	r0, [r7, #4]
 8003682:	f7ff ff29 	bl	80034d8 <__NVIC_SetPriorityGrouping>
}
 8003686:	bf00      	nop
 8003688:	3708      	adds	r7, #8
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}

0800368e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800368e:	b580      	push	{r7, lr}
 8003690:	b086      	sub	sp, #24
 8003692:	af00      	add	r7, sp, #0
 8003694:	4603      	mov	r3, r0
 8003696:	60b9      	str	r1, [r7, #8]
 8003698:	607a      	str	r2, [r7, #4]
 800369a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800369c:	f7ff ff40 	bl	8003520 <__NVIC_GetPriorityGrouping>
 80036a0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036a2:	687a      	ldr	r2, [r7, #4]
 80036a4:	68b9      	ldr	r1, [r7, #8]
 80036a6:	6978      	ldr	r0, [r7, #20]
 80036a8:	f7ff ff90 	bl	80035cc <NVIC_EncodePriority>
 80036ac:	4602      	mov	r2, r0
 80036ae:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80036b2:	4611      	mov	r1, r2
 80036b4:	4618      	mov	r0, r3
 80036b6:	f7ff ff5f 	bl	8003578 <__NVIC_SetPriority>
}
 80036ba:	bf00      	nop
 80036bc:	3718      	adds	r7, #24
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}

080036c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036c2:	b580      	push	{r7, lr}
 80036c4:	b082      	sub	sp, #8
 80036c6:	af00      	add	r7, sp, #0
 80036c8:	4603      	mov	r3, r0
 80036ca:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036cc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80036d0:	4618      	mov	r0, r3
 80036d2:	f7ff ff33 	bl	800353c <__NVIC_EnableIRQ>
}
 80036d6:	bf00      	nop
 80036d8:	3708      	adds	r7, #8
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}

080036de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80036de:	b580      	push	{r7, lr}
 80036e0:	b082      	sub	sp, #8
 80036e2:	af00      	add	r7, sp, #0
 80036e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80036e6:	6878      	ldr	r0, [r7, #4]
 80036e8:	f7ff ffa4 	bl	8003634 <SysTick_Config>
 80036ec:	4603      	mov	r3, r0
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	3708      	adds	r7, #8
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}
	...

080036f8 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80036f8:	b480      	push	{r7}
 80036fa:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 80036fc:	f3bf 8f5f 	dmb	sy
}
 8003700:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8003702:	4b07      	ldr	r3, [pc, #28]	@ (8003720 <HAL_MPU_Disable+0x28>)
 8003704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003706:	4a06      	ldr	r2, [pc, #24]	@ (8003720 <HAL_MPU_Disable+0x28>)
 8003708:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800370c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800370e:	4b05      	ldr	r3, [pc, #20]	@ (8003724 <HAL_MPU_Disable+0x2c>)
 8003710:	2200      	movs	r2, #0
 8003712:	605a      	str	r2, [r3, #4]
}
 8003714:	bf00      	nop
 8003716:	46bd      	mov	sp, r7
 8003718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371c:	4770      	bx	lr
 800371e:	bf00      	nop
 8003720:	e000ed00 	.word	0xe000ed00
 8003724:	e000ed90 	.word	0xe000ed90

08003728 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8003728:	b480      	push	{r7}
 800372a:	b083      	sub	sp, #12
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003730:	4a0b      	ldr	r2, [pc, #44]	@ (8003760 <HAL_MPU_Enable+0x38>)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	f043 0301 	orr.w	r3, r3, #1
 8003738:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800373a:	4b0a      	ldr	r3, [pc, #40]	@ (8003764 <HAL_MPU_Enable+0x3c>)
 800373c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800373e:	4a09      	ldr	r2, [pc, #36]	@ (8003764 <HAL_MPU_Enable+0x3c>)
 8003740:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003744:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8003746:	f3bf 8f4f 	dsb	sy
}
 800374a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800374c:	f3bf 8f6f 	isb	sy
}
 8003750:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8003752:	bf00      	nop
 8003754:	370c      	adds	r7, #12
 8003756:	46bd      	mov	sp, r7
 8003758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375c:	4770      	bx	lr
 800375e:	bf00      	nop
 8003760:	e000ed90 	.word	0xe000ed90
 8003764:	e000ed00 	.word	0xe000ed00

08003768 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8003768:	b480      	push	{r7}
 800376a:	b083      	sub	sp, #12
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	785a      	ldrb	r2, [r3, #1]
 8003774:	4b1b      	ldr	r3, [pc, #108]	@ (80037e4 <HAL_MPU_ConfigRegion+0x7c>)
 8003776:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8003778:	4b1a      	ldr	r3, [pc, #104]	@ (80037e4 <HAL_MPU_ConfigRegion+0x7c>)
 800377a:	691b      	ldr	r3, [r3, #16]
 800377c:	4a19      	ldr	r2, [pc, #100]	@ (80037e4 <HAL_MPU_ConfigRegion+0x7c>)
 800377e:	f023 0301 	bic.w	r3, r3, #1
 8003782:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8003784:	4a17      	ldr	r2, [pc, #92]	@ (80037e4 <HAL_MPU_ConfigRegion+0x7c>)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	7b1b      	ldrb	r3, [r3, #12]
 8003790:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	7adb      	ldrb	r3, [r3, #11]
 8003796:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003798:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	7a9b      	ldrb	r3, [r3, #10]
 800379e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80037a0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	7b5b      	ldrb	r3, [r3, #13]
 80037a6:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80037a8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	7b9b      	ldrb	r3, [r3, #14]
 80037ae:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80037b0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	7bdb      	ldrb	r3, [r3, #15]
 80037b6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80037b8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	7a5b      	ldrb	r3, [r3, #9]
 80037be:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80037c0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	7a1b      	ldrb	r3, [r3, #8]
 80037c6:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80037c8:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	7812      	ldrb	r2, [r2, #0]
 80037ce:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80037d0:	4a04      	ldr	r2, [pc, #16]	@ (80037e4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80037d2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80037d4:	6113      	str	r3, [r2, #16]
}
 80037d6:	bf00      	nop
 80037d8:	370c      	adds	r7, #12
 80037da:	46bd      	mov	sp, r7
 80037dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e0:	4770      	bx	lr
 80037e2:	bf00      	nop
 80037e4:	e000ed90 	.word	0xe000ed90

080037e8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b086      	sub	sp, #24
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80037f0:	f7fe fdd6 	bl	80023a0 <HAL_GetTick>
 80037f4:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d101      	bne.n	8003800 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80037fc:	2301      	movs	r3, #1
 80037fe:	e2dc      	b.n	8003dba <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003806:	b2db      	uxtb	r3, r3
 8003808:	2b02      	cmp	r3, #2
 800380a:	d008      	beq.n	800381e <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2280      	movs	r2, #128	@ 0x80
 8003810:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2200      	movs	r2, #0
 8003816:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	e2cd      	b.n	8003dba <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a76      	ldr	r2, [pc, #472]	@ (80039fc <HAL_DMA_Abort+0x214>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d04a      	beq.n	80038be <HAL_DMA_Abort+0xd6>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a74      	ldr	r2, [pc, #464]	@ (8003a00 <HAL_DMA_Abort+0x218>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d045      	beq.n	80038be <HAL_DMA_Abort+0xd6>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a73      	ldr	r2, [pc, #460]	@ (8003a04 <HAL_DMA_Abort+0x21c>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d040      	beq.n	80038be <HAL_DMA_Abort+0xd6>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a71      	ldr	r2, [pc, #452]	@ (8003a08 <HAL_DMA_Abort+0x220>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d03b      	beq.n	80038be <HAL_DMA_Abort+0xd6>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4a70      	ldr	r2, [pc, #448]	@ (8003a0c <HAL_DMA_Abort+0x224>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d036      	beq.n	80038be <HAL_DMA_Abort+0xd6>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a6e      	ldr	r2, [pc, #440]	@ (8003a10 <HAL_DMA_Abort+0x228>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d031      	beq.n	80038be <HAL_DMA_Abort+0xd6>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4a6d      	ldr	r2, [pc, #436]	@ (8003a14 <HAL_DMA_Abort+0x22c>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d02c      	beq.n	80038be <HAL_DMA_Abort+0xd6>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4a6b      	ldr	r2, [pc, #428]	@ (8003a18 <HAL_DMA_Abort+0x230>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d027      	beq.n	80038be <HAL_DMA_Abort+0xd6>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4a6a      	ldr	r2, [pc, #424]	@ (8003a1c <HAL_DMA_Abort+0x234>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d022      	beq.n	80038be <HAL_DMA_Abort+0xd6>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a68      	ldr	r2, [pc, #416]	@ (8003a20 <HAL_DMA_Abort+0x238>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d01d      	beq.n	80038be <HAL_DMA_Abort+0xd6>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4a67      	ldr	r2, [pc, #412]	@ (8003a24 <HAL_DMA_Abort+0x23c>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d018      	beq.n	80038be <HAL_DMA_Abort+0xd6>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a65      	ldr	r2, [pc, #404]	@ (8003a28 <HAL_DMA_Abort+0x240>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d013      	beq.n	80038be <HAL_DMA_Abort+0xd6>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4a64      	ldr	r2, [pc, #400]	@ (8003a2c <HAL_DMA_Abort+0x244>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d00e      	beq.n	80038be <HAL_DMA_Abort+0xd6>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a62      	ldr	r2, [pc, #392]	@ (8003a30 <HAL_DMA_Abort+0x248>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d009      	beq.n	80038be <HAL_DMA_Abort+0xd6>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	4a61      	ldr	r2, [pc, #388]	@ (8003a34 <HAL_DMA_Abort+0x24c>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d004      	beq.n	80038be <HAL_DMA_Abort+0xd6>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a5f      	ldr	r2, [pc, #380]	@ (8003a38 <HAL_DMA_Abort+0x250>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d101      	bne.n	80038c2 <HAL_DMA_Abort+0xda>
 80038be:	2301      	movs	r3, #1
 80038c0:	e000      	b.n	80038c4 <HAL_DMA_Abort+0xdc>
 80038c2:	2300      	movs	r3, #0
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d013      	beq.n	80038f0 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	681a      	ldr	r2, [r3, #0]
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f022 021e 	bic.w	r2, r2, #30
 80038d6:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	695a      	ldr	r2, [r3, #20]
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80038e6:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	617b      	str	r3, [r7, #20]
 80038ee:	e00a      	b.n	8003906 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f022 020e 	bic.w	r2, r2, #14
 80038fe:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a3c      	ldr	r2, [pc, #240]	@ (80039fc <HAL_DMA_Abort+0x214>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d072      	beq.n	80039f6 <HAL_DMA_Abort+0x20e>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a3a      	ldr	r2, [pc, #232]	@ (8003a00 <HAL_DMA_Abort+0x218>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d06d      	beq.n	80039f6 <HAL_DMA_Abort+0x20e>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a39      	ldr	r2, [pc, #228]	@ (8003a04 <HAL_DMA_Abort+0x21c>)
 8003920:	4293      	cmp	r3, r2
 8003922:	d068      	beq.n	80039f6 <HAL_DMA_Abort+0x20e>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4a37      	ldr	r2, [pc, #220]	@ (8003a08 <HAL_DMA_Abort+0x220>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d063      	beq.n	80039f6 <HAL_DMA_Abort+0x20e>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4a36      	ldr	r2, [pc, #216]	@ (8003a0c <HAL_DMA_Abort+0x224>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d05e      	beq.n	80039f6 <HAL_DMA_Abort+0x20e>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a34      	ldr	r2, [pc, #208]	@ (8003a10 <HAL_DMA_Abort+0x228>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d059      	beq.n	80039f6 <HAL_DMA_Abort+0x20e>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4a33      	ldr	r2, [pc, #204]	@ (8003a14 <HAL_DMA_Abort+0x22c>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d054      	beq.n	80039f6 <HAL_DMA_Abort+0x20e>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a31      	ldr	r2, [pc, #196]	@ (8003a18 <HAL_DMA_Abort+0x230>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d04f      	beq.n	80039f6 <HAL_DMA_Abort+0x20e>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a30      	ldr	r2, [pc, #192]	@ (8003a1c <HAL_DMA_Abort+0x234>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d04a      	beq.n	80039f6 <HAL_DMA_Abort+0x20e>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a2e      	ldr	r2, [pc, #184]	@ (8003a20 <HAL_DMA_Abort+0x238>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d045      	beq.n	80039f6 <HAL_DMA_Abort+0x20e>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a2d      	ldr	r2, [pc, #180]	@ (8003a24 <HAL_DMA_Abort+0x23c>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d040      	beq.n	80039f6 <HAL_DMA_Abort+0x20e>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a2b      	ldr	r2, [pc, #172]	@ (8003a28 <HAL_DMA_Abort+0x240>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d03b      	beq.n	80039f6 <HAL_DMA_Abort+0x20e>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a2a      	ldr	r2, [pc, #168]	@ (8003a2c <HAL_DMA_Abort+0x244>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d036      	beq.n	80039f6 <HAL_DMA_Abort+0x20e>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a28      	ldr	r2, [pc, #160]	@ (8003a30 <HAL_DMA_Abort+0x248>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d031      	beq.n	80039f6 <HAL_DMA_Abort+0x20e>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4a27      	ldr	r2, [pc, #156]	@ (8003a34 <HAL_DMA_Abort+0x24c>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d02c      	beq.n	80039f6 <HAL_DMA_Abort+0x20e>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a25      	ldr	r2, [pc, #148]	@ (8003a38 <HAL_DMA_Abort+0x250>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d027      	beq.n	80039f6 <HAL_DMA_Abort+0x20e>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a24      	ldr	r2, [pc, #144]	@ (8003a3c <HAL_DMA_Abort+0x254>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d022      	beq.n	80039f6 <HAL_DMA_Abort+0x20e>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a22      	ldr	r2, [pc, #136]	@ (8003a40 <HAL_DMA_Abort+0x258>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d01d      	beq.n	80039f6 <HAL_DMA_Abort+0x20e>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a21      	ldr	r2, [pc, #132]	@ (8003a44 <HAL_DMA_Abort+0x25c>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d018      	beq.n	80039f6 <HAL_DMA_Abort+0x20e>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a1f      	ldr	r2, [pc, #124]	@ (8003a48 <HAL_DMA_Abort+0x260>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d013      	beq.n	80039f6 <HAL_DMA_Abort+0x20e>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4a1e      	ldr	r2, [pc, #120]	@ (8003a4c <HAL_DMA_Abort+0x264>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d00e      	beq.n	80039f6 <HAL_DMA_Abort+0x20e>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a1c      	ldr	r2, [pc, #112]	@ (8003a50 <HAL_DMA_Abort+0x268>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d009      	beq.n	80039f6 <HAL_DMA_Abort+0x20e>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4a1b      	ldr	r2, [pc, #108]	@ (8003a54 <HAL_DMA_Abort+0x26c>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d004      	beq.n	80039f6 <HAL_DMA_Abort+0x20e>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a19      	ldr	r2, [pc, #100]	@ (8003a58 <HAL_DMA_Abort+0x270>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d132      	bne.n	8003a5c <HAL_DMA_Abort+0x274>
 80039f6:	2301      	movs	r3, #1
 80039f8:	e031      	b.n	8003a5e <HAL_DMA_Abort+0x276>
 80039fa:	bf00      	nop
 80039fc:	40020010 	.word	0x40020010
 8003a00:	40020028 	.word	0x40020028
 8003a04:	40020040 	.word	0x40020040
 8003a08:	40020058 	.word	0x40020058
 8003a0c:	40020070 	.word	0x40020070
 8003a10:	40020088 	.word	0x40020088
 8003a14:	400200a0 	.word	0x400200a0
 8003a18:	400200b8 	.word	0x400200b8
 8003a1c:	40020410 	.word	0x40020410
 8003a20:	40020428 	.word	0x40020428
 8003a24:	40020440 	.word	0x40020440
 8003a28:	40020458 	.word	0x40020458
 8003a2c:	40020470 	.word	0x40020470
 8003a30:	40020488 	.word	0x40020488
 8003a34:	400204a0 	.word	0x400204a0
 8003a38:	400204b8 	.word	0x400204b8
 8003a3c:	58025408 	.word	0x58025408
 8003a40:	5802541c 	.word	0x5802541c
 8003a44:	58025430 	.word	0x58025430
 8003a48:	58025444 	.word	0x58025444
 8003a4c:	58025458 	.word	0x58025458
 8003a50:	5802546c 	.word	0x5802546c
 8003a54:	58025480 	.word	0x58025480
 8003a58:	58025494 	.word	0x58025494
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d007      	beq.n	8003a72 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a6c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003a70:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a6d      	ldr	r2, [pc, #436]	@ (8003c2c <HAL_DMA_Abort+0x444>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d04a      	beq.n	8003b12 <HAL_DMA_Abort+0x32a>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a6b      	ldr	r2, [pc, #428]	@ (8003c30 <HAL_DMA_Abort+0x448>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d045      	beq.n	8003b12 <HAL_DMA_Abort+0x32a>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a6a      	ldr	r2, [pc, #424]	@ (8003c34 <HAL_DMA_Abort+0x44c>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d040      	beq.n	8003b12 <HAL_DMA_Abort+0x32a>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a68      	ldr	r2, [pc, #416]	@ (8003c38 <HAL_DMA_Abort+0x450>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d03b      	beq.n	8003b12 <HAL_DMA_Abort+0x32a>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a67      	ldr	r2, [pc, #412]	@ (8003c3c <HAL_DMA_Abort+0x454>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d036      	beq.n	8003b12 <HAL_DMA_Abort+0x32a>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a65      	ldr	r2, [pc, #404]	@ (8003c40 <HAL_DMA_Abort+0x458>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d031      	beq.n	8003b12 <HAL_DMA_Abort+0x32a>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a64      	ldr	r2, [pc, #400]	@ (8003c44 <HAL_DMA_Abort+0x45c>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d02c      	beq.n	8003b12 <HAL_DMA_Abort+0x32a>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a62      	ldr	r2, [pc, #392]	@ (8003c48 <HAL_DMA_Abort+0x460>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d027      	beq.n	8003b12 <HAL_DMA_Abort+0x32a>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a61      	ldr	r2, [pc, #388]	@ (8003c4c <HAL_DMA_Abort+0x464>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d022      	beq.n	8003b12 <HAL_DMA_Abort+0x32a>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a5f      	ldr	r2, [pc, #380]	@ (8003c50 <HAL_DMA_Abort+0x468>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d01d      	beq.n	8003b12 <HAL_DMA_Abort+0x32a>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a5e      	ldr	r2, [pc, #376]	@ (8003c54 <HAL_DMA_Abort+0x46c>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d018      	beq.n	8003b12 <HAL_DMA_Abort+0x32a>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a5c      	ldr	r2, [pc, #368]	@ (8003c58 <HAL_DMA_Abort+0x470>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d013      	beq.n	8003b12 <HAL_DMA_Abort+0x32a>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a5b      	ldr	r2, [pc, #364]	@ (8003c5c <HAL_DMA_Abort+0x474>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d00e      	beq.n	8003b12 <HAL_DMA_Abort+0x32a>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a59      	ldr	r2, [pc, #356]	@ (8003c60 <HAL_DMA_Abort+0x478>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d009      	beq.n	8003b12 <HAL_DMA_Abort+0x32a>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a58      	ldr	r2, [pc, #352]	@ (8003c64 <HAL_DMA_Abort+0x47c>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d004      	beq.n	8003b12 <HAL_DMA_Abort+0x32a>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4a56      	ldr	r2, [pc, #344]	@ (8003c68 <HAL_DMA_Abort+0x480>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d108      	bne.n	8003b24 <HAL_DMA_Abort+0x33c>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	681a      	ldr	r2, [r3, #0]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f022 0201 	bic.w	r2, r2, #1
 8003b20:	601a      	str	r2, [r3, #0]
 8003b22:	e007      	b.n	8003b34 <HAL_DMA_Abort+0x34c>
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681a      	ldr	r2, [r3, #0]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f022 0201 	bic.w	r2, r2, #1
 8003b32:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003b34:	e013      	b.n	8003b5e <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b36:	f7fe fc33 	bl	80023a0 <HAL_GetTick>
 8003b3a:	4602      	mov	r2, r0
 8003b3c:	693b      	ldr	r3, [r7, #16]
 8003b3e:	1ad3      	subs	r3, r2, r3
 8003b40:	2b05      	cmp	r3, #5
 8003b42:	d90c      	bls.n	8003b5e <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2220      	movs	r2, #32
 8003b48:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2203      	movs	r2, #3
 8003b4e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2200      	movs	r2, #0
 8003b56:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e12d      	b.n	8003dba <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003b5e:	697b      	ldr	r3, [r7, #20]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 0301 	and.w	r3, r3, #1
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d1e5      	bne.n	8003b36 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a2f      	ldr	r2, [pc, #188]	@ (8003c2c <HAL_DMA_Abort+0x444>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d04a      	beq.n	8003c0a <HAL_DMA_Abort+0x422>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4a2d      	ldr	r2, [pc, #180]	@ (8003c30 <HAL_DMA_Abort+0x448>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d045      	beq.n	8003c0a <HAL_DMA_Abort+0x422>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a2c      	ldr	r2, [pc, #176]	@ (8003c34 <HAL_DMA_Abort+0x44c>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d040      	beq.n	8003c0a <HAL_DMA_Abort+0x422>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a2a      	ldr	r2, [pc, #168]	@ (8003c38 <HAL_DMA_Abort+0x450>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d03b      	beq.n	8003c0a <HAL_DMA_Abort+0x422>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4a29      	ldr	r2, [pc, #164]	@ (8003c3c <HAL_DMA_Abort+0x454>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d036      	beq.n	8003c0a <HAL_DMA_Abort+0x422>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a27      	ldr	r2, [pc, #156]	@ (8003c40 <HAL_DMA_Abort+0x458>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d031      	beq.n	8003c0a <HAL_DMA_Abort+0x422>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a26      	ldr	r2, [pc, #152]	@ (8003c44 <HAL_DMA_Abort+0x45c>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d02c      	beq.n	8003c0a <HAL_DMA_Abort+0x422>
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a24      	ldr	r2, [pc, #144]	@ (8003c48 <HAL_DMA_Abort+0x460>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d027      	beq.n	8003c0a <HAL_DMA_Abort+0x422>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a23      	ldr	r2, [pc, #140]	@ (8003c4c <HAL_DMA_Abort+0x464>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d022      	beq.n	8003c0a <HAL_DMA_Abort+0x422>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a21      	ldr	r2, [pc, #132]	@ (8003c50 <HAL_DMA_Abort+0x468>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d01d      	beq.n	8003c0a <HAL_DMA_Abort+0x422>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a20      	ldr	r2, [pc, #128]	@ (8003c54 <HAL_DMA_Abort+0x46c>)
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d018      	beq.n	8003c0a <HAL_DMA_Abort+0x422>
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a1e      	ldr	r2, [pc, #120]	@ (8003c58 <HAL_DMA_Abort+0x470>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d013      	beq.n	8003c0a <HAL_DMA_Abort+0x422>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a1d      	ldr	r2, [pc, #116]	@ (8003c5c <HAL_DMA_Abort+0x474>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d00e      	beq.n	8003c0a <HAL_DMA_Abort+0x422>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a1b      	ldr	r2, [pc, #108]	@ (8003c60 <HAL_DMA_Abort+0x478>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d009      	beq.n	8003c0a <HAL_DMA_Abort+0x422>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a1a      	ldr	r2, [pc, #104]	@ (8003c64 <HAL_DMA_Abort+0x47c>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d004      	beq.n	8003c0a <HAL_DMA_Abort+0x422>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4a18      	ldr	r2, [pc, #96]	@ (8003c68 <HAL_DMA_Abort+0x480>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d101      	bne.n	8003c0e <HAL_DMA_Abort+0x426>
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e000      	b.n	8003c10 <HAL_DMA_Abort+0x428>
 8003c0e:	2300      	movs	r3, #0
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d02b      	beq.n	8003c6c <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c18:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c1e:	f003 031f 	and.w	r3, r3, #31
 8003c22:	223f      	movs	r2, #63	@ 0x3f
 8003c24:	409a      	lsls	r2, r3
 8003c26:	68bb      	ldr	r3, [r7, #8]
 8003c28:	609a      	str	r2, [r3, #8]
 8003c2a:	e02a      	b.n	8003c82 <HAL_DMA_Abort+0x49a>
 8003c2c:	40020010 	.word	0x40020010
 8003c30:	40020028 	.word	0x40020028
 8003c34:	40020040 	.word	0x40020040
 8003c38:	40020058 	.word	0x40020058
 8003c3c:	40020070 	.word	0x40020070
 8003c40:	40020088 	.word	0x40020088
 8003c44:	400200a0 	.word	0x400200a0
 8003c48:	400200b8 	.word	0x400200b8
 8003c4c:	40020410 	.word	0x40020410
 8003c50:	40020428 	.word	0x40020428
 8003c54:	40020440 	.word	0x40020440
 8003c58:	40020458 	.word	0x40020458
 8003c5c:	40020470 	.word	0x40020470
 8003c60:	40020488 	.word	0x40020488
 8003c64:	400204a0 	.word	0x400204a0
 8003c68:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c70:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c76:	f003 031f 	and.w	r3, r3, #31
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	409a      	lsls	r2, r3
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4a4f      	ldr	r2, [pc, #316]	@ (8003dc4 <HAL_DMA_Abort+0x5dc>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d072      	beq.n	8003d72 <HAL_DMA_Abort+0x58a>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a4d      	ldr	r2, [pc, #308]	@ (8003dc8 <HAL_DMA_Abort+0x5e0>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d06d      	beq.n	8003d72 <HAL_DMA_Abort+0x58a>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	4a4c      	ldr	r2, [pc, #304]	@ (8003dcc <HAL_DMA_Abort+0x5e4>)
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d068      	beq.n	8003d72 <HAL_DMA_Abort+0x58a>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a4a      	ldr	r2, [pc, #296]	@ (8003dd0 <HAL_DMA_Abort+0x5e8>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d063      	beq.n	8003d72 <HAL_DMA_Abort+0x58a>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a49      	ldr	r2, [pc, #292]	@ (8003dd4 <HAL_DMA_Abort+0x5ec>)
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d05e      	beq.n	8003d72 <HAL_DMA_Abort+0x58a>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a47      	ldr	r2, [pc, #284]	@ (8003dd8 <HAL_DMA_Abort+0x5f0>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d059      	beq.n	8003d72 <HAL_DMA_Abort+0x58a>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a46      	ldr	r2, [pc, #280]	@ (8003ddc <HAL_DMA_Abort+0x5f4>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d054      	beq.n	8003d72 <HAL_DMA_Abort+0x58a>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a44      	ldr	r2, [pc, #272]	@ (8003de0 <HAL_DMA_Abort+0x5f8>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d04f      	beq.n	8003d72 <HAL_DMA_Abort+0x58a>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a43      	ldr	r2, [pc, #268]	@ (8003de4 <HAL_DMA_Abort+0x5fc>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d04a      	beq.n	8003d72 <HAL_DMA_Abort+0x58a>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a41      	ldr	r2, [pc, #260]	@ (8003de8 <HAL_DMA_Abort+0x600>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d045      	beq.n	8003d72 <HAL_DMA_Abort+0x58a>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a40      	ldr	r2, [pc, #256]	@ (8003dec <HAL_DMA_Abort+0x604>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d040      	beq.n	8003d72 <HAL_DMA_Abort+0x58a>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a3e      	ldr	r2, [pc, #248]	@ (8003df0 <HAL_DMA_Abort+0x608>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d03b      	beq.n	8003d72 <HAL_DMA_Abort+0x58a>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a3d      	ldr	r2, [pc, #244]	@ (8003df4 <HAL_DMA_Abort+0x60c>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d036      	beq.n	8003d72 <HAL_DMA_Abort+0x58a>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a3b      	ldr	r2, [pc, #236]	@ (8003df8 <HAL_DMA_Abort+0x610>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d031      	beq.n	8003d72 <HAL_DMA_Abort+0x58a>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a3a      	ldr	r2, [pc, #232]	@ (8003dfc <HAL_DMA_Abort+0x614>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d02c      	beq.n	8003d72 <HAL_DMA_Abort+0x58a>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a38      	ldr	r2, [pc, #224]	@ (8003e00 <HAL_DMA_Abort+0x618>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d027      	beq.n	8003d72 <HAL_DMA_Abort+0x58a>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a37      	ldr	r2, [pc, #220]	@ (8003e04 <HAL_DMA_Abort+0x61c>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d022      	beq.n	8003d72 <HAL_DMA_Abort+0x58a>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a35      	ldr	r2, [pc, #212]	@ (8003e08 <HAL_DMA_Abort+0x620>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d01d      	beq.n	8003d72 <HAL_DMA_Abort+0x58a>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4a34      	ldr	r2, [pc, #208]	@ (8003e0c <HAL_DMA_Abort+0x624>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d018      	beq.n	8003d72 <HAL_DMA_Abort+0x58a>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a32      	ldr	r2, [pc, #200]	@ (8003e10 <HAL_DMA_Abort+0x628>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d013      	beq.n	8003d72 <HAL_DMA_Abort+0x58a>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4a31      	ldr	r2, [pc, #196]	@ (8003e14 <HAL_DMA_Abort+0x62c>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d00e      	beq.n	8003d72 <HAL_DMA_Abort+0x58a>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a2f      	ldr	r2, [pc, #188]	@ (8003e18 <HAL_DMA_Abort+0x630>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d009      	beq.n	8003d72 <HAL_DMA_Abort+0x58a>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4a2e      	ldr	r2, [pc, #184]	@ (8003e1c <HAL_DMA_Abort+0x634>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d004      	beq.n	8003d72 <HAL_DMA_Abort+0x58a>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a2c      	ldr	r2, [pc, #176]	@ (8003e20 <HAL_DMA_Abort+0x638>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d101      	bne.n	8003d76 <HAL_DMA_Abort+0x58e>
 8003d72:	2301      	movs	r3, #1
 8003d74:	e000      	b.n	8003d78 <HAL_DMA_Abort+0x590>
 8003d76:	2300      	movs	r3, #0
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d015      	beq.n	8003da8 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003d80:	687a      	ldr	r2, [r7, #4]
 8003d82:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003d84:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d00c      	beq.n	8003da8 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d92:	681a      	ldr	r2, [r3, #0]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d98:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003d9c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003da2:	687a      	ldr	r2, [r7, #4]
 8003da4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003da6:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2201      	movs	r2, #1
 8003dac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2200      	movs	r2, #0
 8003db4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8003db8:	2300      	movs	r3, #0
}
 8003dba:	4618      	mov	r0, r3
 8003dbc:	3718      	adds	r7, #24
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bd80      	pop	{r7, pc}
 8003dc2:	bf00      	nop
 8003dc4:	40020010 	.word	0x40020010
 8003dc8:	40020028 	.word	0x40020028
 8003dcc:	40020040 	.word	0x40020040
 8003dd0:	40020058 	.word	0x40020058
 8003dd4:	40020070 	.word	0x40020070
 8003dd8:	40020088 	.word	0x40020088
 8003ddc:	400200a0 	.word	0x400200a0
 8003de0:	400200b8 	.word	0x400200b8
 8003de4:	40020410 	.word	0x40020410
 8003de8:	40020428 	.word	0x40020428
 8003dec:	40020440 	.word	0x40020440
 8003df0:	40020458 	.word	0x40020458
 8003df4:	40020470 	.word	0x40020470
 8003df8:	40020488 	.word	0x40020488
 8003dfc:	400204a0 	.word	0x400204a0
 8003e00:	400204b8 	.word	0x400204b8
 8003e04:	58025408 	.word	0x58025408
 8003e08:	5802541c 	.word	0x5802541c
 8003e0c:	58025430 	.word	0x58025430
 8003e10:	58025444 	.word	0x58025444
 8003e14:	58025458 	.word	0x58025458
 8003e18:	5802546c 	.word	0x5802546c
 8003e1c:	58025480 	.word	0x58025480
 8003e20:	58025494 	.word	0x58025494

08003e24 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b084      	sub	sp, #16
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d101      	bne.n	8003e36 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8003e32:	2301      	movs	r3, #1
 8003e34:	e237      	b.n	80042a6 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003e3c:	b2db      	uxtb	r3, r3
 8003e3e:	2b02      	cmp	r3, #2
 8003e40:	d004      	beq.n	8003e4c <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2280      	movs	r2, #128	@ 0x80
 8003e46:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	e22c      	b.n	80042a6 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a5c      	ldr	r2, [pc, #368]	@ (8003fc4 <HAL_DMA_Abort_IT+0x1a0>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d04a      	beq.n	8003eec <HAL_DMA_Abort_IT+0xc8>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4a5b      	ldr	r2, [pc, #364]	@ (8003fc8 <HAL_DMA_Abort_IT+0x1a4>)
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d045      	beq.n	8003eec <HAL_DMA_Abort_IT+0xc8>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a59      	ldr	r2, [pc, #356]	@ (8003fcc <HAL_DMA_Abort_IT+0x1a8>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d040      	beq.n	8003eec <HAL_DMA_Abort_IT+0xc8>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a58      	ldr	r2, [pc, #352]	@ (8003fd0 <HAL_DMA_Abort_IT+0x1ac>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d03b      	beq.n	8003eec <HAL_DMA_Abort_IT+0xc8>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a56      	ldr	r2, [pc, #344]	@ (8003fd4 <HAL_DMA_Abort_IT+0x1b0>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d036      	beq.n	8003eec <HAL_DMA_Abort_IT+0xc8>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a55      	ldr	r2, [pc, #340]	@ (8003fd8 <HAL_DMA_Abort_IT+0x1b4>)
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d031      	beq.n	8003eec <HAL_DMA_Abort_IT+0xc8>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a53      	ldr	r2, [pc, #332]	@ (8003fdc <HAL_DMA_Abort_IT+0x1b8>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d02c      	beq.n	8003eec <HAL_DMA_Abort_IT+0xc8>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a52      	ldr	r2, [pc, #328]	@ (8003fe0 <HAL_DMA_Abort_IT+0x1bc>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d027      	beq.n	8003eec <HAL_DMA_Abort_IT+0xc8>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4a50      	ldr	r2, [pc, #320]	@ (8003fe4 <HAL_DMA_Abort_IT+0x1c0>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d022      	beq.n	8003eec <HAL_DMA_Abort_IT+0xc8>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a4f      	ldr	r2, [pc, #316]	@ (8003fe8 <HAL_DMA_Abort_IT+0x1c4>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d01d      	beq.n	8003eec <HAL_DMA_Abort_IT+0xc8>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a4d      	ldr	r2, [pc, #308]	@ (8003fec <HAL_DMA_Abort_IT+0x1c8>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d018      	beq.n	8003eec <HAL_DMA_Abort_IT+0xc8>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a4c      	ldr	r2, [pc, #304]	@ (8003ff0 <HAL_DMA_Abort_IT+0x1cc>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d013      	beq.n	8003eec <HAL_DMA_Abort_IT+0xc8>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4a4a      	ldr	r2, [pc, #296]	@ (8003ff4 <HAL_DMA_Abort_IT+0x1d0>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d00e      	beq.n	8003eec <HAL_DMA_Abort_IT+0xc8>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a49      	ldr	r2, [pc, #292]	@ (8003ff8 <HAL_DMA_Abort_IT+0x1d4>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d009      	beq.n	8003eec <HAL_DMA_Abort_IT+0xc8>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a47      	ldr	r2, [pc, #284]	@ (8003ffc <HAL_DMA_Abort_IT+0x1d8>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d004      	beq.n	8003eec <HAL_DMA_Abort_IT+0xc8>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a46      	ldr	r2, [pc, #280]	@ (8004000 <HAL_DMA_Abort_IT+0x1dc>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d101      	bne.n	8003ef0 <HAL_DMA_Abort_IT+0xcc>
 8003eec:	2301      	movs	r3, #1
 8003eee:	e000      	b.n	8003ef2 <HAL_DMA_Abort_IT+0xce>
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	f000 8086 	beq.w	8004004 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2204      	movs	r2, #4
 8003efc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4a2f      	ldr	r2, [pc, #188]	@ (8003fc4 <HAL_DMA_Abort_IT+0x1a0>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d04a      	beq.n	8003fa0 <HAL_DMA_Abort_IT+0x17c>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4a2e      	ldr	r2, [pc, #184]	@ (8003fc8 <HAL_DMA_Abort_IT+0x1a4>)
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d045      	beq.n	8003fa0 <HAL_DMA_Abort_IT+0x17c>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a2c      	ldr	r2, [pc, #176]	@ (8003fcc <HAL_DMA_Abort_IT+0x1a8>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d040      	beq.n	8003fa0 <HAL_DMA_Abort_IT+0x17c>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a2b      	ldr	r2, [pc, #172]	@ (8003fd0 <HAL_DMA_Abort_IT+0x1ac>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d03b      	beq.n	8003fa0 <HAL_DMA_Abort_IT+0x17c>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a29      	ldr	r2, [pc, #164]	@ (8003fd4 <HAL_DMA_Abort_IT+0x1b0>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d036      	beq.n	8003fa0 <HAL_DMA_Abort_IT+0x17c>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4a28      	ldr	r2, [pc, #160]	@ (8003fd8 <HAL_DMA_Abort_IT+0x1b4>)
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d031      	beq.n	8003fa0 <HAL_DMA_Abort_IT+0x17c>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4a26      	ldr	r2, [pc, #152]	@ (8003fdc <HAL_DMA_Abort_IT+0x1b8>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d02c      	beq.n	8003fa0 <HAL_DMA_Abort_IT+0x17c>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4a25      	ldr	r2, [pc, #148]	@ (8003fe0 <HAL_DMA_Abort_IT+0x1bc>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d027      	beq.n	8003fa0 <HAL_DMA_Abort_IT+0x17c>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	4a23      	ldr	r2, [pc, #140]	@ (8003fe4 <HAL_DMA_Abort_IT+0x1c0>)
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d022      	beq.n	8003fa0 <HAL_DMA_Abort_IT+0x17c>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	4a22      	ldr	r2, [pc, #136]	@ (8003fe8 <HAL_DMA_Abort_IT+0x1c4>)
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d01d      	beq.n	8003fa0 <HAL_DMA_Abort_IT+0x17c>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4a20      	ldr	r2, [pc, #128]	@ (8003fec <HAL_DMA_Abort_IT+0x1c8>)
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d018      	beq.n	8003fa0 <HAL_DMA_Abort_IT+0x17c>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4a1f      	ldr	r2, [pc, #124]	@ (8003ff0 <HAL_DMA_Abort_IT+0x1cc>)
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d013      	beq.n	8003fa0 <HAL_DMA_Abort_IT+0x17c>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a1d      	ldr	r2, [pc, #116]	@ (8003ff4 <HAL_DMA_Abort_IT+0x1d0>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d00e      	beq.n	8003fa0 <HAL_DMA_Abort_IT+0x17c>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a1c      	ldr	r2, [pc, #112]	@ (8003ff8 <HAL_DMA_Abort_IT+0x1d4>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d009      	beq.n	8003fa0 <HAL_DMA_Abort_IT+0x17c>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a1a      	ldr	r2, [pc, #104]	@ (8003ffc <HAL_DMA_Abort_IT+0x1d8>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d004      	beq.n	8003fa0 <HAL_DMA_Abort_IT+0x17c>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a19      	ldr	r2, [pc, #100]	@ (8004000 <HAL_DMA_Abort_IT+0x1dc>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d108      	bne.n	8003fb2 <HAL_DMA_Abort_IT+0x18e>
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	681a      	ldr	r2, [r3, #0]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f022 0201 	bic.w	r2, r2, #1
 8003fae:	601a      	str	r2, [r3, #0]
 8003fb0:	e178      	b.n	80042a4 <HAL_DMA_Abort_IT+0x480>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	681a      	ldr	r2, [r3, #0]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f022 0201 	bic.w	r2, r2, #1
 8003fc0:	601a      	str	r2, [r3, #0]
 8003fc2:	e16f      	b.n	80042a4 <HAL_DMA_Abort_IT+0x480>
 8003fc4:	40020010 	.word	0x40020010
 8003fc8:	40020028 	.word	0x40020028
 8003fcc:	40020040 	.word	0x40020040
 8003fd0:	40020058 	.word	0x40020058
 8003fd4:	40020070 	.word	0x40020070
 8003fd8:	40020088 	.word	0x40020088
 8003fdc:	400200a0 	.word	0x400200a0
 8003fe0:	400200b8 	.word	0x400200b8
 8003fe4:	40020410 	.word	0x40020410
 8003fe8:	40020428 	.word	0x40020428
 8003fec:	40020440 	.word	0x40020440
 8003ff0:	40020458 	.word	0x40020458
 8003ff4:	40020470 	.word	0x40020470
 8003ff8:	40020488 	.word	0x40020488
 8003ffc:	400204a0 	.word	0x400204a0
 8004000:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	681a      	ldr	r2, [r3, #0]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f022 020e 	bic.w	r2, r2, #14
 8004012:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4a6c      	ldr	r2, [pc, #432]	@ (80041cc <HAL_DMA_Abort_IT+0x3a8>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d04a      	beq.n	80040b4 <HAL_DMA_Abort_IT+0x290>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4a6b      	ldr	r2, [pc, #428]	@ (80041d0 <HAL_DMA_Abort_IT+0x3ac>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d045      	beq.n	80040b4 <HAL_DMA_Abort_IT+0x290>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a69      	ldr	r2, [pc, #420]	@ (80041d4 <HAL_DMA_Abort_IT+0x3b0>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d040      	beq.n	80040b4 <HAL_DMA_Abort_IT+0x290>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a68      	ldr	r2, [pc, #416]	@ (80041d8 <HAL_DMA_Abort_IT+0x3b4>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d03b      	beq.n	80040b4 <HAL_DMA_Abort_IT+0x290>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a66      	ldr	r2, [pc, #408]	@ (80041dc <HAL_DMA_Abort_IT+0x3b8>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d036      	beq.n	80040b4 <HAL_DMA_Abort_IT+0x290>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4a65      	ldr	r2, [pc, #404]	@ (80041e0 <HAL_DMA_Abort_IT+0x3bc>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d031      	beq.n	80040b4 <HAL_DMA_Abort_IT+0x290>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a63      	ldr	r2, [pc, #396]	@ (80041e4 <HAL_DMA_Abort_IT+0x3c0>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d02c      	beq.n	80040b4 <HAL_DMA_Abort_IT+0x290>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a62      	ldr	r2, [pc, #392]	@ (80041e8 <HAL_DMA_Abort_IT+0x3c4>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d027      	beq.n	80040b4 <HAL_DMA_Abort_IT+0x290>
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4a60      	ldr	r2, [pc, #384]	@ (80041ec <HAL_DMA_Abort_IT+0x3c8>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d022      	beq.n	80040b4 <HAL_DMA_Abort_IT+0x290>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a5f      	ldr	r2, [pc, #380]	@ (80041f0 <HAL_DMA_Abort_IT+0x3cc>)
 8004074:	4293      	cmp	r3, r2
 8004076:	d01d      	beq.n	80040b4 <HAL_DMA_Abort_IT+0x290>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a5d      	ldr	r2, [pc, #372]	@ (80041f4 <HAL_DMA_Abort_IT+0x3d0>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d018      	beq.n	80040b4 <HAL_DMA_Abort_IT+0x290>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4a5c      	ldr	r2, [pc, #368]	@ (80041f8 <HAL_DMA_Abort_IT+0x3d4>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d013      	beq.n	80040b4 <HAL_DMA_Abort_IT+0x290>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a5a      	ldr	r2, [pc, #360]	@ (80041fc <HAL_DMA_Abort_IT+0x3d8>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d00e      	beq.n	80040b4 <HAL_DMA_Abort_IT+0x290>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4a59      	ldr	r2, [pc, #356]	@ (8004200 <HAL_DMA_Abort_IT+0x3dc>)
 800409c:	4293      	cmp	r3, r2
 800409e:	d009      	beq.n	80040b4 <HAL_DMA_Abort_IT+0x290>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4a57      	ldr	r2, [pc, #348]	@ (8004204 <HAL_DMA_Abort_IT+0x3e0>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d004      	beq.n	80040b4 <HAL_DMA_Abort_IT+0x290>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4a56      	ldr	r2, [pc, #344]	@ (8004208 <HAL_DMA_Abort_IT+0x3e4>)
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d108      	bne.n	80040c6 <HAL_DMA_Abort_IT+0x2a2>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	681a      	ldr	r2, [r3, #0]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f022 0201 	bic.w	r2, r2, #1
 80040c2:	601a      	str	r2, [r3, #0]
 80040c4:	e007      	b.n	80040d6 <HAL_DMA_Abort_IT+0x2b2>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	681a      	ldr	r2, [r3, #0]
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f022 0201 	bic.w	r2, r2, #1
 80040d4:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4a3c      	ldr	r2, [pc, #240]	@ (80041cc <HAL_DMA_Abort_IT+0x3a8>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d072      	beq.n	80041c6 <HAL_DMA_Abort_IT+0x3a2>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a3a      	ldr	r2, [pc, #232]	@ (80041d0 <HAL_DMA_Abort_IT+0x3ac>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d06d      	beq.n	80041c6 <HAL_DMA_Abort_IT+0x3a2>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a39      	ldr	r2, [pc, #228]	@ (80041d4 <HAL_DMA_Abort_IT+0x3b0>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d068      	beq.n	80041c6 <HAL_DMA_Abort_IT+0x3a2>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	4a37      	ldr	r2, [pc, #220]	@ (80041d8 <HAL_DMA_Abort_IT+0x3b4>)
 80040fa:	4293      	cmp	r3, r2
 80040fc:	d063      	beq.n	80041c6 <HAL_DMA_Abort_IT+0x3a2>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	4a36      	ldr	r2, [pc, #216]	@ (80041dc <HAL_DMA_Abort_IT+0x3b8>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d05e      	beq.n	80041c6 <HAL_DMA_Abort_IT+0x3a2>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4a34      	ldr	r2, [pc, #208]	@ (80041e0 <HAL_DMA_Abort_IT+0x3bc>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d059      	beq.n	80041c6 <HAL_DMA_Abort_IT+0x3a2>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4a33      	ldr	r2, [pc, #204]	@ (80041e4 <HAL_DMA_Abort_IT+0x3c0>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d054      	beq.n	80041c6 <HAL_DMA_Abort_IT+0x3a2>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a31      	ldr	r2, [pc, #196]	@ (80041e8 <HAL_DMA_Abort_IT+0x3c4>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d04f      	beq.n	80041c6 <HAL_DMA_Abort_IT+0x3a2>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4a30      	ldr	r2, [pc, #192]	@ (80041ec <HAL_DMA_Abort_IT+0x3c8>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d04a      	beq.n	80041c6 <HAL_DMA_Abort_IT+0x3a2>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a2e      	ldr	r2, [pc, #184]	@ (80041f0 <HAL_DMA_Abort_IT+0x3cc>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d045      	beq.n	80041c6 <HAL_DMA_Abort_IT+0x3a2>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4a2d      	ldr	r2, [pc, #180]	@ (80041f4 <HAL_DMA_Abort_IT+0x3d0>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d040      	beq.n	80041c6 <HAL_DMA_Abort_IT+0x3a2>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a2b      	ldr	r2, [pc, #172]	@ (80041f8 <HAL_DMA_Abort_IT+0x3d4>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d03b      	beq.n	80041c6 <HAL_DMA_Abort_IT+0x3a2>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4a2a      	ldr	r2, [pc, #168]	@ (80041fc <HAL_DMA_Abort_IT+0x3d8>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d036      	beq.n	80041c6 <HAL_DMA_Abort_IT+0x3a2>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4a28      	ldr	r2, [pc, #160]	@ (8004200 <HAL_DMA_Abort_IT+0x3dc>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d031      	beq.n	80041c6 <HAL_DMA_Abort_IT+0x3a2>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a27      	ldr	r2, [pc, #156]	@ (8004204 <HAL_DMA_Abort_IT+0x3e0>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d02c      	beq.n	80041c6 <HAL_DMA_Abort_IT+0x3a2>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a25      	ldr	r2, [pc, #148]	@ (8004208 <HAL_DMA_Abort_IT+0x3e4>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d027      	beq.n	80041c6 <HAL_DMA_Abort_IT+0x3a2>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a24      	ldr	r2, [pc, #144]	@ (800420c <HAL_DMA_Abort_IT+0x3e8>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d022      	beq.n	80041c6 <HAL_DMA_Abort_IT+0x3a2>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a22      	ldr	r2, [pc, #136]	@ (8004210 <HAL_DMA_Abort_IT+0x3ec>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d01d      	beq.n	80041c6 <HAL_DMA_Abort_IT+0x3a2>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4a21      	ldr	r2, [pc, #132]	@ (8004214 <HAL_DMA_Abort_IT+0x3f0>)
 8004190:	4293      	cmp	r3, r2
 8004192:	d018      	beq.n	80041c6 <HAL_DMA_Abort_IT+0x3a2>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a1f      	ldr	r2, [pc, #124]	@ (8004218 <HAL_DMA_Abort_IT+0x3f4>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d013      	beq.n	80041c6 <HAL_DMA_Abort_IT+0x3a2>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4a1e      	ldr	r2, [pc, #120]	@ (800421c <HAL_DMA_Abort_IT+0x3f8>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d00e      	beq.n	80041c6 <HAL_DMA_Abort_IT+0x3a2>
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a1c      	ldr	r2, [pc, #112]	@ (8004220 <HAL_DMA_Abort_IT+0x3fc>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d009      	beq.n	80041c6 <HAL_DMA_Abort_IT+0x3a2>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4a1b      	ldr	r2, [pc, #108]	@ (8004224 <HAL_DMA_Abort_IT+0x400>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d004      	beq.n	80041c6 <HAL_DMA_Abort_IT+0x3a2>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4a19      	ldr	r2, [pc, #100]	@ (8004228 <HAL_DMA_Abort_IT+0x404>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d132      	bne.n	800422c <HAL_DMA_Abort_IT+0x408>
 80041c6:	2301      	movs	r3, #1
 80041c8:	e031      	b.n	800422e <HAL_DMA_Abort_IT+0x40a>
 80041ca:	bf00      	nop
 80041cc:	40020010 	.word	0x40020010
 80041d0:	40020028 	.word	0x40020028
 80041d4:	40020040 	.word	0x40020040
 80041d8:	40020058 	.word	0x40020058
 80041dc:	40020070 	.word	0x40020070
 80041e0:	40020088 	.word	0x40020088
 80041e4:	400200a0 	.word	0x400200a0
 80041e8:	400200b8 	.word	0x400200b8
 80041ec:	40020410 	.word	0x40020410
 80041f0:	40020428 	.word	0x40020428
 80041f4:	40020440 	.word	0x40020440
 80041f8:	40020458 	.word	0x40020458
 80041fc:	40020470 	.word	0x40020470
 8004200:	40020488 	.word	0x40020488
 8004204:	400204a0 	.word	0x400204a0
 8004208:	400204b8 	.word	0x400204b8
 800420c:	58025408 	.word	0x58025408
 8004210:	5802541c 	.word	0x5802541c
 8004214:	58025430 	.word	0x58025430
 8004218:	58025444 	.word	0x58025444
 800421c:	58025458 	.word	0x58025458
 8004220:	5802546c 	.word	0x5802546c
 8004224:	58025480 	.word	0x58025480
 8004228:	58025494 	.word	0x58025494
 800422c:	2300      	movs	r3, #0
 800422e:	2b00      	cmp	r3, #0
 8004230:	d028      	beq.n	8004284 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800423c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004240:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004246:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800424c:	f003 031f 	and.w	r3, r3, #31
 8004250:	2201      	movs	r2, #1
 8004252:	409a      	lsls	r2, r3
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800425c:	687a      	ldr	r2, [r7, #4]
 800425e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004260:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004266:	2b00      	cmp	r3, #0
 8004268:	d00c      	beq.n	8004284 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004274:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004278:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800427e:	687a      	ldr	r2, [r7, #4]
 8004280:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004282:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2201      	movs	r2, #1
 8004288:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2200      	movs	r2, #0
 8004290:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004298:	2b00      	cmp	r3, #0
 800429a:	d003      	beq.n	80042a4 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042a0:	6878      	ldr	r0, [r7, #4]
 80042a2:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80042a4:	2300      	movs	r3, #0
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	3710      	adds	r7, #16
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}
 80042ae:	bf00      	nop

080042b0 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b098      	sub	sp, #96	@ 0x60
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 80042b8:	4a84      	ldr	r2, [pc, #528]	@ (80044cc <HAL_FDCAN_Init+0x21c>)
 80042ba:	f107 030c 	add.w	r3, r7, #12
 80042be:	4611      	mov	r1, r2
 80042c0:	224c      	movs	r2, #76	@ 0x4c
 80042c2:	4618      	mov	r0, r3
 80042c4:	f006 ff9c 	bl	800b200 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d101      	bne.n	80042d2 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 80042ce:	2301      	movs	r3, #1
 80042d0:	e1c6      	b.n	8004660 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4a7e      	ldr	r2, [pc, #504]	@ (80044d0 <HAL_FDCAN_Init+0x220>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d106      	bne.n	80042ea <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80042e4:	461a      	mov	r2, r3
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80042f0:	b2db      	uxtb	r3, r3
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d106      	bne.n	8004304 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2200      	movs	r2, #0
 80042fa:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80042fe:	6878      	ldr	r0, [r7, #4]
 8004300:	f7fd fd48 	bl	8001d94 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	699a      	ldr	r2, [r3, #24]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f022 0210 	bic.w	r2, r2, #16
 8004312:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004314:	f7fe f844 	bl	80023a0 <HAL_GetTick>
 8004318:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800431a:	e014      	b.n	8004346 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800431c:	f7fe f840 	bl	80023a0 <HAL_GetTick>
 8004320:	4602      	mov	r2, r0
 8004322:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004324:	1ad3      	subs	r3, r2, r3
 8004326:	2b0a      	cmp	r3, #10
 8004328:	d90d      	bls.n	8004346 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004330:	f043 0201 	orr.w	r2, r3, #1
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2203      	movs	r2, #3
 800433e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8004342:	2301      	movs	r3, #1
 8004344:	e18c      	b.n	8004660 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	699b      	ldr	r3, [r3, #24]
 800434c:	f003 0308 	and.w	r3, r3, #8
 8004350:	2b08      	cmp	r3, #8
 8004352:	d0e3      	beq.n	800431c <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	699a      	ldr	r2, [r3, #24]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f042 0201 	orr.w	r2, r2, #1
 8004362:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004364:	f7fe f81c 	bl	80023a0 <HAL_GetTick>
 8004368:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800436a:	e014      	b.n	8004396 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800436c:	f7fe f818 	bl	80023a0 <HAL_GetTick>
 8004370:	4602      	mov	r2, r0
 8004372:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004374:	1ad3      	subs	r3, r2, r3
 8004376:	2b0a      	cmp	r3, #10
 8004378:	d90d      	bls.n	8004396 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004380:	f043 0201 	orr.w	r2, r3, #1
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2203      	movs	r2, #3
 800438e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	e164      	b.n	8004660 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	699b      	ldr	r3, [r3, #24]
 800439c:	f003 0301 	and.w	r3, r3, #1
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d0e3      	beq.n	800436c <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	699a      	ldr	r2, [r3, #24]
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f042 0202 	orr.w	r2, r2, #2
 80043b2:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	7c1b      	ldrb	r3, [r3, #16]
 80043b8:	2b01      	cmp	r3, #1
 80043ba:	d108      	bne.n	80043ce <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	699a      	ldr	r2, [r3, #24]
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80043ca:	619a      	str	r2, [r3, #24]
 80043cc:	e007      	b.n	80043de <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	699a      	ldr	r2, [r3, #24]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80043dc:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	7c5b      	ldrb	r3, [r3, #17]
 80043e2:	2b01      	cmp	r3, #1
 80043e4:	d108      	bne.n	80043f8 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	699a      	ldr	r2, [r3, #24]
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80043f4:	619a      	str	r2, [r3, #24]
 80043f6:	e007      	b.n	8004408 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	699a      	ldr	r2, [r3, #24]
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004406:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	7c9b      	ldrb	r3, [r3, #18]
 800440c:	2b01      	cmp	r3, #1
 800440e:	d108      	bne.n	8004422 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	699a      	ldr	r2, [r3, #24]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800441e:	619a      	str	r2, [r3, #24]
 8004420:	e007      	b.n	8004432 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	699a      	ldr	r2, [r3, #24]
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004430:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	699b      	ldr	r3, [r3, #24]
 8004438:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	689a      	ldr	r2, [r3, #8]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	430a      	orrs	r2, r1
 8004446:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	699a      	ldr	r2, [r3, #24]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8004456:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	691a      	ldr	r2, [r3, #16]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f022 0210 	bic.w	r2, r2, #16
 8004466:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	68db      	ldr	r3, [r3, #12]
 800446c:	2b01      	cmp	r3, #1
 800446e:	d108      	bne.n	8004482 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	699a      	ldr	r2, [r3, #24]
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f042 0204 	orr.w	r2, r2, #4
 800447e:	619a      	str	r2, [r3, #24]
 8004480:	e030      	b.n	80044e4 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	68db      	ldr	r3, [r3, #12]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d02c      	beq.n	80044e4 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	68db      	ldr	r3, [r3, #12]
 800448e:	2b02      	cmp	r3, #2
 8004490:	d020      	beq.n	80044d4 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	699a      	ldr	r2, [r3, #24]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80044a0:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	691a      	ldr	r2, [r3, #16]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f042 0210 	orr.w	r2, r2, #16
 80044b0:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	68db      	ldr	r3, [r3, #12]
 80044b6:	2b03      	cmp	r3, #3
 80044b8:	d114      	bne.n	80044e4 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	699a      	ldr	r2, [r3, #24]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f042 0220 	orr.w	r2, r2, #32
 80044c8:	619a      	str	r2, [r3, #24]
 80044ca:	e00b      	b.n	80044e4 <HAL_FDCAN_Init+0x234>
 80044cc:	0800bb48 	.word	0x0800bb48
 80044d0:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	699a      	ldr	r2, [r3, #24]
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f042 0220 	orr.w	r2, r2, #32
 80044e2:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	699b      	ldr	r3, [r3, #24]
 80044e8:	3b01      	subs	r3, #1
 80044ea:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	69db      	ldr	r3, [r3, #28]
 80044f0:	3b01      	subs	r3, #1
 80044f2:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80044f4:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6a1b      	ldr	r3, [r3, #32]
 80044fa:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80044fc:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	695b      	ldr	r3, [r3, #20]
 8004504:	3b01      	subs	r3, #1
 8004506:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800450c:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800450e:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	689b      	ldr	r3, [r3, #8]
 8004514:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004518:	d115      	bne.n	8004546 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800451e:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004524:	3b01      	subs	r3, #1
 8004526:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004528:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800452e:	3b01      	subs	r3, #1
 8004530:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004532:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800453a:	3b01      	subs	r3, #1
 800453c:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004542:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004544:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800454a:	2b00      	cmp	r3, #0
 800454c:	d00a      	beq.n	8004564 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	430a      	orrs	r2, r1
 8004560:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800456c:	4413      	add	r3, r2
 800456e:	2b00      	cmp	r3, #0
 8004570:	d011      	beq.n	8004596 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800457a:	f023 0107 	bic.w	r1, r3, #7
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004582:	009b      	lsls	r3, r3, #2
 8004584:	3360      	adds	r3, #96	@ 0x60
 8004586:	443b      	add	r3, r7
 8004588:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	430a      	orrs	r2, r1
 8004592:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800459a:	2b00      	cmp	r3, #0
 800459c:	d011      	beq.n	80045c2 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80045a6:	f023 0107 	bic.w	r1, r3, #7
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045ae:	009b      	lsls	r3, r3, #2
 80045b0:	3360      	adds	r3, #96	@ 0x60
 80045b2:	443b      	add	r3, r7
 80045b4:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	430a      	orrs	r2, r1
 80045be:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d012      	beq.n	80045f0 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80045d2:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045da:	009b      	lsls	r3, r3, #2
 80045dc:	3360      	adds	r3, #96	@ 0x60
 80045de:	443b      	add	r3, r7
 80045e0:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80045e4:	011a      	lsls	r2, r3, #4
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	430a      	orrs	r2, r1
 80045ec:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d012      	beq.n	800461e <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004600:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004608:	009b      	lsls	r3, r3, #2
 800460a:	3360      	adds	r3, #96	@ 0x60
 800460c:	443b      	add	r3, r7
 800460e:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8004612:	021a      	lsls	r2, r3, #8
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	430a      	orrs	r2, r1
 800461a:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4a11      	ldr	r2, [pc, #68]	@ (8004668 <HAL_FDCAN_Init+0x3b8>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d107      	bne.n	8004638 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	689a      	ldr	r2, [r3, #8]
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	f022 0203 	bic.w	r2, r2, #3
 8004636:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2200      	movs	r2, #0
 800463c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2200      	movs	r2, #0
 8004644:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2201      	movs	r2, #1
 800464c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8004650:	6878      	ldr	r0, [r7, #4]
 8004652:	f000 f80b 	bl	800466c <FDCAN_CalcultateRamBlockAddresses>
 8004656:	4603      	mov	r3, r0
 8004658:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 800465c:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8004660:	4618      	mov	r0, r3
 8004662:	3760      	adds	r7, #96	@ 0x60
 8004664:	46bd      	mov	sp, r7
 8004666:	bd80      	pop	{r7, pc}
 8004668:	4000a000 	.word	0x4000a000

0800466c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800466c:	b480      	push	{r7}
 800466e:	b085      	sub	sp, #20
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004678:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8004682:	4ba7      	ldr	r3, [pc, #668]	@ (8004920 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004684:	4013      	ands	r3, r2
 8004686:	68ba      	ldr	r2, [r7, #8]
 8004688:	0091      	lsls	r1, r2, #2
 800468a:	687a      	ldr	r2, [r7, #4]
 800468c:	6812      	ldr	r2, [r2, #0]
 800468e:	430b      	orrs	r3, r1
 8004690:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800469c:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046a4:	041a      	lsls	r2, r3, #16
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	430a      	orrs	r2, r1
 80046ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046b4:	68ba      	ldr	r2, [r7, #8]
 80046b6:	4413      	add	r3, r2
 80046b8:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80046c2:	4b97      	ldr	r3, [pc, #604]	@ (8004920 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80046c4:	4013      	ands	r3, r2
 80046c6:	68ba      	ldr	r2, [r7, #8]
 80046c8:	0091      	lsls	r1, r2, #2
 80046ca:	687a      	ldr	r2, [r7, #4]
 80046cc:	6812      	ldr	r2, [r2, #0]
 80046ce:	430b      	orrs	r3, r1
 80046d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046dc:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046e4:	041a      	lsls	r2, r3, #16
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	430a      	orrs	r2, r1
 80046ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046f4:	005b      	lsls	r3, r3, #1
 80046f6:	68ba      	ldr	r2, [r7, #8]
 80046f8:	4413      	add	r3, r2
 80046fa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8004704:	4b86      	ldr	r3, [pc, #536]	@ (8004920 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004706:	4013      	ands	r3, r2
 8004708:	68ba      	ldr	r2, [r7, #8]
 800470a:	0091      	lsls	r1, r2, #2
 800470c:	687a      	ldr	r2, [r7, #4]
 800470e:	6812      	ldr	r2, [r2, #0]
 8004710:	430b      	orrs	r3, r1
 8004712:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800471e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004726:	041a      	lsls	r2, r3, #16
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	430a      	orrs	r2, r1
 800472e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004736:	687a      	ldr	r2, [r7, #4]
 8004738:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800473a:	fb02 f303 	mul.w	r3, r2, r3
 800473e:	68ba      	ldr	r2, [r7, #8]
 8004740:	4413      	add	r3, r2
 8004742:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800474c:	4b74      	ldr	r3, [pc, #464]	@ (8004920 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800474e:	4013      	ands	r3, r2
 8004750:	68ba      	ldr	r2, [r7, #8]
 8004752:	0091      	lsls	r1, r2, #2
 8004754:	687a      	ldr	r2, [r7, #4]
 8004756:	6812      	ldr	r2, [r2, #0]
 8004758:	430b      	orrs	r3, r1
 800475a:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004766:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800476e:	041a      	lsls	r2, r3, #16
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	430a      	orrs	r2, r1
 8004776:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800477e:	687a      	ldr	r2, [r7, #4]
 8004780:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8004782:	fb02 f303 	mul.w	r3, r2, r3
 8004786:	68ba      	ldr	r2, [r7, #8]
 8004788:	4413      	add	r3, r2
 800478a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8004794:	4b62      	ldr	r3, [pc, #392]	@ (8004920 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004796:	4013      	ands	r3, r2
 8004798:	68ba      	ldr	r2, [r7, #8]
 800479a:	0091      	lsls	r1, r2, #2
 800479c:	687a      	ldr	r2, [r7, #4]
 800479e:	6812      	ldr	r2, [r2, #0]
 80047a0:	430b      	orrs	r3, r1
 80047a2:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047aa:	687a      	ldr	r2, [r7, #4]
 80047ac:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80047ae:	fb02 f303 	mul.w	r3, r2, r3
 80047b2:	68ba      	ldr	r2, [r7, #8]
 80047b4:	4413      	add	r3, r2
 80047b6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80047c0:	4b57      	ldr	r3, [pc, #348]	@ (8004920 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80047c2:	4013      	ands	r3, r2
 80047c4:	68ba      	ldr	r2, [r7, #8]
 80047c6:	0091      	lsls	r1, r2, #2
 80047c8:	687a      	ldr	r2, [r7, #4]
 80047ca:	6812      	ldr	r2, [r2, #0]
 80047cc:	430b      	orrs	r3, r1
 80047ce:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80047da:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047e2:	041a      	lsls	r2, r3, #16
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	430a      	orrs	r2, r1
 80047ea:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047f2:	005b      	lsls	r3, r3, #1
 80047f4:	68ba      	ldr	r2, [r7, #8]
 80047f6:	4413      	add	r3, r2
 80047f8:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8004802:	4b47      	ldr	r3, [pc, #284]	@ (8004920 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004804:	4013      	ands	r3, r2
 8004806:	68ba      	ldr	r2, [r7, #8]
 8004808:	0091      	lsls	r1, r2, #2
 800480a:	687a      	ldr	r2, [r7, #4]
 800480c:	6812      	ldr	r2, [r2, #0]
 800480e:	430b      	orrs	r3, r1
 8004810:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800481c:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004824:	041a      	lsls	r2, r3, #16
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	430a      	orrs	r2, r1
 800482c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004838:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004840:	061a      	lsls	r2, r3, #24
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	430a      	orrs	r2, r1
 8004848:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004850:	4b34      	ldr	r3, [pc, #208]	@ (8004924 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8004852:	4413      	add	r3, r2
 8004854:	009a      	lsls	r2, r3, #2
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004862:	009b      	lsls	r3, r3, #2
 8004864:	441a      	add	r2, r3
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004872:	00db      	lsls	r3, r3, #3
 8004874:	441a      	add	r2, r3
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004882:	6879      	ldr	r1, [r7, #4]
 8004884:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8004886:	fb01 f303 	mul.w	r3, r1, r3
 800488a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800488c:	441a      	add	r2, r3
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800489a:	6879      	ldr	r1, [r7, #4]
 800489c:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 800489e:	fb01 f303 	mul.w	r3, r1, r3
 80048a2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80048a4:	441a      	add	r2, r3
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048b2:	6879      	ldr	r1, [r7, #4]
 80048b4:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 80048b6:	fb01 f303 	mul.w	r3, r1, r3
 80048ba:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80048bc:	441a      	add	r2, r3
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048ce:	00db      	lsls	r3, r3, #3
 80048d0:	441a      	add	r2, r3
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048e2:	6879      	ldr	r1, [r7, #4]
 80048e4:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80048e6:	fb01 f303 	mul.w	r3, r1, r3
 80048ea:	009b      	lsls	r3, r3, #2
 80048ec:	441a      	add	r2, r3
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048fe:	6879      	ldr	r1, [r7, #4]
 8004900:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8004902:	fb01 f303 	mul.w	r3, r1, r3
 8004906:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8004908:	441a      	add	r2, r3
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004916:	4a04      	ldr	r2, [pc, #16]	@ (8004928 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d915      	bls.n	8004948 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 800491c:	e006      	b.n	800492c <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 800491e:	bf00      	nop
 8004920:	ffff0003 	.word	0xffff0003
 8004924:	10002b00 	.word	0x10002b00
 8004928:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004932:	f043 0220 	orr.w	r2, r3, #32
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2203      	movs	r2, #3
 8004940:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8004944:	2301      	movs	r3, #1
 8004946:	e010      	b.n	800496a <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800494c:	60fb      	str	r3, [r7, #12]
 800494e:	e005      	b.n	800495c <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	2200      	movs	r2, #0
 8004954:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	3304      	adds	r3, #4
 800495a:	60fb      	str	r3, [r7, #12]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004962:	68fa      	ldr	r2, [r7, #12]
 8004964:	429a      	cmp	r2, r3
 8004966:	d3f3      	bcc.n	8004950 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8004968:	2300      	movs	r3, #0
}
 800496a:	4618      	mov	r0, r3
 800496c:	3714      	adds	r7, #20
 800496e:	46bd      	mov	sp, r7
 8004970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004974:	4770      	bx	lr
 8004976:	bf00      	nop

08004978 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8004978:	b480      	push	{r7}
 800497a:	b089      	sub	sp, #36	@ 0x24
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
 8004980:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004982:	2300      	movs	r3, #0
 8004984:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004986:	4b89      	ldr	r3, [pc, #548]	@ (8004bac <HAL_GPIO_Init+0x234>)
 8004988:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800498a:	e194      	b.n	8004cb6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	681a      	ldr	r2, [r3, #0]
 8004990:	2101      	movs	r1, #1
 8004992:	69fb      	ldr	r3, [r7, #28]
 8004994:	fa01 f303 	lsl.w	r3, r1, r3
 8004998:	4013      	ands	r3, r2
 800499a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800499c:	693b      	ldr	r3, [r7, #16]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	f000 8186 	beq.w	8004cb0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	f003 0303 	and.w	r3, r3, #3
 80049ac:	2b01      	cmp	r3, #1
 80049ae:	d005      	beq.n	80049bc <HAL_GPIO_Init+0x44>
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	f003 0303 	and.w	r3, r3, #3
 80049b8:	2b02      	cmp	r3, #2
 80049ba:	d130      	bne.n	8004a1e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	689b      	ldr	r3, [r3, #8]
 80049c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80049c2:	69fb      	ldr	r3, [r7, #28]
 80049c4:	005b      	lsls	r3, r3, #1
 80049c6:	2203      	movs	r2, #3
 80049c8:	fa02 f303 	lsl.w	r3, r2, r3
 80049cc:	43db      	mvns	r3, r3
 80049ce:	69ba      	ldr	r2, [r7, #24]
 80049d0:	4013      	ands	r3, r2
 80049d2:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	68da      	ldr	r2, [r3, #12]
 80049d8:	69fb      	ldr	r3, [r7, #28]
 80049da:	005b      	lsls	r3, r3, #1
 80049dc:	fa02 f303 	lsl.w	r3, r2, r3
 80049e0:	69ba      	ldr	r2, [r7, #24]
 80049e2:	4313      	orrs	r3, r2
 80049e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	69ba      	ldr	r2, [r7, #24]
 80049ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80049f2:	2201      	movs	r2, #1
 80049f4:	69fb      	ldr	r3, [r7, #28]
 80049f6:	fa02 f303 	lsl.w	r3, r2, r3
 80049fa:	43db      	mvns	r3, r3
 80049fc:	69ba      	ldr	r2, [r7, #24]
 80049fe:	4013      	ands	r3, r2
 8004a00:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	091b      	lsrs	r3, r3, #4
 8004a08:	f003 0201 	and.w	r2, r3, #1
 8004a0c:	69fb      	ldr	r3, [r7, #28]
 8004a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a12:	69ba      	ldr	r2, [r7, #24]
 8004a14:	4313      	orrs	r3, r2
 8004a16:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	69ba      	ldr	r2, [r7, #24]
 8004a1c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	f003 0303 	and.w	r3, r3, #3
 8004a26:	2b03      	cmp	r3, #3
 8004a28:	d017      	beq.n	8004a5a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	68db      	ldr	r3, [r3, #12]
 8004a2e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004a30:	69fb      	ldr	r3, [r7, #28]
 8004a32:	005b      	lsls	r3, r3, #1
 8004a34:	2203      	movs	r2, #3
 8004a36:	fa02 f303 	lsl.w	r3, r2, r3
 8004a3a:	43db      	mvns	r3, r3
 8004a3c:	69ba      	ldr	r2, [r7, #24]
 8004a3e:	4013      	ands	r3, r2
 8004a40:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	689a      	ldr	r2, [r3, #8]
 8004a46:	69fb      	ldr	r3, [r7, #28]
 8004a48:	005b      	lsls	r3, r3, #1
 8004a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a4e:	69ba      	ldr	r2, [r7, #24]
 8004a50:	4313      	orrs	r3, r2
 8004a52:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	69ba      	ldr	r2, [r7, #24]
 8004a58:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	f003 0303 	and.w	r3, r3, #3
 8004a62:	2b02      	cmp	r3, #2
 8004a64:	d123      	bne.n	8004aae <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004a66:	69fb      	ldr	r3, [r7, #28]
 8004a68:	08da      	lsrs	r2, r3, #3
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	3208      	adds	r2, #8
 8004a6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a72:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004a74:	69fb      	ldr	r3, [r7, #28]
 8004a76:	f003 0307 	and.w	r3, r3, #7
 8004a7a:	009b      	lsls	r3, r3, #2
 8004a7c:	220f      	movs	r2, #15
 8004a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a82:	43db      	mvns	r3, r3
 8004a84:	69ba      	ldr	r2, [r7, #24]
 8004a86:	4013      	ands	r3, r2
 8004a88:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	691a      	ldr	r2, [r3, #16]
 8004a8e:	69fb      	ldr	r3, [r7, #28]
 8004a90:	f003 0307 	and.w	r3, r3, #7
 8004a94:	009b      	lsls	r3, r3, #2
 8004a96:	fa02 f303 	lsl.w	r3, r2, r3
 8004a9a:	69ba      	ldr	r2, [r7, #24]
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004aa0:	69fb      	ldr	r3, [r7, #28]
 8004aa2:	08da      	lsrs	r2, r3, #3
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	3208      	adds	r2, #8
 8004aa8:	69b9      	ldr	r1, [r7, #24]
 8004aaa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004ab4:	69fb      	ldr	r3, [r7, #28]
 8004ab6:	005b      	lsls	r3, r3, #1
 8004ab8:	2203      	movs	r2, #3
 8004aba:	fa02 f303 	lsl.w	r3, r2, r3
 8004abe:	43db      	mvns	r3, r3
 8004ac0:	69ba      	ldr	r2, [r7, #24]
 8004ac2:	4013      	ands	r3, r2
 8004ac4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	f003 0203 	and.w	r2, r3, #3
 8004ace:	69fb      	ldr	r3, [r7, #28]
 8004ad0:	005b      	lsls	r3, r3, #1
 8004ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ad6:	69ba      	ldr	r2, [r7, #24]
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	69ba      	ldr	r2, [r7, #24]
 8004ae0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	f000 80e0 	beq.w	8004cb0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004af0:	4b2f      	ldr	r3, [pc, #188]	@ (8004bb0 <HAL_GPIO_Init+0x238>)
 8004af2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004af6:	4a2e      	ldr	r2, [pc, #184]	@ (8004bb0 <HAL_GPIO_Init+0x238>)
 8004af8:	f043 0302 	orr.w	r3, r3, #2
 8004afc:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8004b00:	4b2b      	ldr	r3, [pc, #172]	@ (8004bb0 <HAL_GPIO_Init+0x238>)
 8004b02:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004b06:	f003 0302 	and.w	r3, r3, #2
 8004b0a:	60fb      	str	r3, [r7, #12]
 8004b0c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004b0e:	4a29      	ldr	r2, [pc, #164]	@ (8004bb4 <HAL_GPIO_Init+0x23c>)
 8004b10:	69fb      	ldr	r3, [r7, #28]
 8004b12:	089b      	lsrs	r3, r3, #2
 8004b14:	3302      	adds	r3, #2
 8004b16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004b1c:	69fb      	ldr	r3, [r7, #28]
 8004b1e:	f003 0303 	and.w	r3, r3, #3
 8004b22:	009b      	lsls	r3, r3, #2
 8004b24:	220f      	movs	r2, #15
 8004b26:	fa02 f303 	lsl.w	r3, r2, r3
 8004b2a:	43db      	mvns	r3, r3
 8004b2c:	69ba      	ldr	r2, [r7, #24]
 8004b2e:	4013      	ands	r3, r2
 8004b30:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	4a20      	ldr	r2, [pc, #128]	@ (8004bb8 <HAL_GPIO_Init+0x240>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d052      	beq.n	8004be0 <HAL_GPIO_Init+0x268>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	4a1f      	ldr	r2, [pc, #124]	@ (8004bbc <HAL_GPIO_Init+0x244>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d031      	beq.n	8004ba6 <HAL_GPIO_Init+0x22e>
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	4a1e      	ldr	r2, [pc, #120]	@ (8004bc0 <HAL_GPIO_Init+0x248>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d02b      	beq.n	8004ba2 <HAL_GPIO_Init+0x22a>
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	4a1d      	ldr	r2, [pc, #116]	@ (8004bc4 <HAL_GPIO_Init+0x24c>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d025      	beq.n	8004b9e <HAL_GPIO_Init+0x226>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	4a1c      	ldr	r2, [pc, #112]	@ (8004bc8 <HAL_GPIO_Init+0x250>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d01f      	beq.n	8004b9a <HAL_GPIO_Init+0x222>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	4a1b      	ldr	r2, [pc, #108]	@ (8004bcc <HAL_GPIO_Init+0x254>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d019      	beq.n	8004b96 <HAL_GPIO_Init+0x21e>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	4a1a      	ldr	r2, [pc, #104]	@ (8004bd0 <HAL_GPIO_Init+0x258>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d013      	beq.n	8004b92 <HAL_GPIO_Init+0x21a>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	4a19      	ldr	r2, [pc, #100]	@ (8004bd4 <HAL_GPIO_Init+0x25c>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d00d      	beq.n	8004b8e <HAL_GPIO_Init+0x216>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	4a18      	ldr	r2, [pc, #96]	@ (8004bd8 <HAL_GPIO_Init+0x260>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d007      	beq.n	8004b8a <HAL_GPIO_Init+0x212>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	4a17      	ldr	r2, [pc, #92]	@ (8004bdc <HAL_GPIO_Init+0x264>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d101      	bne.n	8004b86 <HAL_GPIO_Init+0x20e>
 8004b82:	2309      	movs	r3, #9
 8004b84:	e02d      	b.n	8004be2 <HAL_GPIO_Init+0x26a>
 8004b86:	230a      	movs	r3, #10
 8004b88:	e02b      	b.n	8004be2 <HAL_GPIO_Init+0x26a>
 8004b8a:	2308      	movs	r3, #8
 8004b8c:	e029      	b.n	8004be2 <HAL_GPIO_Init+0x26a>
 8004b8e:	2307      	movs	r3, #7
 8004b90:	e027      	b.n	8004be2 <HAL_GPIO_Init+0x26a>
 8004b92:	2306      	movs	r3, #6
 8004b94:	e025      	b.n	8004be2 <HAL_GPIO_Init+0x26a>
 8004b96:	2305      	movs	r3, #5
 8004b98:	e023      	b.n	8004be2 <HAL_GPIO_Init+0x26a>
 8004b9a:	2304      	movs	r3, #4
 8004b9c:	e021      	b.n	8004be2 <HAL_GPIO_Init+0x26a>
 8004b9e:	2303      	movs	r3, #3
 8004ba0:	e01f      	b.n	8004be2 <HAL_GPIO_Init+0x26a>
 8004ba2:	2302      	movs	r3, #2
 8004ba4:	e01d      	b.n	8004be2 <HAL_GPIO_Init+0x26a>
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	e01b      	b.n	8004be2 <HAL_GPIO_Init+0x26a>
 8004baa:	bf00      	nop
 8004bac:	58000080 	.word	0x58000080
 8004bb0:	58024400 	.word	0x58024400
 8004bb4:	58000400 	.word	0x58000400
 8004bb8:	58020000 	.word	0x58020000
 8004bbc:	58020400 	.word	0x58020400
 8004bc0:	58020800 	.word	0x58020800
 8004bc4:	58020c00 	.word	0x58020c00
 8004bc8:	58021000 	.word	0x58021000
 8004bcc:	58021400 	.word	0x58021400
 8004bd0:	58021800 	.word	0x58021800
 8004bd4:	58021c00 	.word	0x58021c00
 8004bd8:	58022000 	.word	0x58022000
 8004bdc:	58022400 	.word	0x58022400
 8004be0:	2300      	movs	r3, #0
 8004be2:	69fa      	ldr	r2, [r7, #28]
 8004be4:	f002 0203 	and.w	r2, r2, #3
 8004be8:	0092      	lsls	r2, r2, #2
 8004bea:	4093      	lsls	r3, r2
 8004bec:	69ba      	ldr	r2, [r7, #24]
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004bf2:	4938      	ldr	r1, [pc, #224]	@ (8004cd4 <HAL_GPIO_Init+0x35c>)
 8004bf4:	69fb      	ldr	r3, [r7, #28]
 8004bf6:	089b      	lsrs	r3, r3, #2
 8004bf8:	3302      	adds	r3, #2
 8004bfa:	69ba      	ldr	r2, [r7, #24]
 8004bfc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004c00:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004c08:	693b      	ldr	r3, [r7, #16]
 8004c0a:	43db      	mvns	r3, r3
 8004c0c:	69ba      	ldr	r2, [r7, #24]
 8004c0e:	4013      	ands	r3, r2
 8004c10:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d003      	beq.n	8004c26 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8004c1e:	69ba      	ldr	r2, [r7, #24]
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	4313      	orrs	r3, r2
 8004c24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8004c26:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004c2a:	69bb      	ldr	r3, [r7, #24]
 8004c2c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004c2e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	43db      	mvns	r3, r3
 8004c3a:	69ba      	ldr	r2, [r7, #24]
 8004c3c:	4013      	ands	r3, r2
 8004c3e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d003      	beq.n	8004c54 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004c4c:	69ba      	ldr	r2, [r7, #24]
 8004c4e:	693b      	ldr	r3, [r7, #16]
 8004c50:	4313      	orrs	r3, r2
 8004c52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8004c54:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004c58:	69bb      	ldr	r3, [r7, #24]
 8004c5a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004c62:	693b      	ldr	r3, [r7, #16]
 8004c64:	43db      	mvns	r3, r3
 8004c66:	69ba      	ldr	r2, [r7, #24]
 8004c68:	4013      	ands	r3, r2
 8004c6a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d003      	beq.n	8004c80 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8004c78:	69ba      	ldr	r2, [r7, #24]
 8004c7a:	693b      	ldr	r3, [r7, #16]
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004c80:	697b      	ldr	r3, [r7, #20]
 8004c82:	69ba      	ldr	r2, [r7, #24]
 8004c84:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8004c86:	697b      	ldr	r3, [r7, #20]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004c8c:	693b      	ldr	r3, [r7, #16]
 8004c8e:	43db      	mvns	r3, r3
 8004c90:	69ba      	ldr	r2, [r7, #24]
 8004c92:	4013      	ands	r3, r2
 8004c94:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d003      	beq.n	8004caa <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8004ca2:	69ba      	ldr	r2, [r7, #24]
 8004ca4:	693b      	ldr	r3, [r7, #16]
 8004ca6:	4313      	orrs	r3, r2
 8004ca8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	69ba      	ldr	r2, [r7, #24]
 8004cae:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004cb0:	69fb      	ldr	r3, [r7, #28]
 8004cb2:	3301      	adds	r3, #1
 8004cb4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	681a      	ldr	r2, [r3, #0]
 8004cba:	69fb      	ldr	r3, [r7, #28]
 8004cbc:	fa22 f303 	lsr.w	r3, r2, r3
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	f47f ae63 	bne.w	800498c <HAL_GPIO_Init+0x14>
  }
}
 8004cc6:	bf00      	nop
 8004cc8:	bf00      	nop
 8004cca:	3724      	adds	r7, #36	@ 0x24
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd2:	4770      	bx	lr
 8004cd4:	58000400 	.word	0x58000400

08004cd8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	b085      	sub	sp, #20
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
 8004ce0:	460b      	mov	r3, r1
 8004ce2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	691a      	ldr	r2, [r3, #16]
 8004ce8:	887b      	ldrh	r3, [r7, #2]
 8004cea:	4013      	ands	r3, r2
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d002      	beq.n	8004cf6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	73fb      	strb	r3, [r7, #15]
 8004cf4:	e001      	b.n	8004cfa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004cfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	3714      	adds	r7, #20
 8004d00:	46bd      	mov	sp, r7
 8004d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d06:	4770      	bx	lr

08004d08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b083      	sub	sp, #12
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
 8004d10:	460b      	mov	r3, r1
 8004d12:	807b      	strh	r3, [r7, #2]
 8004d14:	4613      	mov	r3, r2
 8004d16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004d18:	787b      	ldrb	r3, [r7, #1]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d003      	beq.n	8004d26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004d1e:	887a      	ldrh	r2, [r7, #2]
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8004d24:	e003      	b.n	8004d2e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004d26:	887b      	ldrh	r3, [r7, #2]
 8004d28:	041a      	lsls	r2, r3, #16
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	619a      	str	r2, [r3, #24]
}
 8004d2e:	bf00      	nop
 8004d30:	370c      	adds	r7, #12
 8004d32:	46bd      	mov	sp, r7
 8004d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d38:	4770      	bx	lr

08004d3a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004d3a:	b480      	push	{r7}
 8004d3c:	b085      	sub	sp, #20
 8004d3e:	af00      	add	r7, sp, #0
 8004d40:	6078      	str	r0, [r7, #4]
 8004d42:	460b      	mov	r3, r1
 8004d44:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	695b      	ldr	r3, [r3, #20]
 8004d4a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004d4c:	887a      	ldrh	r2, [r7, #2]
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	4013      	ands	r3, r2
 8004d52:	041a      	lsls	r2, r3, #16
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	43d9      	mvns	r1, r3
 8004d58:	887b      	ldrh	r3, [r7, #2]
 8004d5a:	400b      	ands	r3, r1
 8004d5c:	431a      	orrs	r2, r3
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	619a      	str	r2, [r3, #24]
}
 8004d62:	bf00      	nop
 8004d64:	3714      	adds	r7, #20
 8004d66:	46bd      	mov	sp, r7
 8004d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6c:	4770      	bx	lr
	...

08004d70 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b084      	sub	sp, #16
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8004d78:	4b19      	ldr	r3, [pc, #100]	@ (8004de0 <HAL_PWREx_ConfigSupply+0x70>)
 8004d7a:	68db      	ldr	r3, [r3, #12]
 8004d7c:	f003 0304 	and.w	r3, r3, #4
 8004d80:	2b04      	cmp	r3, #4
 8004d82:	d00a      	beq.n	8004d9a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004d84:	4b16      	ldr	r3, [pc, #88]	@ (8004de0 <HAL_PWREx_ConfigSupply+0x70>)
 8004d86:	68db      	ldr	r3, [r3, #12]
 8004d88:	f003 0307 	and.w	r3, r3, #7
 8004d8c:	687a      	ldr	r2, [r7, #4]
 8004d8e:	429a      	cmp	r2, r3
 8004d90:	d001      	beq.n	8004d96 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8004d92:	2301      	movs	r3, #1
 8004d94:	e01f      	b.n	8004dd6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8004d96:	2300      	movs	r3, #0
 8004d98:	e01d      	b.n	8004dd6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004d9a:	4b11      	ldr	r3, [pc, #68]	@ (8004de0 <HAL_PWREx_ConfigSupply+0x70>)
 8004d9c:	68db      	ldr	r3, [r3, #12]
 8004d9e:	f023 0207 	bic.w	r2, r3, #7
 8004da2:	490f      	ldr	r1, [pc, #60]	@ (8004de0 <HAL_PWREx_ConfigSupply+0x70>)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	4313      	orrs	r3, r2
 8004da8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8004daa:	f7fd faf9 	bl	80023a0 <HAL_GetTick>
 8004dae:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004db0:	e009      	b.n	8004dc6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004db2:	f7fd faf5 	bl	80023a0 <HAL_GetTick>
 8004db6:	4602      	mov	r2, r0
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	1ad3      	subs	r3, r2, r3
 8004dbc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004dc0:	d901      	bls.n	8004dc6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	e007      	b.n	8004dd6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004dc6:	4b06      	ldr	r3, [pc, #24]	@ (8004de0 <HAL_PWREx_ConfigSupply+0x70>)
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004dce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004dd2:	d1ee      	bne.n	8004db2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8004dd4:	2300      	movs	r3, #0
}
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	3710      	adds	r7, #16
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	bd80      	pop	{r7, pc}
 8004dde:	bf00      	nop
 8004de0:	58024800 	.word	0x58024800

08004de4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b08c      	sub	sp, #48	@ 0x30
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d102      	bne.n	8004df8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004df2:	2301      	movs	r3, #1
 8004df4:	f000 bc48 	b.w	8005688 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f003 0301 	and.w	r3, r3, #1
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	f000 8088 	beq.w	8004f16 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e06:	4b99      	ldr	r3, [pc, #612]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 8004e08:	691b      	ldr	r3, [r3, #16]
 8004e0a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004e0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004e10:	4b96      	ldr	r3, [pc, #600]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 8004e12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e14:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004e16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e18:	2b10      	cmp	r3, #16
 8004e1a:	d007      	beq.n	8004e2c <HAL_RCC_OscConfig+0x48>
 8004e1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e1e:	2b18      	cmp	r3, #24
 8004e20:	d111      	bne.n	8004e46 <HAL_RCC_OscConfig+0x62>
 8004e22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e24:	f003 0303 	and.w	r3, r3, #3
 8004e28:	2b02      	cmp	r3, #2
 8004e2a:	d10c      	bne.n	8004e46 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e2c:	4b8f      	ldr	r3, [pc, #572]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d06d      	beq.n	8004f14 <HAL_RCC_OscConfig+0x130>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d169      	bne.n	8004f14 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004e40:	2301      	movs	r3, #1
 8004e42:	f000 bc21 	b.w	8005688 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e4e:	d106      	bne.n	8004e5e <HAL_RCC_OscConfig+0x7a>
 8004e50:	4b86      	ldr	r3, [pc, #536]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	4a85      	ldr	r2, [pc, #532]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 8004e56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e5a:	6013      	str	r3, [r2, #0]
 8004e5c:	e02e      	b.n	8004ebc <HAL_RCC_OscConfig+0xd8>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d10c      	bne.n	8004e80 <HAL_RCC_OscConfig+0x9c>
 8004e66:	4b81      	ldr	r3, [pc, #516]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	4a80      	ldr	r2, [pc, #512]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 8004e6c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e70:	6013      	str	r3, [r2, #0]
 8004e72:	4b7e      	ldr	r3, [pc, #504]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a7d      	ldr	r2, [pc, #500]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 8004e78:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e7c:	6013      	str	r3, [r2, #0]
 8004e7e:	e01d      	b.n	8004ebc <HAL_RCC_OscConfig+0xd8>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004e88:	d10c      	bne.n	8004ea4 <HAL_RCC_OscConfig+0xc0>
 8004e8a:	4b78      	ldr	r3, [pc, #480]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4a77      	ldr	r2, [pc, #476]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 8004e90:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004e94:	6013      	str	r3, [r2, #0]
 8004e96:	4b75      	ldr	r3, [pc, #468]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	4a74      	ldr	r2, [pc, #464]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 8004e9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ea0:	6013      	str	r3, [r2, #0]
 8004ea2:	e00b      	b.n	8004ebc <HAL_RCC_OscConfig+0xd8>
 8004ea4:	4b71      	ldr	r3, [pc, #452]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a70      	ldr	r2, [pc, #448]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 8004eaa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004eae:	6013      	str	r3, [r2, #0]
 8004eb0:	4b6e      	ldr	r3, [pc, #440]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a6d      	ldr	r2, [pc, #436]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 8004eb6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004eba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d013      	beq.n	8004eec <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ec4:	f7fd fa6c 	bl	80023a0 <HAL_GetTick>
 8004ec8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004eca:	e008      	b.n	8004ede <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ecc:	f7fd fa68 	bl	80023a0 <HAL_GetTick>
 8004ed0:	4602      	mov	r2, r0
 8004ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ed4:	1ad3      	subs	r3, r2, r3
 8004ed6:	2b64      	cmp	r3, #100	@ 0x64
 8004ed8:	d901      	bls.n	8004ede <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004eda:	2303      	movs	r3, #3
 8004edc:	e3d4      	b.n	8005688 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004ede:	4b63      	ldr	r3, [pc, #396]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d0f0      	beq.n	8004ecc <HAL_RCC_OscConfig+0xe8>
 8004eea:	e014      	b.n	8004f16 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004eec:	f7fd fa58 	bl	80023a0 <HAL_GetTick>
 8004ef0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004ef2:	e008      	b.n	8004f06 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ef4:	f7fd fa54 	bl	80023a0 <HAL_GetTick>
 8004ef8:	4602      	mov	r2, r0
 8004efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004efc:	1ad3      	subs	r3, r2, r3
 8004efe:	2b64      	cmp	r3, #100	@ 0x64
 8004f00:	d901      	bls.n	8004f06 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004f02:	2303      	movs	r3, #3
 8004f04:	e3c0      	b.n	8005688 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004f06:	4b59      	ldr	r3, [pc, #356]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d1f0      	bne.n	8004ef4 <HAL_RCC_OscConfig+0x110>
 8004f12:	e000      	b.n	8004f16 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f003 0302 	and.w	r3, r3, #2
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	f000 80ca 	beq.w	80050b8 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f24:	4b51      	ldr	r3, [pc, #324]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 8004f26:	691b      	ldr	r3, [r3, #16]
 8004f28:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004f2c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004f2e:	4b4f      	ldr	r3, [pc, #316]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 8004f30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f32:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004f34:	6a3b      	ldr	r3, [r7, #32]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d007      	beq.n	8004f4a <HAL_RCC_OscConfig+0x166>
 8004f3a:	6a3b      	ldr	r3, [r7, #32]
 8004f3c:	2b18      	cmp	r3, #24
 8004f3e:	d156      	bne.n	8004fee <HAL_RCC_OscConfig+0x20a>
 8004f40:	69fb      	ldr	r3, [r7, #28]
 8004f42:	f003 0303 	and.w	r3, r3, #3
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d151      	bne.n	8004fee <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004f4a:	4b48      	ldr	r3, [pc, #288]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f003 0304 	and.w	r3, r3, #4
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d005      	beq.n	8004f62 <HAL_RCC_OscConfig+0x17e>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	68db      	ldr	r3, [r3, #12]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d101      	bne.n	8004f62 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	e392      	b.n	8005688 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004f62:	4b42      	ldr	r3, [pc, #264]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f023 0219 	bic.w	r2, r3, #25
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	68db      	ldr	r3, [r3, #12]
 8004f6e:	493f      	ldr	r1, [pc, #252]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 8004f70:	4313      	orrs	r3, r2
 8004f72:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f74:	f7fd fa14 	bl	80023a0 <HAL_GetTick>
 8004f78:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004f7a:	e008      	b.n	8004f8e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f7c:	f7fd fa10 	bl	80023a0 <HAL_GetTick>
 8004f80:	4602      	mov	r2, r0
 8004f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f84:	1ad3      	subs	r3, r2, r3
 8004f86:	2b02      	cmp	r3, #2
 8004f88:	d901      	bls.n	8004f8e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004f8a:	2303      	movs	r3, #3
 8004f8c:	e37c      	b.n	8005688 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004f8e:	4b37      	ldr	r3, [pc, #220]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f003 0304 	and.w	r3, r3, #4
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d0f0      	beq.n	8004f7c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f9a:	f7fd fa31 	bl	8002400 <HAL_GetREVID>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d817      	bhi.n	8004fd8 <HAL_RCC_OscConfig+0x1f4>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	691b      	ldr	r3, [r3, #16]
 8004fac:	2b40      	cmp	r3, #64	@ 0x40
 8004fae:	d108      	bne.n	8004fc2 <HAL_RCC_OscConfig+0x1de>
 8004fb0:	4b2e      	ldr	r3, [pc, #184]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004fb8:	4a2c      	ldr	r2, [pc, #176]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 8004fba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004fbe:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004fc0:	e07a      	b.n	80050b8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fc2:	4b2a      	ldr	r3, [pc, #168]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	691b      	ldr	r3, [r3, #16]
 8004fce:	031b      	lsls	r3, r3, #12
 8004fd0:	4926      	ldr	r1, [pc, #152]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004fd6:	e06f      	b.n	80050b8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fd8:	4b24      	ldr	r3, [pc, #144]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	691b      	ldr	r3, [r3, #16]
 8004fe4:	061b      	lsls	r3, r3, #24
 8004fe6:	4921      	ldr	r1, [pc, #132]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004fec:	e064      	b.n	80050b8 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	68db      	ldr	r3, [r3, #12]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d047      	beq.n	8005086 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004ff6:	4b1d      	ldr	r3, [pc, #116]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f023 0219 	bic.w	r2, r3, #25
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	68db      	ldr	r3, [r3, #12]
 8005002:	491a      	ldr	r1, [pc, #104]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 8005004:	4313      	orrs	r3, r2
 8005006:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005008:	f7fd f9ca 	bl	80023a0 <HAL_GetTick>
 800500c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800500e:	e008      	b.n	8005022 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005010:	f7fd f9c6 	bl	80023a0 <HAL_GetTick>
 8005014:	4602      	mov	r2, r0
 8005016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005018:	1ad3      	subs	r3, r2, r3
 800501a:	2b02      	cmp	r3, #2
 800501c:	d901      	bls.n	8005022 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800501e:	2303      	movs	r3, #3
 8005020:	e332      	b.n	8005688 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005022:	4b12      	ldr	r3, [pc, #72]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f003 0304 	and.w	r3, r3, #4
 800502a:	2b00      	cmp	r3, #0
 800502c:	d0f0      	beq.n	8005010 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800502e:	f7fd f9e7 	bl	8002400 <HAL_GetREVID>
 8005032:	4603      	mov	r3, r0
 8005034:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005038:	4293      	cmp	r3, r2
 800503a:	d819      	bhi.n	8005070 <HAL_RCC_OscConfig+0x28c>
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	691b      	ldr	r3, [r3, #16]
 8005040:	2b40      	cmp	r3, #64	@ 0x40
 8005042:	d108      	bne.n	8005056 <HAL_RCC_OscConfig+0x272>
 8005044:	4b09      	ldr	r3, [pc, #36]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 8005046:	685b      	ldr	r3, [r3, #4]
 8005048:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800504c:	4a07      	ldr	r2, [pc, #28]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 800504e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005052:	6053      	str	r3, [r2, #4]
 8005054:	e030      	b.n	80050b8 <HAL_RCC_OscConfig+0x2d4>
 8005056:	4b05      	ldr	r3, [pc, #20]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 8005058:	685b      	ldr	r3, [r3, #4]
 800505a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	691b      	ldr	r3, [r3, #16]
 8005062:	031b      	lsls	r3, r3, #12
 8005064:	4901      	ldr	r1, [pc, #4]	@ (800506c <HAL_RCC_OscConfig+0x288>)
 8005066:	4313      	orrs	r3, r2
 8005068:	604b      	str	r3, [r1, #4]
 800506a:	e025      	b.n	80050b8 <HAL_RCC_OscConfig+0x2d4>
 800506c:	58024400 	.word	0x58024400
 8005070:	4b9a      	ldr	r3, [pc, #616]	@ (80052dc <HAL_RCC_OscConfig+0x4f8>)
 8005072:	685b      	ldr	r3, [r3, #4]
 8005074:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	691b      	ldr	r3, [r3, #16]
 800507c:	061b      	lsls	r3, r3, #24
 800507e:	4997      	ldr	r1, [pc, #604]	@ (80052dc <HAL_RCC_OscConfig+0x4f8>)
 8005080:	4313      	orrs	r3, r2
 8005082:	604b      	str	r3, [r1, #4]
 8005084:	e018      	b.n	80050b8 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005086:	4b95      	ldr	r3, [pc, #596]	@ (80052dc <HAL_RCC_OscConfig+0x4f8>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a94      	ldr	r2, [pc, #592]	@ (80052dc <HAL_RCC_OscConfig+0x4f8>)
 800508c:	f023 0301 	bic.w	r3, r3, #1
 8005090:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005092:	f7fd f985 	bl	80023a0 <HAL_GetTick>
 8005096:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005098:	e008      	b.n	80050ac <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800509a:	f7fd f981 	bl	80023a0 <HAL_GetTick>
 800509e:	4602      	mov	r2, r0
 80050a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050a2:	1ad3      	subs	r3, r2, r3
 80050a4:	2b02      	cmp	r3, #2
 80050a6:	d901      	bls.n	80050ac <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80050a8:	2303      	movs	r3, #3
 80050aa:	e2ed      	b.n	8005688 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80050ac:	4b8b      	ldr	r3, [pc, #556]	@ (80052dc <HAL_RCC_OscConfig+0x4f8>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f003 0304 	and.w	r3, r3, #4
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d1f0      	bne.n	800509a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f003 0310 	and.w	r3, r3, #16
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	f000 80a9 	beq.w	8005218 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80050c6:	4b85      	ldr	r3, [pc, #532]	@ (80052dc <HAL_RCC_OscConfig+0x4f8>)
 80050c8:	691b      	ldr	r3, [r3, #16]
 80050ca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80050ce:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80050d0:	4b82      	ldr	r3, [pc, #520]	@ (80052dc <HAL_RCC_OscConfig+0x4f8>)
 80050d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050d4:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80050d6:	69bb      	ldr	r3, [r7, #24]
 80050d8:	2b08      	cmp	r3, #8
 80050da:	d007      	beq.n	80050ec <HAL_RCC_OscConfig+0x308>
 80050dc:	69bb      	ldr	r3, [r7, #24]
 80050de:	2b18      	cmp	r3, #24
 80050e0:	d13a      	bne.n	8005158 <HAL_RCC_OscConfig+0x374>
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	f003 0303 	and.w	r3, r3, #3
 80050e8:	2b01      	cmp	r3, #1
 80050ea:	d135      	bne.n	8005158 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80050ec:	4b7b      	ldr	r3, [pc, #492]	@ (80052dc <HAL_RCC_OscConfig+0x4f8>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d005      	beq.n	8005104 <HAL_RCC_OscConfig+0x320>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	69db      	ldr	r3, [r3, #28]
 80050fc:	2b80      	cmp	r3, #128	@ 0x80
 80050fe:	d001      	beq.n	8005104 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8005100:	2301      	movs	r3, #1
 8005102:	e2c1      	b.n	8005688 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005104:	f7fd f97c 	bl	8002400 <HAL_GetREVID>
 8005108:	4603      	mov	r3, r0
 800510a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800510e:	4293      	cmp	r3, r2
 8005110:	d817      	bhi.n	8005142 <HAL_RCC_OscConfig+0x35e>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6a1b      	ldr	r3, [r3, #32]
 8005116:	2b20      	cmp	r3, #32
 8005118:	d108      	bne.n	800512c <HAL_RCC_OscConfig+0x348>
 800511a:	4b70      	ldr	r3, [pc, #448]	@ (80052dc <HAL_RCC_OscConfig+0x4f8>)
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8005122:	4a6e      	ldr	r2, [pc, #440]	@ (80052dc <HAL_RCC_OscConfig+0x4f8>)
 8005124:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005128:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800512a:	e075      	b.n	8005218 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800512c:	4b6b      	ldr	r3, [pc, #428]	@ (80052dc <HAL_RCC_OscConfig+0x4f8>)
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6a1b      	ldr	r3, [r3, #32]
 8005138:	069b      	lsls	r3, r3, #26
 800513a:	4968      	ldr	r1, [pc, #416]	@ (80052dc <HAL_RCC_OscConfig+0x4f8>)
 800513c:	4313      	orrs	r3, r2
 800513e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005140:	e06a      	b.n	8005218 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005142:	4b66      	ldr	r3, [pc, #408]	@ (80052dc <HAL_RCC_OscConfig+0x4f8>)
 8005144:	68db      	ldr	r3, [r3, #12]
 8005146:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6a1b      	ldr	r3, [r3, #32]
 800514e:	061b      	lsls	r3, r3, #24
 8005150:	4962      	ldr	r1, [pc, #392]	@ (80052dc <HAL_RCC_OscConfig+0x4f8>)
 8005152:	4313      	orrs	r3, r2
 8005154:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005156:	e05f      	b.n	8005218 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	69db      	ldr	r3, [r3, #28]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d042      	beq.n	80051e6 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005160:	4b5e      	ldr	r3, [pc, #376]	@ (80052dc <HAL_RCC_OscConfig+0x4f8>)
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4a5d      	ldr	r2, [pc, #372]	@ (80052dc <HAL_RCC_OscConfig+0x4f8>)
 8005166:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800516a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800516c:	f7fd f918 	bl	80023a0 <HAL_GetTick>
 8005170:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005172:	e008      	b.n	8005186 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005174:	f7fd f914 	bl	80023a0 <HAL_GetTick>
 8005178:	4602      	mov	r2, r0
 800517a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800517c:	1ad3      	subs	r3, r2, r3
 800517e:	2b02      	cmp	r3, #2
 8005180:	d901      	bls.n	8005186 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8005182:	2303      	movs	r3, #3
 8005184:	e280      	b.n	8005688 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005186:	4b55      	ldr	r3, [pc, #340]	@ (80052dc <HAL_RCC_OscConfig+0x4f8>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800518e:	2b00      	cmp	r3, #0
 8005190:	d0f0      	beq.n	8005174 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005192:	f7fd f935 	bl	8002400 <HAL_GetREVID>
 8005196:	4603      	mov	r3, r0
 8005198:	f241 0203 	movw	r2, #4099	@ 0x1003
 800519c:	4293      	cmp	r3, r2
 800519e:	d817      	bhi.n	80051d0 <HAL_RCC_OscConfig+0x3ec>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6a1b      	ldr	r3, [r3, #32]
 80051a4:	2b20      	cmp	r3, #32
 80051a6:	d108      	bne.n	80051ba <HAL_RCC_OscConfig+0x3d6>
 80051a8:	4b4c      	ldr	r3, [pc, #304]	@ (80052dc <HAL_RCC_OscConfig+0x4f8>)
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80051b0:	4a4a      	ldr	r2, [pc, #296]	@ (80052dc <HAL_RCC_OscConfig+0x4f8>)
 80051b2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80051b6:	6053      	str	r3, [r2, #4]
 80051b8:	e02e      	b.n	8005218 <HAL_RCC_OscConfig+0x434>
 80051ba:	4b48      	ldr	r3, [pc, #288]	@ (80052dc <HAL_RCC_OscConfig+0x4f8>)
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6a1b      	ldr	r3, [r3, #32]
 80051c6:	069b      	lsls	r3, r3, #26
 80051c8:	4944      	ldr	r1, [pc, #272]	@ (80052dc <HAL_RCC_OscConfig+0x4f8>)
 80051ca:	4313      	orrs	r3, r2
 80051cc:	604b      	str	r3, [r1, #4]
 80051ce:	e023      	b.n	8005218 <HAL_RCC_OscConfig+0x434>
 80051d0:	4b42      	ldr	r3, [pc, #264]	@ (80052dc <HAL_RCC_OscConfig+0x4f8>)
 80051d2:	68db      	ldr	r3, [r3, #12]
 80051d4:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6a1b      	ldr	r3, [r3, #32]
 80051dc:	061b      	lsls	r3, r3, #24
 80051de:	493f      	ldr	r1, [pc, #252]	@ (80052dc <HAL_RCC_OscConfig+0x4f8>)
 80051e0:	4313      	orrs	r3, r2
 80051e2:	60cb      	str	r3, [r1, #12]
 80051e4:	e018      	b.n	8005218 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80051e6:	4b3d      	ldr	r3, [pc, #244]	@ (80052dc <HAL_RCC_OscConfig+0x4f8>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	4a3c      	ldr	r2, [pc, #240]	@ (80052dc <HAL_RCC_OscConfig+0x4f8>)
 80051ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80051f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051f2:	f7fd f8d5 	bl	80023a0 <HAL_GetTick>
 80051f6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80051f8:	e008      	b.n	800520c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80051fa:	f7fd f8d1 	bl	80023a0 <HAL_GetTick>
 80051fe:	4602      	mov	r2, r0
 8005200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005202:	1ad3      	subs	r3, r2, r3
 8005204:	2b02      	cmp	r3, #2
 8005206:	d901      	bls.n	800520c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005208:	2303      	movs	r3, #3
 800520a:	e23d      	b.n	8005688 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800520c:	4b33      	ldr	r3, [pc, #204]	@ (80052dc <HAL_RCC_OscConfig+0x4f8>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005214:	2b00      	cmp	r3, #0
 8005216:	d1f0      	bne.n	80051fa <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f003 0308 	and.w	r3, r3, #8
 8005220:	2b00      	cmp	r3, #0
 8005222:	d036      	beq.n	8005292 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	695b      	ldr	r3, [r3, #20]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d019      	beq.n	8005260 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800522c:	4b2b      	ldr	r3, [pc, #172]	@ (80052dc <HAL_RCC_OscConfig+0x4f8>)
 800522e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005230:	4a2a      	ldr	r2, [pc, #168]	@ (80052dc <HAL_RCC_OscConfig+0x4f8>)
 8005232:	f043 0301 	orr.w	r3, r3, #1
 8005236:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005238:	f7fd f8b2 	bl	80023a0 <HAL_GetTick>
 800523c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800523e:	e008      	b.n	8005252 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005240:	f7fd f8ae 	bl	80023a0 <HAL_GetTick>
 8005244:	4602      	mov	r2, r0
 8005246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005248:	1ad3      	subs	r3, r2, r3
 800524a:	2b02      	cmp	r3, #2
 800524c:	d901      	bls.n	8005252 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800524e:	2303      	movs	r3, #3
 8005250:	e21a      	b.n	8005688 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005252:	4b22      	ldr	r3, [pc, #136]	@ (80052dc <HAL_RCC_OscConfig+0x4f8>)
 8005254:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005256:	f003 0302 	and.w	r3, r3, #2
 800525a:	2b00      	cmp	r3, #0
 800525c:	d0f0      	beq.n	8005240 <HAL_RCC_OscConfig+0x45c>
 800525e:	e018      	b.n	8005292 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005260:	4b1e      	ldr	r3, [pc, #120]	@ (80052dc <HAL_RCC_OscConfig+0x4f8>)
 8005262:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005264:	4a1d      	ldr	r2, [pc, #116]	@ (80052dc <HAL_RCC_OscConfig+0x4f8>)
 8005266:	f023 0301 	bic.w	r3, r3, #1
 800526a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800526c:	f7fd f898 	bl	80023a0 <HAL_GetTick>
 8005270:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005272:	e008      	b.n	8005286 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005274:	f7fd f894 	bl	80023a0 <HAL_GetTick>
 8005278:	4602      	mov	r2, r0
 800527a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800527c:	1ad3      	subs	r3, r2, r3
 800527e:	2b02      	cmp	r3, #2
 8005280:	d901      	bls.n	8005286 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8005282:	2303      	movs	r3, #3
 8005284:	e200      	b.n	8005688 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005286:	4b15      	ldr	r3, [pc, #84]	@ (80052dc <HAL_RCC_OscConfig+0x4f8>)
 8005288:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800528a:	f003 0302 	and.w	r3, r3, #2
 800528e:	2b00      	cmp	r3, #0
 8005290:	d1f0      	bne.n	8005274 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f003 0320 	and.w	r3, r3, #32
 800529a:	2b00      	cmp	r3, #0
 800529c:	d039      	beq.n	8005312 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	699b      	ldr	r3, [r3, #24]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d01c      	beq.n	80052e0 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80052a6:	4b0d      	ldr	r3, [pc, #52]	@ (80052dc <HAL_RCC_OscConfig+0x4f8>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a0c      	ldr	r2, [pc, #48]	@ (80052dc <HAL_RCC_OscConfig+0x4f8>)
 80052ac:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80052b0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80052b2:	f7fd f875 	bl	80023a0 <HAL_GetTick>
 80052b6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80052b8:	e008      	b.n	80052cc <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80052ba:	f7fd f871 	bl	80023a0 <HAL_GetTick>
 80052be:	4602      	mov	r2, r0
 80052c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052c2:	1ad3      	subs	r3, r2, r3
 80052c4:	2b02      	cmp	r3, #2
 80052c6:	d901      	bls.n	80052cc <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80052c8:	2303      	movs	r3, #3
 80052ca:	e1dd      	b.n	8005688 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80052cc:	4b03      	ldr	r3, [pc, #12]	@ (80052dc <HAL_RCC_OscConfig+0x4f8>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d0f0      	beq.n	80052ba <HAL_RCC_OscConfig+0x4d6>
 80052d8:	e01b      	b.n	8005312 <HAL_RCC_OscConfig+0x52e>
 80052da:	bf00      	nop
 80052dc:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80052e0:	4b9b      	ldr	r3, [pc, #620]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	4a9a      	ldr	r2, [pc, #616]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 80052e6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80052ea:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80052ec:	f7fd f858 	bl	80023a0 <HAL_GetTick>
 80052f0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80052f2:	e008      	b.n	8005306 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80052f4:	f7fd f854 	bl	80023a0 <HAL_GetTick>
 80052f8:	4602      	mov	r2, r0
 80052fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052fc:	1ad3      	subs	r3, r2, r3
 80052fe:	2b02      	cmp	r3, #2
 8005300:	d901      	bls.n	8005306 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8005302:	2303      	movs	r3, #3
 8005304:	e1c0      	b.n	8005688 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005306:	4b92      	ldr	r3, [pc, #584]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800530e:	2b00      	cmp	r3, #0
 8005310:	d1f0      	bne.n	80052f4 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f003 0304 	and.w	r3, r3, #4
 800531a:	2b00      	cmp	r3, #0
 800531c:	f000 8081 	beq.w	8005422 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005320:	4b8c      	ldr	r3, [pc, #560]	@ (8005554 <HAL_RCC_OscConfig+0x770>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	4a8b      	ldr	r2, [pc, #556]	@ (8005554 <HAL_RCC_OscConfig+0x770>)
 8005326:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800532a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800532c:	f7fd f838 	bl	80023a0 <HAL_GetTick>
 8005330:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005332:	e008      	b.n	8005346 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005334:	f7fd f834 	bl	80023a0 <HAL_GetTick>
 8005338:	4602      	mov	r2, r0
 800533a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800533c:	1ad3      	subs	r3, r2, r3
 800533e:	2b64      	cmp	r3, #100	@ 0x64
 8005340:	d901      	bls.n	8005346 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8005342:	2303      	movs	r3, #3
 8005344:	e1a0      	b.n	8005688 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005346:	4b83      	ldr	r3, [pc, #524]	@ (8005554 <HAL_RCC_OscConfig+0x770>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800534e:	2b00      	cmp	r3, #0
 8005350:	d0f0      	beq.n	8005334 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	689b      	ldr	r3, [r3, #8]
 8005356:	2b01      	cmp	r3, #1
 8005358:	d106      	bne.n	8005368 <HAL_RCC_OscConfig+0x584>
 800535a:	4b7d      	ldr	r3, [pc, #500]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 800535c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800535e:	4a7c      	ldr	r2, [pc, #496]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 8005360:	f043 0301 	orr.w	r3, r3, #1
 8005364:	6713      	str	r3, [r2, #112]	@ 0x70
 8005366:	e02d      	b.n	80053c4 <HAL_RCC_OscConfig+0x5e0>
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	689b      	ldr	r3, [r3, #8]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d10c      	bne.n	800538a <HAL_RCC_OscConfig+0x5a6>
 8005370:	4b77      	ldr	r3, [pc, #476]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 8005372:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005374:	4a76      	ldr	r2, [pc, #472]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 8005376:	f023 0301 	bic.w	r3, r3, #1
 800537a:	6713      	str	r3, [r2, #112]	@ 0x70
 800537c:	4b74      	ldr	r3, [pc, #464]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 800537e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005380:	4a73      	ldr	r2, [pc, #460]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 8005382:	f023 0304 	bic.w	r3, r3, #4
 8005386:	6713      	str	r3, [r2, #112]	@ 0x70
 8005388:	e01c      	b.n	80053c4 <HAL_RCC_OscConfig+0x5e0>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	689b      	ldr	r3, [r3, #8]
 800538e:	2b05      	cmp	r3, #5
 8005390:	d10c      	bne.n	80053ac <HAL_RCC_OscConfig+0x5c8>
 8005392:	4b6f      	ldr	r3, [pc, #444]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 8005394:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005396:	4a6e      	ldr	r2, [pc, #440]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 8005398:	f043 0304 	orr.w	r3, r3, #4
 800539c:	6713      	str	r3, [r2, #112]	@ 0x70
 800539e:	4b6c      	ldr	r3, [pc, #432]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 80053a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053a2:	4a6b      	ldr	r2, [pc, #428]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 80053a4:	f043 0301 	orr.w	r3, r3, #1
 80053a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80053aa:	e00b      	b.n	80053c4 <HAL_RCC_OscConfig+0x5e0>
 80053ac:	4b68      	ldr	r3, [pc, #416]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 80053ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053b0:	4a67      	ldr	r2, [pc, #412]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 80053b2:	f023 0301 	bic.w	r3, r3, #1
 80053b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80053b8:	4b65      	ldr	r3, [pc, #404]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 80053ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053bc:	4a64      	ldr	r2, [pc, #400]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 80053be:	f023 0304 	bic.w	r3, r3, #4
 80053c2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d015      	beq.n	80053f8 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053cc:	f7fc ffe8 	bl	80023a0 <HAL_GetTick>
 80053d0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80053d2:	e00a      	b.n	80053ea <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053d4:	f7fc ffe4 	bl	80023a0 <HAL_GetTick>
 80053d8:	4602      	mov	r2, r0
 80053da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053dc:	1ad3      	subs	r3, r2, r3
 80053de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d901      	bls.n	80053ea <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80053e6:	2303      	movs	r3, #3
 80053e8:	e14e      	b.n	8005688 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80053ea:	4b59      	ldr	r3, [pc, #356]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 80053ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053ee:	f003 0302 	and.w	r3, r3, #2
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d0ee      	beq.n	80053d4 <HAL_RCC_OscConfig+0x5f0>
 80053f6:	e014      	b.n	8005422 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053f8:	f7fc ffd2 	bl	80023a0 <HAL_GetTick>
 80053fc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80053fe:	e00a      	b.n	8005416 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005400:	f7fc ffce 	bl	80023a0 <HAL_GetTick>
 8005404:	4602      	mov	r2, r0
 8005406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005408:	1ad3      	subs	r3, r2, r3
 800540a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800540e:	4293      	cmp	r3, r2
 8005410:	d901      	bls.n	8005416 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8005412:	2303      	movs	r3, #3
 8005414:	e138      	b.n	8005688 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005416:	4b4e      	ldr	r3, [pc, #312]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 8005418:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800541a:	f003 0302 	and.w	r3, r3, #2
 800541e:	2b00      	cmp	r3, #0
 8005420:	d1ee      	bne.n	8005400 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005426:	2b00      	cmp	r3, #0
 8005428:	f000 812d 	beq.w	8005686 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800542c:	4b48      	ldr	r3, [pc, #288]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 800542e:	691b      	ldr	r3, [r3, #16]
 8005430:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005434:	2b18      	cmp	r3, #24
 8005436:	f000 80bd 	beq.w	80055b4 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800543e:	2b02      	cmp	r3, #2
 8005440:	f040 809e 	bne.w	8005580 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005444:	4b42      	ldr	r3, [pc, #264]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4a41      	ldr	r2, [pc, #260]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 800544a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800544e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005450:	f7fc ffa6 	bl	80023a0 <HAL_GetTick>
 8005454:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005456:	e008      	b.n	800546a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005458:	f7fc ffa2 	bl	80023a0 <HAL_GetTick>
 800545c:	4602      	mov	r2, r0
 800545e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005460:	1ad3      	subs	r3, r2, r3
 8005462:	2b02      	cmp	r3, #2
 8005464:	d901      	bls.n	800546a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8005466:	2303      	movs	r3, #3
 8005468:	e10e      	b.n	8005688 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800546a:	4b39      	ldr	r3, [pc, #228]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005472:	2b00      	cmp	r3, #0
 8005474:	d1f0      	bne.n	8005458 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005476:	4b36      	ldr	r3, [pc, #216]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 8005478:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800547a:	4b37      	ldr	r3, [pc, #220]	@ (8005558 <HAL_RCC_OscConfig+0x774>)
 800547c:	4013      	ands	r3, r2
 800547e:	687a      	ldr	r2, [r7, #4]
 8005480:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8005482:	687a      	ldr	r2, [r7, #4]
 8005484:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005486:	0112      	lsls	r2, r2, #4
 8005488:	430a      	orrs	r2, r1
 800548a:	4931      	ldr	r1, [pc, #196]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 800548c:	4313      	orrs	r3, r2
 800548e:	628b      	str	r3, [r1, #40]	@ 0x28
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005494:	3b01      	subs	r3, #1
 8005496:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800549e:	3b01      	subs	r3, #1
 80054a0:	025b      	lsls	r3, r3, #9
 80054a2:	b29b      	uxth	r3, r3
 80054a4:	431a      	orrs	r2, r3
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054aa:	3b01      	subs	r3, #1
 80054ac:	041b      	lsls	r3, r3, #16
 80054ae:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80054b2:	431a      	orrs	r2, r3
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054b8:	3b01      	subs	r3, #1
 80054ba:	061b      	lsls	r3, r3, #24
 80054bc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80054c0:	4923      	ldr	r1, [pc, #140]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 80054c2:	4313      	orrs	r3, r2
 80054c4:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80054c6:	4b22      	ldr	r3, [pc, #136]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 80054c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054ca:	4a21      	ldr	r2, [pc, #132]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 80054cc:	f023 0301 	bic.w	r3, r3, #1
 80054d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80054d2:	4b1f      	ldr	r3, [pc, #124]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 80054d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80054d6:	4b21      	ldr	r3, [pc, #132]	@ (800555c <HAL_RCC_OscConfig+0x778>)
 80054d8:	4013      	ands	r3, r2
 80054da:	687a      	ldr	r2, [r7, #4]
 80054dc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80054de:	00d2      	lsls	r2, r2, #3
 80054e0:	491b      	ldr	r1, [pc, #108]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 80054e2:	4313      	orrs	r3, r2
 80054e4:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80054e6:	4b1a      	ldr	r3, [pc, #104]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 80054e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054ea:	f023 020c 	bic.w	r2, r3, #12
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054f2:	4917      	ldr	r1, [pc, #92]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 80054f4:	4313      	orrs	r3, r2
 80054f6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80054f8:	4b15      	ldr	r3, [pc, #84]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 80054fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054fc:	f023 0202 	bic.w	r2, r3, #2
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005504:	4912      	ldr	r1, [pc, #72]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 8005506:	4313      	orrs	r3, r2
 8005508:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800550a:	4b11      	ldr	r3, [pc, #68]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 800550c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800550e:	4a10      	ldr	r2, [pc, #64]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 8005510:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005514:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005516:	4b0e      	ldr	r3, [pc, #56]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 8005518:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800551a:	4a0d      	ldr	r2, [pc, #52]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 800551c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005520:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005522:	4b0b      	ldr	r3, [pc, #44]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 8005524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005526:	4a0a      	ldr	r2, [pc, #40]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 8005528:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800552c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800552e:	4b08      	ldr	r3, [pc, #32]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 8005530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005532:	4a07      	ldr	r2, [pc, #28]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 8005534:	f043 0301 	orr.w	r3, r3, #1
 8005538:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800553a:	4b05      	ldr	r3, [pc, #20]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	4a04      	ldr	r2, [pc, #16]	@ (8005550 <HAL_RCC_OscConfig+0x76c>)
 8005540:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005544:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005546:	f7fc ff2b 	bl	80023a0 <HAL_GetTick>
 800554a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800554c:	e011      	b.n	8005572 <HAL_RCC_OscConfig+0x78e>
 800554e:	bf00      	nop
 8005550:	58024400 	.word	0x58024400
 8005554:	58024800 	.word	0x58024800
 8005558:	fffffc0c 	.word	0xfffffc0c
 800555c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005560:	f7fc ff1e 	bl	80023a0 <HAL_GetTick>
 8005564:	4602      	mov	r2, r0
 8005566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005568:	1ad3      	subs	r3, r2, r3
 800556a:	2b02      	cmp	r3, #2
 800556c:	d901      	bls.n	8005572 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800556e:	2303      	movs	r3, #3
 8005570:	e08a      	b.n	8005688 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005572:	4b47      	ldr	r3, [pc, #284]	@ (8005690 <HAL_RCC_OscConfig+0x8ac>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800557a:	2b00      	cmp	r3, #0
 800557c:	d0f0      	beq.n	8005560 <HAL_RCC_OscConfig+0x77c>
 800557e:	e082      	b.n	8005686 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005580:	4b43      	ldr	r3, [pc, #268]	@ (8005690 <HAL_RCC_OscConfig+0x8ac>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	4a42      	ldr	r2, [pc, #264]	@ (8005690 <HAL_RCC_OscConfig+0x8ac>)
 8005586:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800558a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800558c:	f7fc ff08 	bl	80023a0 <HAL_GetTick>
 8005590:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005592:	e008      	b.n	80055a6 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005594:	f7fc ff04 	bl	80023a0 <HAL_GetTick>
 8005598:	4602      	mov	r2, r0
 800559a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800559c:	1ad3      	subs	r3, r2, r3
 800559e:	2b02      	cmp	r3, #2
 80055a0:	d901      	bls.n	80055a6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80055a2:	2303      	movs	r3, #3
 80055a4:	e070      	b.n	8005688 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80055a6:	4b3a      	ldr	r3, [pc, #232]	@ (8005690 <HAL_RCC_OscConfig+0x8ac>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d1f0      	bne.n	8005594 <HAL_RCC_OscConfig+0x7b0>
 80055b2:	e068      	b.n	8005686 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80055b4:	4b36      	ldr	r3, [pc, #216]	@ (8005690 <HAL_RCC_OscConfig+0x8ac>)
 80055b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055b8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80055ba:	4b35      	ldr	r3, [pc, #212]	@ (8005690 <HAL_RCC_OscConfig+0x8ac>)
 80055bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055be:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055c4:	2b01      	cmp	r3, #1
 80055c6:	d031      	beq.n	800562c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055c8:	693b      	ldr	r3, [r7, #16]
 80055ca:	f003 0203 	and.w	r2, r3, #3
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80055d2:	429a      	cmp	r2, r3
 80055d4:	d12a      	bne.n	800562c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80055d6:	693b      	ldr	r3, [r7, #16]
 80055d8:	091b      	lsrs	r3, r3, #4
 80055da:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055e2:	429a      	cmp	r2, r3
 80055e4:	d122      	bne.n	800562c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055f0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80055f2:	429a      	cmp	r2, r3
 80055f4:	d11a      	bne.n	800562c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	0a5b      	lsrs	r3, r3, #9
 80055fa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005602:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005604:	429a      	cmp	r2, r3
 8005606:	d111      	bne.n	800562c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	0c1b      	lsrs	r3, r3, #16
 800560c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005614:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005616:	429a      	cmp	r2, r3
 8005618:	d108      	bne.n	800562c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	0e1b      	lsrs	r3, r3, #24
 800561e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005626:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005628:	429a      	cmp	r2, r3
 800562a:	d001      	beq.n	8005630 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800562c:	2301      	movs	r3, #1
 800562e:	e02b      	b.n	8005688 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8005630:	4b17      	ldr	r3, [pc, #92]	@ (8005690 <HAL_RCC_OscConfig+0x8ac>)
 8005632:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005634:	08db      	lsrs	r3, r3, #3
 8005636:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800563a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005640:	693a      	ldr	r2, [r7, #16]
 8005642:	429a      	cmp	r2, r3
 8005644:	d01f      	beq.n	8005686 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8005646:	4b12      	ldr	r3, [pc, #72]	@ (8005690 <HAL_RCC_OscConfig+0x8ac>)
 8005648:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800564a:	4a11      	ldr	r2, [pc, #68]	@ (8005690 <HAL_RCC_OscConfig+0x8ac>)
 800564c:	f023 0301 	bic.w	r3, r3, #1
 8005650:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005652:	f7fc fea5 	bl	80023a0 <HAL_GetTick>
 8005656:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8005658:	bf00      	nop
 800565a:	f7fc fea1 	bl	80023a0 <HAL_GetTick>
 800565e:	4602      	mov	r2, r0
 8005660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005662:	4293      	cmp	r3, r2
 8005664:	d0f9      	beq.n	800565a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005666:	4b0a      	ldr	r3, [pc, #40]	@ (8005690 <HAL_RCC_OscConfig+0x8ac>)
 8005668:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800566a:	4b0a      	ldr	r3, [pc, #40]	@ (8005694 <HAL_RCC_OscConfig+0x8b0>)
 800566c:	4013      	ands	r3, r2
 800566e:	687a      	ldr	r2, [r7, #4]
 8005670:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005672:	00d2      	lsls	r2, r2, #3
 8005674:	4906      	ldr	r1, [pc, #24]	@ (8005690 <HAL_RCC_OscConfig+0x8ac>)
 8005676:	4313      	orrs	r3, r2
 8005678:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800567a:	4b05      	ldr	r3, [pc, #20]	@ (8005690 <HAL_RCC_OscConfig+0x8ac>)
 800567c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800567e:	4a04      	ldr	r2, [pc, #16]	@ (8005690 <HAL_RCC_OscConfig+0x8ac>)
 8005680:	f043 0301 	orr.w	r3, r3, #1
 8005684:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8005686:	2300      	movs	r3, #0
}
 8005688:	4618      	mov	r0, r3
 800568a:	3730      	adds	r7, #48	@ 0x30
 800568c:	46bd      	mov	sp, r7
 800568e:	bd80      	pop	{r7, pc}
 8005690:	58024400 	.word	0x58024400
 8005694:	ffff0007 	.word	0xffff0007

08005698 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b086      	sub	sp, #24
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
 80056a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d101      	bne.n	80056ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80056a8:	2301      	movs	r3, #1
 80056aa:	e19c      	b.n	80059e6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80056ac:	4b8a      	ldr	r3, [pc, #552]	@ (80058d8 <HAL_RCC_ClockConfig+0x240>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f003 030f 	and.w	r3, r3, #15
 80056b4:	683a      	ldr	r2, [r7, #0]
 80056b6:	429a      	cmp	r2, r3
 80056b8:	d910      	bls.n	80056dc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056ba:	4b87      	ldr	r3, [pc, #540]	@ (80058d8 <HAL_RCC_ClockConfig+0x240>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f023 020f 	bic.w	r2, r3, #15
 80056c2:	4985      	ldr	r1, [pc, #532]	@ (80058d8 <HAL_RCC_ClockConfig+0x240>)
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	4313      	orrs	r3, r2
 80056c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80056ca:	4b83      	ldr	r3, [pc, #524]	@ (80058d8 <HAL_RCC_ClockConfig+0x240>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f003 030f 	and.w	r3, r3, #15
 80056d2:	683a      	ldr	r2, [r7, #0]
 80056d4:	429a      	cmp	r2, r3
 80056d6:	d001      	beq.n	80056dc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80056d8:	2301      	movs	r3, #1
 80056da:	e184      	b.n	80059e6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f003 0304 	and.w	r3, r3, #4
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d010      	beq.n	800570a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	691a      	ldr	r2, [r3, #16]
 80056ec:	4b7b      	ldr	r3, [pc, #492]	@ (80058dc <HAL_RCC_ClockConfig+0x244>)
 80056ee:	699b      	ldr	r3, [r3, #24]
 80056f0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80056f4:	429a      	cmp	r2, r3
 80056f6:	d908      	bls.n	800570a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80056f8:	4b78      	ldr	r3, [pc, #480]	@ (80058dc <HAL_RCC_ClockConfig+0x244>)
 80056fa:	699b      	ldr	r3, [r3, #24]
 80056fc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	691b      	ldr	r3, [r3, #16]
 8005704:	4975      	ldr	r1, [pc, #468]	@ (80058dc <HAL_RCC_ClockConfig+0x244>)
 8005706:	4313      	orrs	r3, r2
 8005708:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f003 0308 	and.w	r3, r3, #8
 8005712:	2b00      	cmp	r3, #0
 8005714:	d010      	beq.n	8005738 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	695a      	ldr	r2, [r3, #20]
 800571a:	4b70      	ldr	r3, [pc, #448]	@ (80058dc <HAL_RCC_ClockConfig+0x244>)
 800571c:	69db      	ldr	r3, [r3, #28]
 800571e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005722:	429a      	cmp	r2, r3
 8005724:	d908      	bls.n	8005738 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005726:	4b6d      	ldr	r3, [pc, #436]	@ (80058dc <HAL_RCC_ClockConfig+0x244>)
 8005728:	69db      	ldr	r3, [r3, #28]
 800572a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	695b      	ldr	r3, [r3, #20]
 8005732:	496a      	ldr	r1, [pc, #424]	@ (80058dc <HAL_RCC_ClockConfig+0x244>)
 8005734:	4313      	orrs	r3, r2
 8005736:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f003 0310 	and.w	r3, r3, #16
 8005740:	2b00      	cmp	r3, #0
 8005742:	d010      	beq.n	8005766 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	699a      	ldr	r2, [r3, #24]
 8005748:	4b64      	ldr	r3, [pc, #400]	@ (80058dc <HAL_RCC_ClockConfig+0x244>)
 800574a:	69db      	ldr	r3, [r3, #28]
 800574c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005750:	429a      	cmp	r2, r3
 8005752:	d908      	bls.n	8005766 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005754:	4b61      	ldr	r3, [pc, #388]	@ (80058dc <HAL_RCC_ClockConfig+0x244>)
 8005756:	69db      	ldr	r3, [r3, #28]
 8005758:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	699b      	ldr	r3, [r3, #24]
 8005760:	495e      	ldr	r1, [pc, #376]	@ (80058dc <HAL_RCC_ClockConfig+0x244>)
 8005762:	4313      	orrs	r3, r2
 8005764:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f003 0320 	and.w	r3, r3, #32
 800576e:	2b00      	cmp	r3, #0
 8005770:	d010      	beq.n	8005794 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	69da      	ldr	r2, [r3, #28]
 8005776:	4b59      	ldr	r3, [pc, #356]	@ (80058dc <HAL_RCC_ClockConfig+0x244>)
 8005778:	6a1b      	ldr	r3, [r3, #32]
 800577a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800577e:	429a      	cmp	r2, r3
 8005780:	d908      	bls.n	8005794 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005782:	4b56      	ldr	r3, [pc, #344]	@ (80058dc <HAL_RCC_ClockConfig+0x244>)
 8005784:	6a1b      	ldr	r3, [r3, #32]
 8005786:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	69db      	ldr	r3, [r3, #28]
 800578e:	4953      	ldr	r1, [pc, #332]	@ (80058dc <HAL_RCC_ClockConfig+0x244>)
 8005790:	4313      	orrs	r3, r2
 8005792:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f003 0302 	and.w	r3, r3, #2
 800579c:	2b00      	cmp	r3, #0
 800579e:	d010      	beq.n	80057c2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	68da      	ldr	r2, [r3, #12]
 80057a4:	4b4d      	ldr	r3, [pc, #308]	@ (80058dc <HAL_RCC_ClockConfig+0x244>)
 80057a6:	699b      	ldr	r3, [r3, #24]
 80057a8:	f003 030f 	and.w	r3, r3, #15
 80057ac:	429a      	cmp	r2, r3
 80057ae:	d908      	bls.n	80057c2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80057b0:	4b4a      	ldr	r3, [pc, #296]	@ (80058dc <HAL_RCC_ClockConfig+0x244>)
 80057b2:	699b      	ldr	r3, [r3, #24]
 80057b4:	f023 020f 	bic.w	r2, r3, #15
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	68db      	ldr	r3, [r3, #12]
 80057bc:	4947      	ldr	r1, [pc, #284]	@ (80058dc <HAL_RCC_ClockConfig+0x244>)
 80057be:	4313      	orrs	r3, r2
 80057c0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f003 0301 	and.w	r3, r3, #1
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d055      	beq.n	800587a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80057ce:	4b43      	ldr	r3, [pc, #268]	@ (80058dc <HAL_RCC_ClockConfig+0x244>)
 80057d0:	699b      	ldr	r3, [r3, #24]
 80057d2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	689b      	ldr	r3, [r3, #8]
 80057da:	4940      	ldr	r1, [pc, #256]	@ (80058dc <HAL_RCC_ClockConfig+0x244>)
 80057dc:	4313      	orrs	r3, r2
 80057de:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	2b02      	cmp	r3, #2
 80057e6:	d107      	bne.n	80057f8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80057e8:	4b3c      	ldr	r3, [pc, #240]	@ (80058dc <HAL_RCC_ClockConfig+0x244>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d121      	bne.n	8005838 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80057f4:	2301      	movs	r3, #1
 80057f6:	e0f6      	b.n	80059e6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	685b      	ldr	r3, [r3, #4]
 80057fc:	2b03      	cmp	r3, #3
 80057fe:	d107      	bne.n	8005810 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005800:	4b36      	ldr	r3, [pc, #216]	@ (80058dc <HAL_RCC_ClockConfig+0x244>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005808:	2b00      	cmp	r3, #0
 800580a:	d115      	bne.n	8005838 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800580c:	2301      	movs	r3, #1
 800580e:	e0ea      	b.n	80059e6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	685b      	ldr	r3, [r3, #4]
 8005814:	2b01      	cmp	r3, #1
 8005816:	d107      	bne.n	8005828 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005818:	4b30      	ldr	r3, [pc, #192]	@ (80058dc <HAL_RCC_ClockConfig+0x244>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005820:	2b00      	cmp	r3, #0
 8005822:	d109      	bne.n	8005838 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005824:	2301      	movs	r3, #1
 8005826:	e0de      	b.n	80059e6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005828:	4b2c      	ldr	r3, [pc, #176]	@ (80058dc <HAL_RCC_ClockConfig+0x244>)
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f003 0304 	and.w	r3, r3, #4
 8005830:	2b00      	cmp	r3, #0
 8005832:	d101      	bne.n	8005838 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005834:	2301      	movs	r3, #1
 8005836:	e0d6      	b.n	80059e6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005838:	4b28      	ldr	r3, [pc, #160]	@ (80058dc <HAL_RCC_ClockConfig+0x244>)
 800583a:	691b      	ldr	r3, [r3, #16]
 800583c:	f023 0207 	bic.w	r2, r3, #7
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	4925      	ldr	r1, [pc, #148]	@ (80058dc <HAL_RCC_ClockConfig+0x244>)
 8005846:	4313      	orrs	r3, r2
 8005848:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800584a:	f7fc fda9 	bl	80023a0 <HAL_GetTick>
 800584e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005850:	e00a      	b.n	8005868 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005852:	f7fc fda5 	bl	80023a0 <HAL_GetTick>
 8005856:	4602      	mov	r2, r0
 8005858:	697b      	ldr	r3, [r7, #20]
 800585a:	1ad3      	subs	r3, r2, r3
 800585c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005860:	4293      	cmp	r3, r2
 8005862:	d901      	bls.n	8005868 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8005864:	2303      	movs	r3, #3
 8005866:	e0be      	b.n	80059e6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005868:	4b1c      	ldr	r3, [pc, #112]	@ (80058dc <HAL_RCC_ClockConfig+0x244>)
 800586a:	691b      	ldr	r3, [r3, #16]
 800586c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	685b      	ldr	r3, [r3, #4]
 8005874:	00db      	lsls	r3, r3, #3
 8005876:	429a      	cmp	r2, r3
 8005878:	d1eb      	bne.n	8005852 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f003 0302 	and.w	r3, r3, #2
 8005882:	2b00      	cmp	r3, #0
 8005884:	d010      	beq.n	80058a8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	68da      	ldr	r2, [r3, #12]
 800588a:	4b14      	ldr	r3, [pc, #80]	@ (80058dc <HAL_RCC_ClockConfig+0x244>)
 800588c:	699b      	ldr	r3, [r3, #24]
 800588e:	f003 030f 	and.w	r3, r3, #15
 8005892:	429a      	cmp	r2, r3
 8005894:	d208      	bcs.n	80058a8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005896:	4b11      	ldr	r3, [pc, #68]	@ (80058dc <HAL_RCC_ClockConfig+0x244>)
 8005898:	699b      	ldr	r3, [r3, #24]
 800589a:	f023 020f 	bic.w	r2, r3, #15
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	68db      	ldr	r3, [r3, #12]
 80058a2:	490e      	ldr	r1, [pc, #56]	@ (80058dc <HAL_RCC_ClockConfig+0x244>)
 80058a4:	4313      	orrs	r3, r2
 80058a6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80058a8:	4b0b      	ldr	r3, [pc, #44]	@ (80058d8 <HAL_RCC_ClockConfig+0x240>)
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f003 030f 	and.w	r3, r3, #15
 80058b0:	683a      	ldr	r2, [r7, #0]
 80058b2:	429a      	cmp	r2, r3
 80058b4:	d214      	bcs.n	80058e0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058b6:	4b08      	ldr	r3, [pc, #32]	@ (80058d8 <HAL_RCC_ClockConfig+0x240>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f023 020f 	bic.w	r2, r3, #15
 80058be:	4906      	ldr	r1, [pc, #24]	@ (80058d8 <HAL_RCC_ClockConfig+0x240>)
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	4313      	orrs	r3, r2
 80058c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80058c6:	4b04      	ldr	r3, [pc, #16]	@ (80058d8 <HAL_RCC_ClockConfig+0x240>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f003 030f 	and.w	r3, r3, #15
 80058ce:	683a      	ldr	r2, [r7, #0]
 80058d0:	429a      	cmp	r2, r3
 80058d2:	d005      	beq.n	80058e0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80058d4:	2301      	movs	r3, #1
 80058d6:	e086      	b.n	80059e6 <HAL_RCC_ClockConfig+0x34e>
 80058d8:	52002000 	.word	0x52002000
 80058dc:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f003 0304 	and.w	r3, r3, #4
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d010      	beq.n	800590e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	691a      	ldr	r2, [r3, #16]
 80058f0:	4b3f      	ldr	r3, [pc, #252]	@ (80059f0 <HAL_RCC_ClockConfig+0x358>)
 80058f2:	699b      	ldr	r3, [r3, #24]
 80058f4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80058f8:	429a      	cmp	r2, r3
 80058fa:	d208      	bcs.n	800590e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80058fc:	4b3c      	ldr	r3, [pc, #240]	@ (80059f0 <HAL_RCC_ClockConfig+0x358>)
 80058fe:	699b      	ldr	r3, [r3, #24]
 8005900:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	691b      	ldr	r3, [r3, #16]
 8005908:	4939      	ldr	r1, [pc, #228]	@ (80059f0 <HAL_RCC_ClockConfig+0x358>)
 800590a:	4313      	orrs	r3, r2
 800590c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f003 0308 	and.w	r3, r3, #8
 8005916:	2b00      	cmp	r3, #0
 8005918:	d010      	beq.n	800593c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	695a      	ldr	r2, [r3, #20]
 800591e:	4b34      	ldr	r3, [pc, #208]	@ (80059f0 <HAL_RCC_ClockConfig+0x358>)
 8005920:	69db      	ldr	r3, [r3, #28]
 8005922:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005926:	429a      	cmp	r2, r3
 8005928:	d208      	bcs.n	800593c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800592a:	4b31      	ldr	r3, [pc, #196]	@ (80059f0 <HAL_RCC_ClockConfig+0x358>)
 800592c:	69db      	ldr	r3, [r3, #28]
 800592e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	695b      	ldr	r3, [r3, #20]
 8005936:	492e      	ldr	r1, [pc, #184]	@ (80059f0 <HAL_RCC_ClockConfig+0x358>)
 8005938:	4313      	orrs	r3, r2
 800593a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f003 0310 	and.w	r3, r3, #16
 8005944:	2b00      	cmp	r3, #0
 8005946:	d010      	beq.n	800596a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	699a      	ldr	r2, [r3, #24]
 800594c:	4b28      	ldr	r3, [pc, #160]	@ (80059f0 <HAL_RCC_ClockConfig+0x358>)
 800594e:	69db      	ldr	r3, [r3, #28]
 8005950:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005954:	429a      	cmp	r2, r3
 8005956:	d208      	bcs.n	800596a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005958:	4b25      	ldr	r3, [pc, #148]	@ (80059f0 <HAL_RCC_ClockConfig+0x358>)
 800595a:	69db      	ldr	r3, [r3, #28]
 800595c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	699b      	ldr	r3, [r3, #24]
 8005964:	4922      	ldr	r1, [pc, #136]	@ (80059f0 <HAL_RCC_ClockConfig+0x358>)
 8005966:	4313      	orrs	r3, r2
 8005968:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f003 0320 	and.w	r3, r3, #32
 8005972:	2b00      	cmp	r3, #0
 8005974:	d010      	beq.n	8005998 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	69da      	ldr	r2, [r3, #28]
 800597a:	4b1d      	ldr	r3, [pc, #116]	@ (80059f0 <HAL_RCC_ClockConfig+0x358>)
 800597c:	6a1b      	ldr	r3, [r3, #32]
 800597e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005982:	429a      	cmp	r2, r3
 8005984:	d208      	bcs.n	8005998 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005986:	4b1a      	ldr	r3, [pc, #104]	@ (80059f0 <HAL_RCC_ClockConfig+0x358>)
 8005988:	6a1b      	ldr	r3, [r3, #32]
 800598a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	69db      	ldr	r3, [r3, #28]
 8005992:	4917      	ldr	r1, [pc, #92]	@ (80059f0 <HAL_RCC_ClockConfig+0x358>)
 8005994:	4313      	orrs	r3, r2
 8005996:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005998:	f000 f834 	bl	8005a04 <HAL_RCC_GetSysClockFreq>
 800599c:	4602      	mov	r2, r0
 800599e:	4b14      	ldr	r3, [pc, #80]	@ (80059f0 <HAL_RCC_ClockConfig+0x358>)
 80059a0:	699b      	ldr	r3, [r3, #24]
 80059a2:	0a1b      	lsrs	r3, r3, #8
 80059a4:	f003 030f 	and.w	r3, r3, #15
 80059a8:	4912      	ldr	r1, [pc, #72]	@ (80059f4 <HAL_RCC_ClockConfig+0x35c>)
 80059aa:	5ccb      	ldrb	r3, [r1, r3]
 80059ac:	f003 031f 	and.w	r3, r3, #31
 80059b0:	fa22 f303 	lsr.w	r3, r2, r3
 80059b4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80059b6:	4b0e      	ldr	r3, [pc, #56]	@ (80059f0 <HAL_RCC_ClockConfig+0x358>)
 80059b8:	699b      	ldr	r3, [r3, #24]
 80059ba:	f003 030f 	and.w	r3, r3, #15
 80059be:	4a0d      	ldr	r2, [pc, #52]	@ (80059f4 <HAL_RCC_ClockConfig+0x35c>)
 80059c0:	5cd3      	ldrb	r3, [r2, r3]
 80059c2:	f003 031f 	and.w	r3, r3, #31
 80059c6:	693a      	ldr	r2, [r7, #16]
 80059c8:	fa22 f303 	lsr.w	r3, r2, r3
 80059cc:	4a0a      	ldr	r2, [pc, #40]	@ (80059f8 <HAL_RCC_ClockConfig+0x360>)
 80059ce:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80059d0:	4a0a      	ldr	r2, [pc, #40]	@ (80059fc <HAL_RCC_ClockConfig+0x364>)
 80059d2:	693b      	ldr	r3, [r7, #16]
 80059d4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80059d6:	4b0a      	ldr	r3, [pc, #40]	@ (8005a00 <HAL_RCC_ClockConfig+0x368>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	4618      	mov	r0, r3
 80059dc:	f7fc fc96 	bl	800230c <HAL_InitTick>
 80059e0:	4603      	mov	r3, r0
 80059e2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80059e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80059e6:	4618      	mov	r0, r3
 80059e8:	3718      	adds	r7, #24
 80059ea:	46bd      	mov	sp, r7
 80059ec:	bd80      	pop	{r7, pc}
 80059ee:	bf00      	nop
 80059f0:	58024400 	.word	0x58024400
 80059f4:	0800bd54 	.word	0x0800bd54
 80059f8:	24000020 	.word	0x24000020
 80059fc:	2400001c 	.word	0x2400001c
 8005a00:	24000024 	.word	0x24000024

08005a04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a04:	b480      	push	{r7}
 8005a06:	b089      	sub	sp, #36	@ 0x24
 8005a08:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005a0a:	4bb3      	ldr	r3, [pc, #716]	@ (8005cd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005a0c:	691b      	ldr	r3, [r3, #16]
 8005a0e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005a12:	2b18      	cmp	r3, #24
 8005a14:	f200 8155 	bhi.w	8005cc2 <HAL_RCC_GetSysClockFreq+0x2be>
 8005a18:	a201      	add	r2, pc, #4	@ (adr r2, 8005a20 <HAL_RCC_GetSysClockFreq+0x1c>)
 8005a1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a1e:	bf00      	nop
 8005a20:	08005a85 	.word	0x08005a85
 8005a24:	08005cc3 	.word	0x08005cc3
 8005a28:	08005cc3 	.word	0x08005cc3
 8005a2c:	08005cc3 	.word	0x08005cc3
 8005a30:	08005cc3 	.word	0x08005cc3
 8005a34:	08005cc3 	.word	0x08005cc3
 8005a38:	08005cc3 	.word	0x08005cc3
 8005a3c:	08005cc3 	.word	0x08005cc3
 8005a40:	08005aab 	.word	0x08005aab
 8005a44:	08005cc3 	.word	0x08005cc3
 8005a48:	08005cc3 	.word	0x08005cc3
 8005a4c:	08005cc3 	.word	0x08005cc3
 8005a50:	08005cc3 	.word	0x08005cc3
 8005a54:	08005cc3 	.word	0x08005cc3
 8005a58:	08005cc3 	.word	0x08005cc3
 8005a5c:	08005cc3 	.word	0x08005cc3
 8005a60:	08005ab1 	.word	0x08005ab1
 8005a64:	08005cc3 	.word	0x08005cc3
 8005a68:	08005cc3 	.word	0x08005cc3
 8005a6c:	08005cc3 	.word	0x08005cc3
 8005a70:	08005cc3 	.word	0x08005cc3
 8005a74:	08005cc3 	.word	0x08005cc3
 8005a78:	08005cc3 	.word	0x08005cc3
 8005a7c:	08005cc3 	.word	0x08005cc3
 8005a80:	08005ab7 	.word	0x08005ab7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005a84:	4b94      	ldr	r3, [pc, #592]	@ (8005cd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f003 0320 	and.w	r3, r3, #32
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d009      	beq.n	8005aa4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005a90:	4b91      	ldr	r3, [pc, #580]	@ (8005cd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	08db      	lsrs	r3, r3, #3
 8005a96:	f003 0303 	and.w	r3, r3, #3
 8005a9a:	4a90      	ldr	r2, [pc, #576]	@ (8005cdc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005a9c:	fa22 f303 	lsr.w	r3, r2, r3
 8005aa0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8005aa2:	e111      	b.n	8005cc8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005aa4:	4b8d      	ldr	r3, [pc, #564]	@ (8005cdc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005aa6:	61bb      	str	r3, [r7, #24]
      break;
 8005aa8:	e10e      	b.n	8005cc8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8005aaa:	4b8d      	ldr	r3, [pc, #564]	@ (8005ce0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005aac:	61bb      	str	r3, [r7, #24]
      break;
 8005aae:	e10b      	b.n	8005cc8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8005ab0:	4b8c      	ldr	r3, [pc, #560]	@ (8005ce4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8005ab2:	61bb      	str	r3, [r7, #24]
      break;
 8005ab4:	e108      	b.n	8005cc8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005ab6:	4b88      	ldr	r3, [pc, #544]	@ (8005cd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005ab8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aba:	f003 0303 	and.w	r3, r3, #3
 8005abe:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8005ac0:	4b85      	ldr	r3, [pc, #532]	@ (8005cd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005ac2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ac4:	091b      	lsrs	r3, r3, #4
 8005ac6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005aca:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005acc:	4b82      	ldr	r3, [pc, #520]	@ (8005cd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005ace:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ad0:	f003 0301 	and.w	r3, r3, #1
 8005ad4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005ad6:	4b80      	ldr	r3, [pc, #512]	@ (8005cd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005ad8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ada:	08db      	lsrs	r3, r3, #3
 8005adc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005ae0:	68fa      	ldr	r2, [r7, #12]
 8005ae2:	fb02 f303 	mul.w	r3, r2, r3
 8005ae6:	ee07 3a90 	vmov	s15, r3
 8005aea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005aee:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8005af2:	693b      	ldr	r3, [r7, #16]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	f000 80e1 	beq.w	8005cbc <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8005afa:	697b      	ldr	r3, [r7, #20]
 8005afc:	2b02      	cmp	r3, #2
 8005afe:	f000 8083 	beq.w	8005c08 <HAL_RCC_GetSysClockFreq+0x204>
 8005b02:	697b      	ldr	r3, [r7, #20]
 8005b04:	2b02      	cmp	r3, #2
 8005b06:	f200 80a1 	bhi.w	8005c4c <HAL_RCC_GetSysClockFreq+0x248>
 8005b0a:	697b      	ldr	r3, [r7, #20]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d003      	beq.n	8005b18 <HAL_RCC_GetSysClockFreq+0x114>
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	2b01      	cmp	r3, #1
 8005b14:	d056      	beq.n	8005bc4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8005b16:	e099      	b.n	8005c4c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005b18:	4b6f      	ldr	r3, [pc, #444]	@ (8005cd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f003 0320 	and.w	r3, r3, #32
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d02d      	beq.n	8005b80 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005b24:	4b6c      	ldr	r3, [pc, #432]	@ (8005cd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	08db      	lsrs	r3, r3, #3
 8005b2a:	f003 0303 	and.w	r3, r3, #3
 8005b2e:	4a6b      	ldr	r2, [pc, #428]	@ (8005cdc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005b30:	fa22 f303 	lsr.w	r3, r2, r3
 8005b34:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	ee07 3a90 	vmov	s15, r3
 8005b3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b40:	693b      	ldr	r3, [r7, #16]
 8005b42:	ee07 3a90 	vmov	s15, r3
 8005b46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b4e:	4b62      	ldr	r3, [pc, #392]	@ (8005cd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b56:	ee07 3a90 	vmov	s15, r3
 8005b5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b5e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005b62:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8005ce8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005b66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005b6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005b6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005b72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005b76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b7a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8005b7e:	e087      	b.n	8005c90 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005b80:	693b      	ldr	r3, [r7, #16]
 8005b82:	ee07 3a90 	vmov	s15, r3
 8005b86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b8a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8005cec <HAL_RCC_GetSysClockFreq+0x2e8>
 8005b8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b92:	4b51      	ldr	r3, [pc, #324]	@ (8005cd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b9a:	ee07 3a90 	vmov	s15, r3
 8005b9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ba2:	ed97 6a02 	vldr	s12, [r7, #8]
 8005ba6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8005ce8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005baa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005bae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005bb2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005bb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005bba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005bbe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005bc2:	e065      	b.n	8005c90 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005bc4:	693b      	ldr	r3, [r7, #16]
 8005bc6:	ee07 3a90 	vmov	s15, r3
 8005bca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005bce:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8005cf0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005bd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005bd6:	4b40      	ldr	r3, [pc, #256]	@ (8005cd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005bde:	ee07 3a90 	vmov	s15, r3
 8005be2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005be6:	ed97 6a02 	vldr	s12, [r7, #8]
 8005bea:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8005ce8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005bee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005bf2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005bf6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005bfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005bfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c02:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005c06:	e043      	b.n	8005c90 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005c08:	693b      	ldr	r3, [r7, #16]
 8005c0a:	ee07 3a90 	vmov	s15, r3
 8005c0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c12:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8005cf4 <HAL_RCC_GetSysClockFreq+0x2f0>
 8005c16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c1a:	4b2f      	ldr	r3, [pc, #188]	@ (8005cd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c22:	ee07 3a90 	vmov	s15, r3
 8005c26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c2a:	ed97 6a02 	vldr	s12, [r7, #8]
 8005c2e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8005ce8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005c32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005c3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c46:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005c4a:	e021      	b.n	8005c90 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005c4c:	693b      	ldr	r3, [r7, #16]
 8005c4e:	ee07 3a90 	vmov	s15, r3
 8005c52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c56:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8005cf0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005c5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c5e:	4b1e      	ldr	r3, [pc, #120]	@ (8005cd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c66:	ee07 3a90 	vmov	s15, r3
 8005c6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c6e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005c72:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8005ce8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005c76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005c82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c8a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005c8e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8005c90:	4b11      	ldr	r3, [pc, #68]	@ (8005cd8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005c92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c94:	0a5b      	lsrs	r3, r3, #9
 8005c96:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005c9a:	3301      	adds	r3, #1
 8005c9c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	ee07 3a90 	vmov	s15, r3
 8005ca4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005ca8:	edd7 6a07 	vldr	s13, [r7, #28]
 8005cac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005cb0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005cb4:	ee17 3a90 	vmov	r3, s15
 8005cb8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8005cba:	e005      	b.n	8005cc8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	61bb      	str	r3, [r7, #24]
      break;
 8005cc0:	e002      	b.n	8005cc8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8005cc2:	4b07      	ldr	r3, [pc, #28]	@ (8005ce0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005cc4:	61bb      	str	r3, [r7, #24]
      break;
 8005cc6:	bf00      	nop
  }

  return sysclockfreq;
 8005cc8:	69bb      	ldr	r3, [r7, #24]
}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	3724      	adds	r7, #36	@ 0x24
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd4:	4770      	bx	lr
 8005cd6:	bf00      	nop
 8005cd8:	58024400 	.word	0x58024400
 8005cdc:	03d09000 	.word	0x03d09000
 8005ce0:	003d0900 	.word	0x003d0900
 8005ce4:	017d7840 	.word	0x017d7840
 8005ce8:	46000000 	.word	0x46000000
 8005cec:	4c742400 	.word	0x4c742400
 8005cf0:	4a742400 	.word	0x4a742400
 8005cf4:	4bbebc20 	.word	0x4bbebc20

08005cf8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b082      	sub	sp, #8
 8005cfc:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005cfe:	f7ff fe81 	bl	8005a04 <HAL_RCC_GetSysClockFreq>
 8005d02:	4602      	mov	r2, r0
 8005d04:	4b10      	ldr	r3, [pc, #64]	@ (8005d48 <HAL_RCC_GetHCLKFreq+0x50>)
 8005d06:	699b      	ldr	r3, [r3, #24]
 8005d08:	0a1b      	lsrs	r3, r3, #8
 8005d0a:	f003 030f 	and.w	r3, r3, #15
 8005d0e:	490f      	ldr	r1, [pc, #60]	@ (8005d4c <HAL_RCC_GetHCLKFreq+0x54>)
 8005d10:	5ccb      	ldrb	r3, [r1, r3]
 8005d12:	f003 031f 	and.w	r3, r3, #31
 8005d16:	fa22 f303 	lsr.w	r3, r2, r3
 8005d1a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005d1c:	4b0a      	ldr	r3, [pc, #40]	@ (8005d48 <HAL_RCC_GetHCLKFreq+0x50>)
 8005d1e:	699b      	ldr	r3, [r3, #24]
 8005d20:	f003 030f 	and.w	r3, r3, #15
 8005d24:	4a09      	ldr	r2, [pc, #36]	@ (8005d4c <HAL_RCC_GetHCLKFreq+0x54>)
 8005d26:	5cd3      	ldrb	r3, [r2, r3]
 8005d28:	f003 031f 	and.w	r3, r3, #31
 8005d2c:	687a      	ldr	r2, [r7, #4]
 8005d2e:	fa22 f303 	lsr.w	r3, r2, r3
 8005d32:	4a07      	ldr	r2, [pc, #28]	@ (8005d50 <HAL_RCC_GetHCLKFreq+0x58>)
 8005d34:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005d36:	4a07      	ldr	r2, [pc, #28]	@ (8005d54 <HAL_RCC_GetHCLKFreq+0x5c>)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8005d3c:	4b04      	ldr	r3, [pc, #16]	@ (8005d50 <HAL_RCC_GetHCLKFreq+0x58>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
}
 8005d40:	4618      	mov	r0, r3
 8005d42:	3708      	adds	r7, #8
 8005d44:	46bd      	mov	sp, r7
 8005d46:	bd80      	pop	{r7, pc}
 8005d48:	58024400 	.word	0x58024400
 8005d4c:	0800bd54 	.word	0x0800bd54
 8005d50:	24000020 	.word	0x24000020
 8005d54:	2400001c 	.word	0x2400001c

08005d58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8005d5c:	f7ff ffcc 	bl	8005cf8 <HAL_RCC_GetHCLKFreq>
 8005d60:	4602      	mov	r2, r0
 8005d62:	4b06      	ldr	r3, [pc, #24]	@ (8005d7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005d64:	69db      	ldr	r3, [r3, #28]
 8005d66:	091b      	lsrs	r3, r3, #4
 8005d68:	f003 0307 	and.w	r3, r3, #7
 8005d6c:	4904      	ldr	r1, [pc, #16]	@ (8005d80 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005d6e:	5ccb      	ldrb	r3, [r1, r3]
 8005d70:	f003 031f 	and.w	r3, r3, #31
 8005d74:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8005d78:	4618      	mov	r0, r3
 8005d7a:	bd80      	pop	{r7, pc}
 8005d7c:	58024400 	.word	0x58024400
 8005d80:	0800bd54 	.word	0x0800bd54

08005d84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8005d88:	f7ff ffb6 	bl	8005cf8 <HAL_RCC_GetHCLKFreq>
 8005d8c:	4602      	mov	r2, r0
 8005d8e:	4b06      	ldr	r3, [pc, #24]	@ (8005da8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005d90:	69db      	ldr	r3, [r3, #28]
 8005d92:	0a1b      	lsrs	r3, r3, #8
 8005d94:	f003 0307 	and.w	r3, r3, #7
 8005d98:	4904      	ldr	r1, [pc, #16]	@ (8005dac <HAL_RCC_GetPCLK2Freq+0x28>)
 8005d9a:	5ccb      	ldrb	r3, [r1, r3]
 8005d9c:	f003 031f 	and.w	r3, r3, #31
 8005da0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8005da4:	4618      	mov	r0, r3
 8005da6:	bd80      	pop	{r7, pc}
 8005da8:	58024400 	.word	0x58024400
 8005dac:	0800bd54 	.word	0x0800bd54

08005db0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005db0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005db4:	b0ca      	sub	sp, #296	@ 0x128
 8005db6:	af00      	add	r7, sp, #0
 8005db8:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005dc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dd0:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8005dd4:	2500      	movs	r5, #0
 8005dd6:	ea54 0305 	orrs.w	r3, r4, r5
 8005dda:	d049      	beq.n	8005e70 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8005ddc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005de0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005de2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005de6:	d02f      	beq.n	8005e48 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8005de8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005dec:	d828      	bhi.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8005dee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005df2:	d01a      	beq.n	8005e2a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005df4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005df8:	d822      	bhi.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d003      	beq.n	8005e06 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8005dfe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005e02:	d007      	beq.n	8005e14 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005e04:	e01c      	b.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e06:	4bb8      	ldr	r3, [pc, #736]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005e08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e0a:	4ab7      	ldr	r2, [pc, #732]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005e0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005e10:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005e12:	e01a      	b.n	8005e4a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005e14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e18:	3308      	adds	r3, #8
 8005e1a:	2102      	movs	r1, #2
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	f002 fb61 	bl	80084e4 <RCCEx_PLL2_Config>
 8005e22:	4603      	mov	r3, r0
 8005e24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005e28:	e00f      	b.n	8005e4a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005e2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e2e:	3328      	adds	r3, #40	@ 0x28
 8005e30:	2102      	movs	r1, #2
 8005e32:	4618      	mov	r0, r3
 8005e34:	f002 fc08 	bl	8008648 <RCCEx_PLL3_Config>
 8005e38:	4603      	mov	r3, r0
 8005e3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005e3e:	e004      	b.n	8005e4a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e40:	2301      	movs	r3, #1
 8005e42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005e46:	e000      	b.n	8005e4a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8005e48:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d10a      	bne.n	8005e68 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005e52:	4ba5      	ldr	r3, [pc, #660]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005e54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e56:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005e5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e5e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005e60:	4aa1      	ldr	r2, [pc, #644]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005e62:	430b      	orrs	r3, r1
 8005e64:	6513      	str	r3, [r2, #80]	@ 0x50
 8005e66:	e003      	b.n	8005e70 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e68:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e6c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005e70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e78:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8005e7c:	f04f 0900 	mov.w	r9, #0
 8005e80:	ea58 0309 	orrs.w	r3, r8, r9
 8005e84:	d047      	beq.n	8005f16 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8005e86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e8c:	2b04      	cmp	r3, #4
 8005e8e:	d82a      	bhi.n	8005ee6 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8005e90:	a201      	add	r2, pc, #4	@ (adr r2, 8005e98 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8005e92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e96:	bf00      	nop
 8005e98:	08005ead 	.word	0x08005ead
 8005e9c:	08005ebb 	.word	0x08005ebb
 8005ea0:	08005ed1 	.word	0x08005ed1
 8005ea4:	08005eef 	.word	0x08005eef
 8005ea8:	08005eef 	.word	0x08005eef
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005eac:	4b8e      	ldr	r3, [pc, #568]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005eae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eb0:	4a8d      	ldr	r2, [pc, #564]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005eb2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005eb6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005eb8:	e01a      	b.n	8005ef0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005eba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ebe:	3308      	adds	r3, #8
 8005ec0:	2100      	movs	r1, #0
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	f002 fb0e 	bl	80084e4 <RCCEx_PLL2_Config>
 8005ec8:	4603      	mov	r3, r0
 8005eca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005ece:	e00f      	b.n	8005ef0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005ed0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ed4:	3328      	adds	r3, #40	@ 0x28
 8005ed6:	2100      	movs	r1, #0
 8005ed8:	4618      	mov	r0, r3
 8005eda:	f002 fbb5 	bl	8008648 <RCCEx_PLL3_Config>
 8005ede:	4603      	mov	r3, r0
 8005ee0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005ee4:	e004      	b.n	8005ef0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005eec:	e000      	b.n	8005ef0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8005eee:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ef0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d10a      	bne.n	8005f0e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005ef8:	4b7b      	ldr	r3, [pc, #492]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005efa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005efc:	f023 0107 	bic.w	r1, r3, #7
 8005f00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f06:	4a78      	ldr	r2, [pc, #480]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005f08:	430b      	orrs	r3, r1
 8005f0a:	6513      	str	r3, [r2, #80]	@ 0x50
 8005f0c:	e003      	b.n	8005f16 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f12:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005f16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f1e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8005f22:	f04f 0b00 	mov.w	fp, #0
 8005f26:	ea5a 030b 	orrs.w	r3, sl, fp
 8005f2a:	d04c      	beq.n	8005fc6 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8005f2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f36:	d030      	beq.n	8005f9a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8005f38:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f3c:	d829      	bhi.n	8005f92 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005f3e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005f40:	d02d      	beq.n	8005f9e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8005f42:	2bc0      	cmp	r3, #192	@ 0xc0
 8005f44:	d825      	bhi.n	8005f92 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005f46:	2b80      	cmp	r3, #128	@ 0x80
 8005f48:	d018      	beq.n	8005f7c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8005f4a:	2b80      	cmp	r3, #128	@ 0x80
 8005f4c:	d821      	bhi.n	8005f92 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d002      	beq.n	8005f58 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8005f52:	2b40      	cmp	r3, #64	@ 0x40
 8005f54:	d007      	beq.n	8005f66 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8005f56:	e01c      	b.n	8005f92 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005f58:	4b63      	ldr	r3, [pc, #396]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005f5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f5c:	4a62      	ldr	r2, [pc, #392]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005f5e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005f62:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005f64:	e01c      	b.n	8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005f66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f6a:	3308      	adds	r3, #8
 8005f6c:	2100      	movs	r1, #0
 8005f6e:	4618      	mov	r0, r3
 8005f70:	f002 fab8 	bl	80084e4 <RCCEx_PLL2_Config>
 8005f74:	4603      	mov	r3, r0
 8005f76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005f7a:	e011      	b.n	8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005f7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f80:	3328      	adds	r3, #40	@ 0x28
 8005f82:	2100      	movs	r1, #0
 8005f84:	4618      	mov	r0, r3
 8005f86:	f002 fb5f 	bl	8008648 <RCCEx_PLL3_Config>
 8005f8a:	4603      	mov	r3, r0
 8005f8c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005f90:	e006      	b.n	8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f92:	2301      	movs	r3, #1
 8005f94:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005f98:	e002      	b.n	8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8005f9a:	bf00      	nop
 8005f9c:	e000      	b.n	8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8005f9e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005fa0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d10a      	bne.n	8005fbe <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8005fa8:	4b4f      	ldr	r3, [pc, #316]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005faa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fac:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8005fb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005fb6:	4a4c      	ldr	r2, [pc, #304]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005fb8:	430b      	orrs	r3, r1
 8005fba:	6513      	str	r3, [r2, #80]	@ 0x50
 8005fbc:	e003      	b.n	8005fc6 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fbe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005fc2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005fc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fce:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8005fd2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8005fdc:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8005fe0:	460b      	mov	r3, r1
 8005fe2:	4313      	orrs	r3, r2
 8005fe4:	d053      	beq.n	800608e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8005fe6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fea:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005fee:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005ff2:	d035      	beq.n	8006060 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8005ff4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005ff8:	d82e      	bhi.n	8006058 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005ffa:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005ffe:	d031      	beq.n	8006064 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8006000:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006004:	d828      	bhi.n	8006058 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006006:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800600a:	d01a      	beq.n	8006042 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800600c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006010:	d822      	bhi.n	8006058 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006012:	2b00      	cmp	r3, #0
 8006014:	d003      	beq.n	800601e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8006016:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800601a:	d007      	beq.n	800602c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800601c:	e01c      	b.n	8006058 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800601e:	4b32      	ldr	r3, [pc, #200]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006020:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006022:	4a31      	ldr	r2, [pc, #196]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006024:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006028:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800602a:	e01c      	b.n	8006066 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800602c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006030:	3308      	adds	r3, #8
 8006032:	2100      	movs	r1, #0
 8006034:	4618      	mov	r0, r3
 8006036:	f002 fa55 	bl	80084e4 <RCCEx_PLL2_Config>
 800603a:	4603      	mov	r3, r0
 800603c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006040:	e011      	b.n	8006066 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006042:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006046:	3328      	adds	r3, #40	@ 0x28
 8006048:	2100      	movs	r1, #0
 800604a:	4618      	mov	r0, r3
 800604c:	f002 fafc 	bl	8008648 <RCCEx_PLL3_Config>
 8006050:	4603      	mov	r3, r0
 8006052:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006056:	e006      	b.n	8006066 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006058:	2301      	movs	r3, #1
 800605a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800605e:	e002      	b.n	8006066 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8006060:	bf00      	nop
 8006062:	e000      	b.n	8006066 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8006064:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006066:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800606a:	2b00      	cmp	r3, #0
 800606c:	d10b      	bne.n	8006086 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800606e:	4b1e      	ldr	r3, [pc, #120]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006070:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006072:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8006076:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800607a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800607e:	4a1a      	ldr	r2, [pc, #104]	@ (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006080:	430b      	orrs	r3, r1
 8006082:	6593      	str	r3, [r2, #88]	@ 0x58
 8006084:	e003      	b.n	800608e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006086:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800608a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800608e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006096:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800609a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800609e:	2300      	movs	r3, #0
 80060a0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80060a4:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80060a8:	460b      	mov	r3, r1
 80060aa:	4313      	orrs	r3, r2
 80060ac:	d056      	beq.n	800615c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80060ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060b2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80060b6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80060ba:	d038      	beq.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80060bc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80060c0:	d831      	bhi.n	8006126 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80060c2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80060c6:	d034      	beq.n	8006132 <HAL_RCCEx_PeriphCLKConfig+0x382>
 80060c8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80060cc:	d82b      	bhi.n	8006126 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80060ce:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80060d2:	d01d      	beq.n	8006110 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80060d4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80060d8:	d825      	bhi.n	8006126 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d006      	beq.n	80060ec <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80060de:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80060e2:	d00a      	beq.n	80060fa <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80060e4:	e01f      	b.n	8006126 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80060e6:	bf00      	nop
 80060e8:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80060ec:	4ba2      	ldr	r3, [pc, #648]	@ (8006378 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80060ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060f0:	4aa1      	ldr	r2, [pc, #644]	@ (8006378 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80060f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80060f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80060f8:	e01c      	b.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80060fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060fe:	3308      	adds	r3, #8
 8006100:	2100      	movs	r1, #0
 8006102:	4618      	mov	r0, r3
 8006104:	f002 f9ee 	bl	80084e4 <RCCEx_PLL2_Config>
 8006108:	4603      	mov	r3, r0
 800610a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800610e:	e011      	b.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006110:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006114:	3328      	adds	r3, #40	@ 0x28
 8006116:	2100      	movs	r1, #0
 8006118:	4618      	mov	r0, r3
 800611a:	f002 fa95 	bl	8008648 <RCCEx_PLL3_Config>
 800611e:	4603      	mov	r3, r0
 8006120:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006124:	e006      	b.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006126:	2301      	movs	r3, #1
 8006128:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800612c:	e002      	b.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800612e:	bf00      	nop
 8006130:	e000      	b.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8006132:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006134:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006138:	2b00      	cmp	r3, #0
 800613a:	d10b      	bne.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800613c:	4b8e      	ldr	r3, [pc, #568]	@ (8006378 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800613e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006140:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006144:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006148:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800614c:	4a8a      	ldr	r2, [pc, #552]	@ (8006378 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800614e:	430b      	orrs	r3, r1
 8006150:	6593      	str	r3, [r2, #88]	@ 0x58
 8006152:	e003      	b.n	800615c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006154:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006158:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800615c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006164:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006168:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800616c:	2300      	movs	r3, #0
 800616e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006172:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8006176:	460b      	mov	r3, r1
 8006178:	4313      	orrs	r3, r2
 800617a:	d03a      	beq.n	80061f2 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800617c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006180:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006182:	2b30      	cmp	r3, #48	@ 0x30
 8006184:	d01f      	beq.n	80061c6 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8006186:	2b30      	cmp	r3, #48	@ 0x30
 8006188:	d819      	bhi.n	80061be <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800618a:	2b20      	cmp	r3, #32
 800618c:	d00c      	beq.n	80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800618e:	2b20      	cmp	r3, #32
 8006190:	d815      	bhi.n	80061be <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8006192:	2b00      	cmp	r3, #0
 8006194:	d019      	beq.n	80061ca <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8006196:	2b10      	cmp	r3, #16
 8006198:	d111      	bne.n	80061be <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800619a:	4b77      	ldr	r3, [pc, #476]	@ (8006378 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800619c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800619e:	4a76      	ldr	r2, [pc, #472]	@ (8006378 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80061a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80061a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80061a6:	e011      	b.n	80061cc <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80061a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061ac:	3308      	adds	r3, #8
 80061ae:	2102      	movs	r1, #2
 80061b0:	4618      	mov	r0, r3
 80061b2:	f002 f997 	bl	80084e4 <RCCEx_PLL2_Config>
 80061b6:	4603      	mov	r3, r0
 80061b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80061bc:	e006      	b.n	80061cc <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80061be:	2301      	movs	r3, #1
 80061c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80061c4:	e002      	b.n	80061cc <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80061c6:	bf00      	nop
 80061c8:	e000      	b.n	80061cc <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80061ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80061cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d10a      	bne.n	80061ea <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80061d4:	4b68      	ldr	r3, [pc, #416]	@ (8006378 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80061d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061d8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80061dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061e2:	4a65      	ldr	r2, [pc, #404]	@ (8006378 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80061e4:	430b      	orrs	r3, r1
 80061e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80061e8:	e003      	b.n	80061f2 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80061f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061fa:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80061fe:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006202:	2300      	movs	r3, #0
 8006204:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006208:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800620c:	460b      	mov	r3, r1
 800620e:	4313      	orrs	r3, r2
 8006210:	d051      	beq.n	80062b6 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8006212:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006216:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006218:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800621c:	d035      	beq.n	800628a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800621e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006222:	d82e      	bhi.n	8006282 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006224:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006228:	d031      	beq.n	800628e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800622a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800622e:	d828      	bhi.n	8006282 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006230:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006234:	d01a      	beq.n	800626c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8006236:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800623a:	d822      	bhi.n	8006282 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800623c:	2b00      	cmp	r3, #0
 800623e:	d003      	beq.n	8006248 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8006240:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006244:	d007      	beq.n	8006256 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8006246:	e01c      	b.n	8006282 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006248:	4b4b      	ldr	r3, [pc, #300]	@ (8006378 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800624a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800624c:	4a4a      	ldr	r2, [pc, #296]	@ (8006378 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800624e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006252:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006254:	e01c      	b.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006256:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800625a:	3308      	adds	r3, #8
 800625c:	2100      	movs	r1, #0
 800625e:	4618      	mov	r0, r3
 8006260:	f002 f940 	bl	80084e4 <RCCEx_PLL2_Config>
 8006264:	4603      	mov	r3, r0
 8006266:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800626a:	e011      	b.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800626c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006270:	3328      	adds	r3, #40	@ 0x28
 8006272:	2100      	movs	r1, #0
 8006274:	4618      	mov	r0, r3
 8006276:	f002 f9e7 	bl	8008648 <RCCEx_PLL3_Config>
 800627a:	4603      	mov	r3, r0
 800627c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006280:	e006      	b.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006282:	2301      	movs	r3, #1
 8006284:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006288:	e002      	b.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800628a:	bf00      	nop
 800628c:	e000      	b.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800628e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006290:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006294:	2b00      	cmp	r3, #0
 8006296:	d10a      	bne.n	80062ae <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006298:	4b37      	ldr	r3, [pc, #220]	@ (8006378 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800629a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800629c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80062a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80062a6:	4a34      	ldr	r2, [pc, #208]	@ (8006378 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80062a8:	430b      	orrs	r3, r1
 80062aa:	6513      	str	r3, [r2, #80]	@ 0x50
 80062ac:	e003      	b.n	80062b6 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062b2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80062b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062be:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80062c2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80062c6:	2300      	movs	r3, #0
 80062c8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80062cc:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80062d0:	460b      	mov	r3, r1
 80062d2:	4313      	orrs	r3, r2
 80062d4:	d056      	beq.n	8006384 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80062d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80062dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80062e0:	d033      	beq.n	800634a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80062e2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80062e6:	d82c      	bhi.n	8006342 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80062e8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80062ec:	d02f      	beq.n	800634e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80062ee:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80062f2:	d826      	bhi.n	8006342 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80062f4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80062f8:	d02b      	beq.n	8006352 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80062fa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80062fe:	d820      	bhi.n	8006342 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006300:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006304:	d012      	beq.n	800632c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8006306:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800630a:	d81a      	bhi.n	8006342 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800630c:	2b00      	cmp	r3, #0
 800630e:	d022      	beq.n	8006356 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8006310:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006314:	d115      	bne.n	8006342 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006316:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800631a:	3308      	adds	r3, #8
 800631c:	2101      	movs	r1, #1
 800631e:	4618      	mov	r0, r3
 8006320:	f002 f8e0 	bl	80084e4 <RCCEx_PLL2_Config>
 8006324:	4603      	mov	r3, r0
 8006326:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800632a:	e015      	b.n	8006358 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800632c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006330:	3328      	adds	r3, #40	@ 0x28
 8006332:	2101      	movs	r1, #1
 8006334:	4618      	mov	r0, r3
 8006336:	f002 f987 	bl	8008648 <RCCEx_PLL3_Config>
 800633a:	4603      	mov	r3, r0
 800633c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006340:	e00a      	b.n	8006358 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006342:	2301      	movs	r3, #1
 8006344:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006348:	e006      	b.n	8006358 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800634a:	bf00      	nop
 800634c:	e004      	b.n	8006358 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800634e:	bf00      	nop
 8006350:	e002      	b.n	8006358 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006352:	bf00      	nop
 8006354:	e000      	b.n	8006358 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006356:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006358:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800635c:	2b00      	cmp	r3, #0
 800635e:	d10d      	bne.n	800637c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006360:	4b05      	ldr	r3, [pc, #20]	@ (8006378 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006362:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006364:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8006368:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800636c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800636e:	4a02      	ldr	r2, [pc, #8]	@ (8006378 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006370:	430b      	orrs	r3, r1
 8006372:	6513      	str	r3, [r2, #80]	@ 0x50
 8006374:	e006      	b.n	8006384 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8006376:	bf00      	nop
 8006378:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800637c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006380:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006384:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800638c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8006390:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006394:	2300      	movs	r3, #0
 8006396:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800639a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800639e:	460b      	mov	r3, r1
 80063a0:	4313      	orrs	r3, r2
 80063a2:	d055      	beq.n	8006450 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80063a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063a8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80063ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80063b0:	d033      	beq.n	800641a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80063b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80063b6:	d82c      	bhi.n	8006412 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80063b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063bc:	d02f      	beq.n	800641e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80063be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063c2:	d826      	bhi.n	8006412 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80063c4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80063c8:	d02b      	beq.n	8006422 <HAL_RCCEx_PeriphCLKConfig+0x672>
 80063ca:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80063ce:	d820      	bhi.n	8006412 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80063d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80063d4:	d012      	beq.n	80063fc <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80063d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80063da:	d81a      	bhi.n	8006412 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d022      	beq.n	8006426 <HAL_RCCEx_PeriphCLKConfig+0x676>
 80063e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80063e4:	d115      	bne.n	8006412 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80063e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063ea:	3308      	adds	r3, #8
 80063ec:	2101      	movs	r1, #1
 80063ee:	4618      	mov	r0, r3
 80063f0:	f002 f878 	bl	80084e4 <RCCEx_PLL2_Config>
 80063f4:	4603      	mov	r3, r0
 80063f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80063fa:	e015      	b.n	8006428 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80063fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006400:	3328      	adds	r3, #40	@ 0x28
 8006402:	2101      	movs	r1, #1
 8006404:	4618      	mov	r0, r3
 8006406:	f002 f91f 	bl	8008648 <RCCEx_PLL3_Config>
 800640a:	4603      	mov	r3, r0
 800640c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006410:	e00a      	b.n	8006428 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8006412:	2301      	movs	r3, #1
 8006414:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006418:	e006      	b.n	8006428 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800641a:	bf00      	nop
 800641c:	e004      	b.n	8006428 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800641e:	bf00      	nop
 8006420:	e002      	b.n	8006428 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006422:	bf00      	nop
 8006424:	e000      	b.n	8006428 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006426:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006428:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800642c:	2b00      	cmp	r3, #0
 800642e:	d10b      	bne.n	8006448 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006430:	4ba3      	ldr	r3, [pc, #652]	@ (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006432:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006434:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006438:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800643c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006440:	4a9f      	ldr	r2, [pc, #636]	@ (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006442:	430b      	orrs	r3, r1
 8006444:	6593      	str	r3, [r2, #88]	@ 0x58
 8006446:	e003      	b.n	8006450 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006448:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800644c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006450:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006458:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800645c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006460:	2300      	movs	r3, #0
 8006462:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006466:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800646a:	460b      	mov	r3, r1
 800646c:	4313      	orrs	r3, r2
 800646e:	d037      	beq.n	80064e0 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8006470:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006474:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006476:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800647a:	d00e      	beq.n	800649a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800647c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006480:	d816      	bhi.n	80064b0 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8006482:	2b00      	cmp	r3, #0
 8006484:	d018      	beq.n	80064b8 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8006486:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800648a:	d111      	bne.n	80064b0 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800648c:	4b8c      	ldr	r3, [pc, #560]	@ (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800648e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006490:	4a8b      	ldr	r2, [pc, #556]	@ (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006492:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006496:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006498:	e00f      	b.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800649a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800649e:	3308      	adds	r3, #8
 80064a0:	2101      	movs	r1, #1
 80064a2:	4618      	mov	r0, r3
 80064a4:	f002 f81e 	bl	80084e4 <RCCEx_PLL2_Config>
 80064a8:	4603      	mov	r3, r0
 80064aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80064ae:	e004      	b.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80064b0:	2301      	movs	r3, #1
 80064b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80064b6:	e000      	b.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80064b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80064ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d10a      	bne.n	80064d8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80064c2:	4b7f      	ldr	r3, [pc, #508]	@ (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80064c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064c6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80064ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064d0:	4a7b      	ldr	r2, [pc, #492]	@ (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80064d2:	430b      	orrs	r3, r1
 80064d4:	6513      	str	r3, [r2, #80]	@ 0x50
 80064d6:	e003      	b.n	80064e0 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80064e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064e8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80064ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80064f0:	2300      	movs	r3, #0
 80064f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80064f6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80064fa:	460b      	mov	r3, r1
 80064fc:	4313      	orrs	r3, r2
 80064fe:	d039      	beq.n	8006574 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8006500:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006504:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006506:	2b03      	cmp	r3, #3
 8006508:	d81c      	bhi.n	8006544 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800650a:	a201      	add	r2, pc, #4	@ (adr r2, 8006510 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800650c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006510:	0800654d 	.word	0x0800654d
 8006514:	08006521 	.word	0x08006521
 8006518:	0800652f 	.word	0x0800652f
 800651c:	0800654d 	.word	0x0800654d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006520:	4b67      	ldr	r3, [pc, #412]	@ (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006522:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006524:	4a66      	ldr	r2, [pc, #408]	@ (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006526:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800652a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800652c:	e00f      	b.n	800654e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800652e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006532:	3308      	adds	r3, #8
 8006534:	2102      	movs	r1, #2
 8006536:	4618      	mov	r0, r3
 8006538:	f001 ffd4 	bl	80084e4 <RCCEx_PLL2_Config>
 800653c:	4603      	mov	r3, r0
 800653e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006542:	e004      	b.n	800654e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006544:	2301      	movs	r3, #1
 8006546:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800654a:	e000      	b.n	800654e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800654c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800654e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006552:	2b00      	cmp	r3, #0
 8006554:	d10a      	bne.n	800656c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006556:	4b5a      	ldr	r3, [pc, #360]	@ (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006558:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800655a:	f023 0103 	bic.w	r1, r3, #3
 800655e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006562:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006564:	4a56      	ldr	r2, [pc, #344]	@ (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006566:	430b      	orrs	r3, r1
 8006568:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800656a:	e003      	b.n	8006574 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800656c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006570:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006574:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800657c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8006580:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006584:	2300      	movs	r3, #0
 8006586:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800658a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800658e:	460b      	mov	r3, r1
 8006590:	4313      	orrs	r3, r2
 8006592:	f000 809f 	beq.w	80066d4 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006596:	4b4b      	ldr	r3, [pc, #300]	@ (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	4a4a      	ldr	r2, [pc, #296]	@ (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800659c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80065a0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80065a2:	f7fb fefd 	bl	80023a0 <HAL_GetTick>
 80065a6:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80065aa:	e00b      	b.n	80065c4 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80065ac:	f7fb fef8 	bl	80023a0 <HAL_GetTick>
 80065b0:	4602      	mov	r2, r0
 80065b2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80065b6:	1ad3      	subs	r3, r2, r3
 80065b8:	2b64      	cmp	r3, #100	@ 0x64
 80065ba:	d903      	bls.n	80065c4 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80065bc:	2303      	movs	r3, #3
 80065be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80065c2:	e005      	b.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80065c4:	4b3f      	ldr	r3, [pc, #252]	@ (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d0ed      	beq.n	80065ac <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80065d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d179      	bne.n	80066cc <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80065d8:	4b39      	ldr	r3, [pc, #228]	@ (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80065da:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80065dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065e0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80065e4:	4053      	eors	r3, r2
 80065e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d015      	beq.n	800661a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80065ee:	4b34      	ldr	r3, [pc, #208]	@ (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80065f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80065f6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80065fa:	4b31      	ldr	r3, [pc, #196]	@ (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80065fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065fe:	4a30      	ldr	r2, [pc, #192]	@ (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006600:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006604:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006606:	4b2e      	ldr	r3, [pc, #184]	@ (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006608:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800660a:	4a2d      	ldr	r2, [pc, #180]	@ (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800660c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006610:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006612:	4a2b      	ldr	r2, [pc, #172]	@ (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006614:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006618:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800661a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800661e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006622:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006626:	d118      	bne.n	800665a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006628:	f7fb feba 	bl	80023a0 <HAL_GetTick>
 800662c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006630:	e00d      	b.n	800664e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006632:	f7fb feb5 	bl	80023a0 <HAL_GetTick>
 8006636:	4602      	mov	r2, r0
 8006638:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800663c:	1ad2      	subs	r2, r2, r3
 800663e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006642:	429a      	cmp	r2, r3
 8006644:	d903      	bls.n	800664e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8006646:	2303      	movs	r3, #3
 8006648:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800664c:	e005      	b.n	800665a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800664e:	4b1c      	ldr	r3, [pc, #112]	@ (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006650:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006652:	f003 0302 	and.w	r3, r3, #2
 8006656:	2b00      	cmp	r3, #0
 8006658:	d0eb      	beq.n	8006632 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800665a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800665e:	2b00      	cmp	r3, #0
 8006660:	d129      	bne.n	80066b6 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006662:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006666:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800666a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800666e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006672:	d10e      	bne.n	8006692 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8006674:	4b12      	ldr	r3, [pc, #72]	@ (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006676:	691b      	ldr	r3, [r3, #16]
 8006678:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800667c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006680:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006684:	091a      	lsrs	r2, r3, #4
 8006686:	4b10      	ldr	r3, [pc, #64]	@ (80066c8 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8006688:	4013      	ands	r3, r2
 800668a:	4a0d      	ldr	r2, [pc, #52]	@ (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800668c:	430b      	orrs	r3, r1
 800668e:	6113      	str	r3, [r2, #16]
 8006690:	e005      	b.n	800669e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8006692:	4b0b      	ldr	r3, [pc, #44]	@ (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006694:	691b      	ldr	r3, [r3, #16]
 8006696:	4a0a      	ldr	r2, [pc, #40]	@ (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006698:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800669c:	6113      	str	r3, [r2, #16]
 800669e:	4b08      	ldr	r3, [pc, #32]	@ (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80066a0:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80066a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066a6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80066aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80066ae:	4a04      	ldr	r2, [pc, #16]	@ (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80066b0:	430b      	orrs	r3, r1
 80066b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80066b4:	e00e      	b.n	80066d4 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80066b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80066ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80066be:	e009      	b.n	80066d4 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80066c0:	58024400 	.word	0x58024400
 80066c4:	58024800 	.word	0x58024800
 80066c8:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80066d0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80066d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066dc:	f002 0301 	and.w	r3, r2, #1
 80066e0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80066e4:	2300      	movs	r3, #0
 80066e6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80066ea:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80066ee:	460b      	mov	r3, r1
 80066f0:	4313      	orrs	r3, r2
 80066f2:	f000 8089 	beq.w	8006808 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80066f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066fa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80066fc:	2b28      	cmp	r3, #40	@ 0x28
 80066fe:	d86b      	bhi.n	80067d8 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8006700:	a201      	add	r2, pc, #4	@ (adr r2, 8006708 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006702:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006706:	bf00      	nop
 8006708:	080067e1 	.word	0x080067e1
 800670c:	080067d9 	.word	0x080067d9
 8006710:	080067d9 	.word	0x080067d9
 8006714:	080067d9 	.word	0x080067d9
 8006718:	080067d9 	.word	0x080067d9
 800671c:	080067d9 	.word	0x080067d9
 8006720:	080067d9 	.word	0x080067d9
 8006724:	080067d9 	.word	0x080067d9
 8006728:	080067ad 	.word	0x080067ad
 800672c:	080067d9 	.word	0x080067d9
 8006730:	080067d9 	.word	0x080067d9
 8006734:	080067d9 	.word	0x080067d9
 8006738:	080067d9 	.word	0x080067d9
 800673c:	080067d9 	.word	0x080067d9
 8006740:	080067d9 	.word	0x080067d9
 8006744:	080067d9 	.word	0x080067d9
 8006748:	080067c3 	.word	0x080067c3
 800674c:	080067d9 	.word	0x080067d9
 8006750:	080067d9 	.word	0x080067d9
 8006754:	080067d9 	.word	0x080067d9
 8006758:	080067d9 	.word	0x080067d9
 800675c:	080067d9 	.word	0x080067d9
 8006760:	080067d9 	.word	0x080067d9
 8006764:	080067d9 	.word	0x080067d9
 8006768:	080067e1 	.word	0x080067e1
 800676c:	080067d9 	.word	0x080067d9
 8006770:	080067d9 	.word	0x080067d9
 8006774:	080067d9 	.word	0x080067d9
 8006778:	080067d9 	.word	0x080067d9
 800677c:	080067d9 	.word	0x080067d9
 8006780:	080067d9 	.word	0x080067d9
 8006784:	080067d9 	.word	0x080067d9
 8006788:	080067e1 	.word	0x080067e1
 800678c:	080067d9 	.word	0x080067d9
 8006790:	080067d9 	.word	0x080067d9
 8006794:	080067d9 	.word	0x080067d9
 8006798:	080067d9 	.word	0x080067d9
 800679c:	080067d9 	.word	0x080067d9
 80067a0:	080067d9 	.word	0x080067d9
 80067a4:	080067d9 	.word	0x080067d9
 80067a8:	080067e1 	.word	0x080067e1
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80067ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067b0:	3308      	adds	r3, #8
 80067b2:	2101      	movs	r1, #1
 80067b4:	4618      	mov	r0, r3
 80067b6:	f001 fe95 	bl	80084e4 <RCCEx_PLL2_Config>
 80067ba:	4603      	mov	r3, r0
 80067bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80067c0:	e00f      	b.n	80067e2 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80067c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067c6:	3328      	adds	r3, #40	@ 0x28
 80067c8:	2101      	movs	r1, #1
 80067ca:	4618      	mov	r0, r3
 80067cc:	f001 ff3c 	bl	8008648 <RCCEx_PLL3_Config>
 80067d0:	4603      	mov	r3, r0
 80067d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80067d6:	e004      	b.n	80067e2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80067d8:	2301      	movs	r3, #1
 80067da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80067de:	e000      	b.n	80067e2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80067e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80067e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d10a      	bne.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80067ea:	4bbf      	ldr	r3, [pc, #764]	@ (8006ae8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80067ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067ee:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80067f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80067f8:	4abb      	ldr	r2, [pc, #748]	@ (8006ae8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80067fa:	430b      	orrs	r3, r1
 80067fc:	6553      	str	r3, [r2, #84]	@ 0x54
 80067fe:	e003      	b.n	8006808 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006800:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006804:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006808:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800680c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006810:	f002 0302 	and.w	r3, r2, #2
 8006814:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006818:	2300      	movs	r3, #0
 800681a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800681e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8006822:	460b      	mov	r3, r1
 8006824:	4313      	orrs	r3, r2
 8006826:	d041      	beq.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8006828:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800682c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800682e:	2b05      	cmp	r3, #5
 8006830:	d824      	bhi.n	800687c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8006832:	a201      	add	r2, pc, #4	@ (adr r2, 8006838 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8006834:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006838:	08006885 	.word	0x08006885
 800683c:	08006851 	.word	0x08006851
 8006840:	08006867 	.word	0x08006867
 8006844:	08006885 	.word	0x08006885
 8006848:	08006885 	.word	0x08006885
 800684c:	08006885 	.word	0x08006885
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006850:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006854:	3308      	adds	r3, #8
 8006856:	2101      	movs	r1, #1
 8006858:	4618      	mov	r0, r3
 800685a:	f001 fe43 	bl	80084e4 <RCCEx_PLL2_Config>
 800685e:	4603      	mov	r3, r0
 8006860:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006864:	e00f      	b.n	8006886 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006866:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800686a:	3328      	adds	r3, #40	@ 0x28
 800686c:	2101      	movs	r1, #1
 800686e:	4618      	mov	r0, r3
 8006870:	f001 feea 	bl	8008648 <RCCEx_PLL3_Config>
 8006874:	4603      	mov	r3, r0
 8006876:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800687a:	e004      	b.n	8006886 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800687c:	2301      	movs	r3, #1
 800687e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006882:	e000      	b.n	8006886 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8006884:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006886:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800688a:	2b00      	cmp	r3, #0
 800688c:	d10a      	bne.n	80068a4 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800688e:	4b96      	ldr	r3, [pc, #600]	@ (8006ae8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006890:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006892:	f023 0107 	bic.w	r1, r3, #7
 8006896:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800689a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800689c:	4a92      	ldr	r2, [pc, #584]	@ (8006ae8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800689e:	430b      	orrs	r3, r1
 80068a0:	6553      	str	r3, [r2, #84]	@ 0x54
 80068a2:	e003      	b.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80068a8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80068ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068b4:	f002 0304 	and.w	r3, r2, #4
 80068b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80068bc:	2300      	movs	r3, #0
 80068be:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80068c2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80068c6:	460b      	mov	r3, r1
 80068c8:	4313      	orrs	r3, r2
 80068ca:	d044      	beq.n	8006956 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80068cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80068d4:	2b05      	cmp	r3, #5
 80068d6:	d825      	bhi.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80068d8:	a201      	add	r2, pc, #4	@ (adr r2, 80068e0 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80068da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068de:	bf00      	nop
 80068e0:	0800692d 	.word	0x0800692d
 80068e4:	080068f9 	.word	0x080068f9
 80068e8:	0800690f 	.word	0x0800690f
 80068ec:	0800692d 	.word	0x0800692d
 80068f0:	0800692d 	.word	0x0800692d
 80068f4:	0800692d 	.word	0x0800692d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80068f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068fc:	3308      	adds	r3, #8
 80068fe:	2101      	movs	r1, #1
 8006900:	4618      	mov	r0, r3
 8006902:	f001 fdef 	bl	80084e4 <RCCEx_PLL2_Config>
 8006906:	4603      	mov	r3, r0
 8006908:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800690c:	e00f      	b.n	800692e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800690e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006912:	3328      	adds	r3, #40	@ 0x28
 8006914:	2101      	movs	r1, #1
 8006916:	4618      	mov	r0, r3
 8006918:	f001 fe96 	bl	8008648 <RCCEx_PLL3_Config>
 800691c:	4603      	mov	r3, r0
 800691e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006922:	e004      	b.n	800692e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006924:	2301      	movs	r3, #1
 8006926:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800692a:	e000      	b.n	800692e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800692c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800692e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006932:	2b00      	cmp	r3, #0
 8006934:	d10b      	bne.n	800694e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006936:	4b6c      	ldr	r3, [pc, #432]	@ (8006ae8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006938:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800693a:	f023 0107 	bic.w	r1, r3, #7
 800693e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006942:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006946:	4a68      	ldr	r2, [pc, #416]	@ (8006ae8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006948:	430b      	orrs	r3, r1
 800694a:	6593      	str	r3, [r2, #88]	@ 0x58
 800694c:	e003      	b.n	8006956 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800694e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006952:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006956:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800695a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800695e:	f002 0320 	and.w	r3, r2, #32
 8006962:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006966:	2300      	movs	r3, #0
 8006968:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800696c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006970:	460b      	mov	r3, r1
 8006972:	4313      	orrs	r3, r2
 8006974:	d055      	beq.n	8006a22 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8006976:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800697a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800697e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006982:	d033      	beq.n	80069ec <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8006984:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006988:	d82c      	bhi.n	80069e4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800698a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800698e:	d02f      	beq.n	80069f0 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8006990:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006994:	d826      	bhi.n	80069e4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006996:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800699a:	d02b      	beq.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800699c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80069a0:	d820      	bhi.n	80069e4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80069a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80069a6:	d012      	beq.n	80069ce <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80069a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80069ac:	d81a      	bhi.n	80069e4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d022      	beq.n	80069f8 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80069b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80069b6:	d115      	bne.n	80069e4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80069b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069bc:	3308      	adds	r3, #8
 80069be:	2100      	movs	r1, #0
 80069c0:	4618      	mov	r0, r3
 80069c2:	f001 fd8f 	bl	80084e4 <RCCEx_PLL2_Config>
 80069c6:	4603      	mov	r3, r0
 80069c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80069cc:	e015      	b.n	80069fa <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80069ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069d2:	3328      	adds	r3, #40	@ 0x28
 80069d4:	2102      	movs	r1, #2
 80069d6:	4618      	mov	r0, r3
 80069d8:	f001 fe36 	bl	8008648 <RCCEx_PLL3_Config>
 80069dc:	4603      	mov	r3, r0
 80069de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80069e2:	e00a      	b.n	80069fa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80069e4:	2301      	movs	r3, #1
 80069e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80069ea:	e006      	b.n	80069fa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80069ec:	bf00      	nop
 80069ee:	e004      	b.n	80069fa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80069f0:	bf00      	nop
 80069f2:	e002      	b.n	80069fa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80069f4:	bf00      	nop
 80069f6:	e000      	b.n	80069fa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80069f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80069fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d10b      	bne.n	8006a1a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006a02:	4b39      	ldr	r3, [pc, #228]	@ (8006ae8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006a04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a06:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006a0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a12:	4a35      	ldr	r2, [pc, #212]	@ (8006ae8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006a14:	430b      	orrs	r3, r1
 8006a16:	6553      	str	r3, [r2, #84]	@ 0x54
 8006a18:	e003      	b.n	8006a22 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006a22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a2a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8006a2e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006a32:	2300      	movs	r3, #0
 8006a34:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006a38:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8006a3c:	460b      	mov	r3, r1
 8006a3e:	4313      	orrs	r3, r2
 8006a40:	d058      	beq.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8006a42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a46:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006a4a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006a4e:	d033      	beq.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8006a50:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006a54:	d82c      	bhi.n	8006ab0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006a56:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a5a:	d02f      	beq.n	8006abc <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8006a5c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a60:	d826      	bhi.n	8006ab0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006a62:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006a66:	d02b      	beq.n	8006ac0 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8006a68:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006a6c:	d820      	bhi.n	8006ab0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006a6e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006a72:	d012      	beq.n	8006a9a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8006a74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006a78:	d81a      	bhi.n	8006ab0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d022      	beq.n	8006ac4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8006a7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a82:	d115      	bne.n	8006ab0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006a84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a88:	3308      	adds	r3, #8
 8006a8a:	2100      	movs	r1, #0
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	f001 fd29 	bl	80084e4 <RCCEx_PLL2_Config>
 8006a92:	4603      	mov	r3, r0
 8006a94:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006a98:	e015      	b.n	8006ac6 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006a9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a9e:	3328      	adds	r3, #40	@ 0x28
 8006aa0:	2102      	movs	r1, #2
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	f001 fdd0 	bl	8008648 <RCCEx_PLL3_Config>
 8006aa8:	4603      	mov	r3, r0
 8006aaa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006aae:	e00a      	b.n	8006ac6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006ab0:	2301      	movs	r3, #1
 8006ab2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006ab6:	e006      	b.n	8006ac6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006ab8:	bf00      	nop
 8006aba:	e004      	b.n	8006ac6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006abc:	bf00      	nop
 8006abe:	e002      	b.n	8006ac6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006ac0:	bf00      	nop
 8006ac2:	e000      	b.n	8006ac6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006ac4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ac6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d10e      	bne.n	8006aec <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006ace:	4b06      	ldr	r3, [pc, #24]	@ (8006ae8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006ad0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ad2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8006ad6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ada:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006ade:	4a02      	ldr	r2, [pc, #8]	@ (8006ae8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006ae0:	430b      	orrs	r3, r1
 8006ae2:	6593      	str	r3, [r2, #88]	@ 0x58
 8006ae4:	e006      	b.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8006ae6:	bf00      	nop
 8006ae8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006aec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006af0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006af4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006afc:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8006b00:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006b04:	2300      	movs	r3, #0
 8006b06:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006b0a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8006b0e:	460b      	mov	r3, r1
 8006b10:	4313      	orrs	r3, r2
 8006b12:	d055      	beq.n	8006bc0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8006b14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b18:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006b1c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006b20:	d033      	beq.n	8006b8a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8006b22:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006b26:	d82c      	bhi.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006b28:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b2c:	d02f      	beq.n	8006b8e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8006b2e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b32:	d826      	bhi.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006b34:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006b38:	d02b      	beq.n	8006b92 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8006b3a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006b3e:	d820      	bhi.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006b40:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006b44:	d012      	beq.n	8006b6c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8006b46:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006b4a:	d81a      	bhi.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d022      	beq.n	8006b96 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8006b50:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b54:	d115      	bne.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006b56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b5a:	3308      	adds	r3, #8
 8006b5c:	2100      	movs	r1, #0
 8006b5e:	4618      	mov	r0, r3
 8006b60:	f001 fcc0 	bl	80084e4 <RCCEx_PLL2_Config>
 8006b64:	4603      	mov	r3, r0
 8006b66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006b6a:	e015      	b.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006b6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b70:	3328      	adds	r3, #40	@ 0x28
 8006b72:	2102      	movs	r1, #2
 8006b74:	4618      	mov	r0, r3
 8006b76:	f001 fd67 	bl	8008648 <RCCEx_PLL3_Config>
 8006b7a:	4603      	mov	r3, r0
 8006b7c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006b80:	e00a      	b.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006b82:	2301      	movs	r3, #1
 8006b84:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006b88:	e006      	b.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006b8a:	bf00      	nop
 8006b8c:	e004      	b.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006b8e:	bf00      	nop
 8006b90:	e002      	b.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006b92:	bf00      	nop
 8006b94:	e000      	b.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006b96:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d10b      	bne.n	8006bb8 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006ba0:	4ba1      	ldr	r3, [pc, #644]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006ba2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ba4:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8006ba8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bac:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006bb0:	4a9d      	ldr	r2, [pc, #628]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006bb2:	430b      	orrs	r3, r1
 8006bb4:	6593      	str	r3, [r2, #88]	@ 0x58
 8006bb6:	e003      	b.n	8006bc0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bb8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006bbc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8006bc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bc8:	f002 0308 	and.w	r3, r2, #8
 8006bcc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006bd6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8006bda:	460b      	mov	r3, r1
 8006bdc:	4313      	orrs	r3, r2
 8006bde:	d01e      	beq.n	8006c1e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8006be0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006be4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006be8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006bec:	d10c      	bne.n	8006c08 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006bee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bf2:	3328      	adds	r3, #40	@ 0x28
 8006bf4:	2102      	movs	r1, #2
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	f001 fd26 	bl	8008648 <RCCEx_PLL3_Config>
 8006bfc:	4603      	mov	r3, r0
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d002      	beq.n	8006c08 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8006c02:	2301      	movs	r3, #1
 8006c04:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8006c08:	4b87      	ldr	r3, [pc, #540]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006c0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c0c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006c10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c14:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006c18:	4a83      	ldr	r2, [pc, #524]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006c1a:	430b      	orrs	r3, r1
 8006c1c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006c1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c26:	f002 0310 	and.w	r3, r2, #16
 8006c2a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006c2e:	2300      	movs	r3, #0
 8006c30:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006c34:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8006c38:	460b      	mov	r3, r1
 8006c3a:	4313      	orrs	r3, r2
 8006c3c:	d01e      	beq.n	8006c7c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8006c3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c42:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006c46:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c4a:	d10c      	bne.n	8006c66 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006c4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c50:	3328      	adds	r3, #40	@ 0x28
 8006c52:	2102      	movs	r1, #2
 8006c54:	4618      	mov	r0, r3
 8006c56:	f001 fcf7 	bl	8008648 <RCCEx_PLL3_Config>
 8006c5a:	4603      	mov	r3, r0
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d002      	beq.n	8006c66 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8006c60:	2301      	movs	r3, #1
 8006c62:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006c66:	4b70      	ldr	r3, [pc, #448]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006c68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c6a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006c6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c72:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006c76:	4a6c      	ldr	r2, [pc, #432]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006c78:	430b      	orrs	r3, r1
 8006c7a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006c7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c84:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8006c88:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006c92:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006c96:	460b      	mov	r3, r1
 8006c98:	4313      	orrs	r3, r2
 8006c9a:	d03e      	beq.n	8006d1a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8006c9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ca0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006ca4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006ca8:	d022      	beq.n	8006cf0 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8006caa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006cae:	d81b      	bhi.n	8006ce8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d003      	beq.n	8006cbc <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8006cb4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006cb8:	d00b      	beq.n	8006cd2 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8006cba:	e015      	b.n	8006ce8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006cbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cc0:	3308      	adds	r3, #8
 8006cc2:	2100      	movs	r1, #0
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	f001 fc0d 	bl	80084e4 <RCCEx_PLL2_Config>
 8006cca:	4603      	mov	r3, r0
 8006ccc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006cd0:	e00f      	b.n	8006cf2 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006cd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cd6:	3328      	adds	r3, #40	@ 0x28
 8006cd8:	2102      	movs	r1, #2
 8006cda:	4618      	mov	r0, r3
 8006cdc:	f001 fcb4 	bl	8008648 <RCCEx_PLL3_Config>
 8006ce0:	4603      	mov	r3, r0
 8006ce2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006ce6:	e004      	b.n	8006cf2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006ce8:	2301      	movs	r3, #1
 8006cea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006cee:	e000      	b.n	8006cf2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8006cf0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006cf2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d10b      	bne.n	8006d12 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006cfa:	4b4b      	ldr	r3, [pc, #300]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006cfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cfe:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8006d02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d06:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006d0a:	4a47      	ldr	r2, [pc, #284]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006d0c:	430b      	orrs	r3, r1
 8006d0e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006d10:	e003      	b.n	8006d1a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d16:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006d1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d22:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8006d26:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006d28:	2300      	movs	r3, #0
 8006d2a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006d2c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8006d30:	460b      	mov	r3, r1
 8006d32:	4313      	orrs	r3, r2
 8006d34:	d03b      	beq.n	8006dae <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8006d36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d3e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006d42:	d01f      	beq.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8006d44:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006d48:	d818      	bhi.n	8006d7c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8006d4a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006d4e:	d003      	beq.n	8006d58 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8006d50:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006d54:	d007      	beq.n	8006d66 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8006d56:	e011      	b.n	8006d7c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d58:	4b33      	ldr	r3, [pc, #204]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006d5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d5c:	4a32      	ldr	r2, [pc, #200]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006d5e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006d62:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8006d64:	e00f      	b.n	8006d86 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006d66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d6a:	3328      	adds	r3, #40	@ 0x28
 8006d6c:	2101      	movs	r1, #1
 8006d6e:	4618      	mov	r0, r3
 8006d70:	f001 fc6a 	bl	8008648 <RCCEx_PLL3_Config>
 8006d74:	4603      	mov	r3, r0
 8006d76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8006d7a:	e004      	b.n	8006d86 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006d7c:	2301      	movs	r3, #1
 8006d7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006d82:	e000      	b.n	8006d86 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8006d84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d10b      	bne.n	8006da6 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006d8e:	4b26      	ldr	r3, [pc, #152]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006d90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d92:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006d96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d9e:	4a22      	ldr	r2, [pc, #136]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006da0:	430b      	orrs	r3, r1
 8006da2:	6553      	str	r3, [r2, #84]	@ 0x54
 8006da4:	e003      	b.n	8006dae <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006da6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006daa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8006dae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006db6:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8006dba:	673b      	str	r3, [r7, #112]	@ 0x70
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	677b      	str	r3, [r7, #116]	@ 0x74
 8006dc0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006dc4:	460b      	mov	r3, r1
 8006dc6:	4313      	orrs	r3, r2
 8006dc8:	d034      	beq.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8006dca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d003      	beq.n	8006ddc <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8006dd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006dd8:	d007      	beq.n	8006dea <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8006dda:	e011      	b.n	8006e00 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ddc:	4b12      	ldr	r3, [pc, #72]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006de0:	4a11      	ldr	r2, [pc, #68]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006de2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006de6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8006de8:	e00e      	b.n	8006e08 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006dea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dee:	3308      	adds	r3, #8
 8006df0:	2102      	movs	r1, #2
 8006df2:	4618      	mov	r0, r3
 8006df4:	f001 fb76 	bl	80084e4 <RCCEx_PLL2_Config>
 8006df8:	4603      	mov	r3, r0
 8006dfa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8006dfe:	e003      	b.n	8006e08 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8006e00:	2301      	movs	r3, #1
 8006e02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006e06:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e08:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d10d      	bne.n	8006e2c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8006e10:	4b05      	ldr	r3, [pc, #20]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006e12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e14:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006e18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e1e:	4a02      	ldr	r2, [pc, #8]	@ (8006e28 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006e20:	430b      	orrs	r3, r1
 8006e22:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006e24:	e006      	b.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8006e26:	bf00      	nop
 8006e28:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e30:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006e34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e3c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8006e40:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006e42:	2300      	movs	r3, #0
 8006e44:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006e46:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8006e4a:	460b      	mov	r3, r1
 8006e4c:	4313      	orrs	r3, r2
 8006e4e:	d00c      	beq.n	8006e6a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006e50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e54:	3328      	adds	r3, #40	@ 0x28
 8006e56:	2102      	movs	r1, #2
 8006e58:	4618      	mov	r0, r3
 8006e5a:	f001 fbf5 	bl	8008648 <RCCEx_PLL3_Config>
 8006e5e:	4603      	mov	r3, r0
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d002      	beq.n	8006e6a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8006e64:	2301      	movs	r3, #1
 8006e66:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006e6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e72:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8006e76:	663b      	str	r3, [r7, #96]	@ 0x60
 8006e78:	2300      	movs	r3, #0
 8006e7a:	667b      	str	r3, [r7, #100]	@ 0x64
 8006e7c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006e80:	460b      	mov	r3, r1
 8006e82:	4313      	orrs	r3, r2
 8006e84:	d038      	beq.n	8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8006e86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e8e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006e92:	d018      	beq.n	8006ec6 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8006e94:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006e98:	d811      	bhi.n	8006ebe <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8006e9a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e9e:	d014      	beq.n	8006eca <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8006ea0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ea4:	d80b      	bhi.n	8006ebe <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d011      	beq.n	8006ece <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8006eaa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006eae:	d106      	bne.n	8006ebe <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006eb0:	4bc3      	ldr	r3, [pc, #780]	@ (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006eb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006eb4:	4ac2      	ldr	r2, [pc, #776]	@ (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006eb6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006eba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8006ebc:	e008      	b.n	8006ed0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006ebe:	2301      	movs	r3, #1
 8006ec0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006ec4:	e004      	b.n	8006ed0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006ec6:	bf00      	nop
 8006ec8:	e002      	b.n	8006ed0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006eca:	bf00      	nop
 8006ecc:	e000      	b.n	8006ed0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006ece:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ed0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d10b      	bne.n	8006ef0 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006ed8:	4bb9      	ldr	r3, [pc, #740]	@ (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006eda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006edc:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006ee0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ee4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ee8:	4ab5      	ldr	r2, [pc, #724]	@ (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006eea:	430b      	orrs	r3, r1
 8006eec:	6553      	str	r3, [r2, #84]	@ 0x54
 8006eee:	e003      	b.n	8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ef0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ef4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006ef8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f00:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8006f04:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006f06:	2300      	movs	r3, #0
 8006f08:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006f0a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8006f0e:	460b      	mov	r3, r1
 8006f10:	4313      	orrs	r3, r2
 8006f12:	d009      	beq.n	8006f28 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006f14:	4baa      	ldr	r3, [pc, #680]	@ (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006f16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f18:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006f1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f22:	4aa7      	ldr	r2, [pc, #668]	@ (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006f24:	430b      	orrs	r3, r1
 8006f26:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8006f28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f30:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8006f34:	653b      	str	r3, [r7, #80]	@ 0x50
 8006f36:	2300      	movs	r3, #0
 8006f38:	657b      	str	r3, [r7, #84]	@ 0x54
 8006f3a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8006f3e:	460b      	mov	r3, r1
 8006f40:	4313      	orrs	r3, r2
 8006f42:	d00a      	beq.n	8006f5a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8006f44:	4b9e      	ldr	r3, [pc, #632]	@ (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006f46:	691b      	ldr	r3, [r3, #16]
 8006f48:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8006f4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f50:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006f54:	4a9a      	ldr	r2, [pc, #616]	@ (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006f56:	430b      	orrs	r3, r1
 8006f58:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006f5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f62:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8006f66:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006f68:	2300      	movs	r3, #0
 8006f6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006f6c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006f70:	460b      	mov	r3, r1
 8006f72:	4313      	orrs	r3, r2
 8006f74:	d009      	beq.n	8006f8a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006f76:	4b92      	ldr	r3, [pc, #584]	@ (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006f78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f7a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8006f7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006f84:	4a8e      	ldr	r2, [pc, #568]	@ (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006f86:	430b      	orrs	r3, r1
 8006f88:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006f8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f92:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8006f96:	643b      	str	r3, [r7, #64]	@ 0x40
 8006f98:	2300      	movs	r3, #0
 8006f9a:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f9c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006fa0:	460b      	mov	r3, r1
 8006fa2:	4313      	orrs	r3, r2
 8006fa4:	d00e      	beq.n	8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006fa6:	4b86      	ldr	r3, [pc, #536]	@ (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006fa8:	691b      	ldr	r3, [r3, #16]
 8006faa:	4a85      	ldr	r2, [pc, #532]	@ (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006fac:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006fb0:	6113      	str	r3, [r2, #16]
 8006fb2:	4b83      	ldr	r3, [pc, #524]	@ (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006fb4:	6919      	ldr	r1, [r3, #16]
 8006fb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fba:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006fbe:	4a80      	ldr	r2, [pc, #512]	@ (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006fc0:	430b      	orrs	r3, r1
 8006fc2:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006fc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fcc:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8006fd0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006fd6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8006fda:	460b      	mov	r3, r1
 8006fdc:	4313      	orrs	r3, r2
 8006fde:	d009      	beq.n	8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8006fe0:	4b77      	ldr	r3, [pc, #476]	@ (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006fe2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006fe4:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006fe8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fee:	4a74      	ldr	r2, [pc, #464]	@ (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006ff0:	430b      	orrs	r3, r1
 8006ff2:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006ff4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ffc:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8007000:	633b      	str	r3, [r7, #48]	@ 0x30
 8007002:	2300      	movs	r3, #0
 8007004:	637b      	str	r3, [r7, #52]	@ 0x34
 8007006:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800700a:	460b      	mov	r3, r1
 800700c:	4313      	orrs	r3, r2
 800700e:	d00a      	beq.n	8007026 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007010:	4b6b      	ldr	r3, [pc, #428]	@ (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007012:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007014:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8007018:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800701c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007020:	4a67      	ldr	r2, [pc, #412]	@ (80071c0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007022:	430b      	orrs	r3, r1
 8007024:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8007026:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800702a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800702e:	2100      	movs	r1, #0
 8007030:	62b9      	str	r1, [r7, #40]	@ 0x28
 8007032:	f003 0301 	and.w	r3, r3, #1
 8007036:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007038:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800703c:	460b      	mov	r3, r1
 800703e:	4313      	orrs	r3, r2
 8007040:	d011      	beq.n	8007066 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007042:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007046:	3308      	adds	r3, #8
 8007048:	2100      	movs	r1, #0
 800704a:	4618      	mov	r0, r3
 800704c:	f001 fa4a 	bl	80084e4 <RCCEx_PLL2_Config>
 8007050:	4603      	mov	r3, r0
 8007052:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007056:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800705a:	2b00      	cmp	r3, #0
 800705c:	d003      	beq.n	8007066 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800705e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007062:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8007066:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800706a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800706e:	2100      	movs	r1, #0
 8007070:	6239      	str	r1, [r7, #32]
 8007072:	f003 0302 	and.w	r3, r3, #2
 8007076:	627b      	str	r3, [r7, #36]	@ 0x24
 8007078:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800707c:	460b      	mov	r3, r1
 800707e:	4313      	orrs	r3, r2
 8007080:	d011      	beq.n	80070a6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007082:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007086:	3308      	adds	r3, #8
 8007088:	2101      	movs	r1, #1
 800708a:	4618      	mov	r0, r3
 800708c:	f001 fa2a 	bl	80084e4 <RCCEx_PLL2_Config>
 8007090:	4603      	mov	r3, r0
 8007092:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007096:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800709a:	2b00      	cmp	r3, #0
 800709c:	d003      	beq.n	80070a6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800709e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80070a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070ae:	2100      	movs	r1, #0
 80070b0:	61b9      	str	r1, [r7, #24]
 80070b2:	f003 0304 	and.w	r3, r3, #4
 80070b6:	61fb      	str	r3, [r7, #28]
 80070b8:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80070bc:	460b      	mov	r3, r1
 80070be:	4313      	orrs	r3, r2
 80070c0:	d011      	beq.n	80070e6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80070c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070c6:	3308      	adds	r3, #8
 80070c8:	2102      	movs	r1, #2
 80070ca:	4618      	mov	r0, r3
 80070cc:	f001 fa0a 	bl	80084e4 <RCCEx_PLL2_Config>
 80070d0:	4603      	mov	r3, r0
 80070d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80070d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d003      	beq.n	80070e6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80070e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070ee:	2100      	movs	r1, #0
 80070f0:	6139      	str	r1, [r7, #16]
 80070f2:	f003 0308 	and.w	r3, r3, #8
 80070f6:	617b      	str	r3, [r7, #20]
 80070f8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80070fc:	460b      	mov	r3, r1
 80070fe:	4313      	orrs	r3, r2
 8007100:	d011      	beq.n	8007126 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007102:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007106:	3328      	adds	r3, #40	@ 0x28
 8007108:	2100      	movs	r1, #0
 800710a:	4618      	mov	r0, r3
 800710c:	f001 fa9c 	bl	8008648 <RCCEx_PLL3_Config>
 8007110:	4603      	mov	r3, r0
 8007112:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8007116:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800711a:	2b00      	cmp	r3, #0
 800711c:	d003      	beq.n	8007126 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800711e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007122:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8007126:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800712a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800712e:	2100      	movs	r1, #0
 8007130:	60b9      	str	r1, [r7, #8]
 8007132:	f003 0310 	and.w	r3, r3, #16
 8007136:	60fb      	str	r3, [r7, #12]
 8007138:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800713c:	460b      	mov	r3, r1
 800713e:	4313      	orrs	r3, r2
 8007140:	d011      	beq.n	8007166 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007142:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007146:	3328      	adds	r3, #40	@ 0x28
 8007148:	2101      	movs	r1, #1
 800714a:	4618      	mov	r0, r3
 800714c:	f001 fa7c 	bl	8008648 <RCCEx_PLL3_Config>
 8007150:	4603      	mov	r3, r0
 8007152:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007156:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800715a:	2b00      	cmp	r3, #0
 800715c:	d003      	beq.n	8007166 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800715e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007162:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8007166:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800716a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800716e:	2100      	movs	r1, #0
 8007170:	6039      	str	r1, [r7, #0]
 8007172:	f003 0320 	and.w	r3, r3, #32
 8007176:	607b      	str	r3, [r7, #4]
 8007178:	e9d7 1200 	ldrd	r1, r2, [r7]
 800717c:	460b      	mov	r3, r1
 800717e:	4313      	orrs	r3, r2
 8007180:	d011      	beq.n	80071a6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007182:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007186:	3328      	adds	r3, #40	@ 0x28
 8007188:	2102      	movs	r1, #2
 800718a:	4618      	mov	r0, r3
 800718c:	f001 fa5c 	bl	8008648 <RCCEx_PLL3_Config>
 8007190:	4603      	mov	r3, r0
 8007192:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007196:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800719a:	2b00      	cmp	r3, #0
 800719c:	d003      	beq.n	80071a6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800719e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80071a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80071a6:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d101      	bne.n	80071b2 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80071ae:	2300      	movs	r3, #0
 80071b0:	e000      	b.n	80071b4 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80071b2:	2301      	movs	r3, #1
}
 80071b4:	4618      	mov	r0, r3
 80071b6:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80071ba:	46bd      	mov	sp, r7
 80071bc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80071c0:	58024400 	.word	0x58024400

080071c4 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	b090      	sub	sp, #64	@ 0x40
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80071ce:	e9d7 2300 	ldrd	r2, r3, [r7]
 80071d2:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 80071d6:	430b      	orrs	r3, r1
 80071d8:	f040 8094 	bne.w	8007304 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 80071dc:	4b9e      	ldr	r3, [pc, #632]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80071de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80071e0:	f003 0307 	and.w	r3, r3, #7
 80071e4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80071e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071e8:	2b04      	cmp	r3, #4
 80071ea:	f200 8087 	bhi.w	80072fc <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 80071ee:	a201      	add	r2, pc, #4	@ (adr r2, 80071f4 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 80071f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071f4:	08007209 	.word	0x08007209
 80071f8:	08007231 	.word	0x08007231
 80071fc:	08007259 	.word	0x08007259
 8007200:	080072f5 	.word	0x080072f5
 8007204:	08007281 	.word	0x08007281
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007208:	4b93      	ldr	r3, [pc, #588]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007210:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007214:	d108      	bne.n	8007228 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007216:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800721a:	4618      	mov	r0, r3
 800721c:	f001 f810 	bl	8008240 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007220:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007222:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007224:	f000 bd45 	b.w	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007228:	2300      	movs	r3, #0
 800722a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800722c:	f000 bd41 	b.w	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007230:	4b89      	ldr	r3, [pc, #548]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007238:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800723c:	d108      	bne.n	8007250 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800723e:	f107 0318 	add.w	r3, r7, #24
 8007242:	4618      	mov	r0, r3
 8007244:	f000 fd54 	bl	8007cf0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007248:	69bb      	ldr	r3, [r7, #24]
 800724a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800724c:	f000 bd31 	b.w	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007250:	2300      	movs	r3, #0
 8007252:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007254:	f000 bd2d 	b.w	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007258:	4b7f      	ldr	r3, [pc, #508]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007260:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007264:	d108      	bne.n	8007278 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007266:	f107 030c 	add.w	r3, r7, #12
 800726a:	4618      	mov	r0, r3
 800726c:	f000 fe94 	bl	8007f98 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007274:	f000 bd1d 	b.w	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007278:	2300      	movs	r3, #0
 800727a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800727c:	f000 bd19 	b.w	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007280:	4b75      	ldr	r3, [pc, #468]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007282:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007284:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007288:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800728a:	4b73      	ldr	r3, [pc, #460]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f003 0304 	and.w	r3, r3, #4
 8007292:	2b04      	cmp	r3, #4
 8007294:	d10c      	bne.n	80072b0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8007296:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007298:	2b00      	cmp	r3, #0
 800729a:	d109      	bne.n	80072b0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800729c:	4b6e      	ldr	r3, [pc, #440]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	08db      	lsrs	r3, r3, #3
 80072a2:	f003 0303 	and.w	r3, r3, #3
 80072a6:	4a6d      	ldr	r2, [pc, #436]	@ (800745c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80072a8:	fa22 f303 	lsr.w	r3, r2, r3
 80072ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80072ae:	e01f      	b.n	80072f0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80072b0:	4b69      	ldr	r3, [pc, #420]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80072bc:	d106      	bne.n	80072cc <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 80072be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80072c4:	d102      	bne.n	80072cc <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80072c6:	4b66      	ldr	r3, [pc, #408]	@ (8007460 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80072c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80072ca:	e011      	b.n	80072f0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80072cc:	4b62      	ldr	r3, [pc, #392]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80072d4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80072d8:	d106      	bne.n	80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 80072da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072dc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80072e0:	d102      	bne.n	80072e8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80072e2:	4b60      	ldr	r3, [pc, #384]	@ (8007464 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80072e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80072e6:	e003      	b.n	80072f0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80072e8:	2300      	movs	r3, #0
 80072ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80072ec:	f000 bce1 	b.w	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80072f0:	f000 bcdf 	b.w	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80072f4:	4b5c      	ldr	r3, [pc, #368]	@ (8007468 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80072f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80072f8:	f000 bcdb 	b.w	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80072fc:	2300      	movs	r3, #0
 80072fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007300:	f000 bcd7 	b.w	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8007304:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007308:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800730c:	430b      	orrs	r3, r1
 800730e:	f040 80ad 	bne.w	800746c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8007312:	4b51      	ldr	r3, [pc, #324]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007314:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007316:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800731a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800731c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800731e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007322:	d056      	beq.n	80073d2 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8007324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007326:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800732a:	f200 8090 	bhi.w	800744e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800732e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007330:	2bc0      	cmp	r3, #192	@ 0xc0
 8007332:	f000 8088 	beq.w	8007446 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8007336:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007338:	2bc0      	cmp	r3, #192	@ 0xc0
 800733a:	f200 8088 	bhi.w	800744e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800733e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007340:	2b80      	cmp	r3, #128	@ 0x80
 8007342:	d032      	beq.n	80073aa <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8007344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007346:	2b80      	cmp	r3, #128	@ 0x80
 8007348:	f200 8081 	bhi.w	800744e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800734c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800734e:	2b00      	cmp	r3, #0
 8007350:	d003      	beq.n	800735a <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8007352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007354:	2b40      	cmp	r3, #64	@ 0x40
 8007356:	d014      	beq.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8007358:	e079      	b.n	800744e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800735a:	4b3f      	ldr	r3, [pc, #252]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007362:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007366:	d108      	bne.n	800737a <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007368:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800736c:	4618      	mov	r0, r3
 800736e:	f000 ff67 	bl	8008240 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007372:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007374:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007376:	f000 bc9c 	b.w	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800737a:	2300      	movs	r3, #0
 800737c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800737e:	f000 bc98 	b.w	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007382:	4b35      	ldr	r3, [pc, #212]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800738a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800738e:	d108      	bne.n	80073a2 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007390:	f107 0318 	add.w	r3, r7, #24
 8007394:	4618      	mov	r0, r3
 8007396:	f000 fcab 	bl	8007cf0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800739a:	69bb      	ldr	r3, [r7, #24]
 800739c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800739e:	f000 bc88 	b.w	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80073a2:	2300      	movs	r3, #0
 80073a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80073a6:	f000 bc84 	b.w	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80073aa:	4b2b      	ldr	r3, [pc, #172]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80073b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80073b6:	d108      	bne.n	80073ca <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80073b8:	f107 030c 	add.w	r3, r7, #12
 80073bc:	4618      	mov	r0, r3
 80073be:	f000 fdeb 	bl	8007f98 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80073c6:	f000 bc74 	b.w	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80073ca:	2300      	movs	r3, #0
 80073cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80073ce:	f000 bc70 	b.w	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80073d2:	4b21      	ldr	r3, [pc, #132]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80073d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80073d6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80073da:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80073dc:	4b1e      	ldr	r3, [pc, #120]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f003 0304 	and.w	r3, r3, #4
 80073e4:	2b04      	cmp	r3, #4
 80073e6:	d10c      	bne.n	8007402 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 80073e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d109      	bne.n	8007402 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80073ee:	4b1a      	ldr	r3, [pc, #104]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	08db      	lsrs	r3, r3, #3
 80073f4:	f003 0303 	and.w	r3, r3, #3
 80073f8:	4a18      	ldr	r2, [pc, #96]	@ (800745c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80073fa:	fa22 f303 	lsr.w	r3, r2, r3
 80073fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007400:	e01f      	b.n	8007442 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007402:	4b15      	ldr	r3, [pc, #84]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800740a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800740e:	d106      	bne.n	800741e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8007410:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007412:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007416:	d102      	bne.n	800741e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007418:	4b11      	ldr	r3, [pc, #68]	@ (8007460 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800741a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800741c:	e011      	b.n	8007442 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800741e:	4b0e      	ldr	r3, [pc, #56]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007426:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800742a:	d106      	bne.n	800743a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800742c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800742e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007432:	d102      	bne.n	800743a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007434:	4b0b      	ldr	r3, [pc, #44]	@ (8007464 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8007436:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007438:	e003      	b.n	8007442 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800743a:	2300      	movs	r3, #0
 800743c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800743e:	f000 bc38 	b.w	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007442:	f000 bc36 	b.w	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007446:	4b08      	ldr	r3, [pc, #32]	@ (8007468 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8007448:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800744a:	f000 bc32 	b.w	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800744e:	2300      	movs	r3, #0
 8007450:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007452:	f000 bc2e 	b.w	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007456:	bf00      	nop
 8007458:	58024400 	.word	0x58024400
 800745c:	03d09000 	.word	0x03d09000
 8007460:	003d0900 	.word	0x003d0900
 8007464:	017d7840 	.word	0x017d7840
 8007468:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800746c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007470:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8007474:	430b      	orrs	r3, r1
 8007476:	f040 809c 	bne.w	80075b2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800747a:	4b9e      	ldr	r3, [pc, #632]	@ (80076f4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800747c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800747e:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8007482:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8007484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007486:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800748a:	d054      	beq.n	8007536 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800748c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800748e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007492:	f200 808b 	bhi.w	80075ac <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8007496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007498:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800749c:	f000 8083 	beq.w	80075a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 80074a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074a2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80074a6:	f200 8081 	bhi.w	80075ac <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80074aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80074b0:	d02f      	beq.n	8007512 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 80074b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074b4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80074b8:	d878      	bhi.n	80075ac <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80074ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d004      	beq.n	80074ca <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 80074c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074c2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80074c6:	d012      	beq.n	80074ee <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 80074c8:	e070      	b.n	80075ac <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80074ca:	4b8a      	ldr	r3, [pc, #552]	@ (80076f4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80074d2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80074d6:	d107      	bne.n	80074e8 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80074d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80074dc:	4618      	mov	r0, r3
 80074de:	f000 feaf 	bl	8008240 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80074e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80074e6:	e3e4      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80074e8:	2300      	movs	r3, #0
 80074ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80074ec:	e3e1      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80074ee:	4b81      	ldr	r3, [pc, #516]	@ (80076f4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80074f6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80074fa:	d107      	bne.n	800750c <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80074fc:	f107 0318 	add.w	r3, r7, #24
 8007500:	4618      	mov	r0, r3
 8007502:	f000 fbf5 	bl	8007cf0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007506:	69bb      	ldr	r3, [r7, #24]
 8007508:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800750a:	e3d2      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800750c:	2300      	movs	r3, #0
 800750e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007510:	e3cf      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007512:	4b78      	ldr	r3, [pc, #480]	@ (80076f4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800751a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800751e:	d107      	bne.n	8007530 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007520:	f107 030c 	add.w	r3, r7, #12
 8007524:	4618      	mov	r0, r3
 8007526:	f000 fd37 	bl	8007f98 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800752e:	e3c0      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007530:	2300      	movs	r3, #0
 8007532:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007534:	e3bd      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007536:	4b6f      	ldr	r3, [pc, #444]	@ (80076f4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007538:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800753a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800753e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007540:	4b6c      	ldr	r3, [pc, #432]	@ (80076f4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	f003 0304 	and.w	r3, r3, #4
 8007548:	2b04      	cmp	r3, #4
 800754a:	d10c      	bne.n	8007566 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800754c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800754e:	2b00      	cmp	r3, #0
 8007550:	d109      	bne.n	8007566 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007552:	4b68      	ldr	r3, [pc, #416]	@ (80076f4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	08db      	lsrs	r3, r3, #3
 8007558:	f003 0303 	and.w	r3, r3, #3
 800755c:	4a66      	ldr	r2, [pc, #408]	@ (80076f8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800755e:	fa22 f303 	lsr.w	r3, r2, r3
 8007562:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007564:	e01e      	b.n	80075a4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007566:	4b63      	ldr	r3, [pc, #396]	@ (80076f4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800756e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007572:	d106      	bne.n	8007582 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8007574:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007576:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800757a:	d102      	bne.n	8007582 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800757c:	4b5f      	ldr	r3, [pc, #380]	@ (80076fc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800757e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007580:	e010      	b.n	80075a4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007582:	4b5c      	ldr	r3, [pc, #368]	@ (80076f4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800758a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800758e:	d106      	bne.n	800759e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8007590:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007592:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007596:	d102      	bne.n	800759e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007598:	4b59      	ldr	r3, [pc, #356]	@ (8007700 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800759a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800759c:	e002      	b.n	80075a4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800759e:	2300      	movs	r3, #0
 80075a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80075a2:	e386      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80075a4:	e385      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80075a6:	4b57      	ldr	r3, [pc, #348]	@ (8007704 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80075a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80075aa:	e382      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80075ac:	2300      	movs	r3, #0
 80075ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80075b0:	e37f      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80075b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80075b6:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 80075ba:	430b      	orrs	r3, r1
 80075bc:	f040 80a7 	bne.w	800770e <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 80075c0:	4b4c      	ldr	r3, [pc, #304]	@ (80076f4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80075c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075c4:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80075c8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80075ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075cc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80075d0:	d055      	beq.n	800767e <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 80075d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075d4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80075d8:	f200 8096 	bhi.w	8007708 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80075dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075de:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80075e2:	f000 8084 	beq.w	80076ee <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 80075e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075e8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80075ec:	f200 808c 	bhi.w	8007708 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80075f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075f2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80075f6:	d030      	beq.n	800765a <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 80075f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075fa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80075fe:	f200 8083 	bhi.w	8007708 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8007602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007604:	2b00      	cmp	r3, #0
 8007606:	d004      	beq.n	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8007608:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800760a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800760e:	d012      	beq.n	8007636 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8007610:	e07a      	b.n	8007708 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007612:	4b38      	ldr	r3, [pc, #224]	@ (80076f4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800761a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800761e:	d107      	bne.n	8007630 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007620:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007624:	4618      	mov	r0, r3
 8007626:	f000 fe0b 	bl	8008240 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800762a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800762c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800762e:	e340      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007630:	2300      	movs	r3, #0
 8007632:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007634:	e33d      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007636:	4b2f      	ldr	r3, [pc, #188]	@ (80076f4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800763e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007642:	d107      	bne.n	8007654 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007644:	f107 0318 	add.w	r3, r7, #24
 8007648:	4618      	mov	r0, r3
 800764a:	f000 fb51 	bl	8007cf0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800764e:	69bb      	ldr	r3, [r7, #24]
 8007650:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007652:	e32e      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007654:	2300      	movs	r3, #0
 8007656:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007658:	e32b      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800765a:	4b26      	ldr	r3, [pc, #152]	@ (80076f4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007662:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007666:	d107      	bne.n	8007678 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007668:	f107 030c 	add.w	r3, r7, #12
 800766c:	4618      	mov	r0, r3
 800766e:	f000 fc93 	bl	8007f98 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007676:	e31c      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007678:	2300      	movs	r3, #0
 800767a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800767c:	e319      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800767e:	4b1d      	ldr	r3, [pc, #116]	@ (80076f4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007680:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007682:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007686:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007688:	4b1a      	ldr	r3, [pc, #104]	@ (80076f4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f003 0304 	and.w	r3, r3, #4
 8007690:	2b04      	cmp	r3, #4
 8007692:	d10c      	bne.n	80076ae <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8007694:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007696:	2b00      	cmp	r3, #0
 8007698:	d109      	bne.n	80076ae <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800769a:	4b16      	ldr	r3, [pc, #88]	@ (80076f4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	08db      	lsrs	r3, r3, #3
 80076a0:	f003 0303 	and.w	r3, r3, #3
 80076a4:	4a14      	ldr	r2, [pc, #80]	@ (80076f8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80076a6:	fa22 f303 	lsr.w	r3, r2, r3
 80076aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80076ac:	e01e      	b.n	80076ec <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80076ae:	4b11      	ldr	r3, [pc, #68]	@ (80076f4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80076ba:	d106      	bne.n	80076ca <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 80076bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80076c2:	d102      	bne.n	80076ca <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80076c4:	4b0d      	ldr	r3, [pc, #52]	@ (80076fc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80076c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80076c8:	e010      	b.n	80076ec <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80076ca:	4b0a      	ldr	r3, [pc, #40]	@ (80076f4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80076d2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80076d6:	d106      	bne.n	80076e6 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 80076d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80076de:	d102      	bne.n	80076e6 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80076e0:	4b07      	ldr	r3, [pc, #28]	@ (8007700 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 80076e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80076e4:	e002      	b.n	80076ec <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80076e6:	2300      	movs	r3, #0
 80076e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80076ea:	e2e2      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80076ec:	e2e1      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80076ee:	4b05      	ldr	r3, [pc, #20]	@ (8007704 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80076f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80076f2:	e2de      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80076f4:	58024400 	.word	0x58024400
 80076f8:	03d09000 	.word	0x03d09000
 80076fc:	003d0900 	.word	0x003d0900
 8007700:	017d7840 	.word	0x017d7840
 8007704:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8007708:	2300      	movs	r3, #0
 800770a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800770c:	e2d1      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800770e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007712:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8007716:	430b      	orrs	r3, r1
 8007718:	f040 809c 	bne.w	8007854 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800771c:	4b93      	ldr	r3, [pc, #588]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800771e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007720:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8007724:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8007726:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007728:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800772c:	d054      	beq.n	80077d8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800772e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007730:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007734:	f200 808b 	bhi.w	800784e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8007738:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800773a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800773e:	f000 8083 	beq.w	8007848 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8007742:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007744:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007748:	f200 8081 	bhi.w	800784e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800774c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800774e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007752:	d02f      	beq.n	80077b4 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8007754:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007756:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800775a:	d878      	bhi.n	800784e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800775c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800775e:	2b00      	cmp	r3, #0
 8007760:	d004      	beq.n	800776c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8007762:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007764:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007768:	d012      	beq.n	8007790 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800776a:	e070      	b.n	800784e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800776c:	4b7f      	ldr	r3, [pc, #508]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007774:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007778:	d107      	bne.n	800778a <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800777a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800777e:	4618      	mov	r0, r3
 8007780:	f000 fd5e 	bl	8008240 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007784:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007786:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007788:	e293      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800778a:	2300      	movs	r3, #0
 800778c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800778e:	e290      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007790:	4b76      	ldr	r3, [pc, #472]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007798:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800779c:	d107      	bne.n	80077ae <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800779e:	f107 0318 	add.w	r3, r7, #24
 80077a2:	4618      	mov	r0, r3
 80077a4:	f000 faa4 	bl	8007cf0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80077a8:	69bb      	ldr	r3, [r7, #24]
 80077aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80077ac:	e281      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80077ae:	2300      	movs	r3, #0
 80077b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077b2:	e27e      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80077b4:	4b6d      	ldr	r3, [pc, #436]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80077bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80077c0:	d107      	bne.n	80077d2 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80077c2:	f107 030c 	add.w	r3, r7, #12
 80077c6:	4618      	mov	r0, r3
 80077c8:	f000 fbe6 	bl	8007f98 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80077d0:	e26f      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80077d2:	2300      	movs	r3, #0
 80077d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077d6:	e26c      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80077d8:	4b64      	ldr	r3, [pc, #400]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80077da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80077dc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80077e0:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80077e2:	4b62      	ldr	r3, [pc, #392]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	f003 0304 	and.w	r3, r3, #4
 80077ea:	2b04      	cmp	r3, #4
 80077ec:	d10c      	bne.n	8007808 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 80077ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d109      	bne.n	8007808 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80077f4:	4b5d      	ldr	r3, [pc, #372]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	08db      	lsrs	r3, r3, #3
 80077fa:	f003 0303 	and.w	r3, r3, #3
 80077fe:	4a5c      	ldr	r2, [pc, #368]	@ (8007970 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8007800:	fa22 f303 	lsr.w	r3, r2, r3
 8007804:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007806:	e01e      	b.n	8007846 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007808:	4b58      	ldr	r3, [pc, #352]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007810:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007814:	d106      	bne.n	8007824 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8007816:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007818:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800781c:	d102      	bne.n	8007824 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800781e:	4b55      	ldr	r3, [pc, #340]	@ (8007974 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8007820:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007822:	e010      	b.n	8007846 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007824:	4b51      	ldr	r3, [pc, #324]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800782c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007830:	d106      	bne.n	8007840 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8007832:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007834:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007838:	d102      	bne.n	8007840 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800783a:	4b4f      	ldr	r3, [pc, #316]	@ (8007978 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800783c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800783e:	e002      	b.n	8007846 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007840:	2300      	movs	r3, #0
 8007842:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007844:	e235      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007846:	e234      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007848:	4b4c      	ldr	r3, [pc, #304]	@ (800797c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800784a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800784c:	e231      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800784e:	2300      	movs	r3, #0
 8007850:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007852:	e22e      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8007854:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007858:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800785c:	430b      	orrs	r3, r1
 800785e:	f040 808f 	bne.w	8007980 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8007862:	4b42      	ldr	r3, [pc, #264]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007864:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007866:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800786a:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800786c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800786e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007872:	d06b      	beq.n	800794c <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8007874:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007876:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800787a:	d874      	bhi.n	8007966 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800787c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800787e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007882:	d056      	beq.n	8007932 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8007884:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007886:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800788a:	d86c      	bhi.n	8007966 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800788c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800788e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007892:	d03b      	beq.n	800790c <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8007894:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007896:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800789a:	d864      	bhi.n	8007966 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800789c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800789e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80078a2:	d021      	beq.n	80078e8 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 80078a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078a6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80078aa:	d85c      	bhi.n	8007966 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80078ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d004      	beq.n	80078bc <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 80078b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80078b8:	d004      	beq.n	80078c4 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 80078ba:	e054      	b.n	8007966 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 80078bc:	f7fe fa4c 	bl	8005d58 <HAL_RCC_GetPCLK1Freq>
 80078c0:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80078c2:	e1f6      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80078c4:	4b29      	ldr	r3, [pc, #164]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80078cc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80078d0:	d107      	bne.n	80078e2 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80078d2:	f107 0318 	add.w	r3, r7, #24
 80078d6:	4618      	mov	r0, r3
 80078d8:	f000 fa0a 	bl	8007cf0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80078dc:	69fb      	ldr	r3, [r7, #28]
 80078de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80078e0:	e1e7      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80078e2:	2300      	movs	r3, #0
 80078e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80078e6:	e1e4      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80078e8:	4b20      	ldr	r3, [pc, #128]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80078f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80078f4:	d107      	bne.n	8007906 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80078f6:	f107 030c 	add.w	r3, r7, #12
 80078fa:	4618      	mov	r0, r3
 80078fc:	f000 fb4c 	bl	8007f98 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007900:	693b      	ldr	r3, [r7, #16]
 8007902:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007904:	e1d5      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007906:	2300      	movs	r3, #0
 8007908:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800790a:	e1d2      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800790c:	4b17      	ldr	r3, [pc, #92]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	f003 0304 	and.w	r3, r3, #4
 8007914:	2b04      	cmp	r3, #4
 8007916:	d109      	bne.n	800792c <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007918:	4b14      	ldr	r3, [pc, #80]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	08db      	lsrs	r3, r3, #3
 800791e:	f003 0303 	and.w	r3, r3, #3
 8007922:	4a13      	ldr	r2, [pc, #76]	@ (8007970 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8007924:	fa22 f303 	lsr.w	r3, r2, r3
 8007928:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800792a:	e1c2      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800792c:	2300      	movs	r3, #0
 800792e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007930:	e1bf      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8007932:	4b0e      	ldr	r3, [pc, #56]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800793a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800793e:	d102      	bne.n	8007946 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8007940:	4b0c      	ldr	r3, [pc, #48]	@ (8007974 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8007942:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007944:	e1b5      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007946:	2300      	movs	r3, #0
 8007948:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800794a:	e1b2      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800794c:	4b07      	ldr	r3, [pc, #28]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007954:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007958:	d102      	bne.n	8007960 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800795a:	4b07      	ldr	r3, [pc, #28]	@ (8007978 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800795c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800795e:	e1a8      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007960:	2300      	movs	r3, #0
 8007962:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007964:	e1a5      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8007966:	2300      	movs	r3, #0
 8007968:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800796a:	e1a2      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800796c:	58024400 	.word	0x58024400
 8007970:	03d09000 	.word	0x03d09000
 8007974:	003d0900 	.word	0x003d0900
 8007978:	017d7840 	.word	0x017d7840
 800797c:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8007980:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007984:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8007988:	430b      	orrs	r3, r1
 800798a:	d173      	bne.n	8007a74 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800798c:	4b9c      	ldr	r3, [pc, #624]	@ (8007c00 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800798e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007990:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007994:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8007996:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007998:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800799c:	d02f      	beq.n	80079fe <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800799e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80079a4:	d863      	bhi.n	8007a6e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 80079a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d004      	beq.n	80079b6 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 80079ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80079b2:	d012      	beq.n	80079da <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 80079b4:	e05b      	b.n	8007a6e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80079b6:	4b92      	ldr	r3, [pc, #584]	@ (8007c00 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80079be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80079c2:	d107      	bne.n	80079d4 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80079c4:	f107 0318 	add.w	r3, r7, #24
 80079c8:	4618      	mov	r0, r3
 80079ca:	f000 f991 	bl	8007cf0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80079ce:	69bb      	ldr	r3, [r7, #24]
 80079d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80079d2:	e16e      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80079d4:	2300      	movs	r3, #0
 80079d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80079d8:	e16b      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80079da:	4b89      	ldr	r3, [pc, #548]	@ (8007c00 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80079e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80079e6:	d107      	bne.n	80079f8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80079e8:	f107 030c 	add.w	r3, r7, #12
 80079ec:	4618      	mov	r0, r3
 80079ee:	f000 fad3 	bl	8007f98 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80079f2:	697b      	ldr	r3, [r7, #20]
 80079f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80079f6:	e15c      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80079f8:	2300      	movs	r3, #0
 80079fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80079fc:	e159      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80079fe:	4b80      	ldr	r3, [pc, #512]	@ (8007c00 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007a00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007a02:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007a06:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007a08:	4b7d      	ldr	r3, [pc, #500]	@ (8007c00 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f003 0304 	and.w	r3, r3, #4
 8007a10:	2b04      	cmp	r3, #4
 8007a12:	d10c      	bne.n	8007a2e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8007a14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d109      	bne.n	8007a2e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007a1a:	4b79      	ldr	r3, [pc, #484]	@ (8007c00 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	08db      	lsrs	r3, r3, #3
 8007a20:	f003 0303 	and.w	r3, r3, #3
 8007a24:	4a77      	ldr	r2, [pc, #476]	@ (8007c04 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8007a26:	fa22 f303 	lsr.w	r3, r2, r3
 8007a2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007a2c:	e01e      	b.n	8007a6c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007a2e:	4b74      	ldr	r3, [pc, #464]	@ (8007c00 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a3a:	d106      	bne.n	8007a4a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8007a3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a3e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007a42:	d102      	bne.n	8007a4a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007a44:	4b70      	ldr	r3, [pc, #448]	@ (8007c08 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8007a46:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007a48:	e010      	b.n	8007a6c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007a4a:	4b6d      	ldr	r3, [pc, #436]	@ (8007c00 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a52:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007a56:	d106      	bne.n	8007a66 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8007a58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a5a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007a5e:	d102      	bne.n	8007a66 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007a60:	4b6a      	ldr	r3, [pc, #424]	@ (8007c0c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8007a62:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007a64:	e002      	b.n	8007a6c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007a66:	2300      	movs	r3, #0
 8007a68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007a6a:	e122      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007a6c:	e121      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8007a6e:	2300      	movs	r3, #0
 8007a70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a72:	e11e      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8007a74:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a78:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8007a7c:	430b      	orrs	r3, r1
 8007a7e:	d133      	bne.n	8007ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8007a80:	4b5f      	ldr	r3, [pc, #380]	@ (8007c00 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007a82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007a84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007a88:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8007a8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d004      	beq.n	8007a9a <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8007a90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a92:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007a96:	d012      	beq.n	8007abe <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8007a98:	e023      	b.n	8007ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007a9a:	4b59      	ldr	r3, [pc, #356]	@ (8007c00 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007aa2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007aa6:	d107      	bne.n	8007ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007aa8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007aac:	4618      	mov	r0, r3
 8007aae:	f000 fbc7 	bl	8008240 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007ab2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ab4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007ab6:	e0fc      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007ab8:	2300      	movs	r3, #0
 8007aba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007abc:	e0f9      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007abe:	4b50      	ldr	r3, [pc, #320]	@ (8007c00 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007ac6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007aca:	d107      	bne.n	8007adc <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007acc:	f107 0318 	add.w	r3, r7, #24
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	f000 f90d 	bl	8007cf0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007ad6:	6a3b      	ldr	r3, [r7, #32]
 8007ad8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007ada:	e0ea      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007adc:	2300      	movs	r3, #0
 8007ade:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007ae0:	e0e7      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007ae6:	e0e4      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8007ae8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007aec:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8007af0:	430b      	orrs	r3, r1
 8007af2:	f040 808d 	bne.w	8007c10 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8007af6:	4b42      	ldr	r3, [pc, #264]	@ (8007c00 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007af8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007afa:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8007afe:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8007b00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b02:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007b06:	d06b      	beq.n	8007be0 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8007b08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b0a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007b0e:	d874      	bhi.n	8007bfa <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8007b10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b16:	d056      	beq.n	8007bc6 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8007b18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b1e:	d86c      	bhi.n	8007bfa <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8007b20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b22:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007b26:	d03b      	beq.n	8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8007b28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b2a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007b2e:	d864      	bhi.n	8007bfa <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8007b30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b32:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b36:	d021      	beq.n	8007b7c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8007b38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b3a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b3e:	d85c      	bhi.n	8007bfa <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8007b40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d004      	beq.n	8007b50 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8007b46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b48:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007b4c:	d004      	beq.n	8007b58 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8007b4e:	e054      	b.n	8007bfa <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8007b50:	f000 f8b8 	bl	8007cc4 <HAL_RCCEx_GetD3PCLK1Freq>
 8007b54:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007b56:	e0ac      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007b58:	4b29      	ldr	r3, [pc, #164]	@ (8007c00 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007b60:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007b64:	d107      	bne.n	8007b76 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007b66:	f107 0318 	add.w	r3, r7, #24
 8007b6a:	4618      	mov	r0, r3
 8007b6c:	f000 f8c0 	bl	8007cf0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007b70:	69fb      	ldr	r3, [r7, #28]
 8007b72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007b74:	e09d      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007b76:	2300      	movs	r3, #0
 8007b78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007b7a:	e09a      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007b7c:	4b20      	ldr	r3, [pc, #128]	@ (8007c00 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007b84:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007b88:	d107      	bne.n	8007b9a <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007b8a:	f107 030c 	add.w	r3, r7, #12
 8007b8e:	4618      	mov	r0, r3
 8007b90:	f000 fa02 	bl	8007f98 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007b94:	693b      	ldr	r3, [r7, #16]
 8007b96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007b98:	e08b      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007b9e:	e088      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007ba0:	4b17      	ldr	r3, [pc, #92]	@ (8007c00 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	f003 0304 	and.w	r3, r3, #4
 8007ba8:	2b04      	cmp	r3, #4
 8007baa:	d109      	bne.n	8007bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007bac:	4b14      	ldr	r3, [pc, #80]	@ (8007c00 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	08db      	lsrs	r3, r3, #3
 8007bb2:	f003 0303 	and.w	r3, r3, #3
 8007bb6:	4a13      	ldr	r2, [pc, #76]	@ (8007c04 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8007bb8:	fa22 f303 	lsr.w	r3, r2, r3
 8007bbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007bbe:	e078      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007bc4:	e075      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8007bc6:	4b0e      	ldr	r3, [pc, #56]	@ (8007c00 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007bce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007bd2:	d102      	bne.n	8007bda <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8007bd4:	4b0c      	ldr	r3, [pc, #48]	@ (8007c08 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8007bd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007bd8:	e06b      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007bda:	2300      	movs	r3, #0
 8007bdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007bde:	e068      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007be0:	4b07      	ldr	r3, [pc, #28]	@ (8007c00 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007be8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007bec:	d102      	bne.n	8007bf4 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8007bee:	4b07      	ldr	r3, [pc, #28]	@ (8007c0c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8007bf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007bf2:	e05e      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007bf8:	e05b      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007bfe:	e058      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007c00:	58024400 	.word	0x58024400
 8007c04:	03d09000 	.word	0x03d09000
 8007c08:	003d0900 	.word	0x003d0900
 8007c0c:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8007c10:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c14:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8007c18:	430b      	orrs	r3, r1
 8007c1a:	d148      	bne.n	8007cae <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8007c1c:	4b27      	ldr	r3, [pc, #156]	@ (8007cbc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007c1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c20:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007c24:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8007c26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c28:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007c2c:	d02a      	beq.n	8007c84 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8007c2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c30:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007c34:	d838      	bhi.n	8007ca8 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8007c36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d004      	beq.n	8007c46 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8007c3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c3e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007c42:	d00d      	beq.n	8007c60 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8007c44:	e030      	b.n	8007ca8 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007c46:	4b1d      	ldr	r3, [pc, #116]	@ (8007cbc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c4e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007c52:	d102      	bne.n	8007c5a <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8007c54:	4b1a      	ldr	r3, [pc, #104]	@ (8007cc0 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8007c56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007c58:	e02b      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c5e:	e028      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007c60:	4b16      	ldr	r3, [pc, #88]	@ (8007cbc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007c68:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007c6c:	d107      	bne.n	8007c7e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007c6e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007c72:	4618      	mov	r0, r3
 8007c74:	f000 fae4 	bl	8008240 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007c78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007c7c:	e019      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007c7e:	2300      	movs	r3, #0
 8007c80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c82:	e016      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007c84:	4b0d      	ldr	r3, [pc, #52]	@ (8007cbc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007c8c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007c90:	d107      	bne.n	8007ca2 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007c92:	f107 0318 	add.w	r3, r7, #24
 8007c96:	4618      	mov	r0, r3
 8007c98:	f000 f82a 	bl	8007cf0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007c9c:	69fb      	ldr	r3, [r7, #28]
 8007c9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007ca0:	e007      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007ca2:	2300      	movs	r3, #0
 8007ca4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007ca6:	e004      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8007ca8:	2300      	movs	r3, #0
 8007caa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007cac:	e001      	b.n	8007cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8007cae:	2300      	movs	r3, #0
 8007cb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8007cb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	3740      	adds	r7, #64	@ 0x40
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	bd80      	pop	{r7, pc}
 8007cbc:	58024400 	.word	0x58024400
 8007cc0:	017d7840 	.word	0x017d7840

08007cc4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007cc8:	f7fe f816 	bl	8005cf8 <HAL_RCC_GetHCLKFreq>
 8007ccc:	4602      	mov	r2, r0
 8007cce:	4b06      	ldr	r3, [pc, #24]	@ (8007ce8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007cd0:	6a1b      	ldr	r3, [r3, #32]
 8007cd2:	091b      	lsrs	r3, r3, #4
 8007cd4:	f003 0307 	and.w	r3, r3, #7
 8007cd8:	4904      	ldr	r1, [pc, #16]	@ (8007cec <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8007cda:	5ccb      	ldrb	r3, [r1, r3]
 8007cdc:	f003 031f 	and.w	r3, r3, #31
 8007ce0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	bd80      	pop	{r7, pc}
 8007ce8:	58024400 	.word	0x58024400
 8007cec:	0800bd54 	.word	0x0800bd54

08007cf0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8007cf0:	b480      	push	{r7}
 8007cf2:	b089      	sub	sp, #36	@ 0x24
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007cf8:	4ba1      	ldr	r3, [pc, #644]	@ (8007f80 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007cfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cfc:	f003 0303 	and.w	r3, r3, #3
 8007d00:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8007d02:	4b9f      	ldr	r3, [pc, #636]	@ (8007f80 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d06:	0b1b      	lsrs	r3, r3, #12
 8007d08:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007d0c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8007d0e:	4b9c      	ldr	r3, [pc, #624]	@ (8007f80 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d12:	091b      	lsrs	r3, r3, #4
 8007d14:	f003 0301 	and.w	r3, r3, #1
 8007d18:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8007d1a:	4b99      	ldr	r3, [pc, #612]	@ (8007f80 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d1e:	08db      	lsrs	r3, r3, #3
 8007d20:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007d24:	693a      	ldr	r2, [r7, #16]
 8007d26:	fb02 f303 	mul.w	r3, r2, r3
 8007d2a:	ee07 3a90 	vmov	s15, r3
 8007d2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d32:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8007d36:	697b      	ldr	r3, [r7, #20]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	f000 8111 	beq.w	8007f60 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8007d3e:	69bb      	ldr	r3, [r7, #24]
 8007d40:	2b02      	cmp	r3, #2
 8007d42:	f000 8083 	beq.w	8007e4c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8007d46:	69bb      	ldr	r3, [r7, #24]
 8007d48:	2b02      	cmp	r3, #2
 8007d4a:	f200 80a1 	bhi.w	8007e90 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8007d4e:	69bb      	ldr	r3, [r7, #24]
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d003      	beq.n	8007d5c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8007d54:	69bb      	ldr	r3, [r7, #24]
 8007d56:	2b01      	cmp	r3, #1
 8007d58:	d056      	beq.n	8007e08 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8007d5a:	e099      	b.n	8007e90 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007d5c:	4b88      	ldr	r3, [pc, #544]	@ (8007f80 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f003 0320 	and.w	r3, r3, #32
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d02d      	beq.n	8007dc4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007d68:	4b85      	ldr	r3, [pc, #532]	@ (8007f80 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	08db      	lsrs	r3, r3, #3
 8007d6e:	f003 0303 	and.w	r3, r3, #3
 8007d72:	4a84      	ldr	r2, [pc, #528]	@ (8007f84 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007d74:	fa22 f303 	lsr.w	r3, r2, r3
 8007d78:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007d7a:	68bb      	ldr	r3, [r7, #8]
 8007d7c:	ee07 3a90 	vmov	s15, r3
 8007d80:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d84:	697b      	ldr	r3, [r7, #20]
 8007d86:	ee07 3a90 	vmov	s15, r3
 8007d8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d92:	4b7b      	ldr	r3, [pc, #492]	@ (8007f80 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d9a:	ee07 3a90 	vmov	s15, r3
 8007d9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007da2:	ed97 6a03 	vldr	s12, [r7, #12]
 8007da6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007f88 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007daa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007dae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007db2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007db6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007dba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007dbe:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007dc2:	e087      	b.n	8007ed4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007dc4:	697b      	ldr	r3, [r7, #20]
 8007dc6:	ee07 3a90 	vmov	s15, r3
 8007dca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007dce:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007f8c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8007dd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007dd6:	4b6a      	ldr	r3, [pc, #424]	@ (8007f80 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007dd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007dde:	ee07 3a90 	vmov	s15, r3
 8007de2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007de6:	ed97 6a03 	vldr	s12, [r7, #12]
 8007dea:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007f88 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007dee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007df2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007df6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007dfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007dfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e02:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007e06:	e065      	b.n	8007ed4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007e08:	697b      	ldr	r3, [r7, #20]
 8007e0a:	ee07 3a90 	vmov	s15, r3
 8007e0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e12:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007f90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007e16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e1a:	4b59      	ldr	r3, [pc, #356]	@ (8007f80 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007e1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e22:	ee07 3a90 	vmov	s15, r3
 8007e26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e2a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e2e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007f88 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007e32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007e3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e46:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007e4a:	e043      	b.n	8007ed4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007e4c:	697b      	ldr	r3, [r7, #20]
 8007e4e:	ee07 3a90 	vmov	s15, r3
 8007e52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e56:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007f94 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8007e5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e5e:	4b48      	ldr	r3, [pc, #288]	@ (8007f80 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007e60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e66:	ee07 3a90 	vmov	s15, r3
 8007e6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e6e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e72:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007f88 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007e76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007e82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e8a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007e8e:	e021      	b.n	8007ed4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007e90:	697b      	ldr	r3, [r7, #20]
 8007e92:	ee07 3a90 	vmov	s15, r3
 8007e96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e9a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007f90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007e9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ea2:	4b37      	ldr	r3, [pc, #220]	@ (8007f80 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007ea4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ea6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007eaa:	ee07 3a90 	vmov	s15, r3
 8007eae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007eb2:	ed97 6a03 	vldr	s12, [r7, #12]
 8007eb6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007f88 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007eba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ebe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ec2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007ec6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007eca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ece:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007ed2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8007ed4:	4b2a      	ldr	r3, [pc, #168]	@ (8007f80 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007ed6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ed8:	0a5b      	lsrs	r3, r3, #9
 8007eda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ede:	ee07 3a90 	vmov	s15, r3
 8007ee2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ee6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007eea:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007eee:	edd7 6a07 	vldr	s13, [r7, #28]
 8007ef2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007ef6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007efa:	ee17 2a90 	vmov	r2, s15
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8007f02:	4b1f      	ldr	r3, [pc, #124]	@ (8007f80 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007f04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f06:	0c1b      	lsrs	r3, r3, #16
 8007f08:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007f0c:	ee07 3a90 	vmov	s15, r3
 8007f10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f14:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007f18:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007f1c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007f20:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007f24:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007f28:	ee17 2a90 	vmov	r2, s15
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8007f30:	4b13      	ldr	r3, [pc, #76]	@ (8007f80 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007f32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f34:	0e1b      	lsrs	r3, r3, #24
 8007f36:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007f3a:	ee07 3a90 	vmov	s15, r3
 8007f3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f42:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007f46:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007f4a:	edd7 6a07 	vldr	s13, [r7, #28]
 8007f4e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007f52:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007f56:	ee17 2a90 	vmov	r2, s15
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007f5e:	e008      	b.n	8007f72 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	2200      	movs	r2, #0
 8007f64:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2200      	movs	r2, #0
 8007f6a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2200      	movs	r2, #0
 8007f70:	609a      	str	r2, [r3, #8]
}
 8007f72:	bf00      	nop
 8007f74:	3724      	adds	r7, #36	@ 0x24
 8007f76:	46bd      	mov	sp, r7
 8007f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7c:	4770      	bx	lr
 8007f7e:	bf00      	nop
 8007f80:	58024400 	.word	0x58024400
 8007f84:	03d09000 	.word	0x03d09000
 8007f88:	46000000 	.word	0x46000000
 8007f8c:	4c742400 	.word	0x4c742400
 8007f90:	4a742400 	.word	0x4a742400
 8007f94:	4bbebc20 	.word	0x4bbebc20

08007f98 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8007f98:	b480      	push	{r7}
 8007f9a:	b089      	sub	sp, #36	@ 0x24
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007fa0:	4ba1      	ldr	r3, [pc, #644]	@ (8008228 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007fa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fa4:	f003 0303 	and.w	r3, r3, #3
 8007fa8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8007faa:	4b9f      	ldr	r3, [pc, #636]	@ (8008228 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007fac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fae:	0d1b      	lsrs	r3, r3, #20
 8007fb0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007fb4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007fb6:	4b9c      	ldr	r3, [pc, #624]	@ (8008228 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007fb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fba:	0a1b      	lsrs	r3, r3, #8
 8007fbc:	f003 0301 	and.w	r3, r3, #1
 8007fc0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8007fc2:	4b99      	ldr	r3, [pc, #612]	@ (8008228 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007fc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007fc6:	08db      	lsrs	r3, r3, #3
 8007fc8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007fcc:	693a      	ldr	r2, [r7, #16]
 8007fce:	fb02 f303 	mul.w	r3, r2, r3
 8007fd2:	ee07 3a90 	vmov	s15, r3
 8007fd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fda:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007fde:	697b      	ldr	r3, [r7, #20]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	f000 8111 	beq.w	8008208 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007fe6:	69bb      	ldr	r3, [r7, #24]
 8007fe8:	2b02      	cmp	r3, #2
 8007fea:	f000 8083 	beq.w	80080f4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007fee:	69bb      	ldr	r3, [r7, #24]
 8007ff0:	2b02      	cmp	r3, #2
 8007ff2:	f200 80a1 	bhi.w	8008138 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007ff6:	69bb      	ldr	r3, [r7, #24]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d003      	beq.n	8008004 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007ffc:	69bb      	ldr	r3, [r7, #24]
 8007ffe:	2b01      	cmp	r3, #1
 8008000:	d056      	beq.n	80080b0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8008002:	e099      	b.n	8008138 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008004:	4b88      	ldr	r3, [pc, #544]	@ (8008228 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f003 0320 	and.w	r3, r3, #32
 800800c:	2b00      	cmp	r3, #0
 800800e:	d02d      	beq.n	800806c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008010:	4b85      	ldr	r3, [pc, #532]	@ (8008228 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	08db      	lsrs	r3, r3, #3
 8008016:	f003 0303 	and.w	r3, r3, #3
 800801a:	4a84      	ldr	r2, [pc, #528]	@ (800822c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800801c:	fa22 f303 	lsr.w	r3, r2, r3
 8008020:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008022:	68bb      	ldr	r3, [r7, #8]
 8008024:	ee07 3a90 	vmov	s15, r3
 8008028:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800802c:	697b      	ldr	r3, [r7, #20]
 800802e:	ee07 3a90 	vmov	s15, r3
 8008032:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008036:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800803a:	4b7b      	ldr	r3, [pc, #492]	@ (8008228 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800803c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800803e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008042:	ee07 3a90 	vmov	s15, r3
 8008046:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800804a:	ed97 6a03 	vldr	s12, [r7, #12]
 800804e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008230 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008052:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008056:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800805a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800805e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008062:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008066:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800806a:	e087      	b.n	800817c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800806c:	697b      	ldr	r3, [r7, #20]
 800806e:	ee07 3a90 	vmov	s15, r3
 8008072:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008076:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8008234 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800807a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800807e:	4b6a      	ldr	r3, [pc, #424]	@ (8008228 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008082:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008086:	ee07 3a90 	vmov	s15, r3
 800808a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800808e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008092:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8008230 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008096:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800809a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800809e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80080a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80080a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80080aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80080ae:	e065      	b.n	800817c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80080b0:	697b      	ldr	r3, [r7, #20]
 80080b2:	ee07 3a90 	vmov	s15, r3
 80080b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80080ba:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8008238 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80080be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80080c2:	4b59      	ldr	r3, [pc, #356]	@ (8008228 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80080c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80080ca:	ee07 3a90 	vmov	s15, r3
 80080ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80080d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80080d6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8008230 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80080da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80080de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80080e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80080e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80080ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80080ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80080f2:	e043      	b.n	800817c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80080f4:	697b      	ldr	r3, [r7, #20]
 80080f6:	ee07 3a90 	vmov	s15, r3
 80080fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80080fe:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800823c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8008102:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008106:	4b48      	ldr	r3, [pc, #288]	@ (8008228 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800810a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800810e:	ee07 3a90 	vmov	s15, r3
 8008112:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008116:	ed97 6a03 	vldr	s12, [r7, #12]
 800811a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8008230 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800811e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008122:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008126:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800812a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800812e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008132:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008136:	e021      	b.n	800817c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008138:	697b      	ldr	r3, [r7, #20]
 800813a:	ee07 3a90 	vmov	s15, r3
 800813e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008142:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8008238 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008146:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800814a:	4b37      	ldr	r3, [pc, #220]	@ (8008228 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800814c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800814e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008152:	ee07 3a90 	vmov	s15, r3
 8008156:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800815a:	ed97 6a03 	vldr	s12, [r7, #12]
 800815e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8008230 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008162:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008166:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800816a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800816e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008172:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008176:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800817a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800817c:	4b2a      	ldr	r3, [pc, #168]	@ (8008228 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800817e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008180:	0a5b      	lsrs	r3, r3, #9
 8008182:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008186:	ee07 3a90 	vmov	s15, r3
 800818a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800818e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008192:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008196:	edd7 6a07 	vldr	s13, [r7, #28]
 800819a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800819e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80081a2:	ee17 2a90 	vmov	r2, s15
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80081aa:	4b1f      	ldr	r3, [pc, #124]	@ (8008228 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80081ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081ae:	0c1b      	lsrs	r3, r3, #16
 80081b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80081b4:	ee07 3a90 	vmov	s15, r3
 80081b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081bc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80081c0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80081c4:	edd7 6a07 	vldr	s13, [r7, #28]
 80081c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80081cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80081d0:	ee17 2a90 	vmov	r2, s15
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80081d8:	4b13      	ldr	r3, [pc, #76]	@ (8008228 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80081da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081dc:	0e1b      	lsrs	r3, r3, #24
 80081de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80081e2:	ee07 3a90 	vmov	s15, r3
 80081e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081ea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80081ee:	ee37 7a87 	vadd.f32	s14, s15, s14
 80081f2:	edd7 6a07 	vldr	s13, [r7, #28]
 80081f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80081fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80081fe:	ee17 2a90 	vmov	r2, s15
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8008206:	e008      	b.n	800821a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	2200      	movs	r2, #0
 800820c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	2200      	movs	r2, #0
 8008212:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2200      	movs	r2, #0
 8008218:	609a      	str	r2, [r3, #8]
}
 800821a:	bf00      	nop
 800821c:	3724      	adds	r7, #36	@ 0x24
 800821e:	46bd      	mov	sp, r7
 8008220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008224:	4770      	bx	lr
 8008226:	bf00      	nop
 8008228:	58024400 	.word	0x58024400
 800822c:	03d09000 	.word	0x03d09000
 8008230:	46000000 	.word	0x46000000
 8008234:	4c742400 	.word	0x4c742400
 8008238:	4a742400 	.word	0x4a742400
 800823c:	4bbebc20 	.word	0x4bbebc20

08008240 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8008240:	b480      	push	{r7}
 8008242:	b089      	sub	sp, #36	@ 0x24
 8008244:	af00      	add	r7, sp, #0
 8008246:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008248:	4ba0      	ldr	r3, [pc, #640]	@ (80084cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800824a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800824c:	f003 0303 	and.w	r3, r3, #3
 8008250:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8008252:	4b9e      	ldr	r3, [pc, #632]	@ (80084cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008254:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008256:	091b      	lsrs	r3, r3, #4
 8008258:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800825c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800825e:	4b9b      	ldr	r3, [pc, #620]	@ (80084cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008260:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008262:	f003 0301 	and.w	r3, r3, #1
 8008266:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8008268:	4b98      	ldr	r3, [pc, #608]	@ (80084cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800826a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800826c:	08db      	lsrs	r3, r3, #3
 800826e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008272:	693a      	ldr	r2, [r7, #16]
 8008274:	fb02 f303 	mul.w	r3, r2, r3
 8008278:	ee07 3a90 	vmov	s15, r3
 800827c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008280:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8008284:	697b      	ldr	r3, [r7, #20]
 8008286:	2b00      	cmp	r3, #0
 8008288:	f000 8111 	beq.w	80084ae <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800828c:	69bb      	ldr	r3, [r7, #24]
 800828e:	2b02      	cmp	r3, #2
 8008290:	f000 8083 	beq.w	800839a <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8008294:	69bb      	ldr	r3, [r7, #24]
 8008296:	2b02      	cmp	r3, #2
 8008298:	f200 80a1 	bhi.w	80083de <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800829c:	69bb      	ldr	r3, [r7, #24]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d003      	beq.n	80082aa <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 80082a2:	69bb      	ldr	r3, [r7, #24]
 80082a4:	2b01      	cmp	r3, #1
 80082a6:	d056      	beq.n	8008356 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 80082a8:	e099      	b.n	80083de <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80082aa:	4b88      	ldr	r3, [pc, #544]	@ (80084cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	f003 0320 	and.w	r3, r3, #32
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d02d      	beq.n	8008312 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80082b6:	4b85      	ldr	r3, [pc, #532]	@ (80084cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	08db      	lsrs	r3, r3, #3
 80082bc:	f003 0303 	and.w	r3, r3, #3
 80082c0:	4a83      	ldr	r2, [pc, #524]	@ (80084d0 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 80082c2:	fa22 f303 	lsr.w	r3, r2, r3
 80082c6:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80082c8:	68bb      	ldr	r3, [r7, #8]
 80082ca:	ee07 3a90 	vmov	s15, r3
 80082ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80082d2:	697b      	ldr	r3, [r7, #20]
 80082d4:	ee07 3a90 	vmov	s15, r3
 80082d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80082dc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80082e0:	4b7a      	ldr	r3, [pc, #488]	@ (80084cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80082e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082e8:	ee07 3a90 	vmov	s15, r3
 80082ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80082f0:	ed97 6a03 	vldr	s12, [r7, #12]
 80082f4:	eddf 5a77 	vldr	s11, [pc, #476]	@ 80084d4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80082f8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80082fc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008300:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008304:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008308:	ee67 7a27 	vmul.f32	s15, s14, s15
 800830c:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008310:	e087      	b.n	8008422 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008312:	697b      	ldr	r3, [r7, #20]
 8008314:	ee07 3a90 	vmov	s15, r3
 8008318:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800831c:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 80084d8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8008320:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008324:	4b69      	ldr	r3, [pc, #420]	@ (80084cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008326:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008328:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800832c:	ee07 3a90 	vmov	s15, r3
 8008330:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008334:	ed97 6a03 	vldr	s12, [r7, #12]
 8008338:	eddf 5a66 	vldr	s11, [pc, #408]	@ 80084d4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800833c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008340:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008344:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008348:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800834c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008350:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008354:	e065      	b.n	8008422 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008356:	697b      	ldr	r3, [r7, #20]
 8008358:	ee07 3a90 	vmov	s15, r3
 800835c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008360:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 80084dc <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8008364:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008368:	4b58      	ldr	r3, [pc, #352]	@ (80084cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800836a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800836c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008370:	ee07 3a90 	vmov	s15, r3
 8008374:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008378:	ed97 6a03 	vldr	s12, [r7, #12]
 800837c:	eddf 5a55 	vldr	s11, [pc, #340]	@ 80084d4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008380:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008384:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008388:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800838c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008390:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008394:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008398:	e043      	b.n	8008422 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800839a:	697b      	ldr	r3, [r7, #20]
 800839c:	ee07 3a90 	vmov	s15, r3
 80083a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80083a4:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 80084e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 80083a8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80083ac:	4b47      	ldr	r3, [pc, #284]	@ (80084cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80083ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80083b4:	ee07 3a90 	vmov	s15, r3
 80083b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80083bc:	ed97 6a03 	vldr	s12, [r7, #12]
 80083c0:	eddf 5a44 	vldr	s11, [pc, #272]	@ 80084d4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80083c4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80083c8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80083cc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80083d0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80083d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80083d8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80083dc:	e021      	b.n	8008422 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80083de:	697b      	ldr	r3, [r7, #20]
 80083e0:	ee07 3a90 	vmov	s15, r3
 80083e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80083e8:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80084d8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80083ec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80083f0:	4b36      	ldr	r3, [pc, #216]	@ (80084cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80083f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80083f8:	ee07 3a90 	vmov	s15, r3
 80083fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008400:	ed97 6a03 	vldr	s12, [r7, #12]
 8008404:	eddf 5a33 	vldr	s11, [pc, #204]	@ 80084d4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008408:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800840c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008410:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008414:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008418:	ee67 7a27 	vmul.f32	s15, s14, s15
 800841c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008420:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8008422:	4b2a      	ldr	r3, [pc, #168]	@ (80084cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008426:	0a5b      	lsrs	r3, r3, #9
 8008428:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800842c:	ee07 3a90 	vmov	s15, r3
 8008430:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008434:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008438:	ee37 7a87 	vadd.f32	s14, s15, s14
 800843c:	edd7 6a07 	vldr	s13, [r7, #28]
 8008440:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008444:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008448:	ee17 2a90 	vmov	r2, s15
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8008450:	4b1e      	ldr	r3, [pc, #120]	@ (80084cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008452:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008454:	0c1b      	lsrs	r3, r3, #16
 8008456:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800845a:	ee07 3a90 	vmov	s15, r3
 800845e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008462:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008466:	ee37 7a87 	vadd.f32	s14, s15, s14
 800846a:	edd7 6a07 	vldr	s13, [r7, #28]
 800846e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008472:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008476:	ee17 2a90 	vmov	r2, s15
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800847e:	4b13      	ldr	r3, [pc, #76]	@ (80084cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008482:	0e1b      	lsrs	r3, r3, #24
 8008484:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008488:	ee07 3a90 	vmov	s15, r3
 800848c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008490:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008494:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008498:	edd7 6a07 	vldr	s13, [r7, #28]
 800849c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80084a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80084a4:	ee17 2a90 	vmov	r2, s15
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80084ac:	e008      	b.n	80084c0 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	2200      	movs	r2, #0
 80084b2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	2200      	movs	r2, #0
 80084b8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	2200      	movs	r2, #0
 80084be:	609a      	str	r2, [r3, #8]
}
 80084c0:	bf00      	nop
 80084c2:	3724      	adds	r7, #36	@ 0x24
 80084c4:	46bd      	mov	sp, r7
 80084c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ca:	4770      	bx	lr
 80084cc:	58024400 	.word	0x58024400
 80084d0:	03d09000 	.word	0x03d09000
 80084d4:	46000000 	.word	0x46000000
 80084d8:	4c742400 	.word	0x4c742400
 80084dc:	4a742400 	.word	0x4a742400
 80084e0:	4bbebc20 	.word	0x4bbebc20

080084e4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80084e4:	b580      	push	{r7, lr}
 80084e6:	b084      	sub	sp, #16
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
 80084ec:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80084ee:	2300      	movs	r3, #0
 80084f0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80084f2:	4b53      	ldr	r3, [pc, #332]	@ (8008640 <RCCEx_PLL2_Config+0x15c>)
 80084f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084f6:	f003 0303 	and.w	r3, r3, #3
 80084fa:	2b03      	cmp	r3, #3
 80084fc:	d101      	bne.n	8008502 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80084fe:	2301      	movs	r3, #1
 8008500:	e099      	b.n	8008636 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008502:	4b4f      	ldr	r3, [pc, #316]	@ (8008640 <RCCEx_PLL2_Config+0x15c>)
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	4a4e      	ldr	r2, [pc, #312]	@ (8008640 <RCCEx_PLL2_Config+0x15c>)
 8008508:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800850c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800850e:	f7f9 ff47 	bl	80023a0 <HAL_GetTick>
 8008512:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008514:	e008      	b.n	8008528 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008516:	f7f9 ff43 	bl	80023a0 <HAL_GetTick>
 800851a:	4602      	mov	r2, r0
 800851c:	68bb      	ldr	r3, [r7, #8]
 800851e:	1ad3      	subs	r3, r2, r3
 8008520:	2b02      	cmp	r3, #2
 8008522:	d901      	bls.n	8008528 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008524:	2303      	movs	r3, #3
 8008526:	e086      	b.n	8008636 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008528:	4b45      	ldr	r3, [pc, #276]	@ (8008640 <RCCEx_PLL2_Config+0x15c>)
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008530:	2b00      	cmp	r3, #0
 8008532:	d1f0      	bne.n	8008516 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008534:	4b42      	ldr	r3, [pc, #264]	@ (8008640 <RCCEx_PLL2_Config+0x15c>)
 8008536:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008538:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	031b      	lsls	r3, r3, #12
 8008542:	493f      	ldr	r1, [pc, #252]	@ (8008640 <RCCEx_PLL2_Config+0x15c>)
 8008544:	4313      	orrs	r3, r2
 8008546:	628b      	str	r3, [r1, #40]	@ 0x28
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	685b      	ldr	r3, [r3, #4]
 800854c:	3b01      	subs	r3, #1
 800854e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	689b      	ldr	r3, [r3, #8]
 8008556:	3b01      	subs	r3, #1
 8008558:	025b      	lsls	r3, r3, #9
 800855a:	b29b      	uxth	r3, r3
 800855c:	431a      	orrs	r2, r3
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	68db      	ldr	r3, [r3, #12]
 8008562:	3b01      	subs	r3, #1
 8008564:	041b      	lsls	r3, r3, #16
 8008566:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800856a:	431a      	orrs	r2, r3
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	691b      	ldr	r3, [r3, #16]
 8008570:	3b01      	subs	r3, #1
 8008572:	061b      	lsls	r3, r3, #24
 8008574:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008578:	4931      	ldr	r1, [pc, #196]	@ (8008640 <RCCEx_PLL2_Config+0x15c>)
 800857a:	4313      	orrs	r3, r2
 800857c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800857e:	4b30      	ldr	r3, [pc, #192]	@ (8008640 <RCCEx_PLL2_Config+0x15c>)
 8008580:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008582:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	695b      	ldr	r3, [r3, #20]
 800858a:	492d      	ldr	r1, [pc, #180]	@ (8008640 <RCCEx_PLL2_Config+0x15c>)
 800858c:	4313      	orrs	r3, r2
 800858e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008590:	4b2b      	ldr	r3, [pc, #172]	@ (8008640 <RCCEx_PLL2_Config+0x15c>)
 8008592:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008594:	f023 0220 	bic.w	r2, r3, #32
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	699b      	ldr	r3, [r3, #24]
 800859c:	4928      	ldr	r1, [pc, #160]	@ (8008640 <RCCEx_PLL2_Config+0x15c>)
 800859e:	4313      	orrs	r3, r2
 80085a0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80085a2:	4b27      	ldr	r3, [pc, #156]	@ (8008640 <RCCEx_PLL2_Config+0x15c>)
 80085a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085a6:	4a26      	ldr	r2, [pc, #152]	@ (8008640 <RCCEx_PLL2_Config+0x15c>)
 80085a8:	f023 0310 	bic.w	r3, r3, #16
 80085ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80085ae:	4b24      	ldr	r3, [pc, #144]	@ (8008640 <RCCEx_PLL2_Config+0x15c>)
 80085b0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80085b2:	4b24      	ldr	r3, [pc, #144]	@ (8008644 <RCCEx_PLL2_Config+0x160>)
 80085b4:	4013      	ands	r3, r2
 80085b6:	687a      	ldr	r2, [r7, #4]
 80085b8:	69d2      	ldr	r2, [r2, #28]
 80085ba:	00d2      	lsls	r2, r2, #3
 80085bc:	4920      	ldr	r1, [pc, #128]	@ (8008640 <RCCEx_PLL2_Config+0x15c>)
 80085be:	4313      	orrs	r3, r2
 80085c0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80085c2:	4b1f      	ldr	r3, [pc, #124]	@ (8008640 <RCCEx_PLL2_Config+0x15c>)
 80085c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085c6:	4a1e      	ldr	r2, [pc, #120]	@ (8008640 <RCCEx_PLL2_Config+0x15c>)
 80085c8:	f043 0310 	orr.w	r3, r3, #16
 80085cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80085ce:	683b      	ldr	r3, [r7, #0]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d106      	bne.n	80085e2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80085d4:	4b1a      	ldr	r3, [pc, #104]	@ (8008640 <RCCEx_PLL2_Config+0x15c>)
 80085d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085d8:	4a19      	ldr	r2, [pc, #100]	@ (8008640 <RCCEx_PLL2_Config+0x15c>)
 80085da:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80085de:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80085e0:	e00f      	b.n	8008602 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80085e2:	683b      	ldr	r3, [r7, #0]
 80085e4:	2b01      	cmp	r3, #1
 80085e6:	d106      	bne.n	80085f6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80085e8:	4b15      	ldr	r3, [pc, #84]	@ (8008640 <RCCEx_PLL2_Config+0x15c>)
 80085ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085ec:	4a14      	ldr	r2, [pc, #80]	@ (8008640 <RCCEx_PLL2_Config+0x15c>)
 80085ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80085f2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80085f4:	e005      	b.n	8008602 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80085f6:	4b12      	ldr	r3, [pc, #72]	@ (8008640 <RCCEx_PLL2_Config+0x15c>)
 80085f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085fa:	4a11      	ldr	r2, [pc, #68]	@ (8008640 <RCCEx_PLL2_Config+0x15c>)
 80085fc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008600:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8008602:	4b0f      	ldr	r3, [pc, #60]	@ (8008640 <RCCEx_PLL2_Config+0x15c>)
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	4a0e      	ldr	r2, [pc, #56]	@ (8008640 <RCCEx_PLL2_Config+0x15c>)
 8008608:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800860c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800860e:	f7f9 fec7 	bl	80023a0 <HAL_GetTick>
 8008612:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008614:	e008      	b.n	8008628 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008616:	f7f9 fec3 	bl	80023a0 <HAL_GetTick>
 800861a:	4602      	mov	r2, r0
 800861c:	68bb      	ldr	r3, [r7, #8]
 800861e:	1ad3      	subs	r3, r2, r3
 8008620:	2b02      	cmp	r3, #2
 8008622:	d901      	bls.n	8008628 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008624:	2303      	movs	r3, #3
 8008626:	e006      	b.n	8008636 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008628:	4b05      	ldr	r3, [pc, #20]	@ (8008640 <RCCEx_PLL2_Config+0x15c>)
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008630:	2b00      	cmp	r3, #0
 8008632:	d0f0      	beq.n	8008616 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8008634:	7bfb      	ldrb	r3, [r7, #15]
}
 8008636:	4618      	mov	r0, r3
 8008638:	3710      	adds	r7, #16
 800863a:	46bd      	mov	sp, r7
 800863c:	bd80      	pop	{r7, pc}
 800863e:	bf00      	nop
 8008640:	58024400 	.word	0x58024400
 8008644:	ffff0007 	.word	0xffff0007

08008648 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008648:	b580      	push	{r7, lr}
 800864a:	b084      	sub	sp, #16
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
 8008650:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008652:	2300      	movs	r3, #0
 8008654:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008656:	4b53      	ldr	r3, [pc, #332]	@ (80087a4 <RCCEx_PLL3_Config+0x15c>)
 8008658:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800865a:	f003 0303 	and.w	r3, r3, #3
 800865e:	2b03      	cmp	r3, #3
 8008660:	d101      	bne.n	8008666 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8008662:	2301      	movs	r3, #1
 8008664:	e099      	b.n	800879a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008666:	4b4f      	ldr	r3, [pc, #316]	@ (80087a4 <RCCEx_PLL3_Config+0x15c>)
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	4a4e      	ldr	r2, [pc, #312]	@ (80087a4 <RCCEx_PLL3_Config+0x15c>)
 800866c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008670:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008672:	f7f9 fe95 	bl	80023a0 <HAL_GetTick>
 8008676:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008678:	e008      	b.n	800868c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800867a:	f7f9 fe91 	bl	80023a0 <HAL_GetTick>
 800867e:	4602      	mov	r2, r0
 8008680:	68bb      	ldr	r3, [r7, #8]
 8008682:	1ad3      	subs	r3, r2, r3
 8008684:	2b02      	cmp	r3, #2
 8008686:	d901      	bls.n	800868c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008688:	2303      	movs	r3, #3
 800868a:	e086      	b.n	800879a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800868c:	4b45      	ldr	r3, [pc, #276]	@ (80087a4 <RCCEx_PLL3_Config+0x15c>)
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008694:	2b00      	cmp	r3, #0
 8008696:	d1f0      	bne.n	800867a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008698:	4b42      	ldr	r3, [pc, #264]	@ (80087a4 <RCCEx_PLL3_Config+0x15c>)
 800869a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800869c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	051b      	lsls	r3, r3, #20
 80086a6:	493f      	ldr	r1, [pc, #252]	@ (80087a4 <RCCEx_PLL3_Config+0x15c>)
 80086a8:	4313      	orrs	r3, r2
 80086aa:	628b      	str	r3, [r1, #40]	@ 0x28
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	685b      	ldr	r3, [r3, #4]
 80086b0:	3b01      	subs	r3, #1
 80086b2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	689b      	ldr	r3, [r3, #8]
 80086ba:	3b01      	subs	r3, #1
 80086bc:	025b      	lsls	r3, r3, #9
 80086be:	b29b      	uxth	r3, r3
 80086c0:	431a      	orrs	r2, r3
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	68db      	ldr	r3, [r3, #12]
 80086c6:	3b01      	subs	r3, #1
 80086c8:	041b      	lsls	r3, r3, #16
 80086ca:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80086ce:	431a      	orrs	r2, r3
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	691b      	ldr	r3, [r3, #16]
 80086d4:	3b01      	subs	r3, #1
 80086d6:	061b      	lsls	r3, r3, #24
 80086d8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80086dc:	4931      	ldr	r1, [pc, #196]	@ (80087a4 <RCCEx_PLL3_Config+0x15c>)
 80086de:	4313      	orrs	r3, r2
 80086e0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80086e2:	4b30      	ldr	r3, [pc, #192]	@ (80087a4 <RCCEx_PLL3_Config+0x15c>)
 80086e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086e6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	695b      	ldr	r3, [r3, #20]
 80086ee:	492d      	ldr	r1, [pc, #180]	@ (80087a4 <RCCEx_PLL3_Config+0x15c>)
 80086f0:	4313      	orrs	r3, r2
 80086f2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80086f4:	4b2b      	ldr	r3, [pc, #172]	@ (80087a4 <RCCEx_PLL3_Config+0x15c>)
 80086f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086f8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	699b      	ldr	r3, [r3, #24]
 8008700:	4928      	ldr	r1, [pc, #160]	@ (80087a4 <RCCEx_PLL3_Config+0x15c>)
 8008702:	4313      	orrs	r3, r2
 8008704:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8008706:	4b27      	ldr	r3, [pc, #156]	@ (80087a4 <RCCEx_PLL3_Config+0x15c>)
 8008708:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800870a:	4a26      	ldr	r2, [pc, #152]	@ (80087a4 <RCCEx_PLL3_Config+0x15c>)
 800870c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008710:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008712:	4b24      	ldr	r3, [pc, #144]	@ (80087a4 <RCCEx_PLL3_Config+0x15c>)
 8008714:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008716:	4b24      	ldr	r3, [pc, #144]	@ (80087a8 <RCCEx_PLL3_Config+0x160>)
 8008718:	4013      	ands	r3, r2
 800871a:	687a      	ldr	r2, [r7, #4]
 800871c:	69d2      	ldr	r2, [r2, #28]
 800871e:	00d2      	lsls	r2, r2, #3
 8008720:	4920      	ldr	r1, [pc, #128]	@ (80087a4 <RCCEx_PLL3_Config+0x15c>)
 8008722:	4313      	orrs	r3, r2
 8008724:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8008726:	4b1f      	ldr	r3, [pc, #124]	@ (80087a4 <RCCEx_PLL3_Config+0x15c>)
 8008728:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800872a:	4a1e      	ldr	r2, [pc, #120]	@ (80087a4 <RCCEx_PLL3_Config+0x15c>)
 800872c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008730:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008732:	683b      	ldr	r3, [r7, #0]
 8008734:	2b00      	cmp	r3, #0
 8008736:	d106      	bne.n	8008746 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008738:	4b1a      	ldr	r3, [pc, #104]	@ (80087a4 <RCCEx_PLL3_Config+0x15c>)
 800873a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800873c:	4a19      	ldr	r2, [pc, #100]	@ (80087a4 <RCCEx_PLL3_Config+0x15c>)
 800873e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008742:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008744:	e00f      	b.n	8008766 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008746:	683b      	ldr	r3, [r7, #0]
 8008748:	2b01      	cmp	r3, #1
 800874a:	d106      	bne.n	800875a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800874c:	4b15      	ldr	r3, [pc, #84]	@ (80087a4 <RCCEx_PLL3_Config+0x15c>)
 800874e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008750:	4a14      	ldr	r2, [pc, #80]	@ (80087a4 <RCCEx_PLL3_Config+0x15c>)
 8008752:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008756:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008758:	e005      	b.n	8008766 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800875a:	4b12      	ldr	r3, [pc, #72]	@ (80087a4 <RCCEx_PLL3_Config+0x15c>)
 800875c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800875e:	4a11      	ldr	r2, [pc, #68]	@ (80087a4 <RCCEx_PLL3_Config+0x15c>)
 8008760:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008764:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008766:	4b0f      	ldr	r3, [pc, #60]	@ (80087a4 <RCCEx_PLL3_Config+0x15c>)
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	4a0e      	ldr	r2, [pc, #56]	@ (80087a4 <RCCEx_PLL3_Config+0x15c>)
 800876c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008770:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008772:	f7f9 fe15 	bl	80023a0 <HAL_GetTick>
 8008776:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008778:	e008      	b.n	800878c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800877a:	f7f9 fe11 	bl	80023a0 <HAL_GetTick>
 800877e:	4602      	mov	r2, r0
 8008780:	68bb      	ldr	r3, [r7, #8]
 8008782:	1ad3      	subs	r3, r2, r3
 8008784:	2b02      	cmp	r3, #2
 8008786:	d901      	bls.n	800878c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008788:	2303      	movs	r3, #3
 800878a:	e006      	b.n	800879a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800878c:	4b05      	ldr	r3, [pc, #20]	@ (80087a4 <RCCEx_PLL3_Config+0x15c>)
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008794:	2b00      	cmp	r3, #0
 8008796:	d0f0      	beq.n	800877a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008798:	7bfb      	ldrb	r3, [r7, #15]
}
 800879a:	4618      	mov	r0, r3
 800879c:	3710      	adds	r7, #16
 800879e:	46bd      	mov	sp, r7
 80087a0:	bd80      	pop	{r7, pc}
 80087a2:	bf00      	nop
 80087a4:	58024400 	.word	0x58024400
 80087a8:	ffff0007 	.word	0xffff0007

080087ac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80087ac:	b580      	push	{r7, lr}
 80087ae:	b082      	sub	sp, #8
 80087b0:	af00      	add	r7, sp, #0
 80087b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d101      	bne.n	80087be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80087ba:	2301      	movs	r3, #1
 80087bc:	e042      	b.n	8008844 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d106      	bne.n	80087d6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2200      	movs	r2, #0
 80087cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80087d0:	6878      	ldr	r0, [r7, #4]
 80087d2:	f7f9 fb49 	bl	8001e68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	2224      	movs	r2, #36	@ 0x24
 80087da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	681a      	ldr	r2, [r3, #0]
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f022 0201 	bic.w	r2, r2, #1
 80087ec:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d002      	beq.n	80087fc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80087f6:	6878      	ldr	r0, [r7, #4]
 80087f8:	f001 fa60 	bl	8009cbc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80087fc:	6878      	ldr	r0, [r7, #4]
 80087fe:	f000 fcf5 	bl	80091ec <UART_SetConfig>
 8008802:	4603      	mov	r3, r0
 8008804:	2b01      	cmp	r3, #1
 8008806:	d101      	bne.n	800880c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008808:	2301      	movs	r3, #1
 800880a:	e01b      	b.n	8008844 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	685a      	ldr	r2, [r3, #4]
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800881a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	689a      	ldr	r2, [r3, #8]
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800882a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	681a      	ldr	r2, [r3, #0]
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	f042 0201 	orr.w	r2, r2, #1
 800883a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800883c:	6878      	ldr	r0, [r7, #4]
 800883e:	f001 fadf 	bl	8009e00 <UART_CheckIdleState>
 8008842:	4603      	mov	r3, r0
}
 8008844:	4618      	mov	r0, r3
 8008846:	3708      	adds	r7, #8
 8008848:	46bd      	mov	sp, r7
 800884a:	bd80      	pop	{r7, pc}

0800884c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800884c:	b580      	push	{r7, lr}
 800884e:	b08a      	sub	sp, #40	@ 0x28
 8008850:	af02      	add	r7, sp, #8
 8008852:	60f8      	str	r0, [r7, #12]
 8008854:	60b9      	str	r1, [r7, #8]
 8008856:	603b      	str	r3, [r7, #0]
 8008858:	4613      	mov	r3, r2
 800885a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008862:	2b20      	cmp	r3, #32
 8008864:	d17b      	bne.n	800895e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8008866:	68bb      	ldr	r3, [r7, #8]
 8008868:	2b00      	cmp	r3, #0
 800886a:	d002      	beq.n	8008872 <HAL_UART_Transmit+0x26>
 800886c:	88fb      	ldrh	r3, [r7, #6]
 800886e:	2b00      	cmp	r3, #0
 8008870:	d101      	bne.n	8008876 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008872:	2301      	movs	r3, #1
 8008874:	e074      	b.n	8008960 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	2200      	movs	r2, #0
 800887a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	2221      	movs	r2, #33	@ 0x21
 8008882:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008886:	f7f9 fd8b 	bl	80023a0 <HAL_GetTick>
 800888a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	88fa      	ldrh	r2, [r7, #6]
 8008890:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	88fa      	ldrh	r2, [r7, #6]
 8008898:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	689b      	ldr	r3, [r3, #8]
 80088a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80088a4:	d108      	bne.n	80088b8 <HAL_UART_Transmit+0x6c>
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	691b      	ldr	r3, [r3, #16]
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d104      	bne.n	80088b8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80088ae:	2300      	movs	r3, #0
 80088b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80088b2:	68bb      	ldr	r3, [r7, #8]
 80088b4:	61bb      	str	r3, [r7, #24]
 80088b6:	e003      	b.n	80088c0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80088b8:	68bb      	ldr	r3, [r7, #8]
 80088ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80088bc:	2300      	movs	r3, #0
 80088be:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80088c0:	e030      	b.n	8008924 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80088c2:	683b      	ldr	r3, [r7, #0]
 80088c4:	9300      	str	r3, [sp, #0]
 80088c6:	697b      	ldr	r3, [r7, #20]
 80088c8:	2200      	movs	r2, #0
 80088ca:	2180      	movs	r1, #128	@ 0x80
 80088cc:	68f8      	ldr	r0, [r7, #12]
 80088ce:	f001 fb41 	bl	8009f54 <UART_WaitOnFlagUntilTimeout>
 80088d2:	4603      	mov	r3, r0
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d005      	beq.n	80088e4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	2220      	movs	r2, #32
 80088dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80088e0:	2303      	movs	r3, #3
 80088e2:	e03d      	b.n	8008960 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80088e4:	69fb      	ldr	r3, [r7, #28]
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d10b      	bne.n	8008902 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80088ea:	69bb      	ldr	r3, [r7, #24]
 80088ec:	881b      	ldrh	r3, [r3, #0]
 80088ee:	461a      	mov	r2, r3
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80088f8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80088fa:	69bb      	ldr	r3, [r7, #24]
 80088fc:	3302      	adds	r3, #2
 80088fe:	61bb      	str	r3, [r7, #24]
 8008900:	e007      	b.n	8008912 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008902:	69fb      	ldr	r3, [r7, #28]
 8008904:	781a      	ldrb	r2, [r3, #0]
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800890c:	69fb      	ldr	r3, [r7, #28]
 800890e:	3301      	adds	r3, #1
 8008910:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008918:	b29b      	uxth	r3, r3
 800891a:	3b01      	subs	r3, #1
 800891c:	b29a      	uxth	r2, r3
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800892a:	b29b      	uxth	r3, r3
 800892c:	2b00      	cmp	r3, #0
 800892e:	d1c8      	bne.n	80088c2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008930:	683b      	ldr	r3, [r7, #0]
 8008932:	9300      	str	r3, [sp, #0]
 8008934:	697b      	ldr	r3, [r7, #20]
 8008936:	2200      	movs	r2, #0
 8008938:	2140      	movs	r1, #64	@ 0x40
 800893a:	68f8      	ldr	r0, [r7, #12]
 800893c:	f001 fb0a 	bl	8009f54 <UART_WaitOnFlagUntilTimeout>
 8008940:	4603      	mov	r3, r0
 8008942:	2b00      	cmp	r3, #0
 8008944:	d005      	beq.n	8008952 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	2220      	movs	r2, #32
 800894a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800894e:	2303      	movs	r3, #3
 8008950:	e006      	b.n	8008960 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	2220      	movs	r2, #32
 8008956:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800895a:	2300      	movs	r3, #0
 800895c:	e000      	b.n	8008960 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800895e:	2302      	movs	r3, #2
  }
}
 8008960:	4618      	mov	r0, r3
 8008962:	3720      	adds	r7, #32
 8008964:	46bd      	mov	sp, r7
 8008966:	bd80      	pop	{r7, pc}

08008968 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008968:	b580      	push	{r7, lr}
 800896a:	b08a      	sub	sp, #40	@ 0x28
 800896c:	af00      	add	r7, sp, #0
 800896e:	60f8      	str	r0, [r7, #12]
 8008970:	60b9      	str	r1, [r7, #8]
 8008972:	4613      	mov	r3, r2
 8008974:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800897c:	2b20      	cmp	r3, #32
 800897e:	d137      	bne.n	80089f0 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8008980:	68bb      	ldr	r3, [r7, #8]
 8008982:	2b00      	cmp	r3, #0
 8008984:	d002      	beq.n	800898c <HAL_UART_Receive_IT+0x24>
 8008986:	88fb      	ldrh	r3, [r7, #6]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d101      	bne.n	8008990 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800898c:	2301      	movs	r3, #1
 800898e:	e030      	b.n	80089f2 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	2200      	movs	r2, #0
 8008994:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	4a18      	ldr	r2, [pc, #96]	@ (80089fc <HAL_UART_Receive_IT+0x94>)
 800899c:	4293      	cmp	r3, r2
 800899e:	d01f      	beq.n	80089e0 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	685b      	ldr	r3, [r3, #4]
 80089a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d018      	beq.n	80089e0 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089b4:	697b      	ldr	r3, [r7, #20]
 80089b6:	e853 3f00 	ldrex	r3, [r3]
 80089ba:	613b      	str	r3, [r7, #16]
   return(result);
 80089bc:	693b      	ldr	r3, [r7, #16]
 80089be:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80089c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	461a      	mov	r2, r3
 80089ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089cc:	623b      	str	r3, [r7, #32]
 80089ce:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089d0:	69f9      	ldr	r1, [r7, #28]
 80089d2:	6a3a      	ldr	r2, [r7, #32]
 80089d4:	e841 2300 	strex	r3, r2, [r1]
 80089d8:	61bb      	str	r3, [r7, #24]
   return(result);
 80089da:	69bb      	ldr	r3, [r7, #24]
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d1e6      	bne.n	80089ae <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80089e0:	88fb      	ldrh	r3, [r7, #6]
 80089e2:	461a      	mov	r2, r3
 80089e4:	68b9      	ldr	r1, [r7, #8]
 80089e6:	68f8      	ldr	r0, [r7, #12]
 80089e8:	f001 fb22 	bl	800a030 <UART_Start_Receive_IT>
 80089ec:	4603      	mov	r3, r0
 80089ee:	e000      	b.n	80089f2 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80089f0:	2302      	movs	r3, #2
  }
}
 80089f2:	4618      	mov	r0, r3
 80089f4:	3728      	adds	r7, #40	@ 0x28
 80089f6:	46bd      	mov	sp, r7
 80089f8:	bd80      	pop	{r7, pc}
 80089fa:	bf00      	nop
 80089fc:	58000c00 	.word	0x58000c00

08008a00 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b0ba      	sub	sp, #232	@ 0xe8
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	69db      	ldr	r3, [r3, #28]
 8008a0e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	689b      	ldr	r3, [r3, #8]
 8008a22:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008a26:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008a2a:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008a2e:	4013      	ands	r3, r2
 8008a30:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008a34:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d11b      	bne.n	8008a74 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008a3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a40:	f003 0320 	and.w	r3, r3, #32
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d015      	beq.n	8008a74 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008a48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a4c:	f003 0320 	and.w	r3, r3, #32
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d105      	bne.n	8008a60 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008a54:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008a58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d009      	beq.n	8008a74 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	f000 8393 	beq.w	8009190 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008a6e:	6878      	ldr	r0, [r7, #4]
 8008a70:	4798      	blx	r3
      }
      return;
 8008a72:	e38d      	b.n	8009190 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008a74:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	f000 8123 	beq.w	8008cc4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008a7e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008a82:	4b8d      	ldr	r3, [pc, #564]	@ (8008cb8 <HAL_UART_IRQHandler+0x2b8>)
 8008a84:	4013      	ands	r3, r2
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d106      	bne.n	8008a98 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008a8a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008a8e:	4b8b      	ldr	r3, [pc, #556]	@ (8008cbc <HAL_UART_IRQHandler+0x2bc>)
 8008a90:	4013      	ands	r3, r2
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	f000 8116 	beq.w	8008cc4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008a98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a9c:	f003 0301 	and.w	r3, r3, #1
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d011      	beq.n	8008ac8 <HAL_UART_IRQHandler+0xc8>
 8008aa4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008aa8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d00b      	beq.n	8008ac8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	2201      	movs	r2, #1
 8008ab6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008abe:	f043 0201 	orr.w	r2, r3, #1
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008ac8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008acc:	f003 0302 	and.w	r3, r3, #2
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d011      	beq.n	8008af8 <HAL_UART_IRQHandler+0xf8>
 8008ad4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008ad8:	f003 0301 	and.w	r3, r3, #1
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d00b      	beq.n	8008af8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	2202      	movs	r2, #2
 8008ae6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008aee:	f043 0204 	orr.w	r2, r3, #4
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008af8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008afc:	f003 0304 	and.w	r3, r3, #4
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d011      	beq.n	8008b28 <HAL_UART_IRQHandler+0x128>
 8008b04:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b08:	f003 0301 	and.w	r3, r3, #1
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d00b      	beq.n	8008b28 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	2204      	movs	r2, #4
 8008b16:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b1e:	f043 0202 	orr.w	r2, r3, #2
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008b28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b2c:	f003 0308 	and.w	r3, r3, #8
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d017      	beq.n	8008b64 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008b34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b38:	f003 0320 	and.w	r3, r3, #32
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d105      	bne.n	8008b4c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008b40:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008b44:	4b5c      	ldr	r3, [pc, #368]	@ (8008cb8 <HAL_UART_IRQHandler+0x2b8>)
 8008b46:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d00b      	beq.n	8008b64 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	2208      	movs	r2, #8
 8008b52:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b5a:	f043 0208 	orr.w	r2, r3, #8
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008b64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d012      	beq.n	8008b96 <HAL_UART_IRQHandler+0x196>
 8008b70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b74:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d00c      	beq.n	8008b96 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008b84:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b8c:	f043 0220 	orr.w	r2, r3, #32
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	f000 82f9 	beq.w	8009194 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008ba2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ba6:	f003 0320 	and.w	r3, r3, #32
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d013      	beq.n	8008bd6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008bae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008bb2:	f003 0320 	and.w	r3, r3, #32
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d105      	bne.n	8008bc6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008bba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008bbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d007      	beq.n	8008bd6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d003      	beq.n	8008bd6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008bd2:	6878      	ldr	r0, [r7, #4]
 8008bd4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008bdc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	689b      	ldr	r3, [r3, #8]
 8008be6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bea:	2b40      	cmp	r3, #64	@ 0x40
 8008bec:	d005      	beq.n	8008bfa <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008bee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008bf2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d054      	beq.n	8008ca4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008bfa:	6878      	ldr	r0, [r7, #4]
 8008bfc:	f001 fb3a 	bl	800a274 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	689b      	ldr	r3, [r3, #8]
 8008c06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c0a:	2b40      	cmp	r3, #64	@ 0x40
 8008c0c:	d146      	bne.n	8008c9c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	3308      	adds	r3, #8
 8008c14:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c18:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008c1c:	e853 3f00 	ldrex	r3, [r3]
 8008c20:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008c24:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008c28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c2c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	3308      	adds	r3, #8
 8008c36:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008c3a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008c3e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c42:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008c46:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008c4a:	e841 2300 	strex	r3, r2, [r1]
 8008c4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008c52:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d1d9      	bne.n	8008c0e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d017      	beq.n	8008c94 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c6a:	4a15      	ldr	r2, [pc, #84]	@ (8008cc0 <HAL_UART_IRQHandler+0x2c0>)
 8008c6c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c74:	4618      	mov	r0, r3
 8008c76:	f7fb f8d5 	bl	8003e24 <HAL_DMA_Abort_IT>
 8008c7a:	4603      	mov	r3, r0
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d019      	beq.n	8008cb4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c88:	687a      	ldr	r2, [r7, #4]
 8008c8a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008c8e:	4610      	mov	r0, r2
 8008c90:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c92:	e00f      	b.n	8008cb4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008c94:	6878      	ldr	r0, [r7, #4]
 8008c96:	f000 fa93 	bl	80091c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c9a:	e00b      	b.n	8008cb4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008c9c:	6878      	ldr	r0, [r7, #4]
 8008c9e:	f000 fa8f 	bl	80091c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ca2:	e007      	b.n	8008cb4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008ca4:	6878      	ldr	r0, [r7, #4]
 8008ca6:	f000 fa8b 	bl	80091c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	2200      	movs	r2, #0
 8008cae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008cb2:	e26f      	b.n	8009194 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cb4:	bf00      	nop
    return;
 8008cb6:	e26d      	b.n	8009194 <HAL_UART_IRQHandler+0x794>
 8008cb8:	10000001 	.word	0x10000001
 8008cbc:	04000120 	.word	0x04000120
 8008cc0:	0800a341 	.word	0x0800a341

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008cc8:	2b01      	cmp	r3, #1
 8008cca:	f040 8203 	bne.w	80090d4 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008cce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cd2:	f003 0310 	and.w	r3, r3, #16
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	f000 81fc 	beq.w	80090d4 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008cdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ce0:	f003 0310 	and.w	r3, r3, #16
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	f000 81f5 	beq.w	80090d4 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	2210      	movs	r2, #16
 8008cf0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	689b      	ldr	r3, [r3, #8]
 8008cf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008cfc:	2b40      	cmp	r3, #64	@ 0x40
 8008cfe:	f040 816d 	bne.w	8008fdc <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	4aa4      	ldr	r2, [pc, #656]	@ (8008f9c <HAL_UART_IRQHandler+0x59c>)
 8008d0c:	4293      	cmp	r3, r2
 8008d0e:	d068      	beq.n	8008de2 <HAL_UART_IRQHandler+0x3e2>
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	4aa1      	ldr	r2, [pc, #644]	@ (8008fa0 <HAL_UART_IRQHandler+0x5a0>)
 8008d1a:	4293      	cmp	r3, r2
 8008d1c:	d061      	beq.n	8008de2 <HAL_UART_IRQHandler+0x3e2>
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	4a9f      	ldr	r2, [pc, #636]	@ (8008fa4 <HAL_UART_IRQHandler+0x5a4>)
 8008d28:	4293      	cmp	r3, r2
 8008d2a:	d05a      	beq.n	8008de2 <HAL_UART_IRQHandler+0x3e2>
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	4a9c      	ldr	r2, [pc, #624]	@ (8008fa8 <HAL_UART_IRQHandler+0x5a8>)
 8008d36:	4293      	cmp	r3, r2
 8008d38:	d053      	beq.n	8008de2 <HAL_UART_IRQHandler+0x3e2>
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	4a9a      	ldr	r2, [pc, #616]	@ (8008fac <HAL_UART_IRQHandler+0x5ac>)
 8008d44:	4293      	cmp	r3, r2
 8008d46:	d04c      	beq.n	8008de2 <HAL_UART_IRQHandler+0x3e2>
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	4a97      	ldr	r2, [pc, #604]	@ (8008fb0 <HAL_UART_IRQHandler+0x5b0>)
 8008d52:	4293      	cmp	r3, r2
 8008d54:	d045      	beq.n	8008de2 <HAL_UART_IRQHandler+0x3e2>
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	4a95      	ldr	r2, [pc, #596]	@ (8008fb4 <HAL_UART_IRQHandler+0x5b4>)
 8008d60:	4293      	cmp	r3, r2
 8008d62:	d03e      	beq.n	8008de2 <HAL_UART_IRQHandler+0x3e2>
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	4a92      	ldr	r2, [pc, #584]	@ (8008fb8 <HAL_UART_IRQHandler+0x5b8>)
 8008d6e:	4293      	cmp	r3, r2
 8008d70:	d037      	beq.n	8008de2 <HAL_UART_IRQHandler+0x3e2>
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	4a90      	ldr	r2, [pc, #576]	@ (8008fbc <HAL_UART_IRQHandler+0x5bc>)
 8008d7c:	4293      	cmp	r3, r2
 8008d7e:	d030      	beq.n	8008de2 <HAL_UART_IRQHandler+0x3e2>
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	4a8d      	ldr	r2, [pc, #564]	@ (8008fc0 <HAL_UART_IRQHandler+0x5c0>)
 8008d8a:	4293      	cmp	r3, r2
 8008d8c:	d029      	beq.n	8008de2 <HAL_UART_IRQHandler+0x3e2>
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	4a8b      	ldr	r2, [pc, #556]	@ (8008fc4 <HAL_UART_IRQHandler+0x5c4>)
 8008d98:	4293      	cmp	r3, r2
 8008d9a:	d022      	beq.n	8008de2 <HAL_UART_IRQHandler+0x3e2>
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	4a88      	ldr	r2, [pc, #544]	@ (8008fc8 <HAL_UART_IRQHandler+0x5c8>)
 8008da6:	4293      	cmp	r3, r2
 8008da8:	d01b      	beq.n	8008de2 <HAL_UART_IRQHandler+0x3e2>
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	4a86      	ldr	r2, [pc, #536]	@ (8008fcc <HAL_UART_IRQHandler+0x5cc>)
 8008db4:	4293      	cmp	r3, r2
 8008db6:	d014      	beq.n	8008de2 <HAL_UART_IRQHandler+0x3e2>
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	4a83      	ldr	r2, [pc, #524]	@ (8008fd0 <HAL_UART_IRQHandler+0x5d0>)
 8008dc2:	4293      	cmp	r3, r2
 8008dc4:	d00d      	beq.n	8008de2 <HAL_UART_IRQHandler+0x3e2>
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	4a81      	ldr	r2, [pc, #516]	@ (8008fd4 <HAL_UART_IRQHandler+0x5d4>)
 8008dd0:	4293      	cmp	r3, r2
 8008dd2:	d006      	beq.n	8008de2 <HAL_UART_IRQHandler+0x3e2>
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	4a7e      	ldr	r2, [pc, #504]	@ (8008fd8 <HAL_UART_IRQHandler+0x5d8>)
 8008dde:	4293      	cmp	r3, r2
 8008de0:	d106      	bne.n	8008df0 <HAL_UART_IRQHandler+0x3f0>
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	685b      	ldr	r3, [r3, #4]
 8008dec:	b29b      	uxth	r3, r3
 8008dee:	e005      	b.n	8008dfc <HAL_UART_IRQHandler+0x3fc>
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	685b      	ldr	r3, [r3, #4]
 8008dfa:	b29b      	uxth	r3, r3
 8008dfc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008e00:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	f000 80ad 	beq.w	8008f64 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008e10:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008e14:	429a      	cmp	r2, r3
 8008e16:	f080 80a5 	bcs.w	8008f64 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008e20:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e2a:	69db      	ldr	r3, [r3, #28]
 8008e2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008e30:	f000 8087 	beq.w	8008f42 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e3c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008e40:	e853 3f00 	ldrex	r3, [r3]
 8008e44:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008e48:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008e4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008e50:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	461a      	mov	r2, r3
 8008e5a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008e5e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008e62:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e66:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008e6a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008e6e:	e841 2300 	strex	r3, r2, [r1]
 8008e72:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008e76:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d1da      	bne.n	8008e34 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	3308      	adds	r3, #8
 8008e84:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e86:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008e88:	e853 3f00 	ldrex	r3, [r3]
 8008e8c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008e8e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008e90:	f023 0301 	bic.w	r3, r3, #1
 8008e94:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	3308      	adds	r3, #8
 8008e9e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008ea2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008ea6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ea8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008eaa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008eae:	e841 2300 	strex	r3, r2, [r1]
 8008eb2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008eb4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d1e1      	bne.n	8008e7e <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	3308      	adds	r3, #8
 8008ec0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ec2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008ec4:	e853 3f00 	ldrex	r3, [r3]
 8008ec8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008eca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008ecc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008ed0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	3308      	adds	r3, #8
 8008eda:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008ede:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008ee0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ee2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008ee4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008ee6:	e841 2300 	strex	r3, r2, [r1]
 8008eea:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008eec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d1e3      	bne.n	8008eba <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	2220      	movs	r2, #32
 8008ef6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	2200      	movs	r2, #0
 8008efe:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008f08:	e853 3f00 	ldrex	r3, [r3]
 8008f0c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008f0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f10:	f023 0310 	bic.w	r3, r3, #16
 8008f14:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	461a      	mov	r2, r3
 8008f1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008f22:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008f24:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f26:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008f28:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008f2a:	e841 2300 	strex	r3, r2, [r1]
 8008f2e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008f30:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d1e4      	bne.n	8008f00 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f3c:	4618      	mov	r0, r3
 8008f3e:	f7fa fc53 	bl	80037e8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	2202      	movs	r2, #2
 8008f46:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008f54:	b29b      	uxth	r3, r3
 8008f56:	1ad3      	subs	r3, r2, r3
 8008f58:	b29b      	uxth	r3, r3
 8008f5a:	4619      	mov	r1, r3
 8008f5c:	6878      	ldr	r0, [r7, #4]
 8008f5e:	f000 f939 	bl	80091d4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008f62:	e119      	b.n	8009198 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008f6a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008f6e:	429a      	cmp	r2, r3
 8008f70:	f040 8112 	bne.w	8009198 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f7a:	69db      	ldr	r3, [r3, #28]
 8008f7c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008f80:	f040 810a 	bne.w	8009198 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	2202      	movs	r2, #2
 8008f88:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008f90:	4619      	mov	r1, r3
 8008f92:	6878      	ldr	r0, [r7, #4]
 8008f94:	f000 f91e 	bl	80091d4 <HAL_UARTEx_RxEventCallback>
      return;
 8008f98:	e0fe      	b.n	8009198 <HAL_UART_IRQHandler+0x798>
 8008f9a:	bf00      	nop
 8008f9c:	40020010 	.word	0x40020010
 8008fa0:	40020028 	.word	0x40020028
 8008fa4:	40020040 	.word	0x40020040
 8008fa8:	40020058 	.word	0x40020058
 8008fac:	40020070 	.word	0x40020070
 8008fb0:	40020088 	.word	0x40020088
 8008fb4:	400200a0 	.word	0x400200a0
 8008fb8:	400200b8 	.word	0x400200b8
 8008fbc:	40020410 	.word	0x40020410
 8008fc0:	40020428 	.word	0x40020428
 8008fc4:	40020440 	.word	0x40020440
 8008fc8:	40020458 	.word	0x40020458
 8008fcc:	40020470 	.word	0x40020470
 8008fd0:	40020488 	.word	0x40020488
 8008fd4:	400204a0 	.word	0x400204a0
 8008fd8:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008fe8:	b29b      	uxth	r3, r3
 8008fea:	1ad3      	subs	r3, r2, r3
 8008fec:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008ff6:	b29b      	uxth	r3, r3
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	f000 80cf 	beq.w	800919c <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8008ffe:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009002:	2b00      	cmp	r3, #0
 8009004:	f000 80ca 	beq.w	800919c <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800900e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009010:	e853 3f00 	ldrex	r3, [r3]
 8009014:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009016:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009018:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800901c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	461a      	mov	r2, r3
 8009026:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800902a:	647b      	str	r3, [r7, #68]	@ 0x44
 800902c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800902e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009030:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009032:	e841 2300 	strex	r3, r2, [r1]
 8009036:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009038:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800903a:	2b00      	cmp	r3, #0
 800903c:	d1e4      	bne.n	8009008 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	3308      	adds	r3, #8
 8009044:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009048:	e853 3f00 	ldrex	r3, [r3]
 800904c:	623b      	str	r3, [r7, #32]
   return(result);
 800904e:	6a3a      	ldr	r2, [r7, #32]
 8009050:	4b55      	ldr	r3, [pc, #340]	@ (80091a8 <HAL_UART_IRQHandler+0x7a8>)
 8009052:	4013      	ands	r3, r2
 8009054:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	3308      	adds	r3, #8
 800905e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009062:	633a      	str	r2, [r7, #48]	@ 0x30
 8009064:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009066:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009068:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800906a:	e841 2300 	strex	r3, r2, [r1]
 800906e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009070:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009072:	2b00      	cmp	r3, #0
 8009074:	d1e3      	bne.n	800903e <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	2220      	movs	r2, #32
 800907a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	2200      	movs	r2, #0
 8009082:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	2200      	movs	r2, #0
 8009088:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009090:	693b      	ldr	r3, [r7, #16]
 8009092:	e853 3f00 	ldrex	r3, [r3]
 8009096:	60fb      	str	r3, [r7, #12]
   return(result);
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	f023 0310 	bic.w	r3, r3, #16
 800909e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	461a      	mov	r2, r3
 80090a8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80090ac:	61fb      	str	r3, [r7, #28]
 80090ae:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090b0:	69b9      	ldr	r1, [r7, #24]
 80090b2:	69fa      	ldr	r2, [r7, #28]
 80090b4:	e841 2300 	strex	r3, r2, [r1]
 80090b8:	617b      	str	r3, [r7, #20]
   return(result);
 80090ba:	697b      	ldr	r3, [r7, #20]
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d1e4      	bne.n	800908a <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	2202      	movs	r2, #2
 80090c4:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80090c6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80090ca:	4619      	mov	r1, r3
 80090cc:	6878      	ldr	r0, [r7, #4]
 80090ce:	f000 f881 	bl	80091d4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80090d2:	e063      	b.n	800919c <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80090d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80090d8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d00e      	beq.n	80090fe <HAL_UART_IRQHandler+0x6fe>
 80090e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80090e4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d008      	beq.n	80090fe <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80090f4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80090f6:	6878      	ldr	r0, [r7, #4]
 80090f8:	f001 fe80 	bl	800adfc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80090fc:	e051      	b.n	80091a2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80090fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009102:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009106:	2b00      	cmp	r3, #0
 8009108:	d014      	beq.n	8009134 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800910a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800910e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009112:	2b00      	cmp	r3, #0
 8009114:	d105      	bne.n	8009122 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009116:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800911a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800911e:	2b00      	cmp	r3, #0
 8009120:	d008      	beq.n	8009134 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009126:	2b00      	cmp	r3, #0
 8009128:	d03a      	beq.n	80091a0 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800912e:	6878      	ldr	r0, [r7, #4]
 8009130:	4798      	blx	r3
    }
    return;
 8009132:	e035      	b.n	80091a0 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009134:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009138:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800913c:	2b00      	cmp	r3, #0
 800913e:	d009      	beq.n	8009154 <HAL_UART_IRQHandler+0x754>
 8009140:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009144:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009148:	2b00      	cmp	r3, #0
 800914a:	d003      	beq.n	8009154 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800914c:	6878      	ldr	r0, [r7, #4]
 800914e:	f001 f909 	bl	800a364 <UART_EndTransmit_IT>
    return;
 8009152:	e026      	b.n	80091a2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009154:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009158:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800915c:	2b00      	cmp	r3, #0
 800915e:	d009      	beq.n	8009174 <HAL_UART_IRQHandler+0x774>
 8009160:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009164:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009168:	2b00      	cmp	r3, #0
 800916a:	d003      	beq.n	8009174 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800916c:	6878      	ldr	r0, [r7, #4]
 800916e:	f001 fe59 	bl	800ae24 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009172:	e016      	b.n	80091a2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009174:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009178:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800917c:	2b00      	cmp	r3, #0
 800917e:	d010      	beq.n	80091a2 <HAL_UART_IRQHandler+0x7a2>
 8009180:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009184:	2b00      	cmp	r3, #0
 8009186:	da0c      	bge.n	80091a2 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009188:	6878      	ldr	r0, [r7, #4]
 800918a:	f001 fe41 	bl	800ae10 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800918e:	e008      	b.n	80091a2 <HAL_UART_IRQHandler+0x7a2>
      return;
 8009190:	bf00      	nop
 8009192:	e006      	b.n	80091a2 <HAL_UART_IRQHandler+0x7a2>
    return;
 8009194:	bf00      	nop
 8009196:	e004      	b.n	80091a2 <HAL_UART_IRQHandler+0x7a2>
      return;
 8009198:	bf00      	nop
 800919a:	e002      	b.n	80091a2 <HAL_UART_IRQHandler+0x7a2>
      return;
 800919c:	bf00      	nop
 800919e:	e000      	b.n	80091a2 <HAL_UART_IRQHandler+0x7a2>
    return;
 80091a0:	bf00      	nop
  }
}
 80091a2:	37e8      	adds	r7, #232	@ 0xe8
 80091a4:	46bd      	mov	sp, r7
 80091a6:	bd80      	pop	{r7, pc}
 80091a8:	effffffe 	.word	0xeffffffe

080091ac <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80091ac:	b480      	push	{r7}
 80091ae:	b083      	sub	sp, #12
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80091b4:	bf00      	nop
 80091b6:	370c      	adds	r7, #12
 80091b8:	46bd      	mov	sp, r7
 80091ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091be:	4770      	bx	lr

080091c0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80091c0:	b480      	push	{r7}
 80091c2:	b083      	sub	sp, #12
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80091c8:	bf00      	nop
 80091ca:	370c      	adds	r7, #12
 80091cc:	46bd      	mov	sp, r7
 80091ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091d2:	4770      	bx	lr

080091d4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80091d4:	b480      	push	{r7}
 80091d6:	b083      	sub	sp, #12
 80091d8:	af00      	add	r7, sp, #0
 80091da:	6078      	str	r0, [r7, #4]
 80091dc:	460b      	mov	r3, r1
 80091de:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80091e0:	bf00      	nop
 80091e2:	370c      	adds	r7, #12
 80091e4:	46bd      	mov	sp, r7
 80091e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ea:	4770      	bx	lr

080091ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80091ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80091f0:	b092      	sub	sp, #72	@ 0x48
 80091f2:	af00      	add	r7, sp, #0
 80091f4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80091f6:	2300      	movs	r3, #0
 80091f8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80091fc:	697b      	ldr	r3, [r7, #20]
 80091fe:	689a      	ldr	r2, [r3, #8]
 8009200:	697b      	ldr	r3, [r7, #20]
 8009202:	691b      	ldr	r3, [r3, #16]
 8009204:	431a      	orrs	r2, r3
 8009206:	697b      	ldr	r3, [r7, #20]
 8009208:	695b      	ldr	r3, [r3, #20]
 800920a:	431a      	orrs	r2, r3
 800920c:	697b      	ldr	r3, [r7, #20]
 800920e:	69db      	ldr	r3, [r3, #28]
 8009210:	4313      	orrs	r3, r2
 8009212:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009214:	697b      	ldr	r3, [r7, #20]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	681a      	ldr	r2, [r3, #0]
 800921a:	4bbe      	ldr	r3, [pc, #760]	@ (8009514 <UART_SetConfig+0x328>)
 800921c:	4013      	ands	r3, r2
 800921e:	697a      	ldr	r2, [r7, #20]
 8009220:	6812      	ldr	r2, [r2, #0]
 8009222:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009224:	430b      	orrs	r3, r1
 8009226:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009228:	697b      	ldr	r3, [r7, #20]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	685b      	ldr	r3, [r3, #4]
 800922e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009232:	697b      	ldr	r3, [r7, #20]
 8009234:	68da      	ldr	r2, [r3, #12]
 8009236:	697b      	ldr	r3, [r7, #20]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	430a      	orrs	r2, r1
 800923c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800923e:	697b      	ldr	r3, [r7, #20]
 8009240:	699b      	ldr	r3, [r3, #24]
 8009242:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009244:	697b      	ldr	r3, [r7, #20]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	4ab3      	ldr	r2, [pc, #716]	@ (8009518 <UART_SetConfig+0x32c>)
 800924a:	4293      	cmp	r3, r2
 800924c:	d004      	beq.n	8009258 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800924e:	697b      	ldr	r3, [r7, #20]
 8009250:	6a1b      	ldr	r3, [r3, #32]
 8009252:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009254:	4313      	orrs	r3, r2
 8009256:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009258:	697b      	ldr	r3, [r7, #20]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	689a      	ldr	r2, [r3, #8]
 800925e:	4baf      	ldr	r3, [pc, #700]	@ (800951c <UART_SetConfig+0x330>)
 8009260:	4013      	ands	r3, r2
 8009262:	697a      	ldr	r2, [r7, #20]
 8009264:	6812      	ldr	r2, [r2, #0]
 8009266:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009268:	430b      	orrs	r3, r1
 800926a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800926c:	697b      	ldr	r3, [r7, #20]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009272:	f023 010f 	bic.w	r1, r3, #15
 8009276:	697b      	ldr	r3, [r7, #20]
 8009278:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800927a:	697b      	ldr	r3, [r7, #20]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	430a      	orrs	r2, r1
 8009280:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009282:	697b      	ldr	r3, [r7, #20]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	4aa6      	ldr	r2, [pc, #664]	@ (8009520 <UART_SetConfig+0x334>)
 8009288:	4293      	cmp	r3, r2
 800928a:	d177      	bne.n	800937c <UART_SetConfig+0x190>
 800928c:	4ba5      	ldr	r3, [pc, #660]	@ (8009524 <UART_SetConfig+0x338>)
 800928e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009290:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009294:	2b28      	cmp	r3, #40	@ 0x28
 8009296:	d86d      	bhi.n	8009374 <UART_SetConfig+0x188>
 8009298:	a201      	add	r2, pc, #4	@ (adr r2, 80092a0 <UART_SetConfig+0xb4>)
 800929a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800929e:	bf00      	nop
 80092a0:	08009345 	.word	0x08009345
 80092a4:	08009375 	.word	0x08009375
 80092a8:	08009375 	.word	0x08009375
 80092ac:	08009375 	.word	0x08009375
 80092b0:	08009375 	.word	0x08009375
 80092b4:	08009375 	.word	0x08009375
 80092b8:	08009375 	.word	0x08009375
 80092bc:	08009375 	.word	0x08009375
 80092c0:	0800934d 	.word	0x0800934d
 80092c4:	08009375 	.word	0x08009375
 80092c8:	08009375 	.word	0x08009375
 80092cc:	08009375 	.word	0x08009375
 80092d0:	08009375 	.word	0x08009375
 80092d4:	08009375 	.word	0x08009375
 80092d8:	08009375 	.word	0x08009375
 80092dc:	08009375 	.word	0x08009375
 80092e0:	08009355 	.word	0x08009355
 80092e4:	08009375 	.word	0x08009375
 80092e8:	08009375 	.word	0x08009375
 80092ec:	08009375 	.word	0x08009375
 80092f0:	08009375 	.word	0x08009375
 80092f4:	08009375 	.word	0x08009375
 80092f8:	08009375 	.word	0x08009375
 80092fc:	08009375 	.word	0x08009375
 8009300:	0800935d 	.word	0x0800935d
 8009304:	08009375 	.word	0x08009375
 8009308:	08009375 	.word	0x08009375
 800930c:	08009375 	.word	0x08009375
 8009310:	08009375 	.word	0x08009375
 8009314:	08009375 	.word	0x08009375
 8009318:	08009375 	.word	0x08009375
 800931c:	08009375 	.word	0x08009375
 8009320:	08009365 	.word	0x08009365
 8009324:	08009375 	.word	0x08009375
 8009328:	08009375 	.word	0x08009375
 800932c:	08009375 	.word	0x08009375
 8009330:	08009375 	.word	0x08009375
 8009334:	08009375 	.word	0x08009375
 8009338:	08009375 	.word	0x08009375
 800933c:	08009375 	.word	0x08009375
 8009340:	0800936d 	.word	0x0800936d
 8009344:	2301      	movs	r3, #1
 8009346:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800934a:	e222      	b.n	8009792 <UART_SetConfig+0x5a6>
 800934c:	2304      	movs	r3, #4
 800934e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009352:	e21e      	b.n	8009792 <UART_SetConfig+0x5a6>
 8009354:	2308      	movs	r3, #8
 8009356:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800935a:	e21a      	b.n	8009792 <UART_SetConfig+0x5a6>
 800935c:	2310      	movs	r3, #16
 800935e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009362:	e216      	b.n	8009792 <UART_SetConfig+0x5a6>
 8009364:	2320      	movs	r3, #32
 8009366:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800936a:	e212      	b.n	8009792 <UART_SetConfig+0x5a6>
 800936c:	2340      	movs	r3, #64	@ 0x40
 800936e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009372:	e20e      	b.n	8009792 <UART_SetConfig+0x5a6>
 8009374:	2380      	movs	r3, #128	@ 0x80
 8009376:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800937a:	e20a      	b.n	8009792 <UART_SetConfig+0x5a6>
 800937c:	697b      	ldr	r3, [r7, #20]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	4a69      	ldr	r2, [pc, #420]	@ (8009528 <UART_SetConfig+0x33c>)
 8009382:	4293      	cmp	r3, r2
 8009384:	d130      	bne.n	80093e8 <UART_SetConfig+0x1fc>
 8009386:	4b67      	ldr	r3, [pc, #412]	@ (8009524 <UART_SetConfig+0x338>)
 8009388:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800938a:	f003 0307 	and.w	r3, r3, #7
 800938e:	2b05      	cmp	r3, #5
 8009390:	d826      	bhi.n	80093e0 <UART_SetConfig+0x1f4>
 8009392:	a201      	add	r2, pc, #4	@ (adr r2, 8009398 <UART_SetConfig+0x1ac>)
 8009394:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009398:	080093b1 	.word	0x080093b1
 800939c:	080093b9 	.word	0x080093b9
 80093a0:	080093c1 	.word	0x080093c1
 80093a4:	080093c9 	.word	0x080093c9
 80093a8:	080093d1 	.word	0x080093d1
 80093ac:	080093d9 	.word	0x080093d9
 80093b0:	2300      	movs	r3, #0
 80093b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093b6:	e1ec      	b.n	8009792 <UART_SetConfig+0x5a6>
 80093b8:	2304      	movs	r3, #4
 80093ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093be:	e1e8      	b.n	8009792 <UART_SetConfig+0x5a6>
 80093c0:	2308      	movs	r3, #8
 80093c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093c6:	e1e4      	b.n	8009792 <UART_SetConfig+0x5a6>
 80093c8:	2310      	movs	r3, #16
 80093ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093ce:	e1e0      	b.n	8009792 <UART_SetConfig+0x5a6>
 80093d0:	2320      	movs	r3, #32
 80093d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093d6:	e1dc      	b.n	8009792 <UART_SetConfig+0x5a6>
 80093d8:	2340      	movs	r3, #64	@ 0x40
 80093da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093de:	e1d8      	b.n	8009792 <UART_SetConfig+0x5a6>
 80093e0:	2380      	movs	r3, #128	@ 0x80
 80093e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093e6:	e1d4      	b.n	8009792 <UART_SetConfig+0x5a6>
 80093e8:	697b      	ldr	r3, [r7, #20]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	4a4f      	ldr	r2, [pc, #316]	@ (800952c <UART_SetConfig+0x340>)
 80093ee:	4293      	cmp	r3, r2
 80093f0:	d130      	bne.n	8009454 <UART_SetConfig+0x268>
 80093f2:	4b4c      	ldr	r3, [pc, #304]	@ (8009524 <UART_SetConfig+0x338>)
 80093f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093f6:	f003 0307 	and.w	r3, r3, #7
 80093fa:	2b05      	cmp	r3, #5
 80093fc:	d826      	bhi.n	800944c <UART_SetConfig+0x260>
 80093fe:	a201      	add	r2, pc, #4	@ (adr r2, 8009404 <UART_SetConfig+0x218>)
 8009400:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009404:	0800941d 	.word	0x0800941d
 8009408:	08009425 	.word	0x08009425
 800940c:	0800942d 	.word	0x0800942d
 8009410:	08009435 	.word	0x08009435
 8009414:	0800943d 	.word	0x0800943d
 8009418:	08009445 	.word	0x08009445
 800941c:	2300      	movs	r3, #0
 800941e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009422:	e1b6      	b.n	8009792 <UART_SetConfig+0x5a6>
 8009424:	2304      	movs	r3, #4
 8009426:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800942a:	e1b2      	b.n	8009792 <UART_SetConfig+0x5a6>
 800942c:	2308      	movs	r3, #8
 800942e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009432:	e1ae      	b.n	8009792 <UART_SetConfig+0x5a6>
 8009434:	2310      	movs	r3, #16
 8009436:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800943a:	e1aa      	b.n	8009792 <UART_SetConfig+0x5a6>
 800943c:	2320      	movs	r3, #32
 800943e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009442:	e1a6      	b.n	8009792 <UART_SetConfig+0x5a6>
 8009444:	2340      	movs	r3, #64	@ 0x40
 8009446:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800944a:	e1a2      	b.n	8009792 <UART_SetConfig+0x5a6>
 800944c:	2380      	movs	r3, #128	@ 0x80
 800944e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009452:	e19e      	b.n	8009792 <UART_SetConfig+0x5a6>
 8009454:	697b      	ldr	r3, [r7, #20]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	4a35      	ldr	r2, [pc, #212]	@ (8009530 <UART_SetConfig+0x344>)
 800945a:	4293      	cmp	r3, r2
 800945c:	d130      	bne.n	80094c0 <UART_SetConfig+0x2d4>
 800945e:	4b31      	ldr	r3, [pc, #196]	@ (8009524 <UART_SetConfig+0x338>)
 8009460:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009462:	f003 0307 	and.w	r3, r3, #7
 8009466:	2b05      	cmp	r3, #5
 8009468:	d826      	bhi.n	80094b8 <UART_SetConfig+0x2cc>
 800946a:	a201      	add	r2, pc, #4	@ (adr r2, 8009470 <UART_SetConfig+0x284>)
 800946c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009470:	08009489 	.word	0x08009489
 8009474:	08009491 	.word	0x08009491
 8009478:	08009499 	.word	0x08009499
 800947c:	080094a1 	.word	0x080094a1
 8009480:	080094a9 	.word	0x080094a9
 8009484:	080094b1 	.word	0x080094b1
 8009488:	2300      	movs	r3, #0
 800948a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800948e:	e180      	b.n	8009792 <UART_SetConfig+0x5a6>
 8009490:	2304      	movs	r3, #4
 8009492:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009496:	e17c      	b.n	8009792 <UART_SetConfig+0x5a6>
 8009498:	2308      	movs	r3, #8
 800949a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800949e:	e178      	b.n	8009792 <UART_SetConfig+0x5a6>
 80094a0:	2310      	movs	r3, #16
 80094a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094a6:	e174      	b.n	8009792 <UART_SetConfig+0x5a6>
 80094a8:	2320      	movs	r3, #32
 80094aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094ae:	e170      	b.n	8009792 <UART_SetConfig+0x5a6>
 80094b0:	2340      	movs	r3, #64	@ 0x40
 80094b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094b6:	e16c      	b.n	8009792 <UART_SetConfig+0x5a6>
 80094b8:	2380      	movs	r3, #128	@ 0x80
 80094ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094be:	e168      	b.n	8009792 <UART_SetConfig+0x5a6>
 80094c0:	697b      	ldr	r3, [r7, #20]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	4a1b      	ldr	r2, [pc, #108]	@ (8009534 <UART_SetConfig+0x348>)
 80094c6:	4293      	cmp	r3, r2
 80094c8:	d142      	bne.n	8009550 <UART_SetConfig+0x364>
 80094ca:	4b16      	ldr	r3, [pc, #88]	@ (8009524 <UART_SetConfig+0x338>)
 80094cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80094ce:	f003 0307 	and.w	r3, r3, #7
 80094d2:	2b05      	cmp	r3, #5
 80094d4:	d838      	bhi.n	8009548 <UART_SetConfig+0x35c>
 80094d6:	a201      	add	r2, pc, #4	@ (adr r2, 80094dc <UART_SetConfig+0x2f0>)
 80094d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094dc:	080094f5 	.word	0x080094f5
 80094e0:	080094fd 	.word	0x080094fd
 80094e4:	08009505 	.word	0x08009505
 80094e8:	0800950d 	.word	0x0800950d
 80094ec:	08009539 	.word	0x08009539
 80094f0:	08009541 	.word	0x08009541
 80094f4:	2300      	movs	r3, #0
 80094f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094fa:	e14a      	b.n	8009792 <UART_SetConfig+0x5a6>
 80094fc:	2304      	movs	r3, #4
 80094fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009502:	e146      	b.n	8009792 <UART_SetConfig+0x5a6>
 8009504:	2308      	movs	r3, #8
 8009506:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800950a:	e142      	b.n	8009792 <UART_SetConfig+0x5a6>
 800950c:	2310      	movs	r3, #16
 800950e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009512:	e13e      	b.n	8009792 <UART_SetConfig+0x5a6>
 8009514:	cfff69f3 	.word	0xcfff69f3
 8009518:	58000c00 	.word	0x58000c00
 800951c:	11fff4ff 	.word	0x11fff4ff
 8009520:	40011000 	.word	0x40011000
 8009524:	58024400 	.word	0x58024400
 8009528:	40004400 	.word	0x40004400
 800952c:	40004800 	.word	0x40004800
 8009530:	40004c00 	.word	0x40004c00
 8009534:	40005000 	.word	0x40005000
 8009538:	2320      	movs	r3, #32
 800953a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800953e:	e128      	b.n	8009792 <UART_SetConfig+0x5a6>
 8009540:	2340      	movs	r3, #64	@ 0x40
 8009542:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009546:	e124      	b.n	8009792 <UART_SetConfig+0x5a6>
 8009548:	2380      	movs	r3, #128	@ 0x80
 800954a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800954e:	e120      	b.n	8009792 <UART_SetConfig+0x5a6>
 8009550:	697b      	ldr	r3, [r7, #20]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	4acb      	ldr	r2, [pc, #812]	@ (8009884 <UART_SetConfig+0x698>)
 8009556:	4293      	cmp	r3, r2
 8009558:	d176      	bne.n	8009648 <UART_SetConfig+0x45c>
 800955a:	4bcb      	ldr	r3, [pc, #812]	@ (8009888 <UART_SetConfig+0x69c>)
 800955c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800955e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009562:	2b28      	cmp	r3, #40	@ 0x28
 8009564:	d86c      	bhi.n	8009640 <UART_SetConfig+0x454>
 8009566:	a201      	add	r2, pc, #4	@ (adr r2, 800956c <UART_SetConfig+0x380>)
 8009568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800956c:	08009611 	.word	0x08009611
 8009570:	08009641 	.word	0x08009641
 8009574:	08009641 	.word	0x08009641
 8009578:	08009641 	.word	0x08009641
 800957c:	08009641 	.word	0x08009641
 8009580:	08009641 	.word	0x08009641
 8009584:	08009641 	.word	0x08009641
 8009588:	08009641 	.word	0x08009641
 800958c:	08009619 	.word	0x08009619
 8009590:	08009641 	.word	0x08009641
 8009594:	08009641 	.word	0x08009641
 8009598:	08009641 	.word	0x08009641
 800959c:	08009641 	.word	0x08009641
 80095a0:	08009641 	.word	0x08009641
 80095a4:	08009641 	.word	0x08009641
 80095a8:	08009641 	.word	0x08009641
 80095ac:	08009621 	.word	0x08009621
 80095b0:	08009641 	.word	0x08009641
 80095b4:	08009641 	.word	0x08009641
 80095b8:	08009641 	.word	0x08009641
 80095bc:	08009641 	.word	0x08009641
 80095c0:	08009641 	.word	0x08009641
 80095c4:	08009641 	.word	0x08009641
 80095c8:	08009641 	.word	0x08009641
 80095cc:	08009629 	.word	0x08009629
 80095d0:	08009641 	.word	0x08009641
 80095d4:	08009641 	.word	0x08009641
 80095d8:	08009641 	.word	0x08009641
 80095dc:	08009641 	.word	0x08009641
 80095e0:	08009641 	.word	0x08009641
 80095e4:	08009641 	.word	0x08009641
 80095e8:	08009641 	.word	0x08009641
 80095ec:	08009631 	.word	0x08009631
 80095f0:	08009641 	.word	0x08009641
 80095f4:	08009641 	.word	0x08009641
 80095f8:	08009641 	.word	0x08009641
 80095fc:	08009641 	.word	0x08009641
 8009600:	08009641 	.word	0x08009641
 8009604:	08009641 	.word	0x08009641
 8009608:	08009641 	.word	0x08009641
 800960c:	08009639 	.word	0x08009639
 8009610:	2301      	movs	r3, #1
 8009612:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009616:	e0bc      	b.n	8009792 <UART_SetConfig+0x5a6>
 8009618:	2304      	movs	r3, #4
 800961a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800961e:	e0b8      	b.n	8009792 <UART_SetConfig+0x5a6>
 8009620:	2308      	movs	r3, #8
 8009622:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009626:	e0b4      	b.n	8009792 <UART_SetConfig+0x5a6>
 8009628:	2310      	movs	r3, #16
 800962a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800962e:	e0b0      	b.n	8009792 <UART_SetConfig+0x5a6>
 8009630:	2320      	movs	r3, #32
 8009632:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009636:	e0ac      	b.n	8009792 <UART_SetConfig+0x5a6>
 8009638:	2340      	movs	r3, #64	@ 0x40
 800963a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800963e:	e0a8      	b.n	8009792 <UART_SetConfig+0x5a6>
 8009640:	2380      	movs	r3, #128	@ 0x80
 8009642:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009646:	e0a4      	b.n	8009792 <UART_SetConfig+0x5a6>
 8009648:	697b      	ldr	r3, [r7, #20]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	4a8f      	ldr	r2, [pc, #572]	@ (800988c <UART_SetConfig+0x6a0>)
 800964e:	4293      	cmp	r3, r2
 8009650:	d130      	bne.n	80096b4 <UART_SetConfig+0x4c8>
 8009652:	4b8d      	ldr	r3, [pc, #564]	@ (8009888 <UART_SetConfig+0x69c>)
 8009654:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009656:	f003 0307 	and.w	r3, r3, #7
 800965a:	2b05      	cmp	r3, #5
 800965c:	d826      	bhi.n	80096ac <UART_SetConfig+0x4c0>
 800965e:	a201      	add	r2, pc, #4	@ (adr r2, 8009664 <UART_SetConfig+0x478>)
 8009660:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009664:	0800967d 	.word	0x0800967d
 8009668:	08009685 	.word	0x08009685
 800966c:	0800968d 	.word	0x0800968d
 8009670:	08009695 	.word	0x08009695
 8009674:	0800969d 	.word	0x0800969d
 8009678:	080096a5 	.word	0x080096a5
 800967c:	2300      	movs	r3, #0
 800967e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009682:	e086      	b.n	8009792 <UART_SetConfig+0x5a6>
 8009684:	2304      	movs	r3, #4
 8009686:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800968a:	e082      	b.n	8009792 <UART_SetConfig+0x5a6>
 800968c:	2308      	movs	r3, #8
 800968e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009692:	e07e      	b.n	8009792 <UART_SetConfig+0x5a6>
 8009694:	2310      	movs	r3, #16
 8009696:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800969a:	e07a      	b.n	8009792 <UART_SetConfig+0x5a6>
 800969c:	2320      	movs	r3, #32
 800969e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096a2:	e076      	b.n	8009792 <UART_SetConfig+0x5a6>
 80096a4:	2340      	movs	r3, #64	@ 0x40
 80096a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096aa:	e072      	b.n	8009792 <UART_SetConfig+0x5a6>
 80096ac:	2380      	movs	r3, #128	@ 0x80
 80096ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096b2:	e06e      	b.n	8009792 <UART_SetConfig+0x5a6>
 80096b4:	697b      	ldr	r3, [r7, #20]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	4a75      	ldr	r2, [pc, #468]	@ (8009890 <UART_SetConfig+0x6a4>)
 80096ba:	4293      	cmp	r3, r2
 80096bc:	d130      	bne.n	8009720 <UART_SetConfig+0x534>
 80096be:	4b72      	ldr	r3, [pc, #456]	@ (8009888 <UART_SetConfig+0x69c>)
 80096c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80096c2:	f003 0307 	and.w	r3, r3, #7
 80096c6:	2b05      	cmp	r3, #5
 80096c8:	d826      	bhi.n	8009718 <UART_SetConfig+0x52c>
 80096ca:	a201      	add	r2, pc, #4	@ (adr r2, 80096d0 <UART_SetConfig+0x4e4>)
 80096cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096d0:	080096e9 	.word	0x080096e9
 80096d4:	080096f1 	.word	0x080096f1
 80096d8:	080096f9 	.word	0x080096f9
 80096dc:	08009701 	.word	0x08009701
 80096e0:	08009709 	.word	0x08009709
 80096e4:	08009711 	.word	0x08009711
 80096e8:	2300      	movs	r3, #0
 80096ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096ee:	e050      	b.n	8009792 <UART_SetConfig+0x5a6>
 80096f0:	2304      	movs	r3, #4
 80096f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096f6:	e04c      	b.n	8009792 <UART_SetConfig+0x5a6>
 80096f8:	2308      	movs	r3, #8
 80096fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096fe:	e048      	b.n	8009792 <UART_SetConfig+0x5a6>
 8009700:	2310      	movs	r3, #16
 8009702:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009706:	e044      	b.n	8009792 <UART_SetConfig+0x5a6>
 8009708:	2320      	movs	r3, #32
 800970a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800970e:	e040      	b.n	8009792 <UART_SetConfig+0x5a6>
 8009710:	2340      	movs	r3, #64	@ 0x40
 8009712:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009716:	e03c      	b.n	8009792 <UART_SetConfig+0x5a6>
 8009718:	2380      	movs	r3, #128	@ 0x80
 800971a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800971e:	e038      	b.n	8009792 <UART_SetConfig+0x5a6>
 8009720:	697b      	ldr	r3, [r7, #20]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	4a5b      	ldr	r2, [pc, #364]	@ (8009894 <UART_SetConfig+0x6a8>)
 8009726:	4293      	cmp	r3, r2
 8009728:	d130      	bne.n	800978c <UART_SetConfig+0x5a0>
 800972a:	4b57      	ldr	r3, [pc, #348]	@ (8009888 <UART_SetConfig+0x69c>)
 800972c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800972e:	f003 0307 	and.w	r3, r3, #7
 8009732:	2b05      	cmp	r3, #5
 8009734:	d826      	bhi.n	8009784 <UART_SetConfig+0x598>
 8009736:	a201      	add	r2, pc, #4	@ (adr r2, 800973c <UART_SetConfig+0x550>)
 8009738:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800973c:	08009755 	.word	0x08009755
 8009740:	0800975d 	.word	0x0800975d
 8009744:	08009765 	.word	0x08009765
 8009748:	0800976d 	.word	0x0800976d
 800974c:	08009775 	.word	0x08009775
 8009750:	0800977d 	.word	0x0800977d
 8009754:	2302      	movs	r3, #2
 8009756:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800975a:	e01a      	b.n	8009792 <UART_SetConfig+0x5a6>
 800975c:	2304      	movs	r3, #4
 800975e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009762:	e016      	b.n	8009792 <UART_SetConfig+0x5a6>
 8009764:	2308      	movs	r3, #8
 8009766:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800976a:	e012      	b.n	8009792 <UART_SetConfig+0x5a6>
 800976c:	2310      	movs	r3, #16
 800976e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009772:	e00e      	b.n	8009792 <UART_SetConfig+0x5a6>
 8009774:	2320      	movs	r3, #32
 8009776:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800977a:	e00a      	b.n	8009792 <UART_SetConfig+0x5a6>
 800977c:	2340      	movs	r3, #64	@ 0x40
 800977e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009782:	e006      	b.n	8009792 <UART_SetConfig+0x5a6>
 8009784:	2380      	movs	r3, #128	@ 0x80
 8009786:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800978a:	e002      	b.n	8009792 <UART_SetConfig+0x5a6>
 800978c:	2380      	movs	r3, #128	@ 0x80
 800978e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009792:	697b      	ldr	r3, [r7, #20]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	4a3f      	ldr	r2, [pc, #252]	@ (8009894 <UART_SetConfig+0x6a8>)
 8009798:	4293      	cmp	r3, r2
 800979a:	f040 80f8 	bne.w	800998e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800979e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80097a2:	2b20      	cmp	r3, #32
 80097a4:	dc46      	bgt.n	8009834 <UART_SetConfig+0x648>
 80097a6:	2b02      	cmp	r3, #2
 80097a8:	f2c0 8082 	blt.w	80098b0 <UART_SetConfig+0x6c4>
 80097ac:	3b02      	subs	r3, #2
 80097ae:	2b1e      	cmp	r3, #30
 80097b0:	d87e      	bhi.n	80098b0 <UART_SetConfig+0x6c4>
 80097b2:	a201      	add	r2, pc, #4	@ (adr r2, 80097b8 <UART_SetConfig+0x5cc>)
 80097b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097b8:	0800983b 	.word	0x0800983b
 80097bc:	080098b1 	.word	0x080098b1
 80097c0:	08009843 	.word	0x08009843
 80097c4:	080098b1 	.word	0x080098b1
 80097c8:	080098b1 	.word	0x080098b1
 80097cc:	080098b1 	.word	0x080098b1
 80097d0:	08009853 	.word	0x08009853
 80097d4:	080098b1 	.word	0x080098b1
 80097d8:	080098b1 	.word	0x080098b1
 80097dc:	080098b1 	.word	0x080098b1
 80097e0:	080098b1 	.word	0x080098b1
 80097e4:	080098b1 	.word	0x080098b1
 80097e8:	080098b1 	.word	0x080098b1
 80097ec:	080098b1 	.word	0x080098b1
 80097f0:	08009863 	.word	0x08009863
 80097f4:	080098b1 	.word	0x080098b1
 80097f8:	080098b1 	.word	0x080098b1
 80097fc:	080098b1 	.word	0x080098b1
 8009800:	080098b1 	.word	0x080098b1
 8009804:	080098b1 	.word	0x080098b1
 8009808:	080098b1 	.word	0x080098b1
 800980c:	080098b1 	.word	0x080098b1
 8009810:	080098b1 	.word	0x080098b1
 8009814:	080098b1 	.word	0x080098b1
 8009818:	080098b1 	.word	0x080098b1
 800981c:	080098b1 	.word	0x080098b1
 8009820:	080098b1 	.word	0x080098b1
 8009824:	080098b1 	.word	0x080098b1
 8009828:	080098b1 	.word	0x080098b1
 800982c:	080098b1 	.word	0x080098b1
 8009830:	080098a3 	.word	0x080098a3
 8009834:	2b40      	cmp	r3, #64	@ 0x40
 8009836:	d037      	beq.n	80098a8 <UART_SetConfig+0x6bc>
 8009838:	e03a      	b.n	80098b0 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800983a:	f7fe fa43 	bl	8007cc4 <HAL_RCCEx_GetD3PCLK1Freq>
 800983e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009840:	e03c      	b.n	80098bc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009842:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009846:	4618      	mov	r0, r3
 8009848:	f7fe fa52 	bl	8007cf0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800984c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800984e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009850:	e034      	b.n	80098bc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009852:	f107 0318 	add.w	r3, r7, #24
 8009856:	4618      	mov	r0, r3
 8009858:	f7fe fb9e 	bl	8007f98 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800985c:	69fb      	ldr	r3, [r7, #28]
 800985e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009860:	e02c      	b.n	80098bc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009862:	4b09      	ldr	r3, [pc, #36]	@ (8009888 <UART_SetConfig+0x69c>)
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	f003 0320 	and.w	r3, r3, #32
 800986a:	2b00      	cmp	r3, #0
 800986c:	d016      	beq.n	800989c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800986e:	4b06      	ldr	r3, [pc, #24]	@ (8009888 <UART_SetConfig+0x69c>)
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	08db      	lsrs	r3, r3, #3
 8009874:	f003 0303 	and.w	r3, r3, #3
 8009878:	4a07      	ldr	r2, [pc, #28]	@ (8009898 <UART_SetConfig+0x6ac>)
 800987a:	fa22 f303 	lsr.w	r3, r2, r3
 800987e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009880:	e01c      	b.n	80098bc <UART_SetConfig+0x6d0>
 8009882:	bf00      	nop
 8009884:	40011400 	.word	0x40011400
 8009888:	58024400 	.word	0x58024400
 800988c:	40007800 	.word	0x40007800
 8009890:	40007c00 	.word	0x40007c00
 8009894:	58000c00 	.word	0x58000c00
 8009898:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800989c:	4b9d      	ldr	r3, [pc, #628]	@ (8009b14 <UART_SetConfig+0x928>)
 800989e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80098a0:	e00c      	b.n	80098bc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80098a2:	4b9d      	ldr	r3, [pc, #628]	@ (8009b18 <UART_SetConfig+0x92c>)
 80098a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80098a6:	e009      	b.n	80098bc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80098a8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80098ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80098ae:	e005      	b.n	80098bc <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80098b0:	2300      	movs	r3, #0
 80098b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80098b4:	2301      	movs	r3, #1
 80098b6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80098ba:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80098bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098be:	2b00      	cmp	r3, #0
 80098c0:	f000 81de 	beq.w	8009c80 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80098c4:	697b      	ldr	r3, [r7, #20]
 80098c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098c8:	4a94      	ldr	r2, [pc, #592]	@ (8009b1c <UART_SetConfig+0x930>)
 80098ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80098ce:	461a      	mov	r2, r3
 80098d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098d2:	fbb3 f3f2 	udiv	r3, r3, r2
 80098d6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80098d8:	697b      	ldr	r3, [r7, #20]
 80098da:	685a      	ldr	r2, [r3, #4]
 80098dc:	4613      	mov	r3, r2
 80098de:	005b      	lsls	r3, r3, #1
 80098e0:	4413      	add	r3, r2
 80098e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80098e4:	429a      	cmp	r2, r3
 80098e6:	d305      	bcc.n	80098f4 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80098e8:	697b      	ldr	r3, [r7, #20]
 80098ea:	685b      	ldr	r3, [r3, #4]
 80098ec:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80098ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80098f0:	429a      	cmp	r2, r3
 80098f2:	d903      	bls.n	80098fc <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80098f4:	2301      	movs	r3, #1
 80098f6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80098fa:	e1c1      	b.n	8009c80 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80098fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098fe:	2200      	movs	r2, #0
 8009900:	60bb      	str	r3, [r7, #8]
 8009902:	60fa      	str	r2, [r7, #12]
 8009904:	697b      	ldr	r3, [r7, #20]
 8009906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009908:	4a84      	ldr	r2, [pc, #528]	@ (8009b1c <UART_SetConfig+0x930>)
 800990a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800990e:	b29b      	uxth	r3, r3
 8009910:	2200      	movs	r2, #0
 8009912:	603b      	str	r3, [r7, #0]
 8009914:	607a      	str	r2, [r7, #4]
 8009916:	e9d7 2300 	ldrd	r2, r3, [r7]
 800991a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800991e:	f7f6 fd2f 	bl	8000380 <__aeabi_uldivmod>
 8009922:	4602      	mov	r2, r0
 8009924:	460b      	mov	r3, r1
 8009926:	4610      	mov	r0, r2
 8009928:	4619      	mov	r1, r3
 800992a:	f04f 0200 	mov.w	r2, #0
 800992e:	f04f 0300 	mov.w	r3, #0
 8009932:	020b      	lsls	r3, r1, #8
 8009934:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009938:	0202      	lsls	r2, r0, #8
 800993a:	6979      	ldr	r1, [r7, #20]
 800993c:	6849      	ldr	r1, [r1, #4]
 800993e:	0849      	lsrs	r1, r1, #1
 8009940:	2000      	movs	r0, #0
 8009942:	460c      	mov	r4, r1
 8009944:	4605      	mov	r5, r0
 8009946:	eb12 0804 	adds.w	r8, r2, r4
 800994a:	eb43 0905 	adc.w	r9, r3, r5
 800994e:	697b      	ldr	r3, [r7, #20]
 8009950:	685b      	ldr	r3, [r3, #4]
 8009952:	2200      	movs	r2, #0
 8009954:	469a      	mov	sl, r3
 8009956:	4693      	mov	fp, r2
 8009958:	4652      	mov	r2, sl
 800995a:	465b      	mov	r3, fp
 800995c:	4640      	mov	r0, r8
 800995e:	4649      	mov	r1, r9
 8009960:	f7f6 fd0e 	bl	8000380 <__aeabi_uldivmod>
 8009964:	4602      	mov	r2, r0
 8009966:	460b      	mov	r3, r1
 8009968:	4613      	mov	r3, r2
 800996a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800996c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800996e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009972:	d308      	bcc.n	8009986 <UART_SetConfig+0x79a>
 8009974:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009976:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800997a:	d204      	bcs.n	8009986 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800997c:	697b      	ldr	r3, [r7, #20]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009982:	60da      	str	r2, [r3, #12]
 8009984:	e17c      	b.n	8009c80 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8009986:	2301      	movs	r3, #1
 8009988:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800998c:	e178      	b.n	8009c80 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800998e:	697b      	ldr	r3, [r7, #20]
 8009990:	69db      	ldr	r3, [r3, #28]
 8009992:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009996:	f040 80c5 	bne.w	8009b24 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800999a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800999e:	2b20      	cmp	r3, #32
 80099a0:	dc48      	bgt.n	8009a34 <UART_SetConfig+0x848>
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	db7b      	blt.n	8009a9e <UART_SetConfig+0x8b2>
 80099a6:	2b20      	cmp	r3, #32
 80099a8:	d879      	bhi.n	8009a9e <UART_SetConfig+0x8b2>
 80099aa:	a201      	add	r2, pc, #4	@ (adr r2, 80099b0 <UART_SetConfig+0x7c4>)
 80099ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099b0:	08009a3b 	.word	0x08009a3b
 80099b4:	08009a43 	.word	0x08009a43
 80099b8:	08009a9f 	.word	0x08009a9f
 80099bc:	08009a9f 	.word	0x08009a9f
 80099c0:	08009a4b 	.word	0x08009a4b
 80099c4:	08009a9f 	.word	0x08009a9f
 80099c8:	08009a9f 	.word	0x08009a9f
 80099cc:	08009a9f 	.word	0x08009a9f
 80099d0:	08009a5b 	.word	0x08009a5b
 80099d4:	08009a9f 	.word	0x08009a9f
 80099d8:	08009a9f 	.word	0x08009a9f
 80099dc:	08009a9f 	.word	0x08009a9f
 80099e0:	08009a9f 	.word	0x08009a9f
 80099e4:	08009a9f 	.word	0x08009a9f
 80099e8:	08009a9f 	.word	0x08009a9f
 80099ec:	08009a9f 	.word	0x08009a9f
 80099f0:	08009a6b 	.word	0x08009a6b
 80099f4:	08009a9f 	.word	0x08009a9f
 80099f8:	08009a9f 	.word	0x08009a9f
 80099fc:	08009a9f 	.word	0x08009a9f
 8009a00:	08009a9f 	.word	0x08009a9f
 8009a04:	08009a9f 	.word	0x08009a9f
 8009a08:	08009a9f 	.word	0x08009a9f
 8009a0c:	08009a9f 	.word	0x08009a9f
 8009a10:	08009a9f 	.word	0x08009a9f
 8009a14:	08009a9f 	.word	0x08009a9f
 8009a18:	08009a9f 	.word	0x08009a9f
 8009a1c:	08009a9f 	.word	0x08009a9f
 8009a20:	08009a9f 	.word	0x08009a9f
 8009a24:	08009a9f 	.word	0x08009a9f
 8009a28:	08009a9f 	.word	0x08009a9f
 8009a2c:	08009a9f 	.word	0x08009a9f
 8009a30:	08009a91 	.word	0x08009a91
 8009a34:	2b40      	cmp	r3, #64	@ 0x40
 8009a36:	d02e      	beq.n	8009a96 <UART_SetConfig+0x8aa>
 8009a38:	e031      	b.n	8009a9e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009a3a:	f7fc f98d 	bl	8005d58 <HAL_RCC_GetPCLK1Freq>
 8009a3e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009a40:	e033      	b.n	8009aaa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009a42:	f7fc f99f 	bl	8005d84 <HAL_RCC_GetPCLK2Freq>
 8009a46:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009a48:	e02f      	b.n	8009aaa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009a4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009a4e:	4618      	mov	r0, r3
 8009a50:	f7fe f94e 	bl	8007cf0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009a54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a58:	e027      	b.n	8009aaa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009a5a:	f107 0318 	add.w	r3, r7, #24
 8009a5e:	4618      	mov	r0, r3
 8009a60:	f7fe fa9a 	bl	8007f98 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009a64:	69fb      	ldr	r3, [r7, #28]
 8009a66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a68:	e01f      	b.n	8009aaa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009a6a:	4b2d      	ldr	r3, [pc, #180]	@ (8009b20 <UART_SetConfig+0x934>)
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	f003 0320 	and.w	r3, r3, #32
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d009      	beq.n	8009a8a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009a76:	4b2a      	ldr	r3, [pc, #168]	@ (8009b20 <UART_SetConfig+0x934>)
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	08db      	lsrs	r3, r3, #3
 8009a7c:	f003 0303 	and.w	r3, r3, #3
 8009a80:	4a24      	ldr	r2, [pc, #144]	@ (8009b14 <UART_SetConfig+0x928>)
 8009a82:	fa22 f303 	lsr.w	r3, r2, r3
 8009a86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009a88:	e00f      	b.n	8009aaa <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8009a8a:	4b22      	ldr	r3, [pc, #136]	@ (8009b14 <UART_SetConfig+0x928>)
 8009a8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a8e:	e00c      	b.n	8009aaa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009a90:	4b21      	ldr	r3, [pc, #132]	@ (8009b18 <UART_SetConfig+0x92c>)
 8009a92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a94:	e009      	b.n	8009aaa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009a96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009a9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a9c:	e005      	b.n	8009aaa <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009aa2:	2301      	movs	r3, #1
 8009aa4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009aa8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009aaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	f000 80e7 	beq.w	8009c80 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009ab2:	697b      	ldr	r3, [r7, #20]
 8009ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ab6:	4a19      	ldr	r2, [pc, #100]	@ (8009b1c <UART_SetConfig+0x930>)
 8009ab8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009abc:	461a      	mov	r2, r3
 8009abe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ac0:	fbb3 f3f2 	udiv	r3, r3, r2
 8009ac4:	005a      	lsls	r2, r3, #1
 8009ac6:	697b      	ldr	r3, [r7, #20]
 8009ac8:	685b      	ldr	r3, [r3, #4]
 8009aca:	085b      	lsrs	r3, r3, #1
 8009acc:	441a      	add	r2, r3
 8009ace:	697b      	ldr	r3, [r7, #20]
 8009ad0:	685b      	ldr	r3, [r3, #4]
 8009ad2:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ad6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009ad8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ada:	2b0f      	cmp	r3, #15
 8009adc:	d916      	bls.n	8009b0c <UART_SetConfig+0x920>
 8009ade:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ae0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009ae4:	d212      	bcs.n	8009b0c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009ae6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ae8:	b29b      	uxth	r3, r3
 8009aea:	f023 030f 	bic.w	r3, r3, #15
 8009aee:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009af0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009af2:	085b      	lsrs	r3, r3, #1
 8009af4:	b29b      	uxth	r3, r3
 8009af6:	f003 0307 	and.w	r3, r3, #7
 8009afa:	b29a      	uxth	r2, r3
 8009afc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009afe:	4313      	orrs	r3, r2
 8009b00:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8009b02:	697b      	ldr	r3, [r7, #20]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8009b08:	60da      	str	r2, [r3, #12]
 8009b0a:	e0b9      	b.n	8009c80 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8009b0c:	2301      	movs	r3, #1
 8009b0e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009b12:	e0b5      	b.n	8009c80 <UART_SetConfig+0xa94>
 8009b14:	03d09000 	.word	0x03d09000
 8009b18:	003d0900 	.word	0x003d0900
 8009b1c:	0800bd64 	.word	0x0800bd64
 8009b20:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8009b24:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009b28:	2b20      	cmp	r3, #32
 8009b2a:	dc49      	bgt.n	8009bc0 <UART_SetConfig+0x9d4>
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	db7c      	blt.n	8009c2a <UART_SetConfig+0xa3e>
 8009b30:	2b20      	cmp	r3, #32
 8009b32:	d87a      	bhi.n	8009c2a <UART_SetConfig+0xa3e>
 8009b34:	a201      	add	r2, pc, #4	@ (adr r2, 8009b3c <UART_SetConfig+0x950>)
 8009b36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b3a:	bf00      	nop
 8009b3c:	08009bc7 	.word	0x08009bc7
 8009b40:	08009bcf 	.word	0x08009bcf
 8009b44:	08009c2b 	.word	0x08009c2b
 8009b48:	08009c2b 	.word	0x08009c2b
 8009b4c:	08009bd7 	.word	0x08009bd7
 8009b50:	08009c2b 	.word	0x08009c2b
 8009b54:	08009c2b 	.word	0x08009c2b
 8009b58:	08009c2b 	.word	0x08009c2b
 8009b5c:	08009be7 	.word	0x08009be7
 8009b60:	08009c2b 	.word	0x08009c2b
 8009b64:	08009c2b 	.word	0x08009c2b
 8009b68:	08009c2b 	.word	0x08009c2b
 8009b6c:	08009c2b 	.word	0x08009c2b
 8009b70:	08009c2b 	.word	0x08009c2b
 8009b74:	08009c2b 	.word	0x08009c2b
 8009b78:	08009c2b 	.word	0x08009c2b
 8009b7c:	08009bf7 	.word	0x08009bf7
 8009b80:	08009c2b 	.word	0x08009c2b
 8009b84:	08009c2b 	.word	0x08009c2b
 8009b88:	08009c2b 	.word	0x08009c2b
 8009b8c:	08009c2b 	.word	0x08009c2b
 8009b90:	08009c2b 	.word	0x08009c2b
 8009b94:	08009c2b 	.word	0x08009c2b
 8009b98:	08009c2b 	.word	0x08009c2b
 8009b9c:	08009c2b 	.word	0x08009c2b
 8009ba0:	08009c2b 	.word	0x08009c2b
 8009ba4:	08009c2b 	.word	0x08009c2b
 8009ba8:	08009c2b 	.word	0x08009c2b
 8009bac:	08009c2b 	.word	0x08009c2b
 8009bb0:	08009c2b 	.word	0x08009c2b
 8009bb4:	08009c2b 	.word	0x08009c2b
 8009bb8:	08009c2b 	.word	0x08009c2b
 8009bbc:	08009c1d 	.word	0x08009c1d
 8009bc0:	2b40      	cmp	r3, #64	@ 0x40
 8009bc2:	d02e      	beq.n	8009c22 <UART_SetConfig+0xa36>
 8009bc4:	e031      	b.n	8009c2a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009bc6:	f7fc f8c7 	bl	8005d58 <HAL_RCC_GetPCLK1Freq>
 8009bca:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009bcc:	e033      	b.n	8009c36 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009bce:	f7fc f8d9 	bl	8005d84 <HAL_RCC_GetPCLK2Freq>
 8009bd2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009bd4:	e02f      	b.n	8009c36 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009bd6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009bda:	4618      	mov	r0, r3
 8009bdc:	f7fe f888 	bl	8007cf0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009be0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009be2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009be4:	e027      	b.n	8009c36 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009be6:	f107 0318 	add.w	r3, r7, #24
 8009bea:	4618      	mov	r0, r3
 8009bec:	f7fe f9d4 	bl	8007f98 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009bf0:	69fb      	ldr	r3, [r7, #28]
 8009bf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009bf4:	e01f      	b.n	8009c36 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009bf6:	4b2d      	ldr	r3, [pc, #180]	@ (8009cac <UART_SetConfig+0xac0>)
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	f003 0320 	and.w	r3, r3, #32
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d009      	beq.n	8009c16 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009c02:	4b2a      	ldr	r3, [pc, #168]	@ (8009cac <UART_SetConfig+0xac0>)
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	08db      	lsrs	r3, r3, #3
 8009c08:	f003 0303 	and.w	r3, r3, #3
 8009c0c:	4a28      	ldr	r2, [pc, #160]	@ (8009cb0 <UART_SetConfig+0xac4>)
 8009c0e:	fa22 f303 	lsr.w	r3, r2, r3
 8009c12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009c14:	e00f      	b.n	8009c36 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8009c16:	4b26      	ldr	r3, [pc, #152]	@ (8009cb0 <UART_SetConfig+0xac4>)
 8009c18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c1a:	e00c      	b.n	8009c36 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009c1c:	4b25      	ldr	r3, [pc, #148]	@ (8009cb4 <UART_SetConfig+0xac8>)
 8009c1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c20:	e009      	b.n	8009c36 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009c22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009c26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c28:	e005      	b.n	8009c36 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8009c2a:	2300      	movs	r3, #0
 8009c2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009c2e:	2301      	movs	r3, #1
 8009c30:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009c34:	bf00      	nop
    }

    if (pclk != 0U)
 8009c36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d021      	beq.n	8009c80 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009c3c:	697b      	ldr	r3, [r7, #20]
 8009c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c40:	4a1d      	ldr	r2, [pc, #116]	@ (8009cb8 <UART_SetConfig+0xacc>)
 8009c42:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009c46:	461a      	mov	r2, r3
 8009c48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c4a:	fbb3 f2f2 	udiv	r2, r3, r2
 8009c4e:	697b      	ldr	r3, [r7, #20]
 8009c50:	685b      	ldr	r3, [r3, #4]
 8009c52:	085b      	lsrs	r3, r3, #1
 8009c54:	441a      	add	r2, r3
 8009c56:	697b      	ldr	r3, [r7, #20]
 8009c58:	685b      	ldr	r3, [r3, #4]
 8009c5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c5e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009c60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c62:	2b0f      	cmp	r3, #15
 8009c64:	d909      	bls.n	8009c7a <UART_SetConfig+0xa8e>
 8009c66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009c6c:	d205      	bcs.n	8009c7a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009c6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c70:	b29a      	uxth	r2, r3
 8009c72:	697b      	ldr	r3, [r7, #20]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	60da      	str	r2, [r3, #12]
 8009c78:	e002      	b.n	8009c80 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8009c7a:	2301      	movs	r3, #1
 8009c7c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009c80:	697b      	ldr	r3, [r7, #20]
 8009c82:	2201      	movs	r2, #1
 8009c84:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009c88:	697b      	ldr	r3, [r7, #20]
 8009c8a:	2201      	movs	r2, #1
 8009c8c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009c90:	697b      	ldr	r3, [r7, #20]
 8009c92:	2200      	movs	r2, #0
 8009c94:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009c96:	697b      	ldr	r3, [r7, #20]
 8009c98:	2200      	movs	r2, #0
 8009c9a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009c9c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8009ca0:	4618      	mov	r0, r3
 8009ca2:	3748      	adds	r7, #72	@ 0x48
 8009ca4:	46bd      	mov	sp, r7
 8009ca6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009caa:	bf00      	nop
 8009cac:	58024400 	.word	0x58024400
 8009cb0:	03d09000 	.word	0x03d09000
 8009cb4:	003d0900 	.word	0x003d0900
 8009cb8:	0800bd64 	.word	0x0800bd64

08009cbc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009cbc:	b480      	push	{r7}
 8009cbe:	b083      	sub	sp, #12
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cc8:	f003 0308 	and.w	r3, r3, #8
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d00a      	beq.n	8009ce6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	685b      	ldr	r3, [r3, #4]
 8009cd6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	430a      	orrs	r2, r1
 8009ce4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cea:	f003 0301 	and.w	r3, r3, #1
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d00a      	beq.n	8009d08 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	685b      	ldr	r3, [r3, #4]
 8009cf8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	430a      	orrs	r2, r1
 8009d06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d0c:	f003 0302 	and.w	r3, r3, #2
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d00a      	beq.n	8009d2a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	685b      	ldr	r3, [r3, #4]
 8009d1a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	430a      	orrs	r2, r1
 8009d28:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d2e:	f003 0304 	and.w	r3, r3, #4
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d00a      	beq.n	8009d4c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	685b      	ldr	r3, [r3, #4]
 8009d3c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	430a      	orrs	r2, r1
 8009d4a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d50:	f003 0310 	and.w	r3, r3, #16
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d00a      	beq.n	8009d6e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	689b      	ldr	r3, [r3, #8]
 8009d5e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	430a      	orrs	r2, r1
 8009d6c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d72:	f003 0320 	and.w	r3, r3, #32
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d00a      	beq.n	8009d90 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	689b      	ldr	r3, [r3, #8]
 8009d80:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	430a      	orrs	r2, r1
 8009d8e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d01a      	beq.n	8009dd2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	685b      	ldr	r3, [r3, #4]
 8009da2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	430a      	orrs	r2, r1
 8009db0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009db6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009dba:	d10a      	bne.n	8009dd2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	685b      	ldr	r3, [r3, #4]
 8009dc2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	430a      	orrs	r2, r1
 8009dd0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009dd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d00a      	beq.n	8009df4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	685b      	ldr	r3, [r3, #4]
 8009de4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	430a      	orrs	r2, r1
 8009df2:	605a      	str	r2, [r3, #4]
  }
}
 8009df4:	bf00      	nop
 8009df6:	370c      	adds	r7, #12
 8009df8:	46bd      	mov	sp, r7
 8009dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dfe:	4770      	bx	lr

08009e00 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009e00:	b580      	push	{r7, lr}
 8009e02:	b098      	sub	sp, #96	@ 0x60
 8009e04:	af02      	add	r7, sp, #8
 8009e06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	2200      	movs	r2, #0
 8009e0c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009e10:	f7f8 fac6 	bl	80023a0 <HAL_GetTick>
 8009e14:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	f003 0308 	and.w	r3, r3, #8
 8009e20:	2b08      	cmp	r3, #8
 8009e22:	d12f      	bne.n	8009e84 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009e24:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009e28:	9300      	str	r3, [sp, #0]
 8009e2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009e2c:	2200      	movs	r2, #0
 8009e2e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009e32:	6878      	ldr	r0, [r7, #4]
 8009e34:	f000 f88e 	bl	8009f54 <UART_WaitOnFlagUntilTimeout>
 8009e38:	4603      	mov	r3, r0
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d022      	beq.n	8009e84 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e46:	e853 3f00 	ldrex	r3, [r3]
 8009e4a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009e4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e4e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009e52:	653b      	str	r3, [r7, #80]	@ 0x50
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	461a      	mov	r2, r3
 8009e5a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009e5c:	647b      	str	r3, [r7, #68]	@ 0x44
 8009e5e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e60:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009e62:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009e64:	e841 2300 	strex	r3, r2, [r1]
 8009e68:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009e6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d1e6      	bne.n	8009e3e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	2220      	movs	r2, #32
 8009e74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	2200      	movs	r2, #0
 8009e7c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009e80:	2303      	movs	r3, #3
 8009e82:	e063      	b.n	8009f4c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	f003 0304 	and.w	r3, r3, #4
 8009e8e:	2b04      	cmp	r3, #4
 8009e90:	d149      	bne.n	8009f26 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009e92:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009e96:	9300      	str	r3, [sp, #0]
 8009e98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009e9a:	2200      	movs	r2, #0
 8009e9c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009ea0:	6878      	ldr	r0, [r7, #4]
 8009ea2:	f000 f857 	bl	8009f54 <UART_WaitOnFlagUntilTimeout>
 8009ea6:	4603      	mov	r3, r0
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d03c      	beq.n	8009f26 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009eb4:	e853 3f00 	ldrex	r3, [r3]
 8009eb8:	623b      	str	r3, [r7, #32]
   return(result);
 8009eba:	6a3b      	ldr	r3, [r7, #32]
 8009ebc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009ec0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	461a      	mov	r2, r3
 8009ec8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009eca:	633b      	str	r3, [r7, #48]	@ 0x30
 8009ecc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ece:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009ed0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009ed2:	e841 2300 	strex	r3, r2, [r1]
 8009ed6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009ed8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d1e6      	bne.n	8009eac <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	3308      	adds	r3, #8
 8009ee4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ee6:	693b      	ldr	r3, [r7, #16]
 8009ee8:	e853 3f00 	ldrex	r3, [r3]
 8009eec:	60fb      	str	r3, [r7, #12]
   return(result);
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	f023 0301 	bic.w	r3, r3, #1
 8009ef4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	3308      	adds	r3, #8
 8009efc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009efe:	61fa      	str	r2, [r7, #28]
 8009f00:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f02:	69b9      	ldr	r1, [r7, #24]
 8009f04:	69fa      	ldr	r2, [r7, #28]
 8009f06:	e841 2300 	strex	r3, r2, [r1]
 8009f0a:	617b      	str	r3, [r7, #20]
   return(result);
 8009f0c:	697b      	ldr	r3, [r7, #20]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d1e5      	bne.n	8009ede <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	2220      	movs	r2, #32
 8009f16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009f22:	2303      	movs	r3, #3
 8009f24:	e012      	b.n	8009f4c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	2220      	movs	r2, #32
 8009f2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	2220      	movs	r2, #32
 8009f32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	2200      	movs	r2, #0
 8009f3a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	2200      	movs	r2, #0
 8009f40:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	2200      	movs	r2, #0
 8009f46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009f4a:	2300      	movs	r3, #0
}
 8009f4c:	4618      	mov	r0, r3
 8009f4e:	3758      	adds	r7, #88	@ 0x58
 8009f50:	46bd      	mov	sp, r7
 8009f52:	bd80      	pop	{r7, pc}

08009f54 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009f54:	b580      	push	{r7, lr}
 8009f56:	b084      	sub	sp, #16
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	60f8      	str	r0, [r7, #12]
 8009f5c:	60b9      	str	r1, [r7, #8]
 8009f5e:	603b      	str	r3, [r7, #0]
 8009f60:	4613      	mov	r3, r2
 8009f62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009f64:	e04f      	b.n	800a006 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009f66:	69bb      	ldr	r3, [r7, #24]
 8009f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f6c:	d04b      	beq.n	800a006 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009f6e:	f7f8 fa17 	bl	80023a0 <HAL_GetTick>
 8009f72:	4602      	mov	r2, r0
 8009f74:	683b      	ldr	r3, [r7, #0]
 8009f76:	1ad3      	subs	r3, r2, r3
 8009f78:	69ba      	ldr	r2, [r7, #24]
 8009f7a:	429a      	cmp	r2, r3
 8009f7c:	d302      	bcc.n	8009f84 <UART_WaitOnFlagUntilTimeout+0x30>
 8009f7e:	69bb      	ldr	r3, [r7, #24]
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d101      	bne.n	8009f88 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009f84:	2303      	movs	r3, #3
 8009f86:	e04e      	b.n	800a026 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	f003 0304 	and.w	r3, r3, #4
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d037      	beq.n	800a006 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009f96:	68bb      	ldr	r3, [r7, #8]
 8009f98:	2b80      	cmp	r3, #128	@ 0x80
 8009f9a:	d034      	beq.n	800a006 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009f9c:	68bb      	ldr	r3, [r7, #8]
 8009f9e:	2b40      	cmp	r3, #64	@ 0x40
 8009fa0:	d031      	beq.n	800a006 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	69db      	ldr	r3, [r3, #28]
 8009fa8:	f003 0308 	and.w	r3, r3, #8
 8009fac:	2b08      	cmp	r3, #8
 8009fae:	d110      	bne.n	8009fd2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	2208      	movs	r2, #8
 8009fb6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009fb8:	68f8      	ldr	r0, [r7, #12]
 8009fba:	f000 f95b 	bl	800a274 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	2208      	movs	r2, #8
 8009fc2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	2200      	movs	r2, #0
 8009fca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009fce:	2301      	movs	r3, #1
 8009fd0:	e029      	b.n	800a026 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	69db      	ldr	r3, [r3, #28]
 8009fd8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009fdc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009fe0:	d111      	bne.n	800a006 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009fea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009fec:	68f8      	ldr	r0, [r7, #12]
 8009fee:	f000 f941 	bl	800a274 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	2220      	movs	r2, #32
 8009ff6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	2200      	movs	r2, #0
 8009ffe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a002:	2303      	movs	r3, #3
 800a004:	e00f      	b.n	800a026 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	69da      	ldr	r2, [r3, #28]
 800a00c:	68bb      	ldr	r3, [r7, #8]
 800a00e:	4013      	ands	r3, r2
 800a010:	68ba      	ldr	r2, [r7, #8]
 800a012:	429a      	cmp	r2, r3
 800a014:	bf0c      	ite	eq
 800a016:	2301      	moveq	r3, #1
 800a018:	2300      	movne	r3, #0
 800a01a:	b2db      	uxtb	r3, r3
 800a01c:	461a      	mov	r2, r3
 800a01e:	79fb      	ldrb	r3, [r7, #7]
 800a020:	429a      	cmp	r2, r3
 800a022:	d0a0      	beq.n	8009f66 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a024:	2300      	movs	r3, #0
}
 800a026:	4618      	mov	r0, r3
 800a028:	3710      	adds	r7, #16
 800a02a:	46bd      	mov	sp, r7
 800a02c:	bd80      	pop	{r7, pc}
	...

0800a030 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a030:	b480      	push	{r7}
 800a032:	b0a3      	sub	sp, #140	@ 0x8c
 800a034:	af00      	add	r7, sp, #0
 800a036:	60f8      	str	r0, [r7, #12]
 800a038:	60b9      	str	r1, [r7, #8]
 800a03a:	4613      	mov	r3, r2
 800a03c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	68ba      	ldr	r2, [r7, #8]
 800a042:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	88fa      	ldrh	r2, [r7, #6]
 800a048:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	88fa      	ldrh	r2, [r7, #6]
 800a050:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	2200      	movs	r2, #0
 800a058:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	689b      	ldr	r3, [r3, #8]
 800a05e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a062:	d10e      	bne.n	800a082 <UART_Start_Receive_IT+0x52>
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	691b      	ldr	r3, [r3, #16]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d105      	bne.n	800a078 <UART_Start_Receive_IT+0x48>
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800a072:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a076:	e02d      	b.n	800a0d4 <UART_Start_Receive_IT+0xa4>
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	22ff      	movs	r2, #255	@ 0xff
 800a07c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a080:	e028      	b.n	800a0d4 <UART_Start_Receive_IT+0xa4>
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	689b      	ldr	r3, [r3, #8]
 800a086:	2b00      	cmp	r3, #0
 800a088:	d10d      	bne.n	800a0a6 <UART_Start_Receive_IT+0x76>
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	691b      	ldr	r3, [r3, #16]
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d104      	bne.n	800a09c <UART_Start_Receive_IT+0x6c>
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	22ff      	movs	r2, #255	@ 0xff
 800a096:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a09a:	e01b      	b.n	800a0d4 <UART_Start_Receive_IT+0xa4>
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	227f      	movs	r2, #127	@ 0x7f
 800a0a0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a0a4:	e016      	b.n	800a0d4 <UART_Start_Receive_IT+0xa4>
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	689b      	ldr	r3, [r3, #8]
 800a0aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a0ae:	d10d      	bne.n	800a0cc <UART_Start_Receive_IT+0x9c>
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	691b      	ldr	r3, [r3, #16]
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d104      	bne.n	800a0c2 <UART_Start_Receive_IT+0x92>
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	227f      	movs	r2, #127	@ 0x7f
 800a0bc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a0c0:	e008      	b.n	800a0d4 <UART_Start_Receive_IT+0xa4>
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	223f      	movs	r2, #63	@ 0x3f
 800a0c6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a0ca:	e003      	b.n	800a0d4 <UART_Start_Receive_IT+0xa4>
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	2200      	movs	r2, #0
 800a0d0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	2200      	movs	r2, #0
 800a0d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	2222      	movs	r2, #34	@ 0x22
 800a0e0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	3308      	adds	r3, #8
 800a0ea:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a0ee:	e853 3f00 	ldrex	r3, [r3]
 800a0f2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800a0f4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a0f6:	f043 0301 	orr.w	r3, r3, #1
 800a0fa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	3308      	adds	r3, #8
 800a104:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800a108:	673a      	str	r2, [r7, #112]	@ 0x70
 800a10a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a10c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800a10e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800a110:	e841 2300 	strex	r3, r2, [r1]
 800a114:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800a116:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d1e3      	bne.n	800a0e4 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a120:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a124:	d14f      	bne.n	800a1c6 <UART_Start_Receive_IT+0x196>
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a12c:	88fa      	ldrh	r2, [r7, #6]
 800a12e:	429a      	cmp	r2, r3
 800a130:	d349      	bcc.n	800a1c6 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	689b      	ldr	r3, [r3, #8]
 800a136:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a13a:	d107      	bne.n	800a14c <UART_Start_Receive_IT+0x11c>
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	691b      	ldr	r3, [r3, #16]
 800a140:	2b00      	cmp	r3, #0
 800a142:	d103      	bne.n	800a14c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	4a47      	ldr	r2, [pc, #284]	@ (800a264 <UART_Start_Receive_IT+0x234>)
 800a148:	675a      	str	r2, [r3, #116]	@ 0x74
 800a14a:	e002      	b.n	800a152 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	4a46      	ldr	r2, [pc, #280]	@ (800a268 <UART_Start_Receive_IT+0x238>)
 800a150:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	691b      	ldr	r3, [r3, #16]
 800a156:	2b00      	cmp	r3, #0
 800a158:	d01a      	beq.n	800a190 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a160:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a162:	e853 3f00 	ldrex	r3, [r3]
 800a166:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a168:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a16a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a16e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	461a      	mov	r2, r3
 800a178:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a17c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a17e:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a180:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800a182:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a184:	e841 2300 	strex	r3, r2, [r1]
 800a188:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800a18a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d1e4      	bne.n	800a15a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	3308      	adds	r3, #8
 800a196:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a198:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a19a:	e853 3f00 	ldrex	r3, [r3]
 800a19e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a1a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a1a6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	3308      	adds	r3, #8
 800a1ae:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800a1b0:	64ba      	str	r2, [r7, #72]	@ 0x48
 800a1b2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1b4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a1b6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a1b8:	e841 2300 	strex	r3, r2, [r1]
 800a1bc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800a1be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d1e5      	bne.n	800a190 <UART_Start_Receive_IT+0x160>
 800a1c4:	e046      	b.n	800a254 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	689b      	ldr	r3, [r3, #8]
 800a1ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a1ce:	d107      	bne.n	800a1e0 <UART_Start_Receive_IT+0x1b0>
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	691b      	ldr	r3, [r3, #16]
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d103      	bne.n	800a1e0 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	4a24      	ldr	r2, [pc, #144]	@ (800a26c <UART_Start_Receive_IT+0x23c>)
 800a1dc:	675a      	str	r2, [r3, #116]	@ 0x74
 800a1de:	e002      	b.n	800a1e6 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	4a23      	ldr	r2, [pc, #140]	@ (800a270 <UART_Start_Receive_IT+0x240>)
 800a1e4:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	691b      	ldr	r3, [r3, #16]
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d019      	beq.n	800a222 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1f6:	e853 3f00 	ldrex	r3, [r3]
 800a1fa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a1fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1fe:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800a202:	677b      	str	r3, [r7, #116]	@ 0x74
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	461a      	mov	r2, r3
 800a20a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a20c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a20e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a210:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a212:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a214:	e841 2300 	strex	r3, r2, [r1]
 800a218:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800a21a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d1e6      	bne.n	800a1ee <UART_Start_Receive_IT+0x1be>
 800a220:	e018      	b.n	800a254 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a228:	697b      	ldr	r3, [r7, #20]
 800a22a:	e853 3f00 	ldrex	r3, [r3]
 800a22e:	613b      	str	r3, [r7, #16]
   return(result);
 800a230:	693b      	ldr	r3, [r7, #16]
 800a232:	f043 0320 	orr.w	r3, r3, #32
 800a236:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	461a      	mov	r2, r3
 800a23e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a240:	623b      	str	r3, [r7, #32]
 800a242:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a244:	69f9      	ldr	r1, [r7, #28]
 800a246:	6a3a      	ldr	r2, [r7, #32]
 800a248:	e841 2300 	strex	r3, r2, [r1]
 800a24c:	61bb      	str	r3, [r7, #24]
   return(result);
 800a24e:	69bb      	ldr	r3, [r7, #24]
 800a250:	2b00      	cmp	r3, #0
 800a252:	d1e6      	bne.n	800a222 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800a254:	2300      	movs	r3, #0
}
 800a256:	4618      	mov	r0, r3
 800a258:	378c      	adds	r7, #140	@ 0x8c
 800a25a:	46bd      	mov	sp, r7
 800a25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a260:	4770      	bx	lr
 800a262:	bf00      	nop
 800a264:	0800aa91 	.word	0x0800aa91
 800a268:	0800a72d 	.word	0x0800a72d
 800a26c:	0800a575 	.word	0x0800a575
 800a270:	0800a3bd 	.word	0x0800a3bd

0800a274 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a274:	b480      	push	{r7}
 800a276:	b095      	sub	sp, #84	@ 0x54
 800a278:	af00      	add	r7, sp, #0
 800a27a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a282:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a284:	e853 3f00 	ldrex	r3, [r3]
 800a288:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a28a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a28c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a290:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	461a      	mov	r2, r3
 800a298:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a29a:	643b      	str	r3, [r7, #64]	@ 0x40
 800a29c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a29e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a2a0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a2a2:	e841 2300 	strex	r3, r2, [r1]
 800a2a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a2a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d1e6      	bne.n	800a27c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	3308      	adds	r3, #8
 800a2b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2b6:	6a3b      	ldr	r3, [r7, #32]
 800a2b8:	e853 3f00 	ldrex	r3, [r3]
 800a2bc:	61fb      	str	r3, [r7, #28]
   return(result);
 800a2be:	69fa      	ldr	r2, [r7, #28]
 800a2c0:	4b1e      	ldr	r3, [pc, #120]	@ (800a33c <UART_EndRxTransfer+0xc8>)
 800a2c2:	4013      	ands	r3, r2
 800a2c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	3308      	adds	r3, #8
 800a2cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a2ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a2d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a2d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a2d6:	e841 2300 	strex	r3, r2, [r1]
 800a2da:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a2dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d1e5      	bne.n	800a2ae <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a2e6:	2b01      	cmp	r3, #1
 800a2e8:	d118      	bne.n	800a31c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	e853 3f00 	ldrex	r3, [r3]
 800a2f6:	60bb      	str	r3, [r7, #8]
   return(result);
 800a2f8:	68bb      	ldr	r3, [r7, #8]
 800a2fa:	f023 0310 	bic.w	r3, r3, #16
 800a2fe:	647b      	str	r3, [r7, #68]	@ 0x44
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	461a      	mov	r2, r3
 800a306:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a308:	61bb      	str	r3, [r7, #24]
 800a30a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a30c:	6979      	ldr	r1, [r7, #20]
 800a30e:	69ba      	ldr	r2, [r7, #24]
 800a310:	e841 2300 	strex	r3, r2, [r1]
 800a314:	613b      	str	r3, [r7, #16]
   return(result);
 800a316:	693b      	ldr	r3, [r7, #16]
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d1e6      	bne.n	800a2ea <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	2220      	movs	r2, #32
 800a320:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	2200      	movs	r2, #0
 800a328:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	2200      	movs	r2, #0
 800a32e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a330:	bf00      	nop
 800a332:	3754      	adds	r7, #84	@ 0x54
 800a334:	46bd      	mov	sp, r7
 800a336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a33a:	4770      	bx	lr
 800a33c:	effffffe 	.word	0xeffffffe

0800a340 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a340:	b580      	push	{r7, lr}
 800a342:	b084      	sub	sp, #16
 800a344:	af00      	add	r7, sp, #0
 800a346:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a34c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	2200      	movs	r2, #0
 800a352:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a356:	68f8      	ldr	r0, [r7, #12]
 800a358:	f7fe ff32 	bl	80091c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a35c:	bf00      	nop
 800a35e:	3710      	adds	r7, #16
 800a360:	46bd      	mov	sp, r7
 800a362:	bd80      	pop	{r7, pc}

0800a364 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a364:	b580      	push	{r7, lr}
 800a366:	b088      	sub	sp, #32
 800a368:	af00      	add	r7, sp, #0
 800a36a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	e853 3f00 	ldrex	r3, [r3]
 800a378:	60bb      	str	r3, [r7, #8]
   return(result);
 800a37a:	68bb      	ldr	r3, [r7, #8]
 800a37c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a380:	61fb      	str	r3, [r7, #28]
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	461a      	mov	r2, r3
 800a388:	69fb      	ldr	r3, [r7, #28]
 800a38a:	61bb      	str	r3, [r7, #24]
 800a38c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a38e:	6979      	ldr	r1, [r7, #20]
 800a390:	69ba      	ldr	r2, [r7, #24]
 800a392:	e841 2300 	strex	r3, r2, [r1]
 800a396:	613b      	str	r3, [r7, #16]
   return(result);
 800a398:	693b      	ldr	r3, [r7, #16]
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d1e6      	bne.n	800a36c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	2220      	movs	r2, #32
 800a3a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	2200      	movs	r2, #0
 800a3aa:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a3ac:	6878      	ldr	r0, [r7, #4]
 800a3ae:	f7fe fefd 	bl	80091ac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a3b2:	bf00      	nop
 800a3b4:	3720      	adds	r7, #32
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	bd80      	pop	{r7, pc}
	...

0800a3bc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800a3bc:	b580      	push	{r7, lr}
 800a3be:	b09c      	sub	sp, #112	@ 0x70
 800a3c0:	af00      	add	r7, sp, #0
 800a3c2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a3ca:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a3d4:	2b22      	cmp	r3, #34	@ 0x22
 800a3d6:	f040 80be 	bne.w	800a556 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3e0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a3e4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800a3e8:	b2d9      	uxtb	r1, r3
 800a3ea:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a3ee:	b2da      	uxtb	r2, r3
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a3f4:	400a      	ands	r2, r1
 800a3f6:	b2d2      	uxtb	r2, r2
 800a3f8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a3fe:	1c5a      	adds	r2, r3, #1
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a40a:	b29b      	uxth	r3, r3
 800a40c:	3b01      	subs	r3, #1
 800a40e:	b29a      	uxth	r2, r3
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a41c:	b29b      	uxth	r3, r3
 800a41e:	2b00      	cmp	r3, #0
 800a420:	f040 80a1 	bne.w	800a566 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a42a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a42c:	e853 3f00 	ldrex	r3, [r3]
 800a430:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a432:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a434:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a438:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	461a      	mov	r2, r3
 800a440:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a442:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a444:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a446:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a448:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a44a:	e841 2300 	strex	r3, r2, [r1]
 800a44e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a450:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a452:	2b00      	cmp	r3, #0
 800a454:	d1e6      	bne.n	800a424 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	3308      	adds	r3, #8
 800a45c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a45e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a460:	e853 3f00 	ldrex	r3, [r3]
 800a464:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a466:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a468:	f023 0301 	bic.w	r3, r3, #1
 800a46c:	667b      	str	r3, [r7, #100]	@ 0x64
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	3308      	adds	r3, #8
 800a474:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a476:	647a      	str	r2, [r7, #68]	@ 0x44
 800a478:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a47a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a47c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a47e:	e841 2300 	strex	r3, r2, [r1]
 800a482:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a484:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a486:	2b00      	cmp	r3, #0
 800a488:	d1e5      	bne.n	800a456 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	2220      	movs	r2, #32
 800a48e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	2200      	movs	r2, #0
 800a496:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	2200      	movs	r2, #0
 800a49c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	4a33      	ldr	r2, [pc, #204]	@ (800a570 <UART_RxISR_8BIT+0x1b4>)
 800a4a4:	4293      	cmp	r3, r2
 800a4a6:	d01f      	beq.n	800a4e8 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	685b      	ldr	r3, [r3, #4]
 800a4ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d018      	beq.n	800a4e8 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4be:	e853 3f00 	ldrex	r3, [r3]
 800a4c2:	623b      	str	r3, [r7, #32]
   return(result);
 800a4c4:	6a3b      	ldr	r3, [r7, #32]
 800a4c6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a4ca:	663b      	str	r3, [r7, #96]	@ 0x60
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	461a      	mov	r2, r3
 800a4d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a4d4:	633b      	str	r3, [r7, #48]	@ 0x30
 800a4d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4d8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a4da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a4dc:	e841 2300 	strex	r3, r2, [r1]
 800a4e0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a4e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d1e6      	bne.n	800a4b6 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a4ec:	2b01      	cmp	r3, #1
 800a4ee:	d12e      	bne.n	800a54e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	2200      	movs	r2, #0
 800a4f4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4fc:	693b      	ldr	r3, [r7, #16]
 800a4fe:	e853 3f00 	ldrex	r3, [r3]
 800a502:	60fb      	str	r3, [r7, #12]
   return(result);
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	f023 0310 	bic.w	r3, r3, #16
 800a50a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	461a      	mov	r2, r3
 800a512:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a514:	61fb      	str	r3, [r7, #28]
 800a516:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a518:	69b9      	ldr	r1, [r7, #24]
 800a51a:	69fa      	ldr	r2, [r7, #28]
 800a51c:	e841 2300 	strex	r3, r2, [r1]
 800a520:	617b      	str	r3, [r7, #20]
   return(result);
 800a522:	697b      	ldr	r3, [r7, #20]
 800a524:	2b00      	cmp	r3, #0
 800a526:	d1e6      	bne.n	800a4f6 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	69db      	ldr	r3, [r3, #28]
 800a52e:	f003 0310 	and.w	r3, r3, #16
 800a532:	2b10      	cmp	r3, #16
 800a534:	d103      	bne.n	800a53e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	2210      	movs	r2, #16
 800a53c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a544:	4619      	mov	r1, r3
 800a546:	6878      	ldr	r0, [r7, #4]
 800a548:	f7fe fe44 	bl	80091d4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a54c:	e00b      	b.n	800a566 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800a54e:	6878      	ldr	r0, [r7, #4]
 800a550:	f7f7 fa94 	bl	8001a7c <HAL_UART_RxCpltCallback>
}
 800a554:	e007      	b.n	800a566 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	699a      	ldr	r2, [r3, #24]
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	f042 0208 	orr.w	r2, r2, #8
 800a564:	619a      	str	r2, [r3, #24]
}
 800a566:	bf00      	nop
 800a568:	3770      	adds	r7, #112	@ 0x70
 800a56a:	46bd      	mov	sp, r7
 800a56c:	bd80      	pop	{r7, pc}
 800a56e:	bf00      	nop
 800a570:	58000c00 	.word	0x58000c00

0800a574 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800a574:	b580      	push	{r7, lr}
 800a576:	b09c      	sub	sp, #112	@ 0x70
 800a578:	af00      	add	r7, sp, #0
 800a57a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a582:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a58c:	2b22      	cmp	r3, #34	@ 0x22
 800a58e:	f040 80be 	bne.w	800a70e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a598:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a5a0:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800a5a2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800a5a6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a5aa:	4013      	ands	r3, r2
 800a5ac:	b29a      	uxth	r2, r3
 800a5ae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a5b0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a5b6:	1c9a      	adds	r2, r3, #2
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a5c2:	b29b      	uxth	r3, r3
 800a5c4:	3b01      	subs	r3, #1
 800a5c6:	b29a      	uxth	r2, r3
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a5d4:	b29b      	uxth	r3, r3
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	f040 80a1 	bne.w	800a71e <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a5e4:	e853 3f00 	ldrex	r3, [r3]
 800a5e8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a5ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a5ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a5f0:	667b      	str	r3, [r7, #100]	@ 0x64
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	461a      	mov	r2, r3
 800a5f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a5fa:	657b      	str	r3, [r7, #84]	@ 0x54
 800a5fc:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5fe:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a600:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a602:	e841 2300 	strex	r3, r2, [r1]
 800a606:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a608:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d1e6      	bne.n	800a5dc <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	3308      	adds	r3, #8
 800a614:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a616:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a618:	e853 3f00 	ldrex	r3, [r3]
 800a61c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a61e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a620:	f023 0301 	bic.w	r3, r3, #1
 800a624:	663b      	str	r3, [r7, #96]	@ 0x60
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	3308      	adds	r3, #8
 800a62c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a62e:	643a      	str	r2, [r7, #64]	@ 0x40
 800a630:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a632:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a634:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a636:	e841 2300 	strex	r3, r2, [r1]
 800a63a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a63c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d1e5      	bne.n	800a60e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	2220      	movs	r2, #32
 800a646:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	2200      	movs	r2, #0
 800a64e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	2200      	movs	r2, #0
 800a654:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	4a33      	ldr	r2, [pc, #204]	@ (800a728 <UART_RxISR_16BIT+0x1b4>)
 800a65c:	4293      	cmp	r3, r2
 800a65e:	d01f      	beq.n	800a6a0 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	685b      	ldr	r3, [r3, #4]
 800a666:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d018      	beq.n	800a6a0 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a674:	6a3b      	ldr	r3, [r7, #32]
 800a676:	e853 3f00 	ldrex	r3, [r3]
 800a67a:	61fb      	str	r3, [r7, #28]
   return(result);
 800a67c:	69fb      	ldr	r3, [r7, #28]
 800a67e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a682:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	461a      	mov	r2, r3
 800a68a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a68c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a68e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a690:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a692:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a694:	e841 2300 	strex	r3, r2, [r1]
 800a698:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a69a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d1e6      	bne.n	800a66e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a6a4:	2b01      	cmp	r3, #1
 800a6a6:	d12e      	bne.n	800a706 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	2200      	movs	r2, #0
 800a6ac:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	e853 3f00 	ldrex	r3, [r3]
 800a6ba:	60bb      	str	r3, [r7, #8]
   return(result);
 800a6bc:	68bb      	ldr	r3, [r7, #8]
 800a6be:	f023 0310 	bic.w	r3, r3, #16
 800a6c2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	461a      	mov	r2, r3
 800a6ca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a6cc:	61bb      	str	r3, [r7, #24]
 800a6ce:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6d0:	6979      	ldr	r1, [r7, #20]
 800a6d2:	69ba      	ldr	r2, [r7, #24]
 800a6d4:	e841 2300 	strex	r3, r2, [r1]
 800a6d8:	613b      	str	r3, [r7, #16]
   return(result);
 800a6da:	693b      	ldr	r3, [r7, #16]
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d1e6      	bne.n	800a6ae <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	69db      	ldr	r3, [r3, #28]
 800a6e6:	f003 0310 	and.w	r3, r3, #16
 800a6ea:	2b10      	cmp	r3, #16
 800a6ec:	d103      	bne.n	800a6f6 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	2210      	movs	r2, #16
 800a6f4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a6fc:	4619      	mov	r1, r3
 800a6fe:	6878      	ldr	r0, [r7, #4]
 800a700:	f7fe fd68 	bl	80091d4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a704:	e00b      	b.n	800a71e <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800a706:	6878      	ldr	r0, [r7, #4]
 800a708:	f7f7 f9b8 	bl	8001a7c <HAL_UART_RxCpltCallback>
}
 800a70c:	e007      	b.n	800a71e <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	699a      	ldr	r2, [r3, #24]
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	f042 0208 	orr.w	r2, r2, #8
 800a71c:	619a      	str	r2, [r3, #24]
}
 800a71e:	bf00      	nop
 800a720:	3770      	adds	r7, #112	@ 0x70
 800a722:	46bd      	mov	sp, r7
 800a724:	bd80      	pop	{r7, pc}
 800a726:	bf00      	nop
 800a728:	58000c00 	.word	0x58000c00

0800a72c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a72c:	b580      	push	{r7, lr}
 800a72e:	b0ac      	sub	sp, #176	@ 0xb0
 800a730:	af00      	add	r7, sp, #0
 800a732:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a73a:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	69db      	ldr	r3, [r3, #28]
 800a744:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	689b      	ldr	r3, [r3, #8]
 800a758:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a762:	2b22      	cmp	r3, #34	@ 0x22
 800a764:	f040 8181 	bne.w	800aa6a <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a76e:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a772:	e124      	b.n	800a9be <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a77a:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a77e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800a782:	b2d9      	uxtb	r1, r3
 800a784:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800a788:	b2da      	uxtb	r2, r3
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a78e:	400a      	ands	r2, r1
 800a790:	b2d2      	uxtb	r2, r2
 800a792:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a798:	1c5a      	adds	r2, r3, #1
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a7a4:	b29b      	uxth	r3, r3
 800a7a6:	3b01      	subs	r3, #1
 800a7a8:	b29a      	uxth	r2, r3
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	69db      	ldr	r3, [r3, #28]
 800a7b6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a7ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a7be:	f003 0307 	and.w	r3, r3, #7
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d053      	beq.n	800a86e <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a7c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a7ca:	f003 0301 	and.w	r3, r3, #1
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d011      	beq.n	800a7f6 <UART_RxISR_8BIT_FIFOEN+0xca>
 800a7d2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a7d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d00b      	beq.n	800a7f6 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	2201      	movs	r2, #1
 800a7e4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a7ec:	f043 0201 	orr.w	r2, r3, #1
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a7f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a7fa:	f003 0302 	and.w	r3, r3, #2
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d011      	beq.n	800a826 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800a802:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a806:	f003 0301 	and.w	r3, r3, #1
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d00b      	beq.n	800a826 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	2202      	movs	r2, #2
 800a814:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a81c:	f043 0204 	orr.w	r2, r3, #4
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a826:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a82a:	f003 0304 	and.w	r3, r3, #4
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d011      	beq.n	800a856 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800a832:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a836:	f003 0301 	and.w	r3, r3, #1
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d00b      	beq.n	800a856 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	2204      	movs	r2, #4
 800a844:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a84c:	f043 0202 	orr.w	r2, r3, #2
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d006      	beq.n	800a86e <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a860:	6878      	ldr	r0, [r7, #4]
 800a862:	f7fe fcad 	bl	80091c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	2200      	movs	r2, #0
 800a86a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a874:	b29b      	uxth	r3, r3
 800a876:	2b00      	cmp	r3, #0
 800a878:	f040 80a1 	bne.w	800a9be <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a882:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a884:	e853 3f00 	ldrex	r3, [r3]
 800a888:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800a88a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a88c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a890:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	461a      	mov	r2, r3
 800a89a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a89e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a8a0:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8a2:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800a8a4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800a8a6:	e841 2300 	strex	r3, r2, [r1]
 800a8aa:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800a8ac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d1e4      	bne.n	800a87c <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	3308      	adds	r3, #8
 800a8b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a8bc:	e853 3f00 	ldrex	r3, [r3]
 800a8c0:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800a8c2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a8c4:	4b6f      	ldr	r3, [pc, #444]	@ (800aa84 <UART_RxISR_8BIT_FIFOEN+0x358>)
 800a8c6:	4013      	ands	r3, r2
 800a8c8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	3308      	adds	r3, #8
 800a8d2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a8d6:	66ba      	str	r2, [r7, #104]	@ 0x68
 800a8d8:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8da:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800a8dc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800a8de:	e841 2300 	strex	r3, r2, [r1]
 800a8e2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800a8e4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d1e3      	bne.n	800a8b2 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	2220      	movs	r2, #32
 800a8ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	2200      	movs	r2, #0
 800a8f6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	2200      	movs	r2, #0
 800a8fc:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	4a61      	ldr	r2, [pc, #388]	@ (800aa88 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800a904:	4293      	cmp	r3, r2
 800a906:	d021      	beq.n	800a94c <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	685b      	ldr	r3, [r3, #4]
 800a90e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a912:	2b00      	cmp	r3, #0
 800a914:	d01a      	beq.n	800a94c <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a91c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a91e:	e853 3f00 	ldrex	r3, [r3]
 800a922:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a924:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a926:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a92a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	461a      	mov	r2, r3
 800a934:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a938:	657b      	str	r3, [r7, #84]	@ 0x54
 800a93a:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a93c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a93e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a940:	e841 2300 	strex	r3, r2, [r1]
 800a944:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a946:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d1e4      	bne.n	800a916 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a950:	2b01      	cmp	r3, #1
 800a952:	d130      	bne.n	800a9b6 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	2200      	movs	r2, #0
 800a958:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a960:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a962:	e853 3f00 	ldrex	r3, [r3]
 800a966:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a96a:	f023 0310 	bic.w	r3, r3, #16
 800a96e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	461a      	mov	r2, r3
 800a978:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a97c:	643b      	str	r3, [r7, #64]	@ 0x40
 800a97e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a980:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a982:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a984:	e841 2300 	strex	r3, r2, [r1]
 800a988:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a98a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d1e4      	bne.n	800a95a <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	69db      	ldr	r3, [r3, #28]
 800a996:	f003 0310 	and.w	r3, r3, #16
 800a99a:	2b10      	cmp	r3, #16
 800a99c:	d103      	bne.n	800a9a6 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	2210      	movs	r2, #16
 800a9a4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a9ac:	4619      	mov	r1, r3
 800a9ae:	6878      	ldr	r0, [r7, #4]
 800a9b0:	f7fe fc10 	bl	80091d4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800a9b4:	e00e      	b.n	800a9d4 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 800a9b6:	6878      	ldr	r0, [r7, #4]
 800a9b8:	f7f7 f860 	bl	8001a7c <HAL_UART_RxCpltCallback>
        break;
 800a9bc:	e00a      	b.n	800a9d4 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a9be:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d006      	beq.n	800a9d4 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 800a9c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a9ca:	f003 0320 	and.w	r3, r3, #32
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	f47f aed0 	bne.w	800a774 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a9da:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a9de:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d049      	beq.n	800aa7a <UART_RxISR_8BIT_FIFOEN+0x34e>
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a9ec:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800a9f0:	429a      	cmp	r2, r3
 800a9f2:	d242      	bcs.n	800aa7a <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	3308      	adds	r3, #8
 800a9fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9fc:	6a3b      	ldr	r3, [r7, #32]
 800a9fe:	e853 3f00 	ldrex	r3, [r3]
 800aa02:	61fb      	str	r3, [r7, #28]
   return(result);
 800aa04:	69fb      	ldr	r3, [r7, #28]
 800aa06:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800aa0a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	3308      	adds	r3, #8
 800aa14:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800aa18:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800aa1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa1c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800aa1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aa20:	e841 2300 	strex	r3, r2, [r1]
 800aa24:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800aa26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d1e3      	bne.n	800a9f4 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	4a17      	ldr	r2, [pc, #92]	@ (800aa8c <UART_RxISR_8BIT_FIFOEN+0x360>)
 800aa30:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	e853 3f00 	ldrex	r3, [r3]
 800aa3e:	60bb      	str	r3, [r7, #8]
   return(result);
 800aa40:	68bb      	ldr	r3, [r7, #8]
 800aa42:	f043 0320 	orr.w	r3, r3, #32
 800aa46:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	461a      	mov	r2, r3
 800aa50:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800aa54:	61bb      	str	r3, [r7, #24]
 800aa56:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa58:	6979      	ldr	r1, [r7, #20]
 800aa5a:	69ba      	ldr	r2, [r7, #24]
 800aa5c:	e841 2300 	strex	r3, r2, [r1]
 800aa60:	613b      	str	r3, [r7, #16]
   return(result);
 800aa62:	693b      	ldr	r3, [r7, #16]
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d1e4      	bne.n	800aa32 <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800aa68:	e007      	b.n	800aa7a <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	699a      	ldr	r2, [r3, #24]
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	f042 0208 	orr.w	r2, r2, #8
 800aa78:	619a      	str	r2, [r3, #24]
}
 800aa7a:	bf00      	nop
 800aa7c:	37b0      	adds	r7, #176	@ 0xb0
 800aa7e:	46bd      	mov	sp, r7
 800aa80:	bd80      	pop	{r7, pc}
 800aa82:	bf00      	nop
 800aa84:	effffffe 	.word	0xeffffffe
 800aa88:	58000c00 	.word	0x58000c00
 800aa8c:	0800a3bd 	.word	0x0800a3bd

0800aa90 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800aa90:	b580      	push	{r7, lr}
 800aa92:	b0ae      	sub	sp, #184	@ 0xb8
 800aa94:	af00      	add	r7, sp, #0
 800aa96:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800aa9e:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	69db      	ldr	r3, [r3, #28]
 800aaa8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	689b      	ldr	r3, [r3, #8]
 800aabc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800aac6:	2b22      	cmp	r3, #34	@ 0x22
 800aac8:	f040 8185 	bne.w	800add6 <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800aad2:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800aad6:	e128      	b.n	800ad2a <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aade:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aae6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800aaea:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800aaee:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800aaf2:	4013      	ands	r3, r2
 800aaf4:	b29a      	uxth	r2, r3
 800aaf6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800aafa:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ab00:	1c9a      	adds	r2, r3, #2
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ab0c:	b29b      	uxth	r3, r3
 800ab0e:	3b01      	subs	r3, #1
 800ab10:	b29a      	uxth	r2, r3
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	69db      	ldr	r3, [r3, #28]
 800ab1e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800ab22:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ab26:	f003 0307 	and.w	r3, r3, #7
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d053      	beq.n	800abd6 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ab2e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ab32:	f003 0301 	and.w	r3, r3, #1
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d011      	beq.n	800ab5e <UART_RxISR_16BIT_FIFOEN+0xce>
 800ab3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ab3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d00b      	beq.n	800ab5e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	2201      	movs	r2, #1
 800ab4c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ab54:	f043 0201 	orr.w	r2, r3, #1
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ab5e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ab62:	f003 0302 	and.w	r3, r3, #2
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	d011      	beq.n	800ab8e <UART_RxISR_16BIT_FIFOEN+0xfe>
 800ab6a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ab6e:	f003 0301 	and.w	r3, r3, #1
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d00b      	beq.n	800ab8e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	2202      	movs	r2, #2
 800ab7c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ab84:	f043 0204 	orr.w	r2, r3, #4
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ab8e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ab92:	f003 0304 	and.w	r3, r3, #4
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d011      	beq.n	800abbe <UART_RxISR_16BIT_FIFOEN+0x12e>
 800ab9a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ab9e:	f003 0301 	and.w	r3, r3, #1
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d00b      	beq.n	800abbe <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	2204      	movs	r2, #4
 800abac:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800abb4:	f043 0202 	orr.w	r2, r3, #2
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d006      	beq.n	800abd6 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800abc8:	6878      	ldr	r0, [r7, #4]
 800abca:	f7fe faf9 	bl	80091c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	2200      	movs	r2, #0
 800abd2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800abdc:	b29b      	uxth	r3, r3
 800abde:	2b00      	cmp	r3, #0
 800abe0:	f040 80a3 	bne.w	800ad2a <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800abec:	e853 3f00 	ldrex	r3, [r3]
 800abf0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800abf2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800abf4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800abf8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	461a      	mov	r2, r3
 800ac02:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ac06:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ac0a:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac0c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ac0e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ac12:	e841 2300 	strex	r3, r2, [r1]
 800ac16:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800ac18:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d1e2      	bne.n	800abe4 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	3308      	adds	r3, #8
 800ac24:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac26:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ac28:	e853 3f00 	ldrex	r3, [r3]
 800ac2c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800ac2e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800ac30:	4b6f      	ldr	r3, [pc, #444]	@ (800adf0 <UART_RxISR_16BIT_FIFOEN+0x360>)
 800ac32:	4013      	ands	r3, r2
 800ac34:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	3308      	adds	r3, #8
 800ac3e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800ac42:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ac44:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac46:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ac48:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ac4a:	e841 2300 	strex	r3, r2, [r1]
 800ac4e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800ac50:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d1e3      	bne.n	800ac1e <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	2220      	movs	r2, #32
 800ac5a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	2200      	movs	r2, #0
 800ac62:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	2200      	movs	r2, #0
 800ac68:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	4a61      	ldr	r2, [pc, #388]	@ (800adf4 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800ac70:	4293      	cmp	r3, r2
 800ac72:	d021      	beq.n	800acb8 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	685b      	ldr	r3, [r3, #4]
 800ac7a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d01a      	beq.n	800acb8 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac8a:	e853 3f00 	ldrex	r3, [r3]
 800ac8e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ac90:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ac92:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ac96:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	461a      	mov	r2, r3
 800aca0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800aca4:	65bb      	str	r3, [r7, #88]	@ 0x58
 800aca6:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aca8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800acaa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800acac:	e841 2300 	strex	r3, r2, [r1]
 800acb0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800acb2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d1e4      	bne.n	800ac82 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800acbc:	2b01      	cmp	r3, #1
 800acbe:	d130      	bne.n	800ad22 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	2200      	movs	r2, #0
 800acc4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800accc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acce:	e853 3f00 	ldrex	r3, [r3]
 800acd2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800acd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800acd6:	f023 0310 	bic.w	r3, r3, #16
 800acda:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	461a      	mov	r2, r3
 800ace4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ace8:	647b      	str	r3, [r7, #68]	@ 0x44
 800acea:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800acee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800acf0:	e841 2300 	strex	r3, r2, [r1]
 800acf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800acf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d1e4      	bne.n	800acc6 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	69db      	ldr	r3, [r3, #28]
 800ad02:	f003 0310 	and.w	r3, r3, #16
 800ad06:	2b10      	cmp	r3, #16
 800ad08:	d103      	bne.n	800ad12 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	2210      	movs	r2, #16
 800ad10:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ad18:	4619      	mov	r1, r3
 800ad1a:	6878      	ldr	r0, [r7, #4]
 800ad1c:	f7fe fa5a 	bl	80091d4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800ad20:	e00e      	b.n	800ad40 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 800ad22:	6878      	ldr	r0, [r7, #4]
 800ad24:	f7f6 feaa 	bl	8001a7c <HAL_UART_RxCpltCallback>
        break;
 800ad28:	e00a      	b.n	800ad40 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ad2a:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d006      	beq.n	800ad40 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 800ad32:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ad36:	f003 0320 	and.w	r3, r3, #32
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	f47f aecc 	bne.w	800aad8 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ad46:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800ad4a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d049      	beq.n	800ade6 <UART_RxISR_16BIT_FIFOEN+0x356>
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ad58:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800ad5c:	429a      	cmp	r2, r3
 800ad5e:	d242      	bcs.n	800ade6 <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	3308      	adds	r3, #8
 800ad66:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad6a:	e853 3f00 	ldrex	r3, [r3]
 800ad6e:	623b      	str	r3, [r7, #32]
   return(result);
 800ad70:	6a3b      	ldr	r3, [r7, #32]
 800ad72:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ad76:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	3308      	adds	r3, #8
 800ad80:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800ad84:	633a      	str	r2, [r7, #48]	@ 0x30
 800ad86:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad88:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ad8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ad8c:	e841 2300 	strex	r3, r2, [r1]
 800ad90:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ad92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d1e3      	bne.n	800ad60 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	4a17      	ldr	r2, [pc, #92]	@ (800adf8 <UART_RxISR_16BIT_FIFOEN+0x368>)
 800ad9c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ada4:	693b      	ldr	r3, [r7, #16]
 800ada6:	e853 3f00 	ldrex	r3, [r3]
 800adaa:	60fb      	str	r3, [r7, #12]
   return(result);
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	f043 0320 	orr.w	r3, r3, #32
 800adb2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	461a      	mov	r2, r3
 800adbc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800adc0:	61fb      	str	r3, [r7, #28]
 800adc2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adc4:	69b9      	ldr	r1, [r7, #24]
 800adc6:	69fa      	ldr	r2, [r7, #28]
 800adc8:	e841 2300 	strex	r3, r2, [r1]
 800adcc:	617b      	str	r3, [r7, #20]
   return(result);
 800adce:	697b      	ldr	r3, [r7, #20]
 800add0:	2b00      	cmp	r3, #0
 800add2:	d1e4      	bne.n	800ad9e <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800add4:	e007      	b.n	800ade6 <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	699a      	ldr	r2, [r3, #24]
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	f042 0208 	orr.w	r2, r2, #8
 800ade4:	619a      	str	r2, [r3, #24]
}
 800ade6:	bf00      	nop
 800ade8:	37b8      	adds	r7, #184	@ 0xb8
 800adea:	46bd      	mov	sp, r7
 800adec:	bd80      	pop	{r7, pc}
 800adee:	bf00      	nop
 800adf0:	effffffe 	.word	0xeffffffe
 800adf4:	58000c00 	.word	0x58000c00
 800adf8:	0800a575 	.word	0x0800a575

0800adfc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800adfc:	b480      	push	{r7}
 800adfe:	b083      	sub	sp, #12
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ae04:	bf00      	nop
 800ae06:	370c      	adds	r7, #12
 800ae08:	46bd      	mov	sp, r7
 800ae0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae0e:	4770      	bx	lr

0800ae10 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800ae10:	b480      	push	{r7}
 800ae12:	b083      	sub	sp, #12
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800ae18:	bf00      	nop
 800ae1a:	370c      	adds	r7, #12
 800ae1c:	46bd      	mov	sp, r7
 800ae1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae22:	4770      	bx	lr

0800ae24 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800ae24:	b480      	push	{r7}
 800ae26:	b083      	sub	sp, #12
 800ae28:	af00      	add	r7, sp, #0
 800ae2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800ae2c:	bf00      	nop
 800ae2e:	370c      	adds	r7, #12
 800ae30:	46bd      	mov	sp, r7
 800ae32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae36:	4770      	bx	lr

0800ae38 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 800ae38:	b580      	push	{r7, lr}
 800ae3a:	b084      	sub	sp, #16
 800ae3c:	af00      	add	r7, sp, #0
 800ae3e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ae46:	2b01      	cmp	r3, #1
 800ae48:	d101      	bne.n	800ae4e <HAL_UARTEx_EnableFifoMode+0x16>
 800ae4a:	2302      	movs	r3, #2
 800ae4c:	e02b      	b.n	800aea6 <HAL_UARTEx_EnableFifoMode+0x6e>
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	2201      	movs	r2, #1
 800ae52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	2224      	movs	r2, #36	@ 0x24
 800ae5a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	681a      	ldr	r2, [r3, #0]
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	f022 0201 	bic.w	r2, r2, #1
 800ae74:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800ae7c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800ae84:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	68fa      	ldr	r2, [r7, #12]
 800ae8c:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ae8e:	6878      	ldr	r0, [r7, #4]
 800ae90:	f000 f8c2 	bl	800b018 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	2220      	movs	r2, #32
 800ae98:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	2200      	movs	r2, #0
 800aea0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800aea4:	2300      	movs	r3, #0
}
 800aea6:	4618      	mov	r0, r3
 800aea8:	3710      	adds	r7, #16
 800aeaa:	46bd      	mov	sp, r7
 800aeac:	bd80      	pop	{r7, pc}

0800aeae <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800aeae:	b480      	push	{r7}
 800aeb0:	b085      	sub	sp, #20
 800aeb2:	af00      	add	r7, sp, #0
 800aeb4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800aebc:	2b01      	cmp	r3, #1
 800aebe:	d101      	bne.n	800aec4 <HAL_UARTEx_DisableFifoMode+0x16>
 800aec0:	2302      	movs	r3, #2
 800aec2:	e027      	b.n	800af14 <HAL_UARTEx_DisableFifoMode+0x66>
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	2201      	movs	r2, #1
 800aec8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	2224      	movs	r2, #36	@ 0x24
 800aed0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	681a      	ldr	r2, [r3, #0]
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	f022 0201 	bic.w	r2, r2, #1
 800aeea:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800aef2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	2200      	movs	r2, #0
 800aef8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	68fa      	ldr	r2, [r7, #12]
 800af00:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	2220      	movs	r2, #32
 800af06:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	2200      	movs	r2, #0
 800af0e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800af12:	2300      	movs	r3, #0
}
 800af14:	4618      	mov	r0, r3
 800af16:	3714      	adds	r7, #20
 800af18:	46bd      	mov	sp, r7
 800af1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af1e:	4770      	bx	lr

0800af20 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800af20:	b580      	push	{r7, lr}
 800af22:	b084      	sub	sp, #16
 800af24:	af00      	add	r7, sp, #0
 800af26:	6078      	str	r0, [r7, #4]
 800af28:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800af30:	2b01      	cmp	r3, #1
 800af32:	d101      	bne.n	800af38 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800af34:	2302      	movs	r3, #2
 800af36:	e02d      	b.n	800af94 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	2201      	movs	r2, #1
 800af3c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	2224      	movs	r2, #36	@ 0x24
 800af44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	681a      	ldr	r2, [r3, #0]
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	f022 0201 	bic.w	r2, r2, #1
 800af5e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	689b      	ldr	r3, [r3, #8]
 800af66:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	683a      	ldr	r2, [r7, #0]
 800af70:	430a      	orrs	r2, r1
 800af72:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800af74:	6878      	ldr	r0, [r7, #4]
 800af76:	f000 f84f 	bl	800b018 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	68fa      	ldr	r2, [r7, #12]
 800af80:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	2220      	movs	r2, #32
 800af86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	2200      	movs	r2, #0
 800af8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800af92:	2300      	movs	r3, #0
}
 800af94:	4618      	mov	r0, r3
 800af96:	3710      	adds	r7, #16
 800af98:	46bd      	mov	sp, r7
 800af9a:	bd80      	pop	{r7, pc}

0800af9c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800af9c:	b580      	push	{r7, lr}
 800af9e:	b084      	sub	sp, #16
 800afa0:	af00      	add	r7, sp, #0
 800afa2:	6078      	str	r0, [r7, #4]
 800afa4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800afac:	2b01      	cmp	r3, #1
 800afae:	d101      	bne.n	800afb4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800afb0:	2302      	movs	r3, #2
 800afb2:	e02d      	b.n	800b010 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	2201      	movs	r2, #1
 800afb8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	2224      	movs	r2, #36	@ 0x24
 800afc0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	681a      	ldr	r2, [r3, #0]
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	f022 0201 	bic.w	r2, r2, #1
 800afda:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	689b      	ldr	r3, [r3, #8]
 800afe2:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	683a      	ldr	r2, [r7, #0]
 800afec:	430a      	orrs	r2, r1
 800afee:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800aff0:	6878      	ldr	r0, [r7, #4]
 800aff2:	f000 f811 	bl	800b018 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	68fa      	ldr	r2, [r7, #12]
 800affc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	2220      	movs	r2, #32
 800b002:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	2200      	movs	r2, #0
 800b00a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b00e:	2300      	movs	r3, #0
}
 800b010:	4618      	mov	r0, r3
 800b012:	3710      	adds	r7, #16
 800b014:	46bd      	mov	sp, r7
 800b016:	bd80      	pop	{r7, pc}

0800b018 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b018:	b480      	push	{r7}
 800b01a:	b085      	sub	sp, #20
 800b01c:	af00      	add	r7, sp, #0
 800b01e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b024:	2b00      	cmp	r3, #0
 800b026:	d108      	bne.n	800b03a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	2201      	movs	r2, #1
 800b02c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	2201      	movs	r2, #1
 800b034:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b038:	e031      	b.n	800b09e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b03a:	2310      	movs	r3, #16
 800b03c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b03e:	2310      	movs	r3, #16
 800b040:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	689b      	ldr	r3, [r3, #8]
 800b048:	0e5b      	lsrs	r3, r3, #25
 800b04a:	b2db      	uxtb	r3, r3
 800b04c:	f003 0307 	and.w	r3, r3, #7
 800b050:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	689b      	ldr	r3, [r3, #8]
 800b058:	0f5b      	lsrs	r3, r3, #29
 800b05a:	b2db      	uxtb	r3, r3
 800b05c:	f003 0307 	and.w	r3, r3, #7
 800b060:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b062:	7bbb      	ldrb	r3, [r7, #14]
 800b064:	7b3a      	ldrb	r2, [r7, #12]
 800b066:	4911      	ldr	r1, [pc, #68]	@ (800b0ac <UARTEx_SetNbDataToProcess+0x94>)
 800b068:	5c8a      	ldrb	r2, [r1, r2]
 800b06a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b06e:	7b3a      	ldrb	r2, [r7, #12]
 800b070:	490f      	ldr	r1, [pc, #60]	@ (800b0b0 <UARTEx_SetNbDataToProcess+0x98>)
 800b072:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b074:	fb93 f3f2 	sdiv	r3, r3, r2
 800b078:	b29a      	uxth	r2, r3
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b080:	7bfb      	ldrb	r3, [r7, #15]
 800b082:	7b7a      	ldrb	r2, [r7, #13]
 800b084:	4909      	ldr	r1, [pc, #36]	@ (800b0ac <UARTEx_SetNbDataToProcess+0x94>)
 800b086:	5c8a      	ldrb	r2, [r1, r2]
 800b088:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b08c:	7b7a      	ldrb	r2, [r7, #13]
 800b08e:	4908      	ldr	r1, [pc, #32]	@ (800b0b0 <UARTEx_SetNbDataToProcess+0x98>)
 800b090:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b092:	fb93 f3f2 	sdiv	r3, r3, r2
 800b096:	b29a      	uxth	r2, r3
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b09e:	bf00      	nop
 800b0a0:	3714      	adds	r7, #20
 800b0a2:	46bd      	mov	sp, r7
 800b0a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a8:	4770      	bx	lr
 800b0aa:	bf00      	nop
 800b0ac:	0800bd7c 	.word	0x0800bd7c
 800b0b0:	0800bd84 	.word	0x0800bd84

0800b0b4 <sniprintf>:
 800b0b4:	b40c      	push	{r2, r3}
 800b0b6:	b530      	push	{r4, r5, lr}
 800b0b8:	4b18      	ldr	r3, [pc, #96]	@ (800b11c <sniprintf+0x68>)
 800b0ba:	1e0c      	subs	r4, r1, #0
 800b0bc:	681d      	ldr	r5, [r3, #0]
 800b0be:	b09d      	sub	sp, #116	@ 0x74
 800b0c0:	da08      	bge.n	800b0d4 <sniprintf+0x20>
 800b0c2:	238b      	movs	r3, #139	@ 0x8b
 800b0c4:	602b      	str	r3, [r5, #0]
 800b0c6:	f04f 30ff 	mov.w	r0, #4294967295
 800b0ca:	b01d      	add	sp, #116	@ 0x74
 800b0cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b0d0:	b002      	add	sp, #8
 800b0d2:	4770      	bx	lr
 800b0d4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b0d8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b0dc:	f04f 0300 	mov.w	r3, #0
 800b0e0:	931b      	str	r3, [sp, #108]	@ 0x6c
 800b0e2:	bf14      	ite	ne
 800b0e4:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b0e8:	4623      	moveq	r3, r4
 800b0ea:	9304      	str	r3, [sp, #16]
 800b0ec:	9307      	str	r3, [sp, #28]
 800b0ee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b0f2:	9002      	str	r0, [sp, #8]
 800b0f4:	9006      	str	r0, [sp, #24]
 800b0f6:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b0fa:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b0fc:	ab21      	add	r3, sp, #132	@ 0x84
 800b0fe:	a902      	add	r1, sp, #8
 800b100:	4628      	mov	r0, r5
 800b102:	9301      	str	r3, [sp, #4]
 800b104:	f000 f9de 	bl	800b4c4 <_svfiprintf_r>
 800b108:	1c43      	adds	r3, r0, #1
 800b10a:	bfbc      	itt	lt
 800b10c:	238b      	movlt	r3, #139	@ 0x8b
 800b10e:	602b      	strlt	r3, [r5, #0]
 800b110:	2c00      	cmp	r4, #0
 800b112:	d0da      	beq.n	800b0ca <sniprintf+0x16>
 800b114:	9b02      	ldr	r3, [sp, #8]
 800b116:	2200      	movs	r2, #0
 800b118:	701a      	strb	r2, [r3, #0]
 800b11a:	e7d6      	b.n	800b0ca <sniprintf+0x16>
 800b11c:	2400002c 	.word	0x2400002c

0800b120 <_vsniprintf_r>:
 800b120:	b530      	push	{r4, r5, lr}
 800b122:	4614      	mov	r4, r2
 800b124:	2c00      	cmp	r4, #0
 800b126:	b09b      	sub	sp, #108	@ 0x6c
 800b128:	4605      	mov	r5, r0
 800b12a:	461a      	mov	r2, r3
 800b12c:	da05      	bge.n	800b13a <_vsniprintf_r+0x1a>
 800b12e:	238b      	movs	r3, #139	@ 0x8b
 800b130:	6003      	str	r3, [r0, #0]
 800b132:	f04f 30ff 	mov.w	r0, #4294967295
 800b136:	b01b      	add	sp, #108	@ 0x6c
 800b138:	bd30      	pop	{r4, r5, pc}
 800b13a:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b13e:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b142:	f04f 0300 	mov.w	r3, #0
 800b146:	9319      	str	r3, [sp, #100]	@ 0x64
 800b148:	bf14      	ite	ne
 800b14a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b14e:	4623      	moveq	r3, r4
 800b150:	9302      	str	r3, [sp, #8]
 800b152:	9305      	str	r3, [sp, #20]
 800b154:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b158:	9100      	str	r1, [sp, #0]
 800b15a:	9104      	str	r1, [sp, #16]
 800b15c:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b160:	4669      	mov	r1, sp
 800b162:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800b164:	f000 f9ae 	bl	800b4c4 <_svfiprintf_r>
 800b168:	1c43      	adds	r3, r0, #1
 800b16a:	bfbc      	itt	lt
 800b16c:	238b      	movlt	r3, #139	@ 0x8b
 800b16e:	602b      	strlt	r3, [r5, #0]
 800b170:	2c00      	cmp	r4, #0
 800b172:	d0e0      	beq.n	800b136 <_vsniprintf_r+0x16>
 800b174:	9b00      	ldr	r3, [sp, #0]
 800b176:	2200      	movs	r2, #0
 800b178:	701a      	strb	r2, [r3, #0]
 800b17a:	e7dc      	b.n	800b136 <_vsniprintf_r+0x16>

0800b17c <vsniprintf>:
 800b17c:	b507      	push	{r0, r1, r2, lr}
 800b17e:	9300      	str	r3, [sp, #0]
 800b180:	4613      	mov	r3, r2
 800b182:	460a      	mov	r2, r1
 800b184:	4601      	mov	r1, r0
 800b186:	4803      	ldr	r0, [pc, #12]	@ (800b194 <vsniprintf+0x18>)
 800b188:	6800      	ldr	r0, [r0, #0]
 800b18a:	f7ff ffc9 	bl	800b120 <_vsniprintf_r>
 800b18e:	b003      	add	sp, #12
 800b190:	f85d fb04 	ldr.w	pc, [sp], #4
 800b194:	2400002c 	.word	0x2400002c

0800b198 <memset>:
 800b198:	4402      	add	r2, r0
 800b19a:	4603      	mov	r3, r0
 800b19c:	4293      	cmp	r3, r2
 800b19e:	d100      	bne.n	800b1a2 <memset+0xa>
 800b1a0:	4770      	bx	lr
 800b1a2:	f803 1b01 	strb.w	r1, [r3], #1
 800b1a6:	e7f9      	b.n	800b19c <memset+0x4>

0800b1a8 <__errno>:
 800b1a8:	4b01      	ldr	r3, [pc, #4]	@ (800b1b0 <__errno+0x8>)
 800b1aa:	6818      	ldr	r0, [r3, #0]
 800b1ac:	4770      	bx	lr
 800b1ae:	bf00      	nop
 800b1b0:	2400002c 	.word	0x2400002c

0800b1b4 <__libc_init_array>:
 800b1b4:	b570      	push	{r4, r5, r6, lr}
 800b1b6:	4d0d      	ldr	r5, [pc, #52]	@ (800b1ec <__libc_init_array+0x38>)
 800b1b8:	4c0d      	ldr	r4, [pc, #52]	@ (800b1f0 <__libc_init_array+0x3c>)
 800b1ba:	1b64      	subs	r4, r4, r5
 800b1bc:	10a4      	asrs	r4, r4, #2
 800b1be:	2600      	movs	r6, #0
 800b1c0:	42a6      	cmp	r6, r4
 800b1c2:	d109      	bne.n	800b1d8 <__libc_init_array+0x24>
 800b1c4:	4d0b      	ldr	r5, [pc, #44]	@ (800b1f4 <__libc_init_array+0x40>)
 800b1c6:	4c0c      	ldr	r4, [pc, #48]	@ (800b1f8 <__libc_init_array+0x44>)
 800b1c8:	f000 fc64 	bl	800ba94 <_init>
 800b1cc:	1b64      	subs	r4, r4, r5
 800b1ce:	10a4      	asrs	r4, r4, #2
 800b1d0:	2600      	movs	r6, #0
 800b1d2:	42a6      	cmp	r6, r4
 800b1d4:	d105      	bne.n	800b1e2 <__libc_init_array+0x2e>
 800b1d6:	bd70      	pop	{r4, r5, r6, pc}
 800b1d8:	f855 3b04 	ldr.w	r3, [r5], #4
 800b1dc:	4798      	blx	r3
 800b1de:	3601      	adds	r6, #1
 800b1e0:	e7ee      	b.n	800b1c0 <__libc_init_array+0xc>
 800b1e2:	f855 3b04 	ldr.w	r3, [r5], #4
 800b1e6:	4798      	blx	r3
 800b1e8:	3601      	adds	r6, #1
 800b1ea:	e7f2      	b.n	800b1d2 <__libc_init_array+0x1e>
 800b1ec:	0800bdc8 	.word	0x0800bdc8
 800b1f0:	0800bdc8 	.word	0x0800bdc8
 800b1f4:	0800bdc8 	.word	0x0800bdc8
 800b1f8:	0800bdcc 	.word	0x0800bdcc

0800b1fc <__retarget_lock_acquire_recursive>:
 800b1fc:	4770      	bx	lr

0800b1fe <__retarget_lock_release_recursive>:
 800b1fe:	4770      	bx	lr

0800b200 <memcpy>:
 800b200:	440a      	add	r2, r1
 800b202:	4291      	cmp	r1, r2
 800b204:	f100 33ff 	add.w	r3, r0, #4294967295
 800b208:	d100      	bne.n	800b20c <memcpy+0xc>
 800b20a:	4770      	bx	lr
 800b20c:	b510      	push	{r4, lr}
 800b20e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b212:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b216:	4291      	cmp	r1, r2
 800b218:	d1f9      	bne.n	800b20e <memcpy+0xe>
 800b21a:	bd10      	pop	{r4, pc}

0800b21c <_free_r>:
 800b21c:	b538      	push	{r3, r4, r5, lr}
 800b21e:	4605      	mov	r5, r0
 800b220:	2900      	cmp	r1, #0
 800b222:	d041      	beq.n	800b2a8 <_free_r+0x8c>
 800b224:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b228:	1f0c      	subs	r4, r1, #4
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	bfb8      	it	lt
 800b22e:	18e4      	addlt	r4, r4, r3
 800b230:	f000 f8e0 	bl	800b3f4 <__malloc_lock>
 800b234:	4a1d      	ldr	r2, [pc, #116]	@ (800b2ac <_free_r+0x90>)
 800b236:	6813      	ldr	r3, [r2, #0]
 800b238:	b933      	cbnz	r3, 800b248 <_free_r+0x2c>
 800b23a:	6063      	str	r3, [r4, #4]
 800b23c:	6014      	str	r4, [r2, #0]
 800b23e:	4628      	mov	r0, r5
 800b240:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b244:	f000 b8dc 	b.w	800b400 <__malloc_unlock>
 800b248:	42a3      	cmp	r3, r4
 800b24a:	d908      	bls.n	800b25e <_free_r+0x42>
 800b24c:	6820      	ldr	r0, [r4, #0]
 800b24e:	1821      	adds	r1, r4, r0
 800b250:	428b      	cmp	r3, r1
 800b252:	bf01      	itttt	eq
 800b254:	6819      	ldreq	r1, [r3, #0]
 800b256:	685b      	ldreq	r3, [r3, #4]
 800b258:	1809      	addeq	r1, r1, r0
 800b25a:	6021      	streq	r1, [r4, #0]
 800b25c:	e7ed      	b.n	800b23a <_free_r+0x1e>
 800b25e:	461a      	mov	r2, r3
 800b260:	685b      	ldr	r3, [r3, #4]
 800b262:	b10b      	cbz	r3, 800b268 <_free_r+0x4c>
 800b264:	42a3      	cmp	r3, r4
 800b266:	d9fa      	bls.n	800b25e <_free_r+0x42>
 800b268:	6811      	ldr	r1, [r2, #0]
 800b26a:	1850      	adds	r0, r2, r1
 800b26c:	42a0      	cmp	r0, r4
 800b26e:	d10b      	bne.n	800b288 <_free_r+0x6c>
 800b270:	6820      	ldr	r0, [r4, #0]
 800b272:	4401      	add	r1, r0
 800b274:	1850      	adds	r0, r2, r1
 800b276:	4283      	cmp	r3, r0
 800b278:	6011      	str	r1, [r2, #0]
 800b27a:	d1e0      	bne.n	800b23e <_free_r+0x22>
 800b27c:	6818      	ldr	r0, [r3, #0]
 800b27e:	685b      	ldr	r3, [r3, #4]
 800b280:	6053      	str	r3, [r2, #4]
 800b282:	4408      	add	r0, r1
 800b284:	6010      	str	r0, [r2, #0]
 800b286:	e7da      	b.n	800b23e <_free_r+0x22>
 800b288:	d902      	bls.n	800b290 <_free_r+0x74>
 800b28a:	230c      	movs	r3, #12
 800b28c:	602b      	str	r3, [r5, #0]
 800b28e:	e7d6      	b.n	800b23e <_free_r+0x22>
 800b290:	6820      	ldr	r0, [r4, #0]
 800b292:	1821      	adds	r1, r4, r0
 800b294:	428b      	cmp	r3, r1
 800b296:	bf04      	itt	eq
 800b298:	6819      	ldreq	r1, [r3, #0]
 800b29a:	685b      	ldreq	r3, [r3, #4]
 800b29c:	6063      	str	r3, [r4, #4]
 800b29e:	bf04      	itt	eq
 800b2a0:	1809      	addeq	r1, r1, r0
 800b2a2:	6021      	streq	r1, [r4, #0]
 800b2a4:	6054      	str	r4, [r2, #4]
 800b2a6:	e7ca      	b.n	800b23e <_free_r+0x22>
 800b2a8:	bd38      	pop	{r3, r4, r5, pc}
 800b2aa:	bf00      	nop
 800b2ac:	24000f1c 	.word	0x24000f1c

0800b2b0 <sbrk_aligned>:
 800b2b0:	b570      	push	{r4, r5, r6, lr}
 800b2b2:	4e0f      	ldr	r6, [pc, #60]	@ (800b2f0 <sbrk_aligned+0x40>)
 800b2b4:	460c      	mov	r4, r1
 800b2b6:	6831      	ldr	r1, [r6, #0]
 800b2b8:	4605      	mov	r5, r0
 800b2ba:	b911      	cbnz	r1, 800b2c2 <sbrk_aligned+0x12>
 800b2bc:	f000 fba4 	bl	800ba08 <_sbrk_r>
 800b2c0:	6030      	str	r0, [r6, #0]
 800b2c2:	4621      	mov	r1, r4
 800b2c4:	4628      	mov	r0, r5
 800b2c6:	f000 fb9f 	bl	800ba08 <_sbrk_r>
 800b2ca:	1c43      	adds	r3, r0, #1
 800b2cc:	d103      	bne.n	800b2d6 <sbrk_aligned+0x26>
 800b2ce:	f04f 34ff 	mov.w	r4, #4294967295
 800b2d2:	4620      	mov	r0, r4
 800b2d4:	bd70      	pop	{r4, r5, r6, pc}
 800b2d6:	1cc4      	adds	r4, r0, #3
 800b2d8:	f024 0403 	bic.w	r4, r4, #3
 800b2dc:	42a0      	cmp	r0, r4
 800b2de:	d0f8      	beq.n	800b2d2 <sbrk_aligned+0x22>
 800b2e0:	1a21      	subs	r1, r4, r0
 800b2e2:	4628      	mov	r0, r5
 800b2e4:	f000 fb90 	bl	800ba08 <_sbrk_r>
 800b2e8:	3001      	adds	r0, #1
 800b2ea:	d1f2      	bne.n	800b2d2 <sbrk_aligned+0x22>
 800b2ec:	e7ef      	b.n	800b2ce <sbrk_aligned+0x1e>
 800b2ee:	bf00      	nop
 800b2f0:	24000f18 	.word	0x24000f18

0800b2f4 <_malloc_r>:
 800b2f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b2f8:	1ccd      	adds	r5, r1, #3
 800b2fa:	f025 0503 	bic.w	r5, r5, #3
 800b2fe:	3508      	adds	r5, #8
 800b300:	2d0c      	cmp	r5, #12
 800b302:	bf38      	it	cc
 800b304:	250c      	movcc	r5, #12
 800b306:	2d00      	cmp	r5, #0
 800b308:	4606      	mov	r6, r0
 800b30a:	db01      	blt.n	800b310 <_malloc_r+0x1c>
 800b30c:	42a9      	cmp	r1, r5
 800b30e:	d904      	bls.n	800b31a <_malloc_r+0x26>
 800b310:	230c      	movs	r3, #12
 800b312:	6033      	str	r3, [r6, #0]
 800b314:	2000      	movs	r0, #0
 800b316:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b31a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b3f0 <_malloc_r+0xfc>
 800b31e:	f000 f869 	bl	800b3f4 <__malloc_lock>
 800b322:	f8d8 3000 	ldr.w	r3, [r8]
 800b326:	461c      	mov	r4, r3
 800b328:	bb44      	cbnz	r4, 800b37c <_malloc_r+0x88>
 800b32a:	4629      	mov	r1, r5
 800b32c:	4630      	mov	r0, r6
 800b32e:	f7ff ffbf 	bl	800b2b0 <sbrk_aligned>
 800b332:	1c43      	adds	r3, r0, #1
 800b334:	4604      	mov	r4, r0
 800b336:	d158      	bne.n	800b3ea <_malloc_r+0xf6>
 800b338:	f8d8 4000 	ldr.w	r4, [r8]
 800b33c:	4627      	mov	r7, r4
 800b33e:	2f00      	cmp	r7, #0
 800b340:	d143      	bne.n	800b3ca <_malloc_r+0xd6>
 800b342:	2c00      	cmp	r4, #0
 800b344:	d04b      	beq.n	800b3de <_malloc_r+0xea>
 800b346:	6823      	ldr	r3, [r4, #0]
 800b348:	4639      	mov	r1, r7
 800b34a:	4630      	mov	r0, r6
 800b34c:	eb04 0903 	add.w	r9, r4, r3
 800b350:	f000 fb5a 	bl	800ba08 <_sbrk_r>
 800b354:	4581      	cmp	r9, r0
 800b356:	d142      	bne.n	800b3de <_malloc_r+0xea>
 800b358:	6821      	ldr	r1, [r4, #0]
 800b35a:	1a6d      	subs	r5, r5, r1
 800b35c:	4629      	mov	r1, r5
 800b35e:	4630      	mov	r0, r6
 800b360:	f7ff ffa6 	bl	800b2b0 <sbrk_aligned>
 800b364:	3001      	adds	r0, #1
 800b366:	d03a      	beq.n	800b3de <_malloc_r+0xea>
 800b368:	6823      	ldr	r3, [r4, #0]
 800b36a:	442b      	add	r3, r5
 800b36c:	6023      	str	r3, [r4, #0]
 800b36e:	f8d8 3000 	ldr.w	r3, [r8]
 800b372:	685a      	ldr	r2, [r3, #4]
 800b374:	bb62      	cbnz	r2, 800b3d0 <_malloc_r+0xdc>
 800b376:	f8c8 7000 	str.w	r7, [r8]
 800b37a:	e00f      	b.n	800b39c <_malloc_r+0xa8>
 800b37c:	6822      	ldr	r2, [r4, #0]
 800b37e:	1b52      	subs	r2, r2, r5
 800b380:	d420      	bmi.n	800b3c4 <_malloc_r+0xd0>
 800b382:	2a0b      	cmp	r2, #11
 800b384:	d917      	bls.n	800b3b6 <_malloc_r+0xc2>
 800b386:	1961      	adds	r1, r4, r5
 800b388:	42a3      	cmp	r3, r4
 800b38a:	6025      	str	r5, [r4, #0]
 800b38c:	bf18      	it	ne
 800b38e:	6059      	strne	r1, [r3, #4]
 800b390:	6863      	ldr	r3, [r4, #4]
 800b392:	bf08      	it	eq
 800b394:	f8c8 1000 	streq.w	r1, [r8]
 800b398:	5162      	str	r2, [r4, r5]
 800b39a:	604b      	str	r3, [r1, #4]
 800b39c:	4630      	mov	r0, r6
 800b39e:	f000 f82f 	bl	800b400 <__malloc_unlock>
 800b3a2:	f104 000b 	add.w	r0, r4, #11
 800b3a6:	1d23      	adds	r3, r4, #4
 800b3a8:	f020 0007 	bic.w	r0, r0, #7
 800b3ac:	1ac2      	subs	r2, r0, r3
 800b3ae:	bf1c      	itt	ne
 800b3b0:	1a1b      	subne	r3, r3, r0
 800b3b2:	50a3      	strne	r3, [r4, r2]
 800b3b4:	e7af      	b.n	800b316 <_malloc_r+0x22>
 800b3b6:	6862      	ldr	r2, [r4, #4]
 800b3b8:	42a3      	cmp	r3, r4
 800b3ba:	bf0c      	ite	eq
 800b3bc:	f8c8 2000 	streq.w	r2, [r8]
 800b3c0:	605a      	strne	r2, [r3, #4]
 800b3c2:	e7eb      	b.n	800b39c <_malloc_r+0xa8>
 800b3c4:	4623      	mov	r3, r4
 800b3c6:	6864      	ldr	r4, [r4, #4]
 800b3c8:	e7ae      	b.n	800b328 <_malloc_r+0x34>
 800b3ca:	463c      	mov	r4, r7
 800b3cc:	687f      	ldr	r7, [r7, #4]
 800b3ce:	e7b6      	b.n	800b33e <_malloc_r+0x4a>
 800b3d0:	461a      	mov	r2, r3
 800b3d2:	685b      	ldr	r3, [r3, #4]
 800b3d4:	42a3      	cmp	r3, r4
 800b3d6:	d1fb      	bne.n	800b3d0 <_malloc_r+0xdc>
 800b3d8:	2300      	movs	r3, #0
 800b3da:	6053      	str	r3, [r2, #4]
 800b3dc:	e7de      	b.n	800b39c <_malloc_r+0xa8>
 800b3de:	230c      	movs	r3, #12
 800b3e0:	6033      	str	r3, [r6, #0]
 800b3e2:	4630      	mov	r0, r6
 800b3e4:	f000 f80c 	bl	800b400 <__malloc_unlock>
 800b3e8:	e794      	b.n	800b314 <_malloc_r+0x20>
 800b3ea:	6005      	str	r5, [r0, #0]
 800b3ec:	e7d6      	b.n	800b39c <_malloc_r+0xa8>
 800b3ee:	bf00      	nop
 800b3f0:	24000f1c 	.word	0x24000f1c

0800b3f4 <__malloc_lock>:
 800b3f4:	4801      	ldr	r0, [pc, #4]	@ (800b3fc <__malloc_lock+0x8>)
 800b3f6:	f7ff bf01 	b.w	800b1fc <__retarget_lock_acquire_recursive>
 800b3fa:	bf00      	nop
 800b3fc:	24000f14 	.word	0x24000f14

0800b400 <__malloc_unlock>:
 800b400:	4801      	ldr	r0, [pc, #4]	@ (800b408 <__malloc_unlock+0x8>)
 800b402:	f7ff befc 	b.w	800b1fe <__retarget_lock_release_recursive>
 800b406:	bf00      	nop
 800b408:	24000f14 	.word	0x24000f14

0800b40c <__ssputs_r>:
 800b40c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b410:	688e      	ldr	r6, [r1, #8]
 800b412:	461f      	mov	r7, r3
 800b414:	42be      	cmp	r6, r7
 800b416:	680b      	ldr	r3, [r1, #0]
 800b418:	4682      	mov	sl, r0
 800b41a:	460c      	mov	r4, r1
 800b41c:	4690      	mov	r8, r2
 800b41e:	d82d      	bhi.n	800b47c <__ssputs_r+0x70>
 800b420:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b424:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b428:	d026      	beq.n	800b478 <__ssputs_r+0x6c>
 800b42a:	6965      	ldr	r5, [r4, #20]
 800b42c:	6909      	ldr	r1, [r1, #16]
 800b42e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b432:	eba3 0901 	sub.w	r9, r3, r1
 800b436:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b43a:	1c7b      	adds	r3, r7, #1
 800b43c:	444b      	add	r3, r9
 800b43e:	106d      	asrs	r5, r5, #1
 800b440:	429d      	cmp	r5, r3
 800b442:	bf38      	it	cc
 800b444:	461d      	movcc	r5, r3
 800b446:	0553      	lsls	r3, r2, #21
 800b448:	d527      	bpl.n	800b49a <__ssputs_r+0x8e>
 800b44a:	4629      	mov	r1, r5
 800b44c:	f7ff ff52 	bl	800b2f4 <_malloc_r>
 800b450:	4606      	mov	r6, r0
 800b452:	b360      	cbz	r0, 800b4ae <__ssputs_r+0xa2>
 800b454:	6921      	ldr	r1, [r4, #16]
 800b456:	464a      	mov	r2, r9
 800b458:	f7ff fed2 	bl	800b200 <memcpy>
 800b45c:	89a3      	ldrh	r3, [r4, #12]
 800b45e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b462:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b466:	81a3      	strh	r3, [r4, #12]
 800b468:	6126      	str	r6, [r4, #16]
 800b46a:	6165      	str	r5, [r4, #20]
 800b46c:	444e      	add	r6, r9
 800b46e:	eba5 0509 	sub.w	r5, r5, r9
 800b472:	6026      	str	r6, [r4, #0]
 800b474:	60a5      	str	r5, [r4, #8]
 800b476:	463e      	mov	r6, r7
 800b478:	42be      	cmp	r6, r7
 800b47a:	d900      	bls.n	800b47e <__ssputs_r+0x72>
 800b47c:	463e      	mov	r6, r7
 800b47e:	6820      	ldr	r0, [r4, #0]
 800b480:	4632      	mov	r2, r6
 800b482:	4641      	mov	r1, r8
 800b484:	f000 faa6 	bl	800b9d4 <memmove>
 800b488:	68a3      	ldr	r3, [r4, #8]
 800b48a:	1b9b      	subs	r3, r3, r6
 800b48c:	60a3      	str	r3, [r4, #8]
 800b48e:	6823      	ldr	r3, [r4, #0]
 800b490:	4433      	add	r3, r6
 800b492:	6023      	str	r3, [r4, #0]
 800b494:	2000      	movs	r0, #0
 800b496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b49a:	462a      	mov	r2, r5
 800b49c:	f000 fac4 	bl	800ba28 <_realloc_r>
 800b4a0:	4606      	mov	r6, r0
 800b4a2:	2800      	cmp	r0, #0
 800b4a4:	d1e0      	bne.n	800b468 <__ssputs_r+0x5c>
 800b4a6:	6921      	ldr	r1, [r4, #16]
 800b4a8:	4650      	mov	r0, sl
 800b4aa:	f7ff feb7 	bl	800b21c <_free_r>
 800b4ae:	230c      	movs	r3, #12
 800b4b0:	f8ca 3000 	str.w	r3, [sl]
 800b4b4:	89a3      	ldrh	r3, [r4, #12]
 800b4b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b4ba:	81a3      	strh	r3, [r4, #12]
 800b4bc:	f04f 30ff 	mov.w	r0, #4294967295
 800b4c0:	e7e9      	b.n	800b496 <__ssputs_r+0x8a>
	...

0800b4c4 <_svfiprintf_r>:
 800b4c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4c8:	4698      	mov	r8, r3
 800b4ca:	898b      	ldrh	r3, [r1, #12]
 800b4cc:	061b      	lsls	r3, r3, #24
 800b4ce:	b09d      	sub	sp, #116	@ 0x74
 800b4d0:	4607      	mov	r7, r0
 800b4d2:	460d      	mov	r5, r1
 800b4d4:	4614      	mov	r4, r2
 800b4d6:	d510      	bpl.n	800b4fa <_svfiprintf_r+0x36>
 800b4d8:	690b      	ldr	r3, [r1, #16]
 800b4da:	b973      	cbnz	r3, 800b4fa <_svfiprintf_r+0x36>
 800b4dc:	2140      	movs	r1, #64	@ 0x40
 800b4de:	f7ff ff09 	bl	800b2f4 <_malloc_r>
 800b4e2:	6028      	str	r0, [r5, #0]
 800b4e4:	6128      	str	r0, [r5, #16]
 800b4e6:	b930      	cbnz	r0, 800b4f6 <_svfiprintf_r+0x32>
 800b4e8:	230c      	movs	r3, #12
 800b4ea:	603b      	str	r3, [r7, #0]
 800b4ec:	f04f 30ff 	mov.w	r0, #4294967295
 800b4f0:	b01d      	add	sp, #116	@ 0x74
 800b4f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4f6:	2340      	movs	r3, #64	@ 0x40
 800b4f8:	616b      	str	r3, [r5, #20]
 800b4fa:	2300      	movs	r3, #0
 800b4fc:	9309      	str	r3, [sp, #36]	@ 0x24
 800b4fe:	2320      	movs	r3, #32
 800b500:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b504:	f8cd 800c 	str.w	r8, [sp, #12]
 800b508:	2330      	movs	r3, #48	@ 0x30
 800b50a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b6a8 <_svfiprintf_r+0x1e4>
 800b50e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b512:	f04f 0901 	mov.w	r9, #1
 800b516:	4623      	mov	r3, r4
 800b518:	469a      	mov	sl, r3
 800b51a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b51e:	b10a      	cbz	r2, 800b524 <_svfiprintf_r+0x60>
 800b520:	2a25      	cmp	r2, #37	@ 0x25
 800b522:	d1f9      	bne.n	800b518 <_svfiprintf_r+0x54>
 800b524:	ebba 0b04 	subs.w	fp, sl, r4
 800b528:	d00b      	beq.n	800b542 <_svfiprintf_r+0x7e>
 800b52a:	465b      	mov	r3, fp
 800b52c:	4622      	mov	r2, r4
 800b52e:	4629      	mov	r1, r5
 800b530:	4638      	mov	r0, r7
 800b532:	f7ff ff6b 	bl	800b40c <__ssputs_r>
 800b536:	3001      	adds	r0, #1
 800b538:	f000 80a7 	beq.w	800b68a <_svfiprintf_r+0x1c6>
 800b53c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b53e:	445a      	add	r2, fp
 800b540:	9209      	str	r2, [sp, #36]	@ 0x24
 800b542:	f89a 3000 	ldrb.w	r3, [sl]
 800b546:	2b00      	cmp	r3, #0
 800b548:	f000 809f 	beq.w	800b68a <_svfiprintf_r+0x1c6>
 800b54c:	2300      	movs	r3, #0
 800b54e:	f04f 32ff 	mov.w	r2, #4294967295
 800b552:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b556:	f10a 0a01 	add.w	sl, sl, #1
 800b55a:	9304      	str	r3, [sp, #16]
 800b55c:	9307      	str	r3, [sp, #28]
 800b55e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b562:	931a      	str	r3, [sp, #104]	@ 0x68
 800b564:	4654      	mov	r4, sl
 800b566:	2205      	movs	r2, #5
 800b568:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b56c:	484e      	ldr	r0, [pc, #312]	@ (800b6a8 <_svfiprintf_r+0x1e4>)
 800b56e:	f7f4 feb7 	bl	80002e0 <memchr>
 800b572:	9a04      	ldr	r2, [sp, #16]
 800b574:	b9d8      	cbnz	r0, 800b5ae <_svfiprintf_r+0xea>
 800b576:	06d0      	lsls	r0, r2, #27
 800b578:	bf44      	itt	mi
 800b57a:	2320      	movmi	r3, #32
 800b57c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b580:	0711      	lsls	r1, r2, #28
 800b582:	bf44      	itt	mi
 800b584:	232b      	movmi	r3, #43	@ 0x2b
 800b586:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b58a:	f89a 3000 	ldrb.w	r3, [sl]
 800b58e:	2b2a      	cmp	r3, #42	@ 0x2a
 800b590:	d015      	beq.n	800b5be <_svfiprintf_r+0xfa>
 800b592:	9a07      	ldr	r2, [sp, #28]
 800b594:	4654      	mov	r4, sl
 800b596:	2000      	movs	r0, #0
 800b598:	f04f 0c0a 	mov.w	ip, #10
 800b59c:	4621      	mov	r1, r4
 800b59e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b5a2:	3b30      	subs	r3, #48	@ 0x30
 800b5a4:	2b09      	cmp	r3, #9
 800b5a6:	d94b      	bls.n	800b640 <_svfiprintf_r+0x17c>
 800b5a8:	b1b0      	cbz	r0, 800b5d8 <_svfiprintf_r+0x114>
 800b5aa:	9207      	str	r2, [sp, #28]
 800b5ac:	e014      	b.n	800b5d8 <_svfiprintf_r+0x114>
 800b5ae:	eba0 0308 	sub.w	r3, r0, r8
 800b5b2:	fa09 f303 	lsl.w	r3, r9, r3
 800b5b6:	4313      	orrs	r3, r2
 800b5b8:	9304      	str	r3, [sp, #16]
 800b5ba:	46a2      	mov	sl, r4
 800b5bc:	e7d2      	b.n	800b564 <_svfiprintf_r+0xa0>
 800b5be:	9b03      	ldr	r3, [sp, #12]
 800b5c0:	1d19      	adds	r1, r3, #4
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	9103      	str	r1, [sp, #12]
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	bfbb      	ittet	lt
 800b5ca:	425b      	neglt	r3, r3
 800b5cc:	f042 0202 	orrlt.w	r2, r2, #2
 800b5d0:	9307      	strge	r3, [sp, #28]
 800b5d2:	9307      	strlt	r3, [sp, #28]
 800b5d4:	bfb8      	it	lt
 800b5d6:	9204      	strlt	r2, [sp, #16]
 800b5d8:	7823      	ldrb	r3, [r4, #0]
 800b5da:	2b2e      	cmp	r3, #46	@ 0x2e
 800b5dc:	d10a      	bne.n	800b5f4 <_svfiprintf_r+0x130>
 800b5de:	7863      	ldrb	r3, [r4, #1]
 800b5e0:	2b2a      	cmp	r3, #42	@ 0x2a
 800b5e2:	d132      	bne.n	800b64a <_svfiprintf_r+0x186>
 800b5e4:	9b03      	ldr	r3, [sp, #12]
 800b5e6:	1d1a      	adds	r2, r3, #4
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	9203      	str	r2, [sp, #12]
 800b5ec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b5f0:	3402      	adds	r4, #2
 800b5f2:	9305      	str	r3, [sp, #20]
 800b5f4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b6b8 <_svfiprintf_r+0x1f4>
 800b5f8:	7821      	ldrb	r1, [r4, #0]
 800b5fa:	2203      	movs	r2, #3
 800b5fc:	4650      	mov	r0, sl
 800b5fe:	f7f4 fe6f 	bl	80002e0 <memchr>
 800b602:	b138      	cbz	r0, 800b614 <_svfiprintf_r+0x150>
 800b604:	9b04      	ldr	r3, [sp, #16]
 800b606:	eba0 000a 	sub.w	r0, r0, sl
 800b60a:	2240      	movs	r2, #64	@ 0x40
 800b60c:	4082      	lsls	r2, r0
 800b60e:	4313      	orrs	r3, r2
 800b610:	3401      	adds	r4, #1
 800b612:	9304      	str	r3, [sp, #16]
 800b614:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b618:	4824      	ldr	r0, [pc, #144]	@ (800b6ac <_svfiprintf_r+0x1e8>)
 800b61a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b61e:	2206      	movs	r2, #6
 800b620:	f7f4 fe5e 	bl	80002e0 <memchr>
 800b624:	2800      	cmp	r0, #0
 800b626:	d036      	beq.n	800b696 <_svfiprintf_r+0x1d2>
 800b628:	4b21      	ldr	r3, [pc, #132]	@ (800b6b0 <_svfiprintf_r+0x1ec>)
 800b62a:	bb1b      	cbnz	r3, 800b674 <_svfiprintf_r+0x1b0>
 800b62c:	9b03      	ldr	r3, [sp, #12]
 800b62e:	3307      	adds	r3, #7
 800b630:	f023 0307 	bic.w	r3, r3, #7
 800b634:	3308      	adds	r3, #8
 800b636:	9303      	str	r3, [sp, #12]
 800b638:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b63a:	4433      	add	r3, r6
 800b63c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b63e:	e76a      	b.n	800b516 <_svfiprintf_r+0x52>
 800b640:	fb0c 3202 	mla	r2, ip, r2, r3
 800b644:	460c      	mov	r4, r1
 800b646:	2001      	movs	r0, #1
 800b648:	e7a8      	b.n	800b59c <_svfiprintf_r+0xd8>
 800b64a:	2300      	movs	r3, #0
 800b64c:	3401      	adds	r4, #1
 800b64e:	9305      	str	r3, [sp, #20]
 800b650:	4619      	mov	r1, r3
 800b652:	f04f 0c0a 	mov.w	ip, #10
 800b656:	4620      	mov	r0, r4
 800b658:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b65c:	3a30      	subs	r2, #48	@ 0x30
 800b65e:	2a09      	cmp	r2, #9
 800b660:	d903      	bls.n	800b66a <_svfiprintf_r+0x1a6>
 800b662:	2b00      	cmp	r3, #0
 800b664:	d0c6      	beq.n	800b5f4 <_svfiprintf_r+0x130>
 800b666:	9105      	str	r1, [sp, #20]
 800b668:	e7c4      	b.n	800b5f4 <_svfiprintf_r+0x130>
 800b66a:	fb0c 2101 	mla	r1, ip, r1, r2
 800b66e:	4604      	mov	r4, r0
 800b670:	2301      	movs	r3, #1
 800b672:	e7f0      	b.n	800b656 <_svfiprintf_r+0x192>
 800b674:	ab03      	add	r3, sp, #12
 800b676:	9300      	str	r3, [sp, #0]
 800b678:	462a      	mov	r2, r5
 800b67a:	4b0e      	ldr	r3, [pc, #56]	@ (800b6b4 <_svfiprintf_r+0x1f0>)
 800b67c:	a904      	add	r1, sp, #16
 800b67e:	4638      	mov	r0, r7
 800b680:	f3af 8000 	nop.w
 800b684:	1c42      	adds	r2, r0, #1
 800b686:	4606      	mov	r6, r0
 800b688:	d1d6      	bne.n	800b638 <_svfiprintf_r+0x174>
 800b68a:	89ab      	ldrh	r3, [r5, #12]
 800b68c:	065b      	lsls	r3, r3, #25
 800b68e:	f53f af2d 	bmi.w	800b4ec <_svfiprintf_r+0x28>
 800b692:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b694:	e72c      	b.n	800b4f0 <_svfiprintf_r+0x2c>
 800b696:	ab03      	add	r3, sp, #12
 800b698:	9300      	str	r3, [sp, #0]
 800b69a:	462a      	mov	r2, r5
 800b69c:	4b05      	ldr	r3, [pc, #20]	@ (800b6b4 <_svfiprintf_r+0x1f0>)
 800b69e:	a904      	add	r1, sp, #16
 800b6a0:	4638      	mov	r0, r7
 800b6a2:	f000 f879 	bl	800b798 <_printf_i>
 800b6a6:	e7ed      	b.n	800b684 <_svfiprintf_r+0x1c0>
 800b6a8:	0800bd8c 	.word	0x0800bd8c
 800b6ac:	0800bd96 	.word	0x0800bd96
 800b6b0:	00000000 	.word	0x00000000
 800b6b4:	0800b40d 	.word	0x0800b40d
 800b6b8:	0800bd92 	.word	0x0800bd92

0800b6bc <_printf_common>:
 800b6bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b6c0:	4616      	mov	r6, r2
 800b6c2:	4698      	mov	r8, r3
 800b6c4:	688a      	ldr	r2, [r1, #8]
 800b6c6:	690b      	ldr	r3, [r1, #16]
 800b6c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b6cc:	4293      	cmp	r3, r2
 800b6ce:	bfb8      	it	lt
 800b6d0:	4613      	movlt	r3, r2
 800b6d2:	6033      	str	r3, [r6, #0]
 800b6d4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b6d8:	4607      	mov	r7, r0
 800b6da:	460c      	mov	r4, r1
 800b6dc:	b10a      	cbz	r2, 800b6e2 <_printf_common+0x26>
 800b6de:	3301      	adds	r3, #1
 800b6e0:	6033      	str	r3, [r6, #0]
 800b6e2:	6823      	ldr	r3, [r4, #0]
 800b6e4:	0699      	lsls	r1, r3, #26
 800b6e6:	bf42      	ittt	mi
 800b6e8:	6833      	ldrmi	r3, [r6, #0]
 800b6ea:	3302      	addmi	r3, #2
 800b6ec:	6033      	strmi	r3, [r6, #0]
 800b6ee:	6825      	ldr	r5, [r4, #0]
 800b6f0:	f015 0506 	ands.w	r5, r5, #6
 800b6f4:	d106      	bne.n	800b704 <_printf_common+0x48>
 800b6f6:	f104 0a19 	add.w	sl, r4, #25
 800b6fa:	68e3      	ldr	r3, [r4, #12]
 800b6fc:	6832      	ldr	r2, [r6, #0]
 800b6fe:	1a9b      	subs	r3, r3, r2
 800b700:	42ab      	cmp	r3, r5
 800b702:	dc26      	bgt.n	800b752 <_printf_common+0x96>
 800b704:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b708:	6822      	ldr	r2, [r4, #0]
 800b70a:	3b00      	subs	r3, #0
 800b70c:	bf18      	it	ne
 800b70e:	2301      	movne	r3, #1
 800b710:	0692      	lsls	r2, r2, #26
 800b712:	d42b      	bmi.n	800b76c <_printf_common+0xb0>
 800b714:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b718:	4641      	mov	r1, r8
 800b71a:	4638      	mov	r0, r7
 800b71c:	47c8      	blx	r9
 800b71e:	3001      	adds	r0, #1
 800b720:	d01e      	beq.n	800b760 <_printf_common+0xa4>
 800b722:	6823      	ldr	r3, [r4, #0]
 800b724:	6922      	ldr	r2, [r4, #16]
 800b726:	f003 0306 	and.w	r3, r3, #6
 800b72a:	2b04      	cmp	r3, #4
 800b72c:	bf02      	ittt	eq
 800b72e:	68e5      	ldreq	r5, [r4, #12]
 800b730:	6833      	ldreq	r3, [r6, #0]
 800b732:	1aed      	subeq	r5, r5, r3
 800b734:	68a3      	ldr	r3, [r4, #8]
 800b736:	bf0c      	ite	eq
 800b738:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b73c:	2500      	movne	r5, #0
 800b73e:	4293      	cmp	r3, r2
 800b740:	bfc4      	itt	gt
 800b742:	1a9b      	subgt	r3, r3, r2
 800b744:	18ed      	addgt	r5, r5, r3
 800b746:	2600      	movs	r6, #0
 800b748:	341a      	adds	r4, #26
 800b74a:	42b5      	cmp	r5, r6
 800b74c:	d11a      	bne.n	800b784 <_printf_common+0xc8>
 800b74e:	2000      	movs	r0, #0
 800b750:	e008      	b.n	800b764 <_printf_common+0xa8>
 800b752:	2301      	movs	r3, #1
 800b754:	4652      	mov	r2, sl
 800b756:	4641      	mov	r1, r8
 800b758:	4638      	mov	r0, r7
 800b75a:	47c8      	blx	r9
 800b75c:	3001      	adds	r0, #1
 800b75e:	d103      	bne.n	800b768 <_printf_common+0xac>
 800b760:	f04f 30ff 	mov.w	r0, #4294967295
 800b764:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b768:	3501      	adds	r5, #1
 800b76a:	e7c6      	b.n	800b6fa <_printf_common+0x3e>
 800b76c:	18e1      	adds	r1, r4, r3
 800b76e:	1c5a      	adds	r2, r3, #1
 800b770:	2030      	movs	r0, #48	@ 0x30
 800b772:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b776:	4422      	add	r2, r4
 800b778:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b77c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b780:	3302      	adds	r3, #2
 800b782:	e7c7      	b.n	800b714 <_printf_common+0x58>
 800b784:	2301      	movs	r3, #1
 800b786:	4622      	mov	r2, r4
 800b788:	4641      	mov	r1, r8
 800b78a:	4638      	mov	r0, r7
 800b78c:	47c8      	blx	r9
 800b78e:	3001      	adds	r0, #1
 800b790:	d0e6      	beq.n	800b760 <_printf_common+0xa4>
 800b792:	3601      	adds	r6, #1
 800b794:	e7d9      	b.n	800b74a <_printf_common+0x8e>
	...

0800b798 <_printf_i>:
 800b798:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b79c:	7e0f      	ldrb	r7, [r1, #24]
 800b79e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b7a0:	2f78      	cmp	r7, #120	@ 0x78
 800b7a2:	4691      	mov	r9, r2
 800b7a4:	4680      	mov	r8, r0
 800b7a6:	460c      	mov	r4, r1
 800b7a8:	469a      	mov	sl, r3
 800b7aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b7ae:	d807      	bhi.n	800b7c0 <_printf_i+0x28>
 800b7b0:	2f62      	cmp	r7, #98	@ 0x62
 800b7b2:	d80a      	bhi.n	800b7ca <_printf_i+0x32>
 800b7b4:	2f00      	cmp	r7, #0
 800b7b6:	f000 80d1 	beq.w	800b95c <_printf_i+0x1c4>
 800b7ba:	2f58      	cmp	r7, #88	@ 0x58
 800b7bc:	f000 80b8 	beq.w	800b930 <_printf_i+0x198>
 800b7c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b7c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b7c8:	e03a      	b.n	800b840 <_printf_i+0xa8>
 800b7ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b7ce:	2b15      	cmp	r3, #21
 800b7d0:	d8f6      	bhi.n	800b7c0 <_printf_i+0x28>
 800b7d2:	a101      	add	r1, pc, #4	@ (adr r1, 800b7d8 <_printf_i+0x40>)
 800b7d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b7d8:	0800b831 	.word	0x0800b831
 800b7dc:	0800b845 	.word	0x0800b845
 800b7e0:	0800b7c1 	.word	0x0800b7c1
 800b7e4:	0800b7c1 	.word	0x0800b7c1
 800b7e8:	0800b7c1 	.word	0x0800b7c1
 800b7ec:	0800b7c1 	.word	0x0800b7c1
 800b7f0:	0800b845 	.word	0x0800b845
 800b7f4:	0800b7c1 	.word	0x0800b7c1
 800b7f8:	0800b7c1 	.word	0x0800b7c1
 800b7fc:	0800b7c1 	.word	0x0800b7c1
 800b800:	0800b7c1 	.word	0x0800b7c1
 800b804:	0800b943 	.word	0x0800b943
 800b808:	0800b86f 	.word	0x0800b86f
 800b80c:	0800b8fd 	.word	0x0800b8fd
 800b810:	0800b7c1 	.word	0x0800b7c1
 800b814:	0800b7c1 	.word	0x0800b7c1
 800b818:	0800b965 	.word	0x0800b965
 800b81c:	0800b7c1 	.word	0x0800b7c1
 800b820:	0800b86f 	.word	0x0800b86f
 800b824:	0800b7c1 	.word	0x0800b7c1
 800b828:	0800b7c1 	.word	0x0800b7c1
 800b82c:	0800b905 	.word	0x0800b905
 800b830:	6833      	ldr	r3, [r6, #0]
 800b832:	1d1a      	adds	r2, r3, #4
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	6032      	str	r2, [r6, #0]
 800b838:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b83c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b840:	2301      	movs	r3, #1
 800b842:	e09c      	b.n	800b97e <_printf_i+0x1e6>
 800b844:	6833      	ldr	r3, [r6, #0]
 800b846:	6820      	ldr	r0, [r4, #0]
 800b848:	1d19      	adds	r1, r3, #4
 800b84a:	6031      	str	r1, [r6, #0]
 800b84c:	0606      	lsls	r6, r0, #24
 800b84e:	d501      	bpl.n	800b854 <_printf_i+0xbc>
 800b850:	681d      	ldr	r5, [r3, #0]
 800b852:	e003      	b.n	800b85c <_printf_i+0xc4>
 800b854:	0645      	lsls	r5, r0, #25
 800b856:	d5fb      	bpl.n	800b850 <_printf_i+0xb8>
 800b858:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b85c:	2d00      	cmp	r5, #0
 800b85e:	da03      	bge.n	800b868 <_printf_i+0xd0>
 800b860:	232d      	movs	r3, #45	@ 0x2d
 800b862:	426d      	negs	r5, r5
 800b864:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b868:	4858      	ldr	r0, [pc, #352]	@ (800b9cc <_printf_i+0x234>)
 800b86a:	230a      	movs	r3, #10
 800b86c:	e011      	b.n	800b892 <_printf_i+0xfa>
 800b86e:	6821      	ldr	r1, [r4, #0]
 800b870:	6833      	ldr	r3, [r6, #0]
 800b872:	0608      	lsls	r0, r1, #24
 800b874:	f853 5b04 	ldr.w	r5, [r3], #4
 800b878:	d402      	bmi.n	800b880 <_printf_i+0xe8>
 800b87a:	0649      	lsls	r1, r1, #25
 800b87c:	bf48      	it	mi
 800b87e:	b2ad      	uxthmi	r5, r5
 800b880:	2f6f      	cmp	r7, #111	@ 0x6f
 800b882:	4852      	ldr	r0, [pc, #328]	@ (800b9cc <_printf_i+0x234>)
 800b884:	6033      	str	r3, [r6, #0]
 800b886:	bf14      	ite	ne
 800b888:	230a      	movne	r3, #10
 800b88a:	2308      	moveq	r3, #8
 800b88c:	2100      	movs	r1, #0
 800b88e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b892:	6866      	ldr	r6, [r4, #4]
 800b894:	60a6      	str	r6, [r4, #8]
 800b896:	2e00      	cmp	r6, #0
 800b898:	db05      	blt.n	800b8a6 <_printf_i+0x10e>
 800b89a:	6821      	ldr	r1, [r4, #0]
 800b89c:	432e      	orrs	r6, r5
 800b89e:	f021 0104 	bic.w	r1, r1, #4
 800b8a2:	6021      	str	r1, [r4, #0]
 800b8a4:	d04b      	beq.n	800b93e <_printf_i+0x1a6>
 800b8a6:	4616      	mov	r6, r2
 800b8a8:	fbb5 f1f3 	udiv	r1, r5, r3
 800b8ac:	fb03 5711 	mls	r7, r3, r1, r5
 800b8b0:	5dc7      	ldrb	r7, [r0, r7]
 800b8b2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b8b6:	462f      	mov	r7, r5
 800b8b8:	42bb      	cmp	r3, r7
 800b8ba:	460d      	mov	r5, r1
 800b8bc:	d9f4      	bls.n	800b8a8 <_printf_i+0x110>
 800b8be:	2b08      	cmp	r3, #8
 800b8c0:	d10b      	bne.n	800b8da <_printf_i+0x142>
 800b8c2:	6823      	ldr	r3, [r4, #0]
 800b8c4:	07df      	lsls	r7, r3, #31
 800b8c6:	d508      	bpl.n	800b8da <_printf_i+0x142>
 800b8c8:	6923      	ldr	r3, [r4, #16]
 800b8ca:	6861      	ldr	r1, [r4, #4]
 800b8cc:	4299      	cmp	r1, r3
 800b8ce:	bfde      	ittt	le
 800b8d0:	2330      	movle	r3, #48	@ 0x30
 800b8d2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b8d6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b8da:	1b92      	subs	r2, r2, r6
 800b8dc:	6122      	str	r2, [r4, #16]
 800b8de:	f8cd a000 	str.w	sl, [sp]
 800b8e2:	464b      	mov	r3, r9
 800b8e4:	aa03      	add	r2, sp, #12
 800b8e6:	4621      	mov	r1, r4
 800b8e8:	4640      	mov	r0, r8
 800b8ea:	f7ff fee7 	bl	800b6bc <_printf_common>
 800b8ee:	3001      	adds	r0, #1
 800b8f0:	d14a      	bne.n	800b988 <_printf_i+0x1f0>
 800b8f2:	f04f 30ff 	mov.w	r0, #4294967295
 800b8f6:	b004      	add	sp, #16
 800b8f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8fc:	6823      	ldr	r3, [r4, #0]
 800b8fe:	f043 0320 	orr.w	r3, r3, #32
 800b902:	6023      	str	r3, [r4, #0]
 800b904:	4832      	ldr	r0, [pc, #200]	@ (800b9d0 <_printf_i+0x238>)
 800b906:	2778      	movs	r7, #120	@ 0x78
 800b908:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b90c:	6823      	ldr	r3, [r4, #0]
 800b90e:	6831      	ldr	r1, [r6, #0]
 800b910:	061f      	lsls	r7, r3, #24
 800b912:	f851 5b04 	ldr.w	r5, [r1], #4
 800b916:	d402      	bmi.n	800b91e <_printf_i+0x186>
 800b918:	065f      	lsls	r7, r3, #25
 800b91a:	bf48      	it	mi
 800b91c:	b2ad      	uxthmi	r5, r5
 800b91e:	6031      	str	r1, [r6, #0]
 800b920:	07d9      	lsls	r1, r3, #31
 800b922:	bf44      	itt	mi
 800b924:	f043 0320 	orrmi.w	r3, r3, #32
 800b928:	6023      	strmi	r3, [r4, #0]
 800b92a:	b11d      	cbz	r5, 800b934 <_printf_i+0x19c>
 800b92c:	2310      	movs	r3, #16
 800b92e:	e7ad      	b.n	800b88c <_printf_i+0xf4>
 800b930:	4826      	ldr	r0, [pc, #152]	@ (800b9cc <_printf_i+0x234>)
 800b932:	e7e9      	b.n	800b908 <_printf_i+0x170>
 800b934:	6823      	ldr	r3, [r4, #0]
 800b936:	f023 0320 	bic.w	r3, r3, #32
 800b93a:	6023      	str	r3, [r4, #0]
 800b93c:	e7f6      	b.n	800b92c <_printf_i+0x194>
 800b93e:	4616      	mov	r6, r2
 800b940:	e7bd      	b.n	800b8be <_printf_i+0x126>
 800b942:	6833      	ldr	r3, [r6, #0]
 800b944:	6825      	ldr	r5, [r4, #0]
 800b946:	6961      	ldr	r1, [r4, #20]
 800b948:	1d18      	adds	r0, r3, #4
 800b94a:	6030      	str	r0, [r6, #0]
 800b94c:	062e      	lsls	r6, r5, #24
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	d501      	bpl.n	800b956 <_printf_i+0x1be>
 800b952:	6019      	str	r1, [r3, #0]
 800b954:	e002      	b.n	800b95c <_printf_i+0x1c4>
 800b956:	0668      	lsls	r0, r5, #25
 800b958:	d5fb      	bpl.n	800b952 <_printf_i+0x1ba>
 800b95a:	8019      	strh	r1, [r3, #0]
 800b95c:	2300      	movs	r3, #0
 800b95e:	6123      	str	r3, [r4, #16]
 800b960:	4616      	mov	r6, r2
 800b962:	e7bc      	b.n	800b8de <_printf_i+0x146>
 800b964:	6833      	ldr	r3, [r6, #0]
 800b966:	1d1a      	adds	r2, r3, #4
 800b968:	6032      	str	r2, [r6, #0]
 800b96a:	681e      	ldr	r6, [r3, #0]
 800b96c:	6862      	ldr	r2, [r4, #4]
 800b96e:	2100      	movs	r1, #0
 800b970:	4630      	mov	r0, r6
 800b972:	f7f4 fcb5 	bl	80002e0 <memchr>
 800b976:	b108      	cbz	r0, 800b97c <_printf_i+0x1e4>
 800b978:	1b80      	subs	r0, r0, r6
 800b97a:	6060      	str	r0, [r4, #4]
 800b97c:	6863      	ldr	r3, [r4, #4]
 800b97e:	6123      	str	r3, [r4, #16]
 800b980:	2300      	movs	r3, #0
 800b982:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b986:	e7aa      	b.n	800b8de <_printf_i+0x146>
 800b988:	6923      	ldr	r3, [r4, #16]
 800b98a:	4632      	mov	r2, r6
 800b98c:	4649      	mov	r1, r9
 800b98e:	4640      	mov	r0, r8
 800b990:	47d0      	blx	sl
 800b992:	3001      	adds	r0, #1
 800b994:	d0ad      	beq.n	800b8f2 <_printf_i+0x15a>
 800b996:	6823      	ldr	r3, [r4, #0]
 800b998:	079b      	lsls	r3, r3, #30
 800b99a:	d413      	bmi.n	800b9c4 <_printf_i+0x22c>
 800b99c:	68e0      	ldr	r0, [r4, #12]
 800b99e:	9b03      	ldr	r3, [sp, #12]
 800b9a0:	4298      	cmp	r0, r3
 800b9a2:	bfb8      	it	lt
 800b9a4:	4618      	movlt	r0, r3
 800b9a6:	e7a6      	b.n	800b8f6 <_printf_i+0x15e>
 800b9a8:	2301      	movs	r3, #1
 800b9aa:	4632      	mov	r2, r6
 800b9ac:	4649      	mov	r1, r9
 800b9ae:	4640      	mov	r0, r8
 800b9b0:	47d0      	blx	sl
 800b9b2:	3001      	adds	r0, #1
 800b9b4:	d09d      	beq.n	800b8f2 <_printf_i+0x15a>
 800b9b6:	3501      	adds	r5, #1
 800b9b8:	68e3      	ldr	r3, [r4, #12]
 800b9ba:	9903      	ldr	r1, [sp, #12]
 800b9bc:	1a5b      	subs	r3, r3, r1
 800b9be:	42ab      	cmp	r3, r5
 800b9c0:	dcf2      	bgt.n	800b9a8 <_printf_i+0x210>
 800b9c2:	e7eb      	b.n	800b99c <_printf_i+0x204>
 800b9c4:	2500      	movs	r5, #0
 800b9c6:	f104 0619 	add.w	r6, r4, #25
 800b9ca:	e7f5      	b.n	800b9b8 <_printf_i+0x220>
 800b9cc:	0800bd9d 	.word	0x0800bd9d
 800b9d0:	0800bdae 	.word	0x0800bdae

0800b9d4 <memmove>:
 800b9d4:	4288      	cmp	r0, r1
 800b9d6:	b510      	push	{r4, lr}
 800b9d8:	eb01 0402 	add.w	r4, r1, r2
 800b9dc:	d902      	bls.n	800b9e4 <memmove+0x10>
 800b9de:	4284      	cmp	r4, r0
 800b9e0:	4623      	mov	r3, r4
 800b9e2:	d807      	bhi.n	800b9f4 <memmove+0x20>
 800b9e4:	1e43      	subs	r3, r0, #1
 800b9e6:	42a1      	cmp	r1, r4
 800b9e8:	d008      	beq.n	800b9fc <memmove+0x28>
 800b9ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b9ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b9f2:	e7f8      	b.n	800b9e6 <memmove+0x12>
 800b9f4:	4402      	add	r2, r0
 800b9f6:	4601      	mov	r1, r0
 800b9f8:	428a      	cmp	r2, r1
 800b9fa:	d100      	bne.n	800b9fe <memmove+0x2a>
 800b9fc:	bd10      	pop	{r4, pc}
 800b9fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ba02:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ba06:	e7f7      	b.n	800b9f8 <memmove+0x24>

0800ba08 <_sbrk_r>:
 800ba08:	b538      	push	{r3, r4, r5, lr}
 800ba0a:	4d06      	ldr	r5, [pc, #24]	@ (800ba24 <_sbrk_r+0x1c>)
 800ba0c:	2300      	movs	r3, #0
 800ba0e:	4604      	mov	r4, r0
 800ba10:	4608      	mov	r0, r1
 800ba12:	602b      	str	r3, [r5, #0]
 800ba14:	f7f6 fb24 	bl	8002060 <_sbrk>
 800ba18:	1c43      	adds	r3, r0, #1
 800ba1a:	d102      	bne.n	800ba22 <_sbrk_r+0x1a>
 800ba1c:	682b      	ldr	r3, [r5, #0]
 800ba1e:	b103      	cbz	r3, 800ba22 <_sbrk_r+0x1a>
 800ba20:	6023      	str	r3, [r4, #0]
 800ba22:	bd38      	pop	{r3, r4, r5, pc}
 800ba24:	24000f10 	.word	0x24000f10

0800ba28 <_realloc_r>:
 800ba28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba2c:	4607      	mov	r7, r0
 800ba2e:	4614      	mov	r4, r2
 800ba30:	460d      	mov	r5, r1
 800ba32:	b921      	cbnz	r1, 800ba3e <_realloc_r+0x16>
 800ba34:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ba38:	4611      	mov	r1, r2
 800ba3a:	f7ff bc5b 	b.w	800b2f4 <_malloc_r>
 800ba3e:	b92a      	cbnz	r2, 800ba4c <_realloc_r+0x24>
 800ba40:	f7ff fbec 	bl	800b21c <_free_r>
 800ba44:	4625      	mov	r5, r4
 800ba46:	4628      	mov	r0, r5
 800ba48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba4c:	f000 f81a 	bl	800ba84 <_malloc_usable_size_r>
 800ba50:	4284      	cmp	r4, r0
 800ba52:	4606      	mov	r6, r0
 800ba54:	d802      	bhi.n	800ba5c <_realloc_r+0x34>
 800ba56:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ba5a:	d8f4      	bhi.n	800ba46 <_realloc_r+0x1e>
 800ba5c:	4621      	mov	r1, r4
 800ba5e:	4638      	mov	r0, r7
 800ba60:	f7ff fc48 	bl	800b2f4 <_malloc_r>
 800ba64:	4680      	mov	r8, r0
 800ba66:	b908      	cbnz	r0, 800ba6c <_realloc_r+0x44>
 800ba68:	4645      	mov	r5, r8
 800ba6a:	e7ec      	b.n	800ba46 <_realloc_r+0x1e>
 800ba6c:	42b4      	cmp	r4, r6
 800ba6e:	4622      	mov	r2, r4
 800ba70:	4629      	mov	r1, r5
 800ba72:	bf28      	it	cs
 800ba74:	4632      	movcs	r2, r6
 800ba76:	f7ff fbc3 	bl	800b200 <memcpy>
 800ba7a:	4629      	mov	r1, r5
 800ba7c:	4638      	mov	r0, r7
 800ba7e:	f7ff fbcd 	bl	800b21c <_free_r>
 800ba82:	e7f1      	b.n	800ba68 <_realloc_r+0x40>

0800ba84 <_malloc_usable_size_r>:
 800ba84:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba88:	1f18      	subs	r0, r3, #4
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	bfbc      	itt	lt
 800ba8e:	580b      	ldrlt	r3, [r1, r0]
 800ba90:	18c0      	addlt	r0, r0, r3
 800ba92:	4770      	bx	lr

0800ba94 <_init>:
 800ba94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba96:	bf00      	nop
 800ba98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba9a:	bc08      	pop	{r3}
 800ba9c:	469e      	mov	lr, r3
 800ba9e:	4770      	bx	lr

0800baa0 <_fini>:
 800baa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800baa2:	bf00      	nop
 800baa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800baa6:	bc08      	pop	{r3}
 800baa8:	469e      	mov	lr, r3
 800baaa:	4770      	bx	lr
