

================================================================
== Vivado HLS Report for 'backsub_EM_ALGO'
================================================================
* Date:           Wed Jan 03 16:29:13 2018

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        GMM_backsub_new
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   53|  185|   53|  185|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    5|   14|         3|          -|          -| 1 ~ 4 |    no    |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 250
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / (!tmp_61)
	111  / (tmp_61)
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / (!tmp_80)
	63  / (tmp_80)
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / (!tmp_78)
	82  / (tmp_78)
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / (!tmp_97)
	104  / (tmp_97)
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	250  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	103  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / (!tmp_73)
	214  / (tmp_73)
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	209  / true
209 --> 
	210  / true
210 --> 
	211  / true
211 --> 
	212  / true
212 --> 
	213  / true
213 --> 
	214  / true
214 --> 
	215  / (!or_cond)
	234  / (or_cond)
215 --> 
	216  / true
216 --> 
	217  / true
217 --> 
	218  / true
218 --> 
	219  / true
219 --> 
	220  / true
220 --> 
	221  / true
221 --> 
	222  / true
222 --> 
	223  / true
223 --> 
	224  / true
224 --> 
	225  / true
225 --> 
	226  / true
226 --> 
	227  / true
227 --> 
	228  / true
228 --> 
	229  / true
229 --> 
	230  / true
230 --> 
	231  / true
231 --> 
	232  / true
232 --> 
	233  / true
233 --> 
	234  / true
234 --> 
	235  / true
235 --> 
	236  / true
236 --> 
	237  / true
237 --> 
	238  / true
238 --> 
	239  / true
239 --> 
	240  / true
240 --> 
	241  / true
241 --> 
	242  / true
242 --> 
	243  / true
243 --> 
	244  / true
244 --> 
	245  / true
245 --> 
	246  / (!tmp_88)
	243  / (tmp_88)
246 --> 
	247  / true
247 --> 
	248  / true
248 --> 
	249  / true
249 --> 
	250  / true
250 --> 
* FSM state operations: 

 <State 1>: 7.52ns
ST_1: tmp_25_read [1/1] 1.04ns
meminst.0_ifconv:1  %tmp_25_read = call i19 @_ssdm_op_Read.ap_auto.i19(i19 %tmp_25)

ST_1: para5_read [1/1] 1.04ns
meminst.0_ifconv:2  %para5_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %para5)

ST_1: pos_read [1/1] 1.04ns
meminst.0_ifconv:3  %pos_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %pos_r)

ST_1: p_shl [1/1] 0.00ns
meminst.0_ifconv:8  %p_shl = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %pos_read, i3 0)

ST_1: p_shl_cast [1/1] 0.00ns
meminst.0_ifconv:9  %p_shl_cast = zext i13 %p_shl to i14

ST_1: p_shl2 [1/1] 0.00ns
meminst.0_ifconv:10  %p_shl2 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %pos_read, i1 false)

ST_1: p_shl2_cast [1/1] 0.00ns
meminst.0_ifconv:11  %p_shl2_cast = zext i11 %p_shl2 to i14

ST_1: tmp_33 [1/1] 1.96ns
meminst.0_ifconv:12  %tmp_33 = sub i14 %p_shl_cast, %p_shl2_cast

ST_1: tmp_36_cast [1/1] 0.00ns
meminst.0_ifconv:13  %tmp_36_cast = sext i14 %tmp_33 to i20

ST_1: tmp_25_cast1 [1/1] 0.00ns
meminst.0_ifconv:29  %tmp_25_cast1 = zext i19 %tmp_25_read to i20

ST_1: sum [1/1] 2.08ns
meminst.0_ifconv:30  %sum = add i20 %tmp_36_cast, %tmp_25_cast1

ST_1: sum_cast_cast [1/1] 0.00ns
meminst.0_ifconv:31  %sum_cast_cast = zext i20 %sum to i31

ST_1: sext_cast [1/1] 0.00ns
meminst.0_ifconv:32  %sext_cast = zext i30 %para5_read to i31

ST_1: sum10 [1/1] 2.44ns
meminst.0_ifconv:33  %sum10 = add i31 %sext_cast, %sum_cast_cast


 <State 2>: 8.75ns
ST_2: tmp_35 [1/1] 1.96ns
meminst.0_ifconv:14  %tmp_35 = add i14 2, %tmp_33

ST_2: sum10_cast [1/1] 0.00ns
meminst.0_ifconv:34  %sum10_cast = zext i31 %sum10 to i64

ST_2: parameters_addr [1/1] 0.00ns
meminst.0_ifconv:35  %parameters_addr = getelementptr float* %parameters, i64 %sum10_cast

ST_2: parameters_load_req [7/7] 8.75ns
meminst.0_ifconv:36  %parameters_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr, i32 1)

ST_2: tmp_59_cast [1/1] 0.00ns
meminst.0_ifconv:66  %tmp_59_cast = sext i14 %tmp_35 to i20

ST_2: sum2 [1/1] 2.08ns
meminst.0_ifconv:67  %sum2 = add i20 %tmp_59_cast, %tmp_25_cast1

ST_2: sum2_cast_cast [1/1] 0.00ns
meminst.0_ifconv:68  %sum2_cast_cast = zext i20 %sum2 to i31

ST_2: sum11 [1/1] 2.44ns
meminst.0_ifconv:69  %sum11 = add i31 %sext_cast, %sum2_cast_cast


 <State 3>: 8.75ns
ST_3: tmp_40 [1/1] 1.96ns
meminst.0_ifconv:28  %tmp_40 = add i14 4, %tmp_33

ST_3: parameters_load_req [6/7] 8.75ns
meminst.0_ifconv:36  %parameters_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr, i32 1)

ST_3: sum11_cast [1/1] 0.00ns
meminst.0_ifconv:70  %sum11_cast = zext i31 %sum11 to i64

ST_3: parameters_addr_1 [1/1] 0.00ns
meminst.0_ifconv:71  %parameters_addr_1 = getelementptr float* %parameters, i64 %sum11_cast

ST_3: parameters_load_1_req [7/7] 8.75ns
meminst.0_ifconv:72  %parameters_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_1, i32 1)

ST_3: tmp_64_cast [1/1] 0.00ns
meminst.0_ifconv:94  %tmp_64_cast = sext i14 %tmp_40 to i20

ST_3: sum4 [1/1] 2.08ns
meminst.0_ifconv:95  %sum4 = add i20 %tmp_64_cast, %tmp_25_cast1

ST_3: sum4_cast_cast [1/1] 0.00ns
meminst.0_ifconv:96  %sum4_cast_cast = zext i20 %sum4 to i31

ST_3: sum12 [1/1] 2.44ns
meminst.0_ifconv:97  %sum12 = add i31 %sext_cast, %sum4_cast_cast


 <State 4>: 8.75ns
ST_4: parameters_load_req [5/7] 8.75ns
meminst.0_ifconv:36  %parameters_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr, i32 1)

ST_4: parameters_load_1_req [6/7] 8.75ns
meminst.0_ifconv:72  %parameters_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_1, i32 1)

ST_4: sum12_cast [1/1] 0.00ns
meminst.0_ifconv:98  %sum12_cast = zext i31 %sum12 to i64

ST_4: parameters_addr_2 [1/1] 0.00ns
meminst.0_ifconv:99  %parameters_addr_2 = getelementptr float* %parameters, i64 %sum12_cast

ST_4: parameters_load_2_req [7/7] 8.75ns
meminst.0_ifconv:100  %parameters_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

ST_4: tmp_55_s [1/1] 0.00ns
meminst.0_ifconv:106  %tmp_55_s = or i20 %tmp_36_cast, 1

ST_4: sum_1 [1/1] 2.08ns
meminst.0_ifconv:107  %sum_1 = add i20 %tmp_55_s, %tmp_25_cast1

ST_4: sum_1_cast_cast [1/1] 0.00ns
meminst.0_ifconv:108  %sum_1_cast_cast = zext i20 %sum_1 to i31

ST_4: sum13 [1/1] 2.44ns
meminst.0_ifconv:109  %sum13 = add i31 %sext_cast, %sum_1_cast_cast


 <State 5>: 8.75ns
ST_5: parameters_load_req [4/7] 8.75ns
meminst.0_ifconv:36  %parameters_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr, i32 1)

ST_5: parameters_load_1_req [5/7] 8.75ns
meminst.0_ifconv:72  %parameters_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_1, i32 1)

ST_5: parameters_load_2_req [6/7] 8.75ns
meminst.0_ifconv:100  %parameters_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

ST_5: sum13_cast [1/1] 0.00ns
meminst.0_ifconv:110  %sum13_cast = zext i31 %sum13 to i64

ST_5: parameters_addr_3 [1/1] 0.00ns
meminst.0_ifconv:111  %parameters_addr_3 = getelementptr float* %parameters, i64 %sum13_cast

ST_5: parameters_load_3_req [7/7] 8.75ns
meminst.0_ifconv:112  %parameters_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_3, i32 1)

ST_5: tmp_60_1 [1/1] 1.96ns
meminst.0_ifconv:142  %tmp_60_1 = add i14 3, %tmp_33

ST_5: tmp_61_1_cast [1/1] 0.00ns
meminst.0_ifconv:143  %tmp_61_1_cast = sext i14 %tmp_60_1 to i20

ST_5: sum2_1 [1/1] 2.08ns
meminst.0_ifconv:144  %sum2_1 = add i20 %tmp_61_1_cast, %tmp_25_cast1

ST_5: sum2_1_cast_cast [1/1] 0.00ns
meminst.0_ifconv:145  %sum2_1_cast_cast = zext i20 %sum2_1 to i31

ST_5: sum14 [1/1] 2.44ns
meminst.0_ifconv:146  %sum14 = add i31 %sext_cast, %sum2_1_cast_cast


 <State 6>: 8.75ns
ST_6: parameters_load_req [3/7] 8.75ns
meminst.0_ifconv:36  %parameters_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr, i32 1)

ST_6: parameters_load_1_req [4/7] 8.75ns
meminst.0_ifconv:72  %parameters_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_1, i32 1)

ST_6: parameters_load_2_req [5/7] 8.75ns
meminst.0_ifconv:100  %parameters_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

ST_6: parameters_load_3_req [6/7] 8.75ns
meminst.0_ifconv:112  %parameters_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_3, i32 1)

ST_6: sum14_cast [1/1] 0.00ns
meminst.0_ifconv:147  %sum14_cast = zext i31 %sum14 to i64

ST_6: parameters_addr_4 [1/1] 0.00ns
meminst.0_ifconv:148  %parameters_addr_4 = getelementptr float* %parameters, i64 %sum14_cast

ST_6: parameters_load_4_req [7/7] 8.75ns
meminst.0_ifconv:149  %parameters_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_4, i32 1)


 <State 7>: 8.75ns
ST_7: parameters_load_req [2/7] 8.75ns
meminst.0_ifconv:36  %parameters_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr, i32 1)

ST_7: parameters_load_1_req [3/7] 8.75ns
meminst.0_ifconv:72  %parameters_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_1, i32 1)

ST_7: parameters_load_2_req [4/7] 8.75ns
meminst.0_ifconv:100  %parameters_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

ST_7: parameters_load_3_req [5/7] 8.75ns
meminst.0_ifconv:112  %parameters_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_3, i32 1)

ST_7: parameters_load_4_req [6/7] 8.75ns
meminst.0_ifconv:149  %parameters_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_4, i32 1)

ST_7: tmp_69_1 [1/1] 1.96ns
meminst.0_ifconv:170  %tmp_69_1 = add i14 5, %tmp_33

ST_7: tmp_70_1_cast [1/1] 0.00ns
meminst.0_ifconv:171  %tmp_70_1_cast = sext i14 %tmp_69_1 to i20

ST_7: sum4_1 [1/1] 2.08ns
meminst.0_ifconv:172  %sum4_1 = add i20 %tmp_70_1_cast, %tmp_25_cast1

ST_7: sum4_1_cast_cast [1/1] 0.00ns
meminst.0_ifconv:173  %sum4_1_cast_cast = zext i20 %sum4_1 to i31

ST_7: sum15 [1/1] 2.44ns
meminst.0_ifconv:174  %sum15 = add i31 %sext_cast, %sum4_1_cast_cast


 <State 8>: 8.75ns
ST_8: parameters_load_req [1/7] 8.75ns
meminst.0_ifconv:36  %parameters_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr, i32 1)

ST_8: parameters_load_1_req [2/7] 8.75ns
meminst.0_ifconv:72  %parameters_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_1, i32 1)

ST_8: parameters_load_2_req [3/7] 8.75ns
meminst.0_ifconv:100  %parameters_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

ST_8: parameters_load_3_req [4/7] 8.75ns
meminst.0_ifconv:112  %parameters_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_3, i32 1)

ST_8: parameters_load_4_req [5/7] 8.75ns
meminst.0_ifconv:149  %parameters_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_4, i32 1)

ST_8: sum15_cast [1/1] 0.00ns
meminst.0_ifconv:175  %sum15_cast = zext i31 %sum15 to i64

ST_8: parameters_addr_5 [1/1] 0.00ns
meminst.0_ifconv:176  %parameters_addr_5 = getelementptr float* %parameters, i64 %sum15_cast

ST_8: parameters_load_8_req [7/7] 8.75ns
meminst.0_ifconv:177  %parameters_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)


 <State 9>: 8.75ns
ST_9: parameters_addr_read [1/1] 8.75ns
meminst.0_ifconv:37  %parameters_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %parameters_addr)

ST_9: parameters_load_1_req [1/7] 8.75ns
meminst.0_ifconv:72  %parameters_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_1, i32 1)

ST_9: parameters_load_2_req [2/7] 8.75ns
meminst.0_ifconv:100  %parameters_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

ST_9: parameters_load_3_req [3/7] 8.75ns
meminst.0_ifconv:112  %parameters_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_3, i32 1)

ST_9: parameters_load_4_req [4/7] 8.75ns
meminst.0_ifconv:149  %parameters_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_4, i32 1)

ST_9: parameters_load_8_req [6/7] 8.75ns
meminst.0_ifconv:177  %parameters_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)


 <State 10>: 8.75ns
ST_10: parameters_addr_1_read [1/1] 8.75ns
meminst.0_ifconv:73  %parameters_addr_1_read = call float @_ssdm_op_Read.m_axi.floatP(float* %parameters_addr_1)

ST_10: parameters_load_2_req [1/7] 8.75ns
meminst.0_ifconv:100  %parameters_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

ST_10: parameters_load_3_req [2/7] 8.75ns
meminst.0_ifconv:112  %parameters_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_3, i32 1)

ST_10: parameters_load_4_req [3/7] 8.75ns
meminst.0_ifconv:149  %parameters_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_4, i32 1)

ST_10: parameters_load_8_req [5/7] 8.75ns
meminst.0_ifconv:177  %parameters_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)


 <State 11>: 8.75ns
ST_11: parameters_addr_2_read [1/1] 8.75ns
meminst.0_ifconv:101  %parameters_addr_2_read = call float @_ssdm_op_Read.m_axi.floatP(float* %parameters_addr_2)

ST_11: parameters_load_3_req [1/7] 8.75ns
meminst.0_ifconv:112  %parameters_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_3, i32 1)

ST_11: parameters_load_4_req [2/7] 8.75ns
meminst.0_ifconv:149  %parameters_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_4, i32 1)

ST_11: parameters_load_8_req [4/7] 8.75ns
meminst.0_ifconv:177  %parameters_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)


 <State 12>: 8.75ns
ST_12: pixel_read [1/1] 1.04ns
meminst.0_ifconv:4  %pixel_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %pixel)

ST_12: tmp_s [1/1] 0.00ns
meminst.0_ifconv:6  %tmp_s = zext i8 %pixel_read to i32

ST_12: tmp_31 [6/6] 6.41ns
meminst.0_ifconv:7  %tmp_31 = sitofp i32 %tmp_s to float

ST_12: tmp_i [12/12] 8.13ns
meminst.0_ifconv:74  %tmp_i = call float @llvm.sqrt.f32(float %parameters_addr_1_read) nounwind

ST_12: parameters_addr_3_read [1/1] 8.75ns
meminst.0_ifconv:113  %parameters_addr_3_read = call float @_ssdm_op_Read.m_axi.floatP(float* %parameters_addr_3)

ST_12: parameters_load_4_req [1/7] 8.75ns
meminst.0_ifconv:149  %parameters_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_4, i32 1)

ST_12: parameters_load_8_req [3/7] 8.75ns
meminst.0_ifconv:177  %parameters_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)


 <State 13>: 8.75ns
ST_13: tmp_31 [5/6] 6.41ns
meminst.0_ifconv:7  %tmp_31 = sitofp i32 %tmp_s to float

ST_13: tmp_i [11/12] 8.13ns
meminst.0_ifconv:74  %tmp_i = call float @llvm.sqrt.f32(float %parameters_addr_1_read) nounwind

ST_13: parameters_addr_4_read [1/1] 8.75ns
meminst.0_ifconv:150  %parameters_addr_4_read = call float @_ssdm_op_Read.m_axi.floatP(float* %parameters_addr_4)

ST_13: parameters_load_8_req [2/7] 8.75ns
meminst.0_ifconv:177  %parameters_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)


 <State 14>: 8.75ns
ST_14: tmp_31 [4/6] 6.41ns
meminst.0_ifconv:7  %tmp_31 = sitofp i32 %tmp_s to float

ST_14: tmp_i [10/12] 8.13ns
meminst.0_ifconv:74  %tmp_i = call float @llvm.sqrt.f32(float %parameters_addr_1_read) nounwind

ST_14: tmp_i1 [12/12] 8.13ns
meminst.0_ifconv:151  %tmp_i1 = call float @llvm.sqrt.f32(float %parameters_addr_4_read) nounwind

ST_14: parameters_load_8_req [1/7] 8.75ns
meminst.0_ifconv:177  %parameters_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)


 <State 15>: 8.75ns
ST_15: tmp_31 [3/6] 6.41ns
meminst.0_ifconv:7  %tmp_31 = sitofp i32 %tmp_s to float

ST_15: tmp_i [9/12] 8.13ns
meminst.0_ifconv:74  %tmp_i = call float @llvm.sqrt.f32(float %parameters_addr_1_read) nounwind

ST_15: sorted_F_0 [16/16] 6.08ns
meminst.0_ifconv:104  %sorted_F_0 = fdiv float %parameters_addr_2_read, %parameters_addr_1_read

ST_15: tmp_i1 [11/12] 8.13ns
meminst.0_ifconv:151  %tmp_i1 = call float @llvm.sqrt.f32(float %parameters_addr_4_read) nounwind

ST_15: parameters_addr_5_read [1/1] 8.75ns
meminst.0_ifconv:178  %parameters_addr_5_read = call float @_ssdm_op_Read.m_axi.floatP(float* %parameters_addr_5)


 <State 16>: 8.13ns
ST_16: tmp_31 [2/6] 6.41ns
meminst.0_ifconv:7  %tmp_31 = sitofp i32 %tmp_s to float

ST_16: tmp_i [8/12] 8.13ns
meminst.0_ifconv:74  %tmp_i = call float @llvm.sqrt.f32(float %parameters_addr_1_read) nounwind

ST_16: alpha_w_load [1/1] 0.00ns
meminst.0_ifconv:93  %alpha_w_load = load float* @alpha_w, align 4

ST_16: tmp_50 [16/16] 6.08ns
meminst.0_ifconv:102  %tmp_50 = fdiv float %alpha_w_load, %parameters_addr_2_read

ST_16: sorted_F_0 [15/16] 6.08ns
meminst.0_ifconv:104  %sorted_F_0 = fdiv float %parameters_addr_2_read, %parameters_addr_1_read

ST_16: tmp_i1 [10/12] 8.13ns
meminst.0_ifconv:151  %tmp_i1 = call float @llvm.sqrt.f32(float %parameters_addr_4_read) nounwind

ST_16: tmp_71_1 [16/16] 6.08ns
meminst.0_ifconv:179  %tmp_71_1 = fdiv float %alpha_w_load, %parameters_addr_5_read

ST_16: sorted_F_1_2 [16/16] 6.08ns
meminst.0_ifconv:181  %sorted_F_1_2 = fdiv float %parameters_addr_5_read, %parameters_addr_4_read


 <State 17>: 8.13ns
ST_17: tmp_31 [1/6] 6.41ns
meminst.0_ifconv:7  %tmp_31 = sitofp i32 %tmp_s to float

ST_17: tmp_i [7/12] 8.13ns
meminst.0_ifconv:74  %tmp_i = call float @llvm.sqrt.f32(float %parameters_addr_1_read) nounwind

ST_17: tmp_50 [15/16] 6.08ns
meminst.0_ifconv:102  %tmp_50 = fdiv float %alpha_w_load, %parameters_addr_2_read

ST_17: sorted_F_0 [14/16] 6.08ns
meminst.0_ifconv:104  %sorted_F_0 = fdiv float %parameters_addr_2_read, %parameters_addr_1_read

ST_17: tmp_i1 [9/12] 8.13ns
meminst.0_ifconv:151  %tmp_i1 = call float @llvm.sqrt.f32(float %parameters_addr_4_read) nounwind

ST_17: tmp_71_1 [15/16] 6.08ns
meminst.0_ifconv:179  %tmp_71_1 = fdiv float %alpha_w_load, %parameters_addr_5_read

ST_17: sorted_F_1_2 [15/16] 6.08ns
meminst.0_ifconv:181  %sorted_F_1_2 = fdiv float %parameters_addr_5_read, %parameters_addr_4_read


 <State 18>: 8.13ns
ST_18: x_assign_5 [5/5] 7.26ns
meminst.0_ifconv:38  %x_assign_5 = fsub float %tmp_31, %parameters_addr_read

ST_18: tmp_i [6/12] 8.13ns
meminst.0_ifconv:74  %tmp_i = call float @llvm.sqrt.f32(float %parameters_addr_1_read) nounwind

ST_18: tmp_50 [14/16] 6.08ns
meminst.0_ifconv:102  %tmp_50 = fdiv float %alpha_w_load, %parameters_addr_2_read

ST_18: sorted_F_0 [13/16] 6.08ns
meminst.0_ifconv:104  %sorted_F_0 = fdiv float %parameters_addr_2_read, %parameters_addr_1_read

ST_18: tmp_i1 [8/12] 8.13ns
meminst.0_ifconv:151  %tmp_i1 = call float @llvm.sqrt.f32(float %parameters_addr_4_read) nounwind

ST_18: tmp_71_1 [14/16] 6.08ns
meminst.0_ifconv:179  %tmp_71_1 = fdiv float %alpha_w_load, %parameters_addr_5_read

ST_18: sorted_F_1_2 [14/16] 6.08ns
meminst.0_ifconv:181  %sorted_F_1_2 = fdiv float %parameters_addr_5_read, %parameters_addr_4_read


 <State 19>: 8.13ns
ST_19: x_assign_5 [4/5] 7.26ns
meminst.0_ifconv:38  %x_assign_5 = fsub float %tmp_31, %parameters_addr_read

ST_19: tmp_i [5/12] 8.13ns
meminst.0_ifconv:74  %tmp_i = call float @llvm.sqrt.f32(float %parameters_addr_1_read) nounwind

ST_19: tmp_50 [13/16] 6.08ns
meminst.0_ifconv:102  %tmp_50 = fdiv float %alpha_w_load, %parameters_addr_2_read

ST_19: sorted_F_0 [12/16] 6.08ns
meminst.0_ifconv:104  %sorted_F_0 = fdiv float %parameters_addr_2_read, %parameters_addr_1_read

ST_19: tmp_i1 [7/12] 8.13ns
meminst.0_ifconv:151  %tmp_i1 = call float @llvm.sqrt.f32(float %parameters_addr_4_read) nounwind

ST_19: tmp_71_1 [13/16] 6.08ns
meminst.0_ifconv:179  %tmp_71_1 = fdiv float %alpha_w_load, %parameters_addr_5_read

ST_19: sorted_F_1_2 [13/16] 6.08ns
meminst.0_ifconv:181  %sorted_F_1_2 = fdiv float %parameters_addr_5_read, %parameters_addr_4_read


 <State 20>: 8.13ns
ST_20: x_assign_5 [3/5] 7.26ns
meminst.0_ifconv:38  %x_assign_5 = fsub float %tmp_31, %parameters_addr_read

ST_20: tmp_i [4/12] 8.13ns
meminst.0_ifconv:74  %tmp_i = call float @llvm.sqrt.f32(float %parameters_addr_1_read) nounwind

ST_20: tmp_50 [12/16] 6.08ns
meminst.0_ifconv:102  %tmp_50 = fdiv float %alpha_w_load, %parameters_addr_2_read

ST_20: sorted_F_0 [11/16] 6.08ns
meminst.0_ifconv:104  %sorted_F_0 = fdiv float %parameters_addr_2_read, %parameters_addr_1_read

ST_20: x_assign_6 [5/5] 7.26ns
meminst.0_ifconv:114  %x_assign_6 = fsub float %tmp_31, %parameters_addr_3_read

ST_20: tmp_i1 [6/12] 8.13ns
meminst.0_ifconv:151  %tmp_i1 = call float @llvm.sqrt.f32(float %parameters_addr_4_read) nounwind

ST_20: tmp_71_1 [12/16] 6.08ns
meminst.0_ifconv:179  %tmp_71_1 = fdiv float %alpha_w_load, %parameters_addr_5_read

ST_20: sorted_F_1_2 [12/16] 6.08ns
meminst.0_ifconv:181  %sorted_F_1_2 = fdiv float %parameters_addr_5_read, %parameters_addr_4_read


 <State 21>: 8.13ns
ST_21: x_assign_5 [2/5] 7.26ns
meminst.0_ifconv:38  %x_assign_5 = fsub float %tmp_31, %parameters_addr_read

ST_21: tmp_i [3/12] 8.13ns
meminst.0_ifconv:74  %tmp_i = call float @llvm.sqrt.f32(float %parameters_addr_1_read) nounwind

ST_21: tmp_50 [11/16] 6.08ns
meminst.0_ifconv:102  %tmp_50 = fdiv float %alpha_w_load, %parameters_addr_2_read

ST_21: sorted_F_0 [10/16] 6.08ns
meminst.0_ifconv:104  %sorted_F_0 = fdiv float %parameters_addr_2_read, %parameters_addr_1_read

ST_21: x_assign_6 [4/5] 7.26ns
meminst.0_ifconv:114  %x_assign_6 = fsub float %tmp_31, %parameters_addr_3_read

ST_21: tmp_i1 [5/12] 8.13ns
meminst.0_ifconv:151  %tmp_i1 = call float @llvm.sqrt.f32(float %parameters_addr_4_read) nounwind

ST_21: tmp_71_1 [11/16] 6.08ns
meminst.0_ifconv:179  %tmp_71_1 = fdiv float %alpha_w_load, %parameters_addr_5_read

ST_21: sorted_F_1_2 [11/16] 6.08ns
meminst.0_ifconv:181  %sorted_F_1_2 = fdiv float %parameters_addr_5_read, %parameters_addr_4_read


 <State 22>: 8.13ns
ST_22: x_assign_5 [1/5] 7.26ns
meminst.0_ifconv:38  %x_assign_5 = fsub float %tmp_31, %parameters_addr_read

ST_22: tmp_i [2/12] 8.13ns
meminst.0_ifconv:74  %tmp_i = call float @llvm.sqrt.f32(float %parameters_addr_1_read) nounwind

ST_22: tmp_50 [10/16] 6.08ns
meminst.0_ifconv:102  %tmp_50 = fdiv float %alpha_w_load, %parameters_addr_2_read

ST_22: sorted_F_0 [9/16] 6.08ns
meminst.0_ifconv:104  %sorted_F_0 = fdiv float %parameters_addr_2_read, %parameters_addr_1_read

ST_22: x_assign_6 [3/5] 7.26ns
meminst.0_ifconv:114  %x_assign_6 = fsub float %tmp_31, %parameters_addr_3_read

ST_22: tmp_i1 [4/12] 8.13ns
meminst.0_ifconv:151  %tmp_i1 = call float @llvm.sqrt.f32(float %parameters_addr_4_read) nounwind

ST_22: tmp_71_1 [10/16] 6.08ns
meminst.0_ifconv:179  %tmp_71_1 = fdiv float %alpha_w_load, %parameters_addr_5_read

ST_22: sorted_F_1_2 [10/16] 6.08ns
meminst.0_ifconv:181  %sorted_F_1_2 = fdiv float %parameters_addr_5_read, %parameters_addr_4_read


 <State 23>: 8.13ns
ST_23: p_Val2_s [1/1] 0.00ns
meminst.0_ifconv:39  %p_Val2_s = bitcast float %x_assign_5 to i32

ST_23: p_Result_s [1/1] 0.00ns
meminst.0_ifconv:40  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

ST_23: loc_V [1/1] 0.00ns
meminst.0_ifconv:41  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

ST_23: loc_V_1 [1/1] 0.00ns
meminst.0_ifconv:42  %loc_V_1 = trunc i32 %p_Val2_s to i23

ST_23: p_Result_1 [1/1] 0.00ns
meminst.0_ifconv:43  %p_Result_1 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

ST_23: tmp_2_i_i [1/1] 0.00ns
meminst.0_ifconv:44  %tmp_2_i_i = zext i24 %p_Result_1 to i78

ST_23: tmp_i_i_i_cast7 [1/1] 0.00ns
meminst.0_ifconv:45  %tmp_i_i_i_cast7 = zext i8 %loc_V to i9

ST_23: sh_assign [1/1] 1.72ns
meminst.0_ifconv:46  %sh_assign = add i9 -127, %tmp_i_i_i_cast7

ST_23: isNeg [1/1] 0.00ns
meminst.0_ifconv:47  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

ST_23: tmp_4_i_i [1/1] 1.72ns
meminst.0_ifconv:48  %tmp_4_i_i = sub i8 127, %loc_V

ST_23: tmp_4_i_i_cast [1/1] 0.00ns
meminst.0_ifconv:49  %tmp_4_i_i_cast = sext i8 %tmp_4_i_i to i9

ST_23: sh_assign_1 [1/1] 1.37ns
meminst.0_ifconv:50  %sh_assign_1 = select i1 %isNeg, i9 %tmp_4_i_i_cast, i9 %sh_assign

ST_23: sh_assign_1_cast [1/1] 0.00ns
meminst.0_ifconv:51  %sh_assign_1_cast = sext i9 %sh_assign_1 to i32

ST_23: sh_assign_1_cast_cast [1/1] 0.00ns
meminst.0_ifconv:52  %sh_assign_1_cast_cast = sext i9 %sh_assign_1 to i24

ST_23: tmp_6_i_i [1/1] 0.00ns
meminst.0_ifconv:53  %tmp_6_i_i = zext i32 %sh_assign_1_cast to i78

ST_23: tmp_7_i_i [1/1] 2.78ns
meminst.0_ifconv:54  %tmp_7_i_i = lshr i24 %p_Result_1, %sh_assign_1_cast_cast

ST_23: tmp_9_i_i [1/1] 2.78ns
meminst.0_ifconv:55  %tmp_9_i_i = shl i78 %tmp_2_i_i, %tmp_6_i_i

ST_23: tmp_26 [1/1] 0.00ns
meminst.0_ifconv:56  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_7_i_i, i32 23)

ST_23: tmp_65 [1/1] 0.00ns
meminst.0_ifconv:57  %tmp_65 = zext i1 %tmp_26 to i32

ST_23: tmp_70 [1/1] 0.00ns
meminst.0_ifconv:58  %tmp_70 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_9_i_i, i32 23, i32 54)

ST_23: p_Val2_3 [1/1] 1.37ns
meminst.0_ifconv:59  %p_Val2_3 = select i1 %isNeg, i32 %tmp_65, i32 %tmp_70

ST_23: tmp_i [1/12] 8.13ns
meminst.0_ifconv:74  %tmp_i = call float @llvm.sqrt.f32(float %parameters_addr_1_read) nounwind

ST_23: tmp_50 [9/16] 6.08ns
meminst.0_ifconv:102  %tmp_50 = fdiv float %alpha_w_load, %parameters_addr_2_read

ST_23: sorted_F_0 [8/16] 6.08ns
meminst.0_ifconv:104  %sorted_F_0 = fdiv float %parameters_addr_2_read, %parameters_addr_1_read

ST_23: x_assign_6 [2/5] 7.26ns
meminst.0_ifconv:114  %x_assign_6 = fsub float %tmp_31, %parameters_addr_3_read

ST_23: tmp_i1 [3/12] 8.13ns
meminst.0_ifconv:151  %tmp_i1 = call float @llvm.sqrt.f32(float %parameters_addr_4_read) nounwind

ST_23: tmp_71_1 [9/16] 6.08ns
meminst.0_ifconv:179  %tmp_71_1 = fdiv float %alpha_w_load, %parameters_addr_5_read

ST_23: sorted_F_1_2 [9/16] 6.08ns
meminst.0_ifconv:181  %sorted_F_1_2 = fdiv float %parameters_addr_5_read, %parameters_addr_4_read


 <State 24>: 8.13ns
ST_24: p_Val2_7_i_i [1/1] 2.44ns
meminst.0_ifconv:60  %p_Val2_7_i_i = sub i32 0, %p_Val2_3

ST_24: p_Val2_5 [1/1] 1.37ns
meminst.0_ifconv:61  %p_Val2_5 = select i1 %p_Result_s, i32 %p_Val2_7_i_i, i32 %p_Val2_3

ST_24: neg [1/1] 2.44ns
meminst.0_ifconv:62  %neg = sub i32 0, %p_Val2_5

ST_24: abscond [1/1] 2.52ns
meminst.0_ifconv:63  %abscond = icmp sgt i32 %p_Val2_5, 0

ST_24: abs [1/1] 1.37ns
meminst.0_ifconv:64  %abs = select i1 %abscond, i32 %p_Val2_5, i32 %neg

ST_24: tmp_42 [1/1] 5.55ns
meminst.0_ifconv:75  %tmp_42 = fpext float %tmp_i to double

ST_24: tmp_50 [8/16] 6.08ns
meminst.0_ifconv:102  %tmp_50 = fdiv float %alpha_w_load, %parameters_addr_2_read

ST_24: sorted_F_0 [7/16] 6.08ns
meminst.0_ifconv:104  %sorted_F_0 = fdiv float %parameters_addr_2_read, %parameters_addr_1_read

ST_24: x_assign_6 [1/5] 7.26ns
meminst.0_ifconv:114  %x_assign_6 = fsub float %tmp_31, %parameters_addr_3_read

ST_24: tmp_i1 [2/12] 8.13ns
meminst.0_ifconv:151  %tmp_i1 = call float @llvm.sqrt.f32(float %parameters_addr_4_read) nounwind

ST_24: tmp_71_1 [8/16] 6.08ns
meminst.0_ifconv:179  %tmp_71_1 = fdiv float %alpha_w_load, %parameters_addr_5_read

ST_24: sorted_F_1_2 [8/16] 6.08ns
meminst.0_ifconv:181  %sorted_F_1_2 = fdiv float %parameters_addr_5_read, %parameters_addr_4_read


 <State 25>: 8.13ns
ST_25: tmp_41 [6/6] 6.28ns
meminst.0_ifconv:65  %tmp_41 = sitofp i32 %abs to double

ST_25: tmp_44 [6/6] 7.79ns
meminst.0_ifconv:76  %tmp_44 = fmul double %tmp_42, 2.500000e+00

ST_25: tmp_50 [7/16] 6.08ns
meminst.0_ifconv:102  %tmp_50 = fdiv float %alpha_w_load, %parameters_addr_2_read

ST_25: sorted_F_0 [6/16] 6.08ns
meminst.0_ifconv:104  %sorted_F_0 = fdiv float %parameters_addr_2_read, %parameters_addr_1_read

ST_25: p_Val2_6 [1/1] 0.00ns
meminst.0_ifconv:115  %p_Val2_6 = bitcast float %x_assign_6 to i32

ST_25: p_Result_2 [1/1] 0.00ns
meminst.0_ifconv:116  %p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_6, i32 31)

ST_25: loc_V_2 [1/1] 0.00ns
meminst.0_ifconv:117  %loc_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_6, i32 23, i32 30) nounwind

ST_25: loc_V_3 [1/1] 0.00ns
meminst.0_ifconv:118  %loc_V_3 = trunc i32 %p_Val2_6 to i23

ST_25: p_Result_3 [1/1] 0.00ns
meminst.0_ifconv:119  %p_Result_3 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_3) nounwind

ST_25: tmp_2_i_i1 [1/1] 0.00ns
meminst.0_ifconv:120  %tmp_2_i_i1 = zext i24 %p_Result_3 to i78

ST_25: tmp_i_i_i1_cast6 [1/1] 0.00ns
meminst.0_ifconv:121  %tmp_i_i_i1_cast6 = zext i8 %loc_V_2 to i9

ST_25: sh_assign_2 [1/1] 1.72ns
meminst.0_ifconv:122  %sh_assign_2 = add i9 -127, %tmp_i_i_i1_cast6

ST_25: isNeg_1 [1/1] 0.00ns
meminst.0_ifconv:123  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_2, i32 8)

ST_25: tmp_4_i_i1 [1/1] 1.72ns
meminst.0_ifconv:124  %tmp_4_i_i1 = sub i8 127, %loc_V_2

ST_25: tmp_4_i_i1_cast [1/1] 0.00ns
meminst.0_ifconv:125  %tmp_4_i_i1_cast = sext i8 %tmp_4_i_i1 to i9

ST_25: sh_assign_3 [1/1] 1.37ns
meminst.0_ifconv:126  %sh_assign_3 = select i1 %isNeg_1, i9 %tmp_4_i_i1_cast, i9 %sh_assign_2

ST_25: sh_assign_3_cast [1/1] 0.00ns
meminst.0_ifconv:127  %sh_assign_3_cast = sext i9 %sh_assign_3 to i32

ST_25: sh_assign_3_cast_cast [1/1] 0.00ns
meminst.0_ifconv:128  %sh_assign_3_cast_cast = sext i9 %sh_assign_3 to i24

ST_25: tmp_6_i_i1 [1/1] 0.00ns
meminst.0_ifconv:129  %tmp_6_i_i1 = zext i32 %sh_assign_3_cast to i78

ST_25: tmp_7_i_i1 [1/1] 2.78ns
meminst.0_ifconv:130  %tmp_7_i_i1 = lshr i24 %p_Result_3, %sh_assign_3_cast_cast

ST_25: tmp_9_i_i1 [1/1] 2.78ns
meminst.0_ifconv:131  %tmp_9_i_i1 = shl i78 %tmp_2_i_i1, %tmp_6_i_i1

ST_25: tmp_99 [1/1] 0.00ns
meminst.0_ifconv:132  %tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_7_i_i1, i32 23)

ST_25: tmp_79 [1/1] 0.00ns
meminst.0_ifconv:133  %tmp_79 = zext i1 %tmp_99 to i32

ST_25: tmp_91 [1/1] 0.00ns
meminst.0_ifconv:134  %tmp_91 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_9_i_i1, i32 23, i32 54)

ST_25: p_Val2_9 [1/1] 1.37ns
meminst.0_ifconv:135  %p_Val2_9 = select i1 %isNeg_1, i32 %tmp_79, i32 %tmp_91

ST_25: tmp_i1 [1/12] 8.13ns
meminst.0_ifconv:151  %tmp_i1 = call float @llvm.sqrt.f32(float %parameters_addr_4_read) nounwind

ST_25: tmp_71_1 [7/16] 6.08ns
meminst.0_ifconv:179  %tmp_71_1 = fdiv float %alpha_w_load, %parameters_addr_5_read

ST_25: sorted_F_1_2 [7/16] 6.08ns
meminst.0_ifconv:181  %sorted_F_1_2 = fdiv float %parameters_addr_5_read, %parameters_addr_4_read


 <State 26>: 7.79ns
ST_26: tmp_41 [5/6] 6.28ns
meminst.0_ifconv:65  %tmp_41 = sitofp i32 %abs to double

ST_26: tmp_44 [5/6] 7.79ns
meminst.0_ifconv:76  %tmp_44 = fmul double %tmp_42, 2.500000e+00

ST_26: tmp_50 [6/16] 6.08ns
meminst.0_ifconv:102  %tmp_50 = fdiv float %alpha_w_load, %parameters_addr_2_read

ST_26: sorted_F_0 [5/16] 6.08ns
meminst.0_ifconv:104  %sorted_F_0 = fdiv float %parameters_addr_2_read, %parameters_addr_1_read

ST_26: p_Val2_7_i_i1 [1/1] 2.44ns
meminst.0_ifconv:136  %p_Val2_7_i_i1 = sub i32 0, %p_Val2_9

ST_26: p_Val2_11 [1/1] 1.37ns
meminst.0_ifconv:137  %p_Val2_11 = select i1 %p_Result_2, i32 %p_Val2_7_i_i1, i32 %p_Val2_9

ST_26: neg_1 [1/1] 2.44ns
meminst.0_ifconv:138  %neg_1 = sub i32 0, %p_Val2_11

ST_26: abscond_1 [1/1] 2.52ns
meminst.0_ifconv:139  %abscond_1 = icmp sgt i32 %p_Val2_11, 0

ST_26: abs_1 [1/1] 1.37ns
meminst.0_ifconv:140  %abs_1 = select i1 %abscond_1, i32 %p_Val2_11, i32 %neg_1

ST_26: tmp_63_1 [1/1] 5.55ns
meminst.0_ifconv:152  %tmp_63_1 = fpext float %tmp_i1 to double

ST_26: tmp_71_1 [6/16] 6.08ns
meminst.0_ifconv:179  %tmp_71_1 = fdiv float %alpha_w_load, %parameters_addr_5_read

ST_26: sorted_F_1_2 [6/16] 6.08ns
meminst.0_ifconv:181  %sorted_F_1_2 = fdiv float %parameters_addr_5_read, %parameters_addr_4_read


 <State 27>: 7.79ns
ST_27: tmp_41 [4/6] 6.28ns
meminst.0_ifconv:65  %tmp_41 = sitofp i32 %abs to double

ST_27: tmp_44 [4/6] 7.79ns
meminst.0_ifconv:76  %tmp_44 = fmul double %tmp_42, 2.500000e+00

ST_27: tmp_50 [5/16] 6.08ns
meminst.0_ifconv:102  %tmp_50 = fdiv float %alpha_w_load, %parameters_addr_2_read

ST_27: sorted_F_0 [4/16] 6.08ns
meminst.0_ifconv:104  %sorted_F_0 = fdiv float %parameters_addr_2_read, %parameters_addr_1_read

ST_27: tmp_59_1 [6/6] 6.28ns
meminst.0_ifconv:141  %tmp_59_1 = sitofp i32 %abs_1 to double

ST_27: tmp_64_1 [6/6] 7.79ns
meminst.0_ifconv:153  %tmp_64_1 = fmul double %tmp_63_1, 2.500000e+00

ST_27: tmp_71_1 [5/16] 6.08ns
meminst.0_ifconv:179  %tmp_71_1 = fdiv float %alpha_w_load, %parameters_addr_5_read

ST_27: sorted_F_1_2 [5/16] 6.08ns
meminst.0_ifconv:181  %sorted_F_1_2 = fdiv float %parameters_addr_5_read, %parameters_addr_4_read


 <State 28>: 7.79ns
ST_28: tmp_41 [3/6] 6.28ns
meminst.0_ifconv:65  %tmp_41 = sitofp i32 %abs to double

ST_28: tmp_44 [3/6] 7.79ns
meminst.0_ifconv:76  %tmp_44 = fmul double %tmp_42, 2.500000e+00

ST_28: tmp_50 [4/16] 6.08ns
meminst.0_ifconv:102  %tmp_50 = fdiv float %alpha_w_load, %parameters_addr_2_read

ST_28: sorted_F_0 [3/16] 6.08ns
meminst.0_ifconv:104  %sorted_F_0 = fdiv float %parameters_addr_2_read, %parameters_addr_1_read

ST_28: tmp_59_1 [5/6] 6.28ns
meminst.0_ifconv:141  %tmp_59_1 = sitofp i32 %abs_1 to double

ST_28: tmp_64_1 [5/6] 7.79ns
meminst.0_ifconv:153  %tmp_64_1 = fmul double %tmp_63_1, 2.500000e+00

ST_28: tmp_71_1 [4/16] 6.08ns
meminst.0_ifconv:179  %tmp_71_1 = fdiv float %alpha_w_load, %parameters_addr_5_read

ST_28: sorted_F_1_2 [4/16] 6.08ns
meminst.0_ifconv:181  %sorted_F_1_2 = fdiv float %parameters_addr_5_read, %parameters_addr_4_read


 <State 29>: 7.79ns
ST_29: x_read [1/1] 1.04ns
meminst.0_ifconv:0  %x_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %x)

ST_29: tmp_41 [2/6] 6.28ns
meminst.0_ifconv:65  %tmp_41 = sitofp i32 %abs to double

ST_29: tmp_44 [2/6] 7.79ns
meminst.0_ifconv:76  %tmp_44 = fmul double %tmp_42, 2.500000e+00

ST_29: tmp_50 [3/16] 6.08ns
meminst.0_ifconv:102  %tmp_50 = fdiv float %alpha_w_load, %parameters_addr_2_read

ST_29: sorted_F_0 [2/16] 6.08ns
meminst.0_ifconv:104  %sorted_F_0 = fdiv float %parameters_addr_2_read, %parameters_addr_1_read

ST_29: tmp_59_1 [4/6] 6.28ns
meminst.0_ifconv:141  %tmp_59_1 = sitofp i32 %abs_1 to double

ST_29: tmp_64_1 [4/6] 7.79ns
meminst.0_ifconv:153  %tmp_64_1 = fmul double %tmp_63_1, 2.500000e+00

ST_29: tmp_71_1 [3/16] 6.08ns
meminst.0_ifconv:179  %tmp_71_1 = fdiv float %alpha_w_load, %parameters_addr_5_read

ST_29: sorted_F_1_2 [3/16] 6.08ns
meminst.0_ifconv:181  %sorted_F_1_2 = fdiv float %parameters_addr_5_read, %parameters_addr_4_read


 <State 30>: 8.46ns
ST_30: x_cast [1/1] 0.00ns
meminst.0_ifconv:15  %x_cast = zext i8 %x_read to i17

ST_30: tmp_36 [1/1] 6.38ns
meminst.0_ifconv:16  %tmp_36 = mul i17 600, %x_cast

ST_30: pos_cast [1/1] 0.00ns
meminst.0_ifconv:17  %pos_cast = zext i10 %pos_read to i17

ST_30: tmp_37 [1/1] 2.08ns
meminst.0_ifconv:18  %tmp_37 = add i17 %tmp_36, %pos_cast

ST_30: tmp_41 [1/6] 6.28ns
meminst.0_ifconv:65  %tmp_41 = sitofp i32 %abs to double

ST_30: tmp_44 [1/6] 7.79ns
meminst.0_ifconv:76  %tmp_44 = fmul double %tmp_42, 2.500000e+00

ST_30: tmp_50 [2/16] 6.08ns
meminst.0_ifconv:102  %tmp_50 = fdiv float %alpha_w_load, %parameters_addr_2_read

ST_30: sorted_F_0 [1/16] 6.08ns
meminst.0_ifconv:104  %sorted_F_0 = fdiv float %parameters_addr_2_read, %parameters_addr_1_read

ST_30: tmp_59_1 [3/6] 6.28ns
meminst.0_ifconv:141  %tmp_59_1 = sitofp i32 %abs_1 to double

ST_30: tmp_64_1 [3/6] 7.79ns
meminst.0_ifconv:153  %tmp_64_1 = fmul double %tmp_63_1, 2.500000e+00

ST_30: tmp_71_1 [2/16] 6.08ns
meminst.0_ifconv:179  %tmp_71_1 = fdiv float %alpha_w_load, %parameters_addr_5_read

ST_30: sorted_F_1_2 [2/16] 6.08ns
meminst.0_ifconv:181  %sorted_F_1_2 = fdiv float %parameters_addr_5_read, %parameters_addr_4_read


 <State 31>: 8.46ns
ST_31: tmp_38 [1/1] 0.00ns
meminst.0_ifconv:19  %tmp_38 = call i18 @_ssdm_op_BitConcatenate.i18.i17.i1(i17 %tmp_37, i1 false)

ST_31: tmp_39 [1/1] 0.00ns
meminst.0_ifconv:20  %tmp_39 = zext i18 %tmp_38 to i64

ST_31: back_gauss_addr [1/1] 0.00ns
meminst.0_ifconv:22  %back_gauss_addr = getelementptr [153600 x i1]* @back_gauss, i64 0, i64 %tmp_39

ST_31: matchsum_addr_3 [1/1] 0.00ns
meminst.0_ifconv:26  %matchsum_addr_3 = getelementptr [153600 x i8]* @matchsum, i64 0, i64 %tmp_39

ST_31: tmp_58_to_int [1/1] 0.00ns
meminst.0_ifconv:77  %tmp_58_to_int = bitcast double %tmp_41 to i64

ST_31: tmp_1 [1/1] 0.00ns
meminst.0_ifconv:78  %tmp_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_58_to_int, i32 52, i32 62)

ST_31: tmp_27 [1/1] 0.00ns
meminst.0_ifconv:79  %tmp_27 = trunc i64 %tmp_58_to_int to i52

ST_31: tmp_62_to_int [1/1] 0.00ns
meminst.0_ifconv:80  %tmp_62_to_int = bitcast double %tmp_44 to i64

ST_31: tmp_3 [1/1] 0.00ns
meminst.0_ifconv:81  %tmp_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_62_to_int, i32 52, i32 62)

ST_31: tmp_74 [1/1] 0.00ns
meminst.0_ifconv:82  %tmp_74 = trunc i64 %tmp_62_to_int to i52

ST_31: notlhs [1/1] 2.11ns
meminst.0_ifconv:83  %notlhs = icmp ne i11 %tmp_1, -1

ST_31: notrhs [1/1] 2.64ns
meminst.0_ifconv:84  %notrhs = icmp eq i52 %tmp_27, 0

ST_31: tmp_5 [1/1] 1.37ns
meminst.0_ifconv:85  %tmp_5 = or i1 %notrhs, %notlhs

ST_31: notlhs1 [1/1] 2.11ns
meminst.0_ifconv:86  %notlhs1 = icmp ne i11 %tmp_3, -1

ST_31: notrhs1 [1/1] 2.64ns
meminst.0_ifconv:87  %notrhs1 = icmp eq i52 %tmp_74, 0

ST_31: tmp_6 [1/1] 1.37ns
meminst.0_ifconv:88  %tmp_6 = or i1 %notrhs1, %notlhs1

ST_31: tmp_7 [1/1] 1.37ns
meminst.0_ifconv:89  %tmp_7 = and i1 %tmp_5, %tmp_6

ST_31: tmp_8 [1/1] 6.83ns
meminst.0_ifconv:90  %tmp_8 = fcmp olt double %tmp_41, %tmp_44

ST_31: tmp_9 [1/1] 1.37ns
meminst.0_ifconv:91  %tmp_9 = and i1 %tmp_7, %tmp_8

ST_31: back_gauss_load [2/2] 2.71ns
meminst.0_ifconv:92  %back_gauss_load = load i1* %back_gauss_addr, align 2

ST_31: tmp_50 [1/16] 6.08ns
meminst.0_ifconv:102  %tmp_50 = fdiv float %alpha_w_load, %parameters_addr_2_read

ST_31: stg_553 [1/1] 2.39ns
meminst.0_ifconv:103  store float %tmp_50, float* getelementptr inbounds ([2 x float]* @akt, i64 0, i64 0), align 4

ST_31: tmp_59_1 [2/6] 6.28ns
meminst.0_ifconv:141  %tmp_59_1 = sitofp i32 %abs_1 to double

ST_31: tmp_64_1 [2/6] 7.79ns
meminst.0_ifconv:153  %tmp_64_1 = fmul double %tmp_63_1, 2.500000e+00

ST_31: tmp_71_1 [1/16] 6.08ns
meminst.0_ifconv:179  %tmp_71_1 = fdiv float %alpha_w_load, %parameters_addr_5_read

ST_31: stg_557 [1/1] 2.39ns
meminst.0_ifconv:180  store float %tmp_71_1, float* getelementptr inbounds ([2 x float]* @akt, i64 0, i64 1), align 4

ST_31: sorted_F_1_2 [1/16] 6.08ns
meminst.0_ifconv:181  %sorted_F_1_2 = fdiv float %parameters_addr_5_read, %parameters_addr_4_read

ST_31: sorted_F_0_to_int [1/1] 0.00ns
meminst.0_ifconv:183  %sorted_F_0_to_int = bitcast float %sorted_F_0 to i32

ST_31: tmp_19 [1/1] 0.00ns
meminst.0_ifconv:184  %tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sorted_F_0_to_int, i32 23, i32 30)

ST_31: tmp_107 [1/1] 0.00ns
meminst.0_ifconv:185  %tmp_107 = trunc i32 %sorted_F_0_to_int to i23

ST_31: notlhs4 [1/1] 2.00ns
meminst.0_ifconv:186  %notlhs4 = icmp ne i8 %tmp_19, -1

ST_31: notrhs4 [1/1] 2.39ns
meminst.0_ifconv:187  %notrhs4 = icmp eq i23 %tmp_107, 0

ST_31: tmp_21 [1/1] 1.37ns
meminst.0_ifconv:188  %tmp_21 = or i1 %notrhs4, %notlhs4

ST_31: tmp_22 [1/1] 6.79ns
meminst.0_ifconv:189  %tmp_22 = fcmp ogt float %sorted_F_0, 0.000000e+00

ST_31: tmp_23 [1/1] 1.37ns
meminst.0_ifconv:190  %tmp_23 = and i1 %tmp_21, %tmp_22

ST_31: tmp_28 [1/1] 6.79ns
meminst.0_ifconv:194  %tmp_28 = fcmp olt float %sorted_F_0, 1.000000e+03

ST_31: tmp_29 [1/1] 1.37ns
meminst.0_ifconv:195  %tmp_29 = and i1 %tmp_21, %tmp_28


 <State 32>: 8.16ns
ST_32: back_gauss_load [1/2] 2.71ns
meminst.0_ifconv:92  %back_gauss_load = load i1* %back_gauss_addr, align 2

ST_32: tmp_59_1 [1/6] 6.28ns
meminst.0_ifconv:141  %tmp_59_1 = sitofp i32 %abs_1 to double

ST_32: tmp_64_1 [1/6] 7.79ns
meminst.0_ifconv:153  %tmp_64_1 = fmul double %tmp_63_1, 2.500000e+00

ST_32: tmp [1/1] 1.37ns
meminst.0_ifconv:191  %tmp = and i1 %tmp_9, %tmp_23

ST_32: or_cond1 [1/1] 1.37ns
meminst.0_ifconv:192  %or_cond1 = and i1 %tmp, %back_gauss_load

ST_32: sorted_F_0_1 [1/1] 1.37ns
meminst.0_ifconv:196  %sorted_F_0_1 = select i1 %tmp_29, float %sorted_F_0, float 1.000000e+03

ST_32: sorted_F_0_1_to_int [1/1] 0.00ns
meminst.0_ifconv:218  %sorted_F_0_1_to_int = bitcast float %sorted_F_0_1 to i32

ST_32: tmp_62 [1/1] 0.00ns
meminst.0_ifconv:219  %tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sorted_F_0_1_to_int, i32 23, i32 30)

ST_32: tmp_113 [1/1] 0.00ns
meminst.0_ifconv:220  %tmp_113 = trunc i32 %sorted_F_0_1_to_int to i23

ST_32: notlhs9 [1/1] 2.00ns
meminst.0_ifconv:221  %notlhs9 = icmp ne i8 %tmp_62, -1

ST_32: notrhs9 [1/1] 2.39ns
meminst.0_ifconv:222  %notrhs9 = icmp eq i23 %tmp_113, 0

ST_32: tmp_66 [1/1] 1.37ns
meminst.0_ifconv:223  %tmp_66 = or i1 %notrhs9, %notlhs9

ST_32: tmp_76 [1/1] 6.79ns
meminst.0_ifconv:225  %tmp_76 = fcmp olt float %sorted_F_1_2, %sorted_F_0_1


 <State 33>: 8.20ns
ST_33: tmp_63 [1/1] 0.00ns
meminst.0_ifconv:23  %tmp_63 = or i18 %tmp_38, 1

ST_33: tmp_64 [1/1] 0.00ns
meminst.0_ifconv:24  %tmp_64 = call i64 @_ssdm_op_BitConcatenate.i64.i46.i18(i46 0, i18 %tmp_63)

ST_33: back_gauss_addr_1 [1/1] 0.00ns
meminst.0_ifconv:25  %back_gauss_addr_1 = getelementptr [153600 x i1]* @back_gauss, i64 0, i64 %tmp_64

ST_33: matchsum_addr_4 [1/1] 0.00ns
meminst.0_ifconv:27  %matchsum_addr_4 = getelementptr [153600 x i8]* @matchsum, i64 0, i64 %tmp_64

ST_33: tmp_59_1_to_int [1/1] 0.00ns
meminst.0_ifconv:154  %tmp_59_1_to_int = bitcast double %tmp_59_1 to i64

ST_33: tmp_10 [1/1] 0.00ns
meminst.0_ifconv:155  %tmp_10 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_59_1_to_int, i32 52, i32 62)

ST_33: tmp_100 [1/1] 0.00ns
meminst.0_ifconv:156  %tmp_100 = trunc i64 %tmp_59_1_to_int to i52

ST_33: tmp_64_1_to_int [1/1] 0.00ns
meminst.0_ifconv:157  %tmp_64_1_to_int = bitcast double %tmp_64_1 to i64

ST_33: tmp_12 [1/1] 0.00ns
meminst.0_ifconv:158  %tmp_12 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_64_1_to_int, i32 52, i32 62)

ST_33: tmp_101 [1/1] 0.00ns
meminst.0_ifconv:159  %tmp_101 = trunc i64 %tmp_64_1_to_int to i52

ST_33: notlhs2 [1/1] 2.11ns
meminst.0_ifconv:160  %notlhs2 = icmp ne i11 %tmp_10, -1

ST_33: notrhs2 [1/1] 2.64ns
meminst.0_ifconv:161  %notrhs2 = icmp eq i52 %tmp_100, 0

ST_33: tmp_14 [1/1] 1.37ns
meminst.0_ifconv:162  %tmp_14 = or i1 %notrhs2, %notlhs2

ST_33: notlhs3 [1/1] 2.11ns
meminst.0_ifconv:163  %notlhs3 = icmp ne i11 %tmp_12, -1

ST_33: notrhs3 [1/1] 2.64ns
meminst.0_ifconv:164  %notrhs3 = icmp eq i52 %tmp_101, 0

ST_33: tmp_15 [1/1] 1.37ns
meminst.0_ifconv:165  %tmp_15 = or i1 %notrhs3, %notlhs3

ST_33: tmp_16 [1/1] 1.37ns
meminst.0_ifconv:166  %tmp_16 = and i1 %tmp_14, %tmp_15

ST_33: tmp_17 [1/1] 6.83ns
meminst.0_ifconv:167  %tmp_17 = fcmp olt double %tmp_59_1, %tmp_64_1

ST_33: tmp_18 [1/1] 1.37ns
meminst.0_ifconv:168  %tmp_18 = and i1 %tmp_16, %tmp_17

ST_33: back_gauss_load_1 [2/2] 2.71ns
meminst.0_ifconv:169  %back_gauss_load_1 = load i1* %back_gauss_addr_1, align 1

ST_33: sorted_F_0_s [1/1] 1.37ns
meminst.0_ifconv:193  %sorted_F_0_s = select i1 %or_cond1, float %sorted_F_0, float 0.000000e+00

ST_33: sorted_F_1_2_to_int [1/1] 0.00ns
meminst.0_ifconv:197  %sorted_F_1_2_to_int = bitcast float %sorted_F_1_2 to i32

ST_33: tmp_30 [1/1] 0.00ns
meminst.0_ifconv:198  %tmp_30 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sorted_F_1_2_to_int, i32 23, i32 30)

ST_33: tmp_111 [1/1] 0.00ns
meminst.0_ifconv:199  %tmp_111 = trunc i32 %sorted_F_1_2_to_int to i23

ST_33: sorted_F_0_to_int_40 [1/1] 0.00ns
meminst.0_ifconv:200  %sorted_F_0_to_int_40 = bitcast float %sorted_F_0_s to i32

ST_33: tmp_32 [1/1] 0.00ns
meminst.0_ifconv:201  %tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sorted_F_0_to_int_40, i32 23, i32 30)

ST_33: tmp_112 [1/1] 0.00ns
meminst.0_ifconv:202  %tmp_112 = trunc i32 %sorted_F_0_to_int_40 to i23

ST_33: notlhs6 [1/1] 2.00ns
meminst.0_ifconv:203  %notlhs6 = icmp ne i8 %tmp_30, -1

ST_33: notrhs6 [1/1] 2.39ns
meminst.0_ifconv:204  %notrhs6 = icmp eq i23 %tmp_111, 0

ST_33: tmp_34 [1/1] 1.37ns
meminst.0_ifconv:205  %tmp_34 = or i1 %notrhs6, %notlhs6

ST_33: notlhs7 [1/1] 2.00ns
meminst.0_ifconv:206  %notlhs7 = icmp ne i8 %tmp_32, -1

ST_33: notrhs7 [1/1] 2.39ns
meminst.0_ifconv:207  %notrhs7 = icmp eq i23 %tmp_112, 0

ST_33: tmp_56 [1/1] 1.37ns
meminst.0_ifconv:208  %tmp_56 = or i1 %notrhs7, %notlhs7

ST_33: tmp_58 [1/1] 6.79ns
meminst.0_ifconv:210  %tmp_58 = fcmp ogt float %sorted_F_1_2, %sorted_F_0_s

ST_33: tmp_71 [1/1] 1.37ns
meminst.0_ifconv:224  %tmp_71 = and i1 %tmp_34, %tmp_66

ST_33: tmp_78 [1/1] 1.37ns
meminst.0_ifconv:226  %tmp_78 = and i1 %tmp_71, %tmp_76

ST_33: tmp_85 [1/1] 1.37ns
meminst.0_ifconv:228  %tmp_85 = or i1 %tmp_78, %tmp_29


 <State 34>: 8.22ns
ST_34: stg_619 [1/1] 0.00ns
meminst.0_ifconv:5  call void (...)* @_ssdm_op_SpecInterface(float* %parameters, [6 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [6 x i8]* @p_str1807, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806)

ST_34: tmp_64_cast1 [1/1] 0.00ns
meminst.0_ifconv:21  %tmp_64_cast1 = zext i18 %tmp_38 to i19

ST_34: stg_621 [1/1] 2.39ns
meminst.0_ifconv:105  store float %sorted_F_0, float* getelementptr inbounds ([2 x float]* @F, i64 0, i64 0), align 4

ST_34: back_gauss_load_1 [1/2] 2.71ns
meminst.0_ifconv:169  %back_gauss_load_1 = load i1* %back_gauss_addr_1, align 1

ST_34: stg_623 [1/1] 2.39ns
meminst.0_ifconv:182  store float %sorted_F_1_2, float* getelementptr inbounds ([2 x float]* @F, i64 0, i64 1), align 4

ST_34: tmp_57 [1/1] 1.37ns
meminst.0_ifconv:209  %tmp_57 = and i1 %tmp_34, %tmp_56

ST_34: tmp_59 [1/1] 1.37ns
meminst.0_ifconv:211  %tmp_59 = and i1 %tmp_57, %tmp_58

ST_34: tmp1 [1/1] 1.37ns
meminst.0_ifconv:212  %tmp1 = and i1 %tmp_18, %tmp_59

ST_34: or_cond [1/1] 1.37ns
meminst.0_ifconv:213  %or_cond = and i1 %tmp1, %back_gauss_load_1

ST_34: p_cast [1/1] 0.00ns
meminst.0_ifconv:214  %p_cast = zext i1 %or_cond to i4

ST_34: tmp_61 [1/1] 1.37ns
meminst.0_ifconv:215  %tmp_61 = or i1 %or_cond, %or_cond1

ST_34: max_val_2_1 [1/1] 1.37ns
meminst.0_ifconv:216  %max_val_2_1 = select i1 %tmp_61, i4 %p_cast, i4 -6

ST_34: max_val_2_1_cast5 [1/1] 0.00ns
meminst.0_ifconv:217  %max_val_2_1_cast5 = zext i4 %max_val_2_1 to i14

ST_34: min_val_1_cast [1/1] 0.00ns
meminst.0_ifconv:227  %min_val_1_cast = zext i1 %tmp_78 to i4

ST_34: min_val_1_1 [1/1] 1.37ns
meminst.0_ifconv:229  %min_val_1_1 = select i1 %tmp_85, i4 %min_val_1_cast, i4 -6

ST_34: min_val_1_1_cast3 [1/1] 0.00ns
meminst.0_ifconv:230  %min_val_1_1_cast3 = zext i4 %min_val_1_1 to i14

ST_34: stg_635 [1/1] 0.00ns
meminst.0_ifconv:231  br i1 %tmp_61, label %0, label %3

ST_34: tmp_75 [1/1] 1.96ns
:0  %tmp_75 = add i14 %min_val_1_1_cast3, %tmp_33

ST_34: tmp_76_cast [1/1] 0.00ns
:1  %tmp_76_cast = sext i14 %tmp_75 to i20

ST_34: sum3 [1/1] 2.08ns
:2  %sum3 = add i20 %tmp_25_cast1, %tmp_76_cast

ST_34: sum3_cast_cast [1/1] 0.00ns
:3  %sum3_cast_cast = zext i20 %sum3 to i31

ST_34: sum19 [1/1] 2.44ns
:4  %sum19 = add i31 %sext_cast, %sum3_cast_cast

ST_34: tmp_79_cast [1/1] 0.00ns
:21  %tmp_79_cast = zext i4 %min_val_1_1 to i19

ST_34: tmp_114 [1/1] 2.08ns
:22  %tmp_114 = add i19 %tmp_64_cast1, %tmp_79_cast

ST_34: tmp_118_cast [1/1] 0.00ns
:23  %tmp_118_cast = zext i19 %tmp_114 to i64

ST_34: matchsum_addr_2 [1/1] 0.00ns
:24  %matchsum_addr_2 = getelementptr [153600 x i8]* @matchsum, i64 0, i64 %tmp_118_cast

ST_34: stg_645 [1/1] 2.71ns
:25  store i8 1, i8* %matchsum_addr_2, align 1

ST_34: tmp_80 [1/1] 1.88ns
:26  %tmp_80 = icmp eq i4 %min_val_1_1, 0


 <State 35>: 8.75ns
ST_35: sum19_cast [1/1] 0.00ns
:5  %sum19_cast = zext i31 %sum19 to i64

ST_35: parameters_addr_9 [1/1] 0.00ns
:6  %parameters_addr_9 = getelementptr float* %parameters, i64 %sum19_cast

ST_35: parameters_addr_9_req [1/1] 8.75ns
:7  %parameters_addr_9_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %parameters_addr_9, i32 1)


 <State 36>: 8.75ns
ST_36: stg_650 [1/1] 8.75ns
:8  call void @_ssdm_op_Write.m_axi.floatP(float* %parameters_addr_9, float %tmp_31, i4 -1)

ST_36: tmp_77 [1/1] 1.96ns
:11  %tmp_77 = add i14 %min_val_1_1_cast3, %tmp_35

ST_36: tmp_78_cast [1/1] 0.00ns
:12  %tmp_78_cast = sext i14 %tmp_77 to i20

ST_36: sum5 [1/1] 2.08ns
:13  %sum5 = add i20 %tmp_25_cast1, %tmp_78_cast

ST_36: sum5_cast_cast [1/1] 0.00ns
:14  %sum5_cast_cast = zext i20 %sum5 to i31

ST_36: sum20 [1/1] 2.44ns
:15  %sum20 = add i31 %sext_cast, %sum5_cast_cast


 <State 37>: 8.75ns
ST_37: parameters_addr_9_resp [5/5] 8.75ns
:9  %parameters_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_9)

ST_37: sum20_cast [1/1] 0.00ns
:16  %sum20_cast = zext i31 %sum20 to i64

ST_37: parameters_addr_10 [1/1] 0.00ns
:17  %parameters_addr_10 = getelementptr float* %parameters, i64 %sum20_cast

ST_37: parameters_addr_10_req [1/1] 8.75ns
:18  %parameters_addr_10_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %parameters_addr_10, i32 1)


 <State 38>: 8.75ns
ST_38: parameters_addr_9_resp [4/5] 8.75ns
:9  %parameters_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_9)

ST_38: vinit_load [1/1] 0.00ns
:10  %vinit_load = load float* @vinit, align 4

ST_38: stg_662 [1/1] 8.75ns
:19  call void @_ssdm_op_Write.m_axi.floatP(float* %parameters_addr_10, float %vinit_load, i4 -1)


 <State 39>: 8.75ns
ST_39: parameters_addr_9_resp [3/5] 8.75ns
:9  %parameters_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_9)

ST_39: parameters_addr_10_resp [5/5] 8.75ns
:20  %parameters_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_10)


 <State 40>: 8.75ns
ST_40: parameters_addr_9_resp [2/5] 8.75ns
:9  %parameters_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_9)

ST_40: parameters_addr_10_resp [4/5] 8.75ns
:20  %parameters_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_10)


 <State 41>: 8.75ns
ST_41: parameters_addr_9_resp [1/5] 8.75ns
:9  %parameters_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_9)

ST_41: parameters_addr_10_resp [3/5] 8.75ns
:20  %parameters_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_10)


 <State 42>: 8.75ns
ST_42: parameters_addr_10_resp [2/5] 8.75ns
:20  %parameters_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_10)


 <State 43>: 8.75ns
ST_43: parameters_addr_10_resp [1/5] 8.75ns
:20  %parameters_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_10)

ST_43: stg_671 [1/1] 1.57ns
:27  br i1 %tmp_80, label %._crit_edge14.0, label %4

ST_43: matchsum_load_1 [2/2] 2.71ns
:6  %matchsum_load_1 = load i8* %matchsum_addr_3, align 2


 <State 44>: 8.75ns
ST_44: parameters_load_10_req [7/7] 8.75ns
:0  %parameters_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

ST_44: matchsum_load_1 [1/2] 2.71ns
:6  %matchsum_load_1 = load i8* %matchsum_addr_3, align 2


 <State 45>: 8.75ns
ST_45: parameters_load_10_req [6/7] 8.75ns
:0  %parameters_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)


 <State 46>: 8.75ns
ST_46: parameters_load_10_req [5/7] 8.75ns
:0  %parameters_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)


 <State 47>: 8.75ns
ST_47: parameters_load_10_req [4/7] 8.75ns
:0  %parameters_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)


 <State 48>: 8.75ns
ST_48: parameters_load_10_req [3/7] 8.75ns
:0  %parameters_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)


 <State 49>: 8.75ns
ST_49: parameters_load_10_req [2/7] 8.75ns
:0  %parameters_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)


 <State 50>: 8.75ns
ST_50: parameters_load_10_req [1/7] 8.75ns
:0  %parameters_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)


 <State 51>: 8.75ns
ST_51: parameters_addr_2_read_2 [1/1] 8.75ns
:1  %parameters_addr_2_read_2 = call float @_ssdm_op_Read.m_axi.floatP(float* %parameters_addr_2)


 <State 52>: 7.26ns
ST_52: tmp_82 [5/5] 7.26ns
:2  %tmp_82 = fsub float %parameters_addr_2_read_2, %alpha_w_load


 <State 53>: 7.26ns
ST_53: tmp_82 [4/5] 7.26ns
:2  %tmp_82 = fsub float %parameters_addr_2_read_2, %alpha_w_load


 <State 54>: 7.26ns
ST_54: tmp_82 [3/5] 7.26ns
:2  %tmp_82 = fsub float %parameters_addr_2_read_2, %alpha_w_load


 <State 55>: 7.26ns
ST_55: tmp_82 [2/5] 7.26ns
:2  %tmp_82 = fsub float %parameters_addr_2_read_2, %alpha_w_load


 <State 56>: 8.75ns
ST_56: tmp_82 [1/5] 7.26ns
:2  %tmp_82 = fsub float %parameters_addr_2_read_2, %alpha_w_load

ST_56: parameters_addr_2_req [1/1] 8.75ns
:3  %parameters_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %parameters_addr_2, i32 1)


 <State 57>: 8.75ns
ST_57: stg_688 [1/1] 8.75ns
:4  call void @_ssdm_op_Write.m_axi.floatP(float* %parameters_addr_2, float %tmp_82, i4 -1)

ST_57: tmp_83 [1/1] 0.00ns
:7  %tmp_83 = zext i8 %matchsum_load_1 to i32

ST_57: tmp_84 [6/6] 6.41ns
:8  %tmp_84 = sitofp i32 %tmp_83 to float


 <State 58>: 8.75ns
ST_58: parameters_addr_2_resp [5/5] 8.75ns
:5  %parameters_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_2)

ST_58: tmp_84 [5/6] 6.41ns
:8  %tmp_84 = sitofp i32 %tmp_83 to float


 <State 59>: 8.75ns
ST_59: parameters_addr_2_resp [4/5] 8.75ns
:5  %parameters_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_2)

ST_59: tmp_84 [4/6] 6.41ns
:8  %tmp_84 = sitofp i32 %tmp_83 to float


 <State 60>: 8.75ns
ST_60: parameters_addr_2_resp [3/5] 8.75ns
:5  %parameters_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_2)

ST_60: tmp_84 [3/6] 6.41ns
:8  %tmp_84 = sitofp i32 %tmp_83 to float


 <State 61>: 8.75ns
ST_61: parameters_addr_2_resp [2/5] 8.75ns
:5  %parameters_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_2)

ST_61: tmp_84 [2/6] 6.41ns
:8  %tmp_84 = sitofp i32 %tmp_83 to float


 <State 62>: 8.75ns
ST_62: parameters_addr_2_resp [1/5] 8.75ns
:5  %parameters_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_2)

ST_62: tmp_84 [1/6] 6.41ns
:8  %tmp_84 = sitofp i32 %tmp_83 to float

ST_62: stg_701 [1/1] 1.57ns
:9  br label %._crit_edge14.0


 <State 63>: 8.75ns
ST_63: matchsumtot_1 [1/1] 0.00ns
._crit_edge14.0:0  %matchsumtot_1 = phi float [ %tmp_84, %4 ], [ 0.000000e+00, %3 ]

ST_63: stg_703 [1/1] 1.57ns
._crit_edge14.0:1  br i1 %tmp_78, label %._crit_edge14.1, label %5

ST_63: parameters_load_12_req [7/7] 8.75ns
:0  %parameters_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)

ST_63: matchsum_load_2 [2/2] 2.71ns
:6  %matchsum_load_2 = load i8* %matchsum_addr_4, align 1


 <State 64>: 8.75ns
ST_64: parameters_load_12_req [6/7] 8.75ns
:0  %parameters_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)

ST_64: matchsum_load_2 [1/2] 2.71ns
:6  %matchsum_load_2 = load i8* %matchsum_addr_4, align 1


 <State 65>: 8.75ns
ST_65: parameters_load_12_req [5/7] 8.75ns
:0  %parameters_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)


 <State 66>: 8.75ns
ST_66: parameters_load_12_req [4/7] 8.75ns
:0  %parameters_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)


 <State 67>: 8.75ns
ST_67: parameters_load_12_req [3/7] 8.75ns
:0  %parameters_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)


 <State 68>: 8.75ns
ST_68: parameters_load_12_req [2/7] 8.75ns
:0  %parameters_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)


 <State 69>: 8.75ns
ST_69: parameters_load_12_req [1/7] 8.75ns
:0  %parameters_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)


 <State 70>: 8.75ns
ST_70: parameters_addr_5_read_2 [1/1] 8.75ns
:1  %parameters_addr_5_read_2 = call float @_ssdm_op_Read.m_axi.floatP(float* %parameters_addr_5)

ST_70: tmp_116_1 [1/1] 0.00ns
:7  %tmp_116_1 = zext i8 %matchsum_load_2 to i32

ST_70: tmp_117_1 [6/6] 6.41ns
:8  %tmp_117_1 = sitofp i32 %tmp_116_1 to float


 <State 71>: 7.26ns
ST_71: tmp_114_1 [5/5] 7.26ns
:2  %tmp_114_1 = fsub float %parameters_addr_5_read_2, %alpha_w_load

ST_71: tmp_117_1 [5/6] 6.41ns
:8  %tmp_117_1 = sitofp i32 %tmp_116_1 to float


 <State 72>: 7.26ns
ST_72: tmp_114_1 [4/5] 7.26ns
:2  %tmp_114_1 = fsub float %parameters_addr_5_read_2, %alpha_w_load

ST_72: tmp_117_1 [4/6] 6.41ns
:8  %tmp_117_1 = sitofp i32 %tmp_116_1 to float


 <State 73>: 7.26ns
ST_73: tmp_114_1 [3/5] 7.26ns
:2  %tmp_114_1 = fsub float %parameters_addr_5_read_2, %alpha_w_load

ST_73: tmp_117_1 [3/6] 6.41ns
:8  %tmp_117_1 = sitofp i32 %tmp_116_1 to float


 <State 74>: 7.26ns
ST_74: tmp_114_1 [2/5] 7.26ns
:2  %tmp_114_1 = fsub float %parameters_addr_5_read_2, %alpha_w_load

ST_74: tmp_117_1 [2/6] 6.41ns
:8  %tmp_117_1 = sitofp i32 %tmp_116_1 to float


 <State 75>: 8.75ns
ST_75: tmp_114_1 [1/5] 7.26ns
:2  %tmp_114_1 = fsub float %parameters_addr_5_read_2, %alpha_w_load

ST_75: parameters_addr_5_req [1/1] 8.75ns
:3  %parameters_addr_5_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %parameters_addr_5, i32 1)

ST_75: tmp_117_1 [1/6] 6.41ns
:8  %tmp_117_1 = sitofp i32 %tmp_116_1 to float


 <State 76>: 8.75ns
ST_76: stg_727 [1/1] 8.75ns
:4  call void @_ssdm_op_Write.m_axi.floatP(float* %parameters_addr_5, float %tmp_114_1, i4 -1)

ST_76: matchsumtot_2_1 [5/5] 7.26ns
:9  %matchsumtot_2_1 = fadd float %matchsumtot_1, %tmp_117_1


 <State 77>: 8.75ns
ST_77: parameters_addr_5_resp [5/5] 8.75ns
:5  %parameters_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_5)

ST_77: matchsumtot_2_1 [4/5] 7.26ns
:9  %matchsumtot_2_1 = fadd float %matchsumtot_1, %tmp_117_1


 <State 78>: 8.75ns
ST_78: parameters_addr_5_resp [4/5] 8.75ns
:5  %parameters_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_5)

ST_78: matchsumtot_2_1 [3/5] 7.26ns
:9  %matchsumtot_2_1 = fadd float %matchsumtot_1, %tmp_117_1


 <State 79>: 8.75ns
ST_79: parameters_addr_5_resp [3/5] 8.75ns
:5  %parameters_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_5)

ST_79: matchsumtot_2_1 [2/5] 7.26ns
:9  %matchsumtot_2_1 = fadd float %matchsumtot_1, %tmp_117_1


 <State 80>: 8.75ns
ST_80: parameters_addr_5_resp [2/5] 8.75ns
:5  %parameters_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_5)

ST_80: matchsumtot_2_1 [1/5] 7.26ns
:9  %matchsumtot_2_1 = fadd float %matchsumtot_1, %tmp_117_1


 <State 81>: 8.75ns
ST_81: parameters_addr_5_resp [1/5] 8.75ns
:5  %parameters_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_5)

ST_81: stg_738 [1/1] 1.57ns
:10  br label %._crit_edge14.1


 <State 82>: 9.53ns
ST_82: matchsumtot_1_1 [1/1] 0.00ns
._crit_edge14.1:0  %matchsumtot_1_1 = phi float [ %matchsumtot_2_1, %5 ], [ %matchsumtot_1, %._crit_edge14.0 ]

ST_82: matchsumtot_1_1_to_int [1/1] 0.00ns
._crit_edge14.1:1  %matchsumtot_1_1_to_int = bitcast float %matchsumtot_1_1 to i32

ST_82: tmp_86 [1/1] 0.00ns
._crit_edge14.1:2  %tmp_86 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %matchsumtot_1_1_to_int, i32 23, i32 30)

ST_82: tmp_115 [1/1] 0.00ns
._crit_edge14.1:3  %tmp_115 = trunc i32 %matchsumtot_1_1_to_int to i23

ST_82: notlhs5 [1/1] 2.00ns
._crit_edge14.1:4  %notlhs5 = icmp ne i8 %tmp_86, -1

ST_82: notrhs5 [1/1] 2.39ns
._crit_edge14.1:5  %notrhs5 = icmp eq i23 %tmp_115, 0

ST_82: tmp_95 [1/1] 1.37ns
._crit_edge14.1:6  %tmp_95 = or i1 %notrhs5, %notlhs5

ST_82: tmp_96 [1/1] 6.79ns
._crit_edge14.1:7  %tmp_96 = fcmp oeq float %matchsumtot_1_1, 0.000000e+00

ST_82: tmp_97 [1/1] 1.37ns
._crit_edge14.1:8  %tmp_97 = and i1 %tmp_95, %tmp_96

ST_82: stg_748 [1/1] 0.00ns
._crit_edge14.1:9  br i1 %tmp_97, label %7, label %6

ST_82: tmp_89 [16/16] 6.08ns
:0  %tmp_89 = fdiv float 1.000000e+00, %matchsumtot_1_1

ST_82: tmp_90 [1/1] 1.96ns
:1  %tmp_90 = add i14 %tmp_40, %min_val_1_1_cast3

ST_82: tmp_91_cast [1/1] 0.00ns
:2  %tmp_91_cast = sext i14 %tmp_90 to i20

ST_82: sum7 [1/1] 2.08ns
:3  %sum7 = add i20 %tmp_25_cast1, %tmp_91_cast

ST_82: sum7_cast_cast [1/1] 0.00ns
:4  %sum7_cast_cast = zext i20 %sum7 to i31

ST_82: sum22 [1/1] 2.44ns
:5  %sum22 = add i31 %sext_cast, %sum7_cast_cast

ST_82: tmp_92 [1/1] 1.96ns
:0  %tmp_92 = add i14 %tmp_40, %min_val_1_1_cast3

ST_82: tmp_93_cast [1/1] 0.00ns
:1  %tmp_93_cast = sext i14 %tmp_92 to i20

ST_82: sum9 [1/1] 2.08ns
:2  %sum9 = add i20 %tmp_25_cast1, %tmp_93_cast

ST_82: sum9_cast_cast [1/1] 0.00ns
:3  %sum9_cast_cast = zext i20 %sum9 to i31

ST_82: sum21 [1/1] 2.44ns
:4  %sum21 = add i31 %sext_cast, %sum9_cast_cast


 <State 83>: 6.08ns
ST_83: tmp_89 [15/16] 6.08ns
:0  %tmp_89 = fdiv float 1.000000e+00, %matchsumtot_1_1


 <State 84>: 6.08ns
ST_84: tmp_89 [14/16] 6.08ns
:0  %tmp_89 = fdiv float 1.000000e+00, %matchsumtot_1_1


 <State 85>: 6.08ns
ST_85: tmp_89 [13/16] 6.08ns
:0  %tmp_89 = fdiv float 1.000000e+00, %matchsumtot_1_1


 <State 86>: 6.08ns
ST_86: tmp_89 [12/16] 6.08ns
:0  %tmp_89 = fdiv float 1.000000e+00, %matchsumtot_1_1


 <State 87>: 6.08ns
ST_87: tmp_89 [11/16] 6.08ns
:0  %tmp_89 = fdiv float 1.000000e+00, %matchsumtot_1_1


 <State 88>: 6.08ns
ST_88: tmp_89 [10/16] 6.08ns
:0  %tmp_89 = fdiv float 1.000000e+00, %matchsumtot_1_1


 <State 89>: 6.08ns
ST_89: tmp_89 [9/16] 6.08ns
:0  %tmp_89 = fdiv float 1.000000e+00, %matchsumtot_1_1


 <State 90>: 6.08ns
ST_90: tmp_89 [8/16] 6.08ns
:0  %tmp_89 = fdiv float 1.000000e+00, %matchsumtot_1_1


 <State 91>: 6.08ns
ST_91: tmp_89 [7/16] 6.08ns
:0  %tmp_89 = fdiv float 1.000000e+00, %matchsumtot_1_1


 <State 92>: 6.08ns
ST_92: tmp_89 [6/16] 6.08ns
:0  %tmp_89 = fdiv float 1.000000e+00, %matchsumtot_1_1


 <State 93>: 6.08ns
ST_93: tmp_89 [5/16] 6.08ns
:0  %tmp_89 = fdiv float 1.000000e+00, %matchsumtot_1_1


 <State 94>: 6.08ns
ST_94: tmp_89 [4/16] 6.08ns
:0  %tmp_89 = fdiv float 1.000000e+00, %matchsumtot_1_1


 <State 95>: 6.08ns
ST_95: tmp_89 [3/16] 6.08ns
:0  %tmp_89 = fdiv float 1.000000e+00, %matchsumtot_1_1


 <State 96>: 6.08ns
ST_96: tmp_89 [2/16] 6.08ns
:0  %tmp_89 = fdiv float 1.000000e+00, %matchsumtot_1_1


 <State 97>: 8.75ns
ST_97: tmp_89 [1/16] 6.08ns
:0  %tmp_89 = fdiv float 1.000000e+00, %matchsumtot_1_1

ST_97: sum22_cast [1/1] 0.00ns
:6  %sum22_cast = zext i31 %sum22 to i64

ST_97: parameters_addr_12 [1/1] 0.00ns
:7  %parameters_addr_12 = getelementptr float* %parameters, i64 %sum22_cast

ST_97: parameters_addr_12_req [1/1] 8.75ns
:8  %parameters_addr_12_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %parameters_addr_12, i32 1)


 <State 98>: 8.75ns
ST_98: stg_778 [1/1] 8.75ns
:9  call void @_ssdm_op_Write.m_axi.floatP(float* %parameters_addr_12, float %tmp_89, i4 -1)


 <State 99>: 8.75ns
ST_99: parameters_addr_12_resp [5/5] 8.75ns
:10  %parameters_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_12)


 <State 100>: 8.75ns
ST_100: parameters_addr_12_resp [4/5] 8.75ns
:10  %parameters_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_12)


 <State 101>: 8.75ns
ST_101: parameters_addr_12_resp [3/5] 8.75ns
:10  %parameters_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_12)


 <State 102>: 8.75ns
ST_102: parameters_addr_12_resp [2/5] 8.75ns
:10  %parameters_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_12)


 <State 103>: 8.75ns
ST_103: parameters_addr_12_resp [1/5] 8.75ns
:10  %parameters_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_12)

ST_103: stg_784 [1/1] 0.00ns
:11  br label %8

ST_103: stg_785 [1/1] 1.57ns
:0  br label %11


 <State 104>: 8.75ns
ST_104: sum21_cast [1/1] 0.00ns
:5  %sum21_cast = zext i31 %sum21 to i64

ST_104: parameters_addr_11 [1/1] 0.00ns
:6  %parameters_addr_11 = getelementptr float* %parameters, i64 %sum21_cast

ST_104: parameters_addr_11_req [1/1] 8.75ns
:7  %parameters_addr_11_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %parameters_addr_11, i32 1)


 <State 105>: 8.75ns
ST_105: stg_789 [1/1] 8.75ns
:8  call void @_ssdm_op_Write.m_axi.floatP(float* %parameters_addr_11, float 0x3FC99999A0000000, i4 -1)


 <State 106>: 8.75ns
ST_106: parameters_addr_11_resp [5/5] 8.75ns
:9  %parameters_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_11)


 <State 107>: 8.75ns
ST_107: parameters_addr_11_resp [4/5] 8.75ns
:9  %parameters_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_11)


 <State 108>: 8.75ns
ST_108: parameters_addr_11_resp [3/5] 8.75ns
:9  %parameters_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_11)


 <State 109>: 8.75ns
ST_109: parameters_addr_11_resp [2/5] 8.75ns
:9  %parameters_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_11)


 <State 110>: 8.75ns
ST_110: parameters_addr_11_resp [1/5] 8.75ns
:9  %parameters_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_11)

ST_110: stg_795 [1/1] 0.00ns
:10  br label %8


 <State 111>: 6.48ns
ST_111: tmp_43 [1/1] 1.96ns
:0  %tmp_43 = add i14 %max_val_2_1_cast5, %tmp_33

ST_111: tmp_44_cast [1/1] 0.00ns
:1  %tmp_44_cast = sext i14 %tmp_43 to i20

ST_111: sum6 [1/1] 2.08ns
:2  %sum6 = add i20 %tmp_25_cast1, %tmp_44_cast

ST_111: sum6_cast_cast [1/1] 0.00ns
:3  %sum6_cast_cast = zext i20 %sum6 to i31

ST_111: sum16 [1/1] 2.44ns
:4  %sum16 = add i31 %sext_cast, %sum6_cast_cast


 <State 112>: 8.75ns
ST_112: sum16_cast [1/1] 0.00ns
:5  %sum16_cast = zext i31 %sum16 to i64

ST_112: parameters_addr_6 [1/1] 0.00ns
:6  %parameters_addr_6 = getelementptr float* %parameters, i64 %sum16_cast

ST_112: parameters_load_5_req [7/7] 8.75ns
:7  %parameters_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_6, i32 1)


 <State 113>: 8.75ns
ST_113: parameters_load_5_req [6/7] 8.75ns
:7  %parameters_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_6, i32 1)


 <State 114>: 8.75ns
ST_114: parameters_load_5_req [5/7] 8.75ns
:7  %parameters_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_6, i32 1)


 <State 115>: 8.75ns
ST_115: parameters_load_5_req [4/7] 8.75ns
:7  %parameters_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_6, i32 1)


 <State 116>: 8.75ns
ST_116: parameters_load_5_req [3/7] 8.75ns
:7  %parameters_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_6, i32 1)


 <State 117>: 8.75ns
ST_117: parameters_load_5_req [2/7] 8.75ns
:7  %parameters_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_6, i32 1)


 <State 118>: 8.75ns
ST_118: parameters_load_5_req [1/7] 8.75ns
:7  %parameters_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_6, i32 1)


 <State 119>: 8.75ns
ST_119: parameters_addr_6_read [1/1] 8.75ns
:8  %parameters_addr_6_read = call float @_ssdm_op_Read.m_axi.floatP(float* %parameters_addr_6)


 <State 120>: 7.26ns
ST_120: tmp_46 [5/5] 7.26ns
:16  %tmp_46 = fsub float %tmp_31, %parameters_addr_6_read


 <State 121>: 7.26ns
ST_121: tmp_46 [4/5] 7.26ns
:16  %tmp_46 = fsub float %tmp_31, %parameters_addr_6_read


 <State 122>: 7.26ns
ST_122: tmp_46 [3/5] 7.26ns
:16  %tmp_46 = fsub float %tmp_31, %parameters_addr_6_read


 <State 123>: 7.26ns
ST_123: tmp_46 [2/5] 7.26ns
:16  %tmp_46 = fsub float %tmp_31, %parameters_addr_6_read


 <State 124>: 7.26ns
ST_124: tmp_45 [1/1] 0.00ns
:9  %tmp_45 = zext i4 %max_val_2_1 to i64

ST_124: tmp_45_cast [1/1] 0.00ns
:10  %tmp_45_cast = zext i4 %max_val_2_1 to i19

ST_124: tmp_93 [1/1] 2.08ns
:11  %tmp_93 = add i19 %tmp_64_cast1, %tmp_45_cast

ST_124: tmp_117_cast [1/1] 0.00ns
:12  %tmp_117_cast = zext i19 %tmp_93 to i64

ST_124: matchsum_addr [1/1] 0.00ns
:13  %matchsum_addr = getelementptr [153600 x i8]* @matchsum, i64 0, i64 %tmp_117_cast

ST_124: akt_addr [1/1] 0.00ns
:14  %akt_addr = getelementptr inbounds [2 x float]* @akt, i64 0, i64 %tmp_45

ST_124: akt_load [2/2] 2.39ns
:15  %akt_load = load float* %akt_addr, align 4

ST_124: tmp_46 [1/5] 7.26ns
:16  %tmp_46 = fsub float %tmp_31, %parameters_addr_6_read

ST_124: matchsum_load [2/2] 2.71ns
:54  %matchsum_load = load i8* %matchsum_addr, align 1

ST_124: tmp_73 [1/1] 1.88ns
:57  %tmp_73 = icmp eq i4 %max_val_2_1, 0


 <State 125>: 8.09ns
ST_125: akt_load [1/2] 2.39ns
:15  %akt_load = load float* %akt_addr, align 4

ST_125: tmp_47 [4/4] 5.70ns
:17  %tmp_47 = fmul float %akt_load, %tmp_46

ST_125: matchsum_load [1/2] 2.71ns
:54  %matchsum_load = load i8* %matchsum_addr, align 1

ST_125: tmp_72 [1/1] 1.72ns
:55  %tmp_72 = add i8 %matchsum_load, 1

ST_125: stg_829 [1/1] 2.71ns
:56  store i8 %tmp_72, i8* %matchsum_addr, align 1


 <State 126>: 5.70ns
ST_126: tmp_47 [3/4] 5.70ns
:17  %tmp_47 = fmul float %akt_load, %tmp_46


 <State 127>: 5.70ns
ST_127: tmp_47 [2/4] 5.70ns
:17  %tmp_47 = fmul float %akt_load, %tmp_46


 <State 128>: 5.70ns
ST_128: tmp_47 [1/4] 5.70ns
:17  %tmp_47 = fmul float %akt_load, %tmp_46


 <State 129>: 7.26ns
ST_129: tmp_48 [5/5] 7.26ns
:18  %tmp_48 = fadd float %parameters_addr_6_read, %tmp_47


 <State 130>: 7.26ns
ST_130: tmp_48 [4/5] 7.26ns
:18  %tmp_48 = fadd float %parameters_addr_6_read, %tmp_47


 <State 131>: 7.26ns
ST_131: tmp_48 [3/5] 7.26ns
:18  %tmp_48 = fadd float %parameters_addr_6_read, %tmp_47


 <State 132>: 7.26ns
ST_132: tmp_48 [2/5] 7.26ns
:18  %tmp_48 = fadd float %parameters_addr_6_read, %tmp_47


 <State 133>: 8.75ns
ST_133: tmp_48 [1/5] 7.26ns
:18  %tmp_48 = fadd float %parameters_addr_6_read, %tmp_47

ST_133: parameters_addr_6_req [1/1] 8.75ns
:19  %parameters_addr_6_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %parameters_addr_6, i32 1)


 <State 134>: 8.75ns
ST_134: stg_839 [1/1] 8.75ns
:20  call void @_ssdm_op_Write.m_axi.floatP(float* %parameters_addr_6, float %tmp_48, i4 -1)

ST_134: tmp_51 [5/5] 7.26ns
:31  %tmp_51 = fsub float %tmp_31, %tmp_48


 <State 135>: 8.75ns
ST_135: parameters_addr_6_resp [5/5] 8.75ns
:21  %parameters_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_6)

ST_135: tmp_51 [4/5] 7.26ns
:31  %tmp_51 = fsub float %tmp_31, %tmp_48


 <State 136>: 8.75ns
ST_136: parameters_addr_6_resp [4/5] 8.75ns
:21  %parameters_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_6)

ST_136: tmp_51 [3/5] 7.26ns
:31  %tmp_51 = fsub float %tmp_31, %tmp_48


 <State 137>: 8.75ns
ST_137: parameters_addr_6_resp [3/5] 8.75ns
:21  %parameters_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_6)

ST_137: tmp_51 [2/5] 7.26ns
:31  %tmp_51 = fsub float %tmp_31, %tmp_48


 <State 138>: 8.75ns
ST_138: parameters_addr_6_resp [2/5] 8.75ns
:21  %parameters_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_6)

ST_138: tmp_51 [1/5] 7.26ns
:31  %tmp_51 = fsub float %tmp_31, %tmp_48


 <State 139>: 8.75ns
ST_139: parameters_addr_6_resp [1/5] 8.75ns
:21  %parameters_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_6)

ST_139: tmp_49 [1/1] 1.96ns
:22  %tmp_49 = add i14 %max_val_2_1_cast5, %tmp_35

ST_139: tmp_50_cast [1/1] 0.00ns
:23  %tmp_50_cast = sext i14 %tmp_49 to i20

ST_139: sum8 [1/1] 2.08ns
:24  %sum8 = add i20 %tmp_25_cast1, %tmp_50_cast

ST_139: sum8_cast_cast [1/1] 0.00ns
:25  %sum8_cast_cast = zext i20 %sum8 to i31

ST_139: sum17 [1/1] 2.44ns
:26  %sum17 = add i31 %sext_cast, %sum8_cast_cast


 <State 140>: 8.75ns
ST_140: sum17_cast [1/1] 0.00ns
:27  %sum17_cast = zext i31 %sum17 to i64

ST_140: parameters_addr_7 [1/1] 0.00ns
:28  %parameters_addr_7 = getelementptr float* %parameters, i64 %sum17_cast

ST_140: parameters_load_6_req [7/7] 8.75ns
:29  %parameters_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_7, i32 1)


 <State 141>: 8.75ns
ST_141: parameters_load_6_req [6/7] 8.75ns
:29  %parameters_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_7, i32 1)


 <State 142>: 8.75ns
ST_142: parameters_load_6_req [5/7] 8.75ns
:29  %parameters_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_7, i32 1)


 <State 143>: 8.75ns
ST_143: parameters_load_6_req [4/7] 8.75ns
:29  %parameters_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_7, i32 1)


 <State 144>: 8.75ns
ST_144: parameters_load_6_req [3/7] 8.75ns
:29  %parameters_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_7, i32 1)

ST_144: tmp_52 [4/4] 5.70ns
:32  %tmp_52 = fmul float %tmp_51, %tmp_51


 <State 145>: 8.75ns
ST_145: parameters_load_6_req [2/7] 8.75ns
:29  %parameters_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_7, i32 1)

ST_145: tmp_52 [3/4] 5.70ns
:32  %tmp_52 = fmul float %tmp_51, %tmp_51


 <State 146>: 8.75ns
ST_146: parameters_load_6_req [1/7] 8.75ns
:29  %parameters_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_7, i32 1)

ST_146: tmp_52 [2/4] 5.70ns
:32  %tmp_52 = fmul float %tmp_51, %tmp_51


 <State 147>: 8.75ns
ST_147: parameters_addr_7_read [1/1] 8.75ns
:30  %parameters_addr_7_read = call float @_ssdm_op_Read.m_axi.floatP(float* %parameters_addr_7)

ST_147: tmp_52 [1/4] 5.70ns
:32  %tmp_52 = fmul float %tmp_51, %tmp_51


 <State 148>: 7.26ns
ST_148: tmp_53 [5/5] 7.26ns
:33  %tmp_53 = fsub float %tmp_52, %parameters_addr_7_read


 <State 149>: 7.26ns
ST_149: tmp_53 [4/5] 7.26ns
:33  %tmp_53 = fsub float %tmp_52, %parameters_addr_7_read


 <State 150>: 7.26ns
ST_150: tmp_53 [3/5] 7.26ns
:33  %tmp_53 = fsub float %tmp_52, %parameters_addr_7_read


 <State 151>: 7.26ns
ST_151: tmp_53 [2/5] 7.26ns
:33  %tmp_53 = fsub float %tmp_52, %parameters_addr_7_read


 <State 152>: 7.26ns
ST_152: tmp_53 [1/5] 7.26ns
:33  %tmp_53 = fsub float %tmp_52, %parameters_addr_7_read


 <State 153>: 5.70ns
ST_153: tmp_54 [4/4] 5.70ns
:34  %tmp_54 = fmul float %akt_load, %tmp_53


 <State 154>: 5.70ns
ST_154: tmp_54 [3/4] 5.70ns
:34  %tmp_54 = fmul float %akt_load, %tmp_53


 <State 155>: 5.70ns
ST_155: tmp_54 [2/4] 5.70ns
:34  %tmp_54 = fmul float %akt_load, %tmp_53


 <State 156>: 5.70ns
ST_156: tmp_54 [1/4] 5.70ns
:34  %tmp_54 = fmul float %akt_load, %tmp_53


 <State 157>: 7.26ns
ST_157: tmp_55 [5/5] 7.26ns
:35  %tmp_55 = fadd float %parameters_addr_7_read, %tmp_54


 <State 158>: 7.26ns
ST_158: tmp_55 [4/5] 7.26ns
:35  %tmp_55 = fadd float %parameters_addr_7_read, %tmp_54

ST_158: tmp_60 [1/1] 1.96ns
:39  %tmp_60 = add i14 %max_val_2_1_cast5, %tmp_40

ST_158: tmp_66_cast [1/1] 0.00ns
:40  %tmp_66_cast = sext i14 %tmp_60 to i20

ST_158: sum1 [1/1] 2.08ns
:41  %sum1 = add i20 %tmp_25_cast1, %tmp_66_cast

ST_158: sum1_cast_cast [1/1] 0.00ns
:42  %sum1_cast_cast = zext i20 %sum1 to i31

ST_158: sum18 [1/1] 2.44ns
:43  %sum18 = add i31 %sext_cast, %sum1_cast_cast


 <State 159>: 7.26ns
ST_159: tmp_55 [3/5] 7.26ns
:35  %tmp_55 = fadd float %parameters_addr_7_read, %tmp_54


 <State 160>: 7.26ns
ST_160: tmp_55 [2/5] 7.26ns
:35  %tmp_55 = fadd float %parameters_addr_7_read, %tmp_54


 <State 161>: 8.75ns
ST_161: tmp_55 [1/5] 7.26ns
:35  %tmp_55 = fadd float %parameters_addr_7_read, %tmp_54

ST_161: parameters_addr_7_req [1/1] 8.75ns
:36  %parameters_addr_7_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %parameters_addr_7, i32 1)


 <State 162>: 8.75ns
ST_162: stg_889 [1/1] 8.75ns
:37  call void @_ssdm_op_Write.m_axi.floatP(float* %parameters_addr_7, float %tmp_55, i4 -1)


 <State 163>: 8.75ns
ST_163: parameters_addr_7_resp [5/5] 8.75ns
:38  %parameters_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_7)


 <State 164>: 8.75ns
ST_164: parameters_addr_7_resp [4/5] 8.75ns
:38  %parameters_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_7)


 <State 165>: 8.75ns
ST_165: parameters_addr_7_resp [3/5] 8.75ns
:38  %parameters_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_7)


 <State 166>: 8.75ns
ST_166: parameters_addr_7_resp [2/5] 8.75ns
:38  %parameters_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_7)


 <State 167>: 8.75ns
ST_167: parameters_addr_7_resp [1/5] 8.75ns
:38  %parameters_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_7)


 <State 168>: 8.75ns
ST_168: sum18_cast [1/1] 0.00ns
:44  %sum18_cast = zext i31 %sum18 to i64

ST_168: parameters_addr_8 [1/1] 0.00ns
:45  %parameters_addr_8 = getelementptr float* %parameters, i64 %sum18_cast

ST_168: parameters_load_7_req [7/7] 8.75ns
:46  %parameters_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_8, i32 1)


 <State 169>: 8.75ns
ST_169: parameters_load_7_req [6/7] 8.75ns
:46  %parameters_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_8, i32 1)


 <State 170>: 8.75ns
ST_170: parameters_load_7_req [5/7] 8.75ns
:46  %parameters_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_8, i32 1)


 <State 171>: 8.75ns
ST_171: parameters_load_7_req [4/7] 8.75ns
:46  %parameters_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_8, i32 1)


 <State 172>: 8.75ns
ST_172: parameters_load_7_req [3/7] 8.75ns
:46  %parameters_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_8, i32 1)


 <State 173>: 8.75ns
ST_173: parameters_load_7_req [2/7] 8.75ns
:46  %parameters_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_8, i32 1)


 <State 174>: 8.75ns
ST_174: parameters_load_7_req [1/7] 8.75ns
:46  %parameters_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_8, i32 1)


 <State 175>: 8.75ns
ST_175: parameters_addr_8_read [1/1] 8.75ns
:47  %parameters_addr_8_read = call float @_ssdm_op_Read.m_axi.floatP(float* %parameters_addr_8)


 <State 176>: 5.70ns
ST_176: tmp_67 [4/4] 5.70ns
:48  %tmp_67 = fmul float %alpha_w_load, %parameters_addr_8_read


 <State 177>: 5.70ns
ST_177: tmp_67 [3/4] 5.70ns
:48  %tmp_67 = fmul float %alpha_w_load, %parameters_addr_8_read


 <State 178>: 5.70ns
ST_178: tmp_67 [2/4] 5.70ns
:48  %tmp_67 = fmul float %alpha_w_load, %parameters_addr_8_read


 <State 179>: 5.70ns
ST_179: tmp_67 [1/4] 5.70ns
:48  %tmp_67 = fmul float %alpha_w_load, %parameters_addr_8_read


 <State 180>: 7.26ns
ST_180: tmp_68 [5/5] 7.26ns
:49  %tmp_68 = fsub float %parameters_addr_8_read, %tmp_67


 <State 181>: 7.26ns
ST_181: tmp_68 [4/5] 7.26ns
:49  %tmp_68 = fsub float %parameters_addr_8_read, %tmp_67


 <State 182>: 7.26ns
ST_182: tmp_68 [3/5] 7.26ns
:49  %tmp_68 = fsub float %parameters_addr_8_read, %tmp_67


 <State 183>: 7.26ns
ST_183: tmp_68 [2/5] 7.26ns
:49  %tmp_68 = fsub float %parameters_addr_8_read, %tmp_67


 <State 184>: 7.26ns
ST_184: tmp_68 [1/5] 7.26ns
:49  %tmp_68 = fsub float %parameters_addr_8_read, %tmp_67


 <State 185>: 7.26ns
ST_185: tmp_69 [5/5] 7.26ns
:50  %tmp_69 = fadd float %tmp_68, %alpha_w_load


 <State 186>: 7.26ns
ST_186: tmp_69 [4/5] 7.26ns
:50  %tmp_69 = fadd float %tmp_68, %alpha_w_load


 <State 187>: 7.26ns
ST_187: tmp_69 [3/5] 7.26ns
:50  %tmp_69 = fadd float %tmp_68, %alpha_w_load


 <State 188>: 7.26ns
ST_188: tmp_69 [2/5] 7.26ns
:50  %tmp_69 = fadd float %tmp_68, %alpha_w_load


 <State 189>: 8.75ns
ST_189: tmp_69 [1/5] 7.26ns
:50  %tmp_69 = fadd float %tmp_68, %alpha_w_load

ST_189: parameters_addr_8_req [1/1] 8.75ns
:51  %parameters_addr_8_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %parameters_addr_8, i32 1)


 <State 190>: 8.75ns
ST_190: stg_920 [1/1] 8.75ns
:52  call void @_ssdm_op_Write.m_axi.floatP(float* %parameters_addr_8, float %tmp_69, i4 -1)


 <State 191>: 8.75ns
ST_191: parameters_addr_8_resp [5/5] 8.75ns
:53  %parameters_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_8)


 <State 192>: 8.75ns
ST_192: parameters_addr_8_resp [4/5] 8.75ns
:53  %parameters_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_8)


 <State 193>: 8.75ns
ST_193: parameters_addr_8_resp [3/5] 8.75ns
:53  %parameters_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_8)


 <State 194>: 8.75ns
ST_194: parameters_addr_8_resp [2/5] 8.75ns
:53  %parameters_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_8)


 <State 195>: 8.75ns
ST_195: parameters_addr_8_resp [1/5] 8.75ns
:53  %parameters_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_8)

ST_195: stg_926 [1/1] 0.00ns
:58  br i1 %tmp_73, label %._crit_edge13.0, label %1


 <State 196>: 8.75ns
ST_196: parameters_load_9_req [7/7] 8.75ns
:0  %parameters_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)


 <State 197>: 8.75ns
ST_197: parameters_load_9_req [6/7] 8.75ns
:0  %parameters_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)


 <State 198>: 8.75ns
ST_198: parameters_load_9_req [5/7] 8.75ns
:0  %parameters_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)


 <State 199>: 8.75ns
ST_199: parameters_load_9_req [4/7] 8.75ns
:0  %parameters_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)


 <State 200>: 8.75ns
ST_200: parameters_load_9_req [3/7] 8.75ns
:0  %parameters_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)


 <State 201>: 8.75ns
ST_201: parameters_load_9_req [2/7] 8.75ns
:0  %parameters_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)


 <State 202>: 8.75ns
ST_202: parameters_load_9_req [1/7] 8.75ns
:0  %parameters_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)


 <State 203>: 8.75ns
ST_203: parameters_addr_2_read_1 [1/1] 8.75ns
:1  %parameters_addr_2_read_1 = call float @_ssdm_op_Read.m_axi.floatP(float* %parameters_addr_2)


 <State 204>: 7.26ns
ST_204: tmp_81 [5/5] 7.26ns
:2  %tmp_81 = fsub float %parameters_addr_2_read_1, %alpha_w_load


 <State 205>: 7.26ns
ST_205: tmp_81 [4/5] 7.26ns
:2  %tmp_81 = fsub float %parameters_addr_2_read_1, %alpha_w_load


 <State 206>: 7.26ns
ST_206: tmp_81 [3/5] 7.26ns
:2  %tmp_81 = fsub float %parameters_addr_2_read_1, %alpha_w_load


 <State 207>: 7.26ns
ST_207: tmp_81 [2/5] 7.26ns
:2  %tmp_81 = fsub float %parameters_addr_2_read_1, %alpha_w_load


 <State 208>: 8.75ns
ST_208: tmp_81 [1/5] 7.26ns
:2  %tmp_81 = fsub float %parameters_addr_2_read_1, %alpha_w_load

ST_208: parameters_addr_2_req8 [1/1] 8.75ns
:3  %parameters_addr_2_req8 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %parameters_addr_2, i32 1)


 <State 209>: 8.75ns
ST_209: stg_941 [1/1] 8.75ns
:4  call void @_ssdm_op_Write.m_axi.floatP(float* %parameters_addr_2, float %tmp_81, i4 -1)


 <State 210>: 8.75ns
ST_210: parameters_addr_2_resp9 [5/5] 8.75ns
:5  %parameters_addr_2_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_2)


 <State 211>: 8.75ns
ST_211: parameters_addr_2_resp9 [4/5] 8.75ns
:5  %parameters_addr_2_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_2)


 <State 212>: 8.75ns
ST_212: parameters_addr_2_resp9 [3/5] 8.75ns
:5  %parameters_addr_2_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_2)


 <State 213>: 8.75ns
ST_213: parameters_addr_2_resp9 [2/5] 8.75ns
:5  %parameters_addr_2_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_2)


 <State 214>: 8.75ns
ST_214: parameters_addr_2_resp9 [1/5] 8.75ns
:5  %parameters_addr_2_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_2)

ST_214: stg_947 [1/1] 0.00ns
:6  br label %._crit_edge13.0

ST_214: stg_948 [1/1] 0.00ns
._crit_edge13.0:0  br i1 %or_cond, label %._crit_edge13.1, label %2


 <State 215>: 8.75ns
ST_215: parameters_load_11_req [7/7] 8.75ns
:0  %parameters_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)


 <State 216>: 8.75ns
ST_216: parameters_load_11_req [6/7] 8.75ns
:0  %parameters_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)


 <State 217>: 8.75ns
ST_217: parameters_load_11_req [5/7] 8.75ns
:0  %parameters_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)


 <State 218>: 8.75ns
ST_218: parameters_load_11_req [4/7] 8.75ns
:0  %parameters_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)


 <State 219>: 8.75ns
ST_219: parameters_load_11_req [3/7] 8.75ns
:0  %parameters_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)


 <State 220>: 8.75ns
ST_220: parameters_load_11_req [2/7] 8.75ns
:0  %parameters_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)


 <State 221>: 8.75ns
ST_221: parameters_load_11_req [1/7] 8.75ns
:0  %parameters_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)


 <State 222>: 8.75ns
ST_222: parameters_addr_5_read_1 [1/1] 8.75ns
:1  %parameters_addr_5_read_1 = call float @_ssdm_op_Read.m_axi.floatP(float* %parameters_addr_5)


 <State 223>: 7.26ns
ST_223: tmp_106_1 [5/5] 7.26ns
:2  %tmp_106_1 = fsub float %parameters_addr_5_read_1, %alpha_w_load


 <State 224>: 7.26ns
ST_224: tmp_106_1 [4/5] 7.26ns
:2  %tmp_106_1 = fsub float %parameters_addr_5_read_1, %alpha_w_load


 <State 225>: 7.26ns
ST_225: tmp_106_1 [3/5] 7.26ns
:2  %tmp_106_1 = fsub float %parameters_addr_5_read_1, %alpha_w_load


 <State 226>: 7.26ns
ST_226: tmp_106_1 [2/5] 7.26ns
:2  %tmp_106_1 = fsub float %parameters_addr_5_read_1, %alpha_w_load


 <State 227>: 8.75ns
ST_227: tmp_106_1 [1/5] 7.26ns
:2  %tmp_106_1 = fsub float %parameters_addr_5_read_1, %alpha_w_load

ST_227: parameters_addr_5_req6 [1/1] 8.75ns
:3  %parameters_addr_5_req6 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %parameters_addr_5, i32 1)


 <State 228>: 8.75ns
ST_228: stg_963 [1/1] 8.75ns
:4  call void @_ssdm_op_Write.m_axi.floatP(float* %parameters_addr_5, float %tmp_106_1, i4 -1)


 <State 229>: 8.75ns
ST_229: parameters_addr_5_resp7 [5/5] 8.75ns
:5  %parameters_addr_5_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_5)


 <State 230>: 8.75ns
ST_230: parameters_addr_5_resp7 [4/5] 8.75ns
:5  %parameters_addr_5_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_5)


 <State 231>: 8.75ns
ST_231: parameters_addr_5_resp7 [3/5] 8.75ns
:5  %parameters_addr_5_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_5)


 <State 232>: 8.75ns
ST_232: parameters_addr_5_resp7 [2/5] 8.75ns
:5  %parameters_addr_5_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_5)


 <State 233>: 8.75ns
ST_233: parameters_addr_5_resp7 [1/5] 8.75ns
:5  %parameters_addr_5_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_5)

ST_233: stg_969 [1/1] 0.00ns
:6  br label %._crit_edge13.1


 <State 234>: 8.75ns
ST_234: sorted_weight_0_req [7/7] 8.75ns
._crit_edge13.1:0  %sorted_weight_0_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)


 <State 235>: 8.75ns
ST_235: sorted_weight_0_req [6/7] 8.75ns
._crit_edge13.1:0  %sorted_weight_0_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

ST_235: sorted_weight_1_req [7/7] 8.75ns
._crit_edge13.1:2  %sorted_weight_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)


 <State 236>: 8.75ns
ST_236: sorted_weight_0_req [5/7] 8.75ns
._crit_edge13.1:0  %sorted_weight_0_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

ST_236: sorted_weight_1_req [6/7] 8.75ns
._crit_edge13.1:2  %sorted_weight_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)


 <State 237>: 8.75ns
ST_237: sorted_weight_0_req [4/7] 8.75ns
._crit_edge13.1:0  %sorted_weight_0_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

ST_237: sorted_weight_1_req [5/7] 8.75ns
._crit_edge13.1:2  %sorted_weight_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)


 <State 238>: 8.75ns
ST_238: sorted_weight_0_req [3/7] 8.75ns
._crit_edge13.1:0  %sorted_weight_0_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

ST_238: sorted_weight_1_req [4/7] 8.75ns
._crit_edge13.1:2  %sorted_weight_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)


 <State 239>: 8.75ns
ST_239: sorted_weight_0_req [2/7] 8.75ns
._crit_edge13.1:0  %sorted_weight_0_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

ST_239: sorted_weight_1_req [3/7] 8.75ns
._crit_edge13.1:2  %sorted_weight_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)


 <State 240>: 8.75ns
ST_240: sorted_weight_0_req [1/7] 8.75ns
._crit_edge13.1:0  %sorted_weight_0_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

ST_240: sorted_weight_1_req [2/7] 8.75ns
._crit_edge13.1:2  %sorted_weight_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)


 <State 241>: 8.75ns
ST_241: sorted_weight_0 [1/1] 8.75ns
._crit_edge13.1:1  %sorted_weight_0 = call float @_ssdm_op_Read.m_axi.floatP(float* %parameters_addr_2)

ST_241: sorted_weight_1_req [1/7] 8.75ns
._crit_edge13.1:2  %sorted_weight_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)


 <State 242>: 8.75ns
ST_242: sorted_weight_1 [1/1] 8.75ns
._crit_edge13.1:3  %sorted_weight_1 = call float @_ssdm_op_Read.m_axi.floatP(float* %parameters_addr_5)

ST_242: stg_986 [1/1] 1.57ns
._crit_edge13.1:4  br label %9


 <State 243>: 3.81ns
ST_243: sorted_F_1 [1/1] 0.00ns
:1  %sorted_F_1 = phi float [ %sorted_F_1_2, %._crit_edge13.1 ], [ %sorted_F_1_41, %branch1 ]

ST_243: j5_0_in [1/1] 0.00ns
:2  %j5_0_in = phi i32 [ 1, %._crit_edge13.1 ], [ %j5, %branch1 ]

ST_243: j5 [1/1] 2.44ns
:3  %j5 = add nsw i32 -1, %j5_0_in

ST_243: tmp_116 [1/1] 0.00ns
:4  %tmp_116 = trunc i32 %j5 to i1

ST_243: sorted_F_1_41 [1/1] 1.37ns
:5  %sorted_F_1_41 = select i1 %tmp_116, float %sorted_F_1, float %sorted_F_0


 <State 244>: 8.16ns
ST_244: sorted_F_1_to_int [1/1] 0.00ns
:6  %sorted_F_1_to_int = bitcast float %sorted_F_1_41 to i32

ST_244: tmp_98 [1/1] 0.00ns
:7  %tmp_98 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sorted_F_1_to_int, i32 23, i32 30)

ST_244: tmp_117 [1/1] 0.00ns
:8  %tmp_117 = trunc i32 %sorted_F_1_to_int to i23

ST_244: notlhs8 [1/1] 2.00ns
:9  %notlhs8 = icmp ne i8 %tmp_98, -1

ST_244: notrhs8 [1/1] 2.39ns
:10  %notrhs8 = icmp eq i23 %tmp_117, 0

ST_244: tmp_102 [1/1] 1.37ns
:11  %tmp_102 = or i1 %notrhs8, %notlhs8

ST_244: tmp_103 [1/1] 1.37ns
:12  %tmp_103 = and i1 %tmp_34, %tmp_102

ST_244: tmp_104 [1/1] 6.79ns
:13  %tmp_104 = fcmp ogt float %sorted_F_1_2, %sorted_F_1_41

ST_244: tmp_105 [1/1] 1.37ns
:14  %tmp_105 = and i1 %tmp_103, %tmp_104


 <State 245>: 8.63ns
ST_245: index_1_1 [1/1] 0.00ns
:0  %index_1_1 = phi i32 [ 1, %._crit_edge13.1 ], [ %index_1, %branch1 ]

ST_245: tmp_87 [1/1] 2.52ns
:15  %tmp_87 = icmp sgt i32 %j5_0_in, 0

ST_245: tmp_88 [1/1] 1.37ns
:16  %tmp_88 = and i1 %tmp_105, %tmp_87

ST_245: stg_1004 [1/1] 0.00ns
:17  br i1 %tmp_88, label %branch1, label %branch4

ST_245: tmp_94 [1/1] 0.00ns
branch1:0  %tmp_94 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1819) nounwind

ST_245: stg_1006 [1/1] 0.00ns
branch1:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 4, i32 2, [1 x i8]* @p_str1806) nounwind

ST_245: index_1 [1/1] 1.37ns
branch1:2  %index_1 = select i1 %tmp_116, i32 %index_1_1, i32 0

ST_245: empty [1/1] 0.00ns
branch1:3  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1819, i32 %tmp_94) nounwind

ST_245: stg_1009 [1/1] 0.00ns
branch1:4  br label %9

ST_245: tmp_118 [1/1] 0.00ns
branch4:0  %tmp_118 = trunc i32 %j5_0_in to i1

ST_245: sorted_weight_0_2 [1/1] 1.37ns
branch4:1  %sorted_weight_0_2 = select i1 %tmp_118, float %sorted_weight_0, float %sorted_weight_1

ST_245: stg_1012 [1/1] 2.71ns
branch4:2  store i1 false, i1* %back_gauss_addr, align 2

ST_245: stg_1013 [1/1] 2.71ns
branch4:3  store i1 false, i1* %back_gauss_addr_1, align 1

ST_245: B_1 [5/5] 7.26ns
branch4:4  %B_1 = fadd float %sorted_weight_0_2, 0.000000e+00


 <State 246>: 7.26ns
ST_246: B_1 [4/5] 7.26ns
branch4:4  %B_1 = fadd float %sorted_weight_0_2, 0.000000e+00

ST_246: not_j5_0_in_t [1/1] 1.37ns
branch4:5  %not_j5_0_in_t = xor i1 %tmp_118, true

ST_246: tmp_119 [1/1] 0.00ns
branch4:6  %tmp_119 = call i18 @_ssdm_op_BitConcatenate.i18.i17.i1(i17 %tmp_37, i1 %not_j5_0_in_t)

ST_246: tmp_120 [1/1] 0.00ns
branch4:7  %tmp_120 = zext i18 %tmp_119 to i64

ST_246: back_gauss_addr_2 [1/1] 0.00ns
branch4:8  %back_gauss_addr_2 = getelementptr [153600 x i1]* @back_gauss, i64 0, i64 %tmp_120

ST_246: stg_1020 [1/1] 2.71ns
branch4:9  store i1 true, i1* %back_gauss_addr_2, align 1


 <State 247>: 7.26ns
ST_247: B_1 [3/5] 7.26ns
branch4:4  %B_1 = fadd float %sorted_weight_0_2, 0.000000e+00


 <State 248>: 7.26ns
ST_248: B_1 [2/5] 7.26ns
branch4:4  %B_1 = fadd float %sorted_weight_0_2, 0.000000e+00


 <State 249>: 7.26ns
ST_249: B_1 [1/5] 7.26ns
branch4:4  %B_1 = fadd float %sorted_weight_0_2, 0.000000e+00


 <State 250>: 8.16ns
ST_250: B_1_to_int [1/1] 0.00ns
branch4:10  %B_1_to_int = bitcast float %B_1 to i32

ST_250: tmp_106 [1/1] 0.00ns
branch4:11  %tmp_106 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %B_1_to_int, i32 23, i32 30)

ST_250: tmp_122 [1/1] 0.00ns
branch4:12  %tmp_122 = trunc i32 %B_1_to_int to i23

ST_250: notlhs10 [1/1] 2.00ns
branch4:13  %notlhs10 = icmp ne i8 %tmp_106, -1

ST_250: notrhs10 [1/1] 2.39ns
branch4:14  %notrhs10 = icmp eq i23 %tmp_122, 0

ST_250: tmp_108 [1/1] 1.37ns
branch4:15  %tmp_108 = or i1 %notrhs10, %notlhs10

ST_250: tmp_109 [1/1] 6.79ns
branch4:16  %tmp_109 = fcmp oge float %B_1, 0x3FE6666660000000

ST_250: tmp_110 [1/1] 1.37ns
branch4:17  %tmp_110 = and i1 %tmp_108, %tmp_109

ST_250: stg_1032 [1/1] 0.00ns
branch4:18  br i1 %tmp_110, label %.loopexit, label %10

ST_250: tmp_123 [1/1] 0.00ns
:0  %tmp_123 = trunc i32 %index_1_1 to i19

ST_250: tmp_124 [1/1] 1.37ns
:1  %tmp_124 = select i1 %tmp_118, i19 1, i19 %tmp_123

ST_250: tmp_121 [1/1] 2.08ns
:2  %tmp_121 = add i19 %tmp_64_cast1, %tmp_124

ST_250: tmp_121_cast [1/1] 0.00ns
:3  %tmp_121_cast = sext i19 %tmp_121 to i64

ST_250: back_gauss_addr_3 [1/1] 0.00ns
:4  %back_gauss_addr_3 = getelementptr [153600 x i1]* @back_gauss, i64 0, i64 %tmp_121_cast

ST_250: stg_1038 [1/1] 2.71ns
:5  store i1 true, i1* %back_gauss_addr_3, align 1

ST_250: stg_1039 [1/1] 0.00ns
:6  br label %.loopexit

ST_250: stg_1040 [1/1] 1.57ns
.loopexit:0  br label %11

ST_250: p_0 [1/1] 0.00ns
:0  %p_0 = phi i1 [ false, %.loopexit ], [ true, %8 ]

ST_250: stg_1042 [1/1] 0.00ns
:1  ret i1 %p_0



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
